
---------- Begin Simulation Statistics ----------
final_tick                               101782343000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 227442                       # Simulator instruction rate (inst/s)
host_mem_usage                                 689060                       # Number of bytes of host memory used
host_op_rate                                   227450                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   439.67                       # Real time elapsed on the host
host_tick_rate                              231495661                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100003637                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.101782                       # Number of seconds simulated
sim_ticks                                101782343000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.493449                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  596900                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               599939                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  7                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               866                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            600006                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                167                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             413                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              246                       # Number of indirect misses.
system.cpu.branchPred.lookups                  602204                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     609                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          109                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100003637                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.035647                       # CPI: cycles per instruction
system.cpu.discardedOps                          2702                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           49412147                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          36901164                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         13094557                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        89789441                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.491244                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        203564686                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                50006957     50.01%     50.01% # Class of committed instruction
system.cpu.op_class_0::IntMult                     85      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 2      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               22      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::MemRead               36900878     36.90%     86.90% # Class of committed instruction
system.cpu.op_class_0::MemWrite              13095693     13.10%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100003637                       # Class of committed instruction
system.cpu.tickCycles                       113775245                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    18                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       363952                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        736210                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        23292                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       462182                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          114                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       924733                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            114                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 101782343000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                286                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       363792                       # Transaction distribution
system.membus.trans_dist::CleanEvict              160                       # Transaction distribution
system.membus.trans_dist::ReadExReq            371972                       # Transaction distribution
system.membus.trans_dist::ReadExResp           371972                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           286                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1108468                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1108468                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    188428800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               188428800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            372258                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  372258    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              372258                       # Request fanout histogram
system.membus.respLayer1.occupancy         6465064250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          6668390000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               6.6                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 101782343000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             46989                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       802364                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          286                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           23597                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           415563                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          415563                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           401                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        46588                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1088                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1386197                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1387285                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       175872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    230585088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              230760960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          364066                       # Total snoops (count)
system.tol2bus.snoopTraffic                  93130752                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           826618                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.028317                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.165876                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 803211     97.17%     97.17% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  23407      2.83%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             826618                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2217798500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2079680498                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1804999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 101782343000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  171                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                90120                       # number of demand (read+write) hits
system.l2.demand_hits::total                    90291                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 171                       # number of overall hits
system.l2.overall_hits::.cpu.data               90120                       # number of overall hits
system.l2.overall_hits::total                   90291                       # number of overall hits
system.l2.demand_misses::.cpu.inst                230                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             372031                       # number of demand (read+write) misses
system.l2.demand_misses::total                 372261                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               230                       # number of overall misses
system.l2.overall_misses::.cpu.data            372031                       # number of overall misses
system.l2.overall_misses::total                372261                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     21330000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  39397616000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      39418946000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     21330000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  39397616000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     39418946000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              401                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           462151                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               462552                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             401                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          462151                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              462552                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.573566                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.804999                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.804798                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.573566                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.804999                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.804798                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 92739.130435                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 105898.744997                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 105890.614381                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 92739.130435                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 105898.744997                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 105890.614381                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              363792                       # number of writebacks
system.l2.writebacks::total                    363792                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           229                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        372029                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            372258                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          229                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       372029                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           372258                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     18958500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  35677161500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  35696120000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     18958500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  35677161500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  35696120000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.571072                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.804994                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.804792                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.571072                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.804994                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.804792                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 82788.209607                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 95898.872131                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 95890.806913                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 82788.209607                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 95898.872131                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 95890.806913                       # average overall mshr miss latency
system.l2.replacements                         364066                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       438572                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           438572                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       438572                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       438572                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          257                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              257                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          257                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          257                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             43591                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 43591                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          371972                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              371972                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  39391336500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   39391336500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        415563                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            415563                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.895104                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.895104                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 105898.660383                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 105898.660383                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       371972                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         371972                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  35671616500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  35671616500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.895104                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.895104                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 95898.660383                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 95898.660383                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            171                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                171                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          230                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              230                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     21330000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     21330000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          401                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            401                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.573566                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.573566                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 92739.130435                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 92739.130435                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          229                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          229                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     18958500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     18958500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.571072                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.571072                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 82788.209607                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 82788.209607                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         46529                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             46529                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data           59                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              59                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      6279500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      6279500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        46588                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         46588                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.001266                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.001266                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 106432.203390                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 106432.203390                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data           57                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           57                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      5545000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      5545000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.001223                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.001223                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 97280.701754                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 97280.701754                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 101782343000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8107.492810                       # Cycle average of tags in use
system.l2.tags.total_refs                      901438                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    372258                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.421541                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst         5.537948                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8101.954861                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.000676                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.989008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.989684                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          325                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3289                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4539                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   7583786                       # Number of tag accesses
system.l2.tags.data_accesses                  7583786                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 101782343000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          58624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       95239424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           95298048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        58624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         58624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     93130752                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        93130752                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             229                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          372029                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              372258                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       363792                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             363792                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            575974                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         935716561                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             936292536                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       575974                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           575974                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      914999098                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            914999098                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      914999098                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           575974                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        935716561                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1851291633                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1455168.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       916.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1488116.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000537966250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        73325                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        73325                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2240053                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1392043                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      372258                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     363792                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1489032                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1455168                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             93160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             92964                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             93020                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             93016                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             93148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             93100                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             93072                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             93088                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             93232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             93100                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            93092                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            92980                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            93052                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            92984                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            92992                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            93032                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             90960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             90912                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             90904                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             90952                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             91012                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             91008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             91008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             91008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             91008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             91008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            90949                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            90880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            90880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            90880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            90880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            90892                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.92                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  42022537000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 7445160000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             69941887000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     28221.38                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                46971.38                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1342001                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1306994                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 90.13                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.82                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1489032                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1455168                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  372223                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  372223                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  372224                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  372225                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  69917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  70201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  71337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  71692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  73610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  73610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  73610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  73539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  73326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  73327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  73327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  73327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  73326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  73325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  73325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  73325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  73325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  73325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  72189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  71905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       295177                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    638.351958                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   508.836126                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   370.009482                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         6609      2.24%      2.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         6892      2.33%      4.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       113780     38.55%     43.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3695      1.25%     44.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        16032      5.43%     49.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3765      1.28%     51.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        11788      3.99%     55.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2558      0.87%     55.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       130058     44.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       295177                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        73325                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.307126                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.829777                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    116.694867                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        73323    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30720-31743            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         73325                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        73325                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      19.845087                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     19.829098                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.762020                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1705      2.33%      2.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              284      0.39%      2.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2272      3.10%      5.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              568      0.77%      6.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20            67926     92.64%     99.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              285      0.39%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              285      0.39%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         73325                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               95298048                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                93129024                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                95298048                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             93130752                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       936.29                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       914.98                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    936.29                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    915.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        14.46                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.31                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    7.15                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  101782210000                       # Total gap between requests
system.mem_ctrls.avgGap                     138281.65                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        58624                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     95239424                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     93129024                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 575974.164792020922                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 935716561.368605971336                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 914982120.228849530220                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          916                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      1488116                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1455168                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     31314000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  69910573000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2414924551750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     34185.59                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     46979.25                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1659550.34                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    89.97                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1053292800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            559834605                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          5315472960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3796907940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     8034574080.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      24207091740                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      18699500640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        61666674765                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        605.868100                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  47429044250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3398720000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  50954578750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1054278120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            560362110                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          5316215520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3798928080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     8034574080.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      24213692340                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      18693942240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        61671992490                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        605.920346                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  47412869750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3398720000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  50970753250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    101782343000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 101782343000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2982798                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2982798                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2982798                       # number of overall hits
system.cpu.icache.overall_hits::total         2982798                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          401                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            401                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          401                       # number of overall misses
system.cpu.icache.overall_misses::total           401                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     24445500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     24445500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     24445500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     24445500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2983199                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2983199                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2983199                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2983199                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000134                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000134                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000134                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000134                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 60961.346633                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 60961.346633                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 60961.346633                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 60961.346633                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          286                       # number of writebacks
system.cpu.icache.writebacks::total               286                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          401                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          401                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          401                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          401                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     24044500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     24044500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     24044500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     24044500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000134                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000134                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000134                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000134                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 59961.346633                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 59961.346633                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 59961.346633                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 59961.346633                       # average overall mshr miss latency
system.cpu.icache.replacements                    286                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2982798                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2982798                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          401                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           401                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     24445500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     24445500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2983199                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2983199                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000134                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000134                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 60961.346633                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 60961.346633                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          401                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          401                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     24044500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     24044500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000134                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000134                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 59961.346633                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 59961.346633                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 101782343000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           114.985704                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2983199                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               401                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           7439.399002                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            102500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   114.985704                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.898326                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.898326                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          115                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          115                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.898438                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5966799                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5966799                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 101782343000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 101782343000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 101782343000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     47930319                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         47930319                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     47930362                       # number of overall hits
system.cpu.dcache.overall_hits::total        47930362                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       876253                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         876253                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       876262                       # number of overall misses
system.cpu.dcache.overall_misses::total        876262                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  83253643000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  83253643000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  83253643000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  83253643000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     48806572                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     48806572                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     48806624                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     48806624                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.017954                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017954                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.017954                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017954                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 95010.964870                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 95010.964870                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 95009.989022                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 95009.989022                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       438572                       # number of writebacks
system.cpu.dcache.writebacks::total            438572                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       414106                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       414106                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       414106                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       414106                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       462147                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       462147                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       462151                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       462151                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  42209298000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  42209298000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  42209719500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  42209719500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.009469                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009469                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.009469                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009469                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 91333.056365                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 91333.056365                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 91333.177901                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 91333.177901                       # average overall mshr miss latency
system.cpu.dcache.replacements                 461895                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     35664404                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        35664404                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        46590                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         46590                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1064883000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1064883000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     35710994                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     35710994                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001305                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001305                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 22856.471346                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 22856.471346                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        46584                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        46584                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1017674500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1017674500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001304                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001304                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 21846.009359                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 21846.009359                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     12265915                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       12265915                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       829663                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       829663                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  82188760000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  82188760000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13095578                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13095578                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.063354                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.063354                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 99062.824303                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 99062.824303                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       414100                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       414100                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       415563                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       415563                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  41191623500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  41191623500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.031733                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.031733                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 99122.451951                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 99122.451951                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           43                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            43                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            9                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            9                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.173077                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.173077                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            4                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            4                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       421500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       421500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.076923                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.076923                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data       105375                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total       105375                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           14                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           14                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 101782343000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.859768                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            48392541                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            462151                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            104.711536                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            210500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   255.859768                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999452                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999452                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          219                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          49268803                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         49268803                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 101782343000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 101782343000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
