\doxysection{system/include/cmsis/core\+\_\+sc000.h File Reference}
\label{core__sc000_8h}\index{system/include/cmsis/core\_sc000.h@{system/include/cmsis/core\_sc000.h}}


CMSIS SC000 Core Peripheral Access Layer Header File.  


{\ttfamily \#include $<$stdint.\+h$>$}\newline
{\ttfamily \#include \char`\"{}core\+\_\+cm\+Instr.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}core\+\_\+cm\+Func.\+h\char`\"{}}\newline
Include dependency graph for core\+\_\+sc000.\+h\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=331pt]{core__sc000_8h__incl}
\end{center}
\end{figure}
\doxysubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
union \textbf{ APSR\+\_\+\+Type}
\begin{DoxyCompactList}\small\item\em Union type to access the Application Program Status Register (APSR). \end{DoxyCompactList}\item 
union \textbf{ IPSR\+\_\+\+Type}
\begin{DoxyCompactList}\small\item\em Union type to access the Interrupt Program Status Register (IPSR). \end{DoxyCompactList}\item 
union \textbf{ x\+PSR\+\_\+\+Type}
\begin{DoxyCompactList}\small\item\em Union type to access the Special-\/\+Purpose Program Status Registers (x\+PSR). \end{DoxyCompactList}\item 
union \textbf{ CONTROL\+\_\+\+Type}
\begin{DoxyCompactList}\small\item\em Union type to access the Control Registers (CONTROL). \end{DoxyCompactList}\item 
struct \textbf{ NVIC\+\_\+\+Type}
\begin{DoxyCompactList}\small\item\em Structure type to access the Nested Vectored Interrupt Controller (NVIC). \end{DoxyCompactList}\item 
struct \textbf{ SCB\+\_\+\+Type}
\begin{DoxyCompactList}\small\item\em Structure type to access the System Control Block (SCB). \end{DoxyCompactList}\item 
struct \textbf{ SCn\+SCB\+\_\+\+Type}
\begin{DoxyCompactList}\small\item\em Structure type to access the System Control and ID Register not in the SCB. \end{DoxyCompactList}\item 
struct \textbf{ Sys\+Tick\+\_\+\+Type}
\begin{DoxyCompactList}\small\item\em Structure type to access the System Timer (Sys\+Tick). \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ \+\_\+\+\_\+\+CORE\+\_\+\+SC000\+\_\+\+H\+\_\+\+GENERIC}
\end{DoxyCompactItemize}
\textbf{ }\par
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ \+\_\+\+\_\+\+SC000\+\_\+\+CMSIS\+\_\+\+VERSION\+\_\+\+MAIN}~(0x04U)
\item 
\#define \textbf{ \+\_\+\+\_\+\+SC000\+\_\+\+CMSIS\+\_\+\+VERSION\+\_\+\+SUB}~(0x1\+EU)
\item 
\#define \textbf{ \+\_\+\+\_\+\+SC000\+\_\+\+CMSIS\+\_\+\+VERSION}
\item 
\#define \textbf{ \+\_\+\+\_\+\+CORTEX\+\_\+\+SC}~(000U)
\item 
\#define \textbf{ \+\_\+\+\_\+\+FPU\+\_\+\+USED}~0U
\item 
\#define \textbf{ \+\_\+\+\_\+\+CORE\+\_\+\+SC000\+\_\+\+H\+\_\+\+DEPENDANT}
\item 
\#define \textbf{ \+\_\+\+\_\+I}~\textbf{ volatile} const
\item 
\#define \textbf{ \+\_\+\+\_\+O}~\textbf{ volatile}
\item 
\#define \textbf{ \+\_\+\+\_\+\+IO}~\textbf{ volatile}
\item 
\#define \textbf{ \+\_\+\+\_\+\+IM}~\textbf{ volatile} const      /$\ast$! Defines \textquotesingle{}read only\textquotesingle{} structure member permissions $\ast$/
\item 
\#define \textbf{ \+\_\+\+\_\+\+OM}~\textbf{ volatile}            /$\ast$! Defines \textquotesingle{}write only\textquotesingle{} structure member permissions $\ast$/
\item 
\#define \textbf{ \+\_\+\+\_\+\+IOM}~\textbf{ volatile}            /$\ast$! Defines \textquotesingle{}read / write\textquotesingle{} structure member permissions $\ast$/
\item 
\#define \textbf{ APSR\+\_\+\+N\+\_\+\+Pos}~31U
\item 
\#define \textbf{ APSR\+\_\+\+N\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ APSR\+\_\+\+N\+\_\+\+Pos})
\item 
\#define \textbf{ APSR\+\_\+\+Z\+\_\+\+Pos}~30U
\item 
\#define \textbf{ APSR\+\_\+\+Z\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ APSR\+\_\+\+Z\+\_\+\+Pos})
\item 
\#define \textbf{ APSR\+\_\+\+C\+\_\+\+Pos}~29U
\item 
\#define \textbf{ APSR\+\_\+\+C\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ APSR\+\_\+\+C\+\_\+\+Pos})
\item 
\#define \textbf{ APSR\+\_\+\+V\+\_\+\+Pos}~28U
\item 
\#define \textbf{ APSR\+\_\+\+V\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ APSR\+\_\+\+V\+\_\+\+Pos})
\item 
\#define \textbf{ IPSR\+\_\+\+ISR\+\_\+\+Pos}~0U
\item 
\#define \textbf{ IPSR\+\_\+\+ISR\+\_\+\+Msk}~(0x1\+FFUL /$\ast$$<$$<$ \textbf{ IPSR\+\_\+\+ISR\+\_\+\+Pos}$\ast$/)
\item 
\#define \textbf{ x\+PSR\+\_\+\+N\+\_\+\+Pos}~31U
\item 
\#define \textbf{ x\+PSR\+\_\+\+N\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ x\+PSR\+\_\+\+N\+\_\+\+Pos})
\item 
\#define \textbf{ x\+PSR\+\_\+\+Z\+\_\+\+Pos}~30U
\item 
\#define \textbf{ x\+PSR\+\_\+\+Z\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ x\+PSR\+\_\+\+Z\+\_\+\+Pos})
\item 
\#define \textbf{ x\+PSR\+\_\+\+C\+\_\+\+Pos}~29U
\item 
\#define \textbf{ x\+PSR\+\_\+\+C\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ x\+PSR\+\_\+\+C\+\_\+\+Pos})
\item 
\#define \textbf{ x\+PSR\+\_\+\+V\+\_\+\+Pos}~28U
\item 
\#define \textbf{ x\+PSR\+\_\+\+V\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ x\+PSR\+\_\+\+V\+\_\+\+Pos})
\item 
\#define \textbf{ x\+PSR\+\_\+\+T\+\_\+\+Pos}~24U
\item 
\#define \textbf{ x\+PSR\+\_\+\+T\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ x\+PSR\+\_\+\+T\+\_\+\+Pos})
\item 
\#define \textbf{ x\+PSR\+\_\+\+ISR\+\_\+\+Pos}~0U
\item 
\#define \textbf{ x\+PSR\+\_\+\+ISR\+\_\+\+Msk}~(0x1\+FFUL /$\ast$$<$$<$ \textbf{ x\+PSR\+\_\+\+ISR\+\_\+\+Pos}$\ast$/)
\item 
\#define \textbf{ CONTROL\+\_\+\+SPSEL\+\_\+\+Pos}~1U
\item 
\#define \textbf{ CONTROL\+\_\+\+SPSEL\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ CONTROL\+\_\+\+SPSEL\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+CPUID\+\_\+\+IMPLEMENTER\+\_\+\+Pos}~24U
\item 
\#define \textbf{ SCB\+\_\+\+CPUID\+\_\+\+IMPLEMENTER\+\_\+\+Msk}~(0x\+FFUL $<$$<$ \textbf{ SCB\+\_\+\+CPUID\+\_\+\+IMPLEMENTER\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+CPUID\+\_\+\+VARIANT\+\_\+\+Pos}~20U
\item 
\#define \textbf{ SCB\+\_\+\+CPUID\+\_\+\+VARIANT\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ SCB\+\_\+\+CPUID\+\_\+\+VARIANT\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+CPUID\+\_\+\+ARCHITECTURE\+\_\+\+Pos}~16U
\item 
\#define \textbf{ SCB\+\_\+\+CPUID\+\_\+\+ARCHITECTURE\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ SCB\+\_\+\+CPUID\+\_\+\+ARCHITECTURE\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+CPUID\+\_\+\+PARTNO\+\_\+\+Pos}~4U
\item 
\#define \textbf{ SCB\+\_\+\+CPUID\+\_\+\+PARTNO\+\_\+\+Msk}~(0x\+FFFUL $<$$<$ \textbf{ SCB\+\_\+\+CPUID\+\_\+\+PARTNO\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+CPUID\+\_\+\+REVISION\+\_\+\+Pos}~0U
\item 
\#define \textbf{ SCB\+\_\+\+CPUID\+\_\+\+REVISION\+\_\+\+Msk}~(0x\+FUL /$\ast$$<$$<$ \textbf{ SCB\+\_\+\+CPUID\+\_\+\+REVISION\+\_\+\+Pos}$\ast$/)
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+NMIPENDSET\+\_\+\+Pos}~31U
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+NMIPENDSET\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+NMIPENDSET\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSVSET\+\_\+\+Pos}~28U
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSVSET\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSVSET\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSVCLR\+\_\+\+Pos}~27U
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSVCLR\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSVCLR\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSTSET\+\_\+\+Pos}~26U
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSTSET\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSTSET\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSTCLR\+\_\+\+Pos}~25U
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSTCLR\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSTCLR\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+ISRPREEMPT\+\_\+\+Pos}~23U
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+ISRPREEMPT\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+ISRPREEMPT\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+ISRPENDING\+\_\+\+Pos}~22U
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+ISRPENDING\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+ISRPENDING\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+VECTPENDING\+\_\+\+Pos}~12U
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+VECTPENDING\+\_\+\+Msk}~(0x1\+FFUL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+VECTPENDING\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+VECTACTIVE\+\_\+\+Pos}~0U
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+VECTACTIVE\+\_\+\+Msk}~(0x1\+FFUL /$\ast$$<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+VECTACTIVE\+\_\+\+Pos}$\ast$/)
\item 
\#define \textbf{ SCB\+\_\+\+VTOR\+\_\+\+TBLOFF\+\_\+\+Pos}~7U
\item 
\#define \textbf{ SCB\+\_\+\+VTOR\+\_\+\+TBLOFF\+\_\+\+Msk}~(0x1\+FFFFFFUL $<$$<$ \textbf{ SCB\+\_\+\+VTOR\+\_\+\+TBLOFF\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTKEY\+\_\+\+Pos}~16U
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTKEY\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTKEY\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTKEYSTAT\+\_\+\+Pos}~16U
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTKEYSTAT\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTKEYSTAT\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+ENDIANESS\+\_\+\+Pos}~15U
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+ENDIANESS\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+ENDIANESS\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+SYSRESETREQ\+\_\+\+Pos}~2U
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+SYSRESETREQ\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+SYSRESETREQ\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTCLRACTIVE\+\_\+\+Pos}~1U
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTCLRACTIVE\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTCLRACTIVE\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+SCR\+\_\+\+SEVONPEND\+\_\+\+Pos}~4U
\item 
\#define \textbf{ SCB\+\_\+\+SCR\+\_\+\+SEVONPEND\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SCR\+\_\+\+SEVONPEND\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+SCR\+\_\+\+SLEEPDEEP\+\_\+\+Pos}~2U
\item 
\#define \textbf{ SCB\+\_\+\+SCR\+\_\+\+SLEEPDEEP\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SCR\+\_\+\+SLEEPDEEP\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+SCR\+\_\+\+SLEEPONEXIT\+\_\+\+Pos}~1U
\item 
\#define \textbf{ SCB\+\_\+\+SCR\+\_\+\+SLEEPONEXIT\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SCR\+\_\+\+SLEEPONEXIT\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+CCR\+\_\+\+STKALIGN\+\_\+\+Pos}~9U
\item 
\#define \textbf{ SCB\+\_\+\+CCR\+\_\+\+STKALIGN\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+CCR\+\_\+\+STKALIGN\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+CCR\+\_\+\+UNALIGN\+\_\+\+TRP\+\_\+\+Pos}~3U
\item 
\#define \textbf{ SCB\+\_\+\+CCR\+\_\+\+UNALIGN\+\_\+\+TRP\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+CCR\+\_\+\+UNALIGN\+\_\+\+TRP\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+SVCALLPENDED\+\_\+\+Pos}~15U
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+SVCALLPENDED\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+SVCALLPENDED\+\_\+\+Pos})
\item 
\#define \textbf{ SCn\+SCB\+\_\+\+ACTLR\+\_\+\+DISMCYCINT\+\_\+\+Pos}~0U
\item 
\#define \textbf{ SCn\+SCB\+\_\+\+ACTLR\+\_\+\+DISMCYCINT\+\_\+\+Msk}~(1UL /$\ast$$<$$<$ \textbf{ SCn\+SCB\+\_\+\+ACTLR\+\_\+\+DISMCYCINT\+\_\+\+Pos}$\ast$/)
\item 
\#define \textbf{ Sys\+Tick\+\_\+\+CTRL\+\_\+\+COUNTFLAG\+\_\+\+Pos}~16U
\item 
\#define \textbf{ Sys\+Tick\+\_\+\+CTRL\+\_\+\+COUNTFLAG\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Sys\+Tick\+\_\+\+CTRL\+\_\+\+COUNTFLAG\+\_\+\+Pos})
\item 
\#define \textbf{ Sys\+Tick\+\_\+\+CTRL\+\_\+\+CLKSOURCE\+\_\+\+Pos}~2U
\item 
\#define \textbf{ Sys\+Tick\+\_\+\+CTRL\+\_\+\+CLKSOURCE\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Sys\+Tick\+\_\+\+CTRL\+\_\+\+CLKSOURCE\+\_\+\+Pos})
\item 
\#define \textbf{ Sys\+Tick\+\_\+\+CTRL\+\_\+\+TICKINT\+\_\+\+Pos}~1U
\item 
\#define \textbf{ Sys\+Tick\+\_\+\+CTRL\+\_\+\+TICKINT\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Sys\+Tick\+\_\+\+CTRL\+\_\+\+TICKINT\+\_\+\+Pos})
\item 
\#define \textbf{ Sys\+Tick\+\_\+\+CTRL\+\_\+\+ENABLE\+\_\+\+Pos}~0U
\item 
\#define \textbf{ Sys\+Tick\+\_\+\+CTRL\+\_\+\+ENABLE\+\_\+\+Msk}~(1UL /$\ast$$<$$<$ \textbf{ Sys\+Tick\+\_\+\+CTRL\+\_\+\+ENABLE\+\_\+\+Pos}$\ast$/)
\item 
\#define \textbf{ Sys\+Tick\+\_\+\+LOAD\+\_\+\+RELOAD\+\_\+\+Pos}~0U
\item 
\#define \textbf{ Sys\+Tick\+\_\+\+LOAD\+\_\+\+RELOAD\+\_\+\+Msk}~(0x\+FFFFFFUL /$\ast$$<$$<$ \textbf{ Sys\+Tick\+\_\+\+LOAD\+\_\+\+RELOAD\+\_\+\+Pos}$\ast$/)
\item 
\#define \textbf{ Sys\+Tick\+\_\+\+VAL\+\_\+\+CURRENT\+\_\+\+Pos}~0U
\item 
\#define \textbf{ Sys\+Tick\+\_\+\+VAL\+\_\+\+CURRENT\+\_\+\+Msk}~(0x\+FFFFFFUL /$\ast$$<$$<$ \textbf{ Sys\+Tick\+\_\+\+VAL\+\_\+\+CURRENT\+\_\+\+Pos}$\ast$/)
\item 
\#define \textbf{ Sys\+Tick\+\_\+\+CALIB\+\_\+\+NOREF\+\_\+\+Pos}~31U
\item 
\#define \textbf{ Sys\+Tick\+\_\+\+CALIB\+\_\+\+NOREF\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Sys\+Tick\+\_\+\+CALIB\+\_\+\+NOREF\+\_\+\+Pos})
\item 
\#define \textbf{ Sys\+Tick\+\_\+\+CALIB\+\_\+\+SKEW\+\_\+\+Pos}~30U
\item 
\#define \textbf{ Sys\+Tick\+\_\+\+CALIB\+\_\+\+SKEW\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Sys\+Tick\+\_\+\+CALIB\+\_\+\+SKEW\+\_\+\+Pos})
\item 
\#define \textbf{ Sys\+Tick\+\_\+\+CALIB\+\_\+\+TENMS\+\_\+\+Pos}~0U
\item 
\#define \textbf{ Sys\+Tick\+\_\+\+CALIB\+\_\+\+TENMS\+\_\+\+Msk}~(0x\+FFFFFFUL /$\ast$$<$$<$ \textbf{ Sys\+Tick\+\_\+\+CALIB\+\_\+\+TENMS\+\_\+\+Pos}$\ast$/)
\item 
\#define \textbf{ \+\_\+\+VAL2\+FLD}(field,  \textbf{ value})~((\textbf{ value} $<$$<$ field \#\# \+\_\+\+Pos) \& field \#\# \+\_\+\+Msk)
\begin{DoxyCompactList}\small\item\em Mask and shift a bit field value for use in a register bit range. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+FLD2\+VAL}(field,  \textbf{ value})~((\textbf{ value} \& field \#\# \+\_\+\+Msk) $>$$>$ field \#\# \+\_\+\+Pos)
\begin{DoxyCompactList}\small\item\em Mask and shift a register value to extract a bit filed value. \end{DoxyCompactList}\item 
\#define \textbf{ SCS\+\_\+\+BASE}~(0x\+E000\+E000\+UL)
\item 
\#define \textbf{ Sys\+Tick\+\_\+\+BASE}~(\textbf{ SCS\+\_\+\+BASE} +  0x0010\+UL)
\item 
\#define \textbf{ NVIC\+\_\+\+BASE}~(\textbf{ SCS\+\_\+\+BASE} +  0x0100\+UL)
\item 
\#define \textbf{ SCB\+\_\+\+BASE}~(\textbf{ SCS\+\_\+\+BASE} +  0x0\+D00\+UL)
\item 
\#define \textbf{ SCn\+SCB}~((\textbf{ SCn\+SCB\+\_\+\+Type}    $\ast$)     \textbf{ SCS\+\_\+\+BASE}      )
\item 
\#define \textbf{ SCB}~((\textbf{ SCB\+\_\+\+Type}       $\ast$)     \textbf{ SCB\+\_\+\+BASE}      )
\item 
\#define \textbf{ Sys\+Tick}~((\textbf{ Sys\+Tick\+\_\+\+Type}   $\ast$)     \textbf{ Sys\+Tick\+\_\+\+BASE}  )
\item 
\#define \textbf{ NVIC}~((\textbf{ NVIC\+\_\+\+Type}      $\ast$)     \textbf{ NVIC\+\_\+\+BASE}     )
\item 
\#define \textbf{ \+\_\+\+BIT\+\_\+\+SHIFT}(IRQn)~(  ((((uint32\+\_\+t)(int32\+\_\+t)(IRQn))         )      \&  0x03\+UL) $\ast$ 8UL)
\item 
\#define \textbf{ \+\_\+\+SHP\+\_\+\+IDX}(IRQn)~( (((((uint32\+\_\+t)(int32\+\_\+t)(IRQn)) \& 0x0\+FUL)-\/8UL) $>$$>$    2UL)      )
\item 
\#define \textbf{ \+\_\+\+IP\+\_\+\+IDX}(IRQn)~(   (((uint32\+\_\+t)(int32\+\_\+t)(IRQn))                $>$$>$    2UL)      )
\end{DoxyCompactItemize}

\doxysubsection*{Functions}
\textbf{ }\par
\begin{DoxyCompactItemize}
\item 
\+\_\+\+\_\+\+STATIC\+\_\+\+INLINE void \textbf{ NVIC\+\_\+\+Enable\+IRQ} (\textbf{ IRQn\+\_\+\+Type} IRQn)
\begin{DoxyCompactList}\small\item\em Enable External Interrupt. \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+STATIC\+\_\+\+INLINE void \textbf{ NVIC\+\_\+\+Disable\+IRQ} (\textbf{ IRQn\+\_\+\+Type} IRQn)
\begin{DoxyCompactList}\small\item\em Disable External Interrupt. \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+STATIC\+\_\+\+INLINE uint32\+\_\+t \textbf{ NVIC\+\_\+\+Get\+Pending\+IRQ} (\textbf{ IRQn\+\_\+\+Type} IRQn)
\begin{DoxyCompactList}\small\item\em Get Pending Interrupt. \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+STATIC\+\_\+\+INLINE void \textbf{ NVIC\+\_\+\+Set\+Pending\+IRQ} (\textbf{ IRQn\+\_\+\+Type} IRQn)
\begin{DoxyCompactList}\small\item\em Set Pending Interrupt. \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+STATIC\+\_\+\+INLINE void \textbf{ NVIC\+\_\+\+Clear\+Pending\+IRQ} (\textbf{ IRQn\+\_\+\+Type} IRQn)
\begin{DoxyCompactList}\small\item\em Clear Pending Interrupt. \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+STATIC\+\_\+\+INLINE void \textbf{ NVIC\+\_\+\+Set\+Priority} (\textbf{ IRQn\+\_\+\+Type} IRQn, uint32\+\_\+t priority)
\begin{DoxyCompactList}\small\item\em Set Interrupt Priority. \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+STATIC\+\_\+\+INLINE uint32\+\_\+t \textbf{ NVIC\+\_\+\+Get\+Priority} (\textbf{ IRQn\+\_\+\+Type} IRQn)
\begin{DoxyCompactList}\small\item\em Get Interrupt Priority. \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+STATIC\+\_\+\+INLINE void \textbf{ NVIC\+\_\+\+System\+Reset} (void)
\begin{DoxyCompactList}\small\item\em System Reset. \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+STATIC\+\_\+\+INLINE uint32\+\_\+t \textbf{ Sys\+Tick\+\_\+\+Config} (uint32\+\_\+t ticks)
\begin{DoxyCompactList}\small\item\em System Tick Configuration. \end{DoxyCompactList}\end{DoxyCompactItemize}



\doxysubsection{Detailed Description}
CMSIS SC000 Core Peripheral Access Layer Header File. 

\begin{DoxyVersion}{Version}
V4.\+30 
\end{DoxyVersion}
\begin{DoxyDate}{Date}
20. October 2015 
\end{DoxyDate}


\doxysubsection{Macro Definition Documentation}
\mbox{\label{core__sc000_8h_abc438394ed790c96e51ecad0759f6b25}} 
\index{core\_sc000.h@{core\_sc000.h}!\_\_CORE\_SC000\_H\_DEPENDANT@{\_\_CORE\_SC000\_H\_DEPENDANT}}
\index{\_\_CORE\_SC000\_H\_DEPENDANT@{\_\_CORE\_SC000\_H\_DEPENDANT}!core\_sc000.h@{core\_sc000.h}}
\doxysubsubsection{\_\_CORE\_SC000\_H\_DEPENDANT}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+CORE\+\_\+\+SC000\+\_\+\+H\+\_\+\+DEPENDANT}



Definition at line 175 of file core\+\_\+sc000.\+h.

\mbox{\label{core__sc000_8h_a8d4bcdd595ecb80166aaf288c1b37345}} 
\index{core\_sc000.h@{core\_sc000.h}!\_\_CORE\_SC000\_H\_GENERIC@{\_\_CORE\_SC000\_H\_GENERIC}}
\index{\_\_CORE\_SC000\_H\_GENERIC@{\_\_CORE\_SC000\_H\_GENERIC}!core\_sc000.h@{core\_sc000.h}}
\doxysubsubsection{\_\_CORE\_SC000\_H\_GENERIC}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+CORE\+\_\+\+SC000\+\_\+\+H\+\_\+\+GENERIC}



Definition at line 42 of file core\+\_\+sc000.\+h.

\mbox{\label{core__sc000_8h_aeaaf66c86e5ae02a0e1fe542cb7f4d8c}} 
\index{core\_sc000.h@{core\_sc000.h}!\_\_CORTEX\_SC@{\_\_CORTEX\_SC}}
\index{\_\_CORTEX\_SC@{\_\_CORTEX\_SC}!core\_sc000.h@{core\_sc000.h}}
\doxysubsubsection{\_\_CORTEX\_SC}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+CORTEX\+\_\+\+SC~(000U)}

Cortex secure core 

Definition at line 79 of file core\+\_\+sc000.\+h.

\mbox{\label{core__sc000_8h_aa167d0f532a7c2b2e3a6395db2fa0776}} 
\index{core\_sc000.h@{core\_sc000.h}!\_\_FPU\_USED@{\_\_FPU\_USED}}
\index{\_\_FPU\_USED@{\_\_FPU\_USED}!core\_sc000.h@{core\_sc000.h}}
\doxysubsubsection{\_\_FPU\_USED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+FPU\+\_\+\+USED~0U}

\+\_\+\+\_\+\+FPU\+\_\+\+USED indicates whether an FPU is used or not. This core does not support an FPU at all 

Definition at line 124 of file core\+\_\+sc000.\+h.

\mbox{\label{core__sc000_8h_af63697ed9952cc71e1225efe205f6cd3}} 
\index{core\_sc000.h@{core\_sc000.h}!\_\_I@{\_\_I}}
\index{\_\_I@{\_\_I}!core\_sc000.h@{core\_sc000.h}}
\doxysubsubsection{\_\_I}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+I~\textbf{ volatile} const}

Defines \textquotesingle{}read only\textquotesingle{} permissions 

Definition at line 215 of file core\+\_\+sc000.\+h.

\mbox{\label{core__sc000_8h_a4cc1649793116d7c2d8afce7a4ffce43}} 
\index{core\_sc000.h@{core\_sc000.h}!\_\_IM@{\_\_IM}}
\index{\_\_IM@{\_\_IM}!core\_sc000.h@{core\_sc000.h}}
\doxysubsubsection{\_\_IM}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+IM~\textbf{ volatile} const      /$\ast$! Defines \textquotesingle{}read only\textquotesingle{} structure member permissions $\ast$/}



Definition at line 221 of file core\+\_\+sc000.\+h.

\mbox{\label{core__sc000_8h_aec43007d9998a0a0e01faede4133d6be}} 
\index{core\_sc000.h@{core\_sc000.h}!\_\_IO@{\_\_IO}}
\index{\_\_IO@{\_\_IO}!core\_sc000.h@{core\_sc000.h}}
\doxysubsubsection{\_\_IO}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+IO~\textbf{ volatile}}

Defines \textquotesingle{}read / write\textquotesingle{} permissions 

Definition at line 218 of file core\+\_\+sc000.\+h.

\mbox{\label{core__sc000_8h_ab6caba5853a60a17e8e04499b52bf691}} 
\index{core\_sc000.h@{core\_sc000.h}!\_\_IOM@{\_\_IOM}}
\index{\_\_IOM@{\_\_IOM}!core\_sc000.h@{core\_sc000.h}}
\doxysubsubsection{\_\_IOM}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+IOM~\textbf{ volatile}            /$\ast$! Defines \textquotesingle{}read / write\textquotesingle{} structure member permissions $\ast$/}



Definition at line 223 of file core\+\_\+sc000.\+h.

\mbox{\label{core__sc000_8h_a7e25d9380f9ef903923964322e71f2f6}} 
\index{core\_sc000.h@{core\_sc000.h}!\_\_O@{\_\_O}}
\index{\_\_O@{\_\_O}!core\_sc000.h@{core\_sc000.h}}
\doxysubsubsection{\_\_O}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+O~\textbf{ volatile}}

Defines \textquotesingle{}write only\textquotesingle{} permissions 

Definition at line 217 of file core\+\_\+sc000.\+h.

\mbox{\label{core__sc000_8h_a0ea2009ed8fd9ef35b48708280fdb758}} 
\index{core\_sc000.h@{core\_sc000.h}!\_\_OM@{\_\_OM}}
\index{\_\_OM@{\_\_OM}!core\_sc000.h@{core\_sc000.h}}
\doxysubsubsection{\_\_OM}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+OM~\textbf{ volatile}            /$\ast$! Defines \textquotesingle{}write only\textquotesingle{} structure member permissions $\ast$/}



Definition at line 222 of file core\+\_\+sc000.\+h.

\mbox{\label{core__sc000_8h_a794ed22b926ab39924705178f2441270}} 
\index{core\_sc000.h@{core\_sc000.h}!\_\_SC000\_CMSIS\_VERSION@{\_\_SC000\_CMSIS\_VERSION}}
\index{\_\_SC000\_CMSIS\_VERSION@{\_\_SC000\_CMSIS\_VERSION}!core\_sc000.h@{core\_sc000.h}}
\doxysubsubsection{\_\_SC000\_CMSIS\_VERSION}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SC000\+\_\+\+CMSIS\+\_\+\+VERSION}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                      ((\_\_SC000\_CMSIS\_VERSION\_MAIN << 16U) | \(\backslash\)}
\DoxyCodeLine{                                      \_\_SC000\_CMSIS\_VERSION\_SUB           )}

\end{DoxyCode}
CMSIS HAL version number 

Definition at line 77 of file core\+\_\+sc000.\+h.

\mbox{\label{core__sc000_8h_a9cca46bbd181abedd1cd6e84ef0b3cf4}} 
\index{core\_sc000.h@{core\_sc000.h}!\_\_SC000\_CMSIS\_VERSION\_MAIN@{\_\_SC000\_CMSIS\_VERSION\_MAIN}}
\index{\_\_SC000\_CMSIS\_VERSION\_MAIN@{\_\_SC000\_CMSIS\_VERSION\_MAIN}!core\_sc000.h@{core\_sc000.h}}
\doxysubsubsection{\_\_SC000\_CMSIS\_VERSION\_MAIN}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SC000\+\_\+\+CMSIS\+\_\+\+VERSION\+\_\+\+MAIN~(0x04U)}

[31\+:16] CMSIS HAL main version 

Definition at line 74 of file core\+\_\+sc000.\+h.

\mbox{\label{core__sc000_8h_af4db9bbe5ff5726d8a8c388e52d5685d}} 
\index{core\_sc000.h@{core\_sc000.h}!\_\_SC000\_CMSIS\_VERSION\_SUB@{\_\_SC000\_CMSIS\_VERSION\_SUB}}
\index{\_\_SC000\_CMSIS\_VERSION\_SUB@{\_\_SC000\_CMSIS\_VERSION\_SUB}!core\_sc000.h@{core\_sc000.h}}
\doxysubsubsection{\_\_SC000\_CMSIS\_VERSION\_SUB}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SC000\+\_\+\+CMSIS\+\_\+\+VERSION\+\_\+\+SUB~(0x1\+EU)}

[15\+:0] CMSIS HAL sub version 

Definition at line 75 of file core\+\_\+sc000.\+h.

