m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/sriram/Documents/Verilog/AND Gate Verilog Code
vnandgate
!s110 1596520817
!i10b 1
!s100 Yga?=99LdW5B30bl8KI`n2
Ih^Q:0bFD@cCYif`RgS8562
VDg1SIo80bB@j0V0VzS_@n1
d/home/sriram/Documents/Verilog/Nand Gate
w1596520809
8/home/sriram/Documents/Verilog/Nand Gate/NandGate.v
F/home/sriram/Documents/Verilog/Nand Gate/NandGate.v
L0 4
OV;L;10.5b;63
r1
!s85 0
31
!s108 1596520817.000000
!s107 /home/sriram/Documents/Verilog/Nand Gate/NandGate.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/sriram/Documents/Verilog/Nand Gate/NandGate.v|
!i113 1
o-work work
tCvgOpt 0
