
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//fincore_clang_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401788 <.init>:
  401788:	stp	x29, x30, [sp, #-16]!
  40178c:	mov	x29, sp
  401790:	bl	401c40 <ferror@plt+0x60>
  401794:	ldp	x29, x30, [sp], #16
  401798:	ret

Disassembly of section .plt:

00000000004017a0 <memcpy@plt-0x20>:
  4017a0:	stp	x16, x30, [sp, #-16]!
  4017a4:	adrp	x16, 414000 <ferror@plt+0x12420>
  4017a8:	ldr	x17, [x16, #4088]
  4017ac:	add	x16, x16, #0xff8
  4017b0:	br	x17
  4017b4:	nop
  4017b8:	nop
  4017bc:	nop

00000000004017c0 <memcpy@plt>:
  4017c0:	adrp	x16, 415000 <ferror@plt+0x13420>
  4017c4:	ldr	x17, [x16]
  4017c8:	add	x16, x16, #0x0
  4017cc:	br	x17

00000000004017d0 <scols_column_set_json_type@plt>:
  4017d0:	adrp	x16, 415000 <ferror@plt+0x13420>
  4017d4:	ldr	x17, [x16, #8]
  4017d8:	add	x16, x16, #0x8
  4017dc:	br	x17

00000000004017e0 <_exit@plt>:
  4017e0:	adrp	x16, 415000 <ferror@plt+0x13420>
  4017e4:	ldr	x17, [x16, #16]
  4017e8:	add	x16, x16, #0x10
  4017ec:	br	x17

00000000004017f0 <strtoul@plt>:
  4017f0:	adrp	x16, 415000 <ferror@plt+0x13420>
  4017f4:	ldr	x17, [x16, #24]
  4017f8:	add	x16, x16, #0x18
  4017fc:	br	x17

0000000000401800 <strlen@plt>:
  401800:	adrp	x16, 415000 <ferror@plt+0x13420>
  401804:	ldr	x17, [x16, #32]
  401808:	add	x16, x16, #0x20
  40180c:	br	x17

0000000000401810 <fputs@plt>:
  401810:	adrp	x16, 415000 <ferror@plt+0x13420>
  401814:	ldr	x17, [x16, #40]
  401818:	add	x16, x16, #0x28
  40181c:	br	x17

0000000000401820 <scols_line_set_data@plt>:
  401820:	adrp	x16, 415000 <ferror@plt+0x13420>
  401824:	ldr	x17, [x16, #48]
  401828:	add	x16, x16, #0x30
  40182c:	br	x17

0000000000401830 <exit@plt>:
  401830:	adrp	x16, 415000 <ferror@plt+0x13420>
  401834:	ldr	x17, [x16, #56]
  401838:	add	x16, x16, #0x38
  40183c:	br	x17

0000000000401840 <dup@plt>:
  401840:	adrp	x16, 415000 <ferror@plt+0x13420>
  401844:	ldr	x17, [x16, #64]
  401848:	add	x16, x16, #0x40
  40184c:	br	x17

0000000000401850 <scols_line_refer_data@plt>:
  401850:	adrp	x16, 415000 <ferror@plt+0x13420>
  401854:	ldr	x17, [x16, #72]
  401858:	add	x16, x16, #0x48
  40185c:	br	x17

0000000000401860 <strtoimax@plt>:
  401860:	adrp	x16, 415000 <ferror@plt+0x13420>
  401864:	ldr	x17, [x16, #80]
  401868:	add	x16, x16, #0x50
  40186c:	br	x17

0000000000401870 <scols_table_set_name@plt>:
  401870:	adrp	x16, 415000 <ferror@plt+0x13420>
  401874:	ldr	x17, [x16, #88]
  401878:	add	x16, x16, #0x58
  40187c:	br	x17

0000000000401880 <strtod@plt>:
  401880:	adrp	x16, 415000 <ferror@plt+0x13420>
  401884:	ldr	x17, [x16, #96]
  401888:	add	x16, x16, #0x60
  40188c:	br	x17

0000000000401890 <scols_table_enable_noheadings@plt>:
  401890:	adrp	x16, 415000 <ferror@plt+0x13420>
  401894:	ldr	x17, [x16, #104]
  401898:	add	x16, x16, #0x68
  40189c:	br	x17

00000000004018a0 <scols_table_new_column@plt>:
  4018a0:	adrp	x16, 415000 <ferror@plt+0x13420>
  4018a4:	ldr	x17, [x16, #112]
  4018a8:	add	x16, x16, #0x70
  4018ac:	br	x17

00000000004018b0 <__cxa_atexit@plt>:
  4018b0:	adrp	x16, 415000 <ferror@plt+0x13420>
  4018b4:	ldr	x17, [x16, #120]
  4018b8:	add	x16, x16, #0x78
  4018bc:	br	x17

00000000004018c0 <scols_table_enable_raw@plt>:
  4018c0:	adrp	x16, 415000 <ferror@plt+0x13420>
  4018c4:	ldr	x17, [x16, #128]
  4018c8:	add	x16, x16, #0x80
  4018cc:	br	x17

00000000004018d0 <snprintf@plt>:
  4018d0:	adrp	x16, 415000 <ferror@plt+0x13420>
  4018d4:	ldr	x17, [x16, #136]
  4018d8:	add	x16, x16, #0x88
  4018dc:	br	x17

00000000004018e0 <localeconv@plt>:
  4018e0:	adrp	x16, 415000 <ferror@plt+0x13420>
  4018e4:	ldr	x17, [x16, #144]
  4018e8:	add	x16, x16, #0x90
  4018ec:	br	x17

00000000004018f0 <fileno@plt>:
  4018f0:	adrp	x16, 415000 <ferror@plt+0x13420>
  4018f4:	ldr	x17, [x16, #152]
  4018f8:	add	x16, x16, #0x98
  4018fc:	br	x17

0000000000401900 <malloc@plt>:
  401900:	adrp	x16, 415000 <ferror@plt+0x13420>
  401904:	ldr	x17, [x16, #160]
  401908:	add	x16, x16, #0xa0
  40190c:	br	x17

0000000000401910 <open@plt>:
  401910:	adrp	x16, 415000 <ferror@plt+0x13420>
  401914:	ldr	x17, [x16, #168]
  401918:	add	x16, x16, #0xa8
  40191c:	br	x17

0000000000401920 <strncmp@plt>:
  401920:	adrp	x16, 415000 <ferror@plt+0x13420>
  401924:	ldr	x17, [x16, #176]
  401928:	add	x16, x16, #0xb0
  40192c:	br	x17

0000000000401930 <bindtextdomain@plt>:
  401930:	adrp	x16, 415000 <ferror@plt+0x13420>
  401934:	ldr	x17, [x16, #184]
  401938:	add	x16, x16, #0xb8
  40193c:	br	x17

0000000000401940 <__libc_start_main@plt>:
  401940:	adrp	x16, 415000 <ferror@plt+0x13420>
  401944:	ldr	x17, [x16, #192]
  401948:	add	x16, x16, #0xc0
  40194c:	br	x17

0000000000401950 <fgetc@plt>:
  401950:	adrp	x16, 415000 <ferror@plt+0x13420>
  401954:	ldr	x17, [x16, #200]
  401958:	add	x16, x16, #0xc8
  40195c:	br	x17

0000000000401960 <scols_new_table@plt>:
  401960:	adrp	x16, 415000 <ferror@plt+0x13420>
  401964:	ldr	x17, [x16, #208]
  401968:	add	x16, x16, #0xd0
  40196c:	br	x17

0000000000401970 <mincore@plt>:
  401970:	adrp	x16, 415000 <ferror@plt+0x13420>
  401974:	ldr	x17, [x16, #216]
  401978:	add	x16, x16, #0xd8
  40197c:	br	x17

0000000000401980 <getpagesize@plt>:
  401980:	adrp	x16, 415000 <ferror@plt+0x13420>
  401984:	ldr	x17, [x16, #224]
  401988:	add	x16, x16, #0xe0
  40198c:	br	x17

0000000000401990 <strdup@plt>:
  401990:	adrp	x16, 415000 <ferror@plt+0x13420>
  401994:	ldr	x17, [x16, #232]
  401998:	add	x16, x16, #0xe8
  40199c:	br	x17

00000000004019a0 <scols_table_new_line@plt>:
  4019a0:	adrp	x16, 415000 <ferror@plt+0x13420>
  4019a4:	ldr	x17, [x16, #240]
  4019a8:	add	x16, x16, #0xf0
  4019ac:	br	x17

00000000004019b0 <scols_unref_table@plt>:
  4019b0:	adrp	x16, 415000 <ferror@plt+0x13420>
  4019b4:	ldr	x17, [x16, #248]
  4019b8:	add	x16, x16, #0xf8
  4019bc:	br	x17

00000000004019c0 <close@plt>:
  4019c0:	adrp	x16, 415000 <ferror@plt+0x13420>
  4019c4:	ldr	x17, [x16, #256]
  4019c8:	add	x16, x16, #0x100
  4019cc:	br	x17

00000000004019d0 <__gmon_start__@plt>:
  4019d0:	adrp	x16, 415000 <ferror@plt+0x13420>
  4019d4:	ldr	x17, [x16, #264]
  4019d8:	add	x16, x16, #0x108
  4019dc:	br	x17

00000000004019e0 <strtoumax@plt>:
  4019e0:	adrp	x16, 415000 <ferror@plt+0x13420>
  4019e4:	ldr	x17, [x16, #272]
  4019e8:	add	x16, x16, #0x110
  4019ec:	br	x17

00000000004019f0 <abort@plt>:
  4019f0:	adrp	x16, 415000 <ferror@plt+0x13420>
  4019f4:	ldr	x17, [x16, #280]
  4019f8:	add	x16, x16, #0x118
  4019fc:	br	x17

0000000000401a00 <textdomain@plt>:
  401a00:	adrp	x16, 415000 <ferror@plt+0x13420>
  401a04:	ldr	x17, [x16, #288]
  401a08:	add	x16, x16, #0x120
  401a0c:	br	x17

0000000000401a10 <getopt_long@plt>:
  401a10:	adrp	x16, 415000 <ferror@plt+0x13420>
  401a14:	ldr	x17, [x16, #296]
  401a18:	add	x16, x16, #0x128
  401a1c:	br	x17

0000000000401a20 <strcmp@plt>:
  401a20:	adrp	x16, 415000 <ferror@plt+0x13420>
  401a24:	ldr	x17, [x16, #304]
  401a28:	add	x16, x16, #0x130
  401a2c:	br	x17

0000000000401a30 <warn@plt>:
  401a30:	adrp	x16, 415000 <ferror@plt+0x13420>
  401a34:	ldr	x17, [x16, #312]
  401a38:	add	x16, x16, #0x138
  401a3c:	br	x17

0000000000401a40 <__ctype_b_loc@plt>:
  401a40:	adrp	x16, 415000 <ferror@plt+0x13420>
  401a44:	ldr	x17, [x16, #320]
  401a48:	add	x16, x16, #0x140
  401a4c:	br	x17

0000000000401a50 <mmap@plt>:
  401a50:	adrp	x16, 415000 <ferror@plt+0x13420>
  401a54:	ldr	x17, [x16, #328]
  401a58:	add	x16, x16, #0x148
  401a5c:	br	x17

0000000000401a60 <strtol@plt>:
  401a60:	adrp	x16, 415000 <ferror@plt+0x13420>
  401a64:	ldr	x17, [x16, #336]
  401a68:	add	x16, x16, #0x150
  401a6c:	br	x17

0000000000401a70 <free@plt>:
  401a70:	adrp	x16, 415000 <ferror@plt+0x13420>
  401a74:	ldr	x17, [x16, #344]
  401a78:	add	x16, x16, #0x158
  401a7c:	br	x17

0000000000401a80 <scols_table_enable_json@plt>:
  401a80:	adrp	x16, 415000 <ferror@plt+0x13420>
  401a84:	ldr	x17, [x16, #352]
  401a88:	add	x16, x16, #0x160
  401a8c:	br	x17

0000000000401a90 <strncasecmp@plt>:
  401a90:	adrp	x16, 415000 <ferror@plt+0x13420>
  401a94:	ldr	x17, [x16, #360]
  401a98:	add	x16, x16, #0x168
  401a9c:	br	x17

0000000000401aa0 <vasprintf@plt>:
  401aa0:	adrp	x16, 415000 <ferror@plt+0x13420>
  401aa4:	ldr	x17, [x16, #368]
  401aa8:	add	x16, x16, #0x170
  401aac:	br	x17

0000000000401ab0 <strndup@plt>:
  401ab0:	adrp	x16, 415000 <ferror@plt+0x13420>
  401ab4:	ldr	x17, [x16, #376]
  401ab8:	add	x16, x16, #0x178
  401abc:	br	x17

0000000000401ac0 <strspn@plt>:
  401ac0:	adrp	x16, 415000 <ferror@plt+0x13420>
  401ac4:	ldr	x17, [x16, #384]
  401ac8:	add	x16, x16, #0x180
  401acc:	br	x17

0000000000401ad0 <strchr@plt>:
  401ad0:	adrp	x16, 415000 <ferror@plt+0x13420>
  401ad4:	ldr	x17, [x16, #392]
  401ad8:	add	x16, x16, #0x188
  401adc:	br	x17

0000000000401ae0 <munmap@plt>:
  401ae0:	adrp	x16, 415000 <ferror@plt+0x13420>
  401ae4:	ldr	x17, [x16, #400]
  401ae8:	add	x16, x16, #0x190
  401aec:	br	x17

0000000000401af0 <fflush@plt>:
  401af0:	adrp	x16, 415000 <ferror@plt+0x13420>
  401af4:	ldr	x17, [x16, #408]
  401af8:	add	x16, x16, #0x198
  401afc:	br	x17

0000000000401b00 <scols_print_table@plt>:
  401b00:	adrp	x16, 415000 <ferror@plt+0x13420>
  401b04:	ldr	x17, [x16, #416]
  401b08:	add	x16, x16, #0x1a0
  401b0c:	br	x17

0000000000401b10 <warnx@plt>:
  401b10:	adrp	x16, 415000 <ferror@plt+0x13420>
  401b14:	ldr	x17, [x16, #424]
  401b18:	add	x16, x16, #0x1a8
  401b1c:	br	x17

0000000000401b20 <memchr@plt>:
  401b20:	adrp	x16, 415000 <ferror@plt+0x13420>
  401b24:	ldr	x17, [x16, #432]
  401b28:	add	x16, x16, #0x1b0
  401b2c:	br	x17

0000000000401b30 <__fxstat@plt>:
  401b30:	adrp	x16, 415000 <ferror@plt+0x13420>
  401b34:	ldr	x17, [x16, #440]
  401b38:	add	x16, x16, #0x1b8
  401b3c:	br	x17

0000000000401b40 <dcgettext@plt>:
  401b40:	adrp	x16, 415000 <ferror@plt+0x13420>
  401b44:	ldr	x17, [x16, #448]
  401b48:	add	x16, x16, #0x1c0
  401b4c:	br	x17

0000000000401b50 <errx@plt>:
  401b50:	adrp	x16, 415000 <ferror@plt+0x13420>
  401b54:	ldr	x17, [x16, #456]
  401b58:	add	x16, x16, #0x1c8
  401b5c:	br	x17

0000000000401b60 <strcspn@plt>:
  401b60:	adrp	x16, 415000 <ferror@plt+0x13420>
  401b64:	ldr	x17, [x16, #464]
  401b68:	add	x16, x16, #0x1d0
  401b6c:	br	x17

0000000000401b70 <printf@plt>:
  401b70:	adrp	x16, 415000 <ferror@plt+0x13420>
  401b74:	ldr	x17, [x16, #472]
  401b78:	add	x16, x16, #0x1d8
  401b7c:	br	x17

0000000000401b80 <__assert_fail@plt>:
  401b80:	adrp	x16, 415000 <ferror@plt+0x13420>
  401b84:	ldr	x17, [x16, #480]
  401b88:	add	x16, x16, #0x1e0
  401b8c:	br	x17

0000000000401b90 <__errno_location@plt>:
  401b90:	adrp	x16, 415000 <ferror@plt+0x13420>
  401b94:	ldr	x17, [x16, #488]
  401b98:	add	x16, x16, #0x1e8
  401b9c:	br	x17

0000000000401ba0 <fprintf@plt>:
  401ba0:	adrp	x16, 415000 <ferror@plt+0x13420>
  401ba4:	ldr	x17, [x16, #496]
  401ba8:	add	x16, x16, #0x1f0
  401bac:	br	x17

0000000000401bb0 <scols_init_debug@plt>:
  401bb0:	adrp	x16, 415000 <ferror@plt+0x13420>
  401bb4:	ldr	x17, [x16, #504]
  401bb8:	add	x16, x16, #0x1f8
  401bbc:	br	x17

0000000000401bc0 <err@plt>:
  401bc0:	adrp	x16, 415000 <ferror@plt+0x13420>
  401bc4:	ldr	x17, [x16, #512]
  401bc8:	add	x16, x16, #0x200
  401bcc:	br	x17

0000000000401bd0 <setlocale@plt>:
  401bd0:	adrp	x16, 415000 <ferror@plt+0x13420>
  401bd4:	ldr	x17, [x16, #520]
  401bd8:	add	x16, x16, #0x208
  401bdc:	br	x17

0000000000401be0 <ferror@plt>:
  401be0:	adrp	x16, 415000 <ferror@plt+0x13420>
  401be4:	ldr	x17, [x16, #528]
  401be8:	add	x16, x16, #0x210
  401bec:	br	x17

Disassembly of section .text:

0000000000401bf0 <.text>:
  401bf0:	mov	x29, #0x0                   	// #0
  401bf4:	mov	x30, #0x0                   	// #0
  401bf8:	mov	x5, x0
  401bfc:	ldr	x1, [sp]
  401c00:	add	x2, sp, #0x8
  401c04:	mov	x6, sp
  401c08:	movz	x0, #0x0, lsl #48
  401c0c:	movk	x0, #0x0, lsl #32
  401c10:	movk	x0, #0x40, lsl #16
  401c14:	movk	x0, #0x1cfc
  401c18:	movz	x3, #0x0, lsl #48
  401c1c:	movk	x3, #0x0, lsl #32
  401c20:	movk	x3, #0x40, lsl #16
  401c24:	movk	x3, #0x4038
  401c28:	movz	x4, #0x0, lsl #48
  401c2c:	movk	x4, #0x0, lsl #32
  401c30:	movk	x4, #0x40, lsl #16
  401c34:	movk	x4, #0x40b8
  401c38:	bl	401940 <__libc_start_main@plt>
  401c3c:	bl	4019f0 <abort@plt>
  401c40:	adrp	x0, 414000 <ferror@plt+0x12420>
  401c44:	ldr	x0, [x0, #4064]
  401c48:	cbz	x0, 401c50 <ferror@plt+0x70>
  401c4c:	b	4019d0 <__gmon_start__@plt>
  401c50:	ret
  401c54:	nop
  401c58:	adrp	x0, 415000 <ferror@plt+0x13420>
  401c5c:	add	x0, x0, #0x258
  401c60:	adrp	x1, 415000 <ferror@plt+0x13420>
  401c64:	add	x1, x1, #0x258
  401c68:	cmp	x1, x0
  401c6c:	b.eq	401c84 <ferror@plt+0xa4>  // b.none
  401c70:	adrp	x1, 404000 <ferror@plt+0x2420>
  401c74:	ldr	x1, [x1, #248]
  401c78:	cbz	x1, 401c84 <ferror@plt+0xa4>
  401c7c:	mov	x16, x1
  401c80:	br	x16
  401c84:	ret
  401c88:	adrp	x0, 415000 <ferror@plt+0x13420>
  401c8c:	add	x0, x0, #0x258
  401c90:	adrp	x1, 415000 <ferror@plt+0x13420>
  401c94:	add	x1, x1, #0x258
  401c98:	sub	x1, x1, x0
  401c9c:	lsr	x2, x1, #63
  401ca0:	add	x1, x2, x1, asr #3
  401ca4:	cmp	xzr, x1, asr #1
  401ca8:	asr	x1, x1, #1
  401cac:	b.eq	401cc4 <ferror@plt+0xe4>  // b.none
  401cb0:	adrp	x2, 404000 <ferror@plt+0x2420>
  401cb4:	ldr	x2, [x2, #256]
  401cb8:	cbz	x2, 401cc4 <ferror@plt+0xe4>
  401cbc:	mov	x16, x2
  401cc0:	br	x16
  401cc4:	ret
  401cc8:	stp	x29, x30, [sp, #-32]!
  401ccc:	mov	x29, sp
  401cd0:	str	x19, [sp, #16]
  401cd4:	adrp	x19, 415000 <ferror@plt+0x13420>
  401cd8:	ldrb	w0, [x19, #640]
  401cdc:	cbnz	w0, 401cec <ferror@plt+0x10c>
  401ce0:	bl	401c58 <ferror@plt+0x78>
  401ce4:	mov	w0, #0x1                   	// #1
  401ce8:	strb	w0, [x19, #640]
  401cec:	ldr	x19, [sp, #16]
  401cf0:	ldp	x29, x30, [sp], #32
  401cf4:	ret
  401cf8:	b	401c88 <ferror@plt+0xa8>
  401cfc:	sub	sp, sp, #0x120
  401d00:	stp	x29, x30, [sp, #192]
  401d04:	stp	x28, x27, [sp, #208]
  401d08:	stp	x26, x25, [sp, #224]
  401d0c:	stp	x24, x23, [sp, #240]
  401d10:	stp	x22, x21, [sp, #256]
  401d14:	stp	x20, x19, [sp, #272]
  401d18:	add	x29, sp, #0xc0
  401d1c:	mov	x20, x1
  401d20:	mov	w27, w0
  401d24:	bl	401980 <getpagesize@plt>
  401d28:	adrp	x1, 404000 <ferror@plt+0x2420>
  401d2c:	sxtw	x8, w0
  401d30:	add	x1, x1, #0x3b4
  401d34:	mov	w0, #0x6                   	// #6
  401d38:	str	x8, [sp, #40]
  401d3c:	bl	401bd0 <setlocale@plt>
  401d40:	adrp	x21, 404000 <ferror@plt+0x2420>
  401d44:	add	x21, x21, #0x2c3
  401d48:	adrp	x1, 404000 <ferror@plt+0x2420>
  401d4c:	add	x1, x1, #0x2ce
  401d50:	mov	x0, x21
  401d54:	bl	401930 <bindtextdomain@plt>
  401d58:	mov	x0, x21
  401d5c:	bl	401a00 <textdomain@plt>
  401d60:	adrp	x0, 402000 <ferror@plt+0x420>
  401d64:	add	x0, x0, #0x6e0
  401d68:	bl	4040c0 <ferror@plt+0x24e0>
  401d6c:	adrp	x22, 404000 <ferror@plt+0x2420>
  401d70:	adrp	x23, 404000 <ferror@plt+0x2420>
  401d74:	mov	w21, wzr
  401d78:	mov	x24, xzr
  401d7c:	add	x22, x22, #0x2e0
  401d80:	add	x23, x23, #0x128
  401d84:	adrp	x19, 415000 <ferror@plt+0x13420>
  401d88:	mov	w0, w27
  401d8c:	mov	x1, x20
  401d90:	mov	x2, x22
  401d94:	mov	x3, x23
  401d98:	mov	x4, xzr
  401d9c:	bl	401a10 <getopt_long@plt>
  401da0:	cmp	w0, #0x67
  401da4:	b.gt	401dc8 <ferror@plt+0x1e8>
  401da8:	cmp	w0, #0x55
  401dac:	b.gt	401de0 <ferror@plt+0x200>
  401db0:	cmn	w0, #0x1
  401db4:	b.eq	401e10 <ferror@plt+0x230>  // b.none
  401db8:	cmp	w0, #0x4a
  401dbc:	b.ne	402374 <ferror@plt+0x794>  // b.any
  401dc0:	mov	w8, #0x8                   	// #8
  401dc4:	b	401e08 <ferror@plt+0x228>
  401dc8:	cmp	w0, #0x6e
  401dcc:	b.le	401df0 <ferror@plt+0x210>
  401dd0:	cmp	w0, #0x6f
  401dd4:	b.ne	401dfc <ferror@plt+0x21c>  // b.any
  401dd8:	ldr	x24, [x19, #608]
  401ddc:	b	401d88 <ferror@plt+0x1a8>
  401de0:	cmp	w0, #0x62
  401de4:	b.ne	4022fc <ferror@plt+0x71c>  // b.any
  401de8:	mov	w8, #0x1                   	// #1
  401dec:	b	401e08 <ferror@plt+0x228>
  401df0:	b.ne	402334 <ferror@plt+0x754>  // b.any
  401df4:	mov	w8, #0x2                   	// #2
  401df8:	b	401e08 <ferror@plt+0x228>
  401dfc:	cmp	w0, #0x72
  401e00:	b.ne	402374 <ferror@plt+0x794>  // b.any
  401e04:	mov	w8, #0x4                   	// #4
  401e08:	orr	w21, w21, w8
  401e0c:	b	401d88 <ferror@plt+0x1a8>
  401e10:	adrp	x8, 415000 <ferror@plt+0x13420>
  401e14:	ldr	w8, [x8, #616]
  401e18:	cmp	w8, w27
  401e1c:	b.eq	40235c <ferror@plt+0x77c>  // b.none
  401e20:	adrp	x8, 415000 <ferror@plt+0x13420>
  401e24:	ldr	x8, [x8, #648]
  401e28:	cbz	x8, 401e34 <ferror@plt+0x254>
  401e2c:	cbnz	x24, 401e54 <ferror@plt+0x274>
  401e30:	b	401e7c <ferror@plt+0x29c>
  401e34:	adrp	x8, 404000 <ferror@plt+0x2420>
  401e38:	ldr	q0, [x8, #272]
  401e3c:	mov	w8, #0x4                   	// #4
  401e40:	adrp	x9, 415000 <ferror@plt+0x13420>
  401e44:	str	x8, [x9, #648]
  401e48:	adrp	x8, 415000 <ferror@plt+0x13420>
  401e4c:	str	q0, [x8, #560]
  401e50:	cbz	x24, 401e7c <ferror@plt+0x29c>
  401e54:	adrp	x1, 415000 <ferror@plt+0x13420>
  401e58:	adrp	x3, 415000 <ferror@plt+0x13420>
  401e5c:	adrp	x4, 402000 <ferror@plt+0x420>
  401e60:	add	x1, x1, #0x230
  401e64:	add	x3, x3, #0x288
  401e68:	add	x4, x4, #0x5b4
  401e6c:	mov	w2, #0x8                   	// #8
  401e70:	mov	x0, x24
  401e74:	bl	403804 <ferror@plt+0x1c24>
  401e78:	tbnz	w0, #31, 4022b8 <ferror@plt+0x6d8>
  401e7c:	mov	w0, wzr
  401e80:	bl	401bb0 <scols_init_debug@plt>
  401e84:	bl	401960 <scols_new_table@plt>
  401e88:	cbz	x0, 4023ac <ferror@plt+0x7cc>
  401e8c:	and	w19, w21, #0xff
  401e90:	ubfx	w1, w19, #1, #1
  401e94:	mov	x24, x0
  401e98:	bl	401890 <scols_table_enable_noheadings@plt>
  401e9c:	ubfx	w1, w19, #2, #1
  401ea0:	mov	x0, x24
  401ea4:	bl	4018c0 <scols_table_enable_raw@plt>
  401ea8:	ubfx	w1, w19, #3, #1
  401eac:	mov	x0, x24
  401eb0:	bl	401a80 <scols_table_enable_json@plt>
  401eb4:	tbz	w21, #3, 401ec8 <ferror@plt+0x2e8>
  401eb8:	adrp	x1, 404000 <ferror@plt+0x2420>
  401ebc:	add	x1, x1, #0x360
  401ec0:	mov	x0, x24
  401ec4:	bl	401870 <scols_table_set_name@plt>
  401ec8:	adrp	x8, 415000 <ferror@plt+0x13420>
  401ecc:	ldr	x8, [x8, #648]
  401ed0:	cbz	x8, 401f60 <ferror@plt+0x380>
  401ed4:	adrp	x19, 404000 <ferror@plt+0x2420>
  401ed8:	mov	x22, xzr
  401edc:	add	x19, x19, #0x228
  401ee0:	mov	w0, w22
  401ee4:	bl	402644 <ferror@plt+0xa64>
  401ee8:	sxtw	x8, w0
  401eec:	add	x8, x19, x8, lsl #5
  401ef0:	ldr	x1, [x8]
  401ef4:	ldr	d0, [x8, #8]
  401ef8:	ldr	w2, [x8, #16]
  401efc:	mov	x0, x24
  401f00:	bl	4018a0 <scols_table_new_column@plt>
  401f04:	cbz	x0, 4022f0 <ferror@plt+0x710>
  401f08:	tbz	w21, #3, 401f4c <ferror@plt+0x36c>
  401f0c:	mov	x23, x0
  401f10:	mov	w0, w22
  401f14:	bl	402644 <ferror@plt+0xa64>
  401f18:	cmp	w0, #0x1
  401f1c:	b.eq	401f3c <ferror@plt+0x35c>  // b.none
  401f20:	cmp	w0, #0x3
  401f24:	b.eq	401f3c <ferror@plt+0x35c>  // b.none
  401f28:	cmp	w0, #0x2
  401f2c:	b.ne	401f40 <ferror@plt+0x360>  // b.any
  401f30:	mov	x0, x23
  401f34:	mov	w1, wzr
  401f38:	b	401f48 <ferror@plt+0x368>
  401f3c:	tbz	w21, #0, 401f4c <ferror@plt+0x36c>
  401f40:	mov	w1, #0x1                   	// #1
  401f44:	mov	x0, x23
  401f48:	bl	4017d0 <scols_column_set_json_type@plt>
  401f4c:	adrp	x8, 415000 <ferror@plt+0x13420>
  401f50:	ldr	x8, [x8, #648]
  401f54:	add	x22, x22, #0x1
  401f58:	cmp	x22, x8
  401f5c:	b.cc	401ee0 <ferror@plt+0x300>  // b.lo, b.ul, b.last
  401f60:	adrp	x22, 415000 <ferror@plt+0x13420>
  401f64:	ldr	w8, [x22, #616]
  401f68:	str	x24, [sp, #8]
  401f6c:	cmp	w8, w27
  401f70:	b.ge	402298 <ferror@plt+0x6b8>  // b.tcont
  401f74:	ldr	x9, [sp, #40]
  401f78:	adrp	x28, 415000 <ferror@plt+0x13420>
  401f7c:	str	w21, [sp, #36]
  401f80:	add	x28, x28, #0x290
  401f84:	lsl	x21, x9, #15
  401f88:	str	wzr, [sp, #4]
  401f8c:	str	x20, [sp, #24]
  401f90:	str	w27, [sp, #20]
  401f94:	ldr	x26, [x20, w8, sxtw #3]
  401f98:	mov	w1, wzr
  401f9c:	mov	x0, x26
  401fa0:	bl	401910 <open@plt>
  401fa4:	tbnz	w0, #31, 401fd4 <ferror@plt+0x3f4>
  401fa8:	add	x1, sp, #0x30
  401fac:	mov	w25, w0
  401fb0:	bl	4040d0 <ferror@plt+0x24f0>
  401fb4:	tbnz	w0, #31, 401ff4 <ferror@plt+0x414>
  401fb8:	ldr	w8, [sp, #64]
  401fbc:	and	w8, w8, #0xf000
  401fc0:	cmp	w8, #0x4, lsl #12
  401fc4:	b.ne	40202c <ferror@plt+0x44c>  // b.any
  401fc8:	mov	x23, xzr
  401fcc:	mov	w19, #0x1                   	// #1
  401fd0:	b	402150 <ferror@plt+0x570>
  401fd4:	adrp	x1, 404000 <ferror@plt+0x2420>
  401fd8:	mov	w2, #0x5                   	// #5
  401fdc:	mov	x0, xzr
  401fe0:	add	x1, x1, #0x660
  401fe4:	bl	401b40 <dcgettext@plt>
  401fe8:	mov	x1, x26
  401fec:	bl	401a30 <warn@plt>
  401ff0:	b	402018 <ferror@plt+0x438>
  401ff4:	adrp	x1, 404000 <ferror@plt+0x2420>
  401ff8:	mov	w2, #0x5                   	// #5
  401ffc:	mov	x0, xzr
  402000:	add	x1, x1, #0x673
  402004:	bl	401b40 <dcgettext@plt>
  402008:	mov	x1, x26
  40200c:	bl	401a30 <warn@plt>
  402010:	mov	w0, w25
  402014:	bl	4019c0 <close@plt>
  402018:	bl	401b90 <__errno_location@plt>
  40201c:	ldr	w8, [x0]
  402020:	mov	x23, xzr
  402024:	neg	w19, w8
  402028:	b	402158 <ferror@plt+0x578>
  40202c:	ldr	x19, [sp, #96]
  402030:	cmp	x19, #0x1
  402034:	b.lt	402110 <ferror@plt+0x530>  // b.tstop
  402038:	mov	x23, xzr
  40203c:	mov	x22, xzr
  402040:	sub	x8, x19, x22
  402044:	cmp	x8, x21
  402048:	csel	x24, x8, x21, lt  // lt = tstop
  40204c:	mov	w3, #0x2                   	// #2
  402050:	mov	x0, xzr
  402054:	mov	x1, x24
  402058:	mov	w2, wzr
  40205c:	mov	w4, w25
  402060:	mov	x5, x22
  402064:	bl	401a50 <mmap@plt>
  402068:	cmn	x0, #0x1
  40206c:	b.eq	40211c <ferror@plt+0x53c>  // b.none
  402070:	ldr	x9, [sp, #40]
  402074:	mov	x1, x24
  402078:	mov	x2, x28
  40207c:	mov	x27, x0
  402080:	udiv	x8, x24, x9
  402084:	msub	x9, x8, x9, x24
  402088:	cmp	x9, #0x0
  40208c:	cinc	x20, x8, ne  // ne = any
  402090:	bl	401970 <mincore@plt>
  402094:	tbnz	w0, #31, 4020c8 <ferror@plt+0x4e8>
  402098:	cmp	w20, #0x1
  40209c:	b.lt	4020f0 <ferror@plt+0x510>  // b.tstop
  4020a0:	sxtw	x8, w20
  4020a4:	sub	x9, x8, #0x1
  4020a8:	ldrb	w10, [x28, x9]
  4020ac:	tbz	w10, #0, 4020b8 <ferror@plt+0x4d8>
  4020b0:	add	x23, x23, #0x1
  4020b4:	strb	wzr, [x28, x9]
  4020b8:	cmp	x8, #0x1
  4020bc:	mov	x8, x9
  4020c0:	b.gt	4020a4 <ferror@plt+0x4c4>
  4020c4:	b	4020f0 <ferror@plt+0x510>
  4020c8:	adrp	x1, 404000 <ferror@plt+0x2420>
  4020cc:	mov	w2, #0x5                   	// #5
  4020d0:	mov	x0, xzr
  4020d4:	add	x1, x1, #0x6a0
  4020d8:	bl	401b40 <dcgettext@plt>
  4020dc:	mov	x1, x26
  4020e0:	bl	401a30 <warn@plt>
  4020e4:	bl	401b90 <__errno_location@plt>
  4020e8:	ldr	w8, [x0]
  4020ec:	cbnz	w8, 402140 <ferror@plt+0x560>
  4020f0:	mov	x0, x27
  4020f4:	mov	x1, x24
  4020f8:	bl	401ae0 <munmap@plt>
  4020fc:	add	x22, x24, x22
  402100:	cmp	x22, x19
  402104:	b.lt	402040 <ferror@plt+0x460>  // b.tstop
  402108:	mov	w19, wzr
  40210c:	b	402144 <ferror@plt+0x564>
  402110:	mov	x23, xzr
  402114:	mov	w19, wzr
  402118:	b	402150 <ferror@plt+0x570>
  40211c:	adrp	x1, 404000 <ferror@plt+0x2420>
  402120:	mov	w2, #0x5                   	// #5
  402124:	mov	x0, xzr
  402128:	add	x1, x1, #0x68a
  40212c:	bl	401b40 <dcgettext@plt>
  402130:	mov	x1, x26
  402134:	bl	401a30 <warn@plt>
  402138:	mov	w19, #0xffffffea            	// #-22
  40213c:	b	402144 <ferror@plt+0x564>
  402140:	neg	w19, w8
  402144:	ldr	x20, [sp, #24]
  402148:	ldr	w27, [sp, #20]
  40214c:	adrp	x22, 415000 <ferror@plt+0x13420>
  402150:	mov	w0, w25
  402154:	bl	4019c0 <close@plt>
  402158:	cmp	w19, #0x1
  40215c:	b.eq	402280 <ferror@plt+0x6a0>  // b.none
  402160:	cbnz	w19, 402278 <ferror@plt+0x698>
  402164:	ldr	x0, [sp, #8]
  402168:	ldr	x25, [sp, #96]
  40216c:	mov	x1, xzr
  402170:	bl	4019a0 <scols_table_new_line@plt>
  402174:	cbz	x0, 402340 <ferror@plt+0x760>
  402178:	adrp	x19, 415000 <ferror@plt+0x13420>
  40217c:	ldr	x8, [x19, #648]
  402180:	adrp	x20, 404000 <ferror@plt+0x2420>
  402184:	add	x20, x20, #0x120
  402188:	cbz	x8, 402268 <ferror@plt+0x688>
  40218c:	ldr	x8, [sp, #40]
  402190:	mov	x27, x0
  402194:	mov	x22, xzr
  402198:	mul	x24, x23, x8
  40219c:	mov	w0, w22
  4021a0:	bl	402644 <ferror@plt+0xa64>
  4021a4:	cmp	w0, #0x3
  4021a8:	b.hi	402268 <ferror@plt+0x688>  // b.pmore
  4021ac:	mov	w8, w0
  4021b0:	adr	x9, 4021c0 <ferror@plt+0x5e0>
  4021b4:	ldrb	w10, [x20, x8]
  4021b8:	add	x9, x9, x10, lsl #2
  4021bc:	br	x9
  4021c0:	adrp	x1, 404000 <ferror@plt+0x2420>
  4021c4:	sub	x0, x29, #0x10
  4021c8:	add	x1, x1, #0x6d8
  4021cc:	mov	x2, x23
  4021d0:	b	402240 <ferror@plt+0x660>
  4021d4:	mov	x0, x27
  4021d8:	mov	x1, x22
  4021dc:	mov	x2, x26
  4021e0:	bl	401820 <scols_line_set_data@plt>
  4021e4:	b	402254 <ferror@plt+0x674>
  4021e8:	ldr	w8, [sp, #36]
  4021ec:	tbnz	w8, #0, 40221c <ferror@plt+0x63c>
  4021f0:	mov	w0, wzr
  4021f4:	mov	x1, x24
  4021f8:	b	40220c <ferror@plt+0x62c>
  4021fc:	ldr	w8, [sp, #36]
  402200:	tbnz	w8, #0, 402230 <ferror@plt+0x650>
  402204:	mov	w0, wzr
  402208:	mov	x1, x25
  40220c:	bl	403570 <ferror@plt+0x1990>
  402210:	mov	x2, x0
  402214:	stur	x0, [x29, #-16]
  402218:	b	402248 <ferror@plt+0x668>
  40221c:	adrp	x1, 404000 <ferror@plt+0x2420>
  402220:	sub	x0, x29, #0x10
  402224:	add	x1, x1, #0x6dc
  402228:	mov	x2, x24
  40222c:	b	402240 <ferror@plt+0x660>
  402230:	adrp	x1, 404000 <ferror@plt+0x2420>
  402234:	sub	x0, x29, #0x10
  402238:	add	x1, x1, #0x6d8
  40223c:	mov	x2, x25
  402240:	bl	4027ec <ferror@plt+0xc0c>
  402244:	ldur	x2, [x29, #-16]
  402248:	mov	x0, x27
  40224c:	mov	x1, x22
  402250:	bl	401850 <scols_line_refer_data@plt>
  402254:	cbnz	w0, 4022dc <ferror@plt+0x6fc>
  402258:	ldr	x8, [x19, #648]
  40225c:	add	x22, x22, #0x1
  402260:	cmp	x22, x8
  402264:	b.cc	40219c <ferror@plt+0x5bc>  // b.lo, b.ul, b.last
  402268:	ldr	x20, [sp, #24]
  40226c:	ldr	w27, [sp, #20]
  402270:	adrp	x22, 415000 <ferror@plt+0x13420>
  402274:	b	402280 <ferror@plt+0x6a0>
  402278:	mov	w8, #0x1                   	// #1
  40227c:	str	w8, [sp, #4]
  402280:	ldr	w8, [x22, #616]
  402284:	add	w8, w8, #0x1
  402288:	cmp	w8, w27
  40228c:	str	w8, [x22, #616]
  402290:	b.lt	401f94 <ferror@plt+0x3b4>  // b.tstop
  402294:	b	40229c <ferror@plt+0x6bc>
  402298:	str	wzr, [sp, #4]
  40229c:	ldr	x19, [sp, #8]
  4022a0:	mov	x0, x19
  4022a4:	bl	401b00 <scols_print_table@plt>
  4022a8:	mov	x0, x19
  4022ac:	bl	4019b0 <scols_unref_table@plt>
  4022b0:	ldr	w0, [sp, #4]
  4022b4:	b	4022bc <ferror@plt+0x6dc>
  4022b8:	mov	w0, #0x1                   	// #1
  4022bc:	ldp	x20, x19, [sp, #272]
  4022c0:	ldp	x22, x21, [sp, #256]
  4022c4:	ldp	x24, x23, [sp, #240]
  4022c8:	ldp	x26, x25, [sp, #224]
  4022cc:	ldp	x28, x27, [sp, #208]
  4022d0:	ldp	x29, x30, [sp, #192]
  4022d4:	add	sp, sp, #0x120
  4022d8:	ret
  4022dc:	adrp	x1, 404000 <ferror@plt+0x2420>
  4022e0:	add	x1, x1, #0x6e0
  4022e4:	mov	w2, #0x5                   	// #5
  4022e8:	mov	x0, xzr
  4022ec:	b	40234c <ferror@plt+0x76c>
  4022f0:	adrp	x1, 404000 <ferror@plt+0x2420>
  4022f4:	add	x1, x1, #0x368
  4022f8:	b	402348 <ferror@plt+0x768>
  4022fc:	cmp	w0, #0x56
  402300:	b.ne	402374 <ferror@plt+0x794>  // b.any
  402304:	adrp	x1, 404000 <ferror@plt+0x2420>
  402308:	add	x1, x1, #0x2e9
  40230c:	mov	w2, #0x5                   	// #5
  402310:	mov	x0, xzr
  402314:	bl	401b40 <dcgettext@plt>
  402318:	adrp	x8, 415000 <ferror@plt+0x13420>
  40231c:	ldr	x1, [x8, #632]
  402320:	adrp	x2, 404000 <ferror@plt+0x2420>
  402324:	add	x2, x2, #0x2f5
  402328:	bl	401b70 <printf@plt>
  40232c:	mov	w0, wzr
  402330:	bl	401830 <exit@plt>
  402334:	cmp	w0, #0x68
  402338:	b.ne	402374 <ferror@plt+0x794>  // b.any
  40233c:	bl	4023b8 <ferror@plt+0x7d8>
  402340:	adrp	x1, 404000 <ferror@plt+0x2420>
  402344:	add	x1, x1, #0x6b9
  402348:	mov	w2, #0x5                   	// #5
  40234c:	bl	401b40 <dcgettext@plt>
  402350:	mov	x1, x0
  402354:	mov	w0, #0x1                   	// #1
  402358:	bl	401bc0 <err@plt>
  40235c:	adrp	x1, 404000 <ferror@plt+0x2420>
  402360:	add	x1, x1, #0x32e
  402364:	mov	w2, #0x5                   	// #5
  402368:	mov	x0, xzr
  40236c:	bl	401b40 <dcgettext@plt>
  402370:	bl	401b10 <warnx@plt>
  402374:	adrp	x8, 415000 <ferror@plt+0x13420>
  402378:	ldr	x19, [x8, #600]
  40237c:	adrp	x1, 404000 <ferror@plt+0x2420>
  402380:	add	x1, x1, #0x307
  402384:	mov	w2, #0x5                   	// #5
  402388:	mov	x0, xzr
  40238c:	bl	401b40 <dcgettext@plt>
  402390:	adrp	x8, 415000 <ferror@plt+0x13420>
  402394:	ldr	x2, [x8, #632]
  402398:	mov	x1, x0
  40239c:	mov	x0, x19
  4023a0:	bl	401ba0 <fprintf@plt>
  4023a4:	mov	w0, #0x1                   	// #1
  4023a8:	bl	401830 <exit@plt>
  4023ac:	adrp	x1, 404000 <ferror@plt+0x2420>
  4023b0:	add	x1, x1, #0x340
  4023b4:	b	402348 <ferror@plt+0x768>
  4023b8:	stp	x29, x30, [sp, #-64]!
  4023bc:	adrp	x8, 415000 <ferror@plt+0x13420>
  4023c0:	stp	x20, x19, [sp, #48]
  4023c4:	ldr	x19, [x8, #624]
  4023c8:	adrp	x1, 404000 <ferror@plt+0x2420>
  4023cc:	add	x1, x1, #0x395
  4023d0:	mov	w2, #0x5                   	// #5
  4023d4:	mov	x0, xzr
  4023d8:	str	x23, [sp, #16]
  4023dc:	stp	x22, x21, [sp, #32]
  4023e0:	mov	x29, sp
  4023e4:	bl	401b40 <dcgettext@plt>
  4023e8:	mov	x1, x19
  4023ec:	bl	401810 <fputs@plt>
  4023f0:	adrp	x1, 404000 <ferror@plt+0x2420>
  4023f4:	add	x1, x1, #0x39e
  4023f8:	mov	w2, #0x5                   	// #5
  4023fc:	mov	x0, xzr
  402400:	bl	401b40 <dcgettext@plt>
  402404:	adrp	x8, 415000 <ferror@plt+0x13420>
  402408:	ldr	x2, [x8, #632]
  40240c:	mov	x1, x0
  402410:	mov	x0, x19
  402414:	bl	401ba0 <fprintf@plt>
  402418:	adrp	x1, 404000 <ferror@plt+0x2420>
  40241c:	add	x1, x1, #0x3b5
  402420:	mov	w2, #0x5                   	// #5
  402424:	mov	x0, xzr
  402428:	bl	401b40 <dcgettext@plt>
  40242c:	mov	x1, x19
  402430:	bl	401810 <fputs@plt>
  402434:	adrp	x1, 404000 <ferror@plt+0x2420>
  402438:	add	x1, x1, #0x3c0
  40243c:	mov	w2, #0x5                   	// #5
  402440:	mov	x0, xzr
  402444:	bl	401b40 <dcgettext@plt>
  402448:	mov	x1, x19
  40244c:	bl	401810 <fputs@plt>
  402450:	adrp	x1, 404000 <ferror@plt+0x2420>
  402454:	add	x1, x1, #0x3ef
  402458:	mov	w2, #0x5                   	// #5
  40245c:	mov	x0, xzr
  402460:	bl	401b40 <dcgettext@plt>
  402464:	mov	x1, x19
  402468:	bl	401810 <fputs@plt>
  40246c:	adrp	x1, 404000 <ferror@plt+0x2420>
  402470:	add	x1, x1, #0x441
  402474:	mov	w2, #0x5                   	// #5
  402478:	mov	x0, xzr
  40247c:	bl	401b40 <dcgettext@plt>
  402480:	mov	x1, x19
  402484:	bl	401810 <fputs@plt>
  402488:	adrp	x1, 404000 <ferror@plt+0x2420>
  40248c:	add	x1, x1, #0x46e
  402490:	mov	w2, #0x5                   	// #5
  402494:	mov	x0, xzr
  402498:	bl	401b40 <dcgettext@plt>
  40249c:	mov	x1, x19
  4024a0:	bl	401810 <fputs@plt>
  4024a4:	adrp	x1, 404000 <ferror@plt+0x2420>
  4024a8:	add	x1, x1, #0x495
  4024ac:	mov	w2, #0x5                   	// #5
  4024b0:	mov	x0, xzr
  4024b4:	bl	401b40 <dcgettext@plt>
  4024b8:	mov	x1, x19
  4024bc:	bl	401810 <fputs@plt>
  4024c0:	adrp	x0, 404000 <ferror@plt+0x2420>
  4024c4:	add	x0, x0, #0x3b3
  4024c8:	mov	x1, x19
  4024cc:	bl	401810 <fputs@plt>
  4024d0:	adrp	x1, 404000 <ferror@plt+0x2420>
  4024d4:	add	x1, x1, #0x4e0
  4024d8:	mov	w2, #0x5                   	// #5
  4024dc:	mov	x0, xzr
  4024e0:	bl	401b40 <dcgettext@plt>
  4024e4:	adrp	x1, 404000 <ferror@plt+0x2420>
  4024e8:	mov	x20, x0
  4024ec:	add	x1, x1, #0x501
  4024f0:	mov	w2, #0x5                   	// #5
  4024f4:	mov	x0, xzr
  4024f8:	bl	401b40 <dcgettext@plt>
  4024fc:	mov	x4, x0
  402500:	adrp	x0, 404000 <ferror@plt+0x2420>
  402504:	adrp	x1, 404000 <ferror@plt+0x2420>
  402508:	adrp	x3, 404000 <ferror@plt+0x2420>
  40250c:	add	x0, x0, #0x4c3
  402510:	add	x1, x1, #0x4d4
  402514:	add	x3, x3, #0x4f2
  402518:	mov	x2, x20
  40251c:	bl	401b70 <printf@plt>
  402520:	adrp	x1, 404000 <ferror@plt+0x2420>
  402524:	add	x1, x1, #0x511
  402528:	mov	w2, #0x5                   	// #5
  40252c:	mov	x0, xzr
  402530:	bl	401b40 <dcgettext@plt>
  402534:	mov	x1, x0
  402538:	mov	x0, x19
  40253c:	bl	401ba0 <fprintf@plt>
  402540:	adrp	x23, 404000 <ferror@plt+0x2420>
  402544:	adrp	x20, 404000 <ferror@plt+0x2420>
  402548:	mov	x22, xzr
  40254c:	add	x23, x23, #0x228
  402550:	add	x20, x20, #0x52d
  402554:	add	x8, x23, x22
  402558:	ldr	x1, [x8, #24]
  40255c:	ldr	x21, [x8]
  402560:	mov	w2, #0x5                   	// #5
  402564:	mov	x0, xzr
  402568:	bl	401b40 <dcgettext@plt>
  40256c:	mov	x3, x0
  402570:	mov	x0, x19
  402574:	mov	x1, x20
  402578:	mov	x2, x21
  40257c:	bl	401ba0 <fprintf@plt>
  402580:	add	x22, x22, #0x20
  402584:	cmp	x22, #0x80
  402588:	b.ne	402554 <ferror@plt+0x974>  // b.any
  40258c:	adrp	x1, 404000 <ferror@plt+0x2420>
  402590:	add	x1, x1, #0x538
  402594:	mov	w2, #0x5                   	// #5
  402598:	mov	x0, xzr
  40259c:	bl	401b40 <dcgettext@plt>
  4025a0:	adrp	x1, 404000 <ferror@plt+0x2420>
  4025a4:	add	x1, x1, #0x553
  4025a8:	bl	401b70 <printf@plt>
  4025ac:	mov	w0, wzr
  4025b0:	bl	401830 <exit@plt>
  4025b4:	stp	x29, x30, [sp, #-64]!
  4025b8:	str	x23, [sp, #16]
  4025bc:	adrp	x23, 404000 <ferror@plt+0x2420>
  4025c0:	stp	x22, x21, [sp, #32]
  4025c4:	stp	x20, x19, [sp, #48]
  4025c8:	mov	x21, x1
  4025cc:	mov	x19, x0
  4025d0:	mov	x20, xzr
  4025d4:	add	x23, x23, #0x228
  4025d8:	mov	x29, sp
  4025dc:	ldr	x22, [x23]
  4025e0:	mov	x0, x19
  4025e4:	mov	x2, x21
  4025e8:	mov	x1, x22
  4025ec:	bl	401a90 <strncasecmp@plt>
  4025f0:	cbnz	w0, 4025fc <ferror@plt+0xa1c>
  4025f4:	ldrb	w8, [x22, x21]
  4025f8:	cbz	w8, 40262c <ferror@plt+0xa4c>
  4025fc:	add	x20, x20, #0x1
  402600:	cmp	x20, #0x4
  402604:	add	x23, x23, #0x20
  402608:	b.ne	4025dc <ferror@plt+0x9fc>  // b.any
  40260c:	adrp	x1, 404000 <ferror@plt+0x2420>
  402610:	add	x1, x1, #0x5d9
  402614:	mov	w2, #0x5                   	// #5
  402618:	mov	x0, xzr
  40261c:	bl	401b40 <dcgettext@plt>
  402620:	mov	x1, x19
  402624:	bl	401b10 <warnx@plt>
  402628:	mov	w20, #0xffffffff            	// #-1
  40262c:	mov	w0, w20
  402630:	ldp	x20, x19, [sp, #48]
  402634:	ldp	x22, x21, [sp, #32]
  402638:	ldr	x23, [sp, #16]
  40263c:	ldp	x29, x30, [sp], #64
  402640:	ret
  402644:	stp	x29, x30, [sp, #-16]!
  402648:	mov	x29, sp
  40264c:	tbnz	w0, #31, 402680 <ferror@plt+0xaa0>
  402650:	adrp	x8, 415000 <ferror@plt+0x13420>
  402654:	ldr	x8, [x8, #648]
  402658:	cmp	x8, w0, uxtw
  40265c:	b.ls	4026a0 <ferror@plt+0xac0>  // b.plast
  402660:	adrp	x9, 415000 <ferror@plt+0x13420>
  402664:	mov	w8, w0
  402668:	add	x9, x9, #0x230
  40266c:	ldr	w0, [x9, x8, lsl #2]
  402670:	cmp	w0, #0x4
  402674:	b.ge	4026c0 <ferror@plt+0xae0>  // b.tcont
  402678:	ldp	x29, x30, [sp], #16
  40267c:	ret
  402680:	adrp	x0, 404000 <ferror@plt+0x2420>
  402684:	adrp	x1, 404000 <ferror@plt+0x2420>
  402688:	adrp	x3, 404000 <ferror@plt+0x2420>
  40268c:	add	x0, x0, #0x5ec
  402690:	add	x1, x1, #0x5f5
  402694:	add	x3, x3, #0x60a
  402698:	mov	w2, #0x62                  	// #98
  40269c:	bl	401b80 <__assert_fail@plt>
  4026a0:	adrp	x0, 404000 <ferror@plt+0x2420>
  4026a4:	adrp	x1, 404000 <ferror@plt+0x2420>
  4026a8:	adrp	x3, 404000 <ferror@plt+0x2420>
  4026ac:	add	x0, x0, #0x621
  4026b0:	add	x1, x1, #0x5f5
  4026b4:	add	x3, x3, #0x60a
  4026b8:	mov	w2, #0x63                  	// #99
  4026bc:	bl	401b80 <__assert_fail@plt>
  4026c0:	adrp	x0, 404000 <ferror@plt+0x2420>
  4026c4:	adrp	x1, 404000 <ferror@plt+0x2420>
  4026c8:	adrp	x3, 404000 <ferror@plt+0x2420>
  4026cc:	add	x0, x0, #0x639
  4026d0:	add	x1, x1, #0x5f5
  4026d4:	add	x3, x3, #0x60a
  4026d8:	mov	w2, #0x64                  	// #100
  4026dc:	bl	401b80 <__assert_fail@plt>
  4026e0:	stp	x29, x30, [sp, #-32]!
  4026e4:	adrp	x8, 415000 <ferror@plt+0x13420>
  4026e8:	stp	x20, x19, [sp, #16]
  4026ec:	ldr	x20, [x8, #624]
  4026f0:	mov	x29, sp
  4026f4:	bl	401b90 <__errno_location@plt>
  4026f8:	mov	x19, x0
  4026fc:	str	wzr, [x0]
  402700:	mov	x0, x20
  402704:	bl	401be0 <ferror@plt>
  402708:	cbnz	w0, 4027a8 <ferror@plt+0xbc8>
  40270c:	mov	x0, x20
  402710:	bl	401af0 <fflush@plt>
  402714:	cbz	w0, 402768 <ferror@plt+0xb88>
  402718:	ldr	w20, [x19]
  40271c:	cmp	w20, #0x9
  402720:	b.eq	40272c <ferror@plt+0xb4c>  // b.none
  402724:	cmp	w20, #0x20
  402728:	b.ne	4027c0 <ferror@plt+0xbe0>  // b.any
  40272c:	adrp	x8, 415000 <ferror@plt+0x13420>
  402730:	ldr	x20, [x8, #600]
  402734:	str	wzr, [x19]
  402738:	mov	x0, x20
  40273c:	bl	401be0 <ferror@plt>
  402740:	cbnz	w0, 4027e4 <ferror@plt+0xc04>
  402744:	mov	x0, x20
  402748:	bl	401af0 <fflush@plt>
  40274c:	cbz	w0, 402788 <ferror@plt+0xba8>
  402750:	ldr	w8, [x19]
  402754:	cmp	w8, #0x9
  402758:	b.ne	4027e4 <ferror@plt+0xc04>  // b.any
  40275c:	ldp	x20, x19, [sp, #16]
  402760:	ldp	x29, x30, [sp], #32
  402764:	ret
  402768:	mov	x0, x20
  40276c:	bl	4018f0 <fileno@plt>
  402770:	tbnz	w0, #31, 402718 <ferror@plt+0xb38>
  402774:	bl	401840 <dup@plt>
  402778:	tbnz	w0, #31, 402718 <ferror@plt+0xb38>
  40277c:	bl	4019c0 <close@plt>
  402780:	cbnz	w0, 402718 <ferror@plt+0xb38>
  402784:	b	40272c <ferror@plt+0xb4c>
  402788:	mov	x0, x20
  40278c:	bl	4018f0 <fileno@plt>
  402790:	tbnz	w0, #31, 402750 <ferror@plt+0xb70>
  402794:	bl	401840 <dup@plt>
  402798:	tbnz	w0, #31, 402750 <ferror@plt+0xb70>
  40279c:	bl	4019c0 <close@plt>
  4027a0:	cbnz	w0, 402750 <ferror@plt+0xb70>
  4027a4:	b	40275c <ferror@plt+0xb7c>
  4027a8:	adrp	x1, 404000 <ferror@plt+0x2420>
  4027ac:	add	x1, x1, #0x389
  4027b0:	mov	w2, #0x5                   	// #5
  4027b4:	mov	x0, xzr
  4027b8:	bl	401b40 <dcgettext@plt>
  4027bc:	b	4027d8 <ferror@plt+0xbf8>
  4027c0:	adrp	x1, 404000 <ferror@plt+0x2420>
  4027c4:	add	x1, x1, #0x389
  4027c8:	mov	w2, #0x5                   	// #5
  4027cc:	mov	x0, xzr
  4027d0:	bl	401b40 <dcgettext@plt>
  4027d4:	cbnz	w20, 4027e0 <ferror@plt+0xc00>
  4027d8:	bl	401b10 <warnx@plt>
  4027dc:	b	4027e4 <ferror@plt+0xc04>
  4027e0:	bl	401a30 <warn@plt>
  4027e4:	mov	w0, #0x1                   	// #1
  4027e8:	bl	4017e0 <_exit@plt>
  4027ec:	sub	sp, sp, #0x100
  4027f0:	stp	x29, x30, [sp, #240]
  4027f4:	add	x29, sp, #0xf0
  4027f8:	mov	x8, #0xffffffffffffffd0    	// #-48
  4027fc:	mov	x9, sp
  402800:	sub	x10, x29, #0x70
  402804:	movk	x8, #0xff80, lsl #32
  402808:	add	x11, x29, #0x10
  40280c:	add	x9, x9, #0x80
  402810:	add	x10, x10, #0x30
  402814:	stp	x9, x8, [x29, #-16]
  402818:	stp	x11, x10, [x29, #-32]
  40281c:	stp	x2, x3, [x29, #-112]
  402820:	stp	x4, x5, [x29, #-96]
  402824:	stp	x6, x7, [x29, #-80]
  402828:	stp	q1, q2, [sp, #16]
  40282c:	str	q0, [sp]
  402830:	ldp	q0, q1, [x29, #-32]
  402834:	sub	x2, x29, #0x40
  402838:	stp	q3, q4, [sp, #48]
  40283c:	stp	q5, q6, [sp, #80]
  402840:	str	q7, [sp, #112]
  402844:	stp	q0, q1, [x29, #-64]
  402848:	bl	401aa0 <vasprintf@plt>
  40284c:	tbnz	w0, #31, 40285c <ferror@plt+0xc7c>
  402850:	ldp	x29, x30, [sp, #240]
  402854:	add	sp, sp, #0x100
  402858:	ret
  40285c:	adrp	x1, 404000 <ferror@plt+0x2420>
  402860:	add	x1, x1, #0x6fa
  402864:	mov	w0, #0x1                   	// #1
  402868:	bl	401bc0 <err@plt>
  40286c:	adrp	x8, 415000 <ferror@plt+0x13420>
  402870:	str	w0, [x8, #592]
  402874:	ret
  402878:	sub	sp, sp, #0x70
  40287c:	stp	x29, x30, [sp, #16]
  402880:	stp	x28, x27, [sp, #32]
  402884:	stp	x26, x25, [sp, #48]
  402888:	stp	x24, x23, [sp, #64]
  40288c:	stp	x22, x21, [sp, #80]
  402890:	stp	x20, x19, [sp, #96]
  402894:	add	x29, sp, #0x10
  402898:	str	xzr, [x1]
  40289c:	cbz	x0, 4028e0 <ferror@plt+0xd00>
  4028a0:	ldrb	w23, [x0]
  4028a4:	mov	x20, x0
  4028a8:	cbz	x23, 4028e0 <ferror@plt+0xd00>
  4028ac:	mov	x21, x2
  4028b0:	mov	x19, x1
  4028b4:	bl	401a40 <__ctype_b_loc@plt>
  4028b8:	ldr	x8, [x0]
  4028bc:	mov	x22, x0
  4028c0:	ldrh	w9, [x8, x23, lsl #1]
  4028c4:	tbz	w9, #13, 4028d8 <ferror@plt+0xcf8>
  4028c8:	add	x9, x20, #0x1
  4028cc:	ldrb	w23, [x9], #1
  4028d0:	ldrh	w10, [x8, x23, lsl #1]
  4028d4:	tbnz	w10, #13, 4028cc <ferror@plt+0xcec>
  4028d8:	cmp	w23, #0x2d
  4028dc:	b.ne	402914 <ferror@plt+0xd34>  // b.any
  4028e0:	mov	w24, #0xffffffea            	// #-22
  4028e4:	neg	w19, w24
  4028e8:	bl	401b90 <__errno_location@plt>
  4028ec:	str	w19, [x0]
  4028f0:	mov	w0, w24
  4028f4:	ldp	x20, x19, [sp, #96]
  4028f8:	ldp	x22, x21, [sp, #80]
  4028fc:	ldp	x24, x23, [sp, #64]
  402900:	ldp	x26, x25, [sp, #48]
  402904:	ldp	x28, x27, [sp, #32]
  402908:	ldp	x29, x30, [sp, #16]
  40290c:	add	sp, sp, #0x70
  402910:	ret
  402914:	bl	401b90 <__errno_location@plt>
  402918:	mov	x23, x0
  40291c:	str	wzr, [x0]
  402920:	add	x1, sp, #0x8
  402924:	mov	x0, x20
  402928:	mov	w2, wzr
  40292c:	str	xzr, [sp, #8]
  402930:	bl	4019e0 <strtoumax@plt>
  402934:	ldr	x25, [sp, #8]
  402938:	ldr	w8, [x23]
  40293c:	cmp	x25, x20
  402940:	b.eq	402ac0 <ferror@plt+0xee0>  // b.none
  402944:	add	x9, x0, #0x1
  402948:	mov	x20, x0
  40294c:	cmp	x9, #0x1
  402950:	b.hi	402958 <ferror@plt+0xd78>  // b.pmore
  402954:	cbnz	w8, 402ac4 <ferror@plt+0xee4>
  402958:	cbz	x25, 402ad0 <ferror@plt+0xef0>
  40295c:	ldrb	w8, [x25]
  402960:	cbz	w8, 402ad0 <ferror@plt+0xef0>
  402964:	mov	w27, wzr
  402968:	mov	x28, xzr
  40296c:	mov	w8, #0x400                 	// #1024
  402970:	str	x8, [sp]
  402974:	ldrb	w8, [x25, #1]
  402978:	cmp	w8, #0x61
  40297c:	b.le	4029a8 <ferror@plt+0xdc8>
  402980:	cmp	w8, #0x62
  402984:	b.eq	4029b0 <ferror@plt+0xdd0>  // b.none
  402988:	cmp	w8, #0x69
  40298c:	b.ne	4029c0 <ferror@plt+0xde0>  // b.any
  402990:	ldrb	w8, [x25, #2]
  402994:	orr	w8, w8, #0x20
  402998:	cmp	w8, #0x62
  40299c:	b.ne	4029c0 <ferror@plt+0xde0>  // b.any
  4029a0:	ldrb	w8, [x25, #3]
  4029a4:	b	4029bc <ferror@plt+0xddc>
  4029a8:	cmp	w8, #0x42
  4029ac:	b.ne	4029bc <ferror@plt+0xddc>  // b.any
  4029b0:	ldrb	w8, [x25, #2]
  4029b4:	cbnz	w8, 4029c0 <ferror@plt+0xde0>
  4029b8:	b	402ae0 <ferror@plt+0xf00>
  4029bc:	cbz	w8, 402ae8 <ferror@plt+0xf08>
  4029c0:	bl	4018e0 <localeconv@plt>
  4029c4:	cbz	x0, 4029e4 <ferror@plt+0xe04>
  4029c8:	ldr	x24, [x0]
  4029cc:	cbz	x24, 4029f0 <ferror@plt+0xe10>
  4029d0:	mov	x0, x24
  4029d4:	bl	401800 <strlen@plt>
  4029d8:	mov	x26, x0
  4029dc:	mov	w8, #0x1                   	// #1
  4029e0:	b	4029f8 <ferror@plt+0xe18>
  4029e4:	mov	w8, wzr
  4029e8:	mov	x24, xzr
  4029ec:	b	4029f4 <ferror@plt+0xe14>
  4029f0:	mov	w8, wzr
  4029f4:	mov	x26, xzr
  4029f8:	cbnz	x28, 4028e0 <ferror@plt+0xd00>
  4029fc:	ldrb	w9, [x25]
  402a00:	eor	w8, w8, #0x1
  402a04:	cmp	w9, #0x0
  402a08:	cset	w9, eq  // eq = none
  402a0c:	orr	w8, w8, w9
  402a10:	tbnz	w8, #0, 4028e0 <ferror@plt+0xd00>
  402a14:	mov	x0, x24
  402a18:	mov	x1, x25
  402a1c:	mov	x2, x26
  402a20:	bl	401920 <strncmp@plt>
  402a24:	cbnz	w0, 4028e0 <ferror@plt+0xd00>
  402a28:	add	x24, x25, x26
  402a2c:	ldrb	w8, [x24]
  402a30:	cmp	w8, #0x30
  402a34:	b.ne	402a48 <ferror@plt+0xe68>  // b.any
  402a38:	ldrb	w8, [x24, #1]!
  402a3c:	add	w27, w27, #0x1
  402a40:	cmp	w8, #0x30
  402a44:	b.eq	402a38 <ferror@plt+0xe58>  // b.none
  402a48:	ldr	x9, [x22]
  402a4c:	sxtb	x8, w8
  402a50:	ldrh	w8, [x9, x8, lsl #1]
  402a54:	tbnz	w8, #11, 402a68 <ferror@plt+0xe88>
  402a58:	mov	x28, xzr
  402a5c:	str	x24, [sp, #8]
  402a60:	mov	x25, x24
  402a64:	b	402974 <ferror@plt+0xd94>
  402a68:	add	x1, sp, #0x8
  402a6c:	mov	x0, x24
  402a70:	mov	w2, wzr
  402a74:	str	wzr, [x23]
  402a78:	str	xzr, [sp, #8]
  402a7c:	bl	4019e0 <strtoumax@plt>
  402a80:	ldr	x25, [sp, #8]
  402a84:	ldr	w8, [x23]
  402a88:	cmp	x25, x24
  402a8c:	b.eq	402ac0 <ferror@plt+0xee0>  // b.none
  402a90:	add	x9, x0, #0x1
  402a94:	cmp	x9, #0x1
  402a98:	b.hi	402aa0 <ferror@plt+0xec0>  // b.pmore
  402a9c:	cbnz	w8, 402ac4 <ferror@plt+0xee4>
  402aa0:	mov	x28, xzr
  402aa4:	cbz	x0, 402974 <ferror@plt+0xd94>
  402aa8:	cbz	x25, 4028e0 <ferror@plt+0xd00>
  402aac:	ldrb	w8, [x25]
  402ab0:	mov	w24, #0xffffffea            	// #-22
  402ab4:	mov	x28, x0
  402ab8:	cbnz	w8, 402974 <ferror@plt+0xd94>
  402abc:	b	4028e4 <ferror@plt+0xd04>
  402ac0:	cbz	w8, 4028e0 <ferror@plt+0xd00>
  402ac4:	neg	w24, w8
  402ac8:	tbz	w24, #31, 4028f0 <ferror@plt+0xd10>
  402acc:	b	4028e4 <ferror@plt+0xd04>
  402ad0:	mov	w24, wzr
  402ad4:	str	x20, [x19]
  402ad8:	tbz	w24, #31, 4028f0 <ferror@plt+0xd10>
  402adc:	b	4028e4 <ferror@plt+0xd04>
  402ae0:	mov	w8, #0x3e8                 	// #1000
  402ae4:	str	x8, [sp]
  402ae8:	ldrsb	w23, [x25]
  402aec:	adrp	x22, 404000 <ferror@plt+0x2420>
  402af0:	add	x22, x22, #0x72c
  402af4:	mov	w2, #0x9                   	// #9
  402af8:	mov	x0, x22
  402afc:	mov	w1, w23
  402b00:	bl	401b20 <memchr@plt>
  402b04:	cbnz	x0, 402b24 <ferror@plt+0xf44>
  402b08:	adrp	x22, 404000 <ferror@plt+0x2420>
  402b0c:	add	x22, x22, #0x735
  402b10:	mov	w2, #0x9                   	// #9
  402b14:	mov	x0, x22
  402b18:	mov	w1, w23
  402b1c:	bl	401b20 <memchr@plt>
  402b20:	cbz	x0, 4028e0 <ferror@plt+0xd00>
  402b24:	ldr	x11, [sp]
  402b28:	sub	w8, w0, w22
  402b2c:	adds	w8, w8, #0x1
  402b30:	b.cs	402b54 <ferror@plt+0xf74>  // b.hs, b.nlast
  402b34:	mvn	w9, w0
  402b38:	add	w9, w9, w22
  402b3c:	umulh	x10, x11, x20
  402b40:	cmp	xzr, x10
  402b44:	b.ne	402b5c <ferror@plt+0xf7c>  // b.any
  402b48:	adds	w9, w9, #0x1
  402b4c:	mul	x20, x20, x11
  402b50:	b.cc	402b3c <ferror@plt+0xf5c>  // b.lo, b.ul, b.last
  402b54:	mov	w24, wzr
  402b58:	b	402b60 <ferror@plt+0xf80>
  402b5c:	mov	w24, #0xffffffde            	// #-34
  402b60:	cbz	x21, 402b68 <ferror@plt+0xf88>
  402b64:	str	w8, [x21]
  402b68:	cbz	x28, 402ad4 <ferror@plt+0xef4>
  402b6c:	cbz	w8, 402ad4 <ferror@plt+0xef4>
  402b70:	mvn	w8, w0
  402b74:	add	w9, w8, w22
  402b78:	mov	w8, #0x1                   	// #1
  402b7c:	umulh	x10, x11, x8
  402b80:	cmp	xzr, x10
  402b84:	b.ne	402b94 <ferror@plt+0xfb4>  // b.any
  402b88:	adds	w9, w9, #0x1
  402b8c:	mul	x8, x8, x11
  402b90:	b.cc	402b7c <ferror@plt+0xf9c>  // b.lo, b.ul, b.last
  402b94:	mov	w9, #0xa                   	// #10
  402b98:	cmp	x28, #0xb
  402b9c:	b.cc	402bb0 <ferror@plt+0xfd0>  // b.lo, b.ul, b.last
  402ba0:	add	x9, x9, x9, lsl #2
  402ba4:	lsl	x9, x9, #1
  402ba8:	cmp	x9, x28
  402bac:	b.cc	402ba0 <ferror@plt+0xfc0>  // b.lo, b.ul, b.last
  402bb0:	cmp	w27, #0x1
  402bb4:	b.lt	402bc8 <ferror@plt+0xfe8>  // b.tstop
  402bb8:	add	x9, x9, x9, lsl #2
  402bbc:	subs	w27, w27, #0x1
  402bc0:	lsl	x9, x9, #1
  402bc4:	b.ne	402bb8 <ferror@plt+0xfd8>  // b.any
  402bc8:	mov	x10, #0xcccccccccccccccc    	// #-3689348814741910324
  402bcc:	mov	w12, #0x1                   	// #1
  402bd0:	movk	x10, #0xcccd
  402bd4:	mov	w11, #0xa                   	// #10
  402bd8:	umulh	x13, x28, x10
  402bdc:	lsr	x13, x13, #3
  402be0:	add	x14, x12, x12, lsl #2
  402be4:	msub	x15, x13, x11, x28
  402be8:	lsl	x14, x14, #1
  402bec:	cbz	x15, 402c00 <ferror@plt+0x1020>
  402bf0:	udiv	x12, x9, x12
  402bf4:	udiv	x12, x12, x15
  402bf8:	udiv	x12, x8, x12
  402bfc:	add	x20, x12, x20
  402c00:	cmp	x28, #0x9
  402c04:	mov	x28, x13
  402c08:	mov	x12, x14
  402c0c:	b.hi	402bd8 <ferror@plt+0xff8>  // b.pmore
  402c10:	b	402ad4 <ferror@plt+0xef4>
  402c14:	mov	x2, xzr
  402c18:	b	402878 <ferror@plt+0xc98>
  402c1c:	stp	x29, x30, [sp, #-48]!
  402c20:	stp	x20, x19, [sp, #32]
  402c24:	mov	x20, x1
  402c28:	mov	x19, x0
  402c2c:	str	x21, [sp, #16]
  402c30:	mov	x29, sp
  402c34:	cbz	x0, 402c68 <ferror@plt+0x1088>
  402c38:	ldrb	w21, [x19]
  402c3c:	mov	x8, x19
  402c40:	cbz	w21, 402c6c <ferror@plt+0x108c>
  402c44:	bl	401a40 <__ctype_b_loc@plt>
  402c48:	ldr	x9, [x0]
  402c4c:	mov	x8, x19
  402c50:	and	x10, x21, #0xff
  402c54:	ldrh	w10, [x9, x10, lsl #1]
  402c58:	tbz	w10, #11, 402c6c <ferror@plt+0x108c>
  402c5c:	ldrb	w21, [x8, #1]!
  402c60:	cbnz	w21, 402c50 <ferror@plt+0x1070>
  402c64:	b	402c6c <ferror@plt+0x108c>
  402c68:	mov	x8, xzr
  402c6c:	cbz	x20, 402c74 <ferror@plt+0x1094>
  402c70:	str	x8, [x20]
  402c74:	cmp	x8, x19
  402c78:	b.ls	402c8c <ferror@plt+0x10ac>  // b.plast
  402c7c:	ldrb	w8, [x8]
  402c80:	cmp	w8, #0x0
  402c84:	cset	w0, eq  // eq = none
  402c88:	b	402c90 <ferror@plt+0x10b0>
  402c8c:	mov	w0, wzr
  402c90:	ldp	x20, x19, [sp, #32]
  402c94:	ldr	x21, [sp, #16]
  402c98:	ldp	x29, x30, [sp], #48
  402c9c:	ret
  402ca0:	stp	x29, x30, [sp, #-48]!
  402ca4:	stp	x20, x19, [sp, #32]
  402ca8:	mov	x20, x1
  402cac:	mov	x19, x0
  402cb0:	str	x21, [sp, #16]
  402cb4:	mov	x29, sp
  402cb8:	cbz	x0, 402cec <ferror@plt+0x110c>
  402cbc:	ldrb	w21, [x19]
  402cc0:	mov	x8, x19
  402cc4:	cbz	w21, 402cf0 <ferror@plt+0x1110>
  402cc8:	bl	401a40 <__ctype_b_loc@plt>
  402ccc:	ldr	x9, [x0]
  402cd0:	mov	x8, x19
  402cd4:	and	x10, x21, #0xff
  402cd8:	ldrh	w10, [x9, x10, lsl #1]
  402cdc:	tbz	w10, #12, 402cf0 <ferror@plt+0x1110>
  402ce0:	ldrb	w21, [x8, #1]!
  402ce4:	cbnz	w21, 402cd4 <ferror@plt+0x10f4>
  402ce8:	b	402cf0 <ferror@plt+0x1110>
  402cec:	mov	x8, xzr
  402cf0:	cbz	x20, 402cf8 <ferror@plt+0x1118>
  402cf4:	str	x8, [x20]
  402cf8:	cmp	x8, x19
  402cfc:	b.ls	402d10 <ferror@plt+0x1130>  // b.plast
  402d00:	ldrb	w8, [x8]
  402d04:	cmp	w8, #0x0
  402d08:	cset	w0, eq  // eq = none
  402d0c:	b	402d14 <ferror@plt+0x1134>
  402d10:	mov	w0, wzr
  402d14:	ldp	x20, x19, [sp, #32]
  402d18:	ldr	x21, [sp, #16]
  402d1c:	ldp	x29, x30, [sp], #48
  402d20:	ret
  402d24:	sub	sp, sp, #0x110
  402d28:	stp	x29, x30, [sp, #208]
  402d2c:	add	x29, sp, #0xd0
  402d30:	mov	x8, #0xffffffffffffffd0    	// #-48
  402d34:	mov	x9, sp
  402d38:	sub	x10, x29, #0x50
  402d3c:	stp	x28, x23, [sp, #224]
  402d40:	stp	x22, x21, [sp, #240]
  402d44:	stp	x20, x19, [sp, #256]
  402d48:	mov	x20, x1
  402d4c:	mov	x19, x0
  402d50:	movk	x8, #0xff80, lsl #32
  402d54:	add	x11, x29, #0x40
  402d58:	add	x9, x9, #0x80
  402d5c:	add	x22, x10, #0x30
  402d60:	mov	w23, #0xffffffd0            	// #-48
  402d64:	stp	x2, x3, [x29, #-80]
  402d68:	stp	x4, x5, [x29, #-64]
  402d6c:	stp	x6, x7, [x29, #-48]
  402d70:	stp	q1, q2, [sp, #16]
  402d74:	stp	q3, q4, [sp, #48]
  402d78:	str	q0, [sp]
  402d7c:	stp	q5, q6, [sp, #80]
  402d80:	str	q7, [sp, #112]
  402d84:	stp	x9, x8, [x29, #-16]
  402d88:	stp	x11, x22, [x29, #-32]
  402d8c:	tbnz	w23, #31, 402d98 <ferror@plt+0x11b8>
  402d90:	mov	w8, w23
  402d94:	b	402db0 <ferror@plt+0x11d0>
  402d98:	add	w8, w23, #0x8
  402d9c:	cmn	w23, #0x8
  402da0:	stur	w8, [x29, #-8]
  402da4:	b.gt	402db0 <ferror@plt+0x11d0>
  402da8:	add	x9, x22, w23, sxtw
  402dac:	b	402dbc <ferror@plt+0x11dc>
  402db0:	ldur	x9, [x29, #-32]
  402db4:	add	x10, x9, #0x8
  402db8:	stur	x10, [x29, #-32]
  402dbc:	ldr	x1, [x9]
  402dc0:	cbz	x1, 402e38 <ferror@plt+0x1258>
  402dc4:	tbnz	w8, #31, 402dd0 <ferror@plt+0x11f0>
  402dc8:	mov	w23, w8
  402dcc:	b	402de8 <ferror@plt+0x1208>
  402dd0:	add	w23, w8, #0x8
  402dd4:	cmn	w8, #0x8
  402dd8:	stur	w23, [x29, #-8]
  402ddc:	b.gt	402de8 <ferror@plt+0x1208>
  402de0:	add	x8, x22, w8, sxtw
  402de4:	b	402df4 <ferror@plt+0x1214>
  402de8:	ldur	x8, [x29, #-32]
  402dec:	add	x9, x8, #0x8
  402df0:	stur	x9, [x29, #-32]
  402df4:	ldr	x21, [x8]
  402df8:	cbz	x21, 402e38 <ferror@plt+0x1258>
  402dfc:	mov	x0, x19
  402e00:	bl	401a20 <strcmp@plt>
  402e04:	cbz	w0, 402e1c <ferror@plt+0x123c>
  402e08:	mov	x0, x19
  402e0c:	mov	x1, x21
  402e10:	bl	401a20 <strcmp@plt>
  402e14:	cbnz	w0, 402d8c <ferror@plt+0x11ac>
  402e18:	b	402e20 <ferror@plt+0x1240>
  402e1c:	mov	w0, #0x1                   	// #1
  402e20:	ldp	x20, x19, [sp, #256]
  402e24:	ldp	x22, x21, [sp, #240]
  402e28:	ldp	x28, x23, [sp, #224]
  402e2c:	ldp	x29, x30, [sp, #208]
  402e30:	add	sp, sp, #0x110
  402e34:	ret
  402e38:	adrp	x8, 415000 <ferror@plt+0x13420>
  402e3c:	ldr	w0, [x8, #592]
  402e40:	adrp	x1, 404000 <ferror@plt+0x2420>
  402e44:	add	x1, x1, #0x73e
  402e48:	mov	x2, x20
  402e4c:	mov	x3, x19
  402e50:	bl	401b50 <errx@plt>
  402e54:	cbz	x1, 402e78 <ferror@plt+0x1298>
  402e58:	sxtb	w8, w2
  402e5c:	ldrsb	w9, [x0]
  402e60:	cbz	w9, 402e78 <ferror@plt+0x1298>
  402e64:	cmp	w8, w9
  402e68:	b.eq	402e7c <ferror@plt+0x129c>  // b.none
  402e6c:	sub	x1, x1, #0x1
  402e70:	add	x0, x0, #0x1
  402e74:	cbnz	x1, 402e5c <ferror@plt+0x127c>
  402e78:	mov	x0, xzr
  402e7c:	ret
  402e80:	stp	x29, x30, [sp, #-32]!
  402e84:	stp	x20, x19, [sp, #16]
  402e88:	mov	x29, sp
  402e8c:	mov	x20, x1
  402e90:	mov	x19, x0
  402e94:	bl	402ed4 <ferror@plt+0x12f4>
  402e98:	cmp	w0, w0, sxth
  402e9c:	b.ne	402eac <ferror@plt+0x12cc>  // b.any
  402ea0:	ldp	x20, x19, [sp, #16]
  402ea4:	ldp	x29, x30, [sp], #32
  402ea8:	ret
  402eac:	bl	401b90 <__errno_location@plt>
  402eb0:	mov	w8, #0x22                  	// #34
  402eb4:	str	w8, [x0]
  402eb8:	adrp	x8, 415000 <ferror@plt+0x13420>
  402ebc:	ldr	w0, [x8, #592]
  402ec0:	adrp	x1, 404000 <ferror@plt+0x2420>
  402ec4:	add	x1, x1, #0x73e
  402ec8:	mov	x2, x20
  402ecc:	mov	x3, x19
  402ed0:	bl	401bc0 <err@plt>
  402ed4:	stp	x29, x30, [sp, #-32]!
  402ed8:	stp	x20, x19, [sp, #16]
  402edc:	mov	x29, sp
  402ee0:	mov	x20, x1
  402ee4:	mov	x19, x0
  402ee8:	bl	402f8c <ferror@plt+0x13ac>
  402eec:	cmp	x0, w0, sxtw
  402ef0:	b.ne	402f00 <ferror@plt+0x1320>  // b.any
  402ef4:	ldp	x20, x19, [sp, #16]
  402ef8:	ldp	x29, x30, [sp], #32
  402efc:	ret
  402f00:	bl	401b90 <__errno_location@plt>
  402f04:	mov	w8, #0x22                  	// #34
  402f08:	str	w8, [x0]
  402f0c:	adrp	x8, 415000 <ferror@plt+0x13420>
  402f10:	ldr	w0, [x8, #592]
  402f14:	adrp	x1, 404000 <ferror@plt+0x2420>
  402f18:	add	x1, x1, #0x73e
  402f1c:	mov	x2, x20
  402f20:	mov	x3, x19
  402f24:	bl	401bc0 <err@plt>
  402f28:	mov	w2, #0xa                   	// #10
  402f2c:	b	402f30 <ferror@plt+0x1350>
  402f30:	stp	x29, x30, [sp, #-32]!
  402f34:	stp	x20, x19, [sp, #16]
  402f38:	mov	x29, sp
  402f3c:	mov	x20, x1
  402f40:	mov	x19, x0
  402f44:	bl	403048 <ferror@plt+0x1468>
  402f48:	cmp	w0, #0x10, lsl #12
  402f4c:	b.cs	402f5c <ferror@plt+0x137c>  // b.hs, b.nlast
  402f50:	ldp	x20, x19, [sp, #16]
  402f54:	ldp	x29, x30, [sp], #32
  402f58:	ret
  402f5c:	bl	401b90 <__errno_location@plt>
  402f60:	mov	w8, #0x22                  	// #34
  402f64:	str	w8, [x0]
  402f68:	adrp	x8, 415000 <ferror@plt+0x13420>
  402f6c:	ldr	w0, [x8, #592]
  402f70:	adrp	x1, 404000 <ferror@plt+0x2420>
  402f74:	add	x1, x1, #0x73e
  402f78:	mov	x2, x20
  402f7c:	mov	x3, x19
  402f80:	bl	401bc0 <err@plt>
  402f84:	mov	w2, #0x10                  	// #16
  402f88:	b	402f30 <ferror@plt+0x1350>
  402f8c:	stp	x29, x30, [sp, #-48]!
  402f90:	mov	x29, sp
  402f94:	str	x21, [sp, #16]
  402f98:	stp	x20, x19, [sp, #32]
  402f9c:	mov	x20, x1
  402fa0:	mov	x19, x0
  402fa4:	str	xzr, [x29, #24]
  402fa8:	bl	401b90 <__errno_location@plt>
  402fac:	str	wzr, [x0]
  402fb0:	cbz	x19, 403000 <ferror@plt+0x1420>
  402fb4:	ldrb	w8, [x19]
  402fb8:	cbz	w8, 403000 <ferror@plt+0x1420>
  402fbc:	mov	x21, x0
  402fc0:	add	x1, x29, #0x18
  402fc4:	mov	w2, #0xa                   	// #10
  402fc8:	mov	x0, x19
  402fcc:	bl	401860 <strtoimax@plt>
  402fd0:	ldr	w8, [x21]
  402fd4:	cbnz	w8, 40301c <ferror@plt+0x143c>
  402fd8:	ldr	x8, [x29, #24]
  402fdc:	cmp	x8, x19
  402fe0:	b.eq	403000 <ferror@plt+0x1420>  // b.none
  402fe4:	cbz	x8, 402ff0 <ferror@plt+0x1410>
  402fe8:	ldrb	w8, [x8]
  402fec:	cbnz	w8, 403000 <ferror@plt+0x1420>
  402ff0:	ldp	x20, x19, [sp, #32]
  402ff4:	ldr	x21, [sp, #16]
  402ff8:	ldp	x29, x30, [sp], #48
  402ffc:	ret
  403000:	adrp	x8, 415000 <ferror@plt+0x13420>
  403004:	ldr	w0, [x8, #592]
  403008:	adrp	x1, 404000 <ferror@plt+0x2420>
  40300c:	add	x1, x1, #0x73e
  403010:	mov	x2, x20
  403014:	mov	x3, x19
  403018:	bl	401b50 <errx@plt>
  40301c:	adrp	x9, 415000 <ferror@plt+0x13420>
  403020:	ldr	w0, [x9, #592]
  403024:	cmp	w8, #0x22
  403028:	b.ne	403008 <ferror@plt+0x1428>  // b.any
  40302c:	adrp	x1, 404000 <ferror@plt+0x2420>
  403030:	add	x1, x1, #0x73e
  403034:	mov	x2, x20
  403038:	mov	x3, x19
  40303c:	bl	401bc0 <err@plt>
  403040:	mov	w2, #0xa                   	// #10
  403044:	b	403048 <ferror@plt+0x1468>
  403048:	stp	x29, x30, [sp, #-32]!
  40304c:	stp	x20, x19, [sp, #16]
  403050:	mov	x29, sp
  403054:	mov	x20, x1
  403058:	mov	x19, x0
  40305c:	bl	4030ac <ferror@plt+0x14cc>
  403060:	lsr	x8, x0, #32
  403064:	cbnz	x8, 403074 <ferror@plt+0x1494>
  403068:	ldp	x20, x19, [sp, #16]
  40306c:	ldp	x29, x30, [sp], #32
  403070:	ret
  403074:	bl	401b90 <__errno_location@plt>
  403078:	mov	w8, #0x22                  	// #34
  40307c:	str	w8, [x0]
  403080:	adrp	x8, 415000 <ferror@plt+0x13420>
  403084:	ldr	w0, [x8, #592]
  403088:	adrp	x1, 404000 <ferror@plt+0x2420>
  40308c:	add	x1, x1, #0x73e
  403090:	mov	x2, x20
  403094:	mov	x3, x19
  403098:	bl	401bc0 <err@plt>
  40309c:	mov	w2, #0x10                  	// #16
  4030a0:	b	403048 <ferror@plt+0x1468>
  4030a4:	mov	w2, #0xa                   	// #10
  4030a8:	b	4030ac <ferror@plt+0x14cc>
  4030ac:	sub	sp, sp, #0x40
  4030b0:	stp	x29, x30, [sp, #16]
  4030b4:	stp	x22, x21, [sp, #32]
  4030b8:	stp	x20, x19, [sp, #48]
  4030bc:	add	x29, sp, #0x10
  4030c0:	mov	w21, w2
  4030c4:	mov	x20, x1
  4030c8:	mov	x19, x0
  4030cc:	str	xzr, [sp, #8]
  4030d0:	bl	401b90 <__errno_location@plt>
  4030d4:	str	wzr, [x0]
  4030d8:	cbz	x19, 40312c <ferror@plt+0x154c>
  4030dc:	ldrb	w8, [x19]
  4030e0:	cbz	w8, 40312c <ferror@plt+0x154c>
  4030e4:	mov	x22, x0
  4030e8:	add	x1, sp, #0x8
  4030ec:	mov	x0, x19
  4030f0:	mov	w2, w21
  4030f4:	bl	4019e0 <strtoumax@plt>
  4030f8:	ldr	w8, [x22]
  4030fc:	cbnz	w8, 403148 <ferror@plt+0x1568>
  403100:	ldr	x8, [sp, #8]
  403104:	cmp	x8, x19
  403108:	b.eq	40312c <ferror@plt+0x154c>  // b.none
  40310c:	cbz	x8, 403118 <ferror@plt+0x1538>
  403110:	ldrb	w8, [x8]
  403114:	cbnz	w8, 40312c <ferror@plt+0x154c>
  403118:	ldp	x20, x19, [sp, #48]
  40311c:	ldp	x22, x21, [sp, #32]
  403120:	ldp	x29, x30, [sp, #16]
  403124:	add	sp, sp, #0x40
  403128:	ret
  40312c:	adrp	x8, 415000 <ferror@plt+0x13420>
  403130:	ldr	w0, [x8, #592]
  403134:	adrp	x1, 404000 <ferror@plt+0x2420>
  403138:	add	x1, x1, #0x73e
  40313c:	mov	x2, x20
  403140:	mov	x3, x19
  403144:	bl	401b50 <errx@plt>
  403148:	adrp	x9, 415000 <ferror@plt+0x13420>
  40314c:	ldr	w0, [x9, #592]
  403150:	cmp	w8, #0x22
  403154:	b.ne	403134 <ferror@plt+0x1554>  // b.any
  403158:	adrp	x1, 404000 <ferror@plt+0x2420>
  40315c:	add	x1, x1, #0x73e
  403160:	mov	x2, x20
  403164:	mov	x3, x19
  403168:	bl	401bc0 <err@plt>
  40316c:	mov	w2, #0x10                  	// #16
  403170:	b	4030ac <ferror@plt+0x14cc>
  403174:	stp	x29, x30, [sp, #-48]!
  403178:	mov	x29, sp
  40317c:	str	x21, [sp, #16]
  403180:	stp	x20, x19, [sp, #32]
  403184:	mov	x20, x1
  403188:	mov	x19, x0
  40318c:	str	xzr, [x29, #24]
  403190:	bl	401b90 <__errno_location@plt>
  403194:	str	wzr, [x0]
  403198:	cbz	x19, 4031e4 <ferror@plt+0x1604>
  40319c:	ldrb	w8, [x19]
  4031a0:	cbz	w8, 4031e4 <ferror@plt+0x1604>
  4031a4:	mov	x21, x0
  4031a8:	add	x1, x29, #0x18
  4031ac:	mov	x0, x19
  4031b0:	bl	401880 <strtod@plt>
  4031b4:	ldr	w8, [x21]
  4031b8:	cbnz	w8, 403200 <ferror@plt+0x1620>
  4031bc:	ldr	x8, [x29, #24]
  4031c0:	cmp	x8, x19
  4031c4:	b.eq	4031e4 <ferror@plt+0x1604>  // b.none
  4031c8:	cbz	x8, 4031d4 <ferror@plt+0x15f4>
  4031cc:	ldrb	w8, [x8]
  4031d0:	cbnz	w8, 4031e4 <ferror@plt+0x1604>
  4031d4:	ldp	x20, x19, [sp, #32]
  4031d8:	ldr	x21, [sp, #16]
  4031dc:	ldp	x29, x30, [sp], #48
  4031e0:	ret
  4031e4:	adrp	x8, 415000 <ferror@plt+0x13420>
  4031e8:	ldr	w0, [x8, #592]
  4031ec:	adrp	x1, 404000 <ferror@plt+0x2420>
  4031f0:	add	x1, x1, #0x73e
  4031f4:	mov	x2, x20
  4031f8:	mov	x3, x19
  4031fc:	bl	401b50 <errx@plt>
  403200:	adrp	x9, 415000 <ferror@plt+0x13420>
  403204:	ldr	w0, [x9, #592]
  403208:	cmp	w8, #0x22
  40320c:	b.ne	4031ec <ferror@plt+0x160c>  // b.any
  403210:	adrp	x1, 404000 <ferror@plt+0x2420>
  403214:	add	x1, x1, #0x73e
  403218:	mov	x2, x20
  40321c:	mov	x3, x19
  403220:	bl	401bc0 <err@plt>
  403224:	stp	x29, x30, [sp, #-48]!
  403228:	mov	x29, sp
  40322c:	str	x21, [sp, #16]
  403230:	stp	x20, x19, [sp, #32]
  403234:	mov	x20, x1
  403238:	mov	x19, x0
  40323c:	str	xzr, [x29, #24]
  403240:	bl	401b90 <__errno_location@plt>
  403244:	str	wzr, [x0]
  403248:	cbz	x19, 403298 <ferror@plt+0x16b8>
  40324c:	ldrb	w8, [x19]
  403250:	cbz	w8, 403298 <ferror@plt+0x16b8>
  403254:	mov	x21, x0
  403258:	add	x1, x29, #0x18
  40325c:	mov	w2, #0xa                   	// #10
  403260:	mov	x0, x19
  403264:	bl	401a60 <strtol@plt>
  403268:	ldr	w8, [x21]
  40326c:	cbnz	w8, 4032b4 <ferror@plt+0x16d4>
  403270:	ldr	x8, [x29, #24]
  403274:	cmp	x8, x19
  403278:	b.eq	403298 <ferror@plt+0x16b8>  // b.none
  40327c:	cbz	x8, 403288 <ferror@plt+0x16a8>
  403280:	ldrb	w8, [x8]
  403284:	cbnz	w8, 403298 <ferror@plt+0x16b8>
  403288:	ldp	x20, x19, [sp, #32]
  40328c:	ldr	x21, [sp, #16]
  403290:	ldp	x29, x30, [sp], #48
  403294:	ret
  403298:	adrp	x8, 415000 <ferror@plt+0x13420>
  40329c:	ldr	w0, [x8, #592]
  4032a0:	adrp	x1, 404000 <ferror@plt+0x2420>
  4032a4:	add	x1, x1, #0x73e
  4032a8:	mov	x2, x20
  4032ac:	mov	x3, x19
  4032b0:	bl	401b50 <errx@plt>
  4032b4:	adrp	x9, 415000 <ferror@plt+0x13420>
  4032b8:	ldr	w0, [x9, #592]
  4032bc:	cmp	w8, #0x22
  4032c0:	b.ne	4032a0 <ferror@plt+0x16c0>  // b.any
  4032c4:	adrp	x1, 404000 <ferror@plt+0x2420>
  4032c8:	add	x1, x1, #0x73e
  4032cc:	mov	x2, x20
  4032d0:	mov	x3, x19
  4032d4:	bl	401bc0 <err@plt>
  4032d8:	stp	x29, x30, [sp, #-48]!
  4032dc:	mov	x29, sp
  4032e0:	str	x21, [sp, #16]
  4032e4:	stp	x20, x19, [sp, #32]
  4032e8:	mov	x20, x1
  4032ec:	mov	x19, x0
  4032f0:	str	xzr, [x29, #24]
  4032f4:	bl	401b90 <__errno_location@plt>
  4032f8:	str	wzr, [x0]
  4032fc:	cbz	x19, 40334c <ferror@plt+0x176c>
  403300:	ldrb	w8, [x19]
  403304:	cbz	w8, 40334c <ferror@plt+0x176c>
  403308:	mov	x21, x0
  40330c:	add	x1, x29, #0x18
  403310:	mov	w2, #0xa                   	// #10
  403314:	mov	x0, x19
  403318:	bl	4017f0 <strtoul@plt>
  40331c:	ldr	w8, [x21]
  403320:	cbnz	w8, 403368 <ferror@plt+0x1788>
  403324:	ldr	x8, [x29, #24]
  403328:	cmp	x8, x19
  40332c:	b.eq	40334c <ferror@plt+0x176c>  // b.none
  403330:	cbz	x8, 40333c <ferror@plt+0x175c>
  403334:	ldrb	w8, [x8]
  403338:	cbnz	w8, 40334c <ferror@plt+0x176c>
  40333c:	ldp	x20, x19, [sp, #32]
  403340:	ldr	x21, [sp, #16]
  403344:	ldp	x29, x30, [sp], #48
  403348:	ret
  40334c:	adrp	x8, 415000 <ferror@plt+0x13420>
  403350:	ldr	w0, [x8, #592]
  403354:	adrp	x1, 404000 <ferror@plt+0x2420>
  403358:	add	x1, x1, #0x73e
  40335c:	mov	x2, x20
  403360:	mov	x3, x19
  403364:	bl	401b50 <errx@plt>
  403368:	adrp	x9, 415000 <ferror@plt+0x13420>
  40336c:	ldr	w0, [x9, #592]
  403370:	cmp	w8, #0x22
  403374:	b.ne	403354 <ferror@plt+0x1774>  // b.any
  403378:	adrp	x1, 404000 <ferror@plt+0x2420>
  40337c:	add	x1, x1, #0x73e
  403380:	mov	x2, x20
  403384:	mov	x3, x19
  403388:	bl	401bc0 <err@plt>
  40338c:	sub	sp, sp, #0x30
  403390:	stp	x20, x19, [sp, #32]
  403394:	mov	x20, x1
  403398:	add	x1, sp, #0x8
  40339c:	mov	x2, xzr
  4033a0:	stp	x29, x30, [sp, #16]
  4033a4:	add	x29, sp, #0x10
  4033a8:	mov	x19, x0
  4033ac:	bl	402878 <ferror@plt+0xc98>
  4033b0:	cbnz	w0, 4033c8 <ferror@plt+0x17e8>
  4033b4:	ldr	x0, [sp, #8]
  4033b8:	ldp	x20, x19, [sp, #32]
  4033bc:	ldp	x29, x30, [sp, #16]
  4033c0:	add	sp, sp, #0x30
  4033c4:	ret
  4033c8:	bl	401b90 <__errno_location@plt>
  4033cc:	adrp	x9, 415000 <ferror@plt+0x13420>
  4033d0:	ldr	w8, [x0]
  4033d4:	ldr	w0, [x9, #592]
  4033d8:	adrp	x1, 404000 <ferror@plt+0x2420>
  4033dc:	add	x1, x1, #0x73e
  4033e0:	mov	x2, x20
  4033e4:	mov	x3, x19
  4033e8:	cbnz	w8, 4033f0 <ferror@plt+0x1810>
  4033ec:	bl	401b50 <errx@plt>
  4033f0:	bl	401bc0 <err@plt>
  4033f4:	stp	x29, x30, [sp, #-32]!
  4033f8:	str	x19, [sp, #16]
  4033fc:	mov	x19, x1
  403400:	mov	x1, x2
  403404:	mov	x29, sp
  403408:	bl	403174 <ferror@plt+0x1594>
  40340c:	adrp	x8, 404000 <ferror@plt+0x2420>
  403410:	ldr	d1, [x8, #1816]
  403414:	fcvtzs	x8, d0
  403418:	scvtf	d2, x8
  40341c:	fsub	d0, d0, d2
  403420:	fmul	d0, d0, d1
  403424:	fcvtzs	x9, d0
  403428:	stp	x8, x9, [x19]
  40342c:	ldr	x19, [sp, #16]
  403430:	ldp	x29, x30, [sp], #32
  403434:	ret
  403438:	and	w8, w0, #0xf000
  40343c:	sub	w8, w8, #0x1, lsl #12
  403440:	lsr	w9, w8, #12
  403444:	cmp	w9, #0xb
  403448:	mov	w8, wzr
  40344c:	b.hi	4034a0 <ferror@plt+0x18c0>  // b.pmore
  403450:	adrp	x10, 404000 <ferror@plt+0x2420>
  403454:	add	x10, x10, #0x720
  403458:	adr	x11, 40346c <ferror@plt+0x188c>
  40345c:	ldrb	w12, [x10, x9]
  403460:	add	x11, x11, x12, lsl #2
  403464:	mov	w9, #0x64                  	// #100
  403468:	br	x11
  40346c:	mov	w9, #0x70                  	// #112
  403470:	b	403498 <ferror@plt+0x18b8>
  403474:	mov	w9, #0x63                  	// #99
  403478:	b	403498 <ferror@plt+0x18b8>
  40347c:	mov	w9, #0x62                  	// #98
  403480:	b	403498 <ferror@plt+0x18b8>
  403484:	mov	w9, #0x6c                  	// #108
  403488:	b	403498 <ferror@plt+0x18b8>
  40348c:	mov	w9, #0x73                  	// #115
  403490:	b	403498 <ferror@plt+0x18b8>
  403494:	mov	w9, #0x2d                  	// #45
  403498:	mov	w8, #0x1                   	// #1
  40349c:	strb	w9, [x1]
  4034a0:	tst	w0, #0x100
  4034a4:	mov	w9, #0x72                  	// #114
  4034a8:	mov	w10, #0x2d                  	// #45
  4034ac:	add	x11, x1, x8
  4034b0:	mov	w12, #0x77                  	// #119
  4034b4:	csel	w17, w10, w9, eq  // eq = none
  4034b8:	tst	w0, #0x80
  4034bc:	mov	w14, #0x53                  	// #83
  4034c0:	mov	w15, #0x73                  	// #115
  4034c4:	mov	w16, #0x78                  	// #120
  4034c8:	strb	w17, [x11]
  4034cc:	csel	w17, w10, w12, eq  // eq = none
  4034d0:	tst	w0, #0x40
  4034d4:	orr	x13, x8, #0x2
  4034d8:	strb	w17, [x11, #1]
  4034dc:	csel	w11, w15, w14, ne  // ne = any
  4034e0:	csel	w17, w16, w10, ne  // ne = any
  4034e4:	tst	w0, #0x800
  4034e8:	csel	w11, w17, w11, eq  // eq = none
  4034ec:	add	x13, x13, x1
  4034f0:	tst	w0, #0x20
  4034f4:	strb	w11, [x13]
  4034f8:	csel	w11, w10, w9, eq  // eq = none
  4034fc:	tst	w0, #0x10
  403500:	strb	w11, [x13, #1]
  403504:	csel	w11, w10, w12, eq  // eq = none
  403508:	tst	w0, #0x8
  40350c:	csel	w14, w15, w14, ne  // ne = any
  403510:	csel	w15, w16, w10, ne  // ne = any
  403514:	tst	w0, #0x400
  403518:	orr	x8, x8, #0x6
  40351c:	csel	w14, w15, w14, eq  // eq = none
  403520:	tst	w0, #0x4
  403524:	add	x8, x8, x1
  403528:	csel	w9, w10, w9, eq  // eq = none
  40352c:	tst	w0, #0x2
  403530:	mov	w17, #0x54                  	// #84
  403534:	strb	w11, [x13, #2]
  403538:	mov	w11, #0x74                  	// #116
  40353c:	strb	w14, [x13, #3]
  403540:	strb	w9, [x8]
  403544:	csel	w9, w10, w12, eq  // eq = none
  403548:	tst	w0, #0x1
  40354c:	strb	w9, [x8, #1]
  403550:	csel	w9, w11, w17, ne  // ne = any
  403554:	csel	w10, w16, w10, ne  // ne = any
  403558:	tst	w0, #0x200
  40355c:	csel	w9, w10, w9, eq  // eq = none
  403560:	mov	x0, x1
  403564:	strb	w9, [x8, #2]
  403568:	strb	wzr, [x8, #3]
  40356c:	ret
  403570:	sub	sp, sp, #0x50
  403574:	add	x8, sp, #0x8
  403578:	stp	x29, x30, [sp, #48]
  40357c:	stp	x20, x19, [sp, #64]
  403580:	add	x29, sp, #0x30
  403584:	tbz	w0, #1, 403594 <ferror@plt+0x19b4>
  403588:	orr	x8, x8, #0x1
  40358c:	mov	w9, #0x20                  	// #32
  403590:	strb	w9, [sp, #8]
  403594:	mov	x9, xzr
  403598:	add	x10, x9, #0xa
  40359c:	lsr	x11, x1, x10
  4035a0:	cbz	x11, 4035b8 <ferror@plt+0x19d8>
  4035a4:	cmp	x10, #0x33
  4035a8:	mov	x9, x10
  4035ac:	b.cc	403598 <ferror@plt+0x19b8>  // b.lo, b.ul, b.last
  4035b0:	mov	w9, #0x3c                  	// #60
  4035b4:	b	4035bc <ferror@plt+0x19dc>
  4035b8:	cbz	w9, 403670 <ferror@plt+0x1a90>
  4035bc:	mov	w10, #0x6667                	// #26215
  4035c0:	movk	w10, #0x6666, lsl #16
  4035c4:	smull	x10, w9, w10
  4035c8:	adrp	x11, 404000 <ferror@plt+0x2420>
  4035cc:	lsr	x12, x10, #63
  4035d0:	asr	x10, x10, #34
  4035d4:	add	x11, x11, #0x747
  4035d8:	add	w10, w10, w12
  4035dc:	ldrb	w12, [x11, w10, sxtw]
  4035e0:	mov	x10, #0xffffffffffffffff    	// #-1
  4035e4:	lsl	x10, x10, x9
  4035e8:	mov	x11, x8
  4035ec:	lsr	x19, x1, x9
  4035f0:	bic	x10, x1, x10
  4035f4:	strb	w12, [x11], #1
  4035f8:	tbz	w0, #0, 403614 <ferror@plt+0x1a34>
  4035fc:	add	w12, w9, #0x9
  403600:	cmp	w12, #0x13
  403604:	b.cc	403614 <ferror@plt+0x1a34>  // b.lo, b.ul, b.last
  403608:	mov	w11, #0x4269                	// #17001
  40360c:	sturh	w11, [x8, #1]
  403610:	add	x11, x8, #0x3
  403614:	strb	wzr, [x11]
  403618:	cbz	x10, 4036e8 <ferror@plt+0x1b08>
  40361c:	sub	w8, w9, #0xa
  403620:	lsr	x8, x10, x8
  403624:	tbnz	w0, #2, 40363c <ferror@plt+0x1a5c>
  403628:	sub	x9, x8, #0x3b6
  40362c:	cmp	x9, #0x64
  403630:	b.cs	403680 <ferror@plt+0x1aa0>  // b.hs, b.nlast
  403634:	add	w19, w19, #0x1
  403638:	b	4036e8 <ferror@plt+0x1b08>
  40363c:	mov	x9, #0xcccccccccccccccc    	// #-3689348814741910324
  403640:	add	x8, x8, #0x5
  403644:	movk	x9, #0xcccd
  403648:	umulh	x10, x8, x9
  40364c:	lsr	x20, x10, #3
  403650:	mul	x9, x20, x9
  403654:	mov	x10, #0x9999999999999999    	// #-7378697629483820647
  403658:	ror	x9, x9, #1
  40365c:	movk	x10, #0x1999, lsl #48
  403660:	cmp	x9, x10
  403664:	b.ls	403684 <ferror@plt+0x1aa4>  // b.plast
  403668:	cbnz	x20, 4036a4 <ferror@plt+0x1ac4>
  40366c:	b	4036e8 <ferror@plt+0x1b08>
  403670:	mov	w9, #0x42                  	// #66
  403674:	strh	w9, [x8]
  403678:	mov	w19, w1
  40367c:	b	4036e8 <ferror@plt+0x1b08>
  403680:	add	x8, x8, #0x32
  403684:	mov	x9, #0xf5c3                	// #62915
  403688:	movk	x9, #0x5c28, lsl #16
  40368c:	movk	x9, #0xc28f, lsl #32
  403690:	lsr	x8, x8, #2
  403694:	movk	x9, #0x28f5, lsl #48
  403698:	umulh	x8, x8, x9
  40369c:	lsr	x20, x8, #2
  4036a0:	cbz	x20, 4036e8 <ferror@plt+0x1b08>
  4036a4:	bl	4018e0 <localeconv@plt>
  4036a8:	cbz	x0, 4036bc <ferror@plt+0x1adc>
  4036ac:	ldr	x4, [x0]
  4036b0:	cbz	x4, 4036bc <ferror@plt+0x1adc>
  4036b4:	ldrb	w8, [x4]
  4036b8:	cbnz	w8, 4036c4 <ferror@plt+0x1ae4>
  4036bc:	adrp	x4, 404000 <ferror@plt+0x2420>
  4036c0:	add	x4, x4, #0x74f
  4036c4:	adrp	x2, 404000 <ferror@plt+0x2420>
  4036c8:	add	x2, x2, #0x751
  4036cc:	add	x0, sp, #0x10
  4036d0:	add	x6, sp, #0x8
  4036d4:	mov	w1, #0x20                  	// #32
  4036d8:	mov	w3, w19
  4036dc:	mov	x5, x20
  4036e0:	bl	4018d0 <snprintf@plt>
  4036e4:	b	403704 <ferror@plt+0x1b24>
  4036e8:	adrp	x2, 404000 <ferror@plt+0x2420>
  4036ec:	add	x2, x2, #0x75b
  4036f0:	add	x0, sp, #0x10
  4036f4:	add	x4, sp, #0x8
  4036f8:	mov	w1, #0x20                  	// #32
  4036fc:	mov	w3, w19
  403700:	bl	4018d0 <snprintf@plt>
  403704:	add	x0, sp, #0x10
  403708:	bl	401990 <strdup@plt>
  40370c:	ldp	x20, x19, [sp, #64]
  403710:	ldp	x29, x30, [sp, #48]
  403714:	add	sp, sp, #0x50
  403718:	ret
  40371c:	stp	x29, x30, [sp, #-64]!
  403720:	stp	x24, x23, [sp, #16]
  403724:	stp	x22, x21, [sp, #32]
  403728:	stp	x20, x19, [sp, #48]
  40372c:	mov	x29, sp
  403730:	cbz	x0, 4037e4 <ferror@plt+0x1c04>
  403734:	mov	x19, x3
  403738:	mov	x9, x0
  40373c:	mov	w0, #0xffffffff            	// #-1
  403740:	cbz	x3, 4037e8 <ferror@plt+0x1c08>
  403744:	mov	x20, x2
  403748:	cbz	x2, 4037e8 <ferror@plt+0x1c08>
  40374c:	mov	x21, x1
  403750:	cbz	x1, 4037e8 <ferror@plt+0x1c08>
  403754:	ldrb	w10, [x9]
  403758:	cbz	w10, 4037e8 <ferror@plt+0x1c08>
  40375c:	mov	x23, xzr
  403760:	mov	x8, xzr
  403764:	add	x22, x9, #0x1
  403768:	cmp	x23, x20
  40376c:	b.cs	4037fc <ferror@plt+0x1c1c>  // b.hs, b.nlast
  403770:	and	w11, w10, #0xff
  403774:	ldrb	w10, [x22]
  403778:	sub	x9, x22, #0x1
  40377c:	cmp	x8, #0x0
  403780:	csel	x8, x9, x8, eq  // eq = none
  403784:	cmp	w11, #0x2c
  403788:	csel	x9, x9, xzr, eq  // eq = none
  40378c:	cmp	w10, #0x0
  403790:	csel	x24, x22, x9, eq  // eq = none
  403794:	cbz	x8, 4037d0 <ferror@plt+0x1bf0>
  403798:	cbz	x24, 4037d0 <ferror@plt+0x1bf0>
  40379c:	subs	x1, x24, x8
  4037a0:	b.ls	4037e4 <ferror@plt+0x1c04>  // b.plast
  4037a4:	mov	x0, x8
  4037a8:	blr	x19
  4037ac:	cmn	w0, #0x1
  4037b0:	b.eq	4037e4 <ferror@plt+0x1c04>  // b.none
  4037b4:	str	w0, [x21, x23, lsl #2]
  4037b8:	ldrb	w8, [x24]
  4037bc:	add	x0, x23, #0x1
  4037c0:	cbz	w8, 4037e8 <ferror@plt+0x1c08>
  4037c4:	ldrb	w10, [x22]
  4037c8:	mov	x8, xzr
  4037cc:	b	4037d4 <ferror@plt+0x1bf4>
  4037d0:	mov	x0, x23
  4037d4:	add	x22, x22, #0x1
  4037d8:	mov	x23, x0
  4037dc:	cbnz	w10, 403768 <ferror@plt+0x1b88>
  4037e0:	b	4037e8 <ferror@plt+0x1c08>
  4037e4:	mov	w0, #0xffffffff            	// #-1
  4037e8:	ldp	x20, x19, [sp, #48]
  4037ec:	ldp	x22, x21, [sp, #32]
  4037f0:	ldp	x24, x23, [sp, #16]
  4037f4:	ldp	x29, x30, [sp], #64
  4037f8:	ret
  4037fc:	mov	w0, #0xfffffffe            	// #-2
  403800:	b	4037e8 <ferror@plt+0x1c08>
  403804:	stp	x29, x30, [sp, #-32]!
  403808:	str	x19, [sp, #16]
  40380c:	mov	x29, sp
  403810:	cbz	x0, 403834 <ferror@plt+0x1c54>
  403814:	mov	x19, x3
  403818:	mov	w8, #0xffffffff            	// #-1
  40381c:	cbz	x3, 403838 <ferror@plt+0x1c58>
  403820:	ldrb	w9, [x0]
  403824:	cbz	w9, 403838 <ferror@plt+0x1c58>
  403828:	ldr	x8, [x19]
  40382c:	cmp	x8, x2
  403830:	b.ls	403848 <ferror@plt+0x1c68>  // b.plast
  403834:	mov	w8, #0xffffffff            	// #-1
  403838:	ldr	x19, [sp, #16]
  40383c:	mov	w0, w8
  403840:	ldp	x29, x30, [sp], #32
  403844:	ret
  403848:	cmp	w9, #0x2b
  40384c:	b.ne	403858 <ferror@plt+0x1c78>  // b.any
  403850:	add	x0, x0, #0x1
  403854:	b	403860 <ferror@plt+0x1c80>
  403858:	mov	x8, xzr
  40385c:	str	xzr, [x19]
  403860:	add	x1, x1, x8, lsl #2
  403864:	sub	x2, x2, x8
  403868:	mov	x3, x4
  40386c:	bl	40371c <ferror@plt+0x1b3c>
  403870:	mov	w8, w0
  403874:	cmp	w0, #0x1
  403878:	b.lt	403838 <ferror@plt+0x1c58>  // b.tstop
  40387c:	ldr	x9, [x19]
  403880:	add	x9, x9, w8, uxtw
  403884:	str	x9, [x19]
  403888:	b	403838 <ferror@plt+0x1c58>
  40388c:	stp	x29, x30, [sp, #-64]!
  403890:	mov	x8, x0
  403894:	mov	w0, #0xffffffea            	// #-22
  403898:	str	x23, [sp, #16]
  40389c:	stp	x22, x21, [sp, #32]
  4038a0:	stp	x20, x19, [sp, #48]
  4038a4:	mov	x29, sp
  4038a8:	cbz	x1, 403948 <ferror@plt+0x1d68>
  4038ac:	cbz	x8, 403948 <ferror@plt+0x1d68>
  4038b0:	mov	x19, x2
  4038b4:	cbz	x2, 403948 <ferror@plt+0x1d68>
  4038b8:	ldrb	w9, [x8]
  4038bc:	cbz	w9, 403944 <ferror@plt+0x1d64>
  4038c0:	mov	x20, x1
  4038c4:	mov	x0, xzr
  4038c8:	add	x21, x8, #0x1
  4038cc:	mov	w22, #0x1                   	// #1
  4038d0:	mov	x8, x21
  4038d4:	ldrb	w10, [x8], #-1
  4038d8:	and	w9, w9, #0xff
  4038dc:	cmp	x0, #0x0
  4038e0:	csel	x0, x8, x0, eq  // eq = none
  4038e4:	cmp	w9, #0x2c
  4038e8:	csel	x8, x8, xzr, eq  // eq = none
  4038ec:	cmp	w10, #0x0
  4038f0:	mov	w9, w10
  4038f4:	csel	x23, x21, x8, eq  // eq = none
  4038f8:	cbz	x0, 40393c <ferror@plt+0x1d5c>
  4038fc:	cbz	x23, 40393c <ferror@plt+0x1d5c>
  403900:	subs	x1, x23, x0
  403904:	b.ls	40395c <ferror@plt+0x1d7c>  // b.plast
  403908:	blr	x19
  40390c:	tbnz	w0, #31, 403948 <ferror@plt+0x1d68>
  403910:	mov	w8, w0
  403914:	lsr	x8, x8, #3
  403918:	ldrb	w9, [x20, x8]
  40391c:	and	w10, w0, #0x7
  403920:	lsl	w10, w22, w10
  403924:	orr	w9, w9, w10
  403928:	strb	w9, [x20, x8]
  40392c:	ldrb	w8, [x23]
  403930:	cbz	w8, 403944 <ferror@plt+0x1d64>
  403934:	ldrb	w9, [x21]
  403938:	mov	x0, xzr
  40393c:	add	x21, x21, #0x1
  403940:	cbnz	w9, 4038d0 <ferror@plt+0x1cf0>
  403944:	mov	w0, wzr
  403948:	ldp	x20, x19, [sp, #48]
  40394c:	ldp	x22, x21, [sp, #32]
  403950:	ldr	x23, [sp, #16]
  403954:	ldp	x29, x30, [sp], #64
  403958:	ret
  40395c:	mov	w0, #0xffffffff            	// #-1
  403960:	b	403948 <ferror@plt+0x1d68>
  403964:	stp	x29, x30, [sp, #-48]!
  403968:	mov	x8, x0
  40396c:	mov	w0, #0xffffffea            	// #-22
  403970:	stp	x22, x21, [sp, #16]
  403974:	stp	x20, x19, [sp, #32]
  403978:	mov	x29, sp
  40397c:	cbz	x1, 403a08 <ferror@plt+0x1e28>
  403980:	cbz	x8, 403a08 <ferror@plt+0x1e28>
  403984:	mov	x19, x2
  403988:	cbz	x2, 403a08 <ferror@plt+0x1e28>
  40398c:	ldrb	w9, [x8]
  403990:	cbz	w9, 403a04 <ferror@plt+0x1e24>
  403994:	mov	x20, x1
  403998:	mov	x0, xzr
  40399c:	add	x21, x8, #0x1
  4039a0:	mov	x8, x21
  4039a4:	ldrb	w10, [x8], #-1
  4039a8:	and	w9, w9, #0xff
  4039ac:	cmp	x0, #0x0
  4039b0:	csel	x0, x8, x0, eq  // eq = none
  4039b4:	cmp	w9, #0x2c
  4039b8:	csel	x8, x8, xzr, eq  // eq = none
  4039bc:	cmp	w10, #0x0
  4039c0:	mov	w9, w10
  4039c4:	csel	x22, x21, x8, eq  // eq = none
  4039c8:	cbz	x0, 4039fc <ferror@plt+0x1e1c>
  4039cc:	cbz	x22, 4039fc <ferror@plt+0x1e1c>
  4039d0:	subs	x1, x22, x0
  4039d4:	b.ls	403a18 <ferror@plt+0x1e38>  // b.plast
  4039d8:	blr	x19
  4039dc:	tbnz	x0, #63, 403a08 <ferror@plt+0x1e28>
  4039e0:	ldr	x8, [x20]
  4039e4:	orr	x8, x8, x0
  4039e8:	str	x8, [x20]
  4039ec:	ldrb	w8, [x22]
  4039f0:	cbz	w8, 403a04 <ferror@plt+0x1e24>
  4039f4:	ldrb	w9, [x21]
  4039f8:	mov	x0, xzr
  4039fc:	add	x21, x21, #0x1
  403a00:	cbnz	w9, 4039a0 <ferror@plt+0x1dc0>
  403a04:	mov	w0, wzr
  403a08:	ldp	x20, x19, [sp, #32]
  403a0c:	ldp	x22, x21, [sp, #16]
  403a10:	ldp	x29, x30, [sp], #48
  403a14:	ret
  403a18:	mov	w0, #0xffffffff            	// #-1
  403a1c:	b	403a08 <ferror@plt+0x1e28>
  403a20:	stp	x29, x30, [sp, #-64]!
  403a24:	mov	x29, sp
  403a28:	str	x23, [sp, #16]
  403a2c:	stp	x22, x21, [sp, #32]
  403a30:	stp	x20, x19, [sp, #48]
  403a34:	str	xzr, [x29, #24]
  403a38:	cbz	x0, 403b10 <ferror@plt+0x1f30>
  403a3c:	mov	w21, w3
  403a40:	mov	x19, x2
  403a44:	mov	x23, x1
  403a48:	mov	x22, x0
  403a4c:	str	w3, [x1]
  403a50:	str	w3, [x2]
  403a54:	bl	401b90 <__errno_location@plt>
  403a58:	str	wzr, [x0]
  403a5c:	ldrb	w8, [x22]
  403a60:	mov	x20, x0
  403a64:	cmp	w8, #0x3a
  403a68:	b.ne	403a74 <ferror@plt+0x1e94>  // b.any
  403a6c:	add	x21, x22, #0x1
  403a70:	b	403ad0 <ferror@plt+0x1ef0>
  403a74:	add	x1, x29, #0x18
  403a78:	mov	w2, #0xa                   	// #10
  403a7c:	mov	x0, x22
  403a80:	bl	401a60 <strtol@plt>
  403a84:	str	w0, [x23]
  403a88:	str	w0, [x19]
  403a8c:	ldr	x8, [x29, #24]
  403a90:	mov	w0, #0xffffffff            	// #-1
  403a94:	cmp	x8, x22
  403a98:	b.eq	403b10 <ferror@plt+0x1f30>  // b.none
  403a9c:	ldr	w9, [x20]
  403aa0:	cbnz	w9, 403b10 <ferror@plt+0x1f30>
  403aa4:	cbz	x8, 403b10 <ferror@plt+0x1f30>
  403aa8:	ldrb	w9, [x8]
  403aac:	cmp	w9, #0x2d
  403ab0:	b.eq	403ac4 <ferror@plt+0x1ee4>  // b.none
  403ab4:	cmp	w9, #0x3a
  403ab8:	b.ne	403b0c <ferror@plt+0x1f2c>  // b.any
  403abc:	ldrb	w9, [x8, #1]
  403ac0:	cbz	w9, 403b24 <ferror@plt+0x1f44>
  403ac4:	add	x21, x8, #0x1
  403ac8:	str	xzr, [x29, #24]
  403acc:	str	wzr, [x20]
  403ad0:	add	x1, x29, #0x18
  403ad4:	mov	w2, #0xa                   	// #10
  403ad8:	mov	x0, x21
  403adc:	bl	401a60 <strtol@plt>
  403ae0:	str	w0, [x19]
  403ae4:	ldr	w8, [x20]
  403ae8:	mov	w0, #0xffffffff            	// #-1
  403aec:	cbnz	w8, 403b10 <ferror@plt+0x1f30>
  403af0:	ldr	x8, [x29, #24]
  403af4:	cbz	x8, 403b10 <ferror@plt+0x1f30>
  403af8:	cmp	x8, x21
  403afc:	mov	w0, #0xffffffff            	// #-1
  403b00:	b.eq	403b10 <ferror@plt+0x1f30>  // b.none
  403b04:	ldrb	w8, [x8]
  403b08:	cbnz	w8, 403b10 <ferror@plt+0x1f30>
  403b0c:	mov	w0, wzr
  403b10:	ldp	x20, x19, [sp, #48]
  403b14:	ldp	x22, x21, [sp, #32]
  403b18:	ldr	x23, [sp, #16]
  403b1c:	ldp	x29, x30, [sp], #64
  403b20:	ret
  403b24:	str	w21, [x19]
  403b28:	b	403b0c <ferror@plt+0x1f2c>
  403b2c:	sub	sp, sp, #0x40
  403b30:	mov	w8, wzr
  403b34:	stp	x29, x30, [sp, #16]
  403b38:	str	x21, [sp, #32]
  403b3c:	stp	x20, x19, [sp, #48]
  403b40:	add	x29, sp, #0x10
  403b44:	cbz	x1, 403be4 <ferror@plt+0x2004>
  403b48:	cbz	x0, 403be4 <ferror@plt+0x2004>
  403b4c:	mov	x20, x1
  403b50:	add	x1, x29, #0x18
  403b54:	bl	403bfc <ferror@plt+0x201c>
  403b58:	mov	x19, x0
  403b5c:	add	x1, sp, #0x8
  403b60:	mov	x0, x20
  403b64:	bl	403bfc <ferror@plt+0x201c>
  403b68:	ldr	x20, [x29, #24]
  403b6c:	ldr	x8, [sp, #8]
  403b70:	mov	x21, x0
  403b74:	add	x9, x8, x20
  403b78:	cmp	x9, #0x1
  403b7c:	b.eq	403b88 <ferror@plt+0x1fa8>  // b.none
  403b80:	cbnz	x9, 403ba8 <ferror@plt+0x1fc8>
  403b84:	b	403be0 <ferror@plt+0x2000>
  403b88:	cbz	x19, 403b98 <ferror@plt+0x1fb8>
  403b8c:	ldrb	w9, [x19]
  403b90:	cmp	w9, #0x2f
  403b94:	b.eq	403be0 <ferror@plt+0x2000>  // b.none
  403b98:	cbz	x21, 403bd8 <ferror@plt+0x1ff8>
  403b9c:	ldrb	w9, [x21]
  403ba0:	cmp	w9, #0x2f
  403ba4:	b.eq	403be0 <ferror@plt+0x2000>  // b.none
  403ba8:	cbz	x19, 403bd8 <ferror@plt+0x1ff8>
  403bac:	cbz	x21, 403bd8 <ferror@plt+0x1ff8>
  403bb0:	cmp	x20, x8
  403bb4:	b.ne	403bd8 <ferror@plt+0x1ff8>  // b.any
  403bb8:	mov	x0, x19
  403bbc:	mov	x1, x21
  403bc0:	mov	x2, x20
  403bc4:	bl	401920 <strncmp@plt>
  403bc8:	cbnz	w0, 403bd8 <ferror@plt+0x1ff8>
  403bcc:	add	x0, x19, x20
  403bd0:	add	x20, x21, x20
  403bd4:	b	403b50 <ferror@plt+0x1f70>
  403bd8:	mov	w8, wzr
  403bdc:	b	403be4 <ferror@plt+0x2004>
  403be0:	mov	w8, #0x1                   	// #1
  403be4:	ldp	x20, x19, [sp, #48]
  403be8:	ldr	x21, [sp, #32]
  403bec:	ldp	x29, x30, [sp, #16]
  403bf0:	mov	w0, w8
  403bf4:	add	sp, sp, #0x40
  403bf8:	ret
  403bfc:	mov	x8, x0
  403c00:	str	xzr, [x1]
  403c04:	mov	x0, x8
  403c08:	cbz	x8, 403c34 <ferror@plt+0x2054>
  403c0c:	ldrb	w8, [x0]
  403c10:	cmp	w8, #0x2f
  403c14:	b.ne	403c2c <ferror@plt+0x204c>  // b.any
  403c18:	mov	x8, x0
  403c1c:	ldrb	w9, [x8, #1]!
  403c20:	cmp	w9, #0x2f
  403c24:	b.eq	403c04 <ferror@plt+0x2024>  // b.none
  403c28:	b	403c38 <ferror@plt+0x2058>
  403c2c:	cbnz	w8, 403c38 <ferror@plt+0x2058>
  403c30:	mov	x0, xzr
  403c34:	ret
  403c38:	mov	w8, #0x1                   	// #1
  403c3c:	str	x8, [x1]
  403c40:	ldrb	w9, [x0, x8]
  403c44:	cbz	w9, 403c34 <ferror@plt+0x2054>
  403c48:	cmp	w9, #0x2f
  403c4c:	b.eq	403c34 <ferror@plt+0x2054>  // b.none
  403c50:	add	x8, x8, #0x1
  403c54:	b	403c3c <ferror@plt+0x205c>
  403c58:	stp	x29, x30, [sp, #-64]!
  403c5c:	orr	x8, x0, x1
  403c60:	stp	x24, x23, [sp, #16]
  403c64:	stp	x22, x21, [sp, #32]
  403c68:	stp	x20, x19, [sp, #48]
  403c6c:	mov	x29, sp
  403c70:	cbz	x8, 403ca4 <ferror@plt+0x20c4>
  403c74:	mov	x19, x1
  403c78:	mov	x21, x0
  403c7c:	mov	x20, x2
  403c80:	cbz	x0, 403cc0 <ferror@plt+0x20e0>
  403c84:	cbz	x19, 403cdc <ferror@plt+0x20fc>
  403c88:	mov	x0, x21
  403c8c:	bl	401800 <strlen@plt>
  403c90:	mvn	x8, x0
  403c94:	cmp	x8, x20
  403c98:	b.cs	403ce4 <ferror@plt+0x2104>  // b.hs, b.nlast
  403c9c:	mov	x22, xzr
  403ca0:	b	403d20 <ferror@plt+0x2140>
  403ca4:	adrp	x0, 404000 <ferror@plt+0x2420>
  403ca8:	add	x0, x0, #0x3b4
  403cac:	ldp	x20, x19, [sp, #48]
  403cb0:	ldp	x22, x21, [sp, #32]
  403cb4:	ldp	x24, x23, [sp, #16]
  403cb8:	ldp	x29, x30, [sp], #64
  403cbc:	b	401990 <strdup@plt>
  403cc0:	mov	x0, x19
  403cc4:	mov	x1, x20
  403cc8:	ldp	x20, x19, [sp, #48]
  403ccc:	ldp	x22, x21, [sp, #32]
  403cd0:	ldp	x24, x23, [sp, #16]
  403cd4:	ldp	x29, x30, [sp], #64
  403cd8:	b	401ab0 <strndup@plt>
  403cdc:	mov	x0, x21
  403ce0:	b	403cac <ferror@plt+0x20cc>
  403ce4:	add	x24, x0, x20
  403ce8:	mov	x23, x0
  403cec:	add	x0, x24, #0x1
  403cf0:	bl	401900 <malloc@plt>
  403cf4:	mov	x22, x0
  403cf8:	cbz	x0, 403d20 <ferror@plt+0x2140>
  403cfc:	mov	x0, x22
  403d00:	mov	x1, x21
  403d04:	mov	x2, x23
  403d08:	bl	4017c0 <memcpy@plt>
  403d0c:	add	x0, x22, x23
  403d10:	mov	x1, x19
  403d14:	mov	x2, x20
  403d18:	bl	4017c0 <memcpy@plt>
  403d1c:	strb	wzr, [x22, x24]
  403d20:	mov	x0, x22
  403d24:	ldp	x20, x19, [sp, #48]
  403d28:	ldp	x22, x21, [sp, #32]
  403d2c:	ldp	x24, x23, [sp, #16]
  403d30:	ldp	x29, x30, [sp], #64
  403d34:	ret
  403d38:	stp	x29, x30, [sp, #-32]!
  403d3c:	stp	x20, x19, [sp, #16]
  403d40:	mov	x19, x1
  403d44:	mov	x20, x0
  403d48:	mov	x29, sp
  403d4c:	cbz	x1, 403d60 <ferror@plt+0x2180>
  403d50:	mov	x0, x19
  403d54:	bl	401800 <strlen@plt>
  403d58:	mov	x2, x0
  403d5c:	b	403d64 <ferror@plt+0x2184>
  403d60:	mov	x2, xzr
  403d64:	mov	x0, x20
  403d68:	mov	x1, x19
  403d6c:	ldp	x20, x19, [sp, #16]
  403d70:	ldp	x29, x30, [sp], #32
  403d74:	b	403c58 <ferror@plt+0x2078>
  403d78:	sub	sp, sp, #0x120
  403d7c:	stp	x29, x30, [sp, #256]
  403d80:	add	x29, sp, #0x100
  403d84:	add	x9, sp, #0x80
  403d88:	mov	x10, sp
  403d8c:	mov	x11, #0xffffffffffffffd0    	// #-48
  403d90:	add	x8, x29, #0x20
  403d94:	movk	x11, #0xff80, lsl #32
  403d98:	add	x9, x9, #0x30
  403d9c:	add	x10, x10, #0x80
  403da0:	stp	x8, x9, [x29, #-32]
  403da4:	stp	x10, x11, [x29, #-16]
  403da8:	stp	q1, q2, [sp, #16]
  403dac:	str	q0, [sp]
  403db0:	ldp	q0, q1, [x29, #-32]
  403db4:	stp	x28, x19, [sp, #272]
  403db8:	mov	x19, x0
  403dbc:	stp	x2, x3, [sp, #128]
  403dc0:	sub	x0, x29, #0x28
  403dc4:	sub	x2, x29, #0x50
  403dc8:	stp	x4, x5, [sp, #144]
  403dcc:	stp	x6, x7, [sp, #160]
  403dd0:	stp	q3, q4, [sp, #48]
  403dd4:	stp	q5, q6, [sp, #80]
  403dd8:	str	q7, [sp, #112]
  403ddc:	stp	q0, q1, [x29, #-80]
  403de0:	bl	401aa0 <vasprintf@plt>
  403de4:	tbnz	w0, #31, 403e0c <ferror@plt+0x222c>
  403de8:	ldur	x1, [x29, #-40]
  403dec:	mov	w2, w0
  403df0:	mov	x0, x19
  403df4:	bl	403c58 <ferror@plt+0x2078>
  403df8:	ldur	x8, [x29, #-40]
  403dfc:	mov	x19, x0
  403e00:	mov	x0, x8
  403e04:	bl	401a70 <free@plt>
  403e08:	b	403e10 <ferror@plt+0x2230>
  403e0c:	mov	x19, xzr
  403e10:	mov	x0, x19
  403e14:	ldp	x28, x19, [sp, #272]
  403e18:	ldp	x29, x30, [sp, #256]
  403e1c:	add	sp, sp, #0x120
  403e20:	ret
  403e24:	stp	x29, x30, [sp, #-80]!
  403e28:	stp	x24, x23, [sp, #32]
  403e2c:	stp	x22, x21, [sp, #48]
  403e30:	stp	x20, x19, [sp, #64]
  403e34:	ldr	x19, [x0]
  403e38:	str	x25, [sp, #16]
  403e3c:	mov	x29, sp
  403e40:	ldrb	w8, [x19]
  403e44:	cbz	w8, 403f44 <ferror@plt+0x2364>
  403e48:	mov	x20, x0
  403e4c:	mov	x22, x1
  403e50:	mov	x0, x19
  403e54:	mov	x1, x2
  403e58:	mov	w23, w3
  403e5c:	mov	x21, x2
  403e60:	bl	401ac0 <strspn@plt>
  403e64:	add	x19, x19, x0
  403e68:	ldrb	w25, [x19]
  403e6c:	cbz	x25, 403f40 <ferror@plt+0x2360>
  403e70:	cbz	w23, 403ef4 <ferror@plt+0x2314>
  403e74:	cmp	w25, #0x3f
  403e78:	b.hi	403f10 <ferror@plt+0x2330>  // b.pmore
  403e7c:	mov	w8, #0x1                   	// #1
  403e80:	mov	x9, #0x1                   	// #1
  403e84:	lsl	x8, x8, x25
  403e88:	movk	x9, #0x84, lsl #32
  403e8c:	and	x8, x8, x9
  403e90:	cbz	x8, 403f10 <ferror@plt+0x2330>
  403e94:	add	x23, x19, #0x1
  403e98:	add	x1, x29, #0x1c
  403e9c:	mov	x0, x23
  403ea0:	strb	w25, [x29, #28]
  403ea4:	strb	wzr, [x29, #29]
  403ea8:	bl	403f64 <ferror@plt+0x2384>
  403eac:	str	x0, [x22]
  403eb0:	add	x8, x0, x19
  403eb4:	ldrb	w8, [x8, #1]
  403eb8:	cbz	w8, 403f40 <ferror@plt+0x2360>
  403ebc:	cmp	w8, w25
  403ec0:	b.ne	403f40 <ferror@plt+0x2360>  // b.any
  403ec4:	add	x8, x0, x19
  403ec8:	ldrsb	w1, [x8, #2]
  403ecc:	mov	x24, x0
  403ed0:	cbz	w1, 403ee0 <ferror@plt+0x2300>
  403ed4:	mov	x0, x21
  403ed8:	bl	401ad0 <strchr@plt>
  403edc:	cbz	x0, 403f40 <ferror@plt+0x2360>
  403ee0:	add	x8, x19, x24
  403ee4:	add	x8, x8, #0x2
  403ee8:	str	x8, [x20]
  403eec:	mov	x19, x23
  403ef0:	b	403f48 <ferror@plt+0x2368>
  403ef4:	mov	x0, x19
  403ef8:	mov	x1, x21
  403efc:	bl	401b60 <strcspn@plt>
  403f00:	add	x8, x19, x0
  403f04:	str	x0, [x22]
  403f08:	str	x8, [x20]
  403f0c:	b	403f48 <ferror@plt+0x2368>
  403f10:	mov	x0, x19
  403f14:	mov	x1, x21
  403f18:	bl	403f64 <ferror@plt+0x2384>
  403f1c:	str	x0, [x22]
  403f20:	add	x22, x19, x0
  403f24:	ldrsb	w1, [x22]
  403f28:	cbz	w1, 403f38 <ferror@plt+0x2358>
  403f2c:	mov	x0, x21
  403f30:	bl	401ad0 <strchr@plt>
  403f34:	cbz	x0, 403f40 <ferror@plt+0x2360>
  403f38:	str	x22, [x20]
  403f3c:	b	403f48 <ferror@plt+0x2368>
  403f40:	str	x19, [x20]
  403f44:	mov	x19, xzr
  403f48:	mov	x0, x19
  403f4c:	ldp	x20, x19, [sp, #64]
  403f50:	ldp	x22, x21, [sp, #48]
  403f54:	ldp	x24, x23, [sp, #32]
  403f58:	ldr	x25, [sp, #16]
  403f5c:	ldp	x29, x30, [sp], #80
  403f60:	ret
  403f64:	stp	x29, x30, [sp, #-48]!
  403f68:	stp	x20, x19, [sp, #32]
  403f6c:	ldrb	w9, [x0]
  403f70:	str	x21, [sp, #16]
  403f74:	mov	x29, sp
  403f78:	cbz	w9, 403fd4 <ferror@plt+0x23f4>
  403f7c:	mov	x19, x1
  403f80:	mov	x21, xzr
  403f84:	mov	w8, wzr
  403f88:	add	x20, x0, #0x1
  403f8c:	cbz	w8, 403fa4 <ferror@plt+0x23c4>
  403f90:	mov	w8, wzr
  403f94:	ldrb	w9, [x20, x21]
  403f98:	add	x21, x21, #0x1
  403f9c:	cbnz	w9, 403f8c <ferror@plt+0x23ac>
  403fa0:	b	403fd0 <ferror@plt+0x23f0>
  403fa4:	and	w8, w9, #0xff
  403fa8:	cmp	w8, #0x5c
  403fac:	b.ne	403fb8 <ferror@plt+0x23d8>  // b.any
  403fb0:	mov	w8, #0x1                   	// #1
  403fb4:	b	403f94 <ferror@plt+0x23b4>
  403fb8:	sxtb	w1, w9
  403fbc:	mov	x0, x19
  403fc0:	bl	401ad0 <strchr@plt>
  403fc4:	cbz	x0, 403f90 <ferror@plt+0x23b0>
  403fc8:	mov	w8, wzr
  403fcc:	b	403fdc <ferror@plt+0x23fc>
  403fd0:	b	403fdc <ferror@plt+0x23fc>
  403fd4:	mov	w8, wzr
  403fd8:	mov	w21, wzr
  403fdc:	sub	w8, w21, w8
  403fe0:	ldp	x20, x19, [sp, #32]
  403fe4:	ldr	x21, [sp, #16]
  403fe8:	sxtw	x0, w8
  403fec:	ldp	x29, x30, [sp], #48
  403ff0:	ret
  403ff4:	stp	x29, x30, [sp, #-32]!
  403ff8:	str	x19, [sp, #16]
  403ffc:	mov	x19, x0
  404000:	mov	x29, sp
  404004:	mov	x0, x19
  404008:	bl	401950 <fgetc@plt>
  40400c:	cmp	w0, #0xa
  404010:	b.eq	404024 <ferror@plt+0x2444>  // b.none
  404014:	cmn	w0, #0x1
  404018:	b.ne	404004 <ferror@plt+0x2424>  // b.any
  40401c:	mov	w0, #0x1                   	// #1
  404020:	b	404028 <ferror@plt+0x2448>
  404024:	mov	w0, wzr
  404028:	ldr	x19, [sp, #16]
  40402c:	ldp	x29, x30, [sp], #32
  404030:	ret
  404034:	nop
  404038:	stp	x29, x30, [sp, #-64]!
  40403c:	mov	x29, sp
  404040:	stp	x19, x20, [sp, #16]
  404044:	adrp	x20, 414000 <ferror@plt+0x12420>
  404048:	add	x20, x20, #0xde0
  40404c:	stp	x21, x22, [sp, #32]
  404050:	adrp	x21, 414000 <ferror@plt+0x12420>
  404054:	add	x21, x21, #0xdd8
  404058:	sub	x20, x20, x21
  40405c:	mov	w22, w0
  404060:	stp	x23, x24, [sp, #48]
  404064:	mov	x23, x1
  404068:	mov	x24, x2
  40406c:	bl	401788 <memcpy@plt-0x38>
  404070:	cmp	xzr, x20, asr #3
  404074:	b.eq	4040a0 <ferror@plt+0x24c0>  // b.none
  404078:	asr	x20, x20, #3
  40407c:	mov	x19, #0x0                   	// #0
  404080:	ldr	x3, [x21, x19, lsl #3]
  404084:	mov	x2, x24
  404088:	add	x19, x19, #0x1
  40408c:	mov	x1, x23
  404090:	mov	w0, w22
  404094:	blr	x3
  404098:	cmp	x20, x19
  40409c:	b.ne	404080 <ferror@plt+0x24a0>  // b.any
  4040a0:	ldp	x19, x20, [sp, #16]
  4040a4:	ldp	x21, x22, [sp, #32]
  4040a8:	ldp	x23, x24, [sp, #48]
  4040ac:	ldp	x29, x30, [sp], #64
  4040b0:	ret
  4040b4:	nop
  4040b8:	ret
  4040bc:	nop
  4040c0:	adrp	x2, 415000 <ferror@plt+0x13420>
  4040c4:	mov	x1, #0x0                   	// #0
  4040c8:	ldr	x2, [x2, #552]
  4040cc:	b	4018b0 <__cxa_atexit@plt>
  4040d0:	mov	x2, x1
  4040d4:	mov	w1, w0
  4040d8:	mov	w0, #0x0                   	// #0
  4040dc:	b	401b30 <__fxstat@plt>

Disassembly of section .fini:

00000000004040e0 <.fini>:
  4040e0:	stp	x29, x30, [sp, #-16]!
  4040e4:	mov	x29, sp
  4040e8:	ldp	x29, x30, [sp], #16
  4040ec:	ret
