Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Tue Dec  3 17:27:14 2019
| Host         : LAPTOP-ATT53B95 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file i2s_playback_timing_summary_routed.rpt -rpx i2s_playback_timing_summary_routed.rpx
| Design       : i2s_playback
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 36 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.164        0.000                      0               130781        0.014        0.000                      0               130781        3.000        0.000                       0                 64997  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
i2s_clock/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_1    {0.000 44.286}     88.571          11.290          
  clkfbout_clk_wiz_1    {0.000 10.000}     20.000          50.000          
sys_clk_pin             {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i2s_clock/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_1         54.859        0.000                      0               130758        0.014        0.000                      0               130758       43.306        0.000                       0                 64970  
  clkfbout_clk_wiz_1                                                                                                                                                     17.845        0.000                       0                     3  
sys_clk_pin                   5.164        0.000                      0                   23        0.154        0.000                      0                   23        4.500        0.000                       0                    23  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i2s_clock/inst/clk_in1
  To Clock:  i2s_clock/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i2s_clock/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i2s_clock/inst/clk_in1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  i2s_clock/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  i2s_clock/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  i2s_clock/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  i2s_clock/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  i2s_clock/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  i2s_clock/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       54.859ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       43.306ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             54.859ns  (required time - arrival time)
  Source:                 unit_i2s/FSM_sequential_i2s_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@44.286ns period=88.571ns})
  Destination:            unit_digital_efects/Unit_EfectVIBRATO/l_data_reg_reg[342][15]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            88.571ns  (clk_out1_clk_wiz_1 rise@88.571ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        33.341ns  (logic 1.076ns (3.227%)  route 32.265ns (96.773%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.365ns = ( 85.206 - 88.571 ) 
    Source Clock Delay      (SCD):    -3.899ns
    Clock Pessimism Removal (CPR):    -0.571ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=24, routed)          1.253     1.253    i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    i2s_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=64970, routed)       1.630    -3.899    unit_i2s/clk_out1
    SLICE_X13Y104        FDCE                                         r  unit_i2s/FSM_sequential_i2s_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y104        FDCE (Prop_fdce_C_Q)         0.456    -3.443 f  unit_i2s/FSM_sequential_i2s_state_reg_reg[2]/Q
                         net (fo=52, routed)          1.100    -2.342    unit_i2s/i2s_state_reg[2]
    SLICE_X13Y108        LUT3 (Prop_lut3_I2_O)        0.124    -2.218 f  unit_i2s/wcount_reg[3]_i_3/O
                         net (fo=3, routed)           0.824    -1.394    unit_i2s/wcount_reg[3]_i_3_n_0
    SLICE_X13Y107        LUT6 (Prop_lut6_I3_O)        0.124    -1.270 f  unit_i2s/wcount_reg[3]_i_1/O
                         net (fo=2, routed)           0.801    -0.469    unit_i2s/wcount_next[3]
    SLICE_X15Y107        LUT6 (Prop_lut6_I5_O)        0.124    -0.345 f  unit_i2s/l_data_out[15]_i_11__0/O
                         net (fo=2, routed)           0.726     0.381    unit_i2s/l_data_out[15]_i_11__0_n_0
    SLICE_X15Y104        LUT6 (Prop_lut6_I5_O)        0.124     0.505 r  unit_i2s/l_data_out[15]_i_4__0/O
                         net (fo=30, routed)          1.353     1.858    unit_i2s/en_rx
    SLICE_X45Y104        LUT2 (Prop_lut2_I1_O)        0.124     1.982 r  unit_i2s/l_data_reg[192][15]_i_1/O
                         net (fo=9705, routed)       27.460    29.442    unit_digital_efects/Unit_EfectVIBRATO/enable_in_VIBRATO
    SLICE_X81Y139        FDCE                                         r  unit_digital_efects/Unit_EfectVIBRATO/l_data_reg_reg[342][15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     88.571    88.571 r  
    E3                   IBUF                         0.000    88.571 r  clock_IBUF_inst/O
                         net (fo=24, routed)          1.181    89.752    i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    81.897 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    83.531    i2s_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.622 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=64970, routed)       1.585    85.206    unit_digital_efects/Unit_EfectVIBRATO/clk_out1
    SLICE_X81Y139        FDCE                                         r  unit_digital_efects/Unit_EfectVIBRATO/l_data_reg_reg[342][15]/C
                         clock pessimism             -0.571    84.635    
                         clock uncertainty           -0.129    84.506    
    SLICE_X81Y139        FDCE (Setup_fdce_C_CE)      -0.205    84.301    unit_digital_efects/Unit_EfectVIBRATO/l_data_reg_reg[342][15]
  -------------------------------------------------------------------
                         required time                         84.301    
                         arrival time                         -29.442    
  -------------------------------------------------------------------
                         slack                                 54.859    

Slack (MET) :             54.859ns  (required time - arrival time)
  Source:                 unit_i2s/FSM_sequential_i2s_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@44.286ns period=88.571ns})
  Destination:            unit_digital_efects/Unit_EfectVIBRATO/l_data_reg_reg[343][15]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            88.571ns  (clk_out1_clk_wiz_1 rise@88.571ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        33.341ns  (logic 1.076ns (3.227%)  route 32.265ns (96.773%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.365ns = ( 85.206 - 88.571 ) 
    Source Clock Delay      (SCD):    -3.899ns
    Clock Pessimism Removal (CPR):    -0.571ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=24, routed)          1.253     1.253    i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    i2s_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=64970, routed)       1.630    -3.899    unit_i2s/clk_out1
    SLICE_X13Y104        FDCE                                         r  unit_i2s/FSM_sequential_i2s_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y104        FDCE (Prop_fdce_C_Q)         0.456    -3.443 f  unit_i2s/FSM_sequential_i2s_state_reg_reg[2]/Q
                         net (fo=52, routed)          1.100    -2.342    unit_i2s/i2s_state_reg[2]
    SLICE_X13Y108        LUT3 (Prop_lut3_I2_O)        0.124    -2.218 f  unit_i2s/wcount_reg[3]_i_3/O
                         net (fo=3, routed)           0.824    -1.394    unit_i2s/wcount_reg[3]_i_3_n_0
    SLICE_X13Y107        LUT6 (Prop_lut6_I3_O)        0.124    -1.270 f  unit_i2s/wcount_reg[3]_i_1/O
                         net (fo=2, routed)           0.801    -0.469    unit_i2s/wcount_next[3]
    SLICE_X15Y107        LUT6 (Prop_lut6_I5_O)        0.124    -0.345 f  unit_i2s/l_data_out[15]_i_11__0/O
                         net (fo=2, routed)           0.726     0.381    unit_i2s/l_data_out[15]_i_11__0_n_0
    SLICE_X15Y104        LUT6 (Prop_lut6_I5_O)        0.124     0.505 r  unit_i2s/l_data_out[15]_i_4__0/O
                         net (fo=30, routed)          1.353     1.858    unit_i2s/en_rx
    SLICE_X45Y104        LUT2 (Prop_lut2_I1_O)        0.124     1.982 r  unit_i2s/l_data_reg[192][15]_i_1/O
                         net (fo=9705, routed)       27.460    29.442    unit_digital_efects/Unit_EfectVIBRATO/enable_in_VIBRATO
    SLICE_X81Y139        FDCE                                         r  unit_digital_efects/Unit_EfectVIBRATO/l_data_reg_reg[343][15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     88.571    88.571 r  
    E3                   IBUF                         0.000    88.571 r  clock_IBUF_inst/O
                         net (fo=24, routed)          1.181    89.752    i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    81.897 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    83.531    i2s_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.622 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=64970, routed)       1.585    85.206    unit_digital_efects/Unit_EfectVIBRATO/clk_out1
    SLICE_X81Y139        FDCE                                         r  unit_digital_efects/Unit_EfectVIBRATO/l_data_reg_reg[343][15]/C
                         clock pessimism             -0.571    84.635    
                         clock uncertainty           -0.129    84.506    
    SLICE_X81Y139        FDCE (Setup_fdce_C_CE)      -0.205    84.301    unit_digital_efects/Unit_EfectVIBRATO/l_data_reg_reg[343][15]
  -------------------------------------------------------------------
                         required time                         84.301    
                         arrival time                         -29.442    
  -------------------------------------------------------------------
                         slack                                 54.859    

Slack (MET) :             54.859ns  (required time - arrival time)
  Source:                 unit_i2s/FSM_sequential_i2s_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@44.286ns period=88.571ns})
  Destination:            unit_digital_efects/Unit_EfectVIBRATO/l_data_reg_reg[344][15]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            88.571ns  (clk_out1_clk_wiz_1 rise@88.571ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        33.341ns  (logic 1.076ns (3.227%)  route 32.265ns (96.773%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.365ns = ( 85.206 - 88.571 ) 
    Source Clock Delay      (SCD):    -3.899ns
    Clock Pessimism Removal (CPR):    -0.571ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=24, routed)          1.253     1.253    i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    i2s_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=64970, routed)       1.630    -3.899    unit_i2s/clk_out1
    SLICE_X13Y104        FDCE                                         r  unit_i2s/FSM_sequential_i2s_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y104        FDCE (Prop_fdce_C_Q)         0.456    -3.443 f  unit_i2s/FSM_sequential_i2s_state_reg_reg[2]/Q
                         net (fo=52, routed)          1.100    -2.342    unit_i2s/i2s_state_reg[2]
    SLICE_X13Y108        LUT3 (Prop_lut3_I2_O)        0.124    -2.218 f  unit_i2s/wcount_reg[3]_i_3/O
                         net (fo=3, routed)           0.824    -1.394    unit_i2s/wcount_reg[3]_i_3_n_0
    SLICE_X13Y107        LUT6 (Prop_lut6_I3_O)        0.124    -1.270 f  unit_i2s/wcount_reg[3]_i_1/O
                         net (fo=2, routed)           0.801    -0.469    unit_i2s/wcount_next[3]
    SLICE_X15Y107        LUT6 (Prop_lut6_I5_O)        0.124    -0.345 f  unit_i2s/l_data_out[15]_i_11__0/O
                         net (fo=2, routed)           0.726     0.381    unit_i2s/l_data_out[15]_i_11__0_n_0
    SLICE_X15Y104        LUT6 (Prop_lut6_I5_O)        0.124     0.505 r  unit_i2s/l_data_out[15]_i_4__0/O
                         net (fo=30, routed)          1.353     1.858    unit_i2s/en_rx
    SLICE_X45Y104        LUT2 (Prop_lut2_I1_O)        0.124     1.982 r  unit_i2s/l_data_reg[192][15]_i_1/O
                         net (fo=9705, routed)       27.460    29.442    unit_digital_efects/Unit_EfectVIBRATO/enable_in_VIBRATO
    SLICE_X81Y139        FDCE                                         r  unit_digital_efects/Unit_EfectVIBRATO/l_data_reg_reg[344][15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     88.571    88.571 r  
    E3                   IBUF                         0.000    88.571 r  clock_IBUF_inst/O
                         net (fo=24, routed)          1.181    89.752    i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    81.897 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    83.531    i2s_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.622 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=64970, routed)       1.585    85.206    unit_digital_efects/Unit_EfectVIBRATO/clk_out1
    SLICE_X81Y139        FDCE                                         r  unit_digital_efects/Unit_EfectVIBRATO/l_data_reg_reg[344][15]/C
                         clock pessimism             -0.571    84.635    
                         clock uncertainty           -0.129    84.506    
    SLICE_X81Y139        FDCE (Setup_fdce_C_CE)      -0.205    84.301    unit_digital_efects/Unit_EfectVIBRATO/l_data_reg_reg[344][15]
  -------------------------------------------------------------------
                         required time                         84.301    
                         arrival time                         -29.442    
  -------------------------------------------------------------------
                         slack                                 54.859    

Slack (MET) :             54.859ns  (required time - arrival time)
  Source:                 unit_i2s/FSM_sequential_i2s_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@44.286ns period=88.571ns})
  Destination:            unit_digital_efects/Unit_EfectVIBRATO/l_data_reg_reg[345][15]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            88.571ns  (clk_out1_clk_wiz_1 rise@88.571ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        33.341ns  (logic 1.076ns (3.227%)  route 32.265ns (96.773%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.365ns = ( 85.206 - 88.571 ) 
    Source Clock Delay      (SCD):    -3.899ns
    Clock Pessimism Removal (CPR):    -0.571ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=24, routed)          1.253     1.253    i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    i2s_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=64970, routed)       1.630    -3.899    unit_i2s/clk_out1
    SLICE_X13Y104        FDCE                                         r  unit_i2s/FSM_sequential_i2s_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y104        FDCE (Prop_fdce_C_Q)         0.456    -3.443 f  unit_i2s/FSM_sequential_i2s_state_reg_reg[2]/Q
                         net (fo=52, routed)          1.100    -2.342    unit_i2s/i2s_state_reg[2]
    SLICE_X13Y108        LUT3 (Prop_lut3_I2_O)        0.124    -2.218 f  unit_i2s/wcount_reg[3]_i_3/O
                         net (fo=3, routed)           0.824    -1.394    unit_i2s/wcount_reg[3]_i_3_n_0
    SLICE_X13Y107        LUT6 (Prop_lut6_I3_O)        0.124    -1.270 f  unit_i2s/wcount_reg[3]_i_1/O
                         net (fo=2, routed)           0.801    -0.469    unit_i2s/wcount_next[3]
    SLICE_X15Y107        LUT6 (Prop_lut6_I5_O)        0.124    -0.345 f  unit_i2s/l_data_out[15]_i_11__0/O
                         net (fo=2, routed)           0.726     0.381    unit_i2s/l_data_out[15]_i_11__0_n_0
    SLICE_X15Y104        LUT6 (Prop_lut6_I5_O)        0.124     0.505 r  unit_i2s/l_data_out[15]_i_4__0/O
                         net (fo=30, routed)          1.353     1.858    unit_i2s/en_rx
    SLICE_X45Y104        LUT2 (Prop_lut2_I1_O)        0.124     1.982 r  unit_i2s/l_data_reg[192][15]_i_1/O
                         net (fo=9705, routed)       27.460    29.442    unit_digital_efects/Unit_EfectVIBRATO/enable_in_VIBRATO
    SLICE_X81Y139        FDCE                                         r  unit_digital_efects/Unit_EfectVIBRATO/l_data_reg_reg[345][15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     88.571    88.571 r  
    E3                   IBUF                         0.000    88.571 r  clock_IBUF_inst/O
                         net (fo=24, routed)          1.181    89.752    i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    81.897 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    83.531    i2s_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.622 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=64970, routed)       1.585    85.206    unit_digital_efects/Unit_EfectVIBRATO/clk_out1
    SLICE_X81Y139        FDCE                                         r  unit_digital_efects/Unit_EfectVIBRATO/l_data_reg_reg[345][15]/C
                         clock pessimism             -0.571    84.635    
                         clock uncertainty           -0.129    84.506    
    SLICE_X81Y139        FDCE (Setup_fdce_C_CE)      -0.205    84.301    unit_digital_efects/Unit_EfectVIBRATO/l_data_reg_reg[345][15]
  -------------------------------------------------------------------
                         required time                         84.301    
                         arrival time                         -29.442    
  -------------------------------------------------------------------
                         slack                                 54.859    

Slack (MET) :             54.859ns  (required time - arrival time)
  Source:                 unit_i2s/FSM_sequential_i2s_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@44.286ns period=88.571ns})
  Destination:            unit_digital_efects/Unit_EfectVIBRATO/l_data_reg_reg[346][15]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            88.571ns  (clk_out1_clk_wiz_1 rise@88.571ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        33.341ns  (logic 1.076ns (3.227%)  route 32.265ns (96.773%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.365ns = ( 85.206 - 88.571 ) 
    Source Clock Delay      (SCD):    -3.899ns
    Clock Pessimism Removal (CPR):    -0.571ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=24, routed)          1.253     1.253    i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    i2s_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=64970, routed)       1.630    -3.899    unit_i2s/clk_out1
    SLICE_X13Y104        FDCE                                         r  unit_i2s/FSM_sequential_i2s_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y104        FDCE (Prop_fdce_C_Q)         0.456    -3.443 f  unit_i2s/FSM_sequential_i2s_state_reg_reg[2]/Q
                         net (fo=52, routed)          1.100    -2.342    unit_i2s/i2s_state_reg[2]
    SLICE_X13Y108        LUT3 (Prop_lut3_I2_O)        0.124    -2.218 f  unit_i2s/wcount_reg[3]_i_3/O
                         net (fo=3, routed)           0.824    -1.394    unit_i2s/wcount_reg[3]_i_3_n_0
    SLICE_X13Y107        LUT6 (Prop_lut6_I3_O)        0.124    -1.270 f  unit_i2s/wcount_reg[3]_i_1/O
                         net (fo=2, routed)           0.801    -0.469    unit_i2s/wcount_next[3]
    SLICE_X15Y107        LUT6 (Prop_lut6_I5_O)        0.124    -0.345 f  unit_i2s/l_data_out[15]_i_11__0/O
                         net (fo=2, routed)           0.726     0.381    unit_i2s/l_data_out[15]_i_11__0_n_0
    SLICE_X15Y104        LUT6 (Prop_lut6_I5_O)        0.124     0.505 r  unit_i2s/l_data_out[15]_i_4__0/O
                         net (fo=30, routed)          1.353     1.858    unit_i2s/en_rx
    SLICE_X45Y104        LUT2 (Prop_lut2_I1_O)        0.124     1.982 r  unit_i2s/l_data_reg[192][15]_i_1/O
                         net (fo=9705, routed)       27.460    29.442    unit_digital_efects/Unit_EfectVIBRATO/enable_in_VIBRATO
    SLICE_X81Y139        FDCE                                         r  unit_digital_efects/Unit_EfectVIBRATO/l_data_reg_reg[346][15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     88.571    88.571 r  
    E3                   IBUF                         0.000    88.571 r  clock_IBUF_inst/O
                         net (fo=24, routed)          1.181    89.752    i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    81.897 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    83.531    i2s_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.622 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=64970, routed)       1.585    85.206    unit_digital_efects/Unit_EfectVIBRATO/clk_out1
    SLICE_X81Y139        FDCE                                         r  unit_digital_efects/Unit_EfectVIBRATO/l_data_reg_reg[346][15]/C
                         clock pessimism             -0.571    84.635    
                         clock uncertainty           -0.129    84.506    
    SLICE_X81Y139        FDCE (Setup_fdce_C_CE)      -0.205    84.301    unit_digital_efects/Unit_EfectVIBRATO/l_data_reg_reg[346][15]
  -------------------------------------------------------------------
                         required time                         84.301    
                         arrival time                         -29.442    
  -------------------------------------------------------------------
                         slack                                 54.859    

Slack (MET) :             54.859ns  (required time - arrival time)
  Source:                 unit_i2s/FSM_sequential_i2s_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@44.286ns period=88.571ns})
  Destination:            unit_digital_efects/Unit_EfectVIBRATO/l_data_reg_reg[347][15]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            88.571ns  (clk_out1_clk_wiz_1 rise@88.571ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        33.341ns  (logic 1.076ns (3.227%)  route 32.265ns (96.773%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.365ns = ( 85.206 - 88.571 ) 
    Source Clock Delay      (SCD):    -3.899ns
    Clock Pessimism Removal (CPR):    -0.571ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=24, routed)          1.253     1.253    i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    i2s_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=64970, routed)       1.630    -3.899    unit_i2s/clk_out1
    SLICE_X13Y104        FDCE                                         r  unit_i2s/FSM_sequential_i2s_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y104        FDCE (Prop_fdce_C_Q)         0.456    -3.443 f  unit_i2s/FSM_sequential_i2s_state_reg_reg[2]/Q
                         net (fo=52, routed)          1.100    -2.342    unit_i2s/i2s_state_reg[2]
    SLICE_X13Y108        LUT3 (Prop_lut3_I2_O)        0.124    -2.218 f  unit_i2s/wcount_reg[3]_i_3/O
                         net (fo=3, routed)           0.824    -1.394    unit_i2s/wcount_reg[3]_i_3_n_0
    SLICE_X13Y107        LUT6 (Prop_lut6_I3_O)        0.124    -1.270 f  unit_i2s/wcount_reg[3]_i_1/O
                         net (fo=2, routed)           0.801    -0.469    unit_i2s/wcount_next[3]
    SLICE_X15Y107        LUT6 (Prop_lut6_I5_O)        0.124    -0.345 f  unit_i2s/l_data_out[15]_i_11__0/O
                         net (fo=2, routed)           0.726     0.381    unit_i2s/l_data_out[15]_i_11__0_n_0
    SLICE_X15Y104        LUT6 (Prop_lut6_I5_O)        0.124     0.505 r  unit_i2s/l_data_out[15]_i_4__0/O
                         net (fo=30, routed)          1.353     1.858    unit_i2s/en_rx
    SLICE_X45Y104        LUT2 (Prop_lut2_I1_O)        0.124     1.982 r  unit_i2s/l_data_reg[192][15]_i_1/O
                         net (fo=9705, routed)       27.460    29.442    unit_digital_efects/Unit_EfectVIBRATO/enable_in_VIBRATO
    SLICE_X81Y139        FDCE                                         r  unit_digital_efects/Unit_EfectVIBRATO/l_data_reg_reg[347][15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     88.571    88.571 r  
    E3                   IBUF                         0.000    88.571 r  clock_IBUF_inst/O
                         net (fo=24, routed)          1.181    89.752    i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    81.897 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    83.531    i2s_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.622 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=64970, routed)       1.585    85.206    unit_digital_efects/Unit_EfectVIBRATO/clk_out1
    SLICE_X81Y139        FDCE                                         r  unit_digital_efects/Unit_EfectVIBRATO/l_data_reg_reg[347][15]/C
                         clock pessimism             -0.571    84.635    
                         clock uncertainty           -0.129    84.506    
    SLICE_X81Y139        FDCE (Setup_fdce_C_CE)      -0.205    84.301    unit_digital_efects/Unit_EfectVIBRATO/l_data_reg_reg[347][15]
  -------------------------------------------------------------------
                         required time                         84.301    
                         arrival time                         -29.442    
  -------------------------------------------------------------------
                         slack                                 54.859    

Slack (MET) :             54.999ns  (required time - arrival time)
  Source:                 unit_i2s/FSM_sequential_i2s_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@44.286ns period=88.571ns})
  Destination:            unit_digital_efects/Unit_EfectVIBRATO/l_data_reg_reg[287][12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            88.571ns  (clk_out1_clk_wiz_1 rise@88.571ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        33.201ns  (logic 1.076ns (3.241%)  route 32.125ns (96.759%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.365ns = ( 85.206 - 88.571 ) 
    Source Clock Delay      (SCD):    -3.899ns
    Clock Pessimism Removal (CPR):    -0.571ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=24, routed)          1.253     1.253    i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    i2s_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=64970, routed)       1.630    -3.899    unit_i2s/clk_out1
    SLICE_X13Y104        FDCE                                         r  unit_i2s/FSM_sequential_i2s_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y104        FDCE (Prop_fdce_C_Q)         0.456    -3.443 f  unit_i2s/FSM_sequential_i2s_state_reg_reg[2]/Q
                         net (fo=52, routed)          1.100    -2.342    unit_i2s/i2s_state_reg[2]
    SLICE_X13Y108        LUT3 (Prop_lut3_I2_O)        0.124    -2.218 f  unit_i2s/wcount_reg[3]_i_3/O
                         net (fo=3, routed)           0.824    -1.394    unit_i2s/wcount_reg[3]_i_3_n_0
    SLICE_X13Y107        LUT6 (Prop_lut6_I3_O)        0.124    -1.270 f  unit_i2s/wcount_reg[3]_i_1/O
                         net (fo=2, routed)           0.801    -0.469    unit_i2s/wcount_next[3]
    SLICE_X15Y107        LUT6 (Prop_lut6_I5_O)        0.124    -0.345 f  unit_i2s/l_data_out[15]_i_11__0/O
                         net (fo=2, routed)           0.726     0.381    unit_i2s/l_data_out[15]_i_11__0_n_0
    SLICE_X15Y104        LUT6 (Prop_lut6_I5_O)        0.124     0.505 r  unit_i2s/l_data_out[15]_i_4__0/O
                         net (fo=30, routed)          1.353     1.858    unit_i2s/en_rx
    SLICE_X45Y104        LUT2 (Prop_lut2_I1_O)        0.124     1.982 r  unit_i2s/l_data_reg[192][15]_i_1/O
                         net (fo=9705, routed)       27.321    29.302    unit_digital_efects/Unit_EfectVIBRATO/enable_in_VIBRATO
    SLICE_X81Y140        FDCE                                         r  unit_digital_efects/Unit_EfectVIBRATO/l_data_reg_reg[287][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     88.571    88.571 r  
    E3                   IBUF                         0.000    88.571 r  clock_IBUF_inst/O
                         net (fo=24, routed)          1.181    89.752    i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    81.897 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    83.531    i2s_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.622 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=64970, routed)       1.585    85.206    unit_digital_efects/Unit_EfectVIBRATO/clk_out1
    SLICE_X81Y140        FDCE                                         r  unit_digital_efects/Unit_EfectVIBRATO/l_data_reg_reg[287][12]/C
                         clock pessimism             -0.571    84.635    
                         clock uncertainty           -0.129    84.506    
    SLICE_X81Y140        FDCE (Setup_fdce_C_CE)      -0.205    84.301    unit_digital_efects/Unit_EfectVIBRATO/l_data_reg_reg[287][12]
  -------------------------------------------------------------------
                         required time                         84.301    
                         arrival time                         -29.302    
  -------------------------------------------------------------------
                         slack                                 54.999    

Slack (MET) :             54.999ns  (required time - arrival time)
  Source:                 unit_i2s/FSM_sequential_i2s_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@44.286ns period=88.571ns})
  Destination:            unit_digital_efects/Unit_EfectVIBRATO/l_data_reg_reg[288][12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            88.571ns  (clk_out1_clk_wiz_1 rise@88.571ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        33.201ns  (logic 1.076ns (3.241%)  route 32.125ns (96.759%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.365ns = ( 85.206 - 88.571 ) 
    Source Clock Delay      (SCD):    -3.899ns
    Clock Pessimism Removal (CPR):    -0.571ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=24, routed)          1.253     1.253    i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    i2s_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=64970, routed)       1.630    -3.899    unit_i2s/clk_out1
    SLICE_X13Y104        FDCE                                         r  unit_i2s/FSM_sequential_i2s_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y104        FDCE (Prop_fdce_C_Q)         0.456    -3.443 f  unit_i2s/FSM_sequential_i2s_state_reg_reg[2]/Q
                         net (fo=52, routed)          1.100    -2.342    unit_i2s/i2s_state_reg[2]
    SLICE_X13Y108        LUT3 (Prop_lut3_I2_O)        0.124    -2.218 f  unit_i2s/wcount_reg[3]_i_3/O
                         net (fo=3, routed)           0.824    -1.394    unit_i2s/wcount_reg[3]_i_3_n_0
    SLICE_X13Y107        LUT6 (Prop_lut6_I3_O)        0.124    -1.270 f  unit_i2s/wcount_reg[3]_i_1/O
                         net (fo=2, routed)           0.801    -0.469    unit_i2s/wcount_next[3]
    SLICE_X15Y107        LUT6 (Prop_lut6_I5_O)        0.124    -0.345 f  unit_i2s/l_data_out[15]_i_11__0/O
                         net (fo=2, routed)           0.726     0.381    unit_i2s/l_data_out[15]_i_11__0_n_0
    SLICE_X15Y104        LUT6 (Prop_lut6_I5_O)        0.124     0.505 r  unit_i2s/l_data_out[15]_i_4__0/O
                         net (fo=30, routed)          1.353     1.858    unit_i2s/en_rx
    SLICE_X45Y104        LUT2 (Prop_lut2_I1_O)        0.124     1.982 r  unit_i2s/l_data_reg[192][15]_i_1/O
                         net (fo=9705, routed)       27.321    29.302    unit_digital_efects/Unit_EfectVIBRATO/enable_in_VIBRATO
    SLICE_X81Y140        FDCE                                         r  unit_digital_efects/Unit_EfectVIBRATO/l_data_reg_reg[288][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     88.571    88.571 r  
    E3                   IBUF                         0.000    88.571 r  clock_IBUF_inst/O
                         net (fo=24, routed)          1.181    89.752    i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    81.897 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    83.531    i2s_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.622 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=64970, routed)       1.585    85.206    unit_digital_efects/Unit_EfectVIBRATO/clk_out1
    SLICE_X81Y140        FDCE                                         r  unit_digital_efects/Unit_EfectVIBRATO/l_data_reg_reg[288][12]/C
                         clock pessimism             -0.571    84.635    
                         clock uncertainty           -0.129    84.506    
    SLICE_X81Y140        FDCE (Setup_fdce_C_CE)      -0.205    84.301    unit_digital_efects/Unit_EfectVIBRATO/l_data_reg_reg[288][12]
  -------------------------------------------------------------------
                         required time                         84.301    
                         arrival time                         -29.302    
  -------------------------------------------------------------------
                         slack                                 54.999    

Slack (MET) :             54.999ns  (required time - arrival time)
  Source:                 unit_i2s/FSM_sequential_i2s_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@44.286ns period=88.571ns})
  Destination:            unit_digital_efects/Unit_EfectVIBRATO/l_data_reg_reg[289][12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            88.571ns  (clk_out1_clk_wiz_1 rise@88.571ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        33.201ns  (logic 1.076ns (3.241%)  route 32.125ns (96.759%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.365ns = ( 85.206 - 88.571 ) 
    Source Clock Delay      (SCD):    -3.899ns
    Clock Pessimism Removal (CPR):    -0.571ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=24, routed)          1.253     1.253    i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    i2s_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=64970, routed)       1.630    -3.899    unit_i2s/clk_out1
    SLICE_X13Y104        FDCE                                         r  unit_i2s/FSM_sequential_i2s_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y104        FDCE (Prop_fdce_C_Q)         0.456    -3.443 f  unit_i2s/FSM_sequential_i2s_state_reg_reg[2]/Q
                         net (fo=52, routed)          1.100    -2.342    unit_i2s/i2s_state_reg[2]
    SLICE_X13Y108        LUT3 (Prop_lut3_I2_O)        0.124    -2.218 f  unit_i2s/wcount_reg[3]_i_3/O
                         net (fo=3, routed)           0.824    -1.394    unit_i2s/wcount_reg[3]_i_3_n_0
    SLICE_X13Y107        LUT6 (Prop_lut6_I3_O)        0.124    -1.270 f  unit_i2s/wcount_reg[3]_i_1/O
                         net (fo=2, routed)           0.801    -0.469    unit_i2s/wcount_next[3]
    SLICE_X15Y107        LUT6 (Prop_lut6_I5_O)        0.124    -0.345 f  unit_i2s/l_data_out[15]_i_11__0/O
                         net (fo=2, routed)           0.726     0.381    unit_i2s/l_data_out[15]_i_11__0_n_0
    SLICE_X15Y104        LUT6 (Prop_lut6_I5_O)        0.124     0.505 r  unit_i2s/l_data_out[15]_i_4__0/O
                         net (fo=30, routed)          1.353     1.858    unit_i2s/en_rx
    SLICE_X45Y104        LUT2 (Prop_lut2_I1_O)        0.124     1.982 r  unit_i2s/l_data_reg[192][15]_i_1/O
                         net (fo=9705, routed)       27.321    29.302    unit_digital_efects/Unit_EfectVIBRATO/enable_in_VIBRATO
    SLICE_X81Y140        FDCE                                         r  unit_digital_efects/Unit_EfectVIBRATO/l_data_reg_reg[289][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     88.571    88.571 r  
    E3                   IBUF                         0.000    88.571 r  clock_IBUF_inst/O
                         net (fo=24, routed)          1.181    89.752    i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    81.897 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    83.531    i2s_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.622 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=64970, routed)       1.585    85.206    unit_digital_efects/Unit_EfectVIBRATO/clk_out1
    SLICE_X81Y140        FDCE                                         r  unit_digital_efects/Unit_EfectVIBRATO/l_data_reg_reg[289][12]/C
                         clock pessimism             -0.571    84.635    
                         clock uncertainty           -0.129    84.506    
    SLICE_X81Y140        FDCE (Setup_fdce_C_CE)      -0.205    84.301    unit_digital_efects/Unit_EfectVIBRATO/l_data_reg_reg[289][12]
  -------------------------------------------------------------------
                         required time                         84.301    
                         arrival time                         -29.302    
  -------------------------------------------------------------------
                         slack                                 54.999    

Slack (MET) :             54.999ns  (required time - arrival time)
  Source:                 unit_i2s/FSM_sequential_i2s_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@44.286ns period=88.571ns})
  Destination:            unit_digital_efects/Unit_EfectVIBRATO/l_data_reg_reg[290][12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            88.571ns  (clk_out1_clk_wiz_1 rise@88.571ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        33.201ns  (logic 1.076ns (3.241%)  route 32.125ns (96.759%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.365ns = ( 85.206 - 88.571 ) 
    Source Clock Delay      (SCD):    -3.899ns
    Clock Pessimism Removal (CPR):    -0.571ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=24, routed)          1.253     1.253    i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    i2s_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=64970, routed)       1.630    -3.899    unit_i2s/clk_out1
    SLICE_X13Y104        FDCE                                         r  unit_i2s/FSM_sequential_i2s_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y104        FDCE (Prop_fdce_C_Q)         0.456    -3.443 f  unit_i2s/FSM_sequential_i2s_state_reg_reg[2]/Q
                         net (fo=52, routed)          1.100    -2.342    unit_i2s/i2s_state_reg[2]
    SLICE_X13Y108        LUT3 (Prop_lut3_I2_O)        0.124    -2.218 f  unit_i2s/wcount_reg[3]_i_3/O
                         net (fo=3, routed)           0.824    -1.394    unit_i2s/wcount_reg[3]_i_3_n_0
    SLICE_X13Y107        LUT6 (Prop_lut6_I3_O)        0.124    -1.270 f  unit_i2s/wcount_reg[3]_i_1/O
                         net (fo=2, routed)           0.801    -0.469    unit_i2s/wcount_next[3]
    SLICE_X15Y107        LUT6 (Prop_lut6_I5_O)        0.124    -0.345 f  unit_i2s/l_data_out[15]_i_11__0/O
                         net (fo=2, routed)           0.726     0.381    unit_i2s/l_data_out[15]_i_11__0_n_0
    SLICE_X15Y104        LUT6 (Prop_lut6_I5_O)        0.124     0.505 r  unit_i2s/l_data_out[15]_i_4__0/O
                         net (fo=30, routed)          1.353     1.858    unit_i2s/en_rx
    SLICE_X45Y104        LUT2 (Prop_lut2_I1_O)        0.124     1.982 r  unit_i2s/l_data_reg[192][15]_i_1/O
                         net (fo=9705, routed)       27.321    29.302    unit_digital_efects/Unit_EfectVIBRATO/enable_in_VIBRATO
    SLICE_X81Y140        FDCE                                         r  unit_digital_efects/Unit_EfectVIBRATO/l_data_reg_reg[290][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     88.571    88.571 r  
    E3                   IBUF                         0.000    88.571 r  clock_IBUF_inst/O
                         net (fo=24, routed)          1.181    89.752    i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    81.897 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    83.531    i2s_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.622 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=64970, routed)       1.585    85.206    unit_digital_efects/Unit_EfectVIBRATO/clk_out1
    SLICE_X81Y140        FDCE                                         r  unit_digital_efects/Unit_EfectVIBRATO/l_data_reg_reg[290][12]/C
                         clock pessimism             -0.571    84.635    
                         clock uncertainty           -0.129    84.506    
    SLICE_X81Y140        FDCE (Setup_fdce_C_CE)      -0.205    84.301    unit_digital_efects/Unit_EfectVIBRATO/l_data_reg_reg[290][12]
  -------------------------------------------------------------------
                         required time                         84.301    
                         arrival time                         -29.302    
  -------------------------------------------------------------------
                         slack                                 54.999    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 unit_digital_efects/Unit_EfectCHORUS/l_data_reg_aux_reg[207][11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@44.286ns period=88.571ns})
  Destination:            unit_digital_efects/Unit_EfectCHORUS/l_data_reg_aux_reg[208][11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.415%)  route 0.208ns (59.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    -0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=24, routed)          0.440     0.440    i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    i2s_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=64970, routed)       0.564    -0.798    unit_digital_efects/Unit_EfectCHORUS/clk_out1
    SLICE_X52Y55         FDCE                                         r  unit_digital_efects/Unit_EfectCHORUS/l_data_reg_aux_reg[207][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y55         FDCE (Prop_fdce_C_Q)         0.141    -0.657 r  unit_digital_efects/Unit_EfectCHORUS/l_data_reg_aux_reg[207][11]/Q
                         net (fo=2, routed)           0.208    -0.449    unit_digital_efects/Unit_EfectCHORUS/l_data_reg_aux_reg[207]__0[11]
    SLICE_X51Y58         FDCE                                         r  unit_digital_efects/Unit_EfectCHORUS/l_data_reg_aux_reg[208][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=24, routed)          0.481     0.481    i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    i2s_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=64970, routed)       0.834    -0.756    unit_digital_efects/Unit_EfectCHORUS/clk_out1
    SLICE_X51Y58         FDCE                                         r  unit_digital_efects/Unit_EfectCHORUS/l_data_reg_aux_reg[208][11]/C
                         clock pessimism              0.223    -0.533    
    SLICE_X51Y58         FDCE (Hold_fdce_C_D)         0.070    -0.463    unit_digital_efects/Unit_EfectCHORUS/l_data_reg_aux_reg[208][11]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.449    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 unit_digital_efects/Unit_EfectCHORUS/l_data_reg_aux_reg[369][13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@44.286ns period=88.571ns})
  Destination:            unit_digital_efects/Unit_EfectCHORUS/l_data_reg_aux_reg[370][13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.086%)  route 0.113ns (46.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    -0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=24, routed)          0.440     0.440    i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    i2s_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=64970, routed)       0.635    -0.726    unit_digital_efects/Unit_EfectCHORUS/clk_out1
    SLICE_X71Y49         FDCE                                         r  unit_digital_efects/Unit_EfectCHORUS/l_data_reg_aux_reg[369][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y49         FDCE (Prop_fdce_C_Q)         0.128    -0.598 r  unit_digital_efects/Unit_EfectCHORUS/l_data_reg_aux_reg[369][13]/Q
                         net (fo=2, routed)           0.113    -0.485    unit_digital_efects/Unit_EfectCHORUS/l_data_reg_aux_reg[369]__0[13]
    SLICE_X68Y50         FDCE                                         r  unit_digital_efects/Unit_EfectCHORUS/l_data_reg_aux_reg[370][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=24, routed)          0.481     0.481    i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    i2s_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=64970, routed)       0.841    -0.749    unit_digital_efects/Unit_EfectCHORUS/clk_out1
    SLICE_X68Y50         FDCE                                         r  unit_digital_efects/Unit_EfectCHORUS/l_data_reg_aux_reg[370][13]/C
                         clock pessimism              0.223    -0.526    
    SLICE_X68Y50         FDCE (Hold_fdce_C_D)         0.013    -0.513    unit_digital_efects/Unit_EfectCHORUS/l_data_reg_aux_reg[370][13]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.485    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 unit_digital_efects/Unit_EfectCHORUS/l_data_reg_aux_reg[110][9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@44.286ns period=88.571ns})
  Destination:            unit_digital_efects/Unit_EfectCHORUS/l_data_reg_aux_reg[111][9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.128ns (42.733%)  route 0.172ns (57.267%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.689ns
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    -0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=24, routed)          0.440     0.440    i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    i2s_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=64970, routed)       0.627    -0.734    unit_digital_efects/Unit_EfectCHORUS/clk_out1
    SLICE_X53Y37         FDCE                                         r  unit_digital_efects/Unit_EfectCHORUS/l_data_reg_aux_reg[110][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y37         FDCE (Prop_fdce_C_Q)         0.128    -0.606 r  unit_digital_efects/Unit_EfectCHORUS/l_data_reg_aux_reg[110][9]/Q
                         net (fo=2, routed)           0.172    -0.435    unit_digital_efects/Unit_EfectCHORUS/l_data_reg_aux_reg[110]__0[9]
    SLICE_X50Y37         FDCE                                         r  unit_digital_efects/Unit_EfectCHORUS/l_data_reg_aux_reg[111][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=24, routed)          0.481     0.481    i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    i2s_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=64970, routed)       0.901    -0.689    unit_digital_efects/Unit_EfectCHORUS/clk_out1
    SLICE_X50Y37         FDCE                                         r  unit_digital_efects/Unit_EfectCHORUS/l_data_reg_aux_reg[111][9]/C
                         clock pessimism              0.220    -0.469    
    SLICE_X50Y37         FDCE (Hold_fdce_C_D)         0.005    -0.464    unit_digital_efects/Unit_EfectCHORUS/l_data_reg_aux_reg[111][9]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.435    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 unit_digital_efects/Unit_EfectCHORUS/l_data_reg_aux_reg[261][15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@44.286ns period=88.571ns})
  Destination:            unit_digital_efects/Unit_EfectCHORUS/l_data_reg_aux_reg[262][15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.710%)  route 0.223ns (61.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.686ns
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    -0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=24, routed)          0.440     0.440    i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    i2s_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=64970, routed)       0.632    -0.729    unit_digital_efects/Unit_EfectCHORUS/clk_out1
    SLICE_X51Y47         FDCE                                         r  unit_digital_efects/Unit_EfectCHORUS/l_data_reg_aux_reg[261][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.588 r  unit_digital_efects/Unit_EfectCHORUS/l_data_reg_aux_reg[261][15]/Q
                         net (fo=2, routed)           0.223    -0.365    unit_digital_efects/Unit_EfectCHORUS/l_data_reg_aux_reg[261]__0[15]
    SLICE_X52Y46         FDCE                                         r  unit_digital_efects/Unit_EfectCHORUS/l_data_reg_aux_reg[262][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=24, routed)          0.481     0.481    i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    i2s_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=64970, routed)       0.904    -0.686    unit_digital_efects/Unit_EfectCHORUS/clk_out1
    SLICE_X52Y46         FDCE                                         r  unit_digital_efects/Unit_EfectCHORUS/l_data_reg_aux_reg[262][15]/C
                         clock pessimism              0.220    -0.466    
    SLICE_X52Y46         FDCE (Hold_fdce_C_D)         0.070    -0.396    unit_digital_efects/Unit_EfectCHORUS/l_data_reg_aux_reg[262][15]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 unit_digital_efects/Unit_EfectCHORUS/l_data_reg_aux_reg[867][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@44.286ns period=88.571ns})
  Destination:            unit_digital_efects/Unit_EfectCHORUS/l_data_reg_aux_reg[868][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.446%)  route 0.226ns (61.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.687ns
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    -0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=24, routed)          0.440     0.440    i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    i2s_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=64970, routed)       0.630    -0.731    unit_digital_efects/Unit_EfectCHORUS/clk_out1
    SLICE_X51Y9          FDCE                                         r  unit_digital_efects/Unit_EfectCHORUS/l_data_reg_aux_reg[867][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y9          FDCE (Prop_fdce_C_Q)         0.141    -0.590 r  unit_digital_efects/Unit_EfectCHORUS/l_data_reg_aux_reg[867][3]/Q
                         net (fo=2, routed)           0.226    -0.365    unit_digital_efects/Unit_EfectCHORUS/l_data_reg_aux_reg[867]__0[3]
    SLICE_X52Y8          FDCE                                         r  unit_digital_efects/Unit_EfectCHORUS/l_data_reg_aux_reg[868][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=24, routed)          0.481     0.481    i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    i2s_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=64970, routed)       0.903    -0.687    unit_digital_efects/Unit_EfectCHORUS/clk_out1
    SLICE_X52Y8          FDCE                                         r  unit_digital_efects/Unit_EfectCHORUS/l_data_reg_aux_reg[868][3]/C
                         clock pessimism              0.220    -0.467    
    SLICE_X52Y8          FDCE (Hold_fdce_C_D)         0.070    -0.397    unit_digital_efects/Unit_EfectCHORUS/l_data_reg_aux_reg[868][3]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 unit_digital_efects/Unit_EfectVIBRATO/r_data_reg_reg[275][7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@44.286ns period=88.571ns})
  Destination:            unit_digital_efects/Unit_EfectVIBRATO/r_data_reg_reg[276][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.078%)  route 0.159ns (52.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    -0.695ns
    Clock Pessimism Removal (CPR):    -0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=24, routed)          0.440     0.440    i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    i2s_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=64970, routed)       0.666    -0.695    unit_digital_efects/Unit_EfectVIBRATO/clk_out1
    SLICE_X79Y150        FDCE                                         r  unit_digital_efects/Unit_EfectVIBRATO/r_data_reg_reg[275][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y150        FDCE (Prop_fdce_C_Q)         0.141    -0.554 r  unit_digital_efects/Unit_EfectVIBRATO/r_data_reg_reg[275][7]/Q
                         net (fo=2, routed)           0.159    -0.396    unit_digital_efects/Unit_EfectVIBRATO/r_data_reg_reg[275]__0[7]
    SLICE_X79Y149        FDCE                                         r  unit_digital_efects/Unit_EfectVIBRATO/r_data_reg_reg[276][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=24, routed)          0.481     0.481    i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    i2s_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=64970, routed)       0.867    -0.723    unit_digital_efects/Unit_EfectVIBRATO/clk_out1
    SLICE_X79Y149        FDCE                                         r  unit_digital_efects/Unit_EfectVIBRATO/r_data_reg_reg[276][7]/C
                         clock pessimism              0.223    -0.500    
    SLICE_X79Y149        FDCE (Hold_fdce_C_D)         0.071    -0.429    unit_digital_efects/Unit_EfectVIBRATO/r_data_reg_reg[276][7]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.396    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 unit_digital_efects/Unit_EfectCHORUS/r_data_reg_aux_reg[19][15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@44.286ns period=88.571ns})
  Destination:            unit_digital_efects/Unit_EfectCHORUS/r_data_reg_aux_reg[20][15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.128ns (43.980%)  route 0.163ns (56.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    -0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=24, routed)          0.440     0.440    i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    i2s_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=64970, routed)       0.552    -0.810    unit_digital_efects/Unit_EfectCHORUS/clk_out1
    SLICE_X52Y117        FDCE                                         r  unit_digital_efects/Unit_EfectCHORUS/r_data_reg_aux_reg[19][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y117        FDCE (Prop_fdce_C_Q)         0.128    -0.682 r  unit_digital_efects/Unit_EfectCHORUS/r_data_reg_aux_reg[19][15]/Q
                         net (fo=2, routed)           0.163    -0.519    unit_digital_efects/Unit_EfectCHORUS/r_data_reg_aux_reg[19]__0[15]
    SLICE_X51Y117        FDCE                                         r  unit_digital_efects/Unit_EfectCHORUS/r_data_reg_aux_reg[20][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=24, routed)          0.481     0.481    i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    i2s_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=64970, routed)       0.821    -0.769    unit_digital_efects/Unit_EfectCHORUS/clk_out1
    SLICE_X51Y117        FDCE                                         r  unit_digital_efects/Unit_EfectCHORUS/r_data_reg_aux_reg[20][15]/C
                         clock pessimism              0.223    -0.546    
    SLICE_X51Y117        FDCE (Hold_fdce_C_D)        -0.007    -0.553    unit_digital_efects/Unit_EfectCHORUS/r_data_reg_aux_reg[20][15]
  -------------------------------------------------------------------
                         required time                          0.553    
                         arrival time                          -0.519    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 unit_digital_efects/Unit_EfectVIBRATO/r_data_reg_reg[220][9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@44.286ns period=88.571ns})
  Destination:            unit_digital_efects/Unit_EfectVIBRATO/r_data_reg_reg[221][9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.128ns (43.214%)  route 0.168ns (56.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.675ns
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    -0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=24, routed)          0.440     0.440    i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    i2s_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=64970, routed)       0.639    -0.722    unit_digital_efects/Unit_EfectVIBRATO/clk_out1
    SLICE_X53Y158        FDCE                                         r  unit_digital_efects/Unit_EfectVIBRATO/r_data_reg_reg[220][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y158        FDCE (Prop_fdce_C_Q)         0.128    -0.594 r  unit_digital_efects/Unit_EfectVIBRATO/r_data_reg_reg[220][9]/Q
                         net (fo=2, routed)           0.168    -0.426    unit_digital_efects/Unit_EfectVIBRATO/r_data_reg_reg[220]__0[9]
    SLICE_X51Y157        FDCE                                         r  unit_digital_efects/Unit_EfectVIBRATO/r_data_reg_reg[221][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=24, routed)          0.481     0.481    i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    i2s_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=64970, routed)       0.914    -0.675    unit_digital_efects/Unit_EfectVIBRATO/clk_out1
    SLICE_X51Y157        FDCE                                         r  unit_digital_efects/Unit_EfectVIBRATO/r_data_reg_reg[221][9]/C
                         clock pessimism              0.219    -0.457    
    SLICE_X51Y157        FDCE (Hold_fdce_C_D)        -0.008    -0.465    unit_digital_efects/Unit_EfectVIBRATO/r_data_reg_reg[221][9]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.426    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 unit_digital_efects/Unit_EfectREVERB/l_data_reg_reg_c_4185/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@44.286ns period=88.571ns})
  Destination:            unit_digital_efects/Unit_EfectREVERB/l_data_reg_reg_c_4186/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.164ns (44.123%)  route 0.208ns (55.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.676ns
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    -0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=24, routed)          0.440     0.440    i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    i2s_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=64970, routed)       0.641    -0.720    unit_digital_efects/Unit_EfectREVERB/clk_out1
    SLICE_X50Y193        FDCE                                         r  unit_digital_efects/Unit_EfectREVERB/l_data_reg_reg_c_4185/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y193        FDCE (Prop_fdce_C_Q)         0.164    -0.556 r  unit_digital_efects/Unit_EfectREVERB/l_data_reg_reg_c_4185/Q
                         net (fo=1, routed)           0.208    -0.349    unit_digital_efects/Unit_EfectREVERB/l_data_reg_reg_c_4185_n_0
    SLICE_X53Y192        FDCE                                         r  unit_digital_efects/Unit_EfectREVERB/l_data_reg_reg_c_4186/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=24, routed)          0.481     0.481    i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    i2s_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=64970, routed)       0.913    -0.676    unit_digital_efects/Unit_EfectREVERB/clk_out1
    SLICE_X53Y192        FDCE                                         r  unit_digital_efects/Unit_EfectREVERB/l_data_reg_reg_c_4186/C
                         clock pessimism              0.219    -0.458    
    SLICE_X53Y192        FDCE (Hold_fdce_C_D)         0.070    -0.388    unit_digital_efects/Unit_EfectREVERB/l_data_reg_reg_c_4186
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 unit_digital_efects/Unit_EfectCHORUS/r_data_reg_aux_reg[353][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@44.286ns period=88.571ns})
  Destination:            unit_digital_efects/Unit_EfectCHORUS/r_data_reg_aux_reg[354][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.184%)  route 0.238ns (62.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.806ns
    Clock Pessimism Removal (CPR):    -0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=24, routed)          0.440     0.440    i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    i2s_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=64970, routed)       0.556    -0.806    unit_digital_efects/Unit_EfectCHORUS/clk_out1
    SLICE_X52Y110        FDCE                                         r  unit_digital_efects/Unit_EfectCHORUS/r_data_reg_aux_reg[353][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y110        FDCE (Prop_fdce_C_Q)         0.141    -0.665 r  unit_digital_efects/Unit_EfectCHORUS/r_data_reg_aux_reg[353][3]/Q
                         net (fo=2, routed)           0.238    -0.427    unit_digital_efects/Unit_EfectCHORUS/r_data_reg_aux_reg[353]__0[3]
    SLICE_X49Y111        FDCE                                         r  unit_digital_efects/Unit_EfectCHORUS/r_data_reg_aux_reg[354][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=24, routed)          0.481     0.481    i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    i2s_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=64970, routed)       0.829    -0.761    unit_digital_efects/Unit_EfectCHORUS/clk_out1
    SLICE_X49Y111        FDCE                                         r  unit_digital_efects/Unit_EfectCHORUS/r_data_reg_aux_reg[354][3]/C
                         clock pessimism              0.223    -0.538    
    SLICE_X49Y111        FDCE (Hold_fdce_C_D)         0.072    -0.466    unit_digital_efects/Unit_EfectCHORUS/r_data_reg_aux_reg[354][3]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.427    
  -------------------------------------------------------------------
                         slack                                  0.039    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_1
Waveform(ns):       { 0.000 44.286 }
Period(ns):         88.571
Sources:            { i2s_clock/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         88.571      85.679     RAMB36_X3Y17    unit_digital_efects/Unit_EfectLOOPER/Unit_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         88.571      85.679     RAMB36_X1Y7     unit_digital_efects/Unit_EfectLOOPER/Unit_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         88.571      85.679     RAMB36_X0Y5     unit_digital_efects/Unit_EfectLOOPER/Unit_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         88.571      85.679     RAMB36_X1Y8     unit_digital_efects/Unit_EfectLOOPER/Unit_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         88.571      85.679     RAMB36_X0Y6     unit_digital_efects/Unit_EfectLOOPER/Unit_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         88.571      85.679     RAMB36_X3Y10    unit_digital_efects/Unit_EfectLOOPER/Unit_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         88.571      85.679     RAMB36_X2Y12    unit_digital_efects/Unit_EfectLOOPER/Unit_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         88.571      85.679     RAMB36_X3Y11    unit_digital_efects/Unit_EfectLOOPER/Unit_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         88.571      85.679     RAMB36_X2Y13    unit_digital_efects/Unit_EfectLOOPER/Unit_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         88.571      85.679     RAMB36_X2Y6     unit_digital_efects/Unit_EfectLOOPER/Unit_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       88.571      71.429     PLLE2_ADV_X1Y2  i2s_clock/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         44.286      43.306     SLICE_X58Y156   unit_digital_efects/Unit_EfectECO/l_data_reg_aux_reg[2687][12]_srl32_unit_digital_efects_Unit_EfectECO_l_data_reg_reg_c_8182/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         44.286      43.306     SLICE_X12Y51    unit_digital_efects/Unit_EfectECO/r_data_reg_reg[1055][6]_srl32_unit_digital_efects_Unit_EfectECO_l_data_reg_reg_c_6550/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         44.286      43.306     SLICE_X76Y153   unit_digital_efects/Unit_EfectECO/l_data_reg_aux_reg[2719][6]_srl32_unit_digital_efects_Unit_EfectECO_l_data_reg_reg_c_8214/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         44.286      43.306     SLICE_X12Y51    unit_digital_efects/Unit_EfectECO/r_data_reg_reg[1087][6]_srl32_unit_digital_efects_Unit_EfectECO_l_data_reg_reg_c_6582/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         44.286      43.306     SLICE_X76Y153   unit_digital_efects/Unit_EfectECO/l_data_reg_aux_reg[2751][6]_srl32_unit_digital_efects_Unit_EfectECO_l_data_reg_reg_c_8246/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         44.286      43.306     SLICE_X12Y51    unit_digital_efects/Unit_EfectECO/r_data_reg_reg[1119][6]_srl32_unit_digital_efects_Unit_EfectECO_l_data_reg_reg_c_6614/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         44.286      43.306     SLICE_X76Y153   unit_digital_efects/Unit_EfectECO/l_data_reg_aux_reg[2783][6]_srl32_unit_digital_efects_Unit_EfectECO_l_data_reg_reg_c_8278/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         44.286      43.306     SLICE_X12Y51    unit_digital_efects/Unit_EfectECO/r_data_reg_reg[1151][6]_srl32_unit_digital_efects_Unit_EfectECO_l_data_reg_reg_c_6646/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         44.286      43.306     SLICE_X76Y153   unit_digital_efects/Unit_EfectECO/l_data_reg_aux_reg[2815][6]_srl32_unit_digital_efects_Unit_EfectECO_l_data_reg_reg_c_8310/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         44.286      43.306     SLICE_X10Y50    unit_digital_efects/Unit_EfectECO/r_data_reg_reg[1183][6]_srl32_unit_digital_efects_Unit_EfectECO_l_data_reg_reg_c_6678/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         44.286      43.306     SLICE_X70Y43    unit_digital_efects/Unit_EfectECO/l_data_reg_aux_reg[2655][3]_srl32_unit_digital_efects_Unit_EfectECO_l_data_reg_reg_c_8150/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         44.286      43.306     SLICE_X30Y32    unit_digital_efects/Unit_EfectECO/r_data_reg_reg[1023][3]_srl32_unit_digital_efects_Unit_EfectECO_l_data_reg_reg_c_6518/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         44.286      43.306     SLICE_X8Y62     unit_digital_efects/Unit_EfectECO/r_data_reg_reg[1023][6]_srl32_unit_digital_efects_Unit_EfectECO_l_data_reg_reg_c_6518/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         44.286      43.306     SLICE_X10Y57    unit_digital_efects/Unit_EfectECO/r_data_reg_reg[1055][0]_srl32_unit_digital_efects_Unit_EfectECO_l_data_reg_reg_c_6550/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         44.286      43.306     SLICE_X70Y43    unit_digital_efects/Unit_EfectECO/l_data_reg_aux_reg[2687][3]_srl32_unit_digital_efects_Unit_EfectECO_l_data_reg_reg_c_8182/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         44.286      43.306     SLICE_X10Y57    unit_digital_efects/Unit_EfectECO/r_data_reg_reg[1087][0]_srl32_unit_digital_efects_Unit_EfectECO_l_data_reg_reg_c_6582/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         44.286      43.306     SLICE_X62Y173   unit_digital_efects/Unit_EfectECO/l_data_reg_aux_reg[2719][14]_srl32_unit_digital_efects_Unit_EfectECO_l_data_reg_reg_c_8214/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         44.286      43.306     SLICE_X88Y60    unit_digital_efects/Unit_EfectECO/l_data_reg_aux_reg[2719][5]_srl32_unit_digital_efects_Unit_EfectECO_l_data_reg_reg_c_8214/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         44.286      43.306     SLICE_X10Y57    unit_digital_efects/Unit_EfectECO/r_data_reg_reg[1119][0]_srl32_unit_digital_efects_Unit_EfectECO_l_data_reg_reg_c_6614/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         44.286      43.306     SLICE_X62Y173   unit_digital_efects/Unit_EfectECO/l_data_reg_aux_reg[2751][14]_srl32_unit_digital_efects_Unit_EfectECO_l_data_reg_reg_c_8246/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { i2s_clock/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17  i2s_clock/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  i2s_clock/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  i2s_clock/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y2  i2s_clock/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  i2s_clock/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.164ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.164ns  (required time - arrival time)
  Source:                 displays/counter_assig/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.570ns  (logic 2.170ns (47.483%)  route 2.400ns (52.517%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.867ns = ( 13.867 - 10.000 ) 
    Source Clock Delay      (SCD):    4.281ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=24, routed)          2.800     4.281    displays/counter_assig/clock
    SLICE_X0Y123         FDCE                                         r  displays/counter_assig/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDCE (Prop_fdce_C_Q)         0.456     4.737 f  displays/counter_assig/counter_reg[2]/Q
                         net (fo=2, routed)           0.657     5.394    displays/counter_assig/counter_reg[2]
    SLICE_X1Y123         LUT4 (Prop_lut4_I3_O)        0.124     5.518 f  displays/counter_assig/curr_display[2]_i_6/O
                         net (fo=1, routed)           0.496     6.014    displays/counter_assig/curr_display[2]_i_6_n_0
    SLICE_X1Y125         LUT5 (Prop_lut5_I4_O)        0.124     6.138 f  displays/counter_assig/curr_display[2]_i_4/O
                         net (fo=2, routed)           0.415     6.554    displays/counter_assig/curr_display[2]_i_4_n_0
    SLICE_X1Y126         LUT4 (Prop_lut4_I3_O)        0.124     6.678 f  displays/counter_assig/curr_display[2]_i_3/O
                         net (fo=5, routed)           0.507     7.184    displays/counter_assig/curr_display[2]_i_3_n_0
    SLICE_X1Y124         LUT5 (Prop_lut5_I4_O)        0.124     7.308 r  displays/counter_assig/curr_display[2]_i_2/O
                         net (fo=4, routed)           0.316     7.624    displays/counter_assig/ref_rate
    SLICE_X0Y123         LUT2 (Prop_lut2_I1_O)        0.124     7.748 r  displays/counter_assig/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     7.748    displays/counter_assig/counter[0]_i_5_n_0
    SLICE_X0Y123         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.280 r  displays/counter_assig/counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.280    displays/counter_assig/counter_reg[0]_i_1__0_n_0
    SLICE_X0Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.394 r  displays/counter_assig/counter_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.009     8.403    displays/counter_assig/counter_reg[4]_i_1__1_n_0
    SLICE_X0Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.517 r  displays/counter_assig/counter_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     8.517    displays/counter_assig/counter_reg[8]_i_1__1_n_0
    SLICE_X0Y126         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.851 r  displays/counter_assig/counter_reg[12]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     8.851    displays/counter_assig/counter_reg[12]_i_1__1_n_6
    SLICE_X0Y126         FDCE                                         r  displays/counter_assig/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=24, routed)          2.455    13.867    displays/counter_assig/clock
    SLICE_X0Y126         FDCE                                         r  displays/counter_assig/counter_reg[13]/C
                         clock pessimism              0.123    13.989    
                         clock uncertainty           -0.035    13.954    
    SLICE_X0Y126         FDCE (Setup_fdce_C_D)        0.062    14.016    displays/counter_assig/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.016    
                         arrival time                          -8.851    
  -------------------------------------------------------------------
                         slack                                  5.164    

Slack (MET) :             5.185ns  (required time - arrival time)
  Source:                 displays/counter_assig/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.549ns  (logic 2.149ns (47.240%)  route 2.400ns (52.760%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.867ns = ( 13.867 - 10.000 ) 
    Source Clock Delay      (SCD):    4.281ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=24, routed)          2.800     4.281    displays/counter_assig/clock
    SLICE_X0Y123         FDCE                                         r  displays/counter_assig/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDCE (Prop_fdce_C_Q)         0.456     4.737 f  displays/counter_assig/counter_reg[2]/Q
                         net (fo=2, routed)           0.657     5.394    displays/counter_assig/counter_reg[2]
    SLICE_X1Y123         LUT4 (Prop_lut4_I3_O)        0.124     5.518 f  displays/counter_assig/curr_display[2]_i_6/O
                         net (fo=1, routed)           0.496     6.014    displays/counter_assig/curr_display[2]_i_6_n_0
    SLICE_X1Y125         LUT5 (Prop_lut5_I4_O)        0.124     6.138 f  displays/counter_assig/curr_display[2]_i_4/O
                         net (fo=2, routed)           0.415     6.554    displays/counter_assig/curr_display[2]_i_4_n_0
    SLICE_X1Y126         LUT4 (Prop_lut4_I3_O)        0.124     6.678 f  displays/counter_assig/curr_display[2]_i_3/O
                         net (fo=5, routed)           0.507     7.184    displays/counter_assig/curr_display[2]_i_3_n_0
    SLICE_X1Y124         LUT5 (Prop_lut5_I4_O)        0.124     7.308 r  displays/counter_assig/curr_display[2]_i_2/O
                         net (fo=4, routed)           0.316     7.624    displays/counter_assig/ref_rate
    SLICE_X0Y123         LUT2 (Prop_lut2_I1_O)        0.124     7.748 r  displays/counter_assig/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     7.748    displays/counter_assig/counter[0]_i_5_n_0
    SLICE_X0Y123         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.280 r  displays/counter_assig/counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.280    displays/counter_assig/counter_reg[0]_i_1__0_n_0
    SLICE_X0Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.394 r  displays/counter_assig/counter_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.009     8.403    displays/counter_assig/counter_reg[4]_i_1__1_n_0
    SLICE_X0Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.517 r  displays/counter_assig/counter_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     8.517    displays/counter_assig/counter_reg[8]_i_1__1_n_0
    SLICE_X0Y126         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.830 r  displays/counter_assig/counter_reg[12]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     8.830    displays/counter_assig/counter_reg[12]_i_1__1_n_4
    SLICE_X0Y126         FDCE                                         r  displays/counter_assig/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=24, routed)          2.455    13.867    displays/counter_assig/clock
    SLICE_X0Y126         FDCE                                         r  displays/counter_assig/counter_reg[15]/C
                         clock pessimism              0.123    13.989    
                         clock uncertainty           -0.035    13.954    
    SLICE_X0Y126         FDCE (Setup_fdce_C_D)        0.062    14.016    displays/counter_assig/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.016    
                         arrival time                          -8.830    
  -------------------------------------------------------------------
                         slack                                  5.185    

Slack (MET) :             5.245ns  (required time - arrival time)
  Source:                 displays/counter_assig/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.684ns  (logic 2.284ns (48.761%)  route 2.400ns (51.239%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.815ns = ( 13.815 - 10.000 ) 
    Source Clock Delay      (SCD):    4.281ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=24, routed)          2.800     4.281    displays/counter_assig/clock
    SLICE_X0Y123         FDCE                                         r  displays/counter_assig/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDCE (Prop_fdce_C_Q)         0.456     4.737 f  displays/counter_assig/counter_reg[2]/Q
                         net (fo=2, routed)           0.657     5.394    displays/counter_assig/counter_reg[2]
    SLICE_X1Y123         LUT4 (Prop_lut4_I3_O)        0.124     5.518 f  displays/counter_assig/curr_display[2]_i_6/O
                         net (fo=1, routed)           0.496     6.014    displays/counter_assig/curr_display[2]_i_6_n_0
    SLICE_X1Y125         LUT5 (Prop_lut5_I4_O)        0.124     6.138 f  displays/counter_assig/curr_display[2]_i_4/O
                         net (fo=2, routed)           0.415     6.554    displays/counter_assig/curr_display[2]_i_4_n_0
    SLICE_X1Y126         LUT4 (Prop_lut4_I3_O)        0.124     6.678 f  displays/counter_assig/curr_display[2]_i_3/O
                         net (fo=5, routed)           0.507     7.184    displays/counter_assig/curr_display[2]_i_3_n_0
    SLICE_X1Y124         LUT5 (Prop_lut5_I4_O)        0.124     7.308 r  displays/counter_assig/curr_display[2]_i_2/O
                         net (fo=4, routed)           0.316     7.624    displays/counter_assig/ref_rate
    SLICE_X0Y123         LUT2 (Prop_lut2_I1_O)        0.124     7.748 r  displays/counter_assig/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     7.748    displays/counter_assig/counter[0]_i_5_n_0
    SLICE_X0Y123         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.280 r  displays/counter_assig/counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.280    displays/counter_assig/counter_reg[0]_i_1__0_n_0
    SLICE_X0Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.394 r  displays/counter_assig/counter_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.009     8.403    displays/counter_assig/counter_reg[4]_i_1__1_n_0
    SLICE_X0Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.517 r  displays/counter_assig/counter_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     8.517    displays/counter_assig/counter_reg[8]_i_1__1_n_0
    SLICE_X0Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.631 r  displays/counter_assig/counter_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     8.631    displays/counter_assig/counter_reg[12]_i_1__1_n_0
    SLICE_X0Y127         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.965 r  displays/counter_assig/counter_reg[16]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     8.965    displays/counter_assig/counter_reg[16]_i_1__1_n_6
    SLICE_X0Y127         FDCE                                         r  displays/counter_assig/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=24, routed)          2.403    13.815    displays/counter_assig/clock
    SLICE_X0Y127         FDCE                                         r  displays/counter_assig/counter_reg[17]/C
                         clock pessimism              0.370    14.184    
                         clock uncertainty           -0.035    14.149    
    SLICE_X0Y127         FDCE (Setup_fdce_C_D)        0.062    14.211    displays/counter_assig/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.211    
                         arrival time                          -8.965    
  -------------------------------------------------------------------
                         slack                                  5.245    

Slack (MET) :             5.259ns  (required time - arrival time)
  Source:                 displays/counter_assig/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.475ns  (logic 2.075ns (46.368%)  route 2.400ns (53.632%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.867ns = ( 13.867 - 10.000 ) 
    Source Clock Delay      (SCD):    4.281ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=24, routed)          2.800     4.281    displays/counter_assig/clock
    SLICE_X0Y123         FDCE                                         r  displays/counter_assig/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDCE (Prop_fdce_C_Q)         0.456     4.737 f  displays/counter_assig/counter_reg[2]/Q
                         net (fo=2, routed)           0.657     5.394    displays/counter_assig/counter_reg[2]
    SLICE_X1Y123         LUT4 (Prop_lut4_I3_O)        0.124     5.518 f  displays/counter_assig/curr_display[2]_i_6/O
                         net (fo=1, routed)           0.496     6.014    displays/counter_assig/curr_display[2]_i_6_n_0
    SLICE_X1Y125         LUT5 (Prop_lut5_I4_O)        0.124     6.138 f  displays/counter_assig/curr_display[2]_i_4/O
                         net (fo=2, routed)           0.415     6.554    displays/counter_assig/curr_display[2]_i_4_n_0
    SLICE_X1Y126         LUT4 (Prop_lut4_I3_O)        0.124     6.678 f  displays/counter_assig/curr_display[2]_i_3/O
                         net (fo=5, routed)           0.507     7.184    displays/counter_assig/curr_display[2]_i_3_n_0
    SLICE_X1Y124         LUT5 (Prop_lut5_I4_O)        0.124     7.308 r  displays/counter_assig/curr_display[2]_i_2/O
                         net (fo=4, routed)           0.316     7.624    displays/counter_assig/ref_rate
    SLICE_X0Y123         LUT2 (Prop_lut2_I1_O)        0.124     7.748 r  displays/counter_assig/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     7.748    displays/counter_assig/counter[0]_i_5_n_0
    SLICE_X0Y123         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.280 r  displays/counter_assig/counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.280    displays/counter_assig/counter_reg[0]_i_1__0_n_0
    SLICE_X0Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.394 r  displays/counter_assig/counter_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.009     8.403    displays/counter_assig/counter_reg[4]_i_1__1_n_0
    SLICE_X0Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.517 r  displays/counter_assig/counter_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     8.517    displays/counter_assig/counter_reg[8]_i_1__1_n_0
    SLICE_X0Y126         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.756 r  displays/counter_assig/counter_reg[12]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     8.756    displays/counter_assig/counter_reg[12]_i_1__1_n_5
    SLICE_X0Y126         FDCE                                         r  displays/counter_assig/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=24, routed)          2.455    13.867    displays/counter_assig/clock
    SLICE_X0Y126         FDCE                                         r  displays/counter_assig/counter_reg[14]/C
                         clock pessimism              0.123    13.989    
                         clock uncertainty           -0.035    13.954    
    SLICE_X0Y126         FDCE (Setup_fdce_C_D)        0.062    14.016    displays/counter_assig/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.016    
                         arrival time                          -8.756    
  -------------------------------------------------------------------
                         slack                                  5.259    

Slack (MET) :             5.275ns  (required time - arrival time)
  Source:                 displays/counter_assig/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.459ns  (logic 2.059ns (46.175%)  route 2.400ns (53.825%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.867ns = ( 13.867 - 10.000 ) 
    Source Clock Delay      (SCD):    4.281ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=24, routed)          2.800     4.281    displays/counter_assig/clock
    SLICE_X0Y123         FDCE                                         r  displays/counter_assig/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDCE (Prop_fdce_C_Q)         0.456     4.737 f  displays/counter_assig/counter_reg[2]/Q
                         net (fo=2, routed)           0.657     5.394    displays/counter_assig/counter_reg[2]
    SLICE_X1Y123         LUT4 (Prop_lut4_I3_O)        0.124     5.518 f  displays/counter_assig/curr_display[2]_i_6/O
                         net (fo=1, routed)           0.496     6.014    displays/counter_assig/curr_display[2]_i_6_n_0
    SLICE_X1Y125         LUT5 (Prop_lut5_I4_O)        0.124     6.138 f  displays/counter_assig/curr_display[2]_i_4/O
                         net (fo=2, routed)           0.415     6.554    displays/counter_assig/curr_display[2]_i_4_n_0
    SLICE_X1Y126         LUT4 (Prop_lut4_I3_O)        0.124     6.678 f  displays/counter_assig/curr_display[2]_i_3/O
                         net (fo=5, routed)           0.507     7.184    displays/counter_assig/curr_display[2]_i_3_n_0
    SLICE_X1Y124         LUT5 (Prop_lut5_I4_O)        0.124     7.308 r  displays/counter_assig/curr_display[2]_i_2/O
                         net (fo=4, routed)           0.316     7.624    displays/counter_assig/ref_rate
    SLICE_X0Y123         LUT2 (Prop_lut2_I1_O)        0.124     7.748 r  displays/counter_assig/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     7.748    displays/counter_assig/counter[0]_i_5_n_0
    SLICE_X0Y123         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.280 r  displays/counter_assig/counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.280    displays/counter_assig/counter_reg[0]_i_1__0_n_0
    SLICE_X0Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.394 r  displays/counter_assig/counter_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.009     8.403    displays/counter_assig/counter_reg[4]_i_1__1_n_0
    SLICE_X0Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.517 r  displays/counter_assig/counter_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     8.517    displays/counter_assig/counter_reg[8]_i_1__1_n_0
    SLICE_X0Y126         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.740 r  displays/counter_assig/counter_reg[12]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     8.740    displays/counter_assig/counter_reg[12]_i_1__1_n_7
    SLICE_X0Y126         FDCE                                         r  displays/counter_assig/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=24, routed)          2.455    13.867    displays/counter_assig/clock
    SLICE_X0Y126         FDCE                                         r  displays/counter_assig/counter_reg[12]/C
                         clock pessimism              0.123    13.989    
                         clock uncertainty           -0.035    13.954    
    SLICE_X0Y126         FDCE (Setup_fdce_C_D)        0.062    14.016    displays/counter_assig/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.016    
                         arrival time                          -8.740    
  -------------------------------------------------------------------
                         slack                                  5.275    

Slack (MET) :             5.356ns  (required time - arrival time)
  Source:                 displays/counter_assig/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.573ns  (logic 2.173ns (47.517%)  route 2.400ns (52.483%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.815ns = ( 13.815 - 10.000 ) 
    Source Clock Delay      (SCD):    4.281ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=24, routed)          2.800     4.281    displays/counter_assig/clock
    SLICE_X0Y123         FDCE                                         r  displays/counter_assig/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDCE (Prop_fdce_C_Q)         0.456     4.737 f  displays/counter_assig/counter_reg[2]/Q
                         net (fo=2, routed)           0.657     5.394    displays/counter_assig/counter_reg[2]
    SLICE_X1Y123         LUT4 (Prop_lut4_I3_O)        0.124     5.518 f  displays/counter_assig/curr_display[2]_i_6/O
                         net (fo=1, routed)           0.496     6.014    displays/counter_assig/curr_display[2]_i_6_n_0
    SLICE_X1Y125         LUT5 (Prop_lut5_I4_O)        0.124     6.138 f  displays/counter_assig/curr_display[2]_i_4/O
                         net (fo=2, routed)           0.415     6.554    displays/counter_assig/curr_display[2]_i_4_n_0
    SLICE_X1Y126         LUT4 (Prop_lut4_I3_O)        0.124     6.678 f  displays/counter_assig/curr_display[2]_i_3/O
                         net (fo=5, routed)           0.507     7.184    displays/counter_assig/curr_display[2]_i_3_n_0
    SLICE_X1Y124         LUT5 (Prop_lut5_I4_O)        0.124     7.308 r  displays/counter_assig/curr_display[2]_i_2/O
                         net (fo=4, routed)           0.316     7.624    displays/counter_assig/ref_rate
    SLICE_X0Y123         LUT2 (Prop_lut2_I1_O)        0.124     7.748 r  displays/counter_assig/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     7.748    displays/counter_assig/counter[0]_i_5_n_0
    SLICE_X0Y123         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.280 r  displays/counter_assig/counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.280    displays/counter_assig/counter_reg[0]_i_1__0_n_0
    SLICE_X0Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.394 r  displays/counter_assig/counter_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.009     8.403    displays/counter_assig/counter_reg[4]_i_1__1_n_0
    SLICE_X0Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.517 r  displays/counter_assig/counter_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     8.517    displays/counter_assig/counter_reg[8]_i_1__1_n_0
    SLICE_X0Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.631 r  displays/counter_assig/counter_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     8.631    displays/counter_assig/counter_reg[12]_i_1__1_n_0
    SLICE_X0Y127         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.854 r  displays/counter_assig/counter_reg[16]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     8.854    displays/counter_assig/counter_reg[16]_i_1__1_n_7
    SLICE_X0Y127         FDCE                                         r  displays/counter_assig/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=24, routed)          2.403    13.815    displays/counter_assig/clock
    SLICE_X0Y127         FDCE                                         r  displays/counter_assig/counter_reg[16]/C
                         clock pessimism              0.370    14.184    
                         clock uncertainty           -0.035    14.149    
    SLICE_X0Y127         FDCE (Setup_fdce_C_D)        0.062    14.211    displays/counter_assig/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.211    
                         arrival time                          -8.854    
  -------------------------------------------------------------------
                         slack                                  5.356    

Slack (MET) :             5.388ns  (required time - arrival time)
  Source:                 displays/counter_assig/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.456ns  (logic 2.056ns (46.139%)  route 2.400ns (53.861%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.729ns = ( 13.729 - 10.000 ) 
    Source Clock Delay      (SCD):    4.281ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=24, routed)          2.800     4.281    displays/counter_assig/clock
    SLICE_X0Y123         FDCE                                         r  displays/counter_assig/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDCE (Prop_fdce_C_Q)         0.456     4.737 f  displays/counter_assig/counter_reg[2]/Q
                         net (fo=2, routed)           0.657     5.394    displays/counter_assig/counter_reg[2]
    SLICE_X1Y123         LUT4 (Prop_lut4_I3_O)        0.124     5.518 f  displays/counter_assig/curr_display[2]_i_6/O
                         net (fo=1, routed)           0.496     6.014    displays/counter_assig/curr_display[2]_i_6_n_0
    SLICE_X1Y125         LUT5 (Prop_lut5_I4_O)        0.124     6.138 f  displays/counter_assig/curr_display[2]_i_4/O
                         net (fo=2, routed)           0.415     6.554    displays/counter_assig/curr_display[2]_i_4_n_0
    SLICE_X1Y126         LUT4 (Prop_lut4_I3_O)        0.124     6.678 f  displays/counter_assig/curr_display[2]_i_3/O
                         net (fo=5, routed)           0.507     7.184    displays/counter_assig/curr_display[2]_i_3_n_0
    SLICE_X1Y124         LUT5 (Prop_lut5_I4_O)        0.124     7.308 r  displays/counter_assig/curr_display[2]_i_2/O
                         net (fo=4, routed)           0.316     7.624    displays/counter_assig/ref_rate
    SLICE_X0Y123         LUT2 (Prop_lut2_I1_O)        0.124     7.748 r  displays/counter_assig/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     7.748    displays/counter_assig/counter[0]_i_5_n_0
    SLICE_X0Y123         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.280 r  displays/counter_assig/counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.280    displays/counter_assig/counter_reg[0]_i_1__0_n_0
    SLICE_X0Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.394 r  displays/counter_assig/counter_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.009     8.403    displays/counter_assig/counter_reg[4]_i_1__1_n_0
    SLICE_X0Y125         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.737 r  displays/counter_assig/counter_reg[8]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     8.737    displays/counter_assig/counter_reg[8]_i_1__1_n_6
    SLICE_X0Y125         FDCE                                         r  displays/counter_assig/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=24, routed)          2.318    13.729    displays/counter_assig/clock
    SLICE_X0Y125         FDCE                                         r  displays/counter_assig/counter_reg[9]/C
                         clock pessimism              0.370    14.099    
                         clock uncertainty           -0.035    14.063    
    SLICE_X0Y125         FDCE (Setup_fdce_C_D)        0.062    14.125    displays/counter_assig/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         14.125    
                         arrival time                          -8.737    
  -------------------------------------------------------------------
                         slack                                  5.388    

Slack (MET) :             5.409ns  (required time - arrival time)
  Source:                 displays/counter_assig/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.435ns  (logic 2.035ns (45.884%)  route 2.400ns (54.116%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.729ns = ( 13.729 - 10.000 ) 
    Source Clock Delay      (SCD):    4.281ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=24, routed)          2.800     4.281    displays/counter_assig/clock
    SLICE_X0Y123         FDCE                                         r  displays/counter_assig/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDCE (Prop_fdce_C_Q)         0.456     4.737 f  displays/counter_assig/counter_reg[2]/Q
                         net (fo=2, routed)           0.657     5.394    displays/counter_assig/counter_reg[2]
    SLICE_X1Y123         LUT4 (Prop_lut4_I3_O)        0.124     5.518 f  displays/counter_assig/curr_display[2]_i_6/O
                         net (fo=1, routed)           0.496     6.014    displays/counter_assig/curr_display[2]_i_6_n_0
    SLICE_X1Y125         LUT5 (Prop_lut5_I4_O)        0.124     6.138 f  displays/counter_assig/curr_display[2]_i_4/O
                         net (fo=2, routed)           0.415     6.554    displays/counter_assig/curr_display[2]_i_4_n_0
    SLICE_X1Y126         LUT4 (Prop_lut4_I3_O)        0.124     6.678 f  displays/counter_assig/curr_display[2]_i_3/O
                         net (fo=5, routed)           0.507     7.184    displays/counter_assig/curr_display[2]_i_3_n_0
    SLICE_X1Y124         LUT5 (Prop_lut5_I4_O)        0.124     7.308 r  displays/counter_assig/curr_display[2]_i_2/O
                         net (fo=4, routed)           0.316     7.624    displays/counter_assig/ref_rate
    SLICE_X0Y123         LUT2 (Prop_lut2_I1_O)        0.124     7.748 r  displays/counter_assig/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     7.748    displays/counter_assig/counter[0]_i_5_n_0
    SLICE_X0Y123         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.280 r  displays/counter_assig/counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.280    displays/counter_assig/counter_reg[0]_i_1__0_n_0
    SLICE_X0Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.394 r  displays/counter_assig/counter_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.009     8.403    displays/counter_assig/counter_reg[4]_i_1__1_n_0
    SLICE_X0Y125         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.716 r  displays/counter_assig/counter_reg[8]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     8.716    displays/counter_assig/counter_reg[8]_i_1__1_n_4
    SLICE_X0Y125         FDCE                                         r  displays/counter_assig/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=24, routed)          2.318    13.729    displays/counter_assig/clock
    SLICE_X0Y125         FDCE                                         r  displays/counter_assig/counter_reg[11]/C
                         clock pessimism              0.370    14.099    
                         clock uncertainty           -0.035    14.063    
    SLICE_X0Y125         FDCE (Setup_fdce_C_D)        0.062    14.125    displays/counter_assig/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.125    
                         arrival time                          -8.716    
  -------------------------------------------------------------------
                         slack                                  5.409    

Slack (MET) :             5.483ns  (required time - arrival time)
  Source:                 displays/counter_assig/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.361ns  (logic 1.961ns (44.966%)  route 2.400ns (55.034%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.729ns = ( 13.729 - 10.000 ) 
    Source Clock Delay      (SCD):    4.281ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=24, routed)          2.800     4.281    displays/counter_assig/clock
    SLICE_X0Y123         FDCE                                         r  displays/counter_assig/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDCE (Prop_fdce_C_Q)         0.456     4.737 f  displays/counter_assig/counter_reg[2]/Q
                         net (fo=2, routed)           0.657     5.394    displays/counter_assig/counter_reg[2]
    SLICE_X1Y123         LUT4 (Prop_lut4_I3_O)        0.124     5.518 f  displays/counter_assig/curr_display[2]_i_6/O
                         net (fo=1, routed)           0.496     6.014    displays/counter_assig/curr_display[2]_i_6_n_0
    SLICE_X1Y125         LUT5 (Prop_lut5_I4_O)        0.124     6.138 f  displays/counter_assig/curr_display[2]_i_4/O
                         net (fo=2, routed)           0.415     6.554    displays/counter_assig/curr_display[2]_i_4_n_0
    SLICE_X1Y126         LUT4 (Prop_lut4_I3_O)        0.124     6.678 f  displays/counter_assig/curr_display[2]_i_3/O
                         net (fo=5, routed)           0.507     7.184    displays/counter_assig/curr_display[2]_i_3_n_0
    SLICE_X1Y124         LUT5 (Prop_lut5_I4_O)        0.124     7.308 r  displays/counter_assig/curr_display[2]_i_2/O
                         net (fo=4, routed)           0.316     7.624    displays/counter_assig/ref_rate
    SLICE_X0Y123         LUT2 (Prop_lut2_I1_O)        0.124     7.748 r  displays/counter_assig/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     7.748    displays/counter_assig/counter[0]_i_5_n_0
    SLICE_X0Y123         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.280 r  displays/counter_assig/counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.280    displays/counter_assig/counter_reg[0]_i_1__0_n_0
    SLICE_X0Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.394 r  displays/counter_assig/counter_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.009     8.403    displays/counter_assig/counter_reg[4]_i_1__1_n_0
    SLICE_X0Y125         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.642 r  displays/counter_assig/counter_reg[8]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     8.642    displays/counter_assig/counter_reg[8]_i_1__1_n_5
    SLICE_X0Y125         FDCE                                         r  displays/counter_assig/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=24, routed)          2.318    13.729    displays/counter_assig/clock
    SLICE_X0Y125         FDCE                                         r  displays/counter_assig/counter_reg[10]/C
                         clock pessimism              0.370    14.099    
                         clock uncertainty           -0.035    14.063    
    SLICE_X0Y125         FDCE (Setup_fdce_C_D)        0.062    14.125    displays/counter_assig/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.125    
                         arrival time                          -8.642    
  -------------------------------------------------------------------
                         slack                                  5.483    

Slack (MET) :             5.499ns  (required time - arrival time)
  Source:                 displays/counter_assig/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.345ns  (logic 1.945ns (44.763%)  route 2.400ns (55.237%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.729ns = ( 13.729 - 10.000 ) 
    Source Clock Delay      (SCD):    4.281ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=24, routed)          2.800     4.281    displays/counter_assig/clock
    SLICE_X0Y123         FDCE                                         r  displays/counter_assig/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDCE (Prop_fdce_C_Q)         0.456     4.737 f  displays/counter_assig/counter_reg[2]/Q
                         net (fo=2, routed)           0.657     5.394    displays/counter_assig/counter_reg[2]
    SLICE_X1Y123         LUT4 (Prop_lut4_I3_O)        0.124     5.518 f  displays/counter_assig/curr_display[2]_i_6/O
                         net (fo=1, routed)           0.496     6.014    displays/counter_assig/curr_display[2]_i_6_n_0
    SLICE_X1Y125         LUT5 (Prop_lut5_I4_O)        0.124     6.138 f  displays/counter_assig/curr_display[2]_i_4/O
                         net (fo=2, routed)           0.415     6.554    displays/counter_assig/curr_display[2]_i_4_n_0
    SLICE_X1Y126         LUT4 (Prop_lut4_I3_O)        0.124     6.678 f  displays/counter_assig/curr_display[2]_i_3/O
                         net (fo=5, routed)           0.507     7.184    displays/counter_assig/curr_display[2]_i_3_n_0
    SLICE_X1Y124         LUT5 (Prop_lut5_I4_O)        0.124     7.308 r  displays/counter_assig/curr_display[2]_i_2/O
                         net (fo=4, routed)           0.316     7.624    displays/counter_assig/ref_rate
    SLICE_X0Y123         LUT2 (Prop_lut2_I1_O)        0.124     7.748 r  displays/counter_assig/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     7.748    displays/counter_assig/counter[0]_i_5_n_0
    SLICE_X0Y123         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.280 r  displays/counter_assig/counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.280    displays/counter_assig/counter_reg[0]_i_1__0_n_0
    SLICE_X0Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.394 r  displays/counter_assig/counter_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.009     8.403    displays/counter_assig/counter_reg[4]_i_1__1_n_0
    SLICE_X0Y125         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.626 r  displays/counter_assig/counter_reg[8]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     8.626    displays/counter_assig/counter_reg[8]_i_1__1_n_7
    SLICE_X0Y125         FDCE                                         r  displays/counter_assig/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=24, routed)          2.318    13.729    displays/counter_assig/clock
    SLICE_X0Y125         FDCE                                         r  displays/counter_assig/counter_reg[8]/C
                         clock pessimism              0.370    14.099    
                         clock uncertainty           -0.035    14.063    
    SLICE_X0Y125         FDCE (Setup_fdce_C_D)        0.062    14.125    displays/counter_assig/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.125    
                         arrival time                          -8.626    
  -------------------------------------------------------------------
                         slack                                  5.499    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 displays/counter_assig/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.249ns (56.307%)  route 0.193ns (43.693%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.899ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=24, routed)          1.247     1.497    displays/counter_assig/clock
    SLICE_X0Y127         FDCE                                         r  displays/counter_assig/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y127         FDCE (Prop_fdce_C_Q)         0.141     1.638 f  displays/counter_assig/counter_reg[16]/Q
                         net (fo=4, routed)           0.193     1.831    displays/counter_assig/counter_reg[16]
    SLICE_X0Y126         LUT4 (Prop_lut4_I1_O)        0.045     1.876 r  displays/counter_assig/counter[12]_i_2/O
                         net (fo=1, routed)           0.000     1.876    displays/counter_assig/counter[12]_i_2_n_0
    SLICE_X0Y126         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.939 r  displays/counter_assig/counter_reg[12]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.939    displays/counter_assig/counter_reg[12]_i_1__1_n_4
    SLICE_X0Y126         FDCE                                         r  displays/counter_assig/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=24, routed)          1.461     1.899    displays/counter_assig/clock
    SLICE_X0Y126         FDCE                                         r  displays/counter_assig/counter_reg[15]/C
                         clock pessimism             -0.219     1.680    
    SLICE_X0Y126         FDCE (Hold_fdce_C_D)         0.105     1.785    displays/counter_assig/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 displays/counter_assig/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.251ns (63.120%)  route 0.147ns (36.880%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.869ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=24, routed)          1.279     1.529    displays/counter_assig/clock
    SLICE_X0Y126         FDCE                                         r  displays/counter_assig/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDCE (Prop_fdce_C_Q)         0.141     1.670 f  displays/counter_assig/counter_reg[15]/Q
                         net (fo=4, routed)           0.147     1.817    displays/counter_assig/counter_reg[15]
    SLICE_X0Y127         LUT4 (Prop_lut4_I2_O)        0.045     1.862 r  displays/counter_assig/counter[16]_i_2/O
                         net (fo=1, routed)           0.000     1.862    displays/counter_assig/counter[16]_i_2_n_0
    SLICE_X0Y127         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.927 r  displays/counter_assig/counter_reg[16]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     1.927    displays/counter_assig/counter_reg[16]_i_1__1_n_6
    SLICE_X0Y127         FDCE                                         r  displays/counter_assig/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=24, routed)          1.431     1.869    displays/counter_assig/clock
    SLICE_X0Y127         FDCE                                         r  displays/counter_assig/counter_reg[17]/C
                         clock pessimism             -0.219     1.650    
    SLICE_X0Y127         FDCE (Hold_fdce_C_D)         0.105     1.755    displays/counter_assig/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.755    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 displays/counter_assig/counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.658%)  route 0.134ns (27.342%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.899ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=24, routed)          1.221     1.471    displays/counter_assig/clock
    SLICE_X0Y125         FDCE                                         r  displays/counter_assig/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y125         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  displays/counter_assig/counter_reg[10]/Q
                         net (fo=2, routed)           0.134     1.745    displays/counter_assig/counter_reg[10]
    SLICE_X0Y125         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.905 r  displays/counter_assig/counter_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     1.905    displays/counter_assig/counter_reg[8]_i_1__1_n_0
    SLICE_X0Y126         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.959 r  displays/counter_assig/counter_reg[12]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     1.959    displays/counter_assig/counter_reg[12]_i_1__1_n_7
    SLICE_X0Y126         FDCE                                         r  displays/counter_assig/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=24, routed)          1.461     1.899    displays/counter_assig/clock
    SLICE_X0Y126         FDCE                                         r  displays/counter_assig/counter_reg[12]/C
                         clock pessimism             -0.219     1.680    
    SLICE_X0Y126         FDCE (Hold_fdce_C_D)         0.105     1.785    displays/counter_assig/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 displays/counter_assig/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.256ns (63.420%)  route 0.148ns (36.580%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.869ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=24, routed)          1.279     1.529    displays/counter_assig/clock
    SLICE_X0Y126         FDCE                                         r  displays/counter_assig/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDCE (Prop_fdce_C_Q)         0.141     1.670 f  displays/counter_assig/counter_reg[15]/Q
                         net (fo=4, routed)           0.148     1.818    displays/counter_assig/counter_reg[15]
    SLICE_X0Y127         LUT4 (Prop_lut4_I3_O)        0.045     1.863 r  displays/counter_assig/counter[16]_i_3/O
                         net (fo=1, routed)           0.000     1.863    displays/counter_assig/counter[16]_i_3_n_0
    SLICE_X0Y127         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.933 r  displays/counter_assig/counter_reg[16]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     1.933    displays/counter_assig/counter_reg[16]_i_1__1_n_7
    SLICE_X0Y127         FDCE                                         r  displays/counter_assig/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=24, routed)          1.431     1.869    displays/counter_assig/clock
    SLICE_X0Y127         FDCE                                         r  displays/counter_assig/counter_reg[16]/C
                         clock pessimism             -0.219     1.650    
    SLICE_X0Y127         FDCE (Hold_fdce_C_D)         0.105     1.755    displays/counter_assig/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.755    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 displays/counter_assig/counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.366ns (73.260%)  route 0.134ns (26.740%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.899ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=24, routed)          1.221     1.471    displays/counter_assig/clock
    SLICE_X0Y125         FDCE                                         r  displays/counter_assig/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y125         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  displays/counter_assig/counter_reg[10]/Q
                         net (fo=2, routed)           0.134     1.745    displays/counter_assig/counter_reg[10]
    SLICE_X0Y125         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.905 r  displays/counter_assig/counter_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     1.905    displays/counter_assig/counter_reg[8]_i_1__1_n_0
    SLICE_X0Y126         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.970 r  displays/counter_assig/counter_reg[12]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.970    displays/counter_assig/counter_reg[12]_i_1__1_n_5
    SLICE_X0Y126         FDCE                                         r  displays/counter_assig/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=24, routed)          1.461     1.899    displays/counter_assig/clock
    SLICE_X0Y126         FDCE                                         r  displays/counter_assig/counter_reg[14]/C
                         clock pessimism             -0.219     1.680    
    SLICE_X0Y126         FDCE (Hold_fdce_C_D)         0.105     1.785    displays/counter_assig/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 displays/counter_assig/counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.391ns (74.534%)  route 0.134ns (25.466%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.899ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=24, routed)          1.221     1.471    displays/counter_assig/clock
    SLICE_X0Y125         FDCE                                         r  displays/counter_assig/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y125         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  displays/counter_assig/counter_reg[10]/Q
                         net (fo=2, routed)           0.134     1.745    displays/counter_assig/counter_reg[10]
    SLICE_X0Y125         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.905 r  displays/counter_assig/counter_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     1.905    displays/counter_assig/counter_reg[8]_i_1__1_n_0
    SLICE_X0Y126         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.995 r  displays/counter_assig/counter_reg[12]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     1.995    displays/counter_assig/counter_reg[12]_i_1__1_n_6
    SLICE_X0Y126         FDCE                                         r  displays/counter_assig/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=24, routed)          1.461     1.899    displays/counter_assig/clock
    SLICE_X0Y126         FDCE                                         r  displays/counter_assig/counter_reg[13]/C
                         clock pessimism             -0.219     1.680    
    SLICE_X0Y126         FDCE (Hold_fdce_C_D)         0.105     1.785    displays/counter_assig/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 displays/counter_assig/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.356ns (80.263%)  route 0.088ns (19.737%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.328ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=24, routed)          1.250     1.499    displays/counter_assig/clock
    SLICE_X0Y123         FDCE                                         r  displays/counter_assig/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDCE (Prop_fdce_C_Q)         0.141     1.640 r  displays/counter_assig/counter_reg[0]/Q
                         net (fo=3, routed)           0.088     1.728    displays/counter_assig/counter_reg[0]
    SLICE_X0Y123         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.161     1.889 r  displays/counter_assig/counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.889    displays/counter_assig/counter_reg[0]_i_1__0_n_0
    SLICE_X0Y124         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.943 r  displays/counter_assig/counter_reg[4]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     1.943    displays/counter_assig/counter_reg[4]_i_1__1_n_7
    SLICE_X0Y124         FDCE                                         r  displays/counter_assig/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=24, routed)          1.497     1.934    displays/counter_assig/clock
    SLICE_X0Y124         FDCE                                         r  displays/counter_assig/counter_reg[4]/C
                         clock pessimism             -0.328     1.607    
    SLICE_X0Y124         FDCE (Hold_fdce_C_D)         0.105     1.712    displays/counter_assig/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 displays/counter_assig/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.367ns (80.741%)  route 0.088ns (19.259%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.328ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=24, routed)          1.250     1.499    displays/counter_assig/clock
    SLICE_X0Y123         FDCE                                         r  displays/counter_assig/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDCE (Prop_fdce_C_Q)         0.141     1.640 r  displays/counter_assig/counter_reg[0]/Q
                         net (fo=3, routed)           0.088     1.728    displays/counter_assig/counter_reg[0]
    SLICE_X0Y123         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.161     1.889 r  displays/counter_assig/counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.889    displays/counter_assig/counter_reg[0]_i_1__0_n_0
    SLICE_X0Y124         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.954 r  displays/counter_assig/counter_reg[4]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.954    displays/counter_assig/counter_reg[4]_i_1__1_n_5
    SLICE_X0Y124         FDCE                                         r  displays/counter_assig/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=24, routed)          1.497     1.934    displays/counter_assig/clock
    SLICE_X0Y124         FDCE                                         r  displays/counter_assig/counter_reg[6]/C
                         clock pessimism             -0.328     1.607    
    SLICE_X0Y124         FDCE (Hold_fdce_C_D)         0.105     1.712    displays/counter_assig/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 displays/counter_assig/counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.249ns (46.445%)  route 0.287ns (53.555%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=24, routed)          1.279     1.529    displays/counter_assig/clock
    SLICE_X0Y126         FDCE                                         r  displays/counter_assig/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDCE (Prop_fdce_C_Q)         0.141     1.670 f  displays/counter_assig/counter_reg[14]/Q
                         net (fo=6, routed)           0.287     1.957    displays/counter_assig/counter_reg[14]
    SLICE_X0Y124         LUT5 (Prop_lut5_I3_O)        0.045     2.002 r  displays/counter_assig/counter[4]_i_2/O
                         net (fo=1, routed)           0.000     2.002    displays/counter_assig/counter[4]_i_2_n_0
    SLICE_X0Y124         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.065 r  displays/counter_assig/counter_reg[4]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     2.065    displays/counter_assig/counter_reg[4]_i_1__1_n_4
    SLICE_X0Y124         FDCE                                         r  displays/counter_assig/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=24, routed)          1.497     1.934    displays/counter_assig/clock
    SLICE_X0Y124         FDCE                                         r  displays/counter_assig/counter_reg[7]/C
                         clock pessimism             -0.219     1.716    
    SLICE_X0Y124         FDCE (Hold_fdce_C_D)         0.105     1.821    displays/counter_assig/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 displays/counter_assig/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.265ns (75.169%)  route 0.088ns (24.831%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.871ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=24, routed)          1.250     1.499    displays/counter_assig/clock
    SLICE_X0Y123         FDCE                                         r  displays/counter_assig/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDCE (Prop_fdce_C_Q)         0.141     1.640 r  displays/counter_assig/counter_reg[0]/Q
                         net (fo=3, routed)           0.088     1.728    displays/counter_assig/counter_reg[0]
    SLICE_X0Y123         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.852 r  displays/counter_assig/counter_reg[0]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.852    displays/counter_assig/counter_reg[0]_i_1__0_n_6
    SLICE_X0Y123         FDCE                                         r  displays/counter_assig/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=24, routed)          1.434     1.871    displays/counter_assig/clock
    SLICE_X0Y123         FDCE                                         r  displays/counter_assig/counter_reg[1]/C
                         clock pessimism             -0.372     1.499    
    SLICE_X0Y123         FDCE (Hold_fdce_C_D)         0.105     1.604    displays/counter_assig/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.248    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y123  displays/counter_assig/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y125  displays/counter_assig/counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y125  displays/counter_assig/counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y126  displays/counter_assig/counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y126  displays/counter_assig/counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y126  displays/counter_assig/counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y126  displays/counter_assig/counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y127  displays/counter_assig/counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y127  displays/counter_assig/counter_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y123  displays/counter_assig/counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y123  displays/counter_assig/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y125  displays/counter_assig/counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y125  displays/counter_assig/counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y126  displays/counter_assig/counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y126  displays/counter_assig/counter_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y126  displays/counter_assig/counter_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y126  displays/counter_assig/counter_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y123  displays/counter_assig/counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y123  displays/counter_assig/counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y123  displays/counter_assig/counter_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y126  displays/counter_assig/counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y126  displays/counter_assig/counter_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y126  displays/counter_assig/counter_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y126  displays/counter_assig/counter_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y96   state_reg[0]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y96   state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y123  displays/counter_assig/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y123  displays/counter_assig/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y125  displays/counter_assig/counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y125  displays/counter_assig/counter_reg[10]/C



