Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Jun  9 10:16:13 2023
| Host         : IronPatriot running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab4_top_timing_summary_routed.rpt -pb lab4_top_timing_summary_routed.pb -rpx lab4_top_timing_summary_routed.rpx -warn_on_violation
| Design       : lab4_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                               Violations  
---------  ----------------  ----------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell               16          
LUTAR-1    Warning           LUT drives async reset alert              16          
TIMING-20  Warning           Non-clocked latch                         8           
XDCH-2     Warning           Same min and max delay values on IO port  29          
LATCH-1    Advisory          Existing latches in the design            1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (32)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (40)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (32)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: rst (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: seed[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: seed[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: seed[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: seed[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: seed[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: seed[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: seed[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: seed[7] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: CDIV/cout_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (40)
-------------------------------------------------
 There are 40 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.518       -3.318                      8                  315        0.021        0.000                      0                  315        5.500        0.000                       0                   154  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 6.000}      12.000          83.333          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.518       -3.318                      8                  292        0.133        0.000                      0                  292        5.500        0.000                       0                   154  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin             10.397        0.000                      0                   23        0.021        0.000                      0                   23  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            8  Failing Endpoints,  Worst Slack       -0.518ns,  Total Violation       -3.318ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.518ns  (required time - arrival time)
  Source:                 seg__0/refresh_counter_reg[18]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            seg[3]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            12.000ns  (sys_clk_pin rise@12.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.338ns  (logic 4.240ns (57.779%)  route 3.098ns (42.221%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 12.000 - 12.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.624     5.145    seg__0/CLK
    SLICE_X63Y21         FDCE                                         r  seg__0/refresh_counter_reg[18]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDCE (Prop_fdce_C_Q)         0.456     5.601 r  seg__0/refresh_counter_reg[18]_replica/Q
                         net (fo=8, routed)           0.650     6.252    seg__0/LED_activating_counter[0]_repN
    SLICE_X63Y20         LUT6 (Prop_lut6_I2_O)        0.124     6.376 r  seg__0/seg_OBUF[6]_inst_i_2/O
                         net (fo=6, routed)           0.788     7.164    seg__0/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X63Y21         LUT4 (Prop_lut4_I2_O)        0.124     7.288 r  seg__0/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.660     8.947    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    12.483 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.483    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     12.000    12.000 r  
                         clock pessimism              0.000    12.000    
                         clock uncertainty           -0.035    11.965    
                         output delay                -0.000    11.965    
  -------------------------------------------------------------------
                         required time                         11.965    
                         arrival time                         -12.483    
  -------------------------------------------------------------------
                         slack                                 -0.518    

Slack (VIOLATED) :        -0.505ns  (required time - arrival time)
  Source:                 seg__0/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            seg[0]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            12.000ns  (sys_clk_pin rise@12.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.323ns  (logic 4.235ns (57.838%)  route 3.088ns (42.162%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 12.000 - 12.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.625     5.146    seg__0/CLK
    SLICE_X65Y20         FDCE                                         r  seg__0/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDCE (Prop_fdce_C_Q)         0.456     5.602 f  seg__0/refresh_counter_reg[19]/Q
                         net (fo=16, routed)          0.518     6.121    seg__0/LED_activating_counter[1]
    SLICE_X65Y22         LUT4 (Prop_lut4_I2_O)        0.124     6.245 f  seg__0/seg_OBUF[6]_inst_i_3/O
                         net (fo=2, routed)           0.855     7.099    seg__0/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X65Y15         LUT6 (Prop_lut6_I2_O)        0.124     7.223 r  seg__0/seg_OBUF[0]_inst_i_1_comp/O
                         net (fo=1, routed)           1.714     8.938    seg_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.531    12.469 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.469    seg[0]
    U7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     12.000    12.000 r  
                         clock pessimism              0.000    12.000    
                         clock uncertainty           -0.035    11.965    
                         output delay                -0.000    11.965    
  -------------------------------------------------------------------
                         required time                         11.965    
                         arrival time                         -12.469    
  -------------------------------------------------------------------
                         slack                                 -0.505    

Slack (VIOLATED) :        -0.479ns  (required time - arrival time)
  Source:                 seg__0/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            seg[2]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            12.000ns  (sys_clk_pin rise@12.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.297ns  (logic 4.224ns (57.886%)  route 3.073ns (42.114%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 12.000 - 12.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.625     5.146    seg__0/CLK
    SLICE_X65Y20         FDCE                                         r  seg__0/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDCE (Prop_fdce_C_Q)         0.456     5.602 r  seg__0/refresh_counter_reg[19]/Q
                         net (fo=16, routed)          0.522     6.124    seg__0/LED_activating_counter[1]
    SLICE_X62Y20         LUT6 (Prop_lut6_I4_O)        0.124     6.248 f  seg__0/seg_OBUF[6]_inst_i_4/O
                         net (fo=6, routed)           0.755     7.003    seg__0/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X63Y19         LUT4 (Prop_lut4_I3_O)        0.124     7.127 r  seg__0/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.796     8.923    seg_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520    12.443 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.443    seg[2]
    U5                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     12.000    12.000 r  
                         clock pessimism              0.000    12.000    
                         clock uncertainty           -0.035    11.965    
                         output delay                -0.000    11.965    
  -------------------------------------------------------------------
                         required time                         11.965    
                         arrival time                         -12.443    
  -------------------------------------------------------------------
                         slack                                 -0.479    

Slack (VIOLATED) :        -0.473ns  (required time - arrival time)
  Source:                 seg__0/refresh_counter_reg[18]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            seg[1]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            12.000ns  (sys_clk_pin rise@12.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.292ns  (logic 4.208ns (57.712%)  route 3.084ns (42.288%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 12.000 - 12.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.624     5.145    seg__0/CLK
    SLICE_X63Y21         FDCE                                         r  seg__0/refresh_counter_reg[18]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDCE (Prop_fdce_C_Q)         0.456     5.601 r  seg__0/refresh_counter_reg[18]_replica/Q
                         net (fo=8, routed)           0.650     6.252    seg__0/LED_activating_counter[0]_repN
    SLICE_X63Y20         LUT6 (Prop_lut6_I2_O)        0.124     6.376 f  seg__0/seg_OBUF[6]_inst_i_2/O
                         net (fo=6, routed)           0.632     7.008    seg__0/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X64Y19         LUT6 (Prop_lut6_I1_O)        0.124     7.132 r  seg__0/seg_OBUF[1]_inst_i_1_comp/O
                         net (fo=1, routed)           1.801     8.933    seg_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504    12.437 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.437    seg[1]
    V5                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     12.000    12.000 r  
                         clock pessimism              0.000    12.000    
                         clock uncertainty           -0.035    11.965    
                         output delay                -0.000    11.965    
  -------------------------------------------------------------------
                         required time                         11.965    
                         arrival time                         -12.437    
  -------------------------------------------------------------------
                         slack                                 -0.473    

Slack (VIOLATED) :        -0.422ns  (required time - arrival time)
  Source:                 seg__0/refresh_counter_reg[18]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            seg[5]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            12.000ns  (sys_clk_pin rise@12.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.242ns  (logic 4.233ns (58.454%)  route 3.009ns (41.546%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 12.000 - 12.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.624     5.145    seg__0/CLK
    SLICE_X63Y21         FDCE                                         r  seg__0/refresh_counter_reg[18]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDCE (Prop_fdce_C_Q)         0.456     5.601 r  seg__0/refresh_counter_reg[18]_replica/Q
                         net (fo=8, routed)           0.650     6.252    seg__0/LED_activating_counter[0]_repN
    SLICE_X63Y20         LUT6 (Prop_lut6_I2_O)        0.124     6.376 r  seg__0/seg_OBUF[6]_inst_i_2/O
                         net (fo=6, routed)           0.639     7.014    seg__0/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X62Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.138 r  seg__0/seg_OBUF[5]_inst_i_1_comp/O
                         net (fo=1, routed)           1.720     8.858    seg_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.529    12.387 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.387    seg[5]
    W6                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     12.000    12.000 r  
                         clock pessimism              0.000    12.000    
                         clock uncertainty           -0.035    11.965    
                         output delay                -0.000    11.965    
  -------------------------------------------------------------------
                         required time                         11.965    
                         arrival time                         -12.387    
  -------------------------------------------------------------------
                         slack                                 -0.422    

Slack (VIOLATED) :        -0.412ns  (required time - arrival time)
  Source:                 seg__0/refresh_counter_reg[18]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            seg[4]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            12.000ns  (sys_clk_pin rise@12.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.231ns  (logic 4.239ns (58.621%)  route 2.992ns (41.379%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 12.000 - 12.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.624     5.145    seg__0/CLK
    SLICE_X63Y21         FDCE                                         r  seg__0/refresh_counter_reg[18]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDCE (Prop_fdce_C_Q)         0.456     5.601 r  seg__0/refresh_counter_reg[18]_replica/Q
                         net (fo=8, routed)           0.650     6.252    seg__0/LED_activating_counter[0]_repN
    SLICE_X63Y20         LUT6 (Prop_lut6_I2_O)        0.124     6.376 r  seg__0/seg_OBUF[6]_inst_i_2/O
                         net (fo=6, routed)           0.817     7.192    seg__0/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X65Y22         LUT4 (Prop_lut4_I2_O)        0.124     7.316 r  seg__0/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.525     8.842    seg_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.535    12.377 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.377    seg[4]
    U8                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     12.000    12.000 r  
                         clock pessimism              0.000    12.000    
                         clock uncertainty           -0.035    11.965    
                         output delay                -0.000    11.965    
  -------------------------------------------------------------------
                         required time                         11.965    
                         arrival time                         -12.377    
  -------------------------------------------------------------------
                         slack                                 -0.412    

Slack (VIOLATED) :        -0.333ns  (required time - arrival time)
  Source:                 seg__0/refresh_counter_reg[18]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            seg[6]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            12.000ns  (sys_clk_pin rise@12.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.153ns  (logic 4.215ns (58.924%)  route 2.938ns (41.076%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 12.000 - 12.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.624     5.145    seg__0/CLK
    SLICE_X63Y21         FDCE                                         r  seg__0/refresh_counter_reg[18]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDCE (Prop_fdce_C_Q)         0.456     5.601 r  seg__0/refresh_counter_reg[18]_replica/Q
                         net (fo=8, routed)           0.632     6.233    seg__0/LED_activating_counter[0]_repN
    SLICE_X63Y19         LUT6 (Prop_lut6_I1_O)        0.124     6.357 r  seg__0/seg_OBUF[6]_inst_i_5_comp/O
                         net (fo=5, routed)           0.599     6.957    seg__0/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X62Y20         LUT4 (Prop_lut4_I3_O)        0.124     7.081 r  seg__0/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.707     8.787    seg_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.511    12.298 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.298    seg[6]
    W7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     12.000    12.000 r  
                         clock pessimism              0.000    12.000    
                         clock uncertainty           -0.035    11.965    
                         output delay                -0.000    11.965    
  -------------------------------------------------------------------
                         required time                         11.965    
                         arrival time                         -12.298    
  -------------------------------------------------------------------
                         slack                                 -0.333    

Slack (VIOLATED) :        -0.176ns  (required time - arrival time)
  Source:                 seg__0/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            an[0]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            12.000ns  (sys_clk_pin rise@12.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.994ns  (logic 4.083ns (58.377%)  route 2.911ns (41.623%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 12.000 - 12.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.625     5.146    seg__0/CLK
    SLICE_X65Y20         FDCE                                         r  seg__0/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDCE (Prop_fdce_C_Q)         0.456     5.602 f  seg__0/refresh_counter_reg[19]/Q
                         net (fo=16, routed)          1.199     6.801    seg__0/LED_activating_counter[1]
    SLICE_X64Y26         LUT2 (Prop_lut2_I1_O)        0.124     6.925 r  seg__0/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.712     8.637    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503    12.140 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.140    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     12.000    12.000 r  
                         clock pessimism              0.000    12.000    
                         clock uncertainty           -0.035    11.965    
                         output delay                -0.000    11.965    
  -------------------------------------------------------------------
                         required time                         11.965    
                         arrival time                         -12.140    
  -------------------------------------------------------------------
                         slack                                 -0.176    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 seg__0/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            an[3]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            12.000ns  (sys_clk_pin rise@12.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.746ns  (logic 4.090ns (60.630%)  route 2.656ns (39.370%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 12.000 - 12.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.625     5.146    seg__0/CLK
    SLICE_X65Y20         FDCE                                         r  seg__0/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDCE (Prop_fdce_C_Q)         0.456     5.602 r  seg__0/refresh_counter_reg[19]/Q
                         net (fo=16, routed)          0.958     6.560    seg__0/LED_activating_counter[1]
    SLICE_X65Y24         LUT2 (Prop_lut2_I0_O)        0.124     6.684 r  seg__0/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.698     8.382    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.510    11.893 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.893    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     12.000    12.000 r  
                         clock pessimism              0.000    12.000    
                         clock uncertainty           -0.035    11.965    
                         output delay                -0.000    11.965    
  -------------------------------------------------------------------
                         required time                         11.965    
                         arrival time                         -11.893    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.285ns  (required time - arrival time)
  Source:                 seg__0/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            an[2]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            12.000ns  (sys_clk_pin rise@12.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.534ns  (logic 4.103ns (62.797%)  route 2.431ns (37.203%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 12.000 - 12.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.625     5.146    seg__0/CLK
    SLICE_X65Y20         FDCE                                         r  seg__0/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDCE (Prop_fdce_C_Q)         0.456     5.602 r  seg__0/refresh_counter_reg[19]/Q
                         net (fo=16, routed)          0.772     6.374    seg__0/LED_activating_counter[1]
    SLICE_X65Y27         LUT2 (Prop_lut2_I0_O)        0.124     6.498 r  seg__0/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.659     8.157    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523    11.680 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.680    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     12.000    12.000 r  
                         clock pessimism              0.000    12.000    
                         clock uncertainty           -0.035    11.965    
                         output delay                -0.000    11.965    
  -------------------------------------------------------------------
                         required time                         11.965    
                         arrival time                         -11.680    
  -------------------------------------------------------------------
                         slack                                  0.285    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 CDIV/d_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            CDIV/cout_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.584     1.467    CDIV/CLK
    SLICE_X61Y21         FDRE                                         r  CDIV/d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  CDIV/d_reg/Q
                         net (fo=2, routed)           0.067     1.675    CDIV/d
    SLICE_X61Y21         FDRE                                         r  CDIV/cout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.852     1.979    CDIV/CLK
    SLICE_X61Y21         FDRE                                         r  CDIV/cout_reg/C
                         clock pessimism             -0.512     1.467    
    SLICE_X61Y21         FDRE (Hold_fdre_C_D)         0.075     1.542    CDIV/cout_reg
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 CDIV/count0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            CDIV/count0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.591     1.474    CDIV/CLK
    SLICE_X65Y14         FDRE                                         r  CDIV/count0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y14         FDRE (Prop_fdre_C_Q)         0.141     1.615 f  CDIV/count0_reg[0]/Q
                         net (fo=3, routed)           0.168     1.783    CDIV/count0[0]
    SLICE_X65Y14         LUT1 (Prop_lut1_I0_O)        0.042     1.825 r  CDIV/count0[0]_i_1/O
                         net (fo=1, routed)           0.000     1.825    CDIV/p_1_in[0]
    SLICE_X65Y14         FDRE                                         r  CDIV/count0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.861     1.988    CDIV/CLK
    SLICE_X65Y14         FDRE                                         r  CDIV/count0_reg[0]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X65Y14         FDRE (Hold_fdre_C_D)         0.105     1.579    CDIV/count0_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 seg__0/refresh_counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            seg__0/refresh_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.587     1.470    seg__0/CLK
    SLICE_X65Y19         FDCE                                         r  seg__0/refresh_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  seg__0/refresh_counter_reg[11]/Q
                         net (fo=1, routed)           0.108     1.719    seg__0/refresh_counter_reg_n_0_[11]
    SLICE_X65Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.827 r  seg__0/refresh_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.827    seg__0/refresh_counter_reg[8]_i_1_n_4
    SLICE_X65Y19         FDCE                                         r  seg__0/refresh_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.856     1.983    seg__0/CLK
    SLICE_X65Y19         FDCE                                         r  seg__0/refresh_counter_reg[11]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X65Y19         FDCE (Hold_fdce_C_D)         0.105     1.575    seg__0/refresh_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 seg__0/refresh_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            seg__0/refresh_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.589     1.472    seg__0/CLK
    SLICE_X65Y17         FDCE                                         r  seg__0/refresh_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y17         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  seg__0/refresh_counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.721    seg__0/refresh_counter_reg_n_0_[3]
    SLICE_X65Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.829 r  seg__0/refresh_counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.829    seg__0/refresh_counter_reg[0]_i_1_n_4
    SLICE_X65Y17         FDCE                                         r  seg__0/refresh_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.858     1.985    seg__0/CLK
    SLICE_X65Y17         FDCE                                         r  seg__0/refresh_counter_reg[3]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X65Y17         FDCE (Hold_fdce_C_D)         0.105     1.577    seg__0/refresh_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 seg__0/refresh_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            seg__0/refresh_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.588     1.471    seg__0/CLK
    SLICE_X65Y18         FDCE                                         r  seg__0/refresh_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y18         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  seg__0/refresh_counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.720    seg__0/refresh_counter_reg_n_0_[7]
    SLICE_X65Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.828 r  seg__0/refresh_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.828    seg__0/refresh_counter_reg[4]_i_1_n_4
    SLICE_X65Y18         FDCE                                         r  seg__0/refresh_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.857     1.984    seg__0/CLK
    SLICE_X65Y18         FDCE                                         r  seg__0/refresh_counter_reg[7]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X65Y18         FDCE (Hold_fdce_C_D)         0.105     1.576    seg__0/refresh_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 seg__0/refresh_counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            seg__0/refresh_counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.585     1.468    seg__0/CLK
    SLICE_X65Y21         FDCE                                         r  seg__0/refresh_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  seg__0/refresh_counter_reg[16]/Q
                         net (fo=1, routed)           0.105     1.714    seg__0/refresh_counter_reg_n_0_[16]
    SLICE_X65Y21         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.829 r  seg__0/refresh_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.829    seg__0/refresh_counter_reg[16]_i_1_n_7
    SLICE_X65Y21         FDCE                                         r  seg__0/refresh_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.854     1.981    seg__0/CLK
    SLICE_X65Y21         FDCE                                         r  seg__0/refresh_counter_reg[16]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X65Y21         FDCE (Hold_fdce_C_D)         0.105     1.573    seg__0/refresh_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 seg__0/refresh_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            seg__0/refresh_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.588     1.471    seg__0/CLK
    SLICE_X65Y18         FDCE                                         r  seg__0/refresh_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y18         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  seg__0/refresh_counter_reg[4]/Q
                         net (fo=1, routed)           0.105     1.717    seg__0/refresh_counter_reg_n_0_[4]
    SLICE_X65Y18         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.832 r  seg__0/refresh_counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.832    seg__0/refresh_counter_reg[4]_i_1_n_7
    SLICE_X65Y18         FDCE                                         r  seg__0/refresh_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.857     1.984    seg__0/CLK
    SLICE_X65Y18         FDCE                                         r  seg__0/refresh_counter_reg[4]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X65Y18         FDCE (Hold_fdce_C_D)         0.105     1.576    seg__0/refresh_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 seg__0/refresh_counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            seg__0/refresh_counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.586     1.469    seg__0/CLK
    SLICE_X65Y20         FDCE                                         r  seg__0/refresh_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  seg__0/refresh_counter_reg[12]/Q
                         net (fo=1, routed)           0.105     1.715    seg__0/refresh_counter_reg_n_0_[12]
    SLICE_X65Y20         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.830 r  seg__0/refresh_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.830    seg__0/refresh_counter_reg[12]_i_1_n_7
    SLICE_X65Y20         FDCE                                         r  seg__0/refresh_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.855     1.982    seg__0/CLK
    SLICE_X65Y20         FDCE                                         r  seg__0/refresh_counter_reg[12]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X65Y20         FDCE (Hold_fdce_C_D)         0.105     1.574    seg__0/refresh_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 seg__0/refresh_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            seg__0/refresh_counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.587     1.470    seg__0/CLK
    SLICE_X65Y19         FDCE                                         r  seg__0/refresh_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  seg__0/refresh_counter_reg[10]/Q
                         net (fo=1, routed)           0.109     1.721    seg__0/refresh_counter_reg_n_0_[10]
    SLICE_X65Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.832 r  seg__0/refresh_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.832    seg__0/refresh_counter_reg[8]_i_1_n_5
    SLICE_X65Y19         FDCE                                         r  seg__0/refresh_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.856     1.983    seg__0/CLK
    SLICE_X65Y19         FDCE                                         r  seg__0/refresh_counter_reg[10]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X65Y19         FDCE (Hold_fdce_C_D)         0.105     1.575    seg__0/refresh_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 seg__0/refresh_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            seg__0/refresh_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.588     1.471    seg__0/CLK
    SLICE_X65Y18         FDCE                                         r  seg__0/refresh_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y18         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  seg__0/refresh_counter_reg[6]/Q
                         net (fo=1, routed)           0.109     1.722    seg__0/refresh_counter_reg_n_0_[6]
    SLICE_X65Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.833 r  seg__0/refresh_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.833    seg__0/refresh_counter_reg[4]_i_1_n_5
    SLICE_X65Y18         FDCE                                         r  seg__0/refresh_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.857     1.984    seg__0/CLK
    SLICE_X65Y18         FDCE                                         r  seg__0/refresh_counter_reg[6]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X65Y18         FDCE (Hold_fdce_C_D)         0.105     1.576    seg__0/refresh_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 6.000 }
Period(ns):         12.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         12.000      9.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         12.000      11.000     SLICE_X65Y14   CDIV/count0_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         12.000      11.000     SLICE_X64Y13   CDIV/count0_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         12.000      11.000     SLICE_X64Y13   CDIV/count0_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         12.000      11.000     SLICE_X64Y13   CDIV/count0_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         12.000      11.000     SLICE_X64Y14   CDIV/count0_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         12.000      11.000     SLICE_X64Y14   CDIV/count0_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         12.000      11.000     SLICE_X64Y14   CDIV/count0_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         12.000      11.000     SLICE_X64Y14   CDIV/count0_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         12.000      11.000     SLICE_X64Y15   CDIV/count0_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X65Y14   CDIV/count0_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X65Y14   CDIV/count0_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X64Y13   CDIV/count0_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X64Y13   CDIV/count0_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X64Y13   CDIV/count0_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X64Y13   CDIV/count0_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X64Y13   CDIV/count0_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X64Y13   CDIV/count0_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X64Y14   CDIV/count0_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X64Y14   CDIV/count0_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X65Y14   CDIV/count0_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X65Y14   CDIV/count0_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X64Y13   CDIV/count0_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X64Y13   CDIV/count0_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X64Y13   CDIV/count0_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X64Y13   CDIV/count0_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X64Y13   CDIV/count0_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X64Y13   CDIV/count0_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X64Y14   CDIV/count0_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X64Y14   CDIV/count0_reg[13]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       10.397ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.397ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            seg__0/refresh_counter_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.000ns  (sys_clk_pin rise@12.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.012ns  (logic 1.441ns (23.976%)  route 4.570ns (76.024%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 16.848 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=39, routed)          4.570     6.012    seg__0/rst_IBUF
    SLICE_X65Y21         FDCE                                         f  seg__0/refresh_counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     12.000    12.000 r  
    W5                                                0.000    12.000 r  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    15.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.507    16.848    seg__0/CLK
    SLICE_X65Y21         FDCE                                         r  seg__0/refresh_counter_reg[15]/C
                         clock pessimism              0.000    16.848    
                         clock uncertainty           -0.035    16.813    
    SLICE_X65Y21         FDCE (Recov_fdce_C_CLR)     -0.405    16.408    seg__0/refresh_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         16.408    
                         arrival time                          -6.012    
  -------------------------------------------------------------------
                         slack                                 10.397    

Slack (MET) :             10.397ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            seg__0/refresh_counter_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.000ns  (sys_clk_pin rise@12.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.012ns  (logic 1.441ns (23.976%)  route 4.570ns (76.024%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 16.848 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=39, routed)          4.570     6.012    seg__0/rst_IBUF
    SLICE_X65Y21         FDCE                                         f  seg__0/refresh_counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     12.000    12.000 r  
    W5                                                0.000    12.000 r  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    15.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.507    16.848    seg__0/CLK
    SLICE_X65Y21         FDCE                                         r  seg__0/refresh_counter_reg[16]/C
                         clock pessimism              0.000    16.848    
                         clock uncertainty           -0.035    16.813    
    SLICE_X65Y21         FDCE (Recov_fdce_C_CLR)     -0.405    16.408    seg__0/refresh_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         16.408    
                         arrival time                          -6.012    
  -------------------------------------------------------------------
                         slack                                 10.397    

Slack (MET) :             10.397ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            seg__0/refresh_counter_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.000ns  (sys_clk_pin rise@12.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.012ns  (logic 1.441ns (23.976%)  route 4.570ns (76.024%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 16.848 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=39, routed)          4.570     6.012    seg__0/rst_IBUF
    SLICE_X65Y21         FDCE                                         f  seg__0/refresh_counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     12.000    12.000 r  
    W5                                                0.000    12.000 r  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    15.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.507    16.848    seg__0/CLK
    SLICE_X65Y21         FDCE                                         r  seg__0/refresh_counter_reg[17]/C
                         clock pessimism              0.000    16.848    
                         clock uncertainty           -0.035    16.813    
    SLICE_X65Y21         FDCE (Recov_fdce_C_CLR)     -0.405    16.408    seg__0/refresh_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         16.408    
                         arrival time                          -6.012    
  -------------------------------------------------------------------
                         slack                                 10.397    

Slack (MET) :             10.398ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            seg__0/refresh_counter_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.000ns  (sys_clk_pin rise@12.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.014ns  (logic 1.441ns (23.966%)  route 4.573ns (76.034%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 16.852 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=39, routed)          4.573     6.014    seg__0/rst_IBUF
    SLICE_X65Y17         FDCE                                         f  seg__0/refresh_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     12.000    12.000 r  
    W5                                                0.000    12.000 r  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    15.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.511    16.852    seg__0/CLK
    SLICE_X65Y17         FDCE                                         r  seg__0/refresh_counter_reg[0]/C
                         clock pessimism              0.000    16.852    
                         clock uncertainty           -0.035    16.817    
    SLICE_X65Y17         FDCE (Recov_fdce_C_CLR)     -0.405    16.412    seg__0/refresh_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         16.412    
                         arrival time                          -6.014    
  -------------------------------------------------------------------
                         slack                                 10.398    

Slack (MET) :             10.398ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            seg__0/refresh_counter_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.000ns  (sys_clk_pin rise@12.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.014ns  (logic 1.441ns (23.966%)  route 4.573ns (76.034%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 16.852 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=39, routed)          4.573     6.014    seg__0/rst_IBUF
    SLICE_X65Y17         FDCE                                         f  seg__0/refresh_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     12.000    12.000 r  
    W5                                                0.000    12.000 r  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    15.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.511    16.852    seg__0/CLK
    SLICE_X65Y17         FDCE                                         r  seg__0/refresh_counter_reg[1]/C
                         clock pessimism              0.000    16.852    
                         clock uncertainty           -0.035    16.817    
    SLICE_X65Y17         FDCE (Recov_fdce_C_CLR)     -0.405    16.412    seg__0/refresh_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         16.412    
                         arrival time                          -6.014    
  -------------------------------------------------------------------
                         slack                                 10.398    

Slack (MET) :             10.398ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            seg__0/refresh_counter_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.000ns  (sys_clk_pin rise@12.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.014ns  (logic 1.441ns (23.966%)  route 4.573ns (76.034%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 16.852 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=39, routed)          4.573     6.014    seg__0/rst_IBUF
    SLICE_X65Y17         FDCE                                         f  seg__0/refresh_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     12.000    12.000 r  
    W5                                                0.000    12.000 r  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    15.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.511    16.852    seg__0/CLK
    SLICE_X65Y17         FDCE                                         r  seg__0/refresh_counter_reg[2]/C
                         clock pessimism              0.000    16.852    
                         clock uncertainty           -0.035    16.817    
    SLICE_X65Y17         FDCE (Recov_fdce_C_CLR)     -0.405    16.412    seg__0/refresh_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         16.412    
                         arrival time                          -6.014    
  -------------------------------------------------------------------
                         slack                                 10.398    

Slack (MET) :             10.398ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            seg__0/refresh_counter_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.000ns  (sys_clk_pin rise@12.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.014ns  (logic 1.441ns (23.966%)  route 4.573ns (76.034%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 16.852 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=39, routed)          4.573     6.014    seg__0/rst_IBUF
    SLICE_X65Y17         FDCE                                         f  seg__0/refresh_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     12.000    12.000 r  
    W5                                                0.000    12.000 r  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    15.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.511    16.852    seg__0/CLK
    SLICE_X65Y17         FDCE                                         r  seg__0/refresh_counter_reg[3]/C
                         clock pessimism              0.000    16.852    
                         clock uncertainty           -0.035    16.817    
    SLICE_X65Y17         FDCE (Recov_fdce_C_CLR)     -0.405    16.412    seg__0/refresh_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         16.412    
                         arrival time                          -6.014    
  -------------------------------------------------------------------
                         slack                                 10.398    

Slack (MET) :             10.537ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            seg__0/refresh_counter_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.000ns  (sys_clk_pin rise@12.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.873ns  (logic 1.441ns (24.541%)  route 4.432ns (75.459%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 16.850 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=39, routed)          4.432     5.873    seg__0/rst_IBUF
    SLICE_X65Y18         FDCE                                         f  seg__0/refresh_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     12.000    12.000 r  
    W5                                                0.000    12.000 r  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    15.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.509    16.850    seg__0/CLK
    SLICE_X65Y18         FDCE                                         r  seg__0/refresh_counter_reg[4]/C
                         clock pessimism              0.000    16.850    
                         clock uncertainty           -0.035    16.815    
    SLICE_X65Y18         FDCE (Recov_fdce_C_CLR)     -0.405    16.410    seg__0/refresh_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         16.410    
                         arrival time                          -5.873    
  -------------------------------------------------------------------
                         slack                                 10.537    

Slack (MET) :             10.537ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            seg__0/refresh_counter_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.000ns  (sys_clk_pin rise@12.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.873ns  (logic 1.441ns (24.541%)  route 4.432ns (75.459%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 16.850 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=39, routed)          4.432     5.873    seg__0/rst_IBUF
    SLICE_X65Y18         FDCE                                         f  seg__0/refresh_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     12.000    12.000 r  
    W5                                                0.000    12.000 r  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    15.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.509    16.850    seg__0/CLK
    SLICE_X65Y18         FDCE                                         r  seg__0/refresh_counter_reg[5]/C
                         clock pessimism              0.000    16.850    
                         clock uncertainty           -0.035    16.815    
    SLICE_X65Y18         FDCE (Recov_fdce_C_CLR)     -0.405    16.410    seg__0/refresh_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         16.410    
                         arrival time                          -5.873    
  -------------------------------------------------------------------
                         slack                                 10.537    

Slack (MET) :             10.537ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            seg__0/refresh_counter_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.000ns  (sys_clk_pin rise@12.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.873ns  (logic 1.441ns (24.541%)  route 4.432ns (75.459%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 16.850 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=39, routed)          4.432     5.873    seg__0/rst_IBUF
    SLICE_X65Y18         FDCE                                         f  seg__0/refresh_counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     12.000    12.000 r  
    W5                                                0.000    12.000 r  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    15.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.509    16.850    seg__0/CLK
    SLICE_X65Y18         FDCE                                         r  seg__0/refresh_counter_reg[6]/C
                         clock pessimism              0.000    16.850    
                         clock uncertainty           -0.035    16.815    
    SLICE_X65Y18         FDCE (Recov_fdce_C_CLR)     -0.405    16.410    seg__0/refresh_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         16.410    
                         arrival time                          -5.873    
  -------------------------------------------------------------------
                         slack                                 10.537    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            seg__0/refresh_counter_reg[18]_replica_1/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.999ns  (logic 1.371ns (27.426%)  route 3.628ns (72.574%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        5.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.151ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.371     1.371 f  rst_IBUF_inst/O
                         net (fo=39, routed)          3.628     4.999    seg__0/rst_IBUF
    SLICE_X58Y15         FDCE                                         f  seg__0/refresh_counter_reg[18]_replica_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.630     5.151    seg__0/CLK
    SLICE_X58Y15         FDCE                                         r  seg__0/refresh_counter_reg[18]_replica_1/C
                         clock pessimism              0.000     5.151    
                         clock uncertainty            0.035     5.187    
    SLICE_X58Y15         FDCE (Remov_fdce_C_CLR)     -0.208     4.979    seg__0/refresh_counter_reg[18]_replica_1
  -------------------------------------------------------------------
                         required time                         -4.979    
                         arrival time                           4.999    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            seg__0/refresh_counter_reg[19]_replica/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.999ns  (logic 1.371ns (27.426%)  route 3.628ns (72.574%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        5.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.151ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.371     1.371 f  rst_IBUF_inst/O
                         net (fo=39, routed)          3.628     4.999    seg__0/rst_IBUF
    SLICE_X58Y15         FDCE                                         f  seg__0/refresh_counter_reg[19]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.630     5.151    seg__0/CLK
    SLICE_X58Y15         FDCE                                         r  seg__0/refresh_counter_reg[19]_replica/C
                         clock pessimism              0.000     5.151    
                         clock uncertainty            0.035     5.187    
    SLICE_X58Y15         FDCE (Remov_fdce_C_CLR)     -0.208     4.979    seg__0/refresh_counter_reg[19]_replica
  -------------------------------------------------------------------
                         required time                         -4.979    
                         arrival time                           4.999    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            seg__0/refresh_counter_reg[18]_replica/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.045ns  (logic 1.371ns (27.178%)  route 3.674ns (72.822%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        5.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.145ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.371     1.371 f  rst_IBUF_inst/O
                         net (fo=39, routed)          3.674     5.045    seg__0/rst_IBUF
    SLICE_X63Y21         FDCE                                         f  seg__0/refresh_counter_reg[18]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.624     5.145    seg__0/CLK
    SLICE_X63Y21         FDCE                                         r  seg__0/refresh_counter_reg[18]_replica/C
                         clock pessimism              0.000     5.145    
                         clock uncertainty            0.035     5.181    
    SLICE_X63Y21         FDCE (Remov_fdce_C_CLR)     -0.208     4.973    seg__0/refresh_counter_reg[18]_replica
  -------------------------------------------------------------------
                         required time                         -4.973    
                         arrival time                           5.045    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            seg__0/refresh_counter_reg[18]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.047ns  (logic 1.371ns (27.165%)  route 3.676ns (72.835%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        5.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.146ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.371     1.371 f  rst_IBUF_inst/O
                         net (fo=39, routed)          3.676     5.047    seg__0/rst_IBUF
    SLICE_X63Y20         FDCE                                         f  seg__0/refresh_counter_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.625     5.146    seg__0/CLK
    SLICE_X63Y20         FDCE                                         r  seg__0/refresh_counter_reg[18]/C
                         clock pessimism              0.000     5.146    
                         clock uncertainty            0.035     5.182    
    SLICE_X63Y20         FDCE (Remov_fdce_C_CLR)     -0.208     4.974    seg__0/refresh_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -4.974    
                         arrival time                           5.047    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            seg__0/refresh_counter_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.071ns  (logic 1.371ns (27.038%)  route 3.700ns (72.962%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        5.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.147ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.371     1.371 f  rst_IBUF_inst/O
                         net (fo=39, routed)          3.700     5.071    seg__0/rst_IBUF
    SLICE_X65Y19         FDCE                                         f  seg__0/refresh_counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.626     5.147    seg__0/CLK
    SLICE_X65Y19         FDCE                                         r  seg__0/refresh_counter_reg[10]/C
                         clock pessimism              0.000     5.147    
                         clock uncertainty            0.035     5.183    
    SLICE_X65Y19         FDCE (Remov_fdce_C_CLR)     -0.208     4.975    seg__0/refresh_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -4.975    
                         arrival time                           5.071    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            seg__0/refresh_counter_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.071ns  (logic 1.371ns (27.038%)  route 3.700ns (72.962%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        5.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.147ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.371     1.371 f  rst_IBUF_inst/O
                         net (fo=39, routed)          3.700     5.071    seg__0/rst_IBUF
    SLICE_X65Y19         FDCE                                         f  seg__0/refresh_counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.626     5.147    seg__0/CLK
    SLICE_X65Y19         FDCE                                         r  seg__0/refresh_counter_reg[11]/C
                         clock pessimism              0.000     5.147    
                         clock uncertainty            0.035     5.183    
    SLICE_X65Y19         FDCE (Remov_fdce_C_CLR)     -0.208     4.975    seg__0/refresh_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -4.975    
                         arrival time                           5.071    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            seg__0/refresh_counter_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.071ns  (logic 1.371ns (27.038%)  route 3.700ns (72.962%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        5.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.147ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.371     1.371 f  rst_IBUF_inst/O
                         net (fo=39, routed)          3.700     5.071    seg__0/rst_IBUF
    SLICE_X65Y19         FDCE                                         f  seg__0/refresh_counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.626     5.147    seg__0/CLK
    SLICE_X65Y19         FDCE                                         r  seg__0/refresh_counter_reg[8]/C
                         clock pessimism              0.000     5.147    
                         clock uncertainty            0.035     5.183    
    SLICE_X65Y19         FDCE (Remov_fdce_C_CLR)     -0.208     4.975    seg__0/refresh_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -4.975    
                         arrival time                           5.071    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            seg__0/refresh_counter_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.071ns  (logic 1.371ns (27.038%)  route 3.700ns (72.962%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        5.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.147ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.371     1.371 f  rst_IBUF_inst/O
                         net (fo=39, routed)          3.700     5.071    seg__0/rst_IBUF
    SLICE_X65Y19         FDCE                                         f  seg__0/refresh_counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.626     5.147    seg__0/CLK
    SLICE_X65Y19         FDCE                                         r  seg__0/refresh_counter_reg[9]/C
                         clock pessimism              0.000     5.147    
                         clock uncertainty            0.035     5.183    
    SLICE_X65Y19         FDCE (Remov_fdce_C_CLR)     -0.208     4.975    seg__0/refresh_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -4.975    
                         arrival time                           5.071    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            seg__0/refresh_counter_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.094ns  (logic 1.371ns (26.915%)  route 3.723ns (73.085%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        5.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.146ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.371     1.371 f  rst_IBUF_inst/O
                         net (fo=39, routed)          3.723     5.094    seg__0/rst_IBUF
    SLICE_X65Y20         FDCE                                         f  seg__0/refresh_counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.625     5.146    seg__0/CLK
    SLICE_X65Y20         FDCE                                         r  seg__0/refresh_counter_reg[12]/C
                         clock pessimism              0.000     5.146    
                         clock uncertainty            0.035     5.182    
    SLICE_X65Y20         FDCE (Remov_fdce_C_CLR)     -0.208     4.974    seg__0/refresh_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -4.974    
                         arrival time                           5.094    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            seg__0/refresh_counter_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.094ns  (logic 1.371ns (26.915%)  route 3.723ns (73.085%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        5.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.146ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.371     1.371 f  rst_IBUF_inst/O
                         net (fo=39, routed)          3.723     5.094    seg__0/rst_IBUF
    SLICE_X65Y20         FDCE                                         f  seg__0/refresh_counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.625     5.146    seg__0/CLK
    SLICE_X65Y20         FDCE                                         r  seg__0/refresh_counter_reg[13]/C
                         clock pessimism              0.000     5.146    
                         clock uncertainty            0.035     5.182    
    SLICE_X65Y20         FDCE (Remov_fdce_C_CLR)     -0.208     4.974    seg__0/refresh_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -4.974    
                         arrival time                           5.094    
  -------------------------------------------------------------------
                         slack                                  0.121    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            31 Endpoints
Min Delay            31 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LFSR/q_reg[2]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.679ns  (logic 6.018ns (40.999%)  route 8.661ns (59.001%))
  Logic Levels:           10  (CARRY4=2 FDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDCE                         0.000     0.000 r  LFSR/q_reg[2]_C/C
    SLICE_X62Y19         FDCE (Prop_fdce_C_Q)         0.631     0.631 r  LFSR/q_reg[2]_C/Q
                         net (fo=4, routed)           1.129     1.760    LFSR/q_reg[2]_C_n_0
    SLICE_X62Y16         LUT3 (Prop_lut3_I2_O)        0.124     1.884 r  LFSR/q_OBUF[2]_inst_i_1/O
                         net (fo=5, routed)           0.699     2.583    seg__0/DI[2]
    SLICE_X63Y17         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     2.981 r  seg__0/LED_BCD1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.981    seg__0/LED_BCD1_inferred__0/i__carry_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.315 r  seg__0/LED_BCD1_inferred__0/i__carry__0/O[1]
                         net (fo=7, routed)           1.472     4.788    seg__0/LED_BCD1_inferred__0/i__carry__0_n_6
    SLICE_X65Y25         LUT6 (Prop_lut6_I1_O)        0.303     5.091 r  seg__0/seg_OBUF[6]_inst_i_14/O
                         net (fo=2, routed)           0.845     5.935    seg__0/seg_OBUF[6]_inst_i_14_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I1_O)        0.124     6.059 r  seg__0/seg_OBUF[6]_inst_i_6/O
                         net (fo=5, routed)           0.905     6.965    seg__0/seg_OBUF[6]_inst_i_6_n_0
    SLICE_X63Y21         LUT2 (Prop_lut2_I1_O)        0.150     7.115 r  seg__0/seg_OBUF[6]_inst_i_11_comp/O
                         net (fo=4, routed)           1.139     8.253    seg__0/seg_OBUF[6]_inst_i_11_n_0_repN
    SLICE_X64Y19         LUT4 (Prop_lut4_I1_O)        0.326     8.579 r  seg__0/seg_OBUF[6]_inst_i_5_comp_2/O
                         net (fo=1, routed)           0.670     9.250    seg__0/seg_OBUF[6]_inst_i_5_n_0_repN_2
    SLICE_X64Y19         LUT6 (Prop_lut6_I5_O)        0.124     9.374 r  seg__0/seg_OBUF[1]_inst_i_1_comp/O
                         net (fo=1, routed)           1.801    11.175    seg_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504    14.679 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.679    seg[1]
    V5                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LFSR/q_reg[2]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.244ns  (logic 6.049ns (42.469%)  route 8.194ns (57.531%))
  Logic Levels:           10  (CARRY4=2 FDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDCE                         0.000     0.000 r  LFSR/q_reg[2]_C/C
    SLICE_X62Y19         FDCE (Prop_fdce_C_Q)         0.631     0.631 r  LFSR/q_reg[2]_C/Q
                         net (fo=4, routed)           1.129     1.760    LFSR/q_reg[2]_C_n_0
    SLICE_X62Y16         LUT3 (Prop_lut3_I2_O)        0.124     1.884 r  LFSR/q_OBUF[2]_inst_i_1/O
                         net (fo=5, routed)           0.699     2.583    seg__0/DI[2]
    SLICE_X63Y17         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     2.981 r  seg__0/LED_BCD1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.981    seg__0/LED_BCD1_inferred__0/i__carry_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.315 r  seg__0/LED_BCD1_inferred__0/i__carry__0/O[1]
                         net (fo=7, routed)           1.472     4.788    seg__0/LED_BCD1_inferred__0/i__carry__0_n_6
    SLICE_X65Y25         LUT6 (Prop_lut6_I1_O)        0.303     5.091 r  seg__0/seg_OBUF[6]_inst_i_14/O
                         net (fo=2, routed)           0.845     5.935    seg__0/seg_OBUF[6]_inst_i_14_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I1_O)        0.124     6.059 r  seg__0/seg_OBUF[6]_inst_i_6/O
                         net (fo=5, routed)           0.905     6.965    seg__0/seg_OBUF[6]_inst_i_6_n_0
    SLICE_X63Y21         LUT2 (Prop_lut2_I1_O)        0.150     7.115 f  seg__0/seg_OBUF[6]_inst_i_11_comp/O
                         net (fo=4, routed)           0.814     7.929    seg__0/seg_OBUF[6]_inst_i_11_n_0_repN
    SLICE_X63Y19         LUT6 (Prop_lut6_I5_O)        0.326     8.255 f  seg__0/seg_OBUF[6]_inst_i_5_comp/O
                         net (fo=5, routed)           0.804     9.059    seg__0/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X65Y22         LUT4 (Prop_lut4_I3_O)        0.124     9.183 r  seg__0/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.525    10.708    seg_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.535    14.244 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.244    seg[4]
    U8                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LFSR/q_reg[2]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.229ns  (logic 6.050ns (42.515%)  route 8.180ns (57.485%))
  Logic Levels:           10  (CARRY4=2 FDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDCE                         0.000     0.000 r  LFSR/q_reg[2]_C/C
    SLICE_X62Y19         FDCE (Prop_fdce_C_Q)         0.631     0.631 r  LFSR/q_reg[2]_C/Q
                         net (fo=4, routed)           1.129     1.760    LFSR/q_reg[2]_C_n_0
    SLICE_X62Y16         LUT3 (Prop_lut3_I2_O)        0.124     1.884 r  LFSR/q_OBUF[2]_inst_i_1/O
                         net (fo=5, routed)           0.699     2.583    seg__0/DI[2]
    SLICE_X63Y17         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     2.981 r  seg__0/LED_BCD1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.981    seg__0/LED_BCD1_inferred__0/i__carry_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.315 r  seg__0/LED_BCD1_inferred__0/i__carry__0/O[1]
                         net (fo=7, routed)           1.472     4.788    seg__0/LED_BCD1_inferred__0/i__carry__0_n_6
    SLICE_X65Y25         LUT6 (Prop_lut6_I1_O)        0.303     5.091 r  seg__0/seg_OBUF[6]_inst_i_14/O
                         net (fo=2, routed)           0.845     5.935    seg__0/seg_OBUF[6]_inst_i_14_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I1_O)        0.124     6.059 r  seg__0/seg_OBUF[6]_inst_i_6/O
                         net (fo=5, routed)           0.905     6.965    seg__0/seg_OBUF[6]_inst_i_6_n_0
    SLICE_X63Y21         LUT2 (Prop_lut2_I1_O)        0.150     7.115 r  seg__0/seg_OBUF[6]_inst_i_11_comp/O
                         net (fo=4, routed)           0.814     7.929    seg__0/seg_OBUF[6]_inst_i_11_n_0_repN
    SLICE_X63Y19         LUT6 (Prop_lut6_I5_O)        0.326     8.255 r  seg__0/seg_OBUF[6]_inst_i_5_comp/O
                         net (fo=5, routed)           0.655     8.910    seg__0/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X63Y21         LUT4 (Prop_lut4_I0_O)        0.124     9.034 r  seg__0/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.660    10.694    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    14.229 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.229    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LFSR/q_reg[2]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.196ns  (logic 6.025ns (42.440%)  route 8.171ns (57.560%))
  Logic Levels:           10  (CARRY4=2 FDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDCE                         0.000     0.000 r  LFSR/q_reg[2]_C/C
    SLICE_X62Y19         FDCE (Prop_fdce_C_Q)         0.631     0.631 r  LFSR/q_reg[2]_C/Q
                         net (fo=4, routed)           1.129     1.760    LFSR/q_reg[2]_C_n_0
    SLICE_X62Y16         LUT3 (Prop_lut3_I2_O)        0.124     1.884 r  LFSR/q_OBUF[2]_inst_i_1/O
                         net (fo=5, routed)           0.699     2.583    seg__0/DI[2]
    SLICE_X63Y17         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     2.981 r  seg__0/LED_BCD1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.981    seg__0/LED_BCD1_inferred__0/i__carry_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.315 r  seg__0/LED_BCD1_inferred__0/i__carry__0/O[1]
                         net (fo=7, routed)           1.472     4.788    seg__0/LED_BCD1_inferred__0/i__carry__0_n_6
    SLICE_X65Y25         LUT6 (Prop_lut6_I1_O)        0.303     5.091 r  seg__0/seg_OBUF[6]_inst_i_14/O
                         net (fo=2, routed)           0.845     5.935    seg__0/seg_OBUF[6]_inst_i_14_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I1_O)        0.124     6.059 r  seg__0/seg_OBUF[6]_inst_i_6/O
                         net (fo=5, routed)           0.905     6.965    seg__0/seg_OBUF[6]_inst_i_6_n_0
    SLICE_X63Y21         LUT2 (Prop_lut2_I1_O)        0.150     7.115 r  seg__0/seg_OBUF[6]_inst_i_11_comp/O
                         net (fo=4, routed)           0.814     7.929    seg__0/seg_OBUF[6]_inst_i_11_n_0_repN
    SLICE_X63Y19         LUT6 (Prop_lut6_I5_O)        0.326     8.255 r  seg__0/seg_OBUF[6]_inst_i_5_comp/O
                         net (fo=5, routed)           0.599     8.854    seg__0/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X62Y20         LUT4 (Prop_lut4_I3_O)        0.124     8.978 r  seg__0/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.707    10.685    seg_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.511    14.196 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.196    seg[6]
    W7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LFSR/q_reg[2]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.129ns  (logic 6.045ns (42.787%)  route 8.084ns (57.213%))
  Logic Levels:           10  (CARRY4=2 FDCE=1 LUT2=1 LUT3=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDCE                         0.000     0.000 r  LFSR/q_reg[2]_C/C
    SLICE_X62Y19         FDCE (Prop_fdce_C_Q)         0.631     0.631 r  LFSR/q_reg[2]_C/Q
                         net (fo=4, routed)           1.129     1.760    LFSR/q_reg[2]_C_n_0
    SLICE_X62Y16         LUT3 (Prop_lut3_I2_O)        0.124     1.884 r  LFSR/q_OBUF[2]_inst_i_1/O
                         net (fo=5, routed)           0.699     2.583    seg__0/DI[2]
    SLICE_X63Y17         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     2.981 r  seg__0/LED_BCD1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.981    seg__0/LED_BCD1_inferred__0/i__carry_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.315 r  seg__0/LED_BCD1_inferred__0/i__carry__0/O[1]
                         net (fo=7, routed)           1.472     4.788    seg__0/LED_BCD1_inferred__0/i__carry__0_n_6
    SLICE_X65Y25         LUT6 (Prop_lut6_I1_O)        0.303     5.091 r  seg__0/seg_OBUF[6]_inst_i_14/O
                         net (fo=2, routed)           0.845     5.935    seg__0/seg_OBUF[6]_inst_i_14_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I1_O)        0.124     6.059 r  seg__0/seg_OBUF[6]_inst_i_6/O
                         net (fo=5, routed)           0.905     6.965    seg__0/seg_OBUF[6]_inst_i_6_n_0
    SLICE_X63Y21         LUT2 (Prop_lut2_I1_O)        0.150     7.115 r  seg__0/seg_OBUF[6]_inst_i_11_comp/O
                         net (fo=4, routed)           1.023     8.138    seg__0/seg_OBUF[6]_inst_i_11_n_0_repN
    SLICE_X61Y15         LUT6 (Prop_lut6_I5_O)        0.326     8.464 r  seg__0/seg_OBUF[6]_inst_i_5_comp_replica/O
                         net (fo=1, routed)           0.296     8.759    seg__0/seg_OBUF[6]_inst_i_5_n_0_repN
    SLICE_X65Y15         LUT6 (Prop_lut6_I1_O)        0.124     8.883 r  seg__0/seg_OBUF[0]_inst_i_1_comp/O
                         net (fo=1, routed)           1.714    10.598    seg_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.531    14.129 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.129    seg[0]
    U7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LFSR/q_reg[2]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.097ns  (logic 6.034ns (42.801%)  route 8.064ns (57.199%))
  Logic Levels:           10  (CARRY4=2 FDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDCE                         0.000     0.000 r  LFSR/q_reg[2]_C/C
    SLICE_X62Y19         FDCE (Prop_fdce_C_Q)         0.631     0.631 r  LFSR/q_reg[2]_C/Q
                         net (fo=4, routed)           1.129     1.760    LFSR/q_reg[2]_C_n_0
    SLICE_X62Y16         LUT3 (Prop_lut3_I2_O)        0.124     1.884 r  LFSR/q_OBUF[2]_inst_i_1/O
                         net (fo=5, routed)           0.699     2.583    seg__0/DI[2]
    SLICE_X63Y17         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     2.981 r  seg__0/LED_BCD1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.981    seg__0/LED_BCD1_inferred__0/i__carry_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.315 r  seg__0/LED_BCD1_inferred__0/i__carry__0/O[1]
                         net (fo=7, routed)           1.472     4.788    seg__0/LED_BCD1_inferred__0/i__carry__0_n_6
    SLICE_X65Y25         LUT6 (Prop_lut6_I1_O)        0.303     5.091 r  seg__0/seg_OBUF[6]_inst_i_14/O
                         net (fo=2, routed)           0.845     5.935    seg__0/seg_OBUF[6]_inst_i_14_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I1_O)        0.124     6.059 r  seg__0/seg_OBUF[6]_inst_i_6/O
                         net (fo=5, routed)           0.905     6.965    seg__0/seg_OBUF[6]_inst_i_6_n_0
    SLICE_X63Y21         LUT2 (Prop_lut2_I1_O)        0.150     7.115 r  seg__0/seg_OBUF[6]_inst_i_11_comp/O
                         net (fo=4, routed)           0.814     7.929    seg__0/seg_OBUF[6]_inst_i_11_n_0_repN
    SLICE_X63Y19         LUT6 (Prop_lut6_I5_O)        0.326     8.255 r  seg__0/seg_OBUF[6]_inst_i_5_comp/O
                         net (fo=5, routed)           0.403     8.658    seg__0/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X63Y19         LUT4 (Prop_lut4_I1_O)        0.124     8.782 r  seg__0/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.796    10.578    seg_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520    14.097 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.097    seg[2]
    U5                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LFSR/q_reg[2]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.948ns  (logic 6.043ns (43.326%)  route 7.905ns (56.674%))
  Logic Levels:           10  (CARRY4=2 FDCE=1 LUT2=1 LUT3=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDCE                         0.000     0.000 r  LFSR/q_reg[2]_C/C
    SLICE_X62Y19         FDCE (Prop_fdce_C_Q)         0.631     0.631 r  LFSR/q_reg[2]_C/Q
                         net (fo=4, routed)           1.129     1.760    LFSR/q_reg[2]_C_n_0
    SLICE_X62Y16         LUT3 (Prop_lut3_I2_O)        0.124     1.884 r  LFSR/q_OBUF[2]_inst_i_1/O
                         net (fo=5, routed)           0.699     2.583    seg__0/DI[2]
    SLICE_X63Y17         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     2.981 r  seg__0/LED_BCD1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.981    seg__0/LED_BCD1_inferred__0/i__carry_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.315 r  seg__0/LED_BCD1_inferred__0/i__carry__0/O[1]
                         net (fo=7, routed)           1.472     4.788    seg__0/LED_BCD1_inferred__0/i__carry__0_n_6
    SLICE_X65Y25         LUT6 (Prop_lut6_I1_O)        0.303     5.091 r  seg__0/seg_OBUF[6]_inst_i_14/O
                         net (fo=2, routed)           0.845     5.935    seg__0/seg_OBUF[6]_inst_i_14_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I1_O)        0.124     6.059 r  seg__0/seg_OBUF[6]_inst_i_6/O
                         net (fo=5, routed)           0.905     6.965    seg__0/seg_OBUF[6]_inst_i_6_n_0
    SLICE_X63Y21         LUT2 (Prop_lut2_I1_O)        0.150     7.115 r  seg__0/seg_OBUF[6]_inst_i_11_comp/O
                         net (fo=4, routed)           0.814     7.929    seg__0/seg_OBUF[6]_inst_i_11_n_0_repN
    SLICE_X63Y19         LUT6 (Prop_lut6_I5_O)        0.326     8.255 r  seg__0/seg_OBUF[6]_inst_i_5_comp/O
                         net (fo=5, routed)           0.320     8.575    seg__0/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X62Y20         LUT6 (Prop_lut6_I2_O)        0.124     8.699 r  seg__0/seg_OBUF[5]_inst_i_1_comp/O
                         net (fo=1, routed)           1.720    10.419    seg_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.529    13.948 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.948    seg[5]
    W6                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LFSR/q_reg[6]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            q[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.478ns  (logic 4.261ns (44.960%)  route 5.217ns (55.040%))
  Logic Levels:           3  (FDPE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDPE                         0.000     0.000 r  LFSR/q_reg[6]_P/C
    SLICE_X63Y18         FDPE (Prop_fdpe_C_Q)         0.631     0.631 r  LFSR/q_reg[6]_P/Q
                         net (fo=4, routed)           0.966     1.597    LFSR/q_reg[6]_P_n_0
    SLICE_X63Y19         LUT3 (Prop_lut3_I0_O)        0.124     1.721 r  LFSR/q_OBUF[6]_inst_i_1/O
                         net (fo=5, routed)           4.250     5.972    q_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506     9.478 r  q_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.478    q[6]
    U14                                                               r  q[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LFSR/q_reg[1]_LDC/G
                            (positive level-sensitive latch)
  Destination:            q[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.426ns  (logic 4.415ns (46.836%)  route 5.011ns (53.164%))
  Logic Levels:           3  (LDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         LDCE                         0.000     0.000 r  LFSR/q_reg[1]_LDC/G
    SLICE_X61Y20         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  LFSR/q_reg[1]_LDC/Q
                         net (fo=4, routed)           0.830     1.591    LFSR/q_reg[1]_LDC_n_0
    SLICE_X62Y19         LUT3 (Prop_lut3_I1_O)        0.124     1.715 r  LFSR/q_OBUF[1]_inst_i_1/O
                         net (fo=3, routed)           4.181     5.896    q_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     9.426 r  q_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.426    q[1]
    E19                                                               r  q[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LFSR/q_reg[5]_LDC/G
                            (positive level-sensitive latch)
  Destination:            q[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.142ns  (logic 4.399ns (48.124%)  route 4.742ns (51.876%))
  Logic Levels:           3  (LDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y14         LDCE                         0.000     0.000 r  LFSR/q_reg[5]_LDC/G
    SLICE_X61Y14         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  LFSR/q_reg[5]_LDC/Q
                         net (fo=5, routed)           0.968     1.729    LFSR/q_reg[5]_LDC_n_0
    SLICE_X63Y16         LUT3 (Prop_lut3_I1_O)        0.124     1.853 r  LFSR/q_OBUF[5]_inst_i_1/O
                         net (fo=4, routed)           3.774     5.627    q_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514     9.142 r  q_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.142    q[5]
    U15                                                               r  q[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LFSR/q_reg[1]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            LFSR/q_reg[2]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.407ns  (logic 0.240ns (58.930%)  route 0.167ns (41.070%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDCE                         0.000     0.000 r  LFSR/q_reg[1]_C/C
    SLICE_X61Y18         FDCE (Prop_fdce_C_Q)         0.195     0.195 r  LFSR/q_reg[1]_C/Q
                         net (fo=4, routed)           0.167     0.362    LFSR/q_reg[1]_C_n_0
    SLICE_X62Y19         LUT3 (Prop_lut3_I2_O)        0.045     0.407 r  LFSR/q_OBUF[1]_inst_i_1/O
                         net (fo=3, routed)           0.000     0.407    LFSR/q_OBUF[1]
    SLICE_X62Y19         FDCE                                         r  LFSR/q_reg[2]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LFSR/q_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            LFSR/q_reg[1]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.545ns  (logic 0.203ns (37.232%)  route 0.342ns (62.768%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y17         LDCE                         0.000     0.000 r  LFSR/q_reg[0]_LDC/G
    SLICE_X63Y17         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  LFSR/q_reg[0]_LDC/Q
                         net (fo=3, routed)           0.148     0.306    LFSR/q_reg[0]_LDC_n_0
    SLICE_X63Y16         LUT3 (Prop_lut3_I1_O)        0.045     0.351 r  LFSR/q_OBUF[0]_inst_i_1/O
                         net (fo=3, routed)           0.194     0.545    LFSR/q_OBUF[0]
    SLICE_X61Y18         FDCE                                         r  LFSR/q_reg[1]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LFSR/q_reg[3]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            LFSR/q_reg[4]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.560ns  (logic 0.240ns (42.852%)  route 0.320ns (57.148%))
  Logic Levels:           2  (FDPE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y15         FDPE                         0.000     0.000 r  LFSR/q_reg[3]_P/C
    SLICE_X62Y15         FDPE (Prop_fdpe_C_Q)         0.195     0.195 r  LFSR/q_reg[3]_P/Q
                         net (fo=3, routed)           0.181     0.376    LFSR/q_reg[3]_P_n_0
    SLICE_X62Y16         LUT3 (Prop_lut3_I0_O)        0.045     0.421 r  LFSR/q_OBUF[3]_inst_i_1/O
                         net (fo=5, routed)           0.139     0.560    LFSR/q_OBUF[3]
    SLICE_X61Y17         FDCE                                         r  LFSR/q_reg[4]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LFSR/q_reg[1]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            LFSR/q_reg[2]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.589ns  (logic 0.240ns (40.763%)  route 0.349ns (59.237%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDCE                         0.000     0.000 r  LFSR/q_reg[1]_C/C
    SLICE_X61Y18         FDCE (Prop_fdce_C_Q)         0.195     0.195 r  LFSR/q_reg[1]_C/Q
                         net (fo=4, routed)           0.167     0.362    LFSR/q_reg[1]_C_n_0
    SLICE_X62Y19         LUT3 (Prop_lut3_I2_O)        0.045     0.407 r  LFSR/q_OBUF[1]_inst_i_1/O
                         net (fo=3, routed)           0.182     0.589    LFSR/q_OBUF[1]
    SLICE_X61Y19         FDPE                                         r  LFSR/q_reg[2]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LFSR/q_reg[3]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            LFSR/q_reg[4]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.660ns  (logic 0.240ns (36.367%)  route 0.420ns (63.633%))
  Logic Levels:           2  (FDPE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y15         FDPE                         0.000     0.000 r  LFSR/q_reg[3]_P/C
    SLICE_X62Y15         FDPE (Prop_fdpe_C_Q)         0.195     0.195 r  LFSR/q_reg[3]_P/Q
                         net (fo=3, routed)           0.181     0.376    LFSR/q_reg[3]_P_n_0
    SLICE_X62Y16         LUT3 (Prop_lut3_I0_O)        0.045     0.421 r  LFSR/q_OBUF[3]_inst_i_1/O
                         net (fo=5, routed)           0.239     0.660    LFSR/q_OBUF[3]
    SLICE_X61Y16         FDPE                                         r  LFSR/q_reg[4]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LFSR/q_reg[5]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            LFSR/q_reg[6]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.668ns  (logic 0.240ns (35.911%)  route 0.428ns (64.089%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y14         FDCE                         0.000     0.000 r  LFSR/q_reg[5]_C/C
    SLICE_X63Y14         FDCE (Prop_fdce_C_Q)         0.195     0.195 r  LFSR/q_reg[5]_C/Q
                         net (fo=5, routed)           0.216     0.411    LFSR/q_reg[5]_C_n_0
    SLICE_X63Y16         LUT3 (Prop_lut3_I2_O)        0.045     0.456 r  LFSR/q_OBUF[5]_inst_i_1/O
                         net (fo=4, routed)           0.213     0.668    LFSR/q_OBUF[5]
    SLICE_X63Y18         FDPE                                         r  LFSR/q_reg[6]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LFSR/q_reg[2]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            LFSR/q_reg[3]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.688ns  (logic 0.240ns (34.904%)  route 0.448ns (65.096%))
  Logic Levels:           2  (FDPE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDPE                         0.000     0.000 r  LFSR/q_reg[2]_P/C
    SLICE_X61Y19         FDPE (Prop_fdpe_C_Q)         0.195     0.195 r  LFSR/q_reg[2]_P/Q
                         net (fo=4, routed)           0.235     0.430    LFSR/q_reg[2]_P_n_0
    SLICE_X62Y16         LUT3 (Prop_lut3_I0_O)        0.045     0.475 r  LFSR/q_OBUF[2]_inst_i_1/O
                         net (fo=5, routed)           0.213     0.688    LFSR/q_OBUF[2]
    SLICE_X62Y15         FDPE                                         r  LFSR/q_reg[3]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LFSR/q_reg[4]_LDC/G
                            (positive level-sensitive latch)
  Destination:            LFSR/q_reg[5]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.697ns  (logic 0.265ns (38.044%)  route 0.432ns (61.956%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y16         LDCE                         0.000     0.000 r  LFSR/q_reg[4]_LDC/G
    SLICE_X58Y16         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  LFSR/q_reg[4]_LDC/Q
                         net (fo=4, routed)           0.177     0.397    LFSR/q_reg[4]_LDC_n_0
    SLICE_X61Y17         LUT3 (Prop_lut3_I1_O)        0.045     0.442 r  LFSR/q_OBUF[4]_inst_i_1/O
                         net (fo=3, routed)           0.254     0.697    LFSR/q_OBUF[4]
    SLICE_X63Y15         FDPE                                         r  LFSR/q_reg[5]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LFSR/q_reg[5]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            LFSR/q_reg[6]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.700ns  (logic 0.240ns (34.295%)  route 0.460ns (65.705%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y14         FDCE                         0.000     0.000 r  LFSR/q_reg[5]_C/C
    SLICE_X63Y14         FDCE (Prop_fdce_C_Q)         0.195     0.195 r  LFSR/q_reg[5]_C/Q
                         net (fo=5, routed)           0.216     0.411    LFSR/q_reg[5]_C_n_0
    SLICE_X63Y16         LUT3 (Prop_lut3_I2_O)        0.045     0.456 r  LFSR/q_OBUF[5]_inst_i_1/O
                         net (fo=4, routed)           0.244     0.700    LFSR/q_OBUF[5]
    SLICE_X64Y19         FDCE                                         r  LFSR/q_reg[6]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LFSR/q_reg[6]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            LFSR/q_reg[7]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.703ns  (logic 0.263ns (37.434%)  route 0.440ns (62.566%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDCE                         0.000     0.000 r  LFSR/q_reg[6]_C/C
    SLICE_X64Y19         FDCE (Prop_fdce_C_Q)         0.218     0.218 r  LFSR/q_reg[6]_C/Q
                         net (fo=4, routed)           0.162     0.380    LFSR/q_reg[6]_C_n_0
    SLICE_X63Y19         LUT3 (Prop_lut3_I2_O)        0.045     0.425 r  LFSR/q_OBUF[6]_inst_i_1/O
                         net (fo=5, routed)           0.278     0.703    LFSR/q_OBUF[6]
    SLICE_X60Y15         FDCE                                         r  LFSR/q_reg[7]_C/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            LFSR/q_reg[1]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.809ns  (logic 1.565ns (26.945%)  route 4.244ns (73.056%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=39, routed)          3.615     5.056    LFSR/rst_IBUF
    SLICE_X61Y18         LUT2 (Prop_lut2_I0_O)        0.124     5.180 f  LFSR/q_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.629     5.809    LFSR/q_reg[1]_LDC_i_2_n_0
    SLICE_X61Y20         LDCE                                         f  LFSR/q_reg[1]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            LFSR/q_reg[6]_C/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.803ns  (logic 1.565ns (26.973%)  route 4.238ns (73.027%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=39, routed)          3.407     4.848    LFSR/rst_IBUF
    SLICE_X61Y17         LUT2 (Prop_lut2_I0_O)        0.124     4.972 f  LFSR/q_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.831     5.803    LFSR/q_reg[6]_LDC_i_2_n_0
    SLICE_X64Y19         FDCE                                         f  LFSR/q_reg[6]_C/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            LFSR/q_reg[2]_P/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.761ns  (logic 1.593ns (27.656%)  route 4.168ns (72.344%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=39, routed)          3.620     5.061    LFSR/rst_IBUF
    SLICE_X61Y18         LUT2 (Prop_lut2_I1_O)        0.152     5.213 f  LFSR/q_reg[2]_LDC_i_1/O
                         net (fo=2, routed)           0.548     5.761    LFSR/q_reg[2]_LDC_i_1_n_0
    SLICE_X61Y19         FDPE                                         f  LFSR/q_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            LFSR/q_reg[6]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.746ns  (logic 1.565ns (27.240%)  route 4.181ns (72.760%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=39, routed)          3.407     4.848    LFSR/rst_IBUF
    SLICE_X61Y17         LUT2 (Prop_lut2_I0_O)        0.124     4.972 f  LFSR/q_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.774     5.746    LFSR/q_reg[6]_LDC_i_2_n_0
    SLICE_X63Y19         LDCE                                         f  LFSR/q_reg[6]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            LFSR/q_reg[1]_P/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.734ns  (logic 1.591ns (27.754%)  route 4.142ns (72.246%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=39, routed)          3.615     5.056    LFSR/rst_IBUF
    SLICE_X61Y18         LUT2 (Prop_lut2_I1_O)        0.150     5.206 f  LFSR/q_reg[1]_LDC_i_1/O
                         net (fo=2, routed)           0.528     5.734    LFSR/q_reg[1]_LDC_i_1_n_0
    SLICE_X62Y20         FDPE                                         f  LFSR/q_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            LFSR/q_reg[0]_P/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.727ns  (logic 1.565ns (27.330%)  route 4.162ns (72.670%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=39, routed)          3.478     4.920    LFSR/rst_IBUF
    SLICE_X61Y15         LUT2 (Prop_lut2_I1_O)        0.124     5.044 f  LFSR/q_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.684     5.727    LFSR/q_reg[0]_LDC_i_1_n_0
    SLICE_X63Y16         FDPE                                         f  LFSR/q_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            LFSR/q_reg[1]_C/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.717ns  (logic 1.565ns (27.377%)  route 4.152ns (72.623%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=39, routed)          3.615     5.056    LFSR/rst_IBUF
    SLICE_X61Y18         LUT2 (Prop_lut2_I0_O)        0.124     5.180 f  LFSR/q_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.537     5.717    LFSR/q_reg[1]_LDC_i_2_n_0
    SLICE_X61Y18         FDCE                                         f  LFSR/q_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            LFSR/q_reg[2]_C/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.684ns  (logic 1.565ns (27.541%)  route 4.118ns (72.459%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=39, routed)          3.620     5.061    LFSR/rst_IBUF
    SLICE_X61Y18         LUT2 (Prop_lut2_I0_O)        0.124     5.185 f  LFSR/q_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.499     5.684    LFSR/q_reg[2]_LDC_i_2_n_0
    SLICE_X62Y19         FDCE                                         f  LFSR/q_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seed[3]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            LFSR/q_reg[3]_C/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.672ns  (logic 1.572ns (27.725%)  route 4.099ns (72.275%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    W17                                               0.000     0.000 r  seed[3] (IN)
                         net (fo=0)                   0.000     0.000    seed[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  seed_IBUF[3]_inst/O
                         net (fo=2, routed)           3.325     4.773    LFSR/seed_IBUF[3]
    SLICE_X62Y13         LUT2 (Prop_lut2_I1_O)        0.124     4.897 f  LFSR/q_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.775     5.672    LFSR/q_reg[3]_LDC_i_2_n_0
    SLICE_X62Y16         FDCE                                         f  LFSR/q_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            LFSR/q_reg[6]_P/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.632ns  (logic 1.591ns (28.254%)  route 4.041ns (71.746%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=39, routed)          3.407     4.848    LFSR/rst_IBUF
    SLICE_X61Y17         LUT2 (Prop_lut2_I1_O)        0.150     4.998 f  LFSR/q_reg[6]_LDC_i_1/O
                         net (fo=2, routed)           0.634     5.632    LFSR/q_reg[6]_LDC_i_1_n_0
    SLICE_X63Y18         FDPE                                         f  LFSR/q_reg[6]_P/PRE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            LFSR/q_reg[5]_C/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.823ns  (logic 0.255ns (13.965%)  route 1.568ns (86.035%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=39, routed)          1.336     1.545    LFSR/rst_IBUF
    SLICE_X59Y13         LUT2 (Prop_lut2_I0_O)        0.045     1.590 f  LFSR/q_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.232     1.823    LFSR/q_reg[5]_LDC_i_2_n_0
    SLICE_X63Y14         FDCE                                         f  LFSR/q_reg[5]_C/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seed[4]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            LFSR/q_reg[4]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.824ns  (logic 0.264ns (14.471%)  route 1.560ns (85.529%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    W15                                               0.000     0.000 r  seed[4] (IN)
                         net (fo=0)                   0.000     0.000    seed[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  seed_IBUF[4]_inst/O
                         net (fo=2, routed)           1.241     1.460    LFSR/seed_IBUF[4]
    SLICE_X57Y15         LUT2 (Prop_lut2_I1_O)        0.045     1.505 f  LFSR/q_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.318     1.824    LFSR/q_reg[4]_LDC_i_2_n_0
    SLICE_X58Y16         LDCE                                         f  LFSR/q_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            LFSR/q_reg[5]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.831ns  (logic 0.255ns (13.897%)  route 1.577ns (86.103%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=39, routed)          1.336     1.545    LFSR/rst_IBUF
    SLICE_X59Y13         LUT2 (Prop_lut2_I0_O)        0.045     1.590 f  LFSR/q_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.241     1.831    LFSR/q_reg[5]_LDC_i_2_n_0
    SLICE_X61Y14         LDCE                                         f  LFSR/q_reg[5]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            LFSR/q_reg[3]_P/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.858ns  (logic 0.252ns (13.540%)  route 1.606ns (86.460%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=39, routed)          1.418     1.627    LFSR/rst_IBUF
    SLICE_X62Y13         LUT2 (Prop_lut2_I1_O)        0.042     1.669 f  LFSR/q_reg[3]_LDC_i_1/O
                         net (fo=2, routed)           0.188     1.858    LFSR/q_reg[3]_LDC_i_1_n_0
    SLICE_X62Y15         FDPE                                         f  LFSR/q_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            LFSR/q_reg[5]_P/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.863ns  (logic 0.252ns (13.504%)  route 1.611ns (86.496%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=39, routed)          1.336     1.545    LFSR/rst_IBUF
    SLICE_X59Y13         LUT2 (Prop_lut2_I1_O)        0.042     1.587 f  LFSR/q_reg[5]_LDC_i_1/O
                         net (fo=2, routed)           0.275     1.863    LFSR/q_reg[5]_LDC_i_1_n_0
    SLICE_X63Y15         FDPE                                         f  LFSR/q_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seed[4]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            LFSR/q_reg[4]_C/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.863ns  (logic 0.264ns (14.162%)  route 1.599ns (85.838%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    W15                                               0.000     0.000 r  seed[4] (IN)
                         net (fo=0)                   0.000     0.000    seed[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  seed_IBUF[4]_inst/O
                         net (fo=2, routed)           1.241     1.460    LFSR/seed_IBUF[4]
    SLICE_X57Y15         LUT2 (Prop_lut2_I1_O)        0.045     1.505 f  LFSR/q_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.358     1.863    LFSR/q_reg[4]_LDC_i_2_n_0
    SLICE_X61Y17         FDCE                                         f  LFSR/q_reg[4]_C/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            LFSR/q_reg[4]_P/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.873ns  (logic 0.252ns (13.427%)  route 1.622ns (86.573%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=39, routed)          1.251     1.461    LFSR/rst_IBUF
    SLICE_X57Y15         LUT2 (Prop_lut2_I1_O)        0.042     1.503 f  LFSR/q_reg[4]_LDC_i_1/O
                         net (fo=2, routed)           0.371     1.873    LFSR/q_reg[4]_LDC_i_1_n_0
    SLICE_X61Y16         FDPE                                         f  LFSR/q_reg[4]_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            LFSR/q_reg[7]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.878ns  (logic 0.255ns (13.550%)  route 1.624ns (86.450%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=39, routed)          1.290     1.499    LFSR/rst_IBUF
    SLICE_X55Y15         LUT2 (Prop_lut2_I0_O)        0.045     1.544 f  LFSR/q_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.334     1.878    LFSR/q_reg[7]_LDC_i_2_n_0
    SLICE_X59Y15         LDCE                                         f  LFSR/q_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seed[1]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            LFSR/q_reg[1]_C/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.907ns  (logic 0.274ns (14.387%)  route 1.633ns (85.613%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    V16                                               0.000     0.000 r  seed[1] (IN)
                         net (fo=0)                   0.000     0.000    seed[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  seed_IBUF[1]_inst/O
                         net (fo=2, routed)           1.450     1.679    LFSR/seed_IBUF[1]
    SLICE_X61Y18         LUT2 (Prop_lut2_I1_O)        0.045     1.724 f  LFSR/q_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.182     1.907    LFSR/q_reg[1]_LDC_i_2_n_0
    SLICE_X61Y18         FDCE                                         f  LFSR/q_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            LFSR/q_reg[3]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.915ns  (logic 0.255ns (13.290%)  route 1.661ns (86.710%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=39, routed)          1.418     1.627    LFSR/rst_IBUF
    SLICE_X62Y13         LUT2 (Prop_lut2_I0_O)        0.045     1.672 f  LFSR/q_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.243     1.915    LFSR/q_reg[3]_LDC_i_2_n_0
    SLICE_X62Y14         LDCE                                         f  LFSR/q_reg[3]_LDC/CLR
  -------------------------------------------------------------------    -------------------





