--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml CAD971Test.twx CAD971Test.ncd -o CAD971Test.twr
CAD971Test.pcf -ucf vga.ucf

Design file:              CAD971Test.ncd
Physical constraint file: CAD971Test.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLOCK_24
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
Key<0>      |    4.981(R)|      SLOW  |   -0.564(R)|      SLOW  |CLOCK_24_BUFGP    |   0.000|
Key<1>      |    5.981(R)|      SLOW  |   -1.243(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
Key<2>      |    5.259(R)|      SLOW  |   -1.252(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
Key<3>      |    6.761(R)|      SLOW  |   -0.617(R)|      SLOW  |CLOCK_24_BUFGP    |   0.000|
SW<0>       |   13.090(R)|      SLOW  |   -1.921(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLOCK_24 to Pad
----------------+-----------------+------------+-----------------+------------+------------------+--------+
                |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination     |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
----------------+-----------------+------------+-----------------+------------+------------------+--------+
Leds<0>         |         9.346(R)|      SLOW  |         3.950(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
Leds<1>         |         9.598(R)|      SLOW  |         4.125(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
Leds<2>         |         9.946(R)|      SLOW  |         4.367(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
Leds<3>         |         8.988(R)|      SLOW  |         3.606(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
Leds<4>         |         9.114(R)|      SLOW  |         3.717(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
Leds<5>         |         9.232(R)|      SLOW  |         3.806(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
Leds<6>         |         9.115(R)|      SLOW  |         3.719(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
Leds<7>         |         9.035(R)|      SLOW  |         3.665(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
VGA_B<0>        |        26.563(R)|      SLOW  |         5.928(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
VGA_B<1>        |        26.593(R)|      SLOW  |         5.760(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
VGA_G<0>        |        29.875(R)|      SLOW  |         5.700(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
VGA_G<1>        |        29.208(R)|      SLOW  |         5.440(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
VGA_HS          |        11.598(R)|      SLOW  |         4.912(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
VGA_R<0>        |        27.755(R)|      SLOW  |         5.656(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
VGA_R<1>        |        27.005(R)|      SLOW  |         4.283(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
VGA_VS          |        12.341(R)|      SLOW  |         4.667(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
outseg<0>       |        10.793(R)|      SLOW  |         4.241(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
outseg<1>       |        10.698(R)|      SLOW  |         4.196(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
outseg<2>       |        10.401(R)|      SLOW  |         4.039(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
outseg<3>       |        10.300(R)|      SLOW  |         3.984(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
sevensegments<0>|        15.938(R)|      SLOW  |         4.493(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
sevensegments<1>|        15.345(R)|      SLOW  |         3.854(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
sevensegments<2>|        16.084(R)|      SLOW  |         4.449(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
sevensegments<3>|        15.892(R)|      SLOW  |         3.953(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
sevensegments<4>|        14.130(R)|      SLOW  |         3.724(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
sevensegments<5>|        15.659(R)|      SLOW  |         4.237(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
sevensegments<6>|        16.543(R)|      SLOW  |         4.251(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
----------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock RESET_N to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
VGA_B<0>    |        18.636(R)|      SLOW  |         8.177(R)|      FAST  |RESET_N_IBUF_BUFG |   0.000|
VGA_B<1>    |        18.326(R)|      SLOW  |         8.009(R)|      FAST  |RESET_N_IBUF_BUFG |   0.000|
VGA_G<0>    |        18.074(R)|      SLOW  |         7.949(R)|      FAST  |RESET_N_IBUF_BUFG |   0.000|
VGA_G<1>    |        18.393(R)|      SLOW  |         8.034(R)|      FAST  |RESET_N_IBUF_BUFG |   0.000|
VGA_R<0>    |        18.492(R)|      SLOW  |         8.112(R)|      FAST  |RESET_N_IBUF_BUFG |   0.000|
VGA_R<1>    |        17.982(R)|      SLOW  |         7.845(R)|      FAST  |RESET_N_IBUF_BUFG |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLOCK_24
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK_24       |   18.966|         |         |         |
RESET_N        |   18.278|   14.201|         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Jan 25 03:17:56 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4650 MB



