Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Dec  9 17:55:38 2022
| Host         : LAPTOP-2A0O93N9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file selsort_timing_summary_routed.rpt -pb selsort_timing_summary_routed.pb -rpx selsort_timing_summary_routed.rpx -warn_on_violation
| Design       : selsort
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  44          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (44)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (111)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (44)
-------------------------
 There are 44 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (111)
--------------------------------------------------
 There are 111 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  112          inf        0.000                      0                  112           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           112 Endpoints
Min Delay           112 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_tx_unit/tx_reg_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.721ns  (logic 3.053ns (64.663%)  route 1.668ns (35.337%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDPE                         0.000     0.000 r  uart_tx_unit/tx_reg_reg/C
    SLICE_X1Y1           FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  uart_tx_unit/tx_reg_reg/Q
                         net (fo=1, routed)           1.668     2.124    tx_OBUF
    V13                  OBUF (Prop_obuf_I_O)         2.597     4.721 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     4.721    tx
    V13                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 baud_gen_unit/r_reg_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uart_rx_unit/b_reg_reg[7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.357ns  (logic 1.120ns (25.708%)  route 3.237ns (74.292%))
  Logic Levels:           4  (FDCE=1 LUT5=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDCE                         0.000     0.000 r  baud_gen_unit/r_reg_reg[5]/C
    SLICE_X2Y3           FDCE (Prop_fdce_C_Q)         0.518     0.518 f  baud_gen_unit/r_reg_reg[5]/Q
                         net (fo=4, routed)           0.882     1.400    baud_gen_unit/r_reg[5]
    SLICE_X2Y3           LUT5 (Prop_lut5_I0_O)        0.124     1.524 f  baud_gen_unit/r_reg[6]_i_2/O
                         net (fo=9, routed)           0.853     2.376    baud_gen_unit/r_reg_reg[5]_0
    SLICE_X3Y2           LUT5 (Prop_lut5_I4_O)        0.152     2.528 r  baud_gen_unit/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=9, routed)           0.597     3.125    uart_rx_unit/FSM_sequential_state_reg_reg[0]_0
    SLICE_X3Y1           LUT5 (Prop_lut5_I2_O)        0.326     3.451 r  uart_rx_unit/b_reg[7]_i_1/O
                         net (fo=8, routed)           0.905     4.357    uart_rx_unit/b_next
    SLICE_X6Y2           FDCE                                         r  uart_rx_unit/b_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 baud_gen_unit/r_reg_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uart_tx_unit/s_reg_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.278ns  (logic 1.120ns (26.182%)  route 3.158ns (73.818%))
  Logic Levels:           4  (FDCE=1 LUT5=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDCE                         0.000     0.000 r  baud_gen_unit/r_reg_reg[5]/C
    SLICE_X2Y3           FDCE (Prop_fdce_C_Q)         0.518     0.518 f  baud_gen_unit/r_reg_reg[5]/Q
                         net (fo=4, routed)           0.882     1.400    baud_gen_unit/r_reg[5]
    SLICE_X2Y3           LUT5 (Prop_lut5_I0_O)        0.124     1.524 f  baud_gen_unit/r_reg[6]_i_2/O
                         net (fo=9, routed)           0.853     2.376    baud_gen_unit/r_reg_reg[5]_0
    SLICE_X3Y2           LUT5 (Prop_lut5_I4_O)        0.152     2.528 r  baud_gen_unit/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=9, routed)           0.855     3.384    uart_tx_unit/FSM_sequential_state_reg_reg[0]_0
    SLICE_X5Y1           LUT5 (Prop_lut5_I3_O)        0.326     3.710 r  uart_tx_unit/s_reg[3]_i_1/O
                         net (fo=4, routed)           0.568     4.278    uart_tx_unit/s_next
    SLICE_X5Y0           FDCE                                         r  uart_tx_unit/s_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 baud_gen_unit/r_reg_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uart_rx_unit/b_reg_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.206ns  (logic 1.120ns (26.632%)  route 3.086ns (73.368%))
  Logic Levels:           4  (FDCE=1 LUT5=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDCE                         0.000     0.000 r  baud_gen_unit/r_reg_reg[5]/C
    SLICE_X2Y3           FDCE (Prop_fdce_C_Q)         0.518     0.518 f  baud_gen_unit/r_reg_reg[5]/Q
                         net (fo=4, routed)           0.882     1.400    baud_gen_unit/r_reg[5]
    SLICE_X2Y3           LUT5 (Prop_lut5_I0_O)        0.124     1.524 f  baud_gen_unit/r_reg[6]_i_2/O
                         net (fo=9, routed)           0.853     2.376    baud_gen_unit/r_reg_reg[5]_0
    SLICE_X3Y2           LUT5 (Prop_lut5_I4_O)        0.152     2.528 r  baud_gen_unit/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=9, routed)           0.597     3.125    uart_rx_unit/FSM_sequential_state_reg_reg[0]_0
    SLICE_X3Y1           LUT5 (Prop_lut5_I2_O)        0.326     3.451 r  uart_rx_unit/b_reg[7]_i_1/O
                         net (fo=8, routed)           0.754     4.206    uart_rx_unit/b_next
    SLICE_X6Y1           FDCE                                         r  uart_rx_unit/b_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 baud_gen_unit/r_reg_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uart_rx_unit/b_reg_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.206ns  (logic 1.120ns (26.632%)  route 3.086ns (73.368%))
  Logic Levels:           4  (FDCE=1 LUT5=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDCE                         0.000     0.000 r  baud_gen_unit/r_reg_reg[5]/C
    SLICE_X2Y3           FDCE (Prop_fdce_C_Q)         0.518     0.518 f  baud_gen_unit/r_reg_reg[5]/Q
                         net (fo=4, routed)           0.882     1.400    baud_gen_unit/r_reg[5]
    SLICE_X2Y3           LUT5 (Prop_lut5_I0_O)        0.124     1.524 f  baud_gen_unit/r_reg[6]_i_2/O
                         net (fo=9, routed)           0.853     2.376    baud_gen_unit/r_reg_reg[5]_0
    SLICE_X3Y2           LUT5 (Prop_lut5_I4_O)        0.152     2.528 r  baud_gen_unit/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=9, routed)           0.597     3.125    uart_rx_unit/FSM_sequential_state_reg_reg[0]_0
    SLICE_X3Y1           LUT5 (Prop_lut5_I2_O)        0.326     3.451 r  uart_rx_unit/b_reg[7]_i_1/O
                         net (fo=8, routed)           0.754     4.206    uart_rx_unit/b_next
    SLICE_X6Y1           FDCE                                         r  uart_rx_unit/b_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 baud_gen_unit/r_reg_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uart_rx_unit/b_reg_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.206ns  (logic 1.120ns (26.632%)  route 3.086ns (73.368%))
  Logic Levels:           4  (FDCE=1 LUT5=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDCE                         0.000     0.000 r  baud_gen_unit/r_reg_reg[5]/C
    SLICE_X2Y3           FDCE (Prop_fdce_C_Q)         0.518     0.518 f  baud_gen_unit/r_reg_reg[5]/Q
                         net (fo=4, routed)           0.882     1.400    baud_gen_unit/r_reg[5]
    SLICE_X2Y3           LUT5 (Prop_lut5_I0_O)        0.124     1.524 f  baud_gen_unit/r_reg[6]_i_2/O
                         net (fo=9, routed)           0.853     2.376    baud_gen_unit/r_reg_reg[5]_0
    SLICE_X3Y2           LUT5 (Prop_lut5_I4_O)        0.152     2.528 r  baud_gen_unit/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=9, routed)           0.597     3.125    uart_rx_unit/FSM_sequential_state_reg_reg[0]_0
    SLICE_X3Y1           LUT5 (Prop_lut5_I2_O)        0.326     3.451 r  uart_rx_unit/b_reg[7]_i_1/O
                         net (fo=8, routed)           0.754     4.206    uart_rx_unit/b_next
    SLICE_X6Y1           FDCE                                         r  uart_rx_unit/b_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 baud_gen_unit/r_reg_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uart_rx_unit/b_reg_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.206ns  (logic 1.120ns (26.632%)  route 3.086ns (73.368%))
  Logic Levels:           4  (FDCE=1 LUT5=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDCE                         0.000     0.000 r  baud_gen_unit/r_reg_reg[5]/C
    SLICE_X2Y3           FDCE (Prop_fdce_C_Q)         0.518     0.518 f  baud_gen_unit/r_reg_reg[5]/Q
                         net (fo=4, routed)           0.882     1.400    baud_gen_unit/r_reg[5]
    SLICE_X2Y3           LUT5 (Prop_lut5_I0_O)        0.124     1.524 f  baud_gen_unit/r_reg[6]_i_2/O
                         net (fo=9, routed)           0.853     2.376    baud_gen_unit/r_reg_reg[5]_0
    SLICE_X3Y2           LUT5 (Prop_lut5_I4_O)        0.152     2.528 r  baud_gen_unit/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=9, routed)           0.597     3.125    uart_rx_unit/FSM_sequential_state_reg_reg[0]_0
    SLICE_X3Y1           LUT5 (Prop_lut5_I2_O)        0.326     3.451 r  uart_rx_unit/b_reg[7]_i_1/O
                         net (fo=8, routed)           0.754     4.206    uart_rx_unit/b_next
    SLICE_X6Y1           FDCE                                         r  uart_rx_unit/b_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 baud_gen_unit/r_reg_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uart_tx_unit/s_reg_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.101ns  (logic 1.120ns (27.313%)  route 2.981ns (72.687%))
  Logic Levels:           4  (FDCE=1 LUT5=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDCE                         0.000     0.000 r  baud_gen_unit/r_reg_reg[5]/C
    SLICE_X2Y3           FDCE (Prop_fdce_C_Q)         0.518     0.518 f  baud_gen_unit/r_reg_reg[5]/Q
                         net (fo=4, routed)           0.882     1.400    baud_gen_unit/r_reg[5]
    SLICE_X2Y3           LUT5 (Prop_lut5_I0_O)        0.124     1.524 f  baud_gen_unit/r_reg[6]_i_2/O
                         net (fo=9, routed)           0.853     2.376    baud_gen_unit/r_reg_reg[5]_0
    SLICE_X3Y2           LUT5 (Prop_lut5_I4_O)        0.152     2.528 r  baud_gen_unit/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=9, routed)           0.855     3.384    uart_tx_unit/FSM_sequential_state_reg_reg[0]_0
    SLICE_X5Y1           LUT5 (Prop_lut5_I3_O)        0.326     3.710 r  uart_tx_unit/s_reg[3]_i_1/O
                         net (fo=4, routed)           0.391     4.101    uart_tx_unit/s_next
    SLICE_X5Y1           FDCE                                         r  uart_tx_unit/s_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 baud_gen_unit/r_reg_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uart_tx_unit/s_reg_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.101ns  (logic 1.120ns (27.313%)  route 2.981ns (72.687%))
  Logic Levels:           4  (FDCE=1 LUT5=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDCE                         0.000     0.000 r  baud_gen_unit/r_reg_reg[5]/C
    SLICE_X2Y3           FDCE (Prop_fdce_C_Q)         0.518     0.518 f  baud_gen_unit/r_reg_reg[5]/Q
                         net (fo=4, routed)           0.882     1.400    baud_gen_unit/r_reg[5]
    SLICE_X2Y3           LUT5 (Prop_lut5_I0_O)        0.124     1.524 f  baud_gen_unit/r_reg[6]_i_2/O
                         net (fo=9, routed)           0.853     2.376    baud_gen_unit/r_reg_reg[5]_0
    SLICE_X3Y2           LUT5 (Prop_lut5_I4_O)        0.152     2.528 r  baud_gen_unit/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=9, routed)           0.855     3.384    uart_tx_unit/FSM_sequential_state_reg_reg[0]_0
    SLICE_X5Y1           LUT5 (Prop_lut5_I3_O)        0.326     3.710 r  uart_tx_unit/s_reg[3]_i_1/O
                         net (fo=4, routed)           0.391     4.101    uart_tx_unit/s_next
    SLICE_X5Y1           FDCE                                         r  uart_tx_unit/s_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 baud_gen_unit/r_reg_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uart_tx_unit/n_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.084ns  (logic 0.890ns (21.791%)  route 3.194ns (78.209%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDCE                         0.000     0.000 r  baud_gen_unit/r_reg_reg[5]/C
    SLICE_X2Y3           FDCE (Prop_fdce_C_Q)         0.518     0.518 f  baud_gen_unit/r_reg_reg[5]/Q
                         net (fo=4, routed)           0.882     1.400    baud_gen_unit/r_reg[5]
    SLICE_X2Y3           LUT5 (Prop_lut5_I0_O)        0.124     1.524 f  baud_gen_unit/r_reg[6]_i_2/O
                         net (fo=9, routed)           1.150     2.673    uart_tx_unit/n_reg_reg[1]_0
    SLICE_X5Y1           LUT6 (Prop_lut6_I0_O)        0.124     2.797 r  uart_tx_unit/n_reg[1]_i_2/O
                         net (fo=1, routed)           0.817     3.615    uart_tx_unit/n_next
    SLICE_X4Y0           LUT4 (Prop_lut4_I2_O)        0.124     3.739 r  uart_tx_unit/n_reg[1]_i_1/O
                         net (fo=1, routed)           0.346     4.084    uart_tx_unit/n_reg[1]_i_1_n_0
    SLICE_X4Y0           FDCE                                         r  uart_tx_unit/n_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ctr_path_unit/FSM_onehot_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ctr_path_unit/FSM_onehot_state_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.141ns (54.048%)  route 0.120ns (45.952%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y0           FDCE                         0.000     0.000 r  ctr_path_unit/FSM_onehot_state_reg_reg[1]/C
    SLICE_X7Y0           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ctr_path_unit/FSM_onehot_state_reg_reg[1]/Q
                         net (fo=2, routed)           0.120     0.261    ctr_path_unit/Q[0]
    SLICE_X7Y0           FDCE                                         r  ctr_path_unit/FSM_onehot_state_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctr_path_unit/FSM_onehot_state_reg_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            ctr_path_unit/FSM_onehot_state_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y0           FDPE                         0.000     0.000 r  ctr_path_unit/FSM_onehot_state_reg_reg[0]/C
    SLICE_X7Y0           FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  ctr_path_unit/FSM_onehot_state_reg_reg[0]/Q
                         net (fo=2, routed)           0.123     0.264    ctr_path_unit/clr_sec
    SLICE_X7Y0           FDCE                                         r  ctr_path_unit/FSM_onehot_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctr_path_unit/FSM_onehot_state_reg_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ctr_path_unit/FSM_onehot_state_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y0           FDCE                         0.000     0.000 r  ctr_path_unit/FSM_onehot_state_reg_reg[3]/C
    SLICE_X7Y0           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ctr_path_unit/FSM_onehot_state_reg_reg[3]/Q
                         net (fo=2, routed)           0.123     0.264    ctr_path_unit/FSM_onehot_state_reg_reg_n_0_[3]
    SLICE_X6Y0           FDCE                                         r  ctr_path_unit/FSM_onehot_state_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_tx_unit/n_reg_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uart_tx_unit/n_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.186ns (59.944%)  route 0.124ns (40.056%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y0           FDCE                         0.000     0.000 r  uart_tx_unit/n_reg_reg[2]/C
    SLICE_X4Y0           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  uart_tx_unit/n_reg_reg[2]/Q
                         net (fo=2, routed)           0.124     0.265    uart_tx_unit/n_reg_reg_n_0_[2]
    SLICE_X4Y0           LUT6 (Prop_lut6_I4_O)        0.045     0.310 r  uart_tx_unit/n_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.310    uart_tx_unit/n_reg[2]_i_1_n_0
    SLICE_X4Y0           FDCE                                         r  uart_tx_unit/n_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_unit/b_reg_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uart_rx_unit/b_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.141ns (43.938%)  route 0.180ns (56.062%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y1           FDCE                         0.000     0.000 r  uart_rx_unit/b_reg_reg[2]/C
    SLICE_X7Y1           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  uart_rx_unit/b_reg_reg[2]/Q
                         net (fo=2, routed)           0.180     0.321    uart_rx_unit/p_0_in[1]
    SLICE_X7Y1           FDCE                                         r  uart_rx_unit/b_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctr_path_unit/FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ctr_path_unit/FSM_onehot_state_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.141ns (42.272%)  route 0.193ns (57.728%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y0           FDCE                         0.000     0.000 r  ctr_path_unit/FSM_onehot_state_reg_reg[2]/C
    SLICE_X7Y0           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ctr_path_unit/FSM_onehot_state_reg_reg[2]/Q
                         net (fo=2, routed)           0.193     0.334    ctr_path_unit/FSM_onehot_state_reg_reg_n_0_[2]
    SLICE_X7Y0           FDCE                                         r  ctr_path_unit/FSM_onehot_state_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 baud_gen_unit/r_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            baud_gen_unit/r_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.186ns (54.409%)  route 0.156ns (45.591%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDCE                         0.000     0.000 r  baud_gen_unit/r_reg_reg[0]/C
    SLICE_X3Y2           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  baud_gen_unit/r_reg_reg[0]/Q
                         net (fo=12, routed)          0.156     0.297    baud_gen_unit/r_reg[0]
    SLICE_X2Y2           LUT5 (Prop_lut5_I3_O)        0.045     0.342 r  baud_gen_unit/r_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.342    baud_gen_unit/r_next[1]
    SLICE_X2Y2           FDCE                                         r  baud_gen_unit/r_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_unit/b_reg_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uart_rx_unit/b_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.164ns (47.908%)  route 0.178ns (52.092%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDCE                         0.000     0.000 r  uart_rx_unit/b_reg_reg[5]/C
    SLICE_X6Y1           FDCE (Prop_fdce_C_Q)         0.164     0.164 r  uart_rx_unit/b_reg_reg[5]/Q
                         net (fo=2, routed)           0.178     0.342    uart_rx_unit/p_0_in[4]
    SLICE_X6Y1           FDCE                                         r  uart_rx_unit/b_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctr_path_unit/FSM_onehot_state_reg_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ctr_path_unit/FSM_onehot_state_reg_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.164ns (47.811%)  route 0.179ns (52.189%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y0           FDCE                         0.000     0.000 r  ctr_path_unit/FSM_onehot_state_reg_reg[6]/C
    SLICE_X6Y0           FDCE (Prop_fdce_C_Q)         0.164     0.164 r  ctr_path_unit/FSM_onehot_state_reg_reg[6]/Q
                         net (fo=4, routed)           0.179     0.343    ctr_path_unit/Q[1]
    SLICE_X6Y0           FDCE                                         r  ctr_path_unit/FSM_onehot_state_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_unit/b_reg_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uart_rx_unit/b_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.164ns (47.789%)  route 0.179ns (52.211%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDCE                         0.000     0.000 r  uart_rx_unit/b_reg_reg[3]/C
    SLICE_X6Y1           FDCE (Prop_fdce_C_Q)         0.164     0.164 r  uart_rx_unit/b_reg_reg[3]/Q
                         net (fo=2, routed)           0.179     0.343    uart_rx_unit/p_0_in[2]
    SLICE_X7Y1           FDCE                                         r  uart_rx_unit/b_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------





