# Altera_DE10
This is the simple instruction to setup and run DSP builder model and verilog or other HDL model in Altera DE10 standard FPGA.
