/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [4:0] celloutsig_0_0z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [32:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [2:0] celloutsig_1_14z;
  wire [15:0] celloutsig_1_16z;
  wire [17:0] celloutsig_1_17z;
  wire [2:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [8:0] celloutsig_1_1z;
  wire [6:0] celloutsig_1_2z;
  wire [24:0] celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [13:0] celloutsig_1_6z;
  wire [16:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_5z = ~(celloutsig_0_1z & celloutsig_0_0z[3]);
  assign celloutsig_0_7z = ~(celloutsig_0_2z & in_data[77]);
  assign celloutsig_1_9z = ~(celloutsig_1_8z[4] & celloutsig_1_3z[14]);
  assign celloutsig_0_4z = in_data[90] | ~(in_data[88]);
  assign celloutsig_0_1z = ~(in_data[84] ^ celloutsig_0_0z[4]);
  assign celloutsig_0_2z = ~(in_data[44] ^ celloutsig_0_0z[0]);
  reg [5:0] _06_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _06_ <= 6'h00;
    else _06_ <= { celloutsig_0_6z[11], celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_8z };
  assign out_data[5:0] = _06_;
  assign celloutsig_1_0z = in_data[152:143] == in_data[158:149];
  assign celloutsig_1_5z = { celloutsig_1_1z[4:1], celloutsig_1_4z } == celloutsig_1_1z;
  assign celloutsig_0_3z = in_data[29:21] > { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_8z = { celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_5z } > celloutsig_0_6z[15:4];
  assign celloutsig_1_11z = { in_data[150:131], celloutsig_1_5z } > { celloutsig_1_1z[6:1], celloutsig_1_9z, celloutsig_1_6z };
  assign celloutsig_1_6z = { celloutsig_1_4z[3:2], celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_5z } * { celloutsig_1_1z[8:1], celloutsig_1_5z, celloutsig_1_4z };
  assign celloutsig_1_1z = in_data[163] ? in_data[151:143] : in_data[179:171];
  assign celloutsig_0_6z = - in_data[72:40];
  assign celloutsig_1_19z = ~^ celloutsig_1_17z[12:10];
  assign celloutsig_0_0z = in_data[76:72] << in_data[32:28];
  assign celloutsig_1_2z = celloutsig_1_1z[7:1] << celloutsig_1_1z[7:1];
  assign celloutsig_1_4z = celloutsig_1_2z[6:2] << { celloutsig_1_3z[12:9], celloutsig_1_0z };
  assign celloutsig_1_18z = { celloutsig_1_4z[3:2], celloutsig_1_11z } << celloutsig_1_1z[8:6];
  assign celloutsig_1_8z = { celloutsig_1_1z[7:0], celloutsig_1_1z } <<< in_data[158:142];
  assign celloutsig_1_14z = celloutsig_1_8z[14:12] <<< { in_data[162:161], celloutsig_1_0z };
  assign celloutsig_1_17z = { celloutsig_1_16z[8:0], celloutsig_1_1z } <<< in_data[134:117];
  assign celloutsig_1_16z = { celloutsig_1_3z[7:4], celloutsig_1_4z, celloutsig_1_2z } ~^ { celloutsig_1_6z[12:2], celloutsig_1_14z, celloutsig_1_12z, celloutsig_1_0z };
  assign celloutsig_1_12z = ~((celloutsig_1_1z[3] & celloutsig_1_11z) | (celloutsig_1_0z & celloutsig_1_5z));
  assign { celloutsig_1_3z[10:2], celloutsig_1_3z[11], celloutsig_1_3z[24:12] } = { celloutsig_1_1z, celloutsig_1_0z, in_data[166:154] } ~^ { celloutsig_1_1z[7:0], celloutsig_1_0z, celloutsig_1_1z[8], in_data[157:145] };
  assign celloutsig_1_3z[1:0] = 2'h3;
  assign { out_data[130:128], out_data[96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_8z };
endmodule
