Fitter report for Mino_Machine
Thu May 25 23:00:41 2023
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Pin-Out File
  5. Fitter Resource Usage Summary
  6. Input Pins
  7. Output Pins
  8. Bidir Pins
  9. I/O Bank Usage
 10. All Package Pins
 11. Output Pin Default Load For Reported TCO
 12. Fitter Resource Utilization by Entity
 13. Delay Chain Summary
 14. Control Signals
 15. Global & Other Fast Signals
 16. Non-Global High Fan-Out Signals
 17. Interconnect Usage Summary
 18. LAB Logic Elements
 19. LAB-wide Signals
 20. LAB Signals Sourced
 21. LAB Signals Sourced Out
 22. LAB Distinct Inputs
 23. Fitter Device Options
 24. Estimated Delay Added for Hold Timing
 25. Fitter Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------+
; Fitter Summary                                                  ;
+-----------------------+-----------------------------------------+
; Fitter Status         ; Successful - Thu May 25 23:00:41 2023   ;
; Quartus II Version    ; 8.1 Build 163 10/28/2008 SJ Web Edition ;
; Revision Name         ; Mino_Machine                            ;
; Top-level Entity Name ; Mino_Machine                            ;
; Family                ; MAX II                                  ;
; Device                ; EPM240T100C5                            ;
; Timing Models         ; Final                                   ;
; Total logic elements  ; 144 / 240 ( 60 % )                      ;
; Total pins            ; 63 / 80 ( 79 % )                        ;
; Total virtual pins    ; 0                                       ;
; UFM blocks            ; 0 / 1 ( 0 % )                           ;
+-----------------------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                      ;
+--------------------------------------------------------------------+--------------------------------+--------------------------------+
; Option                                                             ; Setting                        ; Default Value                  ;
+--------------------------------------------------------------------+--------------------------------+--------------------------------+
; Device                                                             ; EPM240T100C5                   ;                                ;
; Minimum Core Junction Temperature                                  ; 0                              ;                                ;
; Maximum Core Junction Temperature                                  ; 85                             ;                                ;
; Fit Attempts to Skip                                               ; 0                              ; 0.0                            ;
; Device I/O Standard                                                ; 3.3-V LVTTL                    ;                                ;
; Use smart compilation                                              ; Off                            ; Off                            ;
; Use TimeQuest Timing Analyzer                                      ; Off                            ; Off                            ;
; Router Timing Optimization Level                                   ; Normal                         ; Normal                         ;
; Placement Effort Multiplier                                        ; 1.0                            ; 1.0                            ;
; Router Effort Multiplier                                           ; 1.0                            ; 1.0                            ;
; Always Enable Input Buffers                                        ; Off                            ; Off                            ;
; Optimize Hold Timing                                               ; IO Paths and Minimum TPD Paths ; IO Paths and Minimum TPD Paths ;
; Optimize Multi-Corner Timing                                       ; Off                            ; Off                            ;
; Guarantee I/O Paths Have Zero Hold Time at Fast Corner             ; On                             ; On                             ;
; PowerPlay Power Optimization                                       ; Normal compilation             ; Normal compilation             ;
; Optimize Timing                                                    ; Normal compilation             ; Normal compilation             ;
; Optimize Timing for ECOs                                           ; Off                            ; Off                            ;
; Regenerate full fit report during ECO compiles                     ; Off                            ; Off                            ;
; Optimize IOC Register Placement for Timing                         ; On                             ; On                             ;
; Limit to One Fitting Attempt                                       ; Off                            ; Off                            ;
; Final Placement Optimizations                                      ; Automatically                  ; Automatically                  ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                  ; Automatically                  ;
; Fitter Initial Placement Seed                                      ; 1                              ; 1                              ;
; Slow Slew Rate                                                     ; Off                            ; Off                            ;
; PCI I/O                                                            ; Off                            ; Off                            ;
; Weak Pull-Up Resistor                                              ; Off                            ; Off                            ;
; Enable Bus-Hold Circuitry                                          ; Off                            ; Off                            ;
; Auto Delay Chains                                                  ; On                             ; On                             ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                            ; Off                            ;
; Perform Register Duplication for Performance                       ; Off                            ; Off                            ;
; Perform Register Retiming for Performance                          ; Off                            ; Off                            ;
; Perform Asynchronous Signal Pipelining                             ; Off                            ; Off                            ;
; Fitter Effort                                                      ; Auto Fit                       ; Auto Fit                       ;
; Physical Synthesis Effort Level                                    ; Normal                         ; Normal                         ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                           ; Auto                           ;
; Auto Register Duplication                                          ; Auto                           ; Auto                           ;
; Auto Global Clock                                                  ; On                             ; On                             ;
; Auto Global Register Control Signals                               ; On                             ; On                             ;
; Stop After Congestion Map Generation                               ; Off                            ; Off                            ;
; Save Intermediate Fitting Results                                  ; Off                            ; Off                            ;
+--------------------------------------------------------------------+--------------------------------+--------------------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.pin.


+------------------------------------------------------------------+
; Fitter Resource Usage Summary                                    ;
+---------------------------------------------+--------------------+
; Resource                                    ; Usage              ;
+---------------------------------------------+--------------------+
; Total logic elements                        ; 144 / 240 ( 60 % ) ;
;     -- Combinational with no register       ; 133                ;
;     -- Register only                        ; 0                  ;
;     -- Combinational with a register        ; 11                 ;
;                                             ;                    ;
; Logic element usage by number of LUT inputs ;                    ;
;     -- 4 input functions                    ; 35                 ;
;     -- 3 input functions                    ; 63                 ;
;     -- 2 input functions                    ; 36                 ;
;     -- 1 input functions                    ; 10                 ;
;     -- 0 input functions                    ; 0                  ;
;                                             ;                    ;
; Logic elements by mode                      ;                    ;
;     -- normal mode                          ; 89                 ;
;     -- arithmetic mode                      ; 55                 ;
;     -- qfbk mode                            ; 0                  ;
;     -- register cascade mode                ; 0                  ;
;     -- synchronous clear/load mode          ; 0                  ;
;     -- asynchronous clear/load mode         ; 0                  ;
;                                             ;                    ;
; Total registers                             ; 11 / 240 ( 5 % )   ;
; Total LABs                                  ; 18 / 24 ( 75 % )   ;
; Logic elements in carry chains              ; 66                 ;
; User inserted logic elements                ; 0                  ;
; Virtual pins                                ; 0                  ;
; I/O pins                                    ; 63 / 80 ( 79 % )   ;
;     -- Clock pins                           ; 4                  ;
; Global signals                              ; 2                  ;
; UFM blocks                                  ; 0 / 1 ( 0 % )      ;
; Global clocks                               ; 2 / 4 ( 50 % )     ;
; JTAGs                                       ; 0 / 1 ( 0 % )      ;
; Average interconnect usage (total/H/V)      ; 25% / 29% / 22%    ;
; Peak interconnect usage (total/H/V)         ; 25% / 29% / 22%    ;
; Maximum fan-out node                        ; b[7]               ;
; Maximum fan-out                             ; 28                 ;
; Highest non-global fan-out signal           ; b[7]               ;
; Highest non-global fan-out                  ; 28                 ;
; Total fan-out                               ; 457                ;
; Average fan-out                             ; 2.21               ;
+---------------------------------------------+--------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                     ;
+-----------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+-----------------+----------+--------------+----------------------------+----------------------+
; Name      ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard               ; Location assigned by ;
+-----------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+-----------------+----------+--------------+----------------------------+----------------------+
; Button_1  ; 27    ; 1        ; 2            ; 0            ; 2           ; 1                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3V Schmitt Trigger Input ; User                 ;
; Button_2  ; 28    ; 1        ; 2            ; 0            ; 1           ; 1                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3V Schmitt Trigger Input ; User                 ;
; CDS_Cell  ; 51    ; 1        ; 7            ; 0            ; 0           ; 1                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3V Schmitt Trigger Input ; User                 ;
; Clk_50MHZ ; 64    ; 2        ; 8            ; 3            ; 4           ; 8                     ; 0                  ; yes    ; no              ; no       ; Off          ; 3.3-V LVCMOS               ; User                 ;
; Dip[0]    ; 71    ; 2        ; 8            ; 4            ; 3           ; 0                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVCMOS               ; User                 ;
; Dip[1]    ; 69    ; 2        ; 8            ; 3            ; 0           ; 0                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVCMOS               ; User                 ;
; Dip[2]    ; 67    ; 2        ; 8            ; 3            ; 2           ; 0                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVCMOS               ; User                 ;
; a[0]      ; 53    ; 2        ; 8            ; 1            ; 3           ; 3                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL                ; Fitter               ;
; a[1]      ; 86    ; 2        ; 5            ; 5            ; 1           ; 2                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL                ; Fitter               ;
; a[2]      ; 55    ; 2        ; 8            ; 1            ; 1           ; 2                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL                ; Fitter               ;
; a[3]      ; 57    ; 2        ; 8            ; 2            ; 3           ; 2                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL                ; Fitter               ;
; a[4]      ; 70    ; 2        ; 8            ; 4            ; 4           ; 2                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL                ; Fitter               ;
; a[5]      ; 58    ; 2        ; 8            ; 2            ; 2           ; 2                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL                ; Fitter               ;
; a[6]      ; 88    ; 2        ; 5            ; 5            ; 3           ; 2                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL                ; Fitter               ;
; a[7]      ; 50    ; 1        ; 7            ; 0            ; 1           ; 20                    ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL                ; Fitter               ;
; b[0]      ; 81    ; 2        ; 6            ; 5            ; 0           ; 1                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL                ; Fitter               ;
; b[1]      ; 97    ; 2        ; 3            ; 5            ; 3           ; 2                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL                ; Fitter               ;
; b[2]      ; 84    ; 2        ; 6            ; 5            ; 3           ; 2                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL                ; Fitter               ;
; b[3]      ; 75    ; 2        ; 7            ; 5            ; 0           ; 2                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL                ; Fitter               ;
; b[4]      ; 74    ; 2        ; 8            ; 4            ; 0           ; 2                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL                ; Fitter               ;
; b[5]      ; 78    ; 2        ; 7            ; 5            ; 3           ; 2                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL                ; Fitter               ;
; b[6]      ; 83    ; 2        ; 6            ; 5            ; 2           ; 2                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL                ; Fitter               ;
; b[7]      ; 87    ; 2        ; 5            ; 5            ; 2           ; 28                    ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL                ; Fitter               ;
+-----------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+-----------------+----------+--------------+----------------------------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                      ;
+-------------+-------+----------+--------------+--------------+-------------+-----------------+----------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+------------------------+----------------------+-------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Output Register ; Slow Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Fast Output Connection ; Location assigned by ; Load  ;
+-------------+-------+----------+--------------+--------------+-------------+-----------------+----------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+------------------------+----------------------+-------+
; Bus_Control ; 4     ; 1        ; 1            ; 4            ; 2           ; no              ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 8mA              ; no                     ; User                 ; 10 pF ;
; Digit_1     ; 44    ; 1        ; 6            ; 0            ; 2           ; no              ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 8mA              ; no                     ; User                 ; 10 pF ;
; Digit_2     ; 43    ; 1        ; 6            ; 0            ; 3           ; no              ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 8mA              ; no                     ; User                 ; 10 pF ;
; Digit_3     ; 41    ; 1        ; 5            ; 0            ; 1           ; no              ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 8mA              ; no                     ; User                 ; 10 pF ;
; Digit_4     ; 35    ; 1        ; 3            ; 0            ; 0           ; no              ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 8mA              ; no                     ; User                 ; 10 pF ;
; LED_Center  ; 66    ; 2        ; 8            ; 3            ; 3           ; no              ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; no                     ; User                 ; 10 pF ;
; LED_Left    ; 62    ; 2        ; 8            ; 2            ; 0           ; no              ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; no                     ; User                 ; 10 pF ;
; LED_Right   ; 68    ; 2        ; 8            ; 3            ; 1           ; no              ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; no                     ; User                 ; 10 pF ;
; Seg_A       ; 37    ; 1        ; 4            ; 0            ; 1           ; no              ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 8mA              ; no                     ; User                 ; 10 pF ;
; Seg_B       ; 47    ; 1        ; 6            ; 0            ; 1           ; no              ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 8mA              ; no                     ; User                 ; 10 pF ;
; Seg_C       ; 40    ; 1        ; 5            ; 0            ; 2           ; no              ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 8mA              ; no                     ; User                 ; 10 pF ;
; Seg_Colon   ; 38    ; 1        ; 4            ; 0            ; 0           ; no              ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ;
; Seg_D       ; 36    ; 1        ; 4            ; 0            ; 2           ; no              ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 8mA              ; no                     ; User                 ; 10 pF ;
; Seg_E       ; 34    ; 1        ; 3            ; 0            ; 1           ; no              ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 8mA              ; no                     ; User                 ; 10 pF ;
; Seg_F       ; 39    ; 1        ; 5            ; 0            ; 3           ; no              ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 8mA              ; no                     ; User                 ; 10 pF ;
; Seg_G       ; 42    ; 1        ; 5            ; 0            ; 0           ; no              ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 8mA              ; yes                    ; User                 ; 10 pF ;
; c[0]        ; 99    ; 2        ; 2            ; 5            ; 1           ; no              ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; Fitter               ; 10 pF ;
; c[1]        ; 61    ; 2        ; 8            ; 2            ; 1           ; no              ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; Fitter               ; 10 pF ;
; c[2]        ; 48    ; 1        ; 6            ; 0            ; 0           ; no              ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; Fitter               ; 10 pF ;
; c[3]        ; 89    ; 2        ; 4            ; 5            ; 0           ; no              ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; Fitter               ; 10 pF ;
; c[4]        ; 52    ; 2        ; 8            ; 1            ; 4           ; no              ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; yes                    ; Fitter               ; 10 pF ;
; c[5]        ; 72    ; 2        ; 8            ; 4            ; 2           ; no              ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; Fitter               ; 10 pF ;
; c[6]        ; 56    ; 2        ; 8            ; 1            ; 0           ; no              ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; Fitter               ; 10 pF ;
; c[7]        ; 5     ; 1        ; 1            ; 4            ; 3           ; no              ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; Fitter               ; 10 pF ;
+-------------+-------+----------+--------------+--------------+-------------+-----------------+----------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+------------------------+----------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                         ;
+---------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+-----------------+----------------+-----------------+------------+----------+--------------+--------------+------------------+------------------------+----------------------+-------+
; Name    ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Output Register ; Slow Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Fast Output Connection ; Location assigned by ; Load  ;
+---------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+-----------------+----------------+-----------------+------------+----------+--------------+--------------+------------------+------------------------+----------------------+-------+
; Bus[0]  ; 20    ; 1        ; 1            ; 1            ; 2           ; 1                     ; 0                  ; no     ; no              ; no             ; no              ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 8mA              ; no                     ; User                 ; 10 pF ;
; Bus[10] ; 6     ; 1        ; 1            ; 3            ; 0           ; 1                     ; 0                  ; no     ; no              ; no             ; no              ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 8mA              ; no                     ; User                 ; 10 pF ;
; Bus[11] ; 7     ; 1        ; 1            ; 3            ; 1           ; 1                     ; 0                  ; no     ; no              ; no             ; no              ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 8mA              ; no                     ; User                 ; 10 pF ;
; Bus[12] ; 100   ; 2        ; 2            ; 5            ; 2           ; 1                     ; 0                  ; no     ; no              ; no             ; no              ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 8mA              ; no                     ; User                 ; 10 pF ;
; Bus[13] ; 1     ; 2        ; 2            ; 5            ; 3           ; 1                     ; 0                  ; no     ; no              ; no             ; no              ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 8mA              ; no                     ; User                 ; 10 pF ;
; Bus[14] ; 3     ; 1        ; 1            ; 4            ; 1           ; 1                     ; 0                  ; no     ; no              ; no             ; no              ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 8mA              ; no                     ; User                 ; 10 pF ;
; Bus[15] ; 2     ; 1        ; 1            ; 4            ; 0           ; 1                     ; 0                  ; no     ; no              ; no             ; no              ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 8mA              ; no                     ; User                 ; 10 pF ;
; Bus[1]  ; 21    ; 1        ; 1            ; 1            ; 3           ; 1                     ; 0                  ; no     ; no              ; no             ; no              ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 8mA              ; no                     ; User                 ; 10 pF ;
; Bus[2]  ; 18    ; 1        ; 1            ; 1            ; 0           ; 1                     ; 0                  ; no     ; no              ; no             ; no              ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 8mA              ; no                     ; User                 ; 10 pF ;
; Bus[3]  ; 19    ; 1        ; 1            ; 1            ; 1           ; 1                     ; 0                  ; no     ; no              ; no             ; no              ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 8mA              ; no                     ; User                 ; 10 pF ;
; Bus[4]  ; 16    ; 1        ; 1            ; 2            ; 2           ; 1                     ; 0                  ; no     ; no              ; no             ; no              ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 8mA              ; no                     ; User                 ; 10 pF ;
; Bus[5]  ; 17    ; 1        ; 1            ; 2            ; 3           ; 1                     ; 0                  ; no     ; no              ; no             ; no              ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 8mA              ; no                     ; User                 ; 10 pF ;
; Bus[6]  ; 14    ; 1        ; 1            ; 2            ; 0           ; 1                     ; 0                  ; no     ; no              ; no             ; no              ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 8mA              ; no                     ; User                 ; 10 pF ;
; Bus[7]  ; 15    ; 1        ; 1            ; 2            ; 1           ; 1                     ; 0                  ; no     ; no              ; no             ; no              ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 8mA              ; no                     ; User                 ; 10 pF ;
; Bus[8]  ; 8     ; 1        ; 1            ; 3            ; 2           ; 1                     ; 0                  ; no     ; no              ; no             ; no              ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 8mA              ; no                     ; User                 ; 10 pF ;
; Bus[9]  ; 12    ; 1        ; 1            ; 3            ; 3           ; 1                     ; 0                  ; no     ; no              ; no             ; no              ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 8mA              ; no                     ; User                 ; 10 pF ;
+---------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+-----------------+----------------+-----------------+------------+----------+--------------+--------------+------------------+------------------------+----------------------+-------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 33 / 38 ( 87 % ) ; 3.3V          ; --           ;
; 2        ; 30 / 42 ( 71 % ) ; 3.3V          ; --           ;
+----------+------------------+---------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                             ;
+----------+------------+----------+----------------+--------+----------------------------+-----------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage ; Dir.   ; I/O Standard               ; Voltage   ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+----------------+--------+----------------------------+-----------+------------+-----------------+----------+--------------+
; 1        ; 83         ; 2        ; Bus[13]        ; bidir  ; 3.3-V LVCMOS               ;           ; Column I/O ; Y               ; no       ; Off          ;
; 2        ; 0          ; 1        ; Bus[15]        ; bidir  ; 3.3-V LVCMOS               ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 3        ; 1          ; 1        ; Bus[14]        ; bidir  ; 3.3-V LVCMOS               ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 4        ; 2          ; 1        ; Bus_Control    ; output ; 3.3-V LVCMOS               ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 5        ; 3          ; 1        ; c[7]           ; output ; 3.3-V LVTTL                ;           ; Row I/O    ; N               ; no       ; Off          ;
; 6        ; 4          ; 1        ; Bus[10]        ; bidir  ; 3.3-V LVCMOS               ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 7        ; 5          ; 1        ; Bus[11]        ; bidir  ; 3.3-V LVCMOS               ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 8        ; 6          ; 1        ; Bus[8]         ; bidir  ; 3.3-V LVCMOS               ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 9        ;            ; 1        ; VCCIO1         ; power  ;                            ; 3.3V      ; --         ;                 ; --       ; --           ;
; 10       ;            ;          ; GNDIO          ; gnd    ;                            ;           ; --         ;                 ; --       ; --           ;
; 11       ;            ;          ; GNDINT         ; gnd    ;                            ;           ; --         ;                 ; --       ; --           ;
; 12       ; 7          ; 1        ; Bus[9]         ; bidir  ; 3.3-V LVCMOS               ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 13       ;            ;          ; VCCINT         ; power  ;                            ; 2.5V/3.3V ; --         ;                 ; --       ; --           ;
; 14       ; 8          ; 1        ; Bus[6]         ; bidir  ; 3.3-V LVCMOS               ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 15       ; 9          ; 1        ; Bus[7]         ; bidir  ; 3.3-V LVCMOS               ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 16       ; 10         ; 1        ; Bus[4]         ; bidir  ; 3.3-V LVCMOS               ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 17       ; 11         ; 1        ; Bus[5]         ; bidir  ; 3.3-V LVCMOS               ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 18       ; 12         ; 1        ; Bus[2]         ; bidir  ; 3.3-V LVCMOS               ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 19       ; 13         ; 1        ; Bus[3]         ; bidir  ; 3.3-V LVCMOS               ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 20       ; 14         ; 1        ; Bus[0]         ; bidir  ; 3.3-V LVCMOS               ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 21       ; 15         ; 1        ; Bus[1]         ; bidir  ; 3.3-V LVCMOS               ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 22       ; 16         ; 1        ; #TMS           ; input  ;                            ;           ; --         ;                 ; --       ; --           ;
; 23       ; 17         ; 1        ; #TDI           ; input  ;                            ;           ; --         ;                 ; --       ; --           ;
; 24       ; 18         ; 1        ; #TCK           ; input  ;                            ;           ; --         ;                 ; --       ; --           ;
; 25       ; 19         ; 1        ; #TDO           ; output ;                            ;           ; --         ;                 ; --       ; --           ;
; 26       ; 20         ; 1        ; GND*           ;        ;                            ;           ; Column I/O ;                 ; no       ; Off          ;
; 27       ; 21         ; 1        ; Button_1       ; input  ; 3.3V Schmitt Trigger Input ;           ; Column I/O ; Y               ; no       ; Off          ;
; 28       ; 22         ; 1        ; Button_2       ; input  ; 3.3V Schmitt Trigger Input ;           ; Column I/O ; Y               ; no       ; Off          ;
; 29       ; 23         ; 1        ; GND*           ;        ;                            ;           ; Column I/O ;                 ; no       ; Off          ;
; 30       ; 24         ; 1        ; GND*           ;        ;                            ;           ; Column I/O ;                 ; no       ; Off          ;
; 31       ;            ; 1        ; VCCIO1         ; power  ;                            ; 3.3V      ; --         ;                 ; --       ; --           ;
; 32       ;            ;          ; GNDIO          ; gnd    ;                            ;           ; --         ;                 ; --       ; --           ;
; 33       ; 25         ; 1        ; GND*           ;        ;                            ;           ; Column I/O ;                 ; no       ; Off          ;
; 34       ; 26         ; 1        ; Seg_E          ; output ; 3.3-V LVCMOS               ;           ; Column I/O ; Y               ; no       ; Off          ;
; 35       ; 27         ; 1        ; Digit_4        ; output ; 3.3-V LVCMOS               ;           ; Column I/O ; Y               ; no       ; Off          ;
; 36       ; 28         ; 1        ; Seg_D          ; output ; 3.3-V LVCMOS               ;           ; Column I/O ; Y               ; no       ; Off          ;
; 37       ; 29         ; 1        ; Seg_A          ; output ; 3.3-V LVCMOS               ;           ; Column I/O ; Y               ; no       ; Off          ;
; 38       ; 30         ; 1        ; Seg_Colon      ; output ; 3.3-V LVTTL                ;           ; Column I/O ; Y               ; no       ; Off          ;
; 39       ; 31         ; 1        ; Seg_F          ; output ; 3.3-V LVCMOS               ;           ; Column I/O ; Y               ; no       ; Off          ;
; 40       ; 32         ; 1        ; Seg_C          ; output ; 3.3-V LVCMOS               ;           ; Column I/O ; Y               ; no       ; Off          ;
; 41       ; 33         ; 1        ; Digit_3        ; output ; 3.3-V LVCMOS               ;           ; Column I/O ; Y               ; no       ; Off          ;
; 42       ; 34         ; 1        ; Seg_G          ; output ; 3.3-V LVCMOS               ;           ; Column I/O ; Y               ; no       ; Off          ;
; 43       ; 35         ; 1        ; Digit_2        ; output ; 3.3-V LVCMOS               ;           ; Column I/O ; Y               ; no       ; Off          ;
; 44       ; 36         ; 1        ; Digit_1        ; output ; 3.3-V LVCMOS               ;           ; Column I/O ; Y               ; no       ; Off          ;
; 45       ;            ; 1        ; VCCIO1         ; power  ;                            ; 3.3V      ; --         ;                 ; --       ; --           ;
; 46       ;            ;          ; GNDIO          ; gnd    ;                            ;           ; --         ;                 ; --       ; --           ;
; 47       ; 37         ; 1        ; Seg_B          ; output ; 3.3-V LVCMOS               ;           ; Column I/O ; Y               ; no       ; Off          ;
; 48       ; 38         ; 1        ; c[2]           ; output ; 3.3-V LVTTL                ;           ; Column I/O ; N               ; no       ; Off          ;
; 49       ; 39         ; 1        ; GND*           ;        ;                            ;           ; Column I/O ;                 ; no       ; Off          ;
; 50       ; 40         ; 1        ; a[7]           ; input  ; 3.3-V LVTTL                ;           ; Column I/O ; N               ; no       ; Off          ;
; 51       ; 41         ; 1        ; CDS_Cell       ; input  ; 3.3V Schmitt Trigger Input ;           ; Column I/O ; Y               ; no       ; Off          ;
; 52       ; 42         ; 2        ; c[4]           ; output ; 3.3-V LVTTL                ;           ; Row I/O    ; N               ; no       ; Off          ;
; 53       ; 43         ; 2        ; a[0]           ; input  ; 3.3-V LVTTL                ;           ; Row I/O    ; N               ; no       ; Off          ;
; 54       ; 44         ; 2        ; GND*           ;        ;                            ;           ; Row I/O    ;                 ; no       ; Off          ;
; 55       ; 45         ; 2        ; a[2]           ; input  ; 3.3-V LVTTL                ;           ; Row I/O    ; N               ; no       ; Off          ;
; 56       ; 46         ; 2        ; c[6]           ; output ; 3.3-V LVTTL                ;           ; Row I/O    ; N               ; no       ; Off          ;
; 57       ; 47         ; 2        ; a[3]           ; input  ; 3.3-V LVTTL                ;           ; Row I/O    ; N               ; no       ; Off          ;
; 58       ; 48         ; 2        ; a[5]           ; input  ; 3.3-V LVTTL                ;           ; Row I/O    ; N               ; no       ; Off          ;
; 59       ;            ; 2        ; VCCIO2         ; power  ;                            ; 3.3V      ; --         ;                 ; --       ; --           ;
; 60       ;            ;          ; GNDIO          ; gnd    ;                            ;           ; --         ;                 ; --       ; --           ;
; 61       ; 49         ; 2        ; c[1]           ; output ; 3.3-V LVTTL                ;           ; Row I/O    ; N               ; no       ; Off          ;
; 62       ; 50         ; 2        ; LED_Left       ; output ; 3.3-V LVTTL                ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 63       ;            ;          ; VCCINT         ; power  ;                            ; 2.5V/3.3V ; --         ;                 ; --       ; --           ;
; 64       ; 51         ; 2        ; Clk_50MHZ      ; input  ; 3.3-V LVCMOS               ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 65       ;            ;          ; GNDINT         ; gnd    ;                            ;           ; --         ;                 ; --       ; --           ;
; 66       ; 52         ; 2        ; LED_Center     ; output ; 3.3-V LVTTL                ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 67       ; 53         ; 2        ; Dip[2]         ; input  ; 3.3-V LVCMOS               ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 68       ; 54         ; 2        ; LED_Right      ; output ; 3.3-V LVTTL                ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 69       ; 55         ; 2        ; Dip[1]         ; input  ; 3.3-V LVCMOS               ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 70       ; 56         ; 2        ; a[4]           ; input  ; 3.3-V LVTTL                ;           ; Row I/O    ; N               ; no       ; Off          ;
; 71       ; 57         ; 2        ; Dip[0]         ; input  ; 3.3-V LVCMOS               ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 72       ; 58         ; 2        ; c[5]           ; output ; 3.3-V LVTTL                ;           ; Row I/O    ; N               ; no       ; Off          ;
; 73       ; 59         ; 2        ; GND*           ;        ;                            ;           ; Row I/O    ;                 ; no       ; Off          ;
; 74       ; 60         ; 2        ; b[4]           ; input  ; 3.3-V LVTTL                ;           ; Row I/O    ; N               ; no       ; Off          ;
; 75       ; 61         ; 2        ; b[3]           ; input  ; 3.3-V LVTTL                ;           ; Column I/O ; N               ; no       ; Off          ;
; 76       ; 62         ; 2        ; GND*           ;        ;                            ;           ; Column I/O ;                 ; no       ; Off          ;
; 77       ; 63         ; 2        ; GND*           ;        ;                            ;           ; Column I/O ;                 ; no       ; Off          ;
; 78       ; 64         ; 2        ; b[5]           ; input  ; 3.3-V LVTTL                ;           ; Column I/O ; N               ; no       ; Off          ;
; 79       ;            ;          ; GNDIO          ; gnd    ;                            ;           ; --         ;                 ; --       ; --           ;
; 80       ;            ; 2        ; VCCIO2         ; power  ;                            ; 3.3V      ; --         ;                 ; --       ; --           ;
; 81       ; 65         ; 2        ; b[0]           ; input  ; 3.3-V LVTTL                ;           ; Column I/O ; N               ; no       ; Off          ;
; 82       ; 66         ; 2        ; GND*           ;        ;                            ;           ; Column I/O ;                 ; no       ; Off          ;
; 83       ; 67         ; 2        ; b[6]           ; input  ; 3.3-V LVTTL                ;           ; Column I/O ; N               ; no       ; Off          ;
; 84       ; 68         ; 2        ; b[2]           ; input  ; 3.3-V LVTTL                ;           ; Column I/O ; N               ; no       ; Off          ;
; 85       ; 69         ; 2        ; GND*           ;        ;                            ;           ; Column I/O ;                 ; no       ; Off          ;
; 86       ; 70         ; 2        ; a[1]           ; input  ; 3.3-V LVTTL                ;           ; Column I/O ; N               ; no       ; Off          ;
; 87       ; 71         ; 2        ; b[7]           ; input  ; 3.3-V LVTTL                ;           ; Column I/O ; N               ; no       ; Off          ;
; 88       ; 72         ; 2        ; a[6]           ; input  ; 3.3-V LVTTL                ;           ; Column I/O ; N               ; no       ; Off          ;
; 89       ; 73         ; 2        ; c[3]           ; output ; 3.3-V LVTTL                ;           ; Column I/O ; N               ; no       ; Off          ;
; 90       ; 74         ; 2        ; GND*           ;        ;                            ;           ; Column I/O ;                 ; no       ; Off          ;
; 91       ; 75         ; 2        ; GND*           ;        ;                            ;           ; Column I/O ;                 ; no       ; Off          ;
; 92       ; 76         ; 2        ; GND*           ;        ;                            ;           ; Column I/O ;                 ; no       ; Off          ;
; 93       ;            ;          ; GNDIO          ; gnd    ;                            ;           ; --         ;                 ; --       ; --           ;
; 94       ;            ; 2        ; VCCIO2         ; power  ;                            ; 3.3V      ; --         ;                 ; --       ; --           ;
; 95       ; 77         ; 2        ; GND*           ;        ;                            ;           ; Column I/O ;                 ; no       ; Off          ;
; 96       ; 78         ; 2        ; GND*           ;        ;                            ;           ; Column I/O ;                 ; no       ; Off          ;
; 97       ; 79         ; 2        ; b[1]           ; input  ; 3.3-V LVTTL                ;           ; Column I/O ; N               ; no       ; Off          ;
; 98       ; 80         ; 2        ; GND*           ;        ;                            ;           ; Column I/O ;                 ; no       ; Off          ;
; 99       ; 81         ; 2        ; c[0]           ; output ; 3.3-V LVTTL                ;           ; Column I/O ; N               ; no       ; Off          ;
; 100      ; 82         ; 2        ; Bus[12]        ; bidir  ; 3.3-V LVCMOS               ;           ; Column I/O ; Y               ; no       ; Off          ;
+----------+------------+----------+----------------+--------+----------------------------+-----------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------+
; Output Pin Default Load For Reported TCO                    ;
+----------------------------+-------+------------------------+
; I/O Standard               ; Load  ; Termination Resistance ;
+----------------------------+-------+------------------------+
; 3.3-V LVTTL                ; 10 pF ; Not Available          ;
; 3.3-V LVCMOS               ; 10 pF ; Not Available          ;
; 2.5 V                      ; 10 pF ; Not Available          ;
; 1.8 V                      ; 10 pF ; Not Available          ;
; 1.5 V                      ; 10 pF ; Not Available          ;
; 3.3V Schmitt Trigger Input ; 10 pF ; Not Available          ;
; 2.5V Schmitt Trigger Input ; 10 pF ; Not Available          ;
+----------------------------+-------+------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                 ; Logic Cells ; LC Registers ; UFM Blocks ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name                                                                                                                                                ; Library Name ;
+--------------------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |Mino_Machine                              ; 144 (1)     ; 11           ; 0          ; 63   ; 0            ; 133 (0)      ; 0 (0)             ; 11 (1)           ; 66 (0)          ; 0 (0)      ; |Mino_Machine                                                                                                                                                      ; work         ;
;    |Clock_Divider:inst26|                  ; 8 (0)       ; 8            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (0)            ; 8 (0)           ; 0 (0)      ; |Mino_Machine|Clock_Divider:inst26                                                                                                                                 ; work         ;
;       |lpm_counter:lpm_counter_component|  ; 8 (0)       ; 8            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (0)            ; 8 (0)           ; 0 (0)      ; |Mino_Machine|Clock_Divider:inst26|lpm_counter:lpm_counter_component                                                                                               ; work         ;
;          |cntr_09h:auto_generated|         ; 8 (8)       ; 8            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 8 (8)           ; 0 (0)      ; |Mino_Machine|Clock_Divider:inst26|lpm_counter:lpm_counter_component|cntr_09h:auto_generated                                                                       ; work         ;
;    |Display_Count:inst14|                  ; 2 (0)       ; 2            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (0)            ; 2 (0)           ; 0 (0)      ; |Mino_Machine|Display_Count:inst14                                                                                                                                 ; work         ;
;       |lpm_counter:lpm_counter_component|  ; 2 (0)       ; 2            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (0)            ; 2 (0)           ; 0 (0)      ; |Mino_Machine|Display_Count:inst14|lpm_counter:lpm_counter_component                                                                                               ; work         ;
;          |cntr_f7h:auto_generated|         ; 2 (2)       ; 2            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 2 (2)           ; 0 (0)      ; |Mino_Machine|Display_Count:inst14|lpm_counter:lpm_counter_component|cntr_f7h:auto_generated                                                                       ; work         ;
;    |Display_mux:inst16|                    ; 8 (0)       ; 0            ; 0          ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |Mino_Machine|Display_mux:inst16                                                                                                                                   ; work         ;
;       |lpm_mux:lpm_mux_component|          ; 8 (0)       ; 0            ; 0          ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |Mino_Machine|Display_mux:inst16|lpm_mux:lpm_mux_component                                                                                                         ; work         ;
;          |mux_vld:auto_generated|          ; 8 (8)       ; 0            ; 0          ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |Mino_Machine|Display_mux:inst16|lpm_mux:lpm_mux_component|mux_vld:auto_generated                                                                                  ; work         ;
;    |Seven_Seg_Driver:inst18|               ; 7 (7)       ; 0            ; 0          ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |Mino_Machine|Seven_Seg_Driver:inst18                                                                                                                              ; work         ;
;    |decode2to4:inst19|                     ; 4 (0)       ; 0            ; 0          ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |Mino_Machine|decode2to4:inst19                                                                                                                                    ; work         ;
;       |lpm_decode:lpm_decode_component|    ; 4 (0)       ; 0            ; 0          ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |Mino_Machine|decode2to4:inst19|lpm_decode:lpm_decode_component                                                                                                    ; work         ;
;          |decode_ndf:auto_generated|       ; 4 (4)       ; 0            ; 0          ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |Mino_Machine|decode2to4:inst19|lpm_decode:lpm_decode_component|decode_ndf:auto_generated                                                                          ; work         ;
;    |divider:inst24|                        ; 113 (0)     ; 0            ; 0          ; 0    ; 0            ; 113 (0)      ; 0 (0)             ; 0 (0)            ; 56 (0)          ; 0 (0)      ; |Mino_Machine|divider:inst24                                                                                                                                       ; work         ;
;       |lpm_divide:lpm_divide_component|    ; 113 (0)     ; 0            ; 0          ; 0    ; 0            ; 113 (0)      ; 0 (0)             ; 0 (0)            ; 56 (0)          ; 0 (0)      ; |Mino_Machine|divider:inst24|lpm_divide:lpm_divide_component                                                                                                       ; work         ;
;          |lpm_divide_ejq:auto_generated|   ; 113 (0)     ; 0            ; 0          ; 0    ; 0            ; 113 (0)      ; 0 (0)             ; 0 (0)            ; 56 (0)          ; 0 (0)      ; |Mino_Machine|divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated                                                                         ; work         ;
;             |sign_div_unsign_a6h:divider|  ; 113 (15)    ; 0            ; 0          ; 0    ; 0            ; 113 (15)     ; 0 (0)             ; 0 (0)            ; 56 (0)          ; 0 (0)      ; |Mino_Machine|divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider                                             ; work         ;
;                |add_sub_cve:compl_adder1|  ; 16 (16)     ; 0            ; 0          ; 0    ; 0            ; 16 (16)      ; 0 (0)             ; 0 (0)            ; 9 (9)           ; 0 (0)      ; |Mino_Machine|divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|add_sub_cve:compl_adder1                    ; work         ;
;                |add_sub_cve:compl_adder_4| ; 8 (8)       ; 0            ; 0          ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; 8 (8)           ; 0 (0)      ; |Mino_Machine|divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|add_sub_cve:compl_adder_4                   ; work         ;
;                |alt_u_div_qie:divider|     ; 74 (35)     ; 0            ; 0          ; 0    ; 0            ; 74 (35)      ; 0 (0)             ; 0 (0)            ; 39 (0)          ; 0 (0)      ; |Mino_Machine|divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider                       ; work         ;
;                   |add_sub_g7c:add_sub_2|  ; 4 (4)       ; 0            ; 0          ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; 4 (4)           ; 0 (0)      ; |Mino_Machine|divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_g7c:add_sub_2 ; work         ;
;                   |add_sub_h7c:add_sub_3|  ; 5 (5)       ; 0            ; 0          ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 5 (5)           ; 0 (0)      ; |Mino_Machine|divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_h7c:add_sub_3 ; work         ;
;                   |add_sub_i7c:add_sub_4|  ; 6 (6)       ; 0            ; 0          ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; 6 (6)           ; 0 (0)      ; |Mino_Machine|divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_i7c:add_sub_4 ; work         ;
;                   |add_sub_j7c:add_sub_5|  ; 7 (7)       ; 0            ; 0          ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |Mino_Machine|divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_j7c:add_sub_5 ; work         ;
;                   |add_sub_k7c:add_sub_6|  ; 8 (8)       ; 0            ; 0          ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; 8 (8)           ; 0 (0)      ; |Mino_Machine|divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_k7c:add_sub_6 ; work         ;
;                   |add_sub_l7c:add_sub_7|  ; 9 (9)       ; 0            ; 0          ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 0 (0)            ; 9 (9)           ; 0 (0)      ; |Mino_Machine|divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_l7c:add_sub_7 ; work         ;
;    |mux4to1:inst15|                        ; 1 (0)       ; 0            ; 0          ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |Mino_Machine|mux4to1:inst15                                                                                                                                       ; work         ;
;       |lpm_mux:lpm_mux_component|          ; 1 (0)       ; 0            ; 0          ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |Mino_Machine|mux4to1:inst15|lpm_mux:lpm_mux_component                                                                                                             ; work         ;
;          |mux_sld:auto_generated|          ; 1 (1)       ; 0            ; 0          ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |Mino_Machine|mux4to1:inst15|lpm_mux:lpm_mux_component|mux_sld:auto_generated                                                                                      ; work         ;
+--------------------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------+
; Delay Chain Summary                    ;
+-------------+----------+---------------+
; Name        ; Pin Type ; Pad to Core 0 ;
+-------------+----------+---------------+
; Dip[2]      ; Input    ; 0             ;
; Dip[1]      ; Input    ; 0             ;
; Dip[0]      ; Input    ; 0             ;
; CDS_Cell    ; Input    ; 0             ;
; b[7]        ; Input    ; 0             ;
; a[7]        ; Input    ; 0             ;
; Button_2    ; Input    ; 1             ;
; Button_1    ; Input    ; 1             ;
; a[0]        ; Input    ; 0             ;
; a[4]        ; Input    ; 0             ;
; a[5]        ; Input    ; 0             ;
; a[6]        ; Input    ; 0             ;
; a[3]        ; Input    ; 0             ;
; a[2]        ; Input    ; 0             ;
; a[1]        ; Input    ; 0             ;
; b[6]        ; Input    ; 0             ;
; Clk_50MHZ   ; Input    ; 0             ;
; b[5]        ; Input    ; 0             ;
; b[4]        ; Input    ; 0             ;
; b[3]        ; Input    ; 0             ;
; b[2]        ; Input    ; 0             ;
; b[1]        ; Input    ; 0             ;
; b[0]        ; Input    ; 0             ;
; LED_Left    ; Output   ; --            ;
; LED_Center  ; Output   ; --            ;
; LED_Right   ; Output   ; --            ;
; Seg_A       ; Output   ; --            ;
; Seg_B       ; Output   ; --            ;
; Seg_C       ; Output   ; --            ;
; Seg_D       ; Output   ; --            ;
; Seg_E       ; Output   ; --            ;
; Seg_F       ; Output   ; --            ;
; Seg_G       ; Output   ; --            ;
; Digit_1     ; Output   ; --            ;
; Digit_2     ; Output   ; --            ;
; Digit_3     ; Output   ; --            ;
; Digit_4     ; Output   ; --            ;
; Seg_Colon   ; Output   ; --            ;
; Bus_Control ; Output   ; --            ;
; c[7]        ; Output   ; --            ;
; c[6]        ; Output   ; --            ;
; c[5]        ; Output   ; --            ;
; c[4]        ; Output   ; --            ;
; c[3]        ; Output   ; --            ;
; c[2]        ; Output   ; --            ;
; c[1]        ; Output   ; --            ;
; c[0]        ; Output   ; --            ;
; Bus[15]     ; Bidir    ; 0             ;
; Bus[14]     ; Bidir    ; 0             ;
; Bus[13]     ; Bidir    ; 0             ;
; Bus[12]     ; Bidir    ; 0             ;
; Bus[11]     ; Bidir    ; 0             ;
; Bus[10]     ; Bidir    ; 0             ;
; Bus[9]      ; Bidir    ; 0             ;
; Bus[8]      ; Bidir    ; 0             ;
; Bus[7]      ; Bidir    ; 0             ;
; Bus[6]      ; Bidir    ; 0             ;
; Bus[5]      ; Bidir    ; 0             ;
; Bus[4]      ; Bidir    ; 0             ;
; Bus[3]      ; Bidir    ; 0             ;
; Bus[2]      ; Bidir    ; 0             ;
; Bus[1]      ; Bidir    ; 0             ;
; Bus[0]      ; Bidir    ; 0             ;
+-------------+----------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                             ;
+------------------------------------------------------------------------------------------+-------------+---------+-------+--------+----------------------+------------------+
; Name                                                                                     ; Location    ; Fan-Out ; Usage ; Global ; Global Resource Used ; Global Line Name ;
+------------------------------------------------------------------------------------------+-------------+---------+-------+--------+----------------------+------------------+
; Clk_50MHZ                                                                                ; PIN_64      ; 8       ; Clock ; yes    ; Global Clock         ; GCLK3            ;
; Clock_Divider:inst26|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[7] ; LC_X2_Y3_N7 ; 4       ; Clock ; yes    ; Global Clock         ; GCLK2            ;
+------------------------------------------------------------------------------------------+-------------+---------+-------+--------+----------------------+------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                ;
+------------------------------------------------------------------------------------------+-------------+---------+----------------------+------------------+
; Name                                                                                     ; Location    ; Fan-Out ; Global Resource Used ; Global Line Name ;
+------------------------------------------------------------------------------------------+-------------+---------+----------------------+------------------+
; Clk_50MHZ                                                                                ; PIN_64      ; 8       ; Global Clock         ; GCLK3            ;
; Clock_Divider:inst26|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[7] ; LC_X2_Y3_N7 ; 4       ; Global Clock         ; GCLK2            ;
+------------------------------------------------------------------------------------------+-------------+---------+----------------------+------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                      ; Fan-Out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; b[7]                                                                                                                                                                      ; 28      ;
; a[7]                                                                                                                                                                      ; 20      ;
; Display_Count:inst14|lpm_counter:lpm_counter_component|cntr_f7h:auto_generated|safe_q[0]                                                                                  ; 12      ;
; Display_Count:inst14|lpm_counter:lpm_counter_component|cntr_f7h:auto_generated|safe_q[1]                                                                                  ; 12      ;
; divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|selnose[54]                                ; 9       ;
; divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|selnose[45]                                ; 8       ;
; divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|den_choice[0]~96                                                 ; 8       ;
; divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|selnose[36]                                ; 7       ;
; divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|add_sub_cve:compl_adder1|add_sub_cella[1]~226                    ; 7       ;
; divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|add_sub_cve:compl_adder1|add_sub_cella[1]~223                    ; 7       ;
; divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|add_sub_cve:compl_adder1|add_sub_cella[1]~220                    ; 7       ;
; Display_mux:inst16|lpm_mux:lpm_mux_component|mux_vld:auto_generated|result_node[3]~163                                                                                    ; 7       ;
; Display_mux:inst16|lpm_mux:lpm_mux_component|mux_vld:auto_generated|result_node[2]~161                                                                                    ; 7       ;
; Display_mux:inst16|lpm_mux:lpm_mux_component|mux_vld:auto_generated|result_node[1]~159                                                                                    ; 7       ;
; Display_mux:inst16|lpm_mux:lpm_mux_component|mux_vld:auto_generated|result_node[0]~157                                                                                    ; 7       ;
; divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|selnose[27]                                ; 6       ;
; divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|selnose[18]                                ; 6       ;
; divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|add_sub_cve:compl_adder1|add_sub_cella[1]~217                    ; 5       ;
; divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|add_sub_cve:compl_adder1|add_sub_cella[1]~211                    ; 5       ;
; divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|add_sub_cve:compl_adder1|add_sub_cella[1]~208                    ; 5       ;
; divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_l7c:add_sub_7|add_sub_cella[0]~211 ; 4       ;
; a[0]                                                                                                                                                                      ; 3       ;
; divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_k7c:add_sub_6|add_sub_cella[0]~185 ; 3       ;
; divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_j7c:add_sub_5|add_sub_cella[0]~163 ; 3       ;
; Clock_Divider:inst26|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|counter_cella4~COUT                                                                        ; 3       ;
; divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|selnose[9]                                 ; 3       ;
; divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|selnose[27]~556                            ; 3       ;
; divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|add_sub_cve:compl_adder1|add_sub_cella[1]~214                    ; 3       ;
; divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|add_sub_cve:compl_adder1|add_sub_cella[1]~212                    ; 3       ;
; divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|add_sub_cve:compl_adder1|add_sub_cella[1]~207                    ; 3       ;
; divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|add_sub_cve:compl_adder_4|add_sub_cella[4]~COUT                  ; 3       ;
; b[1]                                                                                                                                                                      ; 2       ;
; b[2]                                                                                                                                                                      ; 2       ;
; b[3]                                                                                                                                                                      ; 2       ;
; b[4]                                                                                                                                                                      ; 2       ;
; b[5]                                                                                                                                                                      ; 2       ;
; b[6]                                                                                                                                                                      ; 2       ;
; a[1]                                                                                                                                                                      ; 2       ;
; a[2]                                                                                                                                                                      ; 2       ;
; a[3]                                                                                                                                                                      ; 2       ;
; a[6]                                                                                                                                                                      ; 2       ;
; a[5]                                                                                                                                                                      ; 2       ;
; a[4]                                                                                                                                                                      ; 2       ;
; divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|selnose[0]                                 ; 2       ;
; divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|StageOut[40]~1955                          ; 2       ;
; divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|StageOut[41]~1953                          ; 2       ;
; divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|StageOut[32]~1952                          ; 2       ;
; divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|StageOut[42]~1950                          ; 2       ;
; divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|StageOut[33]~1949                          ; 2       ;
; divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|StageOut[24]~1948                          ; 2       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------+
; Interconnect Usage Summary                      ;
+----------------------------+--------------------+
; Interconnect Resource Type ; Usage              ;
+----------------------------+--------------------+
; C4s                        ; 137 / 784 ( 17 % ) ;
; Direct links               ; 31 / 888 ( 3 % )   ;
; Global clocks              ; 2 / 4 ( 50 % )     ;
; LAB clocks                 ; 3 / 32 ( 9 % )     ;
; LUT chains                 ; 9 / 216 ( 4 % )    ;
; Local interconnects        ; 236 / 888 ( 27 % ) ;
; R4s                        ; 163 / 704 ( 23 % ) ;
+----------------------------+--------------------+


+---------------------------------------------------------------------------+
; LAB Logic Elements                                                        ;
+--------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 8.00) ; Number of LABs  (Total = 18) ;
+--------------------------------------------+------------------------------+
; 1                                          ; 1                            ;
; 2                                          ; 2                            ;
; 3                                          ; 0                            ;
; 4                                          ; 0                            ;
; 5                                          ; 1                            ;
; 6                                          ; 0                            ;
; 7                                          ; 0                            ;
; 8                                          ; 2                            ;
; 9                                          ; 2                            ;
; 10                                         ; 10                           ;
+--------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 0.17) ; Number of LABs  (Total = 18) ;
+------------------------------------+------------------------------+
; 1 Clock                            ; 3                            ;
+------------------------------------+------------------------------+


+----------------------------------------------------------------------------+
; LAB Signals Sourced                                                        ;
+---------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 7.56) ; Number of LABs  (Total = 18) ;
+---------------------------------------------+------------------------------+
; 0                                           ; 0                            ;
; 1                                           ; 1                            ;
; 2                                           ; 3                            ;
; 3                                           ; 0                            ;
; 4                                           ; 0                            ;
; 5                                           ; 1                            ;
; 6                                           ; 0                            ;
; 7                                           ; 0                            ;
; 8                                           ; 2                            ;
; 9                                           ; 2                            ;
; 10                                          ; 9                            ;
+---------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 6.11) ; Number of LABs  (Total = 18) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 0                            ;
; 1                                               ; 3                            ;
; 2                                               ; 2                            ;
; 3                                               ; 0                            ;
; 4                                               ; 0                            ;
; 5                                               ; 1                            ;
; 6                                               ; 1                            ;
; 7                                               ; 1                            ;
; 8                                               ; 5                            ;
; 9                                               ; 5                            ;
+-------------------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                         ;
+----------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 11.28) ; Number of LABs  (Total = 18) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 1                            ;
; 2                                            ; 1                            ;
; 3                                            ; 1                            ;
; 4                                            ; 0                            ;
; 5                                            ; 1                            ;
; 6                                            ; 0                            ;
; 7                                            ; 0                            ;
; 8                                            ; 1                            ;
; 9                                            ; 0                            ;
; 10                                           ; 3                            ;
; 11                                           ; 0                            ;
; 12                                           ; 1                            ;
; 13                                           ; 3                            ;
; 14                                           ; 1                            ;
; 15                                           ; 0                            ;
; 16                                           ; 0                            ;
; 17                                           ; 2                            ;
; 18                                           ; 2                            ;
; 19                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+-------------------------------------------------------------------------+
; Fitter Device Options                                                   ;
+----------------------------------------------+--------------------------+
; Option                                       ; Setting                  ;
+----------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off                      ;
; Enable device-wide reset (DEV_CLRn)          ; Off                      ;
; Enable device-wide output enable (DEV_OE)    ; Off                      ;
; Enable INIT_DONE output                      ; Off                      ;
; Configuration scheme                         ; Passive Serial           ;
; Reserve all unused pins                      ; As output driving ground ;
; Base pin-out file on sameframe device        ; Off                      ;
+----------------------------------------------+--------------------------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing                      ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info: *******************************************************************
Info: Running Quartus II Fitter
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Thu May 25 23:00:41 2023
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Mino_Machine -c Mino_Machine
Info: Selected device EPM240T100C5 for design "Mino_Machine"
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning: Feature LogicLock is not available with your current license
Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info: Device EPM240T100I5 is compatible
    Info: Device EPM240T100A5 is compatible
    Info: Device EPM570T100C5 is compatible
    Info: Device EPM570T100I5 is compatible
    Info: Device EPM570T100A5 is compatible
Warning: No exact pin location assignment(s) for 24 pins of 63 total pins
    Info: Pin c[7] not assigned to an exact location on the device
    Info: Pin c[6] not assigned to an exact location on the device
    Info: Pin c[5] not assigned to an exact location on the device
    Info: Pin c[4] not assigned to an exact location on the device
    Info: Pin c[3] not assigned to an exact location on the device
    Info: Pin c[2] not assigned to an exact location on the device
    Info: Pin c[1] not assigned to an exact location on the device
    Info: Pin c[0] not assigned to an exact location on the device
    Info: Pin b[7] not assigned to an exact location on the device
    Info: Pin a[7] not assigned to an exact location on the device
    Info: Pin a[0] not assigned to an exact location on the device
    Info: Pin a[4] not assigned to an exact location on the device
    Info: Pin a[5] not assigned to an exact location on the device
    Info: Pin a[6] not assigned to an exact location on the device
    Info: Pin a[3] not assigned to an exact location on the device
    Info: Pin a[2] not assigned to an exact location on the device
    Info: Pin a[1] not assigned to an exact location on the device
    Info: Pin b[6] not assigned to an exact location on the device
    Info: Pin b[5] not assigned to an exact location on the device
    Info: Pin b[4] not assigned to an exact location on the device
    Info: Pin b[3] not assigned to an exact location on the device
    Info: Pin b[2] not assigned to an exact location on the device
    Info: Pin b[1] not assigned to an exact location on the device
    Info: Pin b[0] not assigned to an exact location on the device
Info: Fitter is using the Classic Timing Analyzer
Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements
    Info: Assuming a global fmax requirement of 1000 MHz
    Info: Assuming a global tsu requirement of 2.0 ns
    Info: Assuming a global tco requirement of 1.0 ns
    Info: Assuming a global tpd requirement of 1.0 ns
Extra Info: Performing register packing on registers with non-logic cell location assignments
Extra Info: Completed register packing on registers with non-logic cell location assignments
Info: Completed User Assigned Global Signals Promotion Operation
Info: Automatically promoted signal "Clk_50MHZ" to use Global clock in PIN 64
Info: Automatically promoted some destinations of signal "Clock_Divider:inst26|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[7]" to use Global clock
    Info: Destination "Clock_Divider:inst26|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|counter_cella7" may be non-global or may not use global clock
Info: Completed Auto Global Promotion Operation
Info: Starting register packing
Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option
Extra Info: Moving registers into LUTs to improve timing and density
Info: Started processing fast register assignments
Info: Finished processing fast register assignments
Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00
Info: Finished register packing
Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info: Number of I/O pins in group: 24 (unused VREF, 3.3V VCCIO, 16 input, 8 output, 0 bidirectional)
        Info: I/O standards used: 3.3-V LVTTL.
Info: I/O bank details before I/O pin placement
    Info: Statistics of I/O banks
        Info: I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 30 total pin(s) used --  8 pins available
        Info: I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 9 total pin(s) used --  33 pins available
Info: Fitter preparation operations ending: elapsed time is 00:00:00
Info: Fitter placement preparation operations beginning
Info: Fitter placement preparation operations ending: elapsed time is 00:00:00
Info: Fitter placement operations beginning
Info: Fitter placement was successful
Info: Fitter placement operations ending: elapsed time is 00:00:00
Info: Estimated most critical path is pin to pin delay of 70.346 ns
    Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_53; Fanout = 5; PIN Node = 'a[0]'
    Info: 2: + IC(1.968 ns) + CELL(0.978 ns) = 4.078 ns; Loc. = LAB_X4_Y1; Fanout = 1; COMB Node = 'divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|add_sub_cve:compl_adder1|add_sub_cella[0]~COUT'
    Info: 3: + IC(0.000 ns) + CELL(0.815 ns) = 4.893 ns; Loc. = LAB_X4_Y1; Fanout = 3; COMB Node = 'divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|add_sub_cve:compl_adder1|add_sub_cella[1]~229'
    Info: 4: + IC(0.770 ns) + CELL(0.978 ns) = 6.641 ns; Loc. = LAB_X4_Y1; Fanout = 2; COMB Node = 'divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|add_sub_cve:compl_adder1|add_sub_cella[1]~225'
    Info: 5: + IC(0.000 ns) + CELL(0.123 ns) = 6.764 ns; Loc. = LAB_X4_Y1; Fanout = 2; COMB Node = 'divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|add_sub_cve:compl_adder1|add_sub_cella[1]~222'
    Info: 6: + IC(0.000 ns) + CELL(0.123 ns) = 6.887 ns; Loc. = LAB_X4_Y1; Fanout = 2; COMB Node = 'divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|add_sub_cve:compl_adder1|add_sub_cella[1]~219'
    Info: 7: + IC(0.000 ns) + CELL(0.399 ns) = 7.286 ns; Loc. = LAB_X4_Y1; Fanout = 3; COMB Node = 'divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|add_sub_cve:compl_adder1|add_sub_cella[1]~207'
    Info: 8: + IC(0.000 ns) + CELL(1.234 ns) = 8.520 ns; Loc. = LAB_X4_Y1; Fanout = 3; COMB Node = 'divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|add_sub_cve:compl_adder1|add_sub_cella[1]~212'
    Info: 9: + IC(1.360 ns) + CELL(0.914 ns) = 10.794 ns; Loc. = LAB_X4_Y2; Fanout = 4; COMB Node = 'divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|add_sub_cve:compl_adder1|add_sub_cella[1]~214'
    Info: 10: + IC(1.725 ns) + CELL(0.511 ns) = 13.030 ns; Loc. = LAB_X2_Y2; Fanout = 3; COMB Node = 'divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|selnose[27]~556'
    Info: 11: + IC(0.266 ns) + CELL(0.914 ns) = 14.210 ns; Loc. = LAB_X2_Y2; Fanout = 2; COMB Node = 'divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|selnose[9]~557'
    Info: 12: + IC(0.980 ns) + CELL(0.200 ns) = 15.390 ns; Loc. = LAB_X2_Y2; Fanout = 5; COMB Node = 'divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|selnose[9]'
    Info: 13: + IC(0.440 ns) + CELL(0.740 ns) = 16.570 ns; Loc. = LAB_X2_Y2; Fanout = 4; COMB Node = 'divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|StageOut[8]~1937'
    Info: 14: + IC(0.770 ns) + CELL(0.978 ns) = 18.318 ns; Loc. = LAB_X2_Y2; Fanout = 2; COMB Node = 'divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_g7c:add_sub_2|add_sub_cella[0]~95'
    Info: 15: + IC(0.000 ns) + CELL(0.123 ns) = 18.441 ns; Loc. = LAB_X2_Y2; Fanout = 1; COMB Node = 'divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_g7c:add_sub_2|add_sub_cella[0]~93'
    Info: 16: + IC(0.000 ns) + CELL(0.815 ns) = 19.256 ns; Loc. = LAB_X2_Y2; Fanout = 1; COMB Node = 'divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_g7c:add_sub_2|add_sub_cella[0]~90'
    Info: 17: + IC(0.669 ns) + CELL(0.511 ns) = 20.436 ns; Loc. = LAB_X2_Y2; Fanout = 8; COMB Node = 'divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|selnose[18]'
    Info: 18: + IC(0.440 ns) + CELL(0.740 ns) = 21.616 ns; Loc. = LAB_X2_Y2; Fanout = 4; COMB Node = 'divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|StageOut[16]~1943'
    Info: 19: + IC(2.504 ns) + CELL(0.978 ns) = 25.098 ns; Loc. = LAB_X6_Y4; Fanout = 2; COMB Node = 'divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_h7c:add_sub_3|add_sub_cella[0]~119'
    Info: 20: + IC(0.000 ns) + CELL(0.123 ns) = 25.221 ns; Loc. = LAB_X6_Y4; Fanout = 2; COMB Node = 'divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_h7c:add_sub_3|add_sub_cella[0]~117'
    Info: 21: + IC(0.000 ns) + CELL(0.123 ns) = 25.344 ns; Loc. = LAB_X6_Y4; Fanout = 1; COMB Node = 'divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_h7c:add_sub_3|add_sub_cella[0]~115'
    Info: 22: + IC(0.000 ns) + CELL(0.815 ns) = 26.159 ns; Loc. = LAB_X6_Y4; Fanout = 1; COMB Node = 'divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_h7c:add_sub_3|add_sub_cella[0]~112'
    Info: 23: + IC(0.669 ns) + CELL(0.511 ns) = 27.339 ns; Loc. = LAB_X6_Y4; Fanout = 7; COMB Node = 'divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|selnose[27]'
    Info: 24: + IC(0.440 ns) + CELL(0.740 ns) = 28.519 ns; Loc. = LAB_X6_Y4; Fanout = 4; COMB Node = 'divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|StageOut[24]~1948'
    Info: 25: + IC(1.894 ns) + CELL(0.978 ns) = 31.391 ns; Loc. = LAB_X7_Y2; Fanout = 2; COMB Node = 'divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_i7c:add_sub_4|add_sub_cella[0]~143'
    Info: 26: + IC(0.000 ns) + CELL(0.123 ns) = 31.514 ns; Loc. = LAB_X7_Y2; Fanout = 2; COMB Node = 'divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_i7c:add_sub_4|add_sub_cella[0]~141'
    Info: 27: + IC(0.000 ns) + CELL(0.399 ns) = 31.913 ns; Loc. = LAB_X7_Y2; Fanout = 2; COMB Node = 'divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_i7c:add_sub_4|add_sub_cella[0]~139'
    Info: 28: + IC(0.000 ns) + CELL(1.234 ns) = 33.147 ns; Loc. = LAB_X7_Y2; Fanout = 1; COMB Node = 'divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_i7c:add_sub_4|add_sub_cella[0]~134'
    Info: 29: + IC(0.980 ns) + CELL(0.200 ns) = 34.327 ns; Loc. = LAB_X7_Y2; Fanout = 9; COMB Node = 'divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|selnose[36]'
    Info: 30: + IC(2.124 ns) + CELL(0.740 ns) = 37.191 ns; Loc. = LAB_X3_Y1; Fanout = 4; COMB Node = 'divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|StageOut[32]~1952'
    Info: 31: + IC(1.894 ns) + CELL(0.978 ns) = 40.063 ns; Loc. = LAB_X4_Y3; Fanout = 2; COMB Node = 'divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_j7c:add_sub_5|add_sub_cella[0]~167'
    Info: 32: + IC(0.000 ns) + CELL(0.123 ns) = 40.186 ns; Loc. = LAB_X4_Y3; Fanout = 2; COMB Node = 'divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_j7c:add_sub_5|add_sub_cella[0]~165'
    Info: 33: + IC(0.000 ns) + CELL(0.399 ns) = 40.585 ns; Loc. = LAB_X4_Y3; Fanout = 3; COMB Node = 'divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_j7c:add_sub_5|add_sub_cella[0]~163'
    Info: 34: + IC(0.000 ns) + CELL(1.234 ns) = 41.819 ns; Loc. = LAB_X4_Y3; Fanout = 1; COMB Node = 'divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_j7c:add_sub_5|add_sub_cella[0]~156'
    Info: 35: + IC(0.980 ns) + CELL(0.200 ns) = 42.999 ns; Loc. = LAB_X4_Y3; Fanout = 10; COMB Node = 'divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|selnose[45]'
    Info: 36: + IC(2.115 ns) + CELL(0.740 ns) = 45.854 ns; Loc. = LAB_X6_Y2; Fanout = 4; COMB Node = 'divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|StageOut[40]~1955'
    Info: 37: + IC(1.864 ns) + CELL(0.978 ns) = 48.696 ns; Loc. = LAB_X6_Y3; Fanout = 2; COMB Node = 'divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_k7c:add_sub_6|add_sub_cella[0]~191'
    Info: 38: + IC(0.000 ns) + CELL(0.123 ns) = 48.819 ns; Loc. = LAB_X6_Y3; Fanout = 2; COMB Node = 'divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_k7c:add_sub_6|add_sub_cella[0]~189'
    Info: 39: + IC(0.000 ns) + CELL(0.123 ns) = 48.942 ns; Loc. = LAB_X6_Y3; Fanout = 2; COMB Node = 'divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_k7c:add_sub_6|add_sub_cella[0]~187'
    Info: 40: + IC(0.000 ns) + CELL(0.399 ns) = 49.341 ns; Loc. = LAB_X6_Y3; Fanout = 3; COMB Node = 'divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_k7c:add_sub_6|add_sub_cella[0]~185'
    Info: 41: + IC(0.000 ns) + CELL(1.234 ns) = 50.575 ns; Loc. = LAB_X6_Y3; Fanout = 1; COMB Node = 'divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_k7c:add_sub_6|add_sub_cella[0]~178'
    Info: 42: + IC(0.980 ns) + CELL(0.200 ns) = 51.755 ns; Loc. = LAB_X6_Y3; Fanout = 11; COMB Node = 'divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|selnose[54]'
    Info: 43: + IC(1.534 ns) + CELL(0.740 ns) = 54.029 ns; Loc. = LAB_X6_Y2; Fanout = 2; COMB Node = 'divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|StageOut[48]~1957'
    Info: 44: + IC(1.171 ns) + CELL(0.978 ns) = 56.178 ns; Loc. = LAB_X5_Y2; Fanout = 1; COMB Node = 'divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_l7c:add_sub_7|add_sub_cella[0]~217'
    Info: 45: + IC(0.000 ns) + CELL(0.123 ns) = 56.301 ns; Loc. = LAB_X5_Y2; Fanout = 1; COMB Node = 'divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_l7c:add_sub_7|add_sub_cella[0]~215'
    Info: 46: + IC(0.000 ns) + CELL(0.123 ns) = 56.424 ns; Loc. = LAB_X5_Y2; Fanout = 1; COMB Node = 'divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_l7c:add_sub_7|add_sub_cella[0]~213'
    Info: 47: + IC(0.000 ns) + CELL(0.399 ns) = 56.823 ns; Loc. = LAB_X5_Y2; Fanout = 1; COMB Node = 'divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_l7c:add_sub_7|add_sub_cella[0]~211'
    Info: 48: + IC(0.000 ns) + CELL(1.234 ns) = 58.057 ns; Loc. = LAB_X5_Y2; Fanout = 4; COMB Node = 'divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_l7c:add_sub_7|add_sub_cella[0]~202'
    Info: 49: + IC(2.445 ns) + CELL(0.978 ns) = 61.480 ns; Loc. = LAB_X7_Y1; Fanout = 2; COMB Node = 'divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|add_sub_cve:compl_adder_4|add_sub_cella[0]~COUT'
    Info: 50: + IC(0.000 ns) + CELL(0.123 ns) = 61.603 ns; Loc. = LAB_X7_Y1; Fanout = 2; COMB Node = 'divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|add_sub_cve:compl_adder_4|add_sub_cella[1]~COUT'
    Info: 51: + IC(0.000 ns) + CELL(0.123 ns) = 61.726 ns; Loc. = LAB_X7_Y1; Fanout = 2; COMB Node = 'divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|add_sub_cve:compl_adder_4|add_sub_cella[2]~COUT'
    Info: 52: + IC(0.000 ns) + CELL(0.123 ns) = 61.849 ns; Loc. = LAB_X7_Y1; Fanout = 2; COMB Node = 'divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|add_sub_cve:compl_adder_4|add_sub_cella[3]~COUT'
    Info: 53: + IC(0.000 ns) + CELL(0.399 ns) = 62.248 ns; Loc. = LAB_X7_Y1; Fanout = 3; COMB Node = 'divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|add_sub_cve:compl_adder_4|add_sub_cella[4]~COUT'
    Info: 54: + IC(0.000 ns) + CELL(1.234 ns) = 63.482 ns; Loc. = LAB_X7_Y1; Fanout = 1; COMB Node = 'divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|add_sub_cve:compl_adder_4|add_sub_cella[7]'
    Info: 55: + IC(1.336 ns) + CELL(0.914 ns) = 65.732 ns; Loc. = LAB_X3_Y1; Fanout = 1; COMB Node = 'divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|quotient[7]~470'
    Info: 56: + IC(2.292 ns) + CELL(2.322 ns) = 70.346 ns; Loc. = PIN_5; Fanout = 0; PIN Node = 'c[7]'
    Info: Total cell delay = 35.736 ns ( 50.80 % )
    Info: Total interconnect delay = 34.610 ns ( 49.20 % )
Info: Fitter routing operations beginning
Info: Average interconnect usage is 23% of the available device resources
    Info: Peak interconnect usage is 23% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5
Info: Fitter routing operations ending: elapsed time is 00:00:00
Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info: Optimizations that may affect the design's routability were skipped
    Info: Optimizations that may affect the design's timing were skipped
Warning: Following 16 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info: Pin Bus[15] has a permanently disabled output enable
    Info: Pin Bus[14] has a permanently disabled output enable
    Info: Pin Bus[13] has a permanently disabled output enable
    Info: Pin Bus[12] has a permanently disabled output enable
    Info: Pin Bus[11] has a permanently disabled output enable
    Info: Pin Bus[10] has a permanently disabled output enable
    Info: Pin Bus[9] has a permanently disabled output enable
    Info: Pin Bus[8] has a permanently disabled output enable
    Info: Pin Bus[7] has a permanently disabled output enable
    Info: Pin Bus[6] has a permanently disabled output enable
    Info: Pin Bus[5] has a permanently disabled output enable
    Info: Pin Bus[4] has a permanently disabled output enable
    Info: Pin Bus[3] has a permanently disabled output enable
    Info: Pin Bus[2] has a permanently disabled output enable
    Info: Pin Bus[1] has a permanently disabled output enable
    Info: Pin Bus[0] has a permanently disabled output enable
Warning: Following 19 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results
    Info: Pin LED_Left has GND driving its datain port
    Info: Pin LED_Center has GND driving its datain port
    Info: Pin Bus_Control has VCC driving its datain port
    Info: Pin Bus[15] has VCC driving its datain port
    Info: Pin Bus[14] has VCC driving its datain port
    Info: Pin Bus[13] has VCC driving its datain port
    Info: Pin Bus[12] has VCC driving its datain port
    Info: Pin Bus[11] has VCC driving its datain port
    Info: Pin Bus[10] has VCC driving its datain port
    Info: Pin Bus[9] has VCC driving its datain port
    Info: Pin Bus[8] has VCC driving its datain port
    Info: Pin Bus[7] has VCC driving its datain port
    Info: Pin Bus[6] has VCC driving its datain port
    Info: Pin Bus[5] has VCC driving its datain port
    Info: Pin Bus[4] has VCC driving its datain port
    Info: Pin Bus[3] has VCC driving its datain port
    Info: Pin Bus[2] has VCC driving its datain port
    Info: Pin Bus[1] has VCC driving its datain port
    Info: Pin Bus[0] has VCC driving its datain port
Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'.
Info: Quartus II Fitter was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 241 megabytes
    Info: Processing ended: Thu May 25 23:00:41 2023
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


