// SPDX-License-Identifier: GPL-2.0-or-later
/*
 * Copyright (C) 2022-2025, X-Ring technologies Inc., All rights reserved.
 */

#ifndef __DW_AXI_DMAC_HEADER_H__
#define __DW_AXI_DMAC_HEADER_H__

#define Common_Registers_Address_Block_BaseAddress 0x0



#define DMAC_IDREG (Common_Registers_Address_Block_BaseAddress + 0x0)
#define DMAC_IDREG_RegisterSize 64
#define DMAC_IDREG_RegisterResetValue 0x0
#define DMAC_IDREG_RegisterResetMask 0xffffffffffffffff





#define DMAC_IDREG_DMAC_ID_BitAddressOffset 0
#define DMAC_IDREG_DMAC_ID_RegisterSize 32



#define DMAC_IDREG_RSVD_DMAC_IDREG_BitAddressOffset 32
#define DMAC_IDREG_RSVD_DMAC_IDREG_RegisterSize 32





#define DMAC_COMPVERREG (Common_Registers_Address_Block_BaseAddress + 0x8)
#define DMAC_COMPVERREG_RegisterSize 64
#define DMAC_COMPVERREG_RegisterResetValue 0x3230312a
#define DMAC_COMPVERREG_RegisterResetMask 0xffffffffffffffff





#define DMAC_COMPVERREG_DMAC_COMPVER_BitAddressOffset 0
#define DMAC_COMPVERREG_DMAC_COMPVER_RegisterSize 32



#define DMAC_COMPVERREG_RSVD_DMAC_COMPVERREG_BitAddressOffset 32
#define DMAC_COMPVERREG_RSVD_DMAC_COMPVERREG_RegisterSize 32





#define DMAC_CFGREG (Common_Registers_Address_Block_BaseAddress + 0x10)
#define DMAC_CFGREG_RegisterSize 64
#define DMAC_CFGREG_RegisterResetValue 0x0
#define DMAC_CFGREG_RegisterResetMask 0xffffffffffffffff





#define DMAC_CFGREG_DMAC_EN_BitAddressOffset 0
#define DMAC_CFGREG_DMAC_EN_RegisterSize 1



#define DMAC_CFGREG_INT_EN_BitAddressOffset 1
#define DMAC_CFGREG_INT_EN_RegisterSize 1



#define DMAC_CFGREG_RSVD_DMAC_CFGREG_BitAddressOffset 2
#define DMAC_CFGREG_RSVD_DMAC_CFGREG_RegisterSize 62





#define DMAC_CHENREG2 (Common_Registers_Address_Block_BaseAddress + 0x18)
#define DMAC_CHENREG2_RegisterSize 64
#define DMAC_CHENREG2_RegisterResetValue 0x0
#define DMAC_CHENREG2_RegisterResetMask 0xffffffffffffffff





#define DMAC_CHENREG2_CH1_EN_BitAddressOffset 0
#define DMAC_CHENREG2_CH1_EN_RegisterSize 1



#define DMAC_CHENREG2_CH2_EN_BitAddressOffset 1
#define DMAC_CHENREG2_CH2_EN_RegisterSize 1



#define DMAC_CHENREG2_CH3_EN_BitAddressOffset 2
#define DMAC_CHENREG2_CH3_EN_RegisterSize 1



#define DMAC_CHENREG2_CH4_EN_BitAddressOffset 3
#define DMAC_CHENREG2_CH4_EN_RegisterSize 1



#define DMAC_CHENREG2_CH5_EN_BitAddressOffset 4
#define DMAC_CHENREG2_CH5_EN_RegisterSize 1



#define DMAC_CHENREG2_CH6_EN_BitAddressOffset 5
#define DMAC_CHENREG2_CH6_EN_RegisterSize 1



#define DMAC_CHENREG2_CH7_EN_BitAddressOffset 6
#define DMAC_CHENREG2_CH7_EN_RegisterSize 1



#define DMAC_CHENREG2_CH8_EN_BitAddressOffset 7
#define DMAC_CHENREG2_CH8_EN_RegisterSize 1



#define DMAC_CHENREG2_CH9_EN_BitAddressOffset 8
#define DMAC_CHENREG2_CH9_EN_RegisterSize 1



#define DMAC_CHENREG2_CH10_EN_BitAddressOffset 9
#define DMAC_CHENREG2_CH10_EN_RegisterSize 1



#define DMAC_CHENREG2_CH11_EN_BitAddressOffset 10
#define DMAC_CHENREG2_CH11_EN_RegisterSize 1



#define DMAC_CHENREG2_CH12_EN_BitAddressOffset 11
#define DMAC_CHENREG2_CH12_EN_RegisterSize 1



#define DMAC_CHENREG2_CH13_EN_BitAddressOffset 12
#define DMAC_CHENREG2_CH13_EN_RegisterSize 1



#define DMAC_CHENREG2_CH14_EN_BitAddressOffset 13
#define DMAC_CHENREG2_CH14_EN_RegisterSize 1



#define DMAC_CHENREG2_CH15_EN_BitAddressOffset 14
#define DMAC_CHENREG2_CH15_EN_RegisterSize 1



#define DMAC_CHENREG2_CH16_EN_BitAddressOffset 15
#define DMAC_CHENREG2_CH16_EN_RegisterSize 1



#define DMAC_CHENREG2_CH1_EN_WE_BitAddressOffset 16
#define DMAC_CHENREG2_CH1_EN_WE_RegisterSize 1



#define DMAC_CHENREG2_CH2_EN_WE_BitAddressOffset 17
#define DMAC_CHENREG2_CH2_EN_WE_RegisterSize 1



#define DMAC_CHENREG2_CH3_EN_WE_BitAddressOffset 18
#define DMAC_CHENREG2_CH3_EN_WE_RegisterSize 1



#define DMAC_CHENREG2_CH4_EN_WE_BitAddressOffset 19
#define DMAC_CHENREG2_CH4_EN_WE_RegisterSize 1



#define DMAC_CHENREG2_CH5_EN_WE_BitAddressOffset 20
#define DMAC_CHENREG2_CH5_EN_WE_RegisterSize 1



#define DMAC_CHENREG2_CH6_EN_WE_BitAddressOffset 21
#define DMAC_CHENREG2_CH6_EN_WE_RegisterSize 1



#define DMAC_CHENREG2_CH7_EN_WE_BitAddressOffset 22
#define DMAC_CHENREG2_CH7_EN_WE_RegisterSize 1



#define DMAC_CHENREG2_CH8_EN_WE_BitAddressOffset 23
#define DMAC_CHENREG2_CH8_EN_WE_RegisterSize 1



#define DMAC_CHENREG2_CH9_EN_WE_BitAddressOffset 24
#define DMAC_CHENREG2_CH9_EN_WE_RegisterSize 1



#define DMAC_CHENREG2_CH10_EN_WE_BitAddressOffset 25
#define DMAC_CHENREG2_CH10_EN_WE_RegisterSize 1



#define DMAC_CHENREG2_CH11_EN_WE_BitAddressOffset 26
#define DMAC_CHENREG2_CH11_EN_WE_RegisterSize 1



#define DMAC_CHENREG2_CH12_EN_WE_BitAddressOffset 27
#define DMAC_CHENREG2_CH12_EN_WE_RegisterSize 1



#define DMAC_CHENREG2_CH13_EN_WE_BitAddressOffset 28
#define DMAC_CHENREG2_CH13_EN_WE_RegisterSize 1



#define DMAC_CHENREG2_CH14_EN_WE_BitAddressOffset 29
#define DMAC_CHENREG2_CH14_EN_WE_RegisterSize 1



#define DMAC_CHENREG2_CH15_EN_WE_BitAddressOffset 30
#define DMAC_CHENREG2_CH15_EN_WE_RegisterSize 1



#define DMAC_CHENREG2_CH16_EN_WE_BitAddressOffset 31
#define DMAC_CHENREG2_CH16_EN_WE_RegisterSize 1



#define DMAC_CHENREG2_CH17_EN_BitAddressOffset 32
#define DMAC_CHENREG2_CH17_EN_RegisterSize 1



#define DMAC_CHENREG2_CH18_EN_BitAddressOffset 33
#define DMAC_CHENREG2_CH18_EN_RegisterSize 1



#define DMAC_CHENREG2_CH19_EN_BitAddressOffset 34
#define DMAC_CHENREG2_CH19_EN_RegisterSize 1



#define DMAC_CHENREG2_CH20_EN_BitAddressOffset 35
#define DMAC_CHENREG2_CH20_EN_RegisterSize 1



#define DMAC_CHENREG2_CH21_EN_BitAddressOffset 36
#define DMAC_CHENREG2_CH21_EN_RegisterSize 1



#define DMAC_CHENREG2_CH22_EN_BitAddressOffset 37
#define DMAC_CHENREG2_CH22_EN_RegisterSize 1



#define DMAC_CHENREG2_CH23_EN_BitAddressOffset 38
#define DMAC_CHENREG2_CH23_EN_RegisterSize 1



#define DMAC_CHENREG2_CH24_EN_BitAddressOffset 39
#define DMAC_CHENREG2_CH24_EN_RegisterSize 1



#define DMAC_CHENREG2_CH25_EN_BitAddressOffset 40
#define DMAC_CHENREG2_CH25_EN_RegisterSize 1



#define DMAC_CHENREG2_CH26_EN_BitAddressOffset 41
#define DMAC_CHENREG2_CH26_EN_RegisterSize 1



#define DMAC_CHENREG2_CH27_EN_BitAddressOffset 42
#define DMAC_CHENREG2_CH27_EN_RegisterSize 1



#define DMAC_CHENREG2_CH28_EN_BitAddressOffset 43
#define DMAC_CHENREG2_CH28_EN_RegisterSize 1



#define DMAC_CHENREG2_CH29_EN_BitAddressOffset 44
#define DMAC_CHENREG2_CH29_EN_RegisterSize 1



#define DMAC_CHENREG2_CH30_EN_BitAddressOffset 45
#define DMAC_CHENREG2_CH30_EN_RegisterSize 1



#define DMAC_CHENREG2_RSVD_DMAC_CHENREG_CH_EN2_BitAddressOffset 46
#define DMAC_CHENREG2_RSVD_DMAC_CHENREG_CH_EN2_RegisterSize 2



#define DMAC_CHENREG2_CH17_EN_WE_BitAddressOffset 48
#define DMAC_CHENREG2_CH17_EN_WE_RegisterSize 1



#define DMAC_CHENREG2_CH18_EN_WE_BitAddressOffset 49
#define DMAC_CHENREG2_CH18_EN_WE_RegisterSize 1



#define DMAC_CHENREG2_CH19_EN_WE_BitAddressOffset 50
#define DMAC_CHENREG2_CH19_EN_WE_RegisterSize 1



#define DMAC_CHENREG2_CH20_EN_WE_BitAddressOffset 51
#define DMAC_CHENREG2_CH20_EN_WE_RegisterSize 1



#define DMAC_CHENREG2_CH21_EN_WE_BitAddressOffset 52
#define DMAC_CHENREG2_CH21_EN_WE_RegisterSize 1



#define DMAC_CHENREG2_CH22_EN_WE_BitAddressOffset 53
#define DMAC_CHENREG2_CH22_EN_WE_RegisterSize 1



#define DMAC_CHENREG2_CH23_EN_WE_BitAddressOffset 54
#define DMAC_CHENREG2_CH23_EN_WE_RegisterSize 1



#define DMAC_CHENREG2_CH24_EN_WE_BitAddressOffset 55
#define DMAC_CHENREG2_CH24_EN_WE_RegisterSize 1



#define DMAC_CHENREG2_CH25_EN_WE_BitAddressOffset 56
#define DMAC_CHENREG2_CH25_EN_WE_RegisterSize 1



#define DMAC_CHENREG2_CH26_EN_WE_BitAddressOffset 57
#define DMAC_CHENREG2_CH26_EN_WE_RegisterSize 1



#define DMAC_CHENREG2_CH27_EN_WE_BitAddressOffset 58
#define DMAC_CHENREG2_CH27_EN_WE_RegisterSize 1



#define DMAC_CHENREG2_CH28_EN_WE_BitAddressOffset 59
#define DMAC_CHENREG2_CH28_EN_WE_RegisterSize 1



#define DMAC_CHENREG2_CH29_EN_WE_BitAddressOffset 60
#define DMAC_CHENREG2_CH29_EN_WE_RegisterSize 1



#define DMAC_CHENREG2_CH30_EN_WE_BitAddressOffset 61
#define DMAC_CHENREG2_CH30_EN_WE_RegisterSize 1



#define DMAC_CHENREG2_RSVD_DMAC_CHENREG_CH_WE_EN2_BitAddressOffset 62
#define DMAC_CHENREG2_RSVD_DMAC_CHENREG_CH_WE_EN2_RegisterSize 2





#define DMAC_CHSUSPREG (Common_Registers_Address_Block_BaseAddress + 0x20)
#define DMAC_CHSUSPREG_RegisterSize 64
#define DMAC_CHSUSPREG_RegisterResetValue 0x0
#define DMAC_CHSUSPREG_RegisterResetMask 0xffffffffffffffff





#define DMAC_CHSUSPREG_CH1_SUSP_BitAddressOffset 0
#define DMAC_CHSUSPREG_CH1_SUSP_RegisterSize 1



#define DMAC_CHSUSPREG_CH2_SUSP_BitAddressOffset 1
#define DMAC_CHSUSPREG_CH2_SUSP_RegisterSize 1



#define DMAC_CHSUSPREG_CH3_SUSP_BitAddressOffset 2
#define DMAC_CHSUSPREG_CH3_SUSP_RegisterSize 1



#define DMAC_CHSUSPREG_CH4_SUSP_BitAddressOffset 3
#define DMAC_CHSUSPREG_CH4_SUSP_RegisterSize 1



#define DMAC_CHSUSPREG_CH5_SUSP_BitAddressOffset 4
#define DMAC_CHSUSPREG_CH5_SUSP_RegisterSize 1



#define DMAC_CHSUSPREG_CH6_SUSP_BitAddressOffset 5
#define DMAC_CHSUSPREG_CH6_SUSP_RegisterSize 1



#define DMAC_CHSUSPREG_CH7_SUSP_BitAddressOffset 6
#define DMAC_CHSUSPREG_CH7_SUSP_RegisterSize 1



#define DMAC_CHSUSPREG_CH8_SUSP_BitAddressOffset 7
#define DMAC_CHSUSPREG_CH8_SUSP_RegisterSize 1



#define DMAC_CHSUSPREG_CH9_SUSP_BitAddressOffset 8
#define DMAC_CHSUSPREG_CH9_SUSP_RegisterSize 1



#define DMAC_CHSUSPREG_CH10_SUSP_BitAddressOffset 9
#define DMAC_CHSUSPREG_CH10_SUSP_RegisterSize 1



#define DMAC_CHSUSPREG_CH11_SUSP_BitAddressOffset 10
#define DMAC_CHSUSPREG_CH11_SUSP_RegisterSize 1



#define DMAC_CHSUSPREG_CH12_SUSP_BitAddressOffset 11
#define DMAC_CHSUSPREG_CH12_SUSP_RegisterSize 1



#define DMAC_CHSUSPREG_CH13_SUSP_BitAddressOffset 12
#define DMAC_CHSUSPREG_CH13_SUSP_RegisterSize 1



#define DMAC_CHSUSPREG_CH14_SUSP_BitAddressOffset 13
#define DMAC_CHSUSPREG_CH14_SUSP_RegisterSize 1



#define DMAC_CHSUSPREG_CH15_SUSP_BitAddressOffset 14
#define DMAC_CHSUSPREG_CH15_SUSP_RegisterSize 1



#define DMAC_CHSUSPREG_CH16_SUSP_BitAddressOffset 15
#define DMAC_CHSUSPREG_CH16_SUSP_RegisterSize 1



#define DMAC_CHSUSPREG_CH1_SUSP_WE_BitAddressOffset 16
#define DMAC_CHSUSPREG_CH1_SUSP_WE_RegisterSize 1



#define DMAC_CHSUSPREG_CH2_SUSP_WE_BitAddressOffset 17
#define DMAC_CHSUSPREG_CH2_SUSP_WE_RegisterSize 1



#define DMAC_CHSUSPREG_CH3_SUSP_WE_BitAddressOffset 18
#define DMAC_CHSUSPREG_CH3_SUSP_WE_RegisterSize 1



#define DMAC_CHSUSPREG_CH4_SUSP_WE_BitAddressOffset 19
#define DMAC_CHSUSPREG_CH4_SUSP_WE_RegisterSize 1



#define DMAC_CHSUSPREG_CH5_SUSP_WE_BitAddressOffset 20
#define DMAC_CHSUSPREG_CH5_SUSP_WE_RegisterSize 1



#define DMAC_CHSUSPREG_CH6_SUSP_WE_BitAddressOffset 21
#define DMAC_CHSUSPREG_CH6_SUSP_WE_RegisterSize 1



#define DMAC_CHSUSPREG_CH7_SUSP_WE_BitAddressOffset 22
#define DMAC_CHSUSPREG_CH7_SUSP_WE_RegisterSize 1



#define DMAC_CHSUSPREG_CH8_SUSP_WE_BitAddressOffset 23
#define DMAC_CHSUSPREG_CH8_SUSP_WE_RegisterSize 1



#define DMAC_CHSUSPREG_CH9_SUSP_WE_BitAddressOffset 24
#define DMAC_CHSUSPREG_CH9_SUSP_WE_RegisterSize 1



#define DMAC_CHSUSPREG_CH10_SUSP_WE_BitAddressOffset 25
#define DMAC_CHSUSPREG_CH10_SUSP_WE_RegisterSize 1



#define DMAC_CHSUSPREG_CH11_SUSP_WE_BitAddressOffset 26
#define DMAC_CHSUSPREG_CH11_SUSP_WE_RegisterSize 1



#define DMAC_CHSUSPREG_CH12_SUSP_WE_BitAddressOffset 27
#define DMAC_CHSUSPREG_CH12_SUSP_WE_RegisterSize 1



#define DMAC_CHSUSPREG_CH13_SUSP_WE_BitAddressOffset 28
#define DMAC_CHSUSPREG_CH13_SUSP_WE_RegisterSize 1



#define DMAC_CHSUSPREG_CH14_SUSP_WE_BitAddressOffset 29
#define DMAC_CHSUSPREG_CH14_SUSP_WE_RegisterSize 1



#define DMAC_CHSUSPREG_CH15_SUSP_WE_BitAddressOffset 30
#define DMAC_CHSUSPREG_CH15_SUSP_WE_RegisterSize 1



#define DMAC_CHSUSPREG_CH16_SUSP_WE_BitAddressOffset 31
#define DMAC_CHSUSPREG_CH16_SUSP_WE_RegisterSize 1



#define DMAC_CHSUSPREG_CH17_SUSP_BitAddressOffset 32
#define DMAC_CHSUSPREG_CH17_SUSP_RegisterSize 1



#define DMAC_CHSUSPREG_CH18_SUSP_BitAddressOffset 33
#define DMAC_CHSUSPREG_CH18_SUSP_RegisterSize 1



#define DMAC_CHSUSPREG_CH19_SUSP_BitAddressOffset 34
#define DMAC_CHSUSPREG_CH19_SUSP_RegisterSize 1



#define DMAC_CHSUSPREG_CH20_SUSP_BitAddressOffset 35
#define DMAC_CHSUSPREG_CH20_SUSP_RegisterSize 1



#define DMAC_CHSUSPREG_CH21_SUSP_BitAddressOffset 36
#define DMAC_CHSUSPREG_CH21_SUSP_RegisterSize 1



#define DMAC_CHSUSPREG_CH22_SUSP_BitAddressOffset 37
#define DMAC_CHSUSPREG_CH22_SUSP_RegisterSize 1



#define DMAC_CHSUSPREG_CH23_SUSP_BitAddressOffset 38
#define DMAC_CHSUSPREG_CH23_SUSP_RegisterSize 1



#define DMAC_CHSUSPREG_CH24_SUSP_BitAddressOffset 39
#define DMAC_CHSUSPREG_CH24_SUSP_RegisterSize 1



#define DMAC_CHSUSPREG_CH25_SUSP_BitAddressOffset 40
#define DMAC_CHSUSPREG_CH25_SUSP_RegisterSize 1



#define DMAC_CHSUSPREG_CH26_SUSP_BitAddressOffset 41
#define DMAC_CHSUSPREG_CH26_SUSP_RegisterSize 1



#define DMAC_CHSUSPREG_CH27_SUSP_BitAddressOffset 42
#define DMAC_CHSUSPREG_CH27_SUSP_RegisterSize 1



#define DMAC_CHSUSPREG_CH28_SUSP_BitAddressOffset 43
#define DMAC_CHSUSPREG_CH28_SUSP_RegisterSize 1



#define DMAC_CHSUSPREG_CH29_SUSP_BitAddressOffset 44
#define DMAC_CHSUSPREG_CH29_SUSP_RegisterSize 1



#define DMAC_CHSUSPREG_CH30_SUSP_BitAddressOffset 45
#define DMAC_CHSUSPREG_CH30_SUSP_RegisterSize 1



#define DMAC_CHSUSPREG_RSVD_DMAC_CH_SUSP2_BitAddressOffset 46
#define DMAC_CHSUSPREG_RSVD_DMAC_CH_SUSP2_RegisterSize 2



#define DMAC_CHSUSPREG_CH17_SUSP_WE_BitAddressOffset 48
#define DMAC_CHSUSPREG_CH17_SUSP_WE_RegisterSize 1



#define DMAC_CHSUSPREG_CH18_SUSP_WE_BitAddressOffset 49
#define DMAC_CHSUSPREG_CH18_SUSP_WE_RegisterSize 1



#define DMAC_CHSUSPREG_CH19_SUSP_WE_BitAddressOffset 50
#define DMAC_CHSUSPREG_CH19_SUSP_WE_RegisterSize 1



#define DMAC_CHSUSPREG_CH20_SUSP_WE_BitAddressOffset 51
#define DMAC_CHSUSPREG_CH20_SUSP_WE_RegisterSize 1



#define DMAC_CHSUSPREG_CH21_SUSP_WE_BitAddressOffset 52
#define DMAC_CHSUSPREG_CH21_SUSP_WE_RegisterSize 1



#define DMAC_CHSUSPREG_CH22_SUSP_WE_BitAddressOffset 53
#define DMAC_CHSUSPREG_CH22_SUSP_WE_RegisterSize 1



#define DMAC_CHSUSPREG_CH23_SUSP_WE_BitAddressOffset 54
#define DMAC_CHSUSPREG_CH23_SUSP_WE_RegisterSize 1



#define DMAC_CHSUSPREG_CH24_SUSP_WE_BitAddressOffset 55
#define DMAC_CHSUSPREG_CH24_SUSP_WE_RegisterSize 1



#define DMAC_CHSUSPREG_CH25_SUSP_WE_BitAddressOffset 56
#define DMAC_CHSUSPREG_CH25_SUSP_WE_RegisterSize 1



#define DMAC_CHSUSPREG_CH26_SUSP_WE_BitAddressOffset 57
#define DMAC_CHSUSPREG_CH26_SUSP_WE_RegisterSize 1



#define DMAC_CHSUSPREG_CH27_SUSP_WE_BitAddressOffset 58
#define DMAC_CHSUSPREG_CH27_SUSP_WE_RegisterSize 1



#define DMAC_CHSUSPREG_CH28_SUSP_WE_BitAddressOffset 59
#define DMAC_CHSUSPREG_CH28_SUSP_WE_RegisterSize 1



#define DMAC_CHSUSPREG_CH29_SUSP_WE_BitAddressOffset 60
#define DMAC_CHSUSPREG_CH29_SUSP_WE_RegisterSize 1



#define DMAC_CHSUSPREG_CH30_SUSP_WE_BitAddressOffset 61
#define DMAC_CHSUSPREG_CH30_SUSP_WE_RegisterSize 1



#define DMAC_CHSUSPREG_RSVD_DMAC_CH_SUSP_WE_BitAddressOffset 62
#define DMAC_CHSUSPREG_RSVD_DMAC_CH_SUSP_WE_RegisterSize 2





#define DMAC_CHABORTREG (Common_Registers_Address_Block_BaseAddress + 0x28)
#define DMAC_CHABORTREG_RegisterSize 64
#define DMAC_CHABORTREG_RegisterResetValue 0x0
#define DMAC_CHABORTREG_RegisterResetMask 0xffffffffffffffff





#define DMAC_CHABORTREG_CH1_ABORT_BitAddressOffset 0
#define DMAC_CHABORTREG_CH1_ABORT_RegisterSize 1



#define DMAC_CHABORTREG_CH2_ABORT_BitAddressOffset 1
#define DMAC_CHABORTREG_CH2_ABORT_RegisterSize 1



#define DMAC_CHABORTREG_CH3_ABORT_BitAddressOffset 2
#define DMAC_CHABORTREG_CH3_ABORT_RegisterSize 1



#define DMAC_CHABORTREG_CH4_ABORT_BitAddressOffset 3
#define DMAC_CHABORTREG_CH4_ABORT_RegisterSize 1



#define DMAC_CHABORTREG_CH5_ABORT_BitAddressOffset 4
#define DMAC_CHABORTREG_CH5_ABORT_RegisterSize 1



#define DMAC_CHABORTREG_CH6_ABORT_BitAddressOffset 5
#define DMAC_CHABORTREG_CH6_ABORT_RegisterSize 1



#define DMAC_CHABORTREG_CH7_ABORT_BitAddressOffset 6
#define DMAC_CHABORTREG_CH7_ABORT_RegisterSize 1



#define DMAC_CHABORTREG_CH8_ABORT_BitAddressOffset 7
#define DMAC_CHABORTREG_CH8_ABORT_RegisterSize 1



#define DMAC_CHABORTREG_CH9_ABORT_BitAddressOffset 8
#define DMAC_CHABORTREG_CH9_ABORT_RegisterSize 1



#define DMAC_CHABORTREG_CH10_ABORT_BitAddressOffset 9
#define DMAC_CHABORTREG_CH10_ABORT_RegisterSize 1



#define DMAC_CHABORTREG_CH11_ABORT_BitAddressOffset 10
#define DMAC_CHABORTREG_CH11_ABORT_RegisterSize 1



#define DMAC_CHABORTREG_CH12_ABORT_BitAddressOffset 11
#define DMAC_CHABORTREG_CH12_ABORT_RegisterSize 1



#define DMAC_CHABORTREG_CH13_ABORT_BitAddressOffset 12
#define DMAC_CHABORTREG_CH13_ABORT_RegisterSize 1



#define DMAC_CHABORTREG_CH14_ABORT_BitAddressOffset 13
#define DMAC_CHABORTREG_CH14_ABORT_RegisterSize 1



#define DMAC_CHABORTREG_CH15_ABORT_BitAddressOffset 14
#define DMAC_CHABORTREG_CH15_ABORT_RegisterSize 1



#define DMAC_CHABORTREG_CH16_ABORT_BitAddressOffset 15
#define DMAC_CHABORTREG_CH16_ABORT_RegisterSize 1



#define DMAC_CHABORTREG_CH1_ABORT_WE_BitAddressOffset 16
#define DMAC_CHABORTREG_CH1_ABORT_WE_RegisterSize 1



#define DMAC_CHABORTREG_CH2_ABORT_WE_BitAddressOffset 17
#define DMAC_CHABORTREG_CH2_ABORT_WE_RegisterSize 1



#define DMAC_CHABORTREG_CH3_ABORT_WE_BitAddressOffset 18
#define DMAC_CHABORTREG_CH3_ABORT_WE_RegisterSize 1



#define DMAC_CHABORTREG_CH4_ABORT_WE_BitAddressOffset 19
#define DMAC_CHABORTREG_CH4_ABORT_WE_RegisterSize 1



#define DMAC_CHABORTREG_CH5_ABORT_WE_BitAddressOffset 20
#define DMAC_CHABORTREG_CH5_ABORT_WE_RegisterSize 1



#define DMAC_CHABORTREG_CH6_ABORT_WE_BitAddressOffset 21
#define DMAC_CHABORTREG_CH6_ABORT_WE_RegisterSize 1



#define DMAC_CHABORTREG_CH7_ABORT_WE_BitAddressOffset 22
#define DMAC_CHABORTREG_CH7_ABORT_WE_RegisterSize 1



#define DMAC_CHABORTREG_CH8_ABORT_WE_BitAddressOffset 23
#define DMAC_CHABORTREG_CH8_ABORT_WE_RegisterSize 1



#define DMAC_CHABORTREG_CH9_ABORT_WE_BitAddressOffset 24
#define DMAC_CHABORTREG_CH9_ABORT_WE_RegisterSize 1



#define DMAC_CHABORTREG_CH10_ABORT_WE_BitAddressOffset 25
#define DMAC_CHABORTREG_CH10_ABORT_WE_RegisterSize 1



#define DMAC_CHABORTREG_CH11_ABORT_WE_BitAddressOffset 26
#define DMAC_CHABORTREG_CH11_ABORT_WE_RegisterSize 1



#define DMAC_CHABORTREG_CH12_ABORT_WE_BitAddressOffset 27
#define DMAC_CHABORTREG_CH12_ABORT_WE_RegisterSize 1



#define DMAC_CHABORTREG_CH13_ABORT_WE_BitAddressOffset 28
#define DMAC_CHABORTREG_CH13_ABORT_WE_RegisterSize 1



#define DMAC_CHABORTREG_CH14_ABORT_WE_BitAddressOffset 29
#define DMAC_CHABORTREG_CH14_ABORT_WE_RegisterSize 1



#define DMAC_CHABORTREG_CH15_ABORT_WE_BitAddressOffset 30
#define DMAC_CHABORTREG_CH15_ABORT_WE_RegisterSize 1



#define DMAC_CHABORTREG_CH16_ABORT_WE_BitAddressOffset 31
#define DMAC_CHABORTREG_CH16_ABORT_WE_RegisterSize 1



#define DMAC_CHABORTREG_CH17_ABORT_BitAddressOffset 32
#define DMAC_CHABORTREG_CH17_ABORT_RegisterSize 1



#define DMAC_CHABORTREG_CH18_ABORT_BitAddressOffset 33
#define DMAC_CHABORTREG_CH18_ABORT_RegisterSize 1



#define DMAC_CHABORTREG_CH19_ABORT_BitAddressOffset 34
#define DMAC_CHABORTREG_CH19_ABORT_RegisterSize 1



#define DMAC_CHABORTREG_CH20_ABORT_BitAddressOffset 35
#define DMAC_CHABORTREG_CH20_ABORT_RegisterSize 1



#define DMAC_CHABORTREG_CH21_ABORT_BitAddressOffset 36
#define DMAC_CHABORTREG_CH21_ABORT_RegisterSize 1



#define DMAC_CHABORTREG_CH22_ABORT_BitAddressOffset 37
#define DMAC_CHABORTREG_CH22_ABORT_RegisterSize 1



#define DMAC_CHABORTREG_CH23_ABORT_BitAddressOffset 38
#define DMAC_CHABORTREG_CH23_ABORT_RegisterSize 1



#define DMAC_CHABORTREG_CH24_ABORT_BitAddressOffset 39
#define DMAC_CHABORTREG_CH24_ABORT_RegisterSize 1



#define DMAC_CHABORTREG_CH25_ABORT_BitAddressOffset 40
#define DMAC_CHABORTREG_CH25_ABORT_RegisterSize 1



#define DMAC_CHABORTREG_CH26_ABORT_BitAddressOffset 41
#define DMAC_CHABORTREG_CH26_ABORT_RegisterSize 1



#define DMAC_CHABORTREG_CH27_ABORT_BitAddressOffset 42
#define DMAC_CHABORTREG_CH27_ABORT_RegisterSize 1



#define DMAC_CHABORTREG_CH28_ABORT_BitAddressOffset 43
#define DMAC_CHABORTREG_CH28_ABORT_RegisterSize 1



#define DMAC_CHABORTREG_CH29_ABORT_BitAddressOffset 44
#define DMAC_CHABORTREG_CH29_ABORT_RegisterSize 1



#define DMAC_CHABORTREG_CH30_ABORT_BitAddressOffset 45
#define DMAC_CHABORTREG_CH30_ABORT_RegisterSize 1



#define DMAC_CHABORTREG_RSVD_DMAC_CH_ABORT2_BitAddressOffset 46
#define DMAC_CHABORTREG_RSVD_DMAC_CH_ABORT2_RegisterSize 2



#define DMAC_CHABORTREG_CH17_ABORT_WE_BitAddressOffset 48
#define DMAC_CHABORTREG_CH17_ABORT_WE_RegisterSize 1



#define DMAC_CHABORTREG_CH18_ABORT_WE_BitAddressOffset 49
#define DMAC_CHABORTREG_CH18_ABORT_WE_RegisterSize 1



#define DMAC_CHABORTREG_CH19_ABORT_WE_BitAddressOffset 50
#define DMAC_CHABORTREG_CH19_ABORT_WE_RegisterSize 1



#define DMAC_CHABORTREG_CH20_ABORT_WE_BitAddressOffset 51
#define DMAC_CHABORTREG_CH20_ABORT_WE_RegisterSize 1



#define DMAC_CHABORTREG_CH21_ABORT_WE_BitAddressOffset 52
#define DMAC_CHABORTREG_CH21_ABORT_WE_RegisterSize 1



#define DMAC_CHABORTREG_CH22_ABORT_WE_BitAddressOffset 53
#define DMAC_CHABORTREG_CH22_ABORT_WE_RegisterSize 1



#define DMAC_CHABORTREG_CH23_ABORT_WE_BitAddressOffset 54
#define DMAC_CHABORTREG_CH23_ABORT_WE_RegisterSize 1



#define DMAC_CHABORTREG_CH24_ABORT_WE_BitAddressOffset 55
#define DMAC_CHABORTREG_CH24_ABORT_WE_RegisterSize 1



#define DMAC_CHABORTREG_CH25_ABORT_WE_BitAddressOffset 56
#define DMAC_CHABORTREG_CH25_ABORT_WE_RegisterSize 1



#define DMAC_CHABORTREG_CH26_ABORT_WE_BitAddressOffset 57
#define DMAC_CHABORTREG_CH26_ABORT_WE_RegisterSize 1



#define DMAC_CHABORTREG_CH27_ABORT_WE_BitAddressOffset 58
#define DMAC_CHABORTREG_CH27_ABORT_WE_RegisterSize 1



#define DMAC_CHABORTREG_CH28_ABORT_WE_BitAddressOffset 59
#define DMAC_CHABORTREG_CH28_ABORT_WE_RegisterSize 1



#define DMAC_CHABORTREG_CH29_ABORT_WE_BitAddressOffset 60
#define DMAC_CHABORTREG_CH29_ABORT_WE_RegisterSize 1



#define DMAC_CHABORTREG_CH30_ABORT_WE_BitAddressOffset 61
#define DMAC_CHABORTREG_CH30_ABORT_WE_RegisterSize 1



#define DMAC_CHABORTREG_RSVD_DMAC_CH_ABORT_WE2_BitAddressOffset 62
#define DMAC_CHABORTREG_RSVD_DMAC_CH_ABORT_WE2_RegisterSize 2





#define DMAC_INTSTATUSREG2 (Common_Registers_Address_Block_BaseAddress + 0x30)
#define DMAC_INTSTATUSREG2_RegisterSize 64
#define DMAC_INTSTATUSREG2_RegisterResetValue 0x0
#define DMAC_INTSTATUSREG2_RegisterResetMask 0xffffffffffffffff





#define DMAC_INTSTATUSREG2_CH1_IntStat_BitAddressOffset 0
#define DMAC_INTSTATUSREG2_CH1_IntStat_RegisterSize 1



#define DMAC_INTSTATUSREG2_CH2_IntStat_BitAddressOffset 1
#define DMAC_INTSTATUSREG2_CH2_IntStat_RegisterSize 1



#define DMAC_INTSTATUSREG2_CH3_IntStat_BitAddressOffset 2
#define DMAC_INTSTATUSREG2_CH3_IntStat_RegisterSize 1



#define DMAC_INTSTATUSREG2_CH4_IntStat_BitAddressOffset 3
#define DMAC_INTSTATUSREG2_CH4_IntStat_RegisterSize 1



#define DMAC_INTSTATUSREG2_CH5_IntStat_BitAddressOffset 4
#define DMAC_INTSTATUSREG2_CH5_IntStat_RegisterSize 1



#define DMAC_INTSTATUSREG2_CH6_IntStat_BitAddressOffset 5
#define DMAC_INTSTATUSREG2_CH6_IntStat_RegisterSize 1



#define DMAC_INTSTATUSREG2_CH7_IntStat_BitAddressOffset 6
#define DMAC_INTSTATUSREG2_CH7_IntStat_RegisterSize 1



#define DMAC_INTSTATUSREG2_CH8_IntStat_BitAddressOffset 7
#define DMAC_INTSTATUSREG2_CH8_IntStat_RegisterSize 1



#define DMAC_INTSTATUSREG2_CH9_IntStat_BitAddressOffset 8
#define DMAC_INTSTATUSREG2_CH9_IntStat_RegisterSize 1



#define DMAC_INTSTATUSREG2_CH10_IntStat_BitAddressOffset 9
#define DMAC_INTSTATUSREG2_CH10_IntStat_RegisterSize 1



#define DMAC_INTSTATUSREG2_CH11_IntStat_BitAddressOffset 10
#define DMAC_INTSTATUSREG2_CH11_IntStat_RegisterSize 1



#define DMAC_INTSTATUSREG2_CH12_IntStat_BitAddressOffset 11
#define DMAC_INTSTATUSREG2_CH12_IntStat_RegisterSize 1



#define DMAC_INTSTATUSREG2_CH13_IntStat_BitAddressOffset 12
#define DMAC_INTSTATUSREG2_CH13_IntStat_RegisterSize 1



#define DMAC_INTSTATUSREG2_CH14_IntStat_BitAddressOffset 13
#define DMAC_INTSTATUSREG2_CH14_IntStat_RegisterSize 1



#define DMAC_INTSTATUSREG2_CH15_IntStat_BitAddressOffset 14
#define DMAC_INTSTATUSREG2_CH15_IntStat_RegisterSize 1



#define DMAC_INTSTATUSREG2_CH16_IntStat_BitAddressOffset 15
#define DMAC_INTSTATUSREG2_CH16_IntStat_RegisterSize 1



#define DMAC_INTSTATUSREG2_CH17_IntStat_BitAddressOffset 16
#define DMAC_INTSTATUSREG2_CH17_IntStat_RegisterSize 1



#define DMAC_INTSTATUSREG2_CH18_IntStat_BitAddressOffset 17
#define DMAC_INTSTATUSREG2_CH18_IntStat_RegisterSize 1



#define DMAC_INTSTATUSREG2_CH19_IntStat_BitAddressOffset 18
#define DMAC_INTSTATUSREG2_CH19_IntStat_RegisterSize 1



#define DMAC_INTSTATUSREG2_CH20_IntStat_BitAddressOffset 19
#define DMAC_INTSTATUSREG2_CH20_IntStat_RegisterSize 1



#define DMAC_INTSTATUSREG2_CH21_IntStat_BitAddressOffset 20
#define DMAC_INTSTATUSREG2_CH21_IntStat_RegisterSize 1



#define DMAC_INTSTATUSREG2_CH22_IntStat_BitAddressOffset 21
#define DMAC_INTSTATUSREG2_CH22_IntStat_RegisterSize 1



#define DMAC_INTSTATUSREG2_CH23_IntStat_BitAddressOffset 22
#define DMAC_INTSTATUSREG2_CH23_IntStat_RegisterSize 1



#define DMAC_INTSTATUSREG2_CH24_IntStat_BitAddressOffset 23
#define DMAC_INTSTATUSREG2_CH24_IntStat_RegisterSize 1



#define DMAC_INTSTATUSREG2_CH25_IntStat_BitAddressOffset 24
#define DMAC_INTSTATUSREG2_CH25_IntStat_RegisterSize 1



#define DMAC_INTSTATUSREG2_CH26_IntStat_BitAddressOffset 25
#define DMAC_INTSTATUSREG2_CH26_IntStat_RegisterSize 1



#define DMAC_INTSTATUSREG2_CH27_IntStat_BitAddressOffset 26
#define DMAC_INTSTATUSREG2_CH27_IntStat_RegisterSize 1



#define DMAC_INTSTATUSREG2_CH28_IntStat_BitAddressOffset 27
#define DMAC_INTSTATUSREG2_CH28_IntStat_RegisterSize 1



#define DMAC_INTSTATUSREG2_CH29_IntStat_BitAddressOffset 28
#define DMAC_INTSTATUSREG2_CH29_IntStat_RegisterSize 1



#define DMAC_INTSTATUSREG2_CH30_IntStat_BitAddressOffset 29
#define DMAC_INTSTATUSREG2_CH30_IntStat_RegisterSize 1



#define DMAC_INTSTATUSREG2_RSVD_DMAC_INTSTATUSREG2_BitAddressOffset 30
#define DMAC_INTSTATUSREG2_RSVD_DMAC_INTSTATUSREG2_RegisterSize 2



#define DMAC_INTSTATUSREG2_CommonReg_IntStat_BitAddressOffset 32
#define DMAC_INTSTATUSREG2_CommonReg_IntStat_RegisterSize 1



#define DMAC_INTSTATUSREG2_RSVD_DMAC_INTSTATUSREG_63to33_BitAddressOffset 33
#define DMAC_INTSTATUSREG2_RSVD_DMAC_INTSTATUSREG_63to33_RegisterSize 31





#define DMAC_COMMONREG_INTCLEARREG (Common_Registers_Address_Block_BaseAddress + 0x38)
#define DMAC_COMMONREG_INTCLEARREG_RegisterSize 64
#define DMAC_COMMONREG_INTCLEARREG_RegisterResetValue 0x0
#define DMAC_COMMONREG_INTCLEARREG_RegisterResetMask 0xffffffffffffffff





#define DMAC_COMMONREG_INTCLEARREG_Clear_SLVIF_CommonReg_DEC_ERR_IntStat_BitAddressOffset 0
#define DMAC_COMMONREG_INTCLEARREG_Clear_SLVIF_CommonReg_DEC_ERR_IntStat_RegisterSize 1



#define DMAC_COMMONREG_INTCLEARREG_Clear_SLVIF_CommonReg_WR2RO_ERR_IntStat_BitAddressOffset 1
#define DMAC_COMMONREG_INTCLEARREG_Clear_SLVIF_CommonReg_WR2RO_ERR_IntStat_RegisterSize 1



#define DMAC_COMMONREG_INTCLEARREG_Clear_SLVIF_CommonReg_RD2WO_ERR_IntStat_BitAddressOffset 2
#define DMAC_COMMONREG_INTCLEARREG_Clear_SLVIF_CommonReg_RD2WO_ERR_IntStat_RegisterSize 1



#define DMAC_COMMONREG_INTCLEARREG_Clear_SLVIF_CommonReg_WrOnHold_ERR_IntStat_BitAddressOffset 3
#define DMAC_COMMONREG_INTCLEARREG_Clear_SLVIF_CommonReg_WrOnHold_ERR_IntStat_RegisterSize 1



#define DMAC_COMMONREG_INTCLEARREG_RSVD_DMAC_COMMONREG_INTCLEARREG_5to4_BitAddressOffset 4
#define DMAC_COMMONREG_INTCLEARREG_RSVD_DMAC_COMMONREG_INTCLEARREG_5to4_RegisterSize 2



#define DMAC_COMMONREG_INTCLEARREG_Clear_SLVIF_CommonReg_ADDRPARITY_ERR_IntStat_BitAddressOffset 6
#define DMAC_COMMONREG_INTCLEARREG_Clear_SLVIF_CommonReg_ADDRPARITY_ERR_IntStat_RegisterSize 1



#define DMAC_COMMONREG_INTCLEARREG_Clear_SLVIF_CommonReg_WRPARITY_ERR_IntStat_BitAddressOffset 7
#define DMAC_COMMONREG_INTCLEARREG_Clear_SLVIF_CommonReg_WRPARITY_ERR_IntStat_RegisterSize 1



#define DMAC_COMMONREG_INTCLEARREG_Clear_SLVIF_UndefinedReg_DEC_ERR_IntStat_BitAddressOffset 8
#define DMAC_COMMONREG_INTCLEARREG_Clear_SLVIF_UndefinedReg_DEC_ERR_IntStat_RegisterSize 1



#define DMAC_COMMONREG_INTCLEARREG_Clear_MXIF1_RCH0_PROT_CorrERR_IntStat_BitAddressOffset 9
#define DMAC_COMMONREG_INTCLEARREG_Clear_MXIF1_RCH0_PROT_CorrERR_IntStat_RegisterSize 1



#define DMAC_COMMONREG_INTCLEARREG_Clear_MXIF1_RCH0_PROT_UnCorrERR_IntStat_BitAddressOffset 10
#define DMAC_COMMONREG_INTCLEARREG_Clear_MXIF1_RCH0_PROT_UnCorrERR_IntStat_RegisterSize 1



#define DMAC_COMMONREG_INTCLEARREG_Clear_MXIF1_RCH1_PROT_CorrERR_IntStat_BitAddressOffset 11
#define DMAC_COMMONREG_INTCLEARREG_Clear_MXIF1_RCH1_PROT_CorrERR_IntStat_RegisterSize 1



#define DMAC_COMMONREG_INTCLEARREG_Clear_MXIF1_RCH1_PROT_UnCorrERR_IntStat_BitAddressOffset 12
#define DMAC_COMMONREG_INTCLEARREG_Clear_MXIF1_RCH1_PROT_UnCorrERR_IntStat_RegisterSize 1



#define DMAC_COMMONREG_INTCLEARREG_Clear_MXIF1_BCH_PROT_CorrERR_IntStat_BitAddressOffset 13
#define DMAC_COMMONREG_INTCLEARREG_Clear_MXIF1_BCH_PROT_CorrERR_IntStat_RegisterSize 1



#define DMAC_COMMONREG_INTCLEARREG_Clear_MXIF1_BCH_PROT_UnCorrERR_IntStat_BitAddressOffset 14
#define DMAC_COMMONREG_INTCLEARREG_Clear_MXIF1_BCH_PROT_UnCorrERR_IntStat_RegisterSize 1



#define DMAC_COMMONREG_INTCLEARREG_Clear_MXIF2_RCH0_PROT_CorrERR_IntStat_BitAddressOffset 15
#define DMAC_COMMONREG_INTCLEARREG_Clear_MXIF2_RCH0_PROT_CorrERR_IntStat_RegisterSize 1



#define DMAC_COMMONREG_INTCLEARREG_Clear_MXIF2_RCH0_PROT_UnCorrERR_IntStat_BitAddressOffset 16
#define DMAC_COMMONREG_INTCLEARREG_Clear_MXIF2_RCH0_PROT_UnCorrERR_IntStat_RegisterSize 1



#define DMAC_COMMONREG_INTCLEARREG_Clear_MXIF2_RCH1_PROT_CorrERR_IntStat_BitAddressOffset 17
#define DMAC_COMMONREG_INTCLEARREG_Clear_MXIF2_RCH1_PROT_CorrERR_IntStat_RegisterSize 1



#define DMAC_COMMONREG_INTCLEARREG_Clear_MXIF2_RCH1_PROT_UnCorrERR_IntStat_BitAddressOffset 18
#define DMAC_COMMONREG_INTCLEARREG_Clear_MXIF2_RCH1_PROT_UnCorrERR_IntStat_RegisterSize 1



#define DMAC_COMMONREG_INTCLEARREG_Clear_MXIF2_BCH_PROT_CorrERR_IntStat_BitAddressOffset 19
#define DMAC_COMMONREG_INTCLEARREG_Clear_MXIF2_BCH_PROT_CorrERR_IntStat_RegisterSize 1



#define DMAC_COMMONREG_INTCLEARREG_Clear_MXIF2_BCH_PROT_UnCorrERR_IntStat_BitAddressOffset 20
#define DMAC_COMMONREG_INTCLEARREG_Clear_MXIF2_BCH_PROT_UnCorrERR_IntStat_RegisterSize 1



#define DMAC_COMMONREG_INTCLEARREG_Clear_MXIF1_ARCH_PROT_ARREADY_ParErr_IntStat_BitAddressOffset 21
#define DMAC_COMMONREG_INTCLEARREG_Clear_MXIF1_ARCH_PROT_ARREADY_ParErr_IntStat_RegisterSize 1



#define DMAC_COMMONREG_INTCLEARREG_Clear_MXIF1_AWCH_PROT_AWREADY_ParErr_IntStat_BitAddressOffset 22
#define DMAC_COMMONREG_INTCLEARREG_Clear_MXIF1_AWCH_PROT_AWREADY_ParErr_IntStat_RegisterSize 1



#define DMAC_COMMONREG_INTCLEARREG_Clear_MXIF1_WCH_PROT_WREADY_ParErr_IntStat_BitAddressOffset 23
#define DMAC_COMMONREG_INTCLEARREG_Clear_MXIF1_WCH_PROT_WREADY_ParErr_IntStat_RegisterSize 1



#define DMAC_COMMONREG_INTCLEARREG_Clear_MXIF1_RCH_PROT_RVALID_ParErr_IntStat_BitAddressOffset 24
#define DMAC_COMMONREG_INTCLEARREG_Clear_MXIF1_RCH_PROT_RVALID_ParErr_IntStat_RegisterSize 1



#define DMAC_COMMONREG_INTCLEARREG_Clear_MXIF1_BCH_PROT_BVALID_ParErr_IntStat_BitAddressOffset 25
#define DMAC_COMMONREG_INTCLEARREG_Clear_MXIF1_BCH_PROT_BVALID_ParErr_IntStat_RegisterSize 1



#define DMAC_COMMONREG_INTCLEARREG_Clear_MXIF2_ARCH_PROT_ARREADY_ParErr_IntStat_BitAddressOffset 26
#define DMAC_COMMONREG_INTCLEARREG_Clear_MXIF2_ARCH_PROT_ARREADY_ParErr_IntStat_RegisterSize 1



#define DMAC_COMMONREG_INTCLEARREG_Clear_MXIF2_AWCH_PROT_AWREADY_ParErr_IntStat_BitAddressOffset 27
#define DMAC_COMMONREG_INTCLEARREG_Clear_MXIF2_AWCH_PROT_AWREADY_ParErr_IntStat_RegisterSize 1



#define DMAC_COMMONREG_INTCLEARREG_Clear_MXIF2_WCH_PROT_WREADY_ParErr_IntStat_BitAddressOffset 28
#define DMAC_COMMONREG_INTCLEARREG_Clear_MXIF2_WCH_PROT_WREADY_ParErr_IntStat_RegisterSize 1



#define DMAC_COMMONREG_INTCLEARREG_Clear_MXIF2_RCH_PROT_RVALID_ParErr_IntStat_BitAddressOffset 29
#define DMAC_COMMONREG_INTCLEARREG_Clear_MXIF2_RCH_PROT_RVALID_ParErr_IntStat_RegisterSize 1



#define DMAC_COMMONREG_INTCLEARREG_Clear_MXIF2_BCH_PROT_BVALID_ParErr_IntStat_BitAddressOffset 30
#define DMAC_COMMONREG_INTCLEARREG_Clear_MXIF2_BCH_PROT_BVALID_ParErr_IntStat_RegisterSize 1



#define DMAC_COMMONREG_INTCLEARREG_RSVD_DMAC_COMMONREG_INTCLEARREG_63to31_BitAddressOffset 31
#define DMAC_COMMONREG_INTCLEARREG_RSVD_DMAC_COMMONREG_INTCLEARREG_63to31_RegisterSize 33





#define DMAC_COMMONREG_INTSTATUS_ENABLEREG (Common_Registers_Address_Block_BaseAddress + 0x40)
#define DMAC_COMMONREG_INTSTATUS_ENABLEREG_RegisterSize 64
#define DMAC_COMMONREG_INTSTATUS_ENABLEREG_RegisterResetValue 0xffffffffffffffff
#define DMAC_COMMONREG_INTSTATUS_ENABLEREG_RegisterResetMask 0xffffffffffffffff





#define DMAC_COMMONREG_INTSTATUS_ENABLEREG_Enable_SLVIF_CommonReg_DEC_ERR_IntStat_BitAddressOffset 0
#define DMAC_COMMONREG_INTSTATUS_ENABLEREG_Enable_SLVIF_CommonReg_DEC_ERR_IntStat_RegisterSize 1



#define DMAC_COMMONREG_INTSTATUS_ENABLEREG_Enable_SLVIF_CommonReg_WR2RO_ERR_IntStat_BitAddressOffset 1
#define DMAC_COMMONREG_INTSTATUS_ENABLEREG_Enable_SLVIF_CommonReg_WR2RO_ERR_IntStat_RegisterSize 1



#define DMAC_COMMONREG_INTSTATUS_ENABLEREG_Enable_SLVIF_CommonReg_RD2WO_ERR_IntStat_BitAddressOffset 2
#define DMAC_COMMONREG_INTSTATUS_ENABLEREG_Enable_SLVIF_CommonReg_RD2WO_ERR_IntStat_RegisterSize 1



#define DMAC_COMMONREG_INTSTATUS_ENABLEREG_Enable_SLVIF_CommonReg_WrOnHold_ERR_IntStat_BitAddressOffset 3
#define DMAC_COMMONREG_INTSTATUS_ENABLEREG_Enable_SLVIF_CommonReg_WrOnHold_ERR_IntStat_RegisterSize 1



#define DMAC_COMMONREG_INTSTATUS_ENABLEREG_RSVD_DMAC_COMMONREG_INTSTATUS_ENABLEREG_5to4_BitAddressOffset 4
#define DMAC_COMMONREG_INTSTATUS_ENABLEREG_RSVD_DMAC_COMMONREG_INTSTATUS_ENABLEREG_5to4_RegisterSize 2



#define DMAC_COMMONREG_INTSTATUS_ENABLEREG_Enable_SLVIF_CommonReg_ADDRPARITY_ERR_IntStat_BitAddressOffset 6
#define DMAC_COMMONREG_INTSTATUS_ENABLEREG_Enable_SLVIF_CommonReg_ADDRPARITY_ERR_IntStat_RegisterSize 1



#define DMAC_COMMONREG_INTSTATUS_ENABLEREG_Enable_SLVIF_CommonReg_WRPARITY_ERR_IntStat_BitAddressOffset 7
#define DMAC_COMMONREG_INTSTATUS_ENABLEREG_Enable_SLVIF_CommonReg_WRPARITY_ERR_IntStat_RegisterSize 1



#define DMAC_COMMONREG_INTSTATUS_ENABLEREG_Enable_SLVIF_UndefinedReg_DEC_ERR_IntStat_BitAddressOffset 8
#define DMAC_COMMONREG_INTSTATUS_ENABLEREG_Enable_SLVIF_UndefinedReg_DEC_ERR_IntStat_RegisterSize 1



#define DMAC_COMMONREG_INTSTATUS_ENABLEREG_Enable_MXIF1_RCH0_PROT_CorrERR_IntStat_BitAddressOffset 9
#define DMAC_COMMONREG_INTSTATUS_ENABLEREG_Enable_MXIF1_RCH0_PROT_CorrERR_IntStat_RegisterSize 1



#define DMAC_COMMONREG_INTSTATUS_ENABLEREG_Enable_MXIF1_RCH0_PROT_UnCorrERR_IntStat_BitAddressOffset 10
#define DMAC_COMMONREG_INTSTATUS_ENABLEREG_Enable_MXIF1_RCH0_PROT_UnCorrERR_IntStat_RegisterSize 1



#define DMAC_COMMONREG_INTSTATUS_ENABLEREG_Enable_MXIF1_RCH1_PROT_CorrERR_IntStat_BitAddressOffset 11
#define DMAC_COMMONREG_INTSTATUS_ENABLEREG_Enable_MXIF1_RCH1_PROT_CorrERR_IntStat_RegisterSize 1



#define DMAC_COMMONREG_INTSTATUS_ENABLEREG_Enable_MXIF1_RCH1_PROT_UnCorrERR_IntStat_BitAddressOffset 12
#define DMAC_COMMONREG_INTSTATUS_ENABLEREG_Enable_MXIF1_RCH1_PROT_UnCorrERR_IntStat_RegisterSize 1



#define DMAC_COMMONREG_INTSTATUS_ENABLEREG_Enable_MXIF1_BCH_PROT_CorrERR_IntStat_BitAddressOffset 13
#define DMAC_COMMONREG_INTSTATUS_ENABLEREG_Enable_MXIF1_BCH_PROT_CorrERR_IntStat_RegisterSize 1



#define DMAC_COMMONREG_INTSTATUS_ENABLEREG_Enable_MXIF1_BCH_PROT_UnCorrERR_IntStat_BitAddressOffset 14
#define DMAC_COMMONREG_INTSTATUS_ENABLEREG_Enable_MXIF1_BCH_PROT_UnCorrERR_IntStat_RegisterSize 1



#define DMAC_COMMONREG_INTSTATUS_ENABLEREG_Enable_MXIF2_RCH0_PROT_CorrERR_IntStat_BitAddressOffset 15
#define DMAC_COMMONREG_INTSTATUS_ENABLEREG_Enable_MXIF2_RCH0_PROT_CorrERR_IntStat_RegisterSize 1



#define DMAC_COMMONREG_INTSTATUS_ENABLEREG_Enable_MXIF2_RCH0_PROT_UnCorrERR_IntStat_BitAddressOffset 16
#define DMAC_COMMONREG_INTSTATUS_ENABLEREG_Enable_MXIF2_RCH0_PROT_UnCorrERR_IntStat_RegisterSize 1



#define DMAC_COMMONREG_INTSTATUS_ENABLEREG_Enable_MXIF2_RCH1_PROT_CorrERR_IntStat_BitAddressOffset 17
#define DMAC_COMMONREG_INTSTATUS_ENABLEREG_Enable_MXIF2_RCH1_PROT_CorrERR_IntStat_RegisterSize 1



#define DMAC_COMMONREG_INTSTATUS_ENABLEREG_Enable_MXIF2_RCH1_PROT_UnCorrERR_IntStat_BitAddressOffset 18
#define DMAC_COMMONREG_INTSTATUS_ENABLEREG_Enable_MXIF2_RCH1_PROT_UnCorrERR_IntStat_RegisterSize 1



#define DMAC_COMMONREG_INTSTATUS_ENABLEREG_Enable_MXIF2_BCH_PROT_CorrERR_IntStat_BitAddressOffset 19
#define DMAC_COMMONREG_INTSTATUS_ENABLEREG_Enable_MXIF2_BCH_PROT_CorrERR_IntStat_RegisterSize 1



#define DMAC_COMMONREG_INTSTATUS_ENABLEREG_Enable_MXIF2_BCH_PROT_UnCorrERR_IntStat_BitAddressOffset 20
#define DMAC_COMMONREG_INTSTATUS_ENABLEREG_Enable_MXIF2_BCH_PROT_UnCorrERR_IntStat_RegisterSize 1



#define DMAC_COMMONREG_INTSTATUS_ENABLEREG_Enable_MXIF1_ARCH_PROT_ARREADY_ParErr_IntStat_BitAddressOffset 21
#define DMAC_COMMONREG_INTSTATUS_ENABLEREG_Enable_MXIF1_ARCH_PROT_ARREADY_ParErr_IntStat_RegisterSize 1



#define DMAC_COMMONREG_INTSTATUS_ENABLEREG_Enable_MXIF1_AWCH_PROT_AWREADY_ParErr_IntStat_BitAddressOffset 22
#define DMAC_COMMONREG_INTSTATUS_ENABLEREG_Enable_MXIF1_AWCH_PROT_AWREADY_ParErr_IntStat_RegisterSize 1



#define DMAC_COMMONREG_INTSTATUS_ENABLEREG_Enable_MXIF1_WCH_PROT_WREADY_ParErr_IntStat_BitAddressOffset 23
#define DMAC_COMMONREG_INTSTATUS_ENABLEREG_Enable_MXIF1_WCH_PROT_WREADY_ParErr_IntStat_RegisterSize 1



#define DMAC_COMMONREG_INTSTATUS_ENABLEREG_Enable_MXIF1_RCH_PROT_RVALID_ParErr_IntStat_BitAddressOffset 24
#define DMAC_COMMONREG_INTSTATUS_ENABLEREG_Enable_MXIF1_RCH_PROT_RVALID_ParErr_IntStat_RegisterSize 1



#define DMAC_COMMONREG_INTSTATUS_ENABLEREG_Enable_MXIF1_BCH_PROT_BVALID_ParErr_IntStat_BitAddressOffset 25
#define DMAC_COMMONREG_INTSTATUS_ENABLEREG_Enable_MXIF1_BCH_PROT_BVALID_ParErr_IntStat_RegisterSize 1



#define DMAC_COMMONREG_INTSTATUS_ENABLEREG_Enable_MXIF2_ARCH_PROT_ARREADY_ParErr_IntStat_BitAddressOffset 26
#define DMAC_COMMONREG_INTSTATUS_ENABLEREG_Enable_MXIF2_ARCH_PROT_ARREADY_ParErr_IntStat_RegisterSize 1



#define DMAC_COMMONREG_INTSTATUS_ENABLEREG_Enable_MXIF2_AWCH_PROT_AWREADY_ParErr_IntStat_BitAddressOffset 27
#define DMAC_COMMONREG_INTSTATUS_ENABLEREG_Enable_MXIF2_AWCH_PROT_AWREADY_ParErr_IntStat_RegisterSize 1



#define DMAC_COMMONREG_INTSTATUS_ENABLEREG_Enable_MXIF2_WCH_PROT_WREADY_ParErr_IntStat_BitAddressOffset 28
#define DMAC_COMMONREG_INTSTATUS_ENABLEREG_Enable_MXIF2_WCH_PROT_WREADY_ParErr_IntStat_RegisterSize 1



#define DMAC_COMMONREG_INTSTATUS_ENABLEREG_Enable_MXIF2_RCH_PROT_RVALID_ParErr_IntStat_BitAddressOffset 29
#define DMAC_COMMONREG_INTSTATUS_ENABLEREG_Enable_MXIF2_RCH_PROT_RVALID_ParErr_IntStat_RegisterSize 1



#define DMAC_COMMONREG_INTSTATUS_ENABLEREG_Enable_MXIF2_BCH_PROT_BVALID_ParErr_IntStat_BitAddressOffset 30
#define DMAC_COMMONREG_INTSTATUS_ENABLEREG_Enable_MXIF2_BCH_PROT_BVALID_ParErr_IntStat_RegisterSize 1



#define DMAC_COMMONREG_INTSTATUS_ENABLEREG_RSVD_DMAC_COMMONREG_INTSTATUS_ENABLEREG_63to31_BitAddressOffset 31
#define DMAC_COMMONREG_INTSTATUS_ENABLEREG_RSVD_DMAC_COMMONREG_INTSTATUS_ENABLEREG_63to31_RegisterSize 33





#define DMAC_COMMONREG_INTSIGNAL_ENABLEREG (Common_Registers_Address_Block_BaseAddress + 0x48)
#define DMAC_COMMONREG_INTSIGNAL_ENABLEREG_RegisterSize 64
#define DMAC_COMMONREG_INTSIGNAL_ENABLEREG_RegisterResetValue 0xffffffffffffffff
#define DMAC_COMMONREG_INTSIGNAL_ENABLEREG_RegisterResetMask 0xffffffffffffffff





#define DMAC_COMMONREG_INTSIGNAL_ENABLEREG_Enable_SLVIF_CommonReg_DEC_ERR_IntSignal_BitAddressOffset 0
#define DMAC_COMMONREG_INTSIGNAL_ENABLEREG_Enable_SLVIF_CommonReg_DEC_ERR_IntSignal_RegisterSize 1



#define DMAC_COMMONREG_INTSIGNAL_ENABLEREG_Enable_SLVIF_CommonReg_WR2RO_ERR_IntSignal_BitAddressOffset 1
#define DMAC_COMMONREG_INTSIGNAL_ENABLEREG_Enable_SLVIF_CommonReg_WR2RO_ERR_IntSignal_RegisterSize 1



#define DMAC_COMMONREG_INTSIGNAL_ENABLEREG_Enable_SLVIF_CommonReg_RD2WO_ERR_IntSignal_BitAddressOffset 2
#define DMAC_COMMONREG_INTSIGNAL_ENABLEREG_Enable_SLVIF_CommonReg_RD2WO_ERR_IntSignal_RegisterSize 1



#define DMAC_COMMONREG_INTSIGNAL_ENABLEREG_Enable_SLVIF_CommonReg_WrOnHold_ERR_IntSignal_BitAddressOffset 3
#define DMAC_COMMONREG_INTSIGNAL_ENABLEREG_Enable_SLVIF_CommonReg_WrOnHold_ERR_IntSignal_RegisterSize 1



#define DMAC_COMMONREG_INTSIGNAL_ENABLEREG_RSVD_DMAC_COMMONREG_INTSIGNAL_ENABLEREG_5to4_BitAddressOffset 4
#define DMAC_COMMONREG_INTSIGNAL_ENABLEREG_RSVD_DMAC_COMMONREG_INTSIGNAL_ENABLEREG_5to4_RegisterSize 2



#define DMAC_COMMONREG_INTSIGNAL_ENABLEREG_Enable_SLVIF_CommonReg_ADDRPARITY_ERR_IntSignal_BitAddressOffset 6
#define DMAC_COMMONREG_INTSIGNAL_ENABLEREG_Enable_SLVIF_CommonReg_ADDRPARITY_ERR_IntSignal_RegisterSize 1



#define DMAC_COMMONREG_INTSIGNAL_ENABLEREG_Enable_SLVIF_CommonReg_WRPARITY_ERR_IntSignal_BitAddressOffset 7
#define DMAC_COMMONREG_INTSIGNAL_ENABLEREG_Enable_SLVIF_CommonReg_WRPARITY_ERR_IntSignal_RegisterSize 1



#define DMAC_COMMONREG_INTSIGNAL_ENABLEREG_Enable_SLVIF_UndefinedReg_DEC_ERR_IntSignal_BitAddressOffset 8
#define DMAC_COMMONREG_INTSIGNAL_ENABLEREG_Enable_SLVIF_UndefinedReg_DEC_ERR_IntSignal_RegisterSize 1



#define DMAC_COMMONREG_INTSIGNAL_ENABLEREG_Enable_MXIF1_RCH0_PROT_CorrERR_IntSignal_BitAddressOffset 9
#define DMAC_COMMONREG_INTSIGNAL_ENABLEREG_Enable_MXIF1_RCH0_PROT_CorrERR_IntSignal_RegisterSize 1



#define DMAC_COMMONREG_INTSIGNAL_ENABLEREG_Enable_MXIF1_RCH0_PROT_UnCorrERR_IntSignal_BitAddressOffset 10
#define DMAC_COMMONREG_INTSIGNAL_ENABLEREG_Enable_MXIF1_RCH0_PROT_UnCorrERR_IntSignal_RegisterSize 1



#define DMAC_COMMONREG_INTSIGNAL_ENABLEREG_Enable_MXIF1_RCH1_PROT_CorrERR_IntSignal_BitAddressOffset 11
#define DMAC_COMMONREG_INTSIGNAL_ENABLEREG_Enable_MXIF1_RCH1_PROT_CorrERR_IntSignal_RegisterSize 1



#define DMAC_COMMONREG_INTSIGNAL_ENABLEREG_Enable_MXIF1_RCH1_PROT_UnCorrERR_IntSignal_BitAddressOffset 12
#define DMAC_COMMONREG_INTSIGNAL_ENABLEREG_Enable_MXIF1_RCH1_PROT_UnCorrERR_IntSignal_RegisterSize 1



#define DMAC_COMMONREG_INTSIGNAL_ENABLEREG_Enable_MXIF1_BCH_PROT_CorrERR_IntSignal_BitAddressOffset 13
#define DMAC_COMMONREG_INTSIGNAL_ENABLEREG_Enable_MXIF1_BCH_PROT_CorrERR_IntSignal_RegisterSize 1



#define DMAC_COMMONREG_INTSIGNAL_ENABLEREG_Enable_MXIF1_BCH_PROT_UnCorrERR_IntSignal_BitAddressOffset 14
#define DMAC_COMMONREG_INTSIGNAL_ENABLEREG_Enable_MXIF1_BCH_PROT_UnCorrERR_IntSignal_RegisterSize 1



#define DMAC_COMMONREG_INTSIGNAL_ENABLEREG_Enable_MXIF2_RCH0_PROT_CorrERR_IntSignal_BitAddressOffset 15
#define DMAC_COMMONREG_INTSIGNAL_ENABLEREG_Enable_MXIF2_RCH0_PROT_CorrERR_IntSignal_RegisterSize 1



#define DMAC_COMMONREG_INTSIGNAL_ENABLEREG_Enable_MXIF2_RCH0_PROT_UnCorrERR_IntSignal_BitAddressOffset 16
#define DMAC_COMMONREG_INTSIGNAL_ENABLEREG_Enable_MXIF2_RCH0_PROT_UnCorrERR_IntSignal_RegisterSize 1



#define DMAC_COMMONREG_INTSIGNAL_ENABLEREG_Enable_MXIF2_RCH1_PROT_CorrERR_IntSignal_BitAddressOffset 17
#define DMAC_COMMONREG_INTSIGNAL_ENABLEREG_Enable_MXIF2_RCH1_PROT_CorrERR_IntSignal_RegisterSize 1



#define DMAC_COMMONREG_INTSIGNAL_ENABLEREG_Enable_MXIF2_RCH1_PROT_UnCorrERR_IntSignal_BitAddressOffset 18
#define DMAC_COMMONREG_INTSIGNAL_ENABLEREG_Enable_MXIF2_RCH1_PROT_UnCorrERR_IntSignal_RegisterSize 1



#define DMAC_COMMONREG_INTSIGNAL_ENABLEREG_Enable_MXIF2_BCH_PROT_CorrERR_IntSignal_BitAddressOffset 19
#define DMAC_COMMONREG_INTSIGNAL_ENABLEREG_Enable_MXIF2_BCH_PROT_CorrERR_IntSignal_RegisterSize 1



#define DMAC_COMMONREG_INTSIGNAL_ENABLEREG_Enable_MXIF2_BCH_PROT_UnCorrERR_IntSignal_BitAddressOffset 20
#define DMAC_COMMONREG_INTSIGNAL_ENABLEREG_Enable_MXIF2_BCH_PROT_UnCorrERR_IntSignal_RegisterSize 1



#define DMAC_COMMONREG_INTSIGNAL_ENABLEREG_Enable_MXIF1_ARCH_PROT_ARREADY_ParErr_IntSignal_BitAddressOffset 21
#define DMAC_COMMONREG_INTSIGNAL_ENABLEREG_Enable_MXIF1_ARCH_PROT_ARREADY_ParErr_IntSignal_RegisterSize 1



#define DMAC_COMMONREG_INTSIGNAL_ENABLEREG_Enable_MXIF1_AWCH_PROT_AWREADY_ParErr_IntSignal_BitAddressOffset 22
#define DMAC_COMMONREG_INTSIGNAL_ENABLEREG_Enable_MXIF1_AWCH_PROT_AWREADY_ParErr_IntSignal_RegisterSize 1



#define DMAC_COMMONREG_INTSIGNAL_ENABLEREG_Enable_MXIF1_WCH_PROT_WREADY_ParErr_IntSignal_BitAddressOffset 23
#define DMAC_COMMONREG_INTSIGNAL_ENABLEREG_Enable_MXIF1_WCH_PROT_WREADY_ParErr_IntSignal_RegisterSize 1



#define DMAC_COMMONREG_INTSIGNAL_ENABLEREG_Enable_MXIF1_RCH_PROT_RVALID_ParErr_IntSignal_BitAddressOffset 24
#define DMAC_COMMONREG_INTSIGNAL_ENABLEREG_Enable_MXIF1_RCH_PROT_RVALID_ParErr_IntSignal_RegisterSize 1



#define DMAC_COMMONREG_INTSIGNAL_ENABLEREG_Enable_MXIF1_BCH_PROT_BVALID_ParErr_IntSignal_BitAddressOffset 25
#define DMAC_COMMONREG_INTSIGNAL_ENABLEREG_Enable_MXIF1_BCH_PROT_BVALID_ParErr_IntSignal_RegisterSize 1



#define DMAC_COMMONREG_INTSIGNAL_ENABLEREG_Enable_MXIF2_ARCH_PROT_ARREADY_ParErr_IntSignal_BitAddressOffset 26
#define DMAC_COMMONREG_INTSIGNAL_ENABLEREG_Enable_MXIF2_ARCH_PROT_ARREADY_ParErr_IntSignal_RegisterSize 1



#define DMAC_COMMONREG_INTSIGNAL_ENABLEREG_Enable_MXIF2_AWCH_PROT_AWREADY_ParErr_IntSignal_BitAddressOffset 27
#define DMAC_COMMONREG_INTSIGNAL_ENABLEREG_Enable_MXIF2_AWCH_PROT_AWREADY_ParErr_IntSignal_RegisterSize 1



#define DMAC_COMMONREG_INTSIGNAL_ENABLEREG_Enable_MXIF2_WCH_PROT_WREADY_ParErr_IntSignal_BitAddressOffset 28
#define DMAC_COMMONREG_INTSIGNAL_ENABLEREG_Enable_MXIF2_WCH_PROT_WREADY_ParErr_IntSignal_RegisterSize 1



#define DMAC_COMMONREG_INTSIGNAL_ENABLEREG_Enable_MXIF2_RCH_PROT_RVALID_ParErr_IntSignal_BitAddressOffset 29
#define DMAC_COMMONREG_INTSIGNAL_ENABLEREG_Enable_MXIF2_RCH_PROT_RVALID_ParErr_IntSignal_RegisterSize 1



#define DMAC_COMMONREG_INTSIGNAL_ENABLEREG_Enable_MXIF2_BCH_PROT_BVALID_ParErr_IntSignal_BitAddressOffset 30
#define DMAC_COMMONREG_INTSIGNAL_ENABLEREG_Enable_MXIF2_BCH_PROT_BVALID_ParErr_IntSignal_RegisterSize 1



#define DMAC_COMMONREG_INTSIGNAL_ENABLEREG_RSVD_DMAC_COMMONREG_INTSIGNAL_ENABLEREG_63to31_BitAddressOffset 31
#define DMAC_COMMONREG_INTSIGNAL_ENABLEREG_RSVD_DMAC_COMMONREG_INTSIGNAL_ENABLEREG_63to31_RegisterSize 33





#define DMAC_COMMONREG_INTSTATUSREG (Common_Registers_Address_Block_BaseAddress + 0x50)
#define DMAC_COMMONREG_INTSTATUSREG_RegisterSize 64
#define DMAC_COMMONREG_INTSTATUSREG_RegisterResetValue 0x0
#define DMAC_COMMONREG_INTSTATUSREG_RegisterResetMask 0xffffffffffffffff





#define DMAC_COMMONREG_INTSTATUSREG_SLVIF_CommonReg_DEC_ERR_IntStat_BitAddressOffset 0
#define DMAC_COMMONREG_INTSTATUSREG_SLVIF_CommonReg_DEC_ERR_IntStat_RegisterSize 1



#define DMAC_COMMONREG_INTSTATUSREG_SLVIF_CommonReg_WR2RO_ERR_IntStat_BitAddressOffset 1
#define DMAC_COMMONREG_INTSTATUSREG_SLVIF_CommonReg_WR2RO_ERR_IntStat_RegisterSize 1



#define DMAC_COMMONREG_INTSTATUSREG_SLVIF_CommonReg_RD2WO_ERR_IntStat_BitAddressOffset 2
#define DMAC_COMMONREG_INTSTATUSREG_SLVIF_CommonReg_RD2WO_ERR_IntStat_RegisterSize 1



#define DMAC_COMMONREG_INTSTATUSREG_SLVIF_CommonReg_WrOnHold_ERR_IntStat_BitAddressOffset 3
#define DMAC_COMMONREG_INTSTATUSREG_SLVIF_CommonReg_WrOnHold_ERR_IntStat_RegisterSize 1



#define DMAC_COMMONREG_INTSTATUSREG_RSVD_DMAC_COMMONREG_INTSTATUSREG_5to4_BitAddressOffset 4
#define DMAC_COMMONREG_INTSTATUSREG_RSVD_DMAC_COMMONREG_INTSTATUSREG_5to4_RegisterSize 2



#define DMAC_COMMONREG_INTSTATUSREG_SLVIF_CommonReg_ADDRPARITY_ERR_IntStat_BitAddressOffset 6
#define DMAC_COMMONREG_INTSTATUSREG_SLVIF_CommonReg_ADDRPARITY_ERR_IntStat_RegisterSize 1



#define DMAC_COMMONREG_INTSTATUSREG_SLVIF_CommonReg_WRPARITY_ERR_IntStat_BitAddressOffset 7
#define DMAC_COMMONREG_INTSTATUSREG_SLVIF_CommonReg_WRPARITY_ERR_IntStat_RegisterSize 1



#define DMAC_COMMONREG_INTSTATUSREG_SLVIF_UndefinedReg_DEC_ERR_IntStat_BitAddressOffset 8
#define DMAC_COMMONREG_INTSTATUSREG_SLVIF_UndefinedReg_DEC_ERR_IntStat_RegisterSize 1



#define DMAC_COMMONREG_INTSTATUSREG_MXIF1_RCH0_PROT_CorrERR_IntStat_BitAddressOffset 9
#define DMAC_COMMONREG_INTSTATUSREG_MXIF1_RCH0_PROT_CorrERR_IntStat_RegisterSize 1



#define DMAC_COMMONREG_INTSTATUSREG_MXIF1_RCH0_PROT_UnCorrERR_IntStat_BitAddressOffset 10
#define DMAC_COMMONREG_INTSTATUSREG_MXIF1_RCH0_PROT_UnCorrERR_IntStat_RegisterSize 1



#define DMAC_COMMONREG_INTSTATUSREG_MXIF1_RCH1_PROT_CorrERR_IntStat_BitAddressOffset 11
#define DMAC_COMMONREG_INTSTATUSREG_MXIF1_RCH1_PROT_CorrERR_IntStat_RegisterSize 1



#define DMAC_COMMONREG_INTSTATUSREG_MXIF1_RCH1_PROT_UnCorrERR_IntStat_BitAddressOffset 12
#define DMAC_COMMONREG_INTSTATUSREG_MXIF1_RCH1_PROT_UnCorrERR_IntStat_RegisterSize 1



#define DMAC_COMMONREG_INTSTATUSREG_MXIF1_BCH_PROT_CorrERR_IntStat_BitAddressOffset 13
#define DMAC_COMMONREG_INTSTATUSREG_MXIF1_BCH_PROT_CorrERR_IntStat_RegisterSize 1



#define DMAC_COMMONREG_INTSTATUSREG_MXIF1_BCH_PROT_UnCorrERR_IntStat_BitAddressOffset 14
#define DMAC_COMMONREG_INTSTATUSREG_MXIF1_BCH_PROT_UnCorrERR_IntStat_RegisterSize 1



#define DMAC_COMMONREG_INTSTATUSREG_MXIF2_RCH0_PROT_CorrERR_IntStat_BitAddressOffset 15
#define DMAC_COMMONREG_INTSTATUSREG_MXIF2_RCH0_PROT_CorrERR_IntStat_RegisterSize 1



#define DMAC_COMMONREG_INTSTATUSREG_MXIF2_RCH0_PROT_UnCorrERR_IntStat_BitAddressOffset 16
#define DMAC_COMMONREG_INTSTATUSREG_MXIF2_RCH0_PROT_UnCorrERR_IntStat_RegisterSize 1



#define DMAC_COMMONREG_INTSTATUSREG_MXIF2_RCH1_PROT_CorrERR_IntStat_BitAddressOffset 17
#define DMAC_COMMONREG_INTSTATUSREG_MXIF2_RCH1_PROT_CorrERR_IntStat_RegisterSize 1



#define DMAC_COMMONREG_INTSTATUSREG_MXIF2_RCH1_PROT_UnCorrERR_IntStat_BitAddressOffset 18
#define DMAC_COMMONREG_INTSTATUSREG_MXIF2_RCH1_PROT_UnCorrERR_IntStat_RegisterSize 1



#define DMAC_COMMONREG_INTSTATUSREG_MXIF2_BCH_PROT_CorrERR_IntStat_BitAddressOffset 19
#define DMAC_COMMONREG_INTSTATUSREG_MXIF2_BCH_PROT_CorrERR_IntStat_RegisterSize 1



#define DMAC_COMMONREG_INTSTATUSREG_MXIF2_BCH_PROT_UnCorrERR_IntStat_BitAddressOffset 20
#define DMAC_COMMONREG_INTSTATUSREG_MXIF2_BCH_PROT_UnCorrERR_IntStat_RegisterSize 1



#define DMAC_COMMONREG_INTSTATUSREG_MXIF1_ARCH_PROT_ARREADY_ParErr_IntStat_BitAddressOffset 21
#define DMAC_COMMONREG_INTSTATUSREG_MXIF1_ARCH_PROT_ARREADY_ParErr_IntStat_RegisterSize 1



#define DMAC_COMMONREG_INTSTATUSREG_MXIF1_AWCH_PROT_AWREADY_ParErr_IntStat_BitAddressOffset 22
#define DMAC_COMMONREG_INTSTATUSREG_MXIF1_AWCH_PROT_AWREADY_ParErr_IntStat_RegisterSize 1



#define DMAC_COMMONREG_INTSTATUSREG_MXIF1_WCH_PROT_WREADY_ParErr_IntStat_BitAddressOffset 23
#define DMAC_COMMONREG_INTSTATUSREG_MXIF1_WCH_PROT_WREADY_ParErr_IntStat_RegisterSize 1



#define DMAC_COMMONREG_INTSTATUSREG_MXIF1_RCH_PROT_RVALID_ParErr_IntStat_BitAddressOffset 24
#define DMAC_COMMONREG_INTSTATUSREG_MXIF1_RCH_PROT_RVALID_ParErr_IntStat_RegisterSize 1



#define DMAC_COMMONREG_INTSTATUSREG_MXIF1_BCH_PROT_BVALID_ParErr_IntStat_BitAddressOffset 25
#define DMAC_COMMONREG_INTSTATUSREG_MXIF1_BCH_PROT_BVALID_ParErr_IntStat_RegisterSize 1



#define DMAC_COMMONREG_INTSTATUSREG_MXIF2_ARCH_PROT_ARREADY_ParErr_IntStat_BitAddressOffset 26
#define DMAC_COMMONREG_INTSTATUSREG_MXIF2_ARCH_PROT_ARREADY_ParErr_IntStat_RegisterSize 1



#define DMAC_COMMONREG_INTSTATUSREG_MXIF2_AWCH_PROT_AWREADY_ParErr_IntStat_BitAddressOffset 27
#define DMAC_COMMONREG_INTSTATUSREG_MXIF2_AWCH_PROT_AWREADY_ParErr_IntStat_RegisterSize 1



#define DMAC_COMMONREG_INTSTATUSREG_MXIF2_WCH_PROT_WREADY_ParErr_IntStat_BitAddressOffset 28
#define DMAC_COMMONREG_INTSTATUSREG_MXIF2_WCH_PROT_WREADY_ParErr_IntStat_RegisterSize 1



#define DMAC_COMMONREG_INTSTATUSREG_MXIF2_RCH_PROT_RVALID_ParErr_IntStat_BitAddressOffset 29
#define DMAC_COMMONREG_INTSTATUSREG_MXIF2_RCH_PROT_RVALID_ParErr_IntStat_RegisterSize 1



#define DMAC_COMMONREG_INTSTATUSREG_MXIF2_BCH_PROT_BVALID_ParErr_IntStat_BitAddressOffset 30
#define DMAC_COMMONREG_INTSTATUSREG_MXIF2_BCH_PROT_BVALID_ParErr_IntStat_RegisterSize 1



#define DMAC_COMMONREG_INTSTATUSREG_RSVD_DMAC_COMMONREG_INTSTATUSREG_63to31_BitAddressOffset 31
#define DMAC_COMMONREG_INTSTATUSREG_RSVD_DMAC_COMMONREG_INTSTATUSREG_63to31_RegisterSize 33





#define DMAC_RESETREG (Common_Registers_Address_Block_BaseAddress + 0x58)
#define DMAC_RESETREG_RegisterSize 64
#define DMAC_RESETREG_RegisterResetValue 0x0
#define DMAC_RESETREG_RegisterResetMask 0xffffffffffffffff





#define DMAC_RESETREG_DMAC_RST_BitAddressOffset 0
#define DMAC_RESETREG_DMAC_RST_RegisterSize 1



#define DMAC_RESETREG_RSVD_DMAC_ResetReg_1to63_BitAddressOffset 1
#define DMAC_RESETREG_RSVD_DMAC_ResetReg_1to63_RegisterSize 63





#define DMAC_LOWPOWER_CFGREG (Common_Registers_Address_Block_BaseAddress + 0x60)
#define DMAC_LOWPOWER_CFGREG_RegisterSize 64
#define DMAC_LOWPOWER_CFGREG_RegisterResetValue 0x404040000000f
#define DMAC_LOWPOWER_CFGREG_RegisterResetMask 0xffffffffffffffff





#define DMAC_LOWPOWER_CFGREG_GBL_CSLP_EN_BitAddressOffset 0
#define DMAC_LOWPOWER_CFGREG_GBL_CSLP_EN_RegisterSize 1



#define DMAC_LOWPOWER_CFGREG_CHNL_CSLP_EN_BitAddressOffset 1
#define DMAC_LOWPOWER_CFGREG_CHNL_CSLP_EN_RegisterSize 1



#define DMAC_LOWPOWER_CFGREG_SBIU_CSLP_EN_BitAddressOffset 2
#define DMAC_LOWPOWER_CFGREG_SBIU_CSLP_EN_RegisterSize 1



#define DMAC_LOWPOWER_CFGREG_MXIF_CSLP_EN_BitAddressOffset 3
#define DMAC_LOWPOWER_CFGREG_MXIF_CSLP_EN_RegisterSize 1



#define DMAC_LOWPOWER_CFGREG_RSVD_DMAC_LOWPOWER_CFGREG_31to4_BitAddressOffset 4
#define DMAC_LOWPOWER_CFGREG_RSVD_DMAC_LOWPOWER_CFGREG_31to4_RegisterSize 28



#define DMAC_LOWPOWER_CFGREG_GLCH_LPDLY_BitAddressOffset 32
#define DMAC_LOWPOWER_CFGREG_GLCH_LPDLY_RegisterSize 8



#define DMAC_LOWPOWER_CFGREG_SBIU_LPDLY_BitAddressOffset 40
#define DMAC_LOWPOWER_CFGREG_SBIU_LPDLY_RegisterSize 8



#define DMAC_LOWPOWER_CFGREG_MXIF_LPDLY_BitAddressOffset 48
#define DMAC_LOWPOWER_CFGREG_MXIF_LPDLY_RegisterSize 8



#define DMAC_LOWPOWER_CFGREG_RSVD_DMAC_LOWPOWER_CFGREG_63to56_BitAddressOffset 56
#define DMAC_LOWPOWER_CFGREG_RSVD_DMAC_LOWPOWER_CFGREG_63to56_RegisterSize 8



#define Channel1_Registers_Address_Block_BaseAddress 0x100



#define CH1_SAR (Channel1_Registers_Address_Block_BaseAddress + 0x0)
#define CH1_SAR_RegisterSize 64
#define CH1_SAR_RegisterResetValue 0x0
#define CH1_SAR_RegisterResetMask 0xffffffffffffffff





#define CH1_SAR_SAR_BitAddressOffset 0
#define CH1_SAR_SAR_RegisterSize 64





#define CH1_DAR (Channel1_Registers_Address_Block_BaseAddress + 0x8)
#define CH1_DAR_RegisterSize 64
#define CH1_DAR_RegisterResetValue 0x0
#define CH1_DAR_RegisterResetMask 0xffffffffffffffff





#define CH1_DAR_DAR_BitAddressOffset 0
#define CH1_DAR_DAR_RegisterSize 64





#define CH1_BLOCK_TS (Channel1_Registers_Address_Block_BaseAddress + 0x10)
#define CH1_BLOCK_TS_RegisterSize 64
#define CH1_BLOCK_TS_RegisterResetValue 0x0
#define CH1_BLOCK_TS_RegisterResetMask 0xffffffffffffffff





#define CH1_BLOCK_TS_BLOCK_TS_BitAddressOffset 0
#define CH1_BLOCK_TS_BLOCK_TS_RegisterSize 22



#define CH1_BLOCK_TS_RSVD_DMAC_CHx_BLOCK_TSREG_63to22_BitAddressOffset 22
#define CH1_BLOCK_TS_RSVD_DMAC_CHx_BLOCK_TSREG_63to22_RegisterSize 42





#define CH1_CTL (Channel1_Registers_Address_Block_BaseAddress + 0x18)
#define CH1_CTL_RegisterSize 64
#define CH1_CTL_RegisterResetValue 0x1200
#define CH1_CTL_RegisterResetMask 0xffffffffffffffff





#define CH1_CTL_SMS_BitAddressOffset 0
#define CH1_CTL_SMS_RegisterSize 1



#define CH1_CTL_RSVD_DMAC_CHx_CTL_1_BitAddressOffset 1
#define CH1_CTL_RSVD_DMAC_CHx_CTL_1_RegisterSize 1



#define CH1_CTL_DMS_BitAddressOffset 2
#define CH1_CTL_DMS_RegisterSize 1



#define CH1_CTL_RSVD_DMAC_CHx_CTL_3_BitAddressOffset 3
#define CH1_CTL_RSVD_DMAC_CHx_CTL_3_RegisterSize 1



#define CH1_CTL_SINC_BitAddressOffset 4
#define CH1_CTL_SINC_RegisterSize 1



#define CH1_CTL_RSVD_DMAC_CHx_CTL_5_BitAddressOffset 5
#define CH1_CTL_RSVD_DMAC_CHx_CTL_5_RegisterSize 1



#define CH1_CTL_DINC_BitAddressOffset 6
#define CH1_CTL_DINC_RegisterSize 1



#define CH1_CTL_RSVD_DMAC_CHx_CTL_7_BitAddressOffset 7
#define CH1_CTL_RSVD_DMAC_CHx_CTL_7_RegisterSize 1



#define CH1_CTL_SRC_TR_WIDTH_BitAddressOffset 8
#define CH1_CTL_SRC_TR_WIDTH_RegisterSize 3



#define CH1_CTL_DST_TR_WIDTH_BitAddressOffset 11
#define CH1_CTL_DST_TR_WIDTH_RegisterSize 3



#define CH1_CTL_SRC_MSIZE_BitAddressOffset 14
#define CH1_CTL_SRC_MSIZE_RegisterSize 4



#define CH1_CTL_DST_MSIZE_BitAddressOffset 18
#define CH1_CTL_DST_MSIZE_RegisterSize 4



#define CH1_CTL_AR_CACHE_BitAddressOffset 22
#define CH1_CTL_AR_CACHE_RegisterSize 4



#define CH1_CTL_AW_CACHE_BitAddressOffset 26
#define CH1_CTL_AW_CACHE_RegisterSize 4



#define CH1_CTL_NonPosted_LastWrite_En_BitAddressOffset 30
#define CH1_CTL_NonPosted_LastWrite_En_RegisterSize 1



#define CH1_CTL_RSVD_DMAC_CHx_CTL_31_BitAddressOffset 31
#define CH1_CTL_RSVD_DMAC_CHx_CTL_31_RegisterSize 1



#define CH1_CTL_AR_PROT_BitAddressOffset 32
#define CH1_CTL_AR_PROT_RegisterSize 3



#define CH1_CTL_AW_PROT_BitAddressOffset 35
#define CH1_CTL_AW_PROT_RegisterSize 3



#define CH1_CTL_ARLEN_EN_BitAddressOffset 38
#define CH1_CTL_ARLEN_EN_RegisterSize 1



#define CH1_CTL_ARLEN_BitAddressOffset 39
#define CH1_CTL_ARLEN_RegisterSize 8



#define CH1_CTL_AWLEN_EN_BitAddressOffset 47
#define CH1_CTL_AWLEN_EN_RegisterSize 1



#define CH1_CTL_AWLEN_BitAddressOffset 48
#define CH1_CTL_AWLEN_RegisterSize 8



#define CH1_CTL_SRC_STAT_EN_BitAddressOffset 56
#define CH1_CTL_SRC_STAT_EN_RegisterSize 1



#define CH1_CTL_DST_STAT_EN_BitAddressOffset 57
#define CH1_CTL_DST_STAT_EN_RegisterSize 1



#define CH1_CTL_IOC_BlkTfr_BitAddressOffset 58
#define CH1_CTL_IOC_BlkTfr_RegisterSize 1



#define CH1_CTL_RSVD_DMAC_CHx_CTL_59to61_BitAddressOffset 59
#define CH1_CTL_RSVD_DMAC_CHx_CTL_59to61_RegisterSize 3



#define CH1_CTL_SHADOWREG_OR_LLI_LAST_BitAddressOffset 62
#define CH1_CTL_SHADOWREG_OR_LLI_LAST_RegisterSize 1



#define CH1_CTL_SHADOWREG_OR_LLI_VALID_BitAddressOffset 63
#define CH1_CTL_SHADOWREG_OR_LLI_VALID_RegisterSize 1





#define CH1_CFG2 (Channel1_Registers_Address_Block_BaseAddress + 0x20)
#define CH1_CFG2_RegisterSize 64
#define CH1_CFG2_RegisterResetValue 0xe801b00000000
#define CH1_CFG2_RegisterResetMask 0xffffffffffffffff





#define CH1_CFG2_SRC_MULTBLK_TYPE_BitAddressOffset 0
#define CH1_CFG2_SRC_MULTBLK_TYPE_RegisterSize 2



#define CH1_CFG2_DST_MULTBLK_TYPE_BitAddressOffset 2
#define CH1_CFG2_DST_MULTBLK_TYPE_RegisterSize 2



#define CH1_CFG2_SRC_PER_BitAddressOffset 4
#define CH1_CFG2_SRC_PER_RegisterSize 5



#define CH1_CFG2_RSVD_DMAC_CHx_CFG_9_4_BitAddressOffset 9
#define CH1_CFG2_RSVD_DMAC_CHx_CFG_9_4_RegisterSize 1



#define CH1_CFG2_RSVD_DMAC_CHx_CFG_10_BitAddressOffset 10
#define CH1_CFG2_RSVD_DMAC_CHx_CFG_10_RegisterSize 1



#define CH1_CFG2_DST_PER_BitAddressOffset 11
#define CH1_CFG2_DST_PER_RegisterSize 5



#define CH1_CFG2_RSVD_DMAC_CHx_CFG_16_11_BitAddressOffset 16
#define CH1_CFG2_RSVD_DMAC_CHx_CFG_16_11_RegisterSize 1



#define CH1_CFG2_RSVD_DMAC_CHx_CFG_17_BitAddressOffset 17
#define CH1_CFG2_RSVD_DMAC_CHx_CFG_17_RegisterSize 1



#define CH1_CFG2_RD_UID_BitAddressOffset 18
#define CH1_CFG2_RD_UID_RegisterSize 4



#define CH1_CFG2_RSVD_DMAC_CHx_CFG_22to24_BitAddressOffset 22
#define CH1_CFG2_RSVD_DMAC_CHx_CFG_22to24_RegisterSize 3



#define CH1_CFG2_WR_UID_BitAddressOffset 25
#define CH1_CFG2_WR_UID_RegisterSize 4



#define CH1_CFG2_RSVD_DMAC_CHx_CFG_29to31_BitAddressOffset 29
#define CH1_CFG2_RSVD_DMAC_CHx_CFG_29to31_RegisterSize 3



#define CH1_CFG2_TT_FC_BitAddressOffset 32
#define CH1_CFG2_TT_FC_RegisterSize 3



#define CH1_CFG2_HS_SEL_SRC_BitAddressOffset 35
#define CH1_CFG2_HS_SEL_SRC_RegisterSize 1



#define CH1_CFG2_HS_SEL_DST_BitAddressOffset 36
#define CH1_CFG2_HS_SEL_DST_RegisterSize 1



#define CH1_CFG2_SRC_HWHS_POL_BitAddressOffset 37
#define CH1_CFG2_SRC_HWHS_POL_RegisterSize 1



#define CH1_CFG2_DST_HWHS_POL_BitAddressOffset 38
#define CH1_CFG2_DST_HWHS_POL_RegisterSize 1



#define CH1_CFG2_RSVD_DMAC_CHx_CFG_39to46_BitAddressOffset 39
#define CH1_CFG2_RSVD_DMAC_CHx_CFG_39to46_RegisterSize 8



#define CH1_CFG2_CH_PRIOR_BitAddressOffset 47
#define CH1_CFG2_CH_PRIOR_RegisterSize 5



#define CH1_CFG2_LOCK_CH_BitAddressOffset 52
#define CH1_CFG2_LOCK_CH_RegisterSize 1



#define CH1_CFG2_LOCK_CH_L_BitAddressOffset 53
#define CH1_CFG2_LOCK_CH_L_RegisterSize 2



#define CH1_CFG2_SRC_OSR_LMT_BitAddressOffset 55
#define CH1_CFG2_SRC_OSR_LMT_RegisterSize 4



#define CH1_CFG2_DST_OSR_LMT_BitAddressOffset 59
#define CH1_CFG2_DST_OSR_LMT_RegisterSize 4



#define CH1_CFG2_RSVD_DMAC_CHx_CFG_63_BitAddressOffset 63
#define CH1_CFG2_RSVD_DMAC_CHx_CFG_63_RegisterSize 1





#define CH1_LLP (Channel1_Registers_Address_Block_BaseAddress + 0x28)
#define CH1_LLP_RegisterSize 64
#define CH1_LLP_RegisterResetValue 0x0
#define CH1_LLP_RegisterResetMask 0xffffffffffffffff





#define CH1_LLP_LMS_BitAddressOffset 0
#define CH1_LLP_LMS_RegisterSize 1



#define CH1_LLP_RSVD_DMAC_CHx_LLP_1to5_BitAddressOffset 1
#define CH1_LLP_RSVD_DMAC_CHx_LLP_1to5_RegisterSize 5



#define CH1_LLP_LOC_BitAddressOffset 6
#define CH1_LLP_LOC_RegisterSize 58





#define CH1_STATUSREG (Channel1_Registers_Address_Block_BaseAddress + 0x30)
#define CH1_STATUSREG_RegisterSize 64
#define CH1_STATUSREG_RegisterResetValue 0x0
#define CH1_STATUSREG_RegisterResetMask 0xffffffffffffffff





#define CH1_STATUSREG_CMPLTD_BLK_TFR_SIZE_BitAddressOffset 0
#define CH1_STATUSREG_CMPLTD_BLK_TFR_SIZE_RegisterSize 22



#define CH1_STATUSREG_RSVD_DMAC_CHx_STATUSREG_22to31_BitAddressOffset 22
#define CH1_STATUSREG_RSVD_DMAC_CHx_STATUSREG_22to31_RegisterSize 10



#define CH1_STATUSREG_DATA_LEFT_IN_FIFO_BitAddressOffset 32
#define CH1_STATUSREG_DATA_LEFT_IN_FIFO_RegisterSize 15



#define CH1_STATUSREG_RSVD_DMAC_CHx_STATUSREG_47to63_BitAddressOffset 47
#define CH1_STATUSREG_RSVD_DMAC_CHx_STATUSREG_47to63_RegisterSize 17





#define CH1_SWHSSRCREG (Channel1_Registers_Address_Block_BaseAddress + 0x38)
#define CH1_SWHSSRCREG_RegisterSize 64
#define CH1_SWHSSRCREG_RegisterResetValue 0x0
#define CH1_SWHSSRCREG_RegisterResetMask 0xffffffffffffffff





#define CH1_SWHSSRCREG_SWHS_REQ_SRC_BitAddressOffset 0
#define CH1_SWHSSRCREG_SWHS_REQ_SRC_RegisterSize 1



#define CH1_SWHSSRCREG_SWHS_REQ_SRC_WE_BitAddressOffset 1
#define CH1_SWHSSRCREG_SWHS_REQ_SRC_WE_RegisterSize 1



#define CH1_SWHSSRCREG_SWHS_SGLREQ_SRC_BitAddressOffset 2
#define CH1_SWHSSRCREG_SWHS_SGLREQ_SRC_RegisterSize 1



#define CH1_SWHSSRCREG_SWHS_SGLREQ_SRC_WE_BitAddressOffset 3
#define CH1_SWHSSRCREG_SWHS_SGLREQ_SRC_WE_RegisterSize 1



#define CH1_SWHSSRCREG_SWHS_LST_SRC_BitAddressOffset 4
#define CH1_SWHSSRCREG_SWHS_LST_SRC_RegisterSize 1



#define CH1_SWHSSRCREG_SWHS_LST_SRC_WE_BitAddressOffset 5
#define CH1_SWHSSRCREG_SWHS_LST_SRC_WE_RegisterSize 1



#define CH1_SWHSSRCREG_RSVD_DMAC_CHx_SWHSSRCREG_6to63_BitAddressOffset 6
#define CH1_SWHSSRCREG_RSVD_DMAC_CHx_SWHSSRCREG_6to63_RegisterSize 58





#define CH1_SWHSDSTREG (Channel1_Registers_Address_Block_BaseAddress + 0x40)
#define CH1_SWHSDSTREG_RegisterSize 64
#define CH1_SWHSDSTREG_RegisterResetValue 0x0
#define CH1_SWHSDSTREG_RegisterResetMask 0xffffffffffffffff





#define CH1_SWHSDSTREG_SWHS_REQ_DST_BitAddressOffset 0
#define CH1_SWHSDSTREG_SWHS_REQ_DST_RegisterSize 1



#define CH1_SWHSDSTREG_SWHS_REQ_DST_WE_BitAddressOffset 1
#define CH1_SWHSDSTREG_SWHS_REQ_DST_WE_RegisterSize 1



#define CH1_SWHSDSTREG_SWHS_SGLREQ_DST_BitAddressOffset 2
#define CH1_SWHSDSTREG_SWHS_SGLREQ_DST_RegisterSize 1



#define CH1_SWHSDSTREG_SWHS_SGLREQ_DST_WE_BitAddressOffset 3
#define CH1_SWHSDSTREG_SWHS_SGLREQ_DST_WE_RegisterSize 1



#define CH1_SWHSDSTREG_SWHS_LST_DST_BitAddressOffset 4
#define CH1_SWHSDSTREG_SWHS_LST_DST_RegisterSize 1



#define CH1_SWHSDSTREG_SWHS_LST_DST_WE_BitAddressOffset 5
#define CH1_SWHSDSTREG_SWHS_LST_DST_WE_RegisterSize 1



#define CH1_SWHSDSTREG_RSVD_DMAC_CHx_SWHSDSTREG_6to63_BitAddressOffset 6
#define CH1_SWHSDSTREG_RSVD_DMAC_CHx_SWHSDSTREG_6to63_RegisterSize 58





#define CH1_BLK_TFR_RESUMEREQREG (Channel1_Registers_Address_Block_BaseAddress + 0x48)
#define CH1_BLK_TFR_RESUMEREQREG_RegisterSize 64
#define CH1_BLK_TFR_RESUMEREQREG_RegisterResetValue 0x0
#define CH1_BLK_TFR_RESUMEREQREG_RegisterResetMask 0xffffffffffffffff





#define CH1_BLK_TFR_RESUMEREQREG_BLK_TFR_RESUMEREQ_BitAddressOffset 0
#define CH1_BLK_TFR_RESUMEREQREG_BLK_TFR_RESUMEREQ_RegisterSize 1



#define CH1_BLK_TFR_RESUMEREQREG_RSVD_DMAC_CHx_BLK_TFR_RESUMEREQREG_1to63_BitAddressOffset 1
#define CH1_BLK_TFR_RESUMEREQREG_RSVD_DMAC_CHx_BLK_TFR_RESUMEREQREG_1to63_RegisterSize 63





#define CH1_AXI_IDREG (Channel1_Registers_Address_Block_BaseAddress + 0x50)
#define CH1_AXI_IDREG_RegisterSize 64
#define CH1_AXI_IDREG_RegisterResetValue 0x0
#define CH1_AXI_IDREG_RegisterResetMask 0xffffffffffffffff





#define CH1_AXI_IDREG_AXI_READ_ID_SUFFIX_BitAddressOffset 0
#define CH1_AXI_IDREG_AXI_READ_ID_SUFFIX_RegisterSize 2



#define CH1_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_IDW_L2NCm1to31_BitAddressOffset 2
#define CH1_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_IDW_L2NCm1to31_RegisterSize 14



#define CH1_AXI_IDREG_AXI_WRITE_ID_SUFFIX_BitAddressOffset 16
#define CH1_AXI_IDREG_AXI_WRITE_ID_SUFFIX_RegisterSize 2



#define CH1_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_IDW_L2NCm32to63_BitAddressOffset 18
#define CH1_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_IDW_L2NCm32to63_RegisterSize 14



#define CH1_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_32to63_BitAddressOffset 32
#define CH1_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_32to63_RegisterSize 32





#define CH1_AXI_QOSREG (Channel1_Registers_Address_Block_BaseAddress + 0x58)
#define CH1_AXI_QOSREG_RegisterSize 64
#define CH1_AXI_QOSREG_RegisterResetValue 0x0
#define CH1_AXI_QOSREG_RegisterResetMask 0xffffffffffffffff





#define CH1_AXI_QOSREG_AXI_AWQOS_BitAddressOffset 0
#define CH1_AXI_QOSREG_AXI_AWQOS_RegisterSize 4



#define CH1_AXI_QOSREG_AXI_ARQOS_BitAddressOffset 4
#define CH1_AXI_QOSREG_AXI_ARQOS_RegisterSize 4



#define CH1_AXI_QOSREG_RSVD_DMAC_CHx_AXI_QOSREG_8to63_BitAddressOffset 8
#define CH1_AXI_QOSREG_RSVD_DMAC_CHx_AXI_QOSREG_8to63_RegisterSize 56





#define CH1_SSTAT (Channel1_Registers_Address_Block_BaseAddress + 0x60)
#define CH1_SSTAT_RegisterSize 64
#define CH1_SSTAT_RegisterResetValue 0x0
#define CH1_SSTAT_RegisterResetMask 0xffffffffffffffff





#define CH1_SSTAT_SSTAT_BitAddressOffset 0
#define CH1_SSTAT_SSTAT_RegisterSize 32



#define CH1_SSTAT_RSVD_DMAC_CHx_SSTAT_32to63_BitAddressOffset 32
#define CH1_SSTAT_RSVD_DMAC_CHx_SSTAT_32to63_RegisterSize 32





#define CH1_DSTAT (Channel1_Registers_Address_Block_BaseAddress + 0x68)
#define CH1_DSTAT_RegisterSize 64
#define CH1_DSTAT_RegisterResetValue 0x0
#define CH1_DSTAT_RegisterResetMask 0xffffffffffffffff





#define CH1_DSTAT_DSTAT_BitAddressOffset 0
#define CH1_DSTAT_DSTAT_RegisterSize 32



#define CH1_DSTAT_RSVD_DMAC_CHx_DSTAT_32to63_BitAddressOffset 32
#define CH1_DSTAT_RSVD_DMAC_CHx_DSTAT_32to63_RegisterSize 32





#define CH1_SSTATAR (Channel1_Registers_Address_Block_BaseAddress + 0x70)
#define CH1_SSTATAR_RegisterSize 64
#define CH1_SSTATAR_RegisterResetValue 0x0
#define CH1_SSTATAR_RegisterResetMask 0xffffffffffffffff





#define CH1_SSTATAR_SSTATAR_BitAddressOffset 0
#define CH1_SSTATAR_SSTATAR_RegisterSize 64





#define CH1_DSTATAR (Channel1_Registers_Address_Block_BaseAddress + 0x78)
#define CH1_DSTATAR_RegisterSize 64
#define CH1_DSTATAR_RegisterResetValue 0x0
#define CH1_DSTATAR_RegisterResetMask 0xffffffffffffffff





#define CH1_DSTATAR_DSTATAR_BitAddressOffset 0
#define CH1_DSTATAR_DSTATAR_RegisterSize 64





#define CH1_INTSTATUS_ENABLEREG (Channel1_Registers_Address_Block_BaseAddress + 0x80)
#define CH1_INTSTATUS_ENABLEREG_RegisterSize 64
#define CH1_INTSTATUS_ENABLEREG_RegisterResetValue 0xffffffffffffffff
#define CH1_INTSTATUS_ENABLEREG_RegisterResetMask 0xffffffffffffffff





#define CH1_INTSTATUS_ENABLEREG_Enable_BLOCK_TFR_DONE_IntStat_BitAddressOffset 0
#define CH1_INTSTATUS_ENABLEREG_Enable_BLOCK_TFR_DONE_IntStat_RegisterSize 1



#define CH1_INTSTATUS_ENABLEREG_Enable_DMA_TFR_DONE_IntStat_BitAddressOffset 1
#define CH1_INTSTATUS_ENABLEREG_Enable_DMA_TFR_DONE_IntStat_RegisterSize 1



#define CH1_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_2_BitAddressOffset 2
#define CH1_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_2_RegisterSize 1



#define CH1_INTSTATUS_ENABLEREG_Enable_SRC_TRANSCOMP_IntStat_BitAddressOffset 3
#define CH1_INTSTATUS_ENABLEREG_Enable_SRC_TRANSCOMP_IntStat_RegisterSize 1



#define CH1_INTSTATUS_ENABLEREG_Enable_DST_TRANSCOMP_IntStat_BitAddressOffset 4
#define CH1_INTSTATUS_ENABLEREG_Enable_DST_TRANSCOMP_IntStat_RegisterSize 1



#define CH1_INTSTATUS_ENABLEREG_Enable_SRC_DEC_ERR_IntStat_BitAddressOffset 5
#define CH1_INTSTATUS_ENABLEREG_Enable_SRC_DEC_ERR_IntStat_RegisterSize 1



#define CH1_INTSTATUS_ENABLEREG_Enable_DST_DEC_ERR_IntStat_BitAddressOffset 6
#define CH1_INTSTATUS_ENABLEREG_Enable_DST_DEC_ERR_IntStat_RegisterSize 1



#define CH1_INTSTATUS_ENABLEREG_Enable_SRC_SLV_ERR_IntStat_BitAddressOffset 7
#define CH1_INTSTATUS_ENABLEREG_Enable_SRC_SLV_ERR_IntStat_RegisterSize 1



#define CH1_INTSTATUS_ENABLEREG_Enable_DST_SLV_ERR_IntStat_BitAddressOffset 8
#define CH1_INTSTATUS_ENABLEREG_Enable_DST_SLV_ERR_IntStat_RegisterSize 1



#define CH1_INTSTATUS_ENABLEREG_Enable_LLI_RD_DEC_ERR_IntStat_BitAddressOffset 9
#define CH1_INTSTATUS_ENABLEREG_Enable_LLI_RD_DEC_ERR_IntStat_RegisterSize 1



#define CH1_INTSTATUS_ENABLEREG_Enable_LLI_WR_DEC_ERR_IntStat_BitAddressOffset 10
#define CH1_INTSTATUS_ENABLEREG_Enable_LLI_WR_DEC_ERR_IntStat_RegisterSize 1



#define CH1_INTSTATUS_ENABLEREG_Enable_LLI_RD_SLV_ERR_IntStat_BitAddressOffset 11
#define CH1_INTSTATUS_ENABLEREG_Enable_LLI_RD_SLV_ERR_IntStat_RegisterSize 1



#define CH1_INTSTATUS_ENABLEREG_Enable_LLI_WR_SLV_ERR_IntStat_BitAddressOffset 12
#define CH1_INTSTATUS_ENABLEREG_Enable_LLI_WR_SLV_ERR_IntStat_RegisterSize 1



#define CH1_INTSTATUS_ENABLEREG_Enable_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_BitAddressOffset 13
#define CH1_INTSTATUS_ENABLEREG_Enable_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_RegisterSize 1



#define CH1_INTSTATUS_ENABLEREG_Enable_SLVIF_MULTIBLKTYPE_ERR_IntStat_BitAddressOffset 14
#define CH1_INTSTATUS_ENABLEREG_Enable_SLVIF_MULTIBLKTYPE_ERR_IntStat_RegisterSize 1



#define CH1_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_15_BitAddressOffset 15
#define CH1_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_15_RegisterSize 1



#define CH1_INTSTATUS_ENABLEREG_Enable_SLVIF_DEC_ERR_IntStat_BitAddressOffset 16
#define CH1_INTSTATUS_ENABLEREG_Enable_SLVIF_DEC_ERR_IntStat_RegisterSize 1



#define CH1_INTSTATUS_ENABLEREG_Enable_SLVIF_WR2RO_ERR_IntStat_BitAddressOffset 17
#define CH1_INTSTATUS_ENABLEREG_Enable_SLVIF_WR2RO_ERR_IntStat_RegisterSize 1



#define CH1_INTSTATUS_ENABLEREG_Enable_SLVIF_RD2RWO_ERR_IntStat_BitAddressOffset 18
#define CH1_INTSTATUS_ENABLEREG_Enable_SLVIF_RD2RWO_ERR_IntStat_RegisterSize 1



#define CH1_INTSTATUS_ENABLEREG_Enable_SLVIF_WRONCHEN_ERR_IntStat_BitAddressOffset 19
#define CH1_INTSTATUS_ENABLEREG_Enable_SLVIF_WRONCHEN_ERR_IntStat_RegisterSize 1



#define CH1_INTSTATUS_ENABLEREG_Enable_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_BitAddressOffset 20
#define CH1_INTSTATUS_ENABLEREG_Enable_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_RegisterSize 1



#define CH1_INTSTATUS_ENABLEREG_Enable_SLVIF_WRONHOLD_ERR_IntStat_BitAddressOffset 21
#define CH1_INTSTATUS_ENABLEREG_Enable_SLVIF_WRONHOLD_ERR_IntStat_RegisterSize 1



#define CH1_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_22to23_BitAddressOffset 22
#define CH1_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_22to23_RegisterSize 2



#define CH1_INTSTATUS_ENABLEREG_Enable_SLVIF_ADDRPARITY_ERR_IntStat_BitAddressOffset 24
#define CH1_INTSTATUS_ENABLEREG_Enable_SLVIF_ADDRPARITY_ERR_IntStat_RegisterSize 1



#define CH1_INTSTATUS_ENABLEREG_Enable_SLVIF_WRPARITY_ERR_IntStat_BitAddressOffset 25
#define CH1_INTSTATUS_ENABLEREG_Enable_SLVIF_WRPARITY_ERR_IntStat_RegisterSize 1



#define CH1_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_26_BitAddressOffset 26
#define CH1_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_26_RegisterSize 1



#define CH1_INTSTATUS_ENABLEREG_Enable_CH_LOCK_CLEARED_IntStat_BitAddressOffset 27
#define CH1_INTSTATUS_ENABLEREG_Enable_CH_LOCK_CLEARED_IntStat_RegisterSize 1



#define CH1_INTSTATUS_ENABLEREG_Enable_CH_SRC_SUSPENDED_IntStat_BitAddressOffset 28
#define CH1_INTSTATUS_ENABLEREG_Enable_CH_SRC_SUSPENDED_IntStat_RegisterSize 1



#define CH1_INTSTATUS_ENABLEREG_Enable_CH_SUSPENDED_IntStat_BitAddressOffset 29
#define CH1_INTSTATUS_ENABLEREG_Enable_CH_SUSPENDED_IntStat_RegisterSize 1



#define CH1_INTSTATUS_ENABLEREG_Enable_CH_DISABLED_IntStat_BitAddressOffset 30
#define CH1_INTSTATUS_ENABLEREG_Enable_CH_DISABLED_IntStat_RegisterSize 1



#define CH1_INTSTATUS_ENABLEREG_Enable_CH_ABORTED_IntStat_BitAddressOffset 31
#define CH1_INTSTATUS_ENABLEREG_Enable_CH_ABORTED_IntStat_RegisterSize 1



#define CH1_INTSTATUS_ENABLEREG_Enable_ECC_PROT_CHMem_CorrERR_IntStat_BitAddressOffset 32
#define CH1_INTSTATUS_ENABLEREG_Enable_ECC_PROT_CHMem_CorrERR_IntStat_RegisterSize 1



#define CH1_INTSTATUS_ENABLEREG_Enable_ECC_PROT_CHMem_UnCorrERR_IntStat_BitAddressOffset 33
#define CH1_INTSTATUS_ENABLEREG_Enable_ECC_PROT_CHMem_UnCorrERR_IntStat_RegisterSize 1



#define CH1_INTSTATUS_ENABLEREG_Enable_ECC_PROT_UIDMem_CorrERR_IntStat_BitAddressOffset 34
#define CH1_INTSTATUS_ENABLEREG_Enable_ECC_PROT_UIDMem_CorrERR_IntStat_RegisterSize 1



#define CH1_INTSTATUS_ENABLEREG_Enable_ECC_PROT_UIDMem_UnCorrERR_IntStat_BitAddressOffset 35
#define CH1_INTSTATUS_ENABLEREG_Enable_ECC_PROT_UIDMem_UnCorrERR_IntStat_RegisterSize 1



#define CH1_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_32to63_BitAddressOffset 36
#define CH1_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_32to63_RegisterSize 28





#define CH1_INTSTATUS (Channel1_Registers_Address_Block_BaseAddress + 0x88)
#define CH1_INTSTATUS_RegisterSize 64
#define CH1_INTSTATUS_RegisterResetValue 0x0
#define CH1_INTSTATUS_RegisterResetMask 0xffffffffffffffff





#define CH1_INTSTATUS_BLOCK_TFR_DONE_IntStat_BitAddressOffset 0
#define CH1_INTSTATUS_BLOCK_TFR_DONE_IntStat_RegisterSize 1



#define CH1_INTSTATUS_DMA_TFR_DONE_IntStat_BitAddressOffset 1
#define CH1_INTSTATUS_DMA_TFR_DONE_IntStat_RegisterSize 1



#define CH1_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_2_BitAddressOffset 2
#define CH1_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_2_RegisterSize 1



#define CH1_INTSTATUS_SRC_TRANSCOMP_IntStat_BitAddressOffset 3
#define CH1_INTSTATUS_SRC_TRANSCOMP_IntStat_RegisterSize 1



#define CH1_INTSTATUS_DST_TRANSCOMP_IntStat_BitAddressOffset 4
#define CH1_INTSTATUS_DST_TRANSCOMP_IntStat_RegisterSize 1



#define CH1_INTSTATUS_SRC_DEC_ERR_IntStat_BitAddressOffset 5
#define CH1_INTSTATUS_SRC_DEC_ERR_IntStat_RegisterSize 1



#define CH1_INTSTATUS_DST_DEC_ERR_IntStat_BitAddressOffset 6
#define CH1_INTSTATUS_DST_DEC_ERR_IntStat_RegisterSize 1



#define CH1_INTSTATUS_SRC_SLV_ERR_IntStat_BitAddressOffset 7
#define CH1_INTSTATUS_SRC_SLV_ERR_IntStat_RegisterSize 1



#define CH1_INTSTATUS_DST_SLV_ERR_IntStat_BitAddressOffset 8
#define CH1_INTSTATUS_DST_SLV_ERR_IntStat_RegisterSize 1



#define CH1_INTSTATUS_LLI_RD_DEC_ERR_IntStat_BitAddressOffset 9
#define CH1_INTSTATUS_LLI_RD_DEC_ERR_IntStat_RegisterSize 1



#define CH1_INTSTATUS_LLI_WR_DEC_ERR_IntStat_BitAddressOffset 10
#define CH1_INTSTATUS_LLI_WR_DEC_ERR_IntStat_RegisterSize 1



#define CH1_INTSTATUS_LLI_RD_SLV_ERR_IntStat_BitAddressOffset 11
#define CH1_INTSTATUS_LLI_RD_SLV_ERR_IntStat_RegisterSize 1



#define CH1_INTSTATUS_LLI_WR_SLV_ERR_IntStat_BitAddressOffset 12
#define CH1_INTSTATUS_LLI_WR_SLV_ERR_IntStat_RegisterSize 1



#define CH1_INTSTATUS_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_BitAddressOffset 13
#define CH1_INTSTATUS_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_RegisterSize 1



#define CH1_INTSTATUS_SLVIF_MULTIBLKTYPE_ERR_IntStat_BitAddressOffset 14
#define CH1_INTSTATUS_SLVIF_MULTIBLKTYPE_ERR_IntStat_RegisterSize 1



#define CH1_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_15_BitAddressOffset 15
#define CH1_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_15_RegisterSize 1



#define CH1_INTSTATUS_SLVIF_DEC_ERR_IntStat_BitAddressOffset 16
#define CH1_INTSTATUS_SLVIF_DEC_ERR_IntStat_RegisterSize 1



#define CH1_INTSTATUS_SLVIF_WR2RO_ERR_IntStat_BitAddressOffset 17
#define CH1_INTSTATUS_SLVIF_WR2RO_ERR_IntStat_RegisterSize 1



#define CH1_INTSTATUS_SLVIF_RD2RWO_ERR_IntStat_BitAddressOffset 18
#define CH1_INTSTATUS_SLVIF_RD2RWO_ERR_IntStat_RegisterSize 1



#define CH1_INTSTATUS_SLVIF_WRONCHEN_ERR_IntStat_BitAddressOffset 19
#define CH1_INTSTATUS_SLVIF_WRONCHEN_ERR_IntStat_RegisterSize 1



#define CH1_INTSTATUS_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_BitAddressOffset 20
#define CH1_INTSTATUS_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_RegisterSize 1



#define CH1_INTSTATUS_SLVIF_WRONHOLD_ERR_IntStat_BitAddressOffset 21
#define CH1_INTSTATUS_SLVIF_WRONHOLD_ERR_IntStat_RegisterSize 1



#define CH1_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_22to23_BitAddressOffset 22
#define CH1_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_22to23_RegisterSize 2



#define CH1_INTSTATUS_SLVIF_ADDRPARITY_ERR_IntStat_BitAddressOffset 24
#define CH1_INTSTATUS_SLVIF_ADDRPARITY_ERR_IntStat_RegisterSize 1



#define CH1_INTSTATUS_SLVIF_WRPARITY_ERR_IntStat_BitAddressOffset 25
#define CH1_INTSTATUS_SLVIF_WRPARITY_ERR_IntStat_RegisterSize 1



#define CH1_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_26_BitAddressOffset 26
#define CH1_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_26_RegisterSize 1



#define CH1_INTSTATUS_CH_LOCK_CLEARED_IntStat_BitAddressOffset 27
#define CH1_INTSTATUS_CH_LOCK_CLEARED_IntStat_RegisterSize 1



#define CH1_INTSTATUS_CH_SRC_SUSPENDED_IntStat_BitAddressOffset 28
#define CH1_INTSTATUS_CH_SRC_SUSPENDED_IntStat_RegisterSize 1



#define CH1_INTSTATUS_CH_SUSPENDED_IntStat_BitAddressOffset 29
#define CH1_INTSTATUS_CH_SUSPENDED_IntStat_RegisterSize 1



#define CH1_INTSTATUS_CH_DISABLED_IntStat_BitAddressOffset 30
#define CH1_INTSTATUS_CH_DISABLED_IntStat_RegisterSize 1



#define CH1_INTSTATUS_CH_ABORTED_IntStat_BitAddressOffset 31
#define CH1_INTSTATUS_CH_ABORTED_IntStat_RegisterSize 1



#define CH1_INTSTATUS_ECC_PROT_CHMem_CorrERR_IntStat_BitAddressOffset 32
#define CH1_INTSTATUS_ECC_PROT_CHMem_CorrERR_IntStat_RegisterSize 1



#define CH1_INTSTATUS_ECC_PROT_CHMem_UnCorrERR_IntStat_BitAddressOffset 33
#define CH1_INTSTATUS_ECC_PROT_CHMem_UnCorrERR_IntStat_RegisterSize 1



#define CH1_INTSTATUS_ECC_PROT_UIDMem_CorrERR_IntStat_BitAddressOffset 34
#define CH1_INTSTATUS_ECC_PROT_UIDMem_CorrERR_IntStat_RegisterSize 1



#define CH1_INTSTATUS_ECC_PROT_UIDMem_UnCorrERR_IntStat_BitAddressOffset 35
#define CH1_INTSTATUS_ECC_PROT_UIDMem_UnCorrERR_IntStat_RegisterSize 1



#define CH1_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_36to63_BitAddressOffset 36
#define CH1_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_36to63_RegisterSize 28





#define CH1_INTSIGNAL_ENABLEREG (Channel1_Registers_Address_Block_BaseAddress + 0x90)
#define CH1_INTSIGNAL_ENABLEREG_RegisterSize 64
#define CH1_INTSIGNAL_ENABLEREG_RegisterResetValue 0xffffffffffffffff
#define CH1_INTSIGNAL_ENABLEREG_RegisterResetMask 0xffffffffffffffff





#define CH1_INTSIGNAL_ENABLEREG_Enable_BLOCK_TFR_DONE_IntSignal_BitAddressOffset 0
#define CH1_INTSIGNAL_ENABLEREG_Enable_BLOCK_TFR_DONE_IntSignal_RegisterSize 1



#define CH1_INTSIGNAL_ENABLEREG_Enable_DMA_TFR_DONE_IntSignal_BitAddressOffset 1
#define CH1_INTSIGNAL_ENABLEREG_Enable_DMA_TFR_DONE_IntSignal_RegisterSize 1



#define CH1_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_2_BitAddressOffset 2
#define CH1_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_2_RegisterSize 1



#define CH1_INTSIGNAL_ENABLEREG_Enable_SRC_TRANSCOMP_IntSignal_BitAddressOffset 3
#define CH1_INTSIGNAL_ENABLEREG_Enable_SRC_TRANSCOMP_IntSignal_RegisterSize 1



#define CH1_INTSIGNAL_ENABLEREG_Enable_DST_TRANSCOMP_IntSignal_BitAddressOffset 4
#define CH1_INTSIGNAL_ENABLEREG_Enable_DST_TRANSCOMP_IntSignal_RegisterSize 1



#define CH1_INTSIGNAL_ENABLEREG_Enable_SRC_DEC_ERR_IntSignal_BitAddressOffset 5
#define CH1_INTSIGNAL_ENABLEREG_Enable_SRC_DEC_ERR_IntSignal_RegisterSize 1



#define CH1_INTSIGNAL_ENABLEREG_Enable_DST_DEC_ERR_IntSignal_BitAddressOffset 6
#define CH1_INTSIGNAL_ENABLEREG_Enable_DST_DEC_ERR_IntSignal_RegisterSize 1



#define CH1_INTSIGNAL_ENABLEREG_Enable_SRC_SLV_ERR_IntSignal_BitAddressOffset 7
#define CH1_INTSIGNAL_ENABLEREG_Enable_SRC_SLV_ERR_IntSignal_RegisterSize 1



#define CH1_INTSIGNAL_ENABLEREG_Enable_DST_SLV_ERR_IntSignal_BitAddressOffset 8
#define CH1_INTSIGNAL_ENABLEREG_Enable_DST_SLV_ERR_IntSignal_RegisterSize 1



#define CH1_INTSIGNAL_ENABLEREG_Enable_LLI_RD_DEC_ERR_IntSignal_BitAddressOffset 9
#define CH1_INTSIGNAL_ENABLEREG_Enable_LLI_RD_DEC_ERR_IntSignal_RegisterSize 1



#define CH1_INTSIGNAL_ENABLEREG_Enable_LLI_WR_DEC_ERR_IntSignal_BitAddressOffset 10
#define CH1_INTSIGNAL_ENABLEREG_Enable_LLI_WR_DEC_ERR_IntSignal_RegisterSize 1



#define CH1_INTSIGNAL_ENABLEREG_Enable_LLI_RD_SLV_ERR_IntSignal_BitAddressOffset 11
#define CH1_INTSIGNAL_ENABLEREG_Enable_LLI_RD_SLV_ERR_IntSignal_RegisterSize 1



#define CH1_INTSIGNAL_ENABLEREG_Enable_LLI_WR_SLV_ERR_IntSignal_BitAddressOffset 12
#define CH1_INTSIGNAL_ENABLEREG_Enable_LLI_WR_SLV_ERR_IntSignal_RegisterSize 1



#define CH1_INTSIGNAL_ENABLEREG_Enable_SHADOWREG_OR_LLI_INVALID_ERR_IntSignal_BitAddressOffset 13
#define CH1_INTSIGNAL_ENABLEREG_Enable_SHADOWREG_OR_LLI_INVALID_ERR_IntSignal_RegisterSize 1



#define CH1_INTSIGNAL_ENABLEREG_Enable_SLVIF_MULTIBLKTYPE_ERR_IntSignal_BitAddressOffset 14
#define CH1_INTSIGNAL_ENABLEREG_Enable_SLVIF_MULTIBLKTYPE_ERR_IntSignal_RegisterSize 1



#define CH1_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_15_BitAddressOffset 15
#define CH1_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_15_RegisterSize 1



#define CH1_INTSIGNAL_ENABLEREG_Enable_SLVIF_DEC_ERR_IntSignal_BitAddressOffset 16
#define CH1_INTSIGNAL_ENABLEREG_Enable_SLVIF_DEC_ERR_IntSignal_RegisterSize 1



#define CH1_INTSIGNAL_ENABLEREG_Enable_SLVIF_WR2RO_ERR_IntSignal_BitAddressOffset 17
#define CH1_INTSIGNAL_ENABLEREG_Enable_SLVIF_WR2RO_ERR_IntSignal_RegisterSize 1



#define CH1_INTSIGNAL_ENABLEREG_Enable_SLVIF_RD2RWO_ERR_IntSignal_BitAddressOffset 18
#define CH1_INTSIGNAL_ENABLEREG_Enable_SLVIF_RD2RWO_ERR_IntSignal_RegisterSize 1



#define CH1_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRONCHEN_ERR_IntSignal_BitAddressOffset 19
#define CH1_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRONCHEN_ERR_IntSignal_RegisterSize 1



#define CH1_INTSIGNAL_ENABLEREG_Enable_SLVIF_SHADOWREG_WRON_VALID_ERR_IntSignal_BitAddressOffset 20
#define CH1_INTSIGNAL_ENABLEREG_Enable_SLVIF_SHADOWREG_WRON_VALID_ERR_IntSignal_RegisterSize 1



#define CH1_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRONHOLD_ERR_IntSignal_BitAddressOffset 21
#define CH1_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRONHOLD_ERR_IntSignal_RegisterSize 1



#define CH1_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_22to23_BitAddressOffset 22
#define CH1_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_22to23_RegisterSize 2



#define CH1_INTSIGNAL_ENABLEREG_Enable_SLVIF_ADDRPARITY_ERR_IntSignal_BitAddressOffset 24
#define CH1_INTSIGNAL_ENABLEREG_Enable_SLVIF_ADDRPARITY_ERR_IntSignal_RegisterSize 1



#define CH1_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRPARITY_ERR_IntSignal_BitAddressOffset 25
#define CH1_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRPARITY_ERR_IntSignal_RegisterSize 1



#define CH1_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_26_BitAddressOffset 26
#define CH1_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_26_RegisterSize 1



#define CH1_INTSIGNAL_ENABLEREG_Enable_CH_LOCK_CLEARED_IntSignal_BitAddressOffset 27
#define CH1_INTSIGNAL_ENABLEREG_Enable_CH_LOCK_CLEARED_IntSignal_RegisterSize 1



#define CH1_INTSIGNAL_ENABLEREG_Enable_CH_SRC_SUSPENDED_IntSignal_BitAddressOffset 28
#define CH1_INTSIGNAL_ENABLEREG_Enable_CH_SRC_SUSPENDED_IntSignal_RegisterSize 1



#define CH1_INTSIGNAL_ENABLEREG_Enable_CH_SUSPENDED_IntSignal_BitAddressOffset 29
#define CH1_INTSIGNAL_ENABLEREG_Enable_CH_SUSPENDED_IntSignal_RegisterSize 1



#define CH1_INTSIGNAL_ENABLEREG_Enable_CH_DISABLED_IntSignal_BitAddressOffset 30
#define CH1_INTSIGNAL_ENABLEREG_Enable_CH_DISABLED_IntSignal_RegisterSize 1



#define CH1_INTSIGNAL_ENABLEREG_Enable_CH_ABORTED_IntSignal_BitAddressOffset 31
#define CH1_INTSIGNAL_ENABLEREG_Enable_CH_ABORTED_IntSignal_RegisterSize 1



#define CH1_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_CHMem_CorrERR_IntSignal_BitAddressOffset 32
#define CH1_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_CHMem_CorrERR_IntSignal_RegisterSize 1



#define CH1_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_CHMem_UnCorrERR_IntSignal_BitAddressOffset 33
#define CH1_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_CHMem_UnCorrERR_IntSignal_RegisterSize 1



#define CH1_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_UIDMem_CorrERR_IntSignal_BitAddressOffset 34
#define CH1_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_UIDMem_CorrERR_IntSignal_RegisterSize 1



#define CH1_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_UIDMem_UnCorrERR_IntSignal_BitAddressOffset 35
#define CH1_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_UIDMem_UnCorrERR_IntSignal_RegisterSize 1



#define CH1_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_36to63_BitAddressOffset 36
#define CH1_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_36to63_RegisterSize 28





#define CH1_INTCLEARREG (Channel1_Registers_Address_Block_BaseAddress + 0x98)
#define CH1_INTCLEARREG_RegisterSize 64
#define CH1_INTCLEARREG_RegisterResetValue 0x0
#define CH1_INTCLEARREG_RegisterResetMask 0xffffffffffffffff





#define CH1_INTCLEARREG_Clear_BLOCK_TFR_DONE_IntStat_BitAddressOffset 0
#define CH1_INTCLEARREG_Clear_BLOCK_TFR_DONE_IntStat_RegisterSize 1



#define CH1_INTCLEARREG_Clear_DMA_TFR_DONE_IntStat_BitAddressOffset 1
#define CH1_INTCLEARREG_Clear_DMA_TFR_DONE_IntStat_RegisterSize 1



#define CH1_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_2_BitAddressOffset 2
#define CH1_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_2_RegisterSize 1



#define CH1_INTCLEARREG_Clear_SRC_TRANSCOMP_IntStat_BitAddressOffset 3
#define CH1_INTCLEARREG_Clear_SRC_TRANSCOMP_IntStat_RegisterSize 1



#define CH1_INTCLEARREG_Clear_DST_TRANSCOMP_IntStat_BitAddressOffset 4
#define CH1_INTCLEARREG_Clear_DST_TRANSCOMP_IntStat_RegisterSize 1



#define CH1_INTCLEARREG_Clear_SRC_DEC_ERR_IntStat_BitAddressOffset 5
#define CH1_INTCLEARREG_Clear_SRC_DEC_ERR_IntStat_RegisterSize 1



#define CH1_INTCLEARREG_Clear_DST_DEC_ERR_IntStat_BitAddressOffset 6
#define CH1_INTCLEARREG_Clear_DST_DEC_ERR_IntStat_RegisterSize 1



#define CH1_INTCLEARREG_Clear_SRC_SLV_ERR_IntStat_BitAddressOffset 7
#define CH1_INTCLEARREG_Clear_SRC_SLV_ERR_IntStat_RegisterSize 1



#define CH1_INTCLEARREG_Clear_DST_SLV_ERR_IntStat_BitAddressOffset 8
#define CH1_INTCLEARREG_Clear_DST_SLV_ERR_IntStat_RegisterSize 1



#define CH1_INTCLEARREG_Clear_LLI_RD_DEC_ERR_IntStat_BitAddressOffset 9
#define CH1_INTCLEARREG_Clear_LLI_RD_DEC_ERR_IntStat_RegisterSize 1



#define CH1_INTCLEARREG_Clear_LLI_WR_DEC_ERR_IntStat_BitAddressOffset 10
#define CH1_INTCLEARREG_Clear_LLI_WR_DEC_ERR_IntStat_RegisterSize 1



#define CH1_INTCLEARREG_Clear_LLI_RD_SLV_ERR_IntStat_BitAddressOffset 11
#define CH1_INTCLEARREG_Clear_LLI_RD_SLV_ERR_IntStat_RegisterSize 1



#define CH1_INTCLEARREG_Clear_LLI_WR_SLV_ERR_IntStat_BitAddressOffset 12
#define CH1_INTCLEARREG_Clear_LLI_WR_SLV_ERR_IntStat_RegisterSize 1



#define CH1_INTCLEARREG_Clear_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_BitAddressOffset 13
#define CH1_INTCLEARREG_Clear_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_RegisterSize 1



#define CH1_INTCLEARREG_Clear_SLVIF_MULTIBLKTYPE_ERR_IntStat_BitAddressOffset 14
#define CH1_INTCLEARREG_Clear_SLVIF_MULTIBLKTYPE_ERR_IntStat_RegisterSize 1



#define CH1_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_15_BitAddressOffset 15
#define CH1_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_15_RegisterSize 1



#define CH1_INTCLEARREG_Clear_SLVIF_DEC_ERR_IntStat_BitAddressOffset 16
#define CH1_INTCLEARREG_Clear_SLVIF_DEC_ERR_IntStat_RegisterSize 1



#define CH1_INTCLEARREG_Clear_SLVIF_WR2RO_ERR_IntStat_BitAddressOffset 17
#define CH1_INTCLEARREG_Clear_SLVIF_WR2RO_ERR_IntStat_RegisterSize 1



#define CH1_INTCLEARREG_Clear_SLVIF_RD2RWO_ERR_IntStat_BitAddressOffset 18
#define CH1_INTCLEARREG_Clear_SLVIF_RD2RWO_ERR_IntStat_RegisterSize 1



#define CH1_INTCLEARREG_Clear_SLVIF_WRONCHEN_ERR_IntStat_BitAddressOffset 19
#define CH1_INTCLEARREG_Clear_SLVIF_WRONCHEN_ERR_IntStat_RegisterSize 1



#define CH1_INTCLEARREG_Clear_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_BitAddressOffset 20
#define CH1_INTCLEARREG_Clear_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_RegisterSize 1



#define CH1_INTCLEARREG_Clear_SLVIF_WRONHOLD_ERR_IntStat_BitAddressOffset 21
#define CH1_INTCLEARREG_Clear_SLVIF_WRONHOLD_ERR_IntStat_RegisterSize 1



#define CH1_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_22to23_BitAddressOffset 22
#define CH1_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_22to23_RegisterSize 2



#define CH1_INTCLEARREG_Clear_SLVIF_ADDRPARITY_ERR_IntStat_BitAddressOffset 24
#define CH1_INTCLEARREG_Clear_SLVIF_ADDRPARITY_ERR_IntStat_RegisterSize 1



#define CH1_INTCLEARREG_Clear_SLVIF_WRPARITY_ERR_IntStat_BitAddressOffset 25
#define CH1_INTCLEARREG_Clear_SLVIF_WRPARITY_ERR_IntStat_RegisterSize 1



#define CH1_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_26_BitAddressOffset 26
#define CH1_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_26_RegisterSize 1



#define CH1_INTCLEARREG_Clear_CH_LOCK_CLEARED_IntStat_BitAddressOffset 27
#define CH1_INTCLEARREG_Clear_CH_LOCK_CLEARED_IntStat_RegisterSize 1



#define CH1_INTCLEARREG_Clear_CH_SRC_SUSPENDED_IntStat_BitAddressOffset 28
#define CH1_INTCLEARREG_Clear_CH_SRC_SUSPENDED_IntStat_RegisterSize 1



#define CH1_INTCLEARREG_Clear_CH_SUSPENDED_IntStat_BitAddressOffset 29
#define CH1_INTCLEARREG_Clear_CH_SUSPENDED_IntStat_RegisterSize 1



#define CH1_INTCLEARREG_Clear_CH_DISABLED_IntStat_BitAddressOffset 30
#define CH1_INTCLEARREG_Clear_CH_DISABLED_IntStat_RegisterSize 1



#define CH1_INTCLEARREG_Clear_CH_ABORTED_IntStat_BitAddressOffset 31
#define CH1_INTCLEARREG_Clear_CH_ABORTED_IntStat_RegisterSize 1



#define CH1_INTCLEARREG_Clear_ECC_PROT_CHMem_CorrERR_IntStat_BitAddressOffset 32
#define CH1_INTCLEARREG_Clear_ECC_PROT_CHMem_CorrERR_IntStat_RegisterSize 1



#define CH1_INTCLEARREG_Clear_ECC_PROT_CHMem_UnCorrERR_IntStat_BitAddressOffset 33
#define CH1_INTCLEARREG_Clear_ECC_PROT_CHMem_UnCorrERR_IntStat_RegisterSize 1



#define CH1_INTCLEARREG_Clear_ECC_PROT_UIDMem_CorrERR_IntStat_BitAddressOffset 34
#define CH1_INTCLEARREG_Clear_ECC_PROT_UIDMem_CorrERR_IntStat_RegisterSize 1



#define CH1_INTCLEARREG_Clear_ECC_PROT_UIDMem_UnCorrERR_IntStat_BitAddressOffset 35
#define CH1_INTCLEARREG_Clear_ECC_PROT_UIDMem_UnCorrERR_IntStat_RegisterSize 1



#define CH1_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_36to63_BitAddressOffset 36
#define CH1_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_36to63_RegisterSize 28





#define CH1_CFG_EXTD (Channel1_Registers_Address_Block_BaseAddress + 0xa0)
#define CH1_CFG_EXTD_RegisterSize 64
#define CH1_CFG_EXTD_RegisterResetValue 0x0
#define CH1_CFG_EXTD_RegisterResetMask 0xffffffffffffffff





#define CH1_CFG_EXTD_LLI_AXPROT_BitAddressOffset 0
#define CH1_CFG_EXTD_LLI_AXPROT_RegisterSize 3



#define CH1_CFG_EXTD_LLI_AXCACHE_BitAddressOffset 3
#define CH1_CFG_EXTD_LLI_AXCACHE_RegisterSize 4



#define CH1_CFG_EXTD_RSVD_DMAC_CHx_CFG_EXTD_7to63_BitAddressOffset 7
#define CH1_CFG_EXTD_RSVD_DMAC_CHx_CFG_EXTD_7to63_RegisterSize 57



#define Channel2_Registers_Address_Block_BaseAddress 0x200



#define CH2_SAR (Channel2_Registers_Address_Block_BaseAddress + 0x0)
#define CH2_SAR_RegisterSize 64
#define CH2_SAR_RegisterResetValue 0x0
#define CH2_SAR_RegisterResetMask 0xffffffffffffffff





#define CH2_SAR_SAR_BitAddressOffset 0
#define CH2_SAR_SAR_RegisterSize 64





#define CH2_DAR (Channel2_Registers_Address_Block_BaseAddress + 0x8)
#define CH2_DAR_RegisterSize 64
#define CH2_DAR_RegisterResetValue 0x0
#define CH2_DAR_RegisterResetMask 0xffffffffffffffff





#define CH2_DAR_DAR_BitAddressOffset 0
#define CH2_DAR_DAR_RegisterSize 64





#define CH2_BLOCK_TS (Channel2_Registers_Address_Block_BaseAddress + 0x10)
#define CH2_BLOCK_TS_RegisterSize 64
#define CH2_BLOCK_TS_RegisterResetValue 0x0
#define CH2_BLOCK_TS_RegisterResetMask 0xffffffffffffffff





#define CH2_BLOCK_TS_BLOCK_TS_BitAddressOffset 0
#define CH2_BLOCK_TS_BLOCK_TS_RegisterSize 22



#define CH2_BLOCK_TS_RSVD_DMAC_CHx_BLOCK_TSREG_63to22_BitAddressOffset 22
#define CH2_BLOCK_TS_RSVD_DMAC_CHx_BLOCK_TSREG_63to22_RegisterSize 42





#define CH2_CTL (Channel2_Registers_Address_Block_BaseAddress + 0x18)
#define CH2_CTL_RegisterSize 64
#define CH2_CTL_RegisterResetValue 0x1200
#define CH2_CTL_RegisterResetMask 0xffffffffffffffff





#define CH2_CTL_SMS_BitAddressOffset 0
#define CH2_CTL_SMS_RegisterSize 1



#define CH2_CTL_RSVD_DMAC_CHx_CTL_1_BitAddressOffset 1
#define CH2_CTL_RSVD_DMAC_CHx_CTL_1_RegisterSize 1



#define CH2_CTL_DMS_BitAddressOffset 2
#define CH2_CTL_DMS_RegisterSize 1



#define CH2_CTL_RSVD_DMAC_CHx_CTL_3_BitAddressOffset 3
#define CH2_CTL_RSVD_DMAC_CHx_CTL_3_RegisterSize 1



#define CH2_CTL_SINC_BitAddressOffset 4
#define CH2_CTL_SINC_RegisterSize 1



#define CH2_CTL_RSVD_DMAC_CHx_CTL_5_BitAddressOffset 5
#define CH2_CTL_RSVD_DMAC_CHx_CTL_5_RegisterSize 1



#define CH2_CTL_DINC_BitAddressOffset 6
#define CH2_CTL_DINC_RegisterSize 1



#define CH2_CTL_RSVD_DMAC_CHx_CTL_7_BitAddressOffset 7
#define CH2_CTL_RSVD_DMAC_CHx_CTL_7_RegisterSize 1



#define CH2_CTL_SRC_TR_WIDTH_BitAddressOffset 8
#define CH2_CTL_SRC_TR_WIDTH_RegisterSize 3



#define CH2_CTL_DST_TR_WIDTH_BitAddressOffset 11
#define CH2_CTL_DST_TR_WIDTH_RegisterSize 3



#define CH2_CTL_SRC_MSIZE_BitAddressOffset 14
#define CH2_CTL_SRC_MSIZE_RegisterSize 4



#define CH2_CTL_DST_MSIZE_BitAddressOffset 18
#define CH2_CTL_DST_MSIZE_RegisterSize 4



#define CH2_CTL_AR_CACHE_BitAddressOffset 22
#define CH2_CTL_AR_CACHE_RegisterSize 4



#define CH2_CTL_AW_CACHE_BitAddressOffset 26
#define CH2_CTL_AW_CACHE_RegisterSize 4



#define CH2_CTL_NonPosted_LastWrite_En_BitAddressOffset 30
#define CH2_CTL_NonPosted_LastWrite_En_RegisterSize 1



#define CH2_CTL_RSVD_DMAC_CHx_CTL_31_BitAddressOffset 31
#define CH2_CTL_RSVD_DMAC_CHx_CTL_31_RegisterSize 1



#define CH2_CTL_AR_PROT_BitAddressOffset 32
#define CH2_CTL_AR_PROT_RegisterSize 3



#define CH2_CTL_AW_PROT_BitAddressOffset 35
#define CH2_CTL_AW_PROT_RegisterSize 3



#define CH2_CTL_ARLEN_EN_BitAddressOffset 38
#define CH2_CTL_ARLEN_EN_RegisterSize 1



#define CH2_CTL_ARLEN_BitAddressOffset 39
#define CH2_CTL_ARLEN_RegisterSize 8



#define CH2_CTL_AWLEN_EN_BitAddressOffset 47
#define CH2_CTL_AWLEN_EN_RegisterSize 1



#define CH2_CTL_AWLEN_BitAddressOffset 48
#define CH2_CTL_AWLEN_RegisterSize 8



#define CH2_CTL_SRC_STAT_EN_BitAddressOffset 56
#define CH2_CTL_SRC_STAT_EN_RegisterSize 1



#define CH2_CTL_DST_STAT_EN_BitAddressOffset 57
#define CH2_CTL_DST_STAT_EN_RegisterSize 1



#define CH2_CTL_IOC_BlkTfr_BitAddressOffset 58
#define CH2_CTL_IOC_BlkTfr_RegisterSize 1



#define CH2_CTL_RSVD_DMAC_CHx_CTL_59to61_BitAddressOffset 59
#define CH2_CTL_RSVD_DMAC_CHx_CTL_59to61_RegisterSize 3



#define CH2_CTL_SHADOWREG_OR_LLI_LAST_BitAddressOffset 62
#define CH2_CTL_SHADOWREG_OR_LLI_LAST_RegisterSize 1



#define CH2_CTL_SHADOWREG_OR_LLI_VALID_BitAddressOffset 63
#define CH2_CTL_SHADOWREG_OR_LLI_VALID_RegisterSize 1





#define CH2_CFG2 (Channel2_Registers_Address_Block_BaseAddress + 0x20)
#define CH2_CFG2_RegisterSize 64
#define CH2_CFG2_RegisterResetValue 0xe001b00000000
#define CH2_CFG2_RegisterResetMask 0xffffffffffffffff





#define CH2_CFG2_SRC_MULTBLK_TYPE_BitAddressOffset 0
#define CH2_CFG2_SRC_MULTBLK_TYPE_RegisterSize 2



#define CH2_CFG2_DST_MULTBLK_TYPE_BitAddressOffset 2
#define CH2_CFG2_DST_MULTBLK_TYPE_RegisterSize 2



#define CH2_CFG2_SRC_PER_BitAddressOffset 4
#define CH2_CFG2_SRC_PER_RegisterSize 5



#define CH2_CFG2_RSVD_DMAC_CHx_CFG_9_4_BitAddressOffset 9
#define CH2_CFG2_RSVD_DMAC_CHx_CFG_9_4_RegisterSize 1



#define CH2_CFG2_RSVD_DMAC_CHx_CFG_10_BitAddressOffset 10
#define CH2_CFG2_RSVD_DMAC_CHx_CFG_10_RegisterSize 1



#define CH2_CFG2_DST_PER_BitAddressOffset 11
#define CH2_CFG2_DST_PER_RegisterSize 5



#define CH2_CFG2_RSVD_DMAC_CHx_CFG_16_11_BitAddressOffset 16
#define CH2_CFG2_RSVD_DMAC_CHx_CFG_16_11_RegisterSize 1



#define CH2_CFG2_RSVD_DMAC_CHx_CFG_17_BitAddressOffset 17
#define CH2_CFG2_RSVD_DMAC_CHx_CFG_17_RegisterSize 1



#define CH2_CFG2_RD_UID_BitAddressOffset 18
#define CH2_CFG2_RD_UID_RegisterSize 4



#define CH2_CFG2_RSVD_DMAC_CHx_CFG_22to24_BitAddressOffset 22
#define CH2_CFG2_RSVD_DMAC_CHx_CFG_22to24_RegisterSize 3



#define CH2_CFG2_WR_UID_BitAddressOffset 25
#define CH2_CFG2_WR_UID_RegisterSize 4



#define CH2_CFG2_RSVD_DMAC_CHx_CFG_29to31_BitAddressOffset 29
#define CH2_CFG2_RSVD_DMAC_CHx_CFG_29to31_RegisterSize 3



#define CH2_CFG2_TT_FC_BitAddressOffset 32
#define CH2_CFG2_TT_FC_RegisterSize 3



#define CH2_CFG2_HS_SEL_SRC_BitAddressOffset 35
#define CH2_CFG2_HS_SEL_SRC_RegisterSize 1



#define CH2_CFG2_HS_SEL_DST_BitAddressOffset 36
#define CH2_CFG2_HS_SEL_DST_RegisterSize 1



#define CH2_CFG2_SRC_HWHS_POL_BitAddressOffset 37
#define CH2_CFG2_SRC_HWHS_POL_RegisterSize 1



#define CH2_CFG2_DST_HWHS_POL_BitAddressOffset 38
#define CH2_CFG2_DST_HWHS_POL_RegisterSize 1



#define CH2_CFG2_RSVD_DMAC_CHx_CFG_39to46_BitAddressOffset 39
#define CH2_CFG2_RSVD_DMAC_CHx_CFG_39to46_RegisterSize 8



#define CH2_CFG2_CH_PRIOR_BitAddressOffset 47
#define CH2_CFG2_CH_PRIOR_RegisterSize 5



#define CH2_CFG2_LOCK_CH_BitAddressOffset 52
#define CH2_CFG2_LOCK_CH_RegisterSize 1



#define CH2_CFG2_LOCK_CH_L_BitAddressOffset 53
#define CH2_CFG2_LOCK_CH_L_RegisterSize 2



#define CH2_CFG2_SRC_OSR_LMT_BitAddressOffset 55
#define CH2_CFG2_SRC_OSR_LMT_RegisterSize 4



#define CH2_CFG2_DST_OSR_LMT_BitAddressOffset 59
#define CH2_CFG2_DST_OSR_LMT_RegisterSize 4



#define CH2_CFG2_RSVD_DMAC_CHx_CFG_63_BitAddressOffset 63
#define CH2_CFG2_RSVD_DMAC_CHx_CFG_63_RegisterSize 1





#define CH2_LLP (Channel2_Registers_Address_Block_BaseAddress + 0x28)
#define CH2_LLP_RegisterSize 64
#define CH2_LLP_RegisterResetValue 0x0
#define CH2_LLP_RegisterResetMask 0xffffffffffffffff





#define CH2_LLP_LMS_BitAddressOffset 0
#define CH2_LLP_LMS_RegisterSize 1



#define CH2_LLP_RSVD_DMAC_CHx_LLP_1to5_BitAddressOffset 1
#define CH2_LLP_RSVD_DMAC_CHx_LLP_1to5_RegisterSize 5



#define CH2_LLP_LOC_BitAddressOffset 6
#define CH2_LLP_LOC_RegisterSize 58





#define CH2_STATUSREG (Channel2_Registers_Address_Block_BaseAddress + 0x30)
#define CH2_STATUSREG_RegisterSize 64
#define CH2_STATUSREG_RegisterResetValue 0x0
#define CH2_STATUSREG_RegisterResetMask 0xffffffffffffffff





#define CH2_STATUSREG_CMPLTD_BLK_TFR_SIZE_BitAddressOffset 0
#define CH2_STATUSREG_CMPLTD_BLK_TFR_SIZE_RegisterSize 22



#define CH2_STATUSREG_RSVD_DMAC_CHx_STATUSREG_22to31_BitAddressOffset 22
#define CH2_STATUSREG_RSVD_DMAC_CHx_STATUSREG_22to31_RegisterSize 10



#define CH2_STATUSREG_DATA_LEFT_IN_FIFO_BitAddressOffset 32
#define CH2_STATUSREG_DATA_LEFT_IN_FIFO_RegisterSize 15



#define CH2_STATUSREG_RSVD_DMAC_CHx_STATUSREG_47to63_BitAddressOffset 47
#define CH2_STATUSREG_RSVD_DMAC_CHx_STATUSREG_47to63_RegisterSize 17





#define CH2_SWHSSRCREG (Channel2_Registers_Address_Block_BaseAddress + 0x38)
#define CH2_SWHSSRCREG_RegisterSize 64
#define CH2_SWHSSRCREG_RegisterResetValue 0x0
#define CH2_SWHSSRCREG_RegisterResetMask 0xffffffffffffffff





#define CH2_SWHSSRCREG_SWHS_REQ_SRC_BitAddressOffset 0
#define CH2_SWHSSRCREG_SWHS_REQ_SRC_RegisterSize 1



#define CH2_SWHSSRCREG_SWHS_REQ_SRC_WE_BitAddressOffset 1
#define CH2_SWHSSRCREG_SWHS_REQ_SRC_WE_RegisterSize 1



#define CH2_SWHSSRCREG_SWHS_SGLREQ_SRC_BitAddressOffset 2
#define CH2_SWHSSRCREG_SWHS_SGLREQ_SRC_RegisterSize 1



#define CH2_SWHSSRCREG_SWHS_SGLREQ_SRC_WE_BitAddressOffset 3
#define CH2_SWHSSRCREG_SWHS_SGLREQ_SRC_WE_RegisterSize 1



#define CH2_SWHSSRCREG_SWHS_LST_SRC_BitAddressOffset 4
#define CH2_SWHSSRCREG_SWHS_LST_SRC_RegisterSize 1



#define CH2_SWHSSRCREG_SWHS_LST_SRC_WE_BitAddressOffset 5
#define CH2_SWHSSRCREG_SWHS_LST_SRC_WE_RegisterSize 1



#define CH2_SWHSSRCREG_RSVD_DMAC_CHx_SWHSSRCREG_6to63_BitAddressOffset 6
#define CH2_SWHSSRCREG_RSVD_DMAC_CHx_SWHSSRCREG_6to63_RegisterSize 58





#define CH2_SWHSDSTREG (Channel2_Registers_Address_Block_BaseAddress + 0x40)
#define CH2_SWHSDSTREG_RegisterSize 64
#define CH2_SWHSDSTREG_RegisterResetValue 0x0
#define CH2_SWHSDSTREG_RegisterResetMask 0xffffffffffffffff





#define CH2_SWHSDSTREG_SWHS_REQ_DST_BitAddressOffset 0
#define CH2_SWHSDSTREG_SWHS_REQ_DST_RegisterSize 1



#define CH2_SWHSDSTREG_SWHS_REQ_DST_WE_BitAddressOffset 1
#define CH2_SWHSDSTREG_SWHS_REQ_DST_WE_RegisterSize 1



#define CH2_SWHSDSTREG_SWHS_SGLREQ_DST_BitAddressOffset 2
#define CH2_SWHSDSTREG_SWHS_SGLREQ_DST_RegisterSize 1



#define CH2_SWHSDSTREG_SWHS_SGLREQ_DST_WE_BitAddressOffset 3
#define CH2_SWHSDSTREG_SWHS_SGLREQ_DST_WE_RegisterSize 1



#define CH2_SWHSDSTREG_SWHS_LST_DST_BitAddressOffset 4
#define CH2_SWHSDSTREG_SWHS_LST_DST_RegisterSize 1



#define CH2_SWHSDSTREG_SWHS_LST_DST_WE_BitAddressOffset 5
#define CH2_SWHSDSTREG_SWHS_LST_DST_WE_RegisterSize 1



#define CH2_SWHSDSTREG_RSVD_DMAC_CHx_SWHSDSTREG_6to63_BitAddressOffset 6
#define CH2_SWHSDSTREG_RSVD_DMAC_CHx_SWHSDSTREG_6to63_RegisterSize 58





#define CH2_BLK_TFR_RESUMEREQREG (Channel2_Registers_Address_Block_BaseAddress + 0x48)
#define CH2_BLK_TFR_RESUMEREQREG_RegisterSize 64
#define CH2_BLK_TFR_RESUMEREQREG_RegisterResetValue 0x0
#define CH2_BLK_TFR_RESUMEREQREG_RegisterResetMask 0xffffffffffffffff





#define CH2_BLK_TFR_RESUMEREQREG_BLK_TFR_RESUMEREQ_BitAddressOffset 0
#define CH2_BLK_TFR_RESUMEREQREG_BLK_TFR_RESUMEREQ_RegisterSize 1



#define CH2_BLK_TFR_RESUMEREQREG_RSVD_DMAC_CHx_BLK_TFR_RESUMEREQREG_1to63_BitAddressOffset 1
#define CH2_BLK_TFR_RESUMEREQREG_RSVD_DMAC_CHx_BLK_TFR_RESUMEREQREG_1to63_RegisterSize 63





#define CH2_AXI_IDREG (Channel2_Registers_Address_Block_BaseAddress + 0x50)
#define CH2_AXI_IDREG_RegisterSize 64
#define CH2_AXI_IDREG_RegisterResetValue 0x0
#define CH2_AXI_IDREG_RegisterResetMask 0xffffffffffffffff





#define CH2_AXI_IDREG_AXI_READ_ID_SUFFIX_BitAddressOffset 0
#define CH2_AXI_IDREG_AXI_READ_ID_SUFFIX_RegisterSize 2



#define CH2_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_IDW_L2NCm1to31_BitAddressOffset 2
#define CH2_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_IDW_L2NCm1to31_RegisterSize 14



#define CH2_AXI_IDREG_AXI_WRITE_ID_SUFFIX_BitAddressOffset 16
#define CH2_AXI_IDREG_AXI_WRITE_ID_SUFFIX_RegisterSize 2



#define CH2_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_IDW_L2NCm32to63_BitAddressOffset 18
#define CH2_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_IDW_L2NCm32to63_RegisterSize 14



#define CH2_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_32to63_BitAddressOffset 32
#define CH2_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_32to63_RegisterSize 32





#define CH2_AXI_QOSREG (Channel2_Registers_Address_Block_BaseAddress + 0x58)
#define CH2_AXI_QOSREG_RegisterSize 64
#define CH2_AXI_QOSREG_RegisterResetValue 0x0
#define CH2_AXI_QOSREG_RegisterResetMask 0xffffffffffffffff





#define CH2_AXI_QOSREG_AXI_AWQOS_BitAddressOffset 0
#define CH2_AXI_QOSREG_AXI_AWQOS_RegisterSize 4



#define CH2_AXI_QOSREG_AXI_ARQOS_BitAddressOffset 4
#define CH2_AXI_QOSREG_AXI_ARQOS_RegisterSize 4



#define CH2_AXI_QOSREG_RSVD_DMAC_CHx_AXI_QOSREG_8to63_BitAddressOffset 8
#define CH2_AXI_QOSREG_RSVD_DMAC_CHx_AXI_QOSREG_8to63_RegisterSize 56





#define CH2_SSTAT (Channel2_Registers_Address_Block_BaseAddress + 0x60)
#define CH2_SSTAT_RegisterSize 64
#define CH2_SSTAT_RegisterResetValue 0x0
#define CH2_SSTAT_RegisterResetMask 0xffffffffffffffff





#define CH2_SSTAT_SSTAT_BitAddressOffset 0
#define CH2_SSTAT_SSTAT_RegisterSize 32



#define CH2_SSTAT_RSVD_DMAC_CHx_SSTAT_32to63_BitAddressOffset 32
#define CH2_SSTAT_RSVD_DMAC_CHx_SSTAT_32to63_RegisterSize 32





#define CH2_DSTAT (Channel2_Registers_Address_Block_BaseAddress + 0x68)
#define CH2_DSTAT_RegisterSize 64
#define CH2_DSTAT_RegisterResetValue 0x0
#define CH2_DSTAT_RegisterResetMask 0xffffffffffffffff





#define CH2_DSTAT_DSTAT_BitAddressOffset 0
#define CH2_DSTAT_DSTAT_RegisterSize 32



#define CH2_DSTAT_RSVD_DMAC_CHx_DSTAT_32to63_BitAddressOffset 32
#define CH2_DSTAT_RSVD_DMAC_CHx_DSTAT_32to63_RegisterSize 32





#define CH2_SSTATAR (Channel2_Registers_Address_Block_BaseAddress + 0x70)
#define CH2_SSTATAR_RegisterSize 64
#define CH2_SSTATAR_RegisterResetValue 0x0
#define CH2_SSTATAR_RegisterResetMask 0xffffffffffffffff





#define CH2_SSTATAR_SSTATAR_BitAddressOffset 0
#define CH2_SSTATAR_SSTATAR_RegisterSize 64





#define CH2_DSTATAR (Channel2_Registers_Address_Block_BaseAddress + 0x78)
#define CH2_DSTATAR_RegisterSize 64
#define CH2_DSTATAR_RegisterResetValue 0x0
#define CH2_DSTATAR_RegisterResetMask 0xffffffffffffffff





#define CH2_DSTATAR_DSTATAR_BitAddressOffset 0
#define CH2_DSTATAR_DSTATAR_RegisterSize 64





#define CH2_INTSTATUS_ENABLEREG (Channel2_Registers_Address_Block_BaseAddress + 0x80)
#define CH2_INTSTATUS_ENABLEREG_RegisterSize 64
#define CH2_INTSTATUS_ENABLEREG_RegisterResetValue 0xffffffffffffffff
#define CH2_INTSTATUS_ENABLEREG_RegisterResetMask 0xffffffffffffffff





#define CH2_INTSTATUS_ENABLEREG_Enable_BLOCK_TFR_DONE_IntStat_BitAddressOffset 0
#define CH2_INTSTATUS_ENABLEREG_Enable_BLOCK_TFR_DONE_IntStat_RegisterSize 1



#define CH2_INTSTATUS_ENABLEREG_Enable_DMA_TFR_DONE_IntStat_BitAddressOffset 1
#define CH2_INTSTATUS_ENABLEREG_Enable_DMA_TFR_DONE_IntStat_RegisterSize 1



#define CH2_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_2_BitAddressOffset 2
#define CH2_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_2_RegisterSize 1



#define CH2_INTSTATUS_ENABLEREG_Enable_SRC_TRANSCOMP_IntStat_BitAddressOffset 3
#define CH2_INTSTATUS_ENABLEREG_Enable_SRC_TRANSCOMP_IntStat_RegisterSize 1



#define CH2_INTSTATUS_ENABLEREG_Enable_DST_TRANSCOMP_IntStat_BitAddressOffset 4
#define CH2_INTSTATUS_ENABLEREG_Enable_DST_TRANSCOMP_IntStat_RegisterSize 1



#define CH2_INTSTATUS_ENABLEREG_Enable_SRC_DEC_ERR_IntStat_BitAddressOffset 5
#define CH2_INTSTATUS_ENABLEREG_Enable_SRC_DEC_ERR_IntStat_RegisterSize 1



#define CH2_INTSTATUS_ENABLEREG_Enable_DST_DEC_ERR_IntStat_BitAddressOffset 6
#define CH2_INTSTATUS_ENABLEREG_Enable_DST_DEC_ERR_IntStat_RegisterSize 1



#define CH2_INTSTATUS_ENABLEREG_Enable_SRC_SLV_ERR_IntStat_BitAddressOffset 7
#define CH2_INTSTATUS_ENABLEREG_Enable_SRC_SLV_ERR_IntStat_RegisterSize 1



#define CH2_INTSTATUS_ENABLEREG_Enable_DST_SLV_ERR_IntStat_BitAddressOffset 8
#define CH2_INTSTATUS_ENABLEREG_Enable_DST_SLV_ERR_IntStat_RegisterSize 1



#define CH2_INTSTATUS_ENABLEREG_Enable_LLI_RD_DEC_ERR_IntStat_BitAddressOffset 9
#define CH2_INTSTATUS_ENABLEREG_Enable_LLI_RD_DEC_ERR_IntStat_RegisterSize 1



#define CH2_INTSTATUS_ENABLEREG_Enable_LLI_WR_DEC_ERR_IntStat_BitAddressOffset 10
#define CH2_INTSTATUS_ENABLEREG_Enable_LLI_WR_DEC_ERR_IntStat_RegisterSize 1



#define CH2_INTSTATUS_ENABLEREG_Enable_LLI_RD_SLV_ERR_IntStat_BitAddressOffset 11
#define CH2_INTSTATUS_ENABLEREG_Enable_LLI_RD_SLV_ERR_IntStat_RegisterSize 1



#define CH2_INTSTATUS_ENABLEREG_Enable_LLI_WR_SLV_ERR_IntStat_BitAddressOffset 12
#define CH2_INTSTATUS_ENABLEREG_Enable_LLI_WR_SLV_ERR_IntStat_RegisterSize 1



#define CH2_INTSTATUS_ENABLEREG_Enable_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_BitAddressOffset 13
#define CH2_INTSTATUS_ENABLEREG_Enable_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_RegisterSize 1



#define CH2_INTSTATUS_ENABLEREG_Enable_SLVIF_MULTIBLKTYPE_ERR_IntStat_BitAddressOffset 14
#define CH2_INTSTATUS_ENABLEREG_Enable_SLVIF_MULTIBLKTYPE_ERR_IntStat_RegisterSize 1



#define CH2_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_15_BitAddressOffset 15
#define CH2_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_15_RegisterSize 1



#define CH2_INTSTATUS_ENABLEREG_Enable_SLVIF_DEC_ERR_IntStat_BitAddressOffset 16
#define CH2_INTSTATUS_ENABLEREG_Enable_SLVIF_DEC_ERR_IntStat_RegisterSize 1



#define CH2_INTSTATUS_ENABLEREG_Enable_SLVIF_WR2RO_ERR_IntStat_BitAddressOffset 17
#define CH2_INTSTATUS_ENABLEREG_Enable_SLVIF_WR2RO_ERR_IntStat_RegisterSize 1



#define CH2_INTSTATUS_ENABLEREG_Enable_SLVIF_RD2RWO_ERR_IntStat_BitAddressOffset 18
#define CH2_INTSTATUS_ENABLEREG_Enable_SLVIF_RD2RWO_ERR_IntStat_RegisterSize 1



#define CH2_INTSTATUS_ENABLEREG_Enable_SLVIF_WRONCHEN_ERR_IntStat_BitAddressOffset 19
#define CH2_INTSTATUS_ENABLEREG_Enable_SLVIF_WRONCHEN_ERR_IntStat_RegisterSize 1



#define CH2_INTSTATUS_ENABLEREG_Enable_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_BitAddressOffset 20
#define CH2_INTSTATUS_ENABLEREG_Enable_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_RegisterSize 1



#define CH2_INTSTATUS_ENABLEREG_Enable_SLVIF_WRONHOLD_ERR_IntStat_BitAddressOffset 21
#define CH2_INTSTATUS_ENABLEREG_Enable_SLVIF_WRONHOLD_ERR_IntStat_RegisterSize 1



#define CH2_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_22to23_BitAddressOffset 22
#define CH2_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_22to23_RegisterSize 2



#define CH2_INTSTATUS_ENABLEREG_Enable_SLVIF_ADDRPARITY_ERR_IntStat_BitAddressOffset 24
#define CH2_INTSTATUS_ENABLEREG_Enable_SLVIF_ADDRPARITY_ERR_IntStat_RegisterSize 1



#define CH2_INTSTATUS_ENABLEREG_Enable_SLVIF_WRPARITY_ERR_IntStat_BitAddressOffset 25
#define CH2_INTSTATUS_ENABLEREG_Enable_SLVIF_WRPARITY_ERR_IntStat_RegisterSize 1



#define CH2_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_26_BitAddressOffset 26
#define CH2_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_26_RegisterSize 1



#define CH2_INTSTATUS_ENABLEREG_Enable_CH_LOCK_CLEARED_IntStat_BitAddressOffset 27
#define CH2_INTSTATUS_ENABLEREG_Enable_CH_LOCK_CLEARED_IntStat_RegisterSize 1



#define CH2_INTSTATUS_ENABLEREG_Enable_CH_SRC_SUSPENDED_IntStat_BitAddressOffset 28
#define CH2_INTSTATUS_ENABLEREG_Enable_CH_SRC_SUSPENDED_IntStat_RegisterSize 1



#define CH2_INTSTATUS_ENABLEREG_Enable_CH_SUSPENDED_IntStat_BitAddressOffset 29
#define CH2_INTSTATUS_ENABLEREG_Enable_CH_SUSPENDED_IntStat_RegisterSize 1



#define CH2_INTSTATUS_ENABLEREG_Enable_CH_DISABLED_IntStat_BitAddressOffset 30
#define CH2_INTSTATUS_ENABLEREG_Enable_CH_DISABLED_IntStat_RegisterSize 1



#define CH2_INTSTATUS_ENABLEREG_Enable_CH_ABORTED_IntStat_BitAddressOffset 31
#define CH2_INTSTATUS_ENABLEREG_Enable_CH_ABORTED_IntStat_RegisterSize 1



#define CH2_INTSTATUS_ENABLEREG_Enable_ECC_PROT_CHMem_CorrERR_IntStat_BitAddressOffset 32
#define CH2_INTSTATUS_ENABLEREG_Enable_ECC_PROT_CHMem_CorrERR_IntStat_RegisterSize 1



#define CH2_INTSTATUS_ENABLEREG_Enable_ECC_PROT_CHMem_UnCorrERR_IntStat_BitAddressOffset 33
#define CH2_INTSTATUS_ENABLEREG_Enable_ECC_PROT_CHMem_UnCorrERR_IntStat_RegisterSize 1



#define CH2_INTSTATUS_ENABLEREG_Enable_ECC_PROT_UIDMem_CorrERR_IntStat_BitAddressOffset 34
#define CH2_INTSTATUS_ENABLEREG_Enable_ECC_PROT_UIDMem_CorrERR_IntStat_RegisterSize 1



#define CH2_INTSTATUS_ENABLEREG_Enable_ECC_PROT_UIDMem_UnCorrERR_IntStat_BitAddressOffset 35
#define CH2_INTSTATUS_ENABLEREG_Enable_ECC_PROT_UIDMem_UnCorrERR_IntStat_RegisterSize 1



#define CH2_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_32to63_BitAddressOffset 36
#define CH2_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_32to63_RegisterSize 28





#define CH2_INTSTATUS (Channel2_Registers_Address_Block_BaseAddress + 0x88)
#define CH2_INTSTATUS_RegisterSize 64
#define CH2_INTSTATUS_RegisterResetValue 0x0
#define CH2_INTSTATUS_RegisterResetMask 0xffffffffffffffff





#define CH2_INTSTATUS_BLOCK_TFR_DONE_IntStat_BitAddressOffset 0
#define CH2_INTSTATUS_BLOCK_TFR_DONE_IntStat_RegisterSize 1



#define CH2_INTSTATUS_DMA_TFR_DONE_IntStat_BitAddressOffset 1
#define CH2_INTSTATUS_DMA_TFR_DONE_IntStat_RegisterSize 1



#define CH2_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_2_BitAddressOffset 2
#define CH2_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_2_RegisterSize 1



#define CH2_INTSTATUS_SRC_TRANSCOMP_IntStat_BitAddressOffset 3
#define CH2_INTSTATUS_SRC_TRANSCOMP_IntStat_RegisterSize 1



#define CH2_INTSTATUS_DST_TRANSCOMP_IntStat_BitAddressOffset 4
#define CH2_INTSTATUS_DST_TRANSCOMP_IntStat_RegisterSize 1



#define CH2_INTSTATUS_SRC_DEC_ERR_IntStat_BitAddressOffset 5
#define CH2_INTSTATUS_SRC_DEC_ERR_IntStat_RegisterSize 1



#define CH2_INTSTATUS_DST_DEC_ERR_IntStat_BitAddressOffset 6
#define CH2_INTSTATUS_DST_DEC_ERR_IntStat_RegisterSize 1



#define CH2_INTSTATUS_SRC_SLV_ERR_IntStat_BitAddressOffset 7
#define CH2_INTSTATUS_SRC_SLV_ERR_IntStat_RegisterSize 1



#define CH2_INTSTATUS_DST_SLV_ERR_IntStat_BitAddressOffset 8
#define CH2_INTSTATUS_DST_SLV_ERR_IntStat_RegisterSize 1



#define CH2_INTSTATUS_LLI_RD_DEC_ERR_IntStat_BitAddressOffset 9
#define CH2_INTSTATUS_LLI_RD_DEC_ERR_IntStat_RegisterSize 1



#define CH2_INTSTATUS_LLI_WR_DEC_ERR_IntStat_BitAddressOffset 10
#define CH2_INTSTATUS_LLI_WR_DEC_ERR_IntStat_RegisterSize 1



#define CH2_INTSTATUS_LLI_RD_SLV_ERR_IntStat_BitAddressOffset 11
#define CH2_INTSTATUS_LLI_RD_SLV_ERR_IntStat_RegisterSize 1



#define CH2_INTSTATUS_LLI_WR_SLV_ERR_IntStat_BitAddressOffset 12
#define CH2_INTSTATUS_LLI_WR_SLV_ERR_IntStat_RegisterSize 1



#define CH2_INTSTATUS_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_BitAddressOffset 13
#define CH2_INTSTATUS_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_RegisterSize 1



#define CH2_INTSTATUS_SLVIF_MULTIBLKTYPE_ERR_IntStat_BitAddressOffset 14
#define CH2_INTSTATUS_SLVIF_MULTIBLKTYPE_ERR_IntStat_RegisterSize 1



#define CH2_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_15_BitAddressOffset 15
#define CH2_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_15_RegisterSize 1



#define CH2_INTSTATUS_SLVIF_DEC_ERR_IntStat_BitAddressOffset 16
#define CH2_INTSTATUS_SLVIF_DEC_ERR_IntStat_RegisterSize 1



#define CH2_INTSTATUS_SLVIF_WR2RO_ERR_IntStat_BitAddressOffset 17
#define CH2_INTSTATUS_SLVIF_WR2RO_ERR_IntStat_RegisterSize 1



#define CH2_INTSTATUS_SLVIF_RD2RWO_ERR_IntStat_BitAddressOffset 18
#define CH2_INTSTATUS_SLVIF_RD2RWO_ERR_IntStat_RegisterSize 1



#define CH2_INTSTATUS_SLVIF_WRONCHEN_ERR_IntStat_BitAddressOffset 19
#define CH2_INTSTATUS_SLVIF_WRONCHEN_ERR_IntStat_RegisterSize 1



#define CH2_INTSTATUS_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_BitAddressOffset 20
#define CH2_INTSTATUS_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_RegisterSize 1



#define CH2_INTSTATUS_SLVIF_WRONHOLD_ERR_IntStat_BitAddressOffset 21
#define CH2_INTSTATUS_SLVIF_WRONHOLD_ERR_IntStat_RegisterSize 1



#define CH2_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_22to23_BitAddressOffset 22
#define CH2_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_22to23_RegisterSize 2



#define CH2_INTSTATUS_SLVIF_ADDRPARITY_ERR_IntStat_BitAddressOffset 24
#define CH2_INTSTATUS_SLVIF_ADDRPARITY_ERR_IntStat_RegisterSize 1



#define CH2_INTSTATUS_SLVIF_WRPARITY_ERR_IntStat_BitAddressOffset 25
#define CH2_INTSTATUS_SLVIF_WRPARITY_ERR_IntStat_RegisterSize 1



#define CH2_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_26_BitAddressOffset 26
#define CH2_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_26_RegisterSize 1



#define CH2_INTSTATUS_CH_LOCK_CLEARED_IntStat_BitAddressOffset 27
#define CH2_INTSTATUS_CH_LOCK_CLEARED_IntStat_RegisterSize 1



#define CH2_INTSTATUS_CH_SRC_SUSPENDED_IntStat_BitAddressOffset 28
#define CH2_INTSTATUS_CH_SRC_SUSPENDED_IntStat_RegisterSize 1



#define CH2_INTSTATUS_CH_SUSPENDED_IntStat_BitAddressOffset 29
#define CH2_INTSTATUS_CH_SUSPENDED_IntStat_RegisterSize 1



#define CH2_INTSTATUS_CH_DISABLED_IntStat_BitAddressOffset 30
#define CH2_INTSTATUS_CH_DISABLED_IntStat_RegisterSize 1



#define CH2_INTSTATUS_CH_ABORTED_IntStat_BitAddressOffset 31
#define CH2_INTSTATUS_CH_ABORTED_IntStat_RegisterSize 1



#define CH2_INTSTATUS_ECC_PROT_CHMem_CorrERR_IntStat_BitAddressOffset 32
#define CH2_INTSTATUS_ECC_PROT_CHMem_CorrERR_IntStat_RegisterSize 1



#define CH2_INTSTATUS_ECC_PROT_CHMem_UnCorrERR_IntStat_BitAddressOffset 33
#define CH2_INTSTATUS_ECC_PROT_CHMem_UnCorrERR_IntStat_RegisterSize 1



#define CH2_INTSTATUS_ECC_PROT_UIDMem_CorrERR_IntStat_BitAddressOffset 34
#define CH2_INTSTATUS_ECC_PROT_UIDMem_CorrERR_IntStat_RegisterSize 1



#define CH2_INTSTATUS_ECC_PROT_UIDMem_UnCorrERR_IntStat_BitAddressOffset 35
#define CH2_INTSTATUS_ECC_PROT_UIDMem_UnCorrERR_IntStat_RegisterSize 1



#define CH2_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_36to63_BitAddressOffset 36
#define CH2_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_36to63_RegisterSize 28





#define CH2_INTSIGNAL_ENABLEREG (Channel2_Registers_Address_Block_BaseAddress + 0x90)
#define CH2_INTSIGNAL_ENABLEREG_RegisterSize 64
#define CH2_INTSIGNAL_ENABLEREG_RegisterResetValue 0xffffffffffffffff
#define CH2_INTSIGNAL_ENABLEREG_RegisterResetMask 0xffffffffffffffff





#define CH2_INTSIGNAL_ENABLEREG_Enable_BLOCK_TFR_DONE_IntSignal_BitAddressOffset 0
#define CH2_INTSIGNAL_ENABLEREG_Enable_BLOCK_TFR_DONE_IntSignal_RegisterSize 1



#define CH2_INTSIGNAL_ENABLEREG_Enable_DMA_TFR_DONE_IntSignal_BitAddressOffset 1
#define CH2_INTSIGNAL_ENABLEREG_Enable_DMA_TFR_DONE_IntSignal_RegisterSize 1



#define CH2_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_2_BitAddressOffset 2
#define CH2_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_2_RegisterSize 1



#define CH2_INTSIGNAL_ENABLEREG_Enable_SRC_TRANSCOMP_IntSignal_BitAddressOffset 3
#define CH2_INTSIGNAL_ENABLEREG_Enable_SRC_TRANSCOMP_IntSignal_RegisterSize 1



#define CH2_INTSIGNAL_ENABLEREG_Enable_DST_TRANSCOMP_IntSignal_BitAddressOffset 4
#define CH2_INTSIGNAL_ENABLEREG_Enable_DST_TRANSCOMP_IntSignal_RegisterSize 1



#define CH2_INTSIGNAL_ENABLEREG_Enable_SRC_DEC_ERR_IntSignal_BitAddressOffset 5
#define CH2_INTSIGNAL_ENABLEREG_Enable_SRC_DEC_ERR_IntSignal_RegisterSize 1



#define CH2_INTSIGNAL_ENABLEREG_Enable_DST_DEC_ERR_IntSignal_BitAddressOffset 6
#define CH2_INTSIGNAL_ENABLEREG_Enable_DST_DEC_ERR_IntSignal_RegisterSize 1



#define CH2_INTSIGNAL_ENABLEREG_Enable_SRC_SLV_ERR_IntSignal_BitAddressOffset 7
#define CH2_INTSIGNAL_ENABLEREG_Enable_SRC_SLV_ERR_IntSignal_RegisterSize 1



#define CH2_INTSIGNAL_ENABLEREG_Enable_DST_SLV_ERR_IntSignal_BitAddressOffset 8
#define CH2_INTSIGNAL_ENABLEREG_Enable_DST_SLV_ERR_IntSignal_RegisterSize 1



#define CH2_INTSIGNAL_ENABLEREG_Enable_LLI_RD_DEC_ERR_IntSignal_BitAddressOffset 9
#define CH2_INTSIGNAL_ENABLEREG_Enable_LLI_RD_DEC_ERR_IntSignal_RegisterSize 1



#define CH2_INTSIGNAL_ENABLEREG_Enable_LLI_WR_DEC_ERR_IntSignal_BitAddressOffset 10
#define CH2_INTSIGNAL_ENABLEREG_Enable_LLI_WR_DEC_ERR_IntSignal_RegisterSize 1



#define CH2_INTSIGNAL_ENABLEREG_Enable_LLI_RD_SLV_ERR_IntSignal_BitAddressOffset 11
#define CH2_INTSIGNAL_ENABLEREG_Enable_LLI_RD_SLV_ERR_IntSignal_RegisterSize 1



#define CH2_INTSIGNAL_ENABLEREG_Enable_LLI_WR_SLV_ERR_IntSignal_BitAddressOffset 12
#define CH2_INTSIGNAL_ENABLEREG_Enable_LLI_WR_SLV_ERR_IntSignal_RegisterSize 1



#define CH2_INTSIGNAL_ENABLEREG_Enable_SHADOWREG_OR_LLI_INVALID_ERR_IntSignal_BitAddressOffset 13
#define CH2_INTSIGNAL_ENABLEREG_Enable_SHADOWREG_OR_LLI_INVALID_ERR_IntSignal_RegisterSize 1



#define CH2_INTSIGNAL_ENABLEREG_Enable_SLVIF_MULTIBLKTYPE_ERR_IntSignal_BitAddressOffset 14
#define CH2_INTSIGNAL_ENABLEREG_Enable_SLVIF_MULTIBLKTYPE_ERR_IntSignal_RegisterSize 1



#define CH2_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_15_BitAddressOffset 15
#define CH2_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_15_RegisterSize 1



#define CH2_INTSIGNAL_ENABLEREG_Enable_SLVIF_DEC_ERR_IntSignal_BitAddressOffset 16
#define CH2_INTSIGNAL_ENABLEREG_Enable_SLVIF_DEC_ERR_IntSignal_RegisterSize 1



#define CH2_INTSIGNAL_ENABLEREG_Enable_SLVIF_WR2RO_ERR_IntSignal_BitAddressOffset 17
#define CH2_INTSIGNAL_ENABLEREG_Enable_SLVIF_WR2RO_ERR_IntSignal_RegisterSize 1



#define CH2_INTSIGNAL_ENABLEREG_Enable_SLVIF_RD2RWO_ERR_IntSignal_BitAddressOffset 18
#define CH2_INTSIGNAL_ENABLEREG_Enable_SLVIF_RD2RWO_ERR_IntSignal_RegisterSize 1



#define CH2_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRONCHEN_ERR_IntSignal_BitAddressOffset 19
#define CH2_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRONCHEN_ERR_IntSignal_RegisterSize 1



#define CH2_INTSIGNAL_ENABLEREG_Enable_SLVIF_SHADOWREG_WRON_VALID_ERR_IntSignal_BitAddressOffset 20
#define CH2_INTSIGNAL_ENABLEREG_Enable_SLVIF_SHADOWREG_WRON_VALID_ERR_IntSignal_RegisterSize 1



#define CH2_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRONHOLD_ERR_IntSignal_BitAddressOffset 21
#define CH2_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRONHOLD_ERR_IntSignal_RegisterSize 1



#define CH2_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_22to23_BitAddressOffset 22
#define CH2_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_22to23_RegisterSize 2



#define CH2_INTSIGNAL_ENABLEREG_Enable_SLVIF_ADDRPARITY_ERR_IntSignal_BitAddressOffset 24
#define CH2_INTSIGNAL_ENABLEREG_Enable_SLVIF_ADDRPARITY_ERR_IntSignal_RegisterSize 1



#define CH2_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRPARITY_ERR_IntSignal_BitAddressOffset 25
#define CH2_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRPARITY_ERR_IntSignal_RegisterSize 1



#define CH2_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_26_BitAddressOffset 26
#define CH2_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_26_RegisterSize 1



#define CH2_INTSIGNAL_ENABLEREG_Enable_CH_LOCK_CLEARED_IntSignal_BitAddressOffset 27
#define CH2_INTSIGNAL_ENABLEREG_Enable_CH_LOCK_CLEARED_IntSignal_RegisterSize 1



#define CH2_INTSIGNAL_ENABLEREG_Enable_CH_SRC_SUSPENDED_IntSignal_BitAddressOffset 28
#define CH2_INTSIGNAL_ENABLEREG_Enable_CH_SRC_SUSPENDED_IntSignal_RegisterSize 1



#define CH2_INTSIGNAL_ENABLEREG_Enable_CH_SUSPENDED_IntSignal_BitAddressOffset 29
#define CH2_INTSIGNAL_ENABLEREG_Enable_CH_SUSPENDED_IntSignal_RegisterSize 1



#define CH2_INTSIGNAL_ENABLEREG_Enable_CH_DISABLED_IntSignal_BitAddressOffset 30
#define CH2_INTSIGNAL_ENABLEREG_Enable_CH_DISABLED_IntSignal_RegisterSize 1



#define CH2_INTSIGNAL_ENABLEREG_Enable_CH_ABORTED_IntSignal_BitAddressOffset 31
#define CH2_INTSIGNAL_ENABLEREG_Enable_CH_ABORTED_IntSignal_RegisterSize 1



#define CH2_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_CHMem_CorrERR_IntSignal_BitAddressOffset 32
#define CH2_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_CHMem_CorrERR_IntSignal_RegisterSize 1



#define CH2_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_CHMem_UnCorrERR_IntSignal_BitAddressOffset 33
#define CH2_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_CHMem_UnCorrERR_IntSignal_RegisterSize 1



#define CH2_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_UIDMem_CorrERR_IntSignal_BitAddressOffset 34
#define CH2_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_UIDMem_CorrERR_IntSignal_RegisterSize 1



#define CH2_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_UIDMem_UnCorrERR_IntSignal_BitAddressOffset 35
#define CH2_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_UIDMem_UnCorrERR_IntSignal_RegisterSize 1



#define CH2_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_36to63_BitAddressOffset 36
#define CH2_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_36to63_RegisterSize 28





#define CH2_INTCLEARREG (Channel2_Registers_Address_Block_BaseAddress + 0x98)
#define CH2_INTCLEARREG_RegisterSize 64
#define CH2_INTCLEARREG_RegisterResetValue 0x0
#define CH2_INTCLEARREG_RegisterResetMask 0xffffffffffffffff





#define CH2_INTCLEARREG_Clear_BLOCK_TFR_DONE_IntStat_BitAddressOffset 0
#define CH2_INTCLEARREG_Clear_BLOCK_TFR_DONE_IntStat_RegisterSize 1



#define CH2_INTCLEARREG_Clear_DMA_TFR_DONE_IntStat_BitAddressOffset 1
#define CH2_INTCLEARREG_Clear_DMA_TFR_DONE_IntStat_RegisterSize 1



#define CH2_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_2_BitAddressOffset 2
#define CH2_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_2_RegisterSize 1



#define CH2_INTCLEARREG_Clear_SRC_TRANSCOMP_IntStat_BitAddressOffset 3
#define CH2_INTCLEARREG_Clear_SRC_TRANSCOMP_IntStat_RegisterSize 1



#define CH2_INTCLEARREG_Clear_DST_TRANSCOMP_IntStat_BitAddressOffset 4
#define CH2_INTCLEARREG_Clear_DST_TRANSCOMP_IntStat_RegisterSize 1



#define CH2_INTCLEARREG_Clear_SRC_DEC_ERR_IntStat_BitAddressOffset 5
#define CH2_INTCLEARREG_Clear_SRC_DEC_ERR_IntStat_RegisterSize 1



#define CH2_INTCLEARREG_Clear_DST_DEC_ERR_IntStat_BitAddressOffset 6
#define CH2_INTCLEARREG_Clear_DST_DEC_ERR_IntStat_RegisterSize 1



#define CH2_INTCLEARREG_Clear_SRC_SLV_ERR_IntStat_BitAddressOffset 7
#define CH2_INTCLEARREG_Clear_SRC_SLV_ERR_IntStat_RegisterSize 1



#define CH2_INTCLEARREG_Clear_DST_SLV_ERR_IntStat_BitAddressOffset 8
#define CH2_INTCLEARREG_Clear_DST_SLV_ERR_IntStat_RegisterSize 1



#define CH2_INTCLEARREG_Clear_LLI_RD_DEC_ERR_IntStat_BitAddressOffset 9
#define CH2_INTCLEARREG_Clear_LLI_RD_DEC_ERR_IntStat_RegisterSize 1



#define CH2_INTCLEARREG_Clear_LLI_WR_DEC_ERR_IntStat_BitAddressOffset 10
#define CH2_INTCLEARREG_Clear_LLI_WR_DEC_ERR_IntStat_RegisterSize 1



#define CH2_INTCLEARREG_Clear_LLI_RD_SLV_ERR_IntStat_BitAddressOffset 11
#define CH2_INTCLEARREG_Clear_LLI_RD_SLV_ERR_IntStat_RegisterSize 1



#define CH2_INTCLEARREG_Clear_LLI_WR_SLV_ERR_IntStat_BitAddressOffset 12
#define CH2_INTCLEARREG_Clear_LLI_WR_SLV_ERR_IntStat_RegisterSize 1



#define CH2_INTCLEARREG_Clear_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_BitAddressOffset 13
#define CH2_INTCLEARREG_Clear_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_RegisterSize 1



#define CH2_INTCLEARREG_Clear_SLVIF_MULTIBLKTYPE_ERR_IntStat_BitAddressOffset 14
#define CH2_INTCLEARREG_Clear_SLVIF_MULTIBLKTYPE_ERR_IntStat_RegisterSize 1



#define CH2_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_15_BitAddressOffset 15
#define CH2_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_15_RegisterSize 1



#define CH2_INTCLEARREG_Clear_SLVIF_DEC_ERR_IntStat_BitAddressOffset 16
#define CH2_INTCLEARREG_Clear_SLVIF_DEC_ERR_IntStat_RegisterSize 1



#define CH2_INTCLEARREG_Clear_SLVIF_WR2RO_ERR_IntStat_BitAddressOffset 17
#define CH2_INTCLEARREG_Clear_SLVIF_WR2RO_ERR_IntStat_RegisterSize 1



#define CH2_INTCLEARREG_Clear_SLVIF_RD2RWO_ERR_IntStat_BitAddressOffset 18
#define CH2_INTCLEARREG_Clear_SLVIF_RD2RWO_ERR_IntStat_RegisterSize 1



#define CH2_INTCLEARREG_Clear_SLVIF_WRONCHEN_ERR_IntStat_BitAddressOffset 19
#define CH2_INTCLEARREG_Clear_SLVIF_WRONCHEN_ERR_IntStat_RegisterSize 1



#define CH2_INTCLEARREG_Clear_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_BitAddressOffset 20
#define CH2_INTCLEARREG_Clear_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_RegisterSize 1



#define CH2_INTCLEARREG_Clear_SLVIF_WRONHOLD_ERR_IntStat_BitAddressOffset 21
#define CH2_INTCLEARREG_Clear_SLVIF_WRONHOLD_ERR_IntStat_RegisterSize 1



#define CH2_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_22to23_BitAddressOffset 22
#define CH2_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_22to23_RegisterSize 2



#define CH2_INTCLEARREG_Clear_SLVIF_ADDRPARITY_ERR_IntStat_BitAddressOffset 24
#define CH2_INTCLEARREG_Clear_SLVIF_ADDRPARITY_ERR_IntStat_RegisterSize 1



#define CH2_INTCLEARREG_Clear_SLVIF_WRPARITY_ERR_IntStat_BitAddressOffset 25
#define CH2_INTCLEARREG_Clear_SLVIF_WRPARITY_ERR_IntStat_RegisterSize 1



#define CH2_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_26_BitAddressOffset 26
#define CH2_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_26_RegisterSize 1



#define CH2_INTCLEARREG_Clear_CH_LOCK_CLEARED_IntStat_BitAddressOffset 27
#define CH2_INTCLEARREG_Clear_CH_LOCK_CLEARED_IntStat_RegisterSize 1



#define CH2_INTCLEARREG_Clear_CH_SRC_SUSPENDED_IntStat_BitAddressOffset 28
#define CH2_INTCLEARREG_Clear_CH_SRC_SUSPENDED_IntStat_RegisterSize 1



#define CH2_INTCLEARREG_Clear_CH_SUSPENDED_IntStat_BitAddressOffset 29
#define CH2_INTCLEARREG_Clear_CH_SUSPENDED_IntStat_RegisterSize 1



#define CH2_INTCLEARREG_Clear_CH_DISABLED_IntStat_BitAddressOffset 30
#define CH2_INTCLEARREG_Clear_CH_DISABLED_IntStat_RegisterSize 1



#define CH2_INTCLEARREG_Clear_CH_ABORTED_IntStat_BitAddressOffset 31
#define CH2_INTCLEARREG_Clear_CH_ABORTED_IntStat_RegisterSize 1



#define CH2_INTCLEARREG_Clear_ECC_PROT_CHMem_CorrERR_IntStat_BitAddressOffset 32
#define CH2_INTCLEARREG_Clear_ECC_PROT_CHMem_CorrERR_IntStat_RegisterSize 1



#define CH2_INTCLEARREG_Clear_ECC_PROT_CHMem_UnCorrERR_IntStat_BitAddressOffset 33
#define CH2_INTCLEARREG_Clear_ECC_PROT_CHMem_UnCorrERR_IntStat_RegisterSize 1



#define CH2_INTCLEARREG_Clear_ECC_PROT_UIDMem_CorrERR_IntStat_BitAddressOffset 34
#define CH2_INTCLEARREG_Clear_ECC_PROT_UIDMem_CorrERR_IntStat_RegisterSize 1



#define CH2_INTCLEARREG_Clear_ECC_PROT_UIDMem_UnCorrERR_IntStat_BitAddressOffset 35
#define CH2_INTCLEARREG_Clear_ECC_PROT_UIDMem_UnCorrERR_IntStat_RegisterSize 1



#define CH2_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_36to63_BitAddressOffset 36
#define CH2_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_36to63_RegisterSize 28





#define CH2_CFG_EXTD (Channel2_Registers_Address_Block_BaseAddress + 0xa0)
#define CH2_CFG_EXTD_RegisterSize 64
#define CH2_CFG_EXTD_RegisterResetValue 0x0
#define CH2_CFG_EXTD_RegisterResetMask 0xffffffffffffffff





#define CH2_CFG_EXTD_LLI_AXPROT_BitAddressOffset 0
#define CH2_CFG_EXTD_LLI_AXPROT_RegisterSize 3



#define CH2_CFG_EXTD_LLI_AXCACHE_BitAddressOffset 3
#define CH2_CFG_EXTD_LLI_AXCACHE_RegisterSize 4



#define CH2_CFG_EXTD_RSVD_DMAC_CHx_CFG_EXTD_7to63_BitAddressOffset 7
#define CH2_CFG_EXTD_RSVD_DMAC_CHx_CFG_EXTD_7to63_RegisterSize 57



#define Channel3_Registers_Address_Block_BaseAddress 0x300



#define CH3_SAR (Channel3_Registers_Address_Block_BaseAddress + 0x0)
#define CH3_SAR_RegisterSize 64
#define CH3_SAR_RegisterResetValue 0x0
#define CH3_SAR_RegisterResetMask 0xffffffffffffffff





#define CH3_SAR_SAR_BitAddressOffset 0
#define CH3_SAR_SAR_RegisterSize 64





#define CH3_DAR (Channel3_Registers_Address_Block_BaseAddress + 0x8)
#define CH3_DAR_RegisterSize 64
#define CH3_DAR_RegisterResetValue 0x0
#define CH3_DAR_RegisterResetMask 0xffffffffffffffff





#define CH3_DAR_DAR_BitAddressOffset 0
#define CH3_DAR_DAR_RegisterSize 64





#define CH3_BLOCK_TS (Channel3_Registers_Address_Block_BaseAddress + 0x10)
#define CH3_BLOCK_TS_RegisterSize 64
#define CH3_BLOCK_TS_RegisterResetValue 0x0
#define CH3_BLOCK_TS_RegisterResetMask 0xffffffffffffffff





#define CH3_BLOCK_TS_BLOCK_TS_BitAddressOffset 0
#define CH3_BLOCK_TS_BLOCK_TS_RegisterSize 22



#define CH3_BLOCK_TS_RSVD_DMAC_CHx_BLOCK_TSREG_63to22_BitAddressOffset 22
#define CH3_BLOCK_TS_RSVD_DMAC_CHx_BLOCK_TSREG_63to22_RegisterSize 42





#define CH3_CTL (Channel3_Registers_Address_Block_BaseAddress + 0x18)
#define CH3_CTL_RegisterSize 64
#define CH3_CTL_RegisterResetValue 0x1200
#define CH3_CTL_RegisterResetMask 0xffffffffffffffff





#define CH3_CTL_SMS_BitAddressOffset 0
#define CH3_CTL_SMS_RegisterSize 1



#define CH3_CTL_RSVD_DMAC_CHx_CTL_1_BitAddressOffset 1
#define CH3_CTL_RSVD_DMAC_CHx_CTL_1_RegisterSize 1



#define CH3_CTL_DMS_BitAddressOffset 2
#define CH3_CTL_DMS_RegisterSize 1



#define CH3_CTL_RSVD_DMAC_CHx_CTL_3_BitAddressOffset 3
#define CH3_CTL_RSVD_DMAC_CHx_CTL_3_RegisterSize 1



#define CH3_CTL_SINC_BitAddressOffset 4
#define CH3_CTL_SINC_RegisterSize 1



#define CH3_CTL_RSVD_DMAC_CHx_CTL_5_BitAddressOffset 5
#define CH3_CTL_RSVD_DMAC_CHx_CTL_5_RegisterSize 1



#define CH3_CTL_DINC_BitAddressOffset 6
#define CH3_CTL_DINC_RegisterSize 1



#define CH3_CTL_RSVD_DMAC_CHx_CTL_7_BitAddressOffset 7
#define CH3_CTL_RSVD_DMAC_CHx_CTL_7_RegisterSize 1



#define CH3_CTL_SRC_TR_WIDTH_BitAddressOffset 8
#define CH3_CTL_SRC_TR_WIDTH_RegisterSize 3



#define CH3_CTL_DST_TR_WIDTH_BitAddressOffset 11
#define CH3_CTL_DST_TR_WIDTH_RegisterSize 3



#define CH3_CTL_SRC_MSIZE_BitAddressOffset 14
#define CH3_CTL_SRC_MSIZE_RegisterSize 4



#define CH3_CTL_DST_MSIZE_BitAddressOffset 18
#define CH3_CTL_DST_MSIZE_RegisterSize 4



#define CH3_CTL_AR_CACHE_BitAddressOffset 22
#define CH3_CTL_AR_CACHE_RegisterSize 4



#define CH3_CTL_AW_CACHE_BitAddressOffset 26
#define CH3_CTL_AW_CACHE_RegisterSize 4



#define CH3_CTL_NonPosted_LastWrite_En_BitAddressOffset 30
#define CH3_CTL_NonPosted_LastWrite_En_RegisterSize 1



#define CH3_CTL_RSVD_DMAC_CHx_CTL_31_BitAddressOffset 31
#define CH3_CTL_RSVD_DMAC_CHx_CTL_31_RegisterSize 1



#define CH3_CTL_AR_PROT_BitAddressOffset 32
#define CH3_CTL_AR_PROT_RegisterSize 3



#define CH3_CTL_AW_PROT_BitAddressOffset 35
#define CH3_CTL_AW_PROT_RegisterSize 3



#define CH3_CTL_ARLEN_EN_BitAddressOffset 38
#define CH3_CTL_ARLEN_EN_RegisterSize 1



#define CH3_CTL_ARLEN_BitAddressOffset 39
#define CH3_CTL_ARLEN_RegisterSize 8



#define CH3_CTL_AWLEN_EN_BitAddressOffset 47
#define CH3_CTL_AWLEN_EN_RegisterSize 1



#define CH3_CTL_AWLEN_BitAddressOffset 48
#define CH3_CTL_AWLEN_RegisterSize 8



#define CH3_CTL_SRC_STAT_EN_BitAddressOffset 56
#define CH3_CTL_SRC_STAT_EN_RegisterSize 1



#define CH3_CTL_DST_STAT_EN_BitAddressOffset 57
#define CH3_CTL_DST_STAT_EN_RegisterSize 1



#define CH3_CTL_IOC_BlkTfr_BitAddressOffset 58
#define CH3_CTL_IOC_BlkTfr_RegisterSize 1



#define CH3_CTL_RSVD_DMAC_CHx_CTL_59to61_BitAddressOffset 59
#define CH3_CTL_RSVD_DMAC_CHx_CTL_59to61_RegisterSize 3



#define CH3_CTL_SHADOWREG_OR_LLI_LAST_BitAddressOffset 62
#define CH3_CTL_SHADOWREG_OR_LLI_LAST_RegisterSize 1



#define CH3_CTL_SHADOWREG_OR_LLI_VALID_BitAddressOffset 63
#define CH3_CTL_SHADOWREG_OR_LLI_VALID_RegisterSize 1





#define CH3_CFG2 (Channel3_Registers_Address_Block_BaseAddress + 0x20)
#define CH3_CFG2_RegisterSize 64
#define CH3_CFG2_RegisterResetValue 0xd801b00000000
#define CH3_CFG2_RegisterResetMask 0xffffffffffffffff





#define CH3_CFG2_SRC_MULTBLK_TYPE_BitAddressOffset 0
#define CH3_CFG2_SRC_MULTBLK_TYPE_RegisterSize 2



#define CH3_CFG2_DST_MULTBLK_TYPE_BitAddressOffset 2
#define CH3_CFG2_DST_MULTBLK_TYPE_RegisterSize 2



#define CH3_CFG2_SRC_PER_BitAddressOffset 4
#define CH3_CFG2_SRC_PER_RegisterSize 5



#define CH3_CFG2_RSVD_DMAC_CHx_CFG_9_4_BitAddressOffset 9
#define CH3_CFG2_RSVD_DMAC_CHx_CFG_9_4_RegisterSize 1



#define CH3_CFG2_RSVD_DMAC_CHx_CFG_10_BitAddressOffset 10
#define CH3_CFG2_RSVD_DMAC_CHx_CFG_10_RegisterSize 1



#define CH3_CFG2_DST_PER_BitAddressOffset 11
#define CH3_CFG2_DST_PER_RegisterSize 5



#define CH3_CFG2_RSVD_DMAC_CHx_CFG_16_11_BitAddressOffset 16
#define CH3_CFG2_RSVD_DMAC_CHx_CFG_16_11_RegisterSize 1



#define CH3_CFG2_RSVD_DMAC_CHx_CFG_17_BitAddressOffset 17
#define CH3_CFG2_RSVD_DMAC_CHx_CFG_17_RegisterSize 1



#define CH3_CFG2_RD_UID_BitAddressOffset 18
#define CH3_CFG2_RD_UID_RegisterSize 4



#define CH3_CFG2_RSVD_DMAC_CHx_CFG_22to24_BitAddressOffset 22
#define CH3_CFG2_RSVD_DMAC_CHx_CFG_22to24_RegisterSize 3



#define CH3_CFG2_WR_UID_BitAddressOffset 25
#define CH3_CFG2_WR_UID_RegisterSize 4



#define CH3_CFG2_RSVD_DMAC_CHx_CFG_29to31_BitAddressOffset 29
#define CH3_CFG2_RSVD_DMAC_CHx_CFG_29to31_RegisterSize 3



#define CH3_CFG2_TT_FC_BitAddressOffset 32
#define CH3_CFG2_TT_FC_RegisterSize 3



#define CH3_CFG2_HS_SEL_SRC_BitAddressOffset 35
#define CH3_CFG2_HS_SEL_SRC_RegisterSize 1



#define CH3_CFG2_HS_SEL_DST_BitAddressOffset 36
#define CH3_CFG2_HS_SEL_DST_RegisterSize 1



#define CH3_CFG2_SRC_HWHS_POL_BitAddressOffset 37
#define CH3_CFG2_SRC_HWHS_POL_RegisterSize 1



#define CH3_CFG2_DST_HWHS_POL_BitAddressOffset 38
#define CH3_CFG2_DST_HWHS_POL_RegisterSize 1



#define CH3_CFG2_RSVD_DMAC_CHx_CFG_39to46_BitAddressOffset 39
#define CH3_CFG2_RSVD_DMAC_CHx_CFG_39to46_RegisterSize 8



#define CH3_CFG2_CH_PRIOR_BitAddressOffset 47
#define CH3_CFG2_CH_PRIOR_RegisterSize 5



#define CH3_CFG2_LOCK_CH_BitAddressOffset 52
#define CH3_CFG2_LOCK_CH_RegisterSize 1



#define CH3_CFG2_LOCK_CH_L_BitAddressOffset 53
#define CH3_CFG2_LOCK_CH_L_RegisterSize 2



#define CH3_CFG2_SRC_OSR_LMT_BitAddressOffset 55
#define CH3_CFG2_SRC_OSR_LMT_RegisterSize 4



#define CH3_CFG2_DST_OSR_LMT_BitAddressOffset 59
#define CH3_CFG2_DST_OSR_LMT_RegisterSize 4



#define CH3_CFG2_RSVD_DMAC_CHx_CFG_63_BitAddressOffset 63
#define CH3_CFG2_RSVD_DMAC_CHx_CFG_63_RegisterSize 1





#define CH3_LLP (Channel3_Registers_Address_Block_BaseAddress + 0x28)
#define CH3_LLP_RegisterSize 64
#define CH3_LLP_RegisterResetValue 0x0
#define CH3_LLP_RegisterResetMask 0xffffffffffffffff





#define CH3_LLP_LMS_BitAddressOffset 0
#define CH3_LLP_LMS_RegisterSize 1



#define CH3_LLP_RSVD_DMAC_CHx_LLP_1to5_BitAddressOffset 1
#define CH3_LLP_RSVD_DMAC_CHx_LLP_1to5_RegisterSize 5



#define CH3_LLP_LOC_BitAddressOffset 6
#define CH3_LLP_LOC_RegisterSize 58





#define CH3_STATUSREG (Channel3_Registers_Address_Block_BaseAddress + 0x30)
#define CH3_STATUSREG_RegisterSize 64
#define CH3_STATUSREG_RegisterResetValue 0x0
#define CH3_STATUSREG_RegisterResetMask 0xffffffffffffffff





#define CH3_STATUSREG_CMPLTD_BLK_TFR_SIZE_BitAddressOffset 0
#define CH3_STATUSREG_CMPLTD_BLK_TFR_SIZE_RegisterSize 22



#define CH3_STATUSREG_RSVD_DMAC_CHx_STATUSREG_22to31_BitAddressOffset 22
#define CH3_STATUSREG_RSVD_DMAC_CHx_STATUSREG_22to31_RegisterSize 10



#define CH3_STATUSREG_DATA_LEFT_IN_FIFO_BitAddressOffset 32
#define CH3_STATUSREG_DATA_LEFT_IN_FIFO_RegisterSize 15



#define CH3_STATUSREG_RSVD_DMAC_CHx_STATUSREG_47to63_BitAddressOffset 47
#define CH3_STATUSREG_RSVD_DMAC_CHx_STATUSREG_47to63_RegisterSize 17





#define CH3_SWHSSRCREG (Channel3_Registers_Address_Block_BaseAddress + 0x38)
#define CH3_SWHSSRCREG_RegisterSize 64
#define CH3_SWHSSRCREG_RegisterResetValue 0x0
#define CH3_SWHSSRCREG_RegisterResetMask 0xffffffffffffffff





#define CH3_SWHSSRCREG_SWHS_REQ_SRC_BitAddressOffset 0
#define CH3_SWHSSRCREG_SWHS_REQ_SRC_RegisterSize 1



#define CH3_SWHSSRCREG_SWHS_REQ_SRC_WE_BitAddressOffset 1
#define CH3_SWHSSRCREG_SWHS_REQ_SRC_WE_RegisterSize 1



#define CH3_SWHSSRCREG_SWHS_SGLREQ_SRC_BitAddressOffset 2
#define CH3_SWHSSRCREG_SWHS_SGLREQ_SRC_RegisterSize 1



#define CH3_SWHSSRCREG_SWHS_SGLREQ_SRC_WE_BitAddressOffset 3
#define CH3_SWHSSRCREG_SWHS_SGLREQ_SRC_WE_RegisterSize 1



#define CH3_SWHSSRCREG_SWHS_LST_SRC_BitAddressOffset 4
#define CH3_SWHSSRCREG_SWHS_LST_SRC_RegisterSize 1



#define CH3_SWHSSRCREG_SWHS_LST_SRC_WE_BitAddressOffset 5
#define CH3_SWHSSRCREG_SWHS_LST_SRC_WE_RegisterSize 1



#define CH3_SWHSSRCREG_RSVD_DMAC_CHx_SWHSSRCREG_6to63_BitAddressOffset 6
#define CH3_SWHSSRCREG_RSVD_DMAC_CHx_SWHSSRCREG_6to63_RegisterSize 58





#define CH3_SWHSDSTREG (Channel3_Registers_Address_Block_BaseAddress + 0x40)
#define CH3_SWHSDSTREG_RegisterSize 64
#define CH3_SWHSDSTREG_RegisterResetValue 0x0
#define CH3_SWHSDSTREG_RegisterResetMask 0xffffffffffffffff





#define CH3_SWHSDSTREG_SWHS_REQ_DST_BitAddressOffset 0
#define CH3_SWHSDSTREG_SWHS_REQ_DST_RegisterSize 1



#define CH3_SWHSDSTREG_SWHS_REQ_DST_WE_BitAddressOffset 1
#define CH3_SWHSDSTREG_SWHS_REQ_DST_WE_RegisterSize 1



#define CH3_SWHSDSTREG_SWHS_SGLREQ_DST_BitAddressOffset 2
#define CH3_SWHSDSTREG_SWHS_SGLREQ_DST_RegisterSize 1



#define CH3_SWHSDSTREG_SWHS_SGLREQ_DST_WE_BitAddressOffset 3
#define CH3_SWHSDSTREG_SWHS_SGLREQ_DST_WE_RegisterSize 1



#define CH3_SWHSDSTREG_SWHS_LST_DST_BitAddressOffset 4
#define CH3_SWHSDSTREG_SWHS_LST_DST_RegisterSize 1



#define CH3_SWHSDSTREG_SWHS_LST_DST_WE_BitAddressOffset 5
#define CH3_SWHSDSTREG_SWHS_LST_DST_WE_RegisterSize 1



#define CH3_SWHSDSTREG_RSVD_DMAC_CHx_SWHSDSTREG_6to63_BitAddressOffset 6
#define CH3_SWHSDSTREG_RSVD_DMAC_CHx_SWHSDSTREG_6to63_RegisterSize 58





#define CH3_BLK_TFR_RESUMEREQREG (Channel3_Registers_Address_Block_BaseAddress + 0x48)
#define CH3_BLK_TFR_RESUMEREQREG_RegisterSize 64
#define CH3_BLK_TFR_RESUMEREQREG_RegisterResetValue 0x0
#define CH3_BLK_TFR_RESUMEREQREG_RegisterResetMask 0xffffffffffffffff





#define CH3_BLK_TFR_RESUMEREQREG_BLK_TFR_RESUMEREQ_BitAddressOffset 0
#define CH3_BLK_TFR_RESUMEREQREG_BLK_TFR_RESUMEREQ_RegisterSize 1



#define CH3_BLK_TFR_RESUMEREQREG_RSVD_DMAC_CHx_BLK_TFR_RESUMEREQREG_1to63_BitAddressOffset 1
#define CH3_BLK_TFR_RESUMEREQREG_RSVD_DMAC_CHx_BLK_TFR_RESUMEREQREG_1to63_RegisterSize 63





#define CH3_AXI_IDREG (Channel3_Registers_Address_Block_BaseAddress + 0x50)
#define CH3_AXI_IDREG_RegisterSize 64
#define CH3_AXI_IDREG_RegisterResetValue 0x0
#define CH3_AXI_IDREG_RegisterResetMask 0xffffffffffffffff





#define CH3_AXI_IDREG_AXI_READ_ID_SUFFIX_BitAddressOffset 0
#define CH3_AXI_IDREG_AXI_READ_ID_SUFFIX_RegisterSize 2



#define CH3_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_IDW_L2NCm1to31_BitAddressOffset 2
#define CH3_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_IDW_L2NCm1to31_RegisterSize 14



#define CH3_AXI_IDREG_AXI_WRITE_ID_SUFFIX_BitAddressOffset 16
#define CH3_AXI_IDREG_AXI_WRITE_ID_SUFFIX_RegisterSize 2



#define CH3_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_IDW_L2NCm32to63_BitAddressOffset 18
#define CH3_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_IDW_L2NCm32to63_RegisterSize 14



#define CH3_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_32to63_BitAddressOffset 32
#define CH3_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_32to63_RegisterSize 32





#define CH3_AXI_QOSREG (Channel3_Registers_Address_Block_BaseAddress + 0x58)
#define CH3_AXI_QOSREG_RegisterSize 64
#define CH3_AXI_QOSREG_RegisterResetValue 0x0
#define CH3_AXI_QOSREG_RegisterResetMask 0xffffffffffffffff





#define CH3_AXI_QOSREG_AXI_AWQOS_BitAddressOffset 0
#define CH3_AXI_QOSREG_AXI_AWQOS_RegisterSize 4



#define CH3_AXI_QOSREG_AXI_ARQOS_BitAddressOffset 4
#define CH3_AXI_QOSREG_AXI_ARQOS_RegisterSize 4



#define CH3_AXI_QOSREG_RSVD_DMAC_CHx_AXI_QOSREG_8to63_BitAddressOffset 8
#define CH3_AXI_QOSREG_RSVD_DMAC_CHx_AXI_QOSREG_8to63_RegisterSize 56





#define CH3_SSTAT (Channel3_Registers_Address_Block_BaseAddress + 0x60)
#define CH3_SSTAT_RegisterSize 64
#define CH3_SSTAT_RegisterResetValue 0x0
#define CH3_SSTAT_RegisterResetMask 0xffffffffffffffff





#define CH3_SSTAT_SSTAT_BitAddressOffset 0
#define CH3_SSTAT_SSTAT_RegisterSize 32



#define CH3_SSTAT_RSVD_DMAC_CHx_SSTAT_32to63_BitAddressOffset 32
#define CH3_SSTAT_RSVD_DMAC_CHx_SSTAT_32to63_RegisterSize 32





#define CH3_DSTAT (Channel3_Registers_Address_Block_BaseAddress + 0x68)
#define CH3_DSTAT_RegisterSize 64
#define CH3_DSTAT_RegisterResetValue 0x0
#define CH3_DSTAT_RegisterResetMask 0xffffffffffffffff





#define CH3_DSTAT_DSTAT_BitAddressOffset 0
#define CH3_DSTAT_DSTAT_RegisterSize 32



#define CH3_DSTAT_RSVD_DMAC_CHx_DSTAT_32to63_BitAddressOffset 32
#define CH3_DSTAT_RSVD_DMAC_CHx_DSTAT_32to63_RegisterSize 32





#define CH3_SSTATAR (Channel3_Registers_Address_Block_BaseAddress + 0x70)
#define CH3_SSTATAR_RegisterSize 64
#define CH3_SSTATAR_RegisterResetValue 0x0
#define CH3_SSTATAR_RegisterResetMask 0xffffffffffffffff





#define CH3_SSTATAR_SSTATAR_BitAddressOffset 0
#define CH3_SSTATAR_SSTATAR_RegisterSize 64





#define CH3_DSTATAR (Channel3_Registers_Address_Block_BaseAddress + 0x78)
#define CH3_DSTATAR_RegisterSize 64
#define CH3_DSTATAR_RegisterResetValue 0x0
#define CH3_DSTATAR_RegisterResetMask 0xffffffffffffffff





#define CH3_DSTATAR_DSTATAR_BitAddressOffset 0
#define CH3_DSTATAR_DSTATAR_RegisterSize 64





#define CH3_INTSTATUS_ENABLEREG (Channel3_Registers_Address_Block_BaseAddress + 0x80)
#define CH3_INTSTATUS_ENABLEREG_RegisterSize 64
#define CH3_INTSTATUS_ENABLEREG_RegisterResetValue 0xffffffffffffffff
#define CH3_INTSTATUS_ENABLEREG_RegisterResetMask 0xffffffffffffffff





#define CH3_INTSTATUS_ENABLEREG_Enable_BLOCK_TFR_DONE_IntStat_BitAddressOffset 0
#define CH3_INTSTATUS_ENABLEREG_Enable_BLOCK_TFR_DONE_IntStat_RegisterSize 1



#define CH3_INTSTATUS_ENABLEREG_Enable_DMA_TFR_DONE_IntStat_BitAddressOffset 1
#define CH3_INTSTATUS_ENABLEREG_Enable_DMA_TFR_DONE_IntStat_RegisterSize 1



#define CH3_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_2_BitAddressOffset 2
#define CH3_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_2_RegisterSize 1



#define CH3_INTSTATUS_ENABLEREG_Enable_SRC_TRANSCOMP_IntStat_BitAddressOffset 3
#define CH3_INTSTATUS_ENABLEREG_Enable_SRC_TRANSCOMP_IntStat_RegisterSize 1



#define CH3_INTSTATUS_ENABLEREG_Enable_DST_TRANSCOMP_IntStat_BitAddressOffset 4
#define CH3_INTSTATUS_ENABLEREG_Enable_DST_TRANSCOMP_IntStat_RegisterSize 1



#define CH3_INTSTATUS_ENABLEREG_Enable_SRC_DEC_ERR_IntStat_BitAddressOffset 5
#define CH3_INTSTATUS_ENABLEREG_Enable_SRC_DEC_ERR_IntStat_RegisterSize 1



#define CH3_INTSTATUS_ENABLEREG_Enable_DST_DEC_ERR_IntStat_BitAddressOffset 6
#define CH3_INTSTATUS_ENABLEREG_Enable_DST_DEC_ERR_IntStat_RegisterSize 1



#define CH3_INTSTATUS_ENABLEREG_Enable_SRC_SLV_ERR_IntStat_BitAddressOffset 7
#define CH3_INTSTATUS_ENABLEREG_Enable_SRC_SLV_ERR_IntStat_RegisterSize 1



#define CH3_INTSTATUS_ENABLEREG_Enable_DST_SLV_ERR_IntStat_BitAddressOffset 8
#define CH3_INTSTATUS_ENABLEREG_Enable_DST_SLV_ERR_IntStat_RegisterSize 1



#define CH3_INTSTATUS_ENABLEREG_Enable_LLI_RD_DEC_ERR_IntStat_BitAddressOffset 9
#define CH3_INTSTATUS_ENABLEREG_Enable_LLI_RD_DEC_ERR_IntStat_RegisterSize 1



#define CH3_INTSTATUS_ENABLEREG_Enable_LLI_WR_DEC_ERR_IntStat_BitAddressOffset 10
#define CH3_INTSTATUS_ENABLEREG_Enable_LLI_WR_DEC_ERR_IntStat_RegisterSize 1



#define CH3_INTSTATUS_ENABLEREG_Enable_LLI_RD_SLV_ERR_IntStat_BitAddressOffset 11
#define CH3_INTSTATUS_ENABLEREG_Enable_LLI_RD_SLV_ERR_IntStat_RegisterSize 1



#define CH3_INTSTATUS_ENABLEREG_Enable_LLI_WR_SLV_ERR_IntStat_BitAddressOffset 12
#define CH3_INTSTATUS_ENABLEREG_Enable_LLI_WR_SLV_ERR_IntStat_RegisterSize 1



#define CH3_INTSTATUS_ENABLEREG_Enable_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_BitAddressOffset 13
#define CH3_INTSTATUS_ENABLEREG_Enable_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_RegisterSize 1



#define CH3_INTSTATUS_ENABLEREG_Enable_SLVIF_MULTIBLKTYPE_ERR_IntStat_BitAddressOffset 14
#define CH3_INTSTATUS_ENABLEREG_Enable_SLVIF_MULTIBLKTYPE_ERR_IntStat_RegisterSize 1



#define CH3_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_15_BitAddressOffset 15
#define CH3_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_15_RegisterSize 1



#define CH3_INTSTATUS_ENABLEREG_Enable_SLVIF_DEC_ERR_IntStat_BitAddressOffset 16
#define CH3_INTSTATUS_ENABLEREG_Enable_SLVIF_DEC_ERR_IntStat_RegisterSize 1



#define CH3_INTSTATUS_ENABLEREG_Enable_SLVIF_WR2RO_ERR_IntStat_BitAddressOffset 17
#define CH3_INTSTATUS_ENABLEREG_Enable_SLVIF_WR2RO_ERR_IntStat_RegisterSize 1



#define CH3_INTSTATUS_ENABLEREG_Enable_SLVIF_RD2RWO_ERR_IntStat_BitAddressOffset 18
#define CH3_INTSTATUS_ENABLEREG_Enable_SLVIF_RD2RWO_ERR_IntStat_RegisterSize 1



#define CH3_INTSTATUS_ENABLEREG_Enable_SLVIF_WRONCHEN_ERR_IntStat_BitAddressOffset 19
#define CH3_INTSTATUS_ENABLEREG_Enable_SLVIF_WRONCHEN_ERR_IntStat_RegisterSize 1



#define CH3_INTSTATUS_ENABLEREG_Enable_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_BitAddressOffset 20
#define CH3_INTSTATUS_ENABLEREG_Enable_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_RegisterSize 1



#define CH3_INTSTATUS_ENABLEREG_Enable_SLVIF_WRONHOLD_ERR_IntStat_BitAddressOffset 21
#define CH3_INTSTATUS_ENABLEREG_Enable_SLVIF_WRONHOLD_ERR_IntStat_RegisterSize 1



#define CH3_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_22to23_BitAddressOffset 22
#define CH3_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_22to23_RegisterSize 2



#define CH3_INTSTATUS_ENABLEREG_Enable_SLVIF_ADDRPARITY_ERR_IntStat_BitAddressOffset 24
#define CH3_INTSTATUS_ENABLEREG_Enable_SLVIF_ADDRPARITY_ERR_IntStat_RegisterSize 1



#define CH3_INTSTATUS_ENABLEREG_Enable_SLVIF_WRPARITY_ERR_IntStat_BitAddressOffset 25
#define CH3_INTSTATUS_ENABLEREG_Enable_SLVIF_WRPARITY_ERR_IntStat_RegisterSize 1



#define CH3_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_26_BitAddressOffset 26
#define CH3_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_26_RegisterSize 1



#define CH3_INTSTATUS_ENABLEREG_Enable_CH_LOCK_CLEARED_IntStat_BitAddressOffset 27
#define CH3_INTSTATUS_ENABLEREG_Enable_CH_LOCK_CLEARED_IntStat_RegisterSize 1



#define CH3_INTSTATUS_ENABLEREG_Enable_CH_SRC_SUSPENDED_IntStat_BitAddressOffset 28
#define CH3_INTSTATUS_ENABLEREG_Enable_CH_SRC_SUSPENDED_IntStat_RegisterSize 1



#define CH3_INTSTATUS_ENABLEREG_Enable_CH_SUSPENDED_IntStat_BitAddressOffset 29
#define CH3_INTSTATUS_ENABLEREG_Enable_CH_SUSPENDED_IntStat_RegisterSize 1



#define CH3_INTSTATUS_ENABLEREG_Enable_CH_DISABLED_IntStat_BitAddressOffset 30
#define CH3_INTSTATUS_ENABLEREG_Enable_CH_DISABLED_IntStat_RegisterSize 1



#define CH3_INTSTATUS_ENABLEREG_Enable_CH_ABORTED_IntStat_BitAddressOffset 31
#define CH3_INTSTATUS_ENABLEREG_Enable_CH_ABORTED_IntStat_RegisterSize 1



#define CH3_INTSTATUS_ENABLEREG_Enable_ECC_PROT_CHMem_CorrERR_IntStat_BitAddressOffset 32
#define CH3_INTSTATUS_ENABLEREG_Enable_ECC_PROT_CHMem_CorrERR_IntStat_RegisterSize 1



#define CH3_INTSTATUS_ENABLEREG_Enable_ECC_PROT_CHMem_UnCorrERR_IntStat_BitAddressOffset 33
#define CH3_INTSTATUS_ENABLEREG_Enable_ECC_PROT_CHMem_UnCorrERR_IntStat_RegisterSize 1



#define CH3_INTSTATUS_ENABLEREG_Enable_ECC_PROT_UIDMem_CorrERR_IntStat_BitAddressOffset 34
#define CH3_INTSTATUS_ENABLEREG_Enable_ECC_PROT_UIDMem_CorrERR_IntStat_RegisterSize 1



#define CH3_INTSTATUS_ENABLEREG_Enable_ECC_PROT_UIDMem_UnCorrERR_IntStat_BitAddressOffset 35
#define CH3_INTSTATUS_ENABLEREG_Enable_ECC_PROT_UIDMem_UnCorrERR_IntStat_RegisterSize 1



#define CH3_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_32to63_BitAddressOffset 36
#define CH3_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_32to63_RegisterSize 28





#define CH3_INTSTATUS (Channel3_Registers_Address_Block_BaseAddress + 0x88)
#define CH3_INTSTATUS_RegisterSize 64
#define CH3_INTSTATUS_RegisterResetValue 0x0
#define CH3_INTSTATUS_RegisterResetMask 0xffffffffffffffff





#define CH3_INTSTATUS_BLOCK_TFR_DONE_IntStat_BitAddressOffset 0
#define CH3_INTSTATUS_BLOCK_TFR_DONE_IntStat_RegisterSize 1



#define CH3_INTSTATUS_DMA_TFR_DONE_IntStat_BitAddressOffset 1
#define CH3_INTSTATUS_DMA_TFR_DONE_IntStat_RegisterSize 1



#define CH3_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_2_BitAddressOffset 2
#define CH3_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_2_RegisterSize 1



#define CH3_INTSTATUS_SRC_TRANSCOMP_IntStat_BitAddressOffset 3
#define CH3_INTSTATUS_SRC_TRANSCOMP_IntStat_RegisterSize 1



#define CH3_INTSTATUS_DST_TRANSCOMP_IntStat_BitAddressOffset 4
#define CH3_INTSTATUS_DST_TRANSCOMP_IntStat_RegisterSize 1



#define CH3_INTSTATUS_SRC_DEC_ERR_IntStat_BitAddressOffset 5
#define CH3_INTSTATUS_SRC_DEC_ERR_IntStat_RegisterSize 1



#define CH3_INTSTATUS_DST_DEC_ERR_IntStat_BitAddressOffset 6
#define CH3_INTSTATUS_DST_DEC_ERR_IntStat_RegisterSize 1



#define CH3_INTSTATUS_SRC_SLV_ERR_IntStat_BitAddressOffset 7
#define CH3_INTSTATUS_SRC_SLV_ERR_IntStat_RegisterSize 1



#define CH3_INTSTATUS_DST_SLV_ERR_IntStat_BitAddressOffset 8
#define CH3_INTSTATUS_DST_SLV_ERR_IntStat_RegisterSize 1



#define CH3_INTSTATUS_LLI_RD_DEC_ERR_IntStat_BitAddressOffset 9
#define CH3_INTSTATUS_LLI_RD_DEC_ERR_IntStat_RegisterSize 1



#define CH3_INTSTATUS_LLI_WR_DEC_ERR_IntStat_BitAddressOffset 10
#define CH3_INTSTATUS_LLI_WR_DEC_ERR_IntStat_RegisterSize 1



#define CH3_INTSTATUS_LLI_RD_SLV_ERR_IntStat_BitAddressOffset 11
#define CH3_INTSTATUS_LLI_RD_SLV_ERR_IntStat_RegisterSize 1



#define CH3_INTSTATUS_LLI_WR_SLV_ERR_IntStat_BitAddressOffset 12
#define CH3_INTSTATUS_LLI_WR_SLV_ERR_IntStat_RegisterSize 1



#define CH3_INTSTATUS_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_BitAddressOffset 13
#define CH3_INTSTATUS_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_RegisterSize 1



#define CH3_INTSTATUS_SLVIF_MULTIBLKTYPE_ERR_IntStat_BitAddressOffset 14
#define CH3_INTSTATUS_SLVIF_MULTIBLKTYPE_ERR_IntStat_RegisterSize 1



#define CH3_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_15_BitAddressOffset 15
#define CH3_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_15_RegisterSize 1



#define CH3_INTSTATUS_SLVIF_DEC_ERR_IntStat_BitAddressOffset 16
#define CH3_INTSTATUS_SLVIF_DEC_ERR_IntStat_RegisterSize 1



#define CH3_INTSTATUS_SLVIF_WR2RO_ERR_IntStat_BitAddressOffset 17
#define CH3_INTSTATUS_SLVIF_WR2RO_ERR_IntStat_RegisterSize 1



#define CH3_INTSTATUS_SLVIF_RD2RWO_ERR_IntStat_BitAddressOffset 18
#define CH3_INTSTATUS_SLVIF_RD2RWO_ERR_IntStat_RegisterSize 1



#define CH3_INTSTATUS_SLVIF_WRONCHEN_ERR_IntStat_BitAddressOffset 19
#define CH3_INTSTATUS_SLVIF_WRONCHEN_ERR_IntStat_RegisterSize 1



#define CH3_INTSTATUS_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_BitAddressOffset 20
#define CH3_INTSTATUS_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_RegisterSize 1



#define CH3_INTSTATUS_SLVIF_WRONHOLD_ERR_IntStat_BitAddressOffset 21
#define CH3_INTSTATUS_SLVIF_WRONHOLD_ERR_IntStat_RegisterSize 1



#define CH3_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_22to23_BitAddressOffset 22
#define CH3_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_22to23_RegisterSize 2



#define CH3_INTSTATUS_SLVIF_ADDRPARITY_ERR_IntStat_BitAddressOffset 24
#define CH3_INTSTATUS_SLVIF_ADDRPARITY_ERR_IntStat_RegisterSize 1



#define CH3_INTSTATUS_SLVIF_WRPARITY_ERR_IntStat_BitAddressOffset 25
#define CH3_INTSTATUS_SLVIF_WRPARITY_ERR_IntStat_RegisterSize 1



#define CH3_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_26_BitAddressOffset 26
#define CH3_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_26_RegisterSize 1



#define CH3_INTSTATUS_CH_LOCK_CLEARED_IntStat_BitAddressOffset 27
#define CH3_INTSTATUS_CH_LOCK_CLEARED_IntStat_RegisterSize 1



#define CH3_INTSTATUS_CH_SRC_SUSPENDED_IntStat_BitAddressOffset 28
#define CH3_INTSTATUS_CH_SRC_SUSPENDED_IntStat_RegisterSize 1



#define CH3_INTSTATUS_CH_SUSPENDED_IntStat_BitAddressOffset 29
#define CH3_INTSTATUS_CH_SUSPENDED_IntStat_RegisterSize 1



#define CH3_INTSTATUS_CH_DISABLED_IntStat_BitAddressOffset 30
#define CH3_INTSTATUS_CH_DISABLED_IntStat_RegisterSize 1



#define CH3_INTSTATUS_CH_ABORTED_IntStat_BitAddressOffset 31
#define CH3_INTSTATUS_CH_ABORTED_IntStat_RegisterSize 1



#define CH3_INTSTATUS_ECC_PROT_CHMem_CorrERR_IntStat_BitAddressOffset 32
#define CH3_INTSTATUS_ECC_PROT_CHMem_CorrERR_IntStat_RegisterSize 1



#define CH3_INTSTATUS_ECC_PROT_CHMem_UnCorrERR_IntStat_BitAddressOffset 33
#define CH3_INTSTATUS_ECC_PROT_CHMem_UnCorrERR_IntStat_RegisterSize 1



#define CH3_INTSTATUS_ECC_PROT_UIDMem_CorrERR_IntStat_BitAddressOffset 34
#define CH3_INTSTATUS_ECC_PROT_UIDMem_CorrERR_IntStat_RegisterSize 1



#define CH3_INTSTATUS_ECC_PROT_UIDMem_UnCorrERR_IntStat_BitAddressOffset 35
#define CH3_INTSTATUS_ECC_PROT_UIDMem_UnCorrERR_IntStat_RegisterSize 1



#define CH3_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_36to63_BitAddressOffset 36
#define CH3_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_36to63_RegisterSize 28





#define CH3_INTSIGNAL_ENABLEREG (Channel3_Registers_Address_Block_BaseAddress + 0x90)
#define CH3_INTSIGNAL_ENABLEREG_RegisterSize 64
#define CH3_INTSIGNAL_ENABLEREG_RegisterResetValue 0xffffffffffffffff
#define CH3_INTSIGNAL_ENABLEREG_RegisterResetMask 0xffffffffffffffff





#define CH3_INTSIGNAL_ENABLEREG_Enable_BLOCK_TFR_DONE_IntSignal_BitAddressOffset 0
#define CH3_INTSIGNAL_ENABLEREG_Enable_BLOCK_TFR_DONE_IntSignal_RegisterSize 1



#define CH3_INTSIGNAL_ENABLEREG_Enable_DMA_TFR_DONE_IntSignal_BitAddressOffset 1
#define CH3_INTSIGNAL_ENABLEREG_Enable_DMA_TFR_DONE_IntSignal_RegisterSize 1



#define CH3_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_2_BitAddressOffset 2
#define CH3_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_2_RegisterSize 1



#define CH3_INTSIGNAL_ENABLEREG_Enable_SRC_TRANSCOMP_IntSignal_BitAddressOffset 3
#define CH3_INTSIGNAL_ENABLEREG_Enable_SRC_TRANSCOMP_IntSignal_RegisterSize 1



#define CH3_INTSIGNAL_ENABLEREG_Enable_DST_TRANSCOMP_IntSignal_BitAddressOffset 4
#define CH3_INTSIGNAL_ENABLEREG_Enable_DST_TRANSCOMP_IntSignal_RegisterSize 1



#define CH3_INTSIGNAL_ENABLEREG_Enable_SRC_DEC_ERR_IntSignal_BitAddressOffset 5
#define CH3_INTSIGNAL_ENABLEREG_Enable_SRC_DEC_ERR_IntSignal_RegisterSize 1



#define CH3_INTSIGNAL_ENABLEREG_Enable_DST_DEC_ERR_IntSignal_BitAddressOffset 6
#define CH3_INTSIGNAL_ENABLEREG_Enable_DST_DEC_ERR_IntSignal_RegisterSize 1



#define CH3_INTSIGNAL_ENABLEREG_Enable_SRC_SLV_ERR_IntSignal_BitAddressOffset 7
#define CH3_INTSIGNAL_ENABLEREG_Enable_SRC_SLV_ERR_IntSignal_RegisterSize 1



#define CH3_INTSIGNAL_ENABLEREG_Enable_DST_SLV_ERR_IntSignal_BitAddressOffset 8
#define CH3_INTSIGNAL_ENABLEREG_Enable_DST_SLV_ERR_IntSignal_RegisterSize 1



#define CH3_INTSIGNAL_ENABLEREG_Enable_LLI_RD_DEC_ERR_IntSignal_BitAddressOffset 9
#define CH3_INTSIGNAL_ENABLEREG_Enable_LLI_RD_DEC_ERR_IntSignal_RegisterSize 1



#define CH3_INTSIGNAL_ENABLEREG_Enable_LLI_WR_DEC_ERR_IntSignal_BitAddressOffset 10
#define CH3_INTSIGNAL_ENABLEREG_Enable_LLI_WR_DEC_ERR_IntSignal_RegisterSize 1



#define CH3_INTSIGNAL_ENABLEREG_Enable_LLI_RD_SLV_ERR_IntSignal_BitAddressOffset 11
#define CH3_INTSIGNAL_ENABLEREG_Enable_LLI_RD_SLV_ERR_IntSignal_RegisterSize 1



#define CH3_INTSIGNAL_ENABLEREG_Enable_LLI_WR_SLV_ERR_IntSignal_BitAddressOffset 12
#define CH3_INTSIGNAL_ENABLEREG_Enable_LLI_WR_SLV_ERR_IntSignal_RegisterSize 1



#define CH3_INTSIGNAL_ENABLEREG_Enable_SHADOWREG_OR_LLI_INVALID_ERR_IntSignal_BitAddressOffset 13
#define CH3_INTSIGNAL_ENABLEREG_Enable_SHADOWREG_OR_LLI_INVALID_ERR_IntSignal_RegisterSize 1



#define CH3_INTSIGNAL_ENABLEREG_Enable_SLVIF_MULTIBLKTYPE_ERR_IntSignal_BitAddressOffset 14
#define CH3_INTSIGNAL_ENABLEREG_Enable_SLVIF_MULTIBLKTYPE_ERR_IntSignal_RegisterSize 1



#define CH3_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_15_BitAddressOffset 15
#define CH3_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_15_RegisterSize 1



#define CH3_INTSIGNAL_ENABLEREG_Enable_SLVIF_DEC_ERR_IntSignal_BitAddressOffset 16
#define CH3_INTSIGNAL_ENABLEREG_Enable_SLVIF_DEC_ERR_IntSignal_RegisterSize 1



#define CH3_INTSIGNAL_ENABLEREG_Enable_SLVIF_WR2RO_ERR_IntSignal_BitAddressOffset 17
#define CH3_INTSIGNAL_ENABLEREG_Enable_SLVIF_WR2RO_ERR_IntSignal_RegisterSize 1



#define CH3_INTSIGNAL_ENABLEREG_Enable_SLVIF_RD2RWO_ERR_IntSignal_BitAddressOffset 18
#define CH3_INTSIGNAL_ENABLEREG_Enable_SLVIF_RD2RWO_ERR_IntSignal_RegisterSize 1



#define CH3_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRONCHEN_ERR_IntSignal_BitAddressOffset 19
#define CH3_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRONCHEN_ERR_IntSignal_RegisterSize 1



#define CH3_INTSIGNAL_ENABLEREG_Enable_SLVIF_SHADOWREG_WRON_VALID_ERR_IntSignal_BitAddressOffset 20
#define CH3_INTSIGNAL_ENABLEREG_Enable_SLVIF_SHADOWREG_WRON_VALID_ERR_IntSignal_RegisterSize 1



#define CH3_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRONHOLD_ERR_IntSignal_BitAddressOffset 21
#define CH3_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRONHOLD_ERR_IntSignal_RegisterSize 1



#define CH3_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_22to23_BitAddressOffset 22
#define CH3_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_22to23_RegisterSize 2



#define CH3_INTSIGNAL_ENABLEREG_Enable_SLVIF_ADDRPARITY_ERR_IntSignal_BitAddressOffset 24
#define CH3_INTSIGNAL_ENABLEREG_Enable_SLVIF_ADDRPARITY_ERR_IntSignal_RegisterSize 1



#define CH3_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRPARITY_ERR_IntSignal_BitAddressOffset 25
#define CH3_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRPARITY_ERR_IntSignal_RegisterSize 1



#define CH3_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_26_BitAddressOffset 26
#define CH3_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_26_RegisterSize 1



#define CH3_INTSIGNAL_ENABLEREG_Enable_CH_LOCK_CLEARED_IntSignal_BitAddressOffset 27
#define CH3_INTSIGNAL_ENABLEREG_Enable_CH_LOCK_CLEARED_IntSignal_RegisterSize 1



#define CH3_INTSIGNAL_ENABLEREG_Enable_CH_SRC_SUSPENDED_IntSignal_BitAddressOffset 28
#define CH3_INTSIGNAL_ENABLEREG_Enable_CH_SRC_SUSPENDED_IntSignal_RegisterSize 1



#define CH3_INTSIGNAL_ENABLEREG_Enable_CH_SUSPENDED_IntSignal_BitAddressOffset 29
#define CH3_INTSIGNAL_ENABLEREG_Enable_CH_SUSPENDED_IntSignal_RegisterSize 1



#define CH3_INTSIGNAL_ENABLEREG_Enable_CH_DISABLED_IntSignal_BitAddressOffset 30
#define CH3_INTSIGNAL_ENABLEREG_Enable_CH_DISABLED_IntSignal_RegisterSize 1



#define CH3_INTSIGNAL_ENABLEREG_Enable_CH_ABORTED_IntSignal_BitAddressOffset 31
#define CH3_INTSIGNAL_ENABLEREG_Enable_CH_ABORTED_IntSignal_RegisterSize 1



#define CH3_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_CHMem_CorrERR_IntSignal_BitAddressOffset 32
#define CH3_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_CHMem_CorrERR_IntSignal_RegisterSize 1



#define CH3_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_CHMem_UnCorrERR_IntSignal_BitAddressOffset 33
#define CH3_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_CHMem_UnCorrERR_IntSignal_RegisterSize 1



#define CH3_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_UIDMem_CorrERR_IntSignal_BitAddressOffset 34
#define CH3_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_UIDMem_CorrERR_IntSignal_RegisterSize 1



#define CH3_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_UIDMem_UnCorrERR_IntSignal_BitAddressOffset 35
#define CH3_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_UIDMem_UnCorrERR_IntSignal_RegisterSize 1



#define CH3_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_36to63_BitAddressOffset 36
#define CH3_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_36to63_RegisterSize 28





#define CH3_INTCLEARREG (Channel3_Registers_Address_Block_BaseAddress + 0x98)
#define CH3_INTCLEARREG_RegisterSize 64
#define CH3_INTCLEARREG_RegisterResetValue 0x0
#define CH3_INTCLEARREG_RegisterResetMask 0xffffffffffffffff





#define CH3_INTCLEARREG_Clear_BLOCK_TFR_DONE_IntStat_BitAddressOffset 0
#define CH3_INTCLEARREG_Clear_BLOCK_TFR_DONE_IntStat_RegisterSize 1



#define CH3_INTCLEARREG_Clear_DMA_TFR_DONE_IntStat_BitAddressOffset 1
#define CH3_INTCLEARREG_Clear_DMA_TFR_DONE_IntStat_RegisterSize 1



#define CH3_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_2_BitAddressOffset 2
#define CH3_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_2_RegisterSize 1



#define CH3_INTCLEARREG_Clear_SRC_TRANSCOMP_IntStat_BitAddressOffset 3
#define CH3_INTCLEARREG_Clear_SRC_TRANSCOMP_IntStat_RegisterSize 1



#define CH3_INTCLEARREG_Clear_DST_TRANSCOMP_IntStat_BitAddressOffset 4
#define CH3_INTCLEARREG_Clear_DST_TRANSCOMP_IntStat_RegisterSize 1



#define CH3_INTCLEARREG_Clear_SRC_DEC_ERR_IntStat_BitAddressOffset 5
#define CH3_INTCLEARREG_Clear_SRC_DEC_ERR_IntStat_RegisterSize 1



#define CH3_INTCLEARREG_Clear_DST_DEC_ERR_IntStat_BitAddressOffset 6
#define CH3_INTCLEARREG_Clear_DST_DEC_ERR_IntStat_RegisterSize 1



#define CH3_INTCLEARREG_Clear_SRC_SLV_ERR_IntStat_BitAddressOffset 7
#define CH3_INTCLEARREG_Clear_SRC_SLV_ERR_IntStat_RegisterSize 1



#define CH3_INTCLEARREG_Clear_DST_SLV_ERR_IntStat_BitAddressOffset 8
#define CH3_INTCLEARREG_Clear_DST_SLV_ERR_IntStat_RegisterSize 1



#define CH3_INTCLEARREG_Clear_LLI_RD_DEC_ERR_IntStat_BitAddressOffset 9
#define CH3_INTCLEARREG_Clear_LLI_RD_DEC_ERR_IntStat_RegisterSize 1



#define CH3_INTCLEARREG_Clear_LLI_WR_DEC_ERR_IntStat_BitAddressOffset 10
#define CH3_INTCLEARREG_Clear_LLI_WR_DEC_ERR_IntStat_RegisterSize 1



#define CH3_INTCLEARREG_Clear_LLI_RD_SLV_ERR_IntStat_BitAddressOffset 11
#define CH3_INTCLEARREG_Clear_LLI_RD_SLV_ERR_IntStat_RegisterSize 1



#define CH3_INTCLEARREG_Clear_LLI_WR_SLV_ERR_IntStat_BitAddressOffset 12
#define CH3_INTCLEARREG_Clear_LLI_WR_SLV_ERR_IntStat_RegisterSize 1



#define CH3_INTCLEARREG_Clear_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_BitAddressOffset 13
#define CH3_INTCLEARREG_Clear_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_RegisterSize 1



#define CH3_INTCLEARREG_Clear_SLVIF_MULTIBLKTYPE_ERR_IntStat_BitAddressOffset 14
#define CH3_INTCLEARREG_Clear_SLVIF_MULTIBLKTYPE_ERR_IntStat_RegisterSize 1



#define CH3_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_15_BitAddressOffset 15
#define CH3_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_15_RegisterSize 1



#define CH3_INTCLEARREG_Clear_SLVIF_DEC_ERR_IntStat_BitAddressOffset 16
#define CH3_INTCLEARREG_Clear_SLVIF_DEC_ERR_IntStat_RegisterSize 1



#define CH3_INTCLEARREG_Clear_SLVIF_WR2RO_ERR_IntStat_BitAddressOffset 17
#define CH3_INTCLEARREG_Clear_SLVIF_WR2RO_ERR_IntStat_RegisterSize 1



#define CH3_INTCLEARREG_Clear_SLVIF_RD2RWO_ERR_IntStat_BitAddressOffset 18
#define CH3_INTCLEARREG_Clear_SLVIF_RD2RWO_ERR_IntStat_RegisterSize 1



#define CH3_INTCLEARREG_Clear_SLVIF_WRONCHEN_ERR_IntStat_BitAddressOffset 19
#define CH3_INTCLEARREG_Clear_SLVIF_WRONCHEN_ERR_IntStat_RegisterSize 1



#define CH3_INTCLEARREG_Clear_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_BitAddressOffset 20
#define CH3_INTCLEARREG_Clear_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_RegisterSize 1



#define CH3_INTCLEARREG_Clear_SLVIF_WRONHOLD_ERR_IntStat_BitAddressOffset 21
#define CH3_INTCLEARREG_Clear_SLVIF_WRONHOLD_ERR_IntStat_RegisterSize 1



#define CH3_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_22to23_BitAddressOffset 22
#define CH3_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_22to23_RegisterSize 2



#define CH3_INTCLEARREG_Clear_SLVIF_ADDRPARITY_ERR_IntStat_BitAddressOffset 24
#define CH3_INTCLEARREG_Clear_SLVIF_ADDRPARITY_ERR_IntStat_RegisterSize 1



#define CH3_INTCLEARREG_Clear_SLVIF_WRPARITY_ERR_IntStat_BitAddressOffset 25
#define CH3_INTCLEARREG_Clear_SLVIF_WRPARITY_ERR_IntStat_RegisterSize 1



#define CH3_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_26_BitAddressOffset 26
#define CH3_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_26_RegisterSize 1



#define CH3_INTCLEARREG_Clear_CH_LOCK_CLEARED_IntStat_BitAddressOffset 27
#define CH3_INTCLEARREG_Clear_CH_LOCK_CLEARED_IntStat_RegisterSize 1



#define CH3_INTCLEARREG_Clear_CH_SRC_SUSPENDED_IntStat_BitAddressOffset 28
#define CH3_INTCLEARREG_Clear_CH_SRC_SUSPENDED_IntStat_RegisterSize 1



#define CH3_INTCLEARREG_Clear_CH_SUSPENDED_IntStat_BitAddressOffset 29
#define CH3_INTCLEARREG_Clear_CH_SUSPENDED_IntStat_RegisterSize 1



#define CH3_INTCLEARREG_Clear_CH_DISABLED_IntStat_BitAddressOffset 30
#define CH3_INTCLEARREG_Clear_CH_DISABLED_IntStat_RegisterSize 1



#define CH3_INTCLEARREG_Clear_CH_ABORTED_IntStat_BitAddressOffset 31
#define CH3_INTCLEARREG_Clear_CH_ABORTED_IntStat_RegisterSize 1



#define CH3_INTCLEARREG_Clear_ECC_PROT_CHMem_CorrERR_IntStat_BitAddressOffset 32
#define CH3_INTCLEARREG_Clear_ECC_PROT_CHMem_CorrERR_IntStat_RegisterSize 1



#define CH3_INTCLEARREG_Clear_ECC_PROT_CHMem_UnCorrERR_IntStat_BitAddressOffset 33
#define CH3_INTCLEARREG_Clear_ECC_PROT_CHMem_UnCorrERR_IntStat_RegisterSize 1



#define CH3_INTCLEARREG_Clear_ECC_PROT_UIDMem_CorrERR_IntStat_BitAddressOffset 34
#define CH3_INTCLEARREG_Clear_ECC_PROT_UIDMem_CorrERR_IntStat_RegisterSize 1



#define CH3_INTCLEARREG_Clear_ECC_PROT_UIDMem_UnCorrERR_IntStat_BitAddressOffset 35
#define CH3_INTCLEARREG_Clear_ECC_PROT_UIDMem_UnCorrERR_IntStat_RegisterSize 1



#define CH3_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_36to63_BitAddressOffset 36
#define CH3_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_36to63_RegisterSize 28





#define CH3_CFG_EXTD (Channel3_Registers_Address_Block_BaseAddress + 0xa0)
#define CH3_CFG_EXTD_RegisterSize 64
#define CH3_CFG_EXTD_RegisterResetValue 0x0
#define CH3_CFG_EXTD_RegisterResetMask 0xffffffffffffffff





#define CH3_CFG_EXTD_LLI_AXPROT_BitAddressOffset 0
#define CH3_CFG_EXTD_LLI_AXPROT_RegisterSize 3



#define CH3_CFG_EXTD_LLI_AXCACHE_BitAddressOffset 3
#define CH3_CFG_EXTD_LLI_AXCACHE_RegisterSize 4



#define CH3_CFG_EXTD_RSVD_DMAC_CHx_CFG_EXTD_7to63_BitAddressOffset 7
#define CH3_CFG_EXTD_RSVD_DMAC_CHx_CFG_EXTD_7to63_RegisterSize 57



#define Channel4_Registers_Address_Block_BaseAddress 0x400



#define CH4_SAR (Channel4_Registers_Address_Block_BaseAddress + 0x0)
#define CH4_SAR_RegisterSize 64
#define CH4_SAR_RegisterResetValue 0x0
#define CH4_SAR_RegisterResetMask 0xffffffffffffffff





#define CH4_SAR_SAR_BitAddressOffset 0
#define CH4_SAR_SAR_RegisterSize 64





#define CH4_DAR (Channel4_Registers_Address_Block_BaseAddress + 0x8)
#define CH4_DAR_RegisterSize 64
#define CH4_DAR_RegisterResetValue 0x0
#define CH4_DAR_RegisterResetMask 0xffffffffffffffff





#define CH4_DAR_DAR_BitAddressOffset 0
#define CH4_DAR_DAR_RegisterSize 64





#define CH4_BLOCK_TS (Channel4_Registers_Address_Block_BaseAddress + 0x10)
#define CH4_BLOCK_TS_RegisterSize 64
#define CH4_BLOCK_TS_RegisterResetValue 0x0
#define CH4_BLOCK_TS_RegisterResetMask 0xffffffffffffffff





#define CH4_BLOCK_TS_BLOCK_TS_BitAddressOffset 0
#define CH4_BLOCK_TS_BLOCK_TS_RegisterSize 22



#define CH4_BLOCK_TS_RSVD_DMAC_CHx_BLOCK_TSREG_63to22_BitAddressOffset 22
#define CH4_BLOCK_TS_RSVD_DMAC_CHx_BLOCK_TSREG_63to22_RegisterSize 42





#define CH4_CTL (Channel4_Registers_Address_Block_BaseAddress + 0x18)
#define CH4_CTL_RegisterSize 64
#define CH4_CTL_RegisterResetValue 0x1200
#define CH4_CTL_RegisterResetMask 0xffffffffffffffff





#define CH4_CTL_SMS_BitAddressOffset 0
#define CH4_CTL_SMS_RegisterSize 1



#define CH4_CTL_RSVD_DMAC_CHx_CTL_1_BitAddressOffset 1
#define CH4_CTL_RSVD_DMAC_CHx_CTL_1_RegisterSize 1



#define CH4_CTL_DMS_BitAddressOffset 2
#define CH4_CTL_DMS_RegisterSize 1



#define CH4_CTL_RSVD_DMAC_CHx_CTL_3_BitAddressOffset 3
#define CH4_CTL_RSVD_DMAC_CHx_CTL_3_RegisterSize 1



#define CH4_CTL_SINC_BitAddressOffset 4
#define CH4_CTL_SINC_RegisterSize 1



#define CH4_CTL_RSVD_DMAC_CHx_CTL_5_BitAddressOffset 5
#define CH4_CTL_RSVD_DMAC_CHx_CTL_5_RegisterSize 1



#define CH4_CTL_DINC_BitAddressOffset 6
#define CH4_CTL_DINC_RegisterSize 1



#define CH4_CTL_RSVD_DMAC_CHx_CTL_7_BitAddressOffset 7
#define CH4_CTL_RSVD_DMAC_CHx_CTL_7_RegisterSize 1



#define CH4_CTL_SRC_TR_WIDTH_BitAddressOffset 8
#define CH4_CTL_SRC_TR_WIDTH_RegisterSize 3



#define CH4_CTL_DST_TR_WIDTH_BitAddressOffset 11
#define CH4_CTL_DST_TR_WIDTH_RegisterSize 3



#define CH4_CTL_SRC_MSIZE_BitAddressOffset 14
#define CH4_CTL_SRC_MSIZE_RegisterSize 4



#define CH4_CTL_DST_MSIZE_BitAddressOffset 18
#define CH4_CTL_DST_MSIZE_RegisterSize 4



#define CH4_CTL_AR_CACHE_BitAddressOffset 22
#define CH4_CTL_AR_CACHE_RegisterSize 4



#define CH4_CTL_AW_CACHE_BitAddressOffset 26
#define CH4_CTL_AW_CACHE_RegisterSize 4



#define CH4_CTL_NonPosted_LastWrite_En_BitAddressOffset 30
#define CH4_CTL_NonPosted_LastWrite_En_RegisterSize 1



#define CH4_CTL_RSVD_DMAC_CHx_CTL_31_BitAddressOffset 31
#define CH4_CTL_RSVD_DMAC_CHx_CTL_31_RegisterSize 1



#define CH4_CTL_AR_PROT_BitAddressOffset 32
#define CH4_CTL_AR_PROT_RegisterSize 3



#define CH4_CTL_AW_PROT_BitAddressOffset 35
#define CH4_CTL_AW_PROT_RegisterSize 3



#define CH4_CTL_ARLEN_EN_BitAddressOffset 38
#define CH4_CTL_ARLEN_EN_RegisterSize 1



#define CH4_CTL_ARLEN_BitAddressOffset 39
#define CH4_CTL_ARLEN_RegisterSize 8



#define CH4_CTL_AWLEN_EN_BitAddressOffset 47
#define CH4_CTL_AWLEN_EN_RegisterSize 1



#define CH4_CTL_AWLEN_BitAddressOffset 48
#define CH4_CTL_AWLEN_RegisterSize 8



#define CH4_CTL_SRC_STAT_EN_BitAddressOffset 56
#define CH4_CTL_SRC_STAT_EN_RegisterSize 1



#define CH4_CTL_DST_STAT_EN_BitAddressOffset 57
#define CH4_CTL_DST_STAT_EN_RegisterSize 1



#define CH4_CTL_IOC_BlkTfr_BitAddressOffset 58
#define CH4_CTL_IOC_BlkTfr_RegisterSize 1



#define CH4_CTL_RSVD_DMAC_CHx_CTL_59to61_BitAddressOffset 59
#define CH4_CTL_RSVD_DMAC_CHx_CTL_59to61_RegisterSize 3



#define CH4_CTL_SHADOWREG_OR_LLI_LAST_BitAddressOffset 62
#define CH4_CTL_SHADOWREG_OR_LLI_LAST_RegisterSize 1



#define CH4_CTL_SHADOWREG_OR_LLI_VALID_BitAddressOffset 63
#define CH4_CTL_SHADOWREG_OR_LLI_VALID_RegisterSize 1





#define CH4_CFG2 (Channel4_Registers_Address_Block_BaseAddress + 0x20)
#define CH4_CFG2_RegisterSize 64
#define CH4_CFG2_RegisterResetValue 0xd001b00000000
#define CH4_CFG2_RegisterResetMask 0xffffffffffffffff





#define CH4_CFG2_SRC_MULTBLK_TYPE_BitAddressOffset 0
#define CH4_CFG2_SRC_MULTBLK_TYPE_RegisterSize 2



#define CH4_CFG2_DST_MULTBLK_TYPE_BitAddressOffset 2
#define CH4_CFG2_DST_MULTBLK_TYPE_RegisterSize 2



#define CH4_CFG2_SRC_PER_BitAddressOffset 4
#define CH4_CFG2_SRC_PER_RegisterSize 5



#define CH4_CFG2_RSVD_DMAC_CHx_CFG_9_4_BitAddressOffset 9
#define CH4_CFG2_RSVD_DMAC_CHx_CFG_9_4_RegisterSize 1



#define CH4_CFG2_RSVD_DMAC_CHx_CFG_10_BitAddressOffset 10
#define CH4_CFG2_RSVD_DMAC_CHx_CFG_10_RegisterSize 1



#define CH4_CFG2_DST_PER_BitAddressOffset 11
#define CH4_CFG2_DST_PER_RegisterSize 5



#define CH4_CFG2_RSVD_DMAC_CHx_CFG_16_11_BitAddressOffset 16
#define CH4_CFG2_RSVD_DMAC_CHx_CFG_16_11_RegisterSize 1



#define CH4_CFG2_RSVD_DMAC_CHx_CFG_17_BitAddressOffset 17
#define CH4_CFG2_RSVD_DMAC_CHx_CFG_17_RegisterSize 1



#define CH4_CFG2_RD_UID_BitAddressOffset 18
#define CH4_CFG2_RD_UID_RegisterSize 4



#define CH4_CFG2_RSVD_DMAC_CHx_CFG_22to24_BitAddressOffset 22
#define CH4_CFG2_RSVD_DMAC_CHx_CFG_22to24_RegisterSize 3



#define CH4_CFG2_WR_UID_BitAddressOffset 25
#define CH4_CFG2_WR_UID_RegisterSize 4



#define CH4_CFG2_RSVD_DMAC_CHx_CFG_29to31_BitAddressOffset 29
#define CH4_CFG2_RSVD_DMAC_CHx_CFG_29to31_RegisterSize 3



#define CH4_CFG2_TT_FC_BitAddressOffset 32
#define CH4_CFG2_TT_FC_RegisterSize 3



#define CH4_CFG2_HS_SEL_SRC_BitAddressOffset 35
#define CH4_CFG2_HS_SEL_SRC_RegisterSize 1



#define CH4_CFG2_HS_SEL_DST_BitAddressOffset 36
#define CH4_CFG2_HS_SEL_DST_RegisterSize 1



#define CH4_CFG2_SRC_HWHS_POL_BitAddressOffset 37
#define CH4_CFG2_SRC_HWHS_POL_RegisterSize 1



#define CH4_CFG2_DST_HWHS_POL_BitAddressOffset 38
#define CH4_CFG2_DST_HWHS_POL_RegisterSize 1



#define CH4_CFG2_RSVD_DMAC_CHx_CFG_39to46_BitAddressOffset 39
#define CH4_CFG2_RSVD_DMAC_CHx_CFG_39to46_RegisterSize 8



#define CH4_CFG2_CH_PRIOR_BitAddressOffset 47
#define CH4_CFG2_CH_PRIOR_RegisterSize 5



#define CH4_CFG2_LOCK_CH_BitAddressOffset 52
#define CH4_CFG2_LOCK_CH_RegisterSize 1



#define CH4_CFG2_LOCK_CH_L_BitAddressOffset 53
#define CH4_CFG2_LOCK_CH_L_RegisterSize 2



#define CH4_CFG2_SRC_OSR_LMT_BitAddressOffset 55
#define CH4_CFG2_SRC_OSR_LMT_RegisterSize 4



#define CH4_CFG2_DST_OSR_LMT_BitAddressOffset 59
#define CH4_CFG2_DST_OSR_LMT_RegisterSize 4



#define CH4_CFG2_RSVD_DMAC_CHx_CFG_63_BitAddressOffset 63
#define CH4_CFG2_RSVD_DMAC_CHx_CFG_63_RegisterSize 1





#define CH4_LLP (Channel4_Registers_Address_Block_BaseAddress + 0x28)
#define CH4_LLP_RegisterSize 64
#define CH4_LLP_RegisterResetValue 0x0
#define CH4_LLP_RegisterResetMask 0xffffffffffffffff





#define CH4_LLP_LMS_BitAddressOffset 0
#define CH4_LLP_LMS_RegisterSize 1



#define CH4_LLP_RSVD_DMAC_CHx_LLP_1to5_BitAddressOffset 1
#define CH4_LLP_RSVD_DMAC_CHx_LLP_1to5_RegisterSize 5



#define CH4_LLP_LOC_BitAddressOffset 6
#define CH4_LLP_LOC_RegisterSize 58





#define CH4_STATUSREG (Channel4_Registers_Address_Block_BaseAddress + 0x30)
#define CH4_STATUSREG_RegisterSize 64
#define CH4_STATUSREG_RegisterResetValue 0x0
#define CH4_STATUSREG_RegisterResetMask 0xffffffffffffffff





#define CH4_STATUSREG_CMPLTD_BLK_TFR_SIZE_BitAddressOffset 0
#define CH4_STATUSREG_CMPLTD_BLK_TFR_SIZE_RegisterSize 22



#define CH4_STATUSREG_RSVD_DMAC_CHx_STATUSREG_22to31_BitAddressOffset 22
#define CH4_STATUSREG_RSVD_DMAC_CHx_STATUSREG_22to31_RegisterSize 10



#define CH4_STATUSREG_DATA_LEFT_IN_FIFO_BitAddressOffset 32
#define CH4_STATUSREG_DATA_LEFT_IN_FIFO_RegisterSize 15



#define CH4_STATUSREG_RSVD_DMAC_CHx_STATUSREG_47to63_BitAddressOffset 47
#define CH4_STATUSREG_RSVD_DMAC_CHx_STATUSREG_47to63_RegisterSize 17





#define CH4_SWHSSRCREG (Channel4_Registers_Address_Block_BaseAddress + 0x38)
#define CH4_SWHSSRCREG_RegisterSize 64
#define CH4_SWHSSRCREG_RegisterResetValue 0x0
#define CH4_SWHSSRCREG_RegisterResetMask 0xffffffffffffffff





#define CH4_SWHSSRCREG_SWHS_REQ_SRC_BitAddressOffset 0
#define CH4_SWHSSRCREG_SWHS_REQ_SRC_RegisterSize 1



#define CH4_SWHSSRCREG_SWHS_REQ_SRC_WE_BitAddressOffset 1
#define CH4_SWHSSRCREG_SWHS_REQ_SRC_WE_RegisterSize 1



#define CH4_SWHSSRCREG_SWHS_SGLREQ_SRC_BitAddressOffset 2
#define CH4_SWHSSRCREG_SWHS_SGLREQ_SRC_RegisterSize 1



#define CH4_SWHSSRCREG_SWHS_SGLREQ_SRC_WE_BitAddressOffset 3
#define CH4_SWHSSRCREG_SWHS_SGLREQ_SRC_WE_RegisterSize 1



#define CH4_SWHSSRCREG_SWHS_LST_SRC_BitAddressOffset 4
#define CH4_SWHSSRCREG_SWHS_LST_SRC_RegisterSize 1



#define CH4_SWHSSRCREG_SWHS_LST_SRC_WE_BitAddressOffset 5
#define CH4_SWHSSRCREG_SWHS_LST_SRC_WE_RegisterSize 1



#define CH4_SWHSSRCREG_RSVD_DMAC_CHx_SWHSSRCREG_6to63_BitAddressOffset 6
#define CH4_SWHSSRCREG_RSVD_DMAC_CHx_SWHSSRCREG_6to63_RegisterSize 58





#define CH4_SWHSDSTREG (Channel4_Registers_Address_Block_BaseAddress + 0x40)
#define CH4_SWHSDSTREG_RegisterSize 64
#define CH4_SWHSDSTREG_RegisterResetValue 0x0
#define CH4_SWHSDSTREG_RegisterResetMask 0xffffffffffffffff





#define CH4_SWHSDSTREG_SWHS_REQ_DST_BitAddressOffset 0
#define CH4_SWHSDSTREG_SWHS_REQ_DST_RegisterSize 1



#define CH4_SWHSDSTREG_SWHS_REQ_DST_WE_BitAddressOffset 1
#define CH4_SWHSDSTREG_SWHS_REQ_DST_WE_RegisterSize 1



#define CH4_SWHSDSTREG_SWHS_SGLREQ_DST_BitAddressOffset 2
#define CH4_SWHSDSTREG_SWHS_SGLREQ_DST_RegisterSize 1



#define CH4_SWHSDSTREG_SWHS_SGLREQ_DST_WE_BitAddressOffset 3
#define CH4_SWHSDSTREG_SWHS_SGLREQ_DST_WE_RegisterSize 1



#define CH4_SWHSDSTREG_SWHS_LST_DST_BitAddressOffset 4
#define CH4_SWHSDSTREG_SWHS_LST_DST_RegisterSize 1



#define CH4_SWHSDSTREG_SWHS_LST_DST_WE_BitAddressOffset 5
#define CH4_SWHSDSTREG_SWHS_LST_DST_WE_RegisterSize 1



#define CH4_SWHSDSTREG_RSVD_DMAC_CHx_SWHSDSTREG_6to63_BitAddressOffset 6
#define CH4_SWHSDSTREG_RSVD_DMAC_CHx_SWHSDSTREG_6to63_RegisterSize 58





#define CH4_BLK_TFR_RESUMEREQREG (Channel4_Registers_Address_Block_BaseAddress + 0x48)
#define CH4_BLK_TFR_RESUMEREQREG_RegisterSize 64
#define CH4_BLK_TFR_RESUMEREQREG_RegisterResetValue 0x0
#define CH4_BLK_TFR_RESUMEREQREG_RegisterResetMask 0xffffffffffffffff





#define CH4_BLK_TFR_RESUMEREQREG_BLK_TFR_RESUMEREQ_BitAddressOffset 0
#define CH4_BLK_TFR_RESUMEREQREG_BLK_TFR_RESUMEREQ_RegisterSize 1



#define CH4_BLK_TFR_RESUMEREQREG_RSVD_DMAC_CHx_BLK_TFR_RESUMEREQREG_1to63_BitAddressOffset 1
#define CH4_BLK_TFR_RESUMEREQREG_RSVD_DMAC_CHx_BLK_TFR_RESUMEREQREG_1to63_RegisterSize 63





#define CH4_AXI_IDREG (Channel4_Registers_Address_Block_BaseAddress + 0x50)
#define CH4_AXI_IDREG_RegisterSize 64
#define CH4_AXI_IDREG_RegisterResetValue 0x0
#define CH4_AXI_IDREG_RegisterResetMask 0xffffffffffffffff





#define CH4_AXI_IDREG_AXI_READ_ID_SUFFIX_BitAddressOffset 0
#define CH4_AXI_IDREG_AXI_READ_ID_SUFFIX_RegisterSize 2



#define CH4_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_IDW_L2NCm1to31_BitAddressOffset 2
#define CH4_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_IDW_L2NCm1to31_RegisterSize 14



#define CH4_AXI_IDREG_AXI_WRITE_ID_SUFFIX_BitAddressOffset 16
#define CH4_AXI_IDREG_AXI_WRITE_ID_SUFFIX_RegisterSize 2



#define CH4_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_IDW_L2NCm32to63_BitAddressOffset 18
#define CH4_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_IDW_L2NCm32to63_RegisterSize 14



#define CH4_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_32to63_BitAddressOffset 32
#define CH4_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_32to63_RegisterSize 32





#define CH4_AXI_QOSREG (Channel4_Registers_Address_Block_BaseAddress + 0x58)
#define CH4_AXI_QOSREG_RegisterSize 64
#define CH4_AXI_QOSREG_RegisterResetValue 0x0
#define CH4_AXI_QOSREG_RegisterResetMask 0xffffffffffffffff





#define CH4_AXI_QOSREG_AXI_AWQOS_BitAddressOffset 0
#define CH4_AXI_QOSREG_AXI_AWQOS_RegisterSize 4



#define CH4_AXI_QOSREG_AXI_ARQOS_BitAddressOffset 4
#define CH4_AXI_QOSREG_AXI_ARQOS_RegisterSize 4



#define CH4_AXI_QOSREG_RSVD_DMAC_CHx_AXI_QOSREG_8to63_BitAddressOffset 8
#define CH4_AXI_QOSREG_RSVD_DMAC_CHx_AXI_QOSREG_8to63_RegisterSize 56





#define CH4_SSTAT (Channel4_Registers_Address_Block_BaseAddress + 0x60)
#define CH4_SSTAT_RegisterSize 64
#define CH4_SSTAT_RegisterResetValue 0x0
#define CH4_SSTAT_RegisterResetMask 0xffffffffffffffff





#define CH4_SSTAT_SSTAT_BitAddressOffset 0
#define CH4_SSTAT_SSTAT_RegisterSize 32



#define CH4_SSTAT_RSVD_DMAC_CHx_SSTAT_32to63_BitAddressOffset 32
#define CH4_SSTAT_RSVD_DMAC_CHx_SSTAT_32to63_RegisterSize 32





#define CH4_DSTAT (Channel4_Registers_Address_Block_BaseAddress + 0x68)
#define CH4_DSTAT_RegisterSize 64
#define CH4_DSTAT_RegisterResetValue 0x0
#define CH4_DSTAT_RegisterResetMask 0xffffffffffffffff





#define CH4_DSTAT_DSTAT_BitAddressOffset 0
#define CH4_DSTAT_DSTAT_RegisterSize 32



#define CH4_DSTAT_RSVD_DMAC_CHx_DSTAT_32to63_BitAddressOffset 32
#define CH4_DSTAT_RSVD_DMAC_CHx_DSTAT_32to63_RegisterSize 32





#define CH4_SSTATAR (Channel4_Registers_Address_Block_BaseAddress + 0x70)
#define CH4_SSTATAR_RegisterSize 64
#define CH4_SSTATAR_RegisterResetValue 0x0
#define CH4_SSTATAR_RegisterResetMask 0xffffffffffffffff





#define CH4_SSTATAR_SSTATAR_BitAddressOffset 0
#define CH4_SSTATAR_SSTATAR_RegisterSize 64





#define CH4_DSTATAR (Channel4_Registers_Address_Block_BaseAddress + 0x78)
#define CH4_DSTATAR_RegisterSize 64
#define CH4_DSTATAR_RegisterResetValue 0x0
#define CH4_DSTATAR_RegisterResetMask 0xffffffffffffffff





#define CH4_DSTATAR_DSTATAR_BitAddressOffset 0
#define CH4_DSTATAR_DSTATAR_RegisterSize 64





#define CH4_INTSTATUS_ENABLEREG (Channel4_Registers_Address_Block_BaseAddress + 0x80)
#define CH4_INTSTATUS_ENABLEREG_RegisterSize 64
#define CH4_INTSTATUS_ENABLEREG_RegisterResetValue 0xffffffffffffffff
#define CH4_INTSTATUS_ENABLEREG_RegisterResetMask 0xffffffffffffffff





#define CH4_INTSTATUS_ENABLEREG_Enable_BLOCK_TFR_DONE_IntStat_BitAddressOffset 0
#define CH4_INTSTATUS_ENABLEREG_Enable_BLOCK_TFR_DONE_IntStat_RegisterSize 1



#define CH4_INTSTATUS_ENABLEREG_Enable_DMA_TFR_DONE_IntStat_BitAddressOffset 1
#define CH4_INTSTATUS_ENABLEREG_Enable_DMA_TFR_DONE_IntStat_RegisterSize 1



#define CH4_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_2_BitAddressOffset 2
#define CH4_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_2_RegisterSize 1



#define CH4_INTSTATUS_ENABLEREG_Enable_SRC_TRANSCOMP_IntStat_BitAddressOffset 3
#define CH4_INTSTATUS_ENABLEREG_Enable_SRC_TRANSCOMP_IntStat_RegisterSize 1



#define CH4_INTSTATUS_ENABLEREG_Enable_DST_TRANSCOMP_IntStat_BitAddressOffset 4
#define CH4_INTSTATUS_ENABLEREG_Enable_DST_TRANSCOMP_IntStat_RegisterSize 1



#define CH4_INTSTATUS_ENABLEREG_Enable_SRC_DEC_ERR_IntStat_BitAddressOffset 5
#define CH4_INTSTATUS_ENABLEREG_Enable_SRC_DEC_ERR_IntStat_RegisterSize 1



#define CH4_INTSTATUS_ENABLEREG_Enable_DST_DEC_ERR_IntStat_BitAddressOffset 6
#define CH4_INTSTATUS_ENABLEREG_Enable_DST_DEC_ERR_IntStat_RegisterSize 1



#define CH4_INTSTATUS_ENABLEREG_Enable_SRC_SLV_ERR_IntStat_BitAddressOffset 7
#define CH4_INTSTATUS_ENABLEREG_Enable_SRC_SLV_ERR_IntStat_RegisterSize 1



#define CH4_INTSTATUS_ENABLEREG_Enable_DST_SLV_ERR_IntStat_BitAddressOffset 8
#define CH4_INTSTATUS_ENABLEREG_Enable_DST_SLV_ERR_IntStat_RegisterSize 1



#define CH4_INTSTATUS_ENABLEREG_Enable_LLI_RD_DEC_ERR_IntStat_BitAddressOffset 9
#define CH4_INTSTATUS_ENABLEREG_Enable_LLI_RD_DEC_ERR_IntStat_RegisterSize 1



#define CH4_INTSTATUS_ENABLEREG_Enable_LLI_WR_DEC_ERR_IntStat_BitAddressOffset 10
#define CH4_INTSTATUS_ENABLEREG_Enable_LLI_WR_DEC_ERR_IntStat_RegisterSize 1



#define CH4_INTSTATUS_ENABLEREG_Enable_LLI_RD_SLV_ERR_IntStat_BitAddressOffset 11
#define CH4_INTSTATUS_ENABLEREG_Enable_LLI_RD_SLV_ERR_IntStat_RegisterSize 1



#define CH4_INTSTATUS_ENABLEREG_Enable_LLI_WR_SLV_ERR_IntStat_BitAddressOffset 12
#define CH4_INTSTATUS_ENABLEREG_Enable_LLI_WR_SLV_ERR_IntStat_RegisterSize 1



#define CH4_INTSTATUS_ENABLEREG_Enable_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_BitAddressOffset 13
#define CH4_INTSTATUS_ENABLEREG_Enable_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_RegisterSize 1



#define CH4_INTSTATUS_ENABLEREG_Enable_SLVIF_MULTIBLKTYPE_ERR_IntStat_BitAddressOffset 14
#define CH4_INTSTATUS_ENABLEREG_Enable_SLVIF_MULTIBLKTYPE_ERR_IntStat_RegisterSize 1



#define CH4_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_15_BitAddressOffset 15
#define CH4_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_15_RegisterSize 1



#define CH4_INTSTATUS_ENABLEREG_Enable_SLVIF_DEC_ERR_IntStat_BitAddressOffset 16
#define CH4_INTSTATUS_ENABLEREG_Enable_SLVIF_DEC_ERR_IntStat_RegisterSize 1



#define CH4_INTSTATUS_ENABLEREG_Enable_SLVIF_WR2RO_ERR_IntStat_BitAddressOffset 17
#define CH4_INTSTATUS_ENABLEREG_Enable_SLVIF_WR2RO_ERR_IntStat_RegisterSize 1



#define CH4_INTSTATUS_ENABLEREG_Enable_SLVIF_RD2RWO_ERR_IntStat_BitAddressOffset 18
#define CH4_INTSTATUS_ENABLEREG_Enable_SLVIF_RD2RWO_ERR_IntStat_RegisterSize 1



#define CH4_INTSTATUS_ENABLEREG_Enable_SLVIF_WRONCHEN_ERR_IntStat_BitAddressOffset 19
#define CH4_INTSTATUS_ENABLEREG_Enable_SLVIF_WRONCHEN_ERR_IntStat_RegisterSize 1



#define CH4_INTSTATUS_ENABLEREG_Enable_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_BitAddressOffset 20
#define CH4_INTSTATUS_ENABLEREG_Enable_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_RegisterSize 1



#define CH4_INTSTATUS_ENABLEREG_Enable_SLVIF_WRONHOLD_ERR_IntStat_BitAddressOffset 21
#define CH4_INTSTATUS_ENABLEREG_Enable_SLVIF_WRONHOLD_ERR_IntStat_RegisterSize 1



#define CH4_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_22to23_BitAddressOffset 22
#define CH4_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_22to23_RegisterSize 2



#define CH4_INTSTATUS_ENABLEREG_Enable_SLVIF_ADDRPARITY_ERR_IntStat_BitAddressOffset 24
#define CH4_INTSTATUS_ENABLEREG_Enable_SLVIF_ADDRPARITY_ERR_IntStat_RegisterSize 1



#define CH4_INTSTATUS_ENABLEREG_Enable_SLVIF_WRPARITY_ERR_IntStat_BitAddressOffset 25
#define CH4_INTSTATUS_ENABLEREG_Enable_SLVIF_WRPARITY_ERR_IntStat_RegisterSize 1



#define CH4_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_26_BitAddressOffset 26
#define CH4_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_26_RegisterSize 1



#define CH4_INTSTATUS_ENABLEREG_Enable_CH_LOCK_CLEARED_IntStat_BitAddressOffset 27
#define CH4_INTSTATUS_ENABLEREG_Enable_CH_LOCK_CLEARED_IntStat_RegisterSize 1



#define CH4_INTSTATUS_ENABLEREG_Enable_CH_SRC_SUSPENDED_IntStat_BitAddressOffset 28
#define CH4_INTSTATUS_ENABLEREG_Enable_CH_SRC_SUSPENDED_IntStat_RegisterSize 1



#define CH4_INTSTATUS_ENABLEREG_Enable_CH_SUSPENDED_IntStat_BitAddressOffset 29
#define CH4_INTSTATUS_ENABLEREG_Enable_CH_SUSPENDED_IntStat_RegisterSize 1



#define CH4_INTSTATUS_ENABLEREG_Enable_CH_DISABLED_IntStat_BitAddressOffset 30
#define CH4_INTSTATUS_ENABLEREG_Enable_CH_DISABLED_IntStat_RegisterSize 1



#define CH4_INTSTATUS_ENABLEREG_Enable_CH_ABORTED_IntStat_BitAddressOffset 31
#define CH4_INTSTATUS_ENABLEREG_Enable_CH_ABORTED_IntStat_RegisterSize 1



#define CH4_INTSTATUS_ENABLEREG_Enable_ECC_PROT_CHMem_CorrERR_IntStat_BitAddressOffset 32
#define CH4_INTSTATUS_ENABLEREG_Enable_ECC_PROT_CHMem_CorrERR_IntStat_RegisterSize 1



#define CH4_INTSTATUS_ENABLEREG_Enable_ECC_PROT_CHMem_UnCorrERR_IntStat_BitAddressOffset 33
#define CH4_INTSTATUS_ENABLEREG_Enable_ECC_PROT_CHMem_UnCorrERR_IntStat_RegisterSize 1



#define CH4_INTSTATUS_ENABLEREG_Enable_ECC_PROT_UIDMem_CorrERR_IntStat_BitAddressOffset 34
#define CH4_INTSTATUS_ENABLEREG_Enable_ECC_PROT_UIDMem_CorrERR_IntStat_RegisterSize 1



#define CH4_INTSTATUS_ENABLEREG_Enable_ECC_PROT_UIDMem_UnCorrERR_IntStat_BitAddressOffset 35
#define CH4_INTSTATUS_ENABLEREG_Enable_ECC_PROT_UIDMem_UnCorrERR_IntStat_RegisterSize 1



#define CH4_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_32to63_BitAddressOffset 36
#define CH4_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_32to63_RegisterSize 28





#define CH4_INTSTATUS (Channel4_Registers_Address_Block_BaseAddress + 0x88)
#define CH4_INTSTATUS_RegisterSize 64
#define CH4_INTSTATUS_RegisterResetValue 0x0
#define CH4_INTSTATUS_RegisterResetMask 0xffffffffffffffff





#define CH4_INTSTATUS_BLOCK_TFR_DONE_IntStat_BitAddressOffset 0
#define CH4_INTSTATUS_BLOCK_TFR_DONE_IntStat_RegisterSize 1



#define CH4_INTSTATUS_DMA_TFR_DONE_IntStat_BitAddressOffset 1
#define CH4_INTSTATUS_DMA_TFR_DONE_IntStat_RegisterSize 1



#define CH4_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_2_BitAddressOffset 2
#define CH4_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_2_RegisterSize 1



#define CH4_INTSTATUS_SRC_TRANSCOMP_IntStat_BitAddressOffset 3
#define CH4_INTSTATUS_SRC_TRANSCOMP_IntStat_RegisterSize 1



#define CH4_INTSTATUS_DST_TRANSCOMP_IntStat_BitAddressOffset 4
#define CH4_INTSTATUS_DST_TRANSCOMP_IntStat_RegisterSize 1



#define CH4_INTSTATUS_SRC_DEC_ERR_IntStat_BitAddressOffset 5
#define CH4_INTSTATUS_SRC_DEC_ERR_IntStat_RegisterSize 1



#define CH4_INTSTATUS_DST_DEC_ERR_IntStat_BitAddressOffset 6
#define CH4_INTSTATUS_DST_DEC_ERR_IntStat_RegisterSize 1



#define CH4_INTSTATUS_SRC_SLV_ERR_IntStat_BitAddressOffset 7
#define CH4_INTSTATUS_SRC_SLV_ERR_IntStat_RegisterSize 1



#define CH4_INTSTATUS_DST_SLV_ERR_IntStat_BitAddressOffset 8
#define CH4_INTSTATUS_DST_SLV_ERR_IntStat_RegisterSize 1



#define CH4_INTSTATUS_LLI_RD_DEC_ERR_IntStat_BitAddressOffset 9
#define CH4_INTSTATUS_LLI_RD_DEC_ERR_IntStat_RegisterSize 1



#define CH4_INTSTATUS_LLI_WR_DEC_ERR_IntStat_BitAddressOffset 10
#define CH4_INTSTATUS_LLI_WR_DEC_ERR_IntStat_RegisterSize 1



#define CH4_INTSTATUS_LLI_RD_SLV_ERR_IntStat_BitAddressOffset 11
#define CH4_INTSTATUS_LLI_RD_SLV_ERR_IntStat_RegisterSize 1



#define CH4_INTSTATUS_LLI_WR_SLV_ERR_IntStat_BitAddressOffset 12
#define CH4_INTSTATUS_LLI_WR_SLV_ERR_IntStat_RegisterSize 1



#define CH4_INTSTATUS_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_BitAddressOffset 13
#define CH4_INTSTATUS_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_RegisterSize 1



#define CH4_INTSTATUS_SLVIF_MULTIBLKTYPE_ERR_IntStat_BitAddressOffset 14
#define CH4_INTSTATUS_SLVIF_MULTIBLKTYPE_ERR_IntStat_RegisterSize 1



#define CH4_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_15_BitAddressOffset 15
#define CH4_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_15_RegisterSize 1



#define CH4_INTSTATUS_SLVIF_DEC_ERR_IntStat_BitAddressOffset 16
#define CH4_INTSTATUS_SLVIF_DEC_ERR_IntStat_RegisterSize 1



#define CH4_INTSTATUS_SLVIF_WR2RO_ERR_IntStat_BitAddressOffset 17
#define CH4_INTSTATUS_SLVIF_WR2RO_ERR_IntStat_RegisterSize 1



#define CH4_INTSTATUS_SLVIF_RD2RWO_ERR_IntStat_BitAddressOffset 18
#define CH4_INTSTATUS_SLVIF_RD2RWO_ERR_IntStat_RegisterSize 1



#define CH4_INTSTATUS_SLVIF_WRONCHEN_ERR_IntStat_BitAddressOffset 19
#define CH4_INTSTATUS_SLVIF_WRONCHEN_ERR_IntStat_RegisterSize 1



#define CH4_INTSTATUS_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_BitAddressOffset 20
#define CH4_INTSTATUS_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_RegisterSize 1



#define CH4_INTSTATUS_SLVIF_WRONHOLD_ERR_IntStat_BitAddressOffset 21
#define CH4_INTSTATUS_SLVIF_WRONHOLD_ERR_IntStat_RegisterSize 1



#define CH4_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_22to23_BitAddressOffset 22
#define CH4_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_22to23_RegisterSize 2



#define CH4_INTSTATUS_SLVIF_ADDRPARITY_ERR_IntStat_BitAddressOffset 24
#define CH4_INTSTATUS_SLVIF_ADDRPARITY_ERR_IntStat_RegisterSize 1



#define CH4_INTSTATUS_SLVIF_WRPARITY_ERR_IntStat_BitAddressOffset 25
#define CH4_INTSTATUS_SLVIF_WRPARITY_ERR_IntStat_RegisterSize 1



#define CH4_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_26_BitAddressOffset 26
#define CH4_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_26_RegisterSize 1



#define CH4_INTSTATUS_CH_LOCK_CLEARED_IntStat_BitAddressOffset 27
#define CH4_INTSTATUS_CH_LOCK_CLEARED_IntStat_RegisterSize 1



#define CH4_INTSTATUS_CH_SRC_SUSPENDED_IntStat_BitAddressOffset 28
#define CH4_INTSTATUS_CH_SRC_SUSPENDED_IntStat_RegisterSize 1



#define CH4_INTSTATUS_CH_SUSPENDED_IntStat_BitAddressOffset 29
#define CH4_INTSTATUS_CH_SUSPENDED_IntStat_RegisterSize 1



#define CH4_INTSTATUS_CH_DISABLED_IntStat_BitAddressOffset 30
#define CH4_INTSTATUS_CH_DISABLED_IntStat_RegisterSize 1



#define CH4_INTSTATUS_CH_ABORTED_IntStat_BitAddressOffset 31
#define CH4_INTSTATUS_CH_ABORTED_IntStat_RegisterSize 1



#define CH4_INTSTATUS_ECC_PROT_CHMem_CorrERR_IntStat_BitAddressOffset 32
#define CH4_INTSTATUS_ECC_PROT_CHMem_CorrERR_IntStat_RegisterSize 1



#define CH4_INTSTATUS_ECC_PROT_CHMem_UnCorrERR_IntStat_BitAddressOffset 33
#define CH4_INTSTATUS_ECC_PROT_CHMem_UnCorrERR_IntStat_RegisterSize 1



#define CH4_INTSTATUS_ECC_PROT_UIDMem_CorrERR_IntStat_BitAddressOffset 34
#define CH4_INTSTATUS_ECC_PROT_UIDMem_CorrERR_IntStat_RegisterSize 1



#define CH4_INTSTATUS_ECC_PROT_UIDMem_UnCorrERR_IntStat_BitAddressOffset 35
#define CH4_INTSTATUS_ECC_PROT_UIDMem_UnCorrERR_IntStat_RegisterSize 1



#define CH4_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_36to63_BitAddressOffset 36
#define CH4_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_36to63_RegisterSize 28





#define CH4_INTSIGNAL_ENABLEREG (Channel4_Registers_Address_Block_BaseAddress + 0x90)
#define CH4_INTSIGNAL_ENABLEREG_RegisterSize 64
#define CH4_INTSIGNAL_ENABLEREG_RegisterResetValue 0xffffffffffffffff
#define CH4_INTSIGNAL_ENABLEREG_RegisterResetMask 0xffffffffffffffff





#define CH4_INTSIGNAL_ENABLEREG_Enable_BLOCK_TFR_DONE_IntSignal_BitAddressOffset 0
#define CH4_INTSIGNAL_ENABLEREG_Enable_BLOCK_TFR_DONE_IntSignal_RegisterSize 1



#define CH4_INTSIGNAL_ENABLEREG_Enable_DMA_TFR_DONE_IntSignal_BitAddressOffset 1
#define CH4_INTSIGNAL_ENABLEREG_Enable_DMA_TFR_DONE_IntSignal_RegisterSize 1



#define CH4_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_2_BitAddressOffset 2
#define CH4_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_2_RegisterSize 1



#define CH4_INTSIGNAL_ENABLEREG_Enable_SRC_TRANSCOMP_IntSignal_BitAddressOffset 3
#define CH4_INTSIGNAL_ENABLEREG_Enable_SRC_TRANSCOMP_IntSignal_RegisterSize 1



#define CH4_INTSIGNAL_ENABLEREG_Enable_DST_TRANSCOMP_IntSignal_BitAddressOffset 4
#define CH4_INTSIGNAL_ENABLEREG_Enable_DST_TRANSCOMP_IntSignal_RegisterSize 1



#define CH4_INTSIGNAL_ENABLEREG_Enable_SRC_DEC_ERR_IntSignal_BitAddressOffset 5
#define CH4_INTSIGNAL_ENABLEREG_Enable_SRC_DEC_ERR_IntSignal_RegisterSize 1



#define CH4_INTSIGNAL_ENABLEREG_Enable_DST_DEC_ERR_IntSignal_BitAddressOffset 6
#define CH4_INTSIGNAL_ENABLEREG_Enable_DST_DEC_ERR_IntSignal_RegisterSize 1



#define CH4_INTSIGNAL_ENABLEREG_Enable_SRC_SLV_ERR_IntSignal_BitAddressOffset 7
#define CH4_INTSIGNAL_ENABLEREG_Enable_SRC_SLV_ERR_IntSignal_RegisterSize 1



#define CH4_INTSIGNAL_ENABLEREG_Enable_DST_SLV_ERR_IntSignal_BitAddressOffset 8
#define CH4_INTSIGNAL_ENABLEREG_Enable_DST_SLV_ERR_IntSignal_RegisterSize 1



#define CH4_INTSIGNAL_ENABLEREG_Enable_LLI_RD_DEC_ERR_IntSignal_BitAddressOffset 9
#define CH4_INTSIGNAL_ENABLEREG_Enable_LLI_RD_DEC_ERR_IntSignal_RegisterSize 1



#define CH4_INTSIGNAL_ENABLEREG_Enable_LLI_WR_DEC_ERR_IntSignal_BitAddressOffset 10
#define CH4_INTSIGNAL_ENABLEREG_Enable_LLI_WR_DEC_ERR_IntSignal_RegisterSize 1



#define CH4_INTSIGNAL_ENABLEREG_Enable_LLI_RD_SLV_ERR_IntSignal_BitAddressOffset 11
#define CH4_INTSIGNAL_ENABLEREG_Enable_LLI_RD_SLV_ERR_IntSignal_RegisterSize 1



#define CH4_INTSIGNAL_ENABLEREG_Enable_LLI_WR_SLV_ERR_IntSignal_BitAddressOffset 12
#define CH4_INTSIGNAL_ENABLEREG_Enable_LLI_WR_SLV_ERR_IntSignal_RegisterSize 1



#define CH4_INTSIGNAL_ENABLEREG_Enable_SHADOWREG_OR_LLI_INVALID_ERR_IntSignal_BitAddressOffset 13
#define CH4_INTSIGNAL_ENABLEREG_Enable_SHADOWREG_OR_LLI_INVALID_ERR_IntSignal_RegisterSize 1



#define CH4_INTSIGNAL_ENABLEREG_Enable_SLVIF_MULTIBLKTYPE_ERR_IntSignal_BitAddressOffset 14
#define CH4_INTSIGNAL_ENABLEREG_Enable_SLVIF_MULTIBLKTYPE_ERR_IntSignal_RegisterSize 1



#define CH4_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_15_BitAddressOffset 15
#define CH4_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_15_RegisterSize 1



#define CH4_INTSIGNAL_ENABLEREG_Enable_SLVIF_DEC_ERR_IntSignal_BitAddressOffset 16
#define CH4_INTSIGNAL_ENABLEREG_Enable_SLVIF_DEC_ERR_IntSignal_RegisterSize 1



#define CH4_INTSIGNAL_ENABLEREG_Enable_SLVIF_WR2RO_ERR_IntSignal_BitAddressOffset 17
#define CH4_INTSIGNAL_ENABLEREG_Enable_SLVIF_WR2RO_ERR_IntSignal_RegisterSize 1



#define CH4_INTSIGNAL_ENABLEREG_Enable_SLVIF_RD2RWO_ERR_IntSignal_BitAddressOffset 18
#define CH4_INTSIGNAL_ENABLEREG_Enable_SLVIF_RD2RWO_ERR_IntSignal_RegisterSize 1



#define CH4_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRONCHEN_ERR_IntSignal_BitAddressOffset 19
#define CH4_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRONCHEN_ERR_IntSignal_RegisterSize 1



#define CH4_INTSIGNAL_ENABLEREG_Enable_SLVIF_SHADOWREG_WRON_VALID_ERR_IntSignal_BitAddressOffset 20
#define CH4_INTSIGNAL_ENABLEREG_Enable_SLVIF_SHADOWREG_WRON_VALID_ERR_IntSignal_RegisterSize 1



#define CH4_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRONHOLD_ERR_IntSignal_BitAddressOffset 21
#define CH4_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRONHOLD_ERR_IntSignal_RegisterSize 1



#define CH4_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_22to23_BitAddressOffset 22
#define CH4_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_22to23_RegisterSize 2



#define CH4_INTSIGNAL_ENABLEREG_Enable_SLVIF_ADDRPARITY_ERR_IntSignal_BitAddressOffset 24
#define CH4_INTSIGNAL_ENABLEREG_Enable_SLVIF_ADDRPARITY_ERR_IntSignal_RegisterSize 1



#define CH4_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRPARITY_ERR_IntSignal_BitAddressOffset 25
#define CH4_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRPARITY_ERR_IntSignal_RegisterSize 1



#define CH4_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_26_BitAddressOffset 26
#define CH4_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_26_RegisterSize 1



#define CH4_INTSIGNAL_ENABLEREG_Enable_CH_LOCK_CLEARED_IntSignal_BitAddressOffset 27
#define CH4_INTSIGNAL_ENABLEREG_Enable_CH_LOCK_CLEARED_IntSignal_RegisterSize 1



#define CH4_INTSIGNAL_ENABLEREG_Enable_CH_SRC_SUSPENDED_IntSignal_BitAddressOffset 28
#define CH4_INTSIGNAL_ENABLEREG_Enable_CH_SRC_SUSPENDED_IntSignal_RegisterSize 1



#define CH4_INTSIGNAL_ENABLEREG_Enable_CH_SUSPENDED_IntSignal_BitAddressOffset 29
#define CH4_INTSIGNAL_ENABLEREG_Enable_CH_SUSPENDED_IntSignal_RegisterSize 1



#define CH4_INTSIGNAL_ENABLEREG_Enable_CH_DISABLED_IntSignal_BitAddressOffset 30
#define CH4_INTSIGNAL_ENABLEREG_Enable_CH_DISABLED_IntSignal_RegisterSize 1



#define CH4_INTSIGNAL_ENABLEREG_Enable_CH_ABORTED_IntSignal_BitAddressOffset 31
#define CH4_INTSIGNAL_ENABLEREG_Enable_CH_ABORTED_IntSignal_RegisterSize 1



#define CH4_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_CHMem_CorrERR_IntSignal_BitAddressOffset 32
#define CH4_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_CHMem_CorrERR_IntSignal_RegisterSize 1



#define CH4_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_CHMem_UnCorrERR_IntSignal_BitAddressOffset 33
#define CH4_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_CHMem_UnCorrERR_IntSignal_RegisterSize 1



#define CH4_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_UIDMem_CorrERR_IntSignal_BitAddressOffset 34
#define CH4_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_UIDMem_CorrERR_IntSignal_RegisterSize 1



#define CH4_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_UIDMem_UnCorrERR_IntSignal_BitAddressOffset 35
#define CH4_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_UIDMem_UnCorrERR_IntSignal_RegisterSize 1



#define CH4_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_36to63_BitAddressOffset 36
#define CH4_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_36to63_RegisterSize 28





#define CH4_INTCLEARREG (Channel4_Registers_Address_Block_BaseAddress + 0x98)
#define CH4_INTCLEARREG_RegisterSize 64
#define CH4_INTCLEARREG_RegisterResetValue 0x0
#define CH4_INTCLEARREG_RegisterResetMask 0xffffffffffffffff





#define CH4_INTCLEARREG_Clear_BLOCK_TFR_DONE_IntStat_BitAddressOffset 0
#define CH4_INTCLEARREG_Clear_BLOCK_TFR_DONE_IntStat_RegisterSize 1



#define CH4_INTCLEARREG_Clear_DMA_TFR_DONE_IntStat_BitAddressOffset 1
#define CH4_INTCLEARREG_Clear_DMA_TFR_DONE_IntStat_RegisterSize 1



#define CH4_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_2_BitAddressOffset 2
#define CH4_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_2_RegisterSize 1



#define CH4_INTCLEARREG_Clear_SRC_TRANSCOMP_IntStat_BitAddressOffset 3
#define CH4_INTCLEARREG_Clear_SRC_TRANSCOMP_IntStat_RegisterSize 1



#define CH4_INTCLEARREG_Clear_DST_TRANSCOMP_IntStat_BitAddressOffset 4
#define CH4_INTCLEARREG_Clear_DST_TRANSCOMP_IntStat_RegisterSize 1



#define CH4_INTCLEARREG_Clear_SRC_DEC_ERR_IntStat_BitAddressOffset 5
#define CH4_INTCLEARREG_Clear_SRC_DEC_ERR_IntStat_RegisterSize 1



#define CH4_INTCLEARREG_Clear_DST_DEC_ERR_IntStat_BitAddressOffset 6
#define CH4_INTCLEARREG_Clear_DST_DEC_ERR_IntStat_RegisterSize 1



#define CH4_INTCLEARREG_Clear_SRC_SLV_ERR_IntStat_BitAddressOffset 7
#define CH4_INTCLEARREG_Clear_SRC_SLV_ERR_IntStat_RegisterSize 1



#define CH4_INTCLEARREG_Clear_DST_SLV_ERR_IntStat_BitAddressOffset 8
#define CH4_INTCLEARREG_Clear_DST_SLV_ERR_IntStat_RegisterSize 1



#define CH4_INTCLEARREG_Clear_LLI_RD_DEC_ERR_IntStat_BitAddressOffset 9
#define CH4_INTCLEARREG_Clear_LLI_RD_DEC_ERR_IntStat_RegisterSize 1



#define CH4_INTCLEARREG_Clear_LLI_WR_DEC_ERR_IntStat_BitAddressOffset 10
#define CH4_INTCLEARREG_Clear_LLI_WR_DEC_ERR_IntStat_RegisterSize 1



#define CH4_INTCLEARREG_Clear_LLI_RD_SLV_ERR_IntStat_BitAddressOffset 11
#define CH4_INTCLEARREG_Clear_LLI_RD_SLV_ERR_IntStat_RegisterSize 1



#define CH4_INTCLEARREG_Clear_LLI_WR_SLV_ERR_IntStat_BitAddressOffset 12
#define CH4_INTCLEARREG_Clear_LLI_WR_SLV_ERR_IntStat_RegisterSize 1



#define CH4_INTCLEARREG_Clear_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_BitAddressOffset 13
#define CH4_INTCLEARREG_Clear_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_RegisterSize 1



#define CH4_INTCLEARREG_Clear_SLVIF_MULTIBLKTYPE_ERR_IntStat_BitAddressOffset 14
#define CH4_INTCLEARREG_Clear_SLVIF_MULTIBLKTYPE_ERR_IntStat_RegisterSize 1



#define CH4_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_15_BitAddressOffset 15
#define CH4_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_15_RegisterSize 1



#define CH4_INTCLEARREG_Clear_SLVIF_DEC_ERR_IntStat_BitAddressOffset 16
#define CH4_INTCLEARREG_Clear_SLVIF_DEC_ERR_IntStat_RegisterSize 1



#define CH4_INTCLEARREG_Clear_SLVIF_WR2RO_ERR_IntStat_BitAddressOffset 17
#define CH4_INTCLEARREG_Clear_SLVIF_WR2RO_ERR_IntStat_RegisterSize 1



#define CH4_INTCLEARREG_Clear_SLVIF_RD2RWO_ERR_IntStat_BitAddressOffset 18
#define CH4_INTCLEARREG_Clear_SLVIF_RD2RWO_ERR_IntStat_RegisterSize 1



#define CH4_INTCLEARREG_Clear_SLVIF_WRONCHEN_ERR_IntStat_BitAddressOffset 19
#define CH4_INTCLEARREG_Clear_SLVIF_WRONCHEN_ERR_IntStat_RegisterSize 1



#define CH4_INTCLEARREG_Clear_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_BitAddressOffset 20
#define CH4_INTCLEARREG_Clear_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_RegisterSize 1



#define CH4_INTCLEARREG_Clear_SLVIF_WRONHOLD_ERR_IntStat_BitAddressOffset 21
#define CH4_INTCLEARREG_Clear_SLVIF_WRONHOLD_ERR_IntStat_RegisterSize 1



#define CH4_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_22to23_BitAddressOffset 22
#define CH4_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_22to23_RegisterSize 2



#define CH4_INTCLEARREG_Clear_SLVIF_ADDRPARITY_ERR_IntStat_BitAddressOffset 24
#define CH4_INTCLEARREG_Clear_SLVIF_ADDRPARITY_ERR_IntStat_RegisterSize 1



#define CH4_INTCLEARREG_Clear_SLVIF_WRPARITY_ERR_IntStat_BitAddressOffset 25
#define CH4_INTCLEARREG_Clear_SLVIF_WRPARITY_ERR_IntStat_RegisterSize 1



#define CH4_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_26_BitAddressOffset 26
#define CH4_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_26_RegisterSize 1



#define CH4_INTCLEARREG_Clear_CH_LOCK_CLEARED_IntStat_BitAddressOffset 27
#define CH4_INTCLEARREG_Clear_CH_LOCK_CLEARED_IntStat_RegisterSize 1



#define CH4_INTCLEARREG_Clear_CH_SRC_SUSPENDED_IntStat_BitAddressOffset 28
#define CH4_INTCLEARREG_Clear_CH_SRC_SUSPENDED_IntStat_RegisterSize 1



#define CH4_INTCLEARREG_Clear_CH_SUSPENDED_IntStat_BitAddressOffset 29
#define CH4_INTCLEARREG_Clear_CH_SUSPENDED_IntStat_RegisterSize 1



#define CH4_INTCLEARREG_Clear_CH_DISABLED_IntStat_BitAddressOffset 30
#define CH4_INTCLEARREG_Clear_CH_DISABLED_IntStat_RegisterSize 1



#define CH4_INTCLEARREG_Clear_CH_ABORTED_IntStat_BitAddressOffset 31
#define CH4_INTCLEARREG_Clear_CH_ABORTED_IntStat_RegisterSize 1



#define CH4_INTCLEARREG_Clear_ECC_PROT_CHMem_CorrERR_IntStat_BitAddressOffset 32
#define CH4_INTCLEARREG_Clear_ECC_PROT_CHMem_CorrERR_IntStat_RegisterSize 1



#define CH4_INTCLEARREG_Clear_ECC_PROT_CHMem_UnCorrERR_IntStat_BitAddressOffset 33
#define CH4_INTCLEARREG_Clear_ECC_PROT_CHMem_UnCorrERR_IntStat_RegisterSize 1



#define CH4_INTCLEARREG_Clear_ECC_PROT_UIDMem_CorrERR_IntStat_BitAddressOffset 34
#define CH4_INTCLEARREG_Clear_ECC_PROT_UIDMem_CorrERR_IntStat_RegisterSize 1



#define CH4_INTCLEARREG_Clear_ECC_PROT_UIDMem_UnCorrERR_IntStat_BitAddressOffset 35
#define CH4_INTCLEARREG_Clear_ECC_PROT_UIDMem_UnCorrERR_IntStat_RegisterSize 1



#define CH4_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_36to63_BitAddressOffset 36
#define CH4_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_36to63_RegisterSize 28





#define CH4_CFG_EXTD (Channel4_Registers_Address_Block_BaseAddress + 0xa0)
#define CH4_CFG_EXTD_RegisterSize 64
#define CH4_CFG_EXTD_RegisterResetValue 0x0
#define CH4_CFG_EXTD_RegisterResetMask 0xffffffffffffffff





#define CH4_CFG_EXTD_LLI_AXPROT_BitAddressOffset 0
#define CH4_CFG_EXTD_LLI_AXPROT_RegisterSize 3



#define CH4_CFG_EXTD_LLI_AXCACHE_BitAddressOffset 3
#define CH4_CFG_EXTD_LLI_AXCACHE_RegisterSize 4



#define CH4_CFG_EXTD_RSVD_DMAC_CHx_CFG_EXTD_7to63_BitAddressOffset 7
#define CH4_CFG_EXTD_RSVD_DMAC_CHx_CFG_EXTD_7to63_RegisterSize 57



#define Channel5_Registers_Address_Block_BaseAddress 0x500



#define CH5_SAR (Channel5_Registers_Address_Block_BaseAddress + 0x0)
#define CH5_SAR_RegisterSize 64
#define CH5_SAR_RegisterResetValue 0x0
#define CH5_SAR_RegisterResetMask 0xffffffffffffffff





#define CH5_SAR_SAR_BitAddressOffset 0
#define CH5_SAR_SAR_RegisterSize 64





#define CH5_DAR (Channel5_Registers_Address_Block_BaseAddress + 0x8)
#define CH5_DAR_RegisterSize 64
#define CH5_DAR_RegisterResetValue 0x0
#define CH5_DAR_RegisterResetMask 0xffffffffffffffff





#define CH5_DAR_DAR_BitAddressOffset 0
#define CH5_DAR_DAR_RegisterSize 64





#define CH5_BLOCK_TS (Channel5_Registers_Address_Block_BaseAddress + 0x10)
#define CH5_BLOCK_TS_RegisterSize 64
#define CH5_BLOCK_TS_RegisterResetValue 0x0
#define CH5_BLOCK_TS_RegisterResetMask 0xffffffffffffffff





#define CH5_BLOCK_TS_BLOCK_TS_BitAddressOffset 0
#define CH5_BLOCK_TS_BLOCK_TS_RegisterSize 22



#define CH5_BLOCK_TS_RSVD_DMAC_CHx_BLOCK_TSREG_63to22_BitAddressOffset 22
#define CH5_BLOCK_TS_RSVD_DMAC_CHx_BLOCK_TSREG_63to22_RegisterSize 42





#define CH5_CTL (Channel5_Registers_Address_Block_BaseAddress + 0x18)
#define CH5_CTL_RegisterSize 64
#define CH5_CTL_RegisterResetValue 0x1200
#define CH5_CTL_RegisterResetMask 0xffffffffffffffff





#define CH5_CTL_SMS_BitAddressOffset 0
#define CH5_CTL_SMS_RegisterSize 1



#define CH5_CTL_RSVD_DMAC_CHx_CTL_1_BitAddressOffset 1
#define CH5_CTL_RSVD_DMAC_CHx_CTL_1_RegisterSize 1



#define CH5_CTL_DMS_BitAddressOffset 2
#define CH5_CTL_DMS_RegisterSize 1



#define CH5_CTL_RSVD_DMAC_CHx_CTL_3_BitAddressOffset 3
#define CH5_CTL_RSVD_DMAC_CHx_CTL_3_RegisterSize 1



#define CH5_CTL_SINC_BitAddressOffset 4
#define CH5_CTL_SINC_RegisterSize 1



#define CH5_CTL_RSVD_DMAC_CHx_CTL_5_BitAddressOffset 5
#define CH5_CTL_RSVD_DMAC_CHx_CTL_5_RegisterSize 1



#define CH5_CTL_DINC_BitAddressOffset 6
#define CH5_CTL_DINC_RegisterSize 1



#define CH5_CTL_RSVD_DMAC_CHx_CTL_7_BitAddressOffset 7
#define CH5_CTL_RSVD_DMAC_CHx_CTL_7_RegisterSize 1



#define CH5_CTL_SRC_TR_WIDTH_BitAddressOffset 8
#define CH5_CTL_SRC_TR_WIDTH_RegisterSize 3



#define CH5_CTL_DST_TR_WIDTH_BitAddressOffset 11
#define CH5_CTL_DST_TR_WIDTH_RegisterSize 3



#define CH5_CTL_SRC_MSIZE_BitAddressOffset 14
#define CH5_CTL_SRC_MSIZE_RegisterSize 4



#define CH5_CTL_DST_MSIZE_BitAddressOffset 18
#define CH5_CTL_DST_MSIZE_RegisterSize 4



#define CH5_CTL_AR_CACHE_BitAddressOffset 22
#define CH5_CTL_AR_CACHE_RegisterSize 4



#define CH5_CTL_AW_CACHE_BitAddressOffset 26
#define CH5_CTL_AW_CACHE_RegisterSize 4



#define CH5_CTL_NonPosted_LastWrite_En_BitAddressOffset 30
#define CH5_CTL_NonPosted_LastWrite_En_RegisterSize 1



#define CH5_CTL_RSVD_DMAC_CHx_CTL_31_BitAddressOffset 31
#define CH5_CTL_RSVD_DMAC_CHx_CTL_31_RegisterSize 1



#define CH5_CTL_AR_PROT_BitAddressOffset 32
#define CH5_CTL_AR_PROT_RegisterSize 3



#define CH5_CTL_AW_PROT_BitAddressOffset 35
#define CH5_CTL_AW_PROT_RegisterSize 3



#define CH5_CTL_ARLEN_EN_BitAddressOffset 38
#define CH5_CTL_ARLEN_EN_RegisterSize 1



#define CH5_CTL_ARLEN_BitAddressOffset 39
#define CH5_CTL_ARLEN_RegisterSize 8



#define CH5_CTL_AWLEN_EN_BitAddressOffset 47
#define CH5_CTL_AWLEN_EN_RegisterSize 1



#define CH5_CTL_AWLEN_BitAddressOffset 48
#define CH5_CTL_AWLEN_RegisterSize 8



#define CH5_CTL_SRC_STAT_EN_BitAddressOffset 56
#define CH5_CTL_SRC_STAT_EN_RegisterSize 1



#define CH5_CTL_DST_STAT_EN_BitAddressOffset 57
#define CH5_CTL_DST_STAT_EN_RegisterSize 1



#define CH5_CTL_IOC_BlkTfr_BitAddressOffset 58
#define CH5_CTL_IOC_BlkTfr_RegisterSize 1



#define CH5_CTL_RSVD_DMAC_CHx_CTL_59to61_BitAddressOffset 59
#define CH5_CTL_RSVD_DMAC_CHx_CTL_59to61_RegisterSize 3



#define CH5_CTL_SHADOWREG_OR_LLI_LAST_BitAddressOffset 62
#define CH5_CTL_SHADOWREG_OR_LLI_LAST_RegisterSize 1



#define CH5_CTL_SHADOWREG_OR_LLI_VALID_BitAddressOffset 63
#define CH5_CTL_SHADOWREG_OR_LLI_VALID_RegisterSize 1





#define CH5_CFG2 (Channel5_Registers_Address_Block_BaseAddress + 0x20)
#define CH5_CFG2_RegisterSize 64
#define CH5_CFG2_RegisterResetValue 0xc801b00000000
#define CH5_CFG2_RegisterResetMask 0xffffffffffffffff





#define CH5_CFG2_SRC_MULTBLK_TYPE_BitAddressOffset 0
#define CH5_CFG2_SRC_MULTBLK_TYPE_RegisterSize 2



#define CH5_CFG2_DST_MULTBLK_TYPE_BitAddressOffset 2
#define CH5_CFG2_DST_MULTBLK_TYPE_RegisterSize 2



#define CH5_CFG2_SRC_PER_BitAddressOffset 4
#define CH5_CFG2_SRC_PER_RegisterSize 5



#define CH5_CFG2_RSVD_DMAC_CHx_CFG_9_4_BitAddressOffset 9
#define CH5_CFG2_RSVD_DMAC_CHx_CFG_9_4_RegisterSize 1



#define CH5_CFG2_RSVD_DMAC_CHx_CFG_10_BitAddressOffset 10
#define CH5_CFG2_RSVD_DMAC_CHx_CFG_10_RegisterSize 1



#define CH5_CFG2_DST_PER_BitAddressOffset 11
#define CH5_CFG2_DST_PER_RegisterSize 5



#define CH5_CFG2_RSVD_DMAC_CHx_CFG_16_11_BitAddressOffset 16
#define CH5_CFG2_RSVD_DMAC_CHx_CFG_16_11_RegisterSize 1



#define CH5_CFG2_RSVD_DMAC_CHx_CFG_17_BitAddressOffset 17
#define CH5_CFG2_RSVD_DMAC_CHx_CFG_17_RegisterSize 1



#define CH5_CFG2_RD_UID_BitAddressOffset 18
#define CH5_CFG2_RD_UID_RegisterSize 4



#define CH5_CFG2_RSVD_DMAC_CHx_CFG_22to24_BitAddressOffset 22
#define CH5_CFG2_RSVD_DMAC_CHx_CFG_22to24_RegisterSize 3



#define CH5_CFG2_WR_UID_BitAddressOffset 25
#define CH5_CFG2_WR_UID_RegisterSize 4



#define CH5_CFG2_RSVD_DMAC_CHx_CFG_29to31_BitAddressOffset 29
#define CH5_CFG2_RSVD_DMAC_CHx_CFG_29to31_RegisterSize 3



#define CH5_CFG2_TT_FC_BitAddressOffset 32
#define CH5_CFG2_TT_FC_RegisterSize 3



#define CH5_CFG2_HS_SEL_SRC_BitAddressOffset 35
#define CH5_CFG2_HS_SEL_SRC_RegisterSize 1



#define CH5_CFG2_HS_SEL_DST_BitAddressOffset 36
#define CH5_CFG2_HS_SEL_DST_RegisterSize 1



#define CH5_CFG2_SRC_HWHS_POL_BitAddressOffset 37
#define CH5_CFG2_SRC_HWHS_POL_RegisterSize 1



#define CH5_CFG2_DST_HWHS_POL_BitAddressOffset 38
#define CH5_CFG2_DST_HWHS_POL_RegisterSize 1



#define CH5_CFG2_RSVD_DMAC_CHx_CFG_39to46_BitAddressOffset 39
#define CH5_CFG2_RSVD_DMAC_CHx_CFG_39to46_RegisterSize 8



#define CH5_CFG2_CH_PRIOR_BitAddressOffset 47
#define CH5_CFG2_CH_PRIOR_RegisterSize 5



#define CH5_CFG2_LOCK_CH_BitAddressOffset 52
#define CH5_CFG2_LOCK_CH_RegisterSize 1



#define CH5_CFG2_LOCK_CH_L_BitAddressOffset 53
#define CH5_CFG2_LOCK_CH_L_RegisterSize 2



#define CH5_CFG2_SRC_OSR_LMT_BitAddressOffset 55
#define CH5_CFG2_SRC_OSR_LMT_RegisterSize 4



#define CH5_CFG2_DST_OSR_LMT_BitAddressOffset 59
#define CH5_CFG2_DST_OSR_LMT_RegisterSize 4



#define CH5_CFG2_RSVD_DMAC_CHx_CFG_63_BitAddressOffset 63
#define CH5_CFG2_RSVD_DMAC_CHx_CFG_63_RegisterSize 1





#define CH5_LLP (Channel5_Registers_Address_Block_BaseAddress + 0x28)
#define CH5_LLP_RegisterSize 64
#define CH5_LLP_RegisterResetValue 0x0
#define CH5_LLP_RegisterResetMask 0xffffffffffffffff





#define CH5_LLP_LMS_BitAddressOffset 0
#define CH5_LLP_LMS_RegisterSize 1



#define CH5_LLP_RSVD_DMAC_CHx_LLP_1to5_BitAddressOffset 1
#define CH5_LLP_RSVD_DMAC_CHx_LLP_1to5_RegisterSize 5



#define CH5_LLP_LOC_BitAddressOffset 6
#define CH5_LLP_LOC_RegisterSize 58





#define CH5_STATUSREG (Channel5_Registers_Address_Block_BaseAddress + 0x30)
#define CH5_STATUSREG_RegisterSize 64
#define CH5_STATUSREG_RegisterResetValue 0x0
#define CH5_STATUSREG_RegisterResetMask 0xffffffffffffffff





#define CH5_STATUSREG_CMPLTD_BLK_TFR_SIZE_BitAddressOffset 0
#define CH5_STATUSREG_CMPLTD_BLK_TFR_SIZE_RegisterSize 22



#define CH5_STATUSREG_RSVD_DMAC_CHx_STATUSREG_22to31_BitAddressOffset 22
#define CH5_STATUSREG_RSVD_DMAC_CHx_STATUSREG_22to31_RegisterSize 10



#define CH5_STATUSREG_DATA_LEFT_IN_FIFO_BitAddressOffset 32
#define CH5_STATUSREG_DATA_LEFT_IN_FIFO_RegisterSize 15



#define CH5_STATUSREG_RSVD_DMAC_CHx_STATUSREG_47to63_BitAddressOffset 47
#define CH5_STATUSREG_RSVD_DMAC_CHx_STATUSREG_47to63_RegisterSize 17





#define CH5_SWHSSRCREG (Channel5_Registers_Address_Block_BaseAddress + 0x38)
#define CH5_SWHSSRCREG_RegisterSize 64
#define CH5_SWHSSRCREG_RegisterResetValue 0x0
#define CH5_SWHSSRCREG_RegisterResetMask 0xffffffffffffffff





#define CH5_SWHSSRCREG_SWHS_REQ_SRC_BitAddressOffset 0
#define CH5_SWHSSRCREG_SWHS_REQ_SRC_RegisterSize 1



#define CH5_SWHSSRCREG_SWHS_REQ_SRC_WE_BitAddressOffset 1
#define CH5_SWHSSRCREG_SWHS_REQ_SRC_WE_RegisterSize 1



#define CH5_SWHSSRCREG_SWHS_SGLREQ_SRC_BitAddressOffset 2
#define CH5_SWHSSRCREG_SWHS_SGLREQ_SRC_RegisterSize 1



#define CH5_SWHSSRCREG_SWHS_SGLREQ_SRC_WE_BitAddressOffset 3
#define CH5_SWHSSRCREG_SWHS_SGLREQ_SRC_WE_RegisterSize 1



#define CH5_SWHSSRCREG_SWHS_LST_SRC_BitAddressOffset 4
#define CH5_SWHSSRCREG_SWHS_LST_SRC_RegisterSize 1



#define CH5_SWHSSRCREG_SWHS_LST_SRC_WE_BitAddressOffset 5
#define CH5_SWHSSRCREG_SWHS_LST_SRC_WE_RegisterSize 1



#define CH5_SWHSSRCREG_RSVD_DMAC_CHx_SWHSSRCREG_6to63_BitAddressOffset 6
#define CH5_SWHSSRCREG_RSVD_DMAC_CHx_SWHSSRCREG_6to63_RegisterSize 58





#define CH5_SWHSDSTREG (Channel5_Registers_Address_Block_BaseAddress + 0x40)
#define CH5_SWHSDSTREG_RegisterSize 64
#define CH5_SWHSDSTREG_RegisterResetValue 0x0
#define CH5_SWHSDSTREG_RegisterResetMask 0xffffffffffffffff





#define CH5_SWHSDSTREG_SWHS_REQ_DST_BitAddressOffset 0
#define CH5_SWHSDSTREG_SWHS_REQ_DST_RegisterSize 1



#define CH5_SWHSDSTREG_SWHS_REQ_DST_WE_BitAddressOffset 1
#define CH5_SWHSDSTREG_SWHS_REQ_DST_WE_RegisterSize 1



#define CH5_SWHSDSTREG_SWHS_SGLREQ_DST_BitAddressOffset 2
#define CH5_SWHSDSTREG_SWHS_SGLREQ_DST_RegisterSize 1



#define CH5_SWHSDSTREG_SWHS_SGLREQ_DST_WE_BitAddressOffset 3
#define CH5_SWHSDSTREG_SWHS_SGLREQ_DST_WE_RegisterSize 1



#define CH5_SWHSDSTREG_SWHS_LST_DST_BitAddressOffset 4
#define CH5_SWHSDSTREG_SWHS_LST_DST_RegisterSize 1



#define CH5_SWHSDSTREG_SWHS_LST_DST_WE_BitAddressOffset 5
#define CH5_SWHSDSTREG_SWHS_LST_DST_WE_RegisterSize 1



#define CH5_SWHSDSTREG_RSVD_DMAC_CHx_SWHSDSTREG_6to63_BitAddressOffset 6
#define CH5_SWHSDSTREG_RSVD_DMAC_CHx_SWHSDSTREG_6to63_RegisterSize 58





#define CH5_BLK_TFR_RESUMEREQREG (Channel5_Registers_Address_Block_BaseAddress + 0x48)
#define CH5_BLK_TFR_RESUMEREQREG_RegisterSize 64
#define CH5_BLK_TFR_RESUMEREQREG_RegisterResetValue 0x0
#define CH5_BLK_TFR_RESUMEREQREG_RegisterResetMask 0xffffffffffffffff





#define CH5_BLK_TFR_RESUMEREQREG_BLK_TFR_RESUMEREQ_BitAddressOffset 0
#define CH5_BLK_TFR_RESUMEREQREG_BLK_TFR_RESUMEREQ_RegisterSize 1



#define CH5_BLK_TFR_RESUMEREQREG_RSVD_DMAC_CHx_BLK_TFR_RESUMEREQREG_1to63_BitAddressOffset 1
#define CH5_BLK_TFR_RESUMEREQREG_RSVD_DMAC_CHx_BLK_TFR_RESUMEREQREG_1to63_RegisterSize 63





#define CH5_AXI_IDREG (Channel5_Registers_Address_Block_BaseAddress + 0x50)
#define CH5_AXI_IDREG_RegisterSize 64
#define CH5_AXI_IDREG_RegisterResetValue 0x0
#define CH5_AXI_IDREG_RegisterResetMask 0xffffffffffffffff





#define CH5_AXI_IDREG_AXI_READ_ID_SUFFIX_BitAddressOffset 0
#define CH5_AXI_IDREG_AXI_READ_ID_SUFFIX_RegisterSize 2



#define CH5_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_IDW_L2NCm1to31_BitAddressOffset 2
#define CH5_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_IDW_L2NCm1to31_RegisterSize 14



#define CH5_AXI_IDREG_AXI_WRITE_ID_SUFFIX_BitAddressOffset 16
#define CH5_AXI_IDREG_AXI_WRITE_ID_SUFFIX_RegisterSize 2



#define CH5_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_IDW_L2NCm32to63_BitAddressOffset 18
#define CH5_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_IDW_L2NCm32to63_RegisterSize 14



#define CH5_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_32to63_BitAddressOffset 32
#define CH5_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_32to63_RegisterSize 32





#define CH5_AXI_QOSREG (Channel5_Registers_Address_Block_BaseAddress + 0x58)
#define CH5_AXI_QOSREG_RegisterSize 64
#define CH5_AXI_QOSREG_RegisterResetValue 0x0
#define CH5_AXI_QOSREG_RegisterResetMask 0xffffffffffffffff





#define CH5_AXI_QOSREG_AXI_AWQOS_BitAddressOffset 0
#define CH5_AXI_QOSREG_AXI_AWQOS_RegisterSize 4



#define CH5_AXI_QOSREG_AXI_ARQOS_BitAddressOffset 4
#define CH5_AXI_QOSREG_AXI_ARQOS_RegisterSize 4



#define CH5_AXI_QOSREG_RSVD_DMAC_CHx_AXI_QOSREG_8to63_BitAddressOffset 8
#define CH5_AXI_QOSREG_RSVD_DMAC_CHx_AXI_QOSREG_8to63_RegisterSize 56





#define CH5_SSTAT (Channel5_Registers_Address_Block_BaseAddress + 0x60)
#define CH5_SSTAT_RegisterSize 64
#define CH5_SSTAT_RegisterResetValue 0x0
#define CH5_SSTAT_RegisterResetMask 0xffffffffffffffff





#define CH5_SSTAT_SSTAT_BitAddressOffset 0
#define CH5_SSTAT_SSTAT_RegisterSize 32



#define CH5_SSTAT_RSVD_DMAC_CHx_SSTAT_32to63_BitAddressOffset 32
#define CH5_SSTAT_RSVD_DMAC_CHx_SSTAT_32to63_RegisterSize 32





#define CH5_DSTAT (Channel5_Registers_Address_Block_BaseAddress + 0x68)
#define CH5_DSTAT_RegisterSize 64
#define CH5_DSTAT_RegisterResetValue 0x0
#define CH5_DSTAT_RegisterResetMask 0xffffffffffffffff





#define CH5_DSTAT_DSTAT_BitAddressOffset 0
#define CH5_DSTAT_DSTAT_RegisterSize 32



#define CH5_DSTAT_RSVD_DMAC_CHx_DSTAT_32to63_BitAddressOffset 32
#define CH5_DSTAT_RSVD_DMAC_CHx_DSTAT_32to63_RegisterSize 32





#define CH5_SSTATAR (Channel5_Registers_Address_Block_BaseAddress + 0x70)
#define CH5_SSTATAR_RegisterSize 64
#define CH5_SSTATAR_RegisterResetValue 0x0
#define CH5_SSTATAR_RegisterResetMask 0xffffffffffffffff





#define CH5_SSTATAR_SSTATAR_BitAddressOffset 0
#define CH5_SSTATAR_SSTATAR_RegisterSize 64





#define CH5_DSTATAR (Channel5_Registers_Address_Block_BaseAddress + 0x78)
#define CH5_DSTATAR_RegisterSize 64
#define CH5_DSTATAR_RegisterResetValue 0x0
#define CH5_DSTATAR_RegisterResetMask 0xffffffffffffffff





#define CH5_DSTATAR_DSTATAR_BitAddressOffset 0
#define CH5_DSTATAR_DSTATAR_RegisterSize 64





#define CH5_INTSTATUS_ENABLEREG (Channel5_Registers_Address_Block_BaseAddress + 0x80)
#define CH5_INTSTATUS_ENABLEREG_RegisterSize 64
#define CH5_INTSTATUS_ENABLEREG_RegisterResetValue 0xffffffffffffffff
#define CH5_INTSTATUS_ENABLEREG_RegisterResetMask 0xffffffffffffffff





#define CH5_INTSTATUS_ENABLEREG_Enable_BLOCK_TFR_DONE_IntStat_BitAddressOffset 0
#define CH5_INTSTATUS_ENABLEREG_Enable_BLOCK_TFR_DONE_IntStat_RegisterSize 1



#define CH5_INTSTATUS_ENABLEREG_Enable_DMA_TFR_DONE_IntStat_BitAddressOffset 1
#define CH5_INTSTATUS_ENABLEREG_Enable_DMA_TFR_DONE_IntStat_RegisterSize 1



#define CH5_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_2_BitAddressOffset 2
#define CH5_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_2_RegisterSize 1



#define CH5_INTSTATUS_ENABLEREG_Enable_SRC_TRANSCOMP_IntStat_BitAddressOffset 3
#define CH5_INTSTATUS_ENABLEREG_Enable_SRC_TRANSCOMP_IntStat_RegisterSize 1



#define CH5_INTSTATUS_ENABLEREG_Enable_DST_TRANSCOMP_IntStat_BitAddressOffset 4
#define CH5_INTSTATUS_ENABLEREG_Enable_DST_TRANSCOMP_IntStat_RegisterSize 1



#define CH5_INTSTATUS_ENABLEREG_Enable_SRC_DEC_ERR_IntStat_BitAddressOffset 5
#define CH5_INTSTATUS_ENABLEREG_Enable_SRC_DEC_ERR_IntStat_RegisterSize 1



#define CH5_INTSTATUS_ENABLEREG_Enable_DST_DEC_ERR_IntStat_BitAddressOffset 6
#define CH5_INTSTATUS_ENABLEREG_Enable_DST_DEC_ERR_IntStat_RegisterSize 1



#define CH5_INTSTATUS_ENABLEREG_Enable_SRC_SLV_ERR_IntStat_BitAddressOffset 7
#define CH5_INTSTATUS_ENABLEREG_Enable_SRC_SLV_ERR_IntStat_RegisterSize 1



#define CH5_INTSTATUS_ENABLEREG_Enable_DST_SLV_ERR_IntStat_BitAddressOffset 8
#define CH5_INTSTATUS_ENABLEREG_Enable_DST_SLV_ERR_IntStat_RegisterSize 1



#define CH5_INTSTATUS_ENABLEREG_Enable_LLI_RD_DEC_ERR_IntStat_BitAddressOffset 9
#define CH5_INTSTATUS_ENABLEREG_Enable_LLI_RD_DEC_ERR_IntStat_RegisterSize 1



#define CH5_INTSTATUS_ENABLEREG_Enable_LLI_WR_DEC_ERR_IntStat_BitAddressOffset 10
#define CH5_INTSTATUS_ENABLEREG_Enable_LLI_WR_DEC_ERR_IntStat_RegisterSize 1



#define CH5_INTSTATUS_ENABLEREG_Enable_LLI_RD_SLV_ERR_IntStat_BitAddressOffset 11
#define CH5_INTSTATUS_ENABLEREG_Enable_LLI_RD_SLV_ERR_IntStat_RegisterSize 1



#define CH5_INTSTATUS_ENABLEREG_Enable_LLI_WR_SLV_ERR_IntStat_BitAddressOffset 12
#define CH5_INTSTATUS_ENABLEREG_Enable_LLI_WR_SLV_ERR_IntStat_RegisterSize 1



#define CH5_INTSTATUS_ENABLEREG_Enable_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_BitAddressOffset 13
#define CH5_INTSTATUS_ENABLEREG_Enable_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_RegisterSize 1



#define CH5_INTSTATUS_ENABLEREG_Enable_SLVIF_MULTIBLKTYPE_ERR_IntStat_BitAddressOffset 14
#define CH5_INTSTATUS_ENABLEREG_Enable_SLVIF_MULTIBLKTYPE_ERR_IntStat_RegisterSize 1



#define CH5_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_15_BitAddressOffset 15
#define CH5_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_15_RegisterSize 1



#define CH5_INTSTATUS_ENABLEREG_Enable_SLVIF_DEC_ERR_IntStat_BitAddressOffset 16
#define CH5_INTSTATUS_ENABLEREG_Enable_SLVIF_DEC_ERR_IntStat_RegisterSize 1



#define CH5_INTSTATUS_ENABLEREG_Enable_SLVIF_WR2RO_ERR_IntStat_BitAddressOffset 17
#define CH5_INTSTATUS_ENABLEREG_Enable_SLVIF_WR2RO_ERR_IntStat_RegisterSize 1



#define CH5_INTSTATUS_ENABLEREG_Enable_SLVIF_RD2RWO_ERR_IntStat_BitAddressOffset 18
#define CH5_INTSTATUS_ENABLEREG_Enable_SLVIF_RD2RWO_ERR_IntStat_RegisterSize 1



#define CH5_INTSTATUS_ENABLEREG_Enable_SLVIF_WRONCHEN_ERR_IntStat_BitAddressOffset 19
#define CH5_INTSTATUS_ENABLEREG_Enable_SLVIF_WRONCHEN_ERR_IntStat_RegisterSize 1



#define CH5_INTSTATUS_ENABLEREG_Enable_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_BitAddressOffset 20
#define CH5_INTSTATUS_ENABLEREG_Enable_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_RegisterSize 1



#define CH5_INTSTATUS_ENABLEREG_Enable_SLVIF_WRONHOLD_ERR_IntStat_BitAddressOffset 21
#define CH5_INTSTATUS_ENABLEREG_Enable_SLVIF_WRONHOLD_ERR_IntStat_RegisterSize 1



#define CH5_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_22to23_BitAddressOffset 22
#define CH5_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_22to23_RegisterSize 2



#define CH5_INTSTATUS_ENABLEREG_Enable_SLVIF_ADDRPARITY_ERR_IntStat_BitAddressOffset 24
#define CH5_INTSTATUS_ENABLEREG_Enable_SLVIF_ADDRPARITY_ERR_IntStat_RegisterSize 1



#define CH5_INTSTATUS_ENABLEREG_Enable_SLVIF_WRPARITY_ERR_IntStat_BitAddressOffset 25
#define CH5_INTSTATUS_ENABLEREG_Enable_SLVIF_WRPARITY_ERR_IntStat_RegisterSize 1



#define CH5_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_26_BitAddressOffset 26
#define CH5_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_26_RegisterSize 1



#define CH5_INTSTATUS_ENABLEREG_Enable_CH_LOCK_CLEARED_IntStat_BitAddressOffset 27
#define CH5_INTSTATUS_ENABLEREG_Enable_CH_LOCK_CLEARED_IntStat_RegisterSize 1



#define CH5_INTSTATUS_ENABLEREG_Enable_CH_SRC_SUSPENDED_IntStat_BitAddressOffset 28
#define CH5_INTSTATUS_ENABLEREG_Enable_CH_SRC_SUSPENDED_IntStat_RegisterSize 1



#define CH5_INTSTATUS_ENABLEREG_Enable_CH_SUSPENDED_IntStat_BitAddressOffset 29
#define CH5_INTSTATUS_ENABLEREG_Enable_CH_SUSPENDED_IntStat_RegisterSize 1



#define CH5_INTSTATUS_ENABLEREG_Enable_CH_DISABLED_IntStat_BitAddressOffset 30
#define CH5_INTSTATUS_ENABLEREG_Enable_CH_DISABLED_IntStat_RegisterSize 1



#define CH5_INTSTATUS_ENABLEREG_Enable_CH_ABORTED_IntStat_BitAddressOffset 31
#define CH5_INTSTATUS_ENABLEREG_Enable_CH_ABORTED_IntStat_RegisterSize 1



#define CH5_INTSTATUS_ENABLEREG_Enable_ECC_PROT_CHMem_CorrERR_IntStat_BitAddressOffset 32
#define CH5_INTSTATUS_ENABLEREG_Enable_ECC_PROT_CHMem_CorrERR_IntStat_RegisterSize 1



#define CH5_INTSTATUS_ENABLEREG_Enable_ECC_PROT_CHMem_UnCorrERR_IntStat_BitAddressOffset 33
#define CH5_INTSTATUS_ENABLEREG_Enable_ECC_PROT_CHMem_UnCorrERR_IntStat_RegisterSize 1



#define CH5_INTSTATUS_ENABLEREG_Enable_ECC_PROT_UIDMem_CorrERR_IntStat_BitAddressOffset 34
#define CH5_INTSTATUS_ENABLEREG_Enable_ECC_PROT_UIDMem_CorrERR_IntStat_RegisterSize 1



#define CH5_INTSTATUS_ENABLEREG_Enable_ECC_PROT_UIDMem_UnCorrERR_IntStat_BitAddressOffset 35
#define CH5_INTSTATUS_ENABLEREG_Enable_ECC_PROT_UIDMem_UnCorrERR_IntStat_RegisterSize 1



#define CH5_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_32to63_BitAddressOffset 36
#define CH5_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_32to63_RegisterSize 28





#define CH5_INTSTATUS (Channel5_Registers_Address_Block_BaseAddress + 0x88)
#define CH5_INTSTATUS_RegisterSize 64
#define CH5_INTSTATUS_RegisterResetValue 0x0
#define CH5_INTSTATUS_RegisterResetMask 0xffffffffffffffff





#define CH5_INTSTATUS_BLOCK_TFR_DONE_IntStat_BitAddressOffset 0
#define CH5_INTSTATUS_BLOCK_TFR_DONE_IntStat_RegisterSize 1



#define CH5_INTSTATUS_DMA_TFR_DONE_IntStat_BitAddressOffset 1
#define CH5_INTSTATUS_DMA_TFR_DONE_IntStat_RegisterSize 1



#define CH5_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_2_BitAddressOffset 2
#define CH5_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_2_RegisterSize 1



#define CH5_INTSTATUS_SRC_TRANSCOMP_IntStat_BitAddressOffset 3
#define CH5_INTSTATUS_SRC_TRANSCOMP_IntStat_RegisterSize 1



#define CH5_INTSTATUS_DST_TRANSCOMP_IntStat_BitAddressOffset 4
#define CH5_INTSTATUS_DST_TRANSCOMP_IntStat_RegisterSize 1



#define CH5_INTSTATUS_SRC_DEC_ERR_IntStat_BitAddressOffset 5
#define CH5_INTSTATUS_SRC_DEC_ERR_IntStat_RegisterSize 1



#define CH5_INTSTATUS_DST_DEC_ERR_IntStat_BitAddressOffset 6
#define CH5_INTSTATUS_DST_DEC_ERR_IntStat_RegisterSize 1



#define CH5_INTSTATUS_SRC_SLV_ERR_IntStat_BitAddressOffset 7
#define CH5_INTSTATUS_SRC_SLV_ERR_IntStat_RegisterSize 1



#define CH5_INTSTATUS_DST_SLV_ERR_IntStat_BitAddressOffset 8
#define CH5_INTSTATUS_DST_SLV_ERR_IntStat_RegisterSize 1



#define CH5_INTSTATUS_LLI_RD_DEC_ERR_IntStat_BitAddressOffset 9
#define CH5_INTSTATUS_LLI_RD_DEC_ERR_IntStat_RegisterSize 1



#define CH5_INTSTATUS_LLI_WR_DEC_ERR_IntStat_BitAddressOffset 10
#define CH5_INTSTATUS_LLI_WR_DEC_ERR_IntStat_RegisterSize 1



#define CH5_INTSTATUS_LLI_RD_SLV_ERR_IntStat_BitAddressOffset 11
#define CH5_INTSTATUS_LLI_RD_SLV_ERR_IntStat_RegisterSize 1



#define CH5_INTSTATUS_LLI_WR_SLV_ERR_IntStat_BitAddressOffset 12
#define CH5_INTSTATUS_LLI_WR_SLV_ERR_IntStat_RegisterSize 1



#define CH5_INTSTATUS_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_BitAddressOffset 13
#define CH5_INTSTATUS_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_RegisterSize 1



#define CH5_INTSTATUS_SLVIF_MULTIBLKTYPE_ERR_IntStat_BitAddressOffset 14
#define CH5_INTSTATUS_SLVIF_MULTIBLKTYPE_ERR_IntStat_RegisterSize 1



#define CH5_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_15_BitAddressOffset 15
#define CH5_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_15_RegisterSize 1



#define CH5_INTSTATUS_SLVIF_DEC_ERR_IntStat_BitAddressOffset 16
#define CH5_INTSTATUS_SLVIF_DEC_ERR_IntStat_RegisterSize 1



#define CH5_INTSTATUS_SLVIF_WR2RO_ERR_IntStat_BitAddressOffset 17
#define CH5_INTSTATUS_SLVIF_WR2RO_ERR_IntStat_RegisterSize 1



#define CH5_INTSTATUS_SLVIF_RD2RWO_ERR_IntStat_BitAddressOffset 18
#define CH5_INTSTATUS_SLVIF_RD2RWO_ERR_IntStat_RegisterSize 1



#define CH5_INTSTATUS_SLVIF_WRONCHEN_ERR_IntStat_BitAddressOffset 19
#define CH5_INTSTATUS_SLVIF_WRONCHEN_ERR_IntStat_RegisterSize 1



#define CH5_INTSTATUS_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_BitAddressOffset 20
#define CH5_INTSTATUS_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_RegisterSize 1



#define CH5_INTSTATUS_SLVIF_WRONHOLD_ERR_IntStat_BitAddressOffset 21
#define CH5_INTSTATUS_SLVIF_WRONHOLD_ERR_IntStat_RegisterSize 1



#define CH5_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_22to23_BitAddressOffset 22
#define CH5_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_22to23_RegisterSize 2



#define CH5_INTSTATUS_SLVIF_ADDRPARITY_ERR_IntStat_BitAddressOffset 24
#define CH5_INTSTATUS_SLVIF_ADDRPARITY_ERR_IntStat_RegisterSize 1



#define CH5_INTSTATUS_SLVIF_WRPARITY_ERR_IntStat_BitAddressOffset 25
#define CH5_INTSTATUS_SLVIF_WRPARITY_ERR_IntStat_RegisterSize 1



#define CH5_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_26_BitAddressOffset 26
#define CH5_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_26_RegisterSize 1



#define CH5_INTSTATUS_CH_LOCK_CLEARED_IntStat_BitAddressOffset 27
#define CH5_INTSTATUS_CH_LOCK_CLEARED_IntStat_RegisterSize 1



#define CH5_INTSTATUS_CH_SRC_SUSPENDED_IntStat_BitAddressOffset 28
#define CH5_INTSTATUS_CH_SRC_SUSPENDED_IntStat_RegisterSize 1



#define CH5_INTSTATUS_CH_SUSPENDED_IntStat_BitAddressOffset 29
#define CH5_INTSTATUS_CH_SUSPENDED_IntStat_RegisterSize 1



#define CH5_INTSTATUS_CH_DISABLED_IntStat_BitAddressOffset 30
#define CH5_INTSTATUS_CH_DISABLED_IntStat_RegisterSize 1



#define CH5_INTSTATUS_CH_ABORTED_IntStat_BitAddressOffset 31
#define CH5_INTSTATUS_CH_ABORTED_IntStat_RegisterSize 1



#define CH5_INTSTATUS_ECC_PROT_CHMem_CorrERR_IntStat_BitAddressOffset 32
#define CH5_INTSTATUS_ECC_PROT_CHMem_CorrERR_IntStat_RegisterSize 1



#define CH5_INTSTATUS_ECC_PROT_CHMem_UnCorrERR_IntStat_BitAddressOffset 33
#define CH5_INTSTATUS_ECC_PROT_CHMem_UnCorrERR_IntStat_RegisterSize 1



#define CH5_INTSTATUS_ECC_PROT_UIDMem_CorrERR_IntStat_BitAddressOffset 34
#define CH5_INTSTATUS_ECC_PROT_UIDMem_CorrERR_IntStat_RegisterSize 1



#define CH5_INTSTATUS_ECC_PROT_UIDMem_UnCorrERR_IntStat_BitAddressOffset 35
#define CH5_INTSTATUS_ECC_PROT_UIDMem_UnCorrERR_IntStat_RegisterSize 1



#define CH5_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_36to63_BitAddressOffset 36
#define CH5_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_36to63_RegisterSize 28





#define CH5_INTSIGNAL_ENABLEREG (Channel5_Registers_Address_Block_BaseAddress + 0x90)
#define CH5_INTSIGNAL_ENABLEREG_RegisterSize 64
#define CH5_INTSIGNAL_ENABLEREG_RegisterResetValue 0xffffffffffffffff
#define CH5_INTSIGNAL_ENABLEREG_RegisterResetMask 0xffffffffffffffff





#define CH5_INTSIGNAL_ENABLEREG_Enable_BLOCK_TFR_DONE_IntSignal_BitAddressOffset 0
#define CH5_INTSIGNAL_ENABLEREG_Enable_BLOCK_TFR_DONE_IntSignal_RegisterSize 1



#define CH5_INTSIGNAL_ENABLEREG_Enable_DMA_TFR_DONE_IntSignal_BitAddressOffset 1
#define CH5_INTSIGNAL_ENABLEREG_Enable_DMA_TFR_DONE_IntSignal_RegisterSize 1



#define CH5_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_2_BitAddressOffset 2
#define CH5_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_2_RegisterSize 1



#define CH5_INTSIGNAL_ENABLEREG_Enable_SRC_TRANSCOMP_IntSignal_BitAddressOffset 3
#define CH5_INTSIGNAL_ENABLEREG_Enable_SRC_TRANSCOMP_IntSignal_RegisterSize 1



#define CH5_INTSIGNAL_ENABLEREG_Enable_DST_TRANSCOMP_IntSignal_BitAddressOffset 4
#define CH5_INTSIGNAL_ENABLEREG_Enable_DST_TRANSCOMP_IntSignal_RegisterSize 1



#define CH5_INTSIGNAL_ENABLEREG_Enable_SRC_DEC_ERR_IntSignal_BitAddressOffset 5
#define CH5_INTSIGNAL_ENABLEREG_Enable_SRC_DEC_ERR_IntSignal_RegisterSize 1



#define CH5_INTSIGNAL_ENABLEREG_Enable_DST_DEC_ERR_IntSignal_BitAddressOffset 6
#define CH5_INTSIGNAL_ENABLEREG_Enable_DST_DEC_ERR_IntSignal_RegisterSize 1



#define CH5_INTSIGNAL_ENABLEREG_Enable_SRC_SLV_ERR_IntSignal_BitAddressOffset 7
#define CH5_INTSIGNAL_ENABLEREG_Enable_SRC_SLV_ERR_IntSignal_RegisterSize 1



#define CH5_INTSIGNAL_ENABLEREG_Enable_DST_SLV_ERR_IntSignal_BitAddressOffset 8
#define CH5_INTSIGNAL_ENABLEREG_Enable_DST_SLV_ERR_IntSignal_RegisterSize 1



#define CH5_INTSIGNAL_ENABLEREG_Enable_LLI_RD_DEC_ERR_IntSignal_BitAddressOffset 9
#define CH5_INTSIGNAL_ENABLEREG_Enable_LLI_RD_DEC_ERR_IntSignal_RegisterSize 1



#define CH5_INTSIGNAL_ENABLEREG_Enable_LLI_WR_DEC_ERR_IntSignal_BitAddressOffset 10
#define CH5_INTSIGNAL_ENABLEREG_Enable_LLI_WR_DEC_ERR_IntSignal_RegisterSize 1



#define CH5_INTSIGNAL_ENABLEREG_Enable_LLI_RD_SLV_ERR_IntSignal_BitAddressOffset 11
#define CH5_INTSIGNAL_ENABLEREG_Enable_LLI_RD_SLV_ERR_IntSignal_RegisterSize 1



#define CH5_INTSIGNAL_ENABLEREG_Enable_LLI_WR_SLV_ERR_IntSignal_BitAddressOffset 12
#define CH5_INTSIGNAL_ENABLEREG_Enable_LLI_WR_SLV_ERR_IntSignal_RegisterSize 1



#define CH5_INTSIGNAL_ENABLEREG_Enable_SHADOWREG_OR_LLI_INVALID_ERR_IntSignal_BitAddressOffset 13
#define CH5_INTSIGNAL_ENABLEREG_Enable_SHADOWREG_OR_LLI_INVALID_ERR_IntSignal_RegisterSize 1



#define CH5_INTSIGNAL_ENABLEREG_Enable_SLVIF_MULTIBLKTYPE_ERR_IntSignal_BitAddressOffset 14
#define CH5_INTSIGNAL_ENABLEREG_Enable_SLVIF_MULTIBLKTYPE_ERR_IntSignal_RegisterSize 1



#define CH5_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_15_BitAddressOffset 15
#define CH5_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_15_RegisterSize 1



#define CH5_INTSIGNAL_ENABLEREG_Enable_SLVIF_DEC_ERR_IntSignal_BitAddressOffset 16
#define CH5_INTSIGNAL_ENABLEREG_Enable_SLVIF_DEC_ERR_IntSignal_RegisterSize 1



#define CH5_INTSIGNAL_ENABLEREG_Enable_SLVIF_WR2RO_ERR_IntSignal_BitAddressOffset 17
#define CH5_INTSIGNAL_ENABLEREG_Enable_SLVIF_WR2RO_ERR_IntSignal_RegisterSize 1



#define CH5_INTSIGNAL_ENABLEREG_Enable_SLVIF_RD2RWO_ERR_IntSignal_BitAddressOffset 18
#define CH5_INTSIGNAL_ENABLEREG_Enable_SLVIF_RD2RWO_ERR_IntSignal_RegisterSize 1



#define CH5_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRONCHEN_ERR_IntSignal_BitAddressOffset 19
#define CH5_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRONCHEN_ERR_IntSignal_RegisterSize 1



#define CH5_INTSIGNAL_ENABLEREG_Enable_SLVIF_SHADOWREG_WRON_VALID_ERR_IntSignal_BitAddressOffset 20
#define CH5_INTSIGNAL_ENABLEREG_Enable_SLVIF_SHADOWREG_WRON_VALID_ERR_IntSignal_RegisterSize 1



#define CH5_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRONHOLD_ERR_IntSignal_BitAddressOffset 21
#define CH5_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRONHOLD_ERR_IntSignal_RegisterSize 1



#define CH5_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_22to23_BitAddressOffset 22
#define CH5_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_22to23_RegisterSize 2



#define CH5_INTSIGNAL_ENABLEREG_Enable_SLVIF_ADDRPARITY_ERR_IntSignal_BitAddressOffset 24
#define CH5_INTSIGNAL_ENABLEREG_Enable_SLVIF_ADDRPARITY_ERR_IntSignal_RegisterSize 1



#define CH5_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRPARITY_ERR_IntSignal_BitAddressOffset 25
#define CH5_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRPARITY_ERR_IntSignal_RegisterSize 1



#define CH5_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_26_BitAddressOffset 26
#define CH5_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_26_RegisterSize 1



#define CH5_INTSIGNAL_ENABLEREG_Enable_CH_LOCK_CLEARED_IntSignal_BitAddressOffset 27
#define CH5_INTSIGNAL_ENABLEREG_Enable_CH_LOCK_CLEARED_IntSignal_RegisterSize 1



#define CH5_INTSIGNAL_ENABLEREG_Enable_CH_SRC_SUSPENDED_IntSignal_BitAddressOffset 28
#define CH5_INTSIGNAL_ENABLEREG_Enable_CH_SRC_SUSPENDED_IntSignal_RegisterSize 1



#define CH5_INTSIGNAL_ENABLEREG_Enable_CH_SUSPENDED_IntSignal_BitAddressOffset 29
#define CH5_INTSIGNAL_ENABLEREG_Enable_CH_SUSPENDED_IntSignal_RegisterSize 1



#define CH5_INTSIGNAL_ENABLEREG_Enable_CH_DISABLED_IntSignal_BitAddressOffset 30
#define CH5_INTSIGNAL_ENABLEREG_Enable_CH_DISABLED_IntSignal_RegisterSize 1



#define CH5_INTSIGNAL_ENABLEREG_Enable_CH_ABORTED_IntSignal_BitAddressOffset 31
#define CH5_INTSIGNAL_ENABLEREG_Enable_CH_ABORTED_IntSignal_RegisterSize 1



#define CH5_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_CHMem_CorrERR_IntSignal_BitAddressOffset 32
#define CH5_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_CHMem_CorrERR_IntSignal_RegisterSize 1



#define CH5_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_CHMem_UnCorrERR_IntSignal_BitAddressOffset 33
#define CH5_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_CHMem_UnCorrERR_IntSignal_RegisterSize 1



#define CH5_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_UIDMem_CorrERR_IntSignal_BitAddressOffset 34
#define CH5_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_UIDMem_CorrERR_IntSignal_RegisterSize 1



#define CH5_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_UIDMem_UnCorrERR_IntSignal_BitAddressOffset 35
#define CH5_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_UIDMem_UnCorrERR_IntSignal_RegisterSize 1



#define CH5_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_36to63_BitAddressOffset 36
#define CH5_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_36to63_RegisterSize 28





#define CH5_INTCLEARREG (Channel5_Registers_Address_Block_BaseAddress + 0x98)
#define CH5_INTCLEARREG_RegisterSize 64
#define CH5_INTCLEARREG_RegisterResetValue 0x0
#define CH5_INTCLEARREG_RegisterResetMask 0xffffffffffffffff





#define CH5_INTCLEARREG_Clear_BLOCK_TFR_DONE_IntStat_BitAddressOffset 0
#define CH5_INTCLEARREG_Clear_BLOCK_TFR_DONE_IntStat_RegisterSize 1



#define CH5_INTCLEARREG_Clear_DMA_TFR_DONE_IntStat_BitAddressOffset 1
#define CH5_INTCLEARREG_Clear_DMA_TFR_DONE_IntStat_RegisterSize 1



#define CH5_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_2_BitAddressOffset 2
#define CH5_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_2_RegisterSize 1



#define CH5_INTCLEARREG_Clear_SRC_TRANSCOMP_IntStat_BitAddressOffset 3
#define CH5_INTCLEARREG_Clear_SRC_TRANSCOMP_IntStat_RegisterSize 1



#define CH5_INTCLEARREG_Clear_DST_TRANSCOMP_IntStat_BitAddressOffset 4
#define CH5_INTCLEARREG_Clear_DST_TRANSCOMP_IntStat_RegisterSize 1



#define CH5_INTCLEARREG_Clear_SRC_DEC_ERR_IntStat_BitAddressOffset 5
#define CH5_INTCLEARREG_Clear_SRC_DEC_ERR_IntStat_RegisterSize 1



#define CH5_INTCLEARREG_Clear_DST_DEC_ERR_IntStat_BitAddressOffset 6
#define CH5_INTCLEARREG_Clear_DST_DEC_ERR_IntStat_RegisterSize 1



#define CH5_INTCLEARREG_Clear_SRC_SLV_ERR_IntStat_BitAddressOffset 7
#define CH5_INTCLEARREG_Clear_SRC_SLV_ERR_IntStat_RegisterSize 1



#define CH5_INTCLEARREG_Clear_DST_SLV_ERR_IntStat_BitAddressOffset 8
#define CH5_INTCLEARREG_Clear_DST_SLV_ERR_IntStat_RegisterSize 1



#define CH5_INTCLEARREG_Clear_LLI_RD_DEC_ERR_IntStat_BitAddressOffset 9
#define CH5_INTCLEARREG_Clear_LLI_RD_DEC_ERR_IntStat_RegisterSize 1



#define CH5_INTCLEARREG_Clear_LLI_WR_DEC_ERR_IntStat_BitAddressOffset 10
#define CH5_INTCLEARREG_Clear_LLI_WR_DEC_ERR_IntStat_RegisterSize 1



#define CH5_INTCLEARREG_Clear_LLI_RD_SLV_ERR_IntStat_BitAddressOffset 11
#define CH5_INTCLEARREG_Clear_LLI_RD_SLV_ERR_IntStat_RegisterSize 1



#define CH5_INTCLEARREG_Clear_LLI_WR_SLV_ERR_IntStat_BitAddressOffset 12
#define CH5_INTCLEARREG_Clear_LLI_WR_SLV_ERR_IntStat_RegisterSize 1



#define CH5_INTCLEARREG_Clear_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_BitAddressOffset 13
#define CH5_INTCLEARREG_Clear_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_RegisterSize 1



#define CH5_INTCLEARREG_Clear_SLVIF_MULTIBLKTYPE_ERR_IntStat_BitAddressOffset 14
#define CH5_INTCLEARREG_Clear_SLVIF_MULTIBLKTYPE_ERR_IntStat_RegisterSize 1



#define CH5_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_15_BitAddressOffset 15
#define CH5_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_15_RegisterSize 1



#define CH5_INTCLEARREG_Clear_SLVIF_DEC_ERR_IntStat_BitAddressOffset 16
#define CH5_INTCLEARREG_Clear_SLVIF_DEC_ERR_IntStat_RegisterSize 1



#define CH5_INTCLEARREG_Clear_SLVIF_WR2RO_ERR_IntStat_BitAddressOffset 17
#define CH5_INTCLEARREG_Clear_SLVIF_WR2RO_ERR_IntStat_RegisterSize 1



#define CH5_INTCLEARREG_Clear_SLVIF_RD2RWO_ERR_IntStat_BitAddressOffset 18
#define CH5_INTCLEARREG_Clear_SLVIF_RD2RWO_ERR_IntStat_RegisterSize 1



#define CH5_INTCLEARREG_Clear_SLVIF_WRONCHEN_ERR_IntStat_BitAddressOffset 19
#define CH5_INTCLEARREG_Clear_SLVIF_WRONCHEN_ERR_IntStat_RegisterSize 1



#define CH5_INTCLEARREG_Clear_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_BitAddressOffset 20
#define CH5_INTCLEARREG_Clear_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_RegisterSize 1



#define CH5_INTCLEARREG_Clear_SLVIF_WRONHOLD_ERR_IntStat_BitAddressOffset 21
#define CH5_INTCLEARREG_Clear_SLVIF_WRONHOLD_ERR_IntStat_RegisterSize 1



#define CH5_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_22to23_BitAddressOffset 22
#define CH5_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_22to23_RegisterSize 2



#define CH5_INTCLEARREG_Clear_SLVIF_ADDRPARITY_ERR_IntStat_BitAddressOffset 24
#define CH5_INTCLEARREG_Clear_SLVIF_ADDRPARITY_ERR_IntStat_RegisterSize 1



#define CH5_INTCLEARREG_Clear_SLVIF_WRPARITY_ERR_IntStat_BitAddressOffset 25
#define CH5_INTCLEARREG_Clear_SLVIF_WRPARITY_ERR_IntStat_RegisterSize 1



#define CH5_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_26_BitAddressOffset 26
#define CH5_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_26_RegisterSize 1



#define CH5_INTCLEARREG_Clear_CH_LOCK_CLEARED_IntStat_BitAddressOffset 27
#define CH5_INTCLEARREG_Clear_CH_LOCK_CLEARED_IntStat_RegisterSize 1



#define CH5_INTCLEARREG_Clear_CH_SRC_SUSPENDED_IntStat_BitAddressOffset 28
#define CH5_INTCLEARREG_Clear_CH_SRC_SUSPENDED_IntStat_RegisterSize 1



#define CH5_INTCLEARREG_Clear_CH_SUSPENDED_IntStat_BitAddressOffset 29
#define CH5_INTCLEARREG_Clear_CH_SUSPENDED_IntStat_RegisterSize 1



#define CH5_INTCLEARREG_Clear_CH_DISABLED_IntStat_BitAddressOffset 30
#define CH5_INTCLEARREG_Clear_CH_DISABLED_IntStat_RegisterSize 1



#define CH5_INTCLEARREG_Clear_CH_ABORTED_IntStat_BitAddressOffset 31
#define CH5_INTCLEARREG_Clear_CH_ABORTED_IntStat_RegisterSize 1



#define CH5_INTCLEARREG_Clear_ECC_PROT_CHMem_CorrERR_IntStat_BitAddressOffset 32
#define CH5_INTCLEARREG_Clear_ECC_PROT_CHMem_CorrERR_IntStat_RegisterSize 1



#define CH5_INTCLEARREG_Clear_ECC_PROT_CHMem_UnCorrERR_IntStat_BitAddressOffset 33
#define CH5_INTCLEARREG_Clear_ECC_PROT_CHMem_UnCorrERR_IntStat_RegisterSize 1



#define CH5_INTCLEARREG_Clear_ECC_PROT_UIDMem_CorrERR_IntStat_BitAddressOffset 34
#define CH5_INTCLEARREG_Clear_ECC_PROT_UIDMem_CorrERR_IntStat_RegisterSize 1



#define CH5_INTCLEARREG_Clear_ECC_PROT_UIDMem_UnCorrERR_IntStat_BitAddressOffset 35
#define CH5_INTCLEARREG_Clear_ECC_PROT_UIDMem_UnCorrERR_IntStat_RegisterSize 1



#define CH5_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_36to63_BitAddressOffset 36
#define CH5_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_36to63_RegisterSize 28





#define CH5_CFG_EXTD (Channel5_Registers_Address_Block_BaseAddress + 0xa0)
#define CH5_CFG_EXTD_RegisterSize 64
#define CH5_CFG_EXTD_RegisterResetValue 0x0
#define CH5_CFG_EXTD_RegisterResetMask 0xffffffffffffffff





#define CH5_CFG_EXTD_LLI_AXPROT_BitAddressOffset 0
#define CH5_CFG_EXTD_LLI_AXPROT_RegisterSize 3



#define CH5_CFG_EXTD_LLI_AXCACHE_BitAddressOffset 3
#define CH5_CFG_EXTD_LLI_AXCACHE_RegisterSize 4



#define CH5_CFG_EXTD_RSVD_DMAC_CHx_CFG_EXTD_7to63_BitAddressOffset 7
#define CH5_CFG_EXTD_RSVD_DMAC_CHx_CFG_EXTD_7to63_RegisterSize 57



#define Channel6_Registers_Address_Block_BaseAddress 0x600



#define CH6_SAR (Channel6_Registers_Address_Block_BaseAddress + 0x0)
#define CH6_SAR_RegisterSize 64
#define CH6_SAR_RegisterResetValue 0x0
#define CH6_SAR_RegisterResetMask 0xffffffffffffffff





#define CH6_SAR_SAR_BitAddressOffset 0
#define CH6_SAR_SAR_RegisterSize 64





#define CH6_DAR (Channel6_Registers_Address_Block_BaseAddress + 0x8)
#define CH6_DAR_RegisterSize 64
#define CH6_DAR_RegisterResetValue 0x0
#define CH6_DAR_RegisterResetMask 0xffffffffffffffff





#define CH6_DAR_DAR_BitAddressOffset 0
#define CH6_DAR_DAR_RegisterSize 64





#define CH6_BLOCK_TS (Channel6_Registers_Address_Block_BaseAddress + 0x10)
#define CH6_BLOCK_TS_RegisterSize 64
#define CH6_BLOCK_TS_RegisterResetValue 0x0
#define CH6_BLOCK_TS_RegisterResetMask 0xffffffffffffffff





#define CH6_BLOCK_TS_BLOCK_TS_BitAddressOffset 0
#define CH6_BLOCK_TS_BLOCK_TS_RegisterSize 22



#define CH6_BLOCK_TS_RSVD_DMAC_CHx_BLOCK_TSREG_63to22_BitAddressOffset 22
#define CH6_BLOCK_TS_RSVD_DMAC_CHx_BLOCK_TSREG_63to22_RegisterSize 42





#define CH6_CTL (Channel6_Registers_Address_Block_BaseAddress + 0x18)
#define CH6_CTL_RegisterSize 64
#define CH6_CTL_RegisterResetValue 0x1200
#define CH6_CTL_RegisterResetMask 0xffffffffffffffff





#define CH6_CTL_SMS_BitAddressOffset 0
#define CH6_CTL_SMS_RegisterSize 1



#define CH6_CTL_RSVD_DMAC_CHx_CTL_1_BitAddressOffset 1
#define CH6_CTL_RSVD_DMAC_CHx_CTL_1_RegisterSize 1



#define CH6_CTL_DMS_BitAddressOffset 2
#define CH6_CTL_DMS_RegisterSize 1



#define CH6_CTL_RSVD_DMAC_CHx_CTL_3_BitAddressOffset 3
#define CH6_CTL_RSVD_DMAC_CHx_CTL_3_RegisterSize 1



#define CH6_CTL_SINC_BitAddressOffset 4
#define CH6_CTL_SINC_RegisterSize 1



#define CH6_CTL_RSVD_DMAC_CHx_CTL_5_BitAddressOffset 5
#define CH6_CTL_RSVD_DMAC_CHx_CTL_5_RegisterSize 1



#define CH6_CTL_DINC_BitAddressOffset 6
#define CH6_CTL_DINC_RegisterSize 1



#define CH6_CTL_RSVD_DMAC_CHx_CTL_7_BitAddressOffset 7
#define CH6_CTL_RSVD_DMAC_CHx_CTL_7_RegisterSize 1



#define CH6_CTL_SRC_TR_WIDTH_BitAddressOffset 8
#define CH6_CTL_SRC_TR_WIDTH_RegisterSize 3



#define CH6_CTL_DST_TR_WIDTH_BitAddressOffset 11
#define CH6_CTL_DST_TR_WIDTH_RegisterSize 3



#define CH6_CTL_SRC_MSIZE_BitAddressOffset 14
#define CH6_CTL_SRC_MSIZE_RegisterSize 4



#define CH6_CTL_DST_MSIZE_BitAddressOffset 18
#define CH6_CTL_DST_MSIZE_RegisterSize 4



#define CH6_CTL_AR_CACHE_BitAddressOffset 22
#define CH6_CTL_AR_CACHE_RegisterSize 4



#define CH6_CTL_AW_CACHE_BitAddressOffset 26
#define CH6_CTL_AW_CACHE_RegisterSize 4



#define CH6_CTL_NonPosted_LastWrite_En_BitAddressOffset 30
#define CH6_CTL_NonPosted_LastWrite_En_RegisterSize 1



#define CH6_CTL_RSVD_DMAC_CHx_CTL_31_BitAddressOffset 31
#define CH6_CTL_RSVD_DMAC_CHx_CTL_31_RegisterSize 1



#define CH6_CTL_AR_PROT_BitAddressOffset 32
#define CH6_CTL_AR_PROT_RegisterSize 3



#define CH6_CTL_AW_PROT_BitAddressOffset 35
#define CH6_CTL_AW_PROT_RegisterSize 3



#define CH6_CTL_ARLEN_EN_BitAddressOffset 38
#define CH6_CTL_ARLEN_EN_RegisterSize 1



#define CH6_CTL_ARLEN_BitAddressOffset 39
#define CH6_CTL_ARLEN_RegisterSize 8



#define CH6_CTL_AWLEN_EN_BitAddressOffset 47
#define CH6_CTL_AWLEN_EN_RegisterSize 1



#define CH6_CTL_AWLEN_BitAddressOffset 48
#define CH6_CTL_AWLEN_RegisterSize 8



#define CH6_CTL_SRC_STAT_EN_BitAddressOffset 56
#define CH6_CTL_SRC_STAT_EN_RegisterSize 1



#define CH6_CTL_DST_STAT_EN_BitAddressOffset 57
#define CH6_CTL_DST_STAT_EN_RegisterSize 1



#define CH6_CTL_IOC_BlkTfr_BitAddressOffset 58
#define CH6_CTL_IOC_BlkTfr_RegisterSize 1



#define CH6_CTL_RSVD_DMAC_CHx_CTL_59to61_BitAddressOffset 59
#define CH6_CTL_RSVD_DMAC_CHx_CTL_59to61_RegisterSize 3



#define CH6_CTL_SHADOWREG_OR_LLI_LAST_BitAddressOffset 62
#define CH6_CTL_SHADOWREG_OR_LLI_LAST_RegisterSize 1



#define CH6_CTL_SHADOWREG_OR_LLI_VALID_BitAddressOffset 63
#define CH6_CTL_SHADOWREG_OR_LLI_VALID_RegisterSize 1





#define CH6_CFG2 (Channel6_Registers_Address_Block_BaseAddress + 0x20)
#define CH6_CFG2_RegisterSize 64
#define CH6_CFG2_RegisterResetValue 0xc001b00000000
#define CH6_CFG2_RegisterResetMask 0xffffffffffffffff





#define CH6_CFG2_SRC_MULTBLK_TYPE_BitAddressOffset 0
#define CH6_CFG2_SRC_MULTBLK_TYPE_RegisterSize 2



#define CH6_CFG2_DST_MULTBLK_TYPE_BitAddressOffset 2
#define CH6_CFG2_DST_MULTBLK_TYPE_RegisterSize 2



#define CH6_CFG2_SRC_PER_BitAddressOffset 4
#define CH6_CFG2_SRC_PER_RegisterSize 5



#define CH6_CFG2_RSVD_DMAC_CHx_CFG_9_4_BitAddressOffset 9
#define CH6_CFG2_RSVD_DMAC_CHx_CFG_9_4_RegisterSize 1



#define CH6_CFG2_RSVD_DMAC_CHx_CFG_10_BitAddressOffset 10
#define CH6_CFG2_RSVD_DMAC_CHx_CFG_10_RegisterSize 1



#define CH6_CFG2_DST_PER_BitAddressOffset 11
#define CH6_CFG2_DST_PER_RegisterSize 5



#define CH6_CFG2_RSVD_DMAC_CHx_CFG_16_11_BitAddressOffset 16
#define CH6_CFG2_RSVD_DMAC_CHx_CFG_16_11_RegisterSize 1



#define CH6_CFG2_RSVD_DMAC_CHx_CFG_17_BitAddressOffset 17
#define CH6_CFG2_RSVD_DMAC_CHx_CFG_17_RegisterSize 1



#define CH6_CFG2_RD_UID_BitAddressOffset 18
#define CH6_CFG2_RD_UID_RegisterSize 4



#define CH6_CFG2_RSVD_DMAC_CHx_CFG_22to24_BitAddressOffset 22
#define CH6_CFG2_RSVD_DMAC_CHx_CFG_22to24_RegisterSize 3



#define CH6_CFG2_WR_UID_BitAddressOffset 25
#define CH6_CFG2_WR_UID_RegisterSize 4



#define CH6_CFG2_RSVD_DMAC_CHx_CFG_29to31_BitAddressOffset 29
#define CH6_CFG2_RSVD_DMAC_CHx_CFG_29to31_RegisterSize 3



#define CH6_CFG2_TT_FC_BitAddressOffset 32
#define CH6_CFG2_TT_FC_RegisterSize 3



#define CH6_CFG2_HS_SEL_SRC_BitAddressOffset 35
#define CH6_CFG2_HS_SEL_SRC_RegisterSize 1



#define CH6_CFG2_HS_SEL_DST_BitAddressOffset 36
#define CH6_CFG2_HS_SEL_DST_RegisterSize 1



#define CH6_CFG2_SRC_HWHS_POL_BitAddressOffset 37
#define CH6_CFG2_SRC_HWHS_POL_RegisterSize 1



#define CH6_CFG2_DST_HWHS_POL_BitAddressOffset 38
#define CH6_CFG2_DST_HWHS_POL_RegisterSize 1



#define CH6_CFG2_RSVD_DMAC_CHx_CFG_39to46_BitAddressOffset 39
#define CH6_CFG2_RSVD_DMAC_CHx_CFG_39to46_RegisterSize 8



#define CH6_CFG2_CH_PRIOR_BitAddressOffset 47
#define CH6_CFG2_CH_PRIOR_RegisterSize 5



#define CH6_CFG2_LOCK_CH_BitAddressOffset 52
#define CH6_CFG2_LOCK_CH_RegisterSize 1



#define CH6_CFG2_LOCK_CH_L_BitAddressOffset 53
#define CH6_CFG2_LOCK_CH_L_RegisterSize 2



#define CH6_CFG2_SRC_OSR_LMT_BitAddressOffset 55
#define CH6_CFG2_SRC_OSR_LMT_RegisterSize 4



#define CH6_CFG2_DST_OSR_LMT_BitAddressOffset 59
#define CH6_CFG2_DST_OSR_LMT_RegisterSize 4



#define CH6_CFG2_RSVD_DMAC_CHx_CFG_63_BitAddressOffset 63
#define CH6_CFG2_RSVD_DMAC_CHx_CFG_63_RegisterSize 1





#define CH6_LLP (Channel6_Registers_Address_Block_BaseAddress + 0x28)
#define CH6_LLP_RegisterSize 64
#define CH6_LLP_RegisterResetValue 0x0
#define CH6_LLP_RegisterResetMask 0xffffffffffffffff





#define CH6_LLP_LMS_BitAddressOffset 0
#define CH6_LLP_LMS_RegisterSize 1



#define CH6_LLP_RSVD_DMAC_CHx_LLP_1to5_BitAddressOffset 1
#define CH6_LLP_RSVD_DMAC_CHx_LLP_1to5_RegisterSize 5



#define CH6_LLP_LOC_BitAddressOffset 6
#define CH6_LLP_LOC_RegisterSize 58





#define CH6_STATUSREG (Channel6_Registers_Address_Block_BaseAddress + 0x30)
#define CH6_STATUSREG_RegisterSize 64
#define CH6_STATUSREG_RegisterResetValue 0x0
#define CH6_STATUSREG_RegisterResetMask 0xffffffffffffffff





#define CH6_STATUSREG_CMPLTD_BLK_TFR_SIZE_BitAddressOffset 0
#define CH6_STATUSREG_CMPLTD_BLK_TFR_SIZE_RegisterSize 22



#define CH6_STATUSREG_RSVD_DMAC_CHx_STATUSREG_22to31_BitAddressOffset 22
#define CH6_STATUSREG_RSVD_DMAC_CHx_STATUSREG_22to31_RegisterSize 10



#define CH6_STATUSREG_DATA_LEFT_IN_FIFO_BitAddressOffset 32
#define CH6_STATUSREG_DATA_LEFT_IN_FIFO_RegisterSize 15



#define CH6_STATUSREG_RSVD_DMAC_CHx_STATUSREG_47to63_BitAddressOffset 47
#define CH6_STATUSREG_RSVD_DMAC_CHx_STATUSREG_47to63_RegisterSize 17





#define CH6_SWHSSRCREG (Channel6_Registers_Address_Block_BaseAddress + 0x38)
#define CH6_SWHSSRCREG_RegisterSize 64
#define CH6_SWHSSRCREG_RegisterResetValue 0x0
#define CH6_SWHSSRCREG_RegisterResetMask 0xffffffffffffffff





#define CH6_SWHSSRCREG_SWHS_REQ_SRC_BitAddressOffset 0
#define CH6_SWHSSRCREG_SWHS_REQ_SRC_RegisterSize 1



#define CH6_SWHSSRCREG_SWHS_REQ_SRC_WE_BitAddressOffset 1
#define CH6_SWHSSRCREG_SWHS_REQ_SRC_WE_RegisterSize 1



#define CH6_SWHSSRCREG_SWHS_SGLREQ_SRC_BitAddressOffset 2
#define CH6_SWHSSRCREG_SWHS_SGLREQ_SRC_RegisterSize 1



#define CH6_SWHSSRCREG_SWHS_SGLREQ_SRC_WE_BitAddressOffset 3
#define CH6_SWHSSRCREG_SWHS_SGLREQ_SRC_WE_RegisterSize 1



#define CH6_SWHSSRCREG_SWHS_LST_SRC_BitAddressOffset 4
#define CH6_SWHSSRCREG_SWHS_LST_SRC_RegisterSize 1



#define CH6_SWHSSRCREG_SWHS_LST_SRC_WE_BitAddressOffset 5
#define CH6_SWHSSRCREG_SWHS_LST_SRC_WE_RegisterSize 1



#define CH6_SWHSSRCREG_RSVD_DMAC_CHx_SWHSSRCREG_6to63_BitAddressOffset 6
#define CH6_SWHSSRCREG_RSVD_DMAC_CHx_SWHSSRCREG_6to63_RegisterSize 58





#define CH6_SWHSDSTREG (Channel6_Registers_Address_Block_BaseAddress + 0x40)
#define CH6_SWHSDSTREG_RegisterSize 64
#define CH6_SWHSDSTREG_RegisterResetValue 0x0
#define CH6_SWHSDSTREG_RegisterResetMask 0xffffffffffffffff





#define CH6_SWHSDSTREG_SWHS_REQ_DST_BitAddressOffset 0
#define CH6_SWHSDSTREG_SWHS_REQ_DST_RegisterSize 1



#define CH6_SWHSDSTREG_SWHS_REQ_DST_WE_BitAddressOffset 1
#define CH6_SWHSDSTREG_SWHS_REQ_DST_WE_RegisterSize 1



#define CH6_SWHSDSTREG_SWHS_SGLREQ_DST_BitAddressOffset 2
#define CH6_SWHSDSTREG_SWHS_SGLREQ_DST_RegisterSize 1



#define CH6_SWHSDSTREG_SWHS_SGLREQ_DST_WE_BitAddressOffset 3
#define CH6_SWHSDSTREG_SWHS_SGLREQ_DST_WE_RegisterSize 1



#define CH6_SWHSDSTREG_SWHS_LST_DST_BitAddressOffset 4
#define CH6_SWHSDSTREG_SWHS_LST_DST_RegisterSize 1



#define CH6_SWHSDSTREG_SWHS_LST_DST_WE_BitAddressOffset 5
#define CH6_SWHSDSTREG_SWHS_LST_DST_WE_RegisterSize 1



#define CH6_SWHSDSTREG_RSVD_DMAC_CHx_SWHSDSTREG_6to63_BitAddressOffset 6
#define CH6_SWHSDSTREG_RSVD_DMAC_CHx_SWHSDSTREG_6to63_RegisterSize 58





#define CH6_BLK_TFR_RESUMEREQREG (Channel6_Registers_Address_Block_BaseAddress + 0x48)
#define CH6_BLK_TFR_RESUMEREQREG_RegisterSize 64
#define CH6_BLK_TFR_RESUMEREQREG_RegisterResetValue 0x0
#define CH6_BLK_TFR_RESUMEREQREG_RegisterResetMask 0xffffffffffffffff





#define CH6_BLK_TFR_RESUMEREQREG_BLK_TFR_RESUMEREQ_BitAddressOffset 0
#define CH6_BLK_TFR_RESUMEREQREG_BLK_TFR_RESUMEREQ_RegisterSize 1



#define CH6_BLK_TFR_RESUMEREQREG_RSVD_DMAC_CHx_BLK_TFR_RESUMEREQREG_1to63_BitAddressOffset 1
#define CH6_BLK_TFR_RESUMEREQREG_RSVD_DMAC_CHx_BLK_TFR_RESUMEREQREG_1to63_RegisterSize 63





#define CH6_AXI_IDREG (Channel6_Registers_Address_Block_BaseAddress + 0x50)
#define CH6_AXI_IDREG_RegisterSize 64
#define CH6_AXI_IDREG_RegisterResetValue 0x0
#define CH6_AXI_IDREG_RegisterResetMask 0xffffffffffffffff





#define CH6_AXI_IDREG_AXI_READ_ID_SUFFIX_BitAddressOffset 0
#define CH6_AXI_IDREG_AXI_READ_ID_SUFFIX_RegisterSize 2



#define CH6_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_IDW_L2NCm1to31_BitAddressOffset 2
#define CH6_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_IDW_L2NCm1to31_RegisterSize 14



#define CH6_AXI_IDREG_AXI_WRITE_ID_SUFFIX_BitAddressOffset 16
#define CH6_AXI_IDREG_AXI_WRITE_ID_SUFFIX_RegisterSize 2



#define CH6_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_IDW_L2NCm32to63_BitAddressOffset 18
#define CH6_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_IDW_L2NCm32to63_RegisterSize 14



#define CH6_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_32to63_BitAddressOffset 32
#define CH6_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_32to63_RegisterSize 32





#define CH6_AXI_QOSREG (Channel6_Registers_Address_Block_BaseAddress + 0x58)
#define CH6_AXI_QOSREG_RegisterSize 64
#define CH6_AXI_QOSREG_RegisterResetValue 0x0
#define CH6_AXI_QOSREG_RegisterResetMask 0xffffffffffffffff





#define CH6_AXI_QOSREG_AXI_AWQOS_BitAddressOffset 0
#define CH6_AXI_QOSREG_AXI_AWQOS_RegisterSize 4



#define CH6_AXI_QOSREG_AXI_ARQOS_BitAddressOffset 4
#define CH6_AXI_QOSREG_AXI_ARQOS_RegisterSize 4



#define CH6_AXI_QOSREG_RSVD_DMAC_CHx_AXI_QOSREG_8to63_BitAddressOffset 8
#define CH6_AXI_QOSREG_RSVD_DMAC_CHx_AXI_QOSREG_8to63_RegisterSize 56





#define CH6_SSTAT (Channel6_Registers_Address_Block_BaseAddress + 0x60)
#define CH6_SSTAT_RegisterSize 64
#define CH6_SSTAT_RegisterResetValue 0x0
#define CH6_SSTAT_RegisterResetMask 0xffffffffffffffff





#define CH6_SSTAT_SSTAT_BitAddressOffset 0
#define CH6_SSTAT_SSTAT_RegisterSize 32



#define CH6_SSTAT_RSVD_DMAC_CHx_SSTAT_32to63_BitAddressOffset 32
#define CH6_SSTAT_RSVD_DMAC_CHx_SSTAT_32to63_RegisterSize 32





#define CH6_DSTAT (Channel6_Registers_Address_Block_BaseAddress + 0x68)
#define CH6_DSTAT_RegisterSize 64
#define CH6_DSTAT_RegisterResetValue 0x0
#define CH6_DSTAT_RegisterResetMask 0xffffffffffffffff





#define CH6_DSTAT_DSTAT_BitAddressOffset 0
#define CH6_DSTAT_DSTAT_RegisterSize 32



#define CH6_DSTAT_RSVD_DMAC_CHx_DSTAT_32to63_BitAddressOffset 32
#define CH6_DSTAT_RSVD_DMAC_CHx_DSTAT_32to63_RegisterSize 32





#define CH6_SSTATAR (Channel6_Registers_Address_Block_BaseAddress + 0x70)
#define CH6_SSTATAR_RegisterSize 64
#define CH6_SSTATAR_RegisterResetValue 0x0
#define CH6_SSTATAR_RegisterResetMask 0xffffffffffffffff





#define CH6_SSTATAR_SSTATAR_BitAddressOffset 0
#define CH6_SSTATAR_SSTATAR_RegisterSize 64





#define CH6_DSTATAR (Channel6_Registers_Address_Block_BaseAddress + 0x78)
#define CH6_DSTATAR_RegisterSize 64
#define CH6_DSTATAR_RegisterResetValue 0x0
#define CH6_DSTATAR_RegisterResetMask 0xffffffffffffffff





#define CH6_DSTATAR_DSTATAR_BitAddressOffset 0
#define CH6_DSTATAR_DSTATAR_RegisterSize 64





#define CH6_INTSTATUS_ENABLEREG (Channel6_Registers_Address_Block_BaseAddress + 0x80)
#define CH6_INTSTATUS_ENABLEREG_RegisterSize 64
#define CH6_INTSTATUS_ENABLEREG_RegisterResetValue 0xffffffffffffffff
#define CH6_INTSTATUS_ENABLEREG_RegisterResetMask 0xffffffffffffffff





#define CH6_INTSTATUS_ENABLEREG_Enable_BLOCK_TFR_DONE_IntStat_BitAddressOffset 0
#define CH6_INTSTATUS_ENABLEREG_Enable_BLOCK_TFR_DONE_IntStat_RegisterSize 1



#define CH6_INTSTATUS_ENABLEREG_Enable_DMA_TFR_DONE_IntStat_BitAddressOffset 1
#define CH6_INTSTATUS_ENABLEREG_Enable_DMA_TFR_DONE_IntStat_RegisterSize 1



#define CH6_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_2_BitAddressOffset 2
#define CH6_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_2_RegisterSize 1



#define CH6_INTSTATUS_ENABLEREG_Enable_SRC_TRANSCOMP_IntStat_BitAddressOffset 3
#define CH6_INTSTATUS_ENABLEREG_Enable_SRC_TRANSCOMP_IntStat_RegisterSize 1



#define CH6_INTSTATUS_ENABLEREG_Enable_DST_TRANSCOMP_IntStat_BitAddressOffset 4
#define CH6_INTSTATUS_ENABLEREG_Enable_DST_TRANSCOMP_IntStat_RegisterSize 1



#define CH6_INTSTATUS_ENABLEREG_Enable_SRC_DEC_ERR_IntStat_BitAddressOffset 5
#define CH6_INTSTATUS_ENABLEREG_Enable_SRC_DEC_ERR_IntStat_RegisterSize 1



#define CH6_INTSTATUS_ENABLEREG_Enable_DST_DEC_ERR_IntStat_BitAddressOffset 6
#define CH6_INTSTATUS_ENABLEREG_Enable_DST_DEC_ERR_IntStat_RegisterSize 1



#define CH6_INTSTATUS_ENABLEREG_Enable_SRC_SLV_ERR_IntStat_BitAddressOffset 7
#define CH6_INTSTATUS_ENABLEREG_Enable_SRC_SLV_ERR_IntStat_RegisterSize 1



#define CH6_INTSTATUS_ENABLEREG_Enable_DST_SLV_ERR_IntStat_BitAddressOffset 8
#define CH6_INTSTATUS_ENABLEREG_Enable_DST_SLV_ERR_IntStat_RegisterSize 1



#define CH6_INTSTATUS_ENABLEREG_Enable_LLI_RD_DEC_ERR_IntStat_BitAddressOffset 9
#define CH6_INTSTATUS_ENABLEREG_Enable_LLI_RD_DEC_ERR_IntStat_RegisterSize 1



#define CH6_INTSTATUS_ENABLEREG_Enable_LLI_WR_DEC_ERR_IntStat_BitAddressOffset 10
#define CH6_INTSTATUS_ENABLEREG_Enable_LLI_WR_DEC_ERR_IntStat_RegisterSize 1



#define CH6_INTSTATUS_ENABLEREG_Enable_LLI_RD_SLV_ERR_IntStat_BitAddressOffset 11
#define CH6_INTSTATUS_ENABLEREG_Enable_LLI_RD_SLV_ERR_IntStat_RegisterSize 1



#define CH6_INTSTATUS_ENABLEREG_Enable_LLI_WR_SLV_ERR_IntStat_BitAddressOffset 12
#define CH6_INTSTATUS_ENABLEREG_Enable_LLI_WR_SLV_ERR_IntStat_RegisterSize 1



#define CH6_INTSTATUS_ENABLEREG_Enable_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_BitAddressOffset 13
#define CH6_INTSTATUS_ENABLEREG_Enable_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_RegisterSize 1



#define CH6_INTSTATUS_ENABLEREG_Enable_SLVIF_MULTIBLKTYPE_ERR_IntStat_BitAddressOffset 14
#define CH6_INTSTATUS_ENABLEREG_Enable_SLVIF_MULTIBLKTYPE_ERR_IntStat_RegisterSize 1



#define CH6_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_15_BitAddressOffset 15
#define CH6_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_15_RegisterSize 1



#define CH6_INTSTATUS_ENABLEREG_Enable_SLVIF_DEC_ERR_IntStat_BitAddressOffset 16
#define CH6_INTSTATUS_ENABLEREG_Enable_SLVIF_DEC_ERR_IntStat_RegisterSize 1



#define CH6_INTSTATUS_ENABLEREG_Enable_SLVIF_WR2RO_ERR_IntStat_BitAddressOffset 17
#define CH6_INTSTATUS_ENABLEREG_Enable_SLVIF_WR2RO_ERR_IntStat_RegisterSize 1



#define CH6_INTSTATUS_ENABLEREG_Enable_SLVIF_RD2RWO_ERR_IntStat_BitAddressOffset 18
#define CH6_INTSTATUS_ENABLEREG_Enable_SLVIF_RD2RWO_ERR_IntStat_RegisterSize 1



#define CH6_INTSTATUS_ENABLEREG_Enable_SLVIF_WRONCHEN_ERR_IntStat_BitAddressOffset 19
#define CH6_INTSTATUS_ENABLEREG_Enable_SLVIF_WRONCHEN_ERR_IntStat_RegisterSize 1



#define CH6_INTSTATUS_ENABLEREG_Enable_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_BitAddressOffset 20
#define CH6_INTSTATUS_ENABLEREG_Enable_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_RegisterSize 1



#define CH6_INTSTATUS_ENABLEREG_Enable_SLVIF_WRONHOLD_ERR_IntStat_BitAddressOffset 21
#define CH6_INTSTATUS_ENABLEREG_Enable_SLVIF_WRONHOLD_ERR_IntStat_RegisterSize 1



#define CH6_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_22to23_BitAddressOffset 22
#define CH6_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_22to23_RegisterSize 2



#define CH6_INTSTATUS_ENABLEREG_Enable_SLVIF_ADDRPARITY_ERR_IntStat_BitAddressOffset 24
#define CH6_INTSTATUS_ENABLEREG_Enable_SLVIF_ADDRPARITY_ERR_IntStat_RegisterSize 1



#define CH6_INTSTATUS_ENABLEREG_Enable_SLVIF_WRPARITY_ERR_IntStat_BitAddressOffset 25
#define CH6_INTSTATUS_ENABLEREG_Enable_SLVIF_WRPARITY_ERR_IntStat_RegisterSize 1



#define CH6_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_26_BitAddressOffset 26
#define CH6_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_26_RegisterSize 1



#define CH6_INTSTATUS_ENABLEREG_Enable_CH_LOCK_CLEARED_IntStat_BitAddressOffset 27
#define CH6_INTSTATUS_ENABLEREG_Enable_CH_LOCK_CLEARED_IntStat_RegisterSize 1



#define CH6_INTSTATUS_ENABLEREG_Enable_CH_SRC_SUSPENDED_IntStat_BitAddressOffset 28
#define CH6_INTSTATUS_ENABLEREG_Enable_CH_SRC_SUSPENDED_IntStat_RegisterSize 1



#define CH6_INTSTATUS_ENABLEREG_Enable_CH_SUSPENDED_IntStat_BitAddressOffset 29
#define CH6_INTSTATUS_ENABLEREG_Enable_CH_SUSPENDED_IntStat_RegisterSize 1



#define CH6_INTSTATUS_ENABLEREG_Enable_CH_DISABLED_IntStat_BitAddressOffset 30
#define CH6_INTSTATUS_ENABLEREG_Enable_CH_DISABLED_IntStat_RegisterSize 1



#define CH6_INTSTATUS_ENABLEREG_Enable_CH_ABORTED_IntStat_BitAddressOffset 31
#define CH6_INTSTATUS_ENABLEREG_Enable_CH_ABORTED_IntStat_RegisterSize 1



#define CH6_INTSTATUS_ENABLEREG_Enable_ECC_PROT_CHMem_CorrERR_IntStat_BitAddressOffset 32
#define CH6_INTSTATUS_ENABLEREG_Enable_ECC_PROT_CHMem_CorrERR_IntStat_RegisterSize 1



#define CH6_INTSTATUS_ENABLEREG_Enable_ECC_PROT_CHMem_UnCorrERR_IntStat_BitAddressOffset 33
#define CH6_INTSTATUS_ENABLEREG_Enable_ECC_PROT_CHMem_UnCorrERR_IntStat_RegisterSize 1



#define CH6_INTSTATUS_ENABLEREG_Enable_ECC_PROT_UIDMem_CorrERR_IntStat_BitAddressOffset 34
#define CH6_INTSTATUS_ENABLEREG_Enable_ECC_PROT_UIDMem_CorrERR_IntStat_RegisterSize 1



#define CH6_INTSTATUS_ENABLEREG_Enable_ECC_PROT_UIDMem_UnCorrERR_IntStat_BitAddressOffset 35
#define CH6_INTSTATUS_ENABLEREG_Enable_ECC_PROT_UIDMem_UnCorrERR_IntStat_RegisterSize 1



#define CH6_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_32to63_BitAddressOffset 36
#define CH6_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_32to63_RegisterSize 28





#define CH6_INTSTATUS (Channel6_Registers_Address_Block_BaseAddress + 0x88)
#define CH6_INTSTATUS_RegisterSize 64
#define CH6_INTSTATUS_RegisterResetValue 0x0
#define CH6_INTSTATUS_RegisterResetMask 0xffffffffffffffff





#define CH6_INTSTATUS_BLOCK_TFR_DONE_IntStat_BitAddressOffset 0
#define CH6_INTSTATUS_BLOCK_TFR_DONE_IntStat_RegisterSize 1



#define CH6_INTSTATUS_DMA_TFR_DONE_IntStat_BitAddressOffset 1
#define CH6_INTSTATUS_DMA_TFR_DONE_IntStat_RegisterSize 1



#define CH6_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_2_BitAddressOffset 2
#define CH6_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_2_RegisterSize 1



#define CH6_INTSTATUS_SRC_TRANSCOMP_IntStat_BitAddressOffset 3
#define CH6_INTSTATUS_SRC_TRANSCOMP_IntStat_RegisterSize 1



#define CH6_INTSTATUS_DST_TRANSCOMP_IntStat_BitAddressOffset 4
#define CH6_INTSTATUS_DST_TRANSCOMP_IntStat_RegisterSize 1



#define CH6_INTSTATUS_SRC_DEC_ERR_IntStat_BitAddressOffset 5
#define CH6_INTSTATUS_SRC_DEC_ERR_IntStat_RegisterSize 1



#define CH6_INTSTATUS_DST_DEC_ERR_IntStat_BitAddressOffset 6
#define CH6_INTSTATUS_DST_DEC_ERR_IntStat_RegisterSize 1



#define CH6_INTSTATUS_SRC_SLV_ERR_IntStat_BitAddressOffset 7
#define CH6_INTSTATUS_SRC_SLV_ERR_IntStat_RegisterSize 1



#define CH6_INTSTATUS_DST_SLV_ERR_IntStat_BitAddressOffset 8
#define CH6_INTSTATUS_DST_SLV_ERR_IntStat_RegisterSize 1



#define CH6_INTSTATUS_LLI_RD_DEC_ERR_IntStat_BitAddressOffset 9
#define CH6_INTSTATUS_LLI_RD_DEC_ERR_IntStat_RegisterSize 1



#define CH6_INTSTATUS_LLI_WR_DEC_ERR_IntStat_BitAddressOffset 10
#define CH6_INTSTATUS_LLI_WR_DEC_ERR_IntStat_RegisterSize 1



#define CH6_INTSTATUS_LLI_RD_SLV_ERR_IntStat_BitAddressOffset 11
#define CH6_INTSTATUS_LLI_RD_SLV_ERR_IntStat_RegisterSize 1



#define CH6_INTSTATUS_LLI_WR_SLV_ERR_IntStat_BitAddressOffset 12
#define CH6_INTSTATUS_LLI_WR_SLV_ERR_IntStat_RegisterSize 1



#define CH6_INTSTATUS_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_BitAddressOffset 13
#define CH6_INTSTATUS_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_RegisterSize 1



#define CH6_INTSTATUS_SLVIF_MULTIBLKTYPE_ERR_IntStat_BitAddressOffset 14
#define CH6_INTSTATUS_SLVIF_MULTIBLKTYPE_ERR_IntStat_RegisterSize 1



#define CH6_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_15_BitAddressOffset 15
#define CH6_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_15_RegisterSize 1



#define CH6_INTSTATUS_SLVIF_DEC_ERR_IntStat_BitAddressOffset 16
#define CH6_INTSTATUS_SLVIF_DEC_ERR_IntStat_RegisterSize 1



#define CH6_INTSTATUS_SLVIF_WR2RO_ERR_IntStat_BitAddressOffset 17
#define CH6_INTSTATUS_SLVIF_WR2RO_ERR_IntStat_RegisterSize 1



#define CH6_INTSTATUS_SLVIF_RD2RWO_ERR_IntStat_BitAddressOffset 18
#define CH6_INTSTATUS_SLVIF_RD2RWO_ERR_IntStat_RegisterSize 1



#define CH6_INTSTATUS_SLVIF_WRONCHEN_ERR_IntStat_BitAddressOffset 19
#define CH6_INTSTATUS_SLVIF_WRONCHEN_ERR_IntStat_RegisterSize 1



#define CH6_INTSTATUS_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_BitAddressOffset 20
#define CH6_INTSTATUS_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_RegisterSize 1



#define CH6_INTSTATUS_SLVIF_WRONHOLD_ERR_IntStat_BitAddressOffset 21
#define CH6_INTSTATUS_SLVIF_WRONHOLD_ERR_IntStat_RegisterSize 1



#define CH6_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_22to23_BitAddressOffset 22
#define CH6_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_22to23_RegisterSize 2



#define CH6_INTSTATUS_SLVIF_ADDRPARITY_ERR_IntStat_BitAddressOffset 24
#define CH6_INTSTATUS_SLVIF_ADDRPARITY_ERR_IntStat_RegisterSize 1



#define CH6_INTSTATUS_SLVIF_WRPARITY_ERR_IntStat_BitAddressOffset 25
#define CH6_INTSTATUS_SLVIF_WRPARITY_ERR_IntStat_RegisterSize 1



#define CH6_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_26_BitAddressOffset 26
#define CH6_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_26_RegisterSize 1



#define CH6_INTSTATUS_CH_LOCK_CLEARED_IntStat_BitAddressOffset 27
#define CH6_INTSTATUS_CH_LOCK_CLEARED_IntStat_RegisterSize 1



#define CH6_INTSTATUS_CH_SRC_SUSPENDED_IntStat_BitAddressOffset 28
#define CH6_INTSTATUS_CH_SRC_SUSPENDED_IntStat_RegisterSize 1



#define CH6_INTSTATUS_CH_SUSPENDED_IntStat_BitAddressOffset 29
#define CH6_INTSTATUS_CH_SUSPENDED_IntStat_RegisterSize 1



#define CH6_INTSTATUS_CH_DISABLED_IntStat_BitAddressOffset 30
#define CH6_INTSTATUS_CH_DISABLED_IntStat_RegisterSize 1



#define CH6_INTSTATUS_CH_ABORTED_IntStat_BitAddressOffset 31
#define CH6_INTSTATUS_CH_ABORTED_IntStat_RegisterSize 1



#define CH6_INTSTATUS_ECC_PROT_CHMem_CorrERR_IntStat_BitAddressOffset 32
#define CH6_INTSTATUS_ECC_PROT_CHMem_CorrERR_IntStat_RegisterSize 1



#define CH6_INTSTATUS_ECC_PROT_CHMem_UnCorrERR_IntStat_BitAddressOffset 33
#define CH6_INTSTATUS_ECC_PROT_CHMem_UnCorrERR_IntStat_RegisterSize 1



#define CH6_INTSTATUS_ECC_PROT_UIDMem_CorrERR_IntStat_BitAddressOffset 34
#define CH6_INTSTATUS_ECC_PROT_UIDMem_CorrERR_IntStat_RegisterSize 1



#define CH6_INTSTATUS_ECC_PROT_UIDMem_UnCorrERR_IntStat_BitAddressOffset 35
#define CH6_INTSTATUS_ECC_PROT_UIDMem_UnCorrERR_IntStat_RegisterSize 1



#define CH6_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_36to63_BitAddressOffset 36
#define CH6_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_36to63_RegisterSize 28





#define CH6_INTSIGNAL_ENABLEREG (Channel6_Registers_Address_Block_BaseAddress + 0x90)
#define CH6_INTSIGNAL_ENABLEREG_RegisterSize 64
#define CH6_INTSIGNAL_ENABLEREG_RegisterResetValue 0xffffffffffffffff
#define CH6_INTSIGNAL_ENABLEREG_RegisterResetMask 0xffffffffffffffff





#define CH6_INTSIGNAL_ENABLEREG_Enable_BLOCK_TFR_DONE_IntSignal_BitAddressOffset 0
#define CH6_INTSIGNAL_ENABLEREG_Enable_BLOCK_TFR_DONE_IntSignal_RegisterSize 1



#define CH6_INTSIGNAL_ENABLEREG_Enable_DMA_TFR_DONE_IntSignal_BitAddressOffset 1
#define CH6_INTSIGNAL_ENABLEREG_Enable_DMA_TFR_DONE_IntSignal_RegisterSize 1



#define CH6_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_2_BitAddressOffset 2
#define CH6_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_2_RegisterSize 1



#define CH6_INTSIGNAL_ENABLEREG_Enable_SRC_TRANSCOMP_IntSignal_BitAddressOffset 3
#define CH6_INTSIGNAL_ENABLEREG_Enable_SRC_TRANSCOMP_IntSignal_RegisterSize 1



#define CH6_INTSIGNAL_ENABLEREG_Enable_DST_TRANSCOMP_IntSignal_BitAddressOffset 4
#define CH6_INTSIGNAL_ENABLEREG_Enable_DST_TRANSCOMP_IntSignal_RegisterSize 1



#define CH6_INTSIGNAL_ENABLEREG_Enable_SRC_DEC_ERR_IntSignal_BitAddressOffset 5
#define CH6_INTSIGNAL_ENABLEREG_Enable_SRC_DEC_ERR_IntSignal_RegisterSize 1



#define CH6_INTSIGNAL_ENABLEREG_Enable_DST_DEC_ERR_IntSignal_BitAddressOffset 6
#define CH6_INTSIGNAL_ENABLEREG_Enable_DST_DEC_ERR_IntSignal_RegisterSize 1



#define CH6_INTSIGNAL_ENABLEREG_Enable_SRC_SLV_ERR_IntSignal_BitAddressOffset 7
#define CH6_INTSIGNAL_ENABLEREG_Enable_SRC_SLV_ERR_IntSignal_RegisterSize 1



#define CH6_INTSIGNAL_ENABLEREG_Enable_DST_SLV_ERR_IntSignal_BitAddressOffset 8
#define CH6_INTSIGNAL_ENABLEREG_Enable_DST_SLV_ERR_IntSignal_RegisterSize 1



#define CH6_INTSIGNAL_ENABLEREG_Enable_LLI_RD_DEC_ERR_IntSignal_BitAddressOffset 9
#define CH6_INTSIGNAL_ENABLEREG_Enable_LLI_RD_DEC_ERR_IntSignal_RegisterSize 1



#define CH6_INTSIGNAL_ENABLEREG_Enable_LLI_WR_DEC_ERR_IntSignal_BitAddressOffset 10
#define CH6_INTSIGNAL_ENABLEREG_Enable_LLI_WR_DEC_ERR_IntSignal_RegisterSize 1



#define CH6_INTSIGNAL_ENABLEREG_Enable_LLI_RD_SLV_ERR_IntSignal_BitAddressOffset 11
#define CH6_INTSIGNAL_ENABLEREG_Enable_LLI_RD_SLV_ERR_IntSignal_RegisterSize 1



#define CH6_INTSIGNAL_ENABLEREG_Enable_LLI_WR_SLV_ERR_IntSignal_BitAddressOffset 12
#define CH6_INTSIGNAL_ENABLEREG_Enable_LLI_WR_SLV_ERR_IntSignal_RegisterSize 1



#define CH6_INTSIGNAL_ENABLEREG_Enable_SHADOWREG_OR_LLI_INVALID_ERR_IntSignal_BitAddressOffset 13
#define CH6_INTSIGNAL_ENABLEREG_Enable_SHADOWREG_OR_LLI_INVALID_ERR_IntSignal_RegisterSize 1



#define CH6_INTSIGNAL_ENABLEREG_Enable_SLVIF_MULTIBLKTYPE_ERR_IntSignal_BitAddressOffset 14
#define CH6_INTSIGNAL_ENABLEREG_Enable_SLVIF_MULTIBLKTYPE_ERR_IntSignal_RegisterSize 1



#define CH6_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_15_BitAddressOffset 15
#define CH6_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_15_RegisterSize 1



#define CH6_INTSIGNAL_ENABLEREG_Enable_SLVIF_DEC_ERR_IntSignal_BitAddressOffset 16
#define CH6_INTSIGNAL_ENABLEREG_Enable_SLVIF_DEC_ERR_IntSignal_RegisterSize 1



#define CH6_INTSIGNAL_ENABLEREG_Enable_SLVIF_WR2RO_ERR_IntSignal_BitAddressOffset 17
#define CH6_INTSIGNAL_ENABLEREG_Enable_SLVIF_WR2RO_ERR_IntSignal_RegisterSize 1



#define CH6_INTSIGNAL_ENABLEREG_Enable_SLVIF_RD2RWO_ERR_IntSignal_BitAddressOffset 18
#define CH6_INTSIGNAL_ENABLEREG_Enable_SLVIF_RD2RWO_ERR_IntSignal_RegisterSize 1



#define CH6_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRONCHEN_ERR_IntSignal_BitAddressOffset 19
#define CH6_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRONCHEN_ERR_IntSignal_RegisterSize 1



#define CH6_INTSIGNAL_ENABLEREG_Enable_SLVIF_SHADOWREG_WRON_VALID_ERR_IntSignal_BitAddressOffset 20
#define CH6_INTSIGNAL_ENABLEREG_Enable_SLVIF_SHADOWREG_WRON_VALID_ERR_IntSignal_RegisterSize 1



#define CH6_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRONHOLD_ERR_IntSignal_BitAddressOffset 21
#define CH6_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRONHOLD_ERR_IntSignal_RegisterSize 1



#define CH6_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_22to23_BitAddressOffset 22
#define CH6_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_22to23_RegisterSize 2



#define CH6_INTSIGNAL_ENABLEREG_Enable_SLVIF_ADDRPARITY_ERR_IntSignal_BitAddressOffset 24
#define CH6_INTSIGNAL_ENABLEREG_Enable_SLVIF_ADDRPARITY_ERR_IntSignal_RegisterSize 1



#define CH6_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRPARITY_ERR_IntSignal_BitAddressOffset 25
#define CH6_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRPARITY_ERR_IntSignal_RegisterSize 1



#define CH6_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_26_BitAddressOffset 26
#define CH6_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_26_RegisterSize 1



#define CH6_INTSIGNAL_ENABLEREG_Enable_CH_LOCK_CLEARED_IntSignal_BitAddressOffset 27
#define CH6_INTSIGNAL_ENABLEREG_Enable_CH_LOCK_CLEARED_IntSignal_RegisterSize 1



#define CH6_INTSIGNAL_ENABLEREG_Enable_CH_SRC_SUSPENDED_IntSignal_BitAddressOffset 28
#define CH6_INTSIGNAL_ENABLEREG_Enable_CH_SRC_SUSPENDED_IntSignal_RegisterSize 1



#define CH6_INTSIGNAL_ENABLEREG_Enable_CH_SUSPENDED_IntSignal_BitAddressOffset 29
#define CH6_INTSIGNAL_ENABLEREG_Enable_CH_SUSPENDED_IntSignal_RegisterSize 1



#define CH6_INTSIGNAL_ENABLEREG_Enable_CH_DISABLED_IntSignal_BitAddressOffset 30
#define CH6_INTSIGNAL_ENABLEREG_Enable_CH_DISABLED_IntSignal_RegisterSize 1



#define CH6_INTSIGNAL_ENABLEREG_Enable_CH_ABORTED_IntSignal_BitAddressOffset 31
#define CH6_INTSIGNAL_ENABLEREG_Enable_CH_ABORTED_IntSignal_RegisterSize 1



#define CH6_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_CHMem_CorrERR_IntSignal_BitAddressOffset 32
#define CH6_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_CHMem_CorrERR_IntSignal_RegisterSize 1



#define CH6_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_CHMem_UnCorrERR_IntSignal_BitAddressOffset 33
#define CH6_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_CHMem_UnCorrERR_IntSignal_RegisterSize 1



#define CH6_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_UIDMem_CorrERR_IntSignal_BitAddressOffset 34
#define CH6_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_UIDMem_CorrERR_IntSignal_RegisterSize 1



#define CH6_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_UIDMem_UnCorrERR_IntSignal_BitAddressOffset 35
#define CH6_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_UIDMem_UnCorrERR_IntSignal_RegisterSize 1



#define CH6_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_36to63_BitAddressOffset 36
#define CH6_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_36to63_RegisterSize 28





#define CH6_INTCLEARREG (Channel6_Registers_Address_Block_BaseAddress + 0x98)
#define CH6_INTCLEARREG_RegisterSize 64
#define CH6_INTCLEARREG_RegisterResetValue 0x0
#define CH6_INTCLEARREG_RegisterResetMask 0xffffffffffffffff





#define CH6_INTCLEARREG_Clear_BLOCK_TFR_DONE_IntStat_BitAddressOffset 0
#define CH6_INTCLEARREG_Clear_BLOCK_TFR_DONE_IntStat_RegisterSize 1



#define CH6_INTCLEARREG_Clear_DMA_TFR_DONE_IntStat_BitAddressOffset 1
#define CH6_INTCLEARREG_Clear_DMA_TFR_DONE_IntStat_RegisterSize 1



#define CH6_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_2_BitAddressOffset 2
#define CH6_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_2_RegisterSize 1



#define CH6_INTCLEARREG_Clear_SRC_TRANSCOMP_IntStat_BitAddressOffset 3
#define CH6_INTCLEARREG_Clear_SRC_TRANSCOMP_IntStat_RegisterSize 1



#define CH6_INTCLEARREG_Clear_DST_TRANSCOMP_IntStat_BitAddressOffset 4
#define CH6_INTCLEARREG_Clear_DST_TRANSCOMP_IntStat_RegisterSize 1



#define CH6_INTCLEARREG_Clear_SRC_DEC_ERR_IntStat_BitAddressOffset 5
#define CH6_INTCLEARREG_Clear_SRC_DEC_ERR_IntStat_RegisterSize 1



#define CH6_INTCLEARREG_Clear_DST_DEC_ERR_IntStat_BitAddressOffset 6
#define CH6_INTCLEARREG_Clear_DST_DEC_ERR_IntStat_RegisterSize 1



#define CH6_INTCLEARREG_Clear_SRC_SLV_ERR_IntStat_BitAddressOffset 7
#define CH6_INTCLEARREG_Clear_SRC_SLV_ERR_IntStat_RegisterSize 1



#define CH6_INTCLEARREG_Clear_DST_SLV_ERR_IntStat_BitAddressOffset 8
#define CH6_INTCLEARREG_Clear_DST_SLV_ERR_IntStat_RegisterSize 1



#define CH6_INTCLEARREG_Clear_LLI_RD_DEC_ERR_IntStat_BitAddressOffset 9
#define CH6_INTCLEARREG_Clear_LLI_RD_DEC_ERR_IntStat_RegisterSize 1



#define CH6_INTCLEARREG_Clear_LLI_WR_DEC_ERR_IntStat_BitAddressOffset 10
#define CH6_INTCLEARREG_Clear_LLI_WR_DEC_ERR_IntStat_RegisterSize 1



#define CH6_INTCLEARREG_Clear_LLI_RD_SLV_ERR_IntStat_BitAddressOffset 11
#define CH6_INTCLEARREG_Clear_LLI_RD_SLV_ERR_IntStat_RegisterSize 1



#define CH6_INTCLEARREG_Clear_LLI_WR_SLV_ERR_IntStat_BitAddressOffset 12
#define CH6_INTCLEARREG_Clear_LLI_WR_SLV_ERR_IntStat_RegisterSize 1



#define CH6_INTCLEARREG_Clear_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_BitAddressOffset 13
#define CH6_INTCLEARREG_Clear_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_RegisterSize 1



#define CH6_INTCLEARREG_Clear_SLVIF_MULTIBLKTYPE_ERR_IntStat_BitAddressOffset 14
#define CH6_INTCLEARREG_Clear_SLVIF_MULTIBLKTYPE_ERR_IntStat_RegisterSize 1



#define CH6_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_15_BitAddressOffset 15
#define CH6_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_15_RegisterSize 1



#define CH6_INTCLEARREG_Clear_SLVIF_DEC_ERR_IntStat_BitAddressOffset 16
#define CH6_INTCLEARREG_Clear_SLVIF_DEC_ERR_IntStat_RegisterSize 1



#define CH6_INTCLEARREG_Clear_SLVIF_WR2RO_ERR_IntStat_BitAddressOffset 17
#define CH6_INTCLEARREG_Clear_SLVIF_WR2RO_ERR_IntStat_RegisterSize 1



#define CH6_INTCLEARREG_Clear_SLVIF_RD2RWO_ERR_IntStat_BitAddressOffset 18
#define CH6_INTCLEARREG_Clear_SLVIF_RD2RWO_ERR_IntStat_RegisterSize 1



#define CH6_INTCLEARREG_Clear_SLVIF_WRONCHEN_ERR_IntStat_BitAddressOffset 19
#define CH6_INTCLEARREG_Clear_SLVIF_WRONCHEN_ERR_IntStat_RegisterSize 1



#define CH6_INTCLEARREG_Clear_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_BitAddressOffset 20
#define CH6_INTCLEARREG_Clear_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_RegisterSize 1



#define CH6_INTCLEARREG_Clear_SLVIF_WRONHOLD_ERR_IntStat_BitAddressOffset 21
#define CH6_INTCLEARREG_Clear_SLVIF_WRONHOLD_ERR_IntStat_RegisterSize 1



#define CH6_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_22to23_BitAddressOffset 22
#define CH6_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_22to23_RegisterSize 2



#define CH6_INTCLEARREG_Clear_SLVIF_ADDRPARITY_ERR_IntStat_BitAddressOffset 24
#define CH6_INTCLEARREG_Clear_SLVIF_ADDRPARITY_ERR_IntStat_RegisterSize 1



#define CH6_INTCLEARREG_Clear_SLVIF_WRPARITY_ERR_IntStat_BitAddressOffset 25
#define CH6_INTCLEARREG_Clear_SLVIF_WRPARITY_ERR_IntStat_RegisterSize 1



#define CH6_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_26_BitAddressOffset 26
#define CH6_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_26_RegisterSize 1



#define CH6_INTCLEARREG_Clear_CH_LOCK_CLEARED_IntStat_BitAddressOffset 27
#define CH6_INTCLEARREG_Clear_CH_LOCK_CLEARED_IntStat_RegisterSize 1



#define CH6_INTCLEARREG_Clear_CH_SRC_SUSPENDED_IntStat_BitAddressOffset 28
#define CH6_INTCLEARREG_Clear_CH_SRC_SUSPENDED_IntStat_RegisterSize 1



#define CH6_INTCLEARREG_Clear_CH_SUSPENDED_IntStat_BitAddressOffset 29
#define CH6_INTCLEARREG_Clear_CH_SUSPENDED_IntStat_RegisterSize 1



#define CH6_INTCLEARREG_Clear_CH_DISABLED_IntStat_BitAddressOffset 30
#define CH6_INTCLEARREG_Clear_CH_DISABLED_IntStat_RegisterSize 1



#define CH6_INTCLEARREG_Clear_CH_ABORTED_IntStat_BitAddressOffset 31
#define CH6_INTCLEARREG_Clear_CH_ABORTED_IntStat_RegisterSize 1



#define CH6_INTCLEARREG_Clear_ECC_PROT_CHMem_CorrERR_IntStat_BitAddressOffset 32
#define CH6_INTCLEARREG_Clear_ECC_PROT_CHMem_CorrERR_IntStat_RegisterSize 1



#define CH6_INTCLEARREG_Clear_ECC_PROT_CHMem_UnCorrERR_IntStat_BitAddressOffset 33
#define CH6_INTCLEARREG_Clear_ECC_PROT_CHMem_UnCorrERR_IntStat_RegisterSize 1



#define CH6_INTCLEARREG_Clear_ECC_PROT_UIDMem_CorrERR_IntStat_BitAddressOffset 34
#define CH6_INTCLEARREG_Clear_ECC_PROT_UIDMem_CorrERR_IntStat_RegisterSize 1



#define CH6_INTCLEARREG_Clear_ECC_PROT_UIDMem_UnCorrERR_IntStat_BitAddressOffset 35
#define CH6_INTCLEARREG_Clear_ECC_PROT_UIDMem_UnCorrERR_IntStat_RegisterSize 1



#define CH6_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_36to63_BitAddressOffset 36
#define CH6_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_36to63_RegisterSize 28





#define CH6_CFG_EXTD (Channel6_Registers_Address_Block_BaseAddress + 0xa0)
#define CH6_CFG_EXTD_RegisterSize 64
#define CH6_CFG_EXTD_RegisterResetValue 0x0
#define CH6_CFG_EXTD_RegisterResetMask 0xffffffffffffffff





#define CH6_CFG_EXTD_LLI_AXPROT_BitAddressOffset 0
#define CH6_CFG_EXTD_LLI_AXPROT_RegisterSize 3



#define CH6_CFG_EXTD_LLI_AXCACHE_BitAddressOffset 3
#define CH6_CFG_EXTD_LLI_AXCACHE_RegisterSize 4



#define CH6_CFG_EXTD_RSVD_DMAC_CHx_CFG_EXTD_7to63_BitAddressOffset 7
#define CH6_CFG_EXTD_RSVD_DMAC_CHx_CFG_EXTD_7to63_RegisterSize 57



#define Channel7_Registers_Address_Block_BaseAddress 0x700



#define CH7_SAR (Channel7_Registers_Address_Block_BaseAddress + 0x0)
#define CH7_SAR_RegisterSize 64
#define CH7_SAR_RegisterResetValue 0x0
#define CH7_SAR_RegisterResetMask 0xffffffffffffffff





#define CH7_SAR_SAR_BitAddressOffset 0
#define CH7_SAR_SAR_RegisterSize 64





#define CH7_DAR (Channel7_Registers_Address_Block_BaseAddress + 0x8)
#define CH7_DAR_RegisterSize 64
#define CH7_DAR_RegisterResetValue 0x0
#define CH7_DAR_RegisterResetMask 0xffffffffffffffff





#define CH7_DAR_DAR_BitAddressOffset 0
#define CH7_DAR_DAR_RegisterSize 64





#define CH7_BLOCK_TS (Channel7_Registers_Address_Block_BaseAddress + 0x10)
#define CH7_BLOCK_TS_RegisterSize 64
#define CH7_BLOCK_TS_RegisterResetValue 0x0
#define CH7_BLOCK_TS_RegisterResetMask 0xffffffffffffffff





#define CH7_BLOCK_TS_BLOCK_TS_BitAddressOffset 0
#define CH7_BLOCK_TS_BLOCK_TS_RegisterSize 22



#define CH7_BLOCK_TS_RSVD_DMAC_CHx_BLOCK_TSREG_63to22_BitAddressOffset 22
#define CH7_BLOCK_TS_RSVD_DMAC_CHx_BLOCK_TSREG_63to22_RegisterSize 42





#define CH7_CTL (Channel7_Registers_Address_Block_BaseAddress + 0x18)
#define CH7_CTL_RegisterSize 64
#define CH7_CTL_RegisterResetValue 0x1200
#define CH7_CTL_RegisterResetMask 0xffffffffffffffff





#define CH7_CTL_SMS_BitAddressOffset 0
#define CH7_CTL_SMS_RegisterSize 1



#define CH7_CTL_RSVD_DMAC_CHx_CTL_1_BitAddressOffset 1
#define CH7_CTL_RSVD_DMAC_CHx_CTL_1_RegisterSize 1



#define CH7_CTL_DMS_BitAddressOffset 2
#define CH7_CTL_DMS_RegisterSize 1



#define CH7_CTL_RSVD_DMAC_CHx_CTL_3_BitAddressOffset 3
#define CH7_CTL_RSVD_DMAC_CHx_CTL_3_RegisterSize 1



#define CH7_CTL_SINC_BitAddressOffset 4
#define CH7_CTL_SINC_RegisterSize 1



#define CH7_CTL_RSVD_DMAC_CHx_CTL_5_BitAddressOffset 5
#define CH7_CTL_RSVD_DMAC_CHx_CTL_5_RegisterSize 1



#define CH7_CTL_DINC_BitAddressOffset 6
#define CH7_CTL_DINC_RegisterSize 1



#define CH7_CTL_RSVD_DMAC_CHx_CTL_7_BitAddressOffset 7
#define CH7_CTL_RSVD_DMAC_CHx_CTL_7_RegisterSize 1



#define CH7_CTL_SRC_TR_WIDTH_BitAddressOffset 8
#define CH7_CTL_SRC_TR_WIDTH_RegisterSize 3



#define CH7_CTL_DST_TR_WIDTH_BitAddressOffset 11
#define CH7_CTL_DST_TR_WIDTH_RegisterSize 3



#define CH7_CTL_SRC_MSIZE_BitAddressOffset 14
#define CH7_CTL_SRC_MSIZE_RegisterSize 4



#define CH7_CTL_DST_MSIZE_BitAddressOffset 18
#define CH7_CTL_DST_MSIZE_RegisterSize 4



#define CH7_CTL_AR_CACHE_BitAddressOffset 22
#define CH7_CTL_AR_CACHE_RegisterSize 4



#define CH7_CTL_AW_CACHE_BitAddressOffset 26
#define CH7_CTL_AW_CACHE_RegisterSize 4



#define CH7_CTL_NonPosted_LastWrite_En_BitAddressOffset 30
#define CH7_CTL_NonPosted_LastWrite_En_RegisterSize 1



#define CH7_CTL_RSVD_DMAC_CHx_CTL_31_BitAddressOffset 31
#define CH7_CTL_RSVD_DMAC_CHx_CTL_31_RegisterSize 1



#define CH7_CTL_AR_PROT_BitAddressOffset 32
#define CH7_CTL_AR_PROT_RegisterSize 3



#define CH7_CTL_AW_PROT_BitAddressOffset 35
#define CH7_CTL_AW_PROT_RegisterSize 3



#define CH7_CTL_ARLEN_EN_BitAddressOffset 38
#define CH7_CTL_ARLEN_EN_RegisterSize 1



#define CH7_CTL_ARLEN_BitAddressOffset 39
#define CH7_CTL_ARLEN_RegisterSize 8



#define CH7_CTL_AWLEN_EN_BitAddressOffset 47
#define CH7_CTL_AWLEN_EN_RegisterSize 1



#define CH7_CTL_AWLEN_BitAddressOffset 48
#define CH7_CTL_AWLEN_RegisterSize 8



#define CH7_CTL_SRC_STAT_EN_BitAddressOffset 56
#define CH7_CTL_SRC_STAT_EN_RegisterSize 1



#define CH7_CTL_DST_STAT_EN_BitAddressOffset 57
#define CH7_CTL_DST_STAT_EN_RegisterSize 1



#define CH7_CTL_IOC_BlkTfr_BitAddressOffset 58
#define CH7_CTL_IOC_BlkTfr_RegisterSize 1



#define CH7_CTL_RSVD_DMAC_CHx_CTL_59to61_BitAddressOffset 59
#define CH7_CTL_RSVD_DMAC_CHx_CTL_59to61_RegisterSize 3



#define CH7_CTL_SHADOWREG_OR_LLI_LAST_BitAddressOffset 62
#define CH7_CTL_SHADOWREG_OR_LLI_LAST_RegisterSize 1



#define CH7_CTL_SHADOWREG_OR_LLI_VALID_BitAddressOffset 63
#define CH7_CTL_SHADOWREG_OR_LLI_VALID_RegisterSize 1





#define CH7_CFG2 (Channel7_Registers_Address_Block_BaseAddress + 0x20)
#define CH7_CFG2_RegisterSize 64
#define CH7_CFG2_RegisterResetValue 0xb801b00000000
#define CH7_CFG2_RegisterResetMask 0xffffffffffffffff





#define CH7_CFG2_SRC_MULTBLK_TYPE_BitAddressOffset 0
#define CH7_CFG2_SRC_MULTBLK_TYPE_RegisterSize 2



#define CH7_CFG2_DST_MULTBLK_TYPE_BitAddressOffset 2
#define CH7_CFG2_DST_MULTBLK_TYPE_RegisterSize 2



#define CH7_CFG2_SRC_PER_BitAddressOffset 4
#define CH7_CFG2_SRC_PER_RegisterSize 5



#define CH7_CFG2_RSVD_DMAC_CHx_CFG_9_4_BitAddressOffset 9
#define CH7_CFG2_RSVD_DMAC_CHx_CFG_9_4_RegisterSize 1



#define CH7_CFG2_RSVD_DMAC_CHx_CFG_10_BitAddressOffset 10
#define CH7_CFG2_RSVD_DMAC_CHx_CFG_10_RegisterSize 1



#define CH7_CFG2_DST_PER_BitAddressOffset 11
#define CH7_CFG2_DST_PER_RegisterSize 5



#define CH7_CFG2_RSVD_DMAC_CHx_CFG_16_11_BitAddressOffset 16
#define CH7_CFG2_RSVD_DMAC_CHx_CFG_16_11_RegisterSize 1



#define CH7_CFG2_RSVD_DMAC_CHx_CFG_17_BitAddressOffset 17
#define CH7_CFG2_RSVD_DMAC_CHx_CFG_17_RegisterSize 1



#define CH7_CFG2_RD_UID_BitAddressOffset 18
#define CH7_CFG2_RD_UID_RegisterSize 4



#define CH7_CFG2_RSVD_DMAC_CHx_CFG_22to24_BitAddressOffset 22
#define CH7_CFG2_RSVD_DMAC_CHx_CFG_22to24_RegisterSize 3



#define CH7_CFG2_WR_UID_BitAddressOffset 25
#define CH7_CFG2_WR_UID_RegisterSize 4



#define CH7_CFG2_RSVD_DMAC_CHx_CFG_29to31_BitAddressOffset 29
#define CH7_CFG2_RSVD_DMAC_CHx_CFG_29to31_RegisterSize 3



#define CH7_CFG2_TT_FC_BitAddressOffset 32
#define CH7_CFG2_TT_FC_RegisterSize 3



#define CH7_CFG2_HS_SEL_SRC_BitAddressOffset 35
#define CH7_CFG2_HS_SEL_SRC_RegisterSize 1



#define CH7_CFG2_HS_SEL_DST_BitAddressOffset 36
#define CH7_CFG2_HS_SEL_DST_RegisterSize 1



#define CH7_CFG2_SRC_HWHS_POL_BitAddressOffset 37
#define CH7_CFG2_SRC_HWHS_POL_RegisterSize 1



#define CH7_CFG2_DST_HWHS_POL_BitAddressOffset 38
#define CH7_CFG2_DST_HWHS_POL_RegisterSize 1



#define CH7_CFG2_RSVD_DMAC_CHx_CFG_39to46_BitAddressOffset 39
#define CH7_CFG2_RSVD_DMAC_CHx_CFG_39to46_RegisterSize 8



#define CH7_CFG2_CH_PRIOR_BitAddressOffset 47
#define CH7_CFG2_CH_PRIOR_RegisterSize 5



#define CH7_CFG2_LOCK_CH_BitAddressOffset 52
#define CH7_CFG2_LOCK_CH_RegisterSize 1



#define CH7_CFG2_LOCK_CH_L_BitAddressOffset 53
#define CH7_CFG2_LOCK_CH_L_RegisterSize 2



#define CH7_CFG2_SRC_OSR_LMT_BitAddressOffset 55
#define CH7_CFG2_SRC_OSR_LMT_RegisterSize 4



#define CH7_CFG2_DST_OSR_LMT_BitAddressOffset 59
#define CH7_CFG2_DST_OSR_LMT_RegisterSize 4



#define CH7_CFG2_RSVD_DMAC_CHx_CFG_63_BitAddressOffset 63
#define CH7_CFG2_RSVD_DMAC_CHx_CFG_63_RegisterSize 1





#define CH7_LLP (Channel7_Registers_Address_Block_BaseAddress + 0x28)
#define CH7_LLP_RegisterSize 64
#define CH7_LLP_RegisterResetValue 0x0
#define CH7_LLP_RegisterResetMask 0xffffffffffffffff





#define CH7_LLP_LMS_BitAddressOffset 0
#define CH7_LLP_LMS_RegisterSize 1



#define CH7_LLP_RSVD_DMAC_CHx_LLP_1to5_BitAddressOffset 1
#define CH7_LLP_RSVD_DMAC_CHx_LLP_1to5_RegisterSize 5



#define CH7_LLP_LOC_BitAddressOffset 6
#define CH7_LLP_LOC_RegisterSize 58





#define CH7_STATUSREG (Channel7_Registers_Address_Block_BaseAddress + 0x30)
#define CH7_STATUSREG_RegisterSize 64
#define CH7_STATUSREG_RegisterResetValue 0x0
#define CH7_STATUSREG_RegisterResetMask 0xffffffffffffffff





#define CH7_STATUSREG_CMPLTD_BLK_TFR_SIZE_BitAddressOffset 0
#define CH7_STATUSREG_CMPLTD_BLK_TFR_SIZE_RegisterSize 22



#define CH7_STATUSREG_RSVD_DMAC_CHx_STATUSREG_22to31_BitAddressOffset 22
#define CH7_STATUSREG_RSVD_DMAC_CHx_STATUSREG_22to31_RegisterSize 10



#define CH7_STATUSREG_DATA_LEFT_IN_FIFO_BitAddressOffset 32
#define CH7_STATUSREG_DATA_LEFT_IN_FIFO_RegisterSize 15



#define CH7_STATUSREG_RSVD_DMAC_CHx_STATUSREG_47to63_BitAddressOffset 47
#define CH7_STATUSREG_RSVD_DMAC_CHx_STATUSREG_47to63_RegisterSize 17





#define CH7_SWHSSRCREG (Channel7_Registers_Address_Block_BaseAddress + 0x38)
#define CH7_SWHSSRCREG_RegisterSize 64
#define CH7_SWHSSRCREG_RegisterResetValue 0x0
#define CH7_SWHSSRCREG_RegisterResetMask 0xffffffffffffffff





#define CH7_SWHSSRCREG_SWHS_REQ_SRC_BitAddressOffset 0
#define CH7_SWHSSRCREG_SWHS_REQ_SRC_RegisterSize 1



#define CH7_SWHSSRCREG_SWHS_REQ_SRC_WE_BitAddressOffset 1
#define CH7_SWHSSRCREG_SWHS_REQ_SRC_WE_RegisterSize 1



#define CH7_SWHSSRCREG_SWHS_SGLREQ_SRC_BitAddressOffset 2
#define CH7_SWHSSRCREG_SWHS_SGLREQ_SRC_RegisterSize 1



#define CH7_SWHSSRCREG_SWHS_SGLREQ_SRC_WE_BitAddressOffset 3
#define CH7_SWHSSRCREG_SWHS_SGLREQ_SRC_WE_RegisterSize 1



#define CH7_SWHSSRCREG_SWHS_LST_SRC_BitAddressOffset 4
#define CH7_SWHSSRCREG_SWHS_LST_SRC_RegisterSize 1



#define CH7_SWHSSRCREG_SWHS_LST_SRC_WE_BitAddressOffset 5
#define CH7_SWHSSRCREG_SWHS_LST_SRC_WE_RegisterSize 1



#define CH7_SWHSSRCREG_RSVD_DMAC_CHx_SWHSSRCREG_6to63_BitAddressOffset 6
#define CH7_SWHSSRCREG_RSVD_DMAC_CHx_SWHSSRCREG_6to63_RegisterSize 58





#define CH7_SWHSDSTREG (Channel7_Registers_Address_Block_BaseAddress + 0x40)
#define CH7_SWHSDSTREG_RegisterSize 64
#define CH7_SWHSDSTREG_RegisterResetValue 0x0
#define CH7_SWHSDSTREG_RegisterResetMask 0xffffffffffffffff





#define CH7_SWHSDSTREG_SWHS_REQ_DST_BitAddressOffset 0
#define CH7_SWHSDSTREG_SWHS_REQ_DST_RegisterSize 1



#define CH7_SWHSDSTREG_SWHS_REQ_DST_WE_BitAddressOffset 1
#define CH7_SWHSDSTREG_SWHS_REQ_DST_WE_RegisterSize 1



#define CH7_SWHSDSTREG_SWHS_SGLREQ_DST_BitAddressOffset 2
#define CH7_SWHSDSTREG_SWHS_SGLREQ_DST_RegisterSize 1



#define CH7_SWHSDSTREG_SWHS_SGLREQ_DST_WE_BitAddressOffset 3
#define CH7_SWHSDSTREG_SWHS_SGLREQ_DST_WE_RegisterSize 1



#define CH7_SWHSDSTREG_SWHS_LST_DST_BitAddressOffset 4
#define CH7_SWHSDSTREG_SWHS_LST_DST_RegisterSize 1



#define CH7_SWHSDSTREG_SWHS_LST_DST_WE_BitAddressOffset 5
#define CH7_SWHSDSTREG_SWHS_LST_DST_WE_RegisterSize 1



#define CH7_SWHSDSTREG_RSVD_DMAC_CHx_SWHSDSTREG_6to63_BitAddressOffset 6
#define CH7_SWHSDSTREG_RSVD_DMAC_CHx_SWHSDSTREG_6to63_RegisterSize 58





#define CH7_BLK_TFR_RESUMEREQREG (Channel7_Registers_Address_Block_BaseAddress + 0x48)
#define CH7_BLK_TFR_RESUMEREQREG_RegisterSize 64
#define CH7_BLK_TFR_RESUMEREQREG_RegisterResetValue 0x0
#define CH7_BLK_TFR_RESUMEREQREG_RegisterResetMask 0xffffffffffffffff





#define CH7_BLK_TFR_RESUMEREQREG_BLK_TFR_RESUMEREQ_BitAddressOffset 0
#define CH7_BLK_TFR_RESUMEREQREG_BLK_TFR_RESUMEREQ_RegisterSize 1



#define CH7_BLK_TFR_RESUMEREQREG_RSVD_DMAC_CHx_BLK_TFR_RESUMEREQREG_1to63_BitAddressOffset 1
#define CH7_BLK_TFR_RESUMEREQREG_RSVD_DMAC_CHx_BLK_TFR_RESUMEREQREG_1to63_RegisterSize 63





#define CH7_AXI_IDREG (Channel7_Registers_Address_Block_BaseAddress + 0x50)
#define CH7_AXI_IDREG_RegisterSize 64
#define CH7_AXI_IDREG_RegisterResetValue 0x0
#define CH7_AXI_IDREG_RegisterResetMask 0xffffffffffffffff





#define CH7_AXI_IDREG_AXI_READ_ID_SUFFIX_BitAddressOffset 0
#define CH7_AXI_IDREG_AXI_READ_ID_SUFFIX_RegisterSize 2



#define CH7_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_IDW_L2NCm1to31_BitAddressOffset 2
#define CH7_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_IDW_L2NCm1to31_RegisterSize 14



#define CH7_AXI_IDREG_AXI_WRITE_ID_SUFFIX_BitAddressOffset 16
#define CH7_AXI_IDREG_AXI_WRITE_ID_SUFFIX_RegisterSize 2



#define CH7_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_IDW_L2NCm32to63_BitAddressOffset 18
#define CH7_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_IDW_L2NCm32to63_RegisterSize 14



#define CH7_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_32to63_BitAddressOffset 32
#define CH7_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_32to63_RegisterSize 32





#define CH7_AXI_QOSREG (Channel7_Registers_Address_Block_BaseAddress + 0x58)
#define CH7_AXI_QOSREG_RegisterSize 64
#define CH7_AXI_QOSREG_RegisterResetValue 0x0
#define CH7_AXI_QOSREG_RegisterResetMask 0xffffffffffffffff





#define CH7_AXI_QOSREG_AXI_AWQOS_BitAddressOffset 0
#define CH7_AXI_QOSREG_AXI_AWQOS_RegisterSize 4



#define CH7_AXI_QOSREG_AXI_ARQOS_BitAddressOffset 4
#define CH7_AXI_QOSREG_AXI_ARQOS_RegisterSize 4



#define CH7_AXI_QOSREG_RSVD_DMAC_CHx_AXI_QOSREG_8to63_BitAddressOffset 8
#define CH7_AXI_QOSREG_RSVD_DMAC_CHx_AXI_QOSREG_8to63_RegisterSize 56





#define CH7_SSTAT (Channel7_Registers_Address_Block_BaseAddress + 0x60)
#define CH7_SSTAT_RegisterSize 64
#define CH7_SSTAT_RegisterResetValue 0x0
#define CH7_SSTAT_RegisterResetMask 0xffffffffffffffff





#define CH7_SSTAT_SSTAT_BitAddressOffset 0
#define CH7_SSTAT_SSTAT_RegisterSize 32



#define CH7_SSTAT_RSVD_DMAC_CHx_SSTAT_32to63_BitAddressOffset 32
#define CH7_SSTAT_RSVD_DMAC_CHx_SSTAT_32to63_RegisterSize 32





#define CH7_DSTAT (Channel7_Registers_Address_Block_BaseAddress + 0x68)
#define CH7_DSTAT_RegisterSize 64
#define CH7_DSTAT_RegisterResetValue 0x0
#define CH7_DSTAT_RegisterResetMask 0xffffffffffffffff





#define CH7_DSTAT_DSTAT_BitAddressOffset 0
#define CH7_DSTAT_DSTAT_RegisterSize 32



#define CH7_DSTAT_RSVD_DMAC_CHx_DSTAT_32to63_BitAddressOffset 32
#define CH7_DSTAT_RSVD_DMAC_CHx_DSTAT_32to63_RegisterSize 32





#define CH7_SSTATAR (Channel7_Registers_Address_Block_BaseAddress + 0x70)
#define CH7_SSTATAR_RegisterSize 64
#define CH7_SSTATAR_RegisterResetValue 0x0
#define CH7_SSTATAR_RegisterResetMask 0xffffffffffffffff





#define CH7_SSTATAR_SSTATAR_BitAddressOffset 0
#define CH7_SSTATAR_SSTATAR_RegisterSize 64





#define CH7_DSTATAR (Channel7_Registers_Address_Block_BaseAddress + 0x78)
#define CH7_DSTATAR_RegisterSize 64
#define CH7_DSTATAR_RegisterResetValue 0x0
#define CH7_DSTATAR_RegisterResetMask 0xffffffffffffffff





#define CH7_DSTATAR_DSTATAR_BitAddressOffset 0
#define CH7_DSTATAR_DSTATAR_RegisterSize 64





#define CH7_INTSTATUS_ENABLEREG (Channel7_Registers_Address_Block_BaseAddress + 0x80)
#define CH7_INTSTATUS_ENABLEREG_RegisterSize 64
#define CH7_INTSTATUS_ENABLEREG_RegisterResetValue 0xffffffffffffffff
#define CH7_INTSTATUS_ENABLEREG_RegisterResetMask 0xffffffffffffffff





#define CH7_INTSTATUS_ENABLEREG_Enable_BLOCK_TFR_DONE_IntStat_BitAddressOffset 0
#define CH7_INTSTATUS_ENABLEREG_Enable_BLOCK_TFR_DONE_IntStat_RegisterSize 1



#define CH7_INTSTATUS_ENABLEREG_Enable_DMA_TFR_DONE_IntStat_BitAddressOffset 1
#define CH7_INTSTATUS_ENABLEREG_Enable_DMA_TFR_DONE_IntStat_RegisterSize 1



#define CH7_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_2_BitAddressOffset 2
#define CH7_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_2_RegisterSize 1



#define CH7_INTSTATUS_ENABLEREG_Enable_SRC_TRANSCOMP_IntStat_BitAddressOffset 3
#define CH7_INTSTATUS_ENABLEREG_Enable_SRC_TRANSCOMP_IntStat_RegisterSize 1



#define CH7_INTSTATUS_ENABLEREG_Enable_DST_TRANSCOMP_IntStat_BitAddressOffset 4
#define CH7_INTSTATUS_ENABLEREG_Enable_DST_TRANSCOMP_IntStat_RegisterSize 1



#define CH7_INTSTATUS_ENABLEREG_Enable_SRC_DEC_ERR_IntStat_BitAddressOffset 5
#define CH7_INTSTATUS_ENABLEREG_Enable_SRC_DEC_ERR_IntStat_RegisterSize 1



#define CH7_INTSTATUS_ENABLEREG_Enable_DST_DEC_ERR_IntStat_BitAddressOffset 6
#define CH7_INTSTATUS_ENABLEREG_Enable_DST_DEC_ERR_IntStat_RegisterSize 1



#define CH7_INTSTATUS_ENABLEREG_Enable_SRC_SLV_ERR_IntStat_BitAddressOffset 7
#define CH7_INTSTATUS_ENABLEREG_Enable_SRC_SLV_ERR_IntStat_RegisterSize 1



#define CH7_INTSTATUS_ENABLEREG_Enable_DST_SLV_ERR_IntStat_BitAddressOffset 8
#define CH7_INTSTATUS_ENABLEREG_Enable_DST_SLV_ERR_IntStat_RegisterSize 1



#define CH7_INTSTATUS_ENABLEREG_Enable_LLI_RD_DEC_ERR_IntStat_BitAddressOffset 9
#define CH7_INTSTATUS_ENABLEREG_Enable_LLI_RD_DEC_ERR_IntStat_RegisterSize 1



#define CH7_INTSTATUS_ENABLEREG_Enable_LLI_WR_DEC_ERR_IntStat_BitAddressOffset 10
#define CH7_INTSTATUS_ENABLEREG_Enable_LLI_WR_DEC_ERR_IntStat_RegisterSize 1



#define CH7_INTSTATUS_ENABLEREG_Enable_LLI_RD_SLV_ERR_IntStat_BitAddressOffset 11
#define CH7_INTSTATUS_ENABLEREG_Enable_LLI_RD_SLV_ERR_IntStat_RegisterSize 1



#define CH7_INTSTATUS_ENABLEREG_Enable_LLI_WR_SLV_ERR_IntStat_BitAddressOffset 12
#define CH7_INTSTATUS_ENABLEREG_Enable_LLI_WR_SLV_ERR_IntStat_RegisterSize 1



#define CH7_INTSTATUS_ENABLEREG_Enable_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_BitAddressOffset 13
#define CH7_INTSTATUS_ENABLEREG_Enable_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_RegisterSize 1



#define CH7_INTSTATUS_ENABLEREG_Enable_SLVIF_MULTIBLKTYPE_ERR_IntStat_BitAddressOffset 14
#define CH7_INTSTATUS_ENABLEREG_Enable_SLVIF_MULTIBLKTYPE_ERR_IntStat_RegisterSize 1



#define CH7_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_15_BitAddressOffset 15
#define CH7_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_15_RegisterSize 1



#define CH7_INTSTATUS_ENABLEREG_Enable_SLVIF_DEC_ERR_IntStat_BitAddressOffset 16
#define CH7_INTSTATUS_ENABLEREG_Enable_SLVIF_DEC_ERR_IntStat_RegisterSize 1



#define CH7_INTSTATUS_ENABLEREG_Enable_SLVIF_WR2RO_ERR_IntStat_BitAddressOffset 17
#define CH7_INTSTATUS_ENABLEREG_Enable_SLVIF_WR2RO_ERR_IntStat_RegisterSize 1



#define CH7_INTSTATUS_ENABLEREG_Enable_SLVIF_RD2RWO_ERR_IntStat_BitAddressOffset 18
#define CH7_INTSTATUS_ENABLEREG_Enable_SLVIF_RD2RWO_ERR_IntStat_RegisterSize 1



#define CH7_INTSTATUS_ENABLEREG_Enable_SLVIF_WRONCHEN_ERR_IntStat_BitAddressOffset 19
#define CH7_INTSTATUS_ENABLEREG_Enable_SLVIF_WRONCHEN_ERR_IntStat_RegisterSize 1



#define CH7_INTSTATUS_ENABLEREG_Enable_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_BitAddressOffset 20
#define CH7_INTSTATUS_ENABLEREG_Enable_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_RegisterSize 1



#define CH7_INTSTATUS_ENABLEREG_Enable_SLVIF_WRONHOLD_ERR_IntStat_BitAddressOffset 21
#define CH7_INTSTATUS_ENABLEREG_Enable_SLVIF_WRONHOLD_ERR_IntStat_RegisterSize 1



#define CH7_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_22to23_BitAddressOffset 22
#define CH7_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_22to23_RegisterSize 2



#define CH7_INTSTATUS_ENABLEREG_Enable_SLVIF_ADDRPARITY_ERR_IntStat_BitAddressOffset 24
#define CH7_INTSTATUS_ENABLEREG_Enable_SLVIF_ADDRPARITY_ERR_IntStat_RegisterSize 1



#define CH7_INTSTATUS_ENABLEREG_Enable_SLVIF_WRPARITY_ERR_IntStat_BitAddressOffset 25
#define CH7_INTSTATUS_ENABLEREG_Enable_SLVIF_WRPARITY_ERR_IntStat_RegisterSize 1



#define CH7_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_26_BitAddressOffset 26
#define CH7_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_26_RegisterSize 1



#define CH7_INTSTATUS_ENABLEREG_Enable_CH_LOCK_CLEARED_IntStat_BitAddressOffset 27
#define CH7_INTSTATUS_ENABLEREG_Enable_CH_LOCK_CLEARED_IntStat_RegisterSize 1



#define CH7_INTSTATUS_ENABLEREG_Enable_CH_SRC_SUSPENDED_IntStat_BitAddressOffset 28
#define CH7_INTSTATUS_ENABLEREG_Enable_CH_SRC_SUSPENDED_IntStat_RegisterSize 1



#define CH7_INTSTATUS_ENABLEREG_Enable_CH_SUSPENDED_IntStat_BitAddressOffset 29
#define CH7_INTSTATUS_ENABLEREG_Enable_CH_SUSPENDED_IntStat_RegisterSize 1



#define CH7_INTSTATUS_ENABLEREG_Enable_CH_DISABLED_IntStat_BitAddressOffset 30
#define CH7_INTSTATUS_ENABLEREG_Enable_CH_DISABLED_IntStat_RegisterSize 1



#define CH7_INTSTATUS_ENABLEREG_Enable_CH_ABORTED_IntStat_BitAddressOffset 31
#define CH7_INTSTATUS_ENABLEREG_Enable_CH_ABORTED_IntStat_RegisterSize 1



#define CH7_INTSTATUS_ENABLEREG_Enable_ECC_PROT_CHMem_CorrERR_IntStat_BitAddressOffset 32
#define CH7_INTSTATUS_ENABLEREG_Enable_ECC_PROT_CHMem_CorrERR_IntStat_RegisterSize 1



#define CH7_INTSTATUS_ENABLEREG_Enable_ECC_PROT_CHMem_UnCorrERR_IntStat_BitAddressOffset 33
#define CH7_INTSTATUS_ENABLEREG_Enable_ECC_PROT_CHMem_UnCorrERR_IntStat_RegisterSize 1



#define CH7_INTSTATUS_ENABLEREG_Enable_ECC_PROT_UIDMem_CorrERR_IntStat_BitAddressOffset 34
#define CH7_INTSTATUS_ENABLEREG_Enable_ECC_PROT_UIDMem_CorrERR_IntStat_RegisterSize 1



#define CH7_INTSTATUS_ENABLEREG_Enable_ECC_PROT_UIDMem_UnCorrERR_IntStat_BitAddressOffset 35
#define CH7_INTSTATUS_ENABLEREG_Enable_ECC_PROT_UIDMem_UnCorrERR_IntStat_RegisterSize 1



#define CH7_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_32to63_BitAddressOffset 36
#define CH7_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_32to63_RegisterSize 28





#define CH7_INTSTATUS (Channel7_Registers_Address_Block_BaseAddress + 0x88)
#define CH7_INTSTATUS_RegisterSize 64
#define CH7_INTSTATUS_RegisterResetValue 0x0
#define CH7_INTSTATUS_RegisterResetMask 0xffffffffffffffff





#define CH7_INTSTATUS_BLOCK_TFR_DONE_IntStat_BitAddressOffset 0
#define CH7_INTSTATUS_BLOCK_TFR_DONE_IntStat_RegisterSize 1



#define CH7_INTSTATUS_DMA_TFR_DONE_IntStat_BitAddressOffset 1
#define CH7_INTSTATUS_DMA_TFR_DONE_IntStat_RegisterSize 1



#define CH7_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_2_BitAddressOffset 2
#define CH7_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_2_RegisterSize 1



#define CH7_INTSTATUS_SRC_TRANSCOMP_IntStat_BitAddressOffset 3
#define CH7_INTSTATUS_SRC_TRANSCOMP_IntStat_RegisterSize 1



#define CH7_INTSTATUS_DST_TRANSCOMP_IntStat_BitAddressOffset 4
#define CH7_INTSTATUS_DST_TRANSCOMP_IntStat_RegisterSize 1



#define CH7_INTSTATUS_SRC_DEC_ERR_IntStat_BitAddressOffset 5
#define CH7_INTSTATUS_SRC_DEC_ERR_IntStat_RegisterSize 1



#define CH7_INTSTATUS_DST_DEC_ERR_IntStat_BitAddressOffset 6
#define CH7_INTSTATUS_DST_DEC_ERR_IntStat_RegisterSize 1



#define CH7_INTSTATUS_SRC_SLV_ERR_IntStat_BitAddressOffset 7
#define CH7_INTSTATUS_SRC_SLV_ERR_IntStat_RegisterSize 1



#define CH7_INTSTATUS_DST_SLV_ERR_IntStat_BitAddressOffset 8
#define CH7_INTSTATUS_DST_SLV_ERR_IntStat_RegisterSize 1



#define CH7_INTSTATUS_LLI_RD_DEC_ERR_IntStat_BitAddressOffset 9
#define CH7_INTSTATUS_LLI_RD_DEC_ERR_IntStat_RegisterSize 1



#define CH7_INTSTATUS_LLI_WR_DEC_ERR_IntStat_BitAddressOffset 10
#define CH7_INTSTATUS_LLI_WR_DEC_ERR_IntStat_RegisterSize 1



#define CH7_INTSTATUS_LLI_RD_SLV_ERR_IntStat_BitAddressOffset 11
#define CH7_INTSTATUS_LLI_RD_SLV_ERR_IntStat_RegisterSize 1



#define CH7_INTSTATUS_LLI_WR_SLV_ERR_IntStat_BitAddressOffset 12
#define CH7_INTSTATUS_LLI_WR_SLV_ERR_IntStat_RegisterSize 1



#define CH7_INTSTATUS_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_BitAddressOffset 13
#define CH7_INTSTATUS_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_RegisterSize 1



#define CH7_INTSTATUS_SLVIF_MULTIBLKTYPE_ERR_IntStat_BitAddressOffset 14
#define CH7_INTSTATUS_SLVIF_MULTIBLKTYPE_ERR_IntStat_RegisterSize 1



#define CH7_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_15_BitAddressOffset 15
#define CH7_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_15_RegisterSize 1



#define CH7_INTSTATUS_SLVIF_DEC_ERR_IntStat_BitAddressOffset 16
#define CH7_INTSTATUS_SLVIF_DEC_ERR_IntStat_RegisterSize 1



#define CH7_INTSTATUS_SLVIF_WR2RO_ERR_IntStat_BitAddressOffset 17
#define CH7_INTSTATUS_SLVIF_WR2RO_ERR_IntStat_RegisterSize 1



#define CH7_INTSTATUS_SLVIF_RD2RWO_ERR_IntStat_BitAddressOffset 18
#define CH7_INTSTATUS_SLVIF_RD2RWO_ERR_IntStat_RegisterSize 1



#define CH7_INTSTATUS_SLVIF_WRONCHEN_ERR_IntStat_BitAddressOffset 19
#define CH7_INTSTATUS_SLVIF_WRONCHEN_ERR_IntStat_RegisterSize 1



#define CH7_INTSTATUS_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_BitAddressOffset 20
#define CH7_INTSTATUS_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_RegisterSize 1



#define CH7_INTSTATUS_SLVIF_WRONHOLD_ERR_IntStat_BitAddressOffset 21
#define CH7_INTSTATUS_SLVIF_WRONHOLD_ERR_IntStat_RegisterSize 1



#define CH7_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_22to23_BitAddressOffset 22
#define CH7_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_22to23_RegisterSize 2



#define CH7_INTSTATUS_SLVIF_ADDRPARITY_ERR_IntStat_BitAddressOffset 24
#define CH7_INTSTATUS_SLVIF_ADDRPARITY_ERR_IntStat_RegisterSize 1



#define CH7_INTSTATUS_SLVIF_WRPARITY_ERR_IntStat_BitAddressOffset 25
#define CH7_INTSTATUS_SLVIF_WRPARITY_ERR_IntStat_RegisterSize 1



#define CH7_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_26_BitAddressOffset 26
#define CH7_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_26_RegisterSize 1



#define CH7_INTSTATUS_CH_LOCK_CLEARED_IntStat_BitAddressOffset 27
#define CH7_INTSTATUS_CH_LOCK_CLEARED_IntStat_RegisterSize 1



#define CH7_INTSTATUS_CH_SRC_SUSPENDED_IntStat_BitAddressOffset 28
#define CH7_INTSTATUS_CH_SRC_SUSPENDED_IntStat_RegisterSize 1



#define CH7_INTSTATUS_CH_SUSPENDED_IntStat_BitAddressOffset 29
#define CH7_INTSTATUS_CH_SUSPENDED_IntStat_RegisterSize 1



#define CH7_INTSTATUS_CH_DISABLED_IntStat_BitAddressOffset 30
#define CH7_INTSTATUS_CH_DISABLED_IntStat_RegisterSize 1



#define CH7_INTSTATUS_CH_ABORTED_IntStat_BitAddressOffset 31
#define CH7_INTSTATUS_CH_ABORTED_IntStat_RegisterSize 1



#define CH7_INTSTATUS_ECC_PROT_CHMem_CorrERR_IntStat_BitAddressOffset 32
#define CH7_INTSTATUS_ECC_PROT_CHMem_CorrERR_IntStat_RegisterSize 1



#define CH7_INTSTATUS_ECC_PROT_CHMem_UnCorrERR_IntStat_BitAddressOffset 33
#define CH7_INTSTATUS_ECC_PROT_CHMem_UnCorrERR_IntStat_RegisterSize 1



#define CH7_INTSTATUS_ECC_PROT_UIDMem_CorrERR_IntStat_BitAddressOffset 34
#define CH7_INTSTATUS_ECC_PROT_UIDMem_CorrERR_IntStat_RegisterSize 1



#define CH7_INTSTATUS_ECC_PROT_UIDMem_UnCorrERR_IntStat_BitAddressOffset 35
#define CH7_INTSTATUS_ECC_PROT_UIDMem_UnCorrERR_IntStat_RegisterSize 1



#define CH7_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_36to63_BitAddressOffset 36
#define CH7_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_36to63_RegisterSize 28





#define CH7_INTSIGNAL_ENABLEREG (Channel7_Registers_Address_Block_BaseAddress + 0x90)
#define CH7_INTSIGNAL_ENABLEREG_RegisterSize 64
#define CH7_INTSIGNAL_ENABLEREG_RegisterResetValue 0xffffffffffffffff
#define CH7_INTSIGNAL_ENABLEREG_RegisterResetMask 0xffffffffffffffff





#define CH7_INTSIGNAL_ENABLEREG_Enable_BLOCK_TFR_DONE_IntSignal_BitAddressOffset 0
#define CH7_INTSIGNAL_ENABLEREG_Enable_BLOCK_TFR_DONE_IntSignal_RegisterSize 1



#define CH7_INTSIGNAL_ENABLEREG_Enable_DMA_TFR_DONE_IntSignal_BitAddressOffset 1
#define CH7_INTSIGNAL_ENABLEREG_Enable_DMA_TFR_DONE_IntSignal_RegisterSize 1



#define CH7_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_2_BitAddressOffset 2
#define CH7_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_2_RegisterSize 1



#define CH7_INTSIGNAL_ENABLEREG_Enable_SRC_TRANSCOMP_IntSignal_BitAddressOffset 3
#define CH7_INTSIGNAL_ENABLEREG_Enable_SRC_TRANSCOMP_IntSignal_RegisterSize 1



#define CH7_INTSIGNAL_ENABLEREG_Enable_DST_TRANSCOMP_IntSignal_BitAddressOffset 4
#define CH7_INTSIGNAL_ENABLEREG_Enable_DST_TRANSCOMP_IntSignal_RegisterSize 1



#define CH7_INTSIGNAL_ENABLEREG_Enable_SRC_DEC_ERR_IntSignal_BitAddressOffset 5
#define CH7_INTSIGNAL_ENABLEREG_Enable_SRC_DEC_ERR_IntSignal_RegisterSize 1



#define CH7_INTSIGNAL_ENABLEREG_Enable_DST_DEC_ERR_IntSignal_BitAddressOffset 6
#define CH7_INTSIGNAL_ENABLEREG_Enable_DST_DEC_ERR_IntSignal_RegisterSize 1



#define CH7_INTSIGNAL_ENABLEREG_Enable_SRC_SLV_ERR_IntSignal_BitAddressOffset 7
#define CH7_INTSIGNAL_ENABLEREG_Enable_SRC_SLV_ERR_IntSignal_RegisterSize 1



#define CH7_INTSIGNAL_ENABLEREG_Enable_DST_SLV_ERR_IntSignal_BitAddressOffset 8
#define CH7_INTSIGNAL_ENABLEREG_Enable_DST_SLV_ERR_IntSignal_RegisterSize 1



#define CH7_INTSIGNAL_ENABLEREG_Enable_LLI_RD_DEC_ERR_IntSignal_BitAddressOffset 9
#define CH7_INTSIGNAL_ENABLEREG_Enable_LLI_RD_DEC_ERR_IntSignal_RegisterSize 1



#define CH7_INTSIGNAL_ENABLEREG_Enable_LLI_WR_DEC_ERR_IntSignal_BitAddressOffset 10
#define CH7_INTSIGNAL_ENABLEREG_Enable_LLI_WR_DEC_ERR_IntSignal_RegisterSize 1



#define CH7_INTSIGNAL_ENABLEREG_Enable_LLI_RD_SLV_ERR_IntSignal_BitAddressOffset 11
#define CH7_INTSIGNAL_ENABLEREG_Enable_LLI_RD_SLV_ERR_IntSignal_RegisterSize 1



#define CH7_INTSIGNAL_ENABLEREG_Enable_LLI_WR_SLV_ERR_IntSignal_BitAddressOffset 12
#define CH7_INTSIGNAL_ENABLEREG_Enable_LLI_WR_SLV_ERR_IntSignal_RegisterSize 1



#define CH7_INTSIGNAL_ENABLEREG_Enable_SHADOWREG_OR_LLI_INVALID_ERR_IntSignal_BitAddressOffset 13
#define CH7_INTSIGNAL_ENABLEREG_Enable_SHADOWREG_OR_LLI_INVALID_ERR_IntSignal_RegisterSize 1



#define CH7_INTSIGNAL_ENABLEREG_Enable_SLVIF_MULTIBLKTYPE_ERR_IntSignal_BitAddressOffset 14
#define CH7_INTSIGNAL_ENABLEREG_Enable_SLVIF_MULTIBLKTYPE_ERR_IntSignal_RegisterSize 1



#define CH7_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_15_BitAddressOffset 15
#define CH7_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_15_RegisterSize 1



#define CH7_INTSIGNAL_ENABLEREG_Enable_SLVIF_DEC_ERR_IntSignal_BitAddressOffset 16
#define CH7_INTSIGNAL_ENABLEREG_Enable_SLVIF_DEC_ERR_IntSignal_RegisterSize 1



#define CH7_INTSIGNAL_ENABLEREG_Enable_SLVIF_WR2RO_ERR_IntSignal_BitAddressOffset 17
#define CH7_INTSIGNAL_ENABLEREG_Enable_SLVIF_WR2RO_ERR_IntSignal_RegisterSize 1



#define CH7_INTSIGNAL_ENABLEREG_Enable_SLVIF_RD2RWO_ERR_IntSignal_BitAddressOffset 18
#define CH7_INTSIGNAL_ENABLEREG_Enable_SLVIF_RD2RWO_ERR_IntSignal_RegisterSize 1



#define CH7_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRONCHEN_ERR_IntSignal_BitAddressOffset 19
#define CH7_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRONCHEN_ERR_IntSignal_RegisterSize 1



#define CH7_INTSIGNAL_ENABLEREG_Enable_SLVIF_SHADOWREG_WRON_VALID_ERR_IntSignal_BitAddressOffset 20
#define CH7_INTSIGNAL_ENABLEREG_Enable_SLVIF_SHADOWREG_WRON_VALID_ERR_IntSignal_RegisterSize 1



#define CH7_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRONHOLD_ERR_IntSignal_BitAddressOffset 21
#define CH7_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRONHOLD_ERR_IntSignal_RegisterSize 1



#define CH7_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_22to23_BitAddressOffset 22
#define CH7_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_22to23_RegisterSize 2



#define CH7_INTSIGNAL_ENABLEREG_Enable_SLVIF_ADDRPARITY_ERR_IntSignal_BitAddressOffset 24
#define CH7_INTSIGNAL_ENABLEREG_Enable_SLVIF_ADDRPARITY_ERR_IntSignal_RegisterSize 1



#define CH7_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRPARITY_ERR_IntSignal_BitAddressOffset 25
#define CH7_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRPARITY_ERR_IntSignal_RegisterSize 1



#define CH7_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_26_BitAddressOffset 26
#define CH7_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_26_RegisterSize 1



#define CH7_INTSIGNAL_ENABLEREG_Enable_CH_LOCK_CLEARED_IntSignal_BitAddressOffset 27
#define CH7_INTSIGNAL_ENABLEREG_Enable_CH_LOCK_CLEARED_IntSignal_RegisterSize 1



#define CH7_INTSIGNAL_ENABLEREG_Enable_CH_SRC_SUSPENDED_IntSignal_BitAddressOffset 28
#define CH7_INTSIGNAL_ENABLEREG_Enable_CH_SRC_SUSPENDED_IntSignal_RegisterSize 1



#define CH7_INTSIGNAL_ENABLEREG_Enable_CH_SUSPENDED_IntSignal_BitAddressOffset 29
#define CH7_INTSIGNAL_ENABLEREG_Enable_CH_SUSPENDED_IntSignal_RegisterSize 1



#define CH7_INTSIGNAL_ENABLEREG_Enable_CH_DISABLED_IntSignal_BitAddressOffset 30
#define CH7_INTSIGNAL_ENABLEREG_Enable_CH_DISABLED_IntSignal_RegisterSize 1



#define CH7_INTSIGNAL_ENABLEREG_Enable_CH_ABORTED_IntSignal_BitAddressOffset 31
#define CH7_INTSIGNAL_ENABLEREG_Enable_CH_ABORTED_IntSignal_RegisterSize 1



#define CH7_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_CHMem_CorrERR_IntSignal_BitAddressOffset 32
#define CH7_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_CHMem_CorrERR_IntSignal_RegisterSize 1



#define CH7_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_CHMem_UnCorrERR_IntSignal_BitAddressOffset 33
#define CH7_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_CHMem_UnCorrERR_IntSignal_RegisterSize 1



#define CH7_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_UIDMem_CorrERR_IntSignal_BitAddressOffset 34
#define CH7_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_UIDMem_CorrERR_IntSignal_RegisterSize 1



#define CH7_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_UIDMem_UnCorrERR_IntSignal_BitAddressOffset 35
#define CH7_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_UIDMem_UnCorrERR_IntSignal_RegisterSize 1



#define CH7_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_36to63_BitAddressOffset 36
#define CH7_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_36to63_RegisterSize 28





#define CH7_INTCLEARREG (Channel7_Registers_Address_Block_BaseAddress + 0x98)
#define CH7_INTCLEARREG_RegisterSize 64
#define CH7_INTCLEARREG_RegisterResetValue 0x0
#define CH7_INTCLEARREG_RegisterResetMask 0xffffffffffffffff





#define CH7_INTCLEARREG_Clear_BLOCK_TFR_DONE_IntStat_BitAddressOffset 0
#define CH7_INTCLEARREG_Clear_BLOCK_TFR_DONE_IntStat_RegisterSize 1



#define CH7_INTCLEARREG_Clear_DMA_TFR_DONE_IntStat_BitAddressOffset 1
#define CH7_INTCLEARREG_Clear_DMA_TFR_DONE_IntStat_RegisterSize 1



#define CH7_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_2_BitAddressOffset 2
#define CH7_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_2_RegisterSize 1



#define CH7_INTCLEARREG_Clear_SRC_TRANSCOMP_IntStat_BitAddressOffset 3
#define CH7_INTCLEARREG_Clear_SRC_TRANSCOMP_IntStat_RegisterSize 1



#define CH7_INTCLEARREG_Clear_DST_TRANSCOMP_IntStat_BitAddressOffset 4
#define CH7_INTCLEARREG_Clear_DST_TRANSCOMP_IntStat_RegisterSize 1



#define CH7_INTCLEARREG_Clear_SRC_DEC_ERR_IntStat_BitAddressOffset 5
#define CH7_INTCLEARREG_Clear_SRC_DEC_ERR_IntStat_RegisterSize 1



#define CH7_INTCLEARREG_Clear_DST_DEC_ERR_IntStat_BitAddressOffset 6
#define CH7_INTCLEARREG_Clear_DST_DEC_ERR_IntStat_RegisterSize 1



#define CH7_INTCLEARREG_Clear_SRC_SLV_ERR_IntStat_BitAddressOffset 7
#define CH7_INTCLEARREG_Clear_SRC_SLV_ERR_IntStat_RegisterSize 1



#define CH7_INTCLEARREG_Clear_DST_SLV_ERR_IntStat_BitAddressOffset 8
#define CH7_INTCLEARREG_Clear_DST_SLV_ERR_IntStat_RegisterSize 1



#define CH7_INTCLEARREG_Clear_LLI_RD_DEC_ERR_IntStat_BitAddressOffset 9
#define CH7_INTCLEARREG_Clear_LLI_RD_DEC_ERR_IntStat_RegisterSize 1



#define CH7_INTCLEARREG_Clear_LLI_WR_DEC_ERR_IntStat_BitAddressOffset 10
#define CH7_INTCLEARREG_Clear_LLI_WR_DEC_ERR_IntStat_RegisterSize 1



#define CH7_INTCLEARREG_Clear_LLI_RD_SLV_ERR_IntStat_BitAddressOffset 11
#define CH7_INTCLEARREG_Clear_LLI_RD_SLV_ERR_IntStat_RegisterSize 1



#define CH7_INTCLEARREG_Clear_LLI_WR_SLV_ERR_IntStat_BitAddressOffset 12
#define CH7_INTCLEARREG_Clear_LLI_WR_SLV_ERR_IntStat_RegisterSize 1



#define CH7_INTCLEARREG_Clear_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_BitAddressOffset 13
#define CH7_INTCLEARREG_Clear_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_RegisterSize 1



#define CH7_INTCLEARREG_Clear_SLVIF_MULTIBLKTYPE_ERR_IntStat_BitAddressOffset 14
#define CH7_INTCLEARREG_Clear_SLVIF_MULTIBLKTYPE_ERR_IntStat_RegisterSize 1



#define CH7_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_15_BitAddressOffset 15
#define CH7_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_15_RegisterSize 1



#define CH7_INTCLEARREG_Clear_SLVIF_DEC_ERR_IntStat_BitAddressOffset 16
#define CH7_INTCLEARREG_Clear_SLVIF_DEC_ERR_IntStat_RegisterSize 1



#define CH7_INTCLEARREG_Clear_SLVIF_WR2RO_ERR_IntStat_BitAddressOffset 17
#define CH7_INTCLEARREG_Clear_SLVIF_WR2RO_ERR_IntStat_RegisterSize 1



#define CH7_INTCLEARREG_Clear_SLVIF_RD2RWO_ERR_IntStat_BitAddressOffset 18
#define CH7_INTCLEARREG_Clear_SLVIF_RD2RWO_ERR_IntStat_RegisterSize 1



#define CH7_INTCLEARREG_Clear_SLVIF_WRONCHEN_ERR_IntStat_BitAddressOffset 19
#define CH7_INTCLEARREG_Clear_SLVIF_WRONCHEN_ERR_IntStat_RegisterSize 1



#define CH7_INTCLEARREG_Clear_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_BitAddressOffset 20
#define CH7_INTCLEARREG_Clear_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_RegisterSize 1



#define CH7_INTCLEARREG_Clear_SLVIF_WRONHOLD_ERR_IntStat_BitAddressOffset 21
#define CH7_INTCLEARREG_Clear_SLVIF_WRONHOLD_ERR_IntStat_RegisterSize 1



#define CH7_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_22to23_BitAddressOffset 22
#define CH7_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_22to23_RegisterSize 2



#define CH7_INTCLEARREG_Clear_SLVIF_ADDRPARITY_ERR_IntStat_BitAddressOffset 24
#define CH7_INTCLEARREG_Clear_SLVIF_ADDRPARITY_ERR_IntStat_RegisterSize 1



#define CH7_INTCLEARREG_Clear_SLVIF_WRPARITY_ERR_IntStat_BitAddressOffset 25
#define CH7_INTCLEARREG_Clear_SLVIF_WRPARITY_ERR_IntStat_RegisterSize 1



#define CH7_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_26_BitAddressOffset 26
#define CH7_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_26_RegisterSize 1



#define CH7_INTCLEARREG_Clear_CH_LOCK_CLEARED_IntStat_BitAddressOffset 27
#define CH7_INTCLEARREG_Clear_CH_LOCK_CLEARED_IntStat_RegisterSize 1



#define CH7_INTCLEARREG_Clear_CH_SRC_SUSPENDED_IntStat_BitAddressOffset 28
#define CH7_INTCLEARREG_Clear_CH_SRC_SUSPENDED_IntStat_RegisterSize 1



#define CH7_INTCLEARREG_Clear_CH_SUSPENDED_IntStat_BitAddressOffset 29
#define CH7_INTCLEARREG_Clear_CH_SUSPENDED_IntStat_RegisterSize 1



#define CH7_INTCLEARREG_Clear_CH_DISABLED_IntStat_BitAddressOffset 30
#define CH7_INTCLEARREG_Clear_CH_DISABLED_IntStat_RegisterSize 1



#define CH7_INTCLEARREG_Clear_CH_ABORTED_IntStat_BitAddressOffset 31
#define CH7_INTCLEARREG_Clear_CH_ABORTED_IntStat_RegisterSize 1



#define CH7_INTCLEARREG_Clear_ECC_PROT_CHMem_CorrERR_IntStat_BitAddressOffset 32
#define CH7_INTCLEARREG_Clear_ECC_PROT_CHMem_CorrERR_IntStat_RegisterSize 1



#define CH7_INTCLEARREG_Clear_ECC_PROT_CHMem_UnCorrERR_IntStat_BitAddressOffset 33
#define CH7_INTCLEARREG_Clear_ECC_PROT_CHMem_UnCorrERR_IntStat_RegisterSize 1



#define CH7_INTCLEARREG_Clear_ECC_PROT_UIDMem_CorrERR_IntStat_BitAddressOffset 34
#define CH7_INTCLEARREG_Clear_ECC_PROT_UIDMem_CorrERR_IntStat_RegisterSize 1



#define CH7_INTCLEARREG_Clear_ECC_PROT_UIDMem_UnCorrERR_IntStat_BitAddressOffset 35
#define CH7_INTCLEARREG_Clear_ECC_PROT_UIDMem_UnCorrERR_IntStat_RegisterSize 1



#define CH7_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_36to63_BitAddressOffset 36
#define CH7_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_36to63_RegisterSize 28





#define CH7_CFG_EXTD (Channel7_Registers_Address_Block_BaseAddress + 0xa0)
#define CH7_CFG_EXTD_RegisterSize 64
#define CH7_CFG_EXTD_RegisterResetValue 0x0
#define CH7_CFG_EXTD_RegisterResetMask 0xffffffffffffffff





#define CH7_CFG_EXTD_LLI_AXPROT_BitAddressOffset 0
#define CH7_CFG_EXTD_LLI_AXPROT_RegisterSize 3



#define CH7_CFG_EXTD_LLI_AXCACHE_BitAddressOffset 3
#define CH7_CFG_EXTD_LLI_AXCACHE_RegisterSize 4



#define CH7_CFG_EXTD_RSVD_DMAC_CHx_CFG_EXTD_7to63_BitAddressOffset 7
#define CH7_CFG_EXTD_RSVD_DMAC_CHx_CFG_EXTD_7to63_RegisterSize 57



#define Channel8_Registers_Address_Block_BaseAddress 0x800



#define CH8_SAR (Channel8_Registers_Address_Block_BaseAddress + 0x0)
#define CH8_SAR_RegisterSize 64
#define CH8_SAR_RegisterResetValue 0x0
#define CH8_SAR_RegisterResetMask 0xffffffffffffffff





#define CH8_SAR_SAR_BitAddressOffset 0
#define CH8_SAR_SAR_RegisterSize 64





#define CH8_DAR (Channel8_Registers_Address_Block_BaseAddress + 0x8)
#define CH8_DAR_RegisterSize 64
#define CH8_DAR_RegisterResetValue 0x0
#define CH8_DAR_RegisterResetMask 0xffffffffffffffff





#define CH8_DAR_DAR_BitAddressOffset 0
#define CH8_DAR_DAR_RegisterSize 64





#define CH8_BLOCK_TS (Channel8_Registers_Address_Block_BaseAddress + 0x10)
#define CH8_BLOCK_TS_RegisterSize 64
#define CH8_BLOCK_TS_RegisterResetValue 0x0
#define CH8_BLOCK_TS_RegisterResetMask 0xffffffffffffffff





#define CH8_BLOCK_TS_BLOCK_TS_BitAddressOffset 0
#define CH8_BLOCK_TS_BLOCK_TS_RegisterSize 22



#define CH8_BLOCK_TS_RSVD_DMAC_CHx_BLOCK_TSREG_63to22_BitAddressOffset 22
#define CH8_BLOCK_TS_RSVD_DMAC_CHx_BLOCK_TSREG_63to22_RegisterSize 42





#define CH8_CTL (Channel8_Registers_Address_Block_BaseAddress + 0x18)
#define CH8_CTL_RegisterSize 64
#define CH8_CTL_RegisterResetValue 0x1200
#define CH8_CTL_RegisterResetMask 0xffffffffffffffff





#define CH8_CTL_SMS_BitAddressOffset 0
#define CH8_CTL_SMS_RegisterSize 1



#define CH8_CTL_RSVD_DMAC_CHx_CTL_1_BitAddressOffset 1
#define CH8_CTL_RSVD_DMAC_CHx_CTL_1_RegisterSize 1



#define CH8_CTL_DMS_BitAddressOffset 2
#define CH8_CTL_DMS_RegisterSize 1



#define CH8_CTL_RSVD_DMAC_CHx_CTL_3_BitAddressOffset 3
#define CH8_CTL_RSVD_DMAC_CHx_CTL_3_RegisterSize 1



#define CH8_CTL_SINC_BitAddressOffset 4
#define CH8_CTL_SINC_RegisterSize 1



#define CH8_CTL_RSVD_DMAC_CHx_CTL_5_BitAddressOffset 5
#define CH8_CTL_RSVD_DMAC_CHx_CTL_5_RegisterSize 1



#define CH8_CTL_DINC_BitAddressOffset 6
#define CH8_CTL_DINC_RegisterSize 1



#define CH8_CTL_RSVD_DMAC_CHx_CTL_7_BitAddressOffset 7
#define CH8_CTL_RSVD_DMAC_CHx_CTL_7_RegisterSize 1



#define CH8_CTL_SRC_TR_WIDTH_BitAddressOffset 8
#define CH8_CTL_SRC_TR_WIDTH_RegisterSize 3



#define CH8_CTL_DST_TR_WIDTH_BitAddressOffset 11
#define CH8_CTL_DST_TR_WIDTH_RegisterSize 3



#define CH8_CTL_SRC_MSIZE_BitAddressOffset 14
#define CH8_CTL_SRC_MSIZE_RegisterSize 4



#define CH8_CTL_DST_MSIZE_BitAddressOffset 18
#define CH8_CTL_DST_MSIZE_RegisterSize 4



#define CH8_CTL_AR_CACHE_BitAddressOffset 22
#define CH8_CTL_AR_CACHE_RegisterSize 4



#define CH8_CTL_AW_CACHE_BitAddressOffset 26
#define CH8_CTL_AW_CACHE_RegisterSize 4



#define CH8_CTL_NonPosted_LastWrite_En_BitAddressOffset 30
#define CH8_CTL_NonPosted_LastWrite_En_RegisterSize 1



#define CH8_CTL_RSVD_DMAC_CHx_CTL_31_BitAddressOffset 31
#define CH8_CTL_RSVD_DMAC_CHx_CTL_31_RegisterSize 1



#define CH8_CTL_AR_PROT_BitAddressOffset 32
#define CH8_CTL_AR_PROT_RegisterSize 3



#define CH8_CTL_AW_PROT_BitAddressOffset 35
#define CH8_CTL_AW_PROT_RegisterSize 3



#define CH8_CTL_ARLEN_EN_BitAddressOffset 38
#define CH8_CTL_ARLEN_EN_RegisterSize 1



#define CH8_CTL_ARLEN_BitAddressOffset 39
#define CH8_CTL_ARLEN_RegisterSize 8



#define CH8_CTL_AWLEN_EN_BitAddressOffset 47
#define CH8_CTL_AWLEN_EN_RegisterSize 1



#define CH8_CTL_AWLEN_BitAddressOffset 48
#define CH8_CTL_AWLEN_RegisterSize 8



#define CH8_CTL_SRC_STAT_EN_BitAddressOffset 56
#define CH8_CTL_SRC_STAT_EN_RegisterSize 1



#define CH8_CTL_DST_STAT_EN_BitAddressOffset 57
#define CH8_CTL_DST_STAT_EN_RegisterSize 1



#define CH8_CTL_IOC_BlkTfr_BitAddressOffset 58
#define CH8_CTL_IOC_BlkTfr_RegisterSize 1



#define CH8_CTL_RSVD_DMAC_CHx_CTL_59to61_BitAddressOffset 59
#define CH8_CTL_RSVD_DMAC_CHx_CTL_59to61_RegisterSize 3



#define CH8_CTL_SHADOWREG_OR_LLI_LAST_BitAddressOffset 62
#define CH8_CTL_SHADOWREG_OR_LLI_LAST_RegisterSize 1



#define CH8_CTL_SHADOWREG_OR_LLI_VALID_BitAddressOffset 63
#define CH8_CTL_SHADOWREG_OR_LLI_VALID_RegisterSize 1





#define CH8_CFG2 (Channel8_Registers_Address_Block_BaseAddress + 0x20)
#define CH8_CFG2_RegisterSize 64
#define CH8_CFG2_RegisterResetValue 0xb001b00000000
#define CH8_CFG2_RegisterResetMask 0xffffffffffffffff





#define CH8_CFG2_SRC_MULTBLK_TYPE_BitAddressOffset 0
#define CH8_CFG2_SRC_MULTBLK_TYPE_RegisterSize 2



#define CH8_CFG2_DST_MULTBLK_TYPE_BitAddressOffset 2
#define CH8_CFG2_DST_MULTBLK_TYPE_RegisterSize 2



#define CH8_CFG2_SRC_PER_BitAddressOffset 4
#define CH8_CFG2_SRC_PER_RegisterSize 5



#define CH8_CFG2_RSVD_DMAC_CHx_CFG_9_4_BitAddressOffset 9
#define CH8_CFG2_RSVD_DMAC_CHx_CFG_9_4_RegisterSize 1



#define CH8_CFG2_RSVD_DMAC_CHx_CFG_10_BitAddressOffset 10
#define CH8_CFG2_RSVD_DMAC_CHx_CFG_10_RegisterSize 1



#define CH8_CFG2_DST_PER_BitAddressOffset 11
#define CH8_CFG2_DST_PER_RegisterSize 5



#define CH8_CFG2_RSVD_DMAC_CHx_CFG_16_11_BitAddressOffset 16
#define CH8_CFG2_RSVD_DMAC_CHx_CFG_16_11_RegisterSize 1



#define CH8_CFG2_RSVD_DMAC_CHx_CFG_17_BitAddressOffset 17
#define CH8_CFG2_RSVD_DMAC_CHx_CFG_17_RegisterSize 1



#define CH8_CFG2_RD_UID_BitAddressOffset 18
#define CH8_CFG2_RD_UID_RegisterSize 4



#define CH8_CFG2_RSVD_DMAC_CHx_CFG_22to24_BitAddressOffset 22
#define CH8_CFG2_RSVD_DMAC_CHx_CFG_22to24_RegisterSize 3



#define CH8_CFG2_WR_UID_BitAddressOffset 25
#define CH8_CFG2_WR_UID_RegisterSize 4



#define CH8_CFG2_RSVD_DMAC_CHx_CFG_29to31_BitAddressOffset 29
#define CH8_CFG2_RSVD_DMAC_CHx_CFG_29to31_RegisterSize 3



#define CH8_CFG2_TT_FC_BitAddressOffset 32
#define CH8_CFG2_TT_FC_RegisterSize 3



#define CH8_CFG2_HS_SEL_SRC_BitAddressOffset 35
#define CH8_CFG2_HS_SEL_SRC_RegisterSize 1



#define CH8_CFG2_HS_SEL_DST_BitAddressOffset 36
#define CH8_CFG2_HS_SEL_DST_RegisterSize 1



#define CH8_CFG2_SRC_HWHS_POL_BitAddressOffset 37
#define CH8_CFG2_SRC_HWHS_POL_RegisterSize 1



#define CH8_CFG2_DST_HWHS_POL_BitAddressOffset 38
#define CH8_CFG2_DST_HWHS_POL_RegisterSize 1



#define CH8_CFG2_RSVD_DMAC_CHx_CFG_39to46_BitAddressOffset 39
#define CH8_CFG2_RSVD_DMAC_CHx_CFG_39to46_RegisterSize 8



#define CH8_CFG2_CH_PRIOR_BitAddressOffset 47
#define CH8_CFG2_CH_PRIOR_RegisterSize 5



#define CH8_CFG2_LOCK_CH_BitAddressOffset 52
#define CH8_CFG2_LOCK_CH_RegisterSize 1



#define CH8_CFG2_LOCK_CH_L_BitAddressOffset 53
#define CH8_CFG2_LOCK_CH_L_RegisterSize 2



#define CH8_CFG2_SRC_OSR_LMT_BitAddressOffset 55
#define CH8_CFG2_SRC_OSR_LMT_RegisterSize 4



#define CH8_CFG2_DST_OSR_LMT_BitAddressOffset 59
#define CH8_CFG2_DST_OSR_LMT_RegisterSize 4



#define CH8_CFG2_RSVD_DMAC_CHx_CFG_63_BitAddressOffset 63
#define CH8_CFG2_RSVD_DMAC_CHx_CFG_63_RegisterSize 1





#define CH8_LLP (Channel8_Registers_Address_Block_BaseAddress + 0x28)
#define CH8_LLP_RegisterSize 64
#define CH8_LLP_RegisterResetValue 0x0
#define CH8_LLP_RegisterResetMask 0xffffffffffffffff





#define CH8_LLP_LMS_BitAddressOffset 0
#define CH8_LLP_LMS_RegisterSize 1



#define CH8_LLP_RSVD_DMAC_CHx_LLP_1to5_BitAddressOffset 1
#define CH8_LLP_RSVD_DMAC_CHx_LLP_1to5_RegisterSize 5



#define CH8_LLP_LOC_BitAddressOffset 6
#define CH8_LLP_LOC_RegisterSize 58





#define CH8_STATUSREG (Channel8_Registers_Address_Block_BaseAddress + 0x30)
#define CH8_STATUSREG_RegisterSize 64
#define CH8_STATUSREG_RegisterResetValue 0x0
#define CH8_STATUSREG_RegisterResetMask 0xffffffffffffffff





#define CH8_STATUSREG_CMPLTD_BLK_TFR_SIZE_BitAddressOffset 0
#define CH8_STATUSREG_CMPLTD_BLK_TFR_SIZE_RegisterSize 22



#define CH8_STATUSREG_RSVD_DMAC_CHx_STATUSREG_22to31_BitAddressOffset 22
#define CH8_STATUSREG_RSVD_DMAC_CHx_STATUSREG_22to31_RegisterSize 10



#define CH8_STATUSREG_DATA_LEFT_IN_FIFO_BitAddressOffset 32
#define CH8_STATUSREG_DATA_LEFT_IN_FIFO_RegisterSize 15



#define CH8_STATUSREG_RSVD_DMAC_CHx_STATUSREG_47to63_BitAddressOffset 47
#define CH8_STATUSREG_RSVD_DMAC_CHx_STATUSREG_47to63_RegisterSize 17





#define CH8_SWHSSRCREG (Channel8_Registers_Address_Block_BaseAddress + 0x38)
#define CH8_SWHSSRCREG_RegisterSize 64
#define CH8_SWHSSRCREG_RegisterResetValue 0x0
#define CH8_SWHSSRCREG_RegisterResetMask 0xffffffffffffffff





#define CH8_SWHSSRCREG_SWHS_REQ_SRC_BitAddressOffset 0
#define CH8_SWHSSRCREG_SWHS_REQ_SRC_RegisterSize 1



#define CH8_SWHSSRCREG_SWHS_REQ_SRC_WE_BitAddressOffset 1
#define CH8_SWHSSRCREG_SWHS_REQ_SRC_WE_RegisterSize 1



#define CH8_SWHSSRCREG_SWHS_SGLREQ_SRC_BitAddressOffset 2
#define CH8_SWHSSRCREG_SWHS_SGLREQ_SRC_RegisterSize 1



#define CH8_SWHSSRCREG_SWHS_SGLREQ_SRC_WE_BitAddressOffset 3
#define CH8_SWHSSRCREG_SWHS_SGLREQ_SRC_WE_RegisterSize 1



#define CH8_SWHSSRCREG_SWHS_LST_SRC_BitAddressOffset 4
#define CH8_SWHSSRCREG_SWHS_LST_SRC_RegisterSize 1



#define CH8_SWHSSRCREG_SWHS_LST_SRC_WE_BitAddressOffset 5
#define CH8_SWHSSRCREG_SWHS_LST_SRC_WE_RegisterSize 1



#define CH8_SWHSSRCREG_RSVD_DMAC_CHx_SWHSSRCREG_6to63_BitAddressOffset 6
#define CH8_SWHSSRCREG_RSVD_DMAC_CHx_SWHSSRCREG_6to63_RegisterSize 58





#define CH8_SWHSDSTREG (Channel8_Registers_Address_Block_BaseAddress + 0x40)
#define CH8_SWHSDSTREG_RegisterSize 64
#define CH8_SWHSDSTREG_RegisterResetValue 0x0
#define CH8_SWHSDSTREG_RegisterResetMask 0xffffffffffffffff





#define CH8_SWHSDSTREG_SWHS_REQ_DST_BitAddressOffset 0
#define CH8_SWHSDSTREG_SWHS_REQ_DST_RegisterSize 1



#define CH8_SWHSDSTREG_SWHS_REQ_DST_WE_BitAddressOffset 1
#define CH8_SWHSDSTREG_SWHS_REQ_DST_WE_RegisterSize 1



#define CH8_SWHSDSTREG_SWHS_SGLREQ_DST_BitAddressOffset 2
#define CH8_SWHSDSTREG_SWHS_SGLREQ_DST_RegisterSize 1



#define CH8_SWHSDSTREG_SWHS_SGLREQ_DST_WE_BitAddressOffset 3
#define CH8_SWHSDSTREG_SWHS_SGLREQ_DST_WE_RegisterSize 1



#define CH8_SWHSDSTREG_SWHS_LST_DST_BitAddressOffset 4
#define CH8_SWHSDSTREG_SWHS_LST_DST_RegisterSize 1



#define CH8_SWHSDSTREG_SWHS_LST_DST_WE_BitAddressOffset 5
#define CH8_SWHSDSTREG_SWHS_LST_DST_WE_RegisterSize 1



#define CH8_SWHSDSTREG_RSVD_DMAC_CHx_SWHSDSTREG_6to63_BitAddressOffset 6
#define CH8_SWHSDSTREG_RSVD_DMAC_CHx_SWHSDSTREG_6to63_RegisterSize 58





#define CH8_BLK_TFR_RESUMEREQREG (Channel8_Registers_Address_Block_BaseAddress + 0x48)
#define CH8_BLK_TFR_RESUMEREQREG_RegisterSize 64
#define CH8_BLK_TFR_RESUMEREQREG_RegisterResetValue 0x0
#define CH8_BLK_TFR_RESUMEREQREG_RegisterResetMask 0xffffffffffffffff





#define CH8_BLK_TFR_RESUMEREQREG_BLK_TFR_RESUMEREQ_BitAddressOffset 0
#define CH8_BLK_TFR_RESUMEREQREG_BLK_TFR_RESUMEREQ_RegisterSize 1



#define CH8_BLK_TFR_RESUMEREQREG_RSVD_DMAC_CHx_BLK_TFR_RESUMEREQREG_1to63_BitAddressOffset 1
#define CH8_BLK_TFR_RESUMEREQREG_RSVD_DMAC_CHx_BLK_TFR_RESUMEREQREG_1to63_RegisterSize 63





#define CH8_AXI_IDREG (Channel8_Registers_Address_Block_BaseAddress + 0x50)
#define CH8_AXI_IDREG_RegisterSize 64
#define CH8_AXI_IDREG_RegisterResetValue 0x0
#define CH8_AXI_IDREG_RegisterResetMask 0xffffffffffffffff





#define CH8_AXI_IDREG_AXI_READ_ID_SUFFIX_BitAddressOffset 0
#define CH8_AXI_IDREG_AXI_READ_ID_SUFFIX_RegisterSize 2



#define CH8_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_IDW_L2NCm1to31_BitAddressOffset 2
#define CH8_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_IDW_L2NCm1to31_RegisterSize 14



#define CH8_AXI_IDREG_AXI_WRITE_ID_SUFFIX_BitAddressOffset 16
#define CH8_AXI_IDREG_AXI_WRITE_ID_SUFFIX_RegisterSize 2



#define CH8_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_IDW_L2NCm32to63_BitAddressOffset 18
#define CH8_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_IDW_L2NCm32to63_RegisterSize 14



#define CH8_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_32to63_BitAddressOffset 32
#define CH8_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_32to63_RegisterSize 32





#define CH8_AXI_QOSREG (Channel8_Registers_Address_Block_BaseAddress + 0x58)
#define CH8_AXI_QOSREG_RegisterSize 64
#define CH8_AXI_QOSREG_RegisterResetValue 0x0
#define CH8_AXI_QOSREG_RegisterResetMask 0xffffffffffffffff





#define CH8_AXI_QOSREG_AXI_AWQOS_BitAddressOffset 0
#define CH8_AXI_QOSREG_AXI_AWQOS_RegisterSize 4



#define CH8_AXI_QOSREG_AXI_ARQOS_BitAddressOffset 4
#define CH8_AXI_QOSREG_AXI_ARQOS_RegisterSize 4



#define CH8_AXI_QOSREG_RSVD_DMAC_CHx_AXI_QOSREG_8to63_BitAddressOffset 8
#define CH8_AXI_QOSREG_RSVD_DMAC_CHx_AXI_QOSREG_8to63_RegisterSize 56





#define CH8_SSTAT (Channel8_Registers_Address_Block_BaseAddress + 0x60)
#define CH8_SSTAT_RegisterSize 64
#define CH8_SSTAT_RegisterResetValue 0x0
#define CH8_SSTAT_RegisterResetMask 0xffffffffffffffff





#define CH8_SSTAT_SSTAT_BitAddressOffset 0
#define CH8_SSTAT_SSTAT_RegisterSize 32



#define CH8_SSTAT_RSVD_DMAC_CHx_SSTAT_32to63_BitAddressOffset 32
#define CH8_SSTAT_RSVD_DMAC_CHx_SSTAT_32to63_RegisterSize 32





#define CH8_DSTAT (Channel8_Registers_Address_Block_BaseAddress + 0x68)
#define CH8_DSTAT_RegisterSize 64
#define CH8_DSTAT_RegisterResetValue 0x0
#define CH8_DSTAT_RegisterResetMask 0xffffffffffffffff





#define CH8_DSTAT_DSTAT_BitAddressOffset 0
#define CH8_DSTAT_DSTAT_RegisterSize 32



#define CH8_DSTAT_RSVD_DMAC_CHx_DSTAT_32to63_BitAddressOffset 32
#define CH8_DSTAT_RSVD_DMAC_CHx_DSTAT_32to63_RegisterSize 32





#define CH8_SSTATAR (Channel8_Registers_Address_Block_BaseAddress + 0x70)
#define CH8_SSTATAR_RegisterSize 64
#define CH8_SSTATAR_RegisterResetValue 0x0
#define CH8_SSTATAR_RegisterResetMask 0xffffffffffffffff





#define CH8_SSTATAR_SSTATAR_BitAddressOffset 0
#define CH8_SSTATAR_SSTATAR_RegisterSize 64





#define CH8_DSTATAR (Channel8_Registers_Address_Block_BaseAddress + 0x78)
#define CH8_DSTATAR_RegisterSize 64
#define CH8_DSTATAR_RegisterResetValue 0x0
#define CH8_DSTATAR_RegisterResetMask 0xffffffffffffffff





#define CH8_DSTATAR_DSTATAR_BitAddressOffset 0
#define CH8_DSTATAR_DSTATAR_RegisterSize 64





#define CH8_INTSTATUS_ENABLEREG (Channel8_Registers_Address_Block_BaseAddress + 0x80)
#define CH8_INTSTATUS_ENABLEREG_RegisterSize 64
#define CH8_INTSTATUS_ENABLEREG_RegisterResetValue 0xffffffffffffffff
#define CH8_INTSTATUS_ENABLEREG_RegisterResetMask 0xffffffffffffffff





#define CH8_INTSTATUS_ENABLEREG_Enable_BLOCK_TFR_DONE_IntStat_BitAddressOffset 0
#define CH8_INTSTATUS_ENABLEREG_Enable_BLOCK_TFR_DONE_IntStat_RegisterSize 1



#define CH8_INTSTATUS_ENABLEREG_Enable_DMA_TFR_DONE_IntStat_BitAddressOffset 1
#define CH8_INTSTATUS_ENABLEREG_Enable_DMA_TFR_DONE_IntStat_RegisterSize 1



#define CH8_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_2_BitAddressOffset 2
#define CH8_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_2_RegisterSize 1



#define CH8_INTSTATUS_ENABLEREG_Enable_SRC_TRANSCOMP_IntStat_BitAddressOffset 3
#define CH8_INTSTATUS_ENABLEREG_Enable_SRC_TRANSCOMP_IntStat_RegisterSize 1



#define CH8_INTSTATUS_ENABLEREG_Enable_DST_TRANSCOMP_IntStat_BitAddressOffset 4
#define CH8_INTSTATUS_ENABLEREG_Enable_DST_TRANSCOMP_IntStat_RegisterSize 1



#define CH8_INTSTATUS_ENABLEREG_Enable_SRC_DEC_ERR_IntStat_BitAddressOffset 5
#define CH8_INTSTATUS_ENABLEREG_Enable_SRC_DEC_ERR_IntStat_RegisterSize 1



#define CH8_INTSTATUS_ENABLEREG_Enable_DST_DEC_ERR_IntStat_BitAddressOffset 6
#define CH8_INTSTATUS_ENABLEREG_Enable_DST_DEC_ERR_IntStat_RegisterSize 1



#define CH8_INTSTATUS_ENABLEREG_Enable_SRC_SLV_ERR_IntStat_BitAddressOffset 7
#define CH8_INTSTATUS_ENABLEREG_Enable_SRC_SLV_ERR_IntStat_RegisterSize 1



#define CH8_INTSTATUS_ENABLEREG_Enable_DST_SLV_ERR_IntStat_BitAddressOffset 8
#define CH8_INTSTATUS_ENABLEREG_Enable_DST_SLV_ERR_IntStat_RegisterSize 1



#define CH8_INTSTATUS_ENABLEREG_Enable_LLI_RD_DEC_ERR_IntStat_BitAddressOffset 9
#define CH8_INTSTATUS_ENABLEREG_Enable_LLI_RD_DEC_ERR_IntStat_RegisterSize 1



#define CH8_INTSTATUS_ENABLEREG_Enable_LLI_WR_DEC_ERR_IntStat_BitAddressOffset 10
#define CH8_INTSTATUS_ENABLEREG_Enable_LLI_WR_DEC_ERR_IntStat_RegisterSize 1



#define CH8_INTSTATUS_ENABLEREG_Enable_LLI_RD_SLV_ERR_IntStat_BitAddressOffset 11
#define CH8_INTSTATUS_ENABLEREG_Enable_LLI_RD_SLV_ERR_IntStat_RegisterSize 1



#define CH8_INTSTATUS_ENABLEREG_Enable_LLI_WR_SLV_ERR_IntStat_BitAddressOffset 12
#define CH8_INTSTATUS_ENABLEREG_Enable_LLI_WR_SLV_ERR_IntStat_RegisterSize 1



#define CH8_INTSTATUS_ENABLEREG_Enable_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_BitAddressOffset 13
#define CH8_INTSTATUS_ENABLEREG_Enable_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_RegisterSize 1



#define CH8_INTSTATUS_ENABLEREG_Enable_SLVIF_MULTIBLKTYPE_ERR_IntStat_BitAddressOffset 14
#define CH8_INTSTATUS_ENABLEREG_Enable_SLVIF_MULTIBLKTYPE_ERR_IntStat_RegisterSize 1



#define CH8_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_15_BitAddressOffset 15
#define CH8_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_15_RegisterSize 1



#define CH8_INTSTATUS_ENABLEREG_Enable_SLVIF_DEC_ERR_IntStat_BitAddressOffset 16
#define CH8_INTSTATUS_ENABLEREG_Enable_SLVIF_DEC_ERR_IntStat_RegisterSize 1



#define CH8_INTSTATUS_ENABLEREG_Enable_SLVIF_WR2RO_ERR_IntStat_BitAddressOffset 17
#define CH8_INTSTATUS_ENABLEREG_Enable_SLVIF_WR2RO_ERR_IntStat_RegisterSize 1



#define CH8_INTSTATUS_ENABLEREG_Enable_SLVIF_RD2RWO_ERR_IntStat_BitAddressOffset 18
#define CH8_INTSTATUS_ENABLEREG_Enable_SLVIF_RD2RWO_ERR_IntStat_RegisterSize 1



#define CH8_INTSTATUS_ENABLEREG_Enable_SLVIF_WRONCHEN_ERR_IntStat_BitAddressOffset 19
#define CH8_INTSTATUS_ENABLEREG_Enable_SLVIF_WRONCHEN_ERR_IntStat_RegisterSize 1



#define CH8_INTSTATUS_ENABLEREG_Enable_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_BitAddressOffset 20
#define CH8_INTSTATUS_ENABLEREG_Enable_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_RegisterSize 1



#define CH8_INTSTATUS_ENABLEREG_Enable_SLVIF_WRONHOLD_ERR_IntStat_BitAddressOffset 21
#define CH8_INTSTATUS_ENABLEREG_Enable_SLVIF_WRONHOLD_ERR_IntStat_RegisterSize 1



#define CH8_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_22to23_BitAddressOffset 22
#define CH8_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_22to23_RegisterSize 2



#define CH8_INTSTATUS_ENABLEREG_Enable_SLVIF_ADDRPARITY_ERR_IntStat_BitAddressOffset 24
#define CH8_INTSTATUS_ENABLEREG_Enable_SLVIF_ADDRPARITY_ERR_IntStat_RegisterSize 1



#define CH8_INTSTATUS_ENABLEREG_Enable_SLVIF_WRPARITY_ERR_IntStat_BitAddressOffset 25
#define CH8_INTSTATUS_ENABLEREG_Enable_SLVIF_WRPARITY_ERR_IntStat_RegisterSize 1



#define CH8_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_26_BitAddressOffset 26
#define CH8_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_26_RegisterSize 1



#define CH8_INTSTATUS_ENABLEREG_Enable_CH_LOCK_CLEARED_IntStat_BitAddressOffset 27
#define CH8_INTSTATUS_ENABLEREG_Enable_CH_LOCK_CLEARED_IntStat_RegisterSize 1



#define CH8_INTSTATUS_ENABLEREG_Enable_CH_SRC_SUSPENDED_IntStat_BitAddressOffset 28
#define CH8_INTSTATUS_ENABLEREG_Enable_CH_SRC_SUSPENDED_IntStat_RegisterSize 1



#define CH8_INTSTATUS_ENABLEREG_Enable_CH_SUSPENDED_IntStat_BitAddressOffset 29
#define CH8_INTSTATUS_ENABLEREG_Enable_CH_SUSPENDED_IntStat_RegisterSize 1



#define CH8_INTSTATUS_ENABLEREG_Enable_CH_DISABLED_IntStat_BitAddressOffset 30
#define CH8_INTSTATUS_ENABLEREG_Enable_CH_DISABLED_IntStat_RegisterSize 1



#define CH8_INTSTATUS_ENABLEREG_Enable_CH_ABORTED_IntStat_BitAddressOffset 31
#define CH8_INTSTATUS_ENABLEREG_Enable_CH_ABORTED_IntStat_RegisterSize 1



#define CH8_INTSTATUS_ENABLEREG_Enable_ECC_PROT_CHMem_CorrERR_IntStat_BitAddressOffset 32
#define CH8_INTSTATUS_ENABLEREG_Enable_ECC_PROT_CHMem_CorrERR_IntStat_RegisterSize 1



#define CH8_INTSTATUS_ENABLEREG_Enable_ECC_PROT_CHMem_UnCorrERR_IntStat_BitAddressOffset 33
#define CH8_INTSTATUS_ENABLEREG_Enable_ECC_PROT_CHMem_UnCorrERR_IntStat_RegisterSize 1



#define CH8_INTSTATUS_ENABLEREG_Enable_ECC_PROT_UIDMem_CorrERR_IntStat_BitAddressOffset 34
#define CH8_INTSTATUS_ENABLEREG_Enable_ECC_PROT_UIDMem_CorrERR_IntStat_RegisterSize 1



#define CH8_INTSTATUS_ENABLEREG_Enable_ECC_PROT_UIDMem_UnCorrERR_IntStat_BitAddressOffset 35
#define CH8_INTSTATUS_ENABLEREG_Enable_ECC_PROT_UIDMem_UnCorrERR_IntStat_RegisterSize 1



#define CH8_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_32to63_BitAddressOffset 36
#define CH8_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_32to63_RegisterSize 28





#define CH8_INTSTATUS (Channel8_Registers_Address_Block_BaseAddress + 0x88)
#define CH8_INTSTATUS_RegisterSize 64
#define CH8_INTSTATUS_RegisterResetValue 0x0
#define CH8_INTSTATUS_RegisterResetMask 0xffffffffffffffff





#define CH8_INTSTATUS_BLOCK_TFR_DONE_IntStat_BitAddressOffset 0
#define CH8_INTSTATUS_BLOCK_TFR_DONE_IntStat_RegisterSize 1



#define CH8_INTSTATUS_DMA_TFR_DONE_IntStat_BitAddressOffset 1
#define CH8_INTSTATUS_DMA_TFR_DONE_IntStat_RegisterSize 1



#define CH8_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_2_BitAddressOffset 2
#define CH8_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_2_RegisterSize 1



#define CH8_INTSTATUS_SRC_TRANSCOMP_IntStat_BitAddressOffset 3
#define CH8_INTSTATUS_SRC_TRANSCOMP_IntStat_RegisterSize 1



#define CH8_INTSTATUS_DST_TRANSCOMP_IntStat_BitAddressOffset 4
#define CH8_INTSTATUS_DST_TRANSCOMP_IntStat_RegisterSize 1



#define CH8_INTSTATUS_SRC_DEC_ERR_IntStat_BitAddressOffset 5
#define CH8_INTSTATUS_SRC_DEC_ERR_IntStat_RegisterSize 1



#define CH8_INTSTATUS_DST_DEC_ERR_IntStat_BitAddressOffset 6
#define CH8_INTSTATUS_DST_DEC_ERR_IntStat_RegisterSize 1



#define CH8_INTSTATUS_SRC_SLV_ERR_IntStat_BitAddressOffset 7
#define CH8_INTSTATUS_SRC_SLV_ERR_IntStat_RegisterSize 1



#define CH8_INTSTATUS_DST_SLV_ERR_IntStat_BitAddressOffset 8
#define CH8_INTSTATUS_DST_SLV_ERR_IntStat_RegisterSize 1



#define CH8_INTSTATUS_LLI_RD_DEC_ERR_IntStat_BitAddressOffset 9
#define CH8_INTSTATUS_LLI_RD_DEC_ERR_IntStat_RegisterSize 1



#define CH8_INTSTATUS_LLI_WR_DEC_ERR_IntStat_BitAddressOffset 10
#define CH8_INTSTATUS_LLI_WR_DEC_ERR_IntStat_RegisterSize 1



#define CH8_INTSTATUS_LLI_RD_SLV_ERR_IntStat_BitAddressOffset 11
#define CH8_INTSTATUS_LLI_RD_SLV_ERR_IntStat_RegisterSize 1



#define CH8_INTSTATUS_LLI_WR_SLV_ERR_IntStat_BitAddressOffset 12
#define CH8_INTSTATUS_LLI_WR_SLV_ERR_IntStat_RegisterSize 1



#define CH8_INTSTATUS_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_BitAddressOffset 13
#define CH8_INTSTATUS_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_RegisterSize 1



#define CH8_INTSTATUS_SLVIF_MULTIBLKTYPE_ERR_IntStat_BitAddressOffset 14
#define CH8_INTSTATUS_SLVIF_MULTIBLKTYPE_ERR_IntStat_RegisterSize 1



#define CH8_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_15_BitAddressOffset 15
#define CH8_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_15_RegisterSize 1



#define CH8_INTSTATUS_SLVIF_DEC_ERR_IntStat_BitAddressOffset 16
#define CH8_INTSTATUS_SLVIF_DEC_ERR_IntStat_RegisterSize 1



#define CH8_INTSTATUS_SLVIF_WR2RO_ERR_IntStat_BitAddressOffset 17
#define CH8_INTSTATUS_SLVIF_WR2RO_ERR_IntStat_RegisterSize 1



#define CH8_INTSTATUS_SLVIF_RD2RWO_ERR_IntStat_BitAddressOffset 18
#define CH8_INTSTATUS_SLVIF_RD2RWO_ERR_IntStat_RegisterSize 1



#define CH8_INTSTATUS_SLVIF_WRONCHEN_ERR_IntStat_BitAddressOffset 19
#define CH8_INTSTATUS_SLVIF_WRONCHEN_ERR_IntStat_RegisterSize 1



#define CH8_INTSTATUS_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_BitAddressOffset 20
#define CH8_INTSTATUS_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_RegisterSize 1



#define CH8_INTSTATUS_SLVIF_WRONHOLD_ERR_IntStat_BitAddressOffset 21
#define CH8_INTSTATUS_SLVIF_WRONHOLD_ERR_IntStat_RegisterSize 1



#define CH8_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_22to23_BitAddressOffset 22
#define CH8_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_22to23_RegisterSize 2



#define CH8_INTSTATUS_SLVIF_ADDRPARITY_ERR_IntStat_BitAddressOffset 24
#define CH8_INTSTATUS_SLVIF_ADDRPARITY_ERR_IntStat_RegisterSize 1



#define CH8_INTSTATUS_SLVIF_WRPARITY_ERR_IntStat_BitAddressOffset 25
#define CH8_INTSTATUS_SLVIF_WRPARITY_ERR_IntStat_RegisterSize 1



#define CH8_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_26_BitAddressOffset 26
#define CH8_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_26_RegisterSize 1



#define CH8_INTSTATUS_CH_LOCK_CLEARED_IntStat_BitAddressOffset 27
#define CH8_INTSTATUS_CH_LOCK_CLEARED_IntStat_RegisterSize 1



#define CH8_INTSTATUS_CH_SRC_SUSPENDED_IntStat_BitAddressOffset 28
#define CH8_INTSTATUS_CH_SRC_SUSPENDED_IntStat_RegisterSize 1



#define CH8_INTSTATUS_CH_SUSPENDED_IntStat_BitAddressOffset 29
#define CH8_INTSTATUS_CH_SUSPENDED_IntStat_RegisterSize 1



#define CH8_INTSTATUS_CH_DISABLED_IntStat_BitAddressOffset 30
#define CH8_INTSTATUS_CH_DISABLED_IntStat_RegisterSize 1



#define CH8_INTSTATUS_CH_ABORTED_IntStat_BitAddressOffset 31
#define CH8_INTSTATUS_CH_ABORTED_IntStat_RegisterSize 1



#define CH8_INTSTATUS_ECC_PROT_CHMem_CorrERR_IntStat_BitAddressOffset 32
#define CH8_INTSTATUS_ECC_PROT_CHMem_CorrERR_IntStat_RegisterSize 1



#define CH8_INTSTATUS_ECC_PROT_CHMem_UnCorrERR_IntStat_BitAddressOffset 33
#define CH8_INTSTATUS_ECC_PROT_CHMem_UnCorrERR_IntStat_RegisterSize 1



#define CH8_INTSTATUS_ECC_PROT_UIDMem_CorrERR_IntStat_BitAddressOffset 34
#define CH8_INTSTATUS_ECC_PROT_UIDMem_CorrERR_IntStat_RegisterSize 1



#define CH8_INTSTATUS_ECC_PROT_UIDMem_UnCorrERR_IntStat_BitAddressOffset 35
#define CH8_INTSTATUS_ECC_PROT_UIDMem_UnCorrERR_IntStat_RegisterSize 1



#define CH8_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_36to63_BitAddressOffset 36
#define CH8_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_36to63_RegisterSize 28





#define CH8_INTSIGNAL_ENABLEREG (Channel8_Registers_Address_Block_BaseAddress + 0x90)
#define CH8_INTSIGNAL_ENABLEREG_RegisterSize 64
#define CH8_INTSIGNAL_ENABLEREG_RegisterResetValue 0xffffffffffffffff
#define CH8_INTSIGNAL_ENABLEREG_RegisterResetMask 0xffffffffffffffff





#define CH8_INTSIGNAL_ENABLEREG_Enable_BLOCK_TFR_DONE_IntSignal_BitAddressOffset 0
#define CH8_INTSIGNAL_ENABLEREG_Enable_BLOCK_TFR_DONE_IntSignal_RegisterSize 1



#define CH8_INTSIGNAL_ENABLEREG_Enable_DMA_TFR_DONE_IntSignal_BitAddressOffset 1
#define CH8_INTSIGNAL_ENABLEREG_Enable_DMA_TFR_DONE_IntSignal_RegisterSize 1



#define CH8_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_2_BitAddressOffset 2
#define CH8_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_2_RegisterSize 1



#define CH8_INTSIGNAL_ENABLEREG_Enable_SRC_TRANSCOMP_IntSignal_BitAddressOffset 3
#define CH8_INTSIGNAL_ENABLEREG_Enable_SRC_TRANSCOMP_IntSignal_RegisterSize 1



#define CH8_INTSIGNAL_ENABLEREG_Enable_DST_TRANSCOMP_IntSignal_BitAddressOffset 4
#define CH8_INTSIGNAL_ENABLEREG_Enable_DST_TRANSCOMP_IntSignal_RegisterSize 1



#define CH8_INTSIGNAL_ENABLEREG_Enable_SRC_DEC_ERR_IntSignal_BitAddressOffset 5
#define CH8_INTSIGNAL_ENABLEREG_Enable_SRC_DEC_ERR_IntSignal_RegisterSize 1



#define CH8_INTSIGNAL_ENABLEREG_Enable_DST_DEC_ERR_IntSignal_BitAddressOffset 6
#define CH8_INTSIGNAL_ENABLEREG_Enable_DST_DEC_ERR_IntSignal_RegisterSize 1



#define CH8_INTSIGNAL_ENABLEREG_Enable_SRC_SLV_ERR_IntSignal_BitAddressOffset 7
#define CH8_INTSIGNAL_ENABLEREG_Enable_SRC_SLV_ERR_IntSignal_RegisterSize 1



#define CH8_INTSIGNAL_ENABLEREG_Enable_DST_SLV_ERR_IntSignal_BitAddressOffset 8
#define CH8_INTSIGNAL_ENABLEREG_Enable_DST_SLV_ERR_IntSignal_RegisterSize 1



#define CH8_INTSIGNAL_ENABLEREG_Enable_LLI_RD_DEC_ERR_IntSignal_BitAddressOffset 9
#define CH8_INTSIGNAL_ENABLEREG_Enable_LLI_RD_DEC_ERR_IntSignal_RegisterSize 1



#define CH8_INTSIGNAL_ENABLEREG_Enable_LLI_WR_DEC_ERR_IntSignal_BitAddressOffset 10
#define CH8_INTSIGNAL_ENABLEREG_Enable_LLI_WR_DEC_ERR_IntSignal_RegisterSize 1



#define CH8_INTSIGNAL_ENABLEREG_Enable_LLI_RD_SLV_ERR_IntSignal_BitAddressOffset 11
#define CH8_INTSIGNAL_ENABLEREG_Enable_LLI_RD_SLV_ERR_IntSignal_RegisterSize 1



#define CH8_INTSIGNAL_ENABLEREG_Enable_LLI_WR_SLV_ERR_IntSignal_BitAddressOffset 12
#define CH8_INTSIGNAL_ENABLEREG_Enable_LLI_WR_SLV_ERR_IntSignal_RegisterSize 1



#define CH8_INTSIGNAL_ENABLEREG_Enable_SHADOWREG_OR_LLI_INVALID_ERR_IntSignal_BitAddressOffset 13
#define CH8_INTSIGNAL_ENABLEREG_Enable_SHADOWREG_OR_LLI_INVALID_ERR_IntSignal_RegisterSize 1



#define CH8_INTSIGNAL_ENABLEREG_Enable_SLVIF_MULTIBLKTYPE_ERR_IntSignal_BitAddressOffset 14
#define CH8_INTSIGNAL_ENABLEREG_Enable_SLVIF_MULTIBLKTYPE_ERR_IntSignal_RegisterSize 1



#define CH8_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_15_BitAddressOffset 15
#define CH8_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_15_RegisterSize 1



#define CH8_INTSIGNAL_ENABLEREG_Enable_SLVIF_DEC_ERR_IntSignal_BitAddressOffset 16
#define CH8_INTSIGNAL_ENABLEREG_Enable_SLVIF_DEC_ERR_IntSignal_RegisterSize 1



#define CH8_INTSIGNAL_ENABLEREG_Enable_SLVIF_WR2RO_ERR_IntSignal_BitAddressOffset 17
#define CH8_INTSIGNAL_ENABLEREG_Enable_SLVIF_WR2RO_ERR_IntSignal_RegisterSize 1



#define CH8_INTSIGNAL_ENABLEREG_Enable_SLVIF_RD2RWO_ERR_IntSignal_BitAddressOffset 18
#define CH8_INTSIGNAL_ENABLEREG_Enable_SLVIF_RD2RWO_ERR_IntSignal_RegisterSize 1



#define CH8_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRONCHEN_ERR_IntSignal_BitAddressOffset 19
#define CH8_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRONCHEN_ERR_IntSignal_RegisterSize 1



#define CH8_INTSIGNAL_ENABLEREG_Enable_SLVIF_SHADOWREG_WRON_VALID_ERR_IntSignal_BitAddressOffset 20
#define CH8_INTSIGNAL_ENABLEREG_Enable_SLVIF_SHADOWREG_WRON_VALID_ERR_IntSignal_RegisterSize 1



#define CH8_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRONHOLD_ERR_IntSignal_BitAddressOffset 21
#define CH8_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRONHOLD_ERR_IntSignal_RegisterSize 1



#define CH8_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_22to23_BitAddressOffset 22
#define CH8_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_22to23_RegisterSize 2



#define CH8_INTSIGNAL_ENABLEREG_Enable_SLVIF_ADDRPARITY_ERR_IntSignal_BitAddressOffset 24
#define CH8_INTSIGNAL_ENABLEREG_Enable_SLVIF_ADDRPARITY_ERR_IntSignal_RegisterSize 1



#define CH8_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRPARITY_ERR_IntSignal_BitAddressOffset 25
#define CH8_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRPARITY_ERR_IntSignal_RegisterSize 1



#define CH8_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_26_BitAddressOffset 26
#define CH8_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_26_RegisterSize 1



#define CH8_INTSIGNAL_ENABLEREG_Enable_CH_LOCK_CLEARED_IntSignal_BitAddressOffset 27
#define CH8_INTSIGNAL_ENABLEREG_Enable_CH_LOCK_CLEARED_IntSignal_RegisterSize 1



#define CH8_INTSIGNAL_ENABLEREG_Enable_CH_SRC_SUSPENDED_IntSignal_BitAddressOffset 28
#define CH8_INTSIGNAL_ENABLEREG_Enable_CH_SRC_SUSPENDED_IntSignal_RegisterSize 1



#define CH8_INTSIGNAL_ENABLEREG_Enable_CH_SUSPENDED_IntSignal_BitAddressOffset 29
#define CH8_INTSIGNAL_ENABLEREG_Enable_CH_SUSPENDED_IntSignal_RegisterSize 1



#define CH8_INTSIGNAL_ENABLEREG_Enable_CH_DISABLED_IntSignal_BitAddressOffset 30
#define CH8_INTSIGNAL_ENABLEREG_Enable_CH_DISABLED_IntSignal_RegisterSize 1



#define CH8_INTSIGNAL_ENABLEREG_Enable_CH_ABORTED_IntSignal_BitAddressOffset 31
#define CH8_INTSIGNAL_ENABLEREG_Enable_CH_ABORTED_IntSignal_RegisterSize 1



#define CH8_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_CHMem_CorrERR_IntSignal_BitAddressOffset 32
#define CH8_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_CHMem_CorrERR_IntSignal_RegisterSize 1



#define CH8_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_CHMem_UnCorrERR_IntSignal_BitAddressOffset 33
#define CH8_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_CHMem_UnCorrERR_IntSignal_RegisterSize 1



#define CH8_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_UIDMem_CorrERR_IntSignal_BitAddressOffset 34
#define CH8_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_UIDMem_CorrERR_IntSignal_RegisterSize 1



#define CH8_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_UIDMem_UnCorrERR_IntSignal_BitAddressOffset 35
#define CH8_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_UIDMem_UnCorrERR_IntSignal_RegisterSize 1



#define CH8_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_36to63_BitAddressOffset 36
#define CH8_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_36to63_RegisterSize 28





#define CH8_INTCLEARREG (Channel8_Registers_Address_Block_BaseAddress + 0x98)
#define CH8_INTCLEARREG_RegisterSize 64
#define CH8_INTCLEARREG_RegisterResetValue 0x0
#define CH8_INTCLEARREG_RegisterResetMask 0xffffffffffffffff





#define CH8_INTCLEARREG_Clear_BLOCK_TFR_DONE_IntStat_BitAddressOffset 0
#define CH8_INTCLEARREG_Clear_BLOCK_TFR_DONE_IntStat_RegisterSize 1



#define CH8_INTCLEARREG_Clear_DMA_TFR_DONE_IntStat_BitAddressOffset 1
#define CH8_INTCLEARREG_Clear_DMA_TFR_DONE_IntStat_RegisterSize 1



#define CH8_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_2_BitAddressOffset 2
#define CH8_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_2_RegisterSize 1



#define CH8_INTCLEARREG_Clear_SRC_TRANSCOMP_IntStat_BitAddressOffset 3
#define CH8_INTCLEARREG_Clear_SRC_TRANSCOMP_IntStat_RegisterSize 1



#define CH8_INTCLEARREG_Clear_DST_TRANSCOMP_IntStat_BitAddressOffset 4
#define CH8_INTCLEARREG_Clear_DST_TRANSCOMP_IntStat_RegisterSize 1



#define CH8_INTCLEARREG_Clear_SRC_DEC_ERR_IntStat_BitAddressOffset 5
#define CH8_INTCLEARREG_Clear_SRC_DEC_ERR_IntStat_RegisterSize 1



#define CH8_INTCLEARREG_Clear_DST_DEC_ERR_IntStat_BitAddressOffset 6
#define CH8_INTCLEARREG_Clear_DST_DEC_ERR_IntStat_RegisterSize 1



#define CH8_INTCLEARREG_Clear_SRC_SLV_ERR_IntStat_BitAddressOffset 7
#define CH8_INTCLEARREG_Clear_SRC_SLV_ERR_IntStat_RegisterSize 1



#define CH8_INTCLEARREG_Clear_DST_SLV_ERR_IntStat_BitAddressOffset 8
#define CH8_INTCLEARREG_Clear_DST_SLV_ERR_IntStat_RegisterSize 1



#define CH8_INTCLEARREG_Clear_LLI_RD_DEC_ERR_IntStat_BitAddressOffset 9
#define CH8_INTCLEARREG_Clear_LLI_RD_DEC_ERR_IntStat_RegisterSize 1



#define CH8_INTCLEARREG_Clear_LLI_WR_DEC_ERR_IntStat_BitAddressOffset 10
#define CH8_INTCLEARREG_Clear_LLI_WR_DEC_ERR_IntStat_RegisterSize 1



#define CH8_INTCLEARREG_Clear_LLI_RD_SLV_ERR_IntStat_BitAddressOffset 11
#define CH8_INTCLEARREG_Clear_LLI_RD_SLV_ERR_IntStat_RegisterSize 1



#define CH8_INTCLEARREG_Clear_LLI_WR_SLV_ERR_IntStat_BitAddressOffset 12
#define CH8_INTCLEARREG_Clear_LLI_WR_SLV_ERR_IntStat_RegisterSize 1



#define CH8_INTCLEARREG_Clear_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_BitAddressOffset 13
#define CH8_INTCLEARREG_Clear_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_RegisterSize 1



#define CH8_INTCLEARREG_Clear_SLVIF_MULTIBLKTYPE_ERR_IntStat_BitAddressOffset 14
#define CH8_INTCLEARREG_Clear_SLVIF_MULTIBLKTYPE_ERR_IntStat_RegisterSize 1



#define CH8_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_15_BitAddressOffset 15
#define CH8_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_15_RegisterSize 1



#define CH8_INTCLEARREG_Clear_SLVIF_DEC_ERR_IntStat_BitAddressOffset 16
#define CH8_INTCLEARREG_Clear_SLVIF_DEC_ERR_IntStat_RegisterSize 1



#define CH8_INTCLEARREG_Clear_SLVIF_WR2RO_ERR_IntStat_BitAddressOffset 17
#define CH8_INTCLEARREG_Clear_SLVIF_WR2RO_ERR_IntStat_RegisterSize 1



#define CH8_INTCLEARREG_Clear_SLVIF_RD2RWO_ERR_IntStat_BitAddressOffset 18
#define CH8_INTCLEARREG_Clear_SLVIF_RD2RWO_ERR_IntStat_RegisterSize 1



#define CH8_INTCLEARREG_Clear_SLVIF_WRONCHEN_ERR_IntStat_BitAddressOffset 19
#define CH8_INTCLEARREG_Clear_SLVIF_WRONCHEN_ERR_IntStat_RegisterSize 1



#define CH8_INTCLEARREG_Clear_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_BitAddressOffset 20
#define CH8_INTCLEARREG_Clear_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_RegisterSize 1



#define CH8_INTCLEARREG_Clear_SLVIF_WRONHOLD_ERR_IntStat_BitAddressOffset 21
#define CH8_INTCLEARREG_Clear_SLVIF_WRONHOLD_ERR_IntStat_RegisterSize 1



#define CH8_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_22to23_BitAddressOffset 22
#define CH8_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_22to23_RegisterSize 2



#define CH8_INTCLEARREG_Clear_SLVIF_ADDRPARITY_ERR_IntStat_BitAddressOffset 24
#define CH8_INTCLEARREG_Clear_SLVIF_ADDRPARITY_ERR_IntStat_RegisterSize 1



#define CH8_INTCLEARREG_Clear_SLVIF_WRPARITY_ERR_IntStat_BitAddressOffset 25
#define CH8_INTCLEARREG_Clear_SLVIF_WRPARITY_ERR_IntStat_RegisterSize 1



#define CH8_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_26_BitAddressOffset 26
#define CH8_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_26_RegisterSize 1



#define CH8_INTCLEARREG_Clear_CH_LOCK_CLEARED_IntStat_BitAddressOffset 27
#define CH8_INTCLEARREG_Clear_CH_LOCK_CLEARED_IntStat_RegisterSize 1



#define CH8_INTCLEARREG_Clear_CH_SRC_SUSPENDED_IntStat_BitAddressOffset 28
#define CH8_INTCLEARREG_Clear_CH_SRC_SUSPENDED_IntStat_RegisterSize 1



#define CH8_INTCLEARREG_Clear_CH_SUSPENDED_IntStat_BitAddressOffset 29
#define CH8_INTCLEARREG_Clear_CH_SUSPENDED_IntStat_RegisterSize 1



#define CH8_INTCLEARREG_Clear_CH_DISABLED_IntStat_BitAddressOffset 30
#define CH8_INTCLEARREG_Clear_CH_DISABLED_IntStat_RegisterSize 1



#define CH8_INTCLEARREG_Clear_CH_ABORTED_IntStat_BitAddressOffset 31
#define CH8_INTCLEARREG_Clear_CH_ABORTED_IntStat_RegisterSize 1



#define CH8_INTCLEARREG_Clear_ECC_PROT_CHMem_CorrERR_IntStat_BitAddressOffset 32
#define CH8_INTCLEARREG_Clear_ECC_PROT_CHMem_CorrERR_IntStat_RegisterSize 1



#define CH8_INTCLEARREG_Clear_ECC_PROT_CHMem_UnCorrERR_IntStat_BitAddressOffset 33
#define CH8_INTCLEARREG_Clear_ECC_PROT_CHMem_UnCorrERR_IntStat_RegisterSize 1



#define CH8_INTCLEARREG_Clear_ECC_PROT_UIDMem_CorrERR_IntStat_BitAddressOffset 34
#define CH8_INTCLEARREG_Clear_ECC_PROT_UIDMem_CorrERR_IntStat_RegisterSize 1



#define CH8_INTCLEARREG_Clear_ECC_PROT_UIDMem_UnCorrERR_IntStat_BitAddressOffset 35
#define CH8_INTCLEARREG_Clear_ECC_PROT_UIDMem_UnCorrERR_IntStat_RegisterSize 1



#define CH8_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_36to63_BitAddressOffset 36
#define CH8_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_36to63_RegisterSize 28





#define CH8_CFG_EXTD (Channel8_Registers_Address_Block_BaseAddress + 0xa0)
#define CH8_CFG_EXTD_RegisterSize 64
#define CH8_CFG_EXTD_RegisterResetValue 0x0
#define CH8_CFG_EXTD_RegisterResetMask 0xffffffffffffffff





#define CH8_CFG_EXTD_LLI_AXPROT_BitAddressOffset 0
#define CH8_CFG_EXTD_LLI_AXPROT_RegisterSize 3



#define CH8_CFG_EXTD_LLI_AXCACHE_BitAddressOffset 3
#define CH8_CFG_EXTD_LLI_AXCACHE_RegisterSize 4



#define CH8_CFG_EXTD_RSVD_DMAC_CHx_CFG_EXTD_7to63_BitAddressOffset 7
#define CH8_CFG_EXTD_RSVD_DMAC_CHx_CFG_EXTD_7to63_RegisterSize 57



#define Channel9_Registers_Address_Block_BaseAddress 0x900



#define CH9_SAR (Channel9_Registers_Address_Block_BaseAddress + 0x0)
#define CH9_SAR_RegisterSize 64
#define CH9_SAR_RegisterResetValue 0x0
#define CH9_SAR_RegisterResetMask 0xffffffffffffffff





#define CH9_SAR_SAR_BitAddressOffset 0
#define CH9_SAR_SAR_RegisterSize 64





#define CH9_DAR (Channel9_Registers_Address_Block_BaseAddress + 0x8)
#define CH9_DAR_RegisterSize 64
#define CH9_DAR_RegisterResetValue 0x0
#define CH9_DAR_RegisterResetMask 0xffffffffffffffff





#define CH9_DAR_DAR_BitAddressOffset 0
#define CH9_DAR_DAR_RegisterSize 64





#define CH9_BLOCK_TS (Channel9_Registers_Address_Block_BaseAddress + 0x10)
#define CH9_BLOCK_TS_RegisterSize 64
#define CH9_BLOCK_TS_RegisterResetValue 0x0
#define CH9_BLOCK_TS_RegisterResetMask 0xffffffffffffffff





#define CH9_BLOCK_TS_BLOCK_TS_BitAddressOffset 0
#define CH9_BLOCK_TS_BLOCK_TS_RegisterSize 22



#define CH9_BLOCK_TS_RSVD_DMAC_CHx_BLOCK_TSREG_63to22_BitAddressOffset 22
#define CH9_BLOCK_TS_RSVD_DMAC_CHx_BLOCK_TSREG_63to22_RegisterSize 42





#define CH9_CTL (Channel9_Registers_Address_Block_BaseAddress + 0x18)
#define CH9_CTL_RegisterSize 64
#define CH9_CTL_RegisterResetValue 0x1200
#define CH9_CTL_RegisterResetMask 0xffffffffffffffff





#define CH9_CTL_SMS_BitAddressOffset 0
#define CH9_CTL_SMS_RegisterSize 1



#define CH9_CTL_RSVD_DMAC_CHx_CTL_1_BitAddressOffset 1
#define CH9_CTL_RSVD_DMAC_CHx_CTL_1_RegisterSize 1



#define CH9_CTL_DMS_BitAddressOffset 2
#define CH9_CTL_DMS_RegisterSize 1



#define CH9_CTL_RSVD_DMAC_CHx_CTL_3_BitAddressOffset 3
#define CH9_CTL_RSVD_DMAC_CHx_CTL_3_RegisterSize 1



#define CH9_CTL_SINC_BitAddressOffset 4
#define CH9_CTL_SINC_RegisterSize 1



#define CH9_CTL_RSVD_DMAC_CHx_CTL_5_BitAddressOffset 5
#define CH9_CTL_RSVD_DMAC_CHx_CTL_5_RegisterSize 1



#define CH9_CTL_DINC_BitAddressOffset 6
#define CH9_CTL_DINC_RegisterSize 1



#define CH9_CTL_RSVD_DMAC_CHx_CTL_7_BitAddressOffset 7
#define CH9_CTL_RSVD_DMAC_CHx_CTL_7_RegisterSize 1



#define CH9_CTL_SRC_TR_WIDTH_BitAddressOffset 8
#define CH9_CTL_SRC_TR_WIDTH_RegisterSize 3



#define CH9_CTL_DST_TR_WIDTH_BitAddressOffset 11
#define CH9_CTL_DST_TR_WIDTH_RegisterSize 3



#define CH9_CTL_SRC_MSIZE_BitAddressOffset 14
#define CH9_CTL_SRC_MSIZE_RegisterSize 4



#define CH9_CTL_DST_MSIZE_BitAddressOffset 18
#define CH9_CTL_DST_MSIZE_RegisterSize 4



#define CH9_CTL_AR_CACHE_BitAddressOffset 22
#define CH9_CTL_AR_CACHE_RegisterSize 4



#define CH9_CTL_AW_CACHE_BitAddressOffset 26
#define CH9_CTL_AW_CACHE_RegisterSize 4



#define CH9_CTL_NonPosted_LastWrite_En_BitAddressOffset 30
#define CH9_CTL_NonPosted_LastWrite_En_RegisterSize 1



#define CH9_CTL_RSVD_DMAC_CHx_CTL_31_BitAddressOffset 31
#define CH9_CTL_RSVD_DMAC_CHx_CTL_31_RegisterSize 1



#define CH9_CTL_AR_PROT_BitAddressOffset 32
#define CH9_CTL_AR_PROT_RegisterSize 3



#define CH9_CTL_AW_PROT_BitAddressOffset 35
#define CH9_CTL_AW_PROT_RegisterSize 3



#define CH9_CTL_ARLEN_EN_BitAddressOffset 38
#define CH9_CTL_ARLEN_EN_RegisterSize 1



#define CH9_CTL_ARLEN_BitAddressOffset 39
#define CH9_CTL_ARLEN_RegisterSize 8



#define CH9_CTL_AWLEN_EN_BitAddressOffset 47
#define CH9_CTL_AWLEN_EN_RegisterSize 1



#define CH9_CTL_AWLEN_BitAddressOffset 48
#define CH9_CTL_AWLEN_RegisterSize 8



#define CH9_CTL_SRC_STAT_EN_BitAddressOffset 56
#define CH9_CTL_SRC_STAT_EN_RegisterSize 1



#define CH9_CTL_DST_STAT_EN_BitAddressOffset 57
#define CH9_CTL_DST_STAT_EN_RegisterSize 1



#define CH9_CTL_IOC_BlkTfr_BitAddressOffset 58
#define CH9_CTL_IOC_BlkTfr_RegisterSize 1



#define CH9_CTL_RSVD_DMAC_CHx_CTL_59to61_BitAddressOffset 59
#define CH9_CTL_RSVD_DMAC_CHx_CTL_59to61_RegisterSize 3



#define CH9_CTL_SHADOWREG_OR_LLI_LAST_BitAddressOffset 62
#define CH9_CTL_SHADOWREG_OR_LLI_LAST_RegisterSize 1



#define CH9_CTL_SHADOWREG_OR_LLI_VALID_BitAddressOffset 63
#define CH9_CTL_SHADOWREG_OR_LLI_VALID_RegisterSize 1





#define CH9_CFG2 (Channel9_Registers_Address_Block_BaseAddress + 0x20)
#define CH9_CFG2_RegisterSize 64
#define CH9_CFG2_RegisterResetValue 0xa801b00000000
#define CH9_CFG2_RegisterResetMask 0xffffffffffffffff





#define CH9_CFG2_SRC_MULTBLK_TYPE_BitAddressOffset 0
#define CH9_CFG2_SRC_MULTBLK_TYPE_RegisterSize 2



#define CH9_CFG2_DST_MULTBLK_TYPE_BitAddressOffset 2
#define CH9_CFG2_DST_MULTBLK_TYPE_RegisterSize 2



#define CH9_CFG2_SRC_PER_BitAddressOffset 4
#define CH9_CFG2_SRC_PER_RegisterSize 5



#define CH9_CFG2_RSVD_DMAC_CHx_CFG_9_4_BitAddressOffset 9
#define CH9_CFG2_RSVD_DMAC_CHx_CFG_9_4_RegisterSize 1



#define CH9_CFG2_RSVD_DMAC_CHx_CFG_10_BitAddressOffset 10
#define CH9_CFG2_RSVD_DMAC_CHx_CFG_10_RegisterSize 1



#define CH9_CFG2_DST_PER_BitAddressOffset 11
#define CH9_CFG2_DST_PER_RegisterSize 5



#define CH9_CFG2_RSVD_DMAC_CHx_CFG_16_11_BitAddressOffset 16
#define CH9_CFG2_RSVD_DMAC_CHx_CFG_16_11_RegisterSize 1



#define CH9_CFG2_RSVD_DMAC_CHx_CFG_17_BitAddressOffset 17
#define CH9_CFG2_RSVD_DMAC_CHx_CFG_17_RegisterSize 1



#define CH9_CFG2_RD_UID_BitAddressOffset 18
#define CH9_CFG2_RD_UID_RegisterSize 4



#define CH9_CFG2_RSVD_DMAC_CHx_CFG_22to24_BitAddressOffset 22
#define CH9_CFG2_RSVD_DMAC_CHx_CFG_22to24_RegisterSize 3



#define CH9_CFG2_WR_UID_BitAddressOffset 25
#define CH9_CFG2_WR_UID_RegisterSize 4



#define CH9_CFG2_RSVD_DMAC_CHx_CFG_29to31_BitAddressOffset 29
#define CH9_CFG2_RSVD_DMAC_CHx_CFG_29to31_RegisterSize 3



#define CH9_CFG2_TT_FC_BitAddressOffset 32
#define CH9_CFG2_TT_FC_RegisterSize 3



#define CH9_CFG2_HS_SEL_SRC_BitAddressOffset 35
#define CH9_CFG2_HS_SEL_SRC_RegisterSize 1



#define CH9_CFG2_HS_SEL_DST_BitAddressOffset 36
#define CH9_CFG2_HS_SEL_DST_RegisterSize 1



#define CH9_CFG2_SRC_HWHS_POL_BitAddressOffset 37
#define CH9_CFG2_SRC_HWHS_POL_RegisterSize 1



#define CH9_CFG2_DST_HWHS_POL_BitAddressOffset 38
#define CH9_CFG2_DST_HWHS_POL_RegisterSize 1



#define CH9_CFG2_RSVD_DMAC_CHx_CFG_39to46_BitAddressOffset 39
#define CH9_CFG2_RSVD_DMAC_CHx_CFG_39to46_RegisterSize 8



#define CH9_CFG2_CH_PRIOR_BitAddressOffset 47
#define CH9_CFG2_CH_PRIOR_RegisterSize 5



#define CH9_CFG2_LOCK_CH_BitAddressOffset 52
#define CH9_CFG2_LOCK_CH_RegisterSize 1



#define CH9_CFG2_LOCK_CH_L_BitAddressOffset 53
#define CH9_CFG2_LOCK_CH_L_RegisterSize 2



#define CH9_CFG2_SRC_OSR_LMT_BitAddressOffset 55
#define CH9_CFG2_SRC_OSR_LMT_RegisterSize 4



#define CH9_CFG2_DST_OSR_LMT_BitAddressOffset 59
#define CH9_CFG2_DST_OSR_LMT_RegisterSize 4



#define CH9_CFG2_RSVD_DMAC_CHx_CFG_63_BitAddressOffset 63
#define CH9_CFG2_RSVD_DMAC_CHx_CFG_63_RegisterSize 1





#define CH9_LLP (Channel9_Registers_Address_Block_BaseAddress + 0x28)
#define CH9_LLP_RegisterSize 64
#define CH9_LLP_RegisterResetValue 0x0
#define CH9_LLP_RegisterResetMask 0xffffffffffffffff





#define CH9_LLP_LMS_BitAddressOffset 0
#define CH9_LLP_LMS_RegisterSize 1



#define CH9_LLP_RSVD_DMAC_CHx_LLP_1to5_BitAddressOffset 1
#define CH9_LLP_RSVD_DMAC_CHx_LLP_1to5_RegisterSize 5



#define CH9_LLP_LOC_BitAddressOffset 6
#define CH9_LLP_LOC_RegisterSize 58





#define CH9_STATUSREG (Channel9_Registers_Address_Block_BaseAddress + 0x30)
#define CH9_STATUSREG_RegisterSize 64
#define CH9_STATUSREG_RegisterResetValue 0x0
#define CH9_STATUSREG_RegisterResetMask 0xffffffffffffffff





#define CH9_STATUSREG_CMPLTD_BLK_TFR_SIZE_BitAddressOffset 0
#define CH9_STATUSREG_CMPLTD_BLK_TFR_SIZE_RegisterSize 22



#define CH9_STATUSREG_RSVD_DMAC_CHx_STATUSREG_22to31_BitAddressOffset 22
#define CH9_STATUSREG_RSVD_DMAC_CHx_STATUSREG_22to31_RegisterSize 10



#define CH9_STATUSREG_DATA_LEFT_IN_FIFO_BitAddressOffset 32
#define CH9_STATUSREG_DATA_LEFT_IN_FIFO_RegisterSize 15



#define CH9_STATUSREG_RSVD_DMAC_CHx_STATUSREG_47to63_BitAddressOffset 47
#define CH9_STATUSREG_RSVD_DMAC_CHx_STATUSREG_47to63_RegisterSize 17





#define CH9_SWHSSRCREG (Channel9_Registers_Address_Block_BaseAddress + 0x38)
#define CH9_SWHSSRCREG_RegisterSize 64
#define CH9_SWHSSRCREG_RegisterResetValue 0x0
#define CH9_SWHSSRCREG_RegisterResetMask 0xffffffffffffffff





#define CH9_SWHSSRCREG_SWHS_REQ_SRC_BitAddressOffset 0
#define CH9_SWHSSRCREG_SWHS_REQ_SRC_RegisterSize 1



#define CH9_SWHSSRCREG_SWHS_REQ_SRC_WE_BitAddressOffset 1
#define CH9_SWHSSRCREG_SWHS_REQ_SRC_WE_RegisterSize 1



#define CH9_SWHSSRCREG_SWHS_SGLREQ_SRC_BitAddressOffset 2
#define CH9_SWHSSRCREG_SWHS_SGLREQ_SRC_RegisterSize 1



#define CH9_SWHSSRCREG_SWHS_SGLREQ_SRC_WE_BitAddressOffset 3
#define CH9_SWHSSRCREG_SWHS_SGLREQ_SRC_WE_RegisterSize 1



#define CH9_SWHSSRCREG_SWHS_LST_SRC_BitAddressOffset 4
#define CH9_SWHSSRCREG_SWHS_LST_SRC_RegisterSize 1



#define CH9_SWHSSRCREG_SWHS_LST_SRC_WE_BitAddressOffset 5
#define CH9_SWHSSRCREG_SWHS_LST_SRC_WE_RegisterSize 1



#define CH9_SWHSSRCREG_RSVD_DMAC_CHx_SWHSSRCREG_6to63_BitAddressOffset 6
#define CH9_SWHSSRCREG_RSVD_DMAC_CHx_SWHSSRCREG_6to63_RegisterSize 58





#define CH9_SWHSDSTREG (Channel9_Registers_Address_Block_BaseAddress + 0x40)
#define CH9_SWHSDSTREG_RegisterSize 64
#define CH9_SWHSDSTREG_RegisterResetValue 0x0
#define CH9_SWHSDSTREG_RegisterResetMask 0xffffffffffffffff





#define CH9_SWHSDSTREG_SWHS_REQ_DST_BitAddressOffset 0
#define CH9_SWHSDSTREG_SWHS_REQ_DST_RegisterSize 1



#define CH9_SWHSDSTREG_SWHS_REQ_DST_WE_BitAddressOffset 1
#define CH9_SWHSDSTREG_SWHS_REQ_DST_WE_RegisterSize 1



#define CH9_SWHSDSTREG_SWHS_SGLREQ_DST_BitAddressOffset 2
#define CH9_SWHSDSTREG_SWHS_SGLREQ_DST_RegisterSize 1



#define CH9_SWHSDSTREG_SWHS_SGLREQ_DST_WE_BitAddressOffset 3
#define CH9_SWHSDSTREG_SWHS_SGLREQ_DST_WE_RegisterSize 1



#define CH9_SWHSDSTREG_SWHS_LST_DST_BitAddressOffset 4
#define CH9_SWHSDSTREG_SWHS_LST_DST_RegisterSize 1



#define CH9_SWHSDSTREG_SWHS_LST_DST_WE_BitAddressOffset 5
#define CH9_SWHSDSTREG_SWHS_LST_DST_WE_RegisterSize 1



#define CH9_SWHSDSTREG_RSVD_DMAC_CHx_SWHSDSTREG_6to63_BitAddressOffset 6
#define CH9_SWHSDSTREG_RSVD_DMAC_CHx_SWHSDSTREG_6to63_RegisterSize 58





#define CH9_BLK_TFR_RESUMEREQREG (Channel9_Registers_Address_Block_BaseAddress + 0x48)
#define CH9_BLK_TFR_RESUMEREQREG_RegisterSize 64
#define CH9_BLK_TFR_RESUMEREQREG_RegisterResetValue 0x0
#define CH9_BLK_TFR_RESUMEREQREG_RegisterResetMask 0xffffffffffffffff





#define CH9_BLK_TFR_RESUMEREQREG_BLK_TFR_RESUMEREQ_BitAddressOffset 0
#define CH9_BLK_TFR_RESUMEREQREG_BLK_TFR_RESUMEREQ_RegisterSize 1



#define CH9_BLK_TFR_RESUMEREQREG_RSVD_DMAC_CHx_BLK_TFR_RESUMEREQREG_1to63_BitAddressOffset 1
#define CH9_BLK_TFR_RESUMEREQREG_RSVD_DMAC_CHx_BLK_TFR_RESUMEREQREG_1to63_RegisterSize 63





#define CH9_AXI_IDREG (Channel9_Registers_Address_Block_BaseAddress + 0x50)
#define CH9_AXI_IDREG_RegisterSize 64
#define CH9_AXI_IDREG_RegisterResetValue 0x0
#define CH9_AXI_IDREG_RegisterResetMask 0xffffffffffffffff





#define CH9_AXI_IDREG_AXI_READ_ID_SUFFIX_BitAddressOffset 0
#define CH9_AXI_IDREG_AXI_READ_ID_SUFFIX_RegisterSize 2



#define CH9_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_IDW_L2NCm1to31_BitAddressOffset 2
#define CH9_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_IDW_L2NCm1to31_RegisterSize 14



#define CH9_AXI_IDREG_AXI_WRITE_ID_SUFFIX_BitAddressOffset 16
#define CH9_AXI_IDREG_AXI_WRITE_ID_SUFFIX_RegisterSize 2



#define CH9_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_IDW_L2NCm32to63_BitAddressOffset 18
#define CH9_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_IDW_L2NCm32to63_RegisterSize 14



#define CH9_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_32to63_BitAddressOffset 32
#define CH9_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_32to63_RegisterSize 32





#define CH9_AXI_QOSREG (Channel9_Registers_Address_Block_BaseAddress + 0x58)
#define CH9_AXI_QOSREG_RegisterSize 64
#define CH9_AXI_QOSREG_RegisterResetValue 0x0
#define CH9_AXI_QOSREG_RegisterResetMask 0xffffffffffffffff





#define CH9_AXI_QOSREG_AXI_AWQOS_BitAddressOffset 0
#define CH9_AXI_QOSREG_AXI_AWQOS_RegisterSize 4



#define CH9_AXI_QOSREG_AXI_ARQOS_BitAddressOffset 4
#define CH9_AXI_QOSREG_AXI_ARQOS_RegisterSize 4



#define CH9_AXI_QOSREG_RSVD_DMAC_CHx_AXI_QOSREG_8to63_BitAddressOffset 8
#define CH9_AXI_QOSREG_RSVD_DMAC_CHx_AXI_QOSREG_8to63_RegisterSize 56





#define CH9_SSTAT (Channel9_Registers_Address_Block_BaseAddress + 0x60)
#define CH9_SSTAT_RegisterSize 64
#define CH9_SSTAT_RegisterResetValue 0x0
#define CH9_SSTAT_RegisterResetMask 0xffffffffffffffff





#define CH9_SSTAT_SSTAT_BitAddressOffset 0
#define CH9_SSTAT_SSTAT_RegisterSize 32



#define CH9_SSTAT_RSVD_DMAC_CHx_SSTAT_32to63_BitAddressOffset 32
#define CH9_SSTAT_RSVD_DMAC_CHx_SSTAT_32to63_RegisterSize 32





#define CH9_DSTAT (Channel9_Registers_Address_Block_BaseAddress + 0x68)
#define CH9_DSTAT_RegisterSize 64
#define CH9_DSTAT_RegisterResetValue 0x0
#define CH9_DSTAT_RegisterResetMask 0xffffffffffffffff





#define CH9_DSTAT_DSTAT_BitAddressOffset 0
#define CH9_DSTAT_DSTAT_RegisterSize 32



#define CH9_DSTAT_RSVD_DMAC_CHx_DSTAT_32to63_BitAddressOffset 32
#define CH9_DSTAT_RSVD_DMAC_CHx_DSTAT_32to63_RegisterSize 32





#define CH9_SSTATAR (Channel9_Registers_Address_Block_BaseAddress + 0x70)
#define CH9_SSTATAR_RegisterSize 64
#define CH9_SSTATAR_RegisterResetValue 0x0
#define CH9_SSTATAR_RegisterResetMask 0xffffffffffffffff





#define CH9_SSTATAR_SSTATAR_BitAddressOffset 0
#define CH9_SSTATAR_SSTATAR_RegisterSize 64





#define CH9_DSTATAR (Channel9_Registers_Address_Block_BaseAddress + 0x78)
#define CH9_DSTATAR_RegisterSize 64
#define CH9_DSTATAR_RegisterResetValue 0x0
#define CH9_DSTATAR_RegisterResetMask 0xffffffffffffffff





#define CH9_DSTATAR_DSTATAR_BitAddressOffset 0
#define CH9_DSTATAR_DSTATAR_RegisterSize 64





#define CH9_INTSTATUS_ENABLEREG (Channel9_Registers_Address_Block_BaseAddress + 0x80)
#define CH9_INTSTATUS_ENABLEREG_RegisterSize 64
#define CH9_INTSTATUS_ENABLEREG_RegisterResetValue 0xffffffffffffffff
#define CH9_INTSTATUS_ENABLEREG_RegisterResetMask 0xffffffffffffffff





#define CH9_INTSTATUS_ENABLEREG_Enable_BLOCK_TFR_DONE_IntStat_BitAddressOffset 0
#define CH9_INTSTATUS_ENABLEREG_Enable_BLOCK_TFR_DONE_IntStat_RegisterSize 1



#define CH9_INTSTATUS_ENABLEREG_Enable_DMA_TFR_DONE_IntStat_BitAddressOffset 1
#define CH9_INTSTATUS_ENABLEREG_Enable_DMA_TFR_DONE_IntStat_RegisterSize 1



#define CH9_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_2_BitAddressOffset 2
#define CH9_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_2_RegisterSize 1



#define CH9_INTSTATUS_ENABLEREG_Enable_SRC_TRANSCOMP_IntStat_BitAddressOffset 3
#define CH9_INTSTATUS_ENABLEREG_Enable_SRC_TRANSCOMP_IntStat_RegisterSize 1



#define CH9_INTSTATUS_ENABLEREG_Enable_DST_TRANSCOMP_IntStat_BitAddressOffset 4
#define CH9_INTSTATUS_ENABLEREG_Enable_DST_TRANSCOMP_IntStat_RegisterSize 1



#define CH9_INTSTATUS_ENABLEREG_Enable_SRC_DEC_ERR_IntStat_BitAddressOffset 5
#define CH9_INTSTATUS_ENABLEREG_Enable_SRC_DEC_ERR_IntStat_RegisterSize 1



#define CH9_INTSTATUS_ENABLEREG_Enable_DST_DEC_ERR_IntStat_BitAddressOffset 6
#define CH9_INTSTATUS_ENABLEREG_Enable_DST_DEC_ERR_IntStat_RegisterSize 1



#define CH9_INTSTATUS_ENABLEREG_Enable_SRC_SLV_ERR_IntStat_BitAddressOffset 7
#define CH9_INTSTATUS_ENABLEREG_Enable_SRC_SLV_ERR_IntStat_RegisterSize 1



#define CH9_INTSTATUS_ENABLEREG_Enable_DST_SLV_ERR_IntStat_BitAddressOffset 8
#define CH9_INTSTATUS_ENABLEREG_Enable_DST_SLV_ERR_IntStat_RegisterSize 1



#define CH9_INTSTATUS_ENABLEREG_Enable_LLI_RD_DEC_ERR_IntStat_BitAddressOffset 9
#define CH9_INTSTATUS_ENABLEREG_Enable_LLI_RD_DEC_ERR_IntStat_RegisterSize 1



#define CH9_INTSTATUS_ENABLEREG_Enable_LLI_WR_DEC_ERR_IntStat_BitAddressOffset 10
#define CH9_INTSTATUS_ENABLEREG_Enable_LLI_WR_DEC_ERR_IntStat_RegisterSize 1



#define CH9_INTSTATUS_ENABLEREG_Enable_LLI_RD_SLV_ERR_IntStat_BitAddressOffset 11
#define CH9_INTSTATUS_ENABLEREG_Enable_LLI_RD_SLV_ERR_IntStat_RegisterSize 1



#define CH9_INTSTATUS_ENABLEREG_Enable_LLI_WR_SLV_ERR_IntStat_BitAddressOffset 12
#define CH9_INTSTATUS_ENABLEREG_Enable_LLI_WR_SLV_ERR_IntStat_RegisterSize 1



#define CH9_INTSTATUS_ENABLEREG_Enable_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_BitAddressOffset 13
#define CH9_INTSTATUS_ENABLEREG_Enable_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_RegisterSize 1



#define CH9_INTSTATUS_ENABLEREG_Enable_SLVIF_MULTIBLKTYPE_ERR_IntStat_BitAddressOffset 14
#define CH9_INTSTATUS_ENABLEREG_Enable_SLVIF_MULTIBLKTYPE_ERR_IntStat_RegisterSize 1



#define CH9_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_15_BitAddressOffset 15
#define CH9_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_15_RegisterSize 1



#define CH9_INTSTATUS_ENABLEREG_Enable_SLVIF_DEC_ERR_IntStat_BitAddressOffset 16
#define CH9_INTSTATUS_ENABLEREG_Enable_SLVIF_DEC_ERR_IntStat_RegisterSize 1



#define CH9_INTSTATUS_ENABLEREG_Enable_SLVIF_WR2RO_ERR_IntStat_BitAddressOffset 17
#define CH9_INTSTATUS_ENABLEREG_Enable_SLVIF_WR2RO_ERR_IntStat_RegisterSize 1



#define CH9_INTSTATUS_ENABLEREG_Enable_SLVIF_RD2RWO_ERR_IntStat_BitAddressOffset 18
#define CH9_INTSTATUS_ENABLEREG_Enable_SLVIF_RD2RWO_ERR_IntStat_RegisterSize 1



#define CH9_INTSTATUS_ENABLEREG_Enable_SLVIF_WRONCHEN_ERR_IntStat_BitAddressOffset 19
#define CH9_INTSTATUS_ENABLEREG_Enable_SLVIF_WRONCHEN_ERR_IntStat_RegisterSize 1



#define CH9_INTSTATUS_ENABLEREG_Enable_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_BitAddressOffset 20
#define CH9_INTSTATUS_ENABLEREG_Enable_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_RegisterSize 1



#define CH9_INTSTATUS_ENABLEREG_Enable_SLVIF_WRONHOLD_ERR_IntStat_BitAddressOffset 21
#define CH9_INTSTATUS_ENABLEREG_Enable_SLVIF_WRONHOLD_ERR_IntStat_RegisterSize 1



#define CH9_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_22to23_BitAddressOffset 22
#define CH9_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_22to23_RegisterSize 2



#define CH9_INTSTATUS_ENABLEREG_Enable_SLVIF_ADDRPARITY_ERR_IntStat_BitAddressOffset 24
#define CH9_INTSTATUS_ENABLEREG_Enable_SLVIF_ADDRPARITY_ERR_IntStat_RegisterSize 1



#define CH9_INTSTATUS_ENABLEREG_Enable_SLVIF_WRPARITY_ERR_IntStat_BitAddressOffset 25
#define CH9_INTSTATUS_ENABLEREG_Enable_SLVIF_WRPARITY_ERR_IntStat_RegisterSize 1



#define CH9_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_26_BitAddressOffset 26
#define CH9_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_26_RegisterSize 1



#define CH9_INTSTATUS_ENABLEREG_Enable_CH_LOCK_CLEARED_IntStat_BitAddressOffset 27
#define CH9_INTSTATUS_ENABLEREG_Enable_CH_LOCK_CLEARED_IntStat_RegisterSize 1



#define CH9_INTSTATUS_ENABLEREG_Enable_CH_SRC_SUSPENDED_IntStat_BitAddressOffset 28
#define CH9_INTSTATUS_ENABLEREG_Enable_CH_SRC_SUSPENDED_IntStat_RegisterSize 1



#define CH9_INTSTATUS_ENABLEREG_Enable_CH_SUSPENDED_IntStat_BitAddressOffset 29
#define CH9_INTSTATUS_ENABLEREG_Enable_CH_SUSPENDED_IntStat_RegisterSize 1



#define CH9_INTSTATUS_ENABLEREG_Enable_CH_DISABLED_IntStat_BitAddressOffset 30
#define CH9_INTSTATUS_ENABLEREG_Enable_CH_DISABLED_IntStat_RegisterSize 1



#define CH9_INTSTATUS_ENABLEREG_Enable_CH_ABORTED_IntStat_BitAddressOffset 31
#define CH9_INTSTATUS_ENABLEREG_Enable_CH_ABORTED_IntStat_RegisterSize 1



#define CH9_INTSTATUS_ENABLEREG_Enable_ECC_PROT_CHMem_CorrERR_IntStat_BitAddressOffset 32
#define CH9_INTSTATUS_ENABLEREG_Enable_ECC_PROT_CHMem_CorrERR_IntStat_RegisterSize 1



#define CH9_INTSTATUS_ENABLEREG_Enable_ECC_PROT_CHMem_UnCorrERR_IntStat_BitAddressOffset 33
#define CH9_INTSTATUS_ENABLEREG_Enable_ECC_PROT_CHMem_UnCorrERR_IntStat_RegisterSize 1



#define CH9_INTSTATUS_ENABLEREG_Enable_ECC_PROT_UIDMem_CorrERR_IntStat_BitAddressOffset 34
#define CH9_INTSTATUS_ENABLEREG_Enable_ECC_PROT_UIDMem_CorrERR_IntStat_RegisterSize 1



#define CH9_INTSTATUS_ENABLEREG_Enable_ECC_PROT_UIDMem_UnCorrERR_IntStat_BitAddressOffset 35
#define CH9_INTSTATUS_ENABLEREG_Enable_ECC_PROT_UIDMem_UnCorrERR_IntStat_RegisterSize 1



#define CH9_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_32to63_BitAddressOffset 36
#define CH9_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_32to63_RegisterSize 28





#define CH9_INTSTATUS (Channel9_Registers_Address_Block_BaseAddress + 0x88)
#define CH9_INTSTATUS_RegisterSize 64
#define CH9_INTSTATUS_RegisterResetValue 0x0
#define CH9_INTSTATUS_RegisterResetMask 0xffffffffffffffff





#define CH9_INTSTATUS_BLOCK_TFR_DONE_IntStat_BitAddressOffset 0
#define CH9_INTSTATUS_BLOCK_TFR_DONE_IntStat_RegisterSize 1



#define CH9_INTSTATUS_DMA_TFR_DONE_IntStat_BitAddressOffset 1
#define CH9_INTSTATUS_DMA_TFR_DONE_IntStat_RegisterSize 1



#define CH9_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_2_BitAddressOffset 2
#define CH9_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_2_RegisterSize 1



#define CH9_INTSTATUS_SRC_TRANSCOMP_IntStat_BitAddressOffset 3
#define CH9_INTSTATUS_SRC_TRANSCOMP_IntStat_RegisterSize 1



#define CH9_INTSTATUS_DST_TRANSCOMP_IntStat_BitAddressOffset 4
#define CH9_INTSTATUS_DST_TRANSCOMP_IntStat_RegisterSize 1



#define CH9_INTSTATUS_SRC_DEC_ERR_IntStat_BitAddressOffset 5
#define CH9_INTSTATUS_SRC_DEC_ERR_IntStat_RegisterSize 1



#define CH9_INTSTATUS_DST_DEC_ERR_IntStat_BitAddressOffset 6
#define CH9_INTSTATUS_DST_DEC_ERR_IntStat_RegisterSize 1



#define CH9_INTSTATUS_SRC_SLV_ERR_IntStat_BitAddressOffset 7
#define CH9_INTSTATUS_SRC_SLV_ERR_IntStat_RegisterSize 1



#define CH9_INTSTATUS_DST_SLV_ERR_IntStat_BitAddressOffset 8
#define CH9_INTSTATUS_DST_SLV_ERR_IntStat_RegisterSize 1



#define CH9_INTSTATUS_LLI_RD_DEC_ERR_IntStat_BitAddressOffset 9
#define CH9_INTSTATUS_LLI_RD_DEC_ERR_IntStat_RegisterSize 1



#define CH9_INTSTATUS_LLI_WR_DEC_ERR_IntStat_BitAddressOffset 10
#define CH9_INTSTATUS_LLI_WR_DEC_ERR_IntStat_RegisterSize 1



#define CH9_INTSTATUS_LLI_RD_SLV_ERR_IntStat_BitAddressOffset 11
#define CH9_INTSTATUS_LLI_RD_SLV_ERR_IntStat_RegisterSize 1



#define CH9_INTSTATUS_LLI_WR_SLV_ERR_IntStat_BitAddressOffset 12
#define CH9_INTSTATUS_LLI_WR_SLV_ERR_IntStat_RegisterSize 1



#define CH9_INTSTATUS_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_BitAddressOffset 13
#define CH9_INTSTATUS_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_RegisterSize 1



#define CH9_INTSTATUS_SLVIF_MULTIBLKTYPE_ERR_IntStat_BitAddressOffset 14
#define CH9_INTSTATUS_SLVIF_MULTIBLKTYPE_ERR_IntStat_RegisterSize 1



#define CH9_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_15_BitAddressOffset 15
#define CH9_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_15_RegisterSize 1



#define CH9_INTSTATUS_SLVIF_DEC_ERR_IntStat_BitAddressOffset 16
#define CH9_INTSTATUS_SLVIF_DEC_ERR_IntStat_RegisterSize 1



#define CH9_INTSTATUS_SLVIF_WR2RO_ERR_IntStat_BitAddressOffset 17
#define CH9_INTSTATUS_SLVIF_WR2RO_ERR_IntStat_RegisterSize 1



#define CH9_INTSTATUS_SLVIF_RD2RWO_ERR_IntStat_BitAddressOffset 18
#define CH9_INTSTATUS_SLVIF_RD2RWO_ERR_IntStat_RegisterSize 1



#define CH9_INTSTATUS_SLVIF_WRONCHEN_ERR_IntStat_BitAddressOffset 19
#define CH9_INTSTATUS_SLVIF_WRONCHEN_ERR_IntStat_RegisterSize 1



#define CH9_INTSTATUS_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_BitAddressOffset 20
#define CH9_INTSTATUS_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_RegisterSize 1



#define CH9_INTSTATUS_SLVIF_WRONHOLD_ERR_IntStat_BitAddressOffset 21
#define CH9_INTSTATUS_SLVIF_WRONHOLD_ERR_IntStat_RegisterSize 1



#define CH9_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_22to23_BitAddressOffset 22
#define CH9_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_22to23_RegisterSize 2



#define CH9_INTSTATUS_SLVIF_ADDRPARITY_ERR_IntStat_BitAddressOffset 24
#define CH9_INTSTATUS_SLVIF_ADDRPARITY_ERR_IntStat_RegisterSize 1



#define CH9_INTSTATUS_SLVIF_WRPARITY_ERR_IntStat_BitAddressOffset 25
#define CH9_INTSTATUS_SLVIF_WRPARITY_ERR_IntStat_RegisterSize 1



#define CH9_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_26_BitAddressOffset 26
#define CH9_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_26_RegisterSize 1



#define CH9_INTSTATUS_CH_LOCK_CLEARED_IntStat_BitAddressOffset 27
#define CH9_INTSTATUS_CH_LOCK_CLEARED_IntStat_RegisterSize 1



#define CH9_INTSTATUS_CH_SRC_SUSPENDED_IntStat_BitAddressOffset 28
#define CH9_INTSTATUS_CH_SRC_SUSPENDED_IntStat_RegisterSize 1



#define CH9_INTSTATUS_CH_SUSPENDED_IntStat_BitAddressOffset 29
#define CH9_INTSTATUS_CH_SUSPENDED_IntStat_RegisterSize 1



#define CH9_INTSTATUS_CH_DISABLED_IntStat_BitAddressOffset 30
#define CH9_INTSTATUS_CH_DISABLED_IntStat_RegisterSize 1



#define CH9_INTSTATUS_CH_ABORTED_IntStat_BitAddressOffset 31
#define CH9_INTSTATUS_CH_ABORTED_IntStat_RegisterSize 1



#define CH9_INTSTATUS_ECC_PROT_CHMem_CorrERR_IntStat_BitAddressOffset 32
#define CH9_INTSTATUS_ECC_PROT_CHMem_CorrERR_IntStat_RegisterSize 1



#define CH9_INTSTATUS_ECC_PROT_CHMem_UnCorrERR_IntStat_BitAddressOffset 33
#define CH9_INTSTATUS_ECC_PROT_CHMem_UnCorrERR_IntStat_RegisterSize 1



#define CH9_INTSTATUS_ECC_PROT_UIDMem_CorrERR_IntStat_BitAddressOffset 34
#define CH9_INTSTATUS_ECC_PROT_UIDMem_CorrERR_IntStat_RegisterSize 1



#define CH9_INTSTATUS_ECC_PROT_UIDMem_UnCorrERR_IntStat_BitAddressOffset 35
#define CH9_INTSTATUS_ECC_PROT_UIDMem_UnCorrERR_IntStat_RegisterSize 1



#define CH9_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_36to63_BitAddressOffset 36
#define CH9_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_36to63_RegisterSize 28





#define CH9_INTSIGNAL_ENABLEREG (Channel9_Registers_Address_Block_BaseAddress + 0x90)
#define CH9_INTSIGNAL_ENABLEREG_RegisterSize 64
#define CH9_INTSIGNAL_ENABLEREG_RegisterResetValue 0xffffffffffffffff
#define CH9_INTSIGNAL_ENABLEREG_RegisterResetMask 0xffffffffffffffff





#define CH9_INTSIGNAL_ENABLEREG_Enable_BLOCK_TFR_DONE_IntSignal_BitAddressOffset 0
#define CH9_INTSIGNAL_ENABLEREG_Enable_BLOCK_TFR_DONE_IntSignal_RegisterSize 1



#define CH9_INTSIGNAL_ENABLEREG_Enable_DMA_TFR_DONE_IntSignal_BitAddressOffset 1
#define CH9_INTSIGNAL_ENABLEREG_Enable_DMA_TFR_DONE_IntSignal_RegisterSize 1



#define CH9_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_2_BitAddressOffset 2
#define CH9_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_2_RegisterSize 1



#define CH9_INTSIGNAL_ENABLEREG_Enable_SRC_TRANSCOMP_IntSignal_BitAddressOffset 3
#define CH9_INTSIGNAL_ENABLEREG_Enable_SRC_TRANSCOMP_IntSignal_RegisterSize 1



#define CH9_INTSIGNAL_ENABLEREG_Enable_DST_TRANSCOMP_IntSignal_BitAddressOffset 4
#define CH9_INTSIGNAL_ENABLEREG_Enable_DST_TRANSCOMP_IntSignal_RegisterSize 1



#define CH9_INTSIGNAL_ENABLEREG_Enable_SRC_DEC_ERR_IntSignal_BitAddressOffset 5
#define CH9_INTSIGNAL_ENABLEREG_Enable_SRC_DEC_ERR_IntSignal_RegisterSize 1



#define CH9_INTSIGNAL_ENABLEREG_Enable_DST_DEC_ERR_IntSignal_BitAddressOffset 6
#define CH9_INTSIGNAL_ENABLEREG_Enable_DST_DEC_ERR_IntSignal_RegisterSize 1



#define CH9_INTSIGNAL_ENABLEREG_Enable_SRC_SLV_ERR_IntSignal_BitAddressOffset 7
#define CH9_INTSIGNAL_ENABLEREG_Enable_SRC_SLV_ERR_IntSignal_RegisterSize 1



#define CH9_INTSIGNAL_ENABLEREG_Enable_DST_SLV_ERR_IntSignal_BitAddressOffset 8
#define CH9_INTSIGNAL_ENABLEREG_Enable_DST_SLV_ERR_IntSignal_RegisterSize 1



#define CH9_INTSIGNAL_ENABLEREG_Enable_LLI_RD_DEC_ERR_IntSignal_BitAddressOffset 9
#define CH9_INTSIGNAL_ENABLEREG_Enable_LLI_RD_DEC_ERR_IntSignal_RegisterSize 1



#define CH9_INTSIGNAL_ENABLEREG_Enable_LLI_WR_DEC_ERR_IntSignal_BitAddressOffset 10
#define CH9_INTSIGNAL_ENABLEREG_Enable_LLI_WR_DEC_ERR_IntSignal_RegisterSize 1



#define CH9_INTSIGNAL_ENABLEREG_Enable_LLI_RD_SLV_ERR_IntSignal_BitAddressOffset 11
#define CH9_INTSIGNAL_ENABLEREG_Enable_LLI_RD_SLV_ERR_IntSignal_RegisterSize 1



#define CH9_INTSIGNAL_ENABLEREG_Enable_LLI_WR_SLV_ERR_IntSignal_BitAddressOffset 12
#define CH9_INTSIGNAL_ENABLEREG_Enable_LLI_WR_SLV_ERR_IntSignal_RegisterSize 1



#define CH9_INTSIGNAL_ENABLEREG_Enable_SHADOWREG_OR_LLI_INVALID_ERR_IntSignal_BitAddressOffset 13
#define CH9_INTSIGNAL_ENABLEREG_Enable_SHADOWREG_OR_LLI_INVALID_ERR_IntSignal_RegisterSize 1



#define CH9_INTSIGNAL_ENABLEREG_Enable_SLVIF_MULTIBLKTYPE_ERR_IntSignal_BitAddressOffset 14
#define CH9_INTSIGNAL_ENABLEREG_Enable_SLVIF_MULTIBLKTYPE_ERR_IntSignal_RegisterSize 1



#define CH9_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_15_BitAddressOffset 15
#define CH9_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_15_RegisterSize 1



#define CH9_INTSIGNAL_ENABLEREG_Enable_SLVIF_DEC_ERR_IntSignal_BitAddressOffset 16
#define CH9_INTSIGNAL_ENABLEREG_Enable_SLVIF_DEC_ERR_IntSignal_RegisterSize 1



#define CH9_INTSIGNAL_ENABLEREG_Enable_SLVIF_WR2RO_ERR_IntSignal_BitAddressOffset 17
#define CH9_INTSIGNAL_ENABLEREG_Enable_SLVIF_WR2RO_ERR_IntSignal_RegisterSize 1



#define CH9_INTSIGNAL_ENABLEREG_Enable_SLVIF_RD2RWO_ERR_IntSignal_BitAddressOffset 18
#define CH9_INTSIGNAL_ENABLEREG_Enable_SLVIF_RD2RWO_ERR_IntSignal_RegisterSize 1



#define CH9_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRONCHEN_ERR_IntSignal_BitAddressOffset 19
#define CH9_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRONCHEN_ERR_IntSignal_RegisterSize 1



#define CH9_INTSIGNAL_ENABLEREG_Enable_SLVIF_SHADOWREG_WRON_VALID_ERR_IntSignal_BitAddressOffset 20
#define CH9_INTSIGNAL_ENABLEREG_Enable_SLVIF_SHADOWREG_WRON_VALID_ERR_IntSignal_RegisterSize 1



#define CH9_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRONHOLD_ERR_IntSignal_BitAddressOffset 21
#define CH9_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRONHOLD_ERR_IntSignal_RegisterSize 1



#define CH9_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_22to23_BitAddressOffset 22
#define CH9_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_22to23_RegisterSize 2



#define CH9_INTSIGNAL_ENABLEREG_Enable_SLVIF_ADDRPARITY_ERR_IntSignal_BitAddressOffset 24
#define CH9_INTSIGNAL_ENABLEREG_Enable_SLVIF_ADDRPARITY_ERR_IntSignal_RegisterSize 1



#define CH9_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRPARITY_ERR_IntSignal_BitAddressOffset 25
#define CH9_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRPARITY_ERR_IntSignal_RegisterSize 1



#define CH9_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_26_BitAddressOffset 26
#define CH9_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_26_RegisterSize 1



#define CH9_INTSIGNAL_ENABLEREG_Enable_CH_LOCK_CLEARED_IntSignal_BitAddressOffset 27
#define CH9_INTSIGNAL_ENABLEREG_Enable_CH_LOCK_CLEARED_IntSignal_RegisterSize 1



#define CH9_INTSIGNAL_ENABLEREG_Enable_CH_SRC_SUSPENDED_IntSignal_BitAddressOffset 28
#define CH9_INTSIGNAL_ENABLEREG_Enable_CH_SRC_SUSPENDED_IntSignal_RegisterSize 1



#define CH9_INTSIGNAL_ENABLEREG_Enable_CH_SUSPENDED_IntSignal_BitAddressOffset 29
#define CH9_INTSIGNAL_ENABLEREG_Enable_CH_SUSPENDED_IntSignal_RegisterSize 1



#define CH9_INTSIGNAL_ENABLEREG_Enable_CH_DISABLED_IntSignal_BitAddressOffset 30
#define CH9_INTSIGNAL_ENABLEREG_Enable_CH_DISABLED_IntSignal_RegisterSize 1



#define CH9_INTSIGNAL_ENABLEREG_Enable_CH_ABORTED_IntSignal_BitAddressOffset 31
#define CH9_INTSIGNAL_ENABLEREG_Enable_CH_ABORTED_IntSignal_RegisterSize 1



#define CH9_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_CHMem_CorrERR_IntSignal_BitAddressOffset 32
#define CH9_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_CHMem_CorrERR_IntSignal_RegisterSize 1



#define CH9_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_CHMem_UnCorrERR_IntSignal_BitAddressOffset 33
#define CH9_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_CHMem_UnCorrERR_IntSignal_RegisterSize 1



#define CH9_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_UIDMem_CorrERR_IntSignal_BitAddressOffset 34
#define CH9_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_UIDMem_CorrERR_IntSignal_RegisterSize 1



#define CH9_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_UIDMem_UnCorrERR_IntSignal_BitAddressOffset 35
#define CH9_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_UIDMem_UnCorrERR_IntSignal_RegisterSize 1



#define CH9_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_36to63_BitAddressOffset 36
#define CH9_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_36to63_RegisterSize 28





#define CH9_INTCLEARREG (Channel9_Registers_Address_Block_BaseAddress + 0x98)
#define CH9_INTCLEARREG_RegisterSize 64
#define CH9_INTCLEARREG_RegisterResetValue 0x0
#define CH9_INTCLEARREG_RegisterResetMask 0xffffffffffffffff





#define CH9_INTCLEARREG_Clear_BLOCK_TFR_DONE_IntStat_BitAddressOffset 0
#define CH9_INTCLEARREG_Clear_BLOCK_TFR_DONE_IntStat_RegisterSize 1



#define CH9_INTCLEARREG_Clear_DMA_TFR_DONE_IntStat_BitAddressOffset 1
#define CH9_INTCLEARREG_Clear_DMA_TFR_DONE_IntStat_RegisterSize 1



#define CH9_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_2_BitAddressOffset 2
#define CH9_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_2_RegisterSize 1



#define CH9_INTCLEARREG_Clear_SRC_TRANSCOMP_IntStat_BitAddressOffset 3
#define CH9_INTCLEARREG_Clear_SRC_TRANSCOMP_IntStat_RegisterSize 1



#define CH9_INTCLEARREG_Clear_DST_TRANSCOMP_IntStat_BitAddressOffset 4
#define CH9_INTCLEARREG_Clear_DST_TRANSCOMP_IntStat_RegisterSize 1



#define CH9_INTCLEARREG_Clear_SRC_DEC_ERR_IntStat_BitAddressOffset 5
#define CH9_INTCLEARREG_Clear_SRC_DEC_ERR_IntStat_RegisterSize 1



#define CH9_INTCLEARREG_Clear_DST_DEC_ERR_IntStat_BitAddressOffset 6
#define CH9_INTCLEARREG_Clear_DST_DEC_ERR_IntStat_RegisterSize 1



#define CH9_INTCLEARREG_Clear_SRC_SLV_ERR_IntStat_BitAddressOffset 7
#define CH9_INTCLEARREG_Clear_SRC_SLV_ERR_IntStat_RegisterSize 1



#define CH9_INTCLEARREG_Clear_DST_SLV_ERR_IntStat_BitAddressOffset 8
#define CH9_INTCLEARREG_Clear_DST_SLV_ERR_IntStat_RegisterSize 1



#define CH9_INTCLEARREG_Clear_LLI_RD_DEC_ERR_IntStat_BitAddressOffset 9
#define CH9_INTCLEARREG_Clear_LLI_RD_DEC_ERR_IntStat_RegisterSize 1



#define CH9_INTCLEARREG_Clear_LLI_WR_DEC_ERR_IntStat_BitAddressOffset 10
#define CH9_INTCLEARREG_Clear_LLI_WR_DEC_ERR_IntStat_RegisterSize 1



#define CH9_INTCLEARREG_Clear_LLI_RD_SLV_ERR_IntStat_BitAddressOffset 11
#define CH9_INTCLEARREG_Clear_LLI_RD_SLV_ERR_IntStat_RegisterSize 1



#define CH9_INTCLEARREG_Clear_LLI_WR_SLV_ERR_IntStat_BitAddressOffset 12
#define CH9_INTCLEARREG_Clear_LLI_WR_SLV_ERR_IntStat_RegisterSize 1



#define CH9_INTCLEARREG_Clear_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_BitAddressOffset 13
#define CH9_INTCLEARREG_Clear_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_RegisterSize 1



#define CH9_INTCLEARREG_Clear_SLVIF_MULTIBLKTYPE_ERR_IntStat_BitAddressOffset 14
#define CH9_INTCLEARREG_Clear_SLVIF_MULTIBLKTYPE_ERR_IntStat_RegisterSize 1



#define CH9_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_15_BitAddressOffset 15
#define CH9_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_15_RegisterSize 1



#define CH9_INTCLEARREG_Clear_SLVIF_DEC_ERR_IntStat_BitAddressOffset 16
#define CH9_INTCLEARREG_Clear_SLVIF_DEC_ERR_IntStat_RegisterSize 1



#define CH9_INTCLEARREG_Clear_SLVIF_WR2RO_ERR_IntStat_BitAddressOffset 17
#define CH9_INTCLEARREG_Clear_SLVIF_WR2RO_ERR_IntStat_RegisterSize 1



#define CH9_INTCLEARREG_Clear_SLVIF_RD2RWO_ERR_IntStat_BitAddressOffset 18
#define CH9_INTCLEARREG_Clear_SLVIF_RD2RWO_ERR_IntStat_RegisterSize 1



#define CH9_INTCLEARREG_Clear_SLVIF_WRONCHEN_ERR_IntStat_BitAddressOffset 19
#define CH9_INTCLEARREG_Clear_SLVIF_WRONCHEN_ERR_IntStat_RegisterSize 1



#define CH9_INTCLEARREG_Clear_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_BitAddressOffset 20
#define CH9_INTCLEARREG_Clear_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_RegisterSize 1



#define CH9_INTCLEARREG_Clear_SLVIF_WRONHOLD_ERR_IntStat_BitAddressOffset 21
#define CH9_INTCLEARREG_Clear_SLVIF_WRONHOLD_ERR_IntStat_RegisterSize 1



#define CH9_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_22to23_BitAddressOffset 22
#define CH9_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_22to23_RegisterSize 2



#define CH9_INTCLEARREG_Clear_SLVIF_ADDRPARITY_ERR_IntStat_BitAddressOffset 24
#define CH9_INTCLEARREG_Clear_SLVIF_ADDRPARITY_ERR_IntStat_RegisterSize 1



#define CH9_INTCLEARREG_Clear_SLVIF_WRPARITY_ERR_IntStat_BitAddressOffset 25
#define CH9_INTCLEARREG_Clear_SLVIF_WRPARITY_ERR_IntStat_RegisterSize 1



#define CH9_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_26_BitAddressOffset 26
#define CH9_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_26_RegisterSize 1



#define CH9_INTCLEARREG_Clear_CH_LOCK_CLEARED_IntStat_BitAddressOffset 27
#define CH9_INTCLEARREG_Clear_CH_LOCK_CLEARED_IntStat_RegisterSize 1



#define CH9_INTCLEARREG_Clear_CH_SRC_SUSPENDED_IntStat_BitAddressOffset 28
#define CH9_INTCLEARREG_Clear_CH_SRC_SUSPENDED_IntStat_RegisterSize 1



#define CH9_INTCLEARREG_Clear_CH_SUSPENDED_IntStat_BitAddressOffset 29
#define CH9_INTCLEARREG_Clear_CH_SUSPENDED_IntStat_RegisterSize 1



#define CH9_INTCLEARREG_Clear_CH_DISABLED_IntStat_BitAddressOffset 30
#define CH9_INTCLEARREG_Clear_CH_DISABLED_IntStat_RegisterSize 1



#define CH9_INTCLEARREG_Clear_CH_ABORTED_IntStat_BitAddressOffset 31
#define CH9_INTCLEARREG_Clear_CH_ABORTED_IntStat_RegisterSize 1



#define CH9_INTCLEARREG_Clear_ECC_PROT_CHMem_CorrERR_IntStat_BitAddressOffset 32
#define CH9_INTCLEARREG_Clear_ECC_PROT_CHMem_CorrERR_IntStat_RegisterSize 1



#define CH9_INTCLEARREG_Clear_ECC_PROT_CHMem_UnCorrERR_IntStat_BitAddressOffset 33
#define CH9_INTCLEARREG_Clear_ECC_PROT_CHMem_UnCorrERR_IntStat_RegisterSize 1



#define CH9_INTCLEARREG_Clear_ECC_PROT_UIDMem_CorrERR_IntStat_BitAddressOffset 34
#define CH9_INTCLEARREG_Clear_ECC_PROT_UIDMem_CorrERR_IntStat_RegisterSize 1



#define CH9_INTCLEARREG_Clear_ECC_PROT_UIDMem_UnCorrERR_IntStat_BitAddressOffset 35
#define CH9_INTCLEARREG_Clear_ECC_PROT_UIDMem_UnCorrERR_IntStat_RegisterSize 1



#define CH9_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_36to63_BitAddressOffset 36
#define CH9_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_36to63_RegisterSize 28





#define CH9_CFG_EXTD (Channel9_Registers_Address_Block_BaseAddress + 0xa0)
#define CH9_CFG_EXTD_RegisterSize 64
#define CH9_CFG_EXTD_RegisterResetValue 0x0
#define CH9_CFG_EXTD_RegisterResetMask 0xffffffffffffffff





#define CH9_CFG_EXTD_LLI_AXPROT_BitAddressOffset 0
#define CH9_CFG_EXTD_LLI_AXPROT_RegisterSize 3



#define CH9_CFG_EXTD_LLI_AXCACHE_BitAddressOffset 3
#define CH9_CFG_EXTD_LLI_AXCACHE_RegisterSize 4



#define CH9_CFG_EXTD_RSVD_DMAC_CHx_CFG_EXTD_7to63_BitAddressOffset 7
#define CH9_CFG_EXTD_RSVD_DMAC_CHx_CFG_EXTD_7to63_RegisterSize 57



#define Channel10_Registers_Address_Block_BaseAddress 0xa00



#define CH10_SAR (Channel10_Registers_Address_Block_BaseAddress + 0x0)
#define CH10_SAR_RegisterSize 64
#define CH10_SAR_RegisterResetValue 0x0
#define CH10_SAR_RegisterResetMask 0xffffffffffffffff





#define CH10_SAR_SAR_BitAddressOffset 0
#define CH10_SAR_SAR_RegisterSize 64





#define CH10_DAR (Channel10_Registers_Address_Block_BaseAddress + 0x8)
#define CH10_DAR_RegisterSize 64
#define CH10_DAR_RegisterResetValue 0x0
#define CH10_DAR_RegisterResetMask 0xffffffffffffffff





#define CH10_DAR_DAR_BitAddressOffset 0
#define CH10_DAR_DAR_RegisterSize 64





#define CH10_BLOCK_TS (Channel10_Registers_Address_Block_BaseAddress + 0x10)
#define CH10_BLOCK_TS_RegisterSize 64
#define CH10_BLOCK_TS_RegisterResetValue 0x0
#define CH10_BLOCK_TS_RegisterResetMask 0xffffffffffffffff





#define CH10_BLOCK_TS_BLOCK_TS_BitAddressOffset 0
#define CH10_BLOCK_TS_BLOCK_TS_RegisterSize 22



#define CH10_BLOCK_TS_RSVD_DMAC_CHx_BLOCK_TSREG_63to22_BitAddressOffset 22
#define CH10_BLOCK_TS_RSVD_DMAC_CHx_BLOCK_TSREG_63to22_RegisterSize 42





#define CH10_CTL (Channel10_Registers_Address_Block_BaseAddress + 0x18)
#define CH10_CTL_RegisterSize 64
#define CH10_CTL_RegisterResetValue 0x1200
#define CH10_CTL_RegisterResetMask 0xffffffffffffffff





#define CH10_CTL_SMS_BitAddressOffset 0
#define CH10_CTL_SMS_RegisterSize 1



#define CH10_CTL_RSVD_DMAC_CHx_CTL_1_BitAddressOffset 1
#define CH10_CTL_RSVD_DMAC_CHx_CTL_1_RegisterSize 1



#define CH10_CTL_DMS_BitAddressOffset 2
#define CH10_CTL_DMS_RegisterSize 1



#define CH10_CTL_RSVD_DMAC_CHx_CTL_3_BitAddressOffset 3
#define CH10_CTL_RSVD_DMAC_CHx_CTL_3_RegisterSize 1



#define CH10_CTL_SINC_BitAddressOffset 4
#define CH10_CTL_SINC_RegisterSize 1



#define CH10_CTL_RSVD_DMAC_CHx_CTL_5_BitAddressOffset 5
#define CH10_CTL_RSVD_DMAC_CHx_CTL_5_RegisterSize 1



#define CH10_CTL_DINC_BitAddressOffset 6
#define CH10_CTL_DINC_RegisterSize 1



#define CH10_CTL_RSVD_DMAC_CHx_CTL_7_BitAddressOffset 7
#define CH10_CTL_RSVD_DMAC_CHx_CTL_7_RegisterSize 1



#define CH10_CTL_SRC_TR_WIDTH_BitAddressOffset 8
#define CH10_CTL_SRC_TR_WIDTH_RegisterSize 3



#define CH10_CTL_DST_TR_WIDTH_BitAddressOffset 11
#define CH10_CTL_DST_TR_WIDTH_RegisterSize 3



#define CH10_CTL_SRC_MSIZE_BitAddressOffset 14
#define CH10_CTL_SRC_MSIZE_RegisterSize 4



#define CH10_CTL_DST_MSIZE_BitAddressOffset 18
#define CH10_CTL_DST_MSIZE_RegisterSize 4



#define CH10_CTL_AR_CACHE_BitAddressOffset 22
#define CH10_CTL_AR_CACHE_RegisterSize 4



#define CH10_CTL_AW_CACHE_BitAddressOffset 26
#define CH10_CTL_AW_CACHE_RegisterSize 4



#define CH10_CTL_NonPosted_LastWrite_En_BitAddressOffset 30
#define CH10_CTL_NonPosted_LastWrite_En_RegisterSize 1



#define CH10_CTL_RSVD_DMAC_CHx_CTL_31_BitAddressOffset 31
#define CH10_CTL_RSVD_DMAC_CHx_CTL_31_RegisterSize 1



#define CH10_CTL_AR_PROT_BitAddressOffset 32
#define CH10_CTL_AR_PROT_RegisterSize 3



#define CH10_CTL_AW_PROT_BitAddressOffset 35
#define CH10_CTL_AW_PROT_RegisterSize 3



#define CH10_CTL_ARLEN_EN_BitAddressOffset 38
#define CH10_CTL_ARLEN_EN_RegisterSize 1



#define CH10_CTL_ARLEN_BitAddressOffset 39
#define CH10_CTL_ARLEN_RegisterSize 8



#define CH10_CTL_AWLEN_EN_BitAddressOffset 47
#define CH10_CTL_AWLEN_EN_RegisterSize 1



#define CH10_CTL_AWLEN_BitAddressOffset 48
#define CH10_CTL_AWLEN_RegisterSize 8



#define CH10_CTL_SRC_STAT_EN_BitAddressOffset 56
#define CH10_CTL_SRC_STAT_EN_RegisterSize 1



#define CH10_CTL_DST_STAT_EN_BitAddressOffset 57
#define CH10_CTL_DST_STAT_EN_RegisterSize 1



#define CH10_CTL_IOC_BlkTfr_BitAddressOffset 58
#define CH10_CTL_IOC_BlkTfr_RegisterSize 1



#define CH10_CTL_RSVD_DMAC_CHx_CTL_59to61_BitAddressOffset 59
#define CH10_CTL_RSVD_DMAC_CHx_CTL_59to61_RegisterSize 3



#define CH10_CTL_SHADOWREG_OR_LLI_LAST_BitAddressOffset 62
#define CH10_CTL_SHADOWREG_OR_LLI_LAST_RegisterSize 1



#define CH10_CTL_SHADOWREG_OR_LLI_VALID_BitAddressOffset 63
#define CH10_CTL_SHADOWREG_OR_LLI_VALID_RegisterSize 1





#define CH10_CFG2 (Channel10_Registers_Address_Block_BaseAddress + 0x20)
#define CH10_CFG2_RegisterSize 64
#define CH10_CFG2_RegisterResetValue 0xa001b00000000
#define CH10_CFG2_RegisterResetMask 0xffffffffffffffff





#define CH10_CFG2_SRC_MULTBLK_TYPE_BitAddressOffset 0
#define CH10_CFG2_SRC_MULTBLK_TYPE_RegisterSize 2



#define CH10_CFG2_DST_MULTBLK_TYPE_BitAddressOffset 2
#define CH10_CFG2_DST_MULTBLK_TYPE_RegisterSize 2



#define CH10_CFG2_SRC_PER_BitAddressOffset 4
#define CH10_CFG2_SRC_PER_RegisterSize 5



#define CH10_CFG2_RSVD_DMAC_CHx_CFG_9_4_BitAddressOffset 9
#define CH10_CFG2_RSVD_DMAC_CHx_CFG_9_4_RegisterSize 1



#define CH10_CFG2_RSVD_DMAC_CHx_CFG_10_BitAddressOffset 10
#define CH10_CFG2_RSVD_DMAC_CHx_CFG_10_RegisterSize 1



#define CH10_CFG2_DST_PER_BitAddressOffset 11
#define CH10_CFG2_DST_PER_RegisterSize 5



#define CH10_CFG2_RSVD_DMAC_CHx_CFG_16_11_BitAddressOffset 16
#define CH10_CFG2_RSVD_DMAC_CHx_CFG_16_11_RegisterSize 1



#define CH10_CFG2_RSVD_DMAC_CHx_CFG_17_BitAddressOffset 17
#define CH10_CFG2_RSVD_DMAC_CHx_CFG_17_RegisterSize 1



#define CH10_CFG2_RD_UID_BitAddressOffset 18
#define CH10_CFG2_RD_UID_RegisterSize 4



#define CH10_CFG2_RSVD_DMAC_CHx_CFG_22to24_BitAddressOffset 22
#define CH10_CFG2_RSVD_DMAC_CHx_CFG_22to24_RegisterSize 3



#define CH10_CFG2_WR_UID_BitAddressOffset 25
#define CH10_CFG2_WR_UID_RegisterSize 4



#define CH10_CFG2_RSVD_DMAC_CHx_CFG_29to31_BitAddressOffset 29
#define CH10_CFG2_RSVD_DMAC_CHx_CFG_29to31_RegisterSize 3



#define CH10_CFG2_TT_FC_BitAddressOffset 32
#define CH10_CFG2_TT_FC_RegisterSize 3



#define CH10_CFG2_HS_SEL_SRC_BitAddressOffset 35
#define CH10_CFG2_HS_SEL_SRC_RegisterSize 1



#define CH10_CFG2_HS_SEL_DST_BitAddressOffset 36
#define CH10_CFG2_HS_SEL_DST_RegisterSize 1



#define CH10_CFG2_SRC_HWHS_POL_BitAddressOffset 37
#define CH10_CFG2_SRC_HWHS_POL_RegisterSize 1



#define CH10_CFG2_DST_HWHS_POL_BitAddressOffset 38
#define CH10_CFG2_DST_HWHS_POL_RegisterSize 1



#define CH10_CFG2_RSVD_DMAC_CHx_CFG_39to46_BitAddressOffset 39
#define CH10_CFG2_RSVD_DMAC_CHx_CFG_39to46_RegisterSize 8



#define CH10_CFG2_CH_PRIOR_BitAddressOffset 47
#define CH10_CFG2_CH_PRIOR_RegisterSize 5



#define CH10_CFG2_LOCK_CH_BitAddressOffset 52
#define CH10_CFG2_LOCK_CH_RegisterSize 1



#define CH10_CFG2_LOCK_CH_L_BitAddressOffset 53
#define CH10_CFG2_LOCK_CH_L_RegisterSize 2



#define CH10_CFG2_SRC_OSR_LMT_BitAddressOffset 55
#define CH10_CFG2_SRC_OSR_LMT_RegisterSize 4



#define CH10_CFG2_DST_OSR_LMT_BitAddressOffset 59
#define CH10_CFG2_DST_OSR_LMT_RegisterSize 4



#define CH10_CFG2_RSVD_DMAC_CHx_CFG_63_BitAddressOffset 63
#define CH10_CFG2_RSVD_DMAC_CHx_CFG_63_RegisterSize 1





#define CH10_LLP (Channel10_Registers_Address_Block_BaseAddress + 0x28)
#define CH10_LLP_RegisterSize 64
#define CH10_LLP_RegisterResetValue 0x0
#define CH10_LLP_RegisterResetMask 0xffffffffffffffff





#define CH10_LLP_LMS_BitAddressOffset 0
#define CH10_LLP_LMS_RegisterSize 1



#define CH10_LLP_RSVD_DMAC_CHx_LLP_1to5_BitAddressOffset 1
#define CH10_LLP_RSVD_DMAC_CHx_LLP_1to5_RegisterSize 5



#define CH10_LLP_LOC_BitAddressOffset 6
#define CH10_LLP_LOC_RegisterSize 58





#define CH10_STATUSREG (Channel10_Registers_Address_Block_BaseAddress + 0x30)
#define CH10_STATUSREG_RegisterSize 64
#define CH10_STATUSREG_RegisterResetValue 0x0
#define CH10_STATUSREG_RegisterResetMask 0xffffffffffffffff





#define CH10_STATUSREG_CMPLTD_BLK_TFR_SIZE_BitAddressOffset 0
#define CH10_STATUSREG_CMPLTD_BLK_TFR_SIZE_RegisterSize 22



#define CH10_STATUSREG_RSVD_DMAC_CHx_STATUSREG_22to31_BitAddressOffset 22
#define CH10_STATUSREG_RSVD_DMAC_CHx_STATUSREG_22to31_RegisterSize 10



#define CH10_STATUSREG_DATA_LEFT_IN_FIFO_BitAddressOffset 32
#define CH10_STATUSREG_DATA_LEFT_IN_FIFO_RegisterSize 15



#define CH10_STATUSREG_RSVD_DMAC_CHx_STATUSREG_47to63_BitAddressOffset 47
#define CH10_STATUSREG_RSVD_DMAC_CHx_STATUSREG_47to63_RegisterSize 17





#define CH10_SWHSSRCREG (Channel10_Registers_Address_Block_BaseAddress + 0x38)
#define CH10_SWHSSRCREG_RegisterSize 64
#define CH10_SWHSSRCREG_RegisterResetValue 0x0
#define CH10_SWHSSRCREG_RegisterResetMask 0xffffffffffffffff





#define CH10_SWHSSRCREG_SWHS_REQ_SRC_BitAddressOffset 0
#define CH10_SWHSSRCREG_SWHS_REQ_SRC_RegisterSize 1



#define CH10_SWHSSRCREG_SWHS_REQ_SRC_WE_BitAddressOffset 1
#define CH10_SWHSSRCREG_SWHS_REQ_SRC_WE_RegisterSize 1



#define CH10_SWHSSRCREG_SWHS_SGLREQ_SRC_BitAddressOffset 2
#define CH10_SWHSSRCREG_SWHS_SGLREQ_SRC_RegisterSize 1



#define CH10_SWHSSRCREG_SWHS_SGLREQ_SRC_WE_BitAddressOffset 3
#define CH10_SWHSSRCREG_SWHS_SGLREQ_SRC_WE_RegisterSize 1



#define CH10_SWHSSRCREG_SWHS_LST_SRC_BitAddressOffset 4
#define CH10_SWHSSRCREG_SWHS_LST_SRC_RegisterSize 1



#define CH10_SWHSSRCREG_SWHS_LST_SRC_WE_BitAddressOffset 5
#define CH10_SWHSSRCREG_SWHS_LST_SRC_WE_RegisterSize 1



#define CH10_SWHSSRCREG_RSVD_DMAC_CHx_SWHSSRCREG_6to63_BitAddressOffset 6
#define CH10_SWHSSRCREG_RSVD_DMAC_CHx_SWHSSRCREG_6to63_RegisterSize 58





#define CH10_SWHSDSTREG (Channel10_Registers_Address_Block_BaseAddress + 0x40)
#define CH10_SWHSDSTREG_RegisterSize 64
#define CH10_SWHSDSTREG_RegisterResetValue 0x0
#define CH10_SWHSDSTREG_RegisterResetMask 0xffffffffffffffff





#define CH10_SWHSDSTREG_SWHS_REQ_DST_BitAddressOffset 0
#define CH10_SWHSDSTREG_SWHS_REQ_DST_RegisterSize 1



#define CH10_SWHSDSTREG_SWHS_REQ_DST_WE_BitAddressOffset 1
#define CH10_SWHSDSTREG_SWHS_REQ_DST_WE_RegisterSize 1



#define CH10_SWHSDSTREG_SWHS_SGLREQ_DST_BitAddressOffset 2
#define CH10_SWHSDSTREG_SWHS_SGLREQ_DST_RegisterSize 1



#define CH10_SWHSDSTREG_SWHS_SGLREQ_DST_WE_BitAddressOffset 3
#define CH10_SWHSDSTREG_SWHS_SGLREQ_DST_WE_RegisterSize 1



#define CH10_SWHSDSTREG_SWHS_LST_DST_BitAddressOffset 4
#define CH10_SWHSDSTREG_SWHS_LST_DST_RegisterSize 1



#define CH10_SWHSDSTREG_SWHS_LST_DST_WE_BitAddressOffset 5
#define CH10_SWHSDSTREG_SWHS_LST_DST_WE_RegisterSize 1



#define CH10_SWHSDSTREG_RSVD_DMAC_CHx_SWHSDSTREG_6to63_BitAddressOffset 6
#define CH10_SWHSDSTREG_RSVD_DMAC_CHx_SWHSDSTREG_6to63_RegisterSize 58





#define CH10_BLK_TFR_RESUMEREQREG (Channel10_Registers_Address_Block_BaseAddress + 0x48)
#define CH10_BLK_TFR_RESUMEREQREG_RegisterSize 64
#define CH10_BLK_TFR_RESUMEREQREG_RegisterResetValue 0x0
#define CH10_BLK_TFR_RESUMEREQREG_RegisterResetMask 0xffffffffffffffff





#define CH10_BLK_TFR_RESUMEREQREG_BLK_TFR_RESUMEREQ_BitAddressOffset 0
#define CH10_BLK_TFR_RESUMEREQREG_BLK_TFR_RESUMEREQ_RegisterSize 1



#define CH10_BLK_TFR_RESUMEREQREG_RSVD_DMAC_CHx_BLK_TFR_RESUMEREQREG_1to63_BitAddressOffset 1
#define CH10_BLK_TFR_RESUMEREQREG_RSVD_DMAC_CHx_BLK_TFR_RESUMEREQREG_1to63_RegisterSize 63





#define CH10_AXI_IDREG (Channel10_Registers_Address_Block_BaseAddress + 0x50)
#define CH10_AXI_IDREG_RegisterSize 64
#define CH10_AXI_IDREG_RegisterResetValue 0x0
#define CH10_AXI_IDREG_RegisterResetMask 0xffffffffffffffff





#define CH10_AXI_IDREG_AXI_READ_ID_SUFFIX_BitAddressOffset 0
#define CH10_AXI_IDREG_AXI_READ_ID_SUFFIX_RegisterSize 2



#define CH10_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_IDW_L2NCm1to31_BitAddressOffset 2
#define CH10_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_IDW_L2NCm1to31_RegisterSize 14



#define CH10_AXI_IDREG_AXI_WRITE_ID_SUFFIX_BitAddressOffset 16
#define CH10_AXI_IDREG_AXI_WRITE_ID_SUFFIX_RegisterSize 2



#define CH10_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_IDW_L2NCm32to63_BitAddressOffset 18
#define CH10_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_IDW_L2NCm32to63_RegisterSize 14



#define CH10_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_32to63_BitAddressOffset 32
#define CH10_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_32to63_RegisterSize 32





#define CH10_AXI_QOSREG (Channel10_Registers_Address_Block_BaseAddress + 0x58)
#define CH10_AXI_QOSREG_RegisterSize 64
#define CH10_AXI_QOSREG_RegisterResetValue 0x0
#define CH10_AXI_QOSREG_RegisterResetMask 0xffffffffffffffff





#define CH10_AXI_QOSREG_AXI_AWQOS_BitAddressOffset 0
#define CH10_AXI_QOSREG_AXI_AWQOS_RegisterSize 4



#define CH10_AXI_QOSREG_AXI_ARQOS_BitAddressOffset 4
#define CH10_AXI_QOSREG_AXI_ARQOS_RegisterSize 4



#define CH10_AXI_QOSREG_RSVD_DMAC_CHx_AXI_QOSREG_8to63_BitAddressOffset 8
#define CH10_AXI_QOSREG_RSVD_DMAC_CHx_AXI_QOSREG_8to63_RegisterSize 56





#define CH10_SSTAT (Channel10_Registers_Address_Block_BaseAddress + 0x60)
#define CH10_SSTAT_RegisterSize 64
#define CH10_SSTAT_RegisterResetValue 0x0
#define CH10_SSTAT_RegisterResetMask 0xffffffffffffffff





#define CH10_SSTAT_SSTAT_BitAddressOffset 0
#define CH10_SSTAT_SSTAT_RegisterSize 32



#define CH10_SSTAT_RSVD_DMAC_CHx_SSTAT_32to63_BitAddressOffset 32
#define CH10_SSTAT_RSVD_DMAC_CHx_SSTAT_32to63_RegisterSize 32





#define CH10_DSTAT (Channel10_Registers_Address_Block_BaseAddress + 0x68)
#define CH10_DSTAT_RegisterSize 64
#define CH10_DSTAT_RegisterResetValue 0x0
#define CH10_DSTAT_RegisterResetMask 0xffffffffffffffff





#define CH10_DSTAT_DSTAT_BitAddressOffset 0
#define CH10_DSTAT_DSTAT_RegisterSize 32



#define CH10_DSTAT_RSVD_DMAC_CHx_DSTAT_32to63_BitAddressOffset 32
#define CH10_DSTAT_RSVD_DMAC_CHx_DSTAT_32to63_RegisterSize 32





#define CH10_SSTATAR (Channel10_Registers_Address_Block_BaseAddress + 0x70)
#define CH10_SSTATAR_RegisterSize 64
#define CH10_SSTATAR_RegisterResetValue 0x0
#define CH10_SSTATAR_RegisterResetMask 0xffffffffffffffff





#define CH10_SSTATAR_SSTATAR_BitAddressOffset 0
#define CH10_SSTATAR_SSTATAR_RegisterSize 64





#define CH10_DSTATAR (Channel10_Registers_Address_Block_BaseAddress + 0x78)
#define CH10_DSTATAR_RegisterSize 64
#define CH10_DSTATAR_RegisterResetValue 0x0
#define CH10_DSTATAR_RegisterResetMask 0xffffffffffffffff





#define CH10_DSTATAR_DSTATAR_BitAddressOffset 0
#define CH10_DSTATAR_DSTATAR_RegisterSize 64





#define CH10_INTSTATUS_ENABLEREG (Channel10_Registers_Address_Block_BaseAddress + 0x80)
#define CH10_INTSTATUS_ENABLEREG_RegisterSize 64
#define CH10_INTSTATUS_ENABLEREG_RegisterResetValue 0xffffffffffffffff
#define CH10_INTSTATUS_ENABLEREG_RegisterResetMask 0xffffffffffffffff





#define CH10_INTSTATUS_ENABLEREG_Enable_BLOCK_TFR_DONE_IntStat_BitAddressOffset 0
#define CH10_INTSTATUS_ENABLEREG_Enable_BLOCK_TFR_DONE_IntStat_RegisterSize 1



#define CH10_INTSTATUS_ENABLEREG_Enable_DMA_TFR_DONE_IntStat_BitAddressOffset 1
#define CH10_INTSTATUS_ENABLEREG_Enable_DMA_TFR_DONE_IntStat_RegisterSize 1



#define CH10_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_2_BitAddressOffset 2
#define CH10_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_2_RegisterSize 1



#define CH10_INTSTATUS_ENABLEREG_Enable_SRC_TRANSCOMP_IntStat_BitAddressOffset 3
#define CH10_INTSTATUS_ENABLEREG_Enable_SRC_TRANSCOMP_IntStat_RegisterSize 1



#define CH10_INTSTATUS_ENABLEREG_Enable_DST_TRANSCOMP_IntStat_BitAddressOffset 4
#define CH10_INTSTATUS_ENABLEREG_Enable_DST_TRANSCOMP_IntStat_RegisterSize 1



#define CH10_INTSTATUS_ENABLEREG_Enable_SRC_DEC_ERR_IntStat_BitAddressOffset 5
#define CH10_INTSTATUS_ENABLEREG_Enable_SRC_DEC_ERR_IntStat_RegisterSize 1



#define CH10_INTSTATUS_ENABLEREG_Enable_DST_DEC_ERR_IntStat_BitAddressOffset 6
#define CH10_INTSTATUS_ENABLEREG_Enable_DST_DEC_ERR_IntStat_RegisterSize 1



#define CH10_INTSTATUS_ENABLEREG_Enable_SRC_SLV_ERR_IntStat_BitAddressOffset 7
#define CH10_INTSTATUS_ENABLEREG_Enable_SRC_SLV_ERR_IntStat_RegisterSize 1



#define CH10_INTSTATUS_ENABLEREG_Enable_DST_SLV_ERR_IntStat_BitAddressOffset 8
#define CH10_INTSTATUS_ENABLEREG_Enable_DST_SLV_ERR_IntStat_RegisterSize 1



#define CH10_INTSTATUS_ENABLEREG_Enable_LLI_RD_DEC_ERR_IntStat_BitAddressOffset 9
#define CH10_INTSTATUS_ENABLEREG_Enable_LLI_RD_DEC_ERR_IntStat_RegisterSize 1



#define CH10_INTSTATUS_ENABLEREG_Enable_LLI_WR_DEC_ERR_IntStat_BitAddressOffset 10
#define CH10_INTSTATUS_ENABLEREG_Enable_LLI_WR_DEC_ERR_IntStat_RegisterSize 1



#define CH10_INTSTATUS_ENABLEREG_Enable_LLI_RD_SLV_ERR_IntStat_BitAddressOffset 11
#define CH10_INTSTATUS_ENABLEREG_Enable_LLI_RD_SLV_ERR_IntStat_RegisterSize 1



#define CH10_INTSTATUS_ENABLEREG_Enable_LLI_WR_SLV_ERR_IntStat_BitAddressOffset 12
#define CH10_INTSTATUS_ENABLEREG_Enable_LLI_WR_SLV_ERR_IntStat_RegisterSize 1



#define CH10_INTSTATUS_ENABLEREG_Enable_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_BitAddressOffset 13
#define CH10_INTSTATUS_ENABLEREG_Enable_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_RegisterSize 1



#define CH10_INTSTATUS_ENABLEREG_Enable_SLVIF_MULTIBLKTYPE_ERR_IntStat_BitAddressOffset 14
#define CH10_INTSTATUS_ENABLEREG_Enable_SLVIF_MULTIBLKTYPE_ERR_IntStat_RegisterSize 1



#define CH10_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_15_BitAddressOffset 15
#define CH10_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_15_RegisterSize 1



#define CH10_INTSTATUS_ENABLEREG_Enable_SLVIF_DEC_ERR_IntStat_BitAddressOffset 16
#define CH10_INTSTATUS_ENABLEREG_Enable_SLVIF_DEC_ERR_IntStat_RegisterSize 1



#define CH10_INTSTATUS_ENABLEREG_Enable_SLVIF_WR2RO_ERR_IntStat_BitAddressOffset 17
#define CH10_INTSTATUS_ENABLEREG_Enable_SLVIF_WR2RO_ERR_IntStat_RegisterSize 1



#define CH10_INTSTATUS_ENABLEREG_Enable_SLVIF_RD2RWO_ERR_IntStat_BitAddressOffset 18
#define CH10_INTSTATUS_ENABLEREG_Enable_SLVIF_RD2RWO_ERR_IntStat_RegisterSize 1



#define CH10_INTSTATUS_ENABLEREG_Enable_SLVIF_WRONCHEN_ERR_IntStat_BitAddressOffset 19
#define CH10_INTSTATUS_ENABLEREG_Enable_SLVIF_WRONCHEN_ERR_IntStat_RegisterSize 1



#define CH10_INTSTATUS_ENABLEREG_Enable_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_BitAddressOffset 20
#define CH10_INTSTATUS_ENABLEREG_Enable_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_RegisterSize 1



#define CH10_INTSTATUS_ENABLEREG_Enable_SLVIF_WRONHOLD_ERR_IntStat_BitAddressOffset 21
#define CH10_INTSTATUS_ENABLEREG_Enable_SLVIF_WRONHOLD_ERR_IntStat_RegisterSize 1



#define CH10_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_22to23_BitAddressOffset 22
#define CH10_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_22to23_RegisterSize 2



#define CH10_INTSTATUS_ENABLEREG_Enable_SLVIF_ADDRPARITY_ERR_IntStat_BitAddressOffset 24
#define CH10_INTSTATUS_ENABLEREG_Enable_SLVIF_ADDRPARITY_ERR_IntStat_RegisterSize 1



#define CH10_INTSTATUS_ENABLEREG_Enable_SLVIF_WRPARITY_ERR_IntStat_BitAddressOffset 25
#define CH10_INTSTATUS_ENABLEREG_Enable_SLVIF_WRPARITY_ERR_IntStat_RegisterSize 1



#define CH10_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_26_BitAddressOffset 26
#define CH10_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_26_RegisterSize 1



#define CH10_INTSTATUS_ENABLEREG_Enable_CH_LOCK_CLEARED_IntStat_BitAddressOffset 27
#define CH10_INTSTATUS_ENABLEREG_Enable_CH_LOCK_CLEARED_IntStat_RegisterSize 1



#define CH10_INTSTATUS_ENABLEREG_Enable_CH_SRC_SUSPENDED_IntStat_BitAddressOffset 28
#define CH10_INTSTATUS_ENABLEREG_Enable_CH_SRC_SUSPENDED_IntStat_RegisterSize 1



#define CH10_INTSTATUS_ENABLEREG_Enable_CH_SUSPENDED_IntStat_BitAddressOffset 29
#define CH10_INTSTATUS_ENABLEREG_Enable_CH_SUSPENDED_IntStat_RegisterSize 1



#define CH10_INTSTATUS_ENABLEREG_Enable_CH_DISABLED_IntStat_BitAddressOffset 30
#define CH10_INTSTATUS_ENABLEREG_Enable_CH_DISABLED_IntStat_RegisterSize 1



#define CH10_INTSTATUS_ENABLEREG_Enable_CH_ABORTED_IntStat_BitAddressOffset 31
#define CH10_INTSTATUS_ENABLEREG_Enable_CH_ABORTED_IntStat_RegisterSize 1



#define CH10_INTSTATUS_ENABLEREG_Enable_ECC_PROT_CHMem_CorrERR_IntStat_BitAddressOffset 32
#define CH10_INTSTATUS_ENABLEREG_Enable_ECC_PROT_CHMem_CorrERR_IntStat_RegisterSize 1



#define CH10_INTSTATUS_ENABLEREG_Enable_ECC_PROT_CHMem_UnCorrERR_IntStat_BitAddressOffset 33
#define CH10_INTSTATUS_ENABLEREG_Enable_ECC_PROT_CHMem_UnCorrERR_IntStat_RegisterSize 1



#define CH10_INTSTATUS_ENABLEREG_Enable_ECC_PROT_UIDMem_CorrERR_IntStat_BitAddressOffset 34
#define CH10_INTSTATUS_ENABLEREG_Enable_ECC_PROT_UIDMem_CorrERR_IntStat_RegisterSize 1



#define CH10_INTSTATUS_ENABLEREG_Enable_ECC_PROT_UIDMem_UnCorrERR_IntStat_BitAddressOffset 35
#define CH10_INTSTATUS_ENABLEREG_Enable_ECC_PROT_UIDMem_UnCorrERR_IntStat_RegisterSize 1



#define CH10_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_32to63_BitAddressOffset 36
#define CH10_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_32to63_RegisterSize 28





#define CH10_INTSTATUS (Channel10_Registers_Address_Block_BaseAddress + 0x88)
#define CH10_INTSTATUS_RegisterSize 64
#define CH10_INTSTATUS_RegisterResetValue 0x0
#define CH10_INTSTATUS_RegisterResetMask 0xffffffffffffffff





#define CH10_INTSTATUS_BLOCK_TFR_DONE_IntStat_BitAddressOffset 0
#define CH10_INTSTATUS_BLOCK_TFR_DONE_IntStat_RegisterSize 1



#define CH10_INTSTATUS_DMA_TFR_DONE_IntStat_BitAddressOffset 1
#define CH10_INTSTATUS_DMA_TFR_DONE_IntStat_RegisterSize 1



#define CH10_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_2_BitAddressOffset 2
#define CH10_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_2_RegisterSize 1



#define CH10_INTSTATUS_SRC_TRANSCOMP_IntStat_BitAddressOffset 3
#define CH10_INTSTATUS_SRC_TRANSCOMP_IntStat_RegisterSize 1



#define CH10_INTSTATUS_DST_TRANSCOMP_IntStat_BitAddressOffset 4
#define CH10_INTSTATUS_DST_TRANSCOMP_IntStat_RegisterSize 1



#define CH10_INTSTATUS_SRC_DEC_ERR_IntStat_BitAddressOffset 5
#define CH10_INTSTATUS_SRC_DEC_ERR_IntStat_RegisterSize 1



#define CH10_INTSTATUS_DST_DEC_ERR_IntStat_BitAddressOffset 6
#define CH10_INTSTATUS_DST_DEC_ERR_IntStat_RegisterSize 1



#define CH10_INTSTATUS_SRC_SLV_ERR_IntStat_BitAddressOffset 7
#define CH10_INTSTATUS_SRC_SLV_ERR_IntStat_RegisterSize 1



#define CH10_INTSTATUS_DST_SLV_ERR_IntStat_BitAddressOffset 8
#define CH10_INTSTATUS_DST_SLV_ERR_IntStat_RegisterSize 1



#define CH10_INTSTATUS_LLI_RD_DEC_ERR_IntStat_BitAddressOffset 9
#define CH10_INTSTATUS_LLI_RD_DEC_ERR_IntStat_RegisterSize 1



#define CH10_INTSTATUS_LLI_WR_DEC_ERR_IntStat_BitAddressOffset 10
#define CH10_INTSTATUS_LLI_WR_DEC_ERR_IntStat_RegisterSize 1



#define CH10_INTSTATUS_LLI_RD_SLV_ERR_IntStat_BitAddressOffset 11
#define CH10_INTSTATUS_LLI_RD_SLV_ERR_IntStat_RegisterSize 1



#define CH10_INTSTATUS_LLI_WR_SLV_ERR_IntStat_BitAddressOffset 12
#define CH10_INTSTATUS_LLI_WR_SLV_ERR_IntStat_RegisterSize 1



#define CH10_INTSTATUS_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_BitAddressOffset 13
#define CH10_INTSTATUS_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_RegisterSize 1



#define CH10_INTSTATUS_SLVIF_MULTIBLKTYPE_ERR_IntStat_BitAddressOffset 14
#define CH10_INTSTATUS_SLVIF_MULTIBLKTYPE_ERR_IntStat_RegisterSize 1



#define CH10_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_15_BitAddressOffset 15
#define CH10_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_15_RegisterSize 1



#define CH10_INTSTATUS_SLVIF_DEC_ERR_IntStat_BitAddressOffset 16
#define CH10_INTSTATUS_SLVIF_DEC_ERR_IntStat_RegisterSize 1



#define CH10_INTSTATUS_SLVIF_WR2RO_ERR_IntStat_BitAddressOffset 17
#define CH10_INTSTATUS_SLVIF_WR2RO_ERR_IntStat_RegisterSize 1



#define CH10_INTSTATUS_SLVIF_RD2RWO_ERR_IntStat_BitAddressOffset 18
#define CH10_INTSTATUS_SLVIF_RD2RWO_ERR_IntStat_RegisterSize 1



#define CH10_INTSTATUS_SLVIF_WRONCHEN_ERR_IntStat_BitAddressOffset 19
#define CH10_INTSTATUS_SLVIF_WRONCHEN_ERR_IntStat_RegisterSize 1



#define CH10_INTSTATUS_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_BitAddressOffset 20
#define CH10_INTSTATUS_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_RegisterSize 1



#define CH10_INTSTATUS_SLVIF_WRONHOLD_ERR_IntStat_BitAddressOffset 21
#define CH10_INTSTATUS_SLVIF_WRONHOLD_ERR_IntStat_RegisterSize 1



#define CH10_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_22to23_BitAddressOffset 22
#define CH10_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_22to23_RegisterSize 2



#define CH10_INTSTATUS_SLVIF_ADDRPARITY_ERR_IntStat_BitAddressOffset 24
#define CH10_INTSTATUS_SLVIF_ADDRPARITY_ERR_IntStat_RegisterSize 1



#define CH10_INTSTATUS_SLVIF_WRPARITY_ERR_IntStat_BitAddressOffset 25
#define CH10_INTSTATUS_SLVIF_WRPARITY_ERR_IntStat_RegisterSize 1



#define CH10_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_26_BitAddressOffset 26
#define CH10_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_26_RegisterSize 1



#define CH10_INTSTATUS_CH_LOCK_CLEARED_IntStat_BitAddressOffset 27
#define CH10_INTSTATUS_CH_LOCK_CLEARED_IntStat_RegisterSize 1



#define CH10_INTSTATUS_CH_SRC_SUSPENDED_IntStat_BitAddressOffset 28
#define CH10_INTSTATUS_CH_SRC_SUSPENDED_IntStat_RegisterSize 1



#define CH10_INTSTATUS_CH_SUSPENDED_IntStat_BitAddressOffset 29
#define CH10_INTSTATUS_CH_SUSPENDED_IntStat_RegisterSize 1



#define CH10_INTSTATUS_CH_DISABLED_IntStat_BitAddressOffset 30
#define CH10_INTSTATUS_CH_DISABLED_IntStat_RegisterSize 1



#define CH10_INTSTATUS_CH_ABORTED_IntStat_BitAddressOffset 31
#define CH10_INTSTATUS_CH_ABORTED_IntStat_RegisterSize 1



#define CH10_INTSTATUS_ECC_PROT_CHMem_CorrERR_IntStat_BitAddressOffset 32
#define CH10_INTSTATUS_ECC_PROT_CHMem_CorrERR_IntStat_RegisterSize 1



#define CH10_INTSTATUS_ECC_PROT_CHMem_UnCorrERR_IntStat_BitAddressOffset 33
#define CH10_INTSTATUS_ECC_PROT_CHMem_UnCorrERR_IntStat_RegisterSize 1



#define CH10_INTSTATUS_ECC_PROT_UIDMem_CorrERR_IntStat_BitAddressOffset 34
#define CH10_INTSTATUS_ECC_PROT_UIDMem_CorrERR_IntStat_RegisterSize 1



#define CH10_INTSTATUS_ECC_PROT_UIDMem_UnCorrERR_IntStat_BitAddressOffset 35
#define CH10_INTSTATUS_ECC_PROT_UIDMem_UnCorrERR_IntStat_RegisterSize 1



#define CH10_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_36to63_BitAddressOffset 36
#define CH10_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_36to63_RegisterSize 28





#define CH10_INTSIGNAL_ENABLEREG (Channel10_Registers_Address_Block_BaseAddress + 0x90)
#define CH10_INTSIGNAL_ENABLEREG_RegisterSize 64
#define CH10_INTSIGNAL_ENABLEREG_RegisterResetValue 0xffffffffffffffff
#define CH10_INTSIGNAL_ENABLEREG_RegisterResetMask 0xffffffffffffffff





#define CH10_INTSIGNAL_ENABLEREG_Enable_BLOCK_TFR_DONE_IntSignal_BitAddressOffset 0
#define CH10_INTSIGNAL_ENABLEREG_Enable_BLOCK_TFR_DONE_IntSignal_RegisterSize 1



#define CH10_INTSIGNAL_ENABLEREG_Enable_DMA_TFR_DONE_IntSignal_BitAddressOffset 1
#define CH10_INTSIGNAL_ENABLEREG_Enable_DMA_TFR_DONE_IntSignal_RegisterSize 1



#define CH10_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_2_BitAddressOffset 2
#define CH10_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_2_RegisterSize 1



#define CH10_INTSIGNAL_ENABLEREG_Enable_SRC_TRANSCOMP_IntSignal_BitAddressOffset 3
#define CH10_INTSIGNAL_ENABLEREG_Enable_SRC_TRANSCOMP_IntSignal_RegisterSize 1



#define CH10_INTSIGNAL_ENABLEREG_Enable_DST_TRANSCOMP_IntSignal_BitAddressOffset 4
#define CH10_INTSIGNAL_ENABLEREG_Enable_DST_TRANSCOMP_IntSignal_RegisterSize 1



#define CH10_INTSIGNAL_ENABLEREG_Enable_SRC_DEC_ERR_IntSignal_BitAddressOffset 5
#define CH10_INTSIGNAL_ENABLEREG_Enable_SRC_DEC_ERR_IntSignal_RegisterSize 1



#define CH10_INTSIGNAL_ENABLEREG_Enable_DST_DEC_ERR_IntSignal_BitAddressOffset 6
#define CH10_INTSIGNAL_ENABLEREG_Enable_DST_DEC_ERR_IntSignal_RegisterSize 1



#define CH10_INTSIGNAL_ENABLEREG_Enable_SRC_SLV_ERR_IntSignal_BitAddressOffset 7
#define CH10_INTSIGNAL_ENABLEREG_Enable_SRC_SLV_ERR_IntSignal_RegisterSize 1



#define CH10_INTSIGNAL_ENABLEREG_Enable_DST_SLV_ERR_IntSignal_BitAddressOffset 8
#define CH10_INTSIGNAL_ENABLEREG_Enable_DST_SLV_ERR_IntSignal_RegisterSize 1



#define CH10_INTSIGNAL_ENABLEREG_Enable_LLI_RD_DEC_ERR_IntSignal_BitAddressOffset 9
#define CH10_INTSIGNAL_ENABLEREG_Enable_LLI_RD_DEC_ERR_IntSignal_RegisterSize 1



#define CH10_INTSIGNAL_ENABLEREG_Enable_LLI_WR_DEC_ERR_IntSignal_BitAddressOffset 10
#define CH10_INTSIGNAL_ENABLEREG_Enable_LLI_WR_DEC_ERR_IntSignal_RegisterSize 1



#define CH10_INTSIGNAL_ENABLEREG_Enable_LLI_RD_SLV_ERR_IntSignal_BitAddressOffset 11
#define CH10_INTSIGNAL_ENABLEREG_Enable_LLI_RD_SLV_ERR_IntSignal_RegisterSize 1



#define CH10_INTSIGNAL_ENABLEREG_Enable_LLI_WR_SLV_ERR_IntSignal_BitAddressOffset 12
#define CH10_INTSIGNAL_ENABLEREG_Enable_LLI_WR_SLV_ERR_IntSignal_RegisterSize 1



#define CH10_INTSIGNAL_ENABLEREG_Enable_SHADOWREG_OR_LLI_INVALID_ERR_IntSignal_BitAddressOffset 13
#define CH10_INTSIGNAL_ENABLEREG_Enable_SHADOWREG_OR_LLI_INVALID_ERR_IntSignal_RegisterSize 1



#define CH10_INTSIGNAL_ENABLEREG_Enable_SLVIF_MULTIBLKTYPE_ERR_IntSignal_BitAddressOffset 14
#define CH10_INTSIGNAL_ENABLEREG_Enable_SLVIF_MULTIBLKTYPE_ERR_IntSignal_RegisterSize 1



#define CH10_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_15_BitAddressOffset 15
#define CH10_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_15_RegisterSize 1



#define CH10_INTSIGNAL_ENABLEREG_Enable_SLVIF_DEC_ERR_IntSignal_BitAddressOffset 16
#define CH10_INTSIGNAL_ENABLEREG_Enable_SLVIF_DEC_ERR_IntSignal_RegisterSize 1



#define CH10_INTSIGNAL_ENABLEREG_Enable_SLVIF_WR2RO_ERR_IntSignal_BitAddressOffset 17
#define CH10_INTSIGNAL_ENABLEREG_Enable_SLVIF_WR2RO_ERR_IntSignal_RegisterSize 1



#define CH10_INTSIGNAL_ENABLEREG_Enable_SLVIF_RD2RWO_ERR_IntSignal_BitAddressOffset 18
#define CH10_INTSIGNAL_ENABLEREG_Enable_SLVIF_RD2RWO_ERR_IntSignal_RegisterSize 1



#define CH10_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRONCHEN_ERR_IntSignal_BitAddressOffset 19
#define CH10_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRONCHEN_ERR_IntSignal_RegisterSize 1



#define CH10_INTSIGNAL_ENABLEREG_Enable_SLVIF_SHADOWREG_WRON_VALID_ERR_IntSignal_BitAddressOffset 20
#define CH10_INTSIGNAL_ENABLEREG_Enable_SLVIF_SHADOWREG_WRON_VALID_ERR_IntSignal_RegisterSize 1



#define CH10_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRONHOLD_ERR_IntSignal_BitAddressOffset 21
#define CH10_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRONHOLD_ERR_IntSignal_RegisterSize 1



#define CH10_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_22to23_BitAddressOffset 22
#define CH10_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_22to23_RegisterSize 2



#define CH10_INTSIGNAL_ENABLEREG_Enable_SLVIF_ADDRPARITY_ERR_IntSignal_BitAddressOffset 24
#define CH10_INTSIGNAL_ENABLEREG_Enable_SLVIF_ADDRPARITY_ERR_IntSignal_RegisterSize 1



#define CH10_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRPARITY_ERR_IntSignal_BitAddressOffset 25
#define CH10_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRPARITY_ERR_IntSignal_RegisterSize 1



#define CH10_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_26_BitAddressOffset 26
#define CH10_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_26_RegisterSize 1



#define CH10_INTSIGNAL_ENABLEREG_Enable_CH_LOCK_CLEARED_IntSignal_BitAddressOffset 27
#define CH10_INTSIGNAL_ENABLEREG_Enable_CH_LOCK_CLEARED_IntSignal_RegisterSize 1



#define CH10_INTSIGNAL_ENABLEREG_Enable_CH_SRC_SUSPENDED_IntSignal_BitAddressOffset 28
#define CH10_INTSIGNAL_ENABLEREG_Enable_CH_SRC_SUSPENDED_IntSignal_RegisterSize 1



#define CH10_INTSIGNAL_ENABLEREG_Enable_CH_SUSPENDED_IntSignal_BitAddressOffset 29
#define CH10_INTSIGNAL_ENABLEREG_Enable_CH_SUSPENDED_IntSignal_RegisterSize 1



#define CH10_INTSIGNAL_ENABLEREG_Enable_CH_DISABLED_IntSignal_BitAddressOffset 30
#define CH10_INTSIGNAL_ENABLEREG_Enable_CH_DISABLED_IntSignal_RegisterSize 1



#define CH10_INTSIGNAL_ENABLEREG_Enable_CH_ABORTED_IntSignal_BitAddressOffset 31
#define CH10_INTSIGNAL_ENABLEREG_Enable_CH_ABORTED_IntSignal_RegisterSize 1



#define CH10_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_CHMem_CorrERR_IntSignal_BitAddressOffset 32
#define CH10_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_CHMem_CorrERR_IntSignal_RegisterSize 1



#define CH10_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_CHMem_UnCorrERR_IntSignal_BitAddressOffset 33
#define CH10_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_CHMem_UnCorrERR_IntSignal_RegisterSize 1



#define CH10_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_UIDMem_CorrERR_IntSignal_BitAddressOffset 34
#define CH10_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_UIDMem_CorrERR_IntSignal_RegisterSize 1



#define CH10_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_UIDMem_UnCorrERR_IntSignal_BitAddressOffset 35
#define CH10_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_UIDMem_UnCorrERR_IntSignal_RegisterSize 1



#define CH10_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_36to63_BitAddressOffset 36
#define CH10_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_36to63_RegisterSize 28





#define CH10_INTCLEARREG (Channel10_Registers_Address_Block_BaseAddress + 0x98)
#define CH10_INTCLEARREG_RegisterSize 64
#define CH10_INTCLEARREG_RegisterResetValue 0x0
#define CH10_INTCLEARREG_RegisterResetMask 0xffffffffffffffff





#define CH10_INTCLEARREG_Clear_BLOCK_TFR_DONE_IntStat_BitAddressOffset 0
#define CH10_INTCLEARREG_Clear_BLOCK_TFR_DONE_IntStat_RegisterSize 1



#define CH10_INTCLEARREG_Clear_DMA_TFR_DONE_IntStat_BitAddressOffset 1
#define CH10_INTCLEARREG_Clear_DMA_TFR_DONE_IntStat_RegisterSize 1



#define CH10_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_2_BitAddressOffset 2
#define CH10_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_2_RegisterSize 1



#define CH10_INTCLEARREG_Clear_SRC_TRANSCOMP_IntStat_BitAddressOffset 3
#define CH10_INTCLEARREG_Clear_SRC_TRANSCOMP_IntStat_RegisterSize 1



#define CH10_INTCLEARREG_Clear_DST_TRANSCOMP_IntStat_BitAddressOffset 4
#define CH10_INTCLEARREG_Clear_DST_TRANSCOMP_IntStat_RegisterSize 1



#define CH10_INTCLEARREG_Clear_SRC_DEC_ERR_IntStat_BitAddressOffset 5
#define CH10_INTCLEARREG_Clear_SRC_DEC_ERR_IntStat_RegisterSize 1



#define CH10_INTCLEARREG_Clear_DST_DEC_ERR_IntStat_BitAddressOffset 6
#define CH10_INTCLEARREG_Clear_DST_DEC_ERR_IntStat_RegisterSize 1



#define CH10_INTCLEARREG_Clear_SRC_SLV_ERR_IntStat_BitAddressOffset 7
#define CH10_INTCLEARREG_Clear_SRC_SLV_ERR_IntStat_RegisterSize 1



#define CH10_INTCLEARREG_Clear_DST_SLV_ERR_IntStat_BitAddressOffset 8
#define CH10_INTCLEARREG_Clear_DST_SLV_ERR_IntStat_RegisterSize 1



#define CH10_INTCLEARREG_Clear_LLI_RD_DEC_ERR_IntStat_BitAddressOffset 9
#define CH10_INTCLEARREG_Clear_LLI_RD_DEC_ERR_IntStat_RegisterSize 1



#define CH10_INTCLEARREG_Clear_LLI_WR_DEC_ERR_IntStat_BitAddressOffset 10
#define CH10_INTCLEARREG_Clear_LLI_WR_DEC_ERR_IntStat_RegisterSize 1



#define CH10_INTCLEARREG_Clear_LLI_RD_SLV_ERR_IntStat_BitAddressOffset 11
#define CH10_INTCLEARREG_Clear_LLI_RD_SLV_ERR_IntStat_RegisterSize 1



#define CH10_INTCLEARREG_Clear_LLI_WR_SLV_ERR_IntStat_BitAddressOffset 12
#define CH10_INTCLEARREG_Clear_LLI_WR_SLV_ERR_IntStat_RegisterSize 1



#define CH10_INTCLEARREG_Clear_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_BitAddressOffset 13
#define CH10_INTCLEARREG_Clear_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_RegisterSize 1



#define CH10_INTCLEARREG_Clear_SLVIF_MULTIBLKTYPE_ERR_IntStat_BitAddressOffset 14
#define CH10_INTCLEARREG_Clear_SLVIF_MULTIBLKTYPE_ERR_IntStat_RegisterSize 1



#define CH10_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_15_BitAddressOffset 15
#define CH10_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_15_RegisterSize 1



#define CH10_INTCLEARREG_Clear_SLVIF_DEC_ERR_IntStat_BitAddressOffset 16
#define CH10_INTCLEARREG_Clear_SLVIF_DEC_ERR_IntStat_RegisterSize 1



#define CH10_INTCLEARREG_Clear_SLVIF_WR2RO_ERR_IntStat_BitAddressOffset 17
#define CH10_INTCLEARREG_Clear_SLVIF_WR2RO_ERR_IntStat_RegisterSize 1



#define CH10_INTCLEARREG_Clear_SLVIF_RD2RWO_ERR_IntStat_BitAddressOffset 18
#define CH10_INTCLEARREG_Clear_SLVIF_RD2RWO_ERR_IntStat_RegisterSize 1



#define CH10_INTCLEARREG_Clear_SLVIF_WRONCHEN_ERR_IntStat_BitAddressOffset 19
#define CH10_INTCLEARREG_Clear_SLVIF_WRONCHEN_ERR_IntStat_RegisterSize 1



#define CH10_INTCLEARREG_Clear_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_BitAddressOffset 20
#define CH10_INTCLEARREG_Clear_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_RegisterSize 1



#define CH10_INTCLEARREG_Clear_SLVIF_WRONHOLD_ERR_IntStat_BitAddressOffset 21
#define CH10_INTCLEARREG_Clear_SLVIF_WRONHOLD_ERR_IntStat_RegisterSize 1



#define CH10_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_22to23_BitAddressOffset 22
#define CH10_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_22to23_RegisterSize 2



#define CH10_INTCLEARREG_Clear_SLVIF_ADDRPARITY_ERR_IntStat_BitAddressOffset 24
#define CH10_INTCLEARREG_Clear_SLVIF_ADDRPARITY_ERR_IntStat_RegisterSize 1



#define CH10_INTCLEARREG_Clear_SLVIF_WRPARITY_ERR_IntStat_BitAddressOffset 25
#define CH10_INTCLEARREG_Clear_SLVIF_WRPARITY_ERR_IntStat_RegisterSize 1



#define CH10_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_26_BitAddressOffset 26
#define CH10_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_26_RegisterSize 1



#define CH10_INTCLEARREG_Clear_CH_LOCK_CLEARED_IntStat_BitAddressOffset 27
#define CH10_INTCLEARREG_Clear_CH_LOCK_CLEARED_IntStat_RegisterSize 1



#define CH10_INTCLEARREG_Clear_CH_SRC_SUSPENDED_IntStat_BitAddressOffset 28
#define CH10_INTCLEARREG_Clear_CH_SRC_SUSPENDED_IntStat_RegisterSize 1



#define CH10_INTCLEARREG_Clear_CH_SUSPENDED_IntStat_BitAddressOffset 29
#define CH10_INTCLEARREG_Clear_CH_SUSPENDED_IntStat_RegisterSize 1



#define CH10_INTCLEARREG_Clear_CH_DISABLED_IntStat_BitAddressOffset 30
#define CH10_INTCLEARREG_Clear_CH_DISABLED_IntStat_RegisterSize 1



#define CH10_INTCLEARREG_Clear_CH_ABORTED_IntStat_BitAddressOffset 31
#define CH10_INTCLEARREG_Clear_CH_ABORTED_IntStat_RegisterSize 1



#define CH10_INTCLEARREG_Clear_ECC_PROT_CHMem_CorrERR_IntStat_BitAddressOffset 32
#define CH10_INTCLEARREG_Clear_ECC_PROT_CHMem_CorrERR_IntStat_RegisterSize 1



#define CH10_INTCLEARREG_Clear_ECC_PROT_CHMem_UnCorrERR_IntStat_BitAddressOffset 33
#define CH10_INTCLEARREG_Clear_ECC_PROT_CHMem_UnCorrERR_IntStat_RegisterSize 1



#define CH10_INTCLEARREG_Clear_ECC_PROT_UIDMem_CorrERR_IntStat_BitAddressOffset 34
#define CH10_INTCLEARREG_Clear_ECC_PROT_UIDMem_CorrERR_IntStat_RegisterSize 1



#define CH10_INTCLEARREG_Clear_ECC_PROT_UIDMem_UnCorrERR_IntStat_BitAddressOffset 35
#define CH10_INTCLEARREG_Clear_ECC_PROT_UIDMem_UnCorrERR_IntStat_RegisterSize 1



#define CH10_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_36to63_BitAddressOffset 36
#define CH10_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_36to63_RegisterSize 28





#define CH10_CFG_EXTD (Channel10_Registers_Address_Block_BaseAddress + 0xa0)
#define CH10_CFG_EXTD_RegisterSize 64
#define CH10_CFG_EXTD_RegisterResetValue 0x0
#define CH10_CFG_EXTD_RegisterResetMask 0xffffffffffffffff





#define CH10_CFG_EXTD_LLI_AXPROT_BitAddressOffset 0
#define CH10_CFG_EXTD_LLI_AXPROT_RegisterSize 3



#define CH10_CFG_EXTD_LLI_AXCACHE_BitAddressOffset 3
#define CH10_CFG_EXTD_LLI_AXCACHE_RegisterSize 4



#define CH10_CFG_EXTD_RSVD_DMAC_CHx_CFG_EXTD_7to63_BitAddressOffset 7
#define CH10_CFG_EXTD_RSVD_DMAC_CHx_CFG_EXTD_7to63_RegisterSize 57



#define Channel11_Registers_Address_Block_BaseAddress 0xb00



#define CH11_SAR (Channel11_Registers_Address_Block_BaseAddress + 0x0)
#define CH11_SAR_RegisterSize 64
#define CH11_SAR_RegisterResetValue 0x0
#define CH11_SAR_RegisterResetMask 0xffffffffffffffff





#define CH11_SAR_SAR_BitAddressOffset 0
#define CH11_SAR_SAR_RegisterSize 64





#define CH11_DAR (Channel11_Registers_Address_Block_BaseAddress + 0x8)
#define CH11_DAR_RegisterSize 64
#define CH11_DAR_RegisterResetValue 0x0
#define CH11_DAR_RegisterResetMask 0xffffffffffffffff





#define CH11_DAR_DAR_BitAddressOffset 0
#define CH11_DAR_DAR_RegisterSize 64





#define CH11_BLOCK_TS (Channel11_Registers_Address_Block_BaseAddress + 0x10)
#define CH11_BLOCK_TS_RegisterSize 64
#define CH11_BLOCK_TS_RegisterResetValue 0x0
#define CH11_BLOCK_TS_RegisterResetMask 0xffffffffffffffff





#define CH11_BLOCK_TS_BLOCK_TS_BitAddressOffset 0
#define CH11_BLOCK_TS_BLOCK_TS_RegisterSize 22



#define CH11_BLOCK_TS_RSVD_DMAC_CHx_BLOCK_TSREG_63to22_BitAddressOffset 22
#define CH11_BLOCK_TS_RSVD_DMAC_CHx_BLOCK_TSREG_63to22_RegisterSize 42





#define CH11_CTL (Channel11_Registers_Address_Block_BaseAddress + 0x18)
#define CH11_CTL_RegisterSize 64
#define CH11_CTL_RegisterResetValue 0x1200
#define CH11_CTL_RegisterResetMask 0xffffffffffffffff





#define CH11_CTL_SMS_BitAddressOffset 0
#define CH11_CTL_SMS_RegisterSize 1



#define CH11_CTL_RSVD_DMAC_CHx_CTL_1_BitAddressOffset 1
#define CH11_CTL_RSVD_DMAC_CHx_CTL_1_RegisterSize 1



#define CH11_CTL_DMS_BitAddressOffset 2
#define CH11_CTL_DMS_RegisterSize 1



#define CH11_CTL_RSVD_DMAC_CHx_CTL_3_BitAddressOffset 3
#define CH11_CTL_RSVD_DMAC_CHx_CTL_3_RegisterSize 1



#define CH11_CTL_SINC_BitAddressOffset 4
#define CH11_CTL_SINC_RegisterSize 1



#define CH11_CTL_RSVD_DMAC_CHx_CTL_5_BitAddressOffset 5
#define CH11_CTL_RSVD_DMAC_CHx_CTL_5_RegisterSize 1



#define CH11_CTL_DINC_BitAddressOffset 6
#define CH11_CTL_DINC_RegisterSize 1



#define CH11_CTL_RSVD_DMAC_CHx_CTL_7_BitAddressOffset 7
#define CH11_CTL_RSVD_DMAC_CHx_CTL_7_RegisterSize 1



#define CH11_CTL_SRC_TR_WIDTH_BitAddressOffset 8
#define CH11_CTL_SRC_TR_WIDTH_RegisterSize 3



#define CH11_CTL_DST_TR_WIDTH_BitAddressOffset 11
#define CH11_CTL_DST_TR_WIDTH_RegisterSize 3



#define CH11_CTL_SRC_MSIZE_BitAddressOffset 14
#define CH11_CTL_SRC_MSIZE_RegisterSize 4



#define CH11_CTL_DST_MSIZE_BitAddressOffset 18
#define CH11_CTL_DST_MSIZE_RegisterSize 4



#define CH11_CTL_AR_CACHE_BitAddressOffset 22
#define CH11_CTL_AR_CACHE_RegisterSize 4



#define CH11_CTL_AW_CACHE_BitAddressOffset 26
#define CH11_CTL_AW_CACHE_RegisterSize 4



#define CH11_CTL_NonPosted_LastWrite_En_BitAddressOffset 30
#define CH11_CTL_NonPosted_LastWrite_En_RegisterSize 1



#define CH11_CTL_RSVD_DMAC_CHx_CTL_31_BitAddressOffset 31
#define CH11_CTL_RSVD_DMAC_CHx_CTL_31_RegisterSize 1



#define CH11_CTL_AR_PROT_BitAddressOffset 32
#define CH11_CTL_AR_PROT_RegisterSize 3



#define CH11_CTL_AW_PROT_BitAddressOffset 35
#define CH11_CTL_AW_PROT_RegisterSize 3



#define CH11_CTL_ARLEN_EN_BitAddressOffset 38
#define CH11_CTL_ARLEN_EN_RegisterSize 1



#define CH11_CTL_ARLEN_BitAddressOffset 39
#define CH11_CTL_ARLEN_RegisterSize 8



#define CH11_CTL_AWLEN_EN_BitAddressOffset 47
#define CH11_CTL_AWLEN_EN_RegisterSize 1



#define CH11_CTL_AWLEN_BitAddressOffset 48
#define CH11_CTL_AWLEN_RegisterSize 8



#define CH11_CTL_SRC_STAT_EN_BitAddressOffset 56
#define CH11_CTL_SRC_STAT_EN_RegisterSize 1



#define CH11_CTL_DST_STAT_EN_BitAddressOffset 57
#define CH11_CTL_DST_STAT_EN_RegisterSize 1



#define CH11_CTL_IOC_BlkTfr_BitAddressOffset 58
#define CH11_CTL_IOC_BlkTfr_RegisterSize 1



#define CH11_CTL_RSVD_DMAC_CHx_CTL_59to61_BitAddressOffset 59
#define CH11_CTL_RSVD_DMAC_CHx_CTL_59to61_RegisterSize 3



#define CH11_CTL_SHADOWREG_OR_LLI_LAST_BitAddressOffset 62
#define CH11_CTL_SHADOWREG_OR_LLI_LAST_RegisterSize 1



#define CH11_CTL_SHADOWREG_OR_LLI_VALID_BitAddressOffset 63
#define CH11_CTL_SHADOWREG_OR_LLI_VALID_RegisterSize 1





#define CH11_CFG2 (Channel11_Registers_Address_Block_BaseAddress + 0x20)
#define CH11_CFG2_RegisterSize 64
#define CH11_CFG2_RegisterResetValue 0x9801b00000000
#define CH11_CFG2_RegisterResetMask 0xffffffffffffffff





#define CH11_CFG2_SRC_MULTBLK_TYPE_BitAddressOffset 0
#define CH11_CFG2_SRC_MULTBLK_TYPE_RegisterSize 2



#define CH11_CFG2_DST_MULTBLK_TYPE_BitAddressOffset 2
#define CH11_CFG2_DST_MULTBLK_TYPE_RegisterSize 2



#define CH11_CFG2_SRC_PER_BitAddressOffset 4
#define CH11_CFG2_SRC_PER_RegisterSize 5



#define CH11_CFG2_RSVD_DMAC_CHx_CFG_9_4_BitAddressOffset 9
#define CH11_CFG2_RSVD_DMAC_CHx_CFG_9_4_RegisterSize 1



#define CH11_CFG2_RSVD_DMAC_CHx_CFG_10_BitAddressOffset 10
#define CH11_CFG2_RSVD_DMAC_CHx_CFG_10_RegisterSize 1



#define CH11_CFG2_DST_PER_BitAddressOffset 11
#define CH11_CFG2_DST_PER_RegisterSize 5



#define CH11_CFG2_RSVD_DMAC_CHx_CFG_16_11_BitAddressOffset 16
#define CH11_CFG2_RSVD_DMAC_CHx_CFG_16_11_RegisterSize 1



#define CH11_CFG2_RSVD_DMAC_CHx_CFG_17_BitAddressOffset 17
#define CH11_CFG2_RSVD_DMAC_CHx_CFG_17_RegisterSize 1



#define CH11_CFG2_RD_UID_BitAddressOffset 18
#define CH11_CFG2_RD_UID_RegisterSize 4



#define CH11_CFG2_RSVD_DMAC_CHx_CFG_22to24_BitAddressOffset 22
#define CH11_CFG2_RSVD_DMAC_CHx_CFG_22to24_RegisterSize 3



#define CH11_CFG2_WR_UID_BitAddressOffset 25
#define CH11_CFG2_WR_UID_RegisterSize 4



#define CH11_CFG2_RSVD_DMAC_CHx_CFG_29to31_BitAddressOffset 29
#define CH11_CFG2_RSVD_DMAC_CHx_CFG_29to31_RegisterSize 3



#define CH11_CFG2_TT_FC_BitAddressOffset 32
#define CH11_CFG2_TT_FC_RegisterSize 3



#define CH11_CFG2_HS_SEL_SRC_BitAddressOffset 35
#define CH11_CFG2_HS_SEL_SRC_RegisterSize 1



#define CH11_CFG2_HS_SEL_DST_BitAddressOffset 36
#define CH11_CFG2_HS_SEL_DST_RegisterSize 1



#define CH11_CFG2_SRC_HWHS_POL_BitAddressOffset 37
#define CH11_CFG2_SRC_HWHS_POL_RegisterSize 1



#define CH11_CFG2_DST_HWHS_POL_BitAddressOffset 38
#define CH11_CFG2_DST_HWHS_POL_RegisterSize 1



#define CH11_CFG2_RSVD_DMAC_CHx_CFG_39to46_BitAddressOffset 39
#define CH11_CFG2_RSVD_DMAC_CHx_CFG_39to46_RegisterSize 8



#define CH11_CFG2_CH_PRIOR_BitAddressOffset 47
#define CH11_CFG2_CH_PRIOR_RegisterSize 5



#define CH11_CFG2_LOCK_CH_BitAddressOffset 52
#define CH11_CFG2_LOCK_CH_RegisterSize 1



#define CH11_CFG2_LOCK_CH_L_BitAddressOffset 53
#define CH11_CFG2_LOCK_CH_L_RegisterSize 2



#define CH11_CFG2_SRC_OSR_LMT_BitAddressOffset 55
#define CH11_CFG2_SRC_OSR_LMT_RegisterSize 4



#define CH11_CFG2_DST_OSR_LMT_BitAddressOffset 59
#define CH11_CFG2_DST_OSR_LMT_RegisterSize 4



#define CH11_CFG2_RSVD_DMAC_CHx_CFG_63_BitAddressOffset 63
#define CH11_CFG2_RSVD_DMAC_CHx_CFG_63_RegisterSize 1





#define CH11_LLP (Channel11_Registers_Address_Block_BaseAddress + 0x28)
#define CH11_LLP_RegisterSize 64
#define CH11_LLP_RegisterResetValue 0x0
#define CH11_LLP_RegisterResetMask 0xffffffffffffffff





#define CH11_LLP_LMS_BitAddressOffset 0
#define CH11_LLP_LMS_RegisterSize 1



#define CH11_LLP_RSVD_DMAC_CHx_LLP_1to5_BitAddressOffset 1
#define CH11_LLP_RSVD_DMAC_CHx_LLP_1to5_RegisterSize 5



#define CH11_LLP_LOC_BitAddressOffset 6
#define CH11_LLP_LOC_RegisterSize 58





#define CH11_STATUSREG (Channel11_Registers_Address_Block_BaseAddress + 0x30)
#define CH11_STATUSREG_RegisterSize 64
#define CH11_STATUSREG_RegisterResetValue 0x0
#define CH11_STATUSREG_RegisterResetMask 0xffffffffffffffff





#define CH11_STATUSREG_CMPLTD_BLK_TFR_SIZE_BitAddressOffset 0
#define CH11_STATUSREG_CMPLTD_BLK_TFR_SIZE_RegisterSize 22



#define CH11_STATUSREG_RSVD_DMAC_CHx_STATUSREG_22to31_BitAddressOffset 22
#define CH11_STATUSREG_RSVD_DMAC_CHx_STATUSREG_22to31_RegisterSize 10



#define CH11_STATUSREG_DATA_LEFT_IN_FIFO_BitAddressOffset 32
#define CH11_STATUSREG_DATA_LEFT_IN_FIFO_RegisterSize 15



#define CH11_STATUSREG_RSVD_DMAC_CHx_STATUSREG_47to63_BitAddressOffset 47
#define CH11_STATUSREG_RSVD_DMAC_CHx_STATUSREG_47to63_RegisterSize 17





#define CH11_SWHSSRCREG (Channel11_Registers_Address_Block_BaseAddress + 0x38)
#define CH11_SWHSSRCREG_RegisterSize 64
#define CH11_SWHSSRCREG_RegisterResetValue 0x0
#define CH11_SWHSSRCREG_RegisterResetMask 0xffffffffffffffff





#define CH11_SWHSSRCREG_SWHS_REQ_SRC_BitAddressOffset 0
#define CH11_SWHSSRCREG_SWHS_REQ_SRC_RegisterSize 1



#define CH11_SWHSSRCREG_SWHS_REQ_SRC_WE_BitAddressOffset 1
#define CH11_SWHSSRCREG_SWHS_REQ_SRC_WE_RegisterSize 1



#define CH11_SWHSSRCREG_SWHS_SGLREQ_SRC_BitAddressOffset 2
#define CH11_SWHSSRCREG_SWHS_SGLREQ_SRC_RegisterSize 1



#define CH11_SWHSSRCREG_SWHS_SGLREQ_SRC_WE_BitAddressOffset 3
#define CH11_SWHSSRCREG_SWHS_SGLREQ_SRC_WE_RegisterSize 1



#define CH11_SWHSSRCREG_SWHS_LST_SRC_BitAddressOffset 4
#define CH11_SWHSSRCREG_SWHS_LST_SRC_RegisterSize 1



#define CH11_SWHSSRCREG_SWHS_LST_SRC_WE_BitAddressOffset 5
#define CH11_SWHSSRCREG_SWHS_LST_SRC_WE_RegisterSize 1



#define CH11_SWHSSRCREG_RSVD_DMAC_CHx_SWHSSRCREG_6to63_BitAddressOffset 6
#define CH11_SWHSSRCREG_RSVD_DMAC_CHx_SWHSSRCREG_6to63_RegisterSize 58





#define CH11_SWHSDSTREG (Channel11_Registers_Address_Block_BaseAddress + 0x40)
#define CH11_SWHSDSTREG_RegisterSize 64
#define CH11_SWHSDSTREG_RegisterResetValue 0x0
#define CH11_SWHSDSTREG_RegisterResetMask 0xffffffffffffffff





#define CH11_SWHSDSTREG_SWHS_REQ_DST_BitAddressOffset 0
#define CH11_SWHSDSTREG_SWHS_REQ_DST_RegisterSize 1



#define CH11_SWHSDSTREG_SWHS_REQ_DST_WE_BitAddressOffset 1
#define CH11_SWHSDSTREG_SWHS_REQ_DST_WE_RegisterSize 1



#define CH11_SWHSDSTREG_SWHS_SGLREQ_DST_BitAddressOffset 2
#define CH11_SWHSDSTREG_SWHS_SGLREQ_DST_RegisterSize 1



#define CH11_SWHSDSTREG_SWHS_SGLREQ_DST_WE_BitAddressOffset 3
#define CH11_SWHSDSTREG_SWHS_SGLREQ_DST_WE_RegisterSize 1



#define CH11_SWHSDSTREG_SWHS_LST_DST_BitAddressOffset 4
#define CH11_SWHSDSTREG_SWHS_LST_DST_RegisterSize 1



#define CH11_SWHSDSTREG_SWHS_LST_DST_WE_BitAddressOffset 5
#define CH11_SWHSDSTREG_SWHS_LST_DST_WE_RegisterSize 1



#define CH11_SWHSDSTREG_RSVD_DMAC_CHx_SWHSDSTREG_6to63_BitAddressOffset 6
#define CH11_SWHSDSTREG_RSVD_DMAC_CHx_SWHSDSTREG_6to63_RegisterSize 58





#define CH11_BLK_TFR_RESUMEREQREG (Channel11_Registers_Address_Block_BaseAddress + 0x48)
#define CH11_BLK_TFR_RESUMEREQREG_RegisterSize 64
#define CH11_BLK_TFR_RESUMEREQREG_RegisterResetValue 0x0
#define CH11_BLK_TFR_RESUMEREQREG_RegisterResetMask 0xffffffffffffffff





#define CH11_BLK_TFR_RESUMEREQREG_BLK_TFR_RESUMEREQ_BitAddressOffset 0
#define CH11_BLK_TFR_RESUMEREQREG_BLK_TFR_RESUMEREQ_RegisterSize 1



#define CH11_BLK_TFR_RESUMEREQREG_RSVD_DMAC_CHx_BLK_TFR_RESUMEREQREG_1to63_BitAddressOffset 1
#define CH11_BLK_TFR_RESUMEREQREG_RSVD_DMAC_CHx_BLK_TFR_RESUMEREQREG_1to63_RegisterSize 63





#define CH11_AXI_IDREG (Channel11_Registers_Address_Block_BaseAddress + 0x50)
#define CH11_AXI_IDREG_RegisterSize 64
#define CH11_AXI_IDREG_RegisterResetValue 0x0
#define CH11_AXI_IDREG_RegisterResetMask 0xffffffffffffffff





#define CH11_AXI_IDREG_AXI_READ_ID_SUFFIX_BitAddressOffset 0
#define CH11_AXI_IDREG_AXI_READ_ID_SUFFIX_RegisterSize 2



#define CH11_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_IDW_L2NCm1to31_BitAddressOffset 2
#define CH11_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_IDW_L2NCm1to31_RegisterSize 14



#define CH11_AXI_IDREG_AXI_WRITE_ID_SUFFIX_BitAddressOffset 16
#define CH11_AXI_IDREG_AXI_WRITE_ID_SUFFIX_RegisterSize 2



#define CH11_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_IDW_L2NCm32to63_BitAddressOffset 18
#define CH11_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_IDW_L2NCm32to63_RegisterSize 14



#define CH11_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_32to63_BitAddressOffset 32
#define CH11_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_32to63_RegisterSize 32





#define CH11_AXI_QOSREG (Channel11_Registers_Address_Block_BaseAddress + 0x58)
#define CH11_AXI_QOSREG_RegisterSize 64
#define CH11_AXI_QOSREG_RegisterResetValue 0x0
#define CH11_AXI_QOSREG_RegisterResetMask 0xffffffffffffffff





#define CH11_AXI_QOSREG_AXI_AWQOS_BitAddressOffset 0
#define CH11_AXI_QOSREG_AXI_AWQOS_RegisterSize 4



#define CH11_AXI_QOSREG_AXI_ARQOS_BitAddressOffset 4
#define CH11_AXI_QOSREG_AXI_ARQOS_RegisterSize 4



#define CH11_AXI_QOSREG_RSVD_DMAC_CHx_AXI_QOSREG_8to63_BitAddressOffset 8
#define CH11_AXI_QOSREG_RSVD_DMAC_CHx_AXI_QOSREG_8to63_RegisterSize 56





#define CH11_SSTAT (Channel11_Registers_Address_Block_BaseAddress + 0x60)
#define CH11_SSTAT_RegisterSize 64
#define CH11_SSTAT_RegisterResetValue 0x0
#define CH11_SSTAT_RegisterResetMask 0xffffffffffffffff





#define CH11_SSTAT_SSTAT_BitAddressOffset 0
#define CH11_SSTAT_SSTAT_RegisterSize 32



#define CH11_SSTAT_RSVD_DMAC_CHx_SSTAT_32to63_BitAddressOffset 32
#define CH11_SSTAT_RSVD_DMAC_CHx_SSTAT_32to63_RegisterSize 32





#define CH11_DSTAT (Channel11_Registers_Address_Block_BaseAddress + 0x68)
#define CH11_DSTAT_RegisterSize 64
#define CH11_DSTAT_RegisterResetValue 0x0
#define CH11_DSTAT_RegisterResetMask 0xffffffffffffffff





#define CH11_DSTAT_DSTAT_BitAddressOffset 0
#define CH11_DSTAT_DSTAT_RegisterSize 32



#define CH11_DSTAT_RSVD_DMAC_CHx_DSTAT_32to63_BitAddressOffset 32
#define CH11_DSTAT_RSVD_DMAC_CHx_DSTAT_32to63_RegisterSize 32





#define CH11_SSTATAR (Channel11_Registers_Address_Block_BaseAddress + 0x70)
#define CH11_SSTATAR_RegisterSize 64
#define CH11_SSTATAR_RegisterResetValue 0x0
#define CH11_SSTATAR_RegisterResetMask 0xffffffffffffffff





#define CH11_SSTATAR_SSTATAR_BitAddressOffset 0
#define CH11_SSTATAR_SSTATAR_RegisterSize 64





#define CH11_DSTATAR (Channel11_Registers_Address_Block_BaseAddress + 0x78)
#define CH11_DSTATAR_RegisterSize 64
#define CH11_DSTATAR_RegisterResetValue 0x0
#define CH11_DSTATAR_RegisterResetMask 0xffffffffffffffff





#define CH11_DSTATAR_DSTATAR_BitAddressOffset 0
#define CH11_DSTATAR_DSTATAR_RegisterSize 64





#define CH11_INTSTATUS_ENABLEREG (Channel11_Registers_Address_Block_BaseAddress + 0x80)
#define CH11_INTSTATUS_ENABLEREG_RegisterSize 64
#define CH11_INTSTATUS_ENABLEREG_RegisterResetValue 0xffffffffffffffff
#define CH11_INTSTATUS_ENABLEREG_RegisterResetMask 0xffffffffffffffff





#define CH11_INTSTATUS_ENABLEREG_Enable_BLOCK_TFR_DONE_IntStat_BitAddressOffset 0
#define CH11_INTSTATUS_ENABLEREG_Enable_BLOCK_TFR_DONE_IntStat_RegisterSize 1



#define CH11_INTSTATUS_ENABLEREG_Enable_DMA_TFR_DONE_IntStat_BitAddressOffset 1
#define CH11_INTSTATUS_ENABLEREG_Enable_DMA_TFR_DONE_IntStat_RegisterSize 1



#define CH11_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_2_BitAddressOffset 2
#define CH11_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_2_RegisterSize 1



#define CH11_INTSTATUS_ENABLEREG_Enable_SRC_TRANSCOMP_IntStat_BitAddressOffset 3
#define CH11_INTSTATUS_ENABLEREG_Enable_SRC_TRANSCOMP_IntStat_RegisterSize 1



#define CH11_INTSTATUS_ENABLEREG_Enable_DST_TRANSCOMP_IntStat_BitAddressOffset 4
#define CH11_INTSTATUS_ENABLEREG_Enable_DST_TRANSCOMP_IntStat_RegisterSize 1



#define CH11_INTSTATUS_ENABLEREG_Enable_SRC_DEC_ERR_IntStat_BitAddressOffset 5
#define CH11_INTSTATUS_ENABLEREG_Enable_SRC_DEC_ERR_IntStat_RegisterSize 1



#define CH11_INTSTATUS_ENABLEREG_Enable_DST_DEC_ERR_IntStat_BitAddressOffset 6
#define CH11_INTSTATUS_ENABLEREG_Enable_DST_DEC_ERR_IntStat_RegisterSize 1



#define CH11_INTSTATUS_ENABLEREG_Enable_SRC_SLV_ERR_IntStat_BitAddressOffset 7
#define CH11_INTSTATUS_ENABLEREG_Enable_SRC_SLV_ERR_IntStat_RegisterSize 1



#define CH11_INTSTATUS_ENABLEREG_Enable_DST_SLV_ERR_IntStat_BitAddressOffset 8
#define CH11_INTSTATUS_ENABLEREG_Enable_DST_SLV_ERR_IntStat_RegisterSize 1



#define CH11_INTSTATUS_ENABLEREG_Enable_LLI_RD_DEC_ERR_IntStat_BitAddressOffset 9
#define CH11_INTSTATUS_ENABLEREG_Enable_LLI_RD_DEC_ERR_IntStat_RegisterSize 1



#define CH11_INTSTATUS_ENABLEREG_Enable_LLI_WR_DEC_ERR_IntStat_BitAddressOffset 10
#define CH11_INTSTATUS_ENABLEREG_Enable_LLI_WR_DEC_ERR_IntStat_RegisterSize 1



#define CH11_INTSTATUS_ENABLEREG_Enable_LLI_RD_SLV_ERR_IntStat_BitAddressOffset 11
#define CH11_INTSTATUS_ENABLEREG_Enable_LLI_RD_SLV_ERR_IntStat_RegisterSize 1



#define CH11_INTSTATUS_ENABLEREG_Enable_LLI_WR_SLV_ERR_IntStat_BitAddressOffset 12
#define CH11_INTSTATUS_ENABLEREG_Enable_LLI_WR_SLV_ERR_IntStat_RegisterSize 1



#define CH11_INTSTATUS_ENABLEREG_Enable_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_BitAddressOffset 13
#define CH11_INTSTATUS_ENABLEREG_Enable_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_RegisterSize 1



#define CH11_INTSTATUS_ENABLEREG_Enable_SLVIF_MULTIBLKTYPE_ERR_IntStat_BitAddressOffset 14
#define CH11_INTSTATUS_ENABLEREG_Enable_SLVIF_MULTIBLKTYPE_ERR_IntStat_RegisterSize 1



#define CH11_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_15_BitAddressOffset 15
#define CH11_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_15_RegisterSize 1



#define CH11_INTSTATUS_ENABLEREG_Enable_SLVIF_DEC_ERR_IntStat_BitAddressOffset 16
#define CH11_INTSTATUS_ENABLEREG_Enable_SLVIF_DEC_ERR_IntStat_RegisterSize 1



#define CH11_INTSTATUS_ENABLEREG_Enable_SLVIF_WR2RO_ERR_IntStat_BitAddressOffset 17
#define CH11_INTSTATUS_ENABLEREG_Enable_SLVIF_WR2RO_ERR_IntStat_RegisterSize 1



#define CH11_INTSTATUS_ENABLEREG_Enable_SLVIF_RD2RWO_ERR_IntStat_BitAddressOffset 18
#define CH11_INTSTATUS_ENABLEREG_Enable_SLVIF_RD2RWO_ERR_IntStat_RegisterSize 1



#define CH11_INTSTATUS_ENABLEREG_Enable_SLVIF_WRONCHEN_ERR_IntStat_BitAddressOffset 19
#define CH11_INTSTATUS_ENABLEREG_Enable_SLVIF_WRONCHEN_ERR_IntStat_RegisterSize 1



#define CH11_INTSTATUS_ENABLEREG_Enable_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_BitAddressOffset 20
#define CH11_INTSTATUS_ENABLEREG_Enable_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_RegisterSize 1



#define CH11_INTSTATUS_ENABLEREG_Enable_SLVIF_WRONHOLD_ERR_IntStat_BitAddressOffset 21
#define CH11_INTSTATUS_ENABLEREG_Enable_SLVIF_WRONHOLD_ERR_IntStat_RegisterSize 1



#define CH11_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_22to23_BitAddressOffset 22
#define CH11_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_22to23_RegisterSize 2



#define CH11_INTSTATUS_ENABLEREG_Enable_SLVIF_ADDRPARITY_ERR_IntStat_BitAddressOffset 24
#define CH11_INTSTATUS_ENABLEREG_Enable_SLVIF_ADDRPARITY_ERR_IntStat_RegisterSize 1



#define CH11_INTSTATUS_ENABLEREG_Enable_SLVIF_WRPARITY_ERR_IntStat_BitAddressOffset 25
#define CH11_INTSTATUS_ENABLEREG_Enable_SLVIF_WRPARITY_ERR_IntStat_RegisterSize 1



#define CH11_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_26_BitAddressOffset 26
#define CH11_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_26_RegisterSize 1



#define CH11_INTSTATUS_ENABLEREG_Enable_CH_LOCK_CLEARED_IntStat_BitAddressOffset 27
#define CH11_INTSTATUS_ENABLEREG_Enable_CH_LOCK_CLEARED_IntStat_RegisterSize 1



#define CH11_INTSTATUS_ENABLEREG_Enable_CH_SRC_SUSPENDED_IntStat_BitAddressOffset 28
#define CH11_INTSTATUS_ENABLEREG_Enable_CH_SRC_SUSPENDED_IntStat_RegisterSize 1



#define CH11_INTSTATUS_ENABLEREG_Enable_CH_SUSPENDED_IntStat_BitAddressOffset 29
#define CH11_INTSTATUS_ENABLEREG_Enable_CH_SUSPENDED_IntStat_RegisterSize 1



#define CH11_INTSTATUS_ENABLEREG_Enable_CH_DISABLED_IntStat_BitAddressOffset 30
#define CH11_INTSTATUS_ENABLEREG_Enable_CH_DISABLED_IntStat_RegisterSize 1



#define CH11_INTSTATUS_ENABLEREG_Enable_CH_ABORTED_IntStat_BitAddressOffset 31
#define CH11_INTSTATUS_ENABLEREG_Enable_CH_ABORTED_IntStat_RegisterSize 1



#define CH11_INTSTATUS_ENABLEREG_Enable_ECC_PROT_CHMem_CorrERR_IntStat_BitAddressOffset 32
#define CH11_INTSTATUS_ENABLEREG_Enable_ECC_PROT_CHMem_CorrERR_IntStat_RegisterSize 1



#define CH11_INTSTATUS_ENABLEREG_Enable_ECC_PROT_CHMem_UnCorrERR_IntStat_BitAddressOffset 33
#define CH11_INTSTATUS_ENABLEREG_Enable_ECC_PROT_CHMem_UnCorrERR_IntStat_RegisterSize 1



#define CH11_INTSTATUS_ENABLEREG_Enable_ECC_PROT_UIDMem_CorrERR_IntStat_BitAddressOffset 34
#define CH11_INTSTATUS_ENABLEREG_Enable_ECC_PROT_UIDMem_CorrERR_IntStat_RegisterSize 1



#define CH11_INTSTATUS_ENABLEREG_Enable_ECC_PROT_UIDMem_UnCorrERR_IntStat_BitAddressOffset 35
#define CH11_INTSTATUS_ENABLEREG_Enable_ECC_PROT_UIDMem_UnCorrERR_IntStat_RegisterSize 1



#define CH11_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_32to63_BitAddressOffset 36
#define CH11_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_32to63_RegisterSize 28





#define CH11_INTSTATUS (Channel11_Registers_Address_Block_BaseAddress + 0x88)
#define CH11_INTSTATUS_RegisterSize 64
#define CH11_INTSTATUS_RegisterResetValue 0x0
#define CH11_INTSTATUS_RegisterResetMask 0xffffffffffffffff





#define CH11_INTSTATUS_BLOCK_TFR_DONE_IntStat_BitAddressOffset 0
#define CH11_INTSTATUS_BLOCK_TFR_DONE_IntStat_RegisterSize 1



#define CH11_INTSTATUS_DMA_TFR_DONE_IntStat_BitAddressOffset 1
#define CH11_INTSTATUS_DMA_TFR_DONE_IntStat_RegisterSize 1



#define CH11_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_2_BitAddressOffset 2
#define CH11_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_2_RegisterSize 1



#define CH11_INTSTATUS_SRC_TRANSCOMP_IntStat_BitAddressOffset 3
#define CH11_INTSTATUS_SRC_TRANSCOMP_IntStat_RegisterSize 1



#define CH11_INTSTATUS_DST_TRANSCOMP_IntStat_BitAddressOffset 4
#define CH11_INTSTATUS_DST_TRANSCOMP_IntStat_RegisterSize 1



#define CH11_INTSTATUS_SRC_DEC_ERR_IntStat_BitAddressOffset 5
#define CH11_INTSTATUS_SRC_DEC_ERR_IntStat_RegisterSize 1



#define CH11_INTSTATUS_DST_DEC_ERR_IntStat_BitAddressOffset 6
#define CH11_INTSTATUS_DST_DEC_ERR_IntStat_RegisterSize 1



#define CH11_INTSTATUS_SRC_SLV_ERR_IntStat_BitAddressOffset 7
#define CH11_INTSTATUS_SRC_SLV_ERR_IntStat_RegisterSize 1



#define CH11_INTSTATUS_DST_SLV_ERR_IntStat_BitAddressOffset 8
#define CH11_INTSTATUS_DST_SLV_ERR_IntStat_RegisterSize 1



#define CH11_INTSTATUS_LLI_RD_DEC_ERR_IntStat_BitAddressOffset 9
#define CH11_INTSTATUS_LLI_RD_DEC_ERR_IntStat_RegisterSize 1



#define CH11_INTSTATUS_LLI_WR_DEC_ERR_IntStat_BitAddressOffset 10
#define CH11_INTSTATUS_LLI_WR_DEC_ERR_IntStat_RegisterSize 1



#define CH11_INTSTATUS_LLI_RD_SLV_ERR_IntStat_BitAddressOffset 11
#define CH11_INTSTATUS_LLI_RD_SLV_ERR_IntStat_RegisterSize 1



#define CH11_INTSTATUS_LLI_WR_SLV_ERR_IntStat_BitAddressOffset 12
#define CH11_INTSTATUS_LLI_WR_SLV_ERR_IntStat_RegisterSize 1



#define CH11_INTSTATUS_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_BitAddressOffset 13
#define CH11_INTSTATUS_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_RegisterSize 1



#define CH11_INTSTATUS_SLVIF_MULTIBLKTYPE_ERR_IntStat_BitAddressOffset 14
#define CH11_INTSTATUS_SLVIF_MULTIBLKTYPE_ERR_IntStat_RegisterSize 1



#define CH11_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_15_BitAddressOffset 15
#define CH11_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_15_RegisterSize 1



#define CH11_INTSTATUS_SLVIF_DEC_ERR_IntStat_BitAddressOffset 16
#define CH11_INTSTATUS_SLVIF_DEC_ERR_IntStat_RegisterSize 1



#define CH11_INTSTATUS_SLVIF_WR2RO_ERR_IntStat_BitAddressOffset 17
#define CH11_INTSTATUS_SLVIF_WR2RO_ERR_IntStat_RegisterSize 1



#define CH11_INTSTATUS_SLVIF_RD2RWO_ERR_IntStat_BitAddressOffset 18
#define CH11_INTSTATUS_SLVIF_RD2RWO_ERR_IntStat_RegisterSize 1



#define CH11_INTSTATUS_SLVIF_WRONCHEN_ERR_IntStat_BitAddressOffset 19
#define CH11_INTSTATUS_SLVIF_WRONCHEN_ERR_IntStat_RegisterSize 1



#define CH11_INTSTATUS_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_BitAddressOffset 20
#define CH11_INTSTATUS_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_RegisterSize 1



#define CH11_INTSTATUS_SLVIF_WRONHOLD_ERR_IntStat_BitAddressOffset 21
#define CH11_INTSTATUS_SLVIF_WRONHOLD_ERR_IntStat_RegisterSize 1



#define CH11_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_22to23_BitAddressOffset 22
#define CH11_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_22to23_RegisterSize 2



#define CH11_INTSTATUS_SLVIF_ADDRPARITY_ERR_IntStat_BitAddressOffset 24
#define CH11_INTSTATUS_SLVIF_ADDRPARITY_ERR_IntStat_RegisterSize 1



#define CH11_INTSTATUS_SLVIF_WRPARITY_ERR_IntStat_BitAddressOffset 25
#define CH11_INTSTATUS_SLVIF_WRPARITY_ERR_IntStat_RegisterSize 1



#define CH11_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_26_BitAddressOffset 26
#define CH11_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_26_RegisterSize 1



#define CH11_INTSTATUS_CH_LOCK_CLEARED_IntStat_BitAddressOffset 27
#define CH11_INTSTATUS_CH_LOCK_CLEARED_IntStat_RegisterSize 1



#define CH11_INTSTATUS_CH_SRC_SUSPENDED_IntStat_BitAddressOffset 28
#define CH11_INTSTATUS_CH_SRC_SUSPENDED_IntStat_RegisterSize 1



#define CH11_INTSTATUS_CH_SUSPENDED_IntStat_BitAddressOffset 29
#define CH11_INTSTATUS_CH_SUSPENDED_IntStat_RegisterSize 1



#define CH11_INTSTATUS_CH_DISABLED_IntStat_BitAddressOffset 30
#define CH11_INTSTATUS_CH_DISABLED_IntStat_RegisterSize 1



#define CH11_INTSTATUS_CH_ABORTED_IntStat_BitAddressOffset 31
#define CH11_INTSTATUS_CH_ABORTED_IntStat_RegisterSize 1



#define CH11_INTSTATUS_ECC_PROT_CHMem_CorrERR_IntStat_BitAddressOffset 32
#define CH11_INTSTATUS_ECC_PROT_CHMem_CorrERR_IntStat_RegisterSize 1



#define CH11_INTSTATUS_ECC_PROT_CHMem_UnCorrERR_IntStat_BitAddressOffset 33
#define CH11_INTSTATUS_ECC_PROT_CHMem_UnCorrERR_IntStat_RegisterSize 1



#define CH11_INTSTATUS_ECC_PROT_UIDMem_CorrERR_IntStat_BitAddressOffset 34
#define CH11_INTSTATUS_ECC_PROT_UIDMem_CorrERR_IntStat_RegisterSize 1



#define CH11_INTSTATUS_ECC_PROT_UIDMem_UnCorrERR_IntStat_BitAddressOffset 35
#define CH11_INTSTATUS_ECC_PROT_UIDMem_UnCorrERR_IntStat_RegisterSize 1



#define CH11_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_36to63_BitAddressOffset 36
#define CH11_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_36to63_RegisterSize 28





#define CH11_INTSIGNAL_ENABLEREG (Channel11_Registers_Address_Block_BaseAddress + 0x90)
#define CH11_INTSIGNAL_ENABLEREG_RegisterSize 64
#define CH11_INTSIGNAL_ENABLEREG_RegisterResetValue 0xffffffffffffffff
#define CH11_INTSIGNAL_ENABLEREG_RegisterResetMask 0xffffffffffffffff





#define CH11_INTSIGNAL_ENABLEREG_Enable_BLOCK_TFR_DONE_IntSignal_BitAddressOffset 0
#define CH11_INTSIGNAL_ENABLEREG_Enable_BLOCK_TFR_DONE_IntSignal_RegisterSize 1



#define CH11_INTSIGNAL_ENABLEREG_Enable_DMA_TFR_DONE_IntSignal_BitAddressOffset 1
#define CH11_INTSIGNAL_ENABLEREG_Enable_DMA_TFR_DONE_IntSignal_RegisterSize 1



#define CH11_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_2_BitAddressOffset 2
#define CH11_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_2_RegisterSize 1



#define CH11_INTSIGNAL_ENABLEREG_Enable_SRC_TRANSCOMP_IntSignal_BitAddressOffset 3
#define CH11_INTSIGNAL_ENABLEREG_Enable_SRC_TRANSCOMP_IntSignal_RegisterSize 1



#define CH11_INTSIGNAL_ENABLEREG_Enable_DST_TRANSCOMP_IntSignal_BitAddressOffset 4
#define CH11_INTSIGNAL_ENABLEREG_Enable_DST_TRANSCOMP_IntSignal_RegisterSize 1



#define CH11_INTSIGNAL_ENABLEREG_Enable_SRC_DEC_ERR_IntSignal_BitAddressOffset 5
#define CH11_INTSIGNAL_ENABLEREG_Enable_SRC_DEC_ERR_IntSignal_RegisterSize 1



#define CH11_INTSIGNAL_ENABLEREG_Enable_DST_DEC_ERR_IntSignal_BitAddressOffset 6
#define CH11_INTSIGNAL_ENABLEREG_Enable_DST_DEC_ERR_IntSignal_RegisterSize 1



#define CH11_INTSIGNAL_ENABLEREG_Enable_SRC_SLV_ERR_IntSignal_BitAddressOffset 7
#define CH11_INTSIGNAL_ENABLEREG_Enable_SRC_SLV_ERR_IntSignal_RegisterSize 1



#define CH11_INTSIGNAL_ENABLEREG_Enable_DST_SLV_ERR_IntSignal_BitAddressOffset 8
#define CH11_INTSIGNAL_ENABLEREG_Enable_DST_SLV_ERR_IntSignal_RegisterSize 1



#define CH11_INTSIGNAL_ENABLEREG_Enable_LLI_RD_DEC_ERR_IntSignal_BitAddressOffset 9
#define CH11_INTSIGNAL_ENABLEREG_Enable_LLI_RD_DEC_ERR_IntSignal_RegisterSize 1



#define CH11_INTSIGNAL_ENABLEREG_Enable_LLI_WR_DEC_ERR_IntSignal_BitAddressOffset 10
#define CH11_INTSIGNAL_ENABLEREG_Enable_LLI_WR_DEC_ERR_IntSignal_RegisterSize 1



#define CH11_INTSIGNAL_ENABLEREG_Enable_LLI_RD_SLV_ERR_IntSignal_BitAddressOffset 11
#define CH11_INTSIGNAL_ENABLEREG_Enable_LLI_RD_SLV_ERR_IntSignal_RegisterSize 1



#define CH11_INTSIGNAL_ENABLEREG_Enable_LLI_WR_SLV_ERR_IntSignal_BitAddressOffset 12
#define CH11_INTSIGNAL_ENABLEREG_Enable_LLI_WR_SLV_ERR_IntSignal_RegisterSize 1



#define CH11_INTSIGNAL_ENABLEREG_Enable_SHADOWREG_OR_LLI_INVALID_ERR_IntSignal_BitAddressOffset 13
#define CH11_INTSIGNAL_ENABLEREG_Enable_SHADOWREG_OR_LLI_INVALID_ERR_IntSignal_RegisterSize 1



#define CH11_INTSIGNAL_ENABLEREG_Enable_SLVIF_MULTIBLKTYPE_ERR_IntSignal_BitAddressOffset 14
#define CH11_INTSIGNAL_ENABLEREG_Enable_SLVIF_MULTIBLKTYPE_ERR_IntSignal_RegisterSize 1



#define CH11_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_15_BitAddressOffset 15
#define CH11_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_15_RegisterSize 1



#define CH11_INTSIGNAL_ENABLEREG_Enable_SLVIF_DEC_ERR_IntSignal_BitAddressOffset 16
#define CH11_INTSIGNAL_ENABLEREG_Enable_SLVIF_DEC_ERR_IntSignal_RegisterSize 1



#define CH11_INTSIGNAL_ENABLEREG_Enable_SLVIF_WR2RO_ERR_IntSignal_BitAddressOffset 17
#define CH11_INTSIGNAL_ENABLEREG_Enable_SLVIF_WR2RO_ERR_IntSignal_RegisterSize 1



#define CH11_INTSIGNAL_ENABLEREG_Enable_SLVIF_RD2RWO_ERR_IntSignal_BitAddressOffset 18
#define CH11_INTSIGNAL_ENABLEREG_Enable_SLVIF_RD2RWO_ERR_IntSignal_RegisterSize 1



#define CH11_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRONCHEN_ERR_IntSignal_BitAddressOffset 19
#define CH11_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRONCHEN_ERR_IntSignal_RegisterSize 1



#define CH11_INTSIGNAL_ENABLEREG_Enable_SLVIF_SHADOWREG_WRON_VALID_ERR_IntSignal_BitAddressOffset 20
#define CH11_INTSIGNAL_ENABLEREG_Enable_SLVIF_SHADOWREG_WRON_VALID_ERR_IntSignal_RegisterSize 1



#define CH11_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRONHOLD_ERR_IntSignal_BitAddressOffset 21
#define CH11_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRONHOLD_ERR_IntSignal_RegisterSize 1



#define CH11_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_22to23_BitAddressOffset 22
#define CH11_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_22to23_RegisterSize 2



#define CH11_INTSIGNAL_ENABLEREG_Enable_SLVIF_ADDRPARITY_ERR_IntSignal_BitAddressOffset 24
#define CH11_INTSIGNAL_ENABLEREG_Enable_SLVIF_ADDRPARITY_ERR_IntSignal_RegisterSize 1



#define CH11_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRPARITY_ERR_IntSignal_BitAddressOffset 25
#define CH11_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRPARITY_ERR_IntSignal_RegisterSize 1



#define CH11_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_26_BitAddressOffset 26
#define CH11_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_26_RegisterSize 1



#define CH11_INTSIGNAL_ENABLEREG_Enable_CH_LOCK_CLEARED_IntSignal_BitAddressOffset 27
#define CH11_INTSIGNAL_ENABLEREG_Enable_CH_LOCK_CLEARED_IntSignal_RegisterSize 1



#define CH11_INTSIGNAL_ENABLEREG_Enable_CH_SRC_SUSPENDED_IntSignal_BitAddressOffset 28
#define CH11_INTSIGNAL_ENABLEREG_Enable_CH_SRC_SUSPENDED_IntSignal_RegisterSize 1



#define CH11_INTSIGNAL_ENABLEREG_Enable_CH_SUSPENDED_IntSignal_BitAddressOffset 29
#define CH11_INTSIGNAL_ENABLEREG_Enable_CH_SUSPENDED_IntSignal_RegisterSize 1



#define CH11_INTSIGNAL_ENABLEREG_Enable_CH_DISABLED_IntSignal_BitAddressOffset 30
#define CH11_INTSIGNAL_ENABLEREG_Enable_CH_DISABLED_IntSignal_RegisterSize 1



#define CH11_INTSIGNAL_ENABLEREG_Enable_CH_ABORTED_IntSignal_BitAddressOffset 31
#define CH11_INTSIGNAL_ENABLEREG_Enable_CH_ABORTED_IntSignal_RegisterSize 1



#define CH11_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_CHMem_CorrERR_IntSignal_BitAddressOffset 32
#define CH11_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_CHMem_CorrERR_IntSignal_RegisterSize 1



#define CH11_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_CHMem_UnCorrERR_IntSignal_BitAddressOffset 33
#define CH11_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_CHMem_UnCorrERR_IntSignal_RegisterSize 1



#define CH11_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_UIDMem_CorrERR_IntSignal_BitAddressOffset 34
#define CH11_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_UIDMem_CorrERR_IntSignal_RegisterSize 1



#define CH11_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_UIDMem_UnCorrERR_IntSignal_BitAddressOffset 35
#define CH11_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_UIDMem_UnCorrERR_IntSignal_RegisterSize 1



#define CH11_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_36to63_BitAddressOffset 36
#define CH11_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_36to63_RegisterSize 28





#define CH11_INTCLEARREG (Channel11_Registers_Address_Block_BaseAddress + 0x98)
#define CH11_INTCLEARREG_RegisterSize 64
#define CH11_INTCLEARREG_RegisterResetValue 0x0
#define CH11_INTCLEARREG_RegisterResetMask 0xffffffffffffffff





#define CH11_INTCLEARREG_Clear_BLOCK_TFR_DONE_IntStat_BitAddressOffset 0
#define CH11_INTCLEARREG_Clear_BLOCK_TFR_DONE_IntStat_RegisterSize 1



#define CH11_INTCLEARREG_Clear_DMA_TFR_DONE_IntStat_BitAddressOffset 1
#define CH11_INTCLEARREG_Clear_DMA_TFR_DONE_IntStat_RegisterSize 1



#define CH11_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_2_BitAddressOffset 2
#define CH11_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_2_RegisterSize 1



#define CH11_INTCLEARREG_Clear_SRC_TRANSCOMP_IntStat_BitAddressOffset 3
#define CH11_INTCLEARREG_Clear_SRC_TRANSCOMP_IntStat_RegisterSize 1



#define CH11_INTCLEARREG_Clear_DST_TRANSCOMP_IntStat_BitAddressOffset 4
#define CH11_INTCLEARREG_Clear_DST_TRANSCOMP_IntStat_RegisterSize 1



#define CH11_INTCLEARREG_Clear_SRC_DEC_ERR_IntStat_BitAddressOffset 5
#define CH11_INTCLEARREG_Clear_SRC_DEC_ERR_IntStat_RegisterSize 1



#define CH11_INTCLEARREG_Clear_DST_DEC_ERR_IntStat_BitAddressOffset 6
#define CH11_INTCLEARREG_Clear_DST_DEC_ERR_IntStat_RegisterSize 1



#define CH11_INTCLEARREG_Clear_SRC_SLV_ERR_IntStat_BitAddressOffset 7
#define CH11_INTCLEARREG_Clear_SRC_SLV_ERR_IntStat_RegisterSize 1



#define CH11_INTCLEARREG_Clear_DST_SLV_ERR_IntStat_BitAddressOffset 8
#define CH11_INTCLEARREG_Clear_DST_SLV_ERR_IntStat_RegisterSize 1



#define CH11_INTCLEARREG_Clear_LLI_RD_DEC_ERR_IntStat_BitAddressOffset 9
#define CH11_INTCLEARREG_Clear_LLI_RD_DEC_ERR_IntStat_RegisterSize 1



#define CH11_INTCLEARREG_Clear_LLI_WR_DEC_ERR_IntStat_BitAddressOffset 10
#define CH11_INTCLEARREG_Clear_LLI_WR_DEC_ERR_IntStat_RegisterSize 1



#define CH11_INTCLEARREG_Clear_LLI_RD_SLV_ERR_IntStat_BitAddressOffset 11
#define CH11_INTCLEARREG_Clear_LLI_RD_SLV_ERR_IntStat_RegisterSize 1



#define CH11_INTCLEARREG_Clear_LLI_WR_SLV_ERR_IntStat_BitAddressOffset 12
#define CH11_INTCLEARREG_Clear_LLI_WR_SLV_ERR_IntStat_RegisterSize 1



#define CH11_INTCLEARREG_Clear_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_BitAddressOffset 13
#define CH11_INTCLEARREG_Clear_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_RegisterSize 1



#define CH11_INTCLEARREG_Clear_SLVIF_MULTIBLKTYPE_ERR_IntStat_BitAddressOffset 14
#define CH11_INTCLEARREG_Clear_SLVIF_MULTIBLKTYPE_ERR_IntStat_RegisterSize 1



#define CH11_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_15_BitAddressOffset 15
#define CH11_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_15_RegisterSize 1



#define CH11_INTCLEARREG_Clear_SLVIF_DEC_ERR_IntStat_BitAddressOffset 16
#define CH11_INTCLEARREG_Clear_SLVIF_DEC_ERR_IntStat_RegisterSize 1



#define CH11_INTCLEARREG_Clear_SLVIF_WR2RO_ERR_IntStat_BitAddressOffset 17
#define CH11_INTCLEARREG_Clear_SLVIF_WR2RO_ERR_IntStat_RegisterSize 1



#define CH11_INTCLEARREG_Clear_SLVIF_RD2RWO_ERR_IntStat_BitAddressOffset 18
#define CH11_INTCLEARREG_Clear_SLVIF_RD2RWO_ERR_IntStat_RegisterSize 1



#define CH11_INTCLEARREG_Clear_SLVIF_WRONCHEN_ERR_IntStat_BitAddressOffset 19
#define CH11_INTCLEARREG_Clear_SLVIF_WRONCHEN_ERR_IntStat_RegisterSize 1



#define CH11_INTCLEARREG_Clear_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_BitAddressOffset 20
#define CH11_INTCLEARREG_Clear_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_RegisterSize 1



#define CH11_INTCLEARREG_Clear_SLVIF_WRONHOLD_ERR_IntStat_BitAddressOffset 21
#define CH11_INTCLEARREG_Clear_SLVIF_WRONHOLD_ERR_IntStat_RegisterSize 1



#define CH11_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_22to23_BitAddressOffset 22
#define CH11_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_22to23_RegisterSize 2



#define CH11_INTCLEARREG_Clear_SLVIF_ADDRPARITY_ERR_IntStat_BitAddressOffset 24
#define CH11_INTCLEARREG_Clear_SLVIF_ADDRPARITY_ERR_IntStat_RegisterSize 1



#define CH11_INTCLEARREG_Clear_SLVIF_WRPARITY_ERR_IntStat_BitAddressOffset 25
#define CH11_INTCLEARREG_Clear_SLVIF_WRPARITY_ERR_IntStat_RegisterSize 1



#define CH11_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_26_BitAddressOffset 26
#define CH11_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_26_RegisterSize 1



#define CH11_INTCLEARREG_Clear_CH_LOCK_CLEARED_IntStat_BitAddressOffset 27
#define CH11_INTCLEARREG_Clear_CH_LOCK_CLEARED_IntStat_RegisterSize 1



#define CH11_INTCLEARREG_Clear_CH_SRC_SUSPENDED_IntStat_BitAddressOffset 28
#define CH11_INTCLEARREG_Clear_CH_SRC_SUSPENDED_IntStat_RegisterSize 1



#define CH11_INTCLEARREG_Clear_CH_SUSPENDED_IntStat_BitAddressOffset 29
#define CH11_INTCLEARREG_Clear_CH_SUSPENDED_IntStat_RegisterSize 1



#define CH11_INTCLEARREG_Clear_CH_DISABLED_IntStat_BitAddressOffset 30
#define CH11_INTCLEARREG_Clear_CH_DISABLED_IntStat_RegisterSize 1



#define CH11_INTCLEARREG_Clear_CH_ABORTED_IntStat_BitAddressOffset 31
#define CH11_INTCLEARREG_Clear_CH_ABORTED_IntStat_RegisterSize 1



#define CH11_INTCLEARREG_Clear_ECC_PROT_CHMem_CorrERR_IntStat_BitAddressOffset 32
#define CH11_INTCLEARREG_Clear_ECC_PROT_CHMem_CorrERR_IntStat_RegisterSize 1



#define CH11_INTCLEARREG_Clear_ECC_PROT_CHMem_UnCorrERR_IntStat_BitAddressOffset 33
#define CH11_INTCLEARREG_Clear_ECC_PROT_CHMem_UnCorrERR_IntStat_RegisterSize 1



#define CH11_INTCLEARREG_Clear_ECC_PROT_UIDMem_CorrERR_IntStat_BitAddressOffset 34
#define CH11_INTCLEARREG_Clear_ECC_PROT_UIDMem_CorrERR_IntStat_RegisterSize 1



#define CH11_INTCLEARREG_Clear_ECC_PROT_UIDMem_UnCorrERR_IntStat_BitAddressOffset 35
#define CH11_INTCLEARREG_Clear_ECC_PROT_UIDMem_UnCorrERR_IntStat_RegisterSize 1



#define CH11_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_36to63_BitAddressOffset 36
#define CH11_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_36to63_RegisterSize 28





#define CH11_CFG_EXTD (Channel11_Registers_Address_Block_BaseAddress + 0xa0)
#define CH11_CFG_EXTD_RegisterSize 64
#define CH11_CFG_EXTD_RegisterResetValue 0x0
#define CH11_CFG_EXTD_RegisterResetMask 0xffffffffffffffff





#define CH11_CFG_EXTD_LLI_AXPROT_BitAddressOffset 0
#define CH11_CFG_EXTD_LLI_AXPROT_RegisterSize 3



#define CH11_CFG_EXTD_LLI_AXCACHE_BitAddressOffset 3
#define CH11_CFG_EXTD_LLI_AXCACHE_RegisterSize 4



#define CH11_CFG_EXTD_RSVD_DMAC_CHx_CFG_EXTD_7to63_BitAddressOffset 7
#define CH11_CFG_EXTD_RSVD_DMAC_CHx_CFG_EXTD_7to63_RegisterSize 57



#define Channel12_Registers_Address_Block_BaseAddress 0xc00



#define CH12_SAR (Channel12_Registers_Address_Block_BaseAddress + 0x0)
#define CH12_SAR_RegisterSize 64
#define CH12_SAR_RegisterResetValue 0x0
#define CH12_SAR_RegisterResetMask 0xffffffffffffffff





#define CH12_SAR_SAR_BitAddressOffset 0
#define CH12_SAR_SAR_RegisterSize 64





#define CH12_DAR (Channel12_Registers_Address_Block_BaseAddress + 0x8)
#define CH12_DAR_RegisterSize 64
#define CH12_DAR_RegisterResetValue 0x0
#define CH12_DAR_RegisterResetMask 0xffffffffffffffff





#define CH12_DAR_DAR_BitAddressOffset 0
#define CH12_DAR_DAR_RegisterSize 64





#define CH12_BLOCK_TS (Channel12_Registers_Address_Block_BaseAddress + 0x10)
#define CH12_BLOCK_TS_RegisterSize 64
#define CH12_BLOCK_TS_RegisterResetValue 0x0
#define CH12_BLOCK_TS_RegisterResetMask 0xffffffffffffffff





#define CH12_BLOCK_TS_BLOCK_TS_BitAddressOffset 0
#define CH12_BLOCK_TS_BLOCK_TS_RegisterSize 22



#define CH12_BLOCK_TS_RSVD_DMAC_CHx_BLOCK_TSREG_63to22_BitAddressOffset 22
#define CH12_BLOCK_TS_RSVD_DMAC_CHx_BLOCK_TSREG_63to22_RegisterSize 42





#define CH12_CTL (Channel12_Registers_Address_Block_BaseAddress + 0x18)
#define CH12_CTL_RegisterSize 64
#define CH12_CTL_RegisterResetValue 0x1200
#define CH12_CTL_RegisterResetMask 0xffffffffffffffff





#define CH12_CTL_SMS_BitAddressOffset 0
#define CH12_CTL_SMS_RegisterSize 1



#define CH12_CTL_RSVD_DMAC_CHx_CTL_1_BitAddressOffset 1
#define CH12_CTL_RSVD_DMAC_CHx_CTL_1_RegisterSize 1



#define CH12_CTL_DMS_BitAddressOffset 2
#define CH12_CTL_DMS_RegisterSize 1



#define CH12_CTL_RSVD_DMAC_CHx_CTL_3_BitAddressOffset 3
#define CH12_CTL_RSVD_DMAC_CHx_CTL_3_RegisterSize 1



#define CH12_CTL_SINC_BitAddressOffset 4
#define CH12_CTL_SINC_RegisterSize 1



#define CH12_CTL_RSVD_DMAC_CHx_CTL_5_BitAddressOffset 5
#define CH12_CTL_RSVD_DMAC_CHx_CTL_5_RegisterSize 1



#define CH12_CTL_DINC_BitAddressOffset 6
#define CH12_CTL_DINC_RegisterSize 1



#define CH12_CTL_RSVD_DMAC_CHx_CTL_7_BitAddressOffset 7
#define CH12_CTL_RSVD_DMAC_CHx_CTL_7_RegisterSize 1



#define CH12_CTL_SRC_TR_WIDTH_BitAddressOffset 8
#define CH12_CTL_SRC_TR_WIDTH_RegisterSize 3



#define CH12_CTL_DST_TR_WIDTH_BitAddressOffset 11
#define CH12_CTL_DST_TR_WIDTH_RegisterSize 3



#define CH12_CTL_SRC_MSIZE_BitAddressOffset 14
#define CH12_CTL_SRC_MSIZE_RegisterSize 4



#define CH12_CTL_DST_MSIZE_BitAddressOffset 18
#define CH12_CTL_DST_MSIZE_RegisterSize 4



#define CH12_CTL_AR_CACHE_BitAddressOffset 22
#define CH12_CTL_AR_CACHE_RegisterSize 4



#define CH12_CTL_AW_CACHE_BitAddressOffset 26
#define CH12_CTL_AW_CACHE_RegisterSize 4



#define CH12_CTL_NonPosted_LastWrite_En_BitAddressOffset 30
#define CH12_CTL_NonPosted_LastWrite_En_RegisterSize 1



#define CH12_CTL_RSVD_DMAC_CHx_CTL_31_BitAddressOffset 31
#define CH12_CTL_RSVD_DMAC_CHx_CTL_31_RegisterSize 1



#define CH12_CTL_AR_PROT_BitAddressOffset 32
#define CH12_CTL_AR_PROT_RegisterSize 3



#define CH12_CTL_AW_PROT_BitAddressOffset 35
#define CH12_CTL_AW_PROT_RegisterSize 3



#define CH12_CTL_ARLEN_EN_BitAddressOffset 38
#define CH12_CTL_ARLEN_EN_RegisterSize 1



#define CH12_CTL_ARLEN_BitAddressOffset 39
#define CH12_CTL_ARLEN_RegisterSize 8



#define CH12_CTL_AWLEN_EN_BitAddressOffset 47
#define CH12_CTL_AWLEN_EN_RegisterSize 1



#define CH12_CTL_AWLEN_BitAddressOffset 48
#define CH12_CTL_AWLEN_RegisterSize 8



#define CH12_CTL_SRC_STAT_EN_BitAddressOffset 56
#define CH12_CTL_SRC_STAT_EN_RegisterSize 1



#define CH12_CTL_DST_STAT_EN_BitAddressOffset 57
#define CH12_CTL_DST_STAT_EN_RegisterSize 1



#define CH12_CTL_IOC_BlkTfr_BitAddressOffset 58
#define CH12_CTL_IOC_BlkTfr_RegisterSize 1



#define CH12_CTL_RSVD_DMAC_CHx_CTL_59to61_BitAddressOffset 59
#define CH12_CTL_RSVD_DMAC_CHx_CTL_59to61_RegisterSize 3



#define CH12_CTL_SHADOWREG_OR_LLI_LAST_BitAddressOffset 62
#define CH12_CTL_SHADOWREG_OR_LLI_LAST_RegisterSize 1



#define CH12_CTL_SHADOWREG_OR_LLI_VALID_BitAddressOffset 63
#define CH12_CTL_SHADOWREG_OR_LLI_VALID_RegisterSize 1





#define CH12_CFG2 (Channel12_Registers_Address_Block_BaseAddress + 0x20)
#define CH12_CFG2_RegisterSize 64
#define CH12_CFG2_RegisterResetValue 0x9001b00000000
#define CH12_CFG2_RegisterResetMask 0xffffffffffffffff





#define CH12_CFG2_SRC_MULTBLK_TYPE_BitAddressOffset 0
#define CH12_CFG2_SRC_MULTBLK_TYPE_RegisterSize 2



#define CH12_CFG2_DST_MULTBLK_TYPE_BitAddressOffset 2
#define CH12_CFG2_DST_MULTBLK_TYPE_RegisterSize 2



#define CH12_CFG2_SRC_PER_BitAddressOffset 4
#define CH12_CFG2_SRC_PER_RegisterSize 5



#define CH12_CFG2_RSVD_DMAC_CHx_CFG_9_4_BitAddressOffset 9
#define CH12_CFG2_RSVD_DMAC_CHx_CFG_9_4_RegisterSize 1



#define CH12_CFG2_RSVD_DMAC_CHx_CFG_10_BitAddressOffset 10
#define CH12_CFG2_RSVD_DMAC_CHx_CFG_10_RegisterSize 1



#define CH12_CFG2_DST_PER_BitAddressOffset 11
#define CH12_CFG2_DST_PER_RegisterSize 5



#define CH12_CFG2_RSVD_DMAC_CHx_CFG_16_11_BitAddressOffset 16
#define CH12_CFG2_RSVD_DMAC_CHx_CFG_16_11_RegisterSize 1



#define CH12_CFG2_RSVD_DMAC_CHx_CFG_17_BitAddressOffset 17
#define CH12_CFG2_RSVD_DMAC_CHx_CFG_17_RegisterSize 1



#define CH12_CFG2_RD_UID_BitAddressOffset 18
#define CH12_CFG2_RD_UID_RegisterSize 4



#define CH12_CFG2_RSVD_DMAC_CHx_CFG_22to24_BitAddressOffset 22
#define CH12_CFG2_RSVD_DMAC_CHx_CFG_22to24_RegisterSize 3



#define CH12_CFG2_WR_UID_BitAddressOffset 25
#define CH12_CFG2_WR_UID_RegisterSize 4



#define CH12_CFG2_RSVD_DMAC_CHx_CFG_29to31_BitAddressOffset 29
#define CH12_CFG2_RSVD_DMAC_CHx_CFG_29to31_RegisterSize 3



#define CH12_CFG2_TT_FC_BitAddressOffset 32
#define CH12_CFG2_TT_FC_RegisterSize 3



#define CH12_CFG2_HS_SEL_SRC_BitAddressOffset 35
#define CH12_CFG2_HS_SEL_SRC_RegisterSize 1



#define CH12_CFG2_HS_SEL_DST_BitAddressOffset 36
#define CH12_CFG2_HS_SEL_DST_RegisterSize 1



#define CH12_CFG2_SRC_HWHS_POL_BitAddressOffset 37
#define CH12_CFG2_SRC_HWHS_POL_RegisterSize 1



#define CH12_CFG2_DST_HWHS_POL_BitAddressOffset 38
#define CH12_CFG2_DST_HWHS_POL_RegisterSize 1



#define CH12_CFG2_RSVD_DMAC_CHx_CFG_39to46_BitAddressOffset 39
#define CH12_CFG2_RSVD_DMAC_CHx_CFG_39to46_RegisterSize 8



#define CH12_CFG2_CH_PRIOR_BitAddressOffset 47
#define CH12_CFG2_CH_PRIOR_RegisterSize 5



#define CH12_CFG2_LOCK_CH_BitAddressOffset 52
#define CH12_CFG2_LOCK_CH_RegisterSize 1



#define CH12_CFG2_LOCK_CH_L_BitAddressOffset 53
#define CH12_CFG2_LOCK_CH_L_RegisterSize 2



#define CH12_CFG2_SRC_OSR_LMT_BitAddressOffset 55
#define CH12_CFG2_SRC_OSR_LMT_RegisterSize 4



#define CH12_CFG2_DST_OSR_LMT_BitAddressOffset 59
#define CH12_CFG2_DST_OSR_LMT_RegisterSize 4



#define CH12_CFG2_RSVD_DMAC_CHx_CFG_63_BitAddressOffset 63
#define CH12_CFG2_RSVD_DMAC_CHx_CFG_63_RegisterSize 1





#define CH12_LLP (Channel12_Registers_Address_Block_BaseAddress + 0x28)
#define CH12_LLP_RegisterSize 64
#define CH12_LLP_RegisterResetValue 0x0
#define CH12_LLP_RegisterResetMask 0xffffffffffffffff





#define CH12_LLP_LMS_BitAddressOffset 0
#define CH12_LLP_LMS_RegisterSize 1



#define CH12_LLP_RSVD_DMAC_CHx_LLP_1to5_BitAddressOffset 1
#define CH12_LLP_RSVD_DMAC_CHx_LLP_1to5_RegisterSize 5



#define CH12_LLP_LOC_BitAddressOffset 6
#define CH12_LLP_LOC_RegisterSize 58





#define CH12_STATUSREG (Channel12_Registers_Address_Block_BaseAddress + 0x30)
#define CH12_STATUSREG_RegisterSize 64
#define CH12_STATUSREG_RegisterResetValue 0x0
#define CH12_STATUSREG_RegisterResetMask 0xffffffffffffffff





#define CH12_STATUSREG_CMPLTD_BLK_TFR_SIZE_BitAddressOffset 0
#define CH12_STATUSREG_CMPLTD_BLK_TFR_SIZE_RegisterSize 22



#define CH12_STATUSREG_RSVD_DMAC_CHx_STATUSREG_22to31_BitAddressOffset 22
#define CH12_STATUSREG_RSVD_DMAC_CHx_STATUSREG_22to31_RegisterSize 10



#define CH12_STATUSREG_DATA_LEFT_IN_FIFO_BitAddressOffset 32
#define CH12_STATUSREG_DATA_LEFT_IN_FIFO_RegisterSize 15



#define CH12_STATUSREG_RSVD_DMAC_CHx_STATUSREG_47to63_BitAddressOffset 47
#define CH12_STATUSREG_RSVD_DMAC_CHx_STATUSREG_47to63_RegisterSize 17





#define CH12_SWHSSRCREG (Channel12_Registers_Address_Block_BaseAddress + 0x38)
#define CH12_SWHSSRCREG_RegisterSize 64
#define CH12_SWHSSRCREG_RegisterResetValue 0x0
#define CH12_SWHSSRCREG_RegisterResetMask 0xffffffffffffffff





#define CH12_SWHSSRCREG_SWHS_REQ_SRC_BitAddressOffset 0
#define CH12_SWHSSRCREG_SWHS_REQ_SRC_RegisterSize 1



#define CH12_SWHSSRCREG_SWHS_REQ_SRC_WE_BitAddressOffset 1
#define CH12_SWHSSRCREG_SWHS_REQ_SRC_WE_RegisterSize 1



#define CH12_SWHSSRCREG_SWHS_SGLREQ_SRC_BitAddressOffset 2
#define CH12_SWHSSRCREG_SWHS_SGLREQ_SRC_RegisterSize 1



#define CH12_SWHSSRCREG_SWHS_SGLREQ_SRC_WE_BitAddressOffset 3
#define CH12_SWHSSRCREG_SWHS_SGLREQ_SRC_WE_RegisterSize 1



#define CH12_SWHSSRCREG_SWHS_LST_SRC_BitAddressOffset 4
#define CH12_SWHSSRCREG_SWHS_LST_SRC_RegisterSize 1



#define CH12_SWHSSRCREG_SWHS_LST_SRC_WE_BitAddressOffset 5
#define CH12_SWHSSRCREG_SWHS_LST_SRC_WE_RegisterSize 1



#define CH12_SWHSSRCREG_RSVD_DMAC_CHx_SWHSSRCREG_6to63_BitAddressOffset 6
#define CH12_SWHSSRCREG_RSVD_DMAC_CHx_SWHSSRCREG_6to63_RegisterSize 58





#define CH12_SWHSDSTREG (Channel12_Registers_Address_Block_BaseAddress + 0x40)
#define CH12_SWHSDSTREG_RegisterSize 64
#define CH12_SWHSDSTREG_RegisterResetValue 0x0
#define CH12_SWHSDSTREG_RegisterResetMask 0xffffffffffffffff





#define CH12_SWHSDSTREG_SWHS_REQ_DST_BitAddressOffset 0
#define CH12_SWHSDSTREG_SWHS_REQ_DST_RegisterSize 1



#define CH12_SWHSDSTREG_SWHS_REQ_DST_WE_BitAddressOffset 1
#define CH12_SWHSDSTREG_SWHS_REQ_DST_WE_RegisterSize 1



#define CH12_SWHSDSTREG_SWHS_SGLREQ_DST_BitAddressOffset 2
#define CH12_SWHSDSTREG_SWHS_SGLREQ_DST_RegisterSize 1



#define CH12_SWHSDSTREG_SWHS_SGLREQ_DST_WE_BitAddressOffset 3
#define CH12_SWHSDSTREG_SWHS_SGLREQ_DST_WE_RegisterSize 1



#define CH12_SWHSDSTREG_SWHS_LST_DST_BitAddressOffset 4
#define CH12_SWHSDSTREG_SWHS_LST_DST_RegisterSize 1



#define CH12_SWHSDSTREG_SWHS_LST_DST_WE_BitAddressOffset 5
#define CH12_SWHSDSTREG_SWHS_LST_DST_WE_RegisterSize 1



#define CH12_SWHSDSTREG_RSVD_DMAC_CHx_SWHSDSTREG_6to63_BitAddressOffset 6
#define CH12_SWHSDSTREG_RSVD_DMAC_CHx_SWHSDSTREG_6to63_RegisterSize 58





#define CH12_BLK_TFR_RESUMEREQREG (Channel12_Registers_Address_Block_BaseAddress + 0x48)
#define CH12_BLK_TFR_RESUMEREQREG_RegisterSize 64
#define CH12_BLK_TFR_RESUMEREQREG_RegisterResetValue 0x0
#define CH12_BLK_TFR_RESUMEREQREG_RegisterResetMask 0xffffffffffffffff





#define CH12_BLK_TFR_RESUMEREQREG_BLK_TFR_RESUMEREQ_BitAddressOffset 0
#define CH12_BLK_TFR_RESUMEREQREG_BLK_TFR_RESUMEREQ_RegisterSize 1



#define CH12_BLK_TFR_RESUMEREQREG_RSVD_DMAC_CHx_BLK_TFR_RESUMEREQREG_1to63_BitAddressOffset 1
#define CH12_BLK_TFR_RESUMEREQREG_RSVD_DMAC_CHx_BLK_TFR_RESUMEREQREG_1to63_RegisterSize 63





#define CH12_AXI_IDREG (Channel12_Registers_Address_Block_BaseAddress + 0x50)
#define CH12_AXI_IDREG_RegisterSize 64
#define CH12_AXI_IDREG_RegisterResetValue 0x0
#define CH12_AXI_IDREG_RegisterResetMask 0xffffffffffffffff





#define CH12_AXI_IDREG_AXI_READ_ID_SUFFIX_BitAddressOffset 0
#define CH12_AXI_IDREG_AXI_READ_ID_SUFFIX_RegisterSize 2



#define CH12_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_IDW_L2NCm1to31_BitAddressOffset 2
#define CH12_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_IDW_L2NCm1to31_RegisterSize 14



#define CH12_AXI_IDREG_AXI_WRITE_ID_SUFFIX_BitAddressOffset 16
#define CH12_AXI_IDREG_AXI_WRITE_ID_SUFFIX_RegisterSize 2



#define CH12_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_IDW_L2NCm32to63_BitAddressOffset 18
#define CH12_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_IDW_L2NCm32to63_RegisterSize 14



#define CH12_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_32to63_BitAddressOffset 32
#define CH12_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_32to63_RegisterSize 32





#define CH12_AXI_QOSREG (Channel12_Registers_Address_Block_BaseAddress + 0x58)
#define CH12_AXI_QOSREG_RegisterSize 64
#define CH12_AXI_QOSREG_RegisterResetValue 0x0
#define CH12_AXI_QOSREG_RegisterResetMask 0xffffffffffffffff





#define CH12_AXI_QOSREG_AXI_AWQOS_BitAddressOffset 0
#define CH12_AXI_QOSREG_AXI_AWQOS_RegisterSize 4



#define CH12_AXI_QOSREG_AXI_ARQOS_BitAddressOffset 4
#define CH12_AXI_QOSREG_AXI_ARQOS_RegisterSize 4



#define CH12_AXI_QOSREG_RSVD_DMAC_CHx_AXI_QOSREG_8to63_BitAddressOffset 8
#define CH12_AXI_QOSREG_RSVD_DMAC_CHx_AXI_QOSREG_8to63_RegisterSize 56





#define CH12_SSTAT (Channel12_Registers_Address_Block_BaseAddress + 0x60)
#define CH12_SSTAT_RegisterSize 64
#define CH12_SSTAT_RegisterResetValue 0x0
#define CH12_SSTAT_RegisterResetMask 0xffffffffffffffff





#define CH12_SSTAT_SSTAT_BitAddressOffset 0
#define CH12_SSTAT_SSTAT_RegisterSize 32



#define CH12_SSTAT_RSVD_DMAC_CHx_SSTAT_32to63_BitAddressOffset 32
#define CH12_SSTAT_RSVD_DMAC_CHx_SSTAT_32to63_RegisterSize 32





#define CH12_DSTAT (Channel12_Registers_Address_Block_BaseAddress + 0x68)
#define CH12_DSTAT_RegisterSize 64
#define CH12_DSTAT_RegisterResetValue 0x0
#define CH12_DSTAT_RegisterResetMask 0xffffffffffffffff





#define CH12_DSTAT_DSTAT_BitAddressOffset 0
#define CH12_DSTAT_DSTAT_RegisterSize 32



#define CH12_DSTAT_RSVD_DMAC_CHx_DSTAT_32to63_BitAddressOffset 32
#define CH12_DSTAT_RSVD_DMAC_CHx_DSTAT_32to63_RegisterSize 32





#define CH12_SSTATAR (Channel12_Registers_Address_Block_BaseAddress + 0x70)
#define CH12_SSTATAR_RegisterSize 64
#define CH12_SSTATAR_RegisterResetValue 0x0
#define CH12_SSTATAR_RegisterResetMask 0xffffffffffffffff





#define CH12_SSTATAR_SSTATAR_BitAddressOffset 0
#define CH12_SSTATAR_SSTATAR_RegisterSize 64





#define CH12_DSTATAR (Channel12_Registers_Address_Block_BaseAddress + 0x78)
#define CH12_DSTATAR_RegisterSize 64
#define CH12_DSTATAR_RegisterResetValue 0x0
#define CH12_DSTATAR_RegisterResetMask 0xffffffffffffffff





#define CH12_DSTATAR_DSTATAR_BitAddressOffset 0
#define CH12_DSTATAR_DSTATAR_RegisterSize 64





#define CH12_INTSTATUS_ENABLEREG (Channel12_Registers_Address_Block_BaseAddress + 0x80)
#define CH12_INTSTATUS_ENABLEREG_RegisterSize 64
#define CH12_INTSTATUS_ENABLEREG_RegisterResetValue 0xffffffffffffffff
#define CH12_INTSTATUS_ENABLEREG_RegisterResetMask 0xffffffffffffffff





#define CH12_INTSTATUS_ENABLEREG_Enable_BLOCK_TFR_DONE_IntStat_BitAddressOffset 0
#define CH12_INTSTATUS_ENABLEREG_Enable_BLOCK_TFR_DONE_IntStat_RegisterSize 1



#define CH12_INTSTATUS_ENABLEREG_Enable_DMA_TFR_DONE_IntStat_BitAddressOffset 1
#define CH12_INTSTATUS_ENABLEREG_Enable_DMA_TFR_DONE_IntStat_RegisterSize 1



#define CH12_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_2_BitAddressOffset 2
#define CH12_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_2_RegisterSize 1



#define CH12_INTSTATUS_ENABLEREG_Enable_SRC_TRANSCOMP_IntStat_BitAddressOffset 3
#define CH12_INTSTATUS_ENABLEREG_Enable_SRC_TRANSCOMP_IntStat_RegisterSize 1



#define CH12_INTSTATUS_ENABLEREG_Enable_DST_TRANSCOMP_IntStat_BitAddressOffset 4
#define CH12_INTSTATUS_ENABLEREG_Enable_DST_TRANSCOMP_IntStat_RegisterSize 1



#define CH12_INTSTATUS_ENABLEREG_Enable_SRC_DEC_ERR_IntStat_BitAddressOffset 5
#define CH12_INTSTATUS_ENABLEREG_Enable_SRC_DEC_ERR_IntStat_RegisterSize 1



#define CH12_INTSTATUS_ENABLEREG_Enable_DST_DEC_ERR_IntStat_BitAddressOffset 6
#define CH12_INTSTATUS_ENABLEREG_Enable_DST_DEC_ERR_IntStat_RegisterSize 1



#define CH12_INTSTATUS_ENABLEREG_Enable_SRC_SLV_ERR_IntStat_BitAddressOffset 7
#define CH12_INTSTATUS_ENABLEREG_Enable_SRC_SLV_ERR_IntStat_RegisterSize 1



#define CH12_INTSTATUS_ENABLEREG_Enable_DST_SLV_ERR_IntStat_BitAddressOffset 8
#define CH12_INTSTATUS_ENABLEREG_Enable_DST_SLV_ERR_IntStat_RegisterSize 1



#define CH12_INTSTATUS_ENABLEREG_Enable_LLI_RD_DEC_ERR_IntStat_BitAddressOffset 9
#define CH12_INTSTATUS_ENABLEREG_Enable_LLI_RD_DEC_ERR_IntStat_RegisterSize 1



#define CH12_INTSTATUS_ENABLEREG_Enable_LLI_WR_DEC_ERR_IntStat_BitAddressOffset 10
#define CH12_INTSTATUS_ENABLEREG_Enable_LLI_WR_DEC_ERR_IntStat_RegisterSize 1



#define CH12_INTSTATUS_ENABLEREG_Enable_LLI_RD_SLV_ERR_IntStat_BitAddressOffset 11
#define CH12_INTSTATUS_ENABLEREG_Enable_LLI_RD_SLV_ERR_IntStat_RegisterSize 1



#define CH12_INTSTATUS_ENABLEREG_Enable_LLI_WR_SLV_ERR_IntStat_BitAddressOffset 12
#define CH12_INTSTATUS_ENABLEREG_Enable_LLI_WR_SLV_ERR_IntStat_RegisterSize 1



#define CH12_INTSTATUS_ENABLEREG_Enable_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_BitAddressOffset 13
#define CH12_INTSTATUS_ENABLEREG_Enable_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_RegisterSize 1



#define CH12_INTSTATUS_ENABLEREG_Enable_SLVIF_MULTIBLKTYPE_ERR_IntStat_BitAddressOffset 14
#define CH12_INTSTATUS_ENABLEREG_Enable_SLVIF_MULTIBLKTYPE_ERR_IntStat_RegisterSize 1



#define CH12_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_15_BitAddressOffset 15
#define CH12_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_15_RegisterSize 1



#define CH12_INTSTATUS_ENABLEREG_Enable_SLVIF_DEC_ERR_IntStat_BitAddressOffset 16
#define CH12_INTSTATUS_ENABLEREG_Enable_SLVIF_DEC_ERR_IntStat_RegisterSize 1



#define CH12_INTSTATUS_ENABLEREG_Enable_SLVIF_WR2RO_ERR_IntStat_BitAddressOffset 17
#define CH12_INTSTATUS_ENABLEREG_Enable_SLVIF_WR2RO_ERR_IntStat_RegisterSize 1



#define CH12_INTSTATUS_ENABLEREG_Enable_SLVIF_RD2RWO_ERR_IntStat_BitAddressOffset 18
#define CH12_INTSTATUS_ENABLEREG_Enable_SLVIF_RD2RWO_ERR_IntStat_RegisterSize 1



#define CH12_INTSTATUS_ENABLEREG_Enable_SLVIF_WRONCHEN_ERR_IntStat_BitAddressOffset 19
#define CH12_INTSTATUS_ENABLEREG_Enable_SLVIF_WRONCHEN_ERR_IntStat_RegisterSize 1



#define CH12_INTSTATUS_ENABLEREG_Enable_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_BitAddressOffset 20
#define CH12_INTSTATUS_ENABLEREG_Enable_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_RegisterSize 1



#define CH12_INTSTATUS_ENABLEREG_Enable_SLVIF_WRONHOLD_ERR_IntStat_BitAddressOffset 21
#define CH12_INTSTATUS_ENABLEREG_Enable_SLVIF_WRONHOLD_ERR_IntStat_RegisterSize 1



#define CH12_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_22to23_BitAddressOffset 22
#define CH12_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_22to23_RegisterSize 2



#define CH12_INTSTATUS_ENABLEREG_Enable_SLVIF_ADDRPARITY_ERR_IntStat_BitAddressOffset 24
#define CH12_INTSTATUS_ENABLEREG_Enable_SLVIF_ADDRPARITY_ERR_IntStat_RegisterSize 1



#define CH12_INTSTATUS_ENABLEREG_Enable_SLVIF_WRPARITY_ERR_IntStat_BitAddressOffset 25
#define CH12_INTSTATUS_ENABLEREG_Enable_SLVIF_WRPARITY_ERR_IntStat_RegisterSize 1



#define CH12_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_26_BitAddressOffset 26
#define CH12_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_26_RegisterSize 1



#define CH12_INTSTATUS_ENABLEREG_Enable_CH_LOCK_CLEARED_IntStat_BitAddressOffset 27
#define CH12_INTSTATUS_ENABLEREG_Enable_CH_LOCK_CLEARED_IntStat_RegisterSize 1



#define CH12_INTSTATUS_ENABLEREG_Enable_CH_SRC_SUSPENDED_IntStat_BitAddressOffset 28
#define CH12_INTSTATUS_ENABLEREG_Enable_CH_SRC_SUSPENDED_IntStat_RegisterSize 1



#define CH12_INTSTATUS_ENABLEREG_Enable_CH_SUSPENDED_IntStat_BitAddressOffset 29
#define CH12_INTSTATUS_ENABLEREG_Enable_CH_SUSPENDED_IntStat_RegisterSize 1



#define CH12_INTSTATUS_ENABLEREG_Enable_CH_DISABLED_IntStat_BitAddressOffset 30
#define CH12_INTSTATUS_ENABLEREG_Enable_CH_DISABLED_IntStat_RegisterSize 1



#define CH12_INTSTATUS_ENABLEREG_Enable_CH_ABORTED_IntStat_BitAddressOffset 31
#define CH12_INTSTATUS_ENABLEREG_Enable_CH_ABORTED_IntStat_RegisterSize 1



#define CH12_INTSTATUS_ENABLEREG_Enable_ECC_PROT_CHMem_CorrERR_IntStat_BitAddressOffset 32
#define CH12_INTSTATUS_ENABLEREG_Enable_ECC_PROT_CHMem_CorrERR_IntStat_RegisterSize 1



#define CH12_INTSTATUS_ENABLEREG_Enable_ECC_PROT_CHMem_UnCorrERR_IntStat_BitAddressOffset 33
#define CH12_INTSTATUS_ENABLEREG_Enable_ECC_PROT_CHMem_UnCorrERR_IntStat_RegisterSize 1



#define CH12_INTSTATUS_ENABLEREG_Enable_ECC_PROT_UIDMem_CorrERR_IntStat_BitAddressOffset 34
#define CH12_INTSTATUS_ENABLEREG_Enable_ECC_PROT_UIDMem_CorrERR_IntStat_RegisterSize 1



#define CH12_INTSTATUS_ENABLEREG_Enable_ECC_PROT_UIDMem_UnCorrERR_IntStat_BitAddressOffset 35
#define CH12_INTSTATUS_ENABLEREG_Enable_ECC_PROT_UIDMem_UnCorrERR_IntStat_RegisterSize 1



#define CH12_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_32to63_BitAddressOffset 36
#define CH12_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_32to63_RegisterSize 28





#define CH12_INTSTATUS (Channel12_Registers_Address_Block_BaseAddress + 0x88)
#define CH12_INTSTATUS_RegisterSize 64
#define CH12_INTSTATUS_RegisterResetValue 0x0
#define CH12_INTSTATUS_RegisterResetMask 0xffffffffffffffff





#define CH12_INTSTATUS_BLOCK_TFR_DONE_IntStat_BitAddressOffset 0
#define CH12_INTSTATUS_BLOCK_TFR_DONE_IntStat_RegisterSize 1



#define CH12_INTSTATUS_DMA_TFR_DONE_IntStat_BitAddressOffset 1
#define CH12_INTSTATUS_DMA_TFR_DONE_IntStat_RegisterSize 1



#define CH12_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_2_BitAddressOffset 2
#define CH12_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_2_RegisterSize 1



#define CH12_INTSTATUS_SRC_TRANSCOMP_IntStat_BitAddressOffset 3
#define CH12_INTSTATUS_SRC_TRANSCOMP_IntStat_RegisterSize 1



#define CH12_INTSTATUS_DST_TRANSCOMP_IntStat_BitAddressOffset 4
#define CH12_INTSTATUS_DST_TRANSCOMP_IntStat_RegisterSize 1



#define CH12_INTSTATUS_SRC_DEC_ERR_IntStat_BitAddressOffset 5
#define CH12_INTSTATUS_SRC_DEC_ERR_IntStat_RegisterSize 1



#define CH12_INTSTATUS_DST_DEC_ERR_IntStat_BitAddressOffset 6
#define CH12_INTSTATUS_DST_DEC_ERR_IntStat_RegisterSize 1



#define CH12_INTSTATUS_SRC_SLV_ERR_IntStat_BitAddressOffset 7
#define CH12_INTSTATUS_SRC_SLV_ERR_IntStat_RegisterSize 1



#define CH12_INTSTATUS_DST_SLV_ERR_IntStat_BitAddressOffset 8
#define CH12_INTSTATUS_DST_SLV_ERR_IntStat_RegisterSize 1



#define CH12_INTSTATUS_LLI_RD_DEC_ERR_IntStat_BitAddressOffset 9
#define CH12_INTSTATUS_LLI_RD_DEC_ERR_IntStat_RegisterSize 1



#define CH12_INTSTATUS_LLI_WR_DEC_ERR_IntStat_BitAddressOffset 10
#define CH12_INTSTATUS_LLI_WR_DEC_ERR_IntStat_RegisterSize 1



#define CH12_INTSTATUS_LLI_RD_SLV_ERR_IntStat_BitAddressOffset 11
#define CH12_INTSTATUS_LLI_RD_SLV_ERR_IntStat_RegisterSize 1



#define CH12_INTSTATUS_LLI_WR_SLV_ERR_IntStat_BitAddressOffset 12
#define CH12_INTSTATUS_LLI_WR_SLV_ERR_IntStat_RegisterSize 1



#define CH12_INTSTATUS_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_BitAddressOffset 13
#define CH12_INTSTATUS_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_RegisterSize 1



#define CH12_INTSTATUS_SLVIF_MULTIBLKTYPE_ERR_IntStat_BitAddressOffset 14
#define CH12_INTSTATUS_SLVIF_MULTIBLKTYPE_ERR_IntStat_RegisterSize 1



#define CH12_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_15_BitAddressOffset 15
#define CH12_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_15_RegisterSize 1



#define CH12_INTSTATUS_SLVIF_DEC_ERR_IntStat_BitAddressOffset 16
#define CH12_INTSTATUS_SLVIF_DEC_ERR_IntStat_RegisterSize 1



#define CH12_INTSTATUS_SLVIF_WR2RO_ERR_IntStat_BitAddressOffset 17
#define CH12_INTSTATUS_SLVIF_WR2RO_ERR_IntStat_RegisterSize 1



#define CH12_INTSTATUS_SLVIF_RD2RWO_ERR_IntStat_BitAddressOffset 18
#define CH12_INTSTATUS_SLVIF_RD2RWO_ERR_IntStat_RegisterSize 1



#define CH12_INTSTATUS_SLVIF_WRONCHEN_ERR_IntStat_BitAddressOffset 19
#define CH12_INTSTATUS_SLVIF_WRONCHEN_ERR_IntStat_RegisterSize 1



#define CH12_INTSTATUS_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_BitAddressOffset 20
#define CH12_INTSTATUS_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_RegisterSize 1



#define CH12_INTSTATUS_SLVIF_WRONHOLD_ERR_IntStat_BitAddressOffset 21
#define CH12_INTSTATUS_SLVIF_WRONHOLD_ERR_IntStat_RegisterSize 1



#define CH12_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_22to23_BitAddressOffset 22
#define CH12_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_22to23_RegisterSize 2



#define CH12_INTSTATUS_SLVIF_ADDRPARITY_ERR_IntStat_BitAddressOffset 24
#define CH12_INTSTATUS_SLVIF_ADDRPARITY_ERR_IntStat_RegisterSize 1



#define CH12_INTSTATUS_SLVIF_WRPARITY_ERR_IntStat_BitAddressOffset 25
#define CH12_INTSTATUS_SLVIF_WRPARITY_ERR_IntStat_RegisterSize 1



#define CH12_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_26_BitAddressOffset 26
#define CH12_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_26_RegisterSize 1



#define CH12_INTSTATUS_CH_LOCK_CLEARED_IntStat_BitAddressOffset 27
#define CH12_INTSTATUS_CH_LOCK_CLEARED_IntStat_RegisterSize 1



#define CH12_INTSTATUS_CH_SRC_SUSPENDED_IntStat_BitAddressOffset 28
#define CH12_INTSTATUS_CH_SRC_SUSPENDED_IntStat_RegisterSize 1



#define CH12_INTSTATUS_CH_SUSPENDED_IntStat_BitAddressOffset 29
#define CH12_INTSTATUS_CH_SUSPENDED_IntStat_RegisterSize 1



#define CH12_INTSTATUS_CH_DISABLED_IntStat_BitAddressOffset 30
#define CH12_INTSTATUS_CH_DISABLED_IntStat_RegisterSize 1



#define CH12_INTSTATUS_CH_ABORTED_IntStat_BitAddressOffset 31
#define CH12_INTSTATUS_CH_ABORTED_IntStat_RegisterSize 1



#define CH12_INTSTATUS_ECC_PROT_CHMem_CorrERR_IntStat_BitAddressOffset 32
#define CH12_INTSTATUS_ECC_PROT_CHMem_CorrERR_IntStat_RegisterSize 1



#define CH12_INTSTATUS_ECC_PROT_CHMem_UnCorrERR_IntStat_BitAddressOffset 33
#define CH12_INTSTATUS_ECC_PROT_CHMem_UnCorrERR_IntStat_RegisterSize 1



#define CH12_INTSTATUS_ECC_PROT_UIDMem_CorrERR_IntStat_BitAddressOffset 34
#define CH12_INTSTATUS_ECC_PROT_UIDMem_CorrERR_IntStat_RegisterSize 1



#define CH12_INTSTATUS_ECC_PROT_UIDMem_UnCorrERR_IntStat_BitAddressOffset 35
#define CH12_INTSTATUS_ECC_PROT_UIDMem_UnCorrERR_IntStat_RegisterSize 1



#define CH12_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_36to63_BitAddressOffset 36
#define CH12_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_36to63_RegisterSize 28





#define CH12_INTSIGNAL_ENABLEREG (Channel12_Registers_Address_Block_BaseAddress + 0x90)
#define CH12_INTSIGNAL_ENABLEREG_RegisterSize 64
#define CH12_INTSIGNAL_ENABLEREG_RegisterResetValue 0xffffffffffffffff
#define CH12_INTSIGNAL_ENABLEREG_RegisterResetMask 0xffffffffffffffff





#define CH12_INTSIGNAL_ENABLEREG_Enable_BLOCK_TFR_DONE_IntSignal_BitAddressOffset 0
#define CH12_INTSIGNAL_ENABLEREG_Enable_BLOCK_TFR_DONE_IntSignal_RegisterSize 1



#define CH12_INTSIGNAL_ENABLEREG_Enable_DMA_TFR_DONE_IntSignal_BitAddressOffset 1
#define CH12_INTSIGNAL_ENABLEREG_Enable_DMA_TFR_DONE_IntSignal_RegisterSize 1



#define CH12_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_2_BitAddressOffset 2
#define CH12_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_2_RegisterSize 1



#define CH12_INTSIGNAL_ENABLEREG_Enable_SRC_TRANSCOMP_IntSignal_BitAddressOffset 3
#define CH12_INTSIGNAL_ENABLEREG_Enable_SRC_TRANSCOMP_IntSignal_RegisterSize 1



#define CH12_INTSIGNAL_ENABLEREG_Enable_DST_TRANSCOMP_IntSignal_BitAddressOffset 4
#define CH12_INTSIGNAL_ENABLEREG_Enable_DST_TRANSCOMP_IntSignal_RegisterSize 1



#define CH12_INTSIGNAL_ENABLEREG_Enable_SRC_DEC_ERR_IntSignal_BitAddressOffset 5
#define CH12_INTSIGNAL_ENABLEREG_Enable_SRC_DEC_ERR_IntSignal_RegisterSize 1



#define CH12_INTSIGNAL_ENABLEREG_Enable_DST_DEC_ERR_IntSignal_BitAddressOffset 6
#define CH12_INTSIGNAL_ENABLEREG_Enable_DST_DEC_ERR_IntSignal_RegisterSize 1



#define CH12_INTSIGNAL_ENABLEREG_Enable_SRC_SLV_ERR_IntSignal_BitAddressOffset 7
#define CH12_INTSIGNAL_ENABLEREG_Enable_SRC_SLV_ERR_IntSignal_RegisterSize 1



#define CH12_INTSIGNAL_ENABLEREG_Enable_DST_SLV_ERR_IntSignal_BitAddressOffset 8
#define CH12_INTSIGNAL_ENABLEREG_Enable_DST_SLV_ERR_IntSignal_RegisterSize 1



#define CH12_INTSIGNAL_ENABLEREG_Enable_LLI_RD_DEC_ERR_IntSignal_BitAddressOffset 9
#define CH12_INTSIGNAL_ENABLEREG_Enable_LLI_RD_DEC_ERR_IntSignal_RegisterSize 1



#define CH12_INTSIGNAL_ENABLEREG_Enable_LLI_WR_DEC_ERR_IntSignal_BitAddressOffset 10
#define CH12_INTSIGNAL_ENABLEREG_Enable_LLI_WR_DEC_ERR_IntSignal_RegisterSize 1



#define CH12_INTSIGNAL_ENABLEREG_Enable_LLI_RD_SLV_ERR_IntSignal_BitAddressOffset 11
#define CH12_INTSIGNAL_ENABLEREG_Enable_LLI_RD_SLV_ERR_IntSignal_RegisterSize 1



#define CH12_INTSIGNAL_ENABLEREG_Enable_LLI_WR_SLV_ERR_IntSignal_BitAddressOffset 12
#define CH12_INTSIGNAL_ENABLEREG_Enable_LLI_WR_SLV_ERR_IntSignal_RegisterSize 1



#define CH12_INTSIGNAL_ENABLEREG_Enable_SHADOWREG_OR_LLI_INVALID_ERR_IntSignal_BitAddressOffset 13
#define CH12_INTSIGNAL_ENABLEREG_Enable_SHADOWREG_OR_LLI_INVALID_ERR_IntSignal_RegisterSize 1



#define CH12_INTSIGNAL_ENABLEREG_Enable_SLVIF_MULTIBLKTYPE_ERR_IntSignal_BitAddressOffset 14
#define CH12_INTSIGNAL_ENABLEREG_Enable_SLVIF_MULTIBLKTYPE_ERR_IntSignal_RegisterSize 1



#define CH12_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_15_BitAddressOffset 15
#define CH12_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_15_RegisterSize 1



#define CH12_INTSIGNAL_ENABLEREG_Enable_SLVIF_DEC_ERR_IntSignal_BitAddressOffset 16
#define CH12_INTSIGNAL_ENABLEREG_Enable_SLVIF_DEC_ERR_IntSignal_RegisterSize 1



#define CH12_INTSIGNAL_ENABLEREG_Enable_SLVIF_WR2RO_ERR_IntSignal_BitAddressOffset 17
#define CH12_INTSIGNAL_ENABLEREG_Enable_SLVIF_WR2RO_ERR_IntSignal_RegisterSize 1



#define CH12_INTSIGNAL_ENABLEREG_Enable_SLVIF_RD2RWO_ERR_IntSignal_BitAddressOffset 18
#define CH12_INTSIGNAL_ENABLEREG_Enable_SLVIF_RD2RWO_ERR_IntSignal_RegisterSize 1



#define CH12_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRONCHEN_ERR_IntSignal_BitAddressOffset 19
#define CH12_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRONCHEN_ERR_IntSignal_RegisterSize 1



#define CH12_INTSIGNAL_ENABLEREG_Enable_SLVIF_SHADOWREG_WRON_VALID_ERR_IntSignal_BitAddressOffset 20
#define CH12_INTSIGNAL_ENABLEREG_Enable_SLVIF_SHADOWREG_WRON_VALID_ERR_IntSignal_RegisterSize 1



#define CH12_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRONHOLD_ERR_IntSignal_BitAddressOffset 21
#define CH12_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRONHOLD_ERR_IntSignal_RegisterSize 1



#define CH12_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_22to23_BitAddressOffset 22
#define CH12_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_22to23_RegisterSize 2



#define CH12_INTSIGNAL_ENABLEREG_Enable_SLVIF_ADDRPARITY_ERR_IntSignal_BitAddressOffset 24
#define CH12_INTSIGNAL_ENABLEREG_Enable_SLVIF_ADDRPARITY_ERR_IntSignal_RegisterSize 1



#define CH12_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRPARITY_ERR_IntSignal_BitAddressOffset 25
#define CH12_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRPARITY_ERR_IntSignal_RegisterSize 1



#define CH12_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_26_BitAddressOffset 26
#define CH12_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_26_RegisterSize 1



#define CH12_INTSIGNAL_ENABLEREG_Enable_CH_LOCK_CLEARED_IntSignal_BitAddressOffset 27
#define CH12_INTSIGNAL_ENABLEREG_Enable_CH_LOCK_CLEARED_IntSignal_RegisterSize 1



#define CH12_INTSIGNAL_ENABLEREG_Enable_CH_SRC_SUSPENDED_IntSignal_BitAddressOffset 28
#define CH12_INTSIGNAL_ENABLEREG_Enable_CH_SRC_SUSPENDED_IntSignal_RegisterSize 1



#define CH12_INTSIGNAL_ENABLEREG_Enable_CH_SUSPENDED_IntSignal_BitAddressOffset 29
#define CH12_INTSIGNAL_ENABLEREG_Enable_CH_SUSPENDED_IntSignal_RegisterSize 1



#define CH12_INTSIGNAL_ENABLEREG_Enable_CH_DISABLED_IntSignal_BitAddressOffset 30
#define CH12_INTSIGNAL_ENABLEREG_Enable_CH_DISABLED_IntSignal_RegisterSize 1



#define CH12_INTSIGNAL_ENABLEREG_Enable_CH_ABORTED_IntSignal_BitAddressOffset 31
#define CH12_INTSIGNAL_ENABLEREG_Enable_CH_ABORTED_IntSignal_RegisterSize 1



#define CH12_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_CHMem_CorrERR_IntSignal_BitAddressOffset 32
#define CH12_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_CHMem_CorrERR_IntSignal_RegisterSize 1



#define CH12_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_CHMem_UnCorrERR_IntSignal_BitAddressOffset 33
#define CH12_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_CHMem_UnCorrERR_IntSignal_RegisterSize 1



#define CH12_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_UIDMem_CorrERR_IntSignal_BitAddressOffset 34
#define CH12_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_UIDMem_CorrERR_IntSignal_RegisterSize 1



#define CH12_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_UIDMem_UnCorrERR_IntSignal_BitAddressOffset 35
#define CH12_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_UIDMem_UnCorrERR_IntSignal_RegisterSize 1



#define CH12_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_36to63_BitAddressOffset 36
#define CH12_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_36to63_RegisterSize 28





#define CH12_INTCLEARREG (Channel12_Registers_Address_Block_BaseAddress + 0x98)
#define CH12_INTCLEARREG_RegisterSize 64
#define CH12_INTCLEARREG_RegisterResetValue 0x0
#define CH12_INTCLEARREG_RegisterResetMask 0xffffffffffffffff





#define CH12_INTCLEARREG_Clear_BLOCK_TFR_DONE_IntStat_BitAddressOffset 0
#define CH12_INTCLEARREG_Clear_BLOCK_TFR_DONE_IntStat_RegisterSize 1



#define CH12_INTCLEARREG_Clear_DMA_TFR_DONE_IntStat_BitAddressOffset 1
#define CH12_INTCLEARREG_Clear_DMA_TFR_DONE_IntStat_RegisterSize 1



#define CH12_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_2_BitAddressOffset 2
#define CH12_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_2_RegisterSize 1



#define CH12_INTCLEARREG_Clear_SRC_TRANSCOMP_IntStat_BitAddressOffset 3
#define CH12_INTCLEARREG_Clear_SRC_TRANSCOMP_IntStat_RegisterSize 1



#define CH12_INTCLEARREG_Clear_DST_TRANSCOMP_IntStat_BitAddressOffset 4
#define CH12_INTCLEARREG_Clear_DST_TRANSCOMP_IntStat_RegisterSize 1



#define CH12_INTCLEARREG_Clear_SRC_DEC_ERR_IntStat_BitAddressOffset 5
#define CH12_INTCLEARREG_Clear_SRC_DEC_ERR_IntStat_RegisterSize 1



#define CH12_INTCLEARREG_Clear_DST_DEC_ERR_IntStat_BitAddressOffset 6
#define CH12_INTCLEARREG_Clear_DST_DEC_ERR_IntStat_RegisterSize 1



#define CH12_INTCLEARREG_Clear_SRC_SLV_ERR_IntStat_BitAddressOffset 7
#define CH12_INTCLEARREG_Clear_SRC_SLV_ERR_IntStat_RegisterSize 1



#define CH12_INTCLEARREG_Clear_DST_SLV_ERR_IntStat_BitAddressOffset 8
#define CH12_INTCLEARREG_Clear_DST_SLV_ERR_IntStat_RegisterSize 1



#define CH12_INTCLEARREG_Clear_LLI_RD_DEC_ERR_IntStat_BitAddressOffset 9
#define CH12_INTCLEARREG_Clear_LLI_RD_DEC_ERR_IntStat_RegisterSize 1



#define CH12_INTCLEARREG_Clear_LLI_WR_DEC_ERR_IntStat_BitAddressOffset 10
#define CH12_INTCLEARREG_Clear_LLI_WR_DEC_ERR_IntStat_RegisterSize 1



#define CH12_INTCLEARREG_Clear_LLI_RD_SLV_ERR_IntStat_BitAddressOffset 11
#define CH12_INTCLEARREG_Clear_LLI_RD_SLV_ERR_IntStat_RegisterSize 1



#define CH12_INTCLEARREG_Clear_LLI_WR_SLV_ERR_IntStat_BitAddressOffset 12
#define CH12_INTCLEARREG_Clear_LLI_WR_SLV_ERR_IntStat_RegisterSize 1



#define CH12_INTCLEARREG_Clear_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_BitAddressOffset 13
#define CH12_INTCLEARREG_Clear_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_RegisterSize 1



#define CH12_INTCLEARREG_Clear_SLVIF_MULTIBLKTYPE_ERR_IntStat_BitAddressOffset 14
#define CH12_INTCLEARREG_Clear_SLVIF_MULTIBLKTYPE_ERR_IntStat_RegisterSize 1



#define CH12_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_15_BitAddressOffset 15
#define CH12_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_15_RegisterSize 1



#define CH12_INTCLEARREG_Clear_SLVIF_DEC_ERR_IntStat_BitAddressOffset 16
#define CH12_INTCLEARREG_Clear_SLVIF_DEC_ERR_IntStat_RegisterSize 1



#define CH12_INTCLEARREG_Clear_SLVIF_WR2RO_ERR_IntStat_BitAddressOffset 17
#define CH12_INTCLEARREG_Clear_SLVIF_WR2RO_ERR_IntStat_RegisterSize 1



#define CH12_INTCLEARREG_Clear_SLVIF_RD2RWO_ERR_IntStat_BitAddressOffset 18
#define CH12_INTCLEARREG_Clear_SLVIF_RD2RWO_ERR_IntStat_RegisterSize 1



#define CH12_INTCLEARREG_Clear_SLVIF_WRONCHEN_ERR_IntStat_BitAddressOffset 19
#define CH12_INTCLEARREG_Clear_SLVIF_WRONCHEN_ERR_IntStat_RegisterSize 1



#define CH12_INTCLEARREG_Clear_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_BitAddressOffset 20
#define CH12_INTCLEARREG_Clear_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_RegisterSize 1



#define CH12_INTCLEARREG_Clear_SLVIF_WRONHOLD_ERR_IntStat_BitAddressOffset 21
#define CH12_INTCLEARREG_Clear_SLVIF_WRONHOLD_ERR_IntStat_RegisterSize 1



#define CH12_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_22to23_BitAddressOffset 22
#define CH12_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_22to23_RegisterSize 2



#define CH12_INTCLEARREG_Clear_SLVIF_ADDRPARITY_ERR_IntStat_BitAddressOffset 24
#define CH12_INTCLEARREG_Clear_SLVIF_ADDRPARITY_ERR_IntStat_RegisterSize 1



#define CH12_INTCLEARREG_Clear_SLVIF_WRPARITY_ERR_IntStat_BitAddressOffset 25
#define CH12_INTCLEARREG_Clear_SLVIF_WRPARITY_ERR_IntStat_RegisterSize 1



#define CH12_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_26_BitAddressOffset 26
#define CH12_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_26_RegisterSize 1



#define CH12_INTCLEARREG_Clear_CH_LOCK_CLEARED_IntStat_BitAddressOffset 27
#define CH12_INTCLEARREG_Clear_CH_LOCK_CLEARED_IntStat_RegisterSize 1



#define CH12_INTCLEARREG_Clear_CH_SRC_SUSPENDED_IntStat_BitAddressOffset 28
#define CH12_INTCLEARREG_Clear_CH_SRC_SUSPENDED_IntStat_RegisterSize 1



#define CH12_INTCLEARREG_Clear_CH_SUSPENDED_IntStat_BitAddressOffset 29
#define CH12_INTCLEARREG_Clear_CH_SUSPENDED_IntStat_RegisterSize 1



#define CH12_INTCLEARREG_Clear_CH_DISABLED_IntStat_BitAddressOffset 30
#define CH12_INTCLEARREG_Clear_CH_DISABLED_IntStat_RegisterSize 1



#define CH12_INTCLEARREG_Clear_CH_ABORTED_IntStat_BitAddressOffset 31
#define CH12_INTCLEARREG_Clear_CH_ABORTED_IntStat_RegisterSize 1



#define CH12_INTCLEARREG_Clear_ECC_PROT_CHMem_CorrERR_IntStat_BitAddressOffset 32
#define CH12_INTCLEARREG_Clear_ECC_PROT_CHMem_CorrERR_IntStat_RegisterSize 1



#define CH12_INTCLEARREG_Clear_ECC_PROT_CHMem_UnCorrERR_IntStat_BitAddressOffset 33
#define CH12_INTCLEARREG_Clear_ECC_PROT_CHMem_UnCorrERR_IntStat_RegisterSize 1



#define CH12_INTCLEARREG_Clear_ECC_PROT_UIDMem_CorrERR_IntStat_BitAddressOffset 34
#define CH12_INTCLEARREG_Clear_ECC_PROT_UIDMem_CorrERR_IntStat_RegisterSize 1



#define CH12_INTCLEARREG_Clear_ECC_PROT_UIDMem_UnCorrERR_IntStat_BitAddressOffset 35
#define CH12_INTCLEARREG_Clear_ECC_PROT_UIDMem_UnCorrERR_IntStat_RegisterSize 1



#define CH12_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_36to63_BitAddressOffset 36
#define CH12_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_36to63_RegisterSize 28





#define CH12_CFG_EXTD (Channel12_Registers_Address_Block_BaseAddress + 0xa0)
#define CH12_CFG_EXTD_RegisterSize 64
#define CH12_CFG_EXTD_RegisterResetValue 0x0
#define CH12_CFG_EXTD_RegisterResetMask 0xffffffffffffffff





#define CH12_CFG_EXTD_LLI_AXPROT_BitAddressOffset 0
#define CH12_CFG_EXTD_LLI_AXPROT_RegisterSize 3



#define CH12_CFG_EXTD_LLI_AXCACHE_BitAddressOffset 3
#define CH12_CFG_EXTD_LLI_AXCACHE_RegisterSize 4



#define CH12_CFG_EXTD_RSVD_DMAC_CHx_CFG_EXTD_7to63_BitAddressOffset 7
#define CH12_CFG_EXTD_RSVD_DMAC_CHx_CFG_EXTD_7to63_RegisterSize 57



#define Channel13_Registers_Address_Block_BaseAddress 0xd00



#define CH13_SAR (Channel13_Registers_Address_Block_BaseAddress + 0x0)
#define CH13_SAR_RegisterSize 64
#define CH13_SAR_RegisterResetValue 0x0
#define CH13_SAR_RegisterResetMask 0xffffffffffffffff





#define CH13_SAR_SAR_BitAddressOffset 0
#define CH13_SAR_SAR_RegisterSize 64





#define CH13_DAR (Channel13_Registers_Address_Block_BaseAddress + 0x8)
#define CH13_DAR_RegisterSize 64
#define CH13_DAR_RegisterResetValue 0x0
#define CH13_DAR_RegisterResetMask 0xffffffffffffffff





#define CH13_DAR_DAR_BitAddressOffset 0
#define CH13_DAR_DAR_RegisterSize 64





#define CH13_BLOCK_TS (Channel13_Registers_Address_Block_BaseAddress + 0x10)
#define CH13_BLOCK_TS_RegisterSize 64
#define CH13_BLOCK_TS_RegisterResetValue 0x0
#define CH13_BLOCK_TS_RegisterResetMask 0xffffffffffffffff





#define CH13_BLOCK_TS_BLOCK_TS_BitAddressOffset 0
#define CH13_BLOCK_TS_BLOCK_TS_RegisterSize 22



#define CH13_BLOCK_TS_RSVD_DMAC_CHx_BLOCK_TSREG_63to22_BitAddressOffset 22
#define CH13_BLOCK_TS_RSVD_DMAC_CHx_BLOCK_TSREG_63to22_RegisterSize 42





#define CH13_CTL (Channel13_Registers_Address_Block_BaseAddress + 0x18)
#define CH13_CTL_RegisterSize 64
#define CH13_CTL_RegisterResetValue 0x1200
#define CH13_CTL_RegisterResetMask 0xffffffffffffffff





#define CH13_CTL_SMS_BitAddressOffset 0
#define CH13_CTL_SMS_RegisterSize 1



#define CH13_CTL_RSVD_DMAC_CHx_CTL_1_BitAddressOffset 1
#define CH13_CTL_RSVD_DMAC_CHx_CTL_1_RegisterSize 1



#define CH13_CTL_DMS_BitAddressOffset 2
#define CH13_CTL_DMS_RegisterSize 1



#define CH13_CTL_RSVD_DMAC_CHx_CTL_3_BitAddressOffset 3
#define CH13_CTL_RSVD_DMAC_CHx_CTL_3_RegisterSize 1



#define CH13_CTL_SINC_BitAddressOffset 4
#define CH13_CTL_SINC_RegisterSize 1



#define CH13_CTL_RSVD_DMAC_CHx_CTL_5_BitAddressOffset 5
#define CH13_CTL_RSVD_DMAC_CHx_CTL_5_RegisterSize 1



#define CH13_CTL_DINC_BitAddressOffset 6
#define CH13_CTL_DINC_RegisterSize 1



#define CH13_CTL_RSVD_DMAC_CHx_CTL_7_BitAddressOffset 7
#define CH13_CTL_RSVD_DMAC_CHx_CTL_7_RegisterSize 1



#define CH13_CTL_SRC_TR_WIDTH_BitAddressOffset 8
#define CH13_CTL_SRC_TR_WIDTH_RegisterSize 3



#define CH13_CTL_DST_TR_WIDTH_BitAddressOffset 11
#define CH13_CTL_DST_TR_WIDTH_RegisterSize 3



#define CH13_CTL_SRC_MSIZE_BitAddressOffset 14
#define CH13_CTL_SRC_MSIZE_RegisterSize 4



#define CH13_CTL_DST_MSIZE_BitAddressOffset 18
#define CH13_CTL_DST_MSIZE_RegisterSize 4



#define CH13_CTL_AR_CACHE_BitAddressOffset 22
#define CH13_CTL_AR_CACHE_RegisterSize 4



#define CH13_CTL_AW_CACHE_BitAddressOffset 26
#define CH13_CTL_AW_CACHE_RegisterSize 4



#define CH13_CTL_NonPosted_LastWrite_En_BitAddressOffset 30
#define CH13_CTL_NonPosted_LastWrite_En_RegisterSize 1



#define CH13_CTL_RSVD_DMAC_CHx_CTL_31_BitAddressOffset 31
#define CH13_CTL_RSVD_DMAC_CHx_CTL_31_RegisterSize 1



#define CH13_CTL_AR_PROT_BitAddressOffset 32
#define CH13_CTL_AR_PROT_RegisterSize 3



#define CH13_CTL_AW_PROT_BitAddressOffset 35
#define CH13_CTL_AW_PROT_RegisterSize 3



#define CH13_CTL_ARLEN_EN_BitAddressOffset 38
#define CH13_CTL_ARLEN_EN_RegisterSize 1



#define CH13_CTL_ARLEN_BitAddressOffset 39
#define CH13_CTL_ARLEN_RegisterSize 8



#define CH13_CTL_AWLEN_EN_BitAddressOffset 47
#define CH13_CTL_AWLEN_EN_RegisterSize 1



#define CH13_CTL_AWLEN_BitAddressOffset 48
#define CH13_CTL_AWLEN_RegisterSize 8



#define CH13_CTL_SRC_STAT_EN_BitAddressOffset 56
#define CH13_CTL_SRC_STAT_EN_RegisterSize 1



#define CH13_CTL_DST_STAT_EN_BitAddressOffset 57
#define CH13_CTL_DST_STAT_EN_RegisterSize 1



#define CH13_CTL_IOC_BlkTfr_BitAddressOffset 58
#define CH13_CTL_IOC_BlkTfr_RegisterSize 1



#define CH13_CTL_RSVD_DMAC_CHx_CTL_59to61_BitAddressOffset 59
#define CH13_CTL_RSVD_DMAC_CHx_CTL_59to61_RegisterSize 3



#define CH13_CTL_SHADOWREG_OR_LLI_LAST_BitAddressOffset 62
#define CH13_CTL_SHADOWREG_OR_LLI_LAST_RegisterSize 1



#define CH13_CTL_SHADOWREG_OR_LLI_VALID_BitAddressOffset 63
#define CH13_CTL_SHADOWREG_OR_LLI_VALID_RegisterSize 1





#define CH13_CFG2 (Channel13_Registers_Address_Block_BaseAddress + 0x20)
#define CH13_CFG2_RegisterSize 64
#define CH13_CFG2_RegisterResetValue 0x8801b00000000
#define CH13_CFG2_RegisterResetMask 0xffffffffffffffff





#define CH13_CFG2_SRC_MULTBLK_TYPE_BitAddressOffset 0
#define CH13_CFG2_SRC_MULTBLK_TYPE_RegisterSize 2



#define CH13_CFG2_DST_MULTBLK_TYPE_BitAddressOffset 2
#define CH13_CFG2_DST_MULTBLK_TYPE_RegisterSize 2



#define CH13_CFG2_SRC_PER_BitAddressOffset 4
#define CH13_CFG2_SRC_PER_RegisterSize 5



#define CH13_CFG2_RSVD_DMAC_CHx_CFG_9_4_BitAddressOffset 9
#define CH13_CFG2_RSVD_DMAC_CHx_CFG_9_4_RegisterSize 1



#define CH13_CFG2_RSVD_DMAC_CHx_CFG_10_BitAddressOffset 10
#define CH13_CFG2_RSVD_DMAC_CHx_CFG_10_RegisterSize 1



#define CH13_CFG2_DST_PER_BitAddressOffset 11
#define CH13_CFG2_DST_PER_RegisterSize 5



#define CH13_CFG2_RSVD_DMAC_CHx_CFG_16_11_BitAddressOffset 16
#define CH13_CFG2_RSVD_DMAC_CHx_CFG_16_11_RegisterSize 1



#define CH13_CFG2_RSVD_DMAC_CHx_CFG_17_BitAddressOffset 17
#define CH13_CFG2_RSVD_DMAC_CHx_CFG_17_RegisterSize 1



#define CH13_CFG2_RD_UID_BitAddressOffset 18
#define CH13_CFG2_RD_UID_RegisterSize 4



#define CH13_CFG2_RSVD_DMAC_CHx_CFG_22to24_BitAddressOffset 22
#define CH13_CFG2_RSVD_DMAC_CHx_CFG_22to24_RegisterSize 3



#define CH13_CFG2_WR_UID_BitAddressOffset 25
#define CH13_CFG2_WR_UID_RegisterSize 4



#define CH13_CFG2_RSVD_DMAC_CHx_CFG_29to31_BitAddressOffset 29
#define CH13_CFG2_RSVD_DMAC_CHx_CFG_29to31_RegisterSize 3



#define CH13_CFG2_TT_FC_BitAddressOffset 32
#define CH13_CFG2_TT_FC_RegisterSize 3



#define CH13_CFG2_HS_SEL_SRC_BitAddressOffset 35
#define CH13_CFG2_HS_SEL_SRC_RegisterSize 1



#define CH13_CFG2_HS_SEL_DST_BitAddressOffset 36
#define CH13_CFG2_HS_SEL_DST_RegisterSize 1



#define CH13_CFG2_SRC_HWHS_POL_BitAddressOffset 37
#define CH13_CFG2_SRC_HWHS_POL_RegisterSize 1



#define CH13_CFG2_DST_HWHS_POL_BitAddressOffset 38
#define CH13_CFG2_DST_HWHS_POL_RegisterSize 1



#define CH13_CFG2_RSVD_DMAC_CHx_CFG_39to46_BitAddressOffset 39
#define CH13_CFG2_RSVD_DMAC_CHx_CFG_39to46_RegisterSize 8



#define CH13_CFG2_CH_PRIOR_BitAddressOffset 47
#define CH13_CFG2_CH_PRIOR_RegisterSize 5



#define CH13_CFG2_LOCK_CH_BitAddressOffset 52
#define CH13_CFG2_LOCK_CH_RegisterSize 1



#define CH13_CFG2_LOCK_CH_L_BitAddressOffset 53
#define CH13_CFG2_LOCK_CH_L_RegisterSize 2



#define CH13_CFG2_SRC_OSR_LMT_BitAddressOffset 55
#define CH13_CFG2_SRC_OSR_LMT_RegisterSize 4



#define CH13_CFG2_DST_OSR_LMT_BitAddressOffset 59
#define CH13_CFG2_DST_OSR_LMT_RegisterSize 4



#define CH13_CFG2_RSVD_DMAC_CHx_CFG_63_BitAddressOffset 63
#define CH13_CFG2_RSVD_DMAC_CHx_CFG_63_RegisterSize 1





#define CH13_LLP (Channel13_Registers_Address_Block_BaseAddress + 0x28)
#define CH13_LLP_RegisterSize 64
#define CH13_LLP_RegisterResetValue 0x0
#define CH13_LLP_RegisterResetMask 0xffffffffffffffff





#define CH13_LLP_LMS_BitAddressOffset 0
#define CH13_LLP_LMS_RegisterSize 1



#define CH13_LLP_RSVD_DMAC_CHx_LLP_1to5_BitAddressOffset 1
#define CH13_LLP_RSVD_DMAC_CHx_LLP_1to5_RegisterSize 5



#define CH13_LLP_LOC_BitAddressOffset 6
#define CH13_LLP_LOC_RegisterSize 58





#define CH13_STATUSREG (Channel13_Registers_Address_Block_BaseAddress + 0x30)
#define CH13_STATUSREG_RegisterSize 64
#define CH13_STATUSREG_RegisterResetValue 0x0
#define CH13_STATUSREG_RegisterResetMask 0xffffffffffffffff





#define CH13_STATUSREG_CMPLTD_BLK_TFR_SIZE_BitAddressOffset 0
#define CH13_STATUSREG_CMPLTD_BLK_TFR_SIZE_RegisterSize 22



#define CH13_STATUSREG_RSVD_DMAC_CHx_STATUSREG_22to31_BitAddressOffset 22
#define CH13_STATUSREG_RSVD_DMAC_CHx_STATUSREG_22to31_RegisterSize 10



#define CH13_STATUSREG_DATA_LEFT_IN_FIFO_BitAddressOffset 32
#define CH13_STATUSREG_DATA_LEFT_IN_FIFO_RegisterSize 15



#define CH13_STATUSREG_RSVD_DMAC_CHx_STATUSREG_47to63_BitAddressOffset 47
#define CH13_STATUSREG_RSVD_DMAC_CHx_STATUSREG_47to63_RegisterSize 17





#define CH13_SWHSSRCREG (Channel13_Registers_Address_Block_BaseAddress + 0x38)
#define CH13_SWHSSRCREG_RegisterSize 64
#define CH13_SWHSSRCREG_RegisterResetValue 0x0
#define CH13_SWHSSRCREG_RegisterResetMask 0xffffffffffffffff





#define CH13_SWHSSRCREG_SWHS_REQ_SRC_BitAddressOffset 0
#define CH13_SWHSSRCREG_SWHS_REQ_SRC_RegisterSize 1



#define CH13_SWHSSRCREG_SWHS_REQ_SRC_WE_BitAddressOffset 1
#define CH13_SWHSSRCREG_SWHS_REQ_SRC_WE_RegisterSize 1



#define CH13_SWHSSRCREG_SWHS_SGLREQ_SRC_BitAddressOffset 2
#define CH13_SWHSSRCREG_SWHS_SGLREQ_SRC_RegisterSize 1



#define CH13_SWHSSRCREG_SWHS_SGLREQ_SRC_WE_BitAddressOffset 3
#define CH13_SWHSSRCREG_SWHS_SGLREQ_SRC_WE_RegisterSize 1



#define CH13_SWHSSRCREG_SWHS_LST_SRC_BitAddressOffset 4
#define CH13_SWHSSRCREG_SWHS_LST_SRC_RegisterSize 1



#define CH13_SWHSSRCREG_SWHS_LST_SRC_WE_BitAddressOffset 5
#define CH13_SWHSSRCREG_SWHS_LST_SRC_WE_RegisterSize 1



#define CH13_SWHSSRCREG_RSVD_DMAC_CHx_SWHSSRCREG_6to63_BitAddressOffset 6
#define CH13_SWHSSRCREG_RSVD_DMAC_CHx_SWHSSRCREG_6to63_RegisterSize 58





#define CH13_SWHSDSTREG (Channel13_Registers_Address_Block_BaseAddress + 0x40)
#define CH13_SWHSDSTREG_RegisterSize 64
#define CH13_SWHSDSTREG_RegisterResetValue 0x0
#define CH13_SWHSDSTREG_RegisterResetMask 0xffffffffffffffff





#define CH13_SWHSDSTREG_SWHS_REQ_DST_BitAddressOffset 0
#define CH13_SWHSDSTREG_SWHS_REQ_DST_RegisterSize 1



#define CH13_SWHSDSTREG_SWHS_REQ_DST_WE_BitAddressOffset 1
#define CH13_SWHSDSTREG_SWHS_REQ_DST_WE_RegisterSize 1



#define CH13_SWHSDSTREG_SWHS_SGLREQ_DST_BitAddressOffset 2
#define CH13_SWHSDSTREG_SWHS_SGLREQ_DST_RegisterSize 1



#define CH13_SWHSDSTREG_SWHS_SGLREQ_DST_WE_BitAddressOffset 3
#define CH13_SWHSDSTREG_SWHS_SGLREQ_DST_WE_RegisterSize 1



#define CH13_SWHSDSTREG_SWHS_LST_DST_BitAddressOffset 4
#define CH13_SWHSDSTREG_SWHS_LST_DST_RegisterSize 1



#define CH13_SWHSDSTREG_SWHS_LST_DST_WE_BitAddressOffset 5
#define CH13_SWHSDSTREG_SWHS_LST_DST_WE_RegisterSize 1



#define CH13_SWHSDSTREG_RSVD_DMAC_CHx_SWHSDSTREG_6to63_BitAddressOffset 6
#define CH13_SWHSDSTREG_RSVD_DMAC_CHx_SWHSDSTREG_6to63_RegisterSize 58





#define CH13_BLK_TFR_RESUMEREQREG (Channel13_Registers_Address_Block_BaseAddress + 0x48)
#define CH13_BLK_TFR_RESUMEREQREG_RegisterSize 64
#define CH13_BLK_TFR_RESUMEREQREG_RegisterResetValue 0x0
#define CH13_BLK_TFR_RESUMEREQREG_RegisterResetMask 0xffffffffffffffff





#define CH13_BLK_TFR_RESUMEREQREG_BLK_TFR_RESUMEREQ_BitAddressOffset 0
#define CH13_BLK_TFR_RESUMEREQREG_BLK_TFR_RESUMEREQ_RegisterSize 1



#define CH13_BLK_TFR_RESUMEREQREG_RSVD_DMAC_CHx_BLK_TFR_RESUMEREQREG_1to63_BitAddressOffset 1
#define CH13_BLK_TFR_RESUMEREQREG_RSVD_DMAC_CHx_BLK_TFR_RESUMEREQREG_1to63_RegisterSize 63





#define CH13_AXI_IDREG (Channel13_Registers_Address_Block_BaseAddress + 0x50)
#define CH13_AXI_IDREG_RegisterSize 64
#define CH13_AXI_IDREG_RegisterResetValue 0x0
#define CH13_AXI_IDREG_RegisterResetMask 0xffffffffffffffff





#define CH13_AXI_IDREG_AXI_READ_ID_SUFFIX_BitAddressOffset 0
#define CH13_AXI_IDREG_AXI_READ_ID_SUFFIX_RegisterSize 2



#define CH13_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_IDW_L2NCm1to31_BitAddressOffset 2
#define CH13_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_IDW_L2NCm1to31_RegisterSize 14



#define CH13_AXI_IDREG_AXI_WRITE_ID_SUFFIX_BitAddressOffset 16
#define CH13_AXI_IDREG_AXI_WRITE_ID_SUFFIX_RegisterSize 2



#define CH13_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_IDW_L2NCm32to63_BitAddressOffset 18
#define CH13_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_IDW_L2NCm32to63_RegisterSize 14



#define CH13_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_32to63_BitAddressOffset 32
#define CH13_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_32to63_RegisterSize 32





#define CH13_AXI_QOSREG (Channel13_Registers_Address_Block_BaseAddress + 0x58)
#define CH13_AXI_QOSREG_RegisterSize 64
#define CH13_AXI_QOSREG_RegisterResetValue 0x0
#define CH13_AXI_QOSREG_RegisterResetMask 0xffffffffffffffff





#define CH13_AXI_QOSREG_AXI_AWQOS_BitAddressOffset 0
#define CH13_AXI_QOSREG_AXI_AWQOS_RegisterSize 4



#define CH13_AXI_QOSREG_AXI_ARQOS_BitAddressOffset 4
#define CH13_AXI_QOSREG_AXI_ARQOS_RegisterSize 4



#define CH13_AXI_QOSREG_RSVD_DMAC_CHx_AXI_QOSREG_8to63_BitAddressOffset 8
#define CH13_AXI_QOSREG_RSVD_DMAC_CHx_AXI_QOSREG_8to63_RegisterSize 56





#define CH13_SSTAT (Channel13_Registers_Address_Block_BaseAddress + 0x60)
#define CH13_SSTAT_RegisterSize 64
#define CH13_SSTAT_RegisterResetValue 0x0
#define CH13_SSTAT_RegisterResetMask 0xffffffffffffffff





#define CH13_SSTAT_SSTAT_BitAddressOffset 0
#define CH13_SSTAT_SSTAT_RegisterSize 32



#define CH13_SSTAT_RSVD_DMAC_CHx_SSTAT_32to63_BitAddressOffset 32
#define CH13_SSTAT_RSVD_DMAC_CHx_SSTAT_32to63_RegisterSize 32





#define CH13_DSTAT (Channel13_Registers_Address_Block_BaseAddress + 0x68)
#define CH13_DSTAT_RegisterSize 64
#define CH13_DSTAT_RegisterResetValue 0x0
#define CH13_DSTAT_RegisterResetMask 0xffffffffffffffff





#define CH13_DSTAT_DSTAT_BitAddressOffset 0
#define CH13_DSTAT_DSTAT_RegisterSize 32



#define CH13_DSTAT_RSVD_DMAC_CHx_DSTAT_32to63_BitAddressOffset 32
#define CH13_DSTAT_RSVD_DMAC_CHx_DSTAT_32to63_RegisterSize 32





#define CH13_SSTATAR (Channel13_Registers_Address_Block_BaseAddress + 0x70)
#define CH13_SSTATAR_RegisterSize 64
#define CH13_SSTATAR_RegisterResetValue 0x0
#define CH13_SSTATAR_RegisterResetMask 0xffffffffffffffff





#define CH13_SSTATAR_SSTATAR_BitAddressOffset 0
#define CH13_SSTATAR_SSTATAR_RegisterSize 64





#define CH13_DSTATAR (Channel13_Registers_Address_Block_BaseAddress + 0x78)
#define CH13_DSTATAR_RegisterSize 64
#define CH13_DSTATAR_RegisterResetValue 0x0
#define CH13_DSTATAR_RegisterResetMask 0xffffffffffffffff





#define CH13_DSTATAR_DSTATAR_BitAddressOffset 0
#define CH13_DSTATAR_DSTATAR_RegisterSize 64





#define CH13_INTSTATUS_ENABLEREG (Channel13_Registers_Address_Block_BaseAddress + 0x80)
#define CH13_INTSTATUS_ENABLEREG_RegisterSize 64
#define CH13_INTSTATUS_ENABLEREG_RegisterResetValue 0xffffffffffffffff
#define CH13_INTSTATUS_ENABLEREG_RegisterResetMask 0xffffffffffffffff





#define CH13_INTSTATUS_ENABLEREG_Enable_BLOCK_TFR_DONE_IntStat_BitAddressOffset 0
#define CH13_INTSTATUS_ENABLEREG_Enable_BLOCK_TFR_DONE_IntStat_RegisterSize 1



#define CH13_INTSTATUS_ENABLEREG_Enable_DMA_TFR_DONE_IntStat_BitAddressOffset 1
#define CH13_INTSTATUS_ENABLEREG_Enable_DMA_TFR_DONE_IntStat_RegisterSize 1



#define CH13_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_2_BitAddressOffset 2
#define CH13_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_2_RegisterSize 1



#define CH13_INTSTATUS_ENABLEREG_Enable_SRC_TRANSCOMP_IntStat_BitAddressOffset 3
#define CH13_INTSTATUS_ENABLEREG_Enable_SRC_TRANSCOMP_IntStat_RegisterSize 1



#define CH13_INTSTATUS_ENABLEREG_Enable_DST_TRANSCOMP_IntStat_BitAddressOffset 4
#define CH13_INTSTATUS_ENABLEREG_Enable_DST_TRANSCOMP_IntStat_RegisterSize 1



#define CH13_INTSTATUS_ENABLEREG_Enable_SRC_DEC_ERR_IntStat_BitAddressOffset 5
#define CH13_INTSTATUS_ENABLEREG_Enable_SRC_DEC_ERR_IntStat_RegisterSize 1



#define CH13_INTSTATUS_ENABLEREG_Enable_DST_DEC_ERR_IntStat_BitAddressOffset 6
#define CH13_INTSTATUS_ENABLEREG_Enable_DST_DEC_ERR_IntStat_RegisterSize 1



#define CH13_INTSTATUS_ENABLEREG_Enable_SRC_SLV_ERR_IntStat_BitAddressOffset 7
#define CH13_INTSTATUS_ENABLEREG_Enable_SRC_SLV_ERR_IntStat_RegisterSize 1



#define CH13_INTSTATUS_ENABLEREG_Enable_DST_SLV_ERR_IntStat_BitAddressOffset 8
#define CH13_INTSTATUS_ENABLEREG_Enable_DST_SLV_ERR_IntStat_RegisterSize 1



#define CH13_INTSTATUS_ENABLEREG_Enable_LLI_RD_DEC_ERR_IntStat_BitAddressOffset 9
#define CH13_INTSTATUS_ENABLEREG_Enable_LLI_RD_DEC_ERR_IntStat_RegisterSize 1



#define CH13_INTSTATUS_ENABLEREG_Enable_LLI_WR_DEC_ERR_IntStat_BitAddressOffset 10
#define CH13_INTSTATUS_ENABLEREG_Enable_LLI_WR_DEC_ERR_IntStat_RegisterSize 1



#define CH13_INTSTATUS_ENABLEREG_Enable_LLI_RD_SLV_ERR_IntStat_BitAddressOffset 11
#define CH13_INTSTATUS_ENABLEREG_Enable_LLI_RD_SLV_ERR_IntStat_RegisterSize 1



#define CH13_INTSTATUS_ENABLEREG_Enable_LLI_WR_SLV_ERR_IntStat_BitAddressOffset 12
#define CH13_INTSTATUS_ENABLEREG_Enable_LLI_WR_SLV_ERR_IntStat_RegisterSize 1



#define CH13_INTSTATUS_ENABLEREG_Enable_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_BitAddressOffset 13
#define CH13_INTSTATUS_ENABLEREG_Enable_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_RegisterSize 1



#define CH13_INTSTATUS_ENABLEREG_Enable_SLVIF_MULTIBLKTYPE_ERR_IntStat_BitAddressOffset 14
#define CH13_INTSTATUS_ENABLEREG_Enable_SLVIF_MULTIBLKTYPE_ERR_IntStat_RegisterSize 1



#define CH13_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_15_BitAddressOffset 15
#define CH13_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_15_RegisterSize 1



#define CH13_INTSTATUS_ENABLEREG_Enable_SLVIF_DEC_ERR_IntStat_BitAddressOffset 16
#define CH13_INTSTATUS_ENABLEREG_Enable_SLVIF_DEC_ERR_IntStat_RegisterSize 1



#define CH13_INTSTATUS_ENABLEREG_Enable_SLVIF_WR2RO_ERR_IntStat_BitAddressOffset 17
#define CH13_INTSTATUS_ENABLEREG_Enable_SLVIF_WR2RO_ERR_IntStat_RegisterSize 1



#define CH13_INTSTATUS_ENABLEREG_Enable_SLVIF_RD2RWO_ERR_IntStat_BitAddressOffset 18
#define CH13_INTSTATUS_ENABLEREG_Enable_SLVIF_RD2RWO_ERR_IntStat_RegisterSize 1



#define CH13_INTSTATUS_ENABLEREG_Enable_SLVIF_WRONCHEN_ERR_IntStat_BitAddressOffset 19
#define CH13_INTSTATUS_ENABLEREG_Enable_SLVIF_WRONCHEN_ERR_IntStat_RegisterSize 1



#define CH13_INTSTATUS_ENABLEREG_Enable_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_BitAddressOffset 20
#define CH13_INTSTATUS_ENABLEREG_Enable_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_RegisterSize 1



#define CH13_INTSTATUS_ENABLEREG_Enable_SLVIF_WRONHOLD_ERR_IntStat_BitAddressOffset 21
#define CH13_INTSTATUS_ENABLEREG_Enable_SLVIF_WRONHOLD_ERR_IntStat_RegisterSize 1



#define CH13_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_22to23_BitAddressOffset 22
#define CH13_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_22to23_RegisterSize 2



#define CH13_INTSTATUS_ENABLEREG_Enable_SLVIF_ADDRPARITY_ERR_IntStat_BitAddressOffset 24
#define CH13_INTSTATUS_ENABLEREG_Enable_SLVIF_ADDRPARITY_ERR_IntStat_RegisterSize 1



#define CH13_INTSTATUS_ENABLEREG_Enable_SLVIF_WRPARITY_ERR_IntStat_BitAddressOffset 25
#define CH13_INTSTATUS_ENABLEREG_Enable_SLVIF_WRPARITY_ERR_IntStat_RegisterSize 1



#define CH13_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_26_BitAddressOffset 26
#define CH13_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_26_RegisterSize 1



#define CH13_INTSTATUS_ENABLEREG_Enable_CH_LOCK_CLEARED_IntStat_BitAddressOffset 27
#define CH13_INTSTATUS_ENABLEREG_Enable_CH_LOCK_CLEARED_IntStat_RegisterSize 1



#define CH13_INTSTATUS_ENABLEREG_Enable_CH_SRC_SUSPENDED_IntStat_BitAddressOffset 28
#define CH13_INTSTATUS_ENABLEREG_Enable_CH_SRC_SUSPENDED_IntStat_RegisterSize 1



#define CH13_INTSTATUS_ENABLEREG_Enable_CH_SUSPENDED_IntStat_BitAddressOffset 29
#define CH13_INTSTATUS_ENABLEREG_Enable_CH_SUSPENDED_IntStat_RegisterSize 1



#define CH13_INTSTATUS_ENABLEREG_Enable_CH_DISABLED_IntStat_BitAddressOffset 30
#define CH13_INTSTATUS_ENABLEREG_Enable_CH_DISABLED_IntStat_RegisterSize 1



#define CH13_INTSTATUS_ENABLEREG_Enable_CH_ABORTED_IntStat_BitAddressOffset 31
#define CH13_INTSTATUS_ENABLEREG_Enable_CH_ABORTED_IntStat_RegisterSize 1



#define CH13_INTSTATUS_ENABLEREG_Enable_ECC_PROT_CHMem_CorrERR_IntStat_BitAddressOffset 32
#define CH13_INTSTATUS_ENABLEREG_Enable_ECC_PROT_CHMem_CorrERR_IntStat_RegisterSize 1



#define CH13_INTSTATUS_ENABLEREG_Enable_ECC_PROT_CHMem_UnCorrERR_IntStat_BitAddressOffset 33
#define CH13_INTSTATUS_ENABLEREG_Enable_ECC_PROT_CHMem_UnCorrERR_IntStat_RegisterSize 1



#define CH13_INTSTATUS_ENABLEREG_Enable_ECC_PROT_UIDMem_CorrERR_IntStat_BitAddressOffset 34
#define CH13_INTSTATUS_ENABLEREG_Enable_ECC_PROT_UIDMem_CorrERR_IntStat_RegisterSize 1



#define CH13_INTSTATUS_ENABLEREG_Enable_ECC_PROT_UIDMem_UnCorrERR_IntStat_BitAddressOffset 35
#define CH13_INTSTATUS_ENABLEREG_Enable_ECC_PROT_UIDMem_UnCorrERR_IntStat_RegisterSize 1



#define CH13_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_32to63_BitAddressOffset 36
#define CH13_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_32to63_RegisterSize 28





#define CH13_INTSTATUS (Channel13_Registers_Address_Block_BaseAddress + 0x88)
#define CH13_INTSTATUS_RegisterSize 64
#define CH13_INTSTATUS_RegisterResetValue 0x0
#define CH13_INTSTATUS_RegisterResetMask 0xffffffffffffffff





#define CH13_INTSTATUS_BLOCK_TFR_DONE_IntStat_BitAddressOffset 0
#define CH13_INTSTATUS_BLOCK_TFR_DONE_IntStat_RegisterSize 1



#define CH13_INTSTATUS_DMA_TFR_DONE_IntStat_BitAddressOffset 1
#define CH13_INTSTATUS_DMA_TFR_DONE_IntStat_RegisterSize 1



#define CH13_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_2_BitAddressOffset 2
#define CH13_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_2_RegisterSize 1



#define CH13_INTSTATUS_SRC_TRANSCOMP_IntStat_BitAddressOffset 3
#define CH13_INTSTATUS_SRC_TRANSCOMP_IntStat_RegisterSize 1



#define CH13_INTSTATUS_DST_TRANSCOMP_IntStat_BitAddressOffset 4
#define CH13_INTSTATUS_DST_TRANSCOMP_IntStat_RegisterSize 1



#define CH13_INTSTATUS_SRC_DEC_ERR_IntStat_BitAddressOffset 5
#define CH13_INTSTATUS_SRC_DEC_ERR_IntStat_RegisterSize 1



#define CH13_INTSTATUS_DST_DEC_ERR_IntStat_BitAddressOffset 6
#define CH13_INTSTATUS_DST_DEC_ERR_IntStat_RegisterSize 1



#define CH13_INTSTATUS_SRC_SLV_ERR_IntStat_BitAddressOffset 7
#define CH13_INTSTATUS_SRC_SLV_ERR_IntStat_RegisterSize 1



#define CH13_INTSTATUS_DST_SLV_ERR_IntStat_BitAddressOffset 8
#define CH13_INTSTATUS_DST_SLV_ERR_IntStat_RegisterSize 1



#define CH13_INTSTATUS_LLI_RD_DEC_ERR_IntStat_BitAddressOffset 9
#define CH13_INTSTATUS_LLI_RD_DEC_ERR_IntStat_RegisterSize 1



#define CH13_INTSTATUS_LLI_WR_DEC_ERR_IntStat_BitAddressOffset 10
#define CH13_INTSTATUS_LLI_WR_DEC_ERR_IntStat_RegisterSize 1



#define CH13_INTSTATUS_LLI_RD_SLV_ERR_IntStat_BitAddressOffset 11
#define CH13_INTSTATUS_LLI_RD_SLV_ERR_IntStat_RegisterSize 1



#define CH13_INTSTATUS_LLI_WR_SLV_ERR_IntStat_BitAddressOffset 12
#define CH13_INTSTATUS_LLI_WR_SLV_ERR_IntStat_RegisterSize 1



#define CH13_INTSTATUS_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_BitAddressOffset 13
#define CH13_INTSTATUS_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_RegisterSize 1



#define CH13_INTSTATUS_SLVIF_MULTIBLKTYPE_ERR_IntStat_BitAddressOffset 14
#define CH13_INTSTATUS_SLVIF_MULTIBLKTYPE_ERR_IntStat_RegisterSize 1



#define CH13_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_15_BitAddressOffset 15
#define CH13_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_15_RegisterSize 1



#define CH13_INTSTATUS_SLVIF_DEC_ERR_IntStat_BitAddressOffset 16
#define CH13_INTSTATUS_SLVIF_DEC_ERR_IntStat_RegisterSize 1



#define CH13_INTSTATUS_SLVIF_WR2RO_ERR_IntStat_BitAddressOffset 17
#define CH13_INTSTATUS_SLVIF_WR2RO_ERR_IntStat_RegisterSize 1



#define CH13_INTSTATUS_SLVIF_RD2RWO_ERR_IntStat_BitAddressOffset 18
#define CH13_INTSTATUS_SLVIF_RD2RWO_ERR_IntStat_RegisterSize 1



#define CH13_INTSTATUS_SLVIF_WRONCHEN_ERR_IntStat_BitAddressOffset 19
#define CH13_INTSTATUS_SLVIF_WRONCHEN_ERR_IntStat_RegisterSize 1



#define CH13_INTSTATUS_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_BitAddressOffset 20
#define CH13_INTSTATUS_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_RegisterSize 1



#define CH13_INTSTATUS_SLVIF_WRONHOLD_ERR_IntStat_BitAddressOffset 21
#define CH13_INTSTATUS_SLVIF_WRONHOLD_ERR_IntStat_RegisterSize 1



#define CH13_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_22to23_BitAddressOffset 22
#define CH13_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_22to23_RegisterSize 2



#define CH13_INTSTATUS_SLVIF_ADDRPARITY_ERR_IntStat_BitAddressOffset 24
#define CH13_INTSTATUS_SLVIF_ADDRPARITY_ERR_IntStat_RegisterSize 1



#define CH13_INTSTATUS_SLVIF_WRPARITY_ERR_IntStat_BitAddressOffset 25
#define CH13_INTSTATUS_SLVIF_WRPARITY_ERR_IntStat_RegisterSize 1



#define CH13_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_26_BitAddressOffset 26
#define CH13_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_26_RegisterSize 1



#define CH13_INTSTATUS_CH_LOCK_CLEARED_IntStat_BitAddressOffset 27
#define CH13_INTSTATUS_CH_LOCK_CLEARED_IntStat_RegisterSize 1



#define CH13_INTSTATUS_CH_SRC_SUSPENDED_IntStat_BitAddressOffset 28
#define CH13_INTSTATUS_CH_SRC_SUSPENDED_IntStat_RegisterSize 1



#define CH13_INTSTATUS_CH_SUSPENDED_IntStat_BitAddressOffset 29
#define CH13_INTSTATUS_CH_SUSPENDED_IntStat_RegisterSize 1



#define CH13_INTSTATUS_CH_DISABLED_IntStat_BitAddressOffset 30
#define CH13_INTSTATUS_CH_DISABLED_IntStat_RegisterSize 1



#define CH13_INTSTATUS_CH_ABORTED_IntStat_BitAddressOffset 31
#define CH13_INTSTATUS_CH_ABORTED_IntStat_RegisterSize 1



#define CH13_INTSTATUS_ECC_PROT_CHMem_CorrERR_IntStat_BitAddressOffset 32
#define CH13_INTSTATUS_ECC_PROT_CHMem_CorrERR_IntStat_RegisterSize 1



#define CH13_INTSTATUS_ECC_PROT_CHMem_UnCorrERR_IntStat_BitAddressOffset 33
#define CH13_INTSTATUS_ECC_PROT_CHMem_UnCorrERR_IntStat_RegisterSize 1



#define CH13_INTSTATUS_ECC_PROT_UIDMem_CorrERR_IntStat_BitAddressOffset 34
#define CH13_INTSTATUS_ECC_PROT_UIDMem_CorrERR_IntStat_RegisterSize 1



#define CH13_INTSTATUS_ECC_PROT_UIDMem_UnCorrERR_IntStat_BitAddressOffset 35
#define CH13_INTSTATUS_ECC_PROT_UIDMem_UnCorrERR_IntStat_RegisterSize 1



#define CH13_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_36to63_BitAddressOffset 36
#define CH13_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_36to63_RegisterSize 28





#define CH13_INTSIGNAL_ENABLEREG (Channel13_Registers_Address_Block_BaseAddress + 0x90)
#define CH13_INTSIGNAL_ENABLEREG_RegisterSize 64
#define CH13_INTSIGNAL_ENABLEREG_RegisterResetValue 0xffffffffffffffff
#define CH13_INTSIGNAL_ENABLEREG_RegisterResetMask 0xffffffffffffffff





#define CH13_INTSIGNAL_ENABLEREG_Enable_BLOCK_TFR_DONE_IntSignal_BitAddressOffset 0
#define CH13_INTSIGNAL_ENABLEREG_Enable_BLOCK_TFR_DONE_IntSignal_RegisterSize 1



#define CH13_INTSIGNAL_ENABLEREG_Enable_DMA_TFR_DONE_IntSignal_BitAddressOffset 1
#define CH13_INTSIGNAL_ENABLEREG_Enable_DMA_TFR_DONE_IntSignal_RegisterSize 1



#define CH13_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_2_BitAddressOffset 2
#define CH13_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_2_RegisterSize 1



#define CH13_INTSIGNAL_ENABLEREG_Enable_SRC_TRANSCOMP_IntSignal_BitAddressOffset 3
#define CH13_INTSIGNAL_ENABLEREG_Enable_SRC_TRANSCOMP_IntSignal_RegisterSize 1



#define CH13_INTSIGNAL_ENABLEREG_Enable_DST_TRANSCOMP_IntSignal_BitAddressOffset 4
#define CH13_INTSIGNAL_ENABLEREG_Enable_DST_TRANSCOMP_IntSignal_RegisterSize 1



#define CH13_INTSIGNAL_ENABLEREG_Enable_SRC_DEC_ERR_IntSignal_BitAddressOffset 5
#define CH13_INTSIGNAL_ENABLEREG_Enable_SRC_DEC_ERR_IntSignal_RegisterSize 1



#define CH13_INTSIGNAL_ENABLEREG_Enable_DST_DEC_ERR_IntSignal_BitAddressOffset 6
#define CH13_INTSIGNAL_ENABLEREG_Enable_DST_DEC_ERR_IntSignal_RegisterSize 1



#define CH13_INTSIGNAL_ENABLEREG_Enable_SRC_SLV_ERR_IntSignal_BitAddressOffset 7
#define CH13_INTSIGNAL_ENABLEREG_Enable_SRC_SLV_ERR_IntSignal_RegisterSize 1



#define CH13_INTSIGNAL_ENABLEREG_Enable_DST_SLV_ERR_IntSignal_BitAddressOffset 8
#define CH13_INTSIGNAL_ENABLEREG_Enable_DST_SLV_ERR_IntSignal_RegisterSize 1



#define CH13_INTSIGNAL_ENABLEREG_Enable_LLI_RD_DEC_ERR_IntSignal_BitAddressOffset 9
#define CH13_INTSIGNAL_ENABLEREG_Enable_LLI_RD_DEC_ERR_IntSignal_RegisterSize 1



#define CH13_INTSIGNAL_ENABLEREG_Enable_LLI_WR_DEC_ERR_IntSignal_BitAddressOffset 10
#define CH13_INTSIGNAL_ENABLEREG_Enable_LLI_WR_DEC_ERR_IntSignal_RegisterSize 1



#define CH13_INTSIGNAL_ENABLEREG_Enable_LLI_RD_SLV_ERR_IntSignal_BitAddressOffset 11
#define CH13_INTSIGNAL_ENABLEREG_Enable_LLI_RD_SLV_ERR_IntSignal_RegisterSize 1



#define CH13_INTSIGNAL_ENABLEREG_Enable_LLI_WR_SLV_ERR_IntSignal_BitAddressOffset 12
#define CH13_INTSIGNAL_ENABLEREG_Enable_LLI_WR_SLV_ERR_IntSignal_RegisterSize 1



#define CH13_INTSIGNAL_ENABLEREG_Enable_SHADOWREG_OR_LLI_INVALID_ERR_IntSignal_BitAddressOffset 13
#define CH13_INTSIGNAL_ENABLEREG_Enable_SHADOWREG_OR_LLI_INVALID_ERR_IntSignal_RegisterSize 1



#define CH13_INTSIGNAL_ENABLEREG_Enable_SLVIF_MULTIBLKTYPE_ERR_IntSignal_BitAddressOffset 14
#define CH13_INTSIGNAL_ENABLEREG_Enable_SLVIF_MULTIBLKTYPE_ERR_IntSignal_RegisterSize 1



#define CH13_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_15_BitAddressOffset 15
#define CH13_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_15_RegisterSize 1



#define CH13_INTSIGNAL_ENABLEREG_Enable_SLVIF_DEC_ERR_IntSignal_BitAddressOffset 16
#define CH13_INTSIGNAL_ENABLEREG_Enable_SLVIF_DEC_ERR_IntSignal_RegisterSize 1



#define CH13_INTSIGNAL_ENABLEREG_Enable_SLVIF_WR2RO_ERR_IntSignal_BitAddressOffset 17
#define CH13_INTSIGNAL_ENABLEREG_Enable_SLVIF_WR2RO_ERR_IntSignal_RegisterSize 1



#define CH13_INTSIGNAL_ENABLEREG_Enable_SLVIF_RD2RWO_ERR_IntSignal_BitAddressOffset 18
#define CH13_INTSIGNAL_ENABLEREG_Enable_SLVIF_RD2RWO_ERR_IntSignal_RegisterSize 1



#define CH13_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRONCHEN_ERR_IntSignal_BitAddressOffset 19
#define CH13_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRONCHEN_ERR_IntSignal_RegisterSize 1



#define CH13_INTSIGNAL_ENABLEREG_Enable_SLVIF_SHADOWREG_WRON_VALID_ERR_IntSignal_BitAddressOffset 20
#define CH13_INTSIGNAL_ENABLEREG_Enable_SLVIF_SHADOWREG_WRON_VALID_ERR_IntSignal_RegisterSize 1



#define CH13_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRONHOLD_ERR_IntSignal_BitAddressOffset 21
#define CH13_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRONHOLD_ERR_IntSignal_RegisterSize 1



#define CH13_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_22to23_BitAddressOffset 22
#define CH13_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_22to23_RegisterSize 2



#define CH13_INTSIGNAL_ENABLEREG_Enable_SLVIF_ADDRPARITY_ERR_IntSignal_BitAddressOffset 24
#define CH13_INTSIGNAL_ENABLEREG_Enable_SLVIF_ADDRPARITY_ERR_IntSignal_RegisterSize 1



#define CH13_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRPARITY_ERR_IntSignal_BitAddressOffset 25
#define CH13_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRPARITY_ERR_IntSignal_RegisterSize 1



#define CH13_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_26_BitAddressOffset 26
#define CH13_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_26_RegisterSize 1



#define CH13_INTSIGNAL_ENABLEREG_Enable_CH_LOCK_CLEARED_IntSignal_BitAddressOffset 27
#define CH13_INTSIGNAL_ENABLEREG_Enable_CH_LOCK_CLEARED_IntSignal_RegisterSize 1



#define CH13_INTSIGNAL_ENABLEREG_Enable_CH_SRC_SUSPENDED_IntSignal_BitAddressOffset 28
#define CH13_INTSIGNAL_ENABLEREG_Enable_CH_SRC_SUSPENDED_IntSignal_RegisterSize 1



#define CH13_INTSIGNAL_ENABLEREG_Enable_CH_SUSPENDED_IntSignal_BitAddressOffset 29
#define CH13_INTSIGNAL_ENABLEREG_Enable_CH_SUSPENDED_IntSignal_RegisterSize 1



#define CH13_INTSIGNAL_ENABLEREG_Enable_CH_DISABLED_IntSignal_BitAddressOffset 30
#define CH13_INTSIGNAL_ENABLEREG_Enable_CH_DISABLED_IntSignal_RegisterSize 1



#define CH13_INTSIGNAL_ENABLEREG_Enable_CH_ABORTED_IntSignal_BitAddressOffset 31
#define CH13_INTSIGNAL_ENABLEREG_Enable_CH_ABORTED_IntSignal_RegisterSize 1



#define CH13_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_CHMem_CorrERR_IntSignal_BitAddressOffset 32
#define CH13_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_CHMem_CorrERR_IntSignal_RegisterSize 1



#define CH13_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_CHMem_UnCorrERR_IntSignal_BitAddressOffset 33
#define CH13_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_CHMem_UnCorrERR_IntSignal_RegisterSize 1



#define CH13_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_UIDMem_CorrERR_IntSignal_BitAddressOffset 34
#define CH13_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_UIDMem_CorrERR_IntSignal_RegisterSize 1



#define CH13_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_UIDMem_UnCorrERR_IntSignal_BitAddressOffset 35
#define CH13_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_UIDMem_UnCorrERR_IntSignal_RegisterSize 1



#define CH13_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_36to63_BitAddressOffset 36
#define CH13_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_36to63_RegisterSize 28





#define CH13_INTCLEARREG (Channel13_Registers_Address_Block_BaseAddress + 0x98)
#define CH13_INTCLEARREG_RegisterSize 64
#define CH13_INTCLEARREG_RegisterResetValue 0x0
#define CH13_INTCLEARREG_RegisterResetMask 0xffffffffffffffff





#define CH13_INTCLEARREG_Clear_BLOCK_TFR_DONE_IntStat_BitAddressOffset 0
#define CH13_INTCLEARREG_Clear_BLOCK_TFR_DONE_IntStat_RegisterSize 1



#define CH13_INTCLEARREG_Clear_DMA_TFR_DONE_IntStat_BitAddressOffset 1
#define CH13_INTCLEARREG_Clear_DMA_TFR_DONE_IntStat_RegisterSize 1



#define CH13_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_2_BitAddressOffset 2
#define CH13_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_2_RegisterSize 1



#define CH13_INTCLEARREG_Clear_SRC_TRANSCOMP_IntStat_BitAddressOffset 3
#define CH13_INTCLEARREG_Clear_SRC_TRANSCOMP_IntStat_RegisterSize 1



#define CH13_INTCLEARREG_Clear_DST_TRANSCOMP_IntStat_BitAddressOffset 4
#define CH13_INTCLEARREG_Clear_DST_TRANSCOMP_IntStat_RegisterSize 1



#define CH13_INTCLEARREG_Clear_SRC_DEC_ERR_IntStat_BitAddressOffset 5
#define CH13_INTCLEARREG_Clear_SRC_DEC_ERR_IntStat_RegisterSize 1



#define CH13_INTCLEARREG_Clear_DST_DEC_ERR_IntStat_BitAddressOffset 6
#define CH13_INTCLEARREG_Clear_DST_DEC_ERR_IntStat_RegisterSize 1



#define CH13_INTCLEARREG_Clear_SRC_SLV_ERR_IntStat_BitAddressOffset 7
#define CH13_INTCLEARREG_Clear_SRC_SLV_ERR_IntStat_RegisterSize 1



#define CH13_INTCLEARREG_Clear_DST_SLV_ERR_IntStat_BitAddressOffset 8
#define CH13_INTCLEARREG_Clear_DST_SLV_ERR_IntStat_RegisterSize 1



#define CH13_INTCLEARREG_Clear_LLI_RD_DEC_ERR_IntStat_BitAddressOffset 9
#define CH13_INTCLEARREG_Clear_LLI_RD_DEC_ERR_IntStat_RegisterSize 1



#define CH13_INTCLEARREG_Clear_LLI_WR_DEC_ERR_IntStat_BitAddressOffset 10
#define CH13_INTCLEARREG_Clear_LLI_WR_DEC_ERR_IntStat_RegisterSize 1



#define CH13_INTCLEARREG_Clear_LLI_RD_SLV_ERR_IntStat_BitAddressOffset 11
#define CH13_INTCLEARREG_Clear_LLI_RD_SLV_ERR_IntStat_RegisterSize 1



#define CH13_INTCLEARREG_Clear_LLI_WR_SLV_ERR_IntStat_BitAddressOffset 12
#define CH13_INTCLEARREG_Clear_LLI_WR_SLV_ERR_IntStat_RegisterSize 1



#define CH13_INTCLEARREG_Clear_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_BitAddressOffset 13
#define CH13_INTCLEARREG_Clear_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_RegisterSize 1



#define CH13_INTCLEARREG_Clear_SLVIF_MULTIBLKTYPE_ERR_IntStat_BitAddressOffset 14
#define CH13_INTCLEARREG_Clear_SLVIF_MULTIBLKTYPE_ERR_IntStat_RegisterSize 1



#define CH13_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_15_BitAddressOffset 15
#define CH13_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_15_RegisterSize 1



#define CH13_INTCLEARREG_Clear_SLVIF_DEC_ERR_IntStat_BitAddressOffset 16
#define CH13_INTCLEARREG_Clear_SLVIF_DEC_ERR_IntStat_RegisterSize 1



#define CH13_INTCLEARREG_Clear_SLVIF_WR2RO_ERR_IntStat_BitAddressOffset 17
#define CH13_INTCLEARREG_Clear_SLVIF_WR2RO_ERR_IntStat_RegisterSize 1



#define CH13_INTCLEARREG_Clear_SLVIF_RD2RWO_ERR_IntStat_BitAddressOffset 18
#define CH13_INTCLEARREG_Clear_SLVIF_RD2RWO_ERR_IntStat_RegisterSize 1



#define CH13_INTCLEARREG_Clear_SLVIF_WRONCHEN_ERR_IntStat_BitAddressOffset 19
#define CH13_INTCLEARREG_Clear_SLVIF_WRONCHEN_ERR_IntStat_RegisterSize 1



#define CH13_INTCLEARREG_Clear_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_BitAddressOffset 20
#define CH13_INTCLEARREG_Clear_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_RegisterSize 1



#define CH13_INTCLEARREG_Clear_SLVIF_WRONHOLD_ERR_IntStat_BitAddressOffset 21
#define CH13_INTCLEARREG_Clear_SLVIF_WRONHOLD_ERR_IntStat_RegisterSize 1



#define CH13_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_22to23_BitAddressOffset 22
#define CH13_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_22to23_RegisterSize 2



#define CH13_INTCLEARREG_Clear_SLVIF_ADDRPARITY_ERR_IntStat_BitAddressOffset 24
#define CH13_INTCLEARREG_Clear_SLVIF_ADDRPARITY_ERR_IntStat_RegisterSize 1



#define CH13_INTCLEARREG_Clear_SLVIF_WRPARITY_ERR_IntStat_BitAddressOffset 25
#define CH13_INTCLEARREG_Clear_SLVIF_WRPARITY_ERR_IntStat_RegisterSize 1



#define CH13_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_26_BitAddressOffset 26
#define CH13_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_26_RegisterSize 1



#define CH13_INTCLEARREG_Clear_CH_LOCK_CLEARED_IntStat_BitAddressOffset 27
#define CH13_INTCLEARREG_Clear_CH_LOCK_CLEARED_IntStat_RegisterSize 1



#define CH13_INTCLEARREG_Clear_CH_SRC_SUSPENDED_IntStat_BitAddressOffset 28
#define CH13_INTCLEARREG_Clear_CH_SRC_SUSPENDED_IntStat_RegisterSize 1



#define CH13_INTCLEARREG_Clear_CH_SUSPENDED_IntStat_BitAddressOffset 29
#define CH13_INTCLEARREG_Clear_CH_SUSPENDED_IntStat_RegisterSize 1



#define CH13_INTCLEARREG_Clear_CH_DISABLED_IntStat_BitAddressOffset 30
#define CH13_INTCLEARREG_Clear_CH_DISABLED_IntStat_RegisterSize 1



#define CH13_INTCLEARREG_Clear_CH_ABORTED_IntStat_BitAddressOffset 31
#define CH13_INTCLEARREG_Clear_CH_ABORTED_IntStat_RegisterSize 1



#define CH13_INTCLEARREG_Clear_ECC_PROT_CHMem_CorrERR_IntStat_BitAddressOffset 32
#define CH13_INTCLEARREG_Clear_ECC_PROT_CHMem_CorrERR_IntStat_RegisterSize 1



#define CH13_INTCLEARREG_Clear_ECC_PROT_CHMem_UnCorrERR_IntStat_BitAddressOffset 33
#define CH13_INTCLEARREG_Clear_ECC_PROT_CHMem_UnCorrERR_IntStat_RegisterSize 1



#define CH13_INTCLEARREG_Clear_ECC_PROT_UIDMem_CorrERR_IntStat_BitAddressOffset 34
#define CH13_INTCLEARREG_Clear_ECC_PROT_UIDMem_CorrERR_IntStat_RegisterSize 1



#define CH13_INTCLEARREG_Clear_ECC_PROT_UIDMem_UnCorrERR_IntStat_BitAddressOffset 35
#define CH13_INTCLEARREG_Clear_ECC_PROT_UIDMem_UnCorrERR_IntStat_RegisterSize 1



#define CH13_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_36to63_BitAddressOffset 36
#define CH13_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_36to63_RegisterSize 28





#define CH13_CFG_EXTD (Channel13_Registers_Address_Block_BaseAddress + 0xa0)
#define CH13_CFG_EXTD_RegisterSize 64
#define CH13_CFG_EXTD_RegisterResetValue 0x0
#define CH13_CFG_EXTD_RegisterResetMask 0xffffffffffffffff





#define CH13_CFG_EXTD_LLI_AXPROT_BitAddressOffset 0
#define CH13_CFG_EXTD_LLI_AXPROT_RegisterSize 3



#define CH13_CFG_EXTD_LLI_AXCACHE_BitAddressOffset 3
#define CH13_CFG_EXTD_LLI_AXCACHE_RegisterSize 4



#define CH13_CFG_EXTD_RSVD_DMAC_CHx_CFG_EXTD_7to63_BitAddressOffset 7
#define CH13_CFG_EXTD_RSVD_DMAC_CHx_CFG_EXTD_7to63_RegisterSize 57



#define Channel14_Registers_Address_Block_BaseAddress 0xe00



#define CH14_SAR (Channel14_Registers_Address_Block_BaseAddress + 0x0)
#define CH14_SAR_RegisterSize 64
#define CH14_SAR_RegisterResetValue 0x0
#define CH14_SAR_RegisterResetMask 0xffffffffffffffff





#define CH14_SAR_SAR_BitAddressOffset 0
#define CH14_SAR_SAR_RegisterSize 64





#define CH14_DAR (Channel14_Registers_Address_Block_BaseAddress + 0x8)
#define CH14_DAR_RegisterSize 64
#define CH14_DAR_RegisterResetValue 0x0
#define CH14_DAR_RegisterResetMask 0xffffffffffffffff





#define CH14_DAR_DAR_BitAddressOffset 0
#define CH14_DAR_DAR_RegisterSize 64





#define CH14_BLOCK_TS (Channel14_Registers_Address_Block_BaseAddress + 0x10)
#define CH14_BLOCK_TS_RegisterSize 64
#define CH14_BLOCK_TS_RegisterResetValue 0x0
#define CH14_BLOCK_TS_RegisterResetMask 0xffffffffffffffff





#define CH14_BLOCK_TS_BLOCK_TS_BitAddressOffset 0
#define CH14_BLOCK_TS_BLOCK_TS_RegisterSize 22



#define CH14_BLOCK_TS_RSVD_DMAC_CHx_BLOCK_TSREG_63to22_BitAddressOffset 22
#define CH14_BLOCK_TS_RSVD_DMAC_CHx_BLOCK_TSREG_63to22_RegisterSize 42





#define CH14_CTL (Channel14_Registers_Address_Block_BaseAddress + 0x18)
#define CH14_CTL_RegisterSize 64
#define CH14_CTL_RegisterResetValue 0x1200
#define CH14_CTL_RegisterResetMask 0xffffffffffffffff





#define CH14_CTL_SMS_BitAddressOffset 0
#define CH14_CTL_SMS_RegisterSize 1



#define CH14_CTL_RSVD_DMAC_CHx_CTL_1_BitAddressOffset 1
#define CH14_CTL_RSVD_DMAC_CHx_CTL_1_RegisterSize 1



#define CH14_CTL_DMS_BitAddressOffset 2
#define CH14_CTL_DMS_RegisterSize 1



#define CH14_CTL_RSVD_DMAC_CHx_CTL_3_BitAddressOffset 3
#define CH14_CTL_RSVD_DMAC_CHx_CTL_3_RegisterSize 1



#define CH14_CTL_SINC_BitAddressOffset 4
#define CH14_CTL_SINC_RegisterSize 1



#define CH14_CTL_RSVD_DMAC_CHx_CTL_5_BitAddressOffset 5
#define CH14_CTL_RSVD_DMAC_CHx_CTL_5_RegisterSize 1



#define CH14_CTL_DINC_BitAddressOffset 6
#define CH14_CTL_DINC_RegisterSize 1



#define CH14_CTL_RSVD_DMAC_CHx_CTL_7_BitAddressOffset 7
#define CH14_CTL_RSVD_DMAC_CHx_CTL_7_RegisterSize 1



#define CH14_CTL_SRC_TR_WIDTH_BitAddressOffset 8
#define CH14_CTL_SRC_TR_WIDTH_RegisterSize 3



#define CH14_CTL_DST_TR_WIDTH_BitAddressOffset 11
#define CH14_CTL_DST_TR_WIDTH_RegisterSize 3



#define CH14_CTL_SRC_MSIZE_BitAddressOffset 14
#define CH14_CTL_SRC_MSIZE_RegisterSize 4



#define CH14_CTL_DST_MSIZE_BitAddressOffset 18
#define CH14_CTL_DST_MSIZE_RegisterSize 4



#define CH14_CTL_AR_CACHE_BitAddressOffset 22
#define CH14_CTL_AR_CACHE_RegisterSize 4



#define CH14_CTL_AW_CACHE_BitAddressOffset 26
#define CH14_CTL_AW_CACHE_RegisterSize 4



#define CH14_CTL_NonPosted_LastWrite_En_BitAddressOffset 30
#define CH14_CTL_NonPosted_LastWrite_En_RegisterSize 1



#define CH14_CTL_RSVD_DMAC_CHx_CTL_31_BitAddressOffset 31
#define CH14_CTL_RSVD_DMAC_CHx_CTL_31_RegisterSize 1



#define CH14_CTL_AR_PROT_BitAddressOffset 32
#define CH14_CTL_AR_PROT_RegisterSize 3



#define CH14_CTL_AW_PROT_BitAddressOffset 35
#define CH14_CTL_AW_PROT_RegisterSize 3



#define CH14_CTL_ARLEN_EN_BitAddressOffset 38
#define CH14_CTL_ARLEN_EN_RegisterSize 1



#define CH14_CTL_ARLEN_BitAddressOffset 39
#define CH14_CTL_ARLEN_RegisterSize 8



#define CH14_CTL_AWLEN_EN_BitAddressOffset 47
#define CH14_CTL_AWLEN_EN_RegisterSize 1



#define CH14_CTL_AWLEN_BitAddressOffset 48
#define CH14_CTL_AWLEN_RegisterSize 8



#define CH14_CTL_SRC_STAT_EN_BitAddressOffset 56
#define CH14_CTL_SRC_STAT_EN_RegisterSize 1



#define CH14_CTL_DST_STAT_EN_BitAddressOffset 57
#define CH14_CTL_DST_STAT_EN_RegisterSize 1



#define CH14_CTL_IOC_BlkTfr_BitAddressOffset 58
#define CH14_CTL_IOC_BlkTfr_RegisterSize 1



#define CH14_CTL_RSVD_DMAC_CHx_CTL_59to61_BitAddressOffset 59
#define CH14_CTL_RSVD_DMAC_CHx_CTL_59to61_RegisterSize 3



#define CH14_CTL_SHADOWREG_OR_LLI_LAST_BitAddressOffset 62
#define CH14_CTL_SHADOWREG_OR_LLI_LAST_RegisterSize 1



#define CH14_CTL_SHADOWREG_OR_LLI_VALID_BitAddressOffset 63
#define CH14_CTL_SHADOWREG_OR_LLI_VALID_RegisterSize 1





#define CH14_CFG2 (Channel14_Registers_Address_Block_BaseAddress + 0x20)
#define CH14_CFG2_RegisterSize 64
#define CH14_CFG2_RegisterResetValue 0x8001b00000000
#define CH14_CFG2_RegisterResetMask 0xffffffffffffffff





#define CH14_CFG2_SRC_MULTBLK_TYPE_BitAddressOffset 0
#define CH14_CFG2_SRC_MULTBLK_TYPE_RegisterSize 2



#define CH14_CFG2_DST_MULTBLK_TYPE_BitAddressOffset 2
#define CH14_CFG2_DST_MULTBLK_TYPE_RegisterSize 2



#define CH14_CFG2_SRC_PER_BitAddressOffset 4
#define CH14_CFG2_SRC_PER_RegisterSize 5



#define CH14_CFG2_RSVD_DMAC_CHx_CFG_9_4_BitAddressOffset 9
#define CH14_CFG2_RSVD_DMAC_CHx_CFG_9_4_RegisterSize 1



#define CH14_CFG2_RSVD_DMAC_CHx_CFG_10_BitAddressOffset 10
#define CH14_CFG2_RSVD_DMAC_CHx_CFG_10_RegisterSize 1



#define CH14_CFG2_DST_PER_BitAddressOffset 11
#define CH14_CFG2_DST_PER_RegisterSize 5



#define CH14_CFG2_RSVD_DMAC_CHx_CFG_16_11_BitAddressOffset 16
#define CH14_CFG2_RSVD_DMAC_CHx_CFG_16_11_RegisterSize 1



#define CH14_CFG2_RSVD_DMAC_CHx_CFG_17_BitAddressOffset 17
#define CH14_CFG2_RSVD_DMAC_CHx_CFG_17_RegisterSize 1



#define CH14_CFG2_RD_UID_BitAddressOffset 18
#define CH14_CFG2_RD_UID_RegisterSize 4



#define CH14_CFG2_RSVD_DMAC_CHx_CFG_22to24_BitAddressOffset 22
#define CH14_CFG2_RSVD_DMAC_CHx_CFG_22to24_RegisterSize 3



#define CH14_CFG2_WR_UID_BitAddressOffset 25
#define CH14_CFG2_WR_UID_RegisterSize 4



#define CH14_CFG2_RSVD_DMAC_CHx_CFG_29to31_BitAddressOffset 29
#define CH14_CFG2_RSVD_DMAC_CHx_CFG_29to31_RegisterSize 3



#define CH14_CFG2_TT_FC_BitAddressOffset 32
#define CH14_CFG2_TT_FC_RegisterSize 3



#define CH14_CFG2_HS_SEL_SRC_BitAddressOffset 35
#define CH14_CFG2_HS_SEL_SRC_RegisterSize 1



#define CH14_CFG2_HS_SEL_DST_BitAddressOffset 36
#define CH14_CFG2_HS_SEL_DST_RegisterSize 1



#define CH14_CFG2_SRC_HWHS_POL_BitAddressOffset 37
#define CH14_CFG2_SRC_HWHS_POL_RegisterSize 1



#define CH14_CFG2_DST_HWHS_POL_BitAddressOffset 38
#define CH14_CFG2_DST_HWHS_POL_RegisterSize 1



#define CH14_CFG2_RSVD_DMAC_CHx_CFG_39to46_BitAddressOffset 39
#define CH14_CFG2_RSVD_DMAC_CHx_CFG_39to46_RegisterSize 8



#define CH14_CFG2_CH_PRIOR_BitAddressOffset 47
#define CH14_CFG2_CH_PRIOR_RegisterSize 5



#define CH14_CFG2_LOCK_CH_BitAddressOffset 52
#define CH14_CFG2_LOCK_CH_RegisterSize 1



#define CH14_CFG2_LOCK_CH_L_BitAddressOffset 53
#define CH14_CFG2_LOCK_CH_L_RegisterSize 2



#define CH14_CFG2_SRC_OSR_LMT_BitAddressOffset 55
#define CH14_CFG2_SRC_OSR_LMT_RegisterSize 4



#define CH14_CFG2_DST_OSR_LMT_BitAddressOffset 59
#define CH14_CFG2_DST_OSR_LMT_RegisterSize 4



#define CH14_CFG2_RSVD_DMAC_CHx_CFG_63_BitAddressOffset 63
#define CH14_CFG2_RSVD_DMAC_CHx_CFG_63_RegisterSize 1





#define CH14_LLP (Channel14_Registers_Address_Block_BaseAddress + 0x28)
#define CH14_LLP_RegisterSize 64
#define CH14_LLP_RegisterResetValue 0x0
#define CH14_LLP_RegisterResetMask 0xffffffffffffffff





#define CH14_LLP_LMS_BitAddressOffset 0
#define CH14_LLP_LMS_RegisterSize 1



#define CH14_LLP_RSVD_DMAC_CHx_LLP_1to5_BitAddressOffset 1
#define CH14_LLP_RSVD_DMAC_CHx_LLP_1to5_RegisterSize 5



#define CH14_LLP_LOC_BitAddressOffset 6
#define CH14_LLP_LOC_RegisterSize 58





#define CH14_STATUSREG (Channel14_Registers_Address_Block_BaseAddress + 0x30)
#define CH14_STATUSREG_RegisterSize 64
#define CH14_STATUSREG_RegisterResetValue 0x0
#define CH14_STATUSREG_RegisterResetMask 0xffffffffffffffff





#define CH14_STATUSREG_CMPLTD_BLK_TFR_SIZE_BitAddressOffset 0
#define CH14_STATUSREG_CMPLTD_BLK_TFR_SIZE_RegisterSize 22



#define CH14_STATUSREG_RSVD_DMAC_CHx_STATUSREG_22to31_BitAddressOffset 22
#define CH14_STATUSREG_RSVD_DMAC_CHx_STATUSREG_22to31_RegisterSize 10



#define CH14_STATUSREG_DATA_LEFT_IN_FIFO_BitAddressOffset 32
#define CH14_STATUSREG_DATA_LEFT_IN_FIFO_RegisterSize 15



#define CH14_STATUSREG_RSVD_DMAC_CHx_STATUSREG_47to63_BitAddressOffset 47
#define CH14_STATUSREG_RSVD_DMAC_CHx_STATUSREG_47to63_RegisterSize 17





#define CH14_SWHSSRCREG (Channel14_Registers_Address_Block_BaseAddress + 0x38)
#define CH14_SWHSSRCREG_RegisterSize 64
#define CH14_SWHSSRCREG_RegisterResetValue 0x0
#define CH14_SWHSSRCREG_RegisterResetMask 0xffffffffffffffff





#define CH14_SWHSSRCREG_SWHS_REQ_SRC_BitAddressOffset 0
#define CH14_SWHSSRCREG_SWHS_REQ_SRC_RegisterSize 1



#define CH14_SWHSSRCREG_SWHS_REQ_SRC_WE_BitAddressOffset 1
#define CH14_SWHSSRCREG_SWHS_REQ_SRC_WE_RegisterSize 1



#define CH14_SWHSSRCREG_SWHS_SGLREQ_SRC_BitAddressOffset 2
#define CH14_SWHSSRCREG_SWHS_SGLREQ_SRC_RegisterSize 1



#define CH14_SWHSSRCREG_SWHS_SGLREQ_SRC_WE_BitAddressOffset 3
#define CH14_SWHSSRCREG_SWHS_SGLREQ_SRC_WE_RegisterSize 1



#define CH14_SWHSSRCREG_SWHS_LST_SRC_BitAddressOffset 4
#define CH14_SWHSSRCREG_SWHS_LST_SRC_RegisterSize 1



#define CH14_SWHSSRCREG_SWHS_LST_SRC_WE_BitAddressOffset 5
#define CH14_SWHSSRCREG_SWHS_LST_SRC_WE_RegisterSize 1



#define CH14_SWHSSRCREG_RSVD_DMAC_CHx_SWHSSRCREG_6to63_BitAddressOffset 6
#define CH14_SWHSSRCREG_RSVD_DMAC_CHx_SWHSSRCREG_6to63_RegisterSize 58





#define CH14_SWHSDSTREG (Channel14_Registers_Address_Block_BaseAddress + 0x40)
#define CH14_SWHSDSTREG_RegisterSize 64
#define CH14_SWHSDSTREG_RegisterResetValue 0x0
#define CH14_SWHSDSTREG_RegisterResetMask 0xffffffffffffffff





#define CH14_SWHSDSTREG_SWHS_REQ_DST_BitAddressOffset 0
#define CH14_SWHSDSTREG_SWHS_REQ_DST_RegisterSize 1



#define CH14_SWHSDSTREG_SWHS_REQ_DST_WE_BitAddressOffset 1
#define CH14_SWHSDSTREG_SWHS_REQ_DST_WE_RegisterSize 1



#define CH14_SWHSDSTREG_SWHS_SGLREQ_DST_BitAddressOffset 2
#define CH14_SWHSDSTREG_SWHS_SGLREQ_DST_RegisterSize 1



#define CH14_SWHSDSTREG_SWHS_SGLREQ_DST_WE_BitAddressOffset 3
#define CH14_SWHSDSTREG_SWHS_SGLREQ_DST_WE_RegisterSize 1



#define CH14_SWHSDSTREG_SWHS_LST_DST_BitAddressOffset 4
#define CH14_SWHSDSTREG_SWHS_LST_DST_RegisterSize 1



#define CH14_SWHSDSTREG_SWHS_LST_DST_WE_BitAddressOffset 5
#define CH14_SWHSDSTREG_SWHS_LST_DST_WE_RegisterSize 1



#define CH14_SWHSDSTREG_RSVD_DMAC_CHx_SWHSDSTREG_6to63_BitAddressOffset 6
#define CH14_SWHSDSTREG_RSVD_DMAC_CHx_SWHSDSTREG_6to63_RegisterSize 58





#define CH14_BLK_TFR_RESUMEREQREG (Channel14_Registers_Address_Block_BaseAddress + 0x48)
#define CH14_BLK_TFR_RESUMEREQREG_RegisterSize 64
#define CH14_BLK_TFR_RESUMEREQREG_RegisterResetValue 0x0
#define CH14_BLK_TFR_RESUMEREQREG_RegisterResetMask 0xffffffffffffffff





#define CH14_BLK_TFR_RESUMEREQREG_BLK_TFR_RESUMEREQ_BitAddressOffset 0
#define CH14_BLK_TFR_RESUMEREQREG_BLK_TFR_RESUMEREQ_RegisterSize 1



#define CH14_BLK_TFR_RESUMEREQREG_RSVD_DMAC_CHx_BLK_TFR_RESUMEREQREG_1to63_BitAddressOffset 1
#define CH14_BLK_TFR_RESUMEREQREG_RSVD_DMAC_CHx_BLK_TFR_RESUMEREQREG_1to63_RegisterSize 63





#define CH14_AXI_IDREG (Channel14_Registers_Address_Block_BaseAddress + 0x50)
#define CH14_AXI_IDREG_RegisterSize 64
#define CH14_AXI_IDREG_RegisterResetValue 0x0
#define CH14_AXI_IDREG_RegisterResetMask 0xffffffffffffffff





#define CH14_AXI_IDREG_AXI_READ_ID_SUFFIX_BitAddressOffset 0
#define CH14_AXI_IDREG_AXI_READ_ID_SUFFIX_RegisterSize 2



#define CH14_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_IDW_L2NCm1to31_BitAddressOffset 2
#define CH14_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_IDW_L2NCm1to31_RegisterSize 14



#define CH14_AXI_IDREG_AXI_WRITE_ID_SUFFIX_BitAddressOffset 16
#define CH14_AXI_IDREG_AXI_WRITE_ID_SUFFIX_RegisterSize 2



#define CH14_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_IDW_L2NCm32to63_BitAddressOffset 18
#define CH14_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_IDW_L2NCm32to63_RegisterSize 14



#define CH14_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_32to63_BitAddressOffset 32
#define CH14_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_32to63_RegisterSize 32





#define CH14_AXI_QOSREG (Channel14_Registers_Address_Block_BaseAddress + 0x58)
#define CH14_AXI_QOSREG_RegisterSize 64
#define CH14_AXI_QOSREG_RegisterResetValue 0x0
#define CH14_AXI_QOSREG_RegisterResetMask 0xffffffffffffffff





#define CH14_AXI_QOSREG_AXI_AWQOS_BitAddressOffset 0
#define CH14_AXI_QOSREG_AXI_AWQOS_RegisterSize 4



#define CH14_AXI_QOSREG_AXI_ARQOS_BitAddressOffset 4
#define CH14_AXI_QOSREG_AXI_ARQOS_RegisterSize 4



#define CH14_AXI_QOSREG_RSVD_DMAC_CHx_AXI_QOSREG_8to63_BitAddressOffset 8
#define CH14_AXI_QOSREG_RSVD_DMAC_CHx_AXI_QOSREG_8to63_RegisterSize 56





#define CH14_SSTAT (Channel14_Registers_Address_Block_BaseAddress + 0x60)
#define CH14_SSTAT_RegisterSize 64
#define CH14_SSTAT_RegisterResetValue 0x0
#define CH14_SSTAT_RegisterResetMask 0xffffffffffffffff





#define CH14_SSTAT_SSTAT_BitAddressOffset 0
#define CH14_SSTAT_SSTAT_RegisterSize 32



#define CH14_SSTAT_RSVD_DMAC_CHx_SSTAT_32to63_BitAddressOffset 32
#define CH14_SSTAT_RSVD_DMAC_CHx_SSTAT_32to63_RegisterSize 32





#define CH14_DSTAT (Channel14_Registers_Address_Block_BaseAddress + 0x68)
#define CH14_DSTAT_RegisterSize 64
#define CH14_DSTAT_RegisterResetValue 0x0
#define CH14_DSTAT_RegisterResetMask 0xffffffffffffffff





#define CH14_DSTAT_DSTAT_BitAddressOffset 0
#define CH14_DSTAT_DSTAT_RegisterSize 32



#define CH14_DSTAT_RSVD_DMAC_CHx_DSTAT_32to63_BitAddressOffset 32
#define CH14_DSTAT_RSVD_DMAC_CHx_DSTAT_32to63_RegisterSize 32





#define CH14_SSTATAR (Channel14_Registers_Address_Block_BaseAddress + 0x70)
#define CH14_SSTATAR_RegisterSize 64
#define CH14_SSTATAR_RegisterResetValue 0x0
#define CH14_SSTATAR_RegisterResetMask 0xffffffffffffffff





#define CH14_SSTATAR_SSTATAR_BitAddressOffset 0
#define CH14_SSTATAR_SSTATAR_RegisterSize 64





#define CH14_DSTATAR (Channel14_Registers_Address_Block_BaseAddress + 0x78)
#define CH14_DSTATAR_RegisterSize 64
#define CH14_DSTATAR_RegisterResetValue 0x0
#define CH14_DSTATAR_RegisterResetMask 0xffffffffffffffff





#define CH14_DSTATAR_DSTATAR_BitAddressOffset 0
#define CH14_DSTATAR_DSTATAR_RegisterSize 64





#define CH14_INTSTATUS_ENABLEREG (Channel14_Registers_Address_Block_BaseAddress + 0x80)
#define CH14_INTSTATUS_ENABLEREG_RegisterSize 64
#define CH14_INTSTATUS_ENABLEREG_RegisterResetValue 0xffffffffffffffff
#define CH14_INTSTATUS_ENABLEREG_RegisterResetMask 0xffffffffffffffff





#define CH14_INTSTATUS_ENABLEREG_Enable_BLOCK_TFR_DONE_IntStat_BitAddressOffset 0
#define CH14_INTSTATUS_ENABLEREG_Enable_BLOCK_TFR_DONE_IntStat_RegisterSize 1



#define CH14_INTSTATUS_ENABLEREG_Enable_DMA_TFR_DONE_IntStat_BitAddressOffset 1
#define CH14_INTSTATUS_ENABLEREG_Enable_DMA_TFR_DONE_IntStat_RegisterSize 1



#define CH14_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_2_BitAddressOffset 2
#define CH14_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_2_RegisterSize 1



#define CH14_INTSTATUS_ENABLEREG_Enable_SRC_TRANSCOMP_IntStat_BitAddressOffset 3
#define CH14_INTSTATUS_ENABLEREG_Enable_SRC_TRANSCOMP_IntStat_RegisterSize 1



#define CH14_INTSTATUS_ENABLEREG_Enable_DST_TRANSCOMP_IntStat_BitAddressOffset 4
#define CH14_INTSTATUS_ENABLEREG_Enable_DST_TRANSCOMP_IntStat_RegisterSize 1



#define CH14_INTSTATUS_ENABLEREG_Enable_SRC_DEC_ERR_IntStat_BitAddressOffset 5
#define CH14_INTSTATUS_ENABLEREG_Enable_SRC_DEC_ERR_IntStat_RegisterSize 1



#define CH14_INTSTATUS_ENABLEREG_Enable_DST_DEC_ERR_IntStat_BitAddressOffset 6
#define CH14_INTSTATUS_ENABLEREG_Enable_DST_DEC_ERR_IntStat_RegisterSize 1



#define CH14_INTSTATUS_ENABLEREG_Enable_SRC_SLV_ERR_IntStat_BitAddressOffset 7
#define CH14_INTSTATUS_ENABLEREG_Enable_SRC_SLV_ERR_IntStat_RegisterSize 1



#define CH14_INTSTATUS_ENABLEREG_Enable_DST_SLV_ERR_IntStat_BitAddressOffset 8
#define CH14_INTSTATUS_ENABLEREG_Enable_DST_SLV_ERR_IntStat_RegisterSize 1



#define CH14_INTSTATUS_ENABLEREG_Enable_LLI_RD_DEC_ERR_IntStat_BitAddressOffset 9
#define CH14_INTSTATUS_ENABLEREG_Enable_LLI_RD_DEC_ERR_IntStat_RegisterSize 1



#define CH14_INTSTATUS_ENABLEREG_Enable_LLI_WR_DEC_ERR_IntStat_BitAddressOffset 10
#define CH14_INTSTATUS_ENABLEREG_Enable_LLI_WR_DEC_ERR_IntStat_RegisterSize 1



#define CH14_INTSTATUS_ENABLEREG_Enable_LLI_RD_SLV_ERR_IntStat_BitAddressOffset 11
#define CH14_INTSTATUS_ENABLEREG_Enable_LLI_RD_SLV_ERR_IntStat_RegisterSize 1



#define CH14_INTSTATUS_ENABLEREG_Enable_LLI_WR_SLV_ERR_IntStat_BitAddressOffset 12
#define CH14_INTSTATUS_ENABLEREG_Enable_LLI_WR_SLV_ERR_IntStat_RegisterSize 1



#define CH14_INTSTATUS_ENABLEREG_Enable_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_BitAddressOffset 13
#define CH14_INTSTATUS_ENABLEREG_Enable_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_RegisterSize 1



#define CH14_INTSTATUS_ENABLEREG_Enable_SLVIF_MULTIBLKTYPE_ERR_IntStat_BitAddressOffset 14
#define CH14_INTSTATUS_ENABLEREG_Enable_SLVIF_MULTIBLKTYPE_ERR_IntStat_RegisterSize 1



#define CH14_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_15_BitAddressOffset 15
#define CH14_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_15_RegisterSize 1



#define CH14_INTSTATUS_ENABLEREG_Enable_SLVIF_DEC_ERR_IntStat_BitAddressOffset 16
#define CH14_INTSTATUS_ENABLEREG_Enable_SLVIF_DEC_ERR_IntStat_RegisterSize 1



#define CH14_INTSTATUS_ENABLEREG_Enable_SLVIF_WR2RO_ERR_IntStat_BitAddressOffset 17
#define CH14_INTSTATUS_ENABLEREG_Enable_SLVIF_WR2RO_ERR_IntStat_RegisterSize 1



#define CH14_INTSTATUS_ENABLEREG_Enable_SLVIF_RD2RWO_ERR_IntStat_BitAddressOffset 18
#define CH14_INTSTATUS_ENABLEREG_Enable_SLVIF_RD2RWO_ERR_IntStat_RegisterSize 1



#define CH14_INTSTATUS_ENABLEREG_Enable_SLVIF_WRONCHEN_ERR_IntStat_BitAddressOffset 19
#define CH14_INTSTATUS_ENABLEREG_Enable_SLVIF_WRONCHEN_ERR_IntStat_RegisterSize 1



#define CH14_INTSTATUS_ENABLEREG_Enable_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_BitAddressOffset 20
#define CH14_INTSTATUS_ENABLEREG_Enable_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_RegisterSize 1



#define CH14_INTSTATUS_ENABLEREG_Enable_SLVIF_WRONHOLD_ERR_IntStat_BitAddressOffset 21
#define CH14_INTSTATUS_ENABLEREG_Enable_SLVIF_WRONHOLD_ERR_IntStat_RegisterSize 1



#define CH14_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_22to23_BitAddressOffset 22
#define CH14_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_22to23_RegisterSize 2



#define CH14_INTSTATUS_ENABLEREG_Enable_SLVIF_ADDRPARITY_ERR_IntStat_BitAddressOffset 24
#define CH14_INTSTATUS_ENABLEREG_Enable_SLVIF_ADDRPARITY_ERR_IntStat_RegisterSize 1



#define CH14_INTSTATUS_ENABLEREG_Enable_SLVIF_WRPARITY_ERR_IntStat_BitAddressOffset 25
#define CH14_INTSTATUS_ENABLEREG_Enable_SLVIF_WRPARITY_ERR_IntStat_RegisterSize 1



#define CH14_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_26_BitAddressOffset 26
#define CH14_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_26_RegisterSize 1



#define CH14_INTSTATUS_ENABLEREG_Enable_CH_LOCK_CLEARED_IntStat_BitAddressOffset 27
#define CH14_INTSTATUS_ENABLEREG_Enable_CH_LOCK_CLEARED_IntStat_RegisterSize 1



#define CH14_INTSTATUS_ENABLEREG_Enable_CH_SRC_SUSPENDED_IntStat_BitAddressOffset 28
#define CH14_INTSTATUS_ENABLEREG_Enable_CH_SRC_SUSPENDED_IntStat_RegisterSize 1



#define CH14_INTSTATUS_ENABLEREG_Enable_CH_SUSPENDED_IntStat_BitAddressOffset 29
#define CH14_INTSTATUS_ENABLEREG_Enable_CH_SUSPENDED_IntStat_RegisterSize 1



#define CH14_INTSTATUS_ENABLEREG_Enable_CH_DISABLED_IntStat_BitAddressOffset 30
#define CH14_INTSTATUS_ENABLEREG_Enable_CH_DISABLED_IntStat_RegisterSize 1



#define CH14_INTSTATUS_ENABLEREG_Enable_CH_ABORTED_IntStat_BitAddressOffset 31
#define CH14_INTSTATUS_ENABLEREG_Enable_CH_ABORTED_IntStat_RegisterSize 1



#define CH14_INTSTATUS_ENABLEREG_Enable_ECC_PROT_CHMem_CorrERR_IntStat_BitAddressOffset 32
#define CH14_INTSTATUS_ENABLEREG_Enable_ECC_PROT_CHMem_CorrERR_IntStat_RegisterSize 1



#define CH14_INTSTATUS_ENABLEREG_Enable_ECC_PROT_CHMem_UnCorrERR_IntStat_BitAddressOffset 33
#define CH14_INTSTATUS_ENABLEREG_Enable_ECC_PROT_CHMem_UnCorrERR_IntStat_RegisterSize 1



#define CH14_INTSTATUS_ENABLEREG_Enable_ECC_PROT_UIDMem_CorrERR_IntStat_BitAddressOffset 34
#define CH14_INTSTATUS_ENABLEREG_Enable_ECC_PROT_UIDMem_CorrERR_IntStat_RegisterSize 1



#define CH14_INTSTATUS_ENABLEREG_Enable_ECC_PROT_UIDMem_UnCorrERR_IntStat_BitAddressOffset 35
#define CH14_INTSTATUS_ENABLEREG_Enable_ECC_PROT_UIDMem_UnCorrERR_IntStat_RegisterSize 1



#define CH14_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_32to63_BitAddressOffset 36
#define CH14_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_32to63_RegisterSize 28





#define CH14_INTSTATUS (Channel14_Registers_Address_Block_BaseAddress + 0x88)
#define CH14_INTSTATUS_RegisterSize 64
#define CH14_INTSTATUS_RegisterResetValue 0x0
#define CH14_INTSTATUS_RegisterResetMask 0xffffffffffffffff





#define CH14_INTSTATUS_BLOCK_TFR_DONE_IntStat_BitAddressOffset 0
#define CH14_INTSTATUS_BLOCK_TFR_DONE_IntStat_RegisterSize 1



#define CH14_INTSTATUS_DMA_TFR_DONE_IntStat_BitAddressOffset 1
#define CH14_INTSTATUS_DMA_TFR_DONE_IntStat_RegisterSize 1



#define CH14_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_2_BitAddressOffset 2
#define CH14_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_2_RegisterSize 1



#define CH14_INTSTATUS_SRC_TRANSCOMP_IntStat_BitAddressOffset 3
#define CH14_INTSTATUS_SRC_TRANSCOMP_IntStat_RegisterSize 1



#define CH14_INTSTATUS_DST_TRANSCOMP_IntStat_BitAddressOffset 4
#define CH14_INTSTATUS_DST_TRANSCOMP_IntStat_RegisterSize 1



#define CH14_INTSTATUS_SRC_DEC_ERR_IntStat_BitAddressOffset 5
#define CH14_INTSTATUS_SRC_DEC_ERR_IntStat_RegisterSize 1



#define CH14_INTSTATUS_DST_DEC_ERR_IntStat_BitAddressOffset 6
#define CH14_INTSTATUS_DST_DEC_ERR_IntStat_RegisterSize 1



#define CH14_INTSTATUS_SRC_SLV_ERR_IntStat_BitAddressOffset 7
#define CH14_INTSTATUS_SRC_SLV_ERR_IntStat_RegisterSize 1



#define CH14_INTSTATUS_DST_SLV_ERR_IntStat_BitAddressOffset 8
#define CH14_INTSTATUS_DST_SLV_ERR_IntStat_RegisterSize 1



#define CH14_INTSTATUS_LLI_RD_DEC_ERR_IntStat_BitAddressOffset 9
#define CH14_INTSTATUS_LLI_RD_DEC_ERR_IntStat_RegisterSize 1



#define CH14_INTSTATUS_LLI_WR_DEC_ERR_IntStat_BitAddressOffset 10
#define CH14_INTSTATUS_LLI_WR_DEC_ERR_IntStat_RegisterSize 1



#define CH14_INTSTATUS_LLI_RD_SLV_ERR_IntStat_BitAddressOffset 11
#define CH14_INTSTATUS_LLI_RD_SLV_ERR_IntStat_RegisterSize 1



#define CH14_INTSTATUS_LLI_WR_SLV_ERR_IntStat_BitAddressOffset 12
#define CH14_INTSTATUS_LLI_WR_SLV_ERR_IntStat_RegisterSize 1



#define CH14_INTSTATUS_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_BitAddressOffset 13
#define CH14_INTSTATUS_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_RegisterSize 1



#define CH14_INTSTATUS_SLVIF_MULTIBLKTYPE_ERR_IntStat_BitAddressOffset 14
#define CH14_INTSTATUS_SLVIF_MULTIBLKTYPE_ERR_IntStat_RegisterSize 1



#define CH14_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_15_BitAddressOffset 15
#define CH14_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_15_RegisterSize 1



#define CH14_INTSTATUS_SLVIF_DEC_ERR_IntStat_BitAddressOffset 16
#define CH14_INTSTATUS_SLVIF_DEC_ERR_IntStat_RegisterSize 1



#define CH14_INTSTATUS_SLVIF_WR2RO_ERR_IntStat_BitAddressOffset 17
#define CH14_INTSTATUS_SLVIF_WR2RO_ERR_IntStat_RegisterSize 1



#define CH14_INTSTATUS_SLVIF_RD2RWO_ERR_IntStat_BitAddressOffset 18
#define CH14_INTSTATUS_SLVIF_RD2RWO_ERR_IntStat_RegisterSize 1



#define CH14_INTSTATUS_SLVIF_WRONCHEN_ERR_IntStat_BitAddressOffset 19
#define CH14_INTSTATUS_SLVIF_WRONCHEN_ERR_IntStat_RegisterSize 1



#define CH14_INTSTATUS_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_BitAddressOffset 20
#define CH14_INTSTATUS_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_RegisterSize 1



#define CH14_INTSTATUS_SLVIF_WRONHOLD_ERR_IntStat_BitAddressOffset 21
#define CH14_INTSTATUS_SLVIF_WRONHOLD_ERR_IntStat_RegisterSize 1



#define CH14_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_22to23_BitAddressOffset 22
#define CH14_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_22to23_RegisterSize 2



#define CH14_INTSTATUS_SLVIF_ADDRPARITY_ERR_IntStat_BitAddressOffset 24
#define CH14_INTSTATUS_SLVIF_ADDRPARITY_ERR_IntStat_RegisterSize 1



#define CH14_INTSTATUS_SLVIF_WRPARITY_ERR_IntStat_BitAddressOffset 25
#define CH14_INTSTATUS_SLVIF_WRPARITY_ERR_IntStat_RegisterSize 1



#define CH14_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_26_BitAddressOffset 26
#define CH14_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_26_RegisterSize 1



#define CH14_INTSTATUS_CH_LOCK_CLEARED_IntStat_BitAddressOffset 27
#define CH14_INTSTATUS_CH_LOCK_CLEARED_IntStat_RegisterSize 1



#define CH14_INTSTATUS_CH_SRC_SUSPENDED_IntStat_BitAddressOffset 28
#define CH14_INTSTATUS_CH_SRC_SUSPENDED_IntStat_RegisterSize 1



#define CH14_INTSTATUS_CH_SUSPENDED_IntStat_BitAddressOffset 29
#define CH14_INTSTATUS_CH_SUSPENDED_IntStat_RegisterSize 1



#define CH14_INTSTATUS_CH_DISABLED_IntStat_BitAddressOffset 30
#define CH14_INTSTATUS_CH_DISABLED_IntStat_RegisterSize 1



#define CH14_INTSTATUS_CH_ABORTED_IntStat_BitAddressOffset 31
#define CH14_INTSTATUS_CH_ABORTED_IntStat_RegisterSize 1



#define CH14_INTSTATUS_ECC_PROT_CHMem_CorrERR_IntStat_BitAddressOffset 32
#define CH14_INTSTATUS_ECC_PROT_CHMem_CorrERR_IntStat_RegisterSize 1



#define CH14_INTSTATUS_ECC_PROT_CHMem_UnCorrERR_IntStat_BitAddressOffset 33
#define CH14_INTSTATUS_ECC_PROT_CHMem_UnCorrERR_IntStat_RegisterSize 1



#define CH14_INTSTATUS_ECC_PROT_UIDMem_CorrERR_IntStat_BitAddressOffset 34
#define CH14_INTSTATUS_ECC_PROT_UIDMem_CorrERR_IntStat_RegisterSize 1



#define CH14_INTSTATUS_ECC_PROT_UIDMem_UnCorrERR_IntStat_BitAddressOffset 35
#define CH14_INTSTATUS_ECC_PROT_UIDMem_UnCorrERR_IntStat_RegisterSize 1



#define CH14_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_36to63_BitAddressOffset 36
#define CH14_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_36to63_RegisterSize 28





#define CH14_INTSIGNAL_ENABLEREG (Channel14_Registers_Address_Block_BaseAddress + 0x90)
#define CH14_INTSIGNAL_ENABLEREG_RegisterSize 64
#define CH14_INTSIGNAL_ENABLEREG_RegisterResetValue 0xffffffffffffffff
#define CH14_INTSIGNAL_ENABLEREG_RegisterResetMask 0xffffffffffffffff





#define CH14_INTSIGNAL_ENABLEREG_Enable_BLOCK_TFR_DONE_IntSignal_BitAddressOffset 0
#define CH14_INTSIGNAL_ENABLEREG_Enable_BLOCK_TFR_DONE_IntSignal_RegisterSize 1



#define CH14_INTSIGNAL_ENABLEREG_Enable_DMA_TFR_DONE_IntSignal_BitAddressOffset 1
#define CH14_INTSIGNAL_ENABLEREG_Enable_DMA_TFR_DONE_IntSignal_RegisterSize 1



#define CH14_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_2_BitAddressOffset 2
#define CH14_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_2_RegisterSize 1



#define CH14_INTSIGNAL_ENABLEREG_Enable_SRC_TRANSCOMP_IntSignal_BitAddressOffset 3
#define CH14_INTSIGNAL_ENABLEREG_Enable_SRC_TRANSCOMP_IntSignal_RegisterSize 1



#define CH14_INTSIGNAL_ENABLEREG_Enable_DST_TRANSCOMP_IntSignal_BitAddressOffset 4
#define CH14_INTSIGNAL_ENABLEREG_Enable_DST_TRANSCOMP_IntSignal_RegisterSize 1



#define CH14_INTSIGNAL_ENABLEREG_Enable_SRC_DEC_ERR_IntSignal_BitAddressOffset 5
#define CH14_INTSIGNAL_ENABLEREG_Enable_SRC_DEC_ERR_IntSignal_RegisterSize 1



#define CH14_INTSIGNAL_ENABLEREG_Enable_DST_DEC_ERR_IntSignal_BitAddressOffset 6
#define CH14_INTSIGNAL_ENABLEREG_Enable_DST_DEC_ERR_IntSignal_RegisterSize 1



#define CH14_INTSIGNAL_ENABLEREG_Enable_SRC_SLV_ERR_IntSignal_BitAddressOffset 7
#define CH14_INTSIGNAL_ENABLEREG_Enable_SRC_SLV_ERR_IntSignal_RegisterSize 1



#define CH14_INTSIGNAL_ENABLEREG_Enable_DST_SLV_ERR_IntSignal_BitAddressOffset 8
#define CH14_INTSIGNAL_ENABLEREG_Enable_DST_SLV_ERR_IntSignal_RegisterSize 1



#define CH14_INTSIGNAL_ENABLEREG_Enable_LLI_RD_DEC_ERR_IntSignal_BitAddressOffset 9
#define CH14_INTSIGNAL_ENABLEREG_Enable_LLI_RD_DEC_ERR_IntSignal_RegisterSize 1



#define CH14_INTSIGNAL_ENABLEREG_Enable_LLI_WR_DEC_ERR_IntSignal_BitAddressOffset 10
#define CH14_INTSIGNAL_ENABLEREG_Enable_LLI_WR_DEC_ERR_IntSignal_RegisterSize 1



#define CH14_INTSIGNAL_ENABLEREG_Enable_LLI_RD_SLV_ERR_IntSignal_BitAddressOffset 11
#define CH14_INTSIGNAL_ENABLEREG_Enable_LLI_RD_SLV_ERR_IntSignal_RegisterSize 1



#define CH14_INTSIGNAL_ENABLEREG_Enable_LLI_WR_SLV_ERR_IntSignal_BitAddressOffset 12
#define CH14_INTSIGNAL_ENABLEREG_Enable_LLI_WR_SLV_ERR_IntSignal_RegisterSize 1



#define CH14_INTSIGNAL_ENABLEREG_Enable_SHADOWREG_OR_LLI_INVALID_ERR_IntSignal_BitAddressOffset 13
#define CH14_INTSIGNAL_ENABLEREG_Enable_SHADOWREG_OR_LLI_INVALID_ERR_IntSignal_RegisterSize 1



#define CH14_INTSIGNAL_ENABLEREG_Enable_SLVIF_MULTIBLKTYPE_ERR_IntSignal_BitAddressOffset 14
#define CH14_INTSIGNAL_ENABLEREG_Enable_SLVIF_MULTIBLKTYPE_ERR_IntSignal_RegisterSize 1



#define CH14_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_15_BitAddressOffset 15
#define CH14_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_15_RegisterSize 1



#define CH14_INTSIGNAL_ENABLEREG_Enable_SLVIF_DEC_ERR_IntSignal_BitAddressOffset 16
#define CH14_INTSIGNAL_ENABLEREG_Enable_SLVIF_DEC_ERR_IntSignal_RegisterSize 1



#define CH14_INTSIGNAL_ENABLEREG_Enable_SLVIF_WR2RO_ERR_IntSignal_BitAddressOffset 17
#define CH14_INTSIGNAL_ENABLEREG_Enable_SLVIF_WR2RO_ERR_IntSignal_RegisterSize 1



#define CH14_INTSIGNAL_ENABLEREG_Enable_SLVIF_RD2RWO_ERR_IntSignal_BitAddressOffset 18
#define CH14_INTSIGNAL_ENABLEREG_Enable_SLVIF_RD2RWO_ERR_IntSignal_RegisterSize 1



#define CH14_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRONCHEN_ERR_IntSignal_BitAddressOffset 19
#define CH14_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRONCHEN_ERR_IntSignal_RegisterSize 1



#define CH14_INTSIGNAL_ENABLEREG_Enable_SLVIF_SHADOWREG_WRON_VALID_ERR_IntSignal_BitAddressOffset 20
#define CH14_INTSIGNAL_ENABLEREG_Enable_SLVIF_SHADOWREG_WRON_VALID_ERR_IntSignal_RegisterSize 1



#define CH14_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRONHOLD_ERR_IntSignal_BitAddressOffset 21
#define CH14_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRONHOLD_ERR_IntSignal_RegisterSize 1



#define CH14_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_22to23_BitAddressOffset 22
#define CH14_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_22to23_RegisterSize 2



#define CH14_INTSIGNAL_ENABLEREG_Enable_SLVIF_ADDRPARITY_ERR_IntSignal_BitAddressOffset 24
#define CH14_INTSIGNAL_ENABLEREG_Enable_SLVIF_ADDRPARITY_ERR_IntSignal_RegisterSize 1



#define CH14_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRPARITY_ERR_IntSignal_BitAddressOffset 25
#define CH14_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRPARITY_ERR_IntSignal_RegisterSize 1



#define CH14_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_26_BitAddressOffset 26
#define CH14_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_26_RegisterSize 1



#define CH14_INTSIGNAL_ENABLEREG_Enable_CH_LOCK_CLEARED_IntSignal_BitAddressOffset 27
#define CH14_INTSIGNAL_ENABLEREG_Enable_CH_LOCK_CLEARED_IntSignal_RegisterSize 1



#define CH14_INTSIGNAL_ENABLEREG_Enable_CH_SRC_SUSPENDED_IntSignal_BitAddressOffset 28
#define CH14_INTSIGNAL_ENABLEREG_Enable_CH_SRC_SUSPENDED_IntSignal_RegisterSize 1



#define CH14_INTSIGNAL_ENABLEREG_Enable_CH_SUSPENDED_IntSignal_BitAddressOffset 29
#define CH14_INTSIGNAL_ENABLEREG_Enable_CH_SUSPENDED_IntSignal_RegisterSize 1



#define CH14_INTSIGNAL_ENABLEREG_Enable_CH_DISABLED_IntSignal_BitAddressOffset 30
#define CH14_INTSIGNAL_ENABLEREG_Enable_CH_DISABLED_IntSignal_RegisterSize 1



#define CH14_INTSIGNAL_ENABLEREG_Enable_CH_ABORTED_IntSignal_BitAddressOffset 31
#define CH14_INTSIGNAL_ENABLEREG_Enable_CH_ABORTED_IntSignal_RegisterSize 1



#define CH14_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_CHMem_CorrERR_IntSignal_BitAddressOffset 32
#define CH14_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_CHMem_CorrERR_IntSignal_RegisterSize 1



#define CH14_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_CHMem_UnCorrERR_IntSignal_BitAddressOffset 33
#define CH14_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_CHMem_UnCorrERR_IntSignal_RegisterSize 1



#define CH14_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_UIDMem_CorrERR_IntSignal_BitAddressOffset 34
#define CH14_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_UIDMem_CorrERR_IntSignal_RegisterSize 1



#define CH14_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_UIDMem_UnCorrERR_IntSignal_BitAddressOffset 35
#define CH14_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_UIDMem_UnCorrERR_IntSignal_RegisterSize 1



#define CH14_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_36to63_BitAddressOffset 36
#define CH14_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_36to63_RegisterSize 28





#define CH14_INTCLEARREG (Channel14_Registers_Address_Block_BaseAddress + 0x98)
#define CH14_INTCLEARREG_RegisterSize 64
#define CH14_INTCLEARREG_RegisterResetValue 0x0
#define CH14_INTCLEARREG_RegisterResetMask 0xffffffffffffffff





#define CH14_INTCLEARREG_Clear_BLOCK_TFR_DONE_IntStat_BitAddressOffset 0
#define CH14_INTCLEARREG_Clear_BLOCK_TFR_DONE_IntStat_RegisterSize 1



#define CH14_INTCLEARREG_Clear_DMA_TFR_DONE_IntStat_BitAddressOffset 1
#define CH14_INTCLEARREG_Clear_DMA_TFR_DONE_IntStat_RegisterSize 1



#define CH14_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_2_BitAddressOffset 2
#define CH14_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_2_RegisterSize 1



#define CH14_INTCLEARREG_Clear_SRC_TRANSCOMP_IntStat_BitAddressOffset 3
#define CH14_INTCLEARREG_Clear_SRC_TRANSCOMP_IntStat_RegisterSize 1



#define CH14_INTCLEARREG_Clear_DST_TRANSCOMP_IntStat_BitAddressOffset 4
#define CH14_INTCLEARREG_Clear_DST_TRANSCOMP_IntStat_RegisterSize 1



#define CH14_INTCLEARREG_Clear_SRC_DEC_ERR_IntStat_BitAddressOffset 5
#define CH14_INTCLEARREG_Clear_SRC_DEC_ERR_IntStat_RegisterSize 1



#define CH14_INTCLEARREG_Clear_DST_DEC_ERR_IntStat_BitAddressOffset 6
#define CH14_INTCLEARREG_Clear_DST_DEC_ERR_IntStat_RegisterSize 1



#define CH14_INTCLEARREG_Clear_SRC_SLV_ERR_IntStat_BitAddressOffset 7
#define CH14_INTCLEARREG_Clear_SRC_SLV_ERR_IntStat_RegisterSize 1



#define CH14_INTCLEARREG_Clear_DST_SLV_ERR_IntStat_BitAddressOffset 8
#define CH14_INTCLEARREG_Clear_DST_SLV_ERR_IntStat_RegisterSize 1



#define CH14_INTCLEARREG_Clear_LLI_RD_DEC_ERR_IntStat_BitAddressOffset 9
#define CH14_INTCLEARREG_Clear_LLI_RD_DEC_ERR_IntStat_RegisterSize 1



#define CH14_INTCLEARREG_Clear_LLI_WR_DEC_ERR_IntStat_BitAddressOffset 10
#define CH14_INTCLEARREG_Clear_LLI_WR_DEC_ERR_IntStat_RegisterSize 1



#define CH14_INTCLEARREG_Clear_LLI_RD_SLV_ERR_IntStat_BitAddressOffset 11
#define CH14_INTCLEARREG_Clear_LLI_RD_SLV_ERR_IntStat_RegisterSize 1



#define CH14_INTCLEARREG_Clear_LLI_WR_SLV_ERR_IntStat_BitAddressOffset 12
#define CH14_INTCLEARREG_Clear_LLI_WR_SLV_ERR_IntStat_RegisterSize 1



#define CH14_INTCLEARREG_Clear_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_BitAddressOffset 13
#define CH14_INTCLEARREG_Clear_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_RegisterSize 1



#define CH14_INTCLEARREG_Clear_SLVIF_MULTIBLKTYPE_ERR_IntStat_BitAddressOffset 14
#define CH14_INTCLEARREG_Clear_SLVIF_MULTIBLKTYPE_ERR_IntStat_RegisterSize 1



#define CH14_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_15_BitAddressOffset 15
#define CH14_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_15_RegisterSize 1



#define CH14_INTCLEARREG_Clear_SLVIF_DEC_ERR_IntStat_BitAddressOffset 16
#define CH14_INTCLEARREG_Clear_SLVIF_DEC_ERR_IntStat_RegisterSize 1



#define CH14_INTCLEARREG_Clear_SLVIF_WR2RO_ERR_IntStat_BitAddressOffset 17
#define CH14_INTCLEARREG_Clear_SLVIF_WR2RO_ERR_IntStat_RegisterSize 1



#define CH14_INTCLEARREG_Clear_SLVIF_RD2RWO_ERR_IntStat_BitAddressOffset 18
#define CH14_INTCLEARREG_Clear_SLVIF_RD2RWO_ERR_IntStat_RegisterSize 1



#define CH14_INTCLEARREG_Clear_SLVIF_WRONCHEN_ERR_IntStat_BitAddressOffset 19
#define CH14_INTCLEARREG_Clear_SLVIF_WRONCHEN_ERR_IntStat_RegisterSize 1



#define CH14_INTCLEARREG_Clear_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_BitAddressOffset 20
#define CH14_INTCLEARREG_Clear_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_RegisterSize 1



#define CH14_INTCLEARREG_Clear_SLVIF_WRONHOLD_ERR_IntStat_BitAddressOffset 21
#define CH14_INTCLEARREG_Clear_SLVIF_WRONHOLD_ERR_IntStat_RegisterSize 1



#define CH14_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_22to23_BitAddressOffset 22
#define CH14_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_22to23_RegisterSize 2



#define CH14_INTCLEARREG_Clear_SLVIF_ADDRPARITY_ERR_IntStat_BitAddressOffset 24
#define CH14_INTCLEARREG_Clear_SLVIF_ADDRPARITY_ERR_IntStat_RegisterSize 1



#define CH14_INTCLEARREG_Clear_SLVIF_WRPARITY_ERR_IntStat_BitAddressOffset 25
#define CH14_INTCLEARREG_Clear_SLVIF_WRPARITY_ERR_IntStat_RegisterSize 1



#define CH14_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_26_BitAddressOffset 26
#define CH14_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_26_RegisterSize 1



#define CH14_INTCLEARREG_Clear_CH_LOCK_CLEARED_IntStat_BitAddressOffset 27
#define CH14_INTCLEARREG_Clear_CH_LOCK_CLEARED_IntStat_RegisterSize 1



#define CH14_INTCLEARREG_Clear_CH_SRC_SUSPENDED_IntStat_BitAddressOffset 28
#define CH14_INTCLEARREG_Clear_CH_SRC_SUSPENDED_IntStat_RegisterSize 1



#define CH14_INTCLEARREG_Clear_CH_SUSPENDED_IntStat_BitAddressOffset 29
#define CH14_INTCLEARREG_Clear_CH_SUSPENDED_IntStat_RegisterSize 1



#define CH14_INTCLEARREG_Clear_CH_DISABLED_IntStat_BitAddressOffset 30
#define CH14_INTCLEARREG_Clear_CH_DISABLED_IntStat_RegisterSize 1



#define CH14_INTCLEARREG_Clear_CH_ABORTED_IntStat_BitAddressOffset 31
#define CH14_INTCLEARREG_Clear_CH_ABORTED_IntStat_RegisterSize 1



#define CH14_INTCLEARREG_Clear_ECC_PROT_CHMem_CorrERR_IntStat_BitAddressOffset 32
#define CH14_INTCLEARREG_Clear_ECC_PROT_CHMem_CorrERR_IntStat_RegisterSize 1



#define CH14_INTCLEARREG_Clear_ECC_PROT_CHMem_UnCorrERR_IntStat_BitAddressOffset 33
#define CH14_INTCLEARREG_Clear_ECC_PROT_CHMem_UnCorrERR_IntStat_RegisterSize 1



#define CH14_INTCLEARREG_Clear_ECC_PROT_UIDMem_CorrERR_IntStat_BitAddressOffset 34
#define CH14_INTCLEARREG_Clear_ECC_PROT_UIDMem_CorrERR_IntStat_RegisterSize 1



#define CH14_INTCLEARREG_Clear_ECC_PROT_UIDMem_UnCorrERR_IntStat_BitAddressOffset 35
#define CH14_INTCLEARREG_Clear_ECC_PROT_UIDMem_UnCorrERR_IntStat_RegisterSize 1



#define CH14_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_36to63_BitAddressOffset 36
#define CH14_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_36to63_RegisterSize 28





#define CH14_CFG_EXTD (Channel14_Registers_Address_Block_BaseAddress + 0xa0)
#define CH14_CFG_EXTD_RegisterSize 64
#define CH14_CFG_EXTD_RegisterResetValue 0x0
#define CH14_CFG_EXTD_RegisterResetMask 0xffffffffffffffff





#define CH14_CFG_EXTD_LLI_AXPROT_BitAddressOffset 0
#define CH14_CFG_EXTD_LLI_AXPROT_RegisterSize 3



#define CH14_CFG_EXTD_LLI_AXCACHE_BitAddressOffset 3
#define CH14_CFG_EXTD_LLI_AXCACHE_RegisterSize 4



#define CH14_CFG_EXTD_RSVD_DMAC_CHx_CFG_EXTD_7to63_BitAddressOffset 7
#define CH14_CFG_EXTD_RSVD_DMAC_CHx_CFG_EXTD_7to63_RegisterSize 57



#define Channel15_Registers_Address_Block_BaseAddress 0xf00



#define CH15_SAR (Channel15_Registers_Address_Block_BaseAddress + 0x0)
#define CH15_SAR_RegisterSize 64
#define CH15_SAR_RegisterResetValue 0x0
#define CH15_SAR_RegisterResetMask 0xffffffffffffffff





#define CH15_SAR_SAR_BitAddressOffset 0
#define CH15_SAR_SAR_RegisterSize 64





#define CH15_DAR (Channel15_Registers_Address_Block_BaseAddress + 0x8)
#define CH15_DAR_RegisterSize 64
#define CH15_DAR_RegisterResetValue 0x0
#define CH15_DAR_RegisterResetMask 0xffffffffffffffff





#define CH15_DAR_DAR_BitAddressOffset 0
#define CH15_DAR_DAR_RegisterSize 64





#define CH15_BLOCK_TS (Channel15_Registers_Address_Block_BaseAddress + 0x10)
#define CH15_BLOCK_TS_RegisterSize 64
#define CH15_BLOCK_TS_RegisterResetValue 0x0
#define CH15_BLOCK_TS_RegisterResetMask 0xffffffffffffffff





#define CH15_BLOCK_TS_BLOCK_TS_BitAddressOffset 0
#define CH15_BLOCK_TS_BLOCK_TS_RegisterSize 22



#define CH15_BLOCK_TS_RSVD_DMAC_CHx_BLOCK_TSREG_63to22_BitAddressOffset 22
#define CH15_BLOCK_TS_RSVD_DMAC_CHx_BLOCK_TSREG_63to22_RegisterSize 42





#define CH15_CTL (Channel15_Registers_Address_Block_BaseAddress + 0x18)
#define CH15_CTL_RegisterSize 64
#define CH15_CTL_RegisterResetValue 0x1200
#define CH15_CTL_RegisterResetMask 0xffffffffffffffff





#define CH15_CTL_SMS_BitAddressOffset 0
#define CH15_CTL_SMS_RegisterSize 1



#define CH15_CTL_RSVD_DMAC_CHx_CTL_1_BitAddressOffset 1
#define CH15_CTL_RSVD_DMAC_CHx_CTL_1_RegisterSize 1



#define CH15_CTL_DMS_BitAddressOffset 2
#define CH15_CTL_DMS_RegisterSize 1



#define CH15_CTL_RSVD_DMAC_CHx_CTL_3_BitAddressOffset 3
#define CH15_CTL_RSVD_DMAC_CHx_CTL_3_RegisterSize 1



#define CH15_CTL_SINC_BitAddressOffset 4
#define CH15_CTL_SINC_RegisterSize 1



#define CH15_CTL_RSVD_DMAC_CHx_CTL_5_BitAddressOffset 5
#define CH15_CTL_RSVD_DMAC_CHx_CTL_5_RegisterSize 1



#define CH15_CTL_DINC_BitAddressOffset 6
#define CH15_CTL_DINC_RegisterSize 1



#define CH15_CTL_RSVD_DMAC_CHx_CTL_7_BitAddressOffset 7
#define CH15_CTL_RSVD_DMAC_CHx_CTL_7_RegisterSize 1



#define CH15_CTL_SRC_TR_WIDTH_BitAddressOffset 8
#define CH15_CTL_SRC_TR_WIDTH_RegisterSize 3



#define CH15_CTL_DST_TR_WIDTH_BitAddressOffset 11
#define CH15_CTL_DST_TR_WIDTH_RegisterSize 3



#define CH15_CTL_SRC_MSIZE_BitAddressOffset 14
#define CH15_CTL_SRC_MSIZE_RegisterSize 4



#define CH15_CTL_DST_MSIZE_BitAddressOffset 18
#define CH15_CTL_DST_MSIZE_RegisterSize 4



#define CH15_CTL_AR_CACHE_BitAddressOffset 22
#define CH15_CTL_AR_CACHE_RegisterSize 4



#define CH15_CTL_AW_CACHE_BitAddressOffset 26
#define CH15_CTL_AW_CACHE_RegisterSize 4



#define CH15_CTL_NonPosted_LastWrite_En_BitAddressOffset 30
#define CH15_CTL_NonPosted_LastWrite_En_RegisterSize 1



#define CH15_CTL_RSVD_DMAC_CHx_CTL_31_BitAddressOffset 31
#define CH15_CTL_RSVD_DMAC_CHx_CTL_31_RegisterSize 1



#define CH15_CTL_AR_PROT_BitAddressOffset 32
#define CH15_CTL_AR_PROT_RegisterSize 3



#define CH15_CTL_AW_PROT_BitAddressOffset 35
#define CH15_CTL_AW_PROT_RegisterSize 3



#define CH15_CTL_ARLEN_EN_BitAddressOffset 38
#define CH15_CTL_ARLEN_EN_RegisterSize 1



#define CH15_CTL_ARLEN_BitAddressOffset 39
#define CH15_CTL_ARLEN_RegisterSize 8



#define CH15_CTL_AWLEN_EN_BitAddressOffset 47
#define CH15_CTL_AWLEN_EN_RegisterSize 1



#define CH15_CTL_AWLEN_BitAddressOffset 48
#define CH15_CTL_AWLEN_RegisterSize 8



#define CH15_CTL_SRC_STAT_EN_BitAddressOffset 56
#define CH15_CTL_SRC_STAT_EN_RegisterSize 1



#define CH15_CTL_DST_STAT_EN_BitAddressOffset 57
#define CH15_CTL_DST_STAT_EN_RegisterSize 1



#define CH15_CTL_IOC_BlkTfr_BitAddressOffset 58
#define CH15_CTL_IOC_BlkTfr_RegisterSize 1



#define CH15_CTL_RSVD_DMAC_CHx_CTL_59to61_BitAddressOffset 59
#define CH15_CTL_RSVD_DMAC_CHx_CTL_59to61_RegisterSize 3



#define CH15_CTL_SHADOWREG_OR_LLI_LAST_BitAddressOffset 62
#define CH15_CTL_SHADOWREG_OR_LLI_LAST_RegisterSize 1



#define CH15_CTL_SHADOWREG_OR_LLI_VALID_BitAddressOffset 63
#define CH15_CTL_SHADOWREG_OR_LLI_VALID_RegisterSize 1





#define CH15_CFG2 (Channel15_Registers_Address_Block_BaseAddress + 0x20)
#define CH15_CFG2_RegisterSize 64
#define CH15_CFG2_RegisterResetValue 0x7801b00000000
#define CH15_CFG2_RegisterResetMask 0xffffffffffffffff





#define CH15_CFG2_SRC_MULTBLK_TYPE_BitAddressOffset 0
#define CH15_CFG2_SRC_MULTBLK_TYPE_RegisterSize 2



#define CH15_CFG2_DST_MULTBLK_TYPE_BitAddressOffset 2
#define CH15_CFG2_DST_MULTBLK_TYPE_RegisterSize 2



#define CH15_CFG2_SRC_PER_BitAddressOffset 4
#define CH15_CFG2_SRC_PER_RegisterSize 5



#define CH15_CFG2_RSVD_DMAC_CHx_CFG_9_4_BitAddressOffset 9
#define CH15_CFG2_RSVD_DMAC_CHx_CFG_9_4_RegisterSize 1



#define CH15_CFG2_RSVD_DMAC_CHx_CFG_10_BitAddressOffset 10
#define CH15_CFG2_RSVD_DMAC_CHx_CFG_10_RegisterSize 1



#define CH15_CFG2_DST_PER_BitAddressOffset 11
#define CH15_CFG2_DST_PER_RegisterSize 5



#define CH15_CFG2_RSVD_DMAC_CHx_CFG_16_11_BitAddressOffset 16
#define CH15_CFG2_RSVD_DMAC_CHx_CFG_16_11_RegisterSize 1



#define CH15_CFG2_RSVD_DMAC_CHx_CFG_17_BitAddressOffset 17
#define CH15_CFG2_RSVD_DMAC_CHx_CFG_17_RegisterSize 1



#define CH15_CFG2_RD_UID_BitAddressOffset 18
#define CH15_CFG2_RD_UID_RegisterSize 4



#define CH15_CFG2_RSVD_DMAC_CHx_CFG_22to24_BitAddressOffset 22
#define CH15_CFG2_RSVD_DMAC_CHx_CFG_22to24_RegisterSize 3



#define CH15_CFG2_WR_UID_BitAddressOffset 25
#define CH15_CFG2_WR_UID_RegisterSize 4



#define CH15_CFG2_RSVD_DMAC_CHx_CFG_29to31_BitAddressOffset 29
#define CH15_CFG2_RSVD_DMAC_CHx_CFG_29to31_RegisterSize 3



#define CH15_CFG2_TT_FC_BitAddressOffset 32
#define CH15_CFG2_TT_FC_RegisterSize 3



#define CH15_CFG2_HS_SEL_SRC_BitAddressOffset 35
#define CH15_CFG2_HS_SEL_SRC_RegisterSize 1



#define CH15_CFG2_HS_SEL_DST_BitAddressOffset 36
#define CH15_CFG2_HS_SEL_DST_RegisterSize 1



#define CH15_CFG2_SRC_HWHS_POL_BitAddressOffset 37
#define CH15_CFG2_SRC_HWHS_POL_RegisterSize 1



#define CH15_CFG2_DST_HWHS_POL_BitAddressOffset 38
#define CH15_CFG2_DST_HWHS_POL_RegisterSize 1



#define CH15_CFG2_RSVD_DMAC_CHx_CFG_39to46_BitAddressOffset 39
#define CH15_CFG2_RSVD_DMAC_CHx_CFG_39to46_RegisterSize 8



#define CH15_CFG2_CH_PRIOR_BitAddressOffset 47
#define CH15_CFG2_CH_PRIOR_RegisterSize 5



#define CH15_CFG2_LOCK_CH_BitAddressOffset 52
#define CH15_CFG2_LOCK_CH_RegisterSize 1



#define CH15_CFG2_LOCK_CH_L_BitAddressOffset 53
#define CH15_CFG2_LOCK_CH_L_RegisterSize 2



#define CH15_CFG2_SRC_OSR_LMT_BitAddressOffset 55
#define CH15_CFG2_SRC_OSR_LMT_RegisterSize 4



#define CH15_CFG2_DST_OSR_LMT_BitAddressOffset 59
#define CH15_CFG2_DST_OSR_LMT_RegisterSize 4



#define CH15_CFG2_RSVD_DMAC_CHx_CFG_63_BitAddressOffset 63
#define CH15_CFG2_RSVD_DMAC_CHx_CFG_63_RegisterSize 1





#define CH15_LLP (Channel15_Registers_Address_Block_BaseAddress + 0x28)
#define CH15_LLP_RegisterSize 64
#define CH15_LLP_RegisterResetValue 0x0
#define CH15_LLP_RegisterResetMask 0xffffffffffffffff





#define CH15_LLP_LMS_BitAddressOffset 0
#define CH15_LLP_LMS_RegisterSize 1



#define CH15_LLP_RSVD_DMAC_CHx_LLP_1to5_BitAddressOffset 1
#define CH15_LLP_RSVD_DMAC_CHx_LLP_1to5_RegisterSize 5



#define CH15_LLP_LOC_BitAddressOffset 6
#define CH15_LLP_LOC_RegisterSize 58





#define CH15_STATUSREG (Channel15_Registers_Address_Block_BaseAddress + 0x30)
#define CH15_STATUSREG_RegisterSize 64
#define CH15_STATUSREG_RegisterResetValue 0x0
#define CH15_STATUSREG_RegisterResetMask 0xffffffffffffffff





#define CH15_STATUSREG_CMPLTD_BLK_TFR_SIZE_BitAddressOffset 0
#define CH15_STATUSREG_CMPLTD_BLK_TFR_SIZE_RegisterSize 22



#define CH15_STATUSREG_RSVD_DMAC_CHx_STATUSREG_22to31_BitAddressOffset 22
#define CH15_STATUSREG_RSVD_DMAC_CHx_STATUSREG_22to31_RegisterSize 10



#define CH15_STATUSREG_DATA_LEFT_IN_FIFO_BitAddressOffset 32
#define CH15_STATUSREG_DATA_LEFT_IN_FIFO_RegisterSize 15



#define CH15_STATUSREG_RSVD_DMAC_CHx_STATUSREG_47to63_BitAddressOffset 47
#define CH15_STATUSREG_RSVD_DMAC_CHx_STATUSREG_47to63_RegisterSize 17





#define CH15_SWHSSRCREG (Channel15_Registers_Address_Block_BaseAddress + 0x38)
#define CH15_SWHSSRCREG_RegisterSize 64
#define CH15_SWHSSRCREG_RegisterResetValue 0x0
#define CH15_SWHSSRCREG_RegisterResetMask 0xffffffffffffffff





#define CH15_SWHSSRCREG_SWHS_REQ_SRC_BitAddressOffset 0
#define CH15_SWHSSRCREG_SWHS_REQ_SRC_RegisterSize 1



#define CH15_SWHSSRCREG_SWHS_REQ_SRC_WE_BitAddressOffset 1
#define CH15_SWHSSRCREG_SWHS_REQ_SRC_WE_RegisterSize 1



#define CH15_SWHSSRCREG_SWHS_SGLREQ_SRC_BitAddressOffset 2
#define CH15_SWHSSRCREG_SWHS_SGLREQ_SRC_RegisterSize 1



#define CH15_SWHSSRCREG_SWHS_SGLREQ_SRC_WE_BitAddressOffset 3
#define CH15_SWHSSRCREG_SWHS_SGLREQ_SRC_WE_RegisterSize 1



#define CH15_SWHSSRCREG_SWHS_LST_SRC_BitAddressOffset 4
#define CH15_SWHSSRCREG_SWHS_LST_SRC_RegisterSize 1



#define CH15_SWHSSRCREG_SWHS_LST_SRC_WE_BitAddressOffset 5
#define CH15_SWHSSRCREG_SWHS_LST_SRC_WE_RegisterSize 1



#define CH15_SWHSSRCREG_RSVD_DMAC_CHx_SWHSSRCREG_6to63_BitAddressOffset 6
#define CH15_SWHSSRCREG_RSVD_DMAC_CHx_SWHSSRCREG_6to63_RegisterSize 58





#define CH15_SWHSDSTREG (Channel15_Registers_Address_Block_BaseAddress + 0x40)
#define CH15_SWHSDSTREG_RegisterSize 64
#define CH15_SWHSDSTREG_RegisterResetValue 0x0
#define CH15_SWHSDSTREG_RegisterResetMask 0xffffffffffffffff





#define CH15_SWHSDSTREG_SWHS_REQ_DST_BitAddressOffset 0
#define CH15_SWHSDSTREG_SWHS_REQ_DST_RegisterSize 1



#define CH15_SWHSDSTREG_SWHS_REQ_DST_WE_BitAddressOffset 1
#define CH15_SWHSDSTREG_SWHS_REQ_DST_WE_RegisterSize 1



#define CH15_SWHSDSTREG_SWHS_SGLREQ_DST_BitAddressOffset 2
#define CH15_SWHSDSTREG_SWHS_SGLREQ_DST_RegisterSize 1



#define CH15_SWHSDSTREG_SWHS_SGLREQ_DST_WE_BitAddressOffset 3
#define CH15_SWHSDSTREG_SWHS_SGLREQ_DST_WE_RegisterSize 1



#define CH15_SWHSDSTREG_SWHS_LST_DST_BitAddressOffset 4
#define CH15_SWHSDSTREG_SWHS_LST_DST_RegisterSize 1



#define CH15_SWHSDSTREG_SWHS_LST_DST_WE_BitAddressOffset 5
#define CH15_SWHSDSTREG_SWHS_LST_DST_WE_RegisterSize 1



#define CH15_SWHSDSTREG_RSVD_DMAC_CHx_SWHSDSTREG_6to63_BitAddressOffset 6
#define CH15_SWHSDSTREG_RSVD_DMAC_CHx_SWHSDSTREG_6to63_RegisterSize 58





#define CH15_BLK_TFR_RESUMEREQREG (Channel15_Registers_Address_Block_BaseAddress + 0x48)
#define CH15_BLK_TFR_RESUMEREQREG_RegisterSize 64
#define CH15_BLK_TFR_RESUMEREQREG_RegisterResetValue 0x0
#define CH15_BLK_TFR_RESUMEREQREG_RegisterResetMask 0xffffffffffffffff





#define CH15_BLK_TFR_RESUMEREQREG_BLK_TFR_RESUMEREQ_BitAddressOffset 0
#define CH15_BLK_TFR_RESUMEREQREG_BLK_TFR_RESUMEREQ_RegisterSize 1



#define CH15_BLK_TFR_RESUMEREQREG_RSVD_DMAC_CHx_BLK_TFR_RESUMEREQREG_1to63_BitAddressOffset 1
#define CH15_BLK_TFR_RESUMEREQREG_RSVD_DMAC_CHx_BLK_TFR_RESUMEREQREG_1to63_RegisterSize 63





#define CH15_AXI_IDREG (Channel15_Registers_Address_Block_BaseAddress + 0x50)
#define CH15_AXI_IDREG_RegisterSize 64
#define CH15_AXI_IDREG_RegisterResetValue 0x0
#define CH15_AXI_IDREG_RegisterResetMask 0xffffffffffffffff





#define CH15_AXI_IDREG_AXI_READ_ID_SUFFIX_BitAddressOffset 0
#define CH15_AXI_IDREG_AXI_READ_ID_SUFFIX_RegisterSize 2



#define CH15_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_IDW_L2NCm1to31_BitAddressOffset 2
#define CH15_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_IDW_L2NCm1to31_RegisterSize 14



#define CH15_AXI_IDREG_AXI_WRITE_ID_SUFFIX_BitAddressOffset 16
#define CH15_AXI_IDREG_AXI_WRITE_ID_SUFFIX_RegisterSize 2



#define CH15_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_IDW_L2NCm32to63_BitAddressOffset 18
#define CH15_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_IDW_L2NCm32to63_RegisterSize 14



#define CH15_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_32to63_BitAddressOffset 32
#define CH15_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_32to63_RegisterSize 32





#define CH15_AXI_QOSREG (Channel15_Registers_Address_Block_BaseAddress + 0x58)
#define CH15_AXI_QOSREG_RegisterSize 64
#define CH15_AXI_QOSREG_RegisterResetValue 0x0
#define CH15_AXI_QOSREG_RegisterResetMask 0xffffffffffffffff





#define CH15_AXI_QOSREG_AXI_AWQOS_BitAddressOffset 0
#define CH15_AXI_QOSREG_AXI_AWQOS_RegisterSize 4



#define CH15_AXI_QOSREG_AXI_ARQOS_BitAddressOffset 4
#define CH15_AXI_QOSREG_AXI_ARQOS_RegisterSize 4



#define CH15_AXI_QOSREG_RSVD_DMAC_CHx_AXI_QOSREG_8to63_BitAddressOffset 8
#define CH15_AXI_QOSREG_RSVD_DMAC_CHx_AXI_QOSREG_8to63_RegisterSize 56





#define CH15_SSTAT (Channel15_Registers_Address_Block_BaseAddress + 0x60)
#define CH15_SSTAT_RegisterSize 64
#define CH15_SSTAT_RegisterResetValue 0x0
#define CH15_SSTAT_RegisterResetMask 0xffffffffffffffff





#define CH15_SSTAT_SSTAT_BitAddressOffset 0
#define CH15_SSTAT_SSTAT_RegisterSize 32



#define CH15_SSTAT_RSVD_DMAC_CHx_SSTAT_32to63_BitAddressOffset 32
#define CH15_SSTAT_RSVD_DMAC_CHx_SSTAT_32to63_RegisterSize 32





#define CH15_DSTAT (Channel15_Registers_Address_Block_BaseAddress + 0x68)
#define CH15_DSTAT_RegisterSize 64
#define CH15_DSTAT_RegisterResetValue 0x0
#define CH15_DSTAT_RegisterResetMask 0xffffffffffffffff





#define CH15_DSTAT_DSTAT_BitAddressOffset 0
#define CH15_DSTAT_DSTAT_RegisterSize 32



#define CH15_DSTAT_RSVD_DMAC_CHx_DSTAT_32to63_BitAddressOffset 32
#define CH15_DSTAT_RSVD_DMAC_CHx_DSTAT_32to63_RegisterSize 32





#define CH15_SSTATAR (Channel15_Registers_Address_Block_BaseAddress + 0x70)
#define CH15_SSTATAR_RegisterSize 64
#define CH15_SSTATAR_RegisterResetValue 0x0
#define CH15_SSTATAR_RegisterResetMask 0xffffffffffffffff





#define CH15_SSTATAR_SSTATAR_BitAddressOffset 0
#define CH15_SSTATAR_SSTATAR_RegisterSize 64





#define CH15_DSTATAR (Channel15_Registers_Address_Block_BaseAddress + 0x78)
#define CH15_DSTATAR_RegisterSize 64
#define CH15_DSTATAR_RegisterResetValue 0x0
#define CH15_DSTATAR_RegisterResetMask 0xffffffffffffffff





#define CH15_DSTATAR_DSTATAR_BitAddressOffset 0
#define CH15_DSTATAR_DSTATAR_RegisterSize 64





#define CH15_INTSTATUS_ENABLEREG (Channel15_Registers_Address_Block_BaseAddress + 0x80)
#define CH15_INTSTATUS_ENABLEREG_RegisterSize 64
#define CH15_INTSTATUS_ENABLEREG_RegisterResetValue 0xffffffffffffffff
#define CH15_INTSTATUS_ENABLEREG_RegisterResetMask 0xffffffffffffffff





#define CH15_INTSTATUS_ENABLEREG_Enable_BLOCK_TFR_DONE_IntStat_BitAddressOffset 0
#define CH15_INTSTATUS_ENABLEREG_Enable_BLOCK_TFR_DONE_IntStat_RegisterSize 1



#define CH15_INTSTATUS_ENABLEREG_Enable_DMA_TFR_DONE_IntStat_BitAddressOffset 1
#define CH15_INTSTATUS_ENABLEREG_Enable_DMA_TFR_DONE_IntStat_RegisterSize 1



#define CH15_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_2_BitAddressOffset 2
#define CH15_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_2_RegisterSize 1



#define CH15_INTSTATUS_ENABLEREG_Enable_SRC_TRANSCOMP_IntStat_BitAddressOffset 3
#define CH15_INTSTATUS_ENABLEREG_Enable_SRC_TRANSCOMP_IntStat_RegisterSize 1



#define CH15_INTSTATUS_ENABLEREG_Enable_DST_TRANSCOMP_IntStat_BitAddressOffset 4
#define CH15_INTSTATUS_ENABLEREG_Enable_DST_TRANSCOMP_IntStat_RegisterSize 1



#define CH15_INTSTATUS_ENABLEREG_Enable_SRC_DEC_ERR_IntStat_BitAddressOffset 5
#define CH15_INTSTATUS_ENABLEREG_Enable_SRC_DEC_ERR_IntStat_RegisterSize 1



#define CH15_INTSTATUS_ENABLEREG_Enable_DST_DEC_ERR_IntStat_BitAddressOffset 6
#define CH15_INTSTATUS_ENABLEREG_Enable_DST_DEC_ERR_IntStat_RegisterSize 1



#define CH15_INTSTATUS_ENABLEREG_Enable_SRC_SLV_ERR_IntStat_BitAddressOffset 7
#define CH15_INTSTATUS_ENABLEREG_Enable_SRC_SLV_ERR_IntStat_RegisterSize 1



#define CH15_INTSTATUS_ENABLEREG_Enable_DST_SLV_ERR_IntStat_BitAddressOffset 8
#define CH15_INTSTATUS_ENABLEREG_Enable_DST_SLV_ERR_IntStat_RegisterSize 1



#define CH15_INTSTATUS_ENABLEREG_Enable_LLI_RD_DEC_ERR_IntStat_BitAddressOffset 9
#define CH15_INTSTATUS_ENABLEREG_Enable_LLI_RD_DEC_ERR_IntStat_RegisterSize 1



#define CH15_INTSTATUS_ENABLEREG_Enable_LLI_WR_DEC_ERR_IntStat_BitAddressOffset 10
#define CH15_INTSTATUS_ENABLEREG_Enable_LLI_WR_DEC_ERR_IntStat_RegisterSize 1



#define CH15_INTSTATUS_ENABLEREG_Enable_LLI_RD_SLV_ERR_IntStat_BitAddressOffset 11
#define CH15_INTSTATUS_ENABLEREG_Enable_LLI_RD_SLV_ERR_IntStat_RegisterSize 1



#define CH15_INTSTATUS_ENABLEREG_Enable_LLI_WR_SLV_ERR_IntStat_BitAddressOffset 12
#define CH15_INTSTATUS_ENABLEREG_Enable_LLI_WR_SLV_ERR_IntStat_RegisterSize 1



#define CH15_INTSTATUS_ENABLEREG_Enable_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_BitAddressOffset 13
#define CH15_INTSTATUS_ENABLEREG_Enable_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_RegisterSize 1



#define CH15_INTSTATUS_ENABLEREG_Enable_SLVIF_MULTIBLKTYPE_ERR_IntStat_BitAddressOffset 14
#define CH15_INTSTATUS_ENABLEREG_Enable_SLVIF_MULTIBLKTYPE_ERR_IntStat_RegisterSize 1



#define CH15_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_15_BitAddressOffset 15
#define CH15_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_15_RegisterSize 1



#define CH15_INTSTATUS_ENABLEREG_Enable_SLVIF_DEC_ERR_IntStat_BitAddressOffset 16
#define CH15_INTSTATUS_ENABLEREG_Enable_SLVIF_DEC_ERR_IntStat_RegisterSize 1



#define CH15_INTSTATUS_ENABLEREG_Enable_SLVIF_WR2RO_ERR_IntStat_BitAddressOffset 17
#define CH15_INTSTATUS_ENABLEREG_Enable_SLVIF_WR2RO_ERR_IntStat_RegisterSize 1



#define CH15_INTSTATUS_ENABLEREG_Enable_SLVIF_RD2RWO_ERR_IntStat_BitAddressOffset 18
#define CH15_INTSTATUS_ENABLEREG_Enable_SLVIF_RD2RWO_ERR_IntStat_RegisterSize 1



#define CH15_INTSTATUS_ENABLEREG_Enable_SLVIF_WRONCHEN_ERR_IntStat_BitAddressOffset 19
#define CH15_INTSTATUS_ENABLEREG_Enable_SLVIF_WRONCHEN_ERR_IntStat_RegisterSize 1



#define CH15_INTSTATUS_ENABLEREG_Enable_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_BitAddressOffset 20
#define CH15_INTSTATUS_ENABLEREG_Enable_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_RegisterSize 1



#define CH15_INTSTATUS_ENABLEREG_Enable_SLVIF_WRONHOLD_ERR_IntStat_BitAddressOffset 21
#define CH15_INTSTATUS_ENABLEREG_Enable_SLVIF_WRONHOLD_ERR_IntStat_RegisterSize 1



#define CH15_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_22to23_BitAddressOffset 22
#define CH15_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_22to23_RegisterSize 2



#define CH15_INTSTATUS_ENABLEREG_Enable_SLVIF_ADDRPARITY_ERR_IntStat_BitAddressOffset 24
#define CH15_INTSTATUS_ENABLEREG_Enable_SLVIF_ADDRPARITY_ERR_IntStat_RegisterSize 1



#define CH15_INTSTATUS_ENABLEREG_Enable_SLVIF_WRPARITY_ERR_IntStat_BitAddressOffset 25
#define CH15_INTSTATUS_ENABLEREG_Enable_SLVIF_WRPARITY_ERR_IntStat_RegisterSize 1



#define CH15_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_26_BitAddressOffset 26
#define CH15_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_26_RegisterSize 1



#define CH15_INTSTATUS_ENABLEREG_Enable_CH_LOCK_CLEARED_IntStat_BitAddressOffset 27
#define CH15_INTSTATUS_ENABLEREG_Enable_CH_LOCK_CLEARED_IntStat_RegisterSize 1



#define CH15_INTSTATUS_ENABLEREG_Enable_CH_SRC_SUSPENDED_IntStat_BitAddressOffset 28
#define CH15_INTSTATUS_ENABLEREG_Enable_CH_SRC_SUSPENDED_IntStat_RegisterSize 1



#define CH15_INTSTATUS_ENABLEREG_Enable_CH_SUSPENDED_IntStat_BitAddressOffset 29
#define CH15_INTSTATUS_ENABLEREG_Enable_CH_SUSPENDED_IntStat_RegisterSize 1



#define CH15_INTSTATUS_ENABLEREG_Enable_CH_DISABLED_IntStat_BitAddressOffset 30
#define CH15_INTSTATUS_ENABLEREG_Enable_CH_DISABLED_IntStat_RegisterSize 1



#define CH15_INTSTATUS_ENABLEREG_Enable_CH_ABORTED_IntStat_BitAddressOffset 31
#define CH15_INTSTATUS_ENABLEREG_Enable_CH_ABORTED_IntStat_RegisterSize 1



#define CH15_INTSTATUS_ENABLEREG_Enable_ECC_PROT_CHMem_CorrERR_IntStat_BitAddressOffset 32
#define CH15_INTSTATUS_ENABLEREG_Enable_ECC_PROT_CHMem_CorrERR_IntStat_RegisterSize 1



#define CH15_INTSTATUS_ENABLEREG_Enable_ECC_PROT_CHMem_UnCorrERR_IntStat_BitAddressOffset 33
#define CH15_INTSTATUS_ENABLEREG_Enable_ECC_PROT_CHMem_UnCorrERR_IntStat_RegisterSize 1



#define CH15_INTSTATUS_ENABLEREG_Enable_ECC_PROT_UIDMem_CorrERR_IntStat_BitAddressOffset 34
#define CH15_INTSTATUS_ENABLEREG_Enable_ECC_PROT_UIDMem_CorrERR_IntStat_RegisterSize 1



#define CH15_INTSTATUS_ENABLEREG_Enable_ECC_PROT_UIDMem_UnCorrERR_IntStat_BitAddressOffset 35
#define CH15_INTSTATUS_ENABLEREG_Enable_ECC_PROT_UIDMem_UnCorrERR_IntStat_RegisterSize 1



#define CH15_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_32to63_BitAddressOffset 36
#define CH15_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_32to63_RegisterSize 28





#define CH15_INTSTATUS (Channel15_Registers_Address_Block_BaseAddress + 0x88)
#define CH15_INTSTATUS_RegisterSize 64
#define CH15_INTSTATUS_RegisterResetValue 0x0
#define CH15_INTSTATUS_RegisterResetMask 0xffffffffffffffff





#define CH15_INTSTATUS_BLOCK_TFR_DONE_IntStat_BitAddressOffset 0
#define CH15_INTSTATUS_BLOCK_TFR_DONE_IntStat_RegisterSize 1



#define CH15_INTSTATUS_DMA_TFR_DONE_IntStat_BitAddressOffset 1
#define CH15_INTSTATUS_DMA_TFR_DONE_IntStat_RegisterSize 1



#define CH15_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_2_BitAddressOffset 2
#define CH15_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_2_RegisterSize 1



#define CH15_INTSTATUS_SRC_TRANSCOMP_IntStat_BitAddressOffset 3
#define CH15_INTSTATUS_SRC_TRANSCOMP_IntStat_RegisterSize 1



#define CH15_INTSTATUS_DST_TRANSCOMP_IntStat_BitAddressOffset 4
#define CH15_INTSTATUS_DST_TRANSCOMP_IntStat_RegisterSize 1



#define CH15_INTSTATUS_SRC_DEC_ERR_IntStat_BitAddressOffset 5
#define CH15_INTSTATUS_SRC_DEC_ERR_IntStat_RegisterSize 1



#define CH15_INTSTATUS_DST_DEC_ERR_IntStat_BitAddressOffset 6
#define CH15_INTSTATUS_DST_DEC_ERR_IntStat_RegisterSize 1



#define CH15_INTSTATUS_SRC_SLV_ERR_IntStat_BitAddressOffset 7
#define CH15_INTSTATUS_SRC_SLV_ERR_IntStat_RegisterSize 1



#define CH15_INTSTATUS_DST_SLV_ERR_IntStat_BitAddressOffset 8
#define CH15_INTSTATUS_DST_SLV_ERR_IntStat_RegisterSize 1



#define CH15_INTSTATUS_LLI_RD_DEC_ERR_IntStat_BitAddressOffset 9
#define CH15_INTSTATUS_LLI_RD_DEC_ERR_IntStat_RegisterSize 1



#define CH15_INTSTATUS_LLI_WR_DEC_ERR_IntStat_BitAddressOffset 10
#define CH15_INTSTATUS_LLI_WR_DEC_ERR_IntStat_RegisterSize 1



#define CH15_INTSTATUS_LLI_RD_SLV_ERR_IntStat_BitAddressOffset 11
#define CH15_INTSTATUS_LLI_RD_SLV_ERR_IntStat_RegisterSize 1



#define CH15_INTSTATUS_LLI_WR_SLV_ERR_IntStat_BitAddressOffset 12
#define CH15_INTSTATUS_LLI_WR_SLV_ERR_IntStat_RegisterSize 1



#define CH15_INTSTATUS_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_BitAddressOffset 13
#define CH15_INTSTATUS_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_RegisterSize 1



#define CH15_INTSTATUS_SLVIF_MULTIBLKTYPE_ERR_IntStat_BitAddressOffset 14
#define CH15_INTSTATUS_SLVIF_MULTIBLKTYPE_ERR_IntStat_RegisterSize 1



#define CH15_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_15_BitAddressOffset 15
#define CH15_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_15_RegisterSize 1



#define CH15_INTSTATUS_SLVIF_DEC_ERR_IntStat_BitAddressOffset 16
#define CH15_INTSTATUS_SLVIF_DEC_ERR_IntStat_RegisterSize 1



#define CH15_INTSTATUS_SLVIF_WR2RO_ERR_IntStat_BitAddressOffset 17
#define CH15_INTSTATUS_SLVIF_WR2RO_ERR_IntStat_RegisterSize 1



#define CH15_INTSTATUS_SLVIF_RD2RWO_ERR_IntStat_BitAddressOffset 18
#define CH15_INTSTATUS_SLVIF_RD2RWO_ERR_IntStat_RegisterSize 1



#define CH15_INTSTATUS_SLVIF_WRONCHEN_ERR_IntStat_BitAddressOffset 19
#define CH15_INTSTATUS_SLVIF_WRONCHEN_ERR_IntStat_RegisterSize 1



#define CH15_INTSTATUS_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_BitAddressOffset 20
#define CH15_INTSTATUS_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_RegisterSize 1



#define CH15_INTSTATUS_SLVIF_WRONHOLD_ERR_IntStat_BitAddressOffset 21
#define CH15_INTSTATUS_SLVIF_WRONHOLD_ERR_IntStat_RegisterSize 1



#define CH15_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_22to23_BitAddressOffset 22
#define CH15_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_22to23_RegisterSize 2



#define CH15_INTSTATUS_SLVIF_ADDRPARITY_ERR_IntStat_BitAddressOffset 24
#define CH15_INTSTATUS_SLVIF_ADDRPARITY_ERR_IntStat_RegisterSize 1



#define CH15_INTSTATUS_SLVIF_WRPARITY_ERR_IntStat_BitAddressOffset 25
#define CH15_INTSTATUS_SLVIF_WRPARITY_ERR_IntStat_RegisterSize 1



#define CH15_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_26_BitAddressOffset 26
#define CH15_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_26_RegisterSize 1



#define CH15_INTSTATUS_CH_LOCK_CLEARED_IntStat_BitAddressOffset 27
#define CH15_INTSTATUS_CH_LOCK_CLEARED_IntStat_RegisterSize 1



#define CH15_INTSTATUS_CH_SRC_SUSPENDED_IntStat_BitAddressOffset 28
#define CH15_INTSTATUS_CH_SRC_SUSPENDED_IntStat_RegisterSize 1



#define CH15_INTSTATUS_CH_SUSPENDED_IntStat_BitAddressOffset 29
#define CH15_INTSTATUS_CH_SUSPENDED_IntStat_RegisterSize 1



#define CH15_INTSTATUS_CH_DISABLED_IntStat_BitAddressOffset 30
#define CH15_INTSTATUS_CH_DISABLED_IntStat_RegisterSize 1



#define CH15_INTSTATUS_CH_ABORTED_IntStat_BitAddressOffset 31
#define CH15_INTSTATUS_CH_ABORTED_IntStat_RegisterSize 1



#define CH15_INTSTATUS_ECC_PROT_CHMem_CorrERR_IntStat_BitAddressOffset 32
#define CH15_INTSTATUS_ECC_PROT_CHMem_CorrERR_IntStat_RegisterSize 1



#define CH15_INTSTATUS_ECC_PROT_CHMem_UnCorrERR_IntStat_BitAddressOffset 33
#define CH15_INTSTATUS_ECC_PROT_CHMem_UnCorrERR_IntStat_RegisterSize 1



#define CH15_INTSTATUS_ECC_PROT_UIDMem_CorrERR_IntStat_BitAddressOffset 34
#define CH15_INTSTATUS_ECC_PROT_UIDMem_CorrERR_IntStat_RegisterSize 1



#define CH15_INTSTATUS_ECC_PROT_UIDMem_UnCorrERR_IntStat_BitAddressOffset 35
#define CH15_INTSTATUS_ECC_PROT_UIDMem_UnCorrERR_IntStat_RegisterSize 1



#define CH15_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_36to63_BitAddressOffset 36
#define CH15_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_36to63_RegisterSize 28





#define CH15_INTSIGNAL_ENABLEREG (Channel15_Registers_Address_Block_BaseAddress + 0x90)
#define CH15_INTSIGNAL_ENABLEREG_RegisterSize 64
#define CH15_INTSIGNAL_ENABLEREG_RegisterResetValue 0xffffffffffffffff
#define CH15_INTSIGNAL_ENABLEREG_RegisterResetMask 0xffffffffffffffff





#define CH15_INTSIGNAL_ENABLEREG_Enable_BLOCK_TFR_DONE_IntSignal_BitAddressOffset 0
#define CH15_INTSIGNAL_ENABLEREG_Enable_BLOCK_TFR_DONE_IntSignal_RegisterSize 1



#define CH15_INTSIGNAL_ENABLEREG_Enable_DMA_TFR_DONE_IntSignal_BitAddressOffset 1
#define CH15_INTSIGNAL_ENABLEREG_Enable_DMA_TFR_DONE_IntSignal_RegisterSize 1



#define CH15_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_2_BitAddressOffset 2
#define CH15_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_2_RegisterSize 1



#define CH15_INTSIGNAL_ENABLEREG_Enable_SRC_TRANSCOMP_IntSignal_BitAddressOffset 3
#define CH15_INTSIGNAL_ENABLEREG_Enable_SRC_TRANSCOMP_IntSignal_RegisterSize 1



#define CH15_INTSIGNAL_ENABLEREG_Enable_DST_TRANSCOMP_IntSignal_BitAddressOffset 4
#define CH15_INTSIGNAL_ENABLEREG_Enable_DST_TRANSCOMP_IntSignal_RegisterSize 1



#define CH15_INTSIGNAL_ENABLEREG_Enable_SRC_DEC_ERR_IntSignal_BitAddressOffset 5
#define CH15_INTSIGNAL_ENABLEREG_Enable_SRC_DEC_ERR_IntSignal_RegisterSize 1



#define CH15_INTSIGNAL_ENABLEREG_Enable_DST_DEC_ERR_IntSignal_BitAddressOffset 6
#define CH15_INTSIGNAL_ENABLEREG_Enable_DST_DEC_ERR_IntSignal_RegisterSize 1



#define CH15_INTSIGNAL_ENABLEREG_Enable_SRC_SLV_ERR_IntSignal_BitAddressOffset 7
#define CH15_INTSIGNAL_ENABLEREG_Enable_SRC_SLV_ERR_IntSignal_RegisterSize 1



#define CH15_INTSIGNAL_ENABLEREG_Enable_DST_SLV_ERR_IntSignal_BitAddressOffset 8
#define CH15_INTSIGNAL_ENABLEREG_Enable_DST_SLV_ERR_IntSignal_RegisterSize 1



#define CH15_INTSIGNAL_ENABLEREG_Enable_LLI_RD_DEC_ERR_IntSignal_BitAddressOffset 9
#define CH15_INTSIGNAL_ENABLEREG_Enable_LLI_RD_DEC_ERR_IntSignal_RegisterSize 1



#define CH15_INTSIGNAL_ENABLEREG_Enable_LLI_WR_DEC_ERR_IntSignal_BitAddressOffset 10
#define CH15_INTSIGNAL_ENABLEREG_Enable_LLI_WR_DEC_ERR_IntSignal_RegisterSize 1



#define CH15_INTSIGNAL_ENABLEREG_Enable_LLI_RD_SLV_ERR_IntSignal_BitAddressOffset 11
#define CH15_INTSIGNAL_ENABLEREG_Enable_LLI_RD_SLV_ERR_IntSignal_RegisterSize 1



#define CH15_INTSIGNAL_ENABLEREG_Enable_LLI_WR_SLV_ERR_IntSignal_BitAddressOffset 12
#define CH15_INTSIGNAL_ENABLEREG_Enable_LLI_WR_SLV_ERR_IntSignal_RegisterSize 1



#define CH15_INTSIGNAL_ENABLEREG_Enable_SHADOWREG_OR_LLI_INVALID_ERR_IntSignal_BitAddressOffset 13
#define CH15_INTSIGNAL_ENABLEREG_Enable_SHADOWREG_OR_LLI_INVALID_ERR_IntSignal_RegisterSize 1



#define CH15_INTSIGNAL_ENABLEREG_Enable_SLVIF_MULTIBLKTYPE_ERR_IntSignal_BitAddressOffset 14
#define CH15_INTSIGNAL_ENABLEREG_Enable_SLVIF_MULTIBLKTYPE_ERR_IntSignal_RegisterSize 1



#define CH15_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_15_BitAddressOffset 15
#define CH15_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_15_RegisterSize 1



#define CH15_INTSIGNAL_ENABLEREG_Enable_SLVIF_DEC_ERR_IntSignal_BitAddressOffset 16
#define CH15_INTSIGNAL_ENABLEREG_Enable_SLVIF_DEC_ERR_IntSignal_RegisterSize 1



#define CH15_INTSIGNAL_ENABLEREG_Enable_SLVIF_WR2RO_ERR_IntSignal_BitAddressOffset 17
#define CH15_INTSIGNAL_ENABLEREG_Enable_SLVIF_WR2RO_ERR_IntSignal_RegisterSize 1



#define CH15_INTSIGNAL_ENABLEREG_Enable_SLVIF_RD2RWO_ERR_IntSignal_BitAddressOffset 18
#define CH15_INTSIGNAL_ENABLEREG_Enable_SLVIF_RD2RWO_ERR_IntSignal_RegisterSize 1



#define CH15_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRONCHEN_ERR_IntSignal_BitAddressOffset 19
#define CH15_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRONCHEN_ERR_IntSignal_RegisterSize 1



#define CH15_INTSIGNAL_ENABLEREG_Enable_SLVIF_SHADOWREG_WRON_VALID_ERR_IntSignal_BitAddressOffset 20
#define CH15_INTSIGNAL_ENABLEREG_Enable_SLVIF_SHADOWREG_WRON_VALID_ERR_IntSignal_RegisterSize 1



#define CH15_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRONHOLD_ERR_IntSignal_BitAddressOffset 21
#define CH15_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRONHOLD_ERR_IntSignal_RegisterSize 1



#define CH15_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_22to23_BitAddressOffset 22
#define CH15_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_22to23_RegisterSize 2



#define CH15_INTSIGNAL_ENABLEREG_Enable_SLVIF_ADDRPARITY_ERR_IntSignal_BitAddressOffset 24
#define CH15_INTSIGNAL_ENABLEREG_Enable_SLVIF_ADDRPARITY_ERR_IntSignal_RegisterSize 1



#define CH15_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRPARITY_ERR_IntSignal_BitAddressOffset 25
#define CH15_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRPARITY_ERR_IntSignal_RegisterSize 1



#define CH15_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_26_BitAddressOffset 26
#define CH15_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_26_RegisterSize 1



#define CH15_INTSIGNAL_ENABLEREG_Enable_CH_LOCK_CLEARED_IntSignal_BitAddressOffset 27
#define CH15_INTSIGNAL_ENABLEREG_Enable_CH_LOCK_CLEARED_IntSignal_RegisterSize 1



#define CH15_INTSIGNAL_ENABLEREG_Enable_CH_SRC_SUSPENDED_IntSignal_BitAddressOffset 28
#define CH15_INTSIGNAL_ENABLEREG_Enable_CH_SRC_SUSPENDED_IntSignal_RegisterSize 1



#define CH15_INTSIGNAL_ENABLEREG_Enable_CH_SUSPENDED_IntSignal_BitAddressOffset 29
#define CH15_INTSIGNAL_ENABLEREG_Enable_CH_SUSPENDED_IntSignal_RegisterSize 1



#define CH15_INTSIGNAL_ENABLEREG_Enable_CH_DISABLED_IntSignal_BitAddressOffset 30
#define CH15_INTSIGNAL_ENABLEREG_Enable_CH_DISABLED_IntSignal_RegisterSize 1



#define CH15_INTSIGNAL_ENABLEREG_Enable_CH_ABORTED_IntSignal_BitAddressOffset 31
#define CH15_INTSIGNAL_ENABLEREG_Enable_CH_ABORTED_IntSignal_RegisterSize 1



#define CH15_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_CHMem_CorrERR_IntSignal_BitAddressOffset 32
#define CH15_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_CHMem_CorrERR_IntSignal_RegisterSize 1



#define CH15_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_CHMem_UnCorrERR_IntSignal_BitAddressOffset 33
#define CH15_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_CHMem_UnCorrERR_IntSignal_RegisterSize 1



#define CH15_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_UIDMem_CorrERR_IntSignal_BitAddressOffset 34
#define CH15_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_UIDMem_CorrERR_IntSignal_RegisterSize 1



#define CH15_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_UIDMem_UnCorrERR_IntSignal_BitAddressOffset 35
#define CH15_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_UIDMem_UnCorrERR_IntSignal_RegisterSize 1



#define CH15_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_36to63_BitAddressOffset 36
#define CH15_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_36to63_RegisterSize 28





#define CH15_INTCLEARREG (Channel15_Registers_Address_Block_BaseAddress + 0x98)
#define CH15_INTCLEARREG_RegisterSize 64
#define CH15_INTCLEARREG_RegisterResetValue 0x0
#define CH15_INTCLEARREG_RegisterResetMask 0xffffffffffffffff





#define CH15_INTCLEARREG_Clear_BLOCK_TFR_DONE_IntStat_BitAddressOffset 0
#define CH15_INTCLEARREG_Clear_BLOCK_TFR_DONE_IntStat_RegisterSize 1



#define CH15_INTCLEARREG_Clear_DMA_TFR_DONE_IntStat_BitAddressOffset 1
#define CH15_INTCLEARREG_Clear_DMA_TFR_DONE_IntStat_RegisterSize 1



#define CH15_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_2_BitAddressOffset 2
#define CH15_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_2_RegisterSize 1



#define CH15_INTCLEARREG_Clear_SRC_TRANSCOMP_IntStat_BitAddressOffset 3
#define CH15_INTCLEARREG_Clear_SRC_TRANSCOMP_IntStat_RegisterSize 1



#define CH15_INTCLEARREG_Clear_DST_TRANSCOMP_IntStat_BitAddressOffset 4
#define CH15_INTCLEARREG_Clear_DST_TRANSCOMP_IntStat_RegisterSize 1



#define CH15_INTCLEARREG_Clear_SRC_DEC_ERR_IntStat_BitAddressOffset 5
#define CH15_INTCLEARREG_Clear_SRC_DEC_ERR_IntStat_RegisterSize 1



#define CH15_INTCLEARREG_Clear_DST_DEC_ERR_IntStat_BitAddressOffset 6
#define CH15_INTCLEARREG_Clear_DST_DEC_ERR_IntStat_RegisterSize 1



#define CH15_INTCLEARREG_Clear_SRC_SLV_ERR_IntStat_BitAddressOffset 7
#define CH15_INTCLEARREG_Clear_SRC_SLV_ERR_IntStat_RegisterSize 1



#define CH15_INTCLEARREG_Clear_DST_SLV_ERR_IntStat_BitAddressOffset 8
#define CH15_INTCLEARREG_Clear_DST_SLV_ERR_IntStat_RegisterSize 1



#define CH15_INTCLEARREG_Clear_LLI_RD_DEC_ERR_IntStat_BitAddressOffset 9
#define CH15_INTCLEARREG_Clear_LLI_RD_DEC_ERR_IntStat_RegisterSize 1



#define CH15_INTCLEARREG_Clear_LLI_WR_DEC_ERR_IntStat_BitAddressOffset 10
#define CH15_INTCLEARREG_Clear_LLI_WR_DEC_ERR_IntStat_RegisterSize 1



#define CH15_INTCLEARREG_Clear_LLI_RD_SLV_ERR_IntStat_BitAddressOffset 11
#define CH15_INTCLEARREG_Clear_LLI_RD_SLV_ERR_IntStat_RegisterSize 1



#define CH15_INTCLEARREG_Clear_LLI_WR_SLV_ERR_IntStat_BitAddressOffset 12
#define CH15_INTCLEARREG_Clear_LLI_WR_SLV_ERR_IntStat_RegisterSize 1



#define CH15_INTCLEARREG_Clear_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_BitAddressOffset 13
#define CH15_INTCLEARREG_Clear_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_RegisterSize 1



#define CH15_INTCLEARREG_Clear_SLVIF_MULTIBLKTYPE_ERR_IntStat_BitAddressOffset 14
#define CH15_INTCLEARREG_Clear_SLVIF_MULTIBLKTYPE_ERR_IntStat_RegisterSize 1



#define CH15_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_15_BitAddressOffset 15
#define CH15_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_15_RegisterSize 1



#define CH15_INTCLEARREG_Clear_SLVIF_DEC_ERR_IntStat_BitAddressOffset 16
#define CH15_INTCLEARREG_Clear_SLVIF_DEC_ERR_IntStat_RegisterSize 1



#define CH15_INTCLEARREG_Clear_SLVIF_WR2RO_ERR_IntStat_BitAddressOffset 17
#define CH15_INTCLEARREG_Clear_SLVIF_WR2RO_ERR_IntStat_RegisterSize 1



#define CH15_INTCLEARREG_Clear_SLVIF_RD2RWO_ERR_IntStat_BitAddressOffset 18
#define CH15_INTCLEARREG_Clear_SLVIF_RD2RWO_ERR_IntStat_RegisterSize 1



#define CH15_INTCLEARREG_Clear_SLVIF_WRONCHEN_ERR_IntStat_BitAddressOffset 19
#define CH15_INTCLEARREG_Clear_SLVIF_WRONCHEN_ERR_IntStat_RegisterSize 1



#define CH15_INTCLEARREG_Clear_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_BitAddressOffset 20
#define CH15_INTCLEARREG_Clear_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_RegisterSize 1



#define CH15_INTCLEARREG_Clear_SLVIF_WRONHOLD_ERR_IntStat_BitAddressOffset 21
#define CH15_INTCLEARREG_Clear_SLVIF_WRONHOLD_ERR_IntStat_RegisterSize 1



#define CH15_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_22to23_BitAddressOffset 22
#define CH15_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_22to23_RegisterSize 2



#define CH15_INTCLEARREG_Clear_SLVIF_ADDRPARITY_ERR_IntStat_BitAddressOffset 24
#define CH15_INTCLEARREG_Clear_SLVIF_ADDRPARITY_ERR_IntStat_RegisterSize 1



#define CH15_INTCLEARREG_Clear_SLVIF_WRPARITY_ERR_IntStat_BitAddressOffset 25
#define CH15_INTCLEARREG_Clear_SLVIF_WRPARITY_ERR_IntStat_RegisterSize 1



#define CH15_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_26_BitAddressOffset 26
#define CH15_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_26_RegisterSize 1



#define CH15_INTCLEARREG_Clear_CH_LOCK_CLEARED_IntStat_BitAddressOffset 27
#define CH15_INTCLEARREG_Clear_CH_LOCK_CLEARED_IntStat_RegisterSize 1



#define CH15_INTCLEARREG_Clear_CH_SRC_SUSPENDED_IntStat_BitAddressOffset 28
#define CH15_INTCLEARREG_Clear_CH_SRC_SUSPENDED_IntStat_RegisterSize 1



#define CH15_INTCLEARREG_Clear_CH_SUSPENDED_IntStat_BitAddressOffset 29
#define CH15_INTCLEARREG_Clear_CH_SUSPENDED_IntStat_RegisterSize 1



#define CH15_INTCLEARREG_Clear_CH_DISABLED_IntStat_BitAddressOffset 30
#define CH15_INTCLEARREG_Clear_CH_DISABLED_IntStat_RegisterSize 1



#define CH15_INTCLEARREG_Clear_CH_ABORTED_IntStat_BitAddressOffset 31
#define CH15_INTCLEARREG_Clear_CH_ABORTED_IntStat_RegisterSize 1



#define CH15_INTCLEARREG_Clear_ECC_PROT_CHMem_CorrERR_IntStat_BitAddressOffset 32
#define CH15_INTCLEARREG_Clear_ECC_PROT_CHMem_CorrERR_IntStat_RegisterSize 1



#define CH15_INTCLEARREG_Clear_ECC_PROT_CHMem_UnCorrERR_IntStat_BitAddressOffset 33
#define CH15_INTCLEARREG_Clear_ECC_PROT_CHMem_UnCorrERR_IntStat_RegisterSize 1



#define CH15_INTCLEARREG_Clear_ECC_PROT_UIDMem_CorrERR_IntStat_BitAddressOffset 34
#define CH15_INTCLEARREG_Clear_ECC_PROT_UIDMem_CorrERR_IntStat_RegisterSize 1



#define CH15_INTCLEARREG_Clear_ECC_PROT_UIDMem_UnCorrERR_IntStat_BitAddressOffset 35
#define CH15_INTCLEARREG_Clear_ECC_PROT_UIDMem_UnCorrERR_IntStat_RegisterSize 1



#define CH15_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_36to63_BitAddressOffset 36
#define CH15_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_36to63_RegisterSize 28





#define CH15_CFG_EXTD (Channel15_Registers_Address_Block_BaseAddress + 0xa0)
#define CH15_CFG_EXTD_RegisterSize 64
#define CH15_CFG_EXTD_RegisterResetValue 0x0
#define CH15_CFG_EXTD_RegisterResetMask 0xffffffffffffffff





#define CH15_CFG_EXTD_LLI_AXPROT_BitAddressOffset 0
#define CH15_CFG_EXTD_LLI_AXPROT_RegisterSize 3



#define CH15_CFG_EXTD_LLI_AXCACHE_BitAddressOffset 3
#define CH15_CFG_EXTD_LLI_AXCACHE_RegisterSize 4



#define CH15_CFG_EXTD_RSVD_DMAC_CHx_CFG_EXTD_7to63_BitAddressOffset 7
#define CH15_CFG_EXTD_RSVD_DMAC_CHx_CFG_EXTD_7to63_RegisterSize 57



#define Channel16_Registers_Address_Block_BaseAddress 0x1000



#define CH16_SAR (Channel16_Registers_Address_Block_BaseAddress + 0x0)
#define CH16_SAR_RegisterSize 64
#define CH16_SAR_RegisterResetValue 0x0
#define CH16_SAR_RegisterResetMask 0xffffffffffffffff





#define CH16_SAR_SAR_BitAddressOffset 0
#define CH16_SAR_SAR_RegisterSize 64





#define CH16_DAR (Channel16_Registers_Address_Block_BaseAddress + 0x8)
#define CH16_DAR_RegisterSize 64
#define CH16_DAR_RegisterResetValue 0x0
#define CH16_DAR_RegisterResetMask 0xffffffffffffffff





#define CH16_DAR_DAR_BitAddressOffset 0
#define CH16_DAR_DAR_RegisterSize 64





#define CH16_BLOCK_TS (Channel16_Registers_Address_Block_BaseAddress + 0x10)
#define CH16_BLOCK_TS_RegisterSize 64
#define CH16_BLOCK_TS_RegisterResetValue 0x0
#define CH16_BLOCK_TS_RegisterResetMask 0xffffffffffffffff





#define CH16_BLOCK_TS_BLOCK_TS_BitAddressOffset 0
#define CH16_BLOCK_TS_BLOCK_TS_RegisterSize 22



#define CH16_BLOCK_TS_RSVD_DMAC_CHx_BLOCK_TSREG_63to22_BitAddressOffset 22
#define CH16_BLOCK_TS_RSVD_DMAC_CHx_BLOCK_TSREG_63to22_RegisterSize 42





#define CH16_CTL (Channel16_Registers_Address_Block_BaseAddress + 0x18)
#define CH16_CTL_RegisterSize 64
#define CH16_CTL_RegisterResetValue 0x1200
#define CH16_CTL_RegisterResetMask 0xffffffffffffffff





#define CH16_CTL_SMS_BitAddressOffset 0
#define CH16_CTL_SMS_RegisterSize 1



#define CH16_CTL_RSVD_DMAC_CHx_CTL_1_BitAddressOffset 1
#define CH16_CTL_RSVD_DMAC_CHx_CTL_1_RegisterSize 1



#define CH16_CTL_DMS_BitAddressOffset 2
#define CH16_CTL_DMS_RegisterSize 1



#define CH16_CTL_RSVD_DMAC_CHx_CTL_3_BitAddressOffset 3
#define CH16_CTL_RSVD_DMAC_CHx_CTL_3_RegisterSize 1



#define CH16_CTL_SINC_BitAddressOffset 4
#define CH16_CTL_SINC_RegisterSize 1



#define CH16_CTL_RSVD_DMAC_CHx_CTL_5_BitAddressOffset 5
#define CH16_CTL_RSVD_DMAC_CHx_CTL_5_RegisterSize 1



#define CH16_CTL_DINC_BitAddressOffset 6
#define CH16_CTL_DINC_RegisterSize 1



#define CH16_CTL_RSVD_DMAC_CHx_CTL_7_BitAddressOffset 7
#define CH16_CTL_RSVD_DMAC_CHx_CTL_7_RegisterSize 1



#define CH16_CTL_SRC_TR_WIDTH_BitAddressOffset 8
#define CH16_CTL_SRC_TR_WIDTH_RegisterSize 3



#define CH16_CTL_DST_TR_WIDTH_BitAddressOffset 11
#define CH16_CTL_DST_TR_WIDTH_RegisterSize 3



#define CH16_CTL_SRC_MSIZE_BitAddressOffset 14
#define CH16_CTL_SRC_MSIZE_RegisterSize 4



#define CH16_CTL_DST_MSIZE_BitAddressOffset 18
#define CH16_CTL_DST_MSIZE_RegisterSize 4



#define CH16_CTL_AR_CACHE_BitAddressOffset 22
#define CH16_CTL_AR_CACHE_RegisterSize 4



#define CH16_CTL_AW_CACHE_BitAddressOffset 26
#define CH16_CTL_AW_CACHE_RegisterSize 4



#define CH16_CTL_NonPosted_LastWrite_En_BitAddressOffset 30
#define CH16_CTL_NonPosted_LastWrite_En_RegisterSize 1



#define CH16_CTL_RSVD_DMAC_CHx_CTL_31_BitAddressOffset 31
#define CH16_CTL_RSVD_DMAC_CHx_CTL_31_RegisterSize 1



#define CH16_CTL_AR_PROT_BitAddressOffset 32
#define CH16_CTL_AR_PROT_RegisterSize 3



#define CH16_CTL_AW_PROT_BitAddressOffset 35
#define CH16_CTL_AW_PROT_RegisterSize 3



#define CH16_CTL_ARLEN_EN_BitAddressOffset 38
#define CH16_CTL_ARLEN_EN_RegisterSize 1



#define CH16_CTL_ARLEN_BitAddressOffset 39
#define CH16_CTL_ARLEN_RegisterSize 8



#define CH16_CTL_AWLEN_EN_BitAddressOffset 47
#define CH16_CTL_AWLEN_EN_RegisterSize 1



#define CH16_CTL_AWLEN_BitAddressOffset 48
#define CH16_CTL_AWLEN_RegisterSize 8



#define CH16_CTL_SRC_STAT_EN_BitAddressOffset 56
#define CH16_CTL_SRC_STAT_EN_RegisterSize 1



#define CH16_CTL_DST_STAT_EN_BitAddressOffset 57
#define CH16_CTL_DST_STAT_EN_RegisterSize 1



#define CH16_CTL_IOC_BlkTfr_BitAddressOffset 58
#define CH16_CTL_IOC_BlkTfr_RegisterSize 1



#define CH16_CTL_RSVD_DMAC_CHx_CTL_59to61_BitAddressOffset 59
#define CH16_CTL_RSVD_DMAC_CHx_CTL_59to61_RegisterSize 3



#define CH16_CTL_SHADOWREG_OR_LLI_LAST_BitAddressOffset 62
#define CH16_CTL_SHADOWREG_OR_LLI_LAST_RegisterSize 1



#define CH16_CTL_SHADOWREG_OR_LLI_VALID_BitAddressOffset 63
#define CH16_CTL_SHADOWREG_OR_LLI_VALID_RegisterSize 1





#define CH16_CFG2 (Channel16_Registers_Address_Block_BaseAddress + 0x20)
#define CH16_CFG2_RegisterSize 64
#define CH16_CFG2_RegisterResetValue 0x7001b00000000
#define CH16_CFG2_RegisterResetMask 0xffffffffffffffff





#define CH16_CFG2_SRC_MULTBLK_TYPE_BitAddressOffset 0
#define CH16_CFG2_SRC_MULTBLK_TYPE_RegisterSize 2



#define CH16_CFG2_DST_MULTBLK_TYPE_BitAddressOffset 2
#define CH16_CFG2_DST_MULTBLK_TYPE_RegisterSize 2



#define CH16_CFG2_SRC_PER_BitAddressOffset 4
#define CH16_CFG2_SRC_PER_RegisterSize 5



#define CH16_CFG2_RSVD_DMAC_CHx_CFG_9_4_BitAddressOffset 9
#define CH16_CFG2_RSVD_DMAC_CHx_CFG_9_4_RegisterSize 1



#define CH16_CFG2_RSVD_DMAC_CHx_CFG_10_BitAddressOffset 10
#define CH16_CFG2_RSVD_DMAC_CHx_CFG_10_RegisterSize 1



#define CH16_CFG2_DST_PER_BitAddressOffset 11
#define CH16_CFG2_DST_PER_RegisterSize 5



#define CH16_CFG2_RSVD_DMAC_CHx_CFG_16_11_BitAddressOffset 16
#define CH16_CFG2_RSVD_DMAC_CHx_CFG_16_11_RegisterSize 1



#define CH16_CFG2_RSVD_DMAC_CHx_CFG_17_BitAddressOffset 17
#define CH16_CFG2_RSVD_DMAC_CHx_CFG_17_RegisterSize 1



#define CH16_CFG2_RD_UID_BitAddressOffset 18
#define CH16_CFG2_RD_UID_RegisterSize 4



#define CH16_CFG2_RSVD_DMAC_CHx_CFG_22to24_BitAddressOffset 22
#define CH16_CFG2_RSVD_DMAC_CHx_CFG_22to24_RegisterSize 3



#define CH16_CFG2_WR_UID_BitAddressOffset 25
#define CH16_CFG2_WR_UID_RegisterSize 4



#define CH16_CFG2_RSVD_DMAC_CHx_CFG_29to31_BitAddressOffset 29
#define CH16_CFG2_RSVD_DMAC_CHx_CFG_29to31_RegisterSize 3



#define CH16_CFG2_TT_FC_BitAddressOffset 32
#define CH16_CFG2_TT_FC_RegisterSize 3



#define CH16_CFG2_HS_SEL_SRC_BitAddressOffset 35
#define CH16_CFG2_HS_SEL_SRC_RegisterSize 1



#define CH16_CFG2_HS_SEL_DST_BitAddressOffset 36
#define CH16_CFG2_HS_SEL_DST_RegisterSize 1



#define CH16_CFG2_SRC_HWHS_POL_BitAddressOffset 37
#define CH16_CFG2_SRC_HWHS_POL_RegisterSize 1



#define CH16_CFG2_DST_HWHS_POL_BitAddressOffset 38
#define CH16_CFG2_DST_HWHS_POL_RegisterSize 1



#define CH16_CFG2_RSVD_DMAC_CHx_CFG_39to46_BitAddressOffset 39
#define CH16_CFG2_RSVD_DMAC_CHx_CFG_39to46_RegisterSize 8



#define CH16_CFG2_CH_PRIOR_BitAddressOffset 47
#define CH16_CFG2_CH_PRIOR_RegisterSize 5



#define CH16_CFG2_LOCK_CH_BitAddressOffset 52
#define CH16_CFG2_LOCK_CH_RegisterSize 1



#define CH16_CFG2_LOCK_CH_L_BitAddressOffset 53
#define CH16_CFG2_LOCK_CH_L_RegisterSize 2



#define CH16_CFG2_SRC_OSR_LMT_BitAddressOffset 55
#define CH16_CFG2_SRC_OSR_LMT_RegisterSize 4



#define CH16_CFG2_DST_OSR_LMT_BitAddressOffset 59
#define CH16_CFG2_DST_OSR_LMT_RegisterSize 4



#define CH16_CFG2_RSVD_DMAC_CHx_CFG_63_BitAddressOffset 63
#define CH16_CFG2_RSVD_DMAC_CHx_CFG_63_RegisterSize 1





#define CH16_LLP (Channel16_Registers_Address_Block_BaseAddress + 0x28)
#define CH16_LLP_RegisterSize 64
#define CH16_LLP_RegisterResetValue 0x0
#define CH16_LLP_RegisterResetMask 0xffffffffffffffff





#define CH16_LLP_LMS_BitAddressOffset 0
#define CH16_LLP_LMS_RegisterSize 1



#define CH16_LLP_RSVD_DMAC_CHx_LLP_1to5_BitAddressOffset 1
#define CH16_LLP_RSVD_DMAC_CHx_LLP_1to5_RegisterSize 5



#define CH16_LLP_LOC_BitAddressOffset 6
#define CH16_LLP_LOC_RegisterSize 58





#define CH16_STATUSREG (Channel16_Registers_Address_Block_BaseAddress + 0x30)
#define CH16_STATUSREG_RegisterSize 64
#define CH16_STATUSREG_RegisterResetValue 0x0
#define CH16_STATUSREG_RegisterResetMask 0xffffffffffffffff





#define CH16_STATUSREG_CMPLTD_BLK_TFR_SIZE_BitAddressOffset 0
#define CH16_STATUSREG_CMPLTD_BLK_TFR_SIZE_RegisterSize 22



#define CH16_STATUSREG_RSVD_DMAC_CHx_STATUSREG_22to31_BitAddressOffset 22
#define CH16_STATUSREG_RSVD_DMAC_CHx_STATUSREG_22to31_RegisterSize 10



#define CH16_STATUSREG_DATA_LEFT_IN_FIFO_BitAddressOffset 32
#define CH16_STATUSREG_DATA_LEFT_IN_FIFO_RegisterSize 15



#define CH16_STATUSREG_RSVD_DMAC_CHx_STATUSREG_47to63_BitAddressOffset 47
#define CH16_STATUSREG_RSVD_DMAC_CHx_STATUSREG_47to63_RegisterSize 17





#define CH16_SWHSSRCREG (Channel16_Registers_Address_Block_BaseAddress + 0x38)
#define CH16_SWHSSRCREG_RegisterSize 64
#define CH16_SWHSSRCREG_RegisterResetValue 0x0
#define CH16_SWHSSRCREG_RegisterResetMask 0xffffffffffffffff





#define CH16_SWHSSRCREG_SWHS_REQ_SRC_BitAddressOffset 0
#define CH16_SWHSSRCREG_SWHS_REQ_SRC_RegisterSize 1



#define CH16_SWHSSRCREG_SWHS_REQ_SRC_WE_BitAddressOffset 1
#define CH16_SWHSSRCREG_SWHS_REQ_SRC_WE_RegisterSize 1



#define CH16_SWHSSRCREG_SWHS_SGLREQ_SRC_BitAddressOffset 2
#define CH16_SWHSSRCREG_SWHS_SGLREQ_SRC_RegisterSize 1



#define CH16_SWHSSRCREG_SWHS_SGLREQ_SRC_WE_BitAddressOffset 3
#define CH16_SWHSSRCREG_SWHS_SGLREQ_SRC_WE_RegisterSize 1



#define CH16_SWHSSRCREG_SWHS_LST_SRC_BitAddressOffset 4
#define CH16_SWHSSRCREG_SWHS_LST_SRC_RegisterSize 1



#define CH16_SWHSSRCREG_SWHS_LST_SRC_WE_BitAddressOffset 5
#define CH16_SWHSSRCREG_SWHS_LST_SRC_WE_RegisterSize 1



#define CH16_SWHSSRCREG_RSVD_DMAC_CHx_SWHSSRCREG_6to63_BitAddressOffset 6
#define CH16_SWHSSRCREG_RSVD_DMAC_CHx_SWHSSRCREG_6to63_RegisterSize 58





#define CH16_SWHSDSTREG (Channel16_Registers_Address_Block_BaseAddress + 0x40)
#define CH16_SWHSDSTREG_RegisterSize 64
#define CH16_SWHSDSTREG_RegisterResetValue 0x0
#define CH16_SWHSDSTREG_RegisterResetMask 0xffffffffffffffff





#define CH16_SWHSDSTREG_SWHS_REQ_DST_BitAddressOffset 0
#define CH16_SWHSDSTREG_SWHS_REQ_DST_RegisterSize 1



#define CH16_SWHSDSTREG_SWHS_REQ_DST_WE_BitAddressOffset 1
#define CH16_SWHSDSTREG_SWHS_REQ_DST_WE_RegisterSize 1



#define CH16_SWHSDSTREG_SWHS_SGLREQ_DST_BitAddressOffset 2
#define CH16_SWHSDSTREG_SWHS_SGLREQ_DST_RegisterSize 1



#define CH16_SWHSDSTREG_SWHS_SGLREQ_DST_WE_BitAddressOffset 3
#define CH16_SWHSDSTREG_SWHS_SGLREQ_DST_WE_RegisterSize 1



#define CH16_SWHSDSTREG_SWHS_LST_DST_BitAddressOffset 4
#define CH16_SWHSDSTREG_SWHS_LST_DST_RegisterSize 1



#define CH16_SWHSDSTREG_SWHS_LST_DST_WE_BitAddressOffset 5
#define CH16_SWHSDSTREG_SWHS_LST_DST_WE_RegisterSize 1



#define CH16_SWHSDSTREG_RSVD_DMAC_CHx_SWHSDSTREG_6to63_BitAddressOffset 6
#define CH16_SWHSDSTREG_RSVD_DMAC_CHx_SWHSDSTREG_6to63_RegisterSize 58





#define CH16_BLK_TFR_RESUMEREQREG (Channel16_Registers_Address_Block_BaseAddress + 0x48)
#define CH16_BLK_TFR_RESUMEREQREG_RegisterSize 64
#define CH16_BLK_TFR_RESUMEREQREG_RegisterResetValue 0x0
#define CH16_BLK_TFR_RESUMEREQREG_RegisterResetMask 0xffffffffffffffff





#define CH16_BLK_TFR_RESUMEREQREG_BLK_TFR_RESUMEREQ_BitAddressOffset 0
#define CH16_BLK_TFR_RESUMEREQREG_BLK_TFR_RESUMEREQ_RegisterSize 1



#define CH16_BLK_TFR_RESUMEREQREG_RSVD_DMAC_CHx_BLK_TFR_RESUMEREQREG_1to63_BitAddressOffset 1
#define CH16_BLK_TFR_RESUMEREQREG_RSVD_DMAC_CHx_BLK_TFR_RESUMEREQREG_1to63_RegisterSize 63





#define CH16_AXI_IDREG (Channel16_Registers_Address_Block_BaseAddress + 0x50)
#define CH16_AXI_IDREG_RegisterSize 64
#define CH16_AXI_IDREG_RegisterResetValue 0x0
#define CH16_AXI_IDREG_RegisterResetMask 0xffffffffffffffff





#define CH16_AXI_IDREG_AXI_READ_ID_SUFFIX_BitAddressOffset 0
#define CH16_AXI_IDREG_AXI_READ_ID_SUFFIX_RegisterSize 2



#define CH16_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_IDW_L2NCm1to31_BitAddressOffset 2
#define CH16_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_IDW_L2NCm1to31_RegisterSize 14



#define CH16_AXI_IDREG_AXI_WRITE_ID_SUFFIX_BitAddressOffset 16
#define CH16_AXI_IDREG_AXI_WRITE_ID_SUFFIX_RegisterSize 2



#define CH16_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_IDW_L2NCm32to63_BitAddressOffset 18
#define CH16_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_IDW_L2NCm32to63_RegisterSize 14



#define CH16_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_32to63_BitAddressOffset 32
#define CH16_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_32to63_RegisterSize 32





#define CH16_AXI_QOSREG (Channel16_Registers_Address_Block_BaseAddress + 0x58)
#define CH16_AXI_QOSREG_RegisterSize 64
#define CH16_AXI_QOSREG_RegisterResetValue 0x0
#define CH16_AXI_QOSREG_RegisterResetMask 0xffffffffffffffff





#define CH16_AXI_QOSREG_AXI_AWQOS_BitAddressOffset 0
#define CH16_AXI_QOSREG_AXI_AWQOS_RegisterSize 4



#define CH16_AXI_QOSREG_AXI_ARQOS_BitAddressOffset 4
#define CH16_AXI_QOSREG_AXI_ARQOS_RegisterSize 4



#define CH16_AXI_QOSREG_RSVD_DMAC_CHx_AXI_QOSREG_8to63_BitAddressOffset 8
#define CH16_AXI_QOSREG_RSVD_DMAC_CHx_AXI_QOSREG_8to63_RegisterSize 56





#define CH16_SSTAT (Channel16_Registers_Address_Block_BaseAddress + 0x60)
#define CH16_SSTAT_RegisterSize 64
#define CH16_SSTAT_RegisterResetValue 0x0
#define CH16_SSTAT_RegisterResetMask 0xffffffffffffffff





#define CH16_SSTAT_SSTAT_BitAddressOffset 0
#define CH16_SSTAT_SSTAT_RegisterSize 32



#define CH16_SSTAT_RSVD_DMAC_CHx_SSTAT_32to63_BitAddressOffset 32
#define CH16_SSTAT_RSVD_DMAC_CHx_SSTAT_32to63_RegisterSize 32





#define CH16_DSTAT (Channel16_Registers_Address_Block_BaseAddress + 0x68)
#define CH16_DSTAT_RegisterSize 64
#define CH16_DSTAT_RegisterResetValue 0x0
#define CH16_DSTAT_RegisterResetMask 0xffffffffffffffff





#define CH16_DSTAT_DSTAT_BitAddressOffset 0
#define CH16_DSTAT_DSTAT_RegisterSize 32



#define CH16_DSTAT_RSVD_DMAC_CHx_DSTAT_32to63_BitAddressOffset 32
#define CH16_DSTAT_RSVD_DMAC_CHx_DSTAT_32to63_RegisterSize 32





#define CH16_SSTATAR (Channel16_Registers_Address_Block_BaseAddress + 0x70)
#define CH16_SSTATAR_RegisterSize 64
#define CH16_SSTATAR_RegisterResetValue 0x0
#define CH16_SSTATAR_RegisterResetMask 0xffffffffffffffff





#define CH16_SSTATAR_SSTATAR_BitAddressOffset 0
#define CH16_SSTATAR_SSTATAR_RegisterSize 64





#define CH16_DSTATAR (Channel16_Registers_Address_Block_BaseAddress + 0x78)
#define CH16_DSTATAR_RegisterSize 64
#define CH16_DSTATAR_RegisterResetValue 0x0
#define CH16_DSTATAR_RegisterResetMask 0xffffffffffffffff





#define CH16_DSTATAR_DSTATAR_BitAddressOffset 0
#define CH16_DSTATAR_DSTATAR_RegisterSize 64





#define CH16_INTSTATUS_ENABLEREG (Channel16_Registers_Address_Block_BaseAddress + 0x80)
#define CH16_INTSTATUS_ENABLEREG_RegisterSize 64
#define CH16_INTSTATUS_ENABLEREG_RegisterResetValue 0xffffffffffffffff
#define CH16_INTSTATUS_ENABLEREG_RegisterResetMask 0xffffffffffffffff





#define CH16_INTSTATUS_ENABLEREG_Enable_BLOCK_TFR_DONE_IntStat_BitAddressOffset 0
#define CH16_INTSTATUS_ENABLEREG_Enable_BLOCK_TFR_DONE_IntStat_RegisterSize 1



#define CH16_INTSTATUS_ENABLEREG_Enable_DMA_TFR_DONE_IntStat_BitAddressOffset 1
#define CH16_INTSTATUS_ENABLEREG_Enable_DMA_TFR_DONE_IntStat_RegisterSize 1



#define CH16_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_2_BitAddressOffset 2
#define CH16_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_2_RegisterSize 1



#define CH16_INTSTATUS_ENABLEREG_Enable_SRC_TRANSCOMP_IntStat_BitAddressOffset 3
#define CH16_INTSTATUS_ENABLEREG_Enable_SRC_TRANSCOMP_IntStat_RegisterSize 1



#define CH16_INTSTATUS_ENABLEREG_Enable_DST_TRANSCOMP_IntStat_BitAddressOffset 4
#define CH16_INTSTATUS_ENABLEREG_Enable_DST_TRANSCOMP_IntStat_RegisterSize 1



#define CH16_INTSTATUS_ENABLEREG_Enable_SRC_DEC_ERR_IntStat_BitAddressOffset 5
#define CH16_INTSTATUS_ENABLEREG_Enable_SRC_DEC_ERR_IntStat_RegisterSize 1



#define CH16_INTSTATUS_ENABLEREG_Enable_DST_DEC_ERR_IntStat_BitAddressOffset 6
#define CH16_INTSTATUS_ENABLEREG_Enable_DST_DEC_ERR_IntStat_RegisterSize 1



#define CH16_INTSTATUS_ENABLEREG_Enable_SRC_SLV_ERR_IntStat_BitAddressOffset 7
#define CH16_INTSTATUS_ENABLEREG_Enable_SRC_SLV_ERR_IntStat_RegisterSize 1



#define CH16_INTSTATUS_ENABLEREG_Enable_DST_SLV_ERR_IntStat_BitAddressOffset 8
#define CH16_INTSTATUS_ENABLEREG_Enable_DST_SLV_ERR_IntStat_RegisterSize 1



#define CH16_INTSTATUS_ENABLEREG_Enable_LLI_RD_DEC_ERR_IntStat_BitAddressOffset 9
#define CH16_INTSTATUS_ENABLEREG_Enable_LLI_RD_DEC_ERR_IntStat_RegisterSize 1



#define CH16_INTSTATUS_ENABLEREG_Enable_LLI_WR_DEC_ERR_IntStat_BitAddressOffset 10
#define CH16_INTSTATUS_ENABLEREG_Enable_LLI_WR_DEC_ERR_IntStat_RegisterSize 1



#define CH16_INTSTATUS_ENABLEREG_Enable_LLI_RD_SLV_ERR_IntStat_BitAddressOffset 11
#define CH16_INTSTATUS_ENABLEREG_Enable_LLI_RD_SLV_ERR_IntStat_RegisterSize 1



#define CH16_INTSTATUS_ENABLEREG_Enable_LLI_WR_SLV_ERR_IntStat_BitAddressOffset 12
#define CH16_INTSTATUS_ENABLEREG_Enable_LLI_WR_SLV_ERR_IntStat_RegisterSize 1



#define CH16_INTSTATUS_ENABLEREG_Enable_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_BitAddressOffset 13
#define CH16_INTSTATUS_ENABLEREG_Enable_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_RegisterSize 1



#define CH16_INTSTATUS_ENABLEREG_Enable_SLVIF_MULTIBLKTYPE_ERR_IntStat_BitAddressOffset 14
#define CH16_INTSTATUS_ENABLEREG_Enable_SLVIF_MULTIBLKTYPE_ERR_IntStat_RegisterSize 1



#define CH16_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_15_BitAddressOffset 15
#define CH16_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_15_RegisterSize 1



#define CH16_INTSTATUS_ENABLEREG_Enable_SLVIF_DEC_ERR_IntStat_BitAddressOffset 16
#define CH16_INTSTATUS_ENABLEREG_Enable_SLVIF_DEC_ERR_IntStat_RegisterSize 1



#define CH16_INTSTATUS_ENABLEREG_Enable_SLVIF_WR2RO_ERR_IntStat_BitAddressOffset 17
#define CH16_INTSTATUS_ENABLEREG_Enable_SLVIF_WR2RO_ERR_IntStat_RegisterSize 1



#define CH16_INTSTATUS_ENABLEREG_Enable_SLVIF_RD2RWO_ERR_IntStat_BitAddressOffset 18
#define CH16_INTSTATUS_ENABLEREG_Enable_SLVIF_RD2RWO_ERR_IntStat_RegisterSize 1



#define CH16_INTSTATUS_ENABLEREG_Enable_SLVIF_WRONCHEN_ERR_IntStat_BitAddressOffset 19
#define CH16_INTSTATUS_ENABLEREG_Enable_SLVIF_WRONCHEN_ERR_IntStat_RegisterSize 1



#define CH16_INTSTATUS_ENABLEREG_Enable_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_BitAddressOffset 20
#define CH16_INTSTATUS_ENABLEREG_Enable_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_RegisterSize 1



#define CH16_INTSTATUS_ENABLEREG_Enable_SLVIF_WRONHOLD_ERR_IntStat_BitAddressOffset 21
#define CH16_INTSTATUS_ENABLEREG_Enable_SLVIF_WRONHOLD_ERR_IntStat_RegisterSize 1



#define CH16_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_22to23_BitAddressOffset 22
#define CH16_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_22to23_RegisterSize 2



#define CH16_INTSTATUS_ENABLEREG_Enable_SLVIF_ADDRPARITY_ERR_IntStat_BitAddressOffset 24
#define CH16_INTSTATUS_ENABLEREG_Enable_SLVIF_ADDRPARITY_ERR_IntStat_RegisterSize 1



#define CH16_INTSTATUS_ENABLEREG_Enable_SLVIF_WRPARITY_ERR_IntStat_BitAddressOffset 25
#define CH16_INTSTATUS_ENABLEREG_Enable_SLVIF_WRPARITY_ERR_IntStat_RegisterSize 1



#define CH16_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_26_BitAddressOffset 26
#define CH16_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_26_RegisterSize 1



#define CH16_INTSTATUS_ENABLEREG_Enable_CH_LOCK_CLEARED_IntStat_BitAddressOffset 27
#define CH16_INTSTATUS_ENABLEREG_Enable_CH_LOCK_CLEARED_IntStat_RegisterSize 1



#define CH16_INTSTATUS_ENABLEREG_Enable_CH_SRC_SUSPENDED_IntStat_BitAddressOffset 28
#define CH16_INTSTATUS_ENABLEREG_Enable_CH_SRC_SUSPENDED_IntStat_RegisterSize 1



#define CH16_INTSTATUS_ENABLEREG_Enable_CH_SUSPENDED_IntStat_BitAddressOffset 29
#define CH16_INTSTATUS_ENABLEREG_Enable_CH_SUSPENDED_IntStat_RegisterSize 1



#define CH16_INTSTATUS_ENABLEREG_Enable_CH_DISABLED_IntStat_BitAddressOffset 30
#define CH16_INTSTATUS_ENABLEREG_Enable_CH_DISABLED_IntStat_RegisterSize 1



#define CH16_INTSTATUS_ENABLEREG_Enable_CH_ABORTED_IntStat_BitAddressOffset 31
#define CH16_INTSTATUS_ENABLEREG_Enable_CH_ABORTED_IntStat_RegisterSize 1



#define CH16_INTSTATUS_ENABLEREG_Enable_ECC_PROT_CHMem_CorrERR_IntStat_BitAddressOffset 32
#define CH16_INTSTATUS_ENABLEREG_Enable_ECC_PROT_CHMem_CorrERR_IntStat_RegisterSize 1



#define CH16_INTSTATUS_ENABLEREG_Enable_ECC_PROT_CHMem_UnCorrERR_IntStat_BitAddressOffset 33
#define CH16_INTSTATUS_ENABLEREG_Enable_ECC_PROT_CHMem_UnCorrERR_IntStat_RegisterSize 1



#define CH16_INTSTATUS_ENABLEREG_Enable_ECC_PROT_UIDMem_CorrERR_IntStat_BitAddressOffset 34
#define CH16_INTSTATUS_ENABLEREG_Enable_ECC_PROT_UIDMem_CorrERR_IntStat_RegisterSize 1



#define CH16_INTSTATUS_ENABLEREG_Enable_ECC_PROT_UIDMem_UnCorrERR_IntStat_BitAddressOffset 35
#define CH16_INTSTATUS_ENABLEREG_Enable_ECC_PROT_UIDMem_UnCorrERR_IntStat_RegisterSize 1



#define CH16_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_32to63_BitAddressOffset 36
#define CH16_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_32to63_RegisterSize 28





#define CH16_INTSTATUS (Channel16_Registers_Address_Block_BaseAddress + 0x88)
#define CH16_INTSTATUS_RegisterSize 64
#define CH16_INTSTATUS_RegisterResetValue 0x0
#define CH16_INTSTATUS_RegisterResetMask 0xffffffffffffffff





#define CH16_INTSTATUS_BLOCK_TFR_DONE_IntStat_BitAddressOffset 0
#define CH16_INTSTATUS_BLOCK_TFR_DONE_IntStat_RegisterSize 1



#define CH16_INTSTATUS_DMA_TFR_DONE_IntStat_BitAddressOffset 1
#define CH16_INTSTATUS_DMA_TFR_DONE_IntStat_RegisterSize 1



#define CH16_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_2_BitAddressOffset 2
#define CH16_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_2_RegisterSize 1



#define CH16_INTSTATUS_SRC_TRANSCOMP_IntStat_BitAddressOffset 3
#define CH16_INTSTATUS_SRC_TRANSCOMP_IntStat_RegisterSize 1



#define CH16_INTSTATUS_DST_TRANSCOMP_IntStat_BitAddressOffset 4
#define CH16_INTSTATUS_DST_TRANSCOMP_IntStat_RegisterSize 1



#define CH16_INTSTATUS_SRC_DEC_ERR_IntStat_BitAddressOffset 5
#define CH16_INTSTATUS_SRC_DEC_ERR_IntStat_RegisterSize 1



#define CH16_INTSTATUS_DST_DEC_ERR_IntStat_BitAddressOffset 6
#define CH16_INTSTATUS_DST_DEC_ERR_IntStat_RegisterSize 1



#define CH16_INTSTATUS_SRC_SLV_ERR_IntStat_BitAddressOffset 7
#define CH16_INTSTATUS_SRC_SLV_ERR_IntStat_RegisterSize 1



#define CH16_INTSTATUS_DST_SLV_ERR_IntStat_BitAddressOffset 8
#define CH16_INTSTATUS_DST_SLV_ERR_IntStat_RegisterSize 1



#define CH16_INTSTATUS_LLI_RD_DEC_ERR_IntStat_BitAddressOffset 9
#define CH16_INTSTATUS_LLI_RD_DEC_ERR_IntStat_RegisterSize 1



#define CH16_INTSTATUS_LLI_WR_DEC_ERR_IntStat_BitAddressOffset 10
#define CH16_INTSTATUS_LLI_WR_DEC_ERR_IntStat_RegisterSize 1



#define CH16_INTSTATUS_LLI_RD_SLV_ERR_IntStat_BitAddressOffset 11
#define CH16_INTSTATUS_LLI_RD_SLV_ERR_IntStat_RegisterSize 1



#define CH16_INTSTATUS_LLI_WR_SLV_ERR_IntStat_BitAddressOffset 12
#define CH16_INTSTATUS_LLI_WR_SLV_ERR_IntStat_RegisterSize 1



#define CH16_INTSTATUS_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_BitAddressOffset 13
#define CH16_INTSTATUS_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_RegisterSize 1



#define CH16_INTSTATUS_SLVIF_MULTIBLKTYPE_ERR_IntStat_BitAddressOffset 14
#define CH16_INTSTATUS_SLVIF_MULTIBLKTYPE_ERR_IntStat_RegisterSize 1



#define CH16_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_15_BitAddressOffset 15
#define CH16_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_15_RegisterSize 1



#define CH16_INTSTATUS_SLVIF_DEC_ERR_IntStat_BitAddressOffset 16
#define CH16_INTSTATUS_SLVIF_DEC_ERR_IntStat_RegisterSize 1



#define CH16_INTSTATUS_SLVIF_WR2RO_ERR_IntStat_BitAddressOffset 17
#define CH16_INTSTATUS_SLVIF_WR2RO_ERR_IntStat_RegisterSize 1



#define CH16_INTSTATUS_SLVIF_RD2RWO_ERR_IntStat_BitAddressOffset 18
#define CH16_INTSTATUS_SLVIF_RD2RWO_ERR_IntStat_RegisterSize 1



#define CH16_INTSTATUS_SLVIF_WRONCHEN_ERR_IntStat_BitAddressOffset 19
#define CH16_INTSTATUS_SLVIF_WRONCHEN_ERR_IntStat_RegisterSize 1



#define CH16_INTSTATUS_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_BitAddressOffset 20
#define CH16_INTSTATUS_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_RegisterSize 1



#define CH16_INTSTATUS_SLVIF_WRONHOLD_ERR_IntStat_BitAddressOffset 21
#define CH16_INTSTATUS_SLVIF_WRONHOLD_ERR_IntStat_RegisterSize 1



#define CH16_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_22to23_BitAddressOffset 22
#define CH16_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_22to23_RegisterSize 2



#define CH16_INTSTATUS_SLVIF_ADDRPARITY_ERR_IntStat_BitAddressOffset 24
#define CH16_INTSTATUS_SLVIF_ADDRPARITY_ERR_IntStat_RegisterSize 1



#define CH16_INTSTATUS_SLVIF_WRPARITY_ERR_IntStat_BitAddressOffset 25
#define CH16_INTSTATUS_SLVIF_WRPARITY_ERR_IntStat_RegisterSize 1



#define CH16_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_26_BitAddressOffset 26
#define CH16_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_26_RegisterSize 1



#define CH16_INTSTATUS_CH_LOCK_CLEARED_IntStat_BitAddressOffset 27
#define CH16_INTSTATUS_CH_LOCK_CLEARED_IntStat_RegisterSize 1



#define CH16_INTSTATUS_CH_SRC_SUSPENDED_IntStat_BitAddressOffset 28
#define CH16_INTSTATUS_CH_SRC_SUSPENDED_IntStat_RegisterSize 1



#define CH16_INTSTATUS_CH_SUSPENDED_IntStat_BitAddressOffset 29
#define CH16_INTSTATUS_CH_SUSPENDED_IntStat_RegisterSize 1



#define CH16_INTSTATUS_CH_DISABLED_IntStat_BitAddressOffset 30
#define CH16_INTSTATUS_CH_DISABLED_IntStat_RegisterSize 1



#define CH16_INTSTATUS_CH_ABORTED_IntStat_BitAddressOffset 31
#define CH16_INTSTATUS_CH_ABORTED_IntStat_RegisterSize 1



#define CH16_INTSTATUS_ECC_PROT_CHMem_CorrERR_IntStat_BitAddressOffset 32
#define CH16_INTSTATUS_ECC_PROT_CHMem_CorrERR_IntStat_RegisterSize 1



#define CH16_INTSTATUS_ECC_PROT_CHMem_UnCorrERR_IntStat_BitAddressOffset 33
#define CH16_INTSTATUS_ECC_PROT_CHMem_UnCorrERR_IntStat_RegisterSize 1



#define CH16_INTSTATUS_ECC_PROT_UIDMem_CorrERR_IntStat_BitAddressOffset 34
#define CH16_INTSTATUS_ECC_PROT_UIDMem_CorrERR_IntStat_RegisterSize 1



#define CH16_INTSTATUS_ECC_PROT_UIDMem_UnCorrERR_IntStat_BitAddressOffset 35
#define CH16_INTSTATUS_ECC_PROT_UIDMem_UnCorrERR_IntStat_RegisterSize 1



#define CH16_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_36to63_BitAddressOffset 36
#define CH16_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_36to63_RegisterSize 28





#define CH16_INTSIGNAL_ENABLEREG (Channel16_Registers_Address_Block_BaseAddress + 0x90)
#define CH16_INTSIGNAL_ENABLEREG_RegisterSize 64
#define CH16_INTSIGNAL_ENABLEREG_RegisterResetValue 0xffffffffffffffff
#define CH16_INTSIGNAL_ENABLEREG_RegisterResetMask 0xffffffffffffffff





#define CH16_INTSIGNAL_ENABLEREG_Enable_BLOCK_TFR_DONE_IntSignal_BitAddressOffset 0
#define CH16_INTSIGNAL_ENABLEREG_Enable_BLOCK_TFR_DONE_IntSignal_RegisterSize 1



#define CH16_INTSIGNAL_ENABLEREG_Enable_DMA_TFR_DONE_IntSignal_BitAddressOffset 1
#define CH16_INTSIGNAL_ENABLEREG_Enable_DMA_TFR_DONE_IntSignal_RegisterSize 1



#define CH16_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_2_BitAddressOffset 2
#define CH16_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_2_RegisterSize 1



#define CH16_INTSIGNAL_ENABLEREG_Enable_SRC_TRANSCOMP_IntSignal_BitAddressOffset 3
#define CH16_INTSIGNAL_ENABLEREG_Enable_SRC_TRANSCOMP_IntSignal_RegisterSize 1



#define CH16_INTSIGNAL_ENABLEREG_Enable_DST_TRANSCOMP_IntSignal_BitAddressOffset 4
#define CH16_INTSIGNAL_ENABLEREG_Enable_DST_TRANSCOMP_IntSignal_RegisterSize 1



#define CH16_INTSIGNAL_ENABLEREG_Enable_SRC_DEC_ERR_IntSignal_BitAddressOffset 5
#define CH16_INTSIGNAL_ENABLEREG_Enable_SRC_DEC_ERR_IntSignal_RegisterSize 1



#define CH16_INTSIGNAL_ENABLEREG_Enable_DST_DEC_ERR_IntSignal_BitAddressOffset 6
#define CH16_INTSIGNAL_ENABLEREG_Enable_DST_DEC_ERR_IntSignal_RegisterSize 1



#define CH16_INTSIGNAL_ENABLEREG_Enable_SRC_SLV_ERR_IntSignal_BitAddressOffset 7
#define CH16_INTSIGNAL_ENABLEREG_Enable_SRC_SLV_ERR_IntSignal_RegisterSize 1



#define CH16_INTSIGNAL_ENABLEREG_Enable_DST_SLV_ERR_IntSignal_BitAddressOffset 8
#define CH16_INTSIGNAL_ENABLEREG_Enable_DST_SLV_ERR_IntSignal_RegisterSize 1



#define CH16_INTSIGNAL_ENABLEREG_Enable_LLI_RD_DEC_ERR_IntSignal_BitAddressOffset 9
#define CH16_INTSIGNAL_ENABLEREG_Enable_LLI_RD_DEC_ERR_IntSignal_RegisterSize 1



#define CH16_INTSIGNAL_ENABLEREG_Enable_LLI_WR_DEC_ERR_IntSignal_BitAddressOffset 10
#define CH16_INTSIGNAL_ENABLEREG_Enable_LLI_WR_DEC_ERR_IntSignal_RegisterSize 1



#define CH16_INTSIGNAL_ENABLEREG_Enable_LLI_RD_SLV_ERR_IntSignal_BitAddressOffset 11
#define CH16_INTSIGNAL_ENABLEREG_Enable_LLI_RD_SLV_ERR_IntSignal_RegisterSize 1



#define CH16_INTSIGNAL_ENABLEREG_Enable_LLI_WR_SLV_ERR_IntSignal_BitAddressOffset 12
#define CH16_INTSIGNAL_ENABLEREG_Enable_LLI_WR_SLV_ERR_IntSignal_RegisterSize 1



#define CH16_INTSIGNAL_ENABLEREG_Enable_SHADOWREG_OR_LLI_INVALID_ERR_IntSignal_BitAddressOffset 13
#define CH16_INTSIGNAL_ENABLEREG_Enable_SHADOWREG_OR_LLI_INVALID_ERR_IntSignal_RegisterSize 1



#define CH16_INTSIGNAL_ENABLEREG_Enable_SLVIF_MULTIBLKTYPE_ERR_IntSignal_BitAddressOffset 14
#define CH16_INTSIGNAL_ENABLEREG_Enable_SLVIF_MULTIBLKTYPE_ERR_IntSignal_RegisterSize 1



#define CH16_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_15_BitAddressOffset 15
#define CH16_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_15_RegisterSize 1



#define CH16_INTSIGNAL_ENABLEREG_Enable_SLVIF_DEC_ERR_IntSignal_BitAddressOffset 16
#define CH16_INTSIGNAL_ENABLEREG_Enable_SLVIF_DEC_ERR_IntSignal_RegisterSize 1



#define CH16_INTSIGNAL_ENABLEREG_Enable_SLVIF_WR2RO_ERR_IntSignal_BitAddressOffset 17
#define CH16_INTSIGNAL_ENABLEREG_Enable_SLVIF_WR2RO_ERR_IntSignal_RegisterSize 1



#define CH16_INTSIGNAL_ENABLEREG_Enable_SLVIF_RD2RWO_ERR_IntSignal_BitAddressOffset 18
#define CH16_INTSIGNAL_ENABLEREG_Enable_SLVIF_RD2RWO_ERR_IntSignal_RegisterSize 1



#define CH16_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRONCHEN_ERR_IntSignal_BitAddressOffset 19
#define CH16_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRONCHEN_ERR_IntSignal_RegisterSize 1



#define CH16_INTSIGNAL_ENABLEREG_Enable_SLVIF_SHADOWREG_WRON_VALID_ERR_IntSignal_BitAddressOffset 20
#define CH16_INTSIGNAL_ENABLEREG_Enable_SLVIF_SHADOWREG_WRON_VALID_ERR_IntSignal_RegisterSize 1



#define CH16_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRONHOLD_ERR_IntSignal_BitAddressOffset 21
#define CH16_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRONHOLD_ERR_IntSignal_RegisterSize 1



#define CH16_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_22to23_BitAddressOffset 22
#define CH16_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_22to23_RegisterSize 2



#define CH16_INTSIGNAL_ENABLEREG_Enable_SLVIF_ADDRPARITY_ERR_IntSignal_BitAddressOffset 24
#define CH16_INTSIGNAL_ENABLEREG_Enable_SLVIF_ADDRPARITY_ERR_IntSignal_RegisterSize 1



#define CH16_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRPARITY_ERR_IntSignal_BitAddressOffset 25
#define CH16_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRPARITY_ERR_IntSignal_RegisterSize 1



#define CH16_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_26_BitAddressOffset 26
#define CH16_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_26_RegisterSize 1



#define CH16_INTSIGNAL_ENABLEREG_Enable_CH_LOCK_CLEARED_IntSignal_BitAddressOffset 27
#define CH16_INTSIGNAL_ENABLEREG_Enable_CH_LOCK_CLEARED_IntSignal_RegisterSize 1



#define CH16_INTSIGNAL_ENABLEREG_Enable_CH_SRC_SUSPENDED_IntSignal_BitAddressOffset 28
#define CH16_INTSIGNAL_ENABLEREG_Enable_CH_SRC_SUSPENDED_IntSignal_RegisterSize 1



#define CH16_INTSIGNAL_ENABLEREG_Enable_CH_SUSPENDED_IntSignal_BitAddressOffset 29
#define CH16_INTSIGNAL_ENABLEREG_Enable_CH_SUSPENDED_IntSignal_RegisterSize 1



#define CH16_INTSIGNAL_ENABLEREG_Enable_CH_DISABLED_IntSignal_BitAddressOffset 30
#define CH16_INTSIGNAL_ENABLEREG_Enable_CH_DISABLED_IntSignal_RegisterSize 1



#define CH16_INTSIGNAL_ENABLEREG_Enable_CH_ABORTED_IntSignal_BitAddressOffset 31
#define CH16_INTSIGNAL_ENABLEREG_Enable_CH_ABORTED_IntSignal_RegisterSize 1



#define CH16_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_CHMem_CorrERR_IntSignal_BitAddressOffset 32
#define CH16_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_CHMem_CorrERR_IntSignal_RegisterSize 1



#define CH16_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_CHMem_UnCorrERR_IntSignal_BitAddressOffset 33
#define CH16_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_CHMem_UnCorrERR_IntSignal_RegisterSize 1



#define CH16_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_UIDMem_CorrERR_IntSignal_BitAddressOffset 34
#define CH16_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_UIDMem_CorrERR_IntSignal_RegisterSize 1



#define CH16_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_UIDMem_UnCorrERR_IntSignal_BitAddressOffset 35
#define CH16_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_UIDMem_UnCorrERR_IntSignal_RegisterSize 1



#define CH16_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_36to63_BitAddressOffset 36
#define CH16_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_36to63_RegisterSize 28





#define CH16_INTCLEARREG (Channel16_Registers_Address_Block_BaseAddress + 0x98)
#define CH16_INTCLEARREG_RegisterSize 64
#define CH16_INTCLEARREG_RegisterResetValue 0x0
#define CH16_INTCLEARREG_RegisterResetMask 0xffffffffffffffff





#define CH16_INTCLEARREG_Clear_BLOCK_TFR_DONE_IntStat_BitAddressOffset 0
#define CH16_INTCLEARREG_Clear_BLOCK_TFR_DONE_IntStat_RegisterSize 1



#define CH16_INTCLEARREG_Clear_DMA_TFR_DONE_IntStat_BitAddressOffset 1
#define CH16_INTCLEARREG_Clear_DMA_TFR_DONE_IntStat_RegisterSize 1



#define CH16_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_2_BitAddressOffset 2
#define CH16_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_2_RegisterSize 1



#define CH16_INTCLEARREG_Clear_SRC_TRANSCOMP_IntStat_BitAddressOffset 3
#define CH16_INTCLEARREG_Clear_SRC_TRANSCOMP_IntStat_RegisterSize 1



#define CH16_INTCLEARREG_Clear_DST_TRANSCOMP_IntStat_BitAddressOffset 4
#define CH16_INTCLEARREG_Clear_DST_TRANSCOMP_IntStat_RegisterSize 1



#define CH16_INTCLEARREG_Clear_SRC_DEC_ERR_IntStat_BitAddressOffset 5
#define CH16_INTCLEARREG_Clear_SRC_DEC_ERR_IntStat_RegisterSize 1



#define CH16_INTCLEARREG_Clear_DST_DEC_ERR_IntStat_BitAddressOffset 6
#define CH16_INTCLEARREG_Clear_DST_DEC_ERR_IntStat_RegisterSize 1



#define CH16_INTCLEARREG_Clear_SRC_SLV_ERR_IntStat_BitAddressOffset 7
#define CH16_INTCLEARREG_Clear_SRC_SLV_ERR_IntStat_RegisterSize 1



#define CH16_INTCLEARREG_Clear_DST_SLV_ERR_IntStat_BitAddressOffset 8
#define CH16_INTCLEARREG_Clear_DST_SLV_ERR_IntStat_RegisterSize 1



#define CH16_INTCLEARREG_Clear_LLI_RD_DEC_ERR_IntStat_BitAddressOffset 9
#define CH16_INTCLEARREG_Clear_LLI_RD_DEC_ERR_IntStat_RegisterSize 1



#define CH16_INTCLEARREG_Clear_LLI_WR_DEC_ERR_IntStat_BitAddressOffset 10
#define CH16_INTCLEARREG_Clear_LLI_WR_DEC_ERR_IntStat_RegisterSize 1



#define CH16_INTCLEARREG_Clear_LLI_RD_SLV_ERR_IntStat_BitAddressOffset 11
#define CH16_INTCLEARREG_Clear_LLI_RD_SLV_ERR_IntStat_RegisterSize 1



#define CH16_INTCLEARREG_Clear_LLI_WR_SLV_ERR_IntStat_BitAddressOffset 12
#define CH16_INTCLEARREG_Clear_LLI_WR_SLV_ERR_IntStat_RegisterSize 1



#define CH16_INTCLEARREG_Clear_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_BitAddressOffset 13
#define CH16_INTCLEARREG_Clear_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_RegisterSize 1



#define CH16_INTCLEARREG_Clear_SLVIF_MULTIBLKTYPE_ERR_IntStat_BitAddressOffset 14
#define CH16_INTCLEARREG_Clear_SLVIF_MULTIBLKTYPE_ERR_IntStat_RegisterSize 1



#define CH16_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_15_BitAddressOffset 15
#define CH16_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_15_RegisterSize 1



#define CH16_INTCLEARREG_Clear_SLVIF_DEC_ERR_IntStat_BitAddressOffset 16
#define CH16_INTCLEARREG_Clear_SLVIF_DEC_ERR_IntStat_RegisterSize 1



#define CH16_INTCLEARREG_Clear_SLVIF_WR2RO_ERR_IntStat_BitAddressOffset 17
#define CH16_INTCLEARREG_Clear_SLVIF_WR2RO_ERR_IntStat_RegisterSize 1



#define CH16_INTCLEARREG_Clear_SLVIF_RD2RWO_ERR_IntStat_BitAddressOffset 18
#define CH16_INTCLEARREG_Clear_SLVIF_RD2RWO_ERR_IntStat_RegisterSize 1



#define CH16_INTCLEARREG_Clear_SLVIF_WRONCHEN_ERR_IntStat_BitAddressOffset 19
#define CH16_INTCLEARREG_Clear_SLVIF_WRONCHEN_ERR_IntStat_RegisterSize 1



#define CH16_INTCLEARREG_Clear_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_BitAddressOffset 20
#define CH16_INTCLEARREG_Clear_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_RegisterSize 1



#define CH16_INTCLEARREG_Clear_SLVIF_WRONHOLD_ERR_IntStat_BitAddressOffset 21
#define CH16_INTCLEARREG_Clear_SLVIF_WRONHOLD_ERR_IntStat_RegisterSize 1



#define CH16_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_22to23_BitAddressOffset 22
#define CH16_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_22to23_RegisterSize 2



#define CH16_INTCLEARREG_Clear_SLVIF_ADDRPARITY_ERR_IntStat_BitAddressOffset 24
#define CH16_INTCLEARREG_Clear_SLVIF_ADDRPARITY_ERR_IntStat_RegisterSize 1



#define CH16_INTCLEARREG_Clear_SLVIF_WRPARITY_ERR_IntStat_BitAddressOffset 25
#define CH16_INTCLEARREG_Clear_SLVIF_WRPARITY_ERR_IntStat_RegisterSize 1



#define CH16_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_26_BitAddressOffset 26
#define CH16_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_26_RegisterSize 1



#define CH16_INTCLEARREG_Clear_CH_LOCK_CLEARED_IntStat_BitAddressOffset 27
#define CH16_INTCLEARREG_Clear_CH_LOCK_CLEARED_IntStat_RegisterSize 1



#define CH16_INTCLEARREG_Clear_CH_SRC_SUSPENDED_IntStat_BitAddressOffset 28
#define CH16_INTCLEARREG_Clear_CH_SRC_SUSPENDED_IntStat_RegisterSize 1



#define CH16_INTCLEARREG_Clear_CH_SUSPENDED_IntStat_BitAddressOffset 29
#define CH16_INTCLEARREG_Clear_CH_SUSPENDED_IntStat_RegisterSize 1



#define CH16_INTCLEARREG_Clear_CH_DISABLED_IntStat_BitAddressOffset 30
#define CH16_INTCLEARREG_Clear_CH_DISABLED_IntStat_RegisterSize 1



#define CH16_INTCLEARREG_Clear_CH_ABORTED_IntStat_BitAddressOffset 31
#define CH16_INTCLEARREG_Clear_CH_ABORTED_IntStat_RegisterSize 1



#define CH16_INTCLEARREG_Clear_ECC_PROT_CHMem_CorrERR_IntStat_BitAddressOffset 32
#define CH16_INTCLEARREG_Clear_ECC_PROT_CHMem_CorrERR_IntStat_RegisterSize 1



#define CH16_INTCLEARREG_Clear_ECC_PROT_CHMem_UnCorrERR_IntStat_BitAddressOffset 33
#define CH16_INTCLEARREG_Clear_ECC_PROT_CHMem_UnCorrERR_IntStat_RegisterSize 1



#define CH16_INTCLEARREG_Clear_ECC_PROT_UIDMem_CorrERR_IntStat_BitAddressOffset 34
#define CH16_INTCLEARREG_Clear_ECC_PROT_UIDMem_CorrERR_IntStat_RegisterSize 1



#define CH16_INTCLEARREG_Clear_ECC_PROT_UIDMem_UnCorrERR_IntStat_BitAddressOffset 35
#define CH16_INTCLEARREG_Clear_ECC_PROT_UIDMem_UnCorrERR_IntStat_RegisterSize 1



#define CH16_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_36to63_BitAddressOffset 36
#define CH16_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_36to63_RegisterSize 28





#define CH16_CFG_EXTD (Channel16_Registers_Address_Block_BaseAddress + 0xa0)
#define CH16_CFG_EXTD_RegisterSize 64
#define CH16_CFG_EXTD_RegisterResetValue 0x0
#define CH16_CFG_EXTD_RegisterResetMask 0xffffffffffffffff





#define CH16_CFG_EXTD_LLI_AXPROT_BitAddressOffset 0
#define CH16_CFG_EXTD_LLI_AXPROT_RegisterSize 3



#define CH16_CFG_EXTD_LLI_AXCACHE_BitAddressOffset 3
#define CH16_CFG_EXTD_LLI_AXCACHE_RegisterSize 4



#define CH16_CFG_EXTD_RSVD_DMAC_CHx_CFG_EXTD_7to63_BitAddressOffset 7
#define CH16_CFG_EXTD_RSVD_DMAC_CHx_CFG_EXTD_7to63_RegisterSize 57



#define Channel17_Registers_Address_Block_BaseAddress 0x1100



#define CH17_SAR (Channel17_Registers_Address_Block_BaseAddress + 0x0)
#define CH17_SAR_RegisterSize 64
#define CH17_SAR_RegisterResetValue 0x0
#define CH17_SAR_RegisterResetMask 0xffffffffffffffff





#define CH17_SAR_SAR_BitAddressOffset 0
#define CH17_SAR_SAR_RegisterSize 64





#define CH17_DAR (Channel17_Registers_Address_Block_BaseAddress + 0x8)
#define CH17_DAR_RegisterSize 64
#define CH17_DAR_RegisterResetValue 0x0
#define CH17_DAR_RegisterResetMask 0xffffffffffffffff





#define CH17_DAR_DAR_BitAddressOffset 0
#define CH17_DAR_DAR_RegisterSize 64





#define CH17_BLOCK_TS (Channel17_Registers_Address_Block_BaseAddress + 0x10)
#define CH17_BLOCK_TS_RegisterSize 64
#define CH17_BLOCK_TS_RegisterResetValue 0x0
#define CH17_BLOCK_TS_RegisterResetMask 0xffffffffffffffff





#define CH17_BLOCK_TS_BLOCK_TS_BitAddressOffset 0
#define CH17_BLOCK_TS_BLOCK_TS_RegisterSize 22



#define CH17_BLOCK_TS_RSVD_DMAC_CHx_BLOCK_TSREG_63to22_BitAddressOffset 22
#define CH17_BLOCK_TS_RSVD_DMAC_CHx_BLOCK_TSREG_63to22_RegisterSize 42





#define CH17_CTL (Channel17_Registers_Address_Block_BaseAddress + 0x18)
#define CH17_CTL_RegisterSize 64
#define CH17_CTL_RegisterResetValue 0x1200
#define CH17_CTL_RegisterResetMask 0xffffffffffffffff





#define CH17_CTL_SMS_BitAddressOffset 0
#define CH17_CTL_SMS_RegisterSize 1



#define CH17_CTL_RSVD_DMAC_CHx_CTL_1_BitAddressOffset 1
#define CH17_CTL_RSVD_DMAC_CHx_CTL_1_RegisterSize 1



#define CH17_CTL_DMS_BitAddressOffset 2
#define CH17_CTL_DMS_RegisterSize 1



#define CH17_CTL_RSVD_DMAC_CHx_CTL_3_BitAddressOffset 3
#define CH17_CTL_RSVD_DMAC_CHx_CTL_3_RegisterSize 1



#define CH17_CTL_SINC_BitAddressOffset 4
#define CH17_CTL_SINC_RegisterSize 1



#define CH17_CTL_RSVD_DMAC_CHx_CTL_5_BitAddressOffset 5
#define CH17_CTL_RSVD_DMAC_CHx_CTL_5_RegisterSize 1



#define CH17_CTL_DINC_BitAddressOffset 6
#define CH17_CTL_DINC_RegisterSize 1



#define CH17_CTL_RSVD_DMAC_CHx_CTL_7_BitAddressOffset 7
#define CH17_CTL_RSVD_DMAC_CHx_CTL_7_RegisterSize 1



#define CH17_CTL_SRC_TR_WIDTH_BitAddressOffset 8
#define CH17_CTL_SRC_TR_WIDTH_RegisterSize 3



#define CH17_CTL_DST_TR_WIDTH_BitAddressOffset 11
#define CH17_CTL_DST_TR_WIDTH_RegisterSize 3



#define CH17_CTL_SRC_MSIZE_BitAddressOffset 14
#define CH17_CTL_SRC_MSIZE_RegisterSize 4



#define CH17_CTL_DST_MSIZE_BitAddressOffset 18
#define CH17_CTL_DST_MSIZE_RegisterSize 4



#define CH17_CTL_AR_CACHE_BitAddressOffset 22
#define CH17_CTL_AR_CACHE_RegisterSize 4



#define CH17_CTL_AW_CACHE_BitAddressOffset 26
#define CH17_CTL_AW_CACHE_RegisterSize 4



#define CH17_CTL_NonPosted_LastWrite_En_BitAddressOffset 30
#define CH17_CTL_NonPosted_LastWrite_En_RegisterSize 1



#define CH17_CTL_RSVD_DMAC_CHx_CTL_31_BitAddressOffset 31
#define CH17_CTL_RSVD_DMAC_CHx_CTL_31_RegisterSize 1



#define CH17_CTL_AR_PROT_BitAddressOffset 32
#define CH17_CTL_AR_PROT_RegisterSize 3



#define CH17_CTL_AW_PROT_BitAddressOffset 35
#define CH17_CTL_AW_PROT_RegisterSize 3



#define CH17_CTL_ARLEN_EN_BitAddressOffset 38
#define CH17_CTL_ARLEN_EN_RegisterSize 1



#define CH17_CTL_ARLEN_BitAddressOffset 39
#define CH17_CTL_ARLEN_RegisterSize 8



#define CH17_CTL_AWLEN_EN_BitAddressOffset 47
#define CH17_CTL_AWLEN_EN_RegisterSize 1



#define CH17_CTL_AWLEN_BitAddressOffset 48
#define CH17_CTL_AWLEN_RegisterSize 8



#define CH17_CTL_SRC_STAT_EN_BitAddressOffset 56
#define CH17_CTL_SRC_STAT_EN_RegisterSize 1



#define CH17_CTL_DST_STAT_EN_BitAddressOffset 57
#define CH17_CTL_DST_STAT_EN_RegisterSize 1



#define CH17_CTL_IOC_BlkTfr_BitAddressOffset 58
#define CH17_CTL_IOC_BlkTfr_RegisterSize 1



#define CH17_CTL_RSVD_DMAC_CHx_CTL_59to61_BitAddressOffset 59
#define CH17_CTL_RSVD_DMAC_CHx_CTL_59to61_RegisterSize 3



#define CH17_CTL_SHADOWREG_OR_LLI_LAST_BitAddressOffset 62
#define CH17_CTL_SHADOWREG_OR_LLI_LAST_RegisterSize 1



#define CH17_CTL_SHADOWREG_OR_LLI_VALID_BitAddressOffset 63
#define CH17_CTL_SHADOWREG_OR_LLI_VALID_RegisterSize 1





#define CH17_CFG2 (Channel17_Registers_Address_Block_BaseAddress + 0x20)
#define CH17_CFG2_RegisterSize 64
#define CH17_CFG2_RegisterResetValue 0x6801b00000000
#define CH17_CFG2_RegisterResetMask 0xffffffffffffffff





#define CH17_CFG2_SRC_MULTBLK_TYPE_BitAddressOffset 0
#define CH17_CFG2_SRC_MULTBLK_TYPE_RegisterSize 2



#define CH17_CFG2_DST_MULTBLK_TYPE_BitAddressOffset 2
#define CH17_CFG2_DST_MULTBLK_TYPE_RegisterSize 2



#define CH17_CFG2_SRC_PER_BitAddressOffset 4
#define CH17_CFG2_SRC_PER_RegisterSize 5



#define CH17_CFG2_RSVD_DMAC_CHx_CFG_9_4_BitAddressOffset 9
#define CH17_CFG2_RSVD_DMAC_CHx_CFG_9_4_RegisterSize 1



#define CH17_CFG2_RSVD_DMAC_CHx_CFG_10_BitAddressOffset 10
#define CH17_CFG2_RSVD_DMAC_CHx_CFG_10_RegisterSize 1



#define CH17_CFG2_DST_PER_BitAddressOffset 11
#define CH17_CFG2_DST_PER_RegisterSize 5



#define CH17_CFG2_RSVD_DMAC_CHx_CFG_16_11_BitAddressOffset 16
#define CH17_CFG2_RSVD_DMAC_CHx_CFG_16_11_RegisterSize 1



#define CH17_CFG2_RSVD_DMAC_CHx_CFG_17_BitAddressOffset 17
#define CH17_CFG2_RSVD_DMAC_CHx_CFG_17_RegisterSize 1



#define CH17_CFG2_RD_UID_BitAddressOffset 18
#define CH17_CFG2_RD_UID_RegisterSize 4



#define CH17_CFG2_RSVD_DMAC_CHx_CFG_22to24_BitAddressOffset 22
#define CH17_CFG2_RSVD_DMAC_CHx_CFG_22to24_RegisterSize 3



#define CH17_CFG2_WR_UID_BitAddressOffset 25
#define CH17_CFG2_WR_UID_RegisterSize 4



#define CH17_CFG2_RSVD_DMAC_CHx_CFG_29to31_BitAddressOffset 29
#define CH17_CFG2_RSVD_DMAC_CHx_CFG_29to31_RegisterSize 3



#define CH17_CFG2_TT_FC_BitAddressOffset 32
#define CH17_CFG2_TT_FC_RegisterSize 3



#define CH17_CFG2_HS_SEL_SRC_BitAddressOffset 35
#define CH17_CFG2_HS_SEL_SRC_RegisterSize 1



#define CH17_CFG2_HS_SEL_DST_BitAddressOffset 36
#define CH17_CFG2_HS_SEL_DST_RegisterSize 1



#define CH17_CFG2_SRC_HWHS_POL_BitAddressOffset 37
#define CH17_CFG2_SRC_HWHS_POL_RegisterSize 1



#define CH17_CFG2_DST_HWHS_POL_BitAddressOffset 38
#define CH17_CFG2_DST_HWHS_POL_RegisterSize 1



#define CH17_CFG2_RSVD_DMAC_CHx_CFG_39to46_BitAddressOffset 39
#define CH17_CFG2_RSVD_DMAC_CHx_CFG_39to46_RegisterSize 8



#define CH17_CFG2_CH_PRIOR_BitAddressOffset 47
#define CH17_CFG2_CH_PRIOR_RegisterSize 5



#define CH17_CFG2_LOCK_CH_BitAddressOffset 52
#define CH17_CFG2_LOCK_CH_RegisterSize 1



#define CH17_CFG2_LOCK_CH_L_BitAddressOffset 53
#define CH17_CFG2_LOCK_CH_L_RegisterSize 2



#define CH17_CFG2_SRC_OSR_LMT_BitAddressOffset 55
#define CH17_CFG2_SRC_OSR_LMT_RegisterSize 4



#define CH17_CFG2_DST_OSR_LMT_BitAddressOffset 59
#define CH17_CFG2_DST_OSR_LMT_RegisterSize 4



#define CH17_CFG2_RSVD_DMAC_CHx_CFG_63_BitAddressOffset 63
#define CH17_CFG2_RSVD_DMAC_CHx_CFG_63_RegisterSize 1





#define CH17_LLP (Channel17_Registers_Address_Block_BaseAddress + 0x28)
#define CH17_LLP_RegisterSize 64
#define CH17_LLP_RegisterResetValue 0x0
#define CH17_LLP_RegisterResetMask 0xffffffffffffffff





#define CH17_LLP_LMS_BitAddressOffset 0
#define CH17_LLP_LMS_RegisterSize 1



#define CH17_LLP_RSVD_DMAC_CHx_LLP_1to5_BitAddressOffset 1
#define CH17_LLP_RSVD_DMAC_CHx_LLP_1to5_RegisterSize 5



#define CH17_LLP_LOC_BitAddressOffset 6
#define CH17_LLP_LOC_RegisterSize 58





#define CH17_STATUSREG (Channel17_Registers_Address_Block_BaseAddress + 0x30)
#define CH17_STATUSREG_RegisterSize 64
#define CH17_STATUSREG_RegisterResetValue 0x0
#define CH17_STATUSREG_RegisterResetMask 0xffffffffffffffff





#define CH17_STATUSREG_CMPLTD_BLK_TFR_SIZE_BitAddressOffset 0
#define CH17_STATUSREG_CMPLTD_BLK_TFR_SIZE_RegisterSize 22



#define CH17_STATUSREG_RSVD_DMAC_CHx_STATUSREG_22to31_BitAddressOffset 22
#define CH17_STATUSREG_RSVD_DMAC_CHx_STATUSREG_22to31_RegisterSize 10



#define CH17_STATUSREG_DATA_LEFT_IN_FIFO_BitAddressOffset 32
#define CH17_STATUSREG_DATA_LEFT_IN_FIFO_RegisterSize 15



#define CH17_STATUSREG_RSVD_DMAC_CHx_STATUSREG_47to63_BitAddressOffset 47
#define CH17_STATUSREG_RSVD_DMAC_CHx_STATUSREG_47to63_RegisterSize 17





#define CH17_SWHSSRCREG (Channel17_Registers_Address_Block_BaseAddress + 0x38)
#define CH17_SWHSSRCREG_RegisterSize 64
#define CH17_SWHSSRCREG_RegisterResetValue 0x0
#define CH17_SWHSSRCREG_RegisterResetMask 0xffffffffffffffff





#define CH17_SWHSSRCREG_SWHS_REQ_SRC_BitAddressOffset 0
#define CH17_SWHSSRCREG_SWHS_REQ_SRC_RegisterSize 1



#define CH17_SWHSSRCREG_SWHS_REQ_SRC_WE_BitAddressOffset 1
#define CH17_SWHSSRCREG_SWHS_REQ_SRC_WE_RegisterSize 1



#define CH17_SWHSSRCREG_SWHS_SGLREQ_SRC_BitAddressOffset 2
#define CH17_SWHSSRCREG_SWHS_SGLREQ_SRC_RegisterSize 1



#define CH17_SWHSSRCREG_SWHS_SGLREQ_SRC_WE_BitAddressOffset 3
#define CH17_SWHSSRCREG_SWHS_SGLREQ_SRC_WE_RegisterSize 1



#define CH17_SWHSSRCREG_SWHS_LST_SRC_BitAddressOffset 4
#define CH17_SWHSSRCREG_SWHS_LST_SRC_RegisterSize 1



#define CH17_SWHSSRCREG_SWHS_LST_SRC_WE_BitAddressOffset 5
#define CH17_SWHSSRCREG_SWHS_LST_SRC_WE_RegisterSize 1



#define CH17_SWHSSRCREG_RSVD_DMAC_CHx_SWHSSRCREG_6to63_BitAddressOffset 6
#define CH17_SWHSSRCREG_RSVD_DMAC_CHx_SWHSSRCREG_6to63_RegisterSize 58





#define CH17_SWHSDSTREG (Channel17_Registers_Address_Block_BaseAddress + 0x40)
#define CH17_SWHSDSTREG_RegisterSize 64
#define CH17_SWHSDSTREG_RegisterResetValue 0x0
#define CH17_SWHSDSTREG_RegisterResetMask 0xffffffffffffffff





#define CH17_SWHSDSTREG_SWHS_REQ_DST_BitAddressOffset 0
#define CH17_SWHSDSTREG_SWHS_REQ_DST_RegisterSize 1



#define CH17_SWHSDSTREG_SWHS_REQ_DST_WE_BitAddressOffset 1
#define CH17_SWHSDSTREG_SWHS_REQ_DST_WE_RegisterSize 1



#define CH17_SWHSDSTREG_SWHS_SGLREQ_DST_BitAddressOffset 2
#define CH17_SWHSDSTREG_SWHS_SGLREQ_DST_RegisterSize 1



#define CH17_SWHSDSTREG_SWHS_SGLREQ_DST_WE_BitAddressOffset 3
#define CH17_SWHSDSTREG_SWHS_SGLREQ_DST_WE_RegisterSize 1



#define CH17_SWHSDSTREG_SWHS_LST_DST_BitAddressOffset 4
#define CH17_SWHSDSTREG_SWHS_LST_DST_RegisterSize 1



#define CH17_SWHSDSTREG_SWHS_LST_DST_WE_BitAddressOffset 5
#define CH17_SWHSDSTREG_SWHS_LST_DST_WE_RegisterSize 1



#define CH17_SWHSDSTREG_RSVD_DMAC_CHx_SWHSDSTREG_6to63_BitAddressOffset 6
#define CH17_SWHSDSTREG_RSVD_DMAC_CHx_SWHSDSTREG_6to63_RegisterSize 58





#define CH17_BLK_TFR_RESUMEREQREG (Channel17_Registers_Address_Block_BaseAddress + 0x48)
#define CH17_BLK_TFR_RESUMEREQREG_RegisterSize 64
#define CH17_BLK_TFR_RESUMEREQREG_RegisterResetValue 0x0
#define CH17_BLK_TFR_RESUMEREQREG_RegisterResetMask 0xffffffffffffffff





#define CH17_BLK_TFR_RESUMEREQREG_BLK_TFR_RESUMEREQ_BitAddressOffset 0
#define CH17_BLK_TFR_RESUMEREQREG_BLK_TFR_RESUMEREQ_RegisterSize 1



#define CH17_BLK_TFR_RESUMEREQREG_RSVD_DMAC_CHx_BLK_TFR_RESUMEREQREG_1to63_BitAddressOffset 1
#define CH17_BLK_TFR_RESUMEREQREG_RSVD_DMAC_CHx_BLK_TFR_RESUMEREQREG_1to63_RegisterSize 63





#define CH17_AXI_IDREG (Channel17_Registers_Address_Block_BaseAddress + 0x50)
#define CH17_AXI_IDREG_RegisterSize 64
#define CH17_AXI_IDREG_RegisterResetValue 0x0
#define CH17_AXI_IDREG_RegisterResetMask 0xffffffffffffffff





#define CH17_AXI_IDREG_AXI_READ_ID_SUFFIX_BitAddressOffset 0
#define CH17_AXI_IDREG_AXI_READ_ID_SUFFIX_RegisterSize 2



#define CH17_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_IDW_L2NCm1to31_BitAddressOffset 2
#define CH17_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_IDW_L2NCm1to31_RegisterSize 14



#define CH17_AXI_IDREG_AXI_WRITE_ID_SUFFIX_BitAddressOffset 16
#define CH17_AXI_IDREG_AXI_WRITE_ID_SUFFIX_RegisterSize 2



#define CH17_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_IDW_L2NCm32to63_BitAddressOffset 18
#define CH17_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_IDW_L2NCm32to63_RegisterSize 14



#define CH17_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_32to63_BitAddressOffset 32
#define CH17_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_32to63_RegisterSize 32





#define CH17_AXI_QOSREG (Channel17_Registers_Address_Block_BaseAddress + 0x58)
#define CH17_AXI_QOSREG_RegisterSize 64
#define CH17_AXI_QOSREG_RegisterResetValue 0x0
#define CH17_AXI_QOSREG_RegisterResetMask 0xffffffffffffffff





#define CH17_AXI_QOSREG_AXI_AWQOS_BitAddressOffset 0
#define CH17_AXI_QOSREG_AXI_AWQOS_RegisterSize 4



#define CH17_AXI_QOSREG_AXI_ARQOS_BitAddressOffset 4
#define CH17_AXI_QOSREG_AXI_ARQOS_RegisterSize 4



#define CH17_AXI_QOSREG_RSVD_DMAC_CHx_AXI_QOSREG_8to63_BitAddressOffset 8
#define CH17_AXI_QOSREG_RSVD_DMAC_CHx_AXI_QOSREG_8to63_RegisterSize 56





#define CH17_SSTAT (Channel17_Registers_Address_Block_BaseAddress + 0x60)
#define CH17_SSTAT_RegisterSize 64
#define CH17_SSTAT_RegisterResetValue 0x0
#define CH17_SSTAT_RegisterResetMask 0xffffffffffffffff





#define CH17_SSTAT_SSTAT_BitAddressOffset 0
#define CH17_SSTAT_SSTAT_RegisterSize 32



#define CH17_SSTAT_RSVD_DMAC_CHx_SSTAT_32to63_BitAddressOffset 32
#define CH17_SSTAT_RSVD_DMAC_CHx_SSTAT_32to63_RegisterSize 32





#define CH17_DSTAT (Channel17_Registers_Address_Block_BaseAddress + 0x68)
#define CH17_DSTAT_RegisterSize 64
#define CH17_DSTAT_RegisterResetValue 0x0
#define CH17_DSTAT_RegisterResetMask 0xffffffffffffffff





#define CH17_DSTAT_DSTAT_BitAddressOffset 0
#define CH17_DSTAT_DSTAT_RegisterSize 32



#define CH17_DSTAT_RSVD_DMAC_CHx_DSTAT_32to63_BitAddressOffset 32
#define CH17_DSTAT_RSVD_DMAC_CHx_DSTAT_32to63_RegisterSize 32





#define CH17_SSTATAR (Channel17_Registers_Address_Block_BaseAddress + 0x70)
#define CH17_SSTATAR_RegisterSize 64
#define CH17_SSTATAR_RegisterResetValue 0x0
#define CH17_SSTATAR_RegisterResetMask 0xffffffffffffffff





#define CH17_SSTATAR_SSTATAR_BitAddressOffset 0
#define CH17_SSTATAR_SSTATAR_RegisterSize 64





#define CH17_DSTATAR (Channel17_Registers_Address_Block_BaseAddress + 0x78)
#define CH17_DSTATAR_RegisterSize 64
#define CH17_DSTATAR_RegisterResetValue 0x0
#define CH17_DSTATAR_RegisterResetMask 0xffffffffffffffff





#define CH17_DSTATAR_DSTATAR_BitAddressOffset 0
#define CH17_DSTATAR_DSTATAR_RegisterSize 64





#define CH17_INTSTATUS_ENABLEREG (Channel17_Registers_Address_Block_BaseAddress + 0x80)
#define CH17_INTSTATUS_ENABLEREG_RegisterSize 64
#define CH17_INTSTATUS_ENABLEREG_RegisterResetValue 0xffffffffffffffff
#define CH17_INTSTATUS_ENABLEREG_RegisterResetMask 0xffffffffffffffff





#define CH17_INTSTATUS_ENABLEREG_Enable_BLOCK_TFR_DONE_IntStat_BitAddressOffset 0
#define CH17_INTSTATUS_ENABLEREG_Enable_BLOCK_TFR_DONE_IntStat_RegisterSize 1



#define CH17_INTSTATUS_ENABLEREG_Enable_DMA_TFR_DONE_IntStat_BitAddressOffset 1
#define CH17_INTSTATUS_ENABLEREG_Enable_DMA_TFR_DONE_IntStat_RegisterSize 1



#define CH17_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_2_BitAddressOffset 2
#define CH17_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_2_RegisterSize 1



#define CH17_INTSTATUS_ENABLEREG_Enable_SRC_TRANSCOMP_IntStat_BitAddressOffset 3
#define CH17_INTSTATUS_ENABLEREG_Enable_SRC_TRANSCOMP_IntStat_RegisterSize 1



#define CH17_INTSTATUS_ENABLEREG_Enable_DST_TRANSCOMP_IntStat_BitAddressOffset 4
#define CH17_INTSTATUS_ENABLEREG_Enable_DST_TRANSCOMP_IntStat_RegisterSize 1



#define CH17_INTSTATUS_ENABLEREG_Enable_SRC_DEC_ERR_IntStat_BitAddressOffset 5
#define CH17_INTSTATUS_ENABLEREG_Enable_SRC_DEC_ERR_IntStat_RegisterSize 1



#define CH17_INTSTATUS_ENABLEREG_Enable_DST_DEC_ERR_IntStat_BitAddressOffset 6
#define CH17_INTSTATUS_ENABLEREG_Enable_DST_DEC_ERR_IntStat_RegisterSize 1



#define CH17_INTSTATUS_ENABLEREG_Enable_SRC_SLV_ERR_IntStat_BitAddressOffset 7
#define CH17_INTSTATUS_ENABLEREG_Enable_SRC_SLV_ERR_IntStat_RegisterSize 1



#define CH17_INTSTATUS_ENABLEREG_Enable_DST_SLV_ERR_IntStat_BitAddressOffset 8
#define CH17_INTSTATUS_ENABLEREG_Enable_DST_SLV_ERR_IntStat_RegisterSize 1



#define CH17_INTSTATUS_ENABLEREG_Enable_LLI_RD_DEC_ERR_IntStat_BitAddressOffset 9
#define CH17_INTSTATUS_ENABLEREG_Enable_LLI_RD_DEC_ERR_IntStat_RegisterSize 1



#define CH17_INTSTATUS_ENABLEREG_Enable_LLI_WR_DEC_ERR_IntStat_BitAddressOffset 10
#define CH17_INTSTATUS_ENABLEREG_Enable_LLI_WR_DEC_ERR_IntStat_RegisterSize 1



#define CH17_INTSTATUS_ENABLEREG_Enable_LLI_RD_SLV_ERR_IntStat_BitAddressOffset 11
#define CH17_INTSTATUS_ENABLEREG_Enable_LLI_RD_SLV_ERR_IntStat_RegisterSize 1



#define CH17_INTSTATUS_ENABLEREG_Enable_LLI_WR_SLV_ERR_IntStat_BitAddressOffset 12
#define CH17_INTSTATUS_ENABLEREG_Enable_LLI_WR_SLV_ERR_IntStat_RegisterSize 1



#define CH17_INTSTATUS_ENABLEREG_Enable_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_BitAddressOffset 13
#define CH17_INTSTATUS_ENABLEREG_Enable_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_RegisterSize 1



#define CH17_INTSTATUS_ENABLEREG_Enable_SLVIF_MULTIBLKTYPE_ERR_IntStat_BitAddressOffset 14
#define CH17_INTSTATUS_ENABLEREG_Enable_SLVIF_MULTIBLKTYPE_ERR_IntStat_RegisterSize 1



#define CH17_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_15_BitAddressOffset 15
#define CH17_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_15_RegisterSize 1



#define CH17_INTSTATUS_ENABLEREG_Enable_SLVIF_DEC_ERR_IntStat_BitAddressOffset 16
#define CH17_INTSTATUS_ENABLEREG_Enable_SLVIF_DEC_ERR_IntStat_RegisterSize 1



#define CH17_INTSTATUS_ENABLEREG_Enable_SLVIF_WR2RO_ERR_IntStat_BitAddressOffset 17
#define CH17_INTSTATUS_ENABLEREG_Enable_SLVIF_WR2RO_ERR_IntStat_RegisterSize 1



#define CH17_INTSTATUS_ENABLEREG_Enable_SLVIF_RD2RWO_ERR_IntStat_BitAddressOffset 18
#define CH17_INTSTATUS_ENABLEREG_Enable_SLVIF_RD2RWO_ERR_IntStat_RegisterSize 1



#define CH17_INTSTATUS_ENABLEREG_Enable_SLVIF_WRONCHEN_ERR_IntStat_BitAddressOffset 19
#define CH17_INTSTATUS_ENABLEREG_Enable_SLVIF_WRONCHEN_ERR_IntStat_RegisterSize 1



#define CH17_INTSTATUS_ENABLEREG_Enable_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_BitAddressOffset 20
#define CH17_INTSTATUS_ENABLEREG_Enable_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_RegisterSize 1



#define CH17_INTSTATUS_ENABLEREG_Enable_SLVIF_WRONHOLD_ERR_IntStat_BitAddressOffset 21
#define CH17_INTSTATUS_ENABLEREG_Enable_SLVIF_WRONHOLD_ERR_IntStat_RegisterSize 1



#define CH17_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_22to23_BitAddressOffset 22
#define CH17_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_22to23_RegisterSize 2



#define CH17_INTSTATUS_ENABLEREG_Enable_SLVIF_ADDRPARITY_ERR_IntStat_BitAddressOffset 24
#define CH17_INTSTATUS_ENABLEREG_Enable_SLVIF_ADDRPARITY_ERR_IntStat_RegisterSize 1



#define CH17_INTSTATUS_ENABLEREG_Enable_SLVIF_WRPARITY_ERR_IntStat_BitAddressOffset 25
#define CH17_INTSTATUS_ENABLEREG_Enable_SLVIF_WRPARITY_ERR_IntStat_RegisterSize 1



#define CH17_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_26_BitAddressOffset 26
#define CH17_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_26_RegisterSize 1



#define CH17_INTSTATUS_ENABLEREG_Enable_CH_LOCK_CLEARED_IntStat_BitAddressOffset 27
#define CH17_INTSTATUS_ENABLEREG_Enable_CH_LOCK_CLEARED_IntStat_RegisterSize 1



#define CH17_INTSTATUS_ENABLEREG_Enable_CH_SRC_SUSPENDED_IntStat_BitAddressOffset 28
#define CH17_INTSTATUS_ENABLEREG_Enable_CH_SRC_SUSPENDED_IntStat_RegisterSize 1



#define CH17_INTSTATUS_ENABLEREG_Enable_CH_SUSPENDED_IntStat_BitAddressOffset 29
#define CH17_INTSTATUS_ENABLEREG_Enable_CH_SUSPENDED_IntStat_RegisterSize 1



#define CH17_INTSTATUS_ENABLEREG_Enable_CH_DISABLED_IntStat_BitAddressOffset 30
#define CH17_INTSTATUS_ENABLEREG_Enable_CH_DISABLED_IntStat_RegisterSize 1



#define CH17_INTSTATUS_ENABLEREG_Enable_CH_ABORTED_IntStat_BitAddressOffset 31
#define CH17_INTSTATUS_ENABLEREG_Enable_CH_ABORTED_IntStat_RegisterSize 1



#define CH17_INTSTATUS_ENABLEREG_Enable_ECC_PROT_CHMem_CorrERR_IntStat_BitAddressOffset 32
#define CH17_INTSTATUS_ENABLEREG_Enable_ECC_PROT_CHMem_CorrERR_IntStat_RegisterSize 1



#define CH17_INTSTATUS_ENABLEREG_Enable_ECC_PROT_CHMem_UnCorrERR_IntStat_BitAddressOffset 33
#define CH17_INTSTATUS_ENABLEREG_Enable_ECC_PROT_CHMem_UnCorrERR_IntStat_RegisterSize 1



#define CH17_INTSTATUS_ENABLEREG_Enable_ECC_PROT_UIDMem_CorrERR_IntStat_BitAddressOffset 34
#define CH17_INTSTATUS_ENABLEREG_Enable_ECC_PROT_UIDMem_CorrERR_IntStat_RegisterSize 1



#define CH17_INTSTATUS_ENABLEREG_Enable_ECC_PROT_UIDMem_UnCorrERR_IntStat_BitAddressOffset 35
#define CH17_INTSTATUS_ENABLEREG_Enable_ECC_PROT_UIDMem_UnCorrERR_IntStat_RegisterSize 1



#define CH17_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_32to63_BitAddressOffset 36
#define CH17_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_32to63_RegisterSize 28





#define CH17_INTSTATUS (Channel17_Registers_Address_Block_BaseAddress + 0x88)
#define CH17_INTSTATUS_RegisterSize 64
#define CH17_INTSTATUS_RegisterResetValue 0x0
#define CH17_INTSTATUS_RegisterResetMask 0xffffffffffffffff





#define CH17_INTSTATUS_BLOCK_TFR_DONE_IntStat_BitAddressOffset 0
#define CH17_INTSTATUS_BLOCK_TFR_DONE_IntStat_RegisterSize 1



#define CH17_INTSTATUS_DMA_TFR_DONE_IntStat_BitAddressOffset 1
#define CH17_INTSTATUS_DMA_TFR_DONE_IntStat_RegisterSize 1



#define CH17_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_2_BitAddressOffset 2
#define CH17_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_2_RegisterSize 1



#define CH17_INTSTATUS_SRC_TRANSCOMP_IntStat_BitAddressOffset 3
#define CH17_INTSTATUS_SRC_TRANSCOMP_IntStat_RegisterSize 1



#define CH17_INTSTATUS_DST_TRANSCOMP_IntStat_BitAddressOffset 4
#define CH17_INTSTATUS_DST_TRANSCOMP_IntStat_RegisterSize 1



#define CH17_INTSTATUS_SRC_DEC_ERR_IntStat_BitAddressOffset 5
#define CH17_INTSTATUS_SRC_DEC_ERR_IntStat_RegisterSize 1



#define CH17_INTSTATUS_DST_DEC_ERR_IntStat_BitAddressOffset 6
#define CH17_INTSTATUS_DST_DEC_ERR_IntStat_RegisterSize 1



#define CH17_INTSTATUS_SRC_SLV_ERR_IntStat_BitAddressOffset 7
#define CH17_INTSTATUS_SRC_SLV_ERR_IntStat_RegisterSize 1



#define CH17_INTSTATUS_DST_SLV_ERR_IntStat_BitAddressOffset 8
#define CH17_INTSTATUS_DST_SLV_ERR_IntStat_RegisterSize 1



#define CH17_INTSTATUS_LLI_RD_DEC_ERR_IntStat_BitAddressOffset 9
#define CH17_INTSTATUS_LLI_RD_DEC_ERR_IntStat_RegisterSize 1



#define CH17_INTSTATUS_LLI_WR_DEC_ERR_IntStat_BitAddressOffset 10
#define CH17_INTSTATUS_LLI_WR_DEC_ERR_IntStat_RegisterSize 1



#define CH17_INTSTATUS_LLI_RD_SLV_ERR_IntStat_BitAddressOffset 11
#define CH17_INTSTATUS_LLI_RD_SLV_ERR_IntStat_RegisterSize 1



#define CH17_INTSTATUS_LLI_WR_SLV_ERR_IntStat_BitAddressOffset 12
#define CH17_INTSTATUS_LLI_WR_SLV_ERR_IntStat_RegisterSize 1



#define CH17_INTSTATUS_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_BitAddressOffset 13
#define CH17_INTSTATUS_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_RegisterSize 1



#define CH17_INTSTATUS_SLVIF_MULTIBLKTYPE_ERR_IntStat_BitAddressOffset 14
#define CH17_INTSTATUS_SLVIF_MULTIBLKTYPE_ERR_IntStat_RegisterSize 1



#define CH17_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_15_BitAddressOffset 15
#define CH17_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_15_RegisterSize 1



#define CH17_INTSTATUS_SLVIF_DEC_ERR_IntStat_BitAddressOffset 16
#define CH17_INTSTATUS_SLVIF_DEC_ERR_IntStat_RegisterSize 1



#define CH17_INTSTATUS_SLVIF_WR2RO_ERR_IntStat_BitAddressOffset 17
#define CH17_INTSTATUS_SLVIF_WR2RO_ERR_IntStat_RegisterSize 1



#define CH17_INTSTATUS_SLVIF_RD2RWO_ERR_IntStat_BitAddressOffset 18
#define CH17_INTSTATUS_SLVIF_RD2RWO_ERR_IntStat_RegisterSize 1



#define CH17_INTSTATUS_SLVIF_WRONCHEN_ERR_IntStat_BitAddressOffset 19
#define CH17_INTSTATUS_SLVIF_WRONCHEN_ERR_IntStat_RegisterSize 1



#define CH17_INTSTATUS_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_BitAddressOffset 20
#define CH17_INTSTATUS_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_RegisterSize 1



#define CH17_INTSTATUS_SLVIF_WRONHOLD_ERR_IntStat_BitAddressOffset 21
#define CH17_INTSTATUS_SLVIF_WRONHOLD_ERR_IntStat_RegisterSize 1



#define CH17_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_22to23_BitAddressOffset 22
#define CH17_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_22to23_RegisterSize 2



#define CH17_INTSTATUS_SLVIF_ADDRPARITY_ERR_IntStat_BitAddressOffset 24
#define CH17_INTSTATUS_SLVIF_ADDRPARITY_ERR_IntStat_RegisterSize 1



#define CH17_INTSTATUS_SLVIF_WRPARITY_ERR_IntStat_BitAddressOffset 25
#define CH17_INTSTATUS_SLVIF_WRPARITY_ERR_IntStat_RegisterSize 1



#define CH17_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_26_BitAddressOffset 26
#define CH17_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_26_RegisterSize 1



#define CH17_INTSTATUS_CH_LOCK_CLEARED_IntStat_BitAddressOffset 27
#define CH17_INTSTATUS_CH_LOCK_CLEARED_IntStat_RegisterSize 1



#define CH17_INTSTATUS_CH_SRC_SUSPENDED_IntStat_BitAddressOffset 28
#define CH17_INTSTATUS_CH_SRC_SUSPENDED_IntStat_RegisterSize 1



#define CH17_INTSTATUS_CH_SUSPENDED_IntStat_BitAddressOffset 29
#define CH17_INTSTATUS_CH_SUSPENDED_IntStat_RegisterSize 1



#define CH17_INTSTATUS_CH_DISABLED_IntStat_BitAddressOffset 30
#define CH17_INTSTATUS_CH_DISABLED_IntStat_RegisterSize 1



#define CH17_INTSTATUS_CH_ABORTED_IntStat_BitAddressOffset 31
#define CH17_INTSTATUS_CH_ABORTED_IntStat_RegisterSize 1



#define CH17_INTSTATUS_ECC_PROT_CHMem_CorrERR_IntStat_BitAddressOffset 32
#define CH17_INTSTATUS_ECC_PROT_CHMem_CorrERR_IntStat_RegisterSize 1



#define CH17_INTSTATUS_ECC_PROT_CHMem_UnCorrERR_IntStat_BitAddressOffset 33
#define CH17_INTSTATUS_ECC_PROT_CHMem_UnCorrERR_IntStat_RegisterSize 1



#define CH17_INTSTATUS_ECC_PROT_UIDMem_CorrERR_IntStat_BitAddressOffset 34
#define CH17_INTSTATUS_ECC_PROT_UIDMem_CorrERR_IntStat_RegisterSize 1



#define CH17_INTSTATUS_ECC_PROT_UIDMem_UnCorrERR_IntStat_BitAddressOffset 35
#define CH17_INTSTATUS_ECC_PROT_UIDMem_UnCorrERR_IntStat_RegisterSize 1



#define CH17_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_36to63_BitAddressOffset 36
#define CH17_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_36to63_RegisterSize 28





#define CH17_INTSIGNAL_ENABLEREG (Channel17_Registers_Address_Block_BaseAddress + 0x90)
#define CH17_INTSIGNAL_ENABLEREG_RegisterSize 64
#define CH17_INTSIGNAL_ENABLEREG_RegisterResetValue 0xffffffffffffffff
#define CH17_INTSIGNAL_ENABLEREG_RegisterResetMask 0xffffffffffffffff





#define CH17_INTSIGNAL_ENABLEREG_Enable_BLOCK_TFR_DONE_IntSignal_BitAddressOffset 0
#define CH17_INTSIGNAL_ENABLEREG_Enable_BLOCK_TFR_DONE_IntSignal_RegisterSize 1



#define CH17_INTSIGNAL_ENABLEREG_Enable_DMA_TFR_DONE_IntSignal_BitAddressOffset 1
#define CH17_INTSIGNAL_ENABLEREG_Enable_DMA_TFR_DONE_IntSignal_RegisterSize 1



#define CH17_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_2_BitAddressOffset 2
#define CH17_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_2_RegisterSize 1



#define CH17_INTSIGNAL_ENABLEREG_Enable_SRC_TRANSCOMP_IntSignal_BitAddressOffset 3
#define CH17_INTSIGNAL_ENABLEREG_Enable_SRC_TRANSCOMP_IntSignal_RegisterSize 1



#define CH17_INTSIGNAL_ENABLEREG_Enable_DST_TRANSCOMP_IntSignal_BitAddressOffset 4
#define CH17_INTSIGNAL_ENABLEREG_Enable_DST_TRANSCOMP_IntSignal_RegisterSize 1



#define CH17_INTSIGNAL_ENABLEREG_Enable_SRC_DEC_ERR_IntSignal_BitAddressOffset 5
#define CH17_INTSIGNAL_ENABLEREG_Enable_SRC_DEC_ERR_IntSignal_RegisterSize 1



#define CH17_INTSIGNAL_ENABLEREG_Enable_DST_DEC_ERR_IntSignal_BitAddressOffset 6
#define CH17_INTSIGNAL_ENABLEREG_Enable_DST_DEC_ERR_IntSignal_RegisterSize 1



#define CH17_INTSIGNAL_ENABLEREG_Enable_SRC_SLV_ERR_IntSignal_BitAddressOffset 7
#define CH17_INTSIGNAL_ENABLEREG_Enable_SRC_SLV_ERR_IntSignal_RegisterSize 1



#define CH17_INTSIGNAL_ENABLEREG_Enable_DST_SLV_ERR_IntSignal_BitAddressOffset 8
#define CH17_INTSIGNAL_ENABLEREG_Enable_DST_SLV_ERR_IntSignal_RegisterSize 1



#define CH17_INTSIGNAL_ENABLEREG_Enable_LLI_RD_DEC_ERR_IntSignal_BitAddressOffset 9
#define CH17_INTSIGNAL_ENABLEREG_Enable_LLI_RD_DEC_ERR_IntSignal_RegisterSize 1



#define CH17_INTSIGNAL_ENABLEREG_Enable_LLI_WR_DEC_ERR_IntSignal_BitAddressOffset 10
#define CH17_INTSIGNAL_ENABLEREG_Enable_LLI_WR_DEC_ERR_IntSignal_RegisterSize 1



#define CH17_INTSIGNAL_ENABLEREG_Enable_LLI_RD_SLV_ERR_IntSignal_BitAddressOffset 11
#define CH17_INTSIGNAL_ENABLEREG_Enable_LLI_RD_SLV_ERR_IntSignal_RegisterSize 1



#define CH17_INTSIGNAL_ENABLEREG_Enable_LLI_WR_SLV_ERR_IntSignal_BitAddressOffset 12
#define CH17_INTSIGNAL_ENABLEREG_Enable_LLI_WR_SLV_ERR_IntSignal_RegisterSize 1



#define CH17_INTSIGNAL_ENABLEREG_Enable_SHADOWREG_OR_LLI_INVALID_ERR_IntSignal_BitAddressOffset 13
#define CH17_INTSIGNAL_ENABLEREG_Enable_SHADOWREG_OR_LLI_INVALID_ERR_IntSignal_RegisterSize 1



#define CH17_INTSIGNAL_ENABLEREG_Enable_SLVIF_MULTIBLKTYPE_ERR_IntSignal_BitAddressOffset 14
#define CH17_INTSIGNAL_ENABLEREG_Enable_SLVIF_MULTIBLKTYPE_ERR_IntSignal_RegisterSize 1



#define CH17_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_15_BitAddressOffset 15
#define CH17_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_15_RegisterSize 1



#define CH17_INTSIGNAL_ENABLEREG_Enable_SLVIF_DEC_ERR_IntSignal_BitAddressOffset 16
#define CH17_INTSIGNAL_ENABLEREG_Enable_SLVIF_DEC_ERR_IntSignal_RegisterSize 1



#define CH17_INTSIGNAL_ENABLEREG_Enable_SLVIF_WR2RO_ERR_IntSignal_BitAddressOffset 17
#define CH17_INTSIGNAL_ENABLEREG_Enable_SLVIF_WR2RO_ERR_IntSignal_RegisterSize 1



#define CH17_INTSIGNAL_ENABLEREG_Enable_SLVIF_RD2RWO_ERR_IntSignal_BitAddressOffset 18
#define CH17_INTSIGNAL_ENABLEREG_Enable_SLVIF_RD2RWO_ERR_IntSignal_RegisterSize 1



#define CH17_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRONCHEN_ERR_IntSignal_BitAddressOffset 19
#define CH17_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRONCHEN_ERR_IntSignal_RegisterSize 1



#define CH17_INTSIGNAL_ENABLEREG_Enable_SLVIF_SHADOWREG_WRON_VALID_ERR_IntSignal_BitAddressOffset 20
#define CH17_INTSIGNAL_ENABLEREG_Enable_SLVIF_SHADOWREG_WRON_VALID_ERR_IntSignal_RegisterSize 1



#define CH17_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRONHOLD_ERR_IntSignal_BitAddressOffset 21
#define CH17_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRONHOLD_ERR_IntSignal_RegisterSize 1



#define CH17_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_22to23_BitAddressOffset 22
#define CH17_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_22to23_RegisterSize 2



#define CH17_INTSIGNAL_ENABLEREG_Enable_SLVIF_ADDRPARITY_ERR_IntSignal_BitAddressOffset 24
#define CH17_INTSIGNAL_ENABLEREG_Enable_SLVIF_ADDRPARITY_ERR_IntSignal_RegisterSize 1



#define CH17_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRPARITY_ERR_IntSignal_BitAddressOffset 25
#define CH17_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRPARITY_ERR_IntSignal_RegisterSize 1



#define CH17_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_26_BitAddressOffset 26
#define CH17_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_26_RegisterSize 1



#define CH17_INTSIGNAL_ENABLEREG_Enable_CH_LOCK_CLEARED_IntSignal_BitAddressOffset 27
#define CH17_INTSIGNAL_ENABLEREG_Enable_CH_LOCK_CLEARED_IntSignal_RegisterSize 1



#define CH17_INTSIGNAL_ENABLEREG_Enable_CH_SRC_SUSPENDED_IntSignal_BitAddressOffset 28
#define CH17_INTSIGNAL_ENABLEREG_Enable_CH_SRC_SUSPENDED_IntSignal_RegisterSize 1



#define CH17_INTSIGNAL_ENABLEREG_Enable_CH_SUSPENDED_IntSignal_BitAddressOffset 29
#define CH17_INTSIGNAL_ENABLEREG_Enable_CH_SUSPENDED_IntSignal_RegisterSize 1



#define CH17_INTSIGNAL_ENABLEREG_Enable_CH_DISABLED_IntSignal_BitAddressOffset 30
#define CH17_INTSIGNAL_ENABLEREG_Enable_CH_DISABLED_IntSignal_RegisterSize 1



#define CH17_INTSIGNAL_ENABLEREG_Enable_CH_ABORTED_IntSignal_BitAddressOffset 31
#define CH17_INTSIGNAL_ENABLEREG_Enable_CH_ABORTED_IntSignal_RegisterSize 1



#define CH17_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_CHMem_CorrERR_IntSignal_BitAddressOffset 32
#define CH17_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_CHMem_CorrERR_IntSignal_RegisterSize 1



#define CH17_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_CHMem_UnCorrERR_IntSignal_BitAddressOffset 33
#define CH17_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_CHMem_UnCorrERR_IntSignal_RegisterSize 1



#define CH17_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_UIDMem_CorrERR_IntSignal_BitAddressOffset 34
#define CH17_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_UIDMem_CorrERR_IntSignal_RegisterSize 1



#define CH17_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_UIDMem_UnCorrERR_IntSignal_BitAddressOffset 35
#define CH17_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_UIDMem_UnCorrERR_IntSignal_RegisterSize 1



#define CH17_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_36to63_BitAddressOffset 36
#define CH17_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_36to63_RegisterSize 28





#define CH17_INTCLEARREG (Channel17_Registers_Address_Block_BaseAddress + 0x98)
#define CH17_INTCLEARREG_RegisterSize 64
#define CH17_INTCLEARREG_RegisterResetValue 0x0
#define CH17_INTCLEARREG_RegisterResetMask 0xffffffffffffffff





#define CH17_INTCLEARREG_Clear_BLOCK_TFR_DONE_IntStat_BitAddressOffset 0
#define CH17_INTCLEARREG_Clear_BLOCK_TFR_DONE_IntStat_RegisterSize 1



#define CH17_INTCLEARREG_Clear_DMA_TFR_DONE_IntStat_BitAddressOffset 1
#define CH17_INTCLEARREG_Clear_DMA_TFR_DONE_IntStat_RegisterSize 1



#define CH17_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_2_BitAddressOffset 2
#define CH17_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_2_RegisterSize 1



#define CH17_INTCLEARREG_Clear_SRC_TRANSCOMP_IntStat_BitAddressOffset 3
#define CH17_INTCLEARREG_Clear_SRC_TRANSCOMP_IntStat_RegisterSize 1



#define CH17_INTCLEARREG_Clear_DST_TRANSCOMP_IntStat_BitAddressOffset 4
#define CH17_INTCLEARREG_Clear_DST_TRANSCOMP_IntStat_RegisterSize 1



#define CH17_INTCLEARREG_Clear_SRC_DEC_ERR_IntStat_BitAddressOffset 5
#define CH17_INTCLEARREG_Clear_SRC_DEC_ERR_IntStat_RegisterSize 1



#define CH17_INTCLEARREG_Clear_DST_DEC_ERR_IntStat_BitAddressOffset 6
#define CH17_INTCLEARREG_Clear_DST_DEC_ERR_IntStat_RegisterSize 1



#define CH17_INTCLEARREG_Clear_SRC_SLV_ERR_IntStat_BitAddressOffset 7
#define CH17_INTCLEARREG_Clear_SRC_SLV_ERR_IntStat_RegisterSize 1



#define CH17_INTCLEARREG_Clear_DST_SLV_ERR_IntStat_BitAddressOffset 8
#define CH17_INTCLEARREG_Clear_DST_SLV_ERR_IntStat_RegisterSize 1



#define CH17_INTCLEARREG_Clear_LLI_RD_DEC_ERR_IntStat_BitAddressOffset 9
#define CH17_INTCLEARREG_Clear_LLI_RD_DEC_ERR_IntStat_RegisterSize 1



#define CH17_INTCLEARREG_Clear_LLI_WR_DEC_ERR_IntStat_BitAddressOffset 10
#define CH17_INTCLEARREG_Clear_LLI_WR_DEC_ERR_IntStat_RegisterSize 1



#define CH17_INTCLEARREG_Clear_LLI_RD_SLV_ERR_IntStat_BitAddressOffset 11
#define CH17_INTCLEARREG_Clear_LLI_RD_SLV_ERR_IntStat_RegisterSize 1



#define CH17_INTCLEARREG_Clear_LLI_WR_SLV_ERR_IntStat_BitAddressOffset 12
#define CH17_INTCLEARREG_Clear_LLI_WR_SLV_ERR_IntStat_RegisterSize 1



#define CH17_INTCLEARREG_Clear_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_BitAddressOffset 13
#define CH17_INTCLEARREG_Clear_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_RegisterSize 1



#define CH17_INTCLEARREG_Clear_SLVIF_MULTIBLKTYPE_ERR_IntStat_BitAddressOffset 14
#define CH17_INTCLEARREG_Clear_SLVIF_MULTIBLKTYPE_ERR_IntStat_RegisterSize 1



#define CH17_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_15_BitAddressOffset 15
#define CH17_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_15_RegisterSize 1



#define CH17_INTCLEARREG_Clear_SLVIF_DEC_ERR_IntStat_BitAddressOffset 16
#define CH17_INTCLEARREG_Clear_SLVIF_DEC_ERR_IntStat_RegisterSize 1



#define CH17_INTCLEARREG_Clear_SLVIF_WR2RO_ERR_IntStat_BitAddressOffset 17
#define CH17_INTCLEARREG_Clear_SLVIF_WR2RO_ERR_IntStat_RegisterSize 1



#define CH17_INTCLEARREG_Clear_SLVIF_RD2RWO_ERR_IntStat_BitAddressOffset 18
#define CH17_INTCLEARREG_Clear_SLVIF_RD2RWO_ERR_IntStat_RegisterSize 1



#define CH17_INTCLEARREG_Clear_SLVIF_WRONCHEN_ERR_IntStat_BitAddressOffset 19
#define CH17_INTCLEARREG_Clear_SLVIF_WRONCHEN_ERR_IntStat_RegisterSize 1



#define CH17_INTCLEARREG_Clear_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_BitAddressOffset 20
#define CH17_INTCLEARREG_Clear_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_RegisterSize 1



#define CH17_INTCLEARREG_Clear_SLVIF_WRONHOLD_ERR_IntStat_BitAddressOffset 21
#define CH17_INTCLEARREG_Clear_SLVIF_WRONHOLD_ERR_IntStat_RegisterSize 1



#define CH17_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_22to23_BitAddressOffset 22
#define CH17_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_22to23_RegisterSize 2



#define CH17_INTCLEARREG_Clear_SLVIF_ADDRPARITY_ERR_IntStat_BitAddressOffset 24
#define CH17_INTCLEARREG_Clear_SLVIF_ADDRPARITY_ERR_IntStat_RegisterSize 1



#define CH17_INTCLEARREG_Clear_SLVIF_WRPARITY_ERR_IntStat_BitAddressOffset 25
#define CH17_INTCLEARREG_Clear_SLVIF_WRPARITY_ERR_IntStat_RegisterSize 1



#define CH17_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_26_BitAddressOffset 26
#define CH17_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_26_RegisterSize 1



#define CH17_INTCLEARREG_Clear_CH_LOCK_CLEARED_IntStat_BitAddressOffset 27
#define CH17_INTCLEARREG_Clear_CH_LOCK_CLEARED_IntStat_RegisterSize 1



#define CH17_INTCLEARREG_Clear_CH_SRC_SUSPENDED_IntStat_BitAddressOffset 28
#define CH17_INTCLEARREG_Clear_CH_SRC_SUSPENDED_IntStat_RegisterSize 1



#define CH17_INTCLEARREG_Clear_CH_SUSPENDED_IntStat_BitAddressOffset 29
#define CH17_INTCLEARREG_Clear_CH_SUSPENDED_IntStat_RegisterSize 1



#define CH17_INTCLEARREG_Clear_CH_DISABLED_IntStat_BitAddressOffset 30
#define CH17_INTCLEARREG_Clear_CH_DISABLED_IntStat_RegisterSize 1



#define CH17_INTCLEARREG_Clear_CH_ABORTED_IntStat_BitAddressOffset 31
#define CH17_INTCLEARREG_Clear_CH_ABORTED_IntStat_RegisterSize 1



#define CH17_INTCLEARREG_Clear_ECC_PROT_CHMem_CorrERR_IntStat_BitAddressOffset 32
#define CH17_INTCLEARREG_Clear_ECC_PROT_CHMem_CorrERR_IntStat_RegisterSize 1



#define CH17_INTCLEARREG_Clear_ECC_PROT_CHMem_UnCorrERR_IntStat_BitAddressOffset 33
#define CH17_INTCLEARREG_Clear_ECC_PROT_CHMem_UnCorrERR_IntStat_RegisterSize 1



#define CH17_INTCLEARREG_Clear_ECC_PROT_UIDMem_CorrERR_IntStat_BitAddressOffset 34
#define CH17_INTCLEARREG_Clear_ECC_PROT_UIDMem_CorrERR_IntStat_RegisterSize 1



#define CH17_INTCLEARREG_Clear_ECC_PROT_UIDMem_UnCorrERR_IntStat_BitAddressOffset 35
#define CH17_INTCLEARREG_Clear_ECC_PROT_UIDMem_UnCorrERR_IntStat_RegisterSize 1



#define CH17_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_36to63_BitAddressOffset 36
#define CH17_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_36to63_RegisterSize 28





#define CH17_CFG_EXTD (Channel17_Registers_Address_Block_BaseAddress + 0xa0)
#define CH17_CFG_EXTD_RegisterSize 64
#define CH17_CFG_EXTD_RegisterResetValue 0x0
#define CH17_CFG_EXTD_RegisterResetMask 0xffffffffffffffff





#define CH17_CFG_EXTD_LLI_AXPROT_BitAddressOffset 0
#define CH17_CFG_EXTD_LLI_AXPROT_RegisterSize 3



#define CH17_CFG_EXTD_LLI_AXCACHE_BitAddressOffset 3
#define CH17_CFG_EXTD_LLI_AXCACHE_RegisterSize 4



#define CH17_CFG_EXTD_RSVD_DMAC_CHx_CFG_EXTD_7to63_BitAddressOffset 7
#define CH17_CFG_EXTD_RSVD_DMAC_CHx_CFG_EXTD_7to63_RegisterSize 57



#define Channel18_Registers_Address_Block_BaseAddress 0x1200



#define CH18_SAR (Channel18_Registers_Address_Block_BaseAddress + 0x0)
#define CH18_SAR_RegisterSize 64
#define CH18_SAR_RegisterResetValue 0x0
#define CH18_SAR_RegisterResetMask 0xffffffffffffffff





#define CH18_SAR_SAR_BitAddressOffset 0
#define CH18_SAR_SAR_RegisterSize 64





#define CH18_DAR (Channel18_Registers_Address_Block_BaseAddress + 0x8)
#define CH18_DAR_RegisterSize 64
#define CH18_DAR_RegisterResetValue 0x0
#define CH18_DAR_RegisterResetMask 0xffffffffffffffff





#define CH18_DAR_DAR_BitAddressOffset 0
#define CH18_DAR_DAR_RegisterSize 64





#define CH18_BLOCK_TS (Channel18_Registers_Address_Block_BaseAddress + 0x10)
#define CH18_BLOCK_TS_RegisterSize 64
#define CH18_BLOCK_TS_RegisterResetValue 0x0
#define CH18_BLOCK_TS_RegisterResetMask 0xffffffffffffffff





#define CH18_BLOCK_TS_BLOCK_TS_BitAddressOffset 0
#define CH18_BLOCK_TS_BLOCK_TS_RegisterSize 22



#define CH18_BLOCK_TS_RSVD_DMAC_CHx_BLOCK_TSREG_63to22_BitAddressOffset 22
#define CH18_BLOCK_TS_RSVD_DMAC_CHx_BLOCK_TSREG_63to22_RegisterSize 42





#define CH18_CTL (Channel18_Registers_Address_Block_BaseAddress + 0x18)
#define CH18_CTL_RegisterSize 64
#define CH18_CTL_RegisterResetValue 0x1200
#define CH18_CTL_RegisterResetMask 0xffffffffffffffff





#define CH18_CTL_SMS_BitAddressOffset 0
#define CH18_CTL_SMS_RegisterSize 1



#define CH18_CTL_RSVD_DMAC_CHx_CTL_1_BitAddressOffset 1
#define CH18_CTL_RSVD_DMAC_CHx_CTL_1_RegisterSize 1



#define CH18_CTL_DMS_BitAddressOffset 2
#define CH18_CTL_DMS_RegisterSize 1



#define CH18_CTL_RSVD_DMAC_CHx_CTL_3_BitAddressOffset 3
#define CH18_CTL_RSVD_DMAC_CHx_CTL_3_RegisterSize 1



#define CH18_CTL_SINC_BitAddressOffset 4
#define CH18_CTL_SINC_RegisterSize 1



#define CH18_CTL_RSVD_DMAC_CHx_CTL_5_BitAddressOffset 5
#define CH18_CTL_RSVD_DMAC_CHx_CTL_5_RegisterSize 1



#define CH18_CTL_DINC_BitAddressOffset 6
#define CH18_CTL_DINC_RegisterSize 1



#define CH18_CTL_RSVD_DMAC_CHx_CTL_7_BitAddressOffset 7
#define CH18_CTL_RSVD_DMAC_CHx_CTL_7_RegisterSize 1



#define CH18_CTL_SRC_TR_WIDTH_BitAddressOffset 8
#define CH18_CTL_SRC_TR_WIDTH_RegisterSize 3



#define CH18_CTL_DST_TR_WIDTH_BitAddressOffset 11
#define CH18_CTL_DST_TR_WIDTH_RegisterSize 3



#define CH18_CTL_SRC_MSIZE_BitAddressOffset 14
#define CH18_CTL_SRC_MSIZE_RegisterSize 4



#define CH18_CTL_DST_MSIZE_BitAddressOffset 18
#define CH18_CTL_DST_MSIZE_RegisterSize 4



#define CH18_CTL_AR_CACHE_BitAddressOffset 22
#define CH18_CTL_AR_CACHE_RegisterSize 4



#define CH18_CTL_AW_CACHE_BitAddressOffset 26
#define CH18_CTL_AW_CACHE_RegisterSize 4



#define CH18_CTL_NonPosted_LastWrite_En_BitAddressOffset 30
#define CH18_CTL_NonPosted_LastWrite_En_RegisterSize 1



#define CH18_CTL_RSVD_DMAC_CHx_CTL_31_BitAddressOffset 31
#define CH18_CTL_RSVD_DMAC_CHx_CTL_31_RegisterSize 1



#define CH18_CTL_AR_PROT_BitAddressOffset 32
#define CH18_CTL_AR_PROT_RegisterSize 3



#define CH18_CTL_AW_PROT_BitAddressOffset 35
#define CH18_CTL_AW_PROT_RegisterSize 3



#define CH18_CTL_ARLEN_EN_BitAddressOffset 38
#define CH18_CTL_ARLEN_EN_RegisterSize 1



#define CH18_CTL_ARLEN_BitAddressOffset 39
#define CH18_CTL_ARLEN_RegisterSize 8



#define CH18_CTL_AWLEN_EN_BitAddressOffset 47
#define CH18_CTL_AWLEN_EN_RegisterSize 1



#define CH18_CTL_AWLEN_BitAddressOffset 48
#define CH18_CTL_AWLEN_RegisterSize 8



#define CH18_CTL_SRC_STAT_EN_BitAddressOffset 56
#define CH18_CTL_SRC_STAT_EN_RegisterSize 1



#define CH18_CTL_DST_STAT_EN_BitAddressOffset 57
#define CH18_CTL_DST_STAT_EN_RegisterSize 1



#define CH18_CTL_IOC_BlkTfr_BitAddressOffset 58
#define CH18_CTL_IOC_BlkTfr_RegisterSize 1



#define CH18_CTL_RSVD_DMAC_CHx_CTL_59to61_BitAddressOffset 59
#define CH18_CTL_RSVD_DMAC_CHx_CTL_59to61_RegisterSize 3



#define CH18_CTL_SHADOWREG_OR_LLI_LAST_BitAddressOffset 62
#define CH18_CTL_SHADOWREG_OR_LLI_LAST_RegisterSize 1



#define CH18_CTL_SHADOWREG_OR_LLI_VALID_BitAddressOffset 63
#define CH18_CTL_SHADOWREG_OR_LLI_VALID_RegisterSize 1





#define CH18_CFG2 (Channel18_Registers_Address_Block_BaseAddress + 0x20)
#define CH18_CFG2_RegisterSize 64
#define CH18_CFG2_RegisterResetValue 0x6001b00000000
#define CH18_CFG2_RegisterResetMask 0xffffffffffffffff





#define CH18_CFG2_SRC_MULTBLK_TYPE_BitAddressOffset 0
#define CH18_CFG2_SRC_MULTBLK_TYPE_RegisterSize 2



#define CH18_CFG2_DST_MULTBLK_TYPE_BitAddressOffset 2
#define CH18_CFG2_DST_MULTBLK_TYPE_RegisterSize 2



#define CH18_CFG2_SRC_PER_BitAddressOffset 4
#define CH18_CFG2_SRC_PER_RegisterSize 5



#define CH18_CFG2_RSVD_DMAC_CHx_CFG_9_4_BitAddressOffset 9
#define CH18_CFG2_RSVD_DMAC_CHx_CFG_9_4_RegisterSize 1



#define CH18_CFG2_RSVD_DMAC_CHx_CFG_10_BitAddressOffset 10
#define CH18_CFG2_RSVD_DMAC_CHx_CFG_10_RegisterSize 1



#define CH18_CFG2_DST_PER_BitAddressOffset 11
#define CH18_CFG2_DST_PER_RegisterSize 5



#define CH18_CFG2_RSVD_DMAC_CHx_CFG_16_11_BitAddressOffset 16
#define CH18_CFG2_RSVD_DMAC_CHx_CFG_16_11_RegisterSize 1



#define CH18_CFG2_RSVD_DMAC_CHx_CFG_17_BitAddressOffset 17
#define CH18_CFG2_RSVD_DMAC_CHx_CFG_17_RegisterSize 1



#define CH18_CFG2_RD_UID_BitAddressOffset 18
#define CH18_CFG2_RD_UID_RegisterSize 4



#define CH18_CFG2_RSVD_DMAC_CHx_CFG_22to24_BitAddressOffset 22
#define CH18_CFG2_RSVD_DMAC_CHx_CFG_22to24_RegisterSize 3



#define CH18_CFG2_WR_UID_BitAddressOffset 25
#define CH18_CFG2_WR_UID_RegisterSize 4



#define CH18_CFG2_RSVD_DMAC_CHx_CFG_29to31_BitAddressOffset 29
#define CH18_CFG2_RSVD_DMAC_CHx_CFG_29to31_RegisterSize 3



#define CH18_CFG2_TT_FC_BitAddressOffset 32
#define CH18_CFG2_TT_FC_RegisterSize 3



#define CH18_CFG2_HS_SEL_SRC_BitAddressOffset 35
#define CH18_CFG2_HS_SEL_SRC_RegisterSize 1



#define CH18_CFG2_HS_SEL_DST_BitAddressOffset 36
#define CH18_CFG2_HS_SEL_DST_RegisterSize 1



#define CH18_CFG2_SRC_HWHS_POL_BitAddressOffset 37
#define CH18_CFG2_SRC_HWHS_POL_RegisterSize 1



#define CH18_CFG2_DST_HWHS_POL_BitAddressOffset 38
#define CH18_CFG2_DST_HWHS_POL_RegisterSize 1



#define CH18_CFG2_RSVD_DMAC_CHx_CFG_39to46_BitAddressOffset 39
#define CH18_CFG2_RSVD_DMAC_CHx_CFG_39to46_RegisterSize 8



#define CH18_CFG2_CH_PRIOR_BitAddressOffset 47
#define CH18_CFG2_CH_PRIOR_RegisterSize 5



#define CH18_CFG2_LOCK_CH_BitAddressOffset 52
#define CH18_CFG2_LOCK_CH_RegisterSize 1



#define CH18_CFG2_LOCK_CH_L_BitAddressOffset 53
#define CH18_CFG2_LOCK_CH_L_RegisterSize 2



#define CH18_CFG2_SRC_OSR_LMT_BitAddressOffset 55
#define CH18_CFG2_SRC_OSR_LMT_RegisterSize 4



#define CH18_CFG2_DST_OSR_LMT_BitAddressOffset 59
#define CH18_CFG2_DST_OSR_LMT_RegisterSize 4



#define CH18_CFG2_RSVD_DMAC_CHx_CFG_63_BitAddressOffset 63
#define CH18_CFG2_RSVD_DMAC_CHx_CFG_63_RegisterSize 1





#define CH18_LLP (Channel18_Registers_Address_Block_BaseAddress + 0x28)
#define CH18_LLP_RegisterSize 64
#define CH18_LLP_RegisterResetValue 0x0
#define CH18_LLP_RegisterResetMask 0xffffffffffffffff





#define CH18_LLP_LMS_BitAddressOffset 0
#define CH18_LLP_LMS_RegisterSize 1



#define CH18_LLP_RSVD_DMAC_CHx_LLP_1to5_BitAddressOffset 1
#define CH18_LLP_RSVD_DMAC_CHx_LLP_1to5_RegisterSize 5



#define CH18_LLP_LOC_BitAddressOffset 6
#define CH18_LLP_LOC_RegisterSize 58





#define CH18_STATUSREG (Channel18_Registers_Address_Block_BaseAddress + 0x30)
#define CH18_STATUSREG_RegisterSize 64
#define CH18_STATUSREG_RegisterResetValue 0x0
#define CH18_STATUSREG_RegisterResetMask 0xffffffffffffffff





#define CH18_STATUSREG_CMPLTD_BLK_TFR_SIZE_BitAddressOffset 0
#define CH18_STATUSREG_CMPLTD_BLK_TFR_SIZE_RegisterSize 22



#define CH18_STATUSREG_RSVD_DMAC_CHx_STATUSREG_22to31_BitAddressOffset 22
#define CH18_STATUSREG_RSVD_DMAC_CHx_STATUSREG_22to31_RegisterSize 10



#define CH18_STATUSREG_DATA_LEFT_IN_FIFO_BitAddressOffset 32
#define CH18_STATUSREG_DATA_LEFT_IN_FIFO_RegisterSize 15



#define CH18_STATUSREG_RSVD_DMAC_CHx_STATUSREG_47to63_BitAddressOffset 47
#define CH18_STATUSREG_RSVD_DMAC_CHx_STATUSREG_47to63_RegisterSize 17





#define CH18_SWHSSRCREG (Channel18_Registers_Address_Block_BaseAddress + 0x38)
#define CH18_SWHSSRCREG_RegisterSize 64
#define CH18_SWHSSRCREG_RegisterResetValue 0x0
#define CH18_SWHSSRCREG_RegisterResetMask 0xffffffffffffffff





#define CH18_SWHSSRCREG_SWHS_REQ_SRC_BitAddressOffset 0
#define CH18_SWHSSRCREG_SWHS_REQ_SRC_RegisterSize 1



#define CH18_SWHSSRCREG_SWHS_REQ_SRC_WE_BitAddressOffset 1
#define CH18_SWHSSRCREG_SWHS_REQ_SRC_WE_RegisterSize 1



#define CH18_SWHSSRCREG_SWHS_SGLREQ_SRC_BitAddressOffset 2
#define CH18_SWHSSRCREG_SWHS_SGLREQ_SRC_RegisterSize 1



#define CH18_SWHSSRCREG_SWHS_SGLREQ_SRC_WE_BitAddressOffset 3
#define CH18_SWHSSRCREG_SWHS_SGLREQ_SRC_WE_RegisterSize 1



#define CH18_SWHSSRCREG_SWHS_LST_SRC_BitAddressOffset 4
#define CH18_SWHSSRCREG_SWHS_LST_SRC_RegisterSize 1



#define CH18_SWHSSRCREG_SWHS_LST_SRC_WE_BitAddressOffset 5
#define CH18_SWHSSRCREG_SWHS_LST_SRC_WE_RegisterSize 1



#define CH18_SWHSSRCREG_RSVD_DMAC_CHx_SWHSSRCREG_6to63_BitAddressOffset 6
#define CH18_SWHSSRCREG_RSVD_DMAC_CHx_SWHSSRCREG_6to63_RegisterSize 58





#define CH18_SWHSDSTREG (Channel18_Registers_Address_Block_BaseAddress + 0x40)
#define CH18_SWHSDSTREG_RegisterSize 64
#define CH18_SWHSDSTREG_RegisterResetValue 0x0
#define CH18_SWHSDSTREG_RegisterResetMask 0xffffffffffffffff





#define CH18_SWHSDSTREG_SWHS_REQ_DST_BitAddressOffset 0
#define CH18_SWHSDSTREG_SWHS_REQ_DST_RegisterSize 1



#define CH18_SWHSDSTREG_SWHS_REQ_DST_WE_BitAddressOffset 1
#define CH18_SWHSDSTREG_SWHS_REQ_DST_WE_RegisterSize 1



#define CH18_SWHSDSTREG_SWHS_SGLREQ_DST_BitAddressOffset 2
#define CH18_SWHSDSTREG_SWHS_SGLREQ_DST_RegisterSize 1



#define CH18_SWHSDSTREG_SWHS_SGLREQ_DST_WE_BitAddressOffset 3
#define CH18_SWHSDSTREG_SWHS_SGLREQ_DST_WE_RegisterSize 1



#define CH18_SWHSDSTREG_SWHS_LST_DST_BitAddressOffset 4
#define CH18_SWHSDSTREG_SWHS_LST_DST_RegisterSize 1



#define CH18_SWHSDSTREG_SWHS_LST_DST_WE_BitAddressOffset 5
#define CH18_SWHSDSTREG_SWHS_LST_DST_WE_RegisterSize 1



#define CH18_SWHSDSTREG_RSVD_DMAC_CHx_SWHSDSTREG_6to63_BitAddressOffset 6
#define CH18_SWHSDSTREG_RSVD_DMAC_CHx_SWHSDSTREG_6to63_RegisterSize 58





#define CH18_BLK_TFR_RESUMEREQREG (Channel18_Registers_Address_Block_BaseAddress + 0x48)
#define CH18_BLK_TFR_RESUMEREQREG_RegisterSize 64
#define CH18_BLK_TFR_RESUMEREQREG_RegisterResetValue 0x0
#define CH18_BLK_TFR_RESUMEREQREG_RegisterResetMask 0xffffffffffffffff





#define CH18_BLK_TFR_RESUMEREQREG_BLK_TFR_RESUMEREQ_BitAddressOffset 0
#define CH18_BLK_TFR_RESUMEREQREG_BLK_TFR_RESUMEREQ_RegisterSize 1



#define CH18_BLK_TFR_RESUMEREQREG_RSVD_DMAC_CHx_BLK_TFR_RESUMEREQREG_1to63_BitAddressOffset 1
#define CH18_BLK_TFR_RESUMEREQREG_RSVD_DMAC_CHx_BLK_TFR_RESUMEREQREG_1to63_RegisterSize 63





#define CH18_AXI_IDREG (Channel18_Registers_Address_Block_BaseAddress + 0x50)
#define CH18_AXI_IDREG_RegisterSize 64
#define CH18_AXI_IDREG_RegisterResetValue 0x0
#define CH18_AXI_IDREG_RegisterResetMask 0xffffffffffffffff





#define CH18_AXI_IDREG_AXI_READ_ID_SUFFIX_BitAddressOffset 0
#define CH18_AXI_IDREG_AXI_READ_ID_SUFFIX_RegisterSize 2



#define CH18_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_IDW_L2NCm1to31_BitAddressOffset 2
#define CH18_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_IDW_L2NCm1to31_RegisterSize 14



#define CH18_AXI_IDREG_AXI_WRITE_ID_SUFFIX_BitAddressOffset 16
#define CH18_AXI_IDREG_AXI_WRITE_ID_SUFFIX_RegisterSize 2



#define CH18_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_IDW_L2NCm32to63_BitAddressOffset 18
#define CH18_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_IDW_L2NCm32to63_RegisterSize 14



#define CH18_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_32to63_BitAddressOffset 32
#define CH18_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_32to63_RegisterSize 32





#define CH18_AXI_QOSREG (Channel18_Registers_Address_Block_BaseAddress + 0x58)
#define CH18_AXI_QOSREG_RegisterSize 64
#define CH18_AXI_QOSREG_RegisterResetValue 0x0
#define CH18_AXI_QOSREG_RegisterResetMask 0xffffffffffffffff





#define CH18_AXI_QOSREG_AXI_AWQOS_BitAddressOffset 0
#define CH18_AXI_QOSREG_AXI_AWQOS_RegisterSize 4



#define CH18_AXI_QOSREG_AXI_ARQOS_BitAddressOffset 4
#define CH18_AXI_QOSREG_AXI_ARQOS_RegisterSize 4



#define CH18_AXI_QOSREG_RSVD_DMAC_CHx_AXI_QOSREG_8to63_BitAddressOffset 8
#define CH18_AXI_QOSREG_RSVD_DMAC_CHx_AXI_QOSREG_8to63_RegisterSize 56





#define CH18_SSTAT (Channel18_Registers_Address_Block_BaseAddress + 0x60)
#define CH18_SSTAT_RegisterSize 64
#define CH18_SSTAT_RegisterResetValue 0x0
#define CH18_SSTAT_RegisterResetMask 0xffffffffffffffff





#define CH18_SSTAT_SSTAT_BitAddressOffset 0
#define CH18_SSTAT_SSTAT_RegisterSize 32



#define CH18_SSTAT_RSVD_DMAC_CHx_SSTAT_32to63_BitAddressOffset 32
#define CH18_SSTAT_RSVD_DMAC_CHx_SSTAT_32to63_RegisterSize 32





#define CH18_DSTAT (Channel18_Registers_Address_Block_BaseAddress + 0x68)
#define CH18_DSTAT_RegisterSize 64
#define CH18_DSTAT_RegisterResetValue 0x0
#define CH18_DSTAT_RegisterResetMask 0xffffffffffffffff





#define CH18_DSTAT_DSTAT_BitAddressOffset 0
#define CH18_DSTAT_DSTAT_RegisterSize 32



#define CH18_DSTAT_RSVD_DMAC_CHx_DSTAT_32to63_BitAddressOffset 32
#define CH18_DSTAT_RSVD_DMAC_CHx_DSTAT_32to63_RegisterSize 32





#define CH18_SSTATAR (Channel18_Registers_Address_Block_BaseAddress + 0x70)
#define CH18_SSTATAR_RegisterSize 64
#define CH18_SSTATAR_RegisterResetValue 0x0
#define CH18_SSTATAR_RegisterResetMask 0xffffffffffffffff





#define CH18_SSTATAR_SSTATAR_BitAddressOffset 0
#define CH18_SSTATAR_SSTATAR_RegisterSize 64





#define CH18_DSTATAR (Channel18_Registers_Address_Block_BaseAddress + 0x78)
#define CH18_DSTATAR_RegisterSize 64
#define CH18_DSTATAR_RegisterResetValue 0x0
#define CH18_DSTATAR_RegisterResetMask 0xffffffffffffffff





#define CH18_DSTATAR_DSTATAR_BitAddressOffset 0
#define CH18_DSTATAR_DSTATAR_RegisterSize 64





#define CH18_INTSTATUS_ENABLEREG (Channel18_Registers_Address_Block_BaseAddress + 0x80)
#define CH18_INTSTATUS_ENABLEREG_RegisterSize 64
#define CH18_INTSTATUS_ENABLEREG_RegisterResetValue 0xffffffffffffffff
#define CH18_INTSTATUS_ENABLEREG_RegisterResetMask 0xffffffffffffffff





#define CH18_INTSTATUS_ENABLEREG_Enable_BLOCK_TFR_DONE_IntStat_BitAddressOffset 0
#define CH18_INTSTATUS_ENABLEREG_Enable_BLOCK_TFR_DONE_IntStat_RegisterSize 1



#define CH18_INTSTATUS_ENABLEREG_Enable_DMA_TFR_DONE_IntStat_BitAddressOffset 1
#define CH18_INTSTATUS_ENABLEREG_Enable_DMA_TFR_DONE_IntStat_RegisterSize 1



#define CH18_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_2_BitAddressOffset 2
#define CH18_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_2_RegisterSize 1



#define CH18_INTSTATUS_ENABLEREG_Enable_SRC_TRANSCOMP_IntStat_BitAddressOffset 3
#define CH18_INTSTATUS_ENABLEREG_Enable_SRC_TRANSCOMP_IntStat_RegisterSize 1



#define CH18_INTSTATUS_ENABLEREG_Enable_DST_TRANSCOMP_IntStat_BitAddressOffset 4
#define CH18_INTSTATUS_ENABLEREG_Enable_DST_TRANSCOMP_IntStat_RegisterSize 1



#define CH18_INTSTATUS_ENABLEREG_Enable_SRC_DEC_ERR_IntStat_BitAddressOffset 5
#define CH18_INTSTATUS_ENABLEREG_Enable_SRC_DEC_ERR_IntStat_RegisterSize 1



#define CH18_INTSTATUS_ENABLEREG_Enable_DST_DEC_ERR_IntStat_BitAddressOffset 6
#define CH18_INTSTATUS_ENABLEREG_Enable_DST_DEC_ERR_IntStat_RegisterSize 1



#define CH18_INTSTATUS_ENABLEREG_Enable_SRC_SLV_ERR_IntStat_BitAddressOffset 7
#define CH18_INTSTATUS_ENABLEREG_Enable_SRC_SLV_ERR_IntStat_RegisterSize 1



#define CH18_INTSTATUS_ENABLEREG_Enable_DST_SLV_ERR_IntStat_BitAddressOffset 8
#define CH18_INTSTATUS_ENABLEREG_Enable_DST_SLV_ERR_IntStat_RegisterSize 1



#define CH18_INTSTATUS_ENABLEREG_Enable_LLI_RD_DEC_ERR_IntStat_BitAddressOffset 9
#define CH18_INTSTATUS_ENABLEREG_Enable_LLI_RD_DEC_ERR_IntStat_RegisterSize 1



#define CH18_INTSTATUS_ENABLEREG_Enable_LLI_WR_DEC_ERR_IntStat_BitAddressOffset 10
#define CH18_INTSTATUS_ENABLEREG_Enable_LLI_WR_DEC_ERR_IntStat_RegisterSize 1



#define CH18_INTSTATUS_ENABLEREG_Enable_LLI_RD_SLV_ERR_IntStat_BitAddressOffset 11
#define CH18_INTSTATUS_ENABLEREG_Enable_LLI_RD_SLV_ERR_IntStat_RegisterSize 1



#define CH18_INTSTATUS_ENABLEREG_Enable_LLI_WR_SLV_ERR_IntStat_BitAddressOffset 12
#define CH18_INTSTATUS_ENABLEREG_Enable_LLI_WR_SLV_ERR_IntStat_RegisterSize 1



#define CH18_INTSTATUS_ENABLEREG_Enable_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_BitAddressOffset 13
#define CH18_INTSTATUS_ENABLEREG_Enable_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_RegisterSize 1



#define CH18_INTSTATUS_ENABLEREG_Enable_SLVIF_MULTIBLKTYPE_ERR_IntStat_BitAddressOffset 14
#define CH18_INTSTATUS_ENABLEREG_Enable_SLVIF_MULTIBLKTYPE_ERR_IntStat_RegisterSize 1



#define CH18_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_15_BitAddressOffset 15
#define CH18_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_15_RegisterSize 1



#define CH18_INTSTATUS_ENABLEREG_Enable_SLVIF_DEC_ERR_IntStat_BitAddressOffset 16
#define CH18_INTSTATUS_ENABLEREG_Enable_SLVIF_DEC_ERR_IntStat_RegisterSize 1



#define CH18_INTSTATUS_ENABLEREG_Enable_SLVIF_WR2RO_ERR_IntStat_BitAddressOffset 17
#define CH18_INTSTATUS_ENABLEREG_Enable_SLVIF_WR2RO_ERR_IntStat_RegisterSize 1



#define CH18_INTSTATUS_ENABLEREG_Enable_SLVIF_RD2RWO_ERR_IntStat_BitAddressOffset 18
#define CH18_INTSTATUS_ENABLEREG_Enable_SLVIF_RD2RWO_ERR_IntStat_RegisterSize 1



#define CH18_INTSTATUS_ENABLEREG_Enable_SLVIF_WRONCHEN_ERR_IntStat_BitAddressOffset 19
#define CH18_INTSTATUS_ENABLEREG_Enable_SLVIF_WRONCHEN_ERR_IntStat_RegisterSize 1



#define CH18_INTSTATUS_ENABLEREG_Enable_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_BitAddressOffset 20
#define CH18_INTSTATUS_ENABLEREG_Enable_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_RegisterSize 1



#define CH18_INTSTATUS_ENABLEREG_Enable_SLVIF_WRONHOLD_ERR_IntStat_BitAddressOffset 21
#define CH18_INTSTATUS_ENABLEREG_Enable_SLVIF_WRONHOLD_ERR_IntStat_RegisterSize 1



#define CH18_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_22to23_BitAddressOffset 22
#define CH18_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_22to23_RegisterSize 2



#define CH18_INTSTATUS_ENABLEREG_Enable_SLVIF_ADDRPARITY_ERR_IntStat_BitAddressOffset 24
#define CH18_INTSTATUS_ENABLEREG_Enable_SLVIF_ADDRPARITY_ERR_IntStat_RegisterSize 1



#define CH18_INTSTATUS_ENABLEREG_Enable_SLVIF_WRPARITY_ERR_IntStat_BitAddressOffset 25
#define CH18_INTSTATUS_ENABLEREG_Enable_SLVIF_WRPARITY_ERR_IntStat_RegisterSize 1



#define CH18_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_26_BitAddressOffset 26
#define CH18_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_26_RegisterSize 1



#define CH18_INTSTATUS_ENABLEREG_Enable_CH_LOCK_CLEARED_IntStat_BitAddressOffset 27
#define CH18_INTSTATUS_ENABLEREG_Enable_CH_LOCK_CLEARED_IntStat_RegisterSize 1



#define CH18_INTSTATUS_ENABLEREG_Enable_CH_SRC_SUSPENDED_IntStat_BitAddressOffset 28
#define CH18_INTSTATUS_ENABLEREG_Enable_CH_SRC_SUSPENDED_IntStat_RegisterSize 1



#define CH18_INTSTATUS_ENABLEREG_Enable_CH_SUSPENDED_IntStat_BitAddressOffset 29
#define CH18_INTSTATUS_ENABLEREG_Enable_CH_SUSPENDED_IntStat_RegisterSize 1



#define CH18_INTSTATUS_ENABLEREG_Enable_CH_DISABLED_IntStat_BitAddressOffset 30
#define CH18_INTSTATUS_ENABLEREG_Enable_CH_DISABLED_IntStat_RegisterSize 1



#define CH18_INTSTATUS_ENABLEREG_Enable_CH_ABORTED_IntStat_BitAddressOffset 31
#define CH18_INTSTATUS_ENABLEREG_Enable_CH_ABORTED_IntStat_RegisterSize 1



#define CH18_INTSTATUS_ENABLEREG_Enable_ECC_PROT_CHMem_CorrERR_IntStat_BitAddressOffset 32
#define CH18_INTSTATUS_ENABLEREG_Enable_ECC_PROT_CHMem_CorrERR_IntStat_RegisterSize 1



#define CH18_INTSTATUS_ENABLEREG_Enable_ECC_PROT_CHMem_UnCorrERR_IntStat_BitAddressOffset 33
#define CH18_INTSTATUS_ENABLEREG_Enable_ECC_PROT_CHMem_UnCorrERR_IntStat_RegisterSize 1



#define CH18_INTSTATUS_ENABLEREG_Enable_ECC_PROT_UIDMem_CorrERR_IntStat_BitAddressOffset 34
#define CH18_INTSTATUS_ENABLEREG_Enable_ECC_PROT_UIDMem_CorrERR_IntStat_RegisterSize 1



#define CH18_INTSTATUS_ENABLEREG_Enable_ECC_PROT_UIDMem_UnCorrERR_IntStat_BitAddressOffset 35
#define CH18_INTSTATUS_ENABLEREG_Enable_ECC_PROT_UIDMem_UnCorrERR_IntStat_RegisterSize 1



#define CH18_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_32to63_BitAddressOffset 36
#define CH18_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_32to63_RegisterSize 28





#define CH18_INTSTATUS (Channel18_Registers_Address_Block_BaseAddress + 0x88)
#define CH18_INTSTATUS_RegisterSize 64
#define CH18_INTSTATUS_RegisterResetValue 0x0
#define CH18_INTSTATUS_RegisterResetMask 0xffffffffffffffff





#define CH18_INTSTATUS_BLOCK_TFR_DONE_IntStat_BitAddressOffset 0
#define CH18_INTSTATUS_BLOCK_TFR_DONE_IntStat_RegisterSize 1



#define CH18_INTSTATUS_DMA_TFR_DONE_IntStat_BitAddressOffset 1
#define CH18_INTSTATUS_DMA_TFR_DONE_IntStat_RegisterSize 1



#define CH18_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_2_BitAddressOffset 2
#define CH18_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_2_RegisterSize 1



#define CH18_INTSTATUS_SRC_TRANSCOMP_IntStat_BitAddressOffset 3
#define CH18_INTSTATUS_SRC_TRANSCOMP_IntStat_RegisterSize 1



#define CH18_INTSTATUS_DST_TRANSCOMP_IntStat_BitAddressOffset 4
#define CH18_INTSTATUS_DST_TRANSCOMP_IntStat_RegisterSize 1



#define CH18_INTSTATUS_SRC_DEC_ERR_IntStat_BitAddressOffset 5
#define CH18_INTSTATUS_SRC_DEC_ERR_IntStat_RegisterSize 1



#define CH18_INTSTATUS_DST_DEC_ERR_IntStat_BitAddressOffset 6
#define CH18_INTSTATUS_DST_DEC_ERR_IntStat_RegisterSize 1



#define CH18_INTSTATUS_SRC_SLV_ERR_IntStat_BitAddressOffset 7
#define CH18_INTSTATUS_SRC_SLV_ERR_IntStat_RegisterSize 1



#define CH18_INTSTATUS_DST_SLV_ERR_IntStat_BitAddressOffset 8
#define CH18_INTSTATUS_DST_SLV_ERR_IntStat_RegisterSize 1



#define CH18_INTSTATUS_LLI_RD_DEC_ERR_IntStat_BitAddressOffset 9
#define CH18_INTSTATUS_LLI_RD_DEC_ERR_IntStat_RegisterSize 1



#define CH18_INTSTATUS_LLI_WR_DEC_ERR_IntStat_BitAddressOffset 10
#define CH18_INTSTATUS_LLI_WR_DEC_ERR_IntStat_RegisterSize 1



#define CH18_INTSTATUS_LLI_RD_SLV_ERR_IntStat_BitAddressOffset 11
#define CH18_INTSTATUS_LLI_RD_SLV_ERR_IntStat_RegisterSize 1



#define CH18_INTSTATUS_LLI_WR_SLV_ERR_IntStat_BitAddressOffset 12
#define CH18_INTSTATUS_LLI_WR_SLV_ERR_IntStat_RegisterSize 1



#define CH18_INTSTATUS_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_BitAddressOffset 13
#define CH18_INTSTATUS_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_RegisterSize 1



#define CH18_INTSTATUS_SLVIF_MULTIBLKTYPE_ERR_IntStat_BitAddressOffset 14
#define CH18_INTSTATUS_SLVIF_MULTIBLKTYPE_ERR_IntStat_RegisterSize 1



#define CH18_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_15_BitAddressOffset 15
#define CH18_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_15_RegisterSize 1



#define CH18_INTSTATUS_SLVIF_DEC_ERR_IntStat_BitAddressOffset 16
#define CH18_INTSTATUS_SLVIF_DEC_ERR_IntStat_RegisterSize 1



#define CH18_INTSTATUS_SLVIF_WR2RO_ERR_IntStat_BitAddressOffset 17
#define CH18_INTSTATUS_SLVIF_WR2RO_ERR_IntStat_RegisterSize 1



#define CH18_INTSTATUS_SLVIF_RD2RWO_ERR_IntStat_BitAddressOffset 18
#define CH18_INTSTATUS_SLVIF_RD2RWO_ERR_IntStat_RegisterSize 1



#define CH18_INTSTATUS_SLVIF_WRONCHEN_ERR_IntStat_BitAddressOffset 19
#define CH18_INTSTATUS_SLVIF_WRONCHEN_ERR_IntStat_RegisterSize 1



#define CH18_INTSTATUS_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_BitAddressOffset 20
#define CH18_INTSTATUS_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_RegisterSize 1



#define CH18_INTSTATUS_SLVIF_WRONHOLD_ERR_IntStat_BitAddressOffset 21
#define CH18_INTSTATUS_SLVIF_WRONHOLD_ERR_IntStat_RegisterSize 1



#define CH18_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_22to23_BitAddressOffset 22
#define CH18_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_22to23_RegisterSize 2



#define CH18_INTSTATUS_SLVIF_ADDRPARITY_ERR_IntStat_BitAddressOffset 24
#define CH18_INTSTATUS_SLVIF_ADDRPARITY_ERR_IntStat_RegisterSize 1



#define CH18_INTSTATUS_SLVIF_WRPARITY_ERR_IntStat_BitAddressOffset 25
#define CH18_INTSTATUS_SLVIF_WRPARITY_ERR_IntStat_RegisterSize 1



#define CH18_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_26_BitAddressOffset 26
#define CH18_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_26_RegisterSize 1



#define CH18_INTSTATUS_CH_LOCK_CLEARED_IntStat_BitAddressOffset 27
#define CH18_INTSTATUS_CH_LOCK_CLEARED_IntStat_RegisterSize 1



#define CH18_INTSTATUS_CH_SRC_SUSPENDED_IntStat_BitAddressOffset 28
#define CH18_INTSTATUS_CH_SRC_SUSPENDED_IntStat_RegisterSize 1



#define CH18_INTSTATUS_CH_SUSPENDED_IntStat_BitAddressOffset 29
#define CH18_INTSTATUS_CH_SUSPENDED_IntStat_RegisterSize 1



#define CH18_INTSTATUS_CH_DISABLED_IntStat_BitAddressOffset 30
#define CH18_INTSTATUS_CH_DISABLED_IntStat_RegisterSize 1



#define CH18_INTSTATUS_CH_ABORTED_IntStat_BitAddressOffset 31
#define CH18_INTSTATUS_CH_ABORTED_IntStat_RegisterSize 1



#define CH18_INTSTATUS_ECC_PROT_CHMem_CorrERR_IntStat_BitAddressOffset 32
#define CH18_INTSTATUS_ECC_PROT_CHMem_CorrERR_IntStat_RegisterSize 1



#define CH18_INTSTATUS_ECC_PROT_CHMem_UnCorrERR_IntStat_BitAddressOffset 33
#define CH18_INTSTATUS_ECC_PROT_CHMem_UnCorrERR_IntStat_RegisterSize 1



#define CH18_INTSTATUS_ECC_PROT_UIDMem_CorrERR_IntStat_BitAddressOffset 34
#define CH18_INTSTATUS_ECC_PROT_UIDMem_CorrERR_IntStat_RegisterSize 1



#define CH18_INTSTATUS_ECC_PROT_UIDMem_UnCorrERR_IntStat_BitAddressOffset 35
#define CH18_INTSTATUS_ECC_PROT_UIDMem_UnCorrERR_IntStat_RegisterSize 1



#define CH18_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_36to63_BitAddressOffset 36
#define CH18_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_36to63_RegisterSize 28





#define CH18_INTSIGNAL_ENABLEREG (Channel18_Registers_Address_Block_BaseAddress + 0x90)
#define CH18_INTSIGNAL_ENABLEREG_RegisterSize 64
#define CH18_INTSIGNAL_ENABLEREG_RegisterResetValue 0xffffffffffffffff
#define CH18_INTSIGNAL_ENABLEREG_RegisterResetMask 0xffffffffffffffff





#define CH18_INTSIGNAL_ENABLEREG_Enable_BLOCK_TFR_DONE_IntSignal_BitAddressOffset 0
#define CH18_INTSIGNAL_ENABLEREG_Enable_BLOCK_TFR_DONE_IntSignal_RegisterSize 1



#define CH18_INTSIGNAL_ENABLEREG_Enable_DMA_TFR_DONE_IntSignal_BitAddressOffset 1
#define CH18_INTSIGNAL_ENABLEREG_Enable_DMA_TFR_DONE_IntSignal_RegisterSize 1



#define CH18_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_2_BitAddressOffset 2
#define CH18_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_2_RegisterSize 1



#define CH18_INTSIGNAL_ENABLEREG_Enable_SRC_TRANSCOMP_IntSignal_BitAddressOffset 3
#define CH18_INTSIGNAL_ENABLEREG_Enable_SRC_TRANSCOMP_IntSignal_RegisterSize 1



#define CH18_INTSIGNAL_ENABLEREG_Enable_DST_TRANSCOMP_IntSignal_BitAddressOffset 4
#define CH18_INTSIGNAL_ENABLEREG_Enable_DST_TRANSCOMP_IntSignal_RegisterSize 1



#define CH18_INTSIGNAL_ENABLEREG_Enable_SRC_DEC_ERR_IntSignal_BitAddressOffset 5
#define CH18_INTSIGNAL_ENABLEREG_Enable_SRC_DEC_ERR_IntSignal_RegisterSize 1



#define CH18_INTSIGNAL_ENABLEREG_Enable_DST_DEC_ERR_IntSignal_BitAddressOffset 6
#define CH18_INTSIGNAL_ENABLEREG_Enable_DST_DEC_ERR_IntSignal_RegisterSize 1



#define CH18_INTSIGNAL_ENABLEREG_Enable_SRC_SLV_ERR_IntSignal_BitAddressOffset 7
#define CH18_INTSIGNAL_ENABLEREG_Enable_SRC_SLV_ERR_IntSignal_RegisterSize 1



#define CH18_INTSIGNAL_ENABLEREG_Enable_DST_SLV_ERR_IntSignal_BitAddressOffset 8
#define CH18_INTSIGNAL_ENABLEREG_Enable_DST_SLV_ERR_IntSignal_RegisterSize 1



#define CH18_INTSIGNAL_ENABLEREG_Enable_LLI_RD_DEC_ERR_IntSignal_BitAddressOffset 9
#define CH18_INTSIGNAL_ENABLEREG_Enable_LLI_RD_DEC_ERR_IntSignal_RegisterSize 1



#define CH18_INTSIGNAL_ENABLEREG_Enable_LLI_WR_DEC_ERR_IntSignal_BitAddressOffset 10
#define CH18_INTSIGNAL_ENABLEREG_Enable_LLI_WR_DEC_ERR_IntSignal_RegisterSize 1



#define CH18_INTSIGNAL_ENABLEREG_Enable_LLI_RD_SLV_ERR_IntSignal_BitAddressOffset 11
#define CH18_INTSIGNAL_ENABLEREG_Enable_LLI_RD_SLV_ERR_IntSignal_RegisterSize 1



#define CH18_INTSIGNAL_ENABLEREG_Enable_LLI_WR_SLV_ERR_IntSignal_BitAddressOffset 12
#define CH18_INTSIGNAL_ENABLEREG_Enable_LLI_WR_SLV_ERR_IntSignal_RegisterSize 1



#define CH18_INTSIGNAL_ENABLEREG_Enable_SHADOWREG_OR_LLI_INVALID_ERR_IntSignal_BitAddressOffset 13
#define CH18_INTSIGNAL_ENABLEREG_Enable_SHADOWREG_OR_LLI_INVALID_ERR_IntSignal_RegisterSize 1



#define CH18_INTSIGNAL_ENABLEREG_Enable_SLVIF_MULTIBLKTYPE_ERR_IntSignal_BitAddressOffset 14
#define CH18_INTSIGNAL_ENABLEREG_Enable_SLVIF_MULTIBLKTYPE_ERR_IntSignal_RegisterSize 1



#define CH18_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_15_BitAddressOffset 15
#define CH18_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_15_RegisterSize 1



#define CH18_INTSIGNAL_ENABLEREG_Enable_SLVIF_DEC_ERR_IntSignal_BitAddressOffset 16
#define CH18_INTSIGNAL_ENABLEREG_Enable_SLVIF_DEC_ERR_IntSignal_RegisterSize 1



#define CH18_INTSIGNAL_ENABLEREG_Enable_SLVIF_WR2RO_ERR_IntSignal_BitAddressOffset 17
#define CH18_INTSIGNAL_ENABLEREG_Enable_SLVIF_WR2RO_ERR_IntSignal_RegisterSize 1



#define CH18_INTSIGNAL_ENABLEREG_Enable_SLVIF_RD2RWO_ERR_IntSignal_BitAddressOffset 18
#define CH18_INTSIGNAL_ENABLEREG_Enable_SLVIF_RD2RWO_ERR_IntSignal_RegisterSize 1



#define CH18_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRONCHEN_ERR_IntSignal_BitAddressOffset 19
#define CH18_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRONCHEN_ERR_IntSignal_RegisterSize 1



#define CH18_INTSIGNAL_ENABLEREG_Enable_SLVIF_SHADOWREG_WRON_VALID_ERR_IntSignal_BitAddressOffset 20
#define CH18_INTSIGNAL_ENABLEREG_Enable_SLVIF_SHADOWREG_WRON_VALID_ERR_IntSignal_RegisterSize 1



#define CH18_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRONHOLD_ERR_IntSignal_BitAddressOffset 21
#define CH18_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRONHOLD_ERR_IntSignal_RegisterSize 1



#define CH18_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_22to23_BitAddressOffset 22
#define CH18_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_22to23_RegisterSize 2



#define CH18_INTSIGNAL_ENABLEREG_Enable_SLVIF_ADDRPARITY_ERR_IntSignal_BitAddressOffset 24
#define CH18_INTSIGNAL_ENABLEREG_Enable_SLVIF_ADDRPARITY_ERR_IntSignal_RegisterSize 1



#define CH18_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRPARITY_ERR_IntSignal_BitAddressOffset 25
#define CH18_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRPARITY_ERR_IntSignal_RegisterSize 1



#define CH18_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_26_BitAddressOffset 26
#define CH18_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_26_RegisterSize 1



#define CH18_INTSIGNAL_ENABLEREG_Enable_CH_LOCK_CLEARED_IntSignal_BitAddressOffset 27
#define CH18_INTSIGNAL_ENABLEREG_Enable_CH_LOCK_CLEARED_IntSignal_RegisterSize 1



#define CH18_INTSIGNAL_ENABLEREG_Enable_CH_SRC_SUSPENDED_IntSignal_BitAddressOffset 28
#define CH18_INTSIGNAL_ENABLEREG_Enable_CH_SRC_SUSPENDED_IntSignal_RegisterSize 1



#define CH18_INTSIGNAL_ENABLEREG_Enable_CH_SUSPENDED_IntSignal_BitAddressOffset 29
#define CH18_INTSIGNAL_ENABLEREG_Enable_CH_SUSPENDED_IntSignal_RegisterSize 1



#define CH18_INTSIGNAL_ENABLEREG_Enable_CH_DISABLED_IntSignal_BitAddressOffset 30
#define CH18_INTSIGNAL_ENABLEREG_Enable_CH_DISABLED_IntSignal_RegisterSize 1



#define CH18_INTSIGNAL_ENABLEREG_Enable_CH_ABORTED_IntSignal_BitAddressOffset 31
#define CH18_INTSIGNAL_ENABLEREG_Enable_CH_ABORTED_IntSignal_RegisterSize 1



#define CH18_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_CHMem_CorrERR_IntSignal_BitAddressOffset 32
#define CH18_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_CHMem_CorrERR_IntSignal_RegisterSize 1



#define CH18_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_CHMem_UnCorrERR_IntSignal_BitAddressOffset 33
#define CH18_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_CHMem_UnCorrERR_IntSignal_RegisterSize 1



#define CH18_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_UIDMem_CorrERR_IntSignal_BitAddressOffset 34
#define CH18_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_UIDMem_CorrERR_IntSignal_RegisterSize 1



#define CH18_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_UIDMem_UnCorrERR_IntSignal_BitAddressOffset 35
#define CH18_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_UIDMem_UnCorrERR_IntSignal_RegisterSize 1



#define CH18_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_36to63_BitAddressOffset 36
#define CH18_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_36to63_RegisterSize 28





#define CH18_INTCLEARREG (Channel18_Registers_Address_Block_BaseAddress + 0x98)
#define CH18_INTCLEARREG_RegisterSize 64
#define CH18_INTCLEARREG_RegisterResetValue 0x0
#define CH18_INTCLEARREG_RegisterResetMask 0xffffffffffffffff





#define CH18_INTCLEARREG_Clear_BLOCK_TFR_DONE_IntStat_BitAddressOffset 0
#define CH18_INTCLEARREG_Clear_BLOCK_TFR_DONE_IntStat_RegisterSize 1



#define CH18_INTCLEARREG_Clear_DMA_TFR_DONE_IntStat_BitAddressOffset 1
#define CH18_INTCLEARREG_Clear_DMA_TFR_DONE_IntStat_RegisterSize 1



#define CH18_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_2_BitAddressOffset 2
#define CH18_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_2_RegisterSize 1



#define CH18_INTCLEARREG_Clear_SRC_TRANSCOMP_IntStat_BitAddressOffset 3
#define CH18_INTCLEARREG_Clear_SRC_TRANSCOMP_IntStat_RegisterSize 1



#define CH18_INTCLEARREG_Clear_DST_TRANSCOMP_IntStat_BitAddressOffset 4
#define CH18_INTCLEARREG_Clear_DST_TRANSCOMP_IntStat_RegisterSize 1



#define CH18_INTCLEARREG_Clear_SRC_DEC_ERR_IntStat_BitAddressOffset 5
#define CH18_INTCLEARREG_Clear_SRC_DEC_ERR_IntStat_RegisterSize 1



#define CH18_INTCLEARREG_Clear_DST_DEC_ERR_IntStat_BitAddressOffset 6
#define CH18_INTCLEARREG_Clear_DST_DEC_ERR_IntStat_RegisterSize 1



#define CH18_INTCLEARREG_Clear_SRC_SLV_ERR_IntStat_BitAddressOffset 7
#define CH18_INTCLEARREG_Clear_SRC_SLV_ERR_IntStat_RegisterSize 1



#define CH18_INTCLEARREG_Clear_DST_SLV_ERR_IntStat_BitAddressOffset 8
#define CH18_INTCLEARREG_Clear_DST_SLV_ERR_IntStat_RegisterSize 1



#define CH18_INTCLEARREG_Clear_LLI_RD_DEC_ERR_IntStat_BitAddressOffset 9
#define CH18_INTCLEARREG_Clear_LLI_RD_DEC_ERR_IntStat_RegisterSize 1



#define CH18_INTCLEARREG_Clear_LLI_WR_DEC_ERR_IntStat_BitAddressOffset 10
#define CH18_INTCLEARREG_Clear_LLI_WR_DEC_ERR_IntStat_RegisterSize 1



#define CH18_INTCLEARREG_Clear_LLI_RD_SLV_ERR_IntStat_BitAddressOffset 11
#define CH18_INTCLEARREG_Clear_LLI_RD_SLV_ERR_IntStat_RegisterSize 1



#define CH18_INTCLEARREG_Clear_LLI_WR_SLV_ERR_IntStat_BitAddressOffset 12
#define CH18_INTCLEARREG_Clear_LLI_WR_SLV_ERR_IntStat_RegisterSize 1



#define CH18_INTCLEARREG_Clear_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_BitAddressOffset 13
#define CH18_INTCLEARREG_Clear_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_RegisterSize 1



#define CH18_INTCLEARREG_Clear_SLVIF_MULTIBLKTYPE_ERR_IntStat_BitAddressOffset 14
#define CH18_INTCLEARREG_Clear_SLVIF_MULTIBLKTYPE_ERR_IntStat_RegisterSize 1



#define CH18_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_15_BitAddressOffset 15
#define CH18_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_15_RegisterSize 1



#define CH18_INTCLEARREG_Clear_SLVIF_DEC_ERR_IntStat_BitAddressOffset 16
#define CH18_INTCLEARREG_Clear_SLVIF_DEC_ERR_IntStat_RegisterSize 1



#define CH18_INTCLEARREG_Clear_SLVIF_WR2RO_ERR_IntStat_BitAddressOffset 17
#define CH18_INTCLEARREG_Clear_SLVIF_WR2RO_ERR_IntStat_RegisterSize 1



#define CH18_INTCLEARREG_Clear_SLVIF_RD2RWO_ERR_IntStat_BitAddressOffset 18
#define CH18_INTCLEARREG_Clear_SLVIF_RD2RWO_ERR_IntStat_RegisterSize 1



#define CH18_INTCLEARREG_Clear_SLVIF_WRONCHEN_ERR_IntStat_BitAddressOffset 19
#define CH18_INTCLEARREG_Clear_SLVIF_WRONCHEN_ERR_IntStat_RegisterSize 1



#define CH18_INTCLEARREG_Clear_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_BitAddressOffset 20
#define CH18_INTCLEARREG_Clear_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_RegisterSize 1



#define CH18_INTCLEARREG_Clear_SLVIF_WRONHOLD_ERR_IntStat_BitAddressOffset 21
#define CH18_INTCLEARREG_Clear_SLVIF_WRONHOLD_ERR_IntStat_RegisterSize 1



#define CH18_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_22to23_BitAddressOffset 22
#define CH18_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_22to23_RegisterSize 2



#define CH18_INTCLEARREG_Clear_SLVIF_ADDRPARITY_ERR_IntStat_BitAddressOffset 24
#define CH18_INTCLEARREG_Clear_SLVIF_ADDRPARITY_ERR_IntStat_RegisterSize 1



#define CH18_INTCLEARREG_Clear_SLVIF_WRPARITY_ERR_IntStat_BitAddressOffset 25
#define CH18_INTCLEARREG_Clear_SLVIF_WRPARITY_ERR_IntStat_RegisterSize 1



#define CH18_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_26_BitAddressOffset 26
#define CH18_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_26_RegisterSize 1



#define CH18_INTCLEARREG_Clear_CH_LOCK_CLEARED_IntStat_BitAddressOffset 27
#define CH18_INTCLEARREG_Clear_CH_LOCK_CLEARED_IntStat_RegisterSize 1



#define CH18_INTCLEARREG_Clear_CH_SRC_SUSPENDED_IntStat_BitAddressOffset 28
#define CH18_INTCLEARREG_Clear_CH_SRC_SUSPENDED_IntStat_RegisterSize 1



#define CH18_INTCLEARREG_Clear_CH_SUSPENDED_IntStat_BitAddressOffset 29
#define CH18_INTCLEARREG_Clear_CH_SUSPENDED_IntStat_RegisterSize 1



#define CH18_INTCLEARREG_Clear_CH_DISABLED_IntStat_BitAddressOffset 30
#define CH18_INTCLEARREG_Clear_CH_DISABLED_IntStat_RegisterSize 1



#define CH18_INTCLEARREG_Clear_CH_ABORTED_IntStat_BitAddressOffset 31
#define CH18_INTCLEARREG_Clear_CH_ABORTED_IntStat_RegisterSize 1



#define CH18_INTCLEARREG_Clear_ECC_PROT_CHMem_CorrERR_IntStat_BitAddressOffset 32
#define CH18_INTCLEARREG_Clear_ECC_PROT_CHMem_CorrERR_IntStat_RegisterSize 1



#define CH18_INTCLEARREG_Clear_ECC_PROT_CHMem_UnCorrERR_IntStat_BitAddressOffset 33
#define CH18_INTCLEARREG_Clear_ECC_PROT_CHMem_UnCorrERR_IntStat_RegisterSize 1



#define CH18_INTCLEARREG_Clear_ECC_PROT_UIDMem_CorrERR_IntStat_BitAddressOffset 34
#define CH18_INTCLEARREG_Clear_ECC_PROT_UIDMem_CorrERR_IntStat_RegisterSize 1



#define CH18_INTCLEARREG_Clear_ECC_PROT_UIDMem_UnCorrERR_IntStat_BitAddressOffset 35
#define CH18_INTCLEARREG_Clear_ECC_PROT_UIDMem_UnCorrERR_IntStat_RegisterSize 1



#define CH18_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_36to63_BitAddressOffset 36
#define CH18_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_36to63_RegisterSize 28





#define CH18_CFG_EXTD (Channel18_Registers_Address_Block_BaseAddress + 0xa0)
#define CH18_CFG_EXTD_RegisterSize 64
#define CH18_CFG_EXTD_RegisterResetValue 0x0
#define CH18_CFG_EXTD_RegisterResetMask 0xffffffffffffffff





#define CH18_CFG_EXTD_LLI_AXPROT_BitAddressOffset 0
#define CH18_CFG_EXTD_LLI_AXPROT_RegisterSize 3



#define CH18_CFG_EXTD_LLI_AXCACHE_BitAddressOffset 3
#define CH18_CFG_EXTD_LLI_AXCACHE_RegisterSize 4



#define CH18_CFG_EXTD_RSVD_DMAC_CHx_CFG_EXTD_7to63_BitAddressOffset 7
#define CH18_CFG_EXTD_RSVD_DMAC_CHx_CFG_EXTD_7to63_RegisterSize 57



#define Channel19_Registers_Address_Block_BaseAddress 0x1300



#define CH19_SAR (Channel19_Registers_Address_Block_BaseAddress + 0x0)
#define CH19_SAR_RegisterSize 64
#define CH19_SAR_RegisterResetValue 0x0
#define CH19_SAR_RegisterResetMask 0xffffffffffffffff





#define CH19_SAR_SAR_BitAddressOffset 0
#define CH19_SAR_SAR_RegisterSize 64





#define CH19_DAR (Channel19_Registers_Address_Block_BaseAddress + 0x8)
#define CH19_DAR_RegisterSize 64
#define CH19_DAR_RegisterResetValue 0x0
#define CH19_DAR_RegisterResetMask 0xffffffffffffffff





#define CH19_DAR_DAR_BitAddressOffset 0
#define CH19_DAR_DAR_RegisterSize 64





#define CH19_BLOCK_TS (Channel19_Registers_Address_Block_BaseAddress + 0x10)
#define CH19_BLOCK_TS_RegisterSize 64
#define CH19_BLOCK_TS_RegisterResetValue 0x0
#define CH19_BLOCK_TS_RegisterResetMask 0xffffffffffffffff





#define CH19_BLOCK_TS_BLOCK_TS_BitAddressOffset 0
#define CH19_BLOCK_TS_BLOCK_TS_RegisterSize 22



#define CH19_BLOCK_TS_RSVD_DMAC_CHx_BLOCK_TSREG_63to22_BitAddressOffset 22
#define CH19_BLOCK_TS_RSVD_DMAC_CHx_BLOCK_TSREG_63to22_RegisterSize 42





#define CH19_CTL (Channel19_Registers_Address_Block_BaseAddress + 0x18)
#define CH19_CTL_RegisterSize 64
#define CH19_CTL_RegisterResetValue 0x1200
#define CH19_CTL_RegisterResetMask 0xffffffffffffffff





#define CH19_CTL_SMS_BitAddressOffset 0
#define CH19_CTL_SMS_RegisterSize 1



#define CH19_CTL_RSVD_DMAC_CHx_CTL_1_BitAddressOffset 1
#define CH19_CTL_RSVD_DMAC_CHx_CTL_1_RegisterSize 1



#define CH19_CTL_DMS_BitAddressOffset 2
#define CH19_CTL_DMS_RegisterSize 1



#define CH19_CTL_RSVD_DMAC_CHx_CTL_3_BitAddressOffset 3
#define CH19_CTL_RSVD_DMAC_CHx_CTL_3_RegisterSize 1



#define CH19_CTL_SINC_BitAddressOffset 4
#define CH19_CTL_SINC_RegisterSize 1



#define CH19_CTL_RSVD_DMAC_CHx_CTL_5_BitAddressOffset 5
#define CH19_CTL_RSVD_DMAC_CHx_CTL_5_RegisterSize 1



#define CH19_CTL_DINC_BitAddressOffset 6
#define CH19_CTL_DINC_RegisterSize 1



#define CH19_CTL_RSVD_DMAC_CHx_CTL_7_BitAddressOffset 7
#define CH19_CTL_RSVD_DMAC_CHx_CTL_7_RegisterSize 1



#define CH19_CTL_SRC_TR_WIDTH_BitAddressOffset 8
#define CH19_CTL_SRC_TR_WIDTH_RegisterSize 3



#define CH19_CTL_DST_TR_WIDTH_BitAddressOffset 11
#define CH19_CTL_DST_TR_WIDTH_RegisterSize 3



#define CH19_CTL_SRC_MSIZE_BitAddressOffset 14
#define CH19_CTL_SRC_MSIZE_RegisterSize 4



#define CH19_CTL_DST_MSIZE_BitAddressOffset 18
#define CH19_CTL_DST_MSIZE_RegisterSize 4



#define CH19_CTL_AR_CACHE_BitAddressOffset 22
#define CH19_CTL_AR_CACHE_RegisterSize 4



#define CH19_CTL_AW_CACHE_BitAddressOffset 26
#define CH19_CTL_AW_CACHE_RegisterSize 4



#define CH19_CTL_NonPosted_LastWrite_En_BitAddressOffset 30
#define CH19_CTL_NonPosted_LastWrite_En_RegisterSize 1



#define CH19_CTL_RSVD_DMAC_CHx_CTL_31_BitAddressOffset 31
#define CH19_CTL_RSVD_DMAC_CHx_CTL_31_RegisterSize 1



#define CH19_CTL_AR_PROT_BitAddressOffset 32
#define CH19_CTL_AR_PROT_RegisterSize 3



#define CH19_CTL_AW_PROT_BitAddressOffset 35
#define CH19_CTL_AW_PROT_RegisterSize 3



#define CH19_CTL_ARLEN_EN_BitAddressOffset 38
#define CH19_CTL_ARLEN_EN_RegisterSize 1



#define CH19_CTL_ARLEN_BitAddressOffset 39
#define CH19_CTL_ARLEN_RegisterSize 8



#define CH19_CTL_AWLEN_EN_BitAddressOffset 47
#define CH19_CTL_AWLEN_EN_RegisterSize 1



#define CH19_CTL_AWLEN_BitAddressOffset 48
#define CH19_CTL_AWLEN_RegisterSize 8



#define CH19_CTL_SRC_STAT_EN_BitAddressOffset 56
#define CH19_CTL_SRC_STAT_EN_RegisterSize 1



#define CH19_CTL_DST_STAT_EN_BitAddressOffset 57
#define CH19_CTL_DST_STAT_EN_RegisterSize 1



#define CH19_CTL_IOC_BlkTfr_BitAddressOffset 58
#define CH19_CTL_IOC_BlkTfr_RegisterSize 1



#define CH19_CTL_RSVD_DMAC_CHx_CTL_59to61_BitAddressOffset 59
#define CH19_CTL_RSVD_DMAC_CHx_CTL_59to61_RegisterSize 3



#define CH19_CTL_SHADOWREG_OR_LLI_LAST_BitAddressOffset 62
#define CH19_CTL_SHADOWREG_OR_LLI_LAST_RegisterSize 1



#define CH19_CTL_SHADOWREG_OR_LLI_VALID_BitAddressOffset 63
#define CH19_CTL_SHADOWREG_OR_LLI_VALID_RegisterSize 1





#define CH19_CFG2 (Channel19_Registers_Address_Block_BaseAddress + 0x20)
#define CH19_CFG2_RegisterSize 64
#define CH19_CFG2_RegisterResetValue 0x5801b00000000
#define CH19_CFG2_RegisterResetMask 0xffffffffffffffff





#define CH19_CFG2_SRC_MULTBLK_TYPE_BitAddressOffset 0
#define CH19_CFG2_SRC_MULTBLK_TYPE_RegisterSize 2



#define CH19_CFG2_DST_MULTBLK_TYPE_BitAddressOffset 2
#define CH19_CFG2_DST_MULTBLK_TYPE_RegisterSize 2



#define CH19_CFG2_SRC_PER_BitAddressOffset 4
#define CH19_CFG2_SRC_PER_RegisterSize 5



#define CH19_CFG2_RSVD_DMAC_CHx_CFG_9_4_BitAddressOffset 9
#define CH19_CFG2_RSVD_DMAC_CHx_CFG_9_4_RegisterSize 1



#define CH19_CFG2_RSVD_DMAC_CHx_CFG_10_BitAddressOffset 10
#define CH19_CFG2_RSVD_DMAC_CHx_CFG_10_RegisterSize 1



#define CH19_CFG2_DST_PER_BitAddressOffset 11
#define CH19_CFG2_DST_PER_RegisterSize 5



#define CH19_CFG2_RSVD_DMAC_CHx_CFG_16_11_BitAddressOffset 16
#define CH19_CFG2_RSVD_DMAC_CHx_CFG_16_11_RegisterSize 1



#define CH19_CFG2_RSVD_DMAC_CHx_CFG_17_BitAddressOffset 17
#define CH19_CFG2_RSVD_DMAC_CHx_CFG_17_RegisterSize 1



#define CH19_CFG2_RD_UID_BitAddressOffset 18
#define CH19_CFG2_RD_UID_RegisterSize 4



#define CH19_CFG2_RSVD_DMAC_CHx_CFG_22to24_BitAddressOffset 22
#define CH19_CFG2_RSVD_DMAC_CHx_CFG_22to24_RegisterSize 3



#define CH19_CFG2_WR_UID_BitAddressOffset 25
#define CH19_CFG2_WR_UID_RegisterSize 4



#define CH19_CFG2_RSVD_DMAC_CHx_CFG_29to31_BitAddressOffset 29
#define CH19_CFG2_RSVD_DMAC_CHx_CFG_29to31_RegisterSize 3



#define CH19_CFG2_TT_FC_BitAddressOffset 32
#define CH19_CFG2_TT_FC_RegisterSize 3



#define CH19_CFG2_HS_SEL_SRC_BitAddressOffset 35
#define CH19_CFG2_HS_SEL_SRC_RegisterSize 1



#define CH19_CFG2_HS_SEL_DST_BitAddressOffset 36
#define CH19_CFG2_HS_SEL_DST_RegisterSize 1



#define CH19_CFG2_SRC_HWHS_POL_BitAddressOffset 37
#define CH19_CFG2_SRC_HWHS_POL_RegisterSize 1



#define CH19_CFG2_DST_HWHS_POL_BitAddressOffset 38
#define CH19_CFG2_DST_HWHS_POL_RegisterSize 1



#define CH19_CFG2_RSVD_DMAC_CHx_CFG_39to46_BitAddressOffset 39
#define CH19_CFG2_RSVD_DMAC_CHx_CFG_39to46_RegisterSize 8



#define CH19_CFG2_CH_PRIOR_BitAddressOffset 47
#define CH19_CFG2_CH_PRIOR_RegisterSize 5



#define CH19_CFG2_LOCK_CH_BitAddressOffset 52
#define CH19_CFG2_LOCK_CH_RegisterSize 1



#define CH19_CFG2_LOCK_CH_L_BitAddressOffset 53
#define CH19_CFG2_LOCK_CH_L_RegisterSize 2



#define CH19_CFG2_SRC_OSR_LMT_BitAddressOffset 55
#define CH19_CFG2_SRC_OSR_LMT_RegisterSize 4



#define CH19_CFG2_DST_OSR_LMT_BitAddressOffset 59
#define CH19_CFG2_DST_OSR_LMT_RegisterSize 4



#define CH19_CFG2_RSVD_DMAC_CHx_CFG_63_BitAddressOffset 63
#define CH19_CFG2_RSVD_DMAC_CHx_CFG_63_RegisterSize 1





#define CH19_LLP (Channel19_Registers_Address_Block_BaseAddress + 0x28)
#define CH19_LLP_RegisterSize 64
#define CH19_LLP_RegisterResetValue 0x0
#define CH19_LLP_RegisterResetMask 0xffffffffffffffff





#define CH19_LLP_LMS_BitAddressOffset 0
#define CH19_LLP_LMS_RegisterSize 1



#define CH19_LLP_RSVD_DMAC_CHx_LLP_1to5_BitAddressOffset 1
#define CH19_LLP_RSVD_DMAC_CHx_LLP_1to5_RegisterSize 5



#define CH19_LLP_LOC_BitAddressOffset 6
#define CH19_LLP_LOC_RegisterSize 58





#define CH19_STATUSREG (Channel19_Registers_Address_Block_BaseAddress + 0x30)
#define CH19_STATUSREG_RegisterSize 64
#define CH19_STATUSREG_RegisterResetValue 0x0
#define CH19_STATUSREG_RegisterResetMask 0xffffffffffffffff





#define CH19_STATUSREG_CMPLTD_BLK_TFR_SIZE_BitAddressOffset 0
#define CH19_STATUSREG_CMPLTD_BLK_TFR_SIZE_RegisterSize 22



#define CH19_STATUSREG_RSVD_DMAC_CHx_STATUSREG_22to31_BitAddressOffset 22
#define CH19_STATUSREG_RSVD_DMAC_CHx_STATUSREG_22to31_RegisterSize 10



#define CH19_STATUSREG_DATA_LEFT_IN_FIFO_BitAddressOffset 32
#define CH19_STATUSREG_DATA_LEFT_IN_FIFO_RegisterSize 15



#define CH19_STATUSREG_RSVD_DMAC_CHx_STATUSREG_47to63_BitAddressOffset 47
#define CH19_STATUSREG_RSVD_DMAC_CHx_STATUSREG_47to63_RegisterSize 17





#define CH19_SWHSSRCREG (Channel19_Registers_Address_Block_BaseAddress + 0x38)
#define CH19_SWHSSRCREG_RegisterSize 64
#define CH19_SWHSSRCREG_RegisterResetValue 0x0
#define CH19_SWHSSRCREG_RegisterResetMask 0xffffffffffffffff





#define CH19_SWHSSRCREG_SWHS_REQ_SRC_BitAddressOffset 0
#define CH19_SWHSSRCREG_SWHS_REQ_SRC_RegisterSize 1



#define CH19_SWHSSRCREG_SWHS_REQ_SRC_WE_BitAddressOffset 1
#define CH19_SWHSSRCREG_SWHS_REQ_SRC_WE_RegisterSize 1



#define CH19_SWHSSRCREG_SWHS_SGLREQ_SRC_BitAddressOffset 2
#define CH19_SWHSSRCREG_SWHS_SGLREQ_SRC_RegisterSize 1



#define CH19_SWHSSRCREG_SWHS_SGLREQ_SRC_WE_BitAddressOffset 3
#define CH19_SWHSSRCREG_SWHS_SGLREQ_SRC_WE_RegisterSize 1



#define CH19_SWHSSRCREG_SWHS_LST_SRC_BitAddressOffset 4
#define CH19_SWHSSRCREG_SWHS_LST_SRC_RegisterSize 1



#define CH19_SWHSSRCREG_SWHS_LST_SRC_WE_BitAddressOffset 5
#define CH19_SWHSSRCREG_SWHS_LST_SRC_WE_RegisterSize 1



#define CH19_SWHSSRCREG_RSVD_DMAC_CHx_SWHSSRCREG_6to63_BitAddressOffset 6
#define CH19_SWHSSRCREG_RSVD_DMAC_CHx_SWHSSRCREG_6to63_RegisterSize 58





#define CH19_SWHSDSTREG (Channel19_Registers_Address_Block_BaseAddress + 0x40)
#define CH19_SWHSDSTREG_RegisterSize 64
#define CH19_SWHSDSTREG_RegisterResetValue 0x0
#define CH19_SWHSDSTREG_RegisterResetMask 0xffffffffffffffff





#define CH19_SWHSDSTREG_SWHS_REQ_DST_BitAddressOffset 0
#define CH19_SWHSDSTREG_SWHS_REQ_DST_RegisterSize 1



#define CH19_SWHSDSTREG_SWHS_REQ_DST_WE_BitAddressOffset 1
#define CH19_SWHSDSTREG_SWHS_REQ_DST_WE_RegisterSize 1



#define CH19_SWHSDSTREG_SWHS_SGLREQ_DST_BitAddressOffset 2
#define CH19_SWHSDSTREG_SWHS_SGLREQ_DST_RegisterSize 1



#define CH19_SWHSDSTREG_SWHS_SGLREQ_DST_WE_BitAddressOffset 3
#define CH19_SWHSDSTREG_SWHS_SGLREQ_DST_WE_RegisterSize 1



#define CH19_SWHSDSTREG_SWHS_LST_DST_BitAddressOffset 4
#define CH19_SWHSDSTREG_SWHS_LST_DST_RegisterSize 1



#define CH19_SWHSDSTREG_SWHS_LST_DST_WE_BitAddressOffset 5
#define CH19_SWHSDSTREG_SWHS_LST_DST_WE_RegisterSize 1



#define CH19_SWHSDSTREG_RSVD_DMAC_CHx_SWHSDSTREG_6to63_BitAddressOffset 6
#define CH19_SWHSDSTREG_RSVD_DMAC_CHx_SWHSDSTREG_6to63_RegisterSize 58





#define CH19_BLK_TFR_RESUMEREQREG (Channel19_Registers_Address_Block_BaseAddress + 0x48)
#define CH19_BLK_TFR_RESUMEREQREG_RegisterSize 64
#define CH19_BLK_TFR_RESUMEREQREG_RegisterResetValue 0x0
#define CH19_BLK_TFR_RESUMEREQREG_RegisterResetMask 0xffffffffffffffff





#define CH19_BLK_TFR_RESUMEREQREG_BLK_TFR_RESUMEREQ_BitAddressOffset 0
#define CH19_BLK_TFR_RESUMEREQREG_BLK_TFR_RESUMEREQ_RegisterSize 1



#define CH19_BLK_TFR_RESUMEREQREG_RSVD_DMAC_CHx_BLK_TFR_RESUMEREQREG_1to63_BitAddressOffset 1
#define CH19_BLK_TFR_RESUMEREQREG_RSVD_DMAC_CHx_BLK_TFR_RESUMEREQREG_1to63_RegisterSize 63





#define CH19_AXI_IDREG (Channel19_Registers_Address_Block_BaseAddress + 0x50)
#define CH19_AXI_IDREG_RegisterSize 64
#define CH19_AXI_IDREG_RegisterResetValue 0x0
#define CH19_AXI_IDREG_RegisterResetMask 0xffffffffffffffff





#define CH19_AXI_IDREG_AXI_READ_ID_SUFFIX_BitAddressOffset 0
#define CH19_AXI_IDREG_AXI_READ_ID_SUFFIX_RegisterSize 2



#define CH19_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_IDW_L2NCm1to31_BitAddressOffset 2
#define CH19_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_IDW_L2NCm1to31_RegisterSize 14



#define CH19_AXI_IDREG_AXI_WRITE_ID_SUFFIX_BitAddressOffset 16
#define CH19_AXI_IDREG_AXI_WRITE_ID_SUFFIX_RegisterSize 2



#define CH19_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_IDW_L2NCm32to63_BitAddressOffset 18
#define CH19_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_IDW_L2NCm32to63_RegisterSize 14



#define CH19_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_32to63_BitAddressOffset 32
#define CH19_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_32to63_RegisterSize 32





#define CH19_AXI_QOSREG (Channel19_Registers_Address_Block_BaseAddress + 0x58)
#define CH19_AXI_QOSREG_RegisterSize 64
#define CH19_AXI_QOSREG_RegisterResetValue 0x0
#define CH19_AXI_QOSREG_RegisterResetMask 0xffffffffffffffff





#define CH19_AXI_QOSREG_AXI_AWQOS_BitAddressOffset 0
#define CH19_AXI_QOSREG_AXI_AWQOS_RegisterSize 4



#define CH19_AXI_QOSREG_AXI_ARQOS_BitAddressOffset 4
#define CH19_AXI_QOSREG_AXI_ARQOS_RegisterSize 4



#define CH19_AXI_QOSREG_RSVD_DMAC_CHx_AXI_QOSREG_8to63_BitAddressOffset 8
#define CH19_AXI_QOSREG_RSVD_DMAC_CHx_AXI_QOSREG_8to63_RegisterSize 56





#define CH19_SSTAT (Channel19_Registers_Address_Block_BaseAddress + 0x60)
#define CH19_SSTAT_RegisterSize 64
#define CH19_SSTAT_RegisterResetValue 0x0
#define CH19_SSTAT_RegisterResetMask 0xffffffffffffffff





#define CH19_SSTAT_SSTAT_BitAddressOffset 0
#define CH19_SSTAT_SSTAT_RegisterSize 32



#define CH19_SSTAT_RSVD_DMAC_CHx_SSTAT_32to63_BitAddressOffset 32
#define CH19_SSTAT_RSVD_DMAC_CHx_SSTAT_32to63_RegisterSize 32





#define CH19_DSTAT (Channel19_Registers_Address_Block_BaseAddress + 0x68)
#define CH19_DSTAT_RegisterSize 64
#define CH19_DSTAT_RegisterResetValue 0x0
#define CH19_DSTAT_RegisterResetMask 0xffffffffffffffff





#define CH19_DSTAT_DSTAT_BitAddressOffset 0
#define CH19_DSTAT_DSTAT_RegisterSize 32



#define CH19_DSTAT_RSVD_DMAC_CHx_DSTAT_32to63_BitAddressOffset 32
#define CH19_DSTAT_RSVD_DMAC_CHx_DSTAT_32to63_RegisterSize 32





#define CH19_SSTATAR (Channel19_Registers_Address_Block_BaseAddress + 0x70)
#define CH19_SSTATAR_RegisterSize 64
#define CH19_SSTATAR_RegisterResetValue 0x0
#define CH19_SSTATAR_RegisterResetMask 0xffffffffffffffff





#define CH19_SSTATAR_SSTATAR_BitAddressOffset 0
#define CH19_SSTATAR_SSTATAR_RegisterSize 64





#define CH19_DSTATAR (Channel19_Registers_Address_Block_BaseAddress + 0x78)
#define CH19_DSTATAR_RegisterSize 64
#define CH19_DSTATAR_RegisterResetValue 0x0
#define CH19_DSTATAR_RegisterResetMask 0xffffffffffffffff





#define CH19_DSTATAR_DSTATAR_BitAddressOffset 0
#define CH19_DSTATAR_DSTATAR_RegisterSize 64





#define CH19_INTSTATUS_ENABLEREG (Channel19_Registers_Address_Block_BaseAddress + 0x80)
#define CH19_INTSTATUS_ENABLEREG_RegisterSize 64
#define CH19_INTSTATUS_ENABLEREG_RegisterResetValue 0xffffffffffffffff
#define CH19_INTSTATUS_ENABLEREG_RegisterResetMask 0xffffffffffffffff





#define CH19_INTSTATUS_ENABLEREG_Enable_BLOCK_TFR_DONE_IntStat_BitAddressOffset 0
#define CH19_INTSTATUS_ENABLEREG_Enable_BLOCK_TFR_DONE_IntStat_RegisterSize 1



#define CH19_INTSTATUS_ENABLEREG_Enable_DMA_TFR_DONE_IntStat_BitAddressOffset 1
#define CH19_INTSTATUS_ENABLEREG_Enable_DMA_TFR_DONE_IntStat_RegisterSize 1



#define CH19_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_2_BitAddressOffset 2
#define CH19_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_2_RegisterSize 1



#define CH19_INTSTATUS_ENABLEREG_Enable_SRC_TRANSCOMP_IntStat_BitAddressOffset 3
#define CH19_INTSTATUS_ENABLEREG_Enable_SRC_TRANSCOMP_IntStat_RegisterSize 1



#define CH19_INTSTATUS_ENABLEREG_Enable_DST_TRANSCOMP_IntStat_BitAddressOffset 4
#define CH19_INTSTATUS_ENABLEREG_Enable_DST_TRANSCOMP_IntStat_RegisterSize 1



#define CH19_INTSTATUS_ENABLEREG_Enable_SRC_DEC_ERR_IntStat_BitAddressOffset 5
#define CH19_INTSTATUS_ENABLEREG_Enable_SRC_DEC_ERR_IntStat_RegisterSize 1



#define CH19_INTSTATUS_ENABLEREG_Enable_DST_DEC_ERR_IntStat_BitAddressOffset 6
#define CH19_INTSTATUS_ENABLEREG_Enable_DST_DEC_ERR_IntStat_RegisterSize 1



#define CH19_INTSTATUS_ENABLEREG_Enable_SRC_SLV_ERR_IntStat_BitAddressOffset 7
#define CH19_INTSTATUS_ENABLEREG_Enable_SRC_SLV_ERR_IntStat_RegisterSize 1



#define CH19_INTSTATUS_ENABLEREG_Enable_DST_SLV_ERR_IntStat_BitAddressOffset 8
#define CH19_INTSTATUS_ENABLEREG_Enable_DST_SLV_ERR_IntStat_RegisterSize 1



#define CH19_INTSTATUS_ENABLEREG_Enable_LLI_RD_DEC_ERR_IntStat_BitAddressOffset 9
#define CH19_INTSTATUS_ENABLEREG_Enable_LLI_RD_DEC_ERR_IntStat_RegisterSize 1



#define CH19_INTSTATUS_ENABLEREG_Enable_LLI_WR_DEC_ERR_IntStat_BitAddressOffset 10
#define CH19_INTSTATUS_ENABLEREG_Enable_LLI_WR_DEC_ERR_IntStat_RegisterSize 1



#define CH19_INTSTATUS_ENABLEREG_Enable_LLI_RD_SLV_ERR_IntStat_BitAddressOffset 11
#define CH19_INTSTATUS_ENABLEREG_Enable_LLI_RD_SLV_ERR_IntStat_RegisterSize 1



#define CH19_INTSTATUS_ENABLEREG_Enable_LLI_WR_SLV_ERR_IntStat_BitAddressOffset 12
#define CH19_INTSTATUS_ENABLEREG_Enable_LLI_WR_SLV_ERR_IntStat_RegisterSize 1



#define CH19_INTSTATUS_ENABLEREG_Enable_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_BitAddressOffset 13
#define CH19_INTSTATUS_ENABLEREG_Enable_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_RegisterSize 1



#define CH19_INTSTATUS_ENABLEREG_Enable_SLVIF_MULTIBLKTYPE_ERR_IntStat_BitAddressOffset 14
#define CH19_INTSTATUS_ENABLEREG_Enable_SLVIF_MULTIBLKTYPE_ERR_IntStat_RegisterSize 1



#define CH19_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_15_BitAddressOffset 15
#define CH19_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_15_RegisterSize 1



#define CH19_INTSTATUS_ENABLEREG_Enable_SLVIF_DEC_ERR_IntStat_BitAddressOffset 16
#define CH19_INTSTATUS_ENABLEREG_Enable_SLVIF_DEC_ERR_IntStat_RegisterSize 1



#define CH19_INTSTATUS_ENABLEREG_Enable_SLVIF_WR2RO_ERR_IntStat_BitAddressOffset 17
#define CH19_INTSTATUS_ENABLEREG_Enable_SLVIF_WR2RO_ERR_IntStat_RegisterSize 1



#define CH19_INTSTATUS_ENABLEREG_Enable_SLVIF_RD2RWO_ERR_IntStat_BitAddressOffset 18
#define CH19_INTSTATUS_ENABLEREG_Enable_SLVIF_RD2RWO_ERR_IntStat_RegisterSize 1



#define CH19_INTSTATUS_ENABLEREG_Enable_SLVIF_WRONCHEN_ERR_IntStat_BitAddressOffset 19
#define CH19_INTSTATUS_ENABLEREG_Enable_SLVIF_WRONCHEN_ERR_IntStat_RegisterSize 1



#define CH19_INTSTATUS_ENABLEREG_Enable_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_BitAddressOffset 20
#define CH19_INTSTATUS_ENABLEREG_Enable_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_RegisterSize 1



#define CH19_INTSTATUS_ENABLEREG_Enable_SLVIF_WRONHOLD_ERR_IntStat_BitAddressOffset 21
#define CH19_INTSTATUS_ENABLEREG_Enable_SLVIF_WRONHOLD_ERR_IntStat_RegisterSize 1



#define CH19_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_22to23_BitAddressOffset 22
#define CH19_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_22to23_RegisterSize 2



#define CH19_INTSTATUS_ENABLEREG_Enable_SLVIF_ADDRPARITY_ERR_IntStat_BitAddressOffset 24
#define CH19_INTSTATUS_ENABLEREG_Enable_SLVIF_ADDRPARITY_ERR_IntStat_RegisterSize 1



#define CH19_INTSTATUS_ENABLEREG_Enable_SLVIF_WRPARITY_ERR_IntStat_BitAddressOffset 25
#define CH19_INTSTATUS_ENABLEREG_Enable_SLVIF_WRPARITY_ERR_IntStat_RegisterSize 1



#define CH19_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_26_BitAddressOffset 26
#define CH19_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_26_RegisterSize 1



#define CH19_INTSTATUS_ENABLEREG_Enable_CH_LOCK_CLEARED_IntStat_BitAddressOffset 27
#define CH19_INTSTATUS_ENABLEREG_Enable_CH_LOCK_CLEARED_IntStat_RegisterSize 1



#define CH19_INTSTATUS_ENABLEREG_Enable_CH_SRC_SUSPENDED_IntStat_BitAddressOffset 28
#define CH19_INTSTATUS_ENABLEREG_Enable_CH_SRC_SUSPENDED_IntStat_RegisterSize 1



#define CH19_INTSTATUS_ENABLEREG_Enable_CH_SUSPENDED_IntStat_BitAddressOffset 29
#define CH19_INTSTATUS_ENABLEREG_Enable_CH_SUSPENDED_IntStat_RegisterSize 1



#define CH19_INTSTATUS_ENABLEREG_Enable_CH_DISABLED_IntStat_BitAddressOffset 30
#define CH19_INTSTATUS_ENABLEREG_Enable_CH_DISABLED_IntStat_RegisterSize 1



#define CH19_INTSTATUS_ENABLEREG_Enable_CH_ABORTED_IntStat_BitAddressOffset 31
#define CH19_INTSTATUS_ENABLEREG_Enable_CH_ABORTED_IntStat_RegisterSize 1



#define CH19_INTSTATUS_ENABLEREG_Enable_ECC_PROT_CHMem_CorrERR_IntStat_BitAddressOffset 32
#define CH19_INTSTATUS_ENABLEREG_Enable_ECC_PROT_CHMem_CorrERR_IntStat_RegisterSize 1



#define CH19_INTSTATUS_ENABLEREG_Enable_ECC_PROT_CHMem_UnCorrERR_IntStat_BitAddressOffset 33
#define CH19_INTSTATUS_ENABLEREG_Enable_ECC_PROT_CHMem_UnCorrERR_IntStat_RegisterSize 1



#define CH19_INTSTATUS_ENABLEREG_Enable_ECC_PROT_UIDMem_CorrERR_IntStat_BitAddressOffset 34
#define CH19_INTSTATUS_ENABLEREG_Enable_ECC_PROT_UIDMem_CorrERR_IntStat_RegisterSize 1



#define CH19_INTSTATUS_ENABLEREG_Enable_ECC_PROT_UIDMem_UnCorrERR_IntStat_BitAddressOffset 35
#define CH19_INTSTATUS_ENABLEREG_Enable_ECC_PROT_UIDMem_UnCorrERR_IntStat_RegisterSize 1



#define CH19_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_32to63_BitAddressOffset 36
#define CH19_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_32to63_RegisterSize 28





#define CH19_INTSTATUS (Channel19_Registers_Address_Block_BaseAddress + 0x88)
#define CH19_INTSTATUS_RegisterSize 64
#define CH19_INTSTATUS_RegisterResetValue 0x0
#define CH19_INTSTATUS_RegisterResetMask 0xffffffffffffffff





#define CH19_INTSTATUS_BLOCK_TFR_DONE_IntStat_BitAddressOffset 0
#define CH19_INTSTATUS_BLOCK_TFR_DONE_IntStat_RegisterSize 1



#define CH19_INTSTATUS_DMA_TFR_DONE_IntStat_BitAddressOffset 1
#define CH19_INTSTATUS_DMA_TFR_DONE_IntStat_RegisterSize 1



#define CH19_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_2_BitAddressOffset 2
#define CH19_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_2_RegisterSize 1



#define CH19_INTSTATUS_SRC_TRANSCOMP_IntStat_BitAddressOffset 3
#define CH19_INTSTATUS_SRC_TRANSCOMP_IntStat_RegisterSize 1



#define CH19_INTSTATUS_DST_TRANSCOMP_IntStat_BitAddressOffset 4
#define CH19_INTSTATUS_DST_TRANSCOMP_IntStat_RegisterSize 1



#define CH19_INTSTATUS_SRC_DEC_ERR_IntStat_BitAddressOffset 5
#define CH19_INTSTATUS_SRC_DEC_ERR_IntStat_RegisterSize 1



#define CH19_INTSTATUS_DST_DEC_ERR_IntStat_BitAddressOffset 6
#define CH19_INTSTATUS_DST_DEC_ERR_IntStat_RegisterSize 1



#define CH19_INTSTATUS_SRC_SLV_ERR_IntStat_BitAddressOffset 7
#define CH19_INTSTATUS_SRC_SLV_ERR_IntStat_RegisterSize 1



#define CH19_INTSTATUS_DST_SLV_ERR_IntStat_BitAddressOffset 8
#define CH19_INTSTATUS_DST_SLV_ERR_IntStat_RegisterSize 1



#define CH19_INTSTATUS_LLI_RD_DEC_ERR_IntStat_BitAddressOffset 9
#define CH19_INTSTATUS_LLI_RD_DEC_ERR_IntStat_RegisterSize 1



#define CH19_INTSTATUS_LLI_WR_DEC_ERR_IntStat_BitAddressOffset 10
#define CH19_INTSTATUS_LLI_WR_DEC_ERR_IntStat_RegisterSize 1



#define CH19_INTSTATUS_LLI_RD_SLV_ERR_IntStat_BitAddressOffset 11
#define CH19_INTSTATUS_LLI_RD_SLV_ERR_IntStat_RegisterSize 1



#define CH19_INTSTATUS_LLI_WR_SLV_ERR_IntStat_BitAddressOffset 12
#define CH19_INTSTATUS_LLI_WR_SLV_ERR_IntStat_RegisterSize 1



#define CH19_INTSTATUS_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_BitAddressOffset 13
#define CH19_INTSTATUS_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_RegisterSize 1



#define CH19_INTSTATUS_SLVIF_MULTIBLKTYPE_ERR_IntStat_BitAddressOffset 14
#define CH19_INTSTATUS_SLVIF_MULTIBLKTYPE_ERR_IntStat_RegisterSize 1



#define CH19_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_15_BitAddressOffset 15
#define CH19_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_15_RegisterSize 1



#define CH19_INTSTATUS_SLVIF_DEC_ERR_IntStat_BitAddressOffset 16
#define CH19_INTSTATUS_SLVIF_DEC_ERR_IntStat_RegisterSize 1



#define CH19_INTSTATUS_SLVIF_WR2RO_ERR_IntStat_BitAddressOffset 17
#define CH19_INTSTATUS_SLVIF_WR2RO_ERR_IntStat_RegisterSize 1



#define CH19_INTSTATUS_SLVIF_RD2RWO_ERR_IntStat_BitAddressOffset 18
#define CH19_INTSTATUS_SLVIF_RD2RWO_ERR_IntStat_RegisterSize 1



#define CH19_INTSTATUS_SLVIF_WRONCHEN_ERR_IntStat_BitAddressOffset 19
#define CH19_INTSTATUS_SLVIF_WRONCHEN_ERR_IntStat_RegisterSize 1



#define CH19_INTSTATUS_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_BitAddressOffset 20
#define CH19_INTSTATUS_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_RegisterSize 1



#define CH19_INTSTATUS_SLVIF_WRONHOLD_ERR_IntStat_BitAddressOffset 21
#define CH19_INTSTATUS_SLVIF_WRONHOLD_ERR_IntStat_RegisterSize 1



#define CH19_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_22to23_BitAddressOffset 22
#define CH19_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_22to23_RegisterSize 2



#define CH19_INTSTATUS_SLVIF_ADDRPARITY_ERR_IntStat_BitAddressOffset 24
#define CH19_INTSTATUS_SLVIF_ADDRPARITY_ERR_IntStat_RegisterSize 1



#define CH19_INTSTATUS_SLVIF_WRPARITY_ERR_IntStat_BitAddressOffset 25
#define CH19_INTSTATUS_SLVIF_WRPARITY_ERR_IntStat_RegisterSize 1



#define CH19_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_26_BitAddressOffset 26
#define CH19_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_26_RegisterSize 1



#define CH19_INTSTATUS_CH_LOCK_CLEARED_IntStat_BitAddressOffset 27
#define CH19_INTSTATUS_CH_LOCK_CLEARED_IntStat_RegisterSize 1



#define CH19_INTSTATUS_CH_SRC_SUSPENDED_IntStat_BitAddressOffset 28
#define CH19_INTSTATUS_CH_SRC_SUSPENDED_IntStat_RegisterSize 1



#define CH19_INTSTATUS_CH_SUSPENDED_IntStat_BitAddressOffset 29
#define CH19_INTSTATUS_CH_SUSPENDED_IntStat_RegisterSize 1



#define CH19_INTSTATUS_CH_DISABLED_IntStat_BitAddressOffset 30
#define CH19_INTSTATUS_CH_DISABLED_IntStat_RegisterSize 1



#define CH19_INTSTATUS_CH_ABORTED_IntStat_BitAddressOffset 31
#define CH19_INTSTATUS_CH_ABORTED_IntStat_RegisterSize 1



#define CH19_INTSTATUS_ECC_PROT_CHMem_CorrERR_IntStat_BitAddressOffset 32
#define CH19_INTSTATUS_ECC_PROT_CHMem_CorrERR_IntStat_RegisterSize 1



#define CH19_INTSTATUS_ECC_PROT_CHMem_UnCorrERR_IntStat_BitAddressOffset 33
#define CH19_INTSTATUS_ECC_PROT_CHMem_UnCorrERR_IntStat_RegisterSize 1



#define CH19_INTSTATUS_ECC_PROT_UIDMem_CorrERR_IntStat_BitAddressOffset 34
#define CH19_INTSTATUS_ECC_PROT_UIDMem_CorrERR_IntStat_RegisterSize 1



#define CH19_INTSTATUS_ECC_PROT_UIDMem_UnCorrERR_IntStat_BitAddressOffset 35
#define CH19_INTSTATUS_ECC_PROT_UIDMem_UnCorrERR_IntStat_RegisterSize 1



#define CH19_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_36to63_BitAddressOffset 36
#define CH19_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_36to63_RegisterSize 28





#define CH19_INTSIGNAL_ENABLEREG (Channel19_Registers_Address_Block_BaseAddress + 0x90)
#define CH19_INTSIGNAL_ENABLEREG_RegisterSize 64
#define CH19_INTSIGNAL_ENABLEREG_RegisterResetValue 0xffffffffffffffff
#define CH19_INTSIGNAL_ENABLEREG_RegisterResetMask 0xffffffffffffffff





#define CH19_INTSIGNAL_ENABLEREG_Enable_BLOCK_TFR_DONE_IntSignal_BitAddressOffset 0
#define CH19_INTSIGNAL_ENABLEREG_Enable_BLOCK_TFR_DONE_IntSignal_RegisterSize 1



#define CH19_INTSIGNAL_ENABLEREG_Enable_DMA_TFR_DONE_IntSignal_BitAddressOffset 1
#define CH19_INTSIGNAL_ENABLEREG_Enable_DMA_TFR_DONE_IntSignal_RegisterSize 1



#define CH19_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_2_BitAddressOffset 2
#define CH19_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_2_RegisterSize 1



#define CH19_INTSIGNAL_ENABLEREG_Enable_SRC_TRANSCOMP_IntSignal_BitAddressOffset 3
#define CH19_INTSIGNAL_ENABLEREG_Enable_SRC_TRANSCOMP_IntSignal_RegisterSize 1



#define CH19_INTSIGNAL_ENABLEREG_Enable_DST_TRANSCOMP_IntSignal_BitAddressOffset 4
#define CH19_INTSIGNAL_ENABLEREG_Enable_DST_TRANSCOMP_IntSignal_RegisterSize 1



#define CH19_INTSIGNAL_ENABLEREG_Enable_SRC_DEC_ERR_IntSignal_BitAddressOffset 5
#define CH19_INTSIGNAL_ENABLEREG_Enable_SRC_DEC_ERR_IntSignal_RegisterSize 1



#define CH19_INTSIGNAL_ENABLEREG_Enable_DST_DEC_ERR_IntSignal_BitAddressOffset 6
#define CH19_INTSIGNAL_ENABLEREG_Enable_DST_DEC_ERR_IntSignal_RegisterSize 1



#define CH19_INTSIGNAL_ENABLEREG_Enable_SRC_SLV_ERR_IntSignal_BitAddressOffset 7
#define CH19_INTSIGNAL_ENABLEREG_Enable_SRC_SLV_ERR_IntSignal_RegisterSize 1



#define CH19_INTSIGNAL_ENABLEREG_Enable_DST_SLV_ERR_IntSignal_BitAddressOffset 8
#define CH19_INTSIGNAL_ENABLEREG_Enable_DST_SLV_ERR_IntSignal_RegisterSize 1



#define CH19_INTSIGNAL_ENABLEREG_Enable_LLI_RD_DEC_ERR_IntSignal_BitAddressOffset 9
#define CH19_INTSIGNAL_ENABLEREG_Enable_LLI_RD_DEC_ERR_IntSignal_RegisterSize 1



#define CH19_INTSIGNAL_ENABLEREG_Enable_LLI_WR_DEC_ERR_IntSignal_BitAddressOffset 10
#define CH19_INTSIGNAL_ENABLEREG_Enable_LLI_WR_DEC_ERR_IntSignal_RegisterSize 1



#define CH19_INTSIGNAL_ENABLEREG_Enable_LLI_RD_SLV_ERR_IntSignal_BitAddressOffset 11
#define CH19_INTSIGNAL_ENABLEREG_Enable_LLI_RD_SLV_ERR_IntSignal_RegisterSize 1



#define CH19_INTSIGNAL_ENABLEREG_Enable_LLI_WR_SLV_ERR_IntSignal_BitAddressOffset 12
#define CH19_INTSIGNAL_ENABLEREG_Enable_LLI_WR_SLV_ERR_IntSignal_RegisterSize 1



#define CH19_INTSIGNAL_ENABLEREG_Enable_SHADOWREG_OR_LLI_INVALID_ERR_IntSignal_BitAddressOffset 13
#define CH19_INTSIGNAL_ENABLEREG_Enable_SHADOWREG_OR_LLI_INVALID_ERR_IntSignal_RegisterSize 1



#define CH19_INTSIGNAL_ENABLEREG_Enable_SLVIF_MULTIBLKTYPE_ERR_IntSignal_BitAddressOffset 14
#define CH19_INTSIGNAL_ENABLEREG_Enable_SLVIF_MULTIBLKTYPE_ERR_IntSignal_RegisterSize 1



#define CH19_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_15_BitAddressOffset 15
#define CH19_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_15_RegisterSize 1



#define CH19_INTSIGNAL_ENABLEREG_Enable_SLVIF_DEC_ERR_IntSignal_BitAddressOffset 16
#define CH19_INTSIGNAL_ENABLEREG_Enable_SLVIF_DEC_ERR_IntSignal_RegisterSize 1



#define CH19_INTSIGNAL_ENABLEREG_Enable_SLVIF_WR2RO_ERR_IntSignal_BitAddressOffset 17
#define CH19_INTSIGNAL_ENABLEREG_Enable_SLVIF_WR2RO_ERR_IntSignal_RegisterSize 1



#define CH19_INTSIGNAL_ENABLEREG_Enable_SLVIF_RD2RWO_ERR_IntSignal_BitAddressOffset 18
#define CH19_INTSIGNAL_ENABLEREG_Enable_SLVIF_RD2RWO_ERR_IntSignal_RegisterSize 1



#define CH19_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRONCHEN_ERR_IntSignal_BitAddressOffset 19
#define CH19_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRONCHEN_ERR_IntSignal_RegisterSize 1



#define CH19_INTSIGNAL_ENABLEREG_Enable_SLVIF_SHADOWREG_WRON_VALID_ERR_IntSignal_BitAddressOffset 20
#define CH19_INTSIGNAL_ENABLEREG_Enable_SLVIF_SHADOWREG_WRON_VALID_ERR_IntSignal_RegisterSize 1



#define CH19_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRONHOLD_ERR_IntSignal_BitAddressOffset 21
#define CH19_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRONHOLD_ERR_IntSignal_RegisterSize 1



#define CH19_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_22to23_BitAddressOffset 22
#define CH19_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_22to23_RegisterSize 2



#define CH19_INTSIGNAL_ENABLEREG_Enable_SLVIF_ADDRPARITY_ERR_IntSignal_BitAddressOffset 24
#define CH19_INTSIGNAL_ENABLEREG_Enable_SLVIF_ADDRPARITY_ERR_IntSignal_RegisterSize 1



#define CH19_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRPARITY_ERR_IntSignal_BitAddressOffset 25
#define CH19_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRPARITY_ERR_IntSignal_RegisterSize 1



#define CH19_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_26_BitAddressOffset 26
#define CH19_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_26_RegisterSize 1



#define CH19_INTSIGNAL_ENABLEREG_Enable_CH_LOCK_CLEARED_IntSignal_BitAddressOffset 27
#define CH19_INTSIGNAL_ENABLEREG_Enable_CH_LOCK_CLEARED_IntSignal_RegisterSize 1



#define CH19_INTSIGNAL_ENABLEREG_Enable_CH_SRC_SUSPENDED_IntSignal_BitAddressOffset 28
#define CH19_INTSIGNAL_ENABLEREG_Enable_CH_SRC_SUSPENDED_IntSignal_RegisterSize 1



#define CH19_INTSIGNAL_ENABLEREG_Enable_CH_SUSPENDED_IntSignal_BitAddressOffset 29
#define CH19_INTSIGNAL_ENABLEREG_Enable_CH_SUSPENDED_IntSignal_RegisterSize 1



#define CH19_INTSIGNAL_ENABLEREG_Enable_CH_DISABLED_IntSignal_BitAddressOffset 30
#define CH19_INTSIGNAL_ENABLEREG_Enable_CH_DISABLED_IntSignal_RegisterSize 1



#define CH19_INTSIGNAL_ENABLEREG_Enable_CH_ABORTED_IntSignal_BitAddressOffset 31
#define CH19_INTSIGNAL_ENABLEREG_Enable_CH_ABORTED_IntSignal_RegisterSize 1



#define CH19_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_CHMem_CorrERR_IntSignal_BitAddressOffset 32
#define CH19_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_CHMem_CorrERR_IntSignal_RegisterSize 1



#define CH19_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_CHMem_UnCorrERR_IntSignal_BitAddressOffset 33
#define CH19_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_CHMem_UnCorrERR_IntSignal_RegisterSize 1



#define CH19_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_UIDMem_CorrERR_IntSignal_BitAddressOffset 34
#define CH19_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_UIDMem_CorrERR_IntSignal_RegisterSize 1



#define CH19_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_UIDMem_UnCorrERR_IntSignal_BitAddressOffset 35
#define CH19_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_UIDMem_UnCorrERR_IntSignal_RegisterSize 1



#define CH19_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_36to63_BitAddressOffset 36
#define CH19_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_36to63_RegisterSize 28





#define CH19_INTCLEARREG (Channel19_Registers_Address_Block_BaseAddress + 0x98)
#define CH19_INTCLEARREG_RegisterSize 64
#define CH19_INTCLEARREG_RegisterResetValue 0x0
#define CH19_INTCLEARREG_RegisterResetMask 0xffffffffffffffff





#define CH19_INTCLEARREG_Clear_BLOCK_TFR_DONE_IntStat_BitAddressOffset 0
#define CH19_INTCLEARREG_Clear_BLOCK_TFR_DONE_IntStat_RegisterSize 1



#define CH19_INTCLEARREG_Clear_DMA_TFR_DONE_IntStat_BitAddressOffset 1
#define CH19_INTCLEARREG_Clear_DMA_TFR_DONE_IntStat_RegisterSize 1



#define CH19_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_2_BitAddressOffset 2
#define CH19_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_2_RegisterSize 1



#define CH19_INTCLEARREG_Clear_SRC_TRANSCOMP_IntStat_BitAddressOffset 3
#define CH19_INTCLEARREG_Clear_SRC_TRANSCOMP_IntStat_RegisterSize 1



#define CH19_INTCLEARREG_Clear_DST_TRANSCOMP_IntStat_BitAddressOffset 4
#define CH19_INTCLEARREG_Clear_DST_TRANSCOMP_IntStat_RegisterSize 1



#define CH19_INTCLEARREG_Clear_SRC_DEC_ERR_IntStat_BitAddressOffset 5
#define CH19_INTCLEARREG_Clear_SRC_DEC_ERR_IntStat_RegisterSize 1



#define CH19_INTCLEARREG_Clear_DST_DEC_ERR_IntStat_BitAddressOffset 6
#define CH19_INTCLEARREG_Clear_DST_DEC_ERR_IntStat_RegisterSize 1



#define CH19_INTCLEARREG_Clear_SRC_SLV_ERR_IntStat_BitAddressOffset 7
#define CH19_INTCLEARREG_Clear_SRC_SLV_ERR_IntStat_RegisterSize 1



#define CH19_INTCLEARREG_Clear_DST_SLV_ERR_IntStat_BitAddressOffset 8
#define CH19_INTCLEARREG_Clear_DST_SLV_ERR_IntStat_RegisterSize 1



#define CH19_INTCLEARREG_Clear_LLI_RD_DEC_ERR_IntStat_BitAddressOffset 9
#define CH19_INTCLEARREG_Clear_LLI_RD_DEC_ERR_IntStat_RegisterSize 1



#define CH19_INTCLEARREG_Clear_LLI_WR_DEC_ERR_IntStat_BitAddressOffset 10
#define CH19_INTCLEARREG_Clear_LLI_WR_DEC_ERR_IntStat_RegisterSize 1



#define CH19_INTCLEARREG_Clear_LLI_RD_SLV_ERR_IntStat_BitAddressOffset 11
#define CH19_INTCLEARREG_Clear_LLI_RD_SLV_ERR_IntStat_RegisterSize 1



#define CH19_INTCLEARREG_Clear_LLI_WR_SLV_ERR_IntStat_BitAddressOffset 12
#define CH19_INTCLEARREG_Clear_LLI_WR_SLV_ERR_IntStat_RegisterSize 1



#define CH19_INTCLEARREG_Clear_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_BitAddressOffset 13
#define CH19_INTCLEARREG_Clear_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_RegisterSize 1



#define CH19_INTCLEARREG_Clear_SLVIF_MULTIBLKTYPE_ERR_IntStat_BitAddressOffset 14
#define CH19_INTCLEARREG_Clear_SLVIF_MULTIBLKTYPE_ERR_IntStat_RegisterSize 1



#define CH19_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_15_BitAddressOffset 15
#define CH19_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_15_RegisterSize 1



#define CH19_INTCLEARREG_Clear_SLVIF_DEC_ERR_IntStat_BitAddressOffset 16
#define CH19_INTCLEARREG_Clear_SLVIF_DEC_ERR_IntStat_RegisterSize 1



#define CH19_INTCLEARREG_Clear_SLVIF_WR2RO_ERR_IntStat_BitAddressOffset 17
#define CH19_INTCLEARREG_Clear_SLVIF_WR2RO_ERR_IntStat_RegisterSize 1



#define CH19_INTCLEARREG_Clear_SLVIF_RD2RWO_ERR_IntStat_BitAddressOffset 18
#define CH19_INTCLEARREG_Clear_SLVIF_RD2RWO_ERR_IntStat_RegisterSize 1



#define CH19_INTCLEARREG_Clear_SLVIF_WRONCHEN_ERR_IntStat_BitAddressOffset 19
#define CH19_INTCLEARREG_Clear_SLVIF_WRONCHEN_ERR_IntStat_RegisterSize 1



#define CH19_INTCLEARREG_Clear_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_BitAddressOffset 20
#define CH19_INTCLEARREG_Clear_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_RegisterSize 1



#define CH19_INTCLEARREG_Clear_SLVIF_WRONHOLD_ERR_IntStat_BitAddressOffset 21
#define CH19_INTCLEARREG_Clear_SLVIF_WRONHOLD_ERR_IntStat_RegisterSize 1



#define CH19_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_22to23_BitAddressOffset 22
#define CH19_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_22to23_RegisterSize 2



#define CH19_INTCLEARREG_Clear_SLVIF_ADDRPARITY_ERR_IntStat_BitAddressOffset 24
#define CH19_INTCLEARREG_Clear_SLVIF_ADDRPARITY_ERR_IntStat_RegisterSize 1



#define CH19_INTCLEARREG_Clear_SLVIF_WRPARITY_ERR_IntStat_BitAddressOffset 25
#define CH19_INTCLEARREG_Clear_SLVIF_WRPARITY_ERR_IntStat_RegisterSize 1



#define CH19_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_26_BitAddressOffset 26
#define CH19_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_26_RegisterSize 1



#define CH19_INTCLEARREG_Clear_CH_LOCK_CLEARED_IntStat_BitAddressOffset 27
#define CH19_INTCLEARREG_Clear_CH_LOCK_CLEARED_IntStat_RegisterSize 1



#define CH19_INTCLEARREG_Clear_CH_SRC_SUSPENDED_IntStat_BitAddressOffset 28
#define CH19_INTCLEARREG_Clear_CH_SRC_SUSPENDED_IntStat_RegisterSize 1



#define CH19_INTCLEARREG_Clear_CH_SUSPENDED_IntStat_BitAddressOffset 29
#define CH19_INTCLEARREG_Clear_CH_SUSPENDED_IntStat_RegisterSize 1



#define CH19_INTCLEARREG_Clear_CH_DISABLED_IntStat_BitAddressOffset 30
#define CH19_INTCLEARREG_Clear_CH_DISABLED_IntStat_RegisterSize 1



#define CH19_INTCLEARREG_Clear_CH_ABORTED_IntStat_BitAddressOffset 31
#define CH19_INTCLEARREG_Clear_CH_ABORTED_IntStat_RegisterSize 1



#define CH19_INTCLEARREG_Clear_ECC_PROT_CHMem_CorrERR_IntStat_BitAddressOffset 32
#define CH19_INTCLEARREG_Clear_ECC_PROT_CHMem_CorrERR_IntStat_RegisterSize 1



#define CH19_INTCLEARREG_Clear_ECC_PROT_CHMem_UnCorrERR_IntStat_BitAddressOffset 33
#define CH19_INTCLEARREG_Clear_ECC_PROT_CHMem_UnCorrERR_IntStat_RegisterSize 1



#define CH19_INTCLEARREG_Clear_ECC_PROT_UIDMem_CorrERR_IntStat_BitAddressOffset 34
#define CH19_INTCLEARREG_Clear_ECC_PROT_UIDMem_CorrERR_IntStat_RegisterSize 1



#define CH19_INTCLEARREG_Clear_ECC_PROT_UIDMem_UnCorrERR_IntStat_BitAddressOffset 35
#define CH19_INTCLEARREG_Clear_ECC_PROT_UIDMem_UnCorrERR_IntStat_RegisterSize 1



#define CH19_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_36to63_BitAddressOffset 36
#define CH19_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_36to63_RegisterSize 28





#define CH19_CFG_EXTD (Channel19_Registers_Address_Block_BaseAddress + 0xa0)
#define CH19_CFG_EXTD_RegisterSize 64
#define CH19_CFG_EXTD_RegisterResetValue 0x0
#define CH19_CFG_EXTD_RegisterResetMask 0xffffffffffffffff





#define CH19_CFG_EXTD_LLI_AXPROT_BitAddressOffset 0
#define CH19_CFG_EXTD_LLI_AXPROT_RegisterSize 3



#define CH19_CFG_EXTD_LLI_AXCACHE_BitAddressOffset 3
#define CH19_CFG_EXTD_LLI_AXCACHE_RegisterSize 4



#define CH19_CFG_EXTD_RSVD_DMAC_CHx_CFG_EXTD_7to63_BitAddressOffset 7
#define CH19_CFG_EXTD_RSVD_DMAC_CHx_CFG_EXTD_7to63_RegisterSize 57



#define Channel20_Registers_Address_Block_BaseAddress 0x1400



#define CH20_SAR (Channel20_Registers_Address_Block_BaseAddress + 0x0)
#define CH20_SAR_RegisterSize 64
#define CH20_SAR_RegisterResetValue 0x0
#define CH20_SAR_RegisterResetMask 0xffffffffffffffff





#define CH20_SAR_SAR_BitAddressOffset 0
#define CH20_SAR_SAR_RegisterSize 64





#define CH20_DAR (Channel20_Registers_Address_Block_BaseAddress + 0x8)
#define CH20_DAR_RegisterSize 64
#define CH20_DAR_RegisterResetValue 0x0
#define CH20_DAR_RegisterResetMask 0xffffffffffffffff





#define CH20_DAR_DAR_BitAddressOffset 0
#define CH20_DAR_DAR_RegisterSize 64





#define CH20_BLOCK_TS (Channel20_Registers_Address_Block_BaseAddress + 0x10)
#define CH20_BLOCK_TS_RegisterSize 64
#define CH20_BLOCK_TS_RegisterResetValue 0x0
#define CH20_BLOCK_TS_RegisterResetMask 0xffffffffffffffff





#define CH20_BLOCK_TS_BLOCK_TS_BitAddressOffset 0
#define CH20_BLOCK_TS_BLOCK_TS_RegisterSize 22



#define CH20_BLOCK_TS_RSVD_DMAC_CHx_BLOCK_TSREG_63to22_BitAddressOffset 22
#define CH20_BLOCK_TS_RSVD_DMAC_CHx_BLOCK_TSREG_63to22_RegisterSize 42





#define CH20_CTL (Channel20_Registers_Address_Block_BaseAddress + 0x18)
#define CH20_CTL_RegisterSize 64
#define CH20_CTL_RegisterResetValue 0x1200
#define CH20_CTL_RegisterResetMask 0xffffffffffffffff





#define CH20_CTL_SMS_BitAddressOffset 0
#define CH20_CTL_SMS_RegisterSize 1



#define CH20_CTL_RSVD_DMAC_CHx_CTL_1_BitAddressOffset 1
#define CH20_CTL_RSVD_DMAC_CHx_CTL_1_RegisterSize 1



#define CH20_CTL_DMS_BitAddressOffset 2
#define CH20_CTL_DMS_RegisterSize 1



#define CH20_CTL_RSVD_DMAC_CHx_CTL_3_BitAddressOffset 3
#define CH20_CTL_RSVD_DMAC_CHx_CTL_3_RegisterSize 1



#define CH20_CTL_SINC_BitAddressOffset 4
#define CH20_CTL_SINC_RegisterSize 1



#define CH20_CTL_RSVD_DMAC_CHx_CTL_5_BitAddressOffset 5
#define CH20_CTL_RSVD_DMAC_CHx_CTL_5_RegisterSize 1



#define CH20_CTL_DINC_BitAddressOffset 6
#define CH20_CTL_DINC_RegisterSize 1



#define CH20_CTL_RSVD_DMAC_CHx_CTL_7_BitAddressOffset 7
#define CH20_CTL_RSVD_DMAC_CHx_CTL_7_RegisterSize 1



#define CH20_CTL_SRC_TR_WIDTH_BitAddressOffset 8
#define CH20_CTL_SRC_TR_WIDTH_RegisterSize 3



#define CH20_CTL_DST_TR_WIDTH_BitAddressOffset 11
#define CH20_CTL_DST_TR_WIDTH_RegisterSize 3



#define CH20_CTL_SRC_MSIZE_BitAddressOffset 14
#define CH20_CTL_SRC_MSIZE_RegisterSize 4



#define CH20_CTL_DST_MSIZE_BitAddressOffset 18
#define CH20_CTL_DST_MSIZE_RegisterSize 4



#define CH20_CTL_AR_CACHE_BitAddressOffset 22
#define CH20_CTL_AR_CACHE_RegisterSize 4



#define CH20_CTL_AW_CACHE_BitAddressOffset 26
#define CH20_CTL_AW_CACHE_RegisterSize 4



#define CH20_CTL_NonPosted_LastWrite_En_BitAddressOffset 30
#define CH20_CTL_NonPosted_LastWrite_En_RegisterSize 1



#define CH20_CTL_RSVD_DMAC_CHx_CTL_31_BitAddressOffset 31
#define CH20_CTL_RSVD_DMAC_CHx_CTL_31_RegisterSize 1



#define CH20_CTL_AR_PROT_BitAddressOffset 32
#define CH20_CTL_AR_PROT_RegisterSize 3



#define CH20_CTL_AW_PROT_BitAddressOffset 35
#define CH20_CTL_AW_PROT_RegisterSize 3



#define CH20_CTL_ARLEN_EN_BitAddressOffset 38
#define CH20_CTL_ARLEN_EN_RegisterSize 1



#define CH20_CTL_ARLEN_BitAddressOffset 39
#define CH20_CTL_ARLEN_RegisterSize 8



#define CH20_CTL_AWLEN_EN_BitAddressOffset 47
#define CH20_CTL_AWLEN_EN_RegisterSize 1



#define CH20_CTL_AWLEN_BitAddressOffset 48
#define CH20_CTL_AWLEN_RegisterSize 8



#define CH20_CTL_SRC_STAT_EN_BitAddressOffset 56
#define CH20_CTL_SRC_STAT_EN_RegisterSize 1



#define CH20_CTL_DST_STAT_EN_BitAddressOffset 57
#define CH20_CTL_DST_STAT_EN_RegisterSize 1



#define CH20_CTL_IOC_BlkTfr_BitAddressOffset 58
#define CH20_CTL_IOC_BlkTfr_RegisterSize 1



#define CH20_CTL_RSVD_DMAC_CHx_CTL_59to61_BitAddressOffset 59
#define CH20_CTL_RSVD_DMAC_CHx_CTL_59to61_RegisterSize 3



#define CH20_CTL_SHADOWREG_OR_LLI_LAST_BitAddressOffset 62
#define CH20_CTL_SHADOWREG_OR_LLI_LAST_RegisterSize 1



#define CH20_CTL_SHADOWREG_OR_LLI_VALID_BitAddressOffset 63
#define CH20_CTL_SHADOWREG_OR_LLI_VALID_RegisterSize 1





#define CH20_CFG2 (Channel20_Registers_Address_Block_BaseAddress + 0x20)
#define CH20_CFG2_RegisterSize 64
#define CH20_CFG2_RegisterResetValue 0x5001b00000000
#define CH20_CFG2_RegisterResetMask 0xffffffffffffffff





#define CH20_CFG2_SRC_MULTBLK_TYPE_BitAddressOffset 0
#define CH20_CFG2_SRC_MULTBLK_TYPE_RegisterSize 2



#define CH20_CFG2_DST_MULTBLK_TYPE_BitAddressOffset 2
#define CH20_CFG2_DST_MULTBLK_TYPE_RegisterSize 2



#define CH20_CFG2_SRC_PER_BitAddressOffset 4
#define CH20_CFG2_SRC_PER_RegisterSize 5



#define CH20_CFG2_RSVD_DMAC_CHx_CFG_9_4_BitAddressOffset 9
#define CH20_CFG2_RSVD_DMAC_CHx_CFG_9_4_RegisterSize 1



#define CH20_CFG2_RSVD_DMAC_CHx_CFG_10_BitAddressOffset 10
#define CH20_CFG2_RSVD_DMAC_CHx_CFG_10_RegisterSize 1



#define CH20_CFG2_DST_PER_BitAddressOffset 11
#define CH20_CFG2_DST_PER_RegisterSize 5



#define CH20_CFG2_RSVD_DMAC_CHx_CFG_16_11_BitAddressOffset 16
#define CH20_CFG2_RSVD_DMAC_CHx_CFG_16_11_RegisterSize 1



#define CH20_CFG2_RSVD_DMAC_CHx_CFG_17_BitAddressOffset 17
#define CH20_CFG2_RSVD_DMAC_CHx_CFG_17_RegisterSize 1



#define CH20_CFG2_RD_UID_BitAddressOffset 18
#define CH20_CFG2_RD_UID_RegisterSize 4



#define CH20_CFG2_RSVD_DMAC_CHx_CFG_22to24_BitAddressOffset 22
#define CH20_CFG2_RSVD_DMAC_CHx_CFG_22to24_RegisterSize 3



#define CH20_CFG2_WR_UID_BitAddressOffset 25
#define CH20_CFG2_WR_UID_RegisterSize 4



#define CH20_CFG2_RSVD_DMAC_CHx_CFG_29to31_BitAddressOffset 29
#define CH20_CFG2_RSVD_DMAC_CHx_CFG_29to31_RegisterSize 3



#define CH20_CFG2_TT_FC_BitAddressOffset 32
#define CH20_CFG2_TT_FC_RegisterSize 3



#define CH20_CFG2_HS_SEL_SRC_BitAddressOffset 35
#define CH20_CFG2_HS_SEL_SRC_RegisterSize 1



#define CH20_CFG2_HS_SEL_DST_BitAddressOffset 36
#define CH20_CFG2_HS_SEL_DST_RegisterSize 1



#define CH20_CFG2_SRC_HWHS_POL_BitAddressOffset 37
#define CH20_CFG2_SRC_HWHS_POL_RegisterSize 1



#define CH20_CFG2_DST_HWHS_POL_BitAddressOffset 38
#define CH20_CFG2_DST_HWHS_POL_RegisterSize 1



#define CH20_CFG2_RSVD_DMAC_CHx_CFG_39to46_BitAddressOffset 39
#define CH20_CFG2_RSVD_DMAC_CHx_CFG_39to46_RegisterSize 8



#define CH20_CFG2_CH_PRIOR_BitAddressOffset 47
#define CH20_CFG2_CH_PRIOR_RegisterSize 5



#define CH20_CFG2_LOCK_CH_BitAddressOffset 52
#define CH20_CFG2_LOCK_CH_RegisterSize 1



#define CH20_CFG2_LOCK_CH_L_BitAddressOffset 53
#define CH20_CFG2_LOCK_CH_L_RegisterSize 2



#define CH20_CFG2_SRC_OSR_LMT_BitAddressOffset 55
#define CH20_CFG2_SRC_OSR_LMT_RegisterSize 4



#define CH20_CFG2_DST_OSR_LMT_BitAddressOffset 59
#define CH20_CFG2_DST_OSR_LMT_RegisterSize 4



#define CH20_CFG2_RSVD_DMAC_CHx_CFG_63_BitAddressOffset 63
#define CH20_CFG2_RSVD_DMAC_CHx_CFG_63_RegisterSize 1





#define CH20_LLP (Channel20_Registers_Address_Block_BaseAddress + 0x28)
#define CH20_LLP_RegisterSize 64
#define CH20_LLP_RegisterResetValue 0x0
#define CH20_LLP_RegisterResetMask 0xffffffffffffffff





#define CH20_LLP_LMS_BitAddressOffset 0
#define CH20_LLP_LMS_RegisterSize 1



#define CH20_LLP_RSVD_DMAC_CHx_LLP_1to5_BitAddressOffset 1
#define CH20_LLP_RSVD_DMAC_CHx_LLP_1to5_RegisterSize 5



#define CH20_LLP_LOC_BitAddressOffset 6
#define CH20_LLP_LOC_RegisterSize 58





#define CH20_STATUSREG (Channel20_Registers_Address_Block_BaseAddress + 0x30)
#define CH20_STATUSREG_RegisterSize 64
#define CH20_STATUSREG_RegisterResetValue 0x0
#define CH20_STATUSREG_RegisterResetMask 0xffffffffffffffff





#define CH20_STATUSREG_CMPLTD_BLK_TFR_SIZE_BitAddressOffset 0
#define CH20_STATUSREG_CMPLTD_BLK_TFR_SIZE_RegisterSize 22



#define CH20_STATUSREG_RSVD_DMAC_CHx_STATUSREG_22to31_BitAddressOffset 22
#define CH20_STATUSREG_RSVD_DMAC_CHx_STATUSREG_22to31_RegisterSize 10



#define CH20_STATUSREG_DATA_LEFT_IN_FIFO_BitAddressOffset 32
#define CH20_STATUSREG_DATA_LEFT_IN_FIFO_RegisterSize 15



#define CH20_STATUSREG_RSVD_DMAC_CHx_STATUSREG_47to63_BitAddressOffset 47
#define CH20_STATUSREG_RSVD_DMAC_CHx_STATUSREG_47to63_RegisterSize 17





#define CH20_SWHSSRCREG (Channel20_Registers_Address_Block_BaseAddress + 0x38)
#define CH20_SWHSSRCREG_RegisterSize 64
#define CH20_SWHSSRCREG_RegisterResetValue 0x0
#define CH20_SWHSSRCREG_RegisterResetMask 0xffffffffffffffff





#define CH20_SWHSSRCREG_SWHS_REQ_SRC_BitAddressOffset 0
#define CH20_SWHSSRCREG_SWHS_REQ_SRC_RegisterSize 1



#define CH20_SWHSSRCREG_SWHS_REQ_SRC_WE_BitAddressOffset 1
#define CH20_SWHSSRCREG_SWHS_REQ_SRC_WE_RegisterSize 1



#define CH20_SWHSSRCREG_SWHS_SGLREQ_SRC_BitAddressOffset 2
#define CH20_SWHSSRCREG_SWHS_SGLREQ_SRC_RegisterSize 1



#define CH20_SWHSSRCREG_SWHS_SGLREQ_SRC_WE_BitAddressOffset 3
#define CH20_SWHSSRCREG_SWHS_SGLREQ_SRC_WE_RegisterSize 1



#define CH20_SWHSSRCREG_SWHS_LST_SRC_BitAddressOffset 4
#define CH20_SWHSSRCREG_SWHS_LST_SRC_RegisterSize 1



#define CH20_SWHSSRCREG_SWHS_LST_SRC_WE_BitAddressOffset 5
#define CH20_SWHSSRCREG_SWHS_LST_SRC_WE_RegisterSize 1



#define CH20_SWHSSRCREG_RSVD_DMAC_CHx_SWHSSRCREG_6to63_BitAddressOffset 6
#define CH20_SWHSSRCREG_RSVD_DMAC_CHx_SWHSSRCREG_6to63_RegisterSize 58





#define CH20_SWHSDSTREG (Channel20_Registers_Address_Block_BaseAddress + 0x40)
#define CH20_SWHSDSTREG_RegisterSize 64
#define CH20_SWHSDSTREG_RegisterResetValue 0x0
#define CH20_SWHSDSTREG_RegisterResetMask 0xffffffffffffffff





#define CH20_SWHSDSTREG_SWHS_REQ_DST_BitAddressOffset 0
#define CH20_SWHSDSTREG_SWHS_REQ_DST_RegisterSize 1



#define CH20_SWHSDSTREG_SWHS_REQ_DST_WE_BitAddressOffset 1
#define CH20_SWHSDSTREG_SWHS_REQ_DST_WE_RegisterSize 1



#define CH20_SWHSDSTREG_SWHS_SGLREQ_DST_BitAddressOffset 2
#define CH20_SWHSDSTREG_SWHS_SGLREQ_DST_RegisterSize 1



#define CH20_SWHSDSTREG_SWHS_SGLREQ_DST_WE_BitAddressOffset 3
#define CH20_SWHSDSTREG_SWHS_SGLREQ_DST_WE_RegisterSize 1



#define CH20_SWHSDSTREG_SWHS_LST_DST_BitAddressOffset 4
#define CH20_SWHSDSTREG_SWHS_LST_DST_RegisterSize 1



#define CH20_SWHSDSTREG_SWHS_LST_DST_WE_BitAddressOffset 5
#define CH20_SWHSDSTREG_SWHS_LST_DST_WE_RegisterSize 1



#define CH20_SWHSDSTREG_RSVD_DMAC_CHx_SWHSDSTREG_6to63_BitAddressOffset 6
#define CH20_SWHSDSTREG_RSVD_DMAC_CHx_SWHSDSTREG_6to63_RegisterSize 58





#define CH20_BLK_TFR_RESUMEREQREG (Channel20_Registers_Address_Block_BaseAddress + 0x48)
#define CH20_BLK_TFR_RESUMEREQREG_RegisterSize 64
#define CH20_BLK_TFR_RESUMEREQREG_RegisterResetValue 0x0
#define CH20_BLK_TFR_RESUMEREQREG_RegisterResetMask 0xffffffffffffffff





#define CH20_BLK_TFR_RESUMEREQREG_BLK_TFR_RESUMEREQ_BitAddressOffset 0
#define CH20_BLK_TFR_RESUMEREQREG_BLK_TFR_RESUMEREQ_RegisterSize 1



#define CH20_BLK_TFR_RESUMEREQREG_RSVD_DMAC_CHx_BLK_TFR_RESUMEREQREG_1to63_BitAddressOffset 1
#define CH20_BLK_TFR_RESUMEREQREG_RSVD_DMAC_CHx_BLK_TFR_RESUMEREQREG_1to63_RegisterSize 63





#define CH20_AXI_IDREG (Channel20_Registers_Address_Block_BaseAddress + 0x50)
#define CH20_AXI_IDREG_RegisterSize 64
#define CH20_AXI_IDREG_RegisterResetValue 0x0
#define CH20_AXI_IDREG_RegisterResetMask 0xffffffffffffffff





#define CH20_AXI_IDREG_AXI_READ_ID_SUFFIX_BitAddressOffset 0
#define CH20_AXI_IDREG_AXI_READ_ID_SUFFIX_RegisterSize 2



#define CH20_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_IDW_L2NCm1to31_BitAddressOffset 2
#define CH20_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_IDW_L2NCm1to31_RegisterSize 14



#define CH20_AXI_IDREG_AXI_WRITE_ID_SUFFIX_BitAddressOffset 16
#define CH20_AXI_IDREG_AXI_WRITE_ID_SUFFIX_RegisterSize 2



#define CH20_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_IDW_L2NCm32to63_BitAddressOffset 18
#define CH20_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_IDW_L2NCm32to63_RegisterSize 14



#define CH20_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_32to63_BitAddressOffset 32
#define CH20_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_32to63_RegisterSize 32





#define CH20_AXI_QOSREG (Channel20_Registers_Address_Block_BaseAddress + 0x58)
#define CH20_AXI_QOSREG_RegisterSize 64
#define CH20_AXI_QOSREG_RegisterResetValue 0x0
#define CH20_AXI_QOSREG_RegisterResetMask 0xffffffffffffffff





#define CH20_AXI_QOSREG_AXI_AWQOS_BitAddressOffset 0
#define CH20_AXI_QOSREG_AXI_AWQOS_RegisterSize 4



#define CH20_AXI_QOSREG_AXI_ARQOS_BitAddressOffset 4
#define CH20_AXI_QOSREG_AXI_ARQOS_RegisterSize 4



#define CH20_AXI_QOSREG_RSVD_DMAC_CHx_AXI_QOSREG_8to63_BitAddressOffset 8
#define CH20_AXI_QOSREG_RSVD_DMAC_CHx_AXI_QOSREG_8to63_RegisterSize 56





#define CH20_SSTAT (Channel20_Registers_Address_Block_BaseAddress + 0x60)
#define CH20_SSTAT_RegisterSize 64
#define CH20_SSTAT_RegisterResetValue 0x0
#define CH20_SSTAT_RegisterResetMask 0xffffffffffffffff





#define CH20_SSTAT_SSTAT_BitAddressOffset 0
#define CH20_SSTAT_SSTAT_RegisterSize 32



#define CH20_SSTAT_RSVD_DMAC_CHx_SSTAT_32to63_BitAddressOffset 32
#define CH20_SSTAT_RSVD_DMAC_CHx_SSTAT_32to63_RegisterSize 32





#define CH20_DSTAT (Channel20_Registers_Address_Block_BaseAddress + 0x68)
#define CH20_DSTAT_RegisterSize 64
#define CH20_DSTAT_RegisterResetValue 0x0
#define CH20_DSTAT_RegisterResetMask 0xffffffffffffffff





#define CH20_DSTAT_DSTAT_BitAddressOffset 0
#define CH20_DSTAT_DSTAT_RegisterSize 32



#define CH20_DSTAT_RSVD_DMAC_CHx_DSTAT_32to63_BitAddressOffset 32
#define CH20_DSTAT_RSVD_DMAC_CHx_DSTAT_32to63_RegisterSize 32





#define CH20_SSTATAR (Channel20_Registers_Address_Block_BaseAddress + 0x70)
#define CH20_SSTATAR_RegisterSize 64
#define CH20_SSTATAR_RegisterResetValue 0x0
#define CH20_SSTATAR_RegisterResetMask 0xffffffffffffffff





#define CH20_SSTATAR_SSTATAR_BitAddressOffset 0
#define CH20_SSTATAR_SSTATAR_RegisterSize 64





#define CH20_DSTATAR (Channel20_Registers_Address_Block_BaseAddress + 0x78)
#define CH20_DSTATAR_RegisterSize 64
#define CH20_DSTATAR_RegisterResetValue 0x0
#define CH20_DSTATAR_RegisterResetMask 0xffffffffffffffff





#define CH20_DSTATAR_DSTATAR_BitAddressOffset 0
#define CH20_DSTATAR_DSTATAR_RegisterSize 64





#define CH20_INTSTATUS_ENABLEREG (Channel20_Registers_Address_Block_BaseAddress + 0x80)
#define CH20_INTSTATUS_ENABLEREG_RegisterSize 64
#define CH20_INTSTATUS_ENABLEREG_RegisterResetValue 0xffffffffffffffff
#define CH20_INTSTATUS_ENABLEREG_RegisterResetMask 0xffffffffffffffff





#define CH20_INTSTATUS_ENABLEREG_Enable_BLOCK_TFR_DONE_IntStat_BitAddressOffset 0
#define CH20_INTSTATUS_ENABLEREG_Enable_BLOCK_TFR_DONE_IntStat_RegisterSize 1



#define CH20_INTSTATUS_ENABLEREG_Enable_DMA_TFR_DONE_IntStat_BitAddressOffset 1
#define CH20_INTSTATUS_ENABLEREG_Enable_DMA_TFR_DONE_IntStat_RegisterSize 1



#define CH20_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_2_BitAddressOffset 2
#define CH20_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_2_RegisterSize 1



#define CH20_INTSTATUS_ENABLEREG_Enable_SRC_TRANSCOMP_IntStat_BitAddressOffset 3
#define CH20_INTSTATUS_ENABLEREG_Enable_SRC_TRANSCOMP_IntStat_RegisterSize 1



#define CH20_INTSTATUS_ENABLEREG_Enable_DST_TRANSCOMP_IntStat_BitAddressOffset 4
#define CH20_INTSTATUS_ENABLEREG_Enable_DST_TRANSCOMP_IntStat_RegisterSize 1



#define CH20_INTSTATUS_ENABLEREG_Enable_SRC_DEC_ERR_IntStat_BitAddressOffset 5
#define CH20_INTSTATUS_ENABLEREG_Enable_SRC_DEC_ERR_IntStat_RegisterSize 1



#define CH20_INTSTATUS_ENABLEREG_Enable_DST_DEC_ERR_IntStat_BitAddressOffset 6
#define CH20_INTSTATUS_ENABLEREG_Enable_DST_DEC_ERR_IntStat_RegisterSize 1



#define CH20_INTSTATUS_ENABLEREG_Enable_SRC_SLV_ERR_IntStat_BitAddressOffset 7
#define CH20_INTSTATUS_ENABLEREG_Enable_SRC_SLV_ERR_IntStat_RegisterSize 1



#define CH20_INTSTATUS_ENABLEREG_Enable_DST_SLV_ERR_IntStat_BitAddressOffset 8
#define CH20_INTSTATUS_ENABLEREG_Enable_DST_SLV_ERR_IntStat_RegisterSize 1



#define CH20_INTSTATUS_ENABLEREG_Enable_LLI_RD_DEC_ERR_IntStat_BitAddressOffset 9
#define CH20_INTSTATUS_ENABLEREG_Enable_LLI_RD_DEC_ERR_IntStat_RegisterSize 1



#define CH20_INTSTATUS_ENABLEREG_Enable_LLI_WR_DEC_ERR_IntStat_BitAddressOffset 10
#define CH20_INTSTATUS_ENABLEREG_Enable_LLI_WR_DEC_ERR_IntStat_RegisterSize 1



#define CH20_INTSTATUS_ENABLEREG_Enable_LLI_RD_SLV_ERR_IntStat_BitAddressOffset 11
#define CH20_INTSTATUS_ENABLEREG_Enable_LLI_RD_SLV_ERR_IntStat_RegisterSize 1



#define CH20_INTSTATUS_ENABLEREG_Enable_LLI_WR_SLV_ERR_IntStat_BitAddressOffset 12
#define CH20_INTSTATUS_ENABLEREG_Enable_LLI_WR_SLV_ERR_IntStat_RegisterSize 1



#define CH20_INTSTATUS_ENABLEREG_Enable_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_BitAddressOffset 13
#define CH20_INTSTATUS_ENABLEREG_Enable_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_RegisterSize 1



#define CH20_INTSTATUS_ENABLEREG_Enable_SLVIF_MULTIBLKTYPE_ERR_IntStat_BitAddressOffset 14
#define CH20_INTSTATUS_ENABLEREG_Enable_SLVIF_MULTIBLKTYPE_ERR_IntStat_RegisterSize 1



#define CH20_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_15_BitAddressOffset 15
#define CH20_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_15_RegisterSize 1



#define CH20_INTSTATUS_ENABLEREG_Enable_SLVIF_DEC_ERR_IntStat_BitAddressOffset 16
#define CH20_INTSTATUS_ENABLEREG_Enable_SLVIF_DEC_ERR_IntStat_RegisterSize 1



#define CH20_INTSTATUS_ENABLEREG_Enable_SLVIF_WR2RO_ERR_IntStat_BitAddressOffset 17
#define CH20_INTSTATUS_ENABLEREG_Enable_SLVIF_WR2RO_ERR_IntStat_RegisterSize 1



#define CH20_INTSTATUS_ENABLEREG_Enable_SLVIF_RD2RWO_ERR_IntStat_BitAddressOffset 18
#define CH20_INTSTATUS_ENABLEREG_Enable_SLVIF_RD2RWO_ERR_IntStat_RegisterSize 1



#define CH20_INTSTATUS_ENABLEREG_Enable_SLVIF_WRONCHEN_ERR_IntStat_BitAddressOffset 19
#define CH20_INTSTATUS_ENABLEREG_Enable_SLVIF_WRONCHEN_ERR_IntStat_RegisterSize 1



#define CH20_INTSTATUS_ENABLEREG_Enable_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_BitAddressOffset 20
#define CH20_INTSTATUS_ENABLEREG_Enable_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_RegisterSize 1



#define CH20_INTSTATUS_ENABLEREG_Enable_SLVIF_WRONHOLD_ERR_IntStat_BitAddressOffset 21
#define CH20_INTSTATUS_ENABLEREG_Enable_SLVIF_WRONHOLD_ERR_IntStat_RegisterSize 1



#define CH20_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_22to23_BitAddressOffset 22
#define CH20_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_22to23_RegisterSize 2



#define CH20_INTSTATUS_ENABLEREG_Enable_SLVIF_ADDRPARITY_ERR_IntStat_BitAddressOffset 24
#define CH20_INTSTATUS_ENABLEREG_Enable_SLVIF_ADDRPARITY_ERR_IntStat_RegisterSize 1



#define CH20_INTSTATUS_ENABLEREG_Enable_SLVIF_WRPARITY_ERR_IntStat_BitAddressOffset 25
#define CH20_INTSTATUS_ENABLEREG_Enable_SLVIF_WRPARITY_ERR_IntStat_RegisterSize 1



#define CH20_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_26_BitAddressOffset 26
#define CH20_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_26_RegisterSize 1



#define CH20_INTSTATUS_ENABLEREG_Enable_CH_LOCK_CLEARED_IntStat_BitAddressOffset 27
#define CH20_INTSTATUS_ENABLEREG_Enable_CH_LOCK_CLEARED_IntStat_RegisterSize 1



#define CH20_INTSTATUS_ENABLEREG_Enable_CH_SRC_SUSPENDED_IntStat_BitAddressOffset 28
#define CH20_INTSTATUS_ENABLEREG_Enable_CH_SRC_SUSPENDED_IntStat_RegisterSize 1



#define CH20_INTSTATUS_ENABLEREG_Enable_CH_SUSPENDED_IntStat_BitAddressOffset 29
#define CH20_INTSTATUS_ENABLEREG_Enable_CH_SUSPENDED_IntStat_RegisterSize 1



#define CH20_INTSTATUS_ENABLEREG_Enable_CH_DISABLED_IntStat_BitAddressOffset 30
#define CH20_INTSTATUS_ENABLEREG_Enable_CH_DISABLED_IntStat_RegisterSize 1



#define CH20_INTSTATUS_ENABLEREG_Enable_CH_ABORTED_IntStat_BitAddressOffset 31
#define CH20_INTSTATUS_ENABLEREG_Enable_CH_ABORTED_IntStat_RegisterSize 1



#define CH20_INTSTATUS_ENABLEREG_Enable_ECC_PROT_CHMem_CorrERR_IntStat_BitAddressOffset 32
#define CH20_INTSTATUS_ENABLEREG_Enable_ECC_PROT_CHMem_CorrERR_IntStat_RegisterSize 1



#define CH20_INTSTATUS_ENABLEREG_Enable_ECC_PROT_CHMem_UnCorrERR_IntStat_BitAddressOffset 33
#define CH20_INTSTATUS_ENABLEREG_Enable_ECC_PROT_CHMem_UnCorrERR_IntStat_RegisterSize 1



#define CH20_INTSTATUS_ENABLEREG_Enable_ECC_PROT_UIDMem_CorrERR_IntStat_BitAddressOffset 34
#define CH20_INTSTATUS_ENABLEREG_Enable_ECC_PROT_UIDMem_CorrERR_IntStat_RegisterSize 1



#define CH20_INTSTATUS_ENABLEREG_Enable_ECC_PROT_UIDMem_UnCorrERR_IntStat_BitAddressOffset 35
#define CH20_INTSTATUS_ENABLEREG_Enable_ECC_PROT_UIDMem_UnCorrERR_IntStat_RegisterSize 1



#define CH20_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_32to63_BitAddressOffset 36
#define CH20_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_32to63_RegisterSize 28





#define CH20_INTSTATUS (Channel20_Registers_Address_Block_BaseAddress + 0x88)
#define CH20_INTSTATUS_RegisterSize 64
#define CH20_INTSTATUS_RegisterResetValue 0x0
#define CH20_INTSTATUS_RegisterResetMask 0xffffffffffffffff





#define CH20_INTSTATUS_BLOCK_TFR_DONE_IntStat_BitAddressOffset 0
#define CH20_INTSTATUS_BLOCK_TFR_DONE_IntStat_RegisterSize 1



#define CH20_INTSTATUS_DMA_TFR_DONE_IntStat_BitAddressOffset 1
#define CH20_INTSTATUS_DMA_TFR_DONE_IntStat_RegisterSize 1



#define CH20_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_2_BitAddressOffset 2
#define CH20_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_2_RegisterSize 1



#define CH20_INTSTATUS_SRC_TRANSCOMP_IntStat_BitAddressOffset 3
#define CH20_INTSTATUS_SRC_TRANSCOMP_IntStat_RegisterSize 1



#define CH20_INTSTATUS_DST_TRANSCOMP_IntStat_BitAddressOffset 4
#define CH20_INTSTATUS_DST_TRANSCOMP_IntStat_RegisterSize 1



#define CH20_INTSTATUS_SRC_DEC_ERR_IntStat_BitAddressOffset 5
#define CH20_INTSTATUS_SRC_DEC_ERR_IntStat_RegisterSize 1



#define CH20_INTSTATUS_DST_DEC_ERR_IntStat_BitAddressOffset 6
#define CH20_INTSTATUS_DST_DEC_ERR_IntStat_RegisterSize 1



#define CH20_INTSTATUS_SRC_SLV_ERR_IntStat_BitAddressOffset 7
#define CH20_INTSTATUS_SRC_SLV_ERR_IntStat_RegisterSize 1



#define CH20_INTSTATUS_DST_SLV_ERR_IntStat_BitAddressOffset 8
#define CH20_INTSTATUS_DST_SLV_ERR_IntStat_RegisterSize 1



#define CH20_INTSTATUS_LLI_RD_DEC_ERR_IntStat_BitAddressOffset 9
#define CH20_INTSTATUS_LLI_RD_DEC_ERR_IntStat_RegisterSize 1



#define CH20_INTSTATUS_LLI_WR_DEC_ERR_IntStat_BitAddressOffset 10
#define CH20_INTSTATUS_LLI_WR_DEC_ERR_IntStat_RegisterSize 1



#define CH20_INTSTATUS_LLI_RD_SLV_ERR_IntStat_BitAddressOffset 11
#define CH20_INTSTATUS_LLI_RD_SLV_ERR_IntStat_RegisterSize 1



#define CH20_INTSTATUS_LLI_WR_SLV_ERR_IntStat_BitAddressOffset 12
#define CH20_INTSTATUS_LLI_WR_SLV_ERR_IntStat_RegisterSize 1



#define CH20_INTSTATUS_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_BitAddressOffset 13
#define CH20_INTSTATUS_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_RegisterSize 1



#define CH20_INTSTATUS_SLVIF_MULTIBLKTYPE_ERR_IntStat_BitAddressOffset 14
#define CH20_INTSTATUS_SLVIF_MULTIBLKTYPE_ERR_IntStat_RegisterSize 1



#define CH20_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_15_BitAddressOffset 15
#define CH20_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_15_RegisterSize 1



#define CH20_INTSTATUS_SLVIF_DEC_ERR_IntStat_BitAddressOffset 16
#define CH20_INTSTATUS_SLVIF_DEC_ERR_IntStat_RegisterSize 1



#define CH20_INTSTATUS_SLVIF_WR2RO_ERR_IntStat_BitAddressOffset 17
#define CH20_INTSTATUS_SLVIF_WR2RO_ERR_IntStat_RegisterSize 1



#define CH20_INTSTATUS_SLVIF_RD2RWO_ERR_IntStat_BitAddressOffset 18
#define CH20_INTSTATUS_SLVIF_RD2RWO_ERR_IntStat_RegisterSize 1



#define CH20_INTSTATUS_SLVIF_WRONCHEN_ERR_IntStat_BitAddressOffset 19
#define CH20_INTSTATUS_SLVIF_WRONCHEN_ERR_IntStat_RegisterSize 1



#define CH20_INTSTATUS_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_BitAddressOffset 20
#define CH20_INTSTATUS_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_RegisterSize 1



#define CH20_INTSTATUS_SLVIF_WRONHOLD_ERR_IntStat_BitAddressOffset 21
#define CH20_INTSTATUS_SLVIF_WRONHOLD_ERR_IntStat_RegisterSize 1



#define CH20_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_22to23_BitAddressOffset 22
#define CH20_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_22to23_RegisterSize 2



#define CH20_INTSTATUS_SLVIF_ADDRPARITY_ERR_IntStat_BitAddressOffset 24
#define CH20_INTSTATUS_SLVIF_ADDRPARITY_ERR_IntStat_RegisterSize 1



#define CH20_INTSTATUS_SLVIF_WRPARITY_ERR_IntStat_BitAddressOffset 25
#define CH20_INTSTATUS_SLVIF_WRPARITY_ERR_IntStat_RegisterSize 1



#define CH20_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_26_BitAddressOffset 26
#define CH20_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_26_RegisterSize 1



#define CH20_INTSTATUS_CH_LOCK_CLEARED_IntStat_BitAddressOffset 27
#define CH20_INTSTATUS_CH_LOCK_CLEARED_IntStat_RegisterSize 1



#define CH20_INTSTATUS_CH_SRC_SUSPENDED_IntStat_BitAddressOffset 28
#define CH20_INTSTATUS_CH_SRC_SUSPENDED_IntStat_RegisterSize 1



#define CH20_INTSTATUS_CH_SUSPENDED_IntStat_BitAddressOffset 29
#define CH20_INTSTATUS_CH_SUSPENDED_IntStat_RegisterSize 1



#define CH20_INTSTATUS_CH_DISABLED_IntStat_BitAddressOffset 30
#define CH20_INTSTATUS_CH_DISABLED_IntStat_RegisterSize 1



#define CH20_INTSTATUS_CH_ABORTED_IntStat_BitAddressOffset 31
#define CH20_INTSTATUS_CH_ABORTED_IntStat_RegisterSize 1



#define CH20_INTSTATUS_ECC_PROT_CHMem_CorrERR_IntStat_BitAddressOffset 32
#define CH20_INTSTATUS_ECC_PROT_CHMem_CorrERR_IntStat_RegisterSize 1



#define CH20_INTSTATUS_ECC_PROT_CHMem_UnCorrERR_IntStat_BitAddressOffset 33
#define CH20_INTSTATUS_ECC_PROT_CHMem_UnCorrERR_IntStat_RegisterSize 1



#define CH20_INTSTATUS_ECC_PROT_UIDMem_CorrERR_IntStat_BitAddressOffset 34
#define CH20_INTSTATUS_ECC_PROT_UIDMem_CorrERR_IntStat_RegisterSize 1



#define CH20_INTSTATUS_ECC_PROT_UIDMem_UnCorrERR_IntStat_BitAddressOffset 35
#define CH20_INTSTATUS_ECC_PROT_UIDMem_UnCorrERR_IntStat_RegisterSize 1



#define CH20_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_36to63_BitAddressOffset 36
#define CH20_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_36to63_RegisterSize 28





#define CH20_INTSIGNAL_ENABLEREG (Channel20_Registers_Address_Block_BaseAddress + 0x90)
#define CH20_INTSIGNAL_ENABLEREG_RegisterSize 64
#define CH20_INTSIGNAL_ENABLEREG_RegisterResetValue 0xffffffffffffffff
#define CH20_INTSIGNAL_ENABLEREG_RegisterResetMask 0xffffffffffffffff





#define CH20_INTSIGNAL_ENABLEREG_Enable_BLOCK_TFR_DONE_IntSignal_BitAddressOffset 0
#define CH20_INTSIGNAL_ENABLEREG_Enable_BLOCK_TFR_DONE_IntSignal_RegisterSize 1



#define CH20_INTSIGNAL_ENABLEREG_Enable_DMA_TFR_DONE_IntSignal_BitAddressOffset 1
#define CH20_INTSIGNAL_ENABLEREG_Enable_DMA_TFR_DONE_IntSignal_RegisterSize 1



#define CH20_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_2_BitAddressOffset 2
#define CH20_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_2_RegisterSize 1



#define CH20_INTSIGNAL_ENABLEREG_Enable_SRC_TRANSCOMP_IntSignal_BitAddressOffset 3
#define CH20_INTSIGNAL_ENABLEREG_Enable_SRC_TRANSCOMP_IntSignal_RegisterSize 1



#define CH20_INTSIGNAL_ENABLEREG_Enable_DST_TRANSCOMP_IntSignal_BitAddressOffset 4
#define CH20_INTSIGNAL_ENABLEREG_Enable_DST_TRANSCOMP_IntSignal_RegisterSize 1



#define CH20_INTSIGNAL_ENABLEREG_Enable_SRC_DEC_ERR_IntSignal_BitAddressOffset 5
#define CH20_INTSIGNAL_ENABLEREG_Enable_SRC_DEC_ERR_IntSignal_RegisterSize 1



#define CH20_INTSIGNAL_ENABLEREG_Enable_DST_DEC_ERR_IntSignal_BitAddressOffset 6
#define CH20_INTSIGNAL_ENABLEREG_Enable_DST_DEC_ERR_IntSignal_RegisterSize 1



#define CH20_INTSIGNAL_ENABLEREG_Enable_SRC_SLV_ERR_IntSignal_BitAddressOffset 7
#define CH20_INTSIGNAL_ENABLEREG_Enable_SRC_SLV_ERR_IntSignal_RegisterSize 1



#define CH20_INTSIGNAL_ENABLEREG_Enable_DST_SLV_ERR_IntSignal_BitAddressOffset 8
#define CH20_INTSIGNAL_ENABLEREG_Enable_DST_SLV_ERR_IntSignal_RegisterSize 1



#define CH20_INTSIGNAL_ENABLEREG_Enable_LLI_RD_DEC_ERR_IntSignal_BitAddressOffset 9
#define CH20_INTSIGNAL_ENABLEREG_Enable_LLI_RD_DEC_ERR_IntSignal_RegisterSize 1



#define CH20_INTSIGNAL_ENABLEREG_Enable_LLI_WR_DEC_ERR_IntSignal_BitAddressOffset 10
#define CH20_INTSIGNAL_ENABLEREG_Enable_LLI_WR_DEC_ERR_IntSignal_RegisterSize 1



#define CH20_INTSIGNAL_ENABLEREG_Enable_LLI_RD_SLV_ERR_IntSignal_BitAddressOffset 11
#define CH20_INTSIGNAL_ENABLEREG_Enable_LLI_RD_SLV_ERR_IntSignal_RegisterSize 1



#define CH20_INTSIGNAL_ENABLEREG_Enable_LLI_WR_SLV_ERR_IntSignal_BitAddressOffset 12
#define CH20_INTSIGNAL_ENABLEREG_Enable_LLI_WR_SLV_ERR_IntSignal_RegisterSize 1



#define CH20_INTSIGNAL_ENABLEREG_Enable_SHADOWREG_OR_LLI_INVALID_ERR_IntSignal_BitAddressOffset 13
#define CH20_INTSIGNAL_ENABLEREG_Enable_SHADOWREG_OR_LLI_INVALID_ERR_IntSignal_RegisterSize 1



#define CH20_INTSIGNAL_ENABLEREG_Enable_SLVIF_MULTIBLKTYPE_ERR_IntSignal_BitAddressOffset 14
#define CH20_INTSIGNAL_ENABLEREG_Enable_SLVIF_MULTIBLKTYPE_ERR_IntSignal_RegisterSize 1



#define CH20_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_15_BitAddressOffset 15
#define CH20_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_15_RegisterSize 1



#define CH20_INTSIGNAL_ENABLEREG_Enable_SLVIF_DEC_ERR_IntSignal_BitAddressOffset 16
#define CH20_INTSIGNAL_ENABLEREG_Enable_SLVIF_DEC_ERR_IntSignal_RegisterSize 1



#define CH20_INTSIGNAL_ENABLEREG_Enable_SLVIF_WR2RO_ERR_IntSignal_BitAddressOffset 17
#define CH20_INTSIGNAL_ENABLEREG_Enable_SLVIF_WR2RO_ERR_IntSignal_RegisterSize 1



#define CH20_INTSIGNAL_ENABLEREG_Enable_SLVIF_RD2RWO_ERR_IntSignal_BitAddressOffset 18
#define CH20_INTSIGNAL_ENABLEREG_Enable_SLVIF_RD2RWO_ERR_IntSignal_RegisterSize 1



#define CH20_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRONCHEN_ERR_IntSignal_BitAddressOffset 19
#define CH20_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRONCHEN_ERR_IntSignal_RegisterSize 1



#define CH20_INTSIGNAL_ENABLEREG_Enable_SLVIF_SHADOWREG_WRON_VALID_ERR_IntSignal_BitAddressOffset 20
#define CH20_INTSIGNAL_ENABLEREG_Enable_SLVIF_SHADOWREG_WRON_VALID_ERR_IntSignal_RegisterSize 1



#define CH20_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRONHOLD_ERR_IntSignal_BitAddressOffset 21
#define CH20_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRONHOLD_ERR_IntSignal_RegisterSize 1



#define CH20_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_22to23_BitAddressOffset 22
#define CH20_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_22to23_RegisterSize 2



#define CH20_INTSIGNAL_ENABLEREG_Enable_SLVIF_ADDRPARITY_ERR_IntSignal_BitAddressOffset 24
#define CH20_INTSIGNAL_ENABLEREG_Enable_SLVIF_ADDRPARITY_ERR_IntSignal_RegisterSize 1



#define CH20_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRPARITY_ERR_IntSignal_BitAddressOffset 25
#define CH20_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRPARITY_ERR_IntSignal_RegisterSize 1



#define CH20_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_26_BitAddressOffset 26
#define CH20_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_26_RegisterSize 1



#define CH20_INTSIGNAL_ENABLEREG_Enable_CH_LOCK_CLEARED_IntSignal_BitAddressOffset 27
#define CH20_INTSIGNAL_ENABLEREG_Enable_CH_LOCK_CLEARED_IntSignal_RegisterSize 1



#define CH20_INTSIGNAL_ENABLEREG_Enable_CH_SRC_SUSPENDED_IntSignal_BitAddressOffset 28
#define CH20_INTSIGNAL_ENABLEREG_Enable_CH_SRC_SUSPENDED_IntSignal_RegisterSize 1



#define CH20_INTSIGNAL_ENABLEREG_Enable_CH_SUSPENDED_IntSignal_BitAddressOffset 29
#define CH20_INTSIGNAL_ENABLEREG_Enable_CH_SUSPENDED_IntSignal_RegisterSize 1



#define CH20_INTSIGNAL_ENABLEREG_Enable_CH_DISABLED_IntSignal_BitAddressOffset 30
#define CH20_INTSIGNAL_ENABLEREG_Enable_CH_DISABLED_IntSignal_RegisterSize 1



#define CH20_INTSIGNAL_ENABLEREG_Enable_CH_ABORTED_IntSignal_BitAddressOffset 31
#define CH20_INTSIGNAL_ENABLEREG_Enable_CH_ABORTED_IntSignal_RegisterSize 1



#define CH20_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_CHMem_CorrERR_IntSignal_BitAddressOffset 32
#define CH20_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_CHMem_CorrERR_IntSignal_RegisterSize 1



#define CH20_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_CHMem_UnCorrERR_IntSignal_BitAddressOffset 33
#define CH20_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_CHMem_UnCorrERR_IntSignal_RegisterSize 1



#define CH20_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_UIDMem_CorrERR_IntSignal_BitAddressOffset 34
#define CH20_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_UIDMem_CorrERR_IntSignal_RegisterSize 1



#define CH20_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_UIDMem_UnCorrERR_IntSignal_BitAddressOffset 35
#define CH20_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_UIDMem_UnCorrERR_IntSignal_RegisterSize 1



#define CH20_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_36to63_BitAddressOffset 36
#define CH20_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_36to63_RegisterSize 28





#define CH20_INTCLEARREG (Channel20_Registers_Address_Block_BaseAddress + 0x98)
#define CH20_INTCLEARREG_RegisterSize 64
#define CH20_INTCLEARREG_RegisterResetValue 0x0
#define CH20_INTCLEARREG_RegisterResetMask 0xffffffffffffffff





#define CH20_INTCLEARREG_Clear_BLOCK_TFR_DONE_IntStat_BitAddressOffset 0
#define CH20_INTCLEARREG_Clear_BLOCK_TFR_DONE_IntStat_RegisterSize 1



#define CH20_INTCLEARREG_Clear_DMA_TFR_DONE_IntStat_BitAddressOffset 1
#define CH20_INTCLEARREG_Clear_DMA_TFR_DONE_IntStat_RegisterSize 1



#define CH20_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_2_BitAddressOffset 2
#define CH20_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_2_RegisterSize 1



#define CH20_INTCLEARREG_Clear_SRC_TRANSCOMP_IntStat_BitAddressOffset 3
#define CH20_INTCLEARREG_Clear_SRC_TRANSCOMP_IntStat_RegisterSize 1



#define CH20_INTCLEARREG_Clear_DST_TRANSCOMP_IntStat_BitAddressOffset 4
#define CH20_INTCLEARREG_Clear_DST_TRANSCOMP_IntStat_RegisterSize 1



#define CH20_INTCLEARREG_Clear_SRC_DEC_ERR_IntStat_BitAddressOffset 5
#define CH20_INTCLEARREG_Clear_SRC_DEC_ERR_IntStat_RegisterSize 1



#define CH20_INTCLEARREG_Clear_DST_DEC_ERR_IntStat_BitAddressOffset 6
#define CH20_INTCLEARREG_Clear_DST_DEC_ERR_IntStat_RegisterSize 1



#define CH20_INTCLEARREG_Clear_SRC_SLV_ERR_IntStat_BitAddressOffset 7
#define CH20_INTCLEARREG_Clear_SRC_SLV_ERR_IntStat_RegisterSize 1



#define CH20_INTCLEARREG_Clear_DST_SLV_ERR_IntStat_BitAddressOffset 8
#define CH20_INTCLEARREG_Clear_DST_SLV_ERR_IntStat_RegisterSize 1



#define CH20_INTCLEARREG_Clear_LLI_RD_DEC_ERR_IntStat_BitAddressOffset 9
#define CH20_INTCLEARREG_Clear_LLI_RD_DEC_ERR_IntStat_RegisterSize 1



#define CH20_INTCLEARREG_Clear_LLI_WR_DEC_ERR_IntStat_BitAddressOffset 10
#define CH20_INTCLEARREG_Clear_LLI_WR_DEC_ERR_IntStat_RegisterSize 1



#define CH20_INTCLEARREG_Clear_LLI_RD_SLV_ERR_IntStat_BitAddressOffset 11
#define CH20_INTCLEARREG_Clear_LLI_RD_SLV_ERR_IntStat_RegisterSize 1



#define CH20_INTCLEARREG_Clear_LLI_WR_SLV_ERR_IntStat_BitAddressOffset 12
#define CH20_INTCLEARREG_Clear_LLI_WR_SLV_ERR_IntStat_RegisterSize 1



#define CH20_INTCLEARREG_Clear_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_BitAddressOffset 13
#define CH20_INTCLEARREG_Clear_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_RegisterSize 1



#define CH20_INTCLEARREG_Clear_SLVIF_MULTIBLKTYPE_ERR_IntStat_BitAddressOffset 14
#define CH20_INTCLEARREG_Clear_SLVIF_MULTIBLKTYPE_ERR_IntStat_RegisterSize 1



#define CH20_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_15_BitAddressOffset 15
#define CH20_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_15_RegisterSize 1



#define CH20_INTCLEARREG_Clear_SLVIF_DEC_ERR_IntStat_BitAddressOffset 16
#define CH20_INTCLEARREG_Clear_SLVIF_DEC_ERR_IntStat_RegisterSize 1



#define CH20_INTCLEARREG_Clear_SLVIF_WR2RO_ERR_IntStat_BitAddressOffset 17
#define CH20_INTCLEARREG_Clear_SLVIF_WR2RO_ERR_IntStat_RegisterSize 1



#define CH20_INTCLEARREG_Clear_SLVIF_RD2RWO_ERR_IntStat_BitAddressOffset 18
#define CH20_INTCLEARREG_Clear_SLVIF_RD2RWO_ERR_IntStat_RegisterSize 1



#define CH20_INTCLEARREG_Clear_SLVIF_WRONCHEN_ERR_IntStat_BitAddressOffset 19
#define CH20_INTCLEARREG_Clear_SLVIF_WRONCHEN_ERR_IntStat_RegisterSize 1



#define CH20_INTCLEARREG_Clear_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_BitAddressOffset 20
#define CH20_INTCLEARREG_Clear_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_RegisterSize 1



#define CH20_INTCLEARREG_Clear_SLVIF_WRONHOLD_ERR_IntStat_BitAddressOffset 21
#define CH20_INTCLEARREG_Clear_SLVIF_WRONHOLD_ERR_IntStat_RegisterSize 1



#define CH20_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_22to23_BitAddressOffset 22
#define CH20_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_22to23_RegisterSize 2



#define CH20_INTCLEARREG_Clear_SLVIF_ADDRPARITY_ERR_IntStat_BitAddressOffset 24
#define CH20_INTCLEARREG_Clear_SLVIF_ADDRPARITY_ERR_IntStat_RegisterSize 1



#define CH20_INTCLEARREG_Clear_SLVIF_WRPARITY_ERR_IntStat_BitAddressOffset 25
#define CH20_INTCLEARREG_Clear_SLVIF_WRPARITY_ERR_IntStat_RegisterSize 1



#define CH20_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_26_BitAddressOffset 26
#define CH20_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_26_RegisterSize 1



#define CH20_INTCLEARREG_Clear_CH_LOCK_CLEARED_IntStat_BitAddressOffset 27
#define CH20_INTCLEARREG_Clear_CH_LOCK_CLEARED_IntStat_RegisterSize 1



#define CH20_INTCLEARREG_Clear_CH_SRC_SUSPENDED_IntStat_BitAddressOffset 28
#define CH20_INTCLEARREG_Clear_CH_SRC_SUSPENDED_IntStat_RegisterSize 1



#define CH20_INTCLEARREG_Clear_CH_SUSPENDED_IntStat_BitAddressOffset 29
#define CH20_INTCLEARREG_Clear_CH_SUSPENDED_IntStat_RegisterSize 1



#define CH20_INTCLEARREG_Clear_CH_DISABLED_IntStat_BitAddressOffset 30
#define CH20_INTCLEARREG_Clear_CH_DISABLED_IntStat_RegisterSize 1



#define CH20_INTCLEARREG_Clear_CH_ABORTED_IntStat_BitAddressOffset 31
#define CH20_INTCLEARREG_Clear_CH_ABORTED_IntStat_RegisterSize 1



#define CH20_INTCLEARREG_Clear_ECC_PROT_CHMem_CorrERR_IntStat_BitAddressOffset 32
#define CH20_INTCLEARREG_Clear_ECC_PROT_CHMem_CorrERR_IntStat_RegisterSize 1



#define CH20_INTCLEARREG_Clear_ECC_PROT_CHMem_UnCorrERR_IntStat_BitAddressOffset 33
#define CH20_INTCLEARREG_Clear_ECC_PROT_CHMem_UnCorrERR_IntStat_RegisterSize 1



#define CH20_INTCLEARREG_Clear_ECC_PROT_UIDMem_CorrERR_IntStat_BitAddressOffset 34
#define CH20_INTCLEARREG_Clear_ECC_PROT_UIDMem_CorrERR_IntStat_RegisterSize 1



#define CH20_INTCLEARREG_Clear_ECC_PROT_UIDMem_UnCorrERR_IntStat_BitAddressOffset 35
#define CH20_INTCLEARREG_Clear_ECC_PROT_UIDMem_UnCorrERR_IntStat_RegisterSize 1



#define CH20_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_36to63_BitAddressOffset 36
#define CH20_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_36to63_RegisterSize 28





#define CH20_CFG_EXTD (Channel20_Registers_Address_Block_BaseAddress + 0xa0)
#define CH20_CFG_EXTD_RegisterSize 64
#define CH20_CFG_EXTD_RegisterResetValue 0x0
#define CH20_CFG_EXTD_RegisterResetMask 0xffffffffffffffff





#define CH20_CFG_EXTD_LLI_AXPROT_BitAddressOffset 0
#define CH20_CFG_EXTD_LLI_AXPROT_RegisterSize 3



#define CH20_CFG_EXTD_LLI_AXCACHE_BitAddressOffset 3
#define CH20_CFG_EXTD_LLI_AXCACHE_RegisterSize 4



#define CH20_CFG_EXTD_RSVD_DMAC_CHx_CFG_EXTD_7to63_BitAddressOffset 7
#define CH20_CFG_EXTD_RSVD_DMAC_CHx_CFG_EXTD_7to63_RegisterSize 57



#define Channel21_Registers_Address_Block_BaseAddress 0x1500



#define CH21_SAR (Channel21_Registers_Address_Block_BaseAddress + 0x0)
#define CH21_SAR_RegisterSize 64
#define CH21_SAR_RegisterResetValue 0x0
#define CH21_SAR_RegisterResetMask 0xffffffffffffffff





#define CH21_SAR_SAR_BitAddressOffset 0
#define CH21_SAR_SAR_RegisterSize 64





#define CH21_DAR (Channel21_Registers_Address_Block_BaseAddress + 0x8)
#define CH21_DAR_RegisterSize 64
#define CH21_DAR_RegisterResetValue 0x0
#define CH21_DAR_RegisterResetMask 0xffffffffffffffff





#define CH21_DAR_DAR_BitAddressOffset 0
#define CH21_DAR_DAR_RegisterSize 64





#define CH21_BLOCK_TS (Channel21_Registers_Address_Block_BaseAddress + 0x10)
#define CH21_BLOCK_TS_RegisterSize 64
#define CH21_BLOCK_TS_RegisterResetValue 0x0
#define CH21_BLOCK_TS_RegisterResetMask 0xffffffffffffffff





#define CH21_BLOCK_TS_BLOCK_TS_BitAddressOffset 0
#define CH21_BLOCK_TS_BLOCK_TS_RegisterSize 22



#define CH21_BLOCK_TS_RSVD_DMAC_CHx_BLOCK_TSREG_63to22_BitAddressOffset 22
#define CH21_BLOCK_TS_RSVD_DMAC_CHx_BLOCK_TSREG_63to22_RegisterSize 42





#define CH21_CTL (Channel21_Registers_Address_Block_BaseAddress + 0x18)
#define CH21_CTL_RegisterSize 64
#define CH21_CTL_RegisterResetValue 0x1200
#define CH21_CTL_RegisterResetMask 0xffffffffffffffff





#define CH21_CTL_SMS_BitAddressOffset 0
#define CH21_CTL_SMS_RegisterSize 1



#define CH21_CTL_RSVD_DMAC_CHx_CTL_1_BitAddressOffset 1
#define CH21_CTL_RSVD_DMAC_CHx_CTL_1_RegisterSize 1



#define CH21_CTL_DMS_BitAddressOffset 2
#define CH21_CTL_DMS_RegisterSize 1



#define CH21_CTL_RSVD_DMAC_CHx_CTL_3_BitAddressOffset 3
#define CH21_CTL_RSVD_DMAC_CHx_CTL_3_RegisterSize 1



#define CH21_CTL_SINC_BitAddressOffset 4
#define CH21_CTL_SINC_RegisterSize 1



#define CH21_CTL_RSVD_DMAC_CHx_CTL_5_BitAddressOffset 5
#define CH21_CTL_RSVD_DMAC_CHx_CTL_5_RegisterSize 1



#define CH21_CTL_DINC_BitAddressOffset 6
#define CH21_CTL_DINC_RegisterSize 1



#define CH21_CTL_RSVD_DMAC_CHx_CTL_7_BitAddressOffset 7
#define CH21_CTL_RSVD_DMAC_CHx_CTL_7_RegisterSize 1



#define CH21_CTL_SRC_TR_WIDTH_BitAddressOffset 8
#define CH21_CTL_SRC_TR_WIDTH_RegisterSize 3



#define CH21_CTL_DST_TR_WIDTH_BitAddressOffset 11
#define CH21_CTL_DST_TR_WIDTH_RegisterSize 3



#define CH21_CTL_SRC_MSIZE_BitAddressOffset 14
#define CH21_CTL_SRC_MSIZE_RegisterSize 4



#define CH21_CTL_DST_MSIZE_BitAddressOffset 18
#define CH21_CTL_DST_MSIZE_RegisterSize 4



#define CH21_CTL_AR_CACHE_BitAddressOffset 22
#define CH21_CTL_AR_CACHE_RegisterSize 4



#define CH21_CTL_AW_CACHE_BitAddressOffset 26
#define CH21_CTL_AW_CACHE_RegisterSize 4



#define CH21_CTL_NonPosted_LastWrite_En_BitAddressOffset 30
#define CH21_CTL_NonPosted_LastWrite_En_RegisterSize 1



#define CH21_CTL_RSVD_DMAC_CHx_CTL_31_BitAddressOffset 31
#define CH21_CTL_RSVD_DMAC_CHx_CTL_31_RegisterSize 1



#define CH21_CTL_AR_PROT_BitAddressOffset 32
#define CH21_CTL_AR_PROT_RegisterSize 3



#define CH21_CTL_AW_PROT_BitAddressOffset 35
#define CH21_CTL_AW_PROT_RegisterSize 3



#define CH21_CTL_ARLEN_EN_BitAddressOffset 38
#define CH21_CTL_ARLEN_EN_RegisterSize 1



#define CH21_CTL_ARLEN_BitAddressOffset 39
#define CH21_CTL_ARLEN_RegisterSize 8



#define CH21_CTL_AWLEN_EN_BitAddressOffset 47
#define CH21_CTL_AWLEN_EN_RegisterSize 1



#define CH21_CTL_AWLEN_BitAddressOffset 48
#define CH21_CTL_AWLEN_RegisterSize 8



#define CH21_CTL_SRC_STAT_EN_BitAddressOffset 56
#define CH21_CTL_SRC_STAT_EN_RegisterSize 1



#define CH21_CTL_DST_STAT_EN_BitAddressOffset 57
#define CH21_CTL_DST_STAT_EN_RegisterSize 1



#define CH21_CTL_IOC_BlkTfr_BitAddressOffset 58
#define CH21_CTL_IOC_BlkTfr_RegisterSize 1



#define CH21_CTL_RSVD_DMAC_CHx_CTL_59to61_BitAddressOffset 59
#define CH21_CTL_RSVD_DMAC_CHx_CTL_59to61_RegisterSize 3



#define CH21_CTL_SHADOWREG_OR_LLI_LAST_BitAddressOffset 62
#define CH21_CTL_SHADOWREG_OR_LLI_LAST_RegisterSize 1



#define CH21_CTL_SHADOWREG_OR_LLI_VALID_BitAddressOffset 63
#define CH21_CTL_SHADOWREG_OR_LLI_VALID_RegisterSize 1





#define CH21_CFG2 (Channel21_Registers_Address_Block_BaseAddress + 0x20)
#define CH21_CFG2_RegisterSize 64
#define CH21_CFG2_RegisterResetValue 0x4801b00000000
#define CH21_CFG2_RegisterResetMask 0xffffffffffffffff





#define CH21_CFG2_SRC_MULTBLK_TYPE_BitAddressOffset 0
#define CH21_CFG2_SRC_MULTBLK_TYPE_RegisterSize 2



#define CH21_CFG2_DST_MULTBLK_TYPE_BitAddressOffset 2
#define CH21_CFG2_DST_MULTBLK_TYPE_RegisterSize 2



#define CH21_CFG2_SRC_PER_BitAddressOffset 4
#define CH21_CFG2_SRC_PER_RegisterSize 5



#define CH21_CFG2_RSVD_DMAC_CHx_CFG_9_4_BitAddressOffset 9
#define CH21_CFG2_RSVD_DMAC_CHx_CFG_9_4_RegisterSize 1



#define CH21_CFG2_RSVD_DMAC_CHx_CFG_10_BitAddressOffset 10
#define CH21_CFG2_RSVD_DMAC_CHx_CFG_10_RegisterSize 1



#define CH21_CFG2_DST_PER_BitAddressOffset 11
#define CH21_CFG2_DST_PER_RegisterSize 5



#define CH21_CFG2_RSVD_DMAC_CHx_CFG_16_11_BitAddressOffset 16
#define CH21_CFG2_RSVD_DMAC_CHx_CFG_16_11_RegisterSize 1



#define CH21_CFG2_RSVD_DMAC_CHx_CFG_17_BitAddressOffset 17
#define CH21_CFG2_RSVD_DMAC_CHx_CFG_17_RegisterSize 1



#define CH21_CFG2_RD_UID_BitAddressOffset 18
#define CH21_CFG2_RD_UID_RegisterSize 4



#define CH21_CFG2_RSVD_DMAC_CHx_CFG_22to24_BitAddressOffset 22
#define CH21_CFG2_RSVD_DMAC_CHx_CFG_22to24_RegisterSize 3



#define CH21_CFG2_WR_UID_BitAddressOffset 25
#define CH21_CFG2_WR_UID_RegisterSize 4



#define CH21_CFG2_RSVD_DMAC_CHx_CFG_29to31_BitAddressOffset 29
#define CH21_CFG2_RSVD_DMAC_CHx_CFG_29to31_RegisterSize 3



#define CH21_CFG2_TT_FC_BitAddressOffset 32
#define CH21_CFG2_TT_FC_RegisterSize 3



#define CH21_CFG2_HS_SEL_SRC_BitAddressOffset 35
#define CH21_CFG2_HS_SEL_SRC_RegisterSize 1



#define CH21_CFG2_HS_SEL_DST_BitAddressOffset 36
#define CH21_CFG2_HS_SEL_DST_RegisterSize 1



#define CH21_CFG2_SRC_HWHS_POL_BitAddressOffset 37
#define CH21_CFG2_SRC_HWHS_POL_RegisterSize 1



#define CH21_CFG2_DST_HWHS_POL_BitAddressOffset 38
#define CH21_CFG2_DST_HWHS_POL_RegisterSize 1



#define CH21_CFG2_RSVD_DMAC_CHx_CFG_39to46_BitAddressOffset 39
#define CH21_CFG2_RSVD_DMAC_CHx_CFG_39to46_RegisterSize 8



#define CH21_CFG2_CH_PRIOR_BitAddressOffset 47
#define CH21_CFG2_CH_PRIOR_RegisterSize 5



#define CH21_CFG2_LOCK_CH_BitAddressOffset 52
#define CH21_CFG2_LOCK_CH_RegisterSize 1



#define CH21_CFG2_LOCK_CH_L_BitAddressOffset 53
#define CH21_CFG2_LOCK_CH_L_RegisterSize 2



#define CH21_CFG2_SRC_OSR_LMT_BitAddressOffset 55
#define CH21_CFG2_SRC_OSR_LMT_RegisterSize 4



#define CH21_CFG2_DST_OSR_LMT_BitAddressOffset 59
#define CH21_CFG2_DST_OSR_LMT_RegisterSize 4



#define CH21_CFG2_RSVD_DMAC_CHx_CFG_63_BitAddressOffset 63
#define CH21_CFG2_RSVD_DMAC_CHx_CFG_63_RegisterSize 1





#define CH21_LLP (Channel21_Registers_Address_Block_BaseAddress + 0x28)
#define CH21_LLP_RegisterSize 64
#define CH21_LLP_RegisterResetValue 0x0
#define CH21_LLP_RegisterResetMask 0xffffffffffffffff





#define CH21_LLP_LMS_BitAddressOffset 0
#define CH21_LLP_LMS_RegisterSize 1



#define CH21_LLP_RSVD_DMAC_CHx_LLP_1to5_BitAddressOffset 1
#define CH21_LLP_RSVD_DMAC_CHx_LLP_1to5_RegisterSize 5



#define CH21_LLP_LOC_BitAddressOffset 6
#define CH21_LLP_LOC_RegisterSize 58





#define CH21_STATUSREG (Channel21_Registers_Address_Block_BaseAddress + 0x30)
#define CH21_STATUSREG_RegisterSize 64
#define CH21_STATUSREG_RegisterResetValue 0x0
#define CH21_STATUSREG_RegisterResetMask 0xffffffffffffffff





#define CH21_STATUSREG_CMPLTD_BLK_TFR_SIZE_BitAddressOffset 0
#define CH21_STATUSREG_CMPLTD_BLK_TFR_SIZE_RegisterSize 22



#define CH21_STATUSREG_RSVD_DMAC_CHx_STATUSREG_22to31_BitAddressOffset 22
#define CH21_STATUSREG_RSVD_DMAC_CHx_STATUSREG_22to31_RegisterSize 10



#define CH21_STATUSREG_DATA_LEFT_IN_FIFO_BitAddressOffset 32
#define CH21_STATUSREG_DATA_LEFT_IN_FIFO_RegisterSize 15



#define CH21_STATUSREG_RSVD_DMAC_CHx_STATUSREG_47to63_BitAddressOffset 47
#define CH21_STATUSREG_RSVD_DMAC_CHx_STATUSREG_47to63_RegisterSize 17





#define CH21_SWHSSRCREG (Channel21_Registers_Address_Block_BaseAddress + 0x38)
#define CH21_SWHSSRCREG_RegisterSize 64
#define CH21_SWHSSRCREG_RegisterResetValue 0x0
#define CH21_SWHSSRCREG_RegisterResetMask 0xffffffffffffffff





#define CH21_SWHSSRCREG_SWHS_REQ_SRC_BitAddressOffset 0
#define CH21_SWHSSRCREG_SWHS_REQ_SRC_RegisterSize 1



#define CH21_SWHSSRCREG_SWHS_REQ_SRC_WE_BitAddressOffset 1
#define CH21_SWHSSRCREG_SWHS_REQ_SRC_WE_RegisterSize 1



#define CH21_SWHSSRCREG_SWHS_SGLREQ_SRC_BitAddressOffset 2
#define CH21_SWHSSRCREG_SWHS_SGLREQ_SRC_RegisterSize 1



#define CH21_SWHSSRCREG_SWHS_SGLREQ_SRC_WE_BitAddressOffset 3
#define CH21_SWHSSRCREG_SWHS_SGLREQ_SRC_WE_RegisterSize 1



#define CH21_SWHSSRCREG_SWHS_LST_SRC_BitAddressOffset 4
#define CH21_SWHSSRCREG_SWHS_LST_SRC_RegisterSize 1



#define CH21_SWHSSRCREG_SWHS_LST_SRC_WE_BitAddressOffset 5
#define CH21_SWHSSRCREG_SWHS_LST_SRC_WE_RegisterSize 1



#define CH21_SWHSSRCREG_RSVD_DMAC_CHx_SWHSSRCREG_6to63_BitAddressOffset 6
#define CH21_SWHSSRCREG_RSVD_DMAC_CHx_SWHSSRCREG_6to63_RegisterSize 58





#define CH21_SWHSDSTREG (Channel21_Registers_Address_Block_BaseAddress + 0x40)
#define CH21_SWHSDSTREG_RegisterSize 64
#define CH21_SWHSDSTREG_RegisterResetValue 0x0
#define CH21_SWHSDSTREG_RegisterResetMask 0xffffffffffffffff





#define CH21_SWHSDSTREG_SWHS_REQ_DST_BitAddressOffset 0
#define CH21_SWHSDSTREG_SWHS_REQ_DST_RegisterSize 1



#define CH21_SWHSDSTREG_SWHS_REQ_DST_WE_BitAddressOffset 1
#define CH21_SWHSDSTREG_SWHS_REQ_DST_WE_RegisterSize 1



#define CH21_SWHSDSTREG_SWHS_SGLREQ_DST_BitAddressOffset 2
#define CH21_SWHSDSTREG_SWHS_SGLREQ_DST_RegisterSize 1



#define CH21_SWHSDSTREG_SWHS_SGLREQ_DST_WE_BitAddressOffset 3
#define CH21_SWHSDSTREG_SWHS_SGLREQ_DST_WE_RegisterSize 1



#define CH21_SWHSDSTREG_SWHS_LST_DST_BitAddressOffset 4
#define CH21_SWHSDSTREG_SWHS_LST_DST_RegisterSize 1



#define CH21_SWHSDSTREG_SWHS_LST_DST_WE_BitAddressOffset 5
#define CH21_SWHSDSTREG_SWHS_LST_DST_WE_RegisterSize 1



#define CH21_SWHSDSTREG_RSVD_DMAC_CHx_SWHSDSTREG_6to63_BitAddressOffset 6
#define CH21_SWHSDSTREG_RSVD_DMAC_CHx_SWHSDSTREG_6to63_RegisterSize 58





#define CH21_BLK_TFR_RESUMEREQREG (Channel21_Registers_Address_Block_BaseAddress + 0x48)
#define CH21_BLK_TFR_RESUMEREQREG_RegisterSize 64
#define CH21_BLK_TFR_RESUMEREQREG_RegisterResetValue 0x0
#define CH21_BLK_TFR_RESUMEREQREG_RegisterResetMask 0xffffffffffffffff





#define CH21_BLK_TFR_RESUMEREQREG_BLK_TFR_RESUMEREQ_BitAddressOffset 0
#define CH21_BLK_TFR_RESUMEREQREG_BLK_TFR_RESUMEREQ_RegisterSize 1



#define CH21_BLK_TFR_RESUMEREQREG_RSVD_DMAC_CHx_BLK_TFR_RESUMEREQREG_1to63_BitAddressOffset 1
#define CH21_BLK_TFR_RESUMEREQREG_RSVD_DMAC_CHx_BLK_TFR_RESUMEREQREG_1to63_RegisterSize 63





#define CH21_AXI_IDREG (Channel21_Registers_Address_Block_BaseAddress + 0x50)
#define CH21_AXI_IDREG_RegisterSize 64
#define CH21_AXI_IDREG_RegisterResetValue 0x0
#define CH21_AXI_IDREG_RegisterResetMask 0xffffffffffffffff





#define CH21_AXI_IDREG_AXI_READ_ID_SUFFIX_BitAddressOffset 0
#define CH21_AXI_IDREG_AXI_READ_ID_SUFFIX_RegisterSize 2



#define CH21_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_IDW_L2NCm1to31_BitAddressOffset 2
#define CH21_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_IDW_L2NCm1to31_RegisterSize 14



#define CH21_AXI_IDREG_AXI_WRITE_ID_SUFFIX_BitAddressOffset 16
#define CH21_AXI_IDREG_AXI_WRITE_ID_SUFFIX_RegisterSize 2



#define CH21_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_IDW_L2NCm32to63_BitAddressOffset 18
#define CH21_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_IDW_L2NCm32to63_RegisterSize 14



#define CH21_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_32to63_BitAddressOffset 32
#define CH21_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_32to63_RegisterSize 32





#define CH21_AXI_QOSREG (Channel21_Registers_Address_Block_BaseAddress + 0x58)
#define CH21_AXI_QOSREG_RegisterSize 64
#define CH21_AXI_QOSREG_RegisterResetValue 0x0
#define CH21_AXI_QOSREG_RegisterResetMask 0xffffffffffffffff





#define CH21_AXI_QOSREG_AXI_AWQOS_BitAddressOffset 0
#define CH21_AXI_QOSREG_AXI_AWQOS_RegisterSize 4



#define CH21_AXI_QOSREG_AXI_ARQOS_BitAddressOffset 4
#define CH21_AXI_QOSREG_AXI_ARQOS_RegisterSize 4



#define CH21_AXI_QOSREG_RSVD_DMAC_CHx_AXI_QOSREG_8to63_BitAddressOffset 8
#define CH21_AXI_QOSREG_RSVD_DMAC_CHx_AXI_QOSREG_8to63_RegisterSize 56





#define CH21_SSTAT (Channel21_Registers_Address_Block_BaseAddress + 0x60)
#define CH21_SSTAT_RegisterSize 64
#define CH21_SSTAT_RegisterResetValue 0x0
#define CH21_SSTAT_RegisterResetMask 0xffffffffffffffff





#define CH21_SSTAT_SSTAT_BitAddressOffset 0
#define CH21_SSTAT_SSTAT_RegisterSize 32



#define CH21_SSTAT_RSVD_DMAC_CHx_SSTAT_32to63_BitAddressOffset 32
#define CH21_SSTAT_RSVD_DMAC_CHx_SSTAT_32to63_RegisterSize 32





#define CH21_DSTAT (Channel21_Registers_Address_Block_BaseAddress + 0x68)
#define CH21_DSTAT_RegisterSize 64
#define CH21_DSTAT_RegisterResetValue 0x0
#define CH21_DSTAT_RegisterResetMask 0xffffffffffffffff





#define CH21_DSTAT_DSTAT_BitAddressOffset 0
#define CH21_DSTAT_DSTAT_RegisterSize 32



#define CH21_DSTAT_RSVD_DMAC_CHx_DSTAT_32to63_BitAddressOffset 32
#define CH21_DSTAT_RSVD_DMAC_CHx_DSTAT_32to63_RegisterSize 32





#define CH21_SSTATAR (Channel21_Registers_Address_Block_BaseAddress + 0x70)
#define CH21_SSTATAR_RegisterSize 64
#define CH21_SSTATAR_RegisterResetValue 0x0
#define CH21_SSTATAR_RegisterResetMask 0xffffffffffffffff





#define CH21_SSTATAR_SSTATAR_BitAddressOffset 0
#define CH21_SSTATAR_SSTATAR_RegisterSize 64





#define CH21_DSTATAR (Channel21_Registers_Address_Block_BaseAddress + 0x78)
#define CH21_DSTATAR_RegisterSize 64
#define CH21_DSTATAR_RegisterResetValue 0x0
#define CH21_DSTATAR_RegisterResetMask 0xffffffffffffffff





#define CH21_DSTATAR_DSTATAR_BitAddressOffset 0
#define CH21_DSTATAR_DSTATAR_RegisterSize 64





#define CH21_INTSTATUS_ENABLEREG (Channel21_Registers_Address_Block_BaseAddress + 0x80)
#define CH21_INTSTATUS_ENABLEREG_RegisterSize 64
#define CH21_INTSTATUS_ENABLEREG_RegisterResetValue 0xffffffffffffffff
#define CH21_INTSTATUS_ENABLEREG_RegisterResetMask 0xffffffffffffffff





#define CH21_INTSTATUS_ENABLEREG_Enable_BLOCK_TFR_DONE_IntStat_BitAddressOffset 0
#define CH21_INTSTATUS_ENABLEREG_Enable_BLOCK_TFR_DONE_IntStat_RegisterSize 1



#define CH21_INTSTATUS_ENABLEREG_Enable_DMA_TFR_DONE_IntStat_BitAddressOffset 1
#define CH21_INTSTATUS_ENABLEREG_Enable_DMA_TFR_DONE_IntStat_RegisterSize 1



#define CH21_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_2_BitAddressOffset 2
#define CH21_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_2_RegisterSize 1



#define CH21_INTSTATUS_ENABLEREG_Enable_SRC_TRANSCOMP_IntStat_BitAddressOffset 3
#define CH21_INTSTATUS_ENABLEREG_Enable_SRC_TRANSCOMP_IntStat_RegisterSize 1



#define CH21_INTSTATUS_ENABLEREG_Enable_DST_TRANSCOMP_IntStat_BitAddressOffset 4
#define CH21_INTSTATUS_ENABLEREG_Enable_DST_TRANSCOMP_IntStat_RegisterSize 1



#define CH21_INTSTATUS_ENABLEREG_Enable_SRC_DEC_ERR_IntStat_BitAddressOffset 5
#define CH21_INTSTATUS_ENABLEREG_Enable_SRC_DEC_ERR_IntStat_RegisterSize 1



#define CH21_INTSTATUS_ENABLEREG_Enable_DST_DEC_ERR_IntStat_BitAddressOffset 6
#define CH21_INTSTATUS_ENABLEREG_Enable_DST_DEC_ERR_IntStat_RegisterSize 1



#define CH21_INTSTATUS_ENABLEREG_Enable_SRC_SLV_ERR_IntStat_BitAddressOffset 7
#define CH21_INTSTATUS_ENABLEREG_Enable_SRC_SLV_ERR_IntStat_RegisterSize 1



#define CH21_INTSTATUS_ENABLEREG_Enable_DST_SLV_ERR_IntStat_BitAddressOffset 8
#define CH21_INTSTATUS_ENABLEREG_Enable_DST_SLV_ERR_IntStat_RegisterSize 1



#define CH21_INTSTATUS_ENABLEREG_Enable_LLI_RD_DEC_ERR_IntStat_BitAddressOffset 9
#define CH21_INTSTATUS_ENABLEREG_Enable_LLI_RD_DEC_ERR_IntStat_RegisterSize 1



#define CH21_INTSTATUS_ENABLEREG_Enable_LLI_WR_DEC_ERR_IntStat_BitAddressOffset 10
#define CH21_INTSTATUS_ENABLEREG_Enable_LLI_WR_DEC_ERR_IntStat_RegisterSize 1



#define CH21_INTSTATUS_ENABLEREG_Enable_LLI_RD_SLV_ERR_IntStat_BitAddressOffset 11
#define CH21_INTSTATUS_ENABLEREG_Enable_LLI_RD_SLV_ERR_IntStat_RegisterSize 1



#define CH21_INTSTATUS_ENABLEREG_Enable_LLI_WR_SLV_ERR_IntStat_BitAddressOffset 12
#define CH21_INTSTATUS_ENABLEREG_Enable_LLI_WR_SLV_ERR_IntStat_RegisterSize 1



#define CH21_INTSTATUS_ENABLEREG_Enable_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_BitAddressOffset 13
#define CH21_INTSTATUS_ENABLEREG_Enable_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_RegisterSize 1



#define CH21_INTSTATUS_ENABLEREG_Enable_SLVIF_MULTIBLKTYPE_ERR_IntStat_BitAddressOffset 14
#define CH21_INTSTATUS_ENABLEREG_Enable_SLVIF_MULTIBLKTYPE_ERR_IntStat_RegisterSize 1



#define CH21_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_15_BitAddressOffset 15
#define CH21_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_15_RegisterSize 1



#define CH21_INTSTATUS_ENABLEREG_Enable_SLVIF_DEC_ERR_IntStat_BitAddressOffset 16
#define CH21_INTSTATUS_ENABLEREG_Enable_SLVIF_DEC_ERR_IntStat_RegisterSize 1



#define CH21_INTSTATUS_ENABLEREG_Enable_SLVIF_WR2RO_ERR_IntStat_BitAddressOffset 17
#define CH21_INTSTATUS_ENABLEREG_Enable_SLVIF_WR2RO_ERR_IntStat_RegisterSize 1



#define CH21_INTSTATUS_ENABLEREG_Enable_SLVIF_RD2RWO_ERR_IntStat_BitAddressOffset 18
#define CH21_INTSTATUS_ENABLEREG_Enable_SLVIF_RD2RWO_ERR_IntStat_RegisterSize 1



#define CH21_INTSTATUS_ENABLEREG_Enable_SLVIF_WRONCHEN_ERR_IntStat_BitAddressOffset 19
#define CH21_INTSTATUS_ENABLEREG_Enable_SLVIF_WRONCHEN_ERR_IntStat_RegisterSize 1



#define CH21_INTSTATUS_ENABLEREG_Enable_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_BitAddressOffset 20
#define CH21_INTSTATUS_ENABLEREG_Enable_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_RegisterSize 1



#define CH21_INTSTATUS_ENABLEREG_Enable_SLVIF_WRONHOLD_ERR_IntStat_BitAddressOffset 21
#define CH21_INTSTATUS_ENABLEREG_Enable_SLVIF_WRONHOLD_ERR_IntStat_RegisterSize 1



#define CH21_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_22to23_BitAddressOffset 22
#define CH21_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_22to23_RegisterSize 2



#define CH21_INTSTATUS_ENABLEREG_Enable_SLVIF_ADDRPARITY_ERR_IntStat_BitAddressOffset 24
#define CH21_INTSTATUS_ENABLEREG_Enable_SLVIF_ADDRPARITY_ERR_IntStat_RegisterSize 1



#define CH21_INTSTATUS_ENABLEREG_Enable_SLVIF_WRPARITY_ERR_IntStat_BitAddressOffset 25
#define CH21_INTSTATUS_ENABLEREG_Enable_SLVIF_WRPARITY_ERR_IntStat_RegisterSize 1



#define CH21_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_26_BitAddressOffset 26
#define CH21_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_26_RegisterSize 1



#define CH21_INTSTATUS_ENABLEREG_Enable_CH_LOCK_CLEARED_IntStat_BitAddressOffset 27
#define CH21_INTSTATUS_ENABLEREG_Enable_CH_LOCK_CLEARED_IntStat_RegisterSize 1



#define CH21_INTSTATUS_ENABLEREG_Enable_CH_SRC_SUSPENDED_IntStat_BitAddressOffset 28
#define CH21_INTSTATUS_ENABLEREG_Enable_CH_SRC_SUSPENDED_IntStat_RegisterSize 1



#define CH21_INTSTATUS_ENABLEREG_Enable_CH_SUSPENDED_IntStat_BitAddressOffset 29
#define CH21_INTSTATUS_ENABLEREG_Enable_CH_SUSPENDED_IntStat_RegisterSize 1



#define CH21_INTSTATUS_ENABLEREG_Enable_CH_DISABLED_IntStat_BitAddressOffset 30
#define CH21_INTSTATUS_ENABLEREG_Enable_CH_DISABLED_IntStat_RegisterSize 1



#define CH21_INTSTATUS_ENABLEREG_Enable_CH_ABORTED_IntStat_BitAddressOffset 31
#define CH21_INTSTATUS_ENABLEREG_Enable_CH_ABORTED_IntStat_RegisterSize 1



#define CH21_INTSTATUS_ENABLEREG_Enable_ECC_PROT_CHMem_CorrERR_IntStat_BitAddressOffset 32
#define CH21_INTSTATUS_ENABLEREG_Enable_ECC_PROT_CHMem_CorrERR_IntStat_RegisterSize 1



#define CH21_INTSTATUS_ENABLEREG_Enable_ECC_PROT_CHMem_UnCorrERR_IntStat_BitAddressOffset 33
#define CH21_INTSTATUS_ENABLEREG_Enable_ECC_PROT_CHMem_UnCorrERR_IntStat_RegisterSize 1



#define CH21_INTSTATUS_ENABLEREG_Enable_ECC_PROT_UIDMem_CorrERR_IntStat_BitAddressOffset 34
#define CH21_INTSTATUS_ENABLEREG_Enable_ECC_PROT_UIDMem_CorrERR_IntStat_RegisterSize 1



#define CH21_INTSTATUS_ENABLEREG_Enable_ECC_PROT_UIDMem_UnCorrERR_IntStat_BitAddressOffset 35
#define CH21_INTSTATUS_ENABLEREG_Enable_ECC_PROT_UIDMem_UnCorrERR_IntStat_RegisterSize 1



#define CH21_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_32to63_BitAddressOffset 36
#define CH21_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_32to63_RegisterSize 28





#define CH21_INTSTATUS (Channel21_Registers_Address_Block_BaseAddress + 0x88)
#define CH21_INTSTATUS_RegisterSize 64
#define CH21_INTSTATUS_RegisterResetValue 0x0
#define CH21_INTSTATUS_RegisterResetMask 0xffffffffffffffff





#define CH21_INTSTATUS_BLOCK_TFR_DONE_IntStat_BitAddressOffset 0
#define CH21_INTSTATUS_BLOCK_TFR_DONE_IntStat_RegisterSize 1



#define CH21_INTSTATUS_DMA_TFR_DONE_IntStat_BitAddressOffset 1
#define CH21_INTSTATUS_DMA_TFR_DONE_IntStat_RegisterSize 1



#define CH21_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_2_BitAddressOffset 2
#define CH21_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_2_RegisterSize 1



#define CH21_INTSTATUS_SRC_TRANSCOMP_IntStat_BitAddressOffset 3
#define CH21_INTSTATUS_SRC_TRANSCOMP_IntStat_RegisterSize 1



#define CH21_INTSTATUS_DST_TRANSCOMP_IntStat_BitAddressOffset 4
#define CH21_INTSTATUS_DST_TRANSCOMP_IntStat_RegisterSize 1



#define CH21_INTSTATUS_SRC_DEC_ERR_IntStat_BitAddressOffset 5
#define CH21_INTSTATUS_SRC_DEC_ERR_IntStat_RegisterSize 1



#define CH21_INTSTATUS_DST_DEC_ERR_IntStat_BitAddressOffset 6
#define CH21_INTSTATUS_DST_DEC_ERR_IntStat_RegisterSize 1



#define CH21_INTSTATUS_SRC_SLV_ERR_IntStat_BitAddressOffset 7
#define CH21_INTSTATUS_SRC_SLV_ERR_IntStat_RegisterSize 1



#define CH21_INTSTATUS_DST_SLV_ERR_IntStat_BitAddressOffset 8
#define CH21_INTSTATUS_DST_SLV_ERR_IntStat_RegisterSize 1



#define CH21_INTSTATUS_LLI_RD_DEC_ERR_IntStat_BitAddressOffset 9
#define CH21_INTSTATUS_LLI_RD_DEC_ERR_IntStat_RegisterSize 1



#define CH21_INTSTATUS_LLI_WR_DEC_ERR_IntStat_BitAddressOffset 10
#define CH21_INTSTATUS_LLI_WR_DEC_ERR_IntStat_RegisterSize 1



#define CH21_INTSTATUS_LLI_RD_SLV_ERR_IntStat_BitAddressOffset 11
#define CH21_INTSTATUS_LLI_RD_SLV_ERR_IntStat_RegisterSize 1



#define CH21_INTSTATUS_LLI_WR_SLV_ERR_IntStat_BitAddressOffset 12
#define CH21_INTSTATUS_LLI_WR_SLV_ERR_IntStat_RegisterSize 1



#define CH21_INTSTATUS_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_BitAddressOffset 13
#define CH21_INTSTATUS_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_RegisterSize 1



#define CH21_INTSTATUS_SLVIF_MULTIBLKTYPE_ERR_IntStat_BitAddressOffset 14
#define CH21_INTSTATUS_SLVIF_MULTIBLKTYPE_ERR_IntStat_RegisterSize 1



#define CH21_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_15_BitAddressOffset 15
#define CH21_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_15_RegisterSize 1



#define CH21_INTSTATUS_SLVIF_DEC_ERR_IntStat_BitAddressOffset 16
#define CH21_INTSTATUS_SLVIF_DEC_ERR_IntStat_RegisterSize 1



#define CH21_INTSTATUS_SLVIF_WR2RO_ERR_IntStat_BitAddressOffset 17
#define CH21_INTSTATUS_SLVIF_WR2RO_ERR_IntStat_RegisterSize 1



#define CH21_INTSTATUS_SLVIF_RD2RWO_ERR_IntStat_BitAddressOffset 18
#define CH21_INTSTATUS_SLVIF_RD2RWO_ERR_IntStat_RegisterSize 1



#define CH21_INTSTATUS_SLVIF_WRONCHEN_ERR_IntStat_BitAddressOffset 19
#define CH21_INTSTATUS_SLVIF_WRONCHEN_ERR_IntStat_RegisterSize 1



#define CH21_INTSTATUS_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_BitAddressOffset 20
#define CH21_INTSTATUS_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_RegisterSize 1



#define CH21_INTSTATUS_SLVIF_WRONHOLD_ERR_IntStat_BitAddressOffset 21
#define CH21_INTSTATUS_SLVIF_WRONHOLD_ERR_IntStat_RegisterSize 1



#define CH21_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_22to23_BitAddressOffset 22
#define CH21_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_22to23_RegisterSize 2



#define CH21_INTSTATUS_SLVIF_ADDRPARITY_ERR_IntStat_BitAddressOffset 24
#define CH21_INTSTATUS_SLVIF_ADDRPARITY_ERR_IntStat_RegisterSize 1



#define CH21_INTSTATUS_SLVIF_WRPARITY_ERR_IntStat_BitAddressOffset 25
#define CH21_INTSTATUS_SLVIF_WRPARITY_ERR_IntStat_RegisterSize 1



#define CH21_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_26_BitAddressOffset 26
#define CH21_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_26_RegisterSize 1



#define CH21_INTSTATUS_CH_LOCK_CLEARED_IntStat_BitAddressOffset 27
#define CH21_INTSTATUS_CH_LOCK_CLEARED_IntStat_RegisterSize 1



#define CH21_INTSTATUS_CH_SRC_SUSPENDED_IntStat_BitAddressOffset 28
#define CH21_INTSTATUS_CH_SRC_SUSPENDED_IntStat_RegisterSize 1



#define CH21_INTSTATUS_CH_SUSPENDED_IntStat_BitAddressOffset 29
#define CH21_INTSTATUS_CH_SUSPENDED_IntStat_RegisterSize 1



#define CH21_INTSTATUS_CH_DISABLED_IntStat_BitAddressOffset 30
#define CH21_INTSTATUS_CH_DISABLED_IntStat_RegisterSize 1



#define CH21_INTSTATUS_CH_ABORTED_IntStat_BitAddressOffset 31
#define CH21_INTSTATUS_CH_ABORTED_IntStat_RegisterSize 1



#define CH21_INTSTATUS_ECC_PROT_CHMem_CorrERR_IntStat_BitAddressOffset 32
#define CH21_INTSTATUS_ECC_PROT_CHMem_CorrERR_IntStat_RegisterSize 1



#define CH21_INTSTATUS_ECC_PROT_CHMem_UnCorrERR_IntStat_BitAddressOffset 33
#define CH21_INTSTATUS_ECC_PROT_CHMem_UnCorrERR_IntStat_RegisterSize 1



#define CH21_INTSTATUS_ECC_PROT_UIDMem_CorrERR_IntStat_BitAddressOffset 34
#define CH21_INTSTATUS_ECC_PROT_UIDMem_CorrERR_IntStat_RegisterSize 1



#define CH21_INTSTATUS_ECC_PROT_UIDMem_UnCorrERR_IntStat_BitAddressOffset 35
#define CH21_INTSTATUS_ECC_PROT_UIDMem_UnCorrERR_IntStat_RegisterSize 1



#define CH21_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_36to63_BitAddressOffset 36
#define CH21_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_36to63_RegisterSize 28





#define CH21_INTSIGNAL_ENABLEREG (Channel21_Registers_Address_Block_BaseAddress + 0x90)
#define CH21_INTSIGNAL_ENABLEREG_RegisterSize 64
#define CH21_INTSIGNAL_ENABLEREG_RegisterResetValue 0xffffffffffffffff
#define CH21_INTSIGNAL_ENABLEREG_RegisterResetMask 0xffffffffffffffff





#define CH21_INTSIGNAL_ENABLEREG_Enable_BLOCK_TFR_DONE_IntSignal_BitAddressOffset 0
#define CH21_INTSIGNAL_ENABLEREG_Enable_BLOCK_TFR_DONE_IntSignal_RegisterSize 1



#define CH21_INTSIGNAL_ENABLEREG_Enable_DMA_TFR_DONE_IntSignal_BitAddressOffset 1
#define CH21_INTSIGNAL_ENABLEREG_Enable_DMA_TFR_DONE_IntSignal_RegisterSize 1



#define CH21_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_2_BitAddressOffset 2
#define CH21_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_2_RegisterSize 1



#define CH21_INTSIGNAL_ENABLEREG_Enable_SRC_TRANSCOMP_IntSignal_BitAddressOffset 3
#define CH21_INTSIGNAL_ENABLEREG_Enable_SRC_TRANSCOMP_IntSignal_RegisterSize 1



#define CH21_INTSIGNAL_ENABLEREG_Enable_DST_TRANSCOMP_IntSignal_BitAddressOffset 4
#define CH21_INTSIGNAL_ENABLEREG_Enable_DST_TRANSCOMP_IntSignal_RegisterSize 1



#define CH21_INTSIGNAL_ENABLEREG_Enable_SRC_DEC_ERR_IntSignal_BitAddressOffset 5
#define CH21_INTSIGNAL_ENABLEREG_Enable_SRC_DEC_ERR_IntSignal_RegisterSize 1



#define CH21_INTSIGNAL_ENABLEREG_Enable_DST_DEC_ERR_IntSignal_BitAddressOffset 6
#define CH21_INTSIGNAL_ENABLEREG_Enable_DST_DEC_ERR_IntSignal_RegisterSize 1



#define CH21_INTSIGNAL_ENABLEREG_Enable_SRC_SLV_ERR_IntSignal_BitAddressOffset 7
#define CH21_INTSIGNAL_ENABLEREG_Enable_SRC_SLV_ERR_IntSignal_RegisterSize 1



#define CH21_INTSIGNAL_ENABLEREG_Enable_DST_SLV_ERR_IntSignal_BitAddressOffset 8
#define CH21_INTSIGNAL_ENABLEREG_Enable_DST_SLV_ERR_IntSignal_RegisterSize 1



#define CH21_INTSIGNAL_ENABLEREG_Enable_LLI_RD_DEC_ERR_IntSignal_BitAddressOffset 9
#define CH21_INTSIGNAL_ENABLEREG_Enable_LLI_RD_DEC_ERR_IntSignal_RegisterSize 1



#define CH21_INTSIGNAL_ENABLEREG_Enable_LLI_WR_DEC_ERR_IntSignal_BitAddressOffset 10
#define CH21_INTSIGNAL_ENABLEREG_Enable_LLI_WR_DEC_ERR_IntSignal_RegisterSize 1



#define CH21_INTSIGNAL_ENABLEREG_Enable_LLI_RD_SLV_ERR_IntSignal_BitAddressOffset 11
#define CH21_INTSIGNAL_ENABLEREG_Enable_LLI_RD_SLV_ERR_IntSignal_RegisterSize 1



#define CH21_INTSIGNAL_ENABLEREG_Enable_LLI_WR_SLV_ERR_IntSignal_BitAddressOffset 12
#define CH21_INTSIGNAL_ENABLEREG_Enable_LLI_WR_SLV_ERR_IntSignal_RegisterSize 1



#define CH21_INTSIGNAL_ENABLEREG_Enable_SHADOWREG_OR_LLI_INVALID_ERR_IntSignal_BitAddressOffset 13
#define CH21_INTSIGNAL_ENABLEREG_Enable_SHADOWREG_OR_LLI_INVALID_ERR_IntSignal_RegisterSize 1



#define CH21_INTSIGNAL_ENABLEREG_Enable_SLVIF_MULTIBLKTYPE_ERR_IntSignal_BitAddressOffset 14
#define CH21_INTSIGNAL_ENABLEREG_Enable_SLVIF_MULTIBLKTYPE_ERR_IntSignal_RegisterSize 1



#define CH21_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_15_BitAddressOffset 15
#define CH21_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_15_RegisterSize 1



#define CH21_INTSIGNAL_ENABLEREG_Enable_SLVIF_DEC_ERR_IntSignal_BitAddressOffset 16
#define CH21_INTSIGNAL_ENABLEREG_Enable_SLVIF_DEC_ERR_IntSignal_RegisterSize 1



#define CH21_INTSIGNAL_ENABLEREG_Enable_SLVIF_WR2RO_ERR_IntSignal_BitAddressOffset 17
#define CH21_INTSIGNAL_ENABLEREG_Enable_SLVIF_WR2RO_ERR_IntSignal_RegisterSize 1



#define CH21_INTSIGNAL_ENABLEREG_Enable_SLVIF_RD2RWO_ERR_IntSignal_BitAddressOffset 18
#define CH21_INTSIGNAL_ENABLEREG_Enable_SLVIF_RD2RWO_ERR_IntSignal_RegisterSize 1



#define CH21_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRONCHEN_ERR_IntSignal_BitAddressOffset 19
#define CH21_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRONCHEN_ERR_IntSignal_RegisterSize 1



#define CH21_INTSIGNAL_ENABLEREG_Enable_SLVIF_SHADOWREG_WRON_VALID_ERR_IntSignal_BitAddressOffset 20
#define CH21_INTSIGNAL_ENABLEREG_Enable_SLVIF_SHADOWREG_WRON_VALID_ERR_IntSignal_RegisterSize 1



#define CH21_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRONHOLD_ERR_IntSignal_BitAddressOffset 21
#define CH21_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRONHOLD_ERR_IntSignal_RegisterSize 1



#define CH21_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_22to23_BitAddressOffset 22
#define CH21_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_22to23_RegisterSize 2



#define CH21_INTSIGNAL_ENABLEREG_Enable_SLVIF_ADDRPARITY_ERR_IntSignal_BitAddressOffset 24
#define CH21_INTSIGNAL_ENABLEREG_Enable_SLVIF_ADDRPARITY_ERR_IntSignal_RegisterSize 1



#define CH21_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRPARITY_ERR_IntSignal_BitAddressOffset 25
#define CH21_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRPARITY_ERR_IntSignal_RegisterSize 1



#define CH21_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_26_BitAddressOffset 26
#define CH21_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_26_RegisterSize 1



#define CH21_INTSIGNAL_ENABLEREG_Enable_CH_LOCK_CLEARED_IntSignal_BitAddressOffset 27
#define CH21_INTSIGNAL_ENABLEREG_Enable_CH_LOCK_CLEARED_IntSignal_RegisterSize 1



#define CH21_INTSIGNAL_ENABLEREG_Enable_CH_SRC_SUSPENDED_IntSignal_BitAddressOffset 28
#define CH21_INTSIGNAL_ENABLEREG_Enable_CH_SRC_SUSPENDED_IntSignal_RegisterSize 1



#define CH21_INTSIGNAL_ENABLEREG_Enable_CH_SUSPENDED_IntSignal_BitAddressOffset 29
#define CH21_INTSIGNAL_ENABLEREG_Enable_CH_SUSPENDED_IntSignal_RegisterSize 1



#define CH21_INTSIGNAL_ENABLEREG_Enable_CH_DISABLED_IntSignal_BitAddressOffset 30
#define CH21_INTSIGNAL_ENABLEREG_Enable_CH_DISABLED_IntSignal_RegisterSize 1



#define CH21_INTSIGNAL_ENABLEREG_Enable_CH_ABORTED_IntSignal_BitAddressOffset 31
#define CH21_INTSIGNAL_ENABLEREG_Enable_CH_ABORTED_IntSignal_RegisterSize 1



#define CH21_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_CHMem_CorrERR_IntSignal_BitAddressOffset 32
#define CH21_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_CHMem_CorrERR_IntSignal_RegisterSize 1



#define CH21_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_CHMem_UnCorrERR_IntSignal_BitAddressOffset 33
#define CH21_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_CHMem_UnCorrERR_IntSignal_RegisterSize 1



#define CH21_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_UIDMem_CorrERR_IntSignal_BitAddressOffset 34
#define CH21_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_UIDMem_CorrERR_IntSignal_RegisterSize 1



#define CH21_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_UIDMem_UnCorrERR_IntSignal_BitAddressOffset 35
#define CH21_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_UIDMem_UnCorrERR_IntSignal_RegisterSize 1



#define CH21_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_36to63_BitAddressOffset 36
#define CH21_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_36to63_RegisterSize 28





#define CH21_INTCLEARREG (Channel21_Registers_Address_Block_BaseAddress + 0x98)
#define CH21_INTCLEARREG_RegisterSize 64
#define CH21_INTCLEARREG_RegisterResetValue 0x0
#define CH21_INTCLEARREG_RegisterResetMask 0xffffffffffffffff





#define CH21_INTCLEARREG_Clear_BLOCK_TFR_DONE_IntStat_BitAddressOffset 0
#define CH21_INTCLEARREG_Clear_BLOCK_TFR_DONE_IntStat_RegisterSize 1



#define CH21_INTCLEARREG_Clear_DMA_TFR_DONE_IntStat_BitAddressOffset 1
#define CH21_INTCLEARREG_Clear_DMA_TFR_DONE_IntStat_RegisterSize 1



#define CH21_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_2_BitAddressOffset 2
#define CH21_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_2_RegisterSize 1



#define CH21_INTCLEARREG_Clear_SRC_TRANSCOMP_IntStat_BitAddressOffset 3
#define CH21_INTCLEARREG_Clear_SRC_TRANSCOMP_IntStat_RegisterSize 1



#define CH21_INTCLEARREG_Clear_DST_TRANSCOMP_IntStat_BitAddressOffset 4
#define CH21_INTCLEARREG_Clear_DST_TRANSCOMP_IntStat_RegisterSize 1



#define CH21_INTCLEARREG_Clear_SRC_DEC_ERR_IntStat_BitAddressOffset 5
#define CH21_INTCLEARREG_Clear_SRC_DEC_ERR_IntStat_RegisterSize 1



#define CH21_INTCLEARREG_Clear_DST_DEC_ERR_IntStat_BitAddressOffset 6
#define CH21_INTCLEARREG_Clear_DST_DEC_ERR_IntStat_RegisterSize 1



#define CH21_INTCLEARREG_Clear_SRC_SLV_ERR_IntStat_BitAddressOffset 7
#define CH21_INTCLEARREG_Clear_SRC_SLV_ERR_IntStat_RegisterSize 1



#define CH21_INTCLEARREG_Clear_DST_SLV_ERR_IntStat_BitAddressOffset 8
#define CH21_INTCLEARREG_Clear_DST_SLV_ERR_IntStat_RegisterSize 1



#define CH21_INTCLEARREG_Clear_LLI_RD_DEC_ERR_IntStat_BitAddressOffset 9
#define CH21_INTCLEARREG_Clear_LLI_RD_DEC_ERR_IntStat_RegisterSize 1



#define CH21_INTCLEARREG_Clear_LLI_WR_DEC_ERR_IntStat_BitAddressOffset 10
#define CH21_INTCLEARREG_Clear_LLI_WR_DEC_ERR_IntStat_RegisterSize 1



#define CH21_INTCLEARREG_Clear_LLI_RD_SLV_ERR_IntStat_BitAddressOffset 11
#define CH21_INTCLEARREG_Clear_LLI_RD_SLV_ERR_IntStat_RegisterSize 1



#define CH21_INTCLEARREG_Clear_LLI_WR_SLV_ERR_IntStat_BitAddressOffset 12
#define CH21_INTCLEARREG_Clear_LLI_WR_SLV_ERR_IntStat_RegisterSize 1



#define CH21_INTCLEARREG_Clear_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_BitAddressOffset 13
#define CH21_INTCLEARREG_Clear_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_RegisterSize 1



#define CH21_INTCLEARREG_Clear_SLVIF_MULTIBLKTYPE_ERR_IntStat_BitAddressOffset 14
#define CH21_INTCLEARREG_Clear_SLVIF_MULTIBLKTYPE_ERR_IntStat_RegisterSize 1



#define CH21_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_15_BitAddressOffset 15
#define CH21_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_15_RegisterSize 1



#define CH21_INTCLEARREG_Clear_SLVIF_DEC_ERR_IntStat_BitAddressOffset 16
#define CH21_INTCLEARREG_Clear_SLVIF_DEC_ERR_IntStat_RegisterSize 1



#define CH21_INTCLEARREG_Clear_SLVIF_WR2RO_ERR_IntStat_BitAddressOffset 17
#define CH21_INTCLEARREG_Clear_SLVIF_WR2RO_ERR_IntStat_RegisterSize 1



#define CH21_INTCLEARREG_Clear_SLVIF_RD2RWO_ERR_IntStat_BitAddressOffset 18
#define CH21_INTCLEARREG_Clear_SLVIF_RD2RWO_ERR_IntStat_RegisterSize 1



#define CH21_INTCLEARREG_Clear_SLVIF_WRONCHEN_ERR_IntStat_BitAddressOffset 19
#define CH21_INTCLEARREG_Clear_SLVIF_WRONCHEN_ERR_IntStat_RegisterSize 1



#define CH21_INTCLEARREG_Clear_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_BitAddressOffset 20
#define CH21_INTCLEARREG_Clear_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_RegisterSize 1



#define CH21_INTCLEARREG_Clear_SLVIF_WRONHOLD_ERR_IntStat_BitAddressOffset 21
#define CH21_INTCLEARREG_Clear_SLVIF_WRONHOLD_ERR_IntStat_RegisterSize 1



#define CH21_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_22to23_BitAddressOffset 22
#define CH21_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_22to23_RegisterSize 2



#define CH21_INTCLEARREG_Clear_SLVIF_ADDRPARITY_ERR_IntStat_BitAddressOffset 24
#define CH21_INTCLEARREG_Clear_SLVIF_ADDRPARITY_ERR_IntStat_RegisterSize 1



#define CH21_INTCLEARREG_Clear_SLVIF_WRPARITY_ERR_IntStat_BitAddressOffset 25
#define CH21_INTCLEARREG_Clear_SLVIF_WRPARITY_ERR_IntStat_RegisterSize 1



#define CH21_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_26_BitAddressOffset 26
#define CH21_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_26_RegisterSize 1



#define CH21_INTCLEARREG_Clear_CH_LOCK_CLEARED_IntStat_BitAddressOffset 27
#define CH21_INTCLEARREG_Clear_CH_LOCK_CLEARED_IntStat_RegisterSize 1



#define CH21_INTCLEARREG_Clear_CH_SRC_SUSPENDED_IntStat_BitAddressOffset 28
#define CH21_INTCLEARREG_Clear_CH_SRC_SUSPENDED_IntStat_RegisterSize 1



#define CH21_INTCLEARREG_Clear_CH_SUSPENDED_IntStat_BitAddressOffset 29
#define CH21_INTCLEARREG_Clear_CH_SUSPENDED_IntStat_RegisterSize 1



#define CH21_INTCLEARREG_Clear_CH_DISABLED_IntStat_BitAddressOffset 30
#define CH21_INTCLEARREG_Clear_CH_DISABLED_IntStat_RegisterSize 1



#define CH21_INTCLEARREG_Clear_CH_ABORTED_IntStat_BitAddressOffset 31
#define CH21_INTCLEARREG_Clear_CH_ABORTED_IntStat_RegisterSize 1



#define CH21_INTCLEARREG_Clear_ECC_PROT_CHMem_CorrERR_IntStat_BitAddressOffset 32
#define CH21_INTCLEARREG_Clear_ECC_PROT_CHMem_CorrERR_IntStat_RegisterSize 1



#define CH21_INTCLEARREG_Clear_ECC_PROT_CHMem_UnCorrERR_IntStat_BitAddressOffset 33
#define CH21_INTCLEARREG_Clear_ECC_PROT_CHMem_UnCorrERR_IntStat_RegisterSize 1



#define CH21_INTCLEARREG_Clear_ECC_PROT_UIDMem_CorrERR_IntStat_BitAddressOffset 34
#define CH21_INTCLEARREG_Clear_ECC_PROT_UIDMem_CorrERR_IntStat_RegisterSize 1



#define CH21_INTCLEARREG_Clear_ECC_PROT_UIDMem_UnCorrERR_IntStat_BitAddressOffset 35
#define CH21_INTCLEARREG_Clear_ECC_PROT_UIDMem_UnCorrERR_IntStat_RegisterSize 1



#define CH21_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_36to63_BitAddressOffset 36
#define CH21_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_36to63_RegisterSize 28





#define CH21_CFG_EXTD (Channel21_Registers_Address_Block_BaseAddress + 0xa0)
#define CH21_CFG_EXTD_RegisterSize 64
#define CH21_CFG_EXTD_RegisterResetValue 0x0
#define CH21_CFG_EXTD_RegisterResetMask 0xffffffffffffffff





#define CH21_CFG_EXTD_LLI_AXPROT_BitAddressOffset 0
#define CH21_CFG_EXTD_LLI_AXPROT_RegisterSize 3



#define CH21_CFG_EXTD_LLI_AXCACHE_BitAddressOffset 3
#define CH21_CFG_EXTD_LLI_AXCACHE_RegisterSize 4



#define CH21_CFG_EXTD_RSVD_DMAC_CHx_CFG_EXTD_7to63_BitAddressOffset 7
#define CH21_CFG_EXTD_RSVD_DMAC_CHx_CFG_EXTD_7to63_RegisterSize 57



#define Channel22_Registers_Address_Block_BaseAddress 0x1600



#define CH22_SAR (Channel22_Registers_Address_Block_BaseAddress + 0x0)
#define CH22_SAR_RegisterSize 64
#define CH22_SAR_RegisterResetValue 0x0
#define CH22_SAR_RegisterResetMask 0xffffffffffffffff





#define CH22_SAR_SAR_BitAddressOffset 0
#define CH22_SAR_SAR_RegisterSize 64





#define CH22_DAR (Channel22_Registers_Address_Block_BaseAddress + 0x8)
#define CH22_DAR_RegisterSize 64
#define CH22_DAR_RegisterResetValue 0x0
#define CH22_DAR_RegisterResetMask 0xffffffffffffffff





#define CH22_DAR_DAR_BitAddressOffset 0
#define CH22_DAR_DAR_RegisterSize 64





#define CH22_BLOCK_TS (Channel22_Registers_Address_Block_BaseAddress + 0x10)
#define CH22_BLOCK_TS_RegisterSize 64
#define CH22_BLOCK_TS_RegisterResetValue 0x0
#define CH22_BLOCK_TS_RegisterResetMask 0xffffffffffffffff





#define CH22_BLOCK_TS_BLOCK_TS_BitAddressOffset 0
#define CH22_BLOCK_TS_BLOCK_TS_RegisterSize 22



#define CH22_BLOCK_TS_RSVD_DMAC_CHx_BLOCK_TSREG_63to22_BitAddressOffset 22
#define CH22_BLOCK_TS_RSVD_DMAC_CHx_BLOCK_TSREG_63to22_RegisterSize 42





#define CH22_CTL (Channel22_Registers_Address_Block_BaseAddress + 0x18)
#define CH22_CTL_RegisterSize 64
#define CH22_CTL_RegisterResetValue 0x1200
#define CH22_CTL_RegisterResetMask 0xffffffffffffffff





#define CH22_CTL_SMS_BitAddressOffset 0
#define CH22_CTL_SMS_RegisterSize 1



#define CH22_CTL_RSVD_DMAC_CHx_CTL_1_BitAddressOffset 1
#define CH22_CTL_RSVD_DMAC_CHx_CTL_1_RegisterSize 1



#define CH22_CTL_DMS_BitAddressOffset 2
#define CH22_CTL_DMS_RegisterSize 1



#define CH22_CTL_RSVD_DMAC_CHx_CTL_3_BitAddressOffset 3
#define CH22_CTL_RSVD_DMAC_CHx_CTL_3_RegisterSize 1



#define CH22_CTL_SINC_BitAddressOffset 4
#define CH22_CTL_SINC_RegisterSize 1



#define CH22_CTL_RSVD_DMAC_CHx_CTL_5_BitAddressOffset 5
#define CH22_CTL_RSVD_DMAC_CHx_CTL_5_RegisterSize 1



#define CH22_CTL_DINC_BitAddressOffset 6
#define CH22_CTL_DINC_RegisterSize 1



#define CH22_CTL_RSVD_DMAC_CHx_CTL_7_BitAddressOffset 7
#define CH22_CTL_RSVD_DMAC_CHx_CTL_7_RegisterSize 1



#define CH22_CTL_SRC_TR_WIDTH_BitAddressOffset 8
#define CH22_CTL_SRC_TR_WIDTH_RegisterSize 3



#define CH22_CTL_DST_TR_WIDTH_BitAddressOffset 11
#define CH22_CTL_DST_TR_WIDTH_RegisterSize 3



#define CH22_CTL_SRC_MSIZE_BitAddressOffset 14
#define CH22_CTL_SRC_MSIZE_RegisterSize 4



#define CH22_CTL_DST_MSIZE_BitAddressOffset 18
#define CH22_CTL_DST_MSIZE_RegisterSize 4



#define CH22_CTL_AR_CACHE_BitAddressOffset 22
#define CH22_CTL_AR_CACHE_RegisterSize 4



#define CH22_CTL_AW_CACHE_BitAddressOffset 26
#define CH22_CTL_AW_CACHE_RegisterSize 4



#define CH22_CTL_NonPosted_LastWrite_En_BitAddressOffset 30
#define CH22_CTL_NonPosted_LastWrite_En_RegisterSize 1



#define CH22_CTL_RSVD_DMAC_CHx_CTL_31_BitAddressOffset 31
#define CH22_CTL_RSVD_DMAC_CHx_CTL_31_RegisterSize 1



#define CH22_CTL_AR_PROT_BitAddressOffset 32
#define CH22_CTL_AR_PROT_RegisterSize 3



#define CH22_CTL_AW_PROT_BitAddressOffset 35
#define CH22_CTL_AW_PROT_RegisterSize 3



#define CH22_CTL_ARLEN_EN_BitAddressOffset 38
#define CH22_CTL_ARLEN_EN_RegisterSize 1



#define CH22_CTL_ARLEN_BitAddressOffset 39
#define CH22_CTL_ARLEN_RegisterSize 8



#define CH22_CTL_AWLEN_EN_BitAddressOffset 47
#define CH22_CTL_AWLEN_EN_RegisterSize 1



#define CH22_CTL_AWLEN_BitAddressOffset 48
#define CH22_CTL_AWLEN_RegisterSize 8



#define CH22_CTL_SRC_STAT_EN_BitAddressOffset 56
#define CH22_CTL_SRC_STAT_EN_RegisterSize 1



#define CH22_CTL_DST_STAT_EN_BitAddressOffset 57
#define CH22_CTL_DST_STAT_EN_RegisterSize 1



#define CH22_CTL_IOC_BlkTfr_BitAddressOffset 58
#define CH22_CTL_IOC_BlkTfr_RegisterSize 1



#define CH22_CTL_RSVD_DMAC_CHx_CTL_59to61_BitAddressOffset 59
#define CH22_CTL_RSVD_DMAC_CHx_CTL_59to61_RegisterSize 3



#define CH22_CTL_SHADOWREG_OR_LLI_LAST_BitAddressOffset 62
#define CH22_CTL_SHADOWREG_OR_LLI_LAST_RegisterSize 1



#define CH22_CTL_SHADOWREG_OR_LLI_VALID_BitAddressOffset 63
#define CH22_CTL_SHADOWREG_OR_LLI_VALID_RegisterSize 1





#define CH22_CFG2 (Channel22_Registers_Address_Block_BaseAddress + 0x20)
#define CH22_CFG2_RegisterSize 64
#define CH22_CFG2_RegisterResetValue 0x4001b00000000
#define CH22_CFG2_RegisterResetMask 0xffffffffffffffff





#define CH22_CFG2_SRC_MULTBLK_TYPE_BitAddressOffset 0
#define CH22_CFG2_SRC_MULTBLK_TYPE_RegisterSize 2



#define CH22_CFG2_DST_MULTBLK_TYPE_BitAddressOffset 2
#define CH22_CFG2_DST_MULTBLK_TYPE_RegisterSize 2



#define CH22_CFG2_SRC_PER_BitAddressOffset 4
#define CH22_CFG2_SRC_PER_RegisterSize 5



#define CH22_CFG2_RSVD_DMAC_CHx_CFG_9_4_BitAddressOffset 9
#define CH22_CFG2_RSVD_DMAC_CHx_CFG_9_4_RegisterSize 1



#define CH22_CFG2_RSVD_DMAC_CHx_CFG_10_BitAddressOffset 10
#define CH22_CFG2_RSVD_DMAC_CHx_CFG_10_RegisterSize 1



#define CH22_CFG2_DST_PER_BitAddressOffset 11
#define CH22_CFG2_DST_PER_RegisterSize 5



#define CH22_CFG2_RSVD_DMAC_CHx_CFG_16_11_BitAddressOffset 16
#define CH22_CFG2_RSVD_DMAC_CHx_CFG_16_11_RegisterSize 1



#define CH22_CFG2_RSVD_DMAC_CHx_CFG_17_BitAddressOffset 17
#define CH22_CFG2_RSVD_DMAC_CHx_CFG_17_RegisterSize 1



#define CH22_CFG2_RD_UID_BitAddressOffset 18
#define CH22_CFG2_RD_UID_RegisterSize 4



#define CH22_CFG2_RSVD_DMAC_CHx_CFG_22to24_BitAddressOffset 22
#define CH22_CFG2_RSVD_DMAC_CHx_CFG_22to24_RegisterSize 3



#define CH22_CFG2_WR_UID_BitAddressOffset 25
#define CH22_CFG2_WR_UID_RegisterSize 4



#define CH22_CFG2_RSVD_DMAC_CHx_CFG_29to31_BitAddressOffset 29
#define CH22_CFG2_RSVD_DMAC_CHx_CFG_29to31_RegisterSize 3



#define CH22_CFG2_TT_FC_BitAddressOffset 32
#define CH22_CFG2_TT_FC_RegisterSize 3



#define CH22_CFG2_HS_SEL_SRC_BitAddressOffset 35
#define CH22_CFG2_HS_SEL_SRC_RegisterSize 1



#define CH22_CFG2_HS_SEL_DST_BitAddressOffset 36
#define CH22_CFG2_HS_SEL_DST_RegisterSize 1



#define CH22_CFG2_SRC_HWHS_POL_BitAddressOffset 37
#define CH22_CFG2_SRC_HWHS_POL_RegisterSize 1



#define CH22_CFG2_DST_HWHS_POL_BitAddressOffset 38
#define CH22_CFG2_DST_HWHS_POL_RegisterSize 1



#define CH22_CFG2_RSVD_DMAC_CHx_CFG_39to46_BitAddressOffset 39
#define CH22_CFG2_RSVD_DMAC_CHx_CFG_39to46_RegisterSize 8



#define CH22_CFG2_CH_PRIOR_BitAddressOffset 47
#define CH22_CFG2_CH_PRIOR_RegisterSize 5



#define CH22_CFG2_LOCK_CH_BitAddressOffset 52
#define CH22_CFG2_LOCK_CH_RegisterSize 1



#define CH22_CFG2_LOCK_CH_L_BitAddressOffset 53
#define CH22_CFG2_LOCK_CH_L_RegisterSize 2



#define CH22_CFG2_SRC_OSR_LMT_BitAddressOffset 55
#define CH22_CFG2_SRC_OSR_LMT_RegisterSize 4



#define CH22_CFG2_DST_OSR_LMT_BitAddressOffset 59
#define CH22_CFG2_DST_OSR_LMT_RegisterSize 4



#define CH22_CFG2_RSVD_DMAC_CHx_CFG_63_BitAddressOffset 63
#define CH22_CFG2_RSVD_DMAC_CHx_CFG_63_RegisterSize 1





#define CH22_LLP (Channel22_Registers_Address_Block_BaseAddress + 0x28)
#define CH22_LLP_RegisterSize 64
#define CH22_LLP_RegisterResetValue 0x0
#define CH22_LLP_RegisterResetMask 0xffffffffffffffff





#define CH22_LLP_LMS_BitAddressOffset 0
#define CH22_LLP_LMS_RegisterSize 1



#define CH22_LLP_RSVD_DMAC_CHx_LLP_1to5_BitAddressOffset 1
#define CH22_LLP_RSVD_DMAC_CHx_LLP_1to5_RegisterSize 5



#define CH22_LLP_LOC_BitAddressOffset 6
#define CH22_LLP_LOC_RegisterSize 58





#define CH22_STATUSREG (Channel22_Registers_Address_Block_BaseAddress + 0x30)
#define CH22_STATUSREG_RegisterSize 64
#define CH22_STATUSREG_RegisterResetValue 0x0
#define CH22_STATUSREG_RegisterResetMask 0xffffffffffffffff





#define CH22_STATUSREG_CMPLTD_BLK_TFR_SIZE_BitAddressOffset 0
#define CH22_STATUSREG_CMPLTD_BLK_TFR_SIZE_RegisterSize 22



#define CH22_STATUSREG_RSVD_DMAC_CHx_STATUSREG_22to31_BitAddressOffset 22
#define CH22_STATUSREG_RSVD_DMAC_CHx_STATUSREG_22to31_RegisterSize 10



#define CH22_STATUSREG_DATA_LEFT_IN_FIFO_BitAddressOffset 32
#define CH22_STATUSREG_DATA_LEFT_IN_FIFO_RegisterSize 15



#define CH22_STATUSREG_RSVD_DMAC_CHx_STATUSREG_47to63_BitAddressOffset 47
#define CH22_STATUSREG_RSVD_DMAC_CHx_STATUSREG_47to63_RegisterSize 17





#define CH22_SWHSSRCREG (Channel22_Registers_Address_Block_BaseAddress + 0x38)
#define CH22_SWHSSRCREG_RegisterSize 64
#define CH22_SWHSSRCREG_RegisterResetValue 0x0
#define CH22_SWHSSRCREG_RegisterResetMask 0xffffffffffffffff





#define CH22_SWHSSRCREG_SWHS_REQ_SRC_BitAddressOffset 0
#define CH22_SWHSSRCREG_SWHS_REQ_SRC_RegisterSize 1



#define CH22_SWHSSRCREG_SWHS_REQ_SRC_WE_BitAddressOffset 1
#define CH22_SWHSSRCREG_SWHS_REQ_SRC_WE_RegisterSize 1



#define CH22_SWHSSRCREG_SWHS_SGLREQ_SRC_BitAddressOffset 2
#define CH22_SWHSSRCREG_SWHS_SGLREQ_SRC_RegisterSize 1



#define CH22_SWHSSRCREG_SWHS_SGLREQ_SRC_WE_BitAddressOffset 3
#define CH22_SWHSSRCREG_SWHS_SGLREQ_SRC_WE_RegisterSize 1



#define CH22_SWHSSRCREG_SWHS_LST_SRC_BitAddressOffset 4
#define CH22_SWHSSRCREG_SWHS_LST_SRC_RegisterSize 1



#define CH22_SWHSSRCREG_SWHS_LST_SRC_WE_BitAddressOffset 5
#define CH22_SWHSSRCREG_SWHS_LST_SRC_WE_RegisterSize 1



#define CH22_SWHSSRCREG_RSVD_DMAC_CHx_SWHSSRCREG_6to63_BitAddressOffset 6
#define CH22_SWHSSRCREG_RSVD_DMAC_CHx_SWHSSRCREG_6to63_RegisterSize 58





#define CH22_SWHSDSTREG (Channel22_Registers_Address_Block_BaseAddress + 0x40)
#define CH22_SWHSDSTREG_RegisterSize 64
#define CH22_SWHSDSTREG_RegisterResetValue 0x0
#define CH22_SWHSDSTREG_RegisterResetMask 0xffffffffffffffff





#define CH22_SWHSDSTREG_SWHS_REQ_DST_BitAddressOffset 0
#define CH22_SWHSDSTREG_SWHS_REQ_DST_RegisterSize 1



#define CH22_SWHSDSTREG_SWHS_REQ_DST_WE_BitAddressOffset 1
#define CH22_SWHSDSTREG_SWHS_REQ_DST_WE_RegisterSize 1



#define CH22_SWHSDSTREG_SWHS_SGLREQ_DST_BitAddressOffset 2
#define CH22_SWHSDSTREG_SWHS_SGLREQ_DST_RegisterSize 1



#define CH22_SWHSDSTREG_SWHS_SGLREQ_DST_WE_BitAddressOffset 3
#define CH22_SWHSDSTREG_SWHS_SGLREQ_DST_WE_RegisterSize 1



#define CH22_SWHSDSTREG_SWHS_LST_DST_BitAddressOffset 4
#define CH22_SWHSDSTREG_SWHS_LST_DST_RegisterSize 1



#define CH22_SWHSDSTREG_SWHS_LST_DST_WE_BitAddressOffset 5
#define CH22_SWHSDSTREG_SWHS_LST_DST_WE_RegisterSize 1



#define CH22_SWHSDSTREG_RSVD_DMAC_CHx_SWHSDSTREG_6to63_BitAddressOffset 6
#define CH22_SWHSDSTREG_RSVD_DMAC_CHx_SWHSDSTREG_6to63_RegisterSize 58





#define CH22_BLK_TFR_RESUMEREQREG (Channel22_Registers_Address_Block_BaseAddress + 0x48)
#define CH22_BLK_TFR_RESUMEREQREG_RegisterSize 64
#define CH22_BLK_TFR_RESUMEREQREG_RegisterResetValue 0x0
#define CH22_BLK_TFR_RESUMEREQREG_RegisterResetMask 0xffffffffffffffff





#define CH22_BLK_TFR_RESUMEREQREG_BLK_TFR_RESUMEREQ_BitAddressOffset 0
#define CH22_BLK_TFR_RESUMEREQREG_BLK_TFR_RESUMEREQ_RegisterSize 1



#define CH22_BLK_TFR_RESUMEREQREG_RSVD_DMAC_CHx_BLK_TFR_RESUMEREQREG_1to63_BitAddressOffset 1
#define CH22_BLK_TFR_RESUMEREQREG_RSVD_DMAC_CHx_BLK_TFR_RESUMEREQREG_1to63_RegisterSize 63





#define CH22_AXI_IDREG (Channel22_Registers_Address_Block_BaseAddress + 0x50)
#define CH22_AXI_IDREG_RegisterSize 64
#define CH22_AXI_IDREG_RegisterResetValue 0x0
#define CH22_AXI_IDREG_RegisterResetMask 0xffffffffffffffff





#define CH22_AXI_IDREG_AXI_READ_ID_SUFFIX_BitAddressOffset 0
#define CH22_AXI_IDREG_AXI_READ_ID_SUFFIX_RegisterSize 2



#define CH22_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_IDW_L2NCm1to31_BitAddressOffset 2
#define CH22_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_IDW_L2NCm1to31_RegisterSize 14



#define CH22_AXI_IDREG_AXI_WRITE_ID_SUFFIX_BitAddressOffset 16
#define CH22_AXI_IDREG_AXI_WRITE_ID_SUFFIX_RegisterSize 2



#define CH22_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_IDW_L2NCm32to63_BitAddressOffset 18
#define CH22_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_IDW_L2NCm32to63_RegisterSize 14



#define CH22_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_32to63_BitAddressOffset 32
#define CH22_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_32to63_RegisterSize 32





#define CH22_AXI_QOSREG (Channel22_Registers_Address_Block_BaseAddress + 0x58)
#define CH22_AXI_QOSREG_RegisterSize 64
#define CH22_AXI_QOSREG_RegisterResetValue 0x0
#define CH22_AXI_QOSREG_RegisterResetMask 0xffffffffffffffff





#define CH22_AXI_QOSREG_AXI_AWQOS_BitAddressOffset 0
#define CH22_AXI_QOSREG_AXI_AWQOS_RegisterSize 4



#define CH22_AXI_QOSREG_AXI_ARQOS_BitAddressOffset 4
#define CH22_AXI_QOSREG_AXI_ARQOS_RegisterSize 4



#define CH22_AXI_QOSREG_RSVD_DMAC_CHx_AXI_QOSREG_8to63_BitAddressOffset 8
#define CH22_AXI_QOSREG_RSVD_DMAC_CHx_AXI_QOSREG_8to63_RegisterSize 56





#define CH22_SSTAT (Channel22_Registers_Address_Block_BaseAddress + 0x60)
#define CH22_SSTAT_RegisterSize 64
#define CH22_SSTAT_RegisterResetValue 0x0
#define CH22_SSTAT_RegisterResetMask 0xffffffffffffffff





#define CH22_SSTAT_SSTAT_BitAddressOffset 0
#define CH22_SSTAT_SSTAT_RegisterSize 32



#define CH22_SSTAT_RSVD_DMAC_CHx_SSTAT_32to63_BitAddressOffset 32
#define CH22_SSTAT_RSVD_DMAC_CHx_SSTAT_32to63_RegisterSize 32





#define CH22_DSTAT (Channel22_Registers_Address_Block_BaseAddress + 0x68)
#define CH22_DSTAT_RegisterSize 64
#define CH22_DSTAT_RegisterResetValue 0x0
#define CH22_DSTAT_RegisterResetMask 0xffffffffffffffff





#define CH22_DSTAT_DSTAT_BitAddressOffset 0
#define CH22_DSTAT_DSTAT_RegisterSize 32



#define CH22_DSTAT_RSVD_DMAC_CHx_DSTAT_32to63_BitAddressOffset 32
#define CH22_DSTAT_RSVD_DMAC_CHx_DSTAT_32to63_RegisterSize 32





#define CH22_SSTATAR (Channel22_Registers_Address_Block_BaseAddress + 0x70)
#define CH22_SSTATAR_RegisterSize 64
#define CH22_SSTATAR_RegisterResetValue 0x0
#define CH22_SSTATAR_RegisterResetMask 0xffffffffffffffff





#define CH22_SSTATAR_SSTATAR_BitAddressOffset 0
#define CH22_SSTATAR_SSTATAR_RegisterSize 64





#define CH22_DSTATAR (Channel22_Registers_Address_Block_BaseAddress + 0x78)
#define CH22_DSTATAR_RegisterSize 64
#define CH22_DSTATAR_RegisterResetValue 0x0
#define CH22_DSTATAR_RegisterResetMask 0xffffffffffffffff





#define CH22_DSTATAR_DSTATAR_BitAddressOffset 0
#define CH22_DSTATAR_DSTATAR_RegisterSize 64





#define CH22_INTSTATUS_ENABLEREG (Channel22_Registers_Address_Block_BaseAddress + 0x80)
#define CH22_INTSTATUS_ENABLEREG_RegisterSize 64
#define CH22_INTSTATUS_ENABLEREG_RegisterResetValue 0xffffffffffffffff
#define CH22_INTSTATUS_ENABLEREG_RegisterResetMask 0xffffffffffffffff





#define CH22_INTSTATUS_ENABLEREG_Enable_BLOCK_TFR_DONE_IntStat_BitAddressOffset 0
#define CH22_INTSTATUS_ENABLEREG_Enable_BLOCK_TFR_DONE_IntStat_RegisterSize 1



#define CH22_INTSTATUS_ENABLEREG_Enable_DMA_TFR_DONE_IntStat_BitAddressOffset 1
#define CH22_INTSTATUS_ENABLEREG_Enable_DMA_TFR_DONE_IntStat_RegisterSize 1



#define CH22_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_2_BitAddressOffset 2
#define CH22_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_2_RegisterSize 1



#define CH22_INTSTATUS_ENABLEREG_Enable_SRC_TRANSCOMP_IntStat_BitAddressOffset 3
#define CH22_INTSTATUS_ENABLEREG_Enable_SRC_TRANSCOMP_IntStat_RegisterSize 1



#define CH22_INTSTATUS_ENABLEREG_Enable_DST_TRANSCOMP_IntStat_BitAddressOffset 4
#define CH22_INTSTATUS_ENABLEREG_Enable_DST_TRANSCOMP_IntStat_RegisterSize 1



#define CH22_INTSTATUS_ENABLEREG_Enable_SRC_DEC_ERR_IntStat_BitAddressOffset 5
#define CH22_INTSTATUS_ENABLEREG_Enable_SRC_DEC_ERR_IntStat_RegisterSize 1



#define CH22_INTSTATUS_ENABLEREG_Enable_DST_DEC_ERR_IntStat_BitAddressOffset 6
#define CH22_INTSTATUS_ENABLEREG_Enable_DST_DEC_ERR_IntStat_RegisterSize 1



#define CH22_INTSTATUS_ENABLEREG_Enable_SRC_SLV_ERR_IntStat_BitAddressOffset 7
#define CH22_INTSTATUS_ENABLEREG_Enable_SRC_SLV_ERR_IntStat_RegisterSize 1



#define CH22_INTSTATUS_ENABLEREG_Enable_DST_SLV_ERR_IntStat_BitAddressOffset 8
#define CH22_INTSTATUS_ENABLEREG_Enable_DST_SLV_ERR_IntStat_RegisterSize 1



#define CH22_INTSTATUS_ENABLEREG_Enable_LLI_RD_DEC_ERR_IntStat_BitAddressOffset 9
#define CH22_INTSTATUS_ENABLEREG_Enable_LLI_RD_DEC_ERR_IntStat_RegisterSize 1



#define CH22_INTSTATUS_ENABLEREG_Enable_LLI_WR_DEC_ERR_IntStat_BitAddressOffset 10
#define CH22_INTSTATUS_ENABLEREG_Enable_LLI_WR_DEC_ERR_IntStat_RegisterSize 1



#define CH22_INTSTATUS_ENABLEREG_Enable_LLI_RD_SLV_ERR_IntStat_BitAddressOffset 11
#define CH22_INTSTATUS_ENABLEREG_Enable_LLI_RD_SLV_ERR_IntStat_RegisterSize 1



#define CH22_INTSTATUS_ENABLEREG_Enable_LLI_WR_SLV_ERR_IntStat_BitAddressOffset 12
#define CH22_INTSTATUS_ENABLEREG_Enable_LLI_WR_SLV_ERR_IntStat_RegisterSize 1



#define CH22_INTSTATUS_ENABLEREG_Enable_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_BitAddressOffset 13
#define CH22_INTSTATUS_ENABLEREG_Enable_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_RegisterSize 1



#define CH22_INTSTATUS_ENABLEREG_Enable_SLVIF_MULTIBLKTYPE_ERR_IntStat_BitAddressOffset 14
#define CH22_INTSTATUS_ENABLEREG_Enable_SLVIF_MULTIBLKTYPE_ERR_IntStat_RegisterSize 1



#define CH22_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_15_BitAddressOffset 15
#define CH22_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_15_RegisterSize 1



#define CH22_INTSTATUS_ENABLEREG_Enable_SLVIF_DEC_ERR_IntStat_BitAddressOffset 16
#define CH22_INTSTATUS_ENABLEREG_Enable_SLVIF_DEC_ERR_IntStat_RegisterSize 1



#define CH22_INTSTATUS_ENABLEREG_Enable_SLVIF_WR2RO_ERR_IntStat_BitAddressOffset 17
#define CH22_INTSTATUS_ENABLEREG_Enable_SLVIF_WR2RO_ERR_IntStat_RegisterSize 1



#define CH22_INTSTATUS_ENABLEREG_Enable_SLVIF_RD2RWO_ERR_IntStat_BitAddressOffset 18
#define CH22_INTSTATUS_ENABLEREG_Enable_SLVIF_RD2RWO_ERR_IntStat_RegisterSize 1



#define CH22_INTSTATUS_ENABLEREG_Enable_SLVIF_WRONCHEN_ERR_IntStat_BitAddressOffset 19
#define CH22_INTSTATUS_ENABLEREG_Enable_SLVIF_WRONCHEN_ERR_IntStat_RegisterSize 1



#define CH22_INTSTATUS_ENABLEREG_Enable_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_BitAddressOffset 20
#define CH22_INTSTATUS_ENABLEREG_Enable_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_RegisterSize 1



#define CH22_INTSTATUS_ENABLEREG_Enable_SLVIF_WRONHOLD_ERR_IntStat_BitAddressOffset 21
#define CH22_INTSTATUS_ENABLEREG_Enable_SLVIF_WRONHOLD_ERR_IntStat_RegisterSize 1



#define CH22_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_22to23_BitAddressOffset 22
#define CH22_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_22to23_RegisterSize 2



#define CH22_INTSTATUS_ENABLEREG_Enable_SLVIF_ADDRPARITY_ERR_IntStat_BitAddressOffset 24
#define CH22_INTSTATUS_ENABLEREG_Enable_SLVIF_ADDRPARITY_ERR_IntStat_RegisterSize 1



#define CH22_INTSTATUS_ENABLEREG_Enable_SLVIF_WRPARITY_ERR_IntStat_BitAddressOffset 25
#define CH22_INTSTATUS_ENABLEREG_Enable_SLVIF_WRPARITY_ERR_IntStat_RegisterSize 1



#define CH22_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_26_BitAddressOffset 26
#define CH22_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_26_RegisterSize 1



#define CH22_INTSTATUS_ENABLEREG_Enable_CH_LOCK_CLEARED_IntStat_BitAddressOffset 27
#define CH22_INTSTATUS_ENABLEREG_Enable_CH_LOCK_CLEARED_IntStat_RegisterSize 1



#define CH22_INTSTATUS_ENABLEREG_Enable_CH_SRC_SUSPENDED_IntStat_BitAddressOffset 28
#define CH22_INTSTATUS_ENABLEREG_Enable_CH_SRC_SUSPENDED_IntStat_RegisterSize 1



#define CH22_INTSTATUS_ENABLEREG_Enable_CH_SUSPENDED_IntStat_BitAddressOffset 29
#define CH22_INTSTATUS_ENABLEREG_Enable_CH_SUSPENDED_IntStat_RegisterSize 1



#define CH22_INTSTATUS_ENABLEREG_Enable_CH_DISABLED_IntStat_BitAddressOffset 30
#define CH22_INTSTATUS_ENABLEREG_Enable_CH_DISABLED_IntStat_RegisterSize 1



#define CH22_INTSTATUS_ENABLEREG_Enable_CH_ABORTED_IntStat_BitAddressOffset 31
#define CH22_INTSTATUS_ENABLEREG_Enable_CH_ABORTED_IntStat_RegisterSize 1



#define CH22_INTSTATUS_ENABLEREG_Enable_ECC_PROT_CHMem_CorrERR_IntStat_BitAddressOffset 32
#define CH22_INTSTATUS_ENABLEREG_Enable_ECC_PROT_CHMem_CorrERR_IntStat_RegisterSize 1



#define CH22_INTSTATUS_ENABLEREG_Enable_ECC_PROT_CHMem_UnCorrERR_IntStat_BitAddressOffset 33
#define CH22_INTSTATUS_ENABLEREG_Enable_ECC_PROT_CHMem_UnCorrERR_IntStat_RegisterSize 1



#define CH22_INTSTATUS_ENABLEREG_Enable_ECC_PROT_UIDMem_CorrERR_IntStat_BitAddressOffset 34
#define CH22_INTSTATUS_ENABLEREG_Enable_ECC_PROT_UIDMem_CorrERR_IntStat_RegisterSize 1



#define CH22_INTSTATUS_ENABLEREG_Enable_ECC_PROT_UIDMem_UnCorrERR_IntStat_BitAddressOffset 35
#define CH22_INTSTATUS_ENABLEREG_Enable_ECC_PROT_UIDMem_UnCorrERR_IntStat_RegisterSize 1



#define CH22_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_32to63_BitAddressOffset 36
#define CH22_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_32to63_RegisterSize 28





#define CH22_INTSTATUS (Channel22_Registers_Address_Block_BaseAddress + 0x88)
#define CH22_INTSTATUS_RegisterSize 64
#define CH22_INTSTATUS_RegisterResetValue 0x0
#define CH22_INTSTATUS_RegisterResetMask 0xffffffffffffffff





#define CH22_INTSTATUS_BLOCK_TFR_DONE_IntStat_BitAddressOffset 0
#define CH22_INTSTATUS_BLOCK_TFR_DONE_IntStat_RegisterSize 1



#define CH22_INTSTATUS_DMA_TFR_DONE_IntStat_BitAddressOffset 1
#define CH22_INTSTATUS_DMA_TFR_DONE_IntStat_RegisterSize 1



#define CH22_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_2_BitAddressOffset 2
#define CH22_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_2_RegisterSize 1



#define CH22_INTSTATUS_SRC_TRANSCOMP_IntStat_BitAddressOffset 3
#define CH22_INTSTATUS_SRC_TRANSCOMP_IntStat_RegisterSize 1



#define CH22_INTSTATUS_DST_TRANSCOMP_IntStat_BitAddressOffset 4
#define CH22_INTSTATUS_DST_TRANSCOMP_IntStat_RegisterSize 1



#define CH22_INTSTATUS_SRC_DEC_ERR_IntStat_BitAddressOffset 5
#define CH22_INTSTATUS_SRC_DEC_ERR_IntStat_RegisterSize 1



#define CH22_INTSTATUS_DST_DEC_ERR_IntStat_BitAddressOffset 6
#define CH22_INTSTATUS_DST_DEC_ERR_IntStat_RegisterSize 1



#define CH22_INTSTATUS_SRC_SLV_ERR_IntStat_BitAddressOffset 7
#define CH22_INTSTATUS_SRC_SLV_ERR_IntStat_RegisterSize 1



#define CH22_INTSTATUS_DST_SLV_ERR_IntStat_BitAddressOffset 8
#define CH22_INTSTATUS_DST_SLV_ERR_IntStat_RegisterSize 1



#define CH22_INTSTATUS_LLI_RD_DEC_ERR_IntStat_BitAddressOffset 9
#define CH22_INTSTATUS_LLI_RD_DEC_ERR_IntStat_RegisterSize 1



#define CH22_INTSTATUS_LLI_WR_DEC_ERR_IntStat_BitAddressOffset 10
#define CH22_INTSTATUS_LLI_WR_DEC_ERR_IntStat_RegisterSize 1



#define CH22_INTSTATUS_LLI_RD_SLV_ERR_IntStat_BitAddressOffset 11
#define CH22_INTSTATUS_LLI_RD_SLV_ERR_IntStat_RegisterSize 1



#define CH22_INTSTATUS_LLI_WR_SLV_ERR_IntStat_BitAddressOffset 12
#define CH22_INTSTATUS_LLI_WR_SLV_ERR_IntStat_RegisterSize 1



#define CH22_INTSTATUS_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_BitAddressOffset 13
#define CH22_INTSTATUS_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_RegisterSize 1



#define CH22_INTSTATUS_SLVIF_MULTIBLKTYPE_ERR_IntStat_BitAddressOffset 14
#define CH22_INTSTATUS_SLVIF_MULTIBLKTYPE_ERR_IntStat_RegisterSize 1



#define CH22_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_15_BitAddressOffset 15
#define CH22_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_15_RegisterSize 1



#define CH22_INTSTATUS_SLVIF_DEC_ERR_IntStat_BitAddressOffset 16
#define CH22_INTSTATUS_SLVIF_DEC_ERR_IntStat_RegisterSize 1



#define CH22_INTSTATUS_SLVIF_WR2RO_ERR_IntStat_BitAddressOffset 17
#define CH22_INTSTATUS_SLVIF_WR2RO_ERR_IntStat_RegisterSize 1



#define CH22_INTSTATUS_SLVIF_RD2RWO_ERR_IntStat_BitAddressOffset 18
#define CH22_INTSTATUS_SLVIF_RD2RWO_ERR_IntStat_RegisterSize 1



#define CH22_INTSTATUS_SLVIF_WRONCHEN_ERR_IntStat_BitAddressOffset 19
#define CH22_INTSTATUS_SLVIF_WRONCHEN_ERR_IntStat_RegisterSize 1



#define CH22_INTSTATUS_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_BitAddressOffset 20
#define CH22_INTSTATUS_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_RegisterSize 1



#define CH22_INTSTATUS_SLVIF_WRONHOLD_ERR_IntStat_BitAddressOffset 21
#define CH22_INTSTATUS_SLVIF_WRONHOLD_ERR_IntStat_RegisterSize 1



#define CH22_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_22to23_BitAddressOffset 22
#define CH22_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_22to23_RegisterSize 2



#define CH22_INTSTATUS_SLVIF_ADDRPARITY_ERR_IntStat_BitAddressOffset 24
#define CH22_INTSTATUS_SLVIF_ADDRPARITY_ERR_IntStat_RegisterSize 1



#define CH22_INTSTATUS_SLVIF_WRPARITY_ERR_IntStat_BitAddressOffset 25
#define CH22_INTSTATUS_SLVIF_WRPARITY_ERR_IntStat_RegisterSize 1



#define CH22_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_26_BitAddressOffset 26
#define CH22_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_26_RegisterSize 1



#define CH22_INTSTATUS_CH_LOCK_CLEARED_IntStat_BitAddressOffset 27
#define CH22_INTSTATUS_CH_LOCK_CLEARED_IntStat_RegisterSize 1



#define CH22_INTSTATUS_CH_SRC_SUSPENDED_IntStat_BitAddressOffset 28
#define CH22_INTSTATUS_CH_SRC_SUSPENDED_IntStat_RegisterSize 1



#define CH22_INTSTATUS_CH_SUSPENDED_IntStat_BitAddressOffset 29
#define CH22_INTSTATUS_CH_SUSPENDED_IntStat_RegisterSize 1



#define CH22_INTSTATUS_CH_DISABLED_IntStat_BitAddressOffset 30
#define CH22_INTSTATUS_CH_DISABLED_IntStat_RegisterSize 1



#define CH22_INTSTATUS_CH_ABORTED_IntStat_BitAddressOffset 31
#define CH22_INTSTATUS_CH_ABORTED_IntStat_RegisterSize 1



#define CH22_INTSTATUS_ECC_PROT_CHMem_CorrERR_IntStat_BitAddressOffset 32
#define CH22_INTSTATUS_ECC_PROT_CHMem_CorrERR_IntStat_RegisterSize 1



#define CH22_INTSTATUS_ECC_PROT_CHMem_UnCorrERR_IntStat_BitAddressOffset 33
#define CH22_INTSTATUS_ECC_PROT_CHMem_UnCorrERR_IntStat_RegisterSize 1



#define CH22_INTSTATUS_ECC_PROT_UIDMem_CorrERR_IntStat_BitAddressOffset 34
#define CH22_INTSTATUS_ECC_PROT_UIDMem_CorrERR_IntStat_RegisterSize 1



#define CH22_INTSTATUS_ECC_PROT_UIDMem_UnCorrERR_IntStat_BitAddressOffset 35
#define CH22_INTSTATUS_ECC_PROT_UIDMem_UnCorrERR_IntStat_RegisterSize 1



#define CH22_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_36to63_BitAddressOffset 36
#define CH22_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_36to63_RegisterSize 28





#define CH22_INTSIGNAL_ENABLEREG (Channel22_Registers_Address_Block_BaseAddress + 0x90)
#define CH22_INTSIGNAL_ENABLEREG_RegisterSize 64
#define CH22_INTSIGNAL_ENABLEREG_RegisterResetValue 0xffffffffffffffff
#define CH22_INTSIGNAL_ENABLEREG_RegisterResetMask 0xffffffffffffffff





#define CH22_INTSIGNAL_ENABLEREG_Enable_BLOCK_TFR_DONE_IntSignal_BitAddressOffset 0
#define CH22_INTSIGNAL_ENABLEREG_Enable_BLOCK_TFR_DONE_IntSignal_RegisterSize 1



#define CH22_INTSIGNAL_ENABLEREG_Enable_DMA_TFR_DONE_IntSignal_BitAddressOffset 1
#define CH22_INTSIGNAL_ENABLEREG_Enable_DMA_TFR_DONE_IntSignal_RegisterSize 1



#define CH22_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_2_BitAddressOffset 2
#define CH22_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_2_RegisterSize 1



#define CH22_INTSIGNAL_ENABLEREG_Enable_SRC_TRANSCOMP_IntSignal_BitAddressOffset 3
#define CH22_INTSIGNAL_ENABLEREG_Enable_SRC_TRANSCOMP_IntSignal_RegisterSize 1



#define CH22_INTSIGNAL_ENABLEREG_Enable_DST_TRANSCOMP_IntSignal_BitAddressOffset 4
#define CH22_INTSIGNAL_ENABLEREG_Enable_DST_TRANSCOMP_IntSignal_RegisterSize 1



#define CH22_INTSIGNAL_ENABLEREG_Enable_SRC_DEC_ERR_IntSignal_BitAddressOffset 5
#define CH22_INTSIGNAL_ENABLEREG_Enable_SRC_DEC_ERR_IntSignal_RegisterSize 1



#define CH22_INTSIGNAL_ENABLEREG_Enable_DST_DEC_ERR_IntSignal_BitAddressOffset 6
#define CH22_INTSIGNAL_ENABLEREG_Enable_DST_DEC_ERR_IntSignal_RegisterSize 1



#define CH22_INTSIGNAL_ENABLEREG_Enable_SRC_SLV_ERR_IntSignal_BitAddressOffset 7
#define CH22_INTSIGNAL_ENABLEREG_Enable_SRC_SLV_ERR_IntSignal_RegisterSize 1



#define CH22_INTSIGNAL_ENABLEREG_Enable_DST_SLV_ERR_IntSignal_BitAddressOffset 8
#define CH22_INTSIGNAL_ENABLEREG_Enable_DST_SLV_ERR_IntSignal_RegisterSize 1



#define CH22_INTSIGNAL_ENABLEREG_Enable_LLI_RD_DEC_ERR_IntSignal_BitAddressOffset 9
#define CH22_INTSIGNAL_ENABLEREG_Enable_LLI_RD_DEC_ERR_IntSignal_RegisterSize 1



#define CH22_INTSIGNAL_ENABLEREG_Enable_LLI_WR_DEC_ERR_IntSignal_BitAddressOffset 10
#define CH22_INTSIGNAL_ENABLEREG_Enable_LLI_WR_DEC_ERR_IntSignal_RegisterSize 1



#define CH22_INTSIGNAL_ENABLEREG_Enable_LLI_RD_SLV_ERR_IntSignal_BitAddressOffset 11
#define CH22_INTSIGNAL_ENABLEREG_Enable_LLI_RD_SLV_ERR_IntSignal_RegisterSize 1



#define CH22_INTSIGNAL_ENABLEREG_Enable_LLI_WR_SLV_ERR_IntSignal_BitAddressOffset 12
#define CH22_INTSIGNAL_ENABLEREG_Enable_LLI_WR_SLV_ERR_IntSignal_RegisterSize 1



#define CH22_INTSIGNAL_ENABLEREG_Enable_SHADOWREG_OR_LLI_INVALID_ERR_IntSignal_BitAddressOffset 13
#define CH22_INTSIGNAL_ENABLEREG_Enable_SHADOWREG_OR_LLI_INVALID_ERR_IntSignal_RegisterSize 1



#define CH22_INTSIGNAL_ENABLEREG_Enable_SLVIF_MULTIBLKTYPE_ERR_IntSignal_BitAddressOffset 14
#define CH22_INTSIGNAL_ENABLEREG_Enable_SLVIF_MULTIBLKTYPE_ERR_IntSignal_RegisterSize 1



#define CH22_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_15_BitAddressOffset 15
#define CH22_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_15_RegisterSize 1



#define CH22_INTSIGNAL_ENABLEREG_Enable_SLVIF_DEC_ERR_IntSignal_BitAddressOffset 16
#define CH22_INTSIGNAL_ENABLEREG_Enable_SLVIF_DEC_ERR_IntSignal_RegisterSize 1



#define CH22_INTSIGNAL_ENABLEREG_Enable_SLVIF_WR2RO_ERR_IntSignal_BitAddressOffset 17
#define CH22_INTSIGNAL_ENABLEREG_Enable_SLVIF_WR2RO_ERR_IntSignal_RegisterSize 1



#define CH22_INTSIGNAL_ENABLEREG_Enable_SLVIF_RD2RWO_ERR_IntSignal_BitAddressOffset 18
#define CH22_INTSIGNAL_ENABLEREG_Enable_SLVIF_RD2RWO_ERR_IntSignal_RegisterSize 1



#define CH22_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRONCHEN_ERR_IntSignal_BitAddressOffset 19
#define CH22_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRONCHEN_ERR_IntSignal_RegisterSize 1



#define CH22_INTSIGNAL_ENABLEREG_Enable_SLVIF_SHADOWREG_WRON_VALID_ERR_IntSignal_BitAddressOffset 20
#define CH22_INTSIGNAL_ENABLEREG_Enable_SLVIF_SHADOWREG_WRON_VALID_ERR_IntSignal_RegisterSize 1



#define CH22_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRONHOLD_ERR_IntSignal_BitAddressOffset 21
#define CH22_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRONHOLD_ERR_IntSignal_RegisterSize 1



#define CH22_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_22to23_BitAddressOffset 22
#define CH22_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_22to23_RegisterSize 2



#define CH22_INTSIGNAL_ENABLEREG_Enable_SLVIF_ADDRPARITY_ERR_IntSignal_BitAddressOffset 24
#define CH22_INTSIGNAL_ENABLEREG_Enable_SLVIF_ADDRPARITY_ERR_IntSignal_RegisterSize 1



#define CH22_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRPARITY_ERR_IntSignal_BitAddressOffset 25
#define CH22_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRPARITY_ERR_IntSignal_RegisterSize 1



#define CH22_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_26_BitAddressOffset 26
#define CH22_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_26_RegisterSize 1



#define CH22_INTSIGNAL_ENABLEREG_Enable_CH_LOCK_CLEARED_IntSignal_BitAddressOffset 27
#define CH22_INTSIGNAL_ENABLEREG_Enable_CH_LOCK_CLEARED_IntSignal_RegisterSize 1



#define CH22_INTSIGNAL_ENABLEREG_Enable_CH_SRC_SUSPENDED_IntSignal_BitAddressOffset 28
#define CH22_INTSIGNAL_ENABLEREG_Enable_CH_SRC_SUSPENDED_IntSignal_RegisterSize 1



#define CH22_INTSIGNAL_ENABLEREG_Enable_CH_SUSPENDED_IntSignal_BitAddressOffset 29
#define CH22_INTSIGNAL_ENABLEREG_Enable_CH_SUSPENDED_IntSignal_RegisterSize 1



#define CH22_INTSIGNAL_ENABLEREG_Enable_CH_DISABLED_IntSignal_BitAddressOffset 30
#define CH22_INTSIGNAL_ENABLEREG_Enable_CH_DISABLED_IntSignal_RegisterSize 1



#define CH22_INTSIGNAL_ENABLEREG_Enable_CH_ABORTED_IntSignal_BitAddressOffset 31
#define CH22_INTSIGNAL_ENABLEREG_Enable_CH_ABORTED_IntSignal_RegisterSize 1



#define CH22_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_CHMem_CorrERR_IntSignal_BitAddressOffset 32
#define CH22_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_CHMem_CorrERR_IntSignal_RegisterSize 1



#define CH22_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_CHMem_UnCorrERR_IntSignal_BitAddressOffset 33
#define CH22_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_CHMem_UnCorrERR_IntSignal_RegisterSize 1



#define CH22_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_UIDMem_CorrERR_IntSignal_BitAddressOffset 34
#define CH22_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_UIDMem_CorrERR_IntSignal_RegisterSize 1



#define CH22_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_UIDMem_UnCorrERR_IntSignal_BitAddressOffset 35
#define CH22_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_UIDMem_UnCorrERR_IntSignal_RegisterSize 1



#define CH22_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_36to63_BitAddressOffset 36
#define CH22_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_36to63_RegisterSize 28





#define CH22_INTCLEARREG (Channel22_Registers_Address_Block_BaseAddress + 0x98)
#define CH22_INTCLEARREG_RegisterSize 64
#define CH22_INTCLEARREG_RegisterResetValue 0x0
#define CH22_INTCLEARREG_RegisterResetMask 0xffffffffffffffff





#define CH22_INTCLEARREG_Clear_BLOCK_TFR_DONE_IntStat_BitAddressOffset 0
#define CH22_INTCLEARREG_Clear_BLOCK_TFR_DONE_IntStat_RegisterSize 1



#define CH22_INTCLEARREG_Clear_DMA_TFR_DONE_IntStat_BitAddressOffset 1
#define CH22_INTCLEARREG_Clear_DMA_TFR_DONE_IntStat_RegisterSize 1



#define CH22_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_2_BitAddressOffset 2
#define CH22_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_2_RegisterSize 1



#define CH22_INTCLEARREG_Clear_SRC_TRANSCOMP_IntStat_BitAddressOffset 3
#define CH22_INTCLEARREG_Clear_SRC_TRANSCOMP_IntStat_RegisterSize 1



#define CH22_INTCLEARREG_Clear_DST_TRANSCOMP_IntStat_BitAddressOffset 4
#define CH22_INTCLEARREG_Clear_DST_TRANSCOMP_IntStat_RegisterSize 1



#define CH22_INTCLEARREG_Clear_SRC_DEC_ERR_IntStat_BitAddressOffset 5
#define CH22_INTCLEARREG_Clear_SRC_DEC_ERR_IntStat_RegisterSize 1



#define CH22_INTCLEARREG_Clear_DST_DEC_ERR_IntStat_BitAddressOffset 6
#define CH22_INTCLEARREG_Clear_DST_DEC_ERR_IntStat_RegisterSize 1



#define CH22_INTCLEARREG_Clear_SRC_SLV_ERR_IntStat_BitAddressOffset 7
#define CH22_INTCLEARREG_Clear_SRC_SLV_ERR_IntStat_RegisterSize 1



#define CH22_INTCLEARREG_Clear_DST_SLV_ERR_IntStat_BitAddressOffset 8
#define CH22_INTCLEARREG_Clear_DST_SLV_ERR_IntStat_RegisterSize 1



#define CH22_INTCLEARREG_Clear_LLI_RD_DEC_ERR_IntStat_BitAddressOffset 9
#define CH22_INTCLEARREG_Clear_LLI_RD_DEC_ERR_IntStat_RegisterSize 1



#define CH22_INTCLEARREG_Clear_LLI_WR_DEC_ERR_IntStat_BitAddressOffset 10
#define CH22_INTCLEARREG_Clear_LLI_WR_DEC_ERR_IntStat_RegisterSize 1



#define CH22_INTCLEARREG_Clear_LLI_RD_SLV_ERR_IntStat_BitAddressOffset 11
#define CH22_INTCLEARREG_Clear_LLI_RD_SLV_ERR_IntStat_RegisterSize 1



#define CH22_INTCLEARREG_Clear_LLI_WR_SLV_ERR_IntStat_BitAddressOffset 12
#define CH22_INTCLEARREG_Clear_LLI_WR_SLV_ERR_IntStat_RegisterSize 1



#define CH22_INTCLEARREG_Clear_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_BitAddressOffset 13
#define CH22_INTCLEARREG_Clear_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_RegisterSize 1



#define CH22_INTCLEARREG_Clear_SLVIF_MULTIBLKTYPE_ERR_IntStat_BitAddressOffset 14
#define CH22_INTCLEARREG_Clear_SLVIF_MULTIBLKTYPE_ERR_IntStat_RegisterSize 1



#define CH22_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_15_BitAddressOffset 15
#define CH22_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_15_RegisterSize 1



#define CH22_INTCLEARREG_Clear_SLVIF_DEC_ERR_IntStat_BitAddressOffset 16
#define CH22_INTCLEARREG_Clear_SLVIF_DEC_ERR_IntStat_RegisterSize 1



#define CH22_INTCLEARREG_Clear_SLVIF_WR2RO_ERR_IntStat_BitAddressOffset 17
#define CH22_INTCLEARREG_Clear_SLVIF_WR2RO_ERR_IntStat_RegisterSize 1



#define CH22_INTCLEARREG_Clear_SLVIF_RD2RWO_ERR_IntStat_BitAddressOffset 18
#define CH22_INTCLEARREG_Clear_SLVIF_RD2RWO_ERR_IntStat_RegisterSize 1



#define CH22_INTCLEARREG_Clear_SLVIF_WRONCHEN_ERR_IntStat_BitAddressOffset 19
#define CH22_INTCLEARREG_Clear_SLVIF_WRONCHEN_ERR_IntStat_RegisterSize 1



#define CH22_INTCLEARREG_Clear_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_BitAddressOffset 20
#define CH22_INTCLEARREG_Clear_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_RegisterSize 1



#define CH22_INTCLEARREG_Clear_SLVIF_WRONHOLD_ERR_IntStat_BitAddressOffset 21
#define CH22_INTCLEARREG_Clear_SLVIF_WRONHOLD_ERR_IntStat_RegisterSize 1



#define CH22_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_22to23_BitAddressOffset 22
#define CH22_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_22to23_RegisterSize 2



#define CH22_INTCLEARREG_Clear_SLVIF_ADDRPARITY_ERR_IntStat_BitAddressOffset 24
#define CH22_INTCLEARREG_Clear_SLVIF_ADDRPARITY_ERR_IntStat_RegisterSize 1



#define CH22_INTCLEARREG_Clear_SLVIF_WRPARITY_ERR_IntStat_BitAddressOffset 25
#define CH22_INTCLEARREG_Clear_SLVIF_WRPARITY_ERR_IntStat_RegisterSize 1



#define CH22_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_26_BitAddressOffset 26
#define CH22_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_26_RegisterSize 1



#define CH22_INTCLEARREG_Clear_CH_LOCK_CLEARED_IntStat_BitAddressOffset 27
#define CH22_INTCLEARREG_Clear_CH_LOCK_CLEARED_IntStat_RegisterSize 1



#define CH22_INTCLEARREG_Clear_CH_SRC_SUSPENDED_IntStat_BitAddressOffset 28
#define CH22_INTCLEARREG_Clear_CH_SRC_SUSPENDED_IntStat_RegisterSize 1



#define CH22_INTCLEARREG_Clear_CH_SUSPENDED_IntStat_BitAddressOffset 29
#define CH22_INTCLEARREG_Clear_CH_SUSPENDED_IntStat_RegisterSize 1



#define CH22_INTCLEARREG_Clear_CH_DISABLED_IntStat_BitAddressOffset 30
#define CH22_INTCLEARREG_Clear_CH_DISABLED_IntStat_RegisterSize 1



#define CH22_INTCLEARREG_Clear_CH_ABORTED_IntStat_BitAddressOffset 31
#define CH22_INTCLEARREG_Clear_CH_ABORTED_IntStat_RegisterSize 1



#define CH22_INTCLEARREG_Clear_ECC_PROT_CHMem_CorrERR_IntStat_BitAddressOffset 32
#define CH22_INTCLEARREG_Clear_ECC_PROT_CHMem_CorrERR_IntStat_RegisterSize 1



#define CH22_INTCLEARREG_Clear_ECC_PROT_CHMem_UnCorrERR_IntStat_BitAddressOffset 33
#define CH22_INTCLEARREG_Clear_ECC_PROT_CHMem_UnCorrERR_IntStat_RegisterSize 1



#define CH22_INTCLEARREG_Clear_ECC_PROT_UIDMem_CorrERR_IntStat_BitAddressOffset 34
#define CH22_INTCLEARREG_Clear_ECC_PROT_UIDMem_CorrERR_IntStat_RegisterSize 1



#define CH22_INTCLEARREG_Clear_ECC_PROT_UIDMem_UnCorrERR_IntStat_BitAddressOffset 35
#define CH22_INTCLEARREG_Clear_ECC_PROT_UIDMem_UnCorrERR_IntStat_RegisterSize 1



#define CH22_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_36to63_BitAddressOffset 36
#define CH22_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_36to63_RegisterSize 28





#define CH22_CFG_EXTD (Channel22_Registers_Address_Block_BaseAddress + 0xa0)
#define CH22_CFG_EXTD_RegisterSize 64
#define CH22_CFG_EXTD_RegisterResetValue 0x0
#define CH22_CFG_EXTD_RegisterResetMask 0xffffffffffffffff





#define CH22_CFG_EXTD_LLI_AXPROT_BitAddressOffset 0
#define CH22_CFG_EXTD_LLI_AXPROT_RegisterSize 3



#define CH22_CFG_EXTD_LLI_AXCACHE_BitAddressOffset 3
#define CH22_CFG_EXTD_LLI_AXCACHE_RegisterSize 4



#define CH22_CFG_EXTD_RSVD_DMAC_CHx_CFG_EXTD_7to63_BitAddressOffset 7
#define CH22_CFG_EXTD_RSVD_DMAC_CHx_CFG_EXTD_7to63_RegisterSize 57



#define Channel23_Registers_Address_Block_BaseAddress 0x1700



#define CH23_SAR (Channel23_Registers_Address_Block_BaseAddress + 0x0)
#define CH23_SAR_RegisterSize 64
#define CH23_SAR_RegisterResetValue 0x0
#define CH23_SAR_RegisterResetMask 0xffffffffffffffff





#define CH23_SAR_SAR_BitAddressOffset 0
#define CH23_SAR_SAR_RegisterSize 64





#define CH23_DAR (Channel23_Registers_Address_Block_BaseAddress + 0x8)
#define CH23_DAR_RegisterSize 64
#define CH23_DAR_RegisterResetValue 0x0
#define CH23_DAR_RegisterResetMask 0xffffffffffffffff





#define CH23_DAR_DAR_BitAddressOffset 0
#define CH23_DAR_DAR_RegisterSize 64





#define CH23_BLOCK_TS (Channel23_Registers_Address_Block_BaseAddress + 0x10)
#define CH23_BLOCK_TS_RegisterSize 64
#define CH23_BLOCK_TS_RegisterResetValue 0x0
#define CH23_BLOCK_TS_RegisterResetMask 0xffffffffffffffff





#define CH23_BLOCK_TS_BLOCK_TS_BitAddressOffset 0
#define CH23_BLOCK_TS_BLOCK_TS_RegisterSize 22



#define CH23_BLOCK_TS_RSVD_DMAC_CHx_BLOCK_TSREG_63to22_BitAddressOffset 22
#define CH23_BLOCK_TS_RSVD_DMAC_CHx_BLOCK_TSREG_63to22_RegisterSize 42





#define CH23_CTL (Channel23_Registers_Address_Block_BaseAddress + 0x18)
#define CH23_CTL_RegisterSize 64
#define CH23_CTL_RegisterResetValue 0x1200
#define CH23_CTL_RegisterResetMask 0xffffffffffffffff





#define CH23_CTL_SMS_BitAddressOffset 0
#define CH23_CTL_SMS_RegisterSize 1



#define CH23_CTL_RSVD_DMAC_CHx_CTL_1_BitAddressOffset 1
#define CH23_CTL_RSVD_DMAC_CHx_CTL_1_RegisterSize 1



#define CH23_CTL_DMS_BitAddressOffset 2
#define CH23_CTL_DMS_RegisterSize 1



#define CH23_CTL_RSVD_DMAC_CHx_CTL_3_BitAddressOffset 3
#define CH23_CTL_RSVD_DMAC_CHx_CTL_3_RegisterSize 1



#define CH23_CTL_SINC_BitAddressOffset 4
#define CH23_CTL_SINC_RegisterSize 1



#define CH23_CTL_RSVD_DMAC_CHx_CTL_5_BitAddressOffset 5
#define CH23_CTL_RSVD_DMAC_CHx_CTL_5_RegisterSize 1



#define CH23_CTL_DINC_BitAddressOffset 6
#define CH23_CTL_DINC_RegisterSize 1



#define CH23_CTL_RSVD_DMAC_CHx_CTL_7_BitAddressOffset 7
#define CH23_CTL_RSVD_DMAC_CHx_CTL_7_RegisterSize 1



#define CH23_CTL_SRC_TR_WIDTH_BitAddressOffset 8
#define CH23_CTL_SRC_TR_WIDTH_RegisterSize 3



#define CH23_CTL_DST_TR_WIDTH_BitAddressOffset 11
#define CH23_CTL_DST_TR_WIDTH_RegisterSize 3



#define CH23_CTL_SRC_MSIZE_BitAddressOffset 14
#define CH23_CTL_SRC_MSIZE_RegisterSize 4



#define CH23_CTL_DST_MSIZE_BitAddressOffset 18
#define CH23_CTL_DST_MSIZE_RegisterSize 4



#define CH23_CTL_AR_CACHE_BitAddressOffset 22
#define CH23_CTL_AR_CACHE_RegisterSize 4



#define CH23_CTL_AW_CACHE_BitAddressOffset 26
#define CH23_CTL_AW_CACHE_RegisterSize 4



#define CH23_CTL_NonPosted_LastWrite_En_BitAddressOffset 30
#define CH23_CTL_NonPosted_LastWrite_En_RegisterSize 1



#define CH23_CTL_RSVD_DMAC_CHx_CTL_31_BitAddressOffset 31
#define CH23_CTL_RSVD_DMAC_CHx_CTL_31_RegisterSize 1



#define CH23_CTL_AR_PROT_BitAddressOffset 32
#define CH23_CTL_AR_PROT_RegisterSize 3



#define CH23_CTL_AW_PROT_BitAddressOffset 35
#define CH23_CTL_AW_PROT_RegisterSize 3



#define CH23_CTL_ARLEN_EN_BitAddressOffset 38
#define CH23_CTL_ARLEN_EN_RegisterSize 1



#define CH23_CTL_ARLEN_BitAddressOffset 39
#define CH23_CTL_ARLEN_RegisterSize 8



#define CH23_CTL_AWLEN_EN_BitAddressOffset 47
#define CH23_CTL_AWLEN_EN_RegisterSize 1



#define CH23_CTL_AWLEN_BitAddressOffset 48
#define CH23_CTL_AWLEN_RegisterSize 8



#define CH23_CTL_SRC_STAT_EN_BitAddressOffset 56
#define CH23_CTL_SRC_STAT_EN_RegisterSize 1



#define CH23_CTL_DST_STAT_EN_BitAddressOffset 57
#define CH23_CTL_DST_STAT_EN_RegisterSize 1



#define CH23_CTL_IOC_BlkTfr_BitAddressOffset 58
#define CH23_CTL_IOC_BlkTfr_RegisterSize 1



#define CH23_CTL_RSVD_DMAC_CHx_CTL_59to61_BitAddressOffset 59
#define CH23_CTL_RSVD_DMAC_CHx_CTL_59to61_RegisterSize 3



#define CH23_CTL_SHADOWREG_OR_LLI_LAST_BitAddressOffset 62
#define CH23_CTL_SHADOWREG_OR_LLI_LAST_RegisterSize 1



#define CH23_CTL_SHADOWREG_OR_LLI_VALID_BitAddressOffset 63
#define CH23_CTL_SHADOWREG_OR_LLI_VALID_RegisterSize 1





#define CH23_CFG2 (Channel23_Registers_Address_Block_BaseAddress + 0x20)
#define CH23_CFG2_RegisterSize 64
#define CH23_CFG2_RegisterResetValue 0x3801b00000000
#define CH23_CFG2_RegisterResetMask 0xffffffffffffffff





#define CH23_CFG2_SRC_MULTBLK_TYPE_BitAddressOffset 0
#define CH23_CFG2_SRC_MULTBLK_TYPE_RegisterSize 2



#define CH23_CFG2_DST_MULTBLK_TYPE_BitAddressOffset 2
#define CH23_CFG2_DST_MULTBLK_TYPE_RegisterSize 2



#define CH23_CFG2_SRC_PER_BitAddressOffset 4
#define CH23_CFG2_SRC_PER_RegisterSize 5



#define CH23_CFG2_RSVD_DMAC_CHx_CFG_9_4_BitAddressOffset 9
#define CH23_CFG2_RSVD_DMAC_CHx_CFG_9_4_RegisterSize 1



#define CH23_CFG2_RSVD_DMAC_CHx_CFG_10_BitAddressOffset 10
#define CH23_CFG2_RSVD_DMAC_CHx_CFG_10_RegisterSize 1



#define CH23_CFG2_DST_PER_BitAddressOffset 11
#define CH23_CFG2_DST_PER_RegisterSize 5



#define CH23_CFG2_RSVD_DMAC_CHx_CFG_16_11_BitAddressOffset 16
#define CH23_CFG2_RSVD_DMAC_CHx_CFG_16_11_RegisterSize 1



#define CH23_CFG2_RSVD_DMAC_CHx_CFG_17_BitAddressOffset 17
#define CH23_CFG2_RSVD_DMAC_CHx_CFG_17_RegisterSize 1



#define CH23_CFG2_RD_UID_BitAddressOffset 18
#define CH23_CFG2_RD_UID_RegisterSize 4



#define CH23_CFG2_RSVD_DMAC_CHx_CFG_22to24_BitAddressOffset 22
#define CH23_CFG2_RSVD_DMAC_CHx_CFG_22to24_RegisterSize 3



#define CH23_CFG2_WR_UID_BitAddressOffset 25
#define CH23_CFG2_WR_UID_RegisterSize 4



#define CH23_CFG2_RSVD_DMAC_CHx_CFG_29to31_BitAddressOffset 29
#define CH23_CFG2_RSVD_DMAC_CHx_CFG_29to31_RegisterSize 3



#define CH23_CFG2_TT_FC_BitAddressOffset 32
#define CH23_CFG2_TT_FC_RegisterSize 3



#define CH23_CFG2_HS_SEL_SRC_BitAddressOffset 35
#define CH23_CFG2_HS_SEL_SRC_RegisterSize 1



#define CH23_CFG2_HS_SEL_DST_BitAddressOffset 36
#define CH23_CFG2_HS_SEL_DST_RegisterSize 1



#define CH23_CFG2_SRC_HWHS_POL_BitAddressOffset 37
#define CH23_CFG2_SRC_HWHS_POL_RegisterSize 1



#define CH23_CFG2_DST_HWHS_POL_BitAddressOffset 38
#define CH23_CFG2_DST_HWHS_POL_RegisterSize 1



#define CH23_CFG2_RSVD_DMAC_CHx_CFG_39to46_BitAddressOffset 39
#define CH23_CFG2_RSVD_DMAC_CHx_CFG_39to46_RegisterSize 8



#define CH23_CFG2_CH_PRIOR_BitAddressOffset 47
#define CH23_CFG2_CH_PRIOR_RegisterSize 5



#define CH23_CFG2_LOCK_CH_BitAddressOffset 52
#define CH23_CFG2_LOCK_CH_RegisterSize 1



#define CH23_CFG2_LOCK_CH_L_BitAddressOffset 53
#define CH23_CFG2_LOCK_CH_L_RegisterSize 2



#define CH23_CFG2_SRC_OSR_LMT_BitAddressOffset 55
#define CH23_CFG2_SRC_OSR_LMT_RegisterSize 4



#define CH23_CFG2_DST_OSR_LMT_BitAddressOffset 59
#define CH23_CFG2_DST_OSR_LMT_RegisterSize 4



#define CH23_CFG2_RSVD_DMAC_CHx_CFG_63_BitAddressOffset 63
#define CH23_CFG2_RSVD_DMAC_CHx_CFG_63_RegisterSize 1





#define CH23_LLP (Channel23_Registers_Address_Block_BaseAddress + 0x28)
#define CH23_LLP_RegisterSize 64
#define CH23_LLP_RegisterResetValue 0x0
#define CH23_LLP_RegisterResetMask 0xffffffffffffffff





#define CH23_LLP_LMS_BitAddressOffset 0
#define CH23_LLP_LMS_RegisterSize 1



#define CH23_LLP_RSVD_DMAC_CHx_LLP_1to5_BitAddressOffset 1
#define CH23_LLP_RSVD_DMAC_CHx_LLP_1to5_RegisterSize 5



#define CH23_LLP_LOC_BitAddressOffset 6
#define CH23_LLP_LOC_RegisterSize 58





#define CH23_STATUSREG (Channel23_Registers_Address_Block_BaseAddress + 0x30)
#define CH23_STATUSREG_RegisterSize 64
#define CH23_STATUSREG_RegisterResetValue 0x0
#define CH23_STATUSREG_RegisterResetMask 0xffffffffffffffff





#define CH23_STATUSREG_CMPLTD_BLK_TFR_SIZE_BitAddressOffset 0
#define CH23_STATUSREG_CMPLTD_BLK_TFR_SIZE_RegisterSize 22



#define CH23_STATUSREG_RSVD_DMAC_CHx_STATUSREG_22to31_BitAddressOffset 22
#define CH23_STATUSREG_RSVD_DMAC_CHx_STATUSREG_22to31_RegisterSize 10



#define CH23_STATUSREG_DATA_LEFT_IN_FIFO_BitAddressOffset 32
#define CH23_STATUSREG_DATA_LEFT_IN_FIFO_RegisterSize 15



#define CH23_STATUSREG_RSVD_DMAC_CHx_STATUSREG_47to63_BitAddressOffset 47
#define CH23_STATUSREG_RSVD_DMAC_CHx_STATUSREG_47to63_RegisterSize 17





#define CH23_SWHSSRCREG (Channel23_Registers_Address_Block_BaseAddress + 0x38)
#define CH23_SWHSSRCREG_RegisterSize 64
#define CH23_SWHSSRCREG_RegisterResetValue 0x0
#define CH23_SWHSSRCREG_RegisterResetMask 0xffffffffffffffff





#define CH23_SWHSSRCREG_SWHS_REQ_SRC_BitAddressOffset 0
#define CH23_SWHSSRCREG_SWHS_REQ_SRC_RegisterSize 1



#define CH23_SWHSSRCREG_SWHS_REQ_SRC_WE_BitAddressOffset 1
#define CH23_SWHSSRCREG_SWHS_REQ_SRC_WE_RegisterSize 1



#define CH23_SWHSSRCREG_SWHS_SGLREQ_SRC_BitAddressOffset 2
#define CH23_SWHSSRCREG_SWHS_SGLREQ_SRC_RegisterSize 1



#define CH23_SWHSSRCREG_SWHS_SGLREQ_SRC_WE_BitAddressOffset 3
#define CH23_SWHSSRCREG_SWHS_SGLREQ_SRC_WE_RegisterSize 1



#define CH23_SWHSSRCREG_SWHS_LST_SRC_BitAddressOffset 4
#define CH23_SWHSSRCREG_SWHS_LST_SRC_RegisterSize 1



#define CH23_SWHSSRCREG_SWHS_LST_SRC_WE_BitAddressOffset 5
#define CH23_SWHSSRCREG_SWHS_LST_SRC_WE_RegisterSize 1



#define CH23_SWHSSRCREG_RSVD_DMAC_CHx_SWHSSRCREG_6to63_BitAddressOffset 6
#define CH23_SWHSSRCREG_RSVD_DMAC_CHx_SWHSSRCREG_6to63_RegisterSize 58





#define CH23_SWHSDSTREG (Channel23_Registers_Address_Block_BaseAddress + 0x40)
#define CH23_SWHSDSTREG_RegisterSize 64
#define CH23_SWHSDSTREG_RegisterResetValue 0x0
#define CH23_SWHSDSTREG_RegisterResetMask 0xffffffffffffffff





#define CH23_SWHSDSTREG_SWHS_REQ_DST_BitAddressOffset 0
#define CH23_SWHSDSTREG_SWHS_REQ_DST_RegisterSize 1



#define CH23_SWHSDSTREG_SWHS_REQ_DST_WE_BitAddressOffset 1
#define CH23_SWHSDSTREG_SWHS_REQ_DST_WE_RegisterSize 1



#define CH23_SWHSDSTREG_SWHS_SGLREQ_DST_BitAddressOffset 2
#define CH23_SWHSDSTREG_SWHS_SGLREQ_DST_RegisterSize 1



#define CH23_SWHSDSTREG_SWHS_SGLREQ_DST_WE_BitAddressOffset 3
#define CH23_SWHSDSTREG_SWHS_SGLREQ_DST_WE_RegisterSize 1



#define CH23_SWHSDSTREG_SWHS_LST_DST_BitAddressOffset 4
#define CH23_SWHSDSTREG_SWHS_LST_DST_RegisterSize 1



#define CH23_SWHSDSTREG_SWHS_LST_DST_WE_BitAddressOffset 5
#define CH23_SWHSDSTREG_SWHS_LST_DST_WE_RegisterSize 1



#define CH23_SWHSDSTREG_RSVD_DMAC_CHx_SWHSDSTREG_6to63_BitAddressOffset 6
#define CH23_SWHSDSTREG_RSVD_DMAC_CHx_SWHSDSTREG_6to63_RegisterSize 58





#define CH23_BLK_TFR_RESUMEREQREG (Channel23_Registers_Address_Block_BaseAddress + 0x48)
#define CH23_BLK_TFR_RESUMEREQREG_RegisterSize 64
#define CH23_BLK_TFR_RESUMEREQREG_RegisterResetValue 0x0
#define CH23_BLK_TFR_RESUMEREQREG_RegisterResetMask 0xffffffffffffffff





#define CH23_BLK_TFR_RESUMEREQREG_BLK_TFR_RESUMEREQ_BitAddressOffset 0
#define CH23_BLK_TFR_RESUMEREQREG_BLK_TFR_RESUMEREQ_RegisterSize 1



#define CH23_BLK_TFR_RESUMEREQREG_RSVD_DMAC_CHx_BLK_TFR_RESUMEREQREG_1to63_BitAddressOffset 1
#define CH23_BLK_TFR_RESUMEREQREG_RSVD_DMAC_CHx_BLK_TFR_RESUMEREQREG_1to63_RegisterSize 63





#define CH23_AXI_IDREG (Channel23_Registers_Address_Block_BaseAddress + 0x50)
#define CH23_AXI_IDREG_RegisterSize 64
#define CH23_AXI_IDREG_RegisterResetValue 0x0
#define CH23_AXI_IDREG_RegisterResetMask 0xffffffffffffffff





#define CH23_AXI_IDREG_AXI_READ_ID_SUFFIX_BitAddressOffset 0
#define CH23_AXI_IDREG_AXI_READ_ID_SUFFIX_RegisterSize 2



#define CH23_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_IDW_L2NCm1to31_BitAddressOffset 2
#define CH23_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_IDW_L2NCm1to31_RegisterSize 14



#define CH23_AXI_IDREG_AXI_WRITE_ID_SUFFIX_BitAddressOffset 16
#define CH23_AXI_IDREG_AXI_WRITE_ID_SUFFIX_RegisterSize 2



#define CH23_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_IDW_L2NCm32to63_BitAddressOffset 18
#define CH23_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_IDW_L2NCm32to63_RegisterSize 14



#define CH23_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_32to63_BitAddressOffset 32
#define CH23_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_32to63_RegisterSize 32





#define CH23_AXI_QOSREG (Channel23_Registers_Address_Block_BaseAddress + 0x58)
#define CH23_AXI_QOSREG_RegisterSize 64
#define CH23_AXI_QOSREG_RegisterResetValue 0x0
#define CH23_AXI_QOSREG_RegisterResetMask 0xffffffffffffffff





#define CH23_AXI_QOSREG_AXI_AWQOS_BitAddressOffset 0
#define CH23_AXI_QOSREG_AXI_AWQOS_RegisterSize 4



#define CH23_AXI_QOSREG_AXI_ARQOS_BitAddressOffset 4
#define CH23_AXI_QOSREG_AXI_ARQOS_RegisterSize 4



#define CH23_AXI_QOSREG_RSVD_DMAC_CHx_AXI_QOSREG_8to63_BitAddressOffset 8
#define CH23_AXI_QOSREG_RSVD_DMAC_CHx_AXI_QOSREG_8to63_RegisterSize 56





#define CH23_SSTAT (Channel23_Registers_Address_Block_BaseAddress + 0x60)
#define CH23_SSTAT_RegisterSize 64
#define CH23_SSTAT_RegisterResetValue 0x0
#define CH23_SSTAT_RegisterResetMask 0xffffffffffffffff





#define CH23_SSTAT_SSTAT_BitAddressOffset 0
#define CH23_SSTAT_SSTAT_RegisterSize 32



#define CH23_SSTAT_RSVD_DMAC_CHx_SSTAT_32to63_BitAddressOffset 32
#define CH23_SSTAT_RSVD_DMAC_CHx_SSTAT_32to63_RegisterSize 32





#define CH23_DSTAT (Channel23_Registers_Address_Block_BaseAddress + 0x68)
#define CH23_DSTAT_RegisterSize 64
#define CH23_DSTAT_RegisterResetValue 0x0
#define CH23_DSTAT_RegisterResetMask 0xffffffffffffffff





#define CH23_DSTAT_DSTAT_BitAddressOffset 0
#define CH23_DSTAT_DSTAT_RegisterSize 32



#define CH23_DSTAT_RSVD_DMAC_CHx_DSTAT_32to63_BitAddressOffset 32
#define CH23_DSTAT_RSVD_DMAC_CHx_DSTAT_32to63_RegisterSize 32





#define CH23_SSTATAR (Channel23_Registers_Address_Block_BaseAddress + 0x70)
#define CH23_SSTATAR_RegisterSize 64
#define CH23_SSTATAR_RegisterResetValue 0x0
#define CH23_SSTATAR_RegisterResetMask 0xffffffffffffffff





#define CH23_SSTATAR_SSTATAR_BitAddressOffset 0
#define CH23_SSTATAR_SSTATAR_RegisterSize 64





#define CH23_DSTATAR (Channel23_Registers_Address_Block_BaseAddress + 0x78)
#define CH23_DSTATAR_RegisterSize 64
#define CH23_DSTATAR_RegisterResetValue 0x0
#define CH23_DSTATAR_RegisterResetMask 0xffffffffffffffff





#define CH23_DSTATAR_DSTATAR_BitAddressOffset 0
#define CH23_DSTATAR_DSTATAR_RegisterSize 64





#define CH23_INTSTATUS_ENABLEREG (Channel23_Registers_Address_Block_BaseAddress + 0x80)
#define CH23_INTSTATUS_ENABLEREG_RegisterSize 64
#define CH23_INTSTATUS_ENABLEREG_RegisterResetValue 0xffffffffffffffff
#define CH23_INTSTATUS_ENABLEREG_RegisterResetMask 0xffffffffffffffff





#define CH23_INTSTATUS_ENABLEREG_Enable_BLOCK_TFR_DONE_IntStat_BitAddressOffset 0
#define CH23_INTSTATUS_ENABLEREG_Enable_BLOCK_TFR_DONE_IntStat_RegisterSize 1



#define CH23_INTSTATUS_ENABLEREG_Enable_DMA_TFR_DONE_IntStat_BitAddressOffset 1
#define CH23_INTSTATUS_ENABLEREG_Enable_DMA_TFR_DONE_IntStat_RegisterSize 1



#define CH23_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_2_BitAddressOffset 2
#define CH23_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_2_RegisterSize 1



#define CH23_INTSTATUS_ENABLEREG_Enable_SRC_TRANSCOMP_IntStat_BitAddressOffset 3
#define CH23_INTSTATUS_ENABLEREG_Enable_SRC_TRANSCOMP_IntStat_RegisterSize 1



#define CH23_INTSTATUS_ENABLEREG_Enable_DST_TRANSCOMP_IntStat_BitAddressOffset 4
#define CH23_INTSTATUS_ENABLEREG_Enable_DST_TRANSCOMP_IntStat_RegisterSize 1



#define CH23_INTSTATUS_ENABLEREG_Enable_SRC_DEC_ERR_IntStat_BitAddressOffset 5
#define CH23_INTSTATUS_ENABLEREG_Enable_SRC_DEC_ERR_IntStat_RegisterSize 1



#define CH23_INTSTATUS_ENABLEREG_Enable_DST_DEC_ERR_IntStat_BitAddressOffset 6
#define CH23_INTSTATUS_ENABLEREG_Enable_DST_DEC_ERR_IntStat_RegisterSize 1



#define CH23_INTSTATUS_ENABLEREG_Enable_SRC_SLV_ERR_IntStat_BitAddressOffset 7
#define CH23_INTSTATUS_ENABLEREG_Enable_SRC_SLV_ERR_IntStat_RegisterSize 1



#define CH23_INTSTATUS_ENABLEREG_Enable_DST_SLV_ERR_IntStat_BitAddressOffset 8
#define CH23_INTSTATUS_ENABLEREG_Enable_DST_SLV_ERR_IntStat_RegisterSize 1



#define CH23_INTSTATUS_ENABLEREG_Enable_LLI_RD_DEC_ERR_IntStat_BitAddressOffset 9
#define CH23_INTSTATUS_ENABLEREG_Enable_LLI_RD_DEC_ERR_IntStat_RegisterSize 1



#define CH23_INTSTATUS_ENABLEREG_Enable_LLI_WR_DEC_ERR_IntStat_BitAddressOffset 10
#define CH23_INTSTATUS_ENABLEREG_Enable_LLI_WR_DEC_ERR_IntStat_RegisterSize 1



#define CH23_INTSTATUS_ENABLEREG_Enable_LLI_RD_SLV_ERR_IntStat_BitAddressOffset 11
#define CH23_INTSTATUS_ENABLEREG_Enable_LLI_RD_SLV_ERR_IntStat_RegisterSize 1



#define CH23_INTSTATUS_ENABLEREG_Enable_LLI_WR_SLV_ERR_IntStat_BitAddressOffset 12
#define CH23_INTSTATUS_ENABLEREG_Enable_LLI_WR_SLV_ERR_IntStat_RegisterSize 1



#define CH23_INTSTATUS_ENABLEREG_Enable_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_BitAddressOffset 13
#define CH23_INTSTATUS_ENABLEREG_Enable_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_RegisterSize 1



#define CH23_INTSTATUS_ENABLEREG_Enable_SLVIF_MULTIBLKTYPE_ERR_IntStat_BitAddressOffset 14
#define CH23_INTSTATUS_ENABLEREG_Enable_SLVIF_MULTIBLKTYPE_ERR_IntStat_RegisterSize 1



#define CH23_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_15_BitAddressOffset 15
#define CH23_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_15_RegisterSize 1



#define CH23_INTSTATUS_ENABLEREG_Enable_SLVIF_DEC_ERR_IntStat_BitAddressOffset 16
#define CH23_INTSTATUS_ENABLEREG_Enable_SLVIF_DEC_ERR_IntStat_RegisterSize 1



#define CH23_INTSTATUS_ENABLEREG_Enable_SLVIF_WR2RO_ERR_IntStat_BitAddressOffset 17
#define CH23_INTSTATUS_ENABLEREG_Enable_SLVIF_WR2RO_ERR_IntStat_RegisterSize 1



#define CH23_INTSTATUS_ENABLEREG_Enable_SLVIF_RD2RWO_ERR_IntStat_BitAddressOffset 18
#define CH23_INTSTATUS_ENABLEREG_Enable_SLVIF_RD2RWO_ERR_IntStat_RegisterSize 1



#define CH23_INTSTATUS_ENABLEREG_Enable_SLVIF_WRONCHEN_ERR_IntStat_BitAddressOffset 19
#define CH23_INTSTATUS_ENABLEREG_Enable_SLVIF_WRONCHEN_ERR_IntStat_RegisterSize 1



#define CH23_INTSTATUS_ENABLEREG_Enable_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_BitAddressOffset 20
#define CH23_INTSTATUS_ENABLEREG_Enable_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_RegisterSize 1



#define CH23_INTSTATUS_ENABLEREG_Enable_SLVIF_WRONHOLD_ERR_IntStat_BitAddressOffset 21
#define CH23_INTSTATUS_ENABLEREG_Enable_SLVIF_WRONHOLD_ERR_IntStat_RegisterSize 1



#define CH23_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_22to23_BitAddressOffset 22
#define CH23_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_22to23_RegisterSize 2



#define CH23_INTSTATUS_ENABLEREG_Enable_SLVIF_ADDRPARITY_ERR_IntStat_BitAddressOffset 24
#define CH23_INTSTATUS_ENABLEREG_Enable_SLVIF_ADDRPARITY_ERR_IntStat_RegisterSize 1



#define CH23_INTSTATUS_ENABLEREG_Enable_SLVIF_WRPARITY_ERR_IntStat_BitAddressOffset 25
#define CH23_INTSTATUS_ENABLEREG_Enable_SLVIF_WRPARITY_ERR_IntStat_RegisterSize 1



#define CH23_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_26_BitAddressOffset 26
#define CH23_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_26_RegisterSize 1



#define CH23_INTSTATUS_ENABLEREG_Enable_CH_LOCK_CLEARED_IntStat_BitAddressOffset 27
#define CH23_INTSTATUS_ENABLEREG_Enable_CH_LOCK_CLEARED_IntStat_RegisterSize 1



#define CH23_INTSTATUS_ENABLEREG_Enable_CH_SRC_SUSPENDED_IntStat_BitAddressOffset 28
#define CH23_INTSTATUS_ENABLEREG_Enable_CH_SRC_SUSPENDED_IntStat_RegisterSize 1



#define CH23_INTSTATUS_ENABLEREG_Enable_CH_SUSPENDED_IntStat_BitAddressOffset 29
#define CH23_INTSTATUS_ENABLEREG_Enable_CH_SUSPENDED_IntStat_RegisterSize 1



#define CH23_INTSTATUS_ENABLEREG_Enable_CH_DISABLED_IntStat_BitAddressOffset 30
#define CH23_INTSTATUS_ENABLEREG_Enable_CH_DISABLED_IntStat_RegisterSize 1



#define CH23_INTSTATUS_ENABLEREG_Enable_CH_ABORTED_IntStat_BitAddressOffset 31
#define CH23_INTSTATUS_ENABLEREG_Enable_CH_ABORTED_IntStat_RegisterSize 1



#define CH23_INTSTATUS_ENABLEREG_Enable_ECC_PROT_CHMem_CorrERR_IntStat_BitAddressOffset 32
#define CH23_INTSTATUS_ENABLEREG_Enable_ECC_PROT_CHMem_CorrERR_IntStat_RegisterSize 1



#define CH23_INTSTATUS_ENABLEREG_Enable_ECC_PROT_CHMem_UnCorrERR_IntStat_BitAddressOffset 33
#define CH23_INTSTATUS_ENABLEREG_Enable_ECC_PROT_CHMem_UnCorrERR_IntStat_RegisterSize 1



#define CH23_INTSTATUS_ENABLEREG_Enable_ECC_PROT_UIDMem_CorrERR_IntStat_BitAddressOffset 34
#define CH23_INTSTATUS_ENABLEREG_Enable_ECC_PROT_UIDMem_CorrERR_IntStat_RegisterSize 1



#define CH23_INTSTATUS_ENABLEREG_Enable_ECC_PROT_UIDMem_UnCorrERR_IntStat_BitAddressOffset 35
#define CH23_INTSTATUS_ENABLEREG_Enable_ECC_PROT_UIDMem_UnCorrERR_IntStat_RegisterSize 1



#define CH23_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_32to63_BitAddressOffset 36
#define CH23_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_32to63_RegisterSize 28





#define CH23_INTSTATUS (Channel23_Registers_Address_Block_BaseAddress + 0x88)
#define CH23_INTSTATUS_RegisterSize 64
#define CH23_INTSTATUS_RegisterResetValue 0x0
#define CH23_INTSTATUS_RegisterResetMask 0xffffffffffffffff





#define CH23_INTSTATUS_BLOCK_TFR_DONE_IntStat_BitAddressOffset 0
#define CH23_INTSTATUS_BLOCK_TFR_DONE_IntStat_RegisterSize 1



#define CH23_INTSTATUS_DMA_TFR_DONE_IntStat_BitAddressOffset 1
#define CH23_INTSTATUS_DMA_TFR_DONE_IntStat_RegisterSize 1



#define CH23_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_2_BitAddressOffset 2
#define CH23_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_2_RegisterSize 1



#define CH23_INTSTATUS_SRC_TRANSCOMP_IntStat_BitAddressOffset 3
#define CH23_INTSTATUS_SRC_TRANSCOMP_IntStat_RegisterSize 1



#define CH23_INTSTATUS_DST_TRANSCOMP_IntStat_BitAddressOffset 4
#define CH23_INTSTATUS_DST_TRANSCOMP_IntStat_RegisterSize 1



#define CH23_INTSTATUS_SRC_DEC_ERR_IntStat_BitAddressOffset 5
#define CH23_INTSTATUS_SRC_DEC_ERR_IntStat_RegisterSize 1



#define CH23_INTSTATUS_DST_DEC_ERR_IntStat_BitAddressOffset 6
#define CH23_INTSTATUS_DST_DEC_ERR_IntStat_RegisterSize 1



#define CH23_INTSTATUS_SRC_SLV_ERR_IntStat_BitAddressOffset 7
#define CH23_INTSTATUS_SRC_SLV_ERR_IntStat_RegisterSize 1



#define CH23_INTSTATUS_DST_SLV_ERR_IntStat_BitAddressOffset 8
#define CH23_INTSTATUS_DST_SLV_ERR_IntStat_RegisterSize 1



#define CH23_INTSTATUS_LLI_RD_DEC_ERR_IntStat_BitAddressOffset 9
#define CH23_INTSTATUS_LLI_RD_DEC_ERR_IntStat_RegisterSize 1



#define CH23_INTSTATUS_LLI_WR_DEC_ERR_IntStat_BitAddressOffset 10
#define CH23_INTSTATUS_LLI_WR_DEC_ERR_IntStat_RegisterSize 1



#define CH23_INTSTATUS_LLI_RD_SLV_ERR_IntStat_BitAddressOffset 11
#define CH23_INTSTATUS_LLI_RD_SLV_ERR_IntStat_RegisterSize 1



#define CH23_INTSTATUS_LLI_WR_SLV_ERR_IntStat_BitAddressOffset 12
#define CH23_INTSTATUS_LLI_WR_SLV_ERR_IntStat_RegisterSize 1



#define CH23_INTSTATUS_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_BitAddressOffset 13
#define CH23_INTSTATUS_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_RegisterSize 1



#define CH23_INTSTATUS_SLVIF_MULTIBLKTYPE_ERR_IntStat_BitAddressOffset 14
#define CH23_INTSTATUS_SLVIF_MULTIBLKTYPE_ERR_IntStat_RegisterSize 1



#define CH23_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_15_BitAddressOffset 15
#define CH23_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_15_RegisterSize 1



#define CH23_INTSTATUS_SLVIF_DEC_ERR_IntStat_BitAddressOffset 16
#define CH23_INTSTATUS_SLVIF_DEC_ERR_IntStat_RegisterSize 1



#define CH23_INTSTATUS_SLVIF_WR2RO_ERR_IntStat_BitAddressOffset 17
#define CH23_INTSTATUS_SLVIF_WR2RO_ERR_IntStat_RegisterSize 1



#define CH23_INTSTATUS_SLVIF_RD2RWO_ERR_IntStat_BitAddressOffset 18
#define CH23_INTSTATUS_SLVIF_RD2RWO_ERR_IntStat_RegisterSize 1



#define CH23_INTSTATUS_SLVIF_WRONCHEN_ERR_IntStat_BitAddressOffset 19
#define CH23_INTSTATUS_SLVIF_WRONCHEN_ERR_IntStat_RegisterSize 1



#define CH23_INTSTATUS_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_BitAddressOffset 20
#define CH23_INTSTATUS_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_RegisterSize 1



#define CH23_INTSTATUS_SLVIF_WRONHOLD_ERR_IntStat_BitAddressOffset 21
#define CH23_INTSTATUS_SLVIF_WRONHOLD_ERR_IntStat_RegisterSize 1



#define CH23_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_22to23_BitAddressOffset 22
#define CH23_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_22to23_RegisterSize 2



#define CH23_INTSTATUS_SLVIF_ADDRPARITY_ERR_IntStat_BitAddressOffset 24
#define CH23_INTSTATUS_SLVIF_ADDRPARITY_ERR_IntStat_RegisterSize 1



#define CH23_INTSTATUS_SLVIF_WRPARITY_ERR_IntStat_BitAddressOffset 25
#define CH23_INTSTATUS_SLVIF_WRPARITY_ERR_IntStat_RegisterSize 1



#define CH23_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_26_BitAddressOffset 26
#define CH23_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_26_RegisterSize 1



#define CH23_INTSTATUS_CH_LOCK_CLEARED_IntStat_BitAddressOffset 27
#define CH23_INTSTATUS_CH_LOCK_CLEARED_IntStat_RegisterSize 1



#define CH23_INTSTATUS_CH_SRC_SUSPENDED_IntStat_BitAddressOffset 28
#define CH23_INTSTATUS_CH_SRC_SUSPENDED_IntStat_RegisterSize 1



#define CH23_INTSTATUS_CH_SUSPENDED_IntStat_BitAddressOffset 29
#define CH23_INTSTATUS_CH_SUSPENDED_IntStat_RegisterSize 1



#define CH23_INTSTATUS_CH_DISABLED_IntStat_BitAddressOffset 30
#define CH23_INTSTATUS_CH_DISABLED_IntStat_RegisterSize 1



#define CH23_INTSTATUS_CH_ABORTED_IntStat_BitAddressOffset 31
#define CH23_INTSTATUS_CH_ABORTED_IntStat_RegisterSize 1



#define CH23_INTSTATUS_ECC_PROT_CHMem_CorrERR_IntStat_BitAddressOffset 32
#define CH23_INTSTATUS_ECC_PROT_CHMem_CorrERR_IntStat_RegisterSize 1



#define CH23_INTSTATUS_ECC_PROT_CHMem_UnCorrERR_IntStat_BitAddressOffset 33
#define CH23_INTSTATUS_ECC_PROT_CHMem_UnCorrERR_IntStat_RegisterSize 1



#define CH23_INTSTATUS_ECC_PROT_UIDMem_CorrERR_IntStat_BitAddressOffset 34
#define CH23_INTSTATUS_ECC_PROT_UIDMem_CorrERR_IntStat_RegisterSize 1



#define CH23_INTSTATUS_ECC_PROT_UIDMem_UnCorrERR_IntStat_BitAddressOffset 35
#define CH23_INTSTATUS_ECC_PROT_UIDMem_UnCorrERR_IntStat_RegisterSize 1



#define CH23_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_36to63_BitAddressOffset 36
#define CH23_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_36to63_RegisterSize 28





#define CH23_INTSIGNAL_ENABLEREG (Channel23_Registers_Address_Block_BaseAddress + 0x90)
#define CH23_INTSIGNAL_ENABLEREG_RegisterSize 64
#define CH23_INTSIGNAL_ENABLEREG_RegisterResetValue 0xffffffffffffffff
#define CH23_INTSIGNAL_ENABLEREG_RegisterResetMask 0xffffffffffffffff





#define CH23_INTSIGNAL_ENABLEREG_Enable_BLOCK_TFR_DONE_IntSignal_BitAddressOffset 0
#define CH23_INTSIGNAL_ENABLEREG_Enable_BLOCK_TFR_DONE_IntSignal_RegisterSize 1



#define CH23_INTSIGNAL_ENABLEREG_Enable_DMA_TFR_DONE_IntSignal_BitAddressOffset 1
#define CH23_INTSIGNAL_ENABLEREG_Enable_DMA_TFR_DONE_IntSignal_RegisterSize 1



#define CH23_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_2_BitAddressOffset 2
#define CH23_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_2_RegisterSize 1



#define CH23_INTSIGNAL_ENABLEREG_Enable_SRC_TRANSCOMP_IntSignal_BitAddressOffset 3
#define CH23_INTSIGNAL_ENABLEREG_Enable_SRC_TRANSCOMP_IntSignal_RegisterSize 1



#define CH23_INTSIGNAL_ENABLEREG_Enable_DST_TRANSCOMP_IntSignal_BitAddressOffset 4
#define CH23_INTSIGNAL_ENABLEREG_Enable_DST_TRANSCOMP_IntSignal_RegisterSize 1



#define CH23_INTSIGNAL_ENABLEREG_Enable_SRC_DEC_ERR_IntSignal_BitAddressOffset 5
#define CH23_INTSIGNAL_ENABLEREG_Enable_SRC_DEC_ERR_IntSignal_RegisterSize 1



#define CH23_INTSIGNAL_ENABLEREG_Enable_DST_DEC_ERR_IntSignal_BitAddressOffset 6
#define CH23_INTSIGNAL_ENABLEREG_Enable_DST_DEC_ERR_IntSignal_RegisterSize 1



#define CH23_INTSIGNAL_ENABLEREG_Enable_SRC_SLV_ERR_IntSignal_BitAddressOffset 7
#define CH23_INTSIGNAL_ENABLEREG_Enable_SRC_SLV_ERR_IntSignal_RegisterSize 1



#define CH23_INTSIGNAL_ENABLEREG_Enable_DST_SLV_ERR_IntSignal_BitAddressOffset 8
#define CH23_INTSIGNAL_ENABLEREG_Enable_DST_SLV_ERR_IntSignal_RegisterSize 1



#define CH23_INTSIGNAL_ENABLEREG_Enable_LLI_RD_DEC_ERR_IntSignal_BitAddressOffset 9
#define CH23_INTSIGNAL_ENABLEREG_Enable_LLI_RD_DEC_ERR_IntSignal_RegisterSize 1



#define CH23_INTSIGNAL_ENABLEREG_Enable_LLI_WR_DEC_ERR_IntSignal_BitAddressOffset 10
#define CH23_INTSIGNAL_ENABLEREG_Enable_LLI_WR_DEC_ERR_IntSignal_RegisterSize 1



#define CH23_INTSIGNAL_ENABLEREG_Enable_LLI_RD_SLV_ERR_IntSignal_BitAddressOffset 11
#define CH23_INTSIGNAL_ENABLEREG_Enable_LLI_RD_SLV_ERR_IntSignal_RegisterSize 1



#define CH23_INTSIGNAL_ENABLEREG_Enable_LLI_WR_SLV_ERR_IntSignal_BitAddressOffset 12
#define CH23_INTSIGNAL_ENABLEREG_Enable_LLI_WR_SLV_ERR_IntSignal_RegisterSize 1



#define CH23_INTSIGNAL_ENABLEREG_Enable_SHADOWREG_OR_LLI_INVALID_ERR_IntSignal_BitAddressOffset 13
#define CH23_INTSIGNAL_ENABLEREG_Enable_SHADOWREG_OR_LLI_INVALID_ERR_IntSignal_RegisterSize 1



#define CH23_INTSIGNAL_ENABLEREG_Enable_SLVIF_MULTIBLKTYPE_ERR_IntSignal_BitAddressOffset 14
#define CH23_INTSIGNAL_ENABLEREG_Enable_SLVIF_MULTIBLKTYPE_ERR_IntSignal_RegisterSize 1



#define CH23_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_15_BitAddressOffset 15
#define CH23_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_15_RegisterSize 1



#define CH23_INTSIGNAL_ENABLEREG_Enable_SLVIF_DEC_ERR_IntSignal_BitAddressOffset 16
#define CH23_INTSIGNAL_ENABLEREG_Enable_SLVIF_DEC_ERR_IntSignal_RegisterSize 1



#define CH23_INTSIGNAL_ENABLEREG_Enable_SLVIF_WR2RO_ERR_IntSignal_BitAddressOffset 17
#define CH23_INTSIGNAL_ENABLEREG_Enable_SLVIF_WR2RO_ERR_IntSignal_RegisterSize 1



#define CH23_INTSIGNAL_ENABLEREG_Enable_SLVIF_RD2RWO_ERR_IntSignal_BitAddressOffset 18
#define CH23_INTSIGNAL_ENABLEREG_Enable_SLVIF_RD2RWO_ERR_IntSignal_RegisterSize 1



#define CH23_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRONCHEN_ERR_IntSignal_BitAddressOffset 19
#define CH23_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRONCHEN_ERR_IntSignal_RegisterSize 1



#define CH23_INTSIGNAL_ENABLEREG_Enable_SLVIF_SHADOWREG_WRON_VALID_ERR_IntSignal_BitAddressOffset 20
#define CH23_INTSIGNAL_ENABLEREG_Enable_SLVIF_SHADOWREG_WRON_VALID_ERR_IntSignal_RegisterSize 1



#define CH23_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRONHOLD_ERR_IntSignal_BitAddressOffset 21
#define CH23_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRONHOLD_ERR_IntSignal_RegisterSize 1



#define CH23_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_22to23_BitAddressOffset 22
#define CH23_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_22to23_RegisterSize 2



#define CH23_INTSIGNAL_ENABLEREG_Enable_SLVIF_ADDRPARITY_ERR_IntSignal_BitAddressOffset 24
#define CH23_INTSIGNAL_ENABLEREG_Enable_SLVIF_ADDRPARITY_ERR_IntSignal_RegisterSize 1



#define CH23_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRPARITY_ERR_IntSignal_BitAddressOffset 25
#define CH23_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRPARITY_ERR_IntSignal_RegisterSize 1



#define CH23_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_26_BitAddressOffset 26
#define CH23_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_26_RegisterSize 1



#define CH23_INTSIGNAL_ENABLEREG_Enable_CH_LOCK_CLEARED_IntSignal_BitAddressOffset 27
#define CH23_INTSIGNAL_ENABLEREG_Enable_CH_LOCK_CLEARED_IntSignal_RegisterSize 1



#define CH23_INTSIGNAL_ENABLEREG_Enable_CH_SRC_SUSPENDED_IntSignal_BitAddressOffset 28
#define CH23_INTSIGNAL_ENABLEREG_Enable_CH_SRC_SUSPENDED_IntSignal_RegisterSize 1



#define CH23_INTSIGNAL_ENABLEREG_Enable_CH_SUSPENDED_IntSignal_BitAddressOffset 29
#define CH23_INTSIGNAL_ENABLEREG_Enable_CH_SUSPENDED_IntSignal_RegisterSize 1



#define CH23_INTSIGNAL_ENABLEREG_Enable_CH_DISABLED_IntSignal_BitAddressOffset 30
#define CH23_INTSIGNAL_ENABLEREG_Enable_CH_DISABLED_IntSignal_RegisterSize 1



#define CH23_INTSIGNAL_ENABLEREG_Enable_CH_ABORTED_IntSignal_BitAddressOffset 31
#define CH23_INTSIGNAL_ENABLEREG_Enable_CH_ABORTED_IntSignal_RegisterSize 1



#define CH23_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_CHMem_CorrERR_IntSignal_BitAddressOffset 32
#define CH23_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_CHMem_CorrERR_IntSignal_RegisterSize 1



#define CH23_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_CHMem_UnCorrERR_IntSignal_BitAddressOffset 33
#define CH23_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_CHMem_UnCorrERR_IntSignal_RegisterSize 1



#define CH23_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_UIDMem_CorrERR_IntSignal_BitAddressOffset 34
#define CH23_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_UIDMem_CorrERR_IntSignal_RegisterSize 1



#define CH23_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_UIDMem_UnCorrERR_IntSignal_BitAddressOffset 35
#define CH23_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_UIDMem_UnCorrERR_IntSignal_RegisterSize 1



#define CH23_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_36to63_BitAddressOffset 36
#define CH23_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_36to63_RegisterSize 28





#define CH23_INTCLEARREG (Channel23_Registers_Address_Block_BaseAddress + 0x98)
#define CH23_INTCLEARREG_RegisterSize 64
#define CH23_INTCLEARREG_RegisterResetValue 0x0
#define CH23_INTCLEARREG_RegisterResetMask 0xffffffffffffffff





#define CH23_INTCLEARREG_Clear_BLOCK_TFR_DONE_IntStat_BitAddressOffset 0
#define CH23_INTCLEARREG_Clear_BLOCK_TFR_DONE_IntStat_RegisterSize 1



#define CH23_INTCLEARREG_Clear_DMA_TFR_DONE_IntStat_BitAddressOffset 1
#define CH23_INTCLEARREG_Clear_DMA_TFR_DONE_IntStat_RegisterSize 1



#define CH23_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_2_BitAddressOffset 2
#define CH23_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_2_RegisterSize 1



#define CH23_INTCLEARREG_Clear_SRC_TRANSCOMP_IntStat_BitAddressOffset 3
#define CH23_INTCLEARREG_Clear_SRC_TRANSCOMP_IntStat_RegisterSize 1



#define CH23_INTCLEARREG_Clear_DST_TRANSCOMP_IntStat_BitAddressOffset 4
#define CH23_INTCLEARREG_Clear_DST_TRANSCOMP_IntStat_RegisterSize 1



#define CH23_INTCLEARREG_Clear_SRC_DEC_ERR_IntStat_BitAddressOffset 5
#define CH23_INTCLEARREG_Clear_SRC_DEC_ERR_IntStat_RegisterSize 1



#define CH23_INTCLEARREG_Clear_DST_DEC_ERR_IntStat_BitAddressOffset 6
#define CH23_INTCLEARREG_Clear_DST_DEC_ERR_IntStat_RegisterSize 1



#define CH23_INTCLEARREG_Clear_SRC_SLV_ERR_IntStat_BitAddressOffset 7
#define CH23_INTCLEARREG_Clear_SRC_SLV_ERR_IntStat_RegisterSize 1



#define CH23_INTCLEARREG_Clear_DST_SLV_ERR_IntStat_BitAddressOffset 8
#define CH23_INTCLEARREG_Clear_DST_SLV_ERR_IntStat_RegisterSize 1



#define CH23_INTCLEARREG_Clear_LLI_RD_DEC_ERR_IntStat_BitAddressOffset 9
#define CH23_INTCLEARREG_Clear_LLI_RD_DEC_ERR_IntStat_RegisterSize 1



#define CH23_INTCLEARREG_Clear_LLI_WR_DEC_ERR_IntStat_BitAddressOffset 10
#define CH23_INTCLEARREG_Clear_LLI_WR_DEC_ERR_IntStat_RegisterSize 1



#define CH23_INTCLEARREG_Clear_LLI_RD_SLV_ERR_IntStat_BitAddressOffset 11
#define CH23_INTCLEARREG_Clear_LLI_RD_SLV_ERR_IntStat_RegisterSize 1



#define CH23_INTCLEARREG_Clear_LLI_WR_SLV_ERR_IntStat_BitAddressOffset 12
#define CH23_INTCLEARREG_Clear_LLI_WR_SLV_ERR_IntStat_RegisterSize 1



#define CH23_INTCLEARREG_Clear_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_BitAddressOffset 13
#define CH23_INTCLEARREG_Clear_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_RegisterSize 1



#define CH23_INTCLEARREG_Clear_SLVIF_MULTIBLKTYPE_ERR_IntStat_BitAddressOffset 14
#define CH23_INTCLEARREG_Clear_SLVIF_MULTIBLKTYPE_ERR_IntStat_RegisterSize 1



#define CH23_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_15_BitAddressOffset 15
#define CH23_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_15_RegisterSize 1



#define CH23_INTCLEARREG_Clear_SLVIF_DEC_ERR_IntStat_BitAddressOffset 16
#define CH23_INTCLEARREG_Clear_SLVIF_DEC_ERR_IntStat_RegisterSize 1



#define CH23_INTCLEARREG_Clear_SLVIF_WR2RO_ERR_IntStat_BitAddressOffset 17
#define CH23_INTCLEARREG_Clear_SLVIF_WR2RO_ERR_IntStat_RegisterSize 1



#define CH23_INTCLEARREG_Clear_SLVIF_RD2RWO_ERR_IntStat_BitAddressOffset 18
#define CH23_INTCLEARREG_Clear_SLVIF_RD2RWO_ERR_IntStat_RegisterSize 1



#define CH23_INTCLEARREG_Clear_SLVIF_WRONCHEN_ERR_IntStat_BitAddressOffset 19
#define CH23_INTCLEARREG_Clear_SLVIF_WRONCHEN_ERR_IntStat_RegisterSize 1



#define CH23_INTCLEARREG_Clear_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_BitAddressOffset 20
#define CH23_INTCLEARREG_Clear_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_RegisterSize 1



#define CH23_INTCLEARREG_Clear_SLVIF_WRONHOLD_ERR_IntStat_BitAddressOffset 21
#define CH23_INTCLEARREG_Clear_SLVIF_WRONHOLD_ERR_IntStat_RegisterSize 1



#define CH23_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_22to23_BitAddressOffset 22
#define CH23_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_22to23_RegisterSize 2



#define CH23_INTCLEARREG_Clear_SLVIF_ADDRPARITY_ERR_IntStat_BitAddressOffset 24
#define CH23_INTCLEARREG_Clear_SLVIF_ADDRPARITY_ERR_IntStat_RegisterSize 1



#define CH23_INTCLEARREG_Clear_SLVIF_WRPARITY_ERR_IntStat_BitAddressOffset 25
#define CH23_INTCLEARREG_Clear_SLVIF_WRPARITY_ERR_IntStat_RegisterSize 1



#define CH23_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_26_BitAddressOffset 26
#define CH23_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_26_RegisterSize 1



#define CH23_INTCLEARREG_Clear_CH_LOCK_CLEARED_IntStat_BitAddressOffset 27
#define CH23_INTCLEARREG_Clear_CH_LOCK_CLEARED_IntStat_RegisterSize 1



#define CH23_INTCLEARREG_Clear_CH_SRC_SUSPENDED_IntStat_BitAddressOffset 28
#define CH23_INTCLEARREG_Clear_CH_SRC_SUSPENDED_IntStat_RegisterSize 1



#define CH23_INTCLEARREG_Clear_CH_SUSPENDED_IntStat_BitAddressOffset 29
#define CH23_INTCLEARREG_Clear_CH_SUSPENDED_IntStat_RegisterSize 1



#define CH23_INTCLEARREG_Clear_CH_DISABLED_IntStat_BitAddressOffset 30
#define CH23_INTCLEARREG_Clear_CH_DISABLED_IntStat_RegisterSize 1



#define CH23_INTCLEARREG_Clear_CH_ABORTED_IntStat_BitAddressOffset 31
#define CH23_INTCLEARREG_Clear_CH_ABORTED_IntStat_RegisterSize 1



#define CH23_INTCLEARREG_Clear_ECC_PROT_CHMem_CorrERR_IntStat_BitAddressOffset 32
#define CH23_INTCLEARREG_Clear_ECC_PROT_CHMem_CorrERR_IntStat_RegisterSize 1



#define CH23_INTCLEARREG_Clear_ECC_PROT_CHMem_UnCorrERR_IntStat_BitAddressOffset 33
#define CH23_INTCLEARREG_Clear_ECC_PROT_CHMem_UnCorrERR_IntStat_RegisterSize 1



#define CH23_INTCLEARREG_Clear_ECC_PROT_UIDMem_CorrERR_IntStat_BitAddressOffset 34
#define CH23_INTCLEARREG_Clear_ECC_PROT_UIDMem_CorrERR_IntStat_RegisterSize 1



#define CH23_INTCLEARREG_Clear_ECC_PROT_UIDMem_UnCorrERR_IntStat_BitAddressOffset 35
#define CH23_INTCLEARREG_Clear_ECC_PROT_UIDMem_UnCorrERR_IntStat_RegisterSize 1



#define CH23_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_36to63_BitAddressOffset 36
#define CH23_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_36to63_RegisterSize 28





#define CH23_CFG_EXTD (Channel23_Registers_Address_Block_BaseAddress + 0xa0)
#define CH23_CFG_EXTD_RegisterSize 64
#define CH23_CFG_EXTD_RegisterResetValue 0x0
#define CH23_CFG_EXTD_RegisterResetMask 0xffffffffffffffff





#define CH23_CFG_EXTD_LLI_AXPROT_BitAddressOffset 0
#define CH23_CFG_EXTD_LLI_AXPROT_RegisterSize 3



#define CH23_CFG_EXTD_LLI_AXCACHE_BitAddressOffset 3
#define CH23_CFG_EXTD_LLI_AXCACHE_RegisterSize 4



#define CH23_CFG_EXTD_RSVD_DMAC_CHx_CFG_EXTD_7to63_BitAddressOffset 7
#define CH23_CFG_EXTD_RSVD_DMAC_CHx_CFG_EXTD_7to63_RegisterSize 57



#define Channel24_Registers_Address_Block_BaseAddress 0x1800



#define CH24_SAR (Channel24_Registers_Address_Block_BaseAddress + 0x0)
#define CH24_SAR_RegisterSize 64
#define CH24_SAR_RegisterResetValue 0x0
#define CH24_SAR_RegisterResetMask 0xffffffffffffffff





#define CH24_SAR_SAR_BitAddressOffset 0
#define CH24_SAR_SAR_RegisterSize 64





#define CH24_DAR (Channel24_Registers_Address_Block_BaseAddress + 0x8)
#define CH24_DAR_RegisterSize 64
#define CH24_DAR_RegisterResetValue 0x0
#define CH24_DAR_RegisterResetMask 0xffffffffffffffff





#define CH24_DAR_DAR_BitAddressOffset 0
#define CH24_DAR_DAR_RegisterSize 64





#define CH24_BLOCK_TS (Channel24_Registers_Address_Block_BaseAddress + 0x10)
#define CH24_BLOCK_TS_RegisterSize 64
#define CH24_BLOCK_TS_RegisterResetValue 0x0
#define CH24_BLOCK_TS_RegisterResetMask 0xffffffffffffffff





#define CH24_BLOCK_TS_BLOCK_TS_BitAddressOffset 0
#define CH24_BLOCK_TS_BLOCK_TS_RegisterSize 22



#define CH24_BLOCK_TS_RSVD_DMAC_CHx_BLOCK_TSREG_63to22_BitAddressOffset 22
#define CH24_BLOCK_TS_RSVD_DMAC_CHx_BLOCK_TSREG_63to22_RegisterSize 42





#define CH24_CTL (Channel24_Registers_Address_Block_BaseAddress + 0x18)
#define CH24_CTL_RegisterSize 64
#define CH24_CTL_RegisterResetValue 0x1200
#define CH24_CTL_RegisterResetMask 0xffffffffffffffff





#define CH24_CTL_SMS_BitAddressOffset 0
#define CH24_CTL_SMS_RegisterSize 1



#define CH24_CTL_RSVD_DMAC_CHx_CTL_1_BitAddressOffset 1
#define CH24_CTL_RSVD_DMAC_CHx_CTL_1_RegisterSize 1



#define CH24_CTL_DMS_BitAddressOffset 2
#define CH24_CTL_DMS_RegisterSize 1



#define CH24_CTL_RSVD_DMAC_CHx_CTL_3_BitAddressOffset 3
#define CH24_CTL_RSVD_DMAC_CHx_CTL_3_RegisterSize 1



#define CH24_CTL_SINC_BitAddressOffset 4
#define CH24_CTL_SINC_RegisterSize 1



#define CH24_CTL_RSVD_DMAC_CHx_CTL_5_BitAddressOffset 5
#define CH24_CTL_RSVD_DMAC_CHx_CTL_5_RegisterSize 1



#define CH24_CTL_DINC_BitAddressOffset 6
#define CH24_CTL_DINC_RegisterSize 1



#define CH24_CTL_RSVD_DMAC_CHx_CTL_7_BitAddressOffset 7
#define CH24_CTL_RSVD_DMAC_CHx_CTL_7_RegisterSize 1



#define CH24_CTL_SRC_TR_WIDTH_BitAddressOffset 8
#define CH24_CTL_SRC_TR_WIDTH_RegisterSize 3



#define CH24_CTL_DST_TR_WIDTH_BitAddressOffset 11
#define CH24_CTL_DST_TR_WIDTH_RegisterSize 3



#define CH24_CTL_SRC_MSIZE_BitAddressOffset 14
#define CH24_CTL_SRC_MSIZE_RegisterSize 4



#define CH24_CTL_DST_MSIZE_BitAddressOffset 18
#define CH24_CTL_DST_MSIZE_RegisterSize 4



#define CH24_CTL_AR_CACHE_BitAddressOffset 22
#define CH24_CTL_AR_CACHE_RegisterSize 4



#define CH24_CTL_AW_CACHE_BitAddressOffset 26
#define CH24_CTL_AW_CACHE_RegisterSize 4



#define CH24_CTL_NonPosted_LastWrite_En_BitAddressOffset 30
#define CH24_CTL_NonPosted_LastWrite_En_RegisterSize 1



#define CH24_CTL_RSVD_DMAC_CHx_CTL_31_BitAddressOffset 31
#define CH24_CTL_RSVD_DMAC_CHx_CTL_31_RegisterSize 1



#define CH24_CTL_AR_PROT_BitAddressOffset 32
#define CH24_CTL_AR_PROT_RegisterSize 3



#define CH24_CTL_AW_PROT_BitAddressOffset 35
#define CH24_CTL_AW_PROT_RegisterSize 3



#define CH24_CTL_ARLEN_EN_BitAddressOffset 38
#define CH24_CTL_ARLEN_EN_RegisterSize 1



#define CH24_CTL_ARLEN_BitAddressOffset 39
#define CH24_CTL_ARLEN_RegisterSize 8



#define CH24_CTL_AWLEN_EN_BitAddressOffset 47
#define CH24_CTL_AWLEN_EN_RegisterSize 1



#define CH24_CTL_AWLEN_BitAddressOffset 48
#define CH24_CTL_AWLEN_RegisterSize 8



#define CH24_CTL_SRC_STAT_EN_BitAddressOffset 56
#define CH24_CTL_SRC_STAT_EN_RegisterSize 1



#define CH24_CTL_DST_STAT_EN_BitAddressOffset 57
#define CH24_CTL_DST_STAT_EN_RegisterSize 1



#define CH24_CTL_IOC_BlkTfr_BitAddressOffset 58
#define CH24_CTL_IOC_BlkTfr_RegisterSize 1



#define CH24_CTL_RSVD_DMAC_CHx_CTL_59to61_BitAddressOffset 59
#define CH24_CTL_RSVD_DMAC_CHx_CTL_59to61_RegisterSize 3



#define CH24_CTL_SHADOWREG_OR_LLI_LAST_BitAddressOffset 62
#define CH24_CTL_SHADOWREG_OR_LLI_LAST_RegisterSize 1



#define CH24_CTL_SHADOWREG_OR_LLI_VALID_BitAddressOffset 63
#define CH24_CTL_SHADOWREG_OR_LLI_VALID_RegisterSize 1





#define CH24_CFG2 (Channel24_Registers_Address_Block_BaseAddress + 0x20)
#define CH24_CFG2_RegisterSize 64
#define CH24_CFG2_RegisterResetValue 0x3001b00000000
#define CH24_CFG2_RegisterResetMask 0xffffffffffffffff





#define CH24_CFG2_SRC_MULTBLK_TYPE_BitAddressOffset 0
#define CH24_CFG2_SRC_MULTBLK_TYPE_RegisterSize 2



#define CH24_CFG2_DST_MULTBLK_TYPE_BitAddressOffset 2
#define CH24_CFG2_DST_MULTBLK_TYPE_RegisterSize 2



#define CH24_CFG2_SRC_PER_BitAddressOffset 4
#define CH24_CFG2_SRC_PER_RegisterSize 5



#define CH24_CFG2_RSVD_DMAC_CHx_CFG_9_4_BitAddressOffset 9
#define CH24_CFG2_RSVD_DMAC_CHx_CFG_9_4_RegisterSize 1



#define CH24_CFG2_RSVD_DMAC_CHx_CFG_10_BitAddressOffset 10
#define CH24_CFG2_RSVD_DMAC_CHx_CFG_10_RegisterSize 1



#define CH24_CFG2_DST_PER_BitAddressOffset 11
#define CH24_CFG2_DST_PER_RegisterSize 5



#define CH24_CFG2_RSVD_DMAC_CHx_CFG_16_11_BitAddressOffset 16
#define CH24_CFG2_RSVD_DMAC_CHx_CFG_16_11_RegisterSize 1



#define CH24_CFG2_RSVD_DMAC_CHx_CFG_17_BitAddressOffset 17
#define CH24_CFG2_RSVD_DMAC_CHx_CFG_17_RegisterSize 1



#define CH24_CFG2_RD_UID_BitAddressOffset 18
#define CH24_CFG2_RD_UID_RegisterSize 4



#define CH24_CFG2_RSVD_DMAC_CHx_CFG_22to24_BitAddressOffset 22
#define CH24_CFG2_RSVD_DMAC_CHx_CFG_22to24_RegisterSize 3



#define CH24_CFG2_WR_UID_BitAddressOffset 25
#define CH24_CFG2_WR_UID_RegisterSize 4



#define CH24_CFG2_RSVD_DMAC_CHx_CFG_29to31_BitAddressOffset 29
#define CH24_CFG2_RSVD_DMAC_CHx_CFG_29to31_RegisterSize 3



#define CH24_CFG2_TT_FC_BitAddressOffset 32
#define CH24_CFG2_TT_FC_RegisterSize 3



#define CH24_CFG2_HS_SEL_SRC_BitAddressOffset 35
#define CH24_CFG2_HS_SEL_SRC_RegisterSize 1



#define CH24_CFG2_HS_SEL_DST_BitAddressOffset 36
#define CH24_CFG2_HS_SEL_DST_RegisterSize 1



#define CH24_CFG2_SRC_HWHS_POL_BitAddressOffset 37
#define CH24_CFG2_SRC_HWHS_POL_RegisterSize 1



#define CH24_CFG2_DST_HWHS_POL_BitAddressOffset 38
#define CH24_CFG2_DST_HWHS_POL_RegisterSize 1



#define CH24_CFG2_RSVD_DMAC_CHx_CFG_39to46_BitAddressOffset 39
#define CH24_CFG2_RSVD_DMAC_CHx_CFG_39to46_RegisterSize 8



#define CH24_CFG2_CH_PRIOR_BitAddressOffset 47
#define CH24_CFG2_CH_PRIOR_RegisterSize 5



#define CH24_CFG2_LOCK_CH_BitAddressOffset 52
#define CH24_CFG2_LOCK_CH_RegisterSize 1



#define CH24_CFG2_LOCK_CH_L_BitAddressOffset 53
#define CH24_CFG2_LOCK_CH_L_RegisterSize 2



#define CH24_CFG2_SRC_OSR_LMT_BitAddressOffset 55
#define CH24_CFG2_SRC_OSR_LMT_RegisterSize 4



#define CH24_CFG2_DST_OSR_LMT_BitAddressOffset 59
#define CH24_CFG2_DST_OSR_LMT_RegisterSize 4



#define CH24_CFG2_RSVD_DMAC_CHx_CFG_63_BitAddressOffset 63
#define CH24_CFG2_RSVD_DMAC_CHx_CFG_63_RegisterSize 1





#define CH24_LLP (Channel24_Registers_Address_Block_BaseAddress + 0x28)
#define CH24_LLP_RegisterSize 64
#define CH24_LLP_RegisterResetValue 0x0
#define CH24_LLP_RegisterResetMask 0xffffffffffffffff





#define CH24_LLP_LMS_BitAddressOffset 0
#define CH24_LLP_LMS_RegisterSize 1



#define CH24_LLP_RSVD_DMAC_CHx_LLP_1to5_BitAddressOffset 1
#define CH24_LLP_RSVD_DMAC_CHx_LLP_1to5_RegisterSize 5



#define CH24_LLP_LOC_BitAddressOffset 6
#define CH24_LLP_LOC_RegisterSize 58





#define CH24_STATUSREG (Channel24_Registers_Address_Block_BaseAddress + 0x30)
#define CH24_STATUSREG_RegisterSize 64
#define CH24_STATUSREG_RegisterResetValue 0x0
#define CH24_STATUSREG_RegisterResetMask 0xffffffffffffffff





#define CH24_STATUSREG_CMPLTD_BLK_TFR_SIZE_BitAddressOffset 0
#define CH24_STATUSREG_CMPLTD_BLK_TFR_SIZE_RegisterSize 22



#define CH24_STATUSREG_RSVD_DMAC_CHx_STATUSREG_22to31_BitAddressOffset 22
#define CH24_STATUSREG_RSVD_DMAC_CHx_STATUSREG_22to31_RegisterSize 10



#define CH24_STATUSREG_DATA_LEFT_IN_FIFO_BitAddressOffset 32
#define CH24_STATUSREG_DATA_LEFT_IN_FIFO_RegisterSize 15



#define CH24_STATUSREG_RSVD_DMAC_CHx_STATUSREG_47to63_BitAddressOffset 47
#define CH24_STATUSREG_RSVD_DMAC_CHx_STATUSREG_47to63_RegisterSize 17





#define CH24_SWHSSRCREG (Channel24_Registers_Address_Block_BaseAddress + 0x38)
#define CH24_SWHSSRCREG_RegisterSize 64
#define CH24_SWHSSRCREG_RegisterResetValue 0x0
#define CH24_SWHSSRCREG_RegisterResetMask 0xffffffffffffffff





#define CH24_SWHSSRCREG_SWHS_REQ_SRC_BitAddressOffset 0
#define CH24_SWHSSRCREG_SWHS_REQ_SRC_RegisterSize 1



#define CH24_SWHSSRCREG_SWHS_REQ_SRC_WE_BitAddressOffset 1
#define CH24_SWHSSRCREG_SWHS_REQ_SRC_WE_RegisterSize 1



#define CH24_SWHSSRCREG_SWHS_SGLREQ_SRC_BitAddressOffset 2
#define CH24_SWHSSRCREG_SWHS_SGLREQ_SRC_RegisterSize 1



#define CH24_SWHSSRCREG_SWHS_SGLREQ_SRC_WE_BitAddressOffset 3
#define CH24_SWHSSRCREG_SWHS_SGLREQ_SRC_WE_RegisterSize 1



#define CH24_SWHSSRCREG_SWHS_LST_SRC_BitAddressOffset 4
#define CH24_SWHSSRCREG_SWHS_LST_SRC_RegisterSize 1



#define CH24_SWHSSRCREG_SWHS_LST_SRC_WE_BitAddressOffset 5
#define CH24_SWHSSRCREG_SWHS_LST_SRC_WE_RegisterSize 1



#define CH24_SWHSSRCREG_RSVD_DMAC_CHx_SWHSSRCREG_6to63_BitAddressOffset 6
#define CH24_SWHSSRCREG_RSVD_DMAC_CHx_SWHSSRCREG_6to63_RegisterSize 58





#define CH24_SWHSDSTREG (Channel24_Registers_Address_Block_BaseAddress + 0x40)
#define CH24_SWHSDSTREG_RegisterSize 64
#define CH24_SWHSDSTREG_RegisterResetValue 0x0
#define CH24_SWHSDSTREG_RegisterResetMask 0xffffffffffffffff





#define CH24_SWHSDSTREG_SWHS_REQ_DST_BitAddressOffset 0
#define CH24_SWHSDSTREG_SWHS_REQ_DST_RegisterSize 1



#define CH24_SWHSDSTREG_SWHS_REQ_DST_WE_BitAddressOffset 1
#define CH24_SWHSDSTREG_SWHS_REQ_DST_WE_RegisterSize 1



#define CH24_SWHSDSTREG_SWHS_SGLREQ_DST_BitAddressOffset 2
#define CH24_SWHSDSTREG_SWHS_SGLREQ_DST_RegisterSize 1



#define CH24_SWHSDSTREG_SWHS_SGLREQ_DST_WE_BitAddressOffset 3
#define CH24_SWHSDSTREG_SWHS_SGLREQ_DST_WE_RegisterSize 1



#define CH24_SWHSDSTREG_SWHS_LST_DST_BitAddressOffset 4
#define CH24_SWHSDSTREG_SWHS_LST_DST_RegisterSize 1



#define CH24_SWHSDSTREG_SWHS_LST_DST_WE_BitAddressOffset 5
#define CH24_SWHSDSTREG_SWHS_LST_DST_WE_RegisterSize 1



#define CH24_SWHSDSTREG_RSVD_DMAC_CHx_SWHSDSTREG_6to63_BitAddressOffset 6
#define CH24_SWHSDSTREG_RSVD_DMAC_CHx_SWHSDSTREG_6to63_RegisterSize 58





#define CH24_BLK_TFR_RESUMEREQREG (Channel24_Registers_Address_Block_BaseAddress + 0x48)
#define CH24_BLK_TFR_RESUMEREQREG_RegisterSize 64
#define CH24_BLK_TFR_RESUMEREQREG_RegisterResetValue 0x0
#define CH24_BLK_TFR_RESUMEREQREG_RegisterResetMask 0xffffffffffffffff





#define CH24_BLK_TFR_RESUMEREQREG_BLK_TFR_RESUMEREQ_BitAddressOffset 0
#define CH24_BLK_TFR_RESUMEREQREG_BLK_TFR_RESUMEREQ_RegisterSize 1



#define CH24_BLK_TFR_RESUMEREQREG_RSVD_DMAC_CHx_BLK_TFR_RESUMEREQREG_1to63_BitAddressOffset 1
#define CH24_BLK_TFR_RESUMEREQREG_RSVD_DMAC_CHx_BLK_TFR_RESUMEREQREG_1to63_RegisterSize 63





#define CH24_AXI_IDREG (Channel24_Registers_Address_Block_BaseAddress + 0x50)
#define CH24_AXI_IDREG_RegisterSize 64
#define CH24_AXI_IDREG_RegisterResetValue 0x0
#define CH24_AXI_IDREG_RegisterResetMask 0xffffffffffffffff





#define CH24_AXI_IDREG_AXI_READ_ID_SUFFIX_BitAddressOffset 0
#define CH24_AXI_IDREG_AXI_READ_ID_SUFFIX_RegisterSize 2



#define CH24_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_IDW_L2NCm1to31_BitAddressOffset 2
#define CH24_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_IDW_L2NCm1to31_RegisterSize 14



#define CH24_AXI_IDREG_AXI_WRITE_ID_SUFFIX_BitAddressOffset 16
#define CH24_AXI_IDREG_AXI_WRITE_ID_SUFFIX_RegisterSize 2



#define CH24_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_IDW_L2NCm32to63_BitAddressOffset 18
#define CH24_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_IDW_L2NCm32to63_RegisterSize 14



#define CH24_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_32to63_BitAddressOffset 32
#define CH24_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_32to63_RegisterSize 32





#define CH24_AXI_QOSREG (Channel24_Registers_Address_Block_BaseAddress + 0x58)
#define CH24_AXI_QOSREG_RegisterSize 64
#define CH24_AXI_QOSREG_RegisterResetValue 0x0
#define CH24_AXI_QOSREG_RegisterResetMask 0xffffffffffffffff





#define CH24_AXI_QOSREG_AXI_AWQOS_BitAddressOffset 0
#define CH24_AXI_QOSREG_AXI_AWQOS_RegisterSize 4



#define CH24_AXI_QOSREG_AXI_ARQOS_BitAddressOffset 4
#define CH24_AXI_QOSREG_AXI_ARQOS_RegisterSize 4



#define CH24_AXI_QOSREG_RSVD_DMAC_CHx_AXI_QOSREG_8to63_BitAddressOffset 8
#define CH24_AXI_QOSREG_RSVD_DMAC_CHx_AXI_QOSREG_8to63_RegisterSize 56





#define CH24_SSTAT (Channel24_Registers_Address_Block_BaseAddress + 0x60)
#define CH24_SSTAT_RegisterSize 64
#define CH24_SSTAT_RegisterResetValue 0x0
#define CH24_SSTAT_RegisterResetMask 0xffffffffffffffff





#define CH24_SSTAT_SSTAT_BitAddressOffset 0
#define CH24_SSTAT_SSTAT_RegisterSize 32



#define CH24_SSTAT_RSVD_DMAC_CHx_SSTAT_32to63_BitAddressOffset 32
#define CH24_SSTAT_RSVD_DMAC_CHx_SSTAT_32to63_RegisterSize 32





#define CH24_DSTAT (Channel24_Registers_Address_Block_BaseAddress + 0x68)
#define CH24_DSTAT_RegisterSize 64
#define CH24_DSTAT_RegisterResetValue 0x0
#define CH24_DSTAT_RegisterResetMask 0xffffffffffffffff





#define CH24_DSTAT_DSTAT_BitAddressOffset 0
#define CH24_DSTAT_DSTAT_RegisterSize 32



#define CH24_DSTAT_RSVD_DMAC_CHx_DSTAT_32to63_BitAddressOffset 32
#define CH24_DSTAT_RSVD_DMAC_CHx_DSTAT_32to63_RegisterSize 32





#define CH24_SSTATAR (Channel24_Registers_Address_Block_BaseAddress + 0x70)
#define CH24_SSTATAR_RegisterSize 64
#define CH24_SSTATAR_RegisterResetValue 0x0
#define CH24_SSTATAR_RegisterResetMask 0xffffffffffffffff





#define CH24_SSTATAR_SSTATAR_BitAddressOffset 0
#define CH24_SSTATAR_SSTATAR_RegisterSize 64





#define CH24_DSTATAR (Channel24_Registers_Address_Block_BaseAddress + 0x78)
#define CH24_DSTATAR_RegisterSize 64
#define CH24_DSTATAR_RegisterResetValue 0x0
#define CH24_DSTATAR_RegisterResetMask 0xffffffffffffffff





#define CH24_DSTATAR_DSTATAR_BitAddressOffset 0
#define CH24_DSTATAR_DSTATAR_RegisterSize 64





#define CH24_INTSTATUS_ENABLEREG (Channel24_Registers_Address_Block_BaseAddress + 0x80)
#define CH24_INTSTATUS_ENABLEREG_RegisterSize 64
#define CH24_INTSTATUS_ENABLEREG_RegisterResetValue 0xffffffffffffffff
#define CH24_INTSTATUS_ENABLEREG_RegisterResetMask 0xffffffffffffffff





#define CH24_INTSTATUS_ENABLEREG_Enable_BLOCK_TFR_DONE_IntStat_BitAddressOffset 0
#define CH24_INTSTATUS_ENABLEREG_Enable_BLOCK_TFR_DONE_IntStat_RegisterSize 1



#define CH24_INTSTATUS_ENABLEREG_Enable_DMA_TFR_DONE_IntStat_BitAddressOffset 1
#define CH24_INTSTATUS_ENABLEREG_Enable_DMA_TFR_DONE_IntStat_RegisterSize 1



#define CH24_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_2_BitAddressOffset 2
#define CH24_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_2_RegisterSize 1



#define CH24_INTSTATUS_ENABLEREG_Enable_SRC_TRANSCOMP_IntStat_BitAddressOffset 3
#define CH24_INTSTATUS_ENABLEREG_Enable_SRC_TRANSCOMP_IntStat_RegisterSize 1



#define CH24_INTSTATUS_ENABLEREG_Enable_DST_TRANSCOMP_IntStat_BitAddressOffset 4
#define CH24_INTSTATUS_ENABLEREG_Enable_DST_TRANSCOMP_IntStat_RegisterSize 1



#define CH24_INTSTATUS_ENABLEREG_Enable_SRC_DEC_ERR_IntStat_BitAddressOffset 5
#define CH24_INTSTATUS_ENABLEREG_Enable_SRC_DEC_ERR_IntStat_RegisterSize 1



#define CH24_INTSTATUS_ENABLEREG_Enable_DST_DEC_ERR_IntStat_BitAddressOffset 6
#define CH24_INTSTATUS_ENABLEREG_Enable_DST_DEC_ERR_IntStat_RegisterSize 1



#define CH24_INTSTATUS_ENABLEREG_Enable_SRC_SLV_ERR_IntStat_BitAddressOffset 7
#define CH24_INTSTATUS_ENABLEREG_Enable_SRC_SLV_ERR_IntStat_RegisterSize 1



#define CH24_INTSTATUS_ENABLEREG_Enable_DST_SLV_ERR_IntStat_BitAddressOffset 8
#define CH24_INTSTATUS_ENABLEREG_Enable_DST_SLV_ERR_IntStat_RegisterSize 1



#define CH24_INTSTATUS_ENABLEREG_Enable_LLI_RD_DEC_ERR_IntStat_BitAddressOffset 9
#define CH24_INTSTATUS_ENABLEREG_Enable_LLI_RD_DEC_ERR_IntStat_RegisterSize 1



#define CH24_INTSTATUS_ENABLEREG_Enable_LLI_WR_DEC_ERR_IntStat_BitAddressOffset 10
#define CH24_INTSTATUS_ENABLEREG_Enable_LLI_WR_DEC_ERR_IntStat_RegisterSize 1



#define CH24_INTSTATUS_ENABLEREG_Enable_LLI_RD_SLV_ERR_IntStat_BitAddressOffset 11
#define CH24_INTSTATUS_ENABLEREG_Enable_LLI_RD_SLV_ERR_IntStat_RegisterSize 1



#define CH24_INTSTATUS_ENABLEREG_Enable_LLI_WR_SLV_ERR_IntStat_BitAddressOffset 12
#define CH24_INTSTATUS_ENABLEREG_Enable_LLI_WR_SLV_ERR_IntStat_RegisterSize 1



#define CH24_INTSTATUS_ENABLEREG_Enable_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_BitAddressOffset 13
#define CH24_INTSTATUS_ENABLEREG_Enable_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_RegisterSize 1



#define CH24_INTSTATUS_ENABLEREG_Enable_SLVIF_MULTIBLKTYPE_ERR_IntStat_BitAddressOffset 14
#define CH24_INTSTATUS_ENABLEREG_Enable_SLVIF_MULTIBLKTYPE_ERR_IntStat_RegisterSize 1



#define CH24_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_15_BitAddressOffset 15
#define CH24_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_15_RegisterSize 1



#define CH24_INTSTATUS_ENABLEREG_Enable_SLVIF_DEC_ERR_IntStat_BitAddressOffset 16
#define CH24_INTSTATUS_ENABLEREG_Enable_SLVIF_DEC_ERR_IntStat_RegisterSize 1



#define CH24_INTSTATUS_ENABLEREG_Enable_SLVIF_WR2RO_ERR_IntStat_BitAddressOffset 17
#define CH24_INTSTATUS_ENABLEREG_Enable_SLVIF_WR2RO_ERR_IntStat_RegisterSize 1



#define CH24_INTSTATUS_ENABLEREG_Enable_SLVIF_RD2RWO_ERR_IntStat_BitAddressOffset 18
#define CH24_INTSTATUS_ENABLEREG_Enable_SLVIF_RD2RWO_ERR_IntStat_RegisterSize 1



#define CH24_INTSTATUS_ENABLEREG_Enable_SLVIF_WRONCHEN_ERR_IntStat_BitAddressOffset 19
#define CH24_INTSTATUS_ENABLEREG_Enable_SLVIF_WRONCHEN_ERR_IntStat_RegisterSize 1



#define CH24_INTSTATUS_ENABLEREG_Enable_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_BitAddressOffset 20
#define CH24_INTSTATUS_ENABLEREG_Enable_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_RegisterSize 1



#define CH24_INTSTATUS_ENABLEREG_Enable_SLVIF_WRONHOLD_ERR_IntStat_BitAddressOffset 21
#define CH24_INTSTATUS_ENABLEREG_Enable_SLVIF_WRONHOLD_ERR_IntStat_RegisterSize 1



#define CH24_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_22to23_BitAddressOffset 22
#define CH24_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_22to23_RegisterSize 2



#define CH24_INTSTATUS_ENABLEREG_Enable_SLVIF_ADDRPARITY_ERR_IntStat_BitAddressOffset 24
#define CH24_INTSTATUS_ENABLEREG_Enable_SLVIF_ADDRPARITY_ERR_IntStat_RegisterSize 1



#define CH24_INTSTATUS_ENABLEREG_Enable_SLVIF_WRPARITY_ERR_IntStat_BitAddressOffset 25
#define CH24_INTSTATUS_ENABLEREG_Enable_SLVIF_WRPARITY_ERR_IntStat_RegisterSize 1



#define CH24_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_26_BitAddressOffset 26
#define CH24_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_26_RegisterSize 1



#define CH24_INTSTATUS_ENABLEREG_Enable_CH_LOCK_CLEARED_IntStat_BitAddressOffset 27
#define CH24_INTSTATUS_ENABLEREG_Enable_CH_LOCK_CLEARED_IntStat_RegisterSize 1



#define CH24_INTSTATUS_ENABLEREG_Enable_CH_SRC_SUSPENDED_IntStat_BitAddressOffset 28
#define CH24_INTSTATUS_ENABLEREG_Enable_CH_SRC_SUSPENDED_IntStat_RegisterSize 1



#define CH24_INTSTATUS_ENABLEREG_Enable_CH_SUSPENDED_IntStat_BitAddressOffset 29
#define CH24_INTSTATUS_ENABLEREG_Enable_CH_SUSPENDED_IntStat_RegisterSize 1



#define CH24_INTSTATUS_ENABLEREG_Enable_CH_DISABLED_IntStat_BitAddressOffset 30
#define CH24_INTSTATUS_ENABLEREG_Enable_CH_DISABLED_IntStat_RegisterSize 1



#define CH24_INTSTATUS_ENABLEREG_Enable_CH_ABORTED_IntStat_BitAddressOffset 31
#define CH24_INTSTATUS_ENABLEREG_Enable_CH_ABORTED_IntStat_RegisterSize 1



#define CH24_INTSTATUS_ENABLEREG_Enable_ECC_PROT_CHMem_CorrERR_IntStat_BitAddressOffset 32
#define CH24_INTSTATUS_ENABLEREG_Enable_ECC_PROT_CHMem_CorrERR_IntStat_RegisterSize 1



#define CH24_INTSTATUS_ENABLEREG_Enable_ECC_PROT_CHMem_UnCorrERR_IntStat_BitAddressOffset 33
#define CH24_INTSTATUS_ENABLEREG_Enable_ECC_PROT_CHMem_UnCorrERR_IntStat_RegisterSize 1



#define CH24_INTSTATUS_ENABLEREG_Enable_ECC_PROT_UIDMem_CorrERR_IntStat_BitAddressOffset 34
#define CH24_INTSTATUS_ENABLEREG_Enable_ECC_PROT_UIDMem_CorrERR_IntStat_RegisterSize 1



#define CH24_INTSTATUS_ENABLEREG_Enable_ECC_PROT_UIDMem_UnCorrERR_IntStat_BitAddressOffset 35
#define CH24_INTSTATUS_ENABLEREG_Enable_ECC_PROT_UIDMem_UnCorrERR_IntStat_RegisterSize 1



#define CH24_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_32to63_BitAddressOffset 36
#define CH24_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_32to63_RegisterSize 28





#define CH24_INTSTATUS (Channel24_Registers_Address_Block_BaseAddress + 0x88)
#define CH24_INTSTATUS_RegisterSize 64
#define CH24_INTSTATUS_RegisterResetValue 0x0
#define CH24_INTSTATUS_RegisterResetMask 0xffffffffffffffff





#define CH24_INTSTATUS_BLOCK_TFR_DONE_IntStat_BitAddressOffset 0
#define CH24_INTSTATUS_BLOCK_TFR_DONE_IntStat_RegisterSize 1



#define CH24_INTSTATUS_DMA_TFR_DONE_IntStat_BitAddressOffset 1
#define CH24_INTSTATUS_DMA_TFR_DONE_IntStat_RegisterSize 1



#define CH24_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_2_BitAddressOffset 2
#define CH24_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_2_RegisterSize 1



#define CH24_INTSTATUS_SRC_TRANSCOMP_IntStat_BitAddressOffset 3
#define CH24_INTSTATUS_SRC_TRANSCOMP_IntStat_RegisterSize 1



#define CH24_INTSTATUS_DST_TRANSCOMP_IntStat_BitAddressOffset 4
#define CH24_INTSTATUS_DST_TRANSCOMP_IntStat_RegisterSize 1



#define CH24_INTSTATUS_SRC_DEC_ERR_IntStat_BitAddressOffset 5
#define CH24_INTSTATUS_SRC_DEC_ERR_IntStat_RegisterSize 1



#define CH24_INTSTATUS_DST_DEC_ERR_IntStat_BitAddressOffset 6
#define CH24_INTSTATUS_DST_DEC_ERR_IntStat_RegisterSize 1



#define CH24_INTSTATUS_SRC_SLV_ERR_IntStat_BitAddressOffset 7
#define CH24_INTSTATUS_SRC_SLV_ERR_IntStat_RegisterSize 1



#define CH24_INTSTATUS_DST_SLV_ERR_IntStat_BitAddressOffset 8
#define CH24_INTSTATUS_DST_SLV_ERR_IntStat_RegisterSize 1



#define CH24_INTSTATUS_LLI_RD_DEC_ERR_IntStat_BitAddressOffset 9
#define CH24_INTSTATUS_LLI_RD_DEC_ERR_IntStat_RegisterSize 1



#define CH24_INTSTATUS_LLI_WR_DEC_ERR_IntStat_BitAddressOffset 10
#define CH24_INTSTATUS_LLI_WR_DEC_ERR_IntStat_RegisterSize 1



#define CH24_INTSTATUS_LLI_RD_SLV_ERR_IntStat_BitAddressOffset 11
#define CH24_INTSTATUS_LLI_RD_SLV_ERR_IntStat_RegisterSize 1



#define CH24_INTSTATUS_LLI_WR_SLV_ERR_IntStat_BitAddressOffset 12
#define CH24_INTSTATUS_LLI_WR_SLV_ERR_IntStat_RegisterSize 1



#define CH24_INTSTATUS_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_BitAddressOffset 13
#define CH24_INTSTATUS_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_RegisterSize 1



#define CH24_INTSTATUS_SLVIF_MULTIBLKTYPE_ERR_IntStat_BitAddressOffset 14
#define CH24_INTSTATUS_SLVIF_MULTIBLKTYPE_ERR_IntStat_RegisterSize 1



#define CH24_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_15_BitAddressOffset 15
#define CH24_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_15_RegisterSize 1



#define CH24_INTSTATUS_SLVIF_DEC_ERR_IntStat_BitAddressOffset 16
#define CH24_INTSTATUS_SLVIF_DEC_ERR_IntStat_RegisterSize 1



#define CH24_INTSTATUS_SLVIF_WR2RO_ERR_IntStat_BitAddressOffset 17
#define CH24_INTSTATUS_SLVIF_WR2RO_ERR_IntStat_RegisterSize 1



#define CH24_INTSTATUS_SLVIF_RD2RWO_ERR_IntStat_BitAddressOffset 18
#define CH24_INTSTATUS_SLVIF_RD2RWO_ERR_IntStat_RegisterSize 1



#define CH24_INTSTATUS_SLVIF_WRONCHEN_ERR_IntStat_BitAddressOffset 19
#define CH24_INTSTATUS_SLVIF_WRONCHEN_ERR_IntStat_RegisterSize 1



#define CH24_INTSTATUS_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_BitAddressOffset 20
#define CH24_INTSTATUS_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_RegisterSize 1



#define CH24_INTSTATUS_SLVIF_WRONHOLD_ERR_IntStat_BitAddressOffset 21
#define CH24_INTSTATUS_SLVIF_WRONHOLD_ERR_IntStat_RegisterSize 1



#define CH24_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_22to23_BitAddressOffset 22
#define CH24_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_22to23_RegisterSize 2



#define CH24_INTSTATUS_SLVIF_ADDRPARITY_ERR_IntStat_BitAddressOffset 24
#define CH24_INTSTATUS_SLVIF_ADDRPARITY_ERR_IntStat_RegisterSize 1



#define CH24_INTSTATUS_SLVIF_WRPARITY_ERR_IntStat_BitAddressOffset 25
#define CH24_INTSTATUS_SLVIF_WRPARITY_ERR_IntStat_RegisterSize 1



#define CH24_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_26_BitAddressOffset 26
#define CH24_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_26_RegisterSize 1



#define CH24_INTSTATUS_CH_LOCK_CLEARED_IntStat_BitAddressOffset 27
#define CH24_INTSTATUS_CH_LOCK_CLEARED_IntStat_RegisterSize 1



#define CH24_INTSTATUS_CH_SRC_SUSPENDED_IntStat_BitAddressOffset 28
#define CH24_INTSTATUS_CH_SRC_SUSPENDED_IntStat_RegisterSize 1



#define CH24_INTSTATUS_CH_SUSPENDED_IntStat_BitAddressOffset 29
#define CH24_INTSTATUS_CH_SUSPENDED_IntStat_RegisterSize 1



#define CH24_INTSTATUS_CH_DISABLED_IntStat_BitAddressOffset 30
#define CH24_INTSTATUS_CH_DISABLED_IntStat_RegisterSize 1



#define CH24_INTSTATUS_CH_ABORTED_IntStat_BitAddressOffset 31
#define CH24_INTSTATUS_CH_ABORTED_IntStat_RegisterSize 1



#define CH24_INTSTATUS_ECC_PROT_CHMem_CorrERR_IntStat_BitAddressOffset 32
#define CH24_INTSTATUS_ECC_PROT_CHMem_CorrERR_IntStat_RegisterSize 1



#define CH24_INTSTATUS_ECC_PROT_CHMem_UnCorrERR_IntStat_BitAddressOffset 33
#define CH24_INTSTATUS_ECC_PROT_CHMem_UnCorrERR_IntStat_RegisterSize 1



#define CH24_INTSTATUS_ECC_PROT_UIDMem_CorrERR_IntStat_BitAddressOffset 34
#define CH24_INTSTATUS_ECC_PROT_UIDMem_CorrERR_IntStat_RegisterSize 1



#define CH24_INTSTATUS_ECC_PROT_UIDMem_UnCorrERR_IntStat_BitAddressOffset 35
#define CH24_INTSTATUS_ECC_PROT_UIDMem_UnCorrERR_IntStat_RegisterSize 1



#define CH24_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_36to63_BitAddressOffset 36
#define CH24_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_36to63_RegisterSize 28





#define CH24_INTSIGNAL_ENABLEREG (Channel24_Registers_Address_Block_BaseAddress + 0x90)
#define CH24_INTSIGNAL_ENABLEREG_RegisterSize 64
#define CH24_INTSIGNAL_ENABLEREG_RegisterResetValue 0xffffffffffffffff
#define CH24_INTSIGNAL_ENABLEREG_RegisterResetMask 0xffffffffffffffff





#define CH24_INTSIGNAL_ENABLEREG_Enable_BLOCK_TFR_DONE_IntSignal_BitAddressOffset 0
#define CH24_INTSIGNAL_ENABLEREG_Enable_BLOCK_TFR_DONE_IntSignal_RegisterSize 1



#define CH24_INTSIGNAL_ENABLEREG_Enable_DMA_TFR_DONE_IntSignal_BitAddressOffset 1
#define CH24_INTSIGNAL_ENABLEREG_Enable_DMA_TFR_DONE_IntSignal_RegisterSize 1



#define CH24_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_2_BitAddressOffset 2
#define CH24_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_2_RegisterSize 1



#define CH24_INTSIGNAL_ENABLEREG_Enable_SRC_TRANSCOMP_IntSignal_BitAddressOffset 3
#define CH24_INTSIGNAL_ENABLEREG_Enable_SRC_TRANSCOMP_IntSignal_RegisterSize 1



#define CH24_INTSIGNAL_ENABLEREG_Enable_DST_TRANSCOMP_IntSignal_BitAddressOffset 4
#define CH24_INTSIGNAL_ENABLEREG_Enable_DST_TRANSCOMP_IntSignal_RegisterSize 1



#define CH24_INTSIGNAL_ENABLEREG_Enable_SRC_DEC_ERR_IntSignal_BitAddressOffset 5
#define CH24_INTSIGNAL_ENABLEREG_Enable_SRC_DEC_ERR_IntSignal_RegisterSize 1



#define CH24_INTSIGNAL_ENABLEREG_Enable_DST_DEC_ERR_IntSignal_BitAddressOffset 6
#define CH24_INTSIGNAL_ENABLEREG_Enable_DST_DEC_ERR_IntSignal_RegisterSize 1



#define CH24_INTSIGNAL_ENABLEREG_Enable_SRC_SLV_ERR_IntSignal_BitAddressOffset 7
#define CH24_INTSIGNAL_ENABLEREG_Enable_SRC_SLV_ERR_IntSignal_RegisterSize 1



#define CH24_INTSIGNAL_ENABLEREG_Enable_DST_SLV_ERR_IntSignal_BitAddressOffset 8
#define CH24_INTSIGNAL_ENABLEREG_Enable_DST_SLV_ERR_IntSignal_RegisterSize 1



#define CH24_INTSIGNAL_ENABLEREG_Enable_LLI_RD_DEC_ERR_IntSignal_BitAddressOffset 9
#define CH24_INTSIGNAL_ENABLEREG_Enable_LLI_RD_DEC_ERR_IntSignal_RegisterSize 1



#define CH24_INTSIGNAL_ENABLEREG_Enable_LLI_WR_DEC_ERR_IntSignal_BitAddressOffset 10
#define CH24_INTSIGNAL_ENABLEREG_Enable_LLI_WR_DEC_ERR_IntSignal_RegisterSize 1



#define CH24_INTSIGNAL_ENABLEREG_Enable_LLI_RD_SLV_ERR_IntSignal_BitAddressOffset 11
#define CH24_INTSIGNAL_ENABLEREG_Enable_LLI_RD_SLV_ERR_IntSignal_RegisterSize 1



#define CH24_INTSIGNAL_ENABLEREG_Enable_LLI_WR_SLV_ERR_IntSignal_BitAddressOffset 12
#define CH24_INTSIGNAL_ENABLEREG_Enable_LLI_WR_SLV_ERR_IntSignal_RegisterSize 1



#define CH24_INTSIGNAL_ENABLEREG_Enable_SHADOWREG_OR_LLI_INVALID_ERR_IntSignal_BitAddressOffset 13
#define CH24_INTSIGNAL_ENABLEREG_Enable_SHADOWREG_OR_LLI_INVALID_ERR_IntSignal_RegisterSize 1



#define CH24_INTSIGNAL_ENABLEREG_Enable_SLVIF_MULTIBLKTYPE_ERR_IntSignal_BitAddressOffset 14
#define CH24_INTSIGNAL_ENABLEREG_Enable_SLVIF_MULTIBLKTYPE_ERR_IntSignal_RegisterSize 1



#define CH24_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_15_BitAddressOffset 15
#define CH24_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_15_RegisterSize 1



#define CH24_INTSIGNAL_ENABLEREG_Enable_SLVIF_DEC_ERR_IntSignal_BitAddressOffset 16
#define CH24_INTSIGNAL_ENABLEREG_Enable_SLVIF_DEC_ERR_IntSignal_RegisterSize 1



#define CH24_INTSIGNAL_ENABLEREG_Enable_SLVIF_WR2RO_ERR_IntSignal_BitAddressOffset 17
#define CH24_INTSIGNAL_ENABLEREG_Enable_SLVIF_WR2RO_ERR_IntSignal_RegisterSize 1



#define CH24_INTSIGNAL_ENABLEREG_Enable_SLVIF_RD2RWO_ERR_IntSignal_BitAddressOffset 18
#define CH24_INTSIGNAL_ENABLEREG_Enable_SLVIF_RD2RWO_ERR_IntSignal_RegisterSize 1



#define CH24_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRONCHEN_ERR_IntSignal_BitAddressOffset 19
#define CH24_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRONCHEN_ERR_IntSignal_RegisterSize 1



#define CH24_INTSIGNAL_ENABLEREG_Enable_SLVIF_SHADOWREG_WRON_VALID_ERR_IntSignal_BitAddressOffset 20
#define CH24_INTSIGNAL_ENABLEREG_Enable_SLVIF_SHADOWREG_WRON_VALID_ERR_IntSignal_RegisterSize 1



#define CH24_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRONHOLD_ERR_IntSignal_BitAddressOffset 21
#define CH24_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRONHOLD_ERR_IntSignal_RegisterSize 1



#define CH24_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_22to23_BitAddressOffset 22
#define CH24_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_22to23_RegisterSize 2



#define CH24_INTSIGNAL_ENABLEREG_Enable_SLVIF_ADDRPARITY_ERR_IntSignal_BitAddressOffset 24
#define CH24_INTSIGNAL_ENABLEREG_Enable_SLVIF_ADDRPARITY_ERR_IntSignal_RegisterSize 1



#define CH24_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRPARITY_ERR_IntSignal_BitAddressOffset 25
#define CH24_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRPARITY_ERR_IntSignal_RegisterSize 1



#define CH24_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_26_BitAddressOffset 26
#define CH24_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_26_RegisterSize 1



#define CH24_INTSIGNAL_ENABLEREG_Enable_CH_LOCK_CLEARED_IntSignal_BitAddressOffset 27
#define CH24_INTSIGNAL_ENABLEREG_Enable_CH_LOCK_CLEARED_IntSignal_RegisterSize 1



#define CH24_INTSIGNAL_ENABLEREG_Enable_CH_SRC_SUSPENDED_IntSignal_BitAddressOffset 28
#define CH24_INTSIGNAL_ENABLEREG_Enable_CH_SRC_SUSPENDED_IntSignal_RegisterSize 1



#define CH24_INTSIGNAL_ENABLEREG_Enable_CH_SUSPENDED_IntSignal_BitAddressOffset 29
#define CH24_INTSIGNAL_ENABLEREG_Enable_CH_SUSPENDED_IntSignal_RegisterSize 1



#define CH24_INTSIGNAL_ENABLEREG_Enable_CH_DISABLED_IntSignal_BitAddressOffset 30
#define CH24_INTSIGNAL_ENABLEREG_Enable_CH_DISABLED_IntSignal_RegisterSize 1



#define CH24_INTSIGNAL_ENABLEREG_Enable_CH_ABORTED_IntSignal_BitAddressOffset 31
#define CH24_INTSIGNAL_ENABLEREG_Enable_CH_ABORTED_IntSignal_RegisterSize 1



#define CH24_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_CHMem_CorrERR_IntSignal_BitAddressOffset 32
#define CH24_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_CHMem_CorrERR_IntSignal_RegisterSize 1



#define CH24_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_CHMem_UnCorrERR_IntSignal_BitAddressOffset 33
#define CH24_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_CHMem_UnCorrERR_IntSignal_RegisterSize 1



#define CH24_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_UIDMem_CorrERR_IntSignal_BitAddressOffset 34
#define CH24_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_UIDMem_CorrERR_IntSignal_RegisterSize 1



#define CH24_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_UIDMem_UnCorrERR_IntSignal_BitAddressOffset 35
#define CH24_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_UIDMem_UnCorrERR_IntSignal_RegisterSize 1



#define CH24_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_36to63_BitAddressOffset 36
#define CH24_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_36to63_RegisterSize 28





#define CH24_INTCLEARREG (Channel24_Registers_Address_Block_BaseAddress + 0x98)
#define CH24_INTCLEARREG_RegisterSize 64
#define CH24_INTCLEARREG_RegisterResetValue 0x0
#define CH24_INTCLEARREG_RegisterResetMask 0xffffffffffffffff





#define CH24_INTCLEARREG_Clear_BLOCK_TFR_DONE_IntStat_BitAddressOffset 0
#define CH24_INTCLEARREG_Clear_BLOCK_TFR_DONE_IntStat_RegisterSize 1



#define CH24_INTCLEARREG_Clear_DMA_TFR_DONE_IntStat_BitAddressOffset 1
#define CH24_INTCLEARREG_Clear_DMA_TFR_DONE_IntStat_RegisterSize 1



#define CH24_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_2_BitAddressOffset 2
#define CH24_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_2_RegisterSize 1



#define CH24_INTCLEARREG_Clear_SRC_TRANSCOMP_IntStat_BitAddressOffset 3
#define CH24_INTCLEARREG_Clear_SRC_TRANSCOMP_IntStat_RegisterSize 1



#define CH24_INTCLEARREG_Clear_DST_TRANSCOMP_IntStat_BitAddressOffset 4
#define CH24_INTCLEARREG_Clear_DST_TRANSCOMP_IntStat_RegisterSize 1



#define CH24_INTCLEARREG_Clear_SRC_DEC_ERR_IntStat_BitAddressOffset 5
#define CH24_INTCLEARREG_Clear_SRC_DEC_ERR_IntStat_RegisterSize 1



#define CH24_INTCLEARREG_Clear_DST_DEC_ERR_IntStat_BitAddressOffset 6
#define CH24_INTCLEARREG_Clear_DST_DEC_ERR_IntStat_RegisterSize 1



#define CH24_INTCLEARREG_Clear_SRC_SLV_ERR_IntStat_BitAddressOffset 7
#define CH24_INTCLEARREG_Clear_SRC_SLV_ERR_IntStat_RegisterSize 1



#define CH24_INTCLEARREG_Clear_DST_SLV_ERR_IntStat_BitAddressOffset 8
#define CH24_INTCLEARREG_Clear_DST_SLV_ERR_IntStat_RegisterSize 1



#define CH24_INTCLEARREG_Clear_LLI_RD_DEC_ERR_IntStat_BitAddressOffset 9
#define CH24_INTCLEARREG_Clear_LLI_RD_DEC_ERR_IntStat_RegisterSize 1



#define CH24_INTCLEARREG_Clear_LLI_WR_DEC_ERR_IntStat_BitAddressOffset 10
#define CH24_INTCLEARREG_Clear_LLI_WR_DEC_ERR_IntStat_RegisterSize 1



#define CH24_INTCLEARREG_Clear_LLI_RD_SLV_ERR_IntStat_BitAddressOffset 11
#define CH24_INTCLEARREG_Clear_LLI_RD_SLV_ERR_IntStat_RegisterSize 1



#define CH24_INTCLEARREG_Clear_LLI_WR_SLV_ERR_IntStat_BitAddressOffset 12
#define CH24_INTCLEARREG_Clear_LLI_WR_SLV_ERR_IntStat_RegisterSize 1



#define CH24_INTCLEARREG_Clear_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_BitAddressOffset 13
#define CH24_INTCLEARREG_Clear_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_RegisterSize 1



#define CH24_INTCLEARREG_Clear_SLVIF_MULTIBLKTYPE_ERR_IntStat_BitAddressOffset 14
#define CH24_INTCLEARREG_Clear_SLVIF_MULTIBLKTYPE_ERR_IntStat_RegisterSize 1



#define CH24_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_15_BitAddressOffset 15
#define CH24_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_15_RegisterSize 1



#define CH24_INTCLEARREG_Clear_SLVIF_DEC_ERR_IntStat_BitAddressOffset 16
#define CH24_INTCLEARREG_Clear_SLVIF_DEC_ERR_IntStat_RegisterSize 1



#define CH24_INTCLEARREG_Clear_SLVIF_WR2RO_ERR_IntStat_BitAddressOffset 17
#define CH24_INTCLEARREG_Clear_SLVIF_WR2RO_ERR_IntStat_RegisterSize 1



#define CH24_INTCLEARREG_Clear_SLVIF_RD2RWO_ERR_IntStat_BitAddressOffset 18
#define CH24_INTCLEARREG_Clear_SLVIF_RD2RWO_ERR_IntStat_RegisterSize 1



#define CH24_INTCLEARREG_Clear_SLVIF_WRONCHEN_ERR_IntStat_BitAddressOffset 19
#define CH24_INTCLEARREG_Clear_SLVIF_WRONCHEN_ERR_IntStat_RegisterSize 1



#define CH24_INTCLEARREG_Clear_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_BitAddressOffset 20
#define CH24_INTCLEARREG_Clear_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_RegisterSize 1



#define CH24_INTCLEARREG_Clear_SLVIF_WRONHOLD_ERR_IntStat_BitAddressOffset 21
#define CH24_INTCLEARREG_Clear_SLVIF_WRONHOLD_ERR_IntStat_RegisterSize 1



#define CH24_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_22to23_BitAddressOffset 22
#define CH24_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_22to23_RegisterSize 2



#define CH24_INTCLEARREG_Clear_SLVIF_ADDRPARITY_ERR_IntStat_BitAddressOffset 24
#define CH24_INTCLEARREG_Clear_SLVIF_ADDRPARITY_ERR_IntStat_RegisterSize 1



#define CH24_INTCLEARREG_Clear_SLVIF_WRPARITY_ERR_IntStat_BitAddressOffset 25
#define CH24_INTCLEARREG_Clear_SLVIF_WRPARITY_ERR_IntStat_RegisterSize 1



#define CH24_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_26_BitAddressOffset 26
#define CH24_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_26_RegisterSize 1



#define CH24_INTCLEARREG_Clear_CH_LOCK_CLEARED_IntStat_BitAddressOffset 27
#define CH24_INTCLEARREG_Clear_CH_LOCK_CLEARED_IntStat_RegisterSize 1



#define CH24_INTCLEARREG_Clear_CH_SRC_SUSPENDED_IntStat_BitAddressOffset 28
#define CH24_INTCLEARREG_Clear_CH_SRC_SUSPENDED_IntStat_RegisterSize 1



#define CH24_INTCLEARREG_Clear_CH_SUSPENDED_IntStat_BitAddressOffset 29
#define CH24_INTCLEARREG_Clear_CH_SUSPENDED_IntStat_RegisterSize 1



#define CH24_INTCLEARREG_Clear_CH_DISABLED_IntStat_BitAddressOffset 30
#define CH24_INTCLEARREG_Clear_CH_DISABLED_IntStat_RegisterSize 1



#define CH24_INTCLEARREG_Clear_CH_ABORTED_IntStat_BitAddressOffset 31
#define CH24_INTCLEARREG_Clear_CH_ABORTED_IntStat_RegisterSize 1



#define CH24_INTCLEARREG_Clear_ECC_PROT_CHMem_CorrERR_IntStat_BitAddressOffset 32
#define CH24_INTCLEARREG_Clear_ECC_PROT_CHMem_CorrERR_IntStat_RegisterSize 1



#define CH24_INTCLEARREG_Clear_ECC_PROT_CHMem_UnCorrERR_IntStat_BitAddressOffset 33
#define CH24_INTCLEARREG_Clear_ECC_PROT_CHMem_UnCorrERR_IntStat_RegisterSize 1



#define CH24_INTCLEARREG_Clear_ECC_PROT_UIDMem_CorrERR_IntStat_BitAddressOffset 34
#define CH24_INTCLEARREG_Clear_ECC_PROT_UIDMem_CorrERR_IntStat_RegisterSize 1



#define CH24_INTCLEARREG_Clear_ECC_PROT_UIDMem_UnCorrERR_IntStat_BitAddressOffset 35
#define CH24_INTCLEARREG_Clear_ECC_PROT_UIDMem_UnCorrERR_IntStat_RegisterSize 1



#define CH24_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_36to63_BitAddressOffset 36
#define CH24_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_36to63_RegisterSize 28





#define CH24_CFG_EXTD (Channel24_Registers_Address_Block_BaseAddress + 0xa0)
#define CH24_CFG_EXTD_RegisterSize 64
#define CH24_CFG_EXTD_RegisterResetValue 0x0
#define CH24_CFG_EXTD_RegisterResetMask 0xffffffffffffffff





#define CH24_CFG_EXTD_LLI_AXPROT_BitAddressOffset 0
#define CH24_CFG_EXTD_LLI_AXPROT_RegisterSize 3



#define CH24_CFG_EXTD_LLI_AXCACHE_BitAddressOffset 3
#define CH24_CFG_EXTD_LLI_AXCACHE_RegisterSize 4



#define CH24_CFG_EXTD_RSVD_DMAC_CHx_CFG_EXTD_7to63_BitAddressOffset 7
#define CH24_CFG_EXTD_RSVD_DMAC_CHx_CFG_EXTD_7to63_RegisterSize 57



#define Channel25_Registers_Address_Block_BaseAddress 0x1900



#define CH25_SAR (Channel25_Registers_Address_Block_BaseAddress + 0x0)
#define CH25_SAR_RegisterSize 64
#define CH25_SAR_RegisterResetValue 0x0
#define CH25_SAR_RegisterResetMask 0xffffffffffffffff





#define CH25_SAR_SAR_BitAddressOffset 0
#define CH25_SAR_SAR_RegisterSize 64





#define CH25_DAR (Channel25_Registers_Address_Block_BaseAddress + 0x8)
#define CH25_DAR_RegisterSize 64
#define CH25_DAR_RegisterResetValue 0x0
#define CH25_DAR_RegisterResetMask 0xffffffffffffffff





#define CH25_DAR_DAR_BitAddressOffset 0
#define CH25_DAR_DAR_RegisterSize 64





#define CH25_BLOCK_TS (Channel25_Registers_Address_Block_BaseAddress + 0x10)
#define CH25_BLOCK_TS_RegisterSize 64
#define CH25_BLOCK_TS_RegisterResetValue 0x0
#define CH25_BLOCK_TS_RegisterResetMask 0xffffffffffffffff





#define CH25_BLOCK_TS_BLOCK_TS_BitAddressOffset 0
#define CH25_BLOCK_TS_BLOCK_TS_RegisterSize 22



#define CH25_BLOCK_TS_RSVD_DMAC_CHx_BLOCK_TSREG_63to22_BitAddressOffset 22
#define CH25_BLOCK_TS_RSVD_DMAC_CHx_BLOCK_TSREG_63to22_RegisterSize 42





#define CH25_CTL (Channel25_Registers_Address_Block_BaseAddress + 0x18)
#define CH25_CTL_RegisterSize 64
#define CH25_CTL_RegisterResetValue 0x1200
#define CH25_CTL_RegisterResetMask 0xffffffffffffffff





#define CH25_CTL_SMS_BitAddressOffset 0
#define CH25_CTL_SMS_RegisterSize 1



#define CH25_CTL_RSVD_DMAC_CHx_CTL_1_BitAddressOffset 1
#define CH25_CTL_RSVD_DMAC_CHx_CTL_1_RegisterSize 1



#define CH25_CTL_DMS_BitAddressOffset 2
#define CH25_CTL_DMS_RegisterSize 1



#define CH25_CTL_RSVD_DMAC_CHx_CTL_3_BitAddressOffset 3
#define CH25_CTL_RSVD_DMAC_CHx_CTL_3_RegisterSize 1



#define CH25_CTL_SINC_BitAddressOffset 4
#define CH25_CTL_SINC_RegisterSize 1



#define CH25_CTL_RSVD_DMAC_CHx_CTL_5_BitAddressOffset 5
#define CH25_CTL_RSVD_DMAC_CHx_CTL_5_RegisterSize 1



#define CH25_CTL_DINC_BitAddressOffset 6
#define CH25_CTL_DINC_RegisterSize 1



#define CH25_CTL_RSVD_DMAC_CHx_CTL_7_BitAddressOffset 7
#define CH25_CTL_RSVD_DMAC_CHx_CTL_7_RegisterSize 1



#define CH25_CTL_SRC_TR_WIDTH_BitAddressOffset 8
#define CH25_CTL_SRC_TR_WIDTH_RegisterSize 3



#define CH25_CTL_DST_TR_WIDTH_BitAddressOffset 11
#define CH25_CTL_DST_TR_WIDTH_RegisterSize 3



#define CH25_CTL_SRC_MSIZE_BitAddressOffset 14
#define CH25_CTL_SRC_MSIZE_RegisterSize 4



#define CH25_CTL_DST_MSIZE_BitAddressOffset 18
#define CH25_CTL_DST_MSIZE_RegisterSize 4



#define CH25_CTL_AR_CACHE_BitAddressOffset 22
#define CH25_CTL_AR_CACHE_RegisterSize 4



#define CH25_CTL_AW_CACHE_BitAddressOffset 26
#define CH25_CTL_AW_CACHE_RegisterSize 4



#define CH25_CTL_NonPosted_LastWrite_En_BitAddressOffset 30
#define CH25_CTL_NonPosted_LastWrite_En_RegisterSize 1



#define CH25_CTL_RSVD_DMAC_CHx_CTL_31_BitAddressOffset 31
#define CH25_CTL_RSVD_DMAC_CHx_CTL_31_RegisterSize 1



#define CH25_CTL_AR_PROT_BitAddressOffset 32
#define CH25_CTL_AR_PROT_RegisterSize 3



#define CH25_CTL_AW_PROT_BitAddressOffset 35
#define CH25_CTL_AW_PROT_RegisterSize 3



#define CH25_CTL_ARLEN_EN_BitAddressOffset 38
#define CH25_CTL_ARLEN_EN_RegisterSize 1



#define CH25_CTL_ARLEN_BitAddressOffset 39
#define CH25_CTL_ARLEN_RegisterSize 8



#define CH25_CTL_AWLEN_EN_BitAddressOffset 47
#define CH25_CTL_AWLEN_EN_RegisterSize 1



#define CH25_CTL_AWLEN_BitAddressOffset 48
#define CH25_CTL_AWLEN_RegisterSize 8



#define CH25_CTL_SRC_STAT_EN_BitAddressOffset 56
#define CH25_CTL_SRC_STAT_EN_RegisterSize 1



#define CH25_CTL_DST_STAT_EN_BitAddressOffset 57
#define CH25_CTL_DST_STAT_EN_RegisterSize 1



#define CH25_CTL_IOC_BlkTfr_BitAddressOffset 58
#define CH25_CTL_IOC_BlkTfr_RegisterSize 1



#define CH25_CTL_RSVD_DMAC_CHx_CTL_59to61_BitAddressOffset 59
#define CH25_CTL_RSVD_DMAC_CHx_CTL_59to61_RegisterSize 3



#define CH25_CTL_SHADOWREG_OR_LLI_LAST_BitAddressOffset 62
#define CH25_CTL_SHADOWREG_OR_LLI_LAST_RegisterSize 1



#define CH25_CTL_SHADOWREG_OR_LLI_VALID_BitAddressOffset 63
#define CH25_CTL_SHADOWREG_OR_LLI_VALID_RegisterSize 1





#define CH25_CFG2 (Channel25_Registers_Address_Block_BaseAddress + 0x20)
#define CH25_CFG2_RegisterSize 64
#define CH25_CFG2_RegisterResetValue 0x2801b00000000
#define CH25_CFG2_RegisterResetMask 0xffffffffffffffff





#define CH25_CFG2_SRC_MULTBLK_TYPE_BitAddressOffset 0
#define CH25_CFG2_SRC_MULTBLK_TYPE_RegisterSize 2



#define CH25_CFG2_DST_MULTBLK_TYPE_BitAddressOffset 2
#define CH25_CFG2_DST_MULTBLK_TYPE_RegisterSize 2



#define CH25_CFG2_SRC_PER_BitAddressOffset 4
#define CH25_CFG2_SRC_PER_RegisterSize 5



#define CH25_CFG2_RSVD_DMAC_CHx_CFG_9_4_BitAddressOffset 9
#define CH25_CFG2_RSVD_DMAC_CHx_CFG_9_4_RegisterSize 1



#define CH25_CFG2_RSVD_DMAC_CHx_CFG_10_BitAddressOffset 10
#define CH25_CFG2_RSVD_DMAC_CHx_CFG_10_RegisterSize 1



#define CH25_CFG2_DST_PER_BitAddressOffset 11
#define CH25_CFG2_DST_PER_RegisterSize 5



#define CH25_CFG2_RSVD_DMAC_CHx_CFG_16_11_BitAddressOffset 16
#define CH25_CFG2_RSVD_DMAC_CHx_CFG_16_11_RegisterSize 1



#define CH25_CFG2_RSVD_DMAC_CHx_CFG_17_BitAddressOffset 17
#define CH25_CFG2_RSVD_DMAC_CHx_CFG_17_RegisterSize 1



#define CH25_CFG2_RD_UID_BitAddressOffset 18
#define CH25_CFG2_RD_UID_RegisterSize 4



#define CH25_CFG2_RSVD_DMAC_CHx_CFG_22to24_BitAddressOffset 22
#define CH25_CFG2_RSVD_DMAC_CHx_CFG_22to24_RegisterSize 3



#define CH25_CFG2_WR_UID_BitAddressOffset 25
#define CH25_CFG2_WR_UID_RegisterSize 4



#define CH25_CFG2_RSVD_DMAC_CHx_CFG_29to31_BitAddressOffset 29
#define CH25_CFG2_RSVD_DMAC_CHx_CFG_29to31_RegisterSize 3



#define CH25_CFG2_TT_FC_BitAddressOffset 32
#define CH25_CFG2_TT_FC_RegisterSize 3



#define CH25_CFG2_HS_SEL_SRC_BitAddressOffset 35
#define CH25_CFG2_HS_SEL_SRC_RegisterSize 1



#define CH25_CFG2_HS_SEL_DST_BitAddressOffset 36
#define CH25_CFG2_HS_SEL_DST_RegisterSize 1



#define CH25_CFG2_SRC_HWHS_POL_BitAddressOffset 37
#define CH25_CFG2_SRC_HWHS_POL_RegisterSize 1



#define CH25_CFG2_DST_HWHS_POL_BitAddressOffset 38
#define CH25_CFG2_DST_HWHS_POL_RegisterSize 1



#define CH25_CFG2_RSVD_DMAC_CHx_CFG_39to46_BitAddressOffset 39
#define CH25_CFG2_RSVD_DMAC_CHx_CFG_39to46_RegisterSize 8



#define CH25_CFG2_CH_PRIOR_BitAddressOffset 47
#define CH25_CFG2_CH_PRIOR_RegisterSize 5



#define CH25_CFG2_LOCK_CH_BitAddressOffset 52
#define CH25_CFG2_LOCK_CH_RegisterSize 1



#define CH25_CFG2_LOCK_CH_L_BitAddressOffset 53
#define CH25_CFG2_LOCK_CH_L_RegisterSize 2



#define CH25_CFG2_SRC_OSR_LMT_BitAddressOffset 55
#define CH25_CFG2_SRC_OSR_LMT_RegisterSize 4



#define CH25_CFG2_DST_OSR_LMT_BitAddressOffset 59
#define CH25_CFG2_DST_OSR_LMT_RegisterSize 4



#define CH25_CFG2_RSVD_DMAC_CHx_CFG_63_BitAddressOffset 63
#define CH25_CFG2_RSVD_DMAC_CHx_CFG_63_RegisterSize 1





#define CH25_LLP (Channel25_Registers_Address_Block_BaseAddress + 0x28)
#define CH25_LLP_RegisterSize 64
#define CH25_LLP_RegisterResetValue 0x0
#define CH25_LLP_RegisterResetMask 0xffffffffffffffff





#define CH25_LLP_LMS_BitAddressOffset 0
#define CH25_LLP_LMS_RegisterSize 1



#define CH25_LLP_RSVD_DMAC_CHx_LLP_1to5_BitAddressOffset 1
#define CH25_LLP_RSVD_DMAC_CHx_LLP_1to5_RegisterSize 5



#define CH25_LLP_LOC_BitAddressOffset 6
#define CH25_LLP_LOC_RegisterSize 58





#define CH25_STATUSREG (Channel25_Registers_Address_Block_BaseAddress + 0x30)
#define CH25_STATUSREG_RegisterSize 64
#define CH25_STATUSREG_RegisterResetValue 0x0
#define CH25_STATUSREG_RegisterResetMask 0xffffffffffffffff





#define CH25_STATUSREG_CMPLTD_BLK_TFR_SIZE_BitAddressOffset 0
#define CH25_STATUSREG_CMPLTD_BLK_TFR_SIZE_RegisterSize 22



#define CH25_STATUSREG_RSVD_DMAC_CHx_STATUSREG_22to31_BitAddressOffset 22
#define CH25_STATUSREG_RSVD_DMAC_CHx_STATUSREG_22to31_RegisterSize 10



#define CH25_STATUSREG_DATA_LEFT_IN_FIFO_BitAddressOffset 32
#define CH25_STATUSREG_DATA_LEFT_IN_FIFO_RegisterSize 15



#define CH25_STATUSREG_RSVD_DMAC_CHx_STATUSREG_47to63_BitAddressOffset 47
#define CH25_STATUSREG_RSVD_DMAC_CHx_STATUSREG_47to63_RegisterSize 17





#define CH25_SWHSSRCREG (Channel25_Registers_Address_Block_BaseAddress + 0x38)
#define CH25_SWHSSRCREG_RegisterSize 64
#define CH25_SWHSSRCREG_RegisterResetValue 0x0
#define CH25_SWHSSRCREG_RegisterResetMask 0xffffffffffffffff





#define CH25_SWHSSRCREG_SWHS_REQ_SRC_BitAddressOffset 0
#define CH25_SWHSSRCREG_SWHS_REQ_SRC_RegisterSize 1



#define CH25_SWHSSRCREG_SWHS_REQ_SRC_WE_BitAddressOffset 1
#define CH25_SWHSSRCREG_SWHS_REQ_SRC_WE_RegisterSize 1



#define CH25_SWHSSRCREG_SWHS_SGLREQ_SRC_BitAddressOffset 2
#define CH25_SWHSSRCREG_SWHS_SGLREQ_SRC_RegisterSize 1



#define CH25_SWHSSRCREG_SWHS_SGLREQ_SRC_WE_BitAddressOffset 3
#define CH25_SWHSSRCREG_SWHS_SGLREQ_SRC_WE_RegisterSize 1



#define CH25_SWHSSRCREG_SWHS_LST_SRC_BitAddressOffset 4
#define CH25_SWHSSRCREG_SWHS_LST_SRC_RegisterSize 1



#define CH25_SWHSSRCREG_SWHS_LST_SRC_WE_BitAddressOffset 5
#define CH25_SWHSSRCREG_SWHS_LST_SRC_WE_RegisterSize 1



#define CH25_SWHSSRCREG_RSVD_DMAC_CHx_SWHSSRCREG_6to63_BitAddressOffset 6
#define CH25_SWHSSRCREG_RSVD_DMAC_CHx_SWHSSRCREG_6to63_RegisterSize 58





#define CH25_SWHSDSTREG (Channel25_Registers_Address_Block_BaseAddress + 0x40)
#define CH25_SWHSDSTREG_RegisterSize 64
#define CH25_SWHSDSTREG_RegisterResetValue 0x0
#define CH25_SWHSDSTREG_RegisterResetMask 0xffffffffffffffff





#define CH25_SWHSDSTREG_SWHS_REQ_DST_BitAddressOffset 0
#define CH25_SWHSDSTREG_SWHS_REQ_DST_RegisterSize 1



#define CH25_SWHSDSTREG_SWHS_REQ_DST_WE_BitAddressOffset 1
#define CH25_SWHSDSTREG_SWHS_REQ_DST_WE_RegisterSize 1



#define CH25_SWHSDSTREG_SWHS_SGLREQ_DST_BitAddressOffset 2
#define CH25_SWHSDSTREG_SWHS_SGLREQ_DST_RegisterSize 1



#define CH25_SWHSDSTREG_SWHS_SGLREQ_DST_WE_BitAddressOffset 3
#define CH25_SWHSDSTREG_SWHS_SGLREQ_DST_WE_RegisterSize 1



#define CH25_SWHSDSTREG_SWHS_LST_DST_BitAddressOffset 4
#define CH25_SWHSDSTREG_SWHS_LST_DST_RegisterSize 1



#define CH25_SWHSDSTREG_SWHS_LST_DST_WE_BitAddressOffset 5
#define CH25_SWHSDSTREG_SWHS_LST_DST_WE_RegisterSize 1



#define CH25_SWHSDSTREG_RSVD_DMAC_CHx_SWHSDSTREG_6to63_BitAddressOffset 6
#define CH25_SWHSDSTREG_RSVD_DMAC_CHx_SWHSDSTREG_6to63_RegisterSize 58





#define CH25_BLK_TFR_RESUMEREQREG (Channel25_Registers_Address_Block_BaseAddress + 0x48)
#define CH25_BLK_TFR_RESUMEREQREG_RegisterSize 64
#define CH25_BLK_TFR_RESUMEREQREG_RegisterResetValue 0x0
#define CH25_BLK_TFR_RESUMEREQREG_RegisterResetMask 0xffffffffffffffff





#define CH25_BLK_TFR_RESUMEREQREG_BLK_TFR_RESUMEREQ_BitAddressOffset 0
#define CH25_BLK_TFR_RESUMEREQREG_BLK_TFR_RESUMEREQ_RegisterSize 1



#define CH25_BLK_TFR_RESUMEREQREG_RSVD_DMAC_CHx_BLK_TFR_RESUMEREQREG_1to63_BitAddressOffset 1
#define CH25_BLK_TFR_RESUMEREQREG_RSVD_DMAC_CHx_BLK_TFR_RESUMEREQREG_1to63_RegisterSize 63





#define CH25_AXI_IDREG (Channel25_Registers_Address_Block_BaseAddress + 0x50)
#define CH25_AXI_IDREG_RegisterSize 64
#define CH25_AXI_IDREG_RegisterResetValue 0x0
#define CH25_AXI_IDREG_RegisterResetMask 0xffffffffffffffff





#define CH25_AXI_IDREG_AXI_READ_ID_SUFFIX_BitAddressOffset 0
#define CH25_AXI_IDREG_AXI_READ_ID_SUFFIX_RegisterSize 2



#define CH25_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_IDW_L2NCm1to31_BitAddressOffset 2
#define CH25_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_IDW_L2NCm1to31_RegisterSize 14



#define CH25_AXI_IDREG_AXI_WRITE_ID_SUFFIX_BitAddressOffset 16
#define CH25_AXI_IDREG_AXI_WRITE_ID_SUFFIX_RegisterSize 2



#define CH25_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_IDW_L2NCm32to63_BitAddressOffset 18
#define CH25_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_IDW_L2NCm32to63_RegisterSize 14



#define CH25_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_32to63_BitAddressOffset 32
#define CH25_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_32to63_RegisterSize 32





#define CH25_AXI_QOSREG (Channel25_Registers_Address_Block_BaseAddress + 0x58)
#define CH25_AXI_QOSREG_RegisterSize 64
#define CH25_AXI_QOSREG_RegisterResetValue 0x0
#define CH25_AXI_QOSREG_RegisterResetMask 0xffffffffffffffff





#define CH25_AXI_QOSREG_AXI_AWQOS_BitAddressOffset 0
#define CH25_AXI_QOSREG_AXI_AWQOS_RegisterSize 4



#define CH25_AXI_QOSREG_AXI_ARQOS_BitAddressOffset 4
#define CH25_AXI_QOSREG_AXI_ARQOS_RegisterSize 4



#define CH25_AXI_QOSREG_RSVD_DMAC_CHx_AXI_QOSREG_8to63_BitAddressOffset 8
#define CH25_AXI_QOSREG_RSVD_DMAC_CHx_AXI_QOSREG_8to63_RegisterSize 56





#define CH25_SSTAT (Channel25_Registers_Address_Block_BaseAddress + 0x60)
#define CH25_SSTAT_RegisterSize 64
#define CH25_SSTAT_RegisterResetValue 0x0
#define CH25_SSTAT_RegisterResetMask 0xffffffffffffffff





#define CH25_SSTAT_SSTAT_BitAddressOffset 0
#define CH25_SSTAT_SSTAT_RegisterSize 32



#define CH25_SSTAT_RSVD_DMAC_CHx_SSTAT_32to63_BitAddressOffset 32
#define CH25_SSTAT_RSVD_DMAC_CHx_SSTAT_32to63_RegisterSize 32





#define CH25_DSTAT (Channel25_Registers_Address_Block_BaseAddress + 0x68)
#define CH25_DSTAT_RegisterSize 64
#define CH25_DSTAT_RegisterResetValue 0x0
#define CH25_DSTAT_RegisterResetMask 0xffffffffffffffff





#define CH25_DSTAT_DSTAT_BitAddressOffset 0
#define CH25_DSTAT_DSTAT_RegisterSize 32



#define CH25_DSTAT_RSVD_DMAC_CHx_DSTAT_32to63_BitAddressOffset 32
#define CH25_DSTAT_RSVD_DMAC_CHx_DSTAT_32to63_RegisterSize 32





#define CH25_SSTATAR (Channel25_Registers_Address_Block_BaseAddress + 0x70)
#define CH25_SSTATAR_RegisterSize 64
#define CH25_SSTATAR_RegisterResetValue 0x0
#define CH25_SSTATAR_RegisterResetMask 0xffffffffffffffff





#define CH25_SSTATAR_SSTATAR_BitAddressOffset 0
#define CH25_SSTATAR_SSTATAR_RegisterSize 64





#define CH25_DSTATAR (Channel25_Registers_Address_Block_BaseAddress + 0x78)
#define CH25_DSTATAR_RegisterSize 64
#define CH25_DSTATAR_RegisterResetValue 0x0
#define CH25_DSTATAR_RegisterResetMask 0xffffffffffffffff





#define CH25_DSTATAR_DSTATAR_BitAddressOffset 0
#define CH25_DSTATAR_DSTATAR_RegisterSize 64





#define CH25_INTSTATUS_ENABLEREG (Channel25_Registers_Address_Block_BaseAddress + 0x80)
#define CH25_INTSTATUS_ENABLEREG_RegisterSize 64
#define CH25_INTSTATUS_ENABLEREG_RegisterResetValue 0xffffffffffffffff
#define CH25_INTSTATUS_ENABLEREG_RegisterResetMask 0xffffffffffffffff





#define CH25_INTSTATUS_ENABLEREG_Enable_BLOCK_TFR_DONE_IntStat_BitAddressOffset 0
#define CH25_INTSTATUS_ENABLEREG_Enable_BLOCK_TFR_DONE_IntStat_RegisterSize 1



#define CH25_INTSTATUS_ENABLEREG_Enable_DMA_TFR_DONE_IntStat_BitAddressOffset 1
#define CH25_INTSTATUS_ENABLEREG_Enable_DMA_TFR_DONE_IntStat_RegisterSize 1



#define CH25_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_2_BitAddressOffset 2
#define CH25_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_2_RegisterSize 1



#define CH25_INTSTATUS_ENABLEREG_Enable_SRC_TRANSCOMP_IntStat_BitAddressOffset 3
#define CH25_INTSTATUS_ENABLEREG_Enable_SRC_TRANSCOMP_IntStat_RegisterSize 1



#define CH25_INTSTATUS_ENABLEREG_Enable_DST_TRANSCOMP_IntStat_BitAddressOffset 4
#define CH25_INTSTATUS_ENABLEREG_Enable_DST_TRANSCOMP_IntStat_RegisterSize 1



#define CH25_INTSTATUS_ENABLEREG_Enable_SRC_DEC_ERR_IntStat_BitAddressOffset 5
#define CH25_INTSTATUS_ENABLEREG_Enable_SRC_DEC_ERR_IntStat_RegisterSize 1



#define CH25_INTSTATUS_ENABLEREG_Enable_DST_DEC_ERR_IntStat_BitAddressOffset 6
#define CH25_INTSTATUS_ENABLEREG_Enable_DST_DEC_ERR_IntStat_RegisterSize 1



#define CH25_INTSTATUS_ENABLEREG_Enable_SRC_SLV_ERR_IntStat_BitAddressOffset 7
#define CH25_INTSTATUS_ENABLEREG_Enable_SRC_SLV_ERR_IntStat_RegisterSize 1



#define CH25_INTSTATUS_ENABLEREG_Enable_DST_SLV_ERR_IntStat_BitAddressOffset 8
#define CH25_INTSTATUS_ENABLEREG_Enable_DST_SLV_ERR_IntStat_RegisterSize 1



#define CH25_INTSTATUS_ENABLEREG_Enable_LLI_RD_DEC_ERR_IntStat_BitAddressOffset 9
#define CH25_INTSTATUS_ENABLEREG_Enable_LLI_RD_DEC_ERR_IntStat_RegisterSize 1



#define CH25_INTSTATUS_ENABLEREG_Enable_LLI_WR_DEC_ERR_IntStat_BitAddressOffset 10
#define CH25_INTSTATUS_ENABLEREG_Enable_LLI_WR_DEC_ERR_IntStat_RegisterSize 1



#define CH25_INTSTATUS_ENABLEREG_Enable_LLI_RD_SLV_ERR_IntStat_BitAddressOffset 11
#define CH25_INTSTATUS_ENABLEREG_Enable_LLI_RD_SLV_ERR_IntStat_RegisterSize 1



#define CH25_INTSTATUS_ENABLEREG_Enable_LLI_WR_SLV_ERR_IntStat_BitAddressOffset 12
#define CH25_INTSTATUS_ENABLEREG_Enable_LLI_WR_SLV_ERR_IntStat_RegisterSize 1



#define CH25_INTSTATUS_ENABLEREG_Enable_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_BitAddressOffset 13
#define CH25_INTSTATUS_ENABLEREG_Enable_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_RegisterSize 1



#define CH25_INTSTATUS_ENABLEREG_Enable_SLVIF_MULTIBLKTYPE_ERR_IntStat_BitAddressOffset 14
#define CH25_INTSTATUS_ENABLEREG_Enable_SLVIF_MULTIBLKTYPE_ERR_IntStat_RegisterSize 1



#define CH25_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_15_BitAddressOffset 15
#define CH25_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_15_RegisterSize 1



#define CH25_INTSTATUS_ENABLEREG_Enable_SLVIF_DEC_ERR_IntStat_BitAddressOffset 16
#define CH25_INTSTATUS_ENABLEREG_Enable_SLVIF_DEC_ERR_IntStat_RegisterSize 1



#define CH25_INTSTATUS_ENABLEREG_Enable_SLVIF_WR2RO_ERR_IntStat_BitAddressOffset 17
#define CH25_INTSTATUS_ENABLEREG_Enable_SLVIF_WR2RO_ERR_IntStat_RegisterSize 1



#define CH25_INTSTATUS_ENABLEREG_Enable_SLVIF_RD2RWO_ERR_IntStat_BitAddressOffset 18
#define CH25_INTSTATUS_ENABLEREG_Enable_SLVIF_RD2RWO_ERR_IntStat_RegisterSize 1



#define CH25_INTSTATUS_ENABLEREG_Enable_SLVIF_WRONCHEN_ERR_IntStat_BitAddressOffset 19
#define CH25_INTSTATUS_ENABLEREG_Enable_SLVIF_WRONCHEN_ERR_IntStat_RegisterSize 1



#define CH25_INTSTATUS_ENABLEREG_Enable_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_BitAddressOffset 20
#define CH25_INTSTATUS_ENABLEREG_Enable_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_RegisterSize 1



#define CH25_INTSTATUS_ENABLEREG_Enable_SLVIF_WRONHOLD_ERR_IntStat_BitAddressOffset 21
#define CH25_INTSTATUS_ENABLEREG_Enable_SLVIF_WRONHOLD_ERR_IntStat_RegisterSize 1



#define CH25_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_22to23_BitAddressOffset 22
#define CH25_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_22to23_RegisterSize 2



#define CH25_INTSTATUS_ENABLEREG_Enable_SLVIF_ADDRPARITY_ERR_IntStat_BitAddressOffset 24
#define CH25_INTSTATUS_ENABLEREG_Enable_SLVIF_ADDRPARITY_ERR_IntStat_RegisterSize 1



#define CH25_INTSTATUS_ENABLEREG_Enable_SLVIF_WRPARITY_ERR_IntStat_BitAddressOffset 25
#define CH25_INTSTATUS_ENABLEREG_Enable_SLVIF_WRPARITY_ERR_IntStat_RegisterSize 1



#define CH25_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_26_BitAddressOffset 26
#define CH25_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_26_RegisterSize 1



#define CH25_INTSTATUS_ENABLEREG_Enable_CH_LOCK_CLEARED_IntStat_BitAddressOffset 27
#define CH25_INTSTATUS_ENABLEREG_Enable_CH_LOCK_CLEARED_IntStat_RegisterSize 1



#define CH25_INTSTATUS_ENABLEREG_Enable_CH_SRC_SUSPENDED_IntStat_BitAddressOffset 28
#define CH25_INTSTATUS_ENABLEREG_Enable_CH_SRC_SUSPENDED_IntStat_RegisterSize 1



#define CH25_INTSTATUS_ENABLEREG_Enable_CH_SUSPENDED_IntStat_BitAddressOffset 29
#define CH25_INTSTATUS_ENABLEREG_Enable_CH_SUSPENDED_IntStat_RegisterSize 1



#define CH25_INTSTATUS_ENABLEREG_Enable_CH_DISABLED_IntStat_BitAddressOffset 30
#define CH25_INTSTATUS_ENABLEREG_Enable_CH_DISABLED_IntStat_RegisterSize 1



#define CH25_INTSTATUS_ENABLEREG_Enable_CH_ABORTED_IntStat_BitAddressOffset 31
#define CH25_INTSTATUS_ENABLEREG_Enable_CH_ABORTED_IntStat_RegisterSize 1



#define CH25_INTSTATUS_ENABLEREG_Enable_ECC_PROT_CHMem_CorrERR_IntStat_BitAddressOffset 32
#define CH25_INTSTATUS_ENABLEREG_Enable_ECC_PROT_CHMem_CorrERR_IntStat_RegisterSize 1



#define CH25_INTSTATUS_ENABLEREG_Enable_ECC_PROT_CHMem_UnCorrERR_IntStat_BitAddressOffset 33
#define CH25_INTSTATUS_ENABLEREG_Enable_ECC_PROT_CHMem_UnCorrERR_IntStat_RegisterSize 1



#define CH25_INTSTATUS_ENABLEREG_Enable_ECC_PROT_UIDMem_CorrERR_IntStat_BitAddressOffset 34
#define CH25_INTSTATUS_ENABLEREG_Enable_ECC_PROT_UIDMem_CorrERR_IntStat_RegisterSize 1



#define CH25_INTSTATUS_ENABLEREG_Enable_ECC_PROT_UIDMem_UnCorrERR_IntStat_BitAddressOffset 35
#define CH25_INTSTATUS_ENABLEREG_Enable_ECC_PROT_UIDMem_UnCorrERR_IntStat_RegisterSize 1



#define CH25_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_32to63_BitAddressOffset 36
#define CH25_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_32to63_RegisterSize 28





#define CH25_INTSTATUS (Channel25_Registers_Address_Block_BaseAddress + 0x88)
#define CH25_INTSTATUS_RegisterSize 64
#define CH25_INTSTATUS_RegisterResetValue 0x0
#define CH25_INTSTATUS_RegisterResetMask 0xffffffffffffffff





#define CH25_INTSTATUS_BLOCK_TFR_DONE_IntStat_BitAddressOffset 0
#define CH25_INTSTATUS_BLOCK_TFR_DONE_IntStat_RegisterSize 1



#define CH25_INTSTATUS_DMA_TFR_DONE_IntStat_BitAddressOffset 1
#define CH25_INTSTATUS_DMA_TFR_DONE_IntStat_RegisterSize 1



#define CH25_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_2_BitAddressOffset 2
#define CH25_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_2_RegisterSize 1



#define CH25_INTSTATUS_SRC_TRANSCOMP_IntStat_BitAddressOffset 3
#define CH25_INTSTATUS_SRC_TRANSCOMP_IntStat_RegisterSize 1



#define CH25_INTSTATUS_DST_TRANSCOMP_IntStat_BitAddressOffset 4
#define CH25_INTSTATUS_DST_TRANSCOMP_IntStat_RegisterSize 1



#define CH25_INTSTATUS_SRC_DEC_ERR_IntStat_BitAddressOffset 5
#define CH25_INTSTATUS_SRC_DEC_ERR_IntStat_RegisterSize 1



#define CH25_INTSTATUS_DST_DEC_ERR_IntStat_BitAddressOffset 6
#define CH25_INTSTATUS_DST_DEC_ERR_IntStat_RegisterSize 1



#define CH25_INTSTATUS_SRC_SLV_ERR_IntStat_BitAddressOffset 7
#define CH25_INTSTATUS_SRC_SLV_ERR_IntStat_RegisterSize 1



#define CH25_INTSTATUS_DST_SLV_ERR_IntStat_BitAddressOffset 8
#define CH25_INTSTATUS_DST_SLV_ERR_IntStat_RegisterSize 1



#define CH25_INTSTATUS_LLI_RD_DEC_ERR_IntStat_BitAddressOffset 9
#define CH25_INTSTATUS_LLI_RD_DEC_ERR_IntStat_RegisterSize 1



#define CH25_INTSTATUS_LLI_WR_DEC_ERR_IntStat_BitAddressOffset 10
#define CH25_INTSTATUS_LLI_WR_DEC_ERR_IntStat_RegisterSize 1



#define CH25_INTSTATUS_LLI_RD_SLV_ERR_IntStat_BitAddressOffset 11
#define CH25_INTSTATUS_LLI_RD_SLV_ERR_IntStat_RegisterSize 1



#define CH25_INTSTATUS_LLI_WR_SLV_ERR_IntStat_BitAddressOffset 12
#define CH25_INTSTATUS_LLI_WR_SLV_ERR_IntStat_RegisterSize 1



#define CH25_INTSTATUS_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_BitAddressOffset 13
#define CH25_INTSTATUS_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_RegisterSize 1



#define CH25_INTSTATUS_SLVIF_MULTIBLKTYPE_ERR_IntStat_BitAddressOffset 14
#define CH25_INTSTATUS_SLVIF_MULTIBLKTYPE_ERR_IntStat_RegisterSize 1



#define CH25_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_15_BitAddressOffset 15
#define CH25_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_15_RegisterSize 1



#define CH25_INTSTATUS_SLVIF_DEC_ERR_IntStat_BitAddressOffset 16
#define CH25_INTSTATUS_SLVIF_DEC_ERR_IntStat_RegisterSize 1



#define CH25_INTSTATUS_SLVIF_WR2RO_ERR_IntStat_BitAddressOffset 17
#define CH25_INTSTATUS_SLVIF_WR2RO_ERR_IntStat_RegisterSize 1



#define CH25_INTSTATUS_SLVIF_RD2RWO_ERR_IntStat_BitAddressOffset 18
#define CH25_INTSTATUS_SLVIF_RD2RWO_ERR_IntStat_RegisterSize 1



#define CH25_INTSTATUS_SLVIF_WRONCHEN_ERR_IntStat_BitAddressOffset 19
#define CH25_INTSTATUS_SLVIF_WRONCHEN_ERR_IntStat_RegisterSize 1



#define CH25_INTSTATUS_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_BitAddressOffset 20
#define CH25_INTSTATUS_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_RegisterSize 1



#define CH25_INTSTATUS_SLVIF_WRONHOLD_ERR_IntStat_BitAddressOffset 21
#define CH25_INTSTATUS_SLVIF_WRONHOLD_ERR_IntStat_RegisterSize 1



#define CH25_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_22to23_BitAddressOffset 22
#define CH25_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_22to23_RegisterSize 2



#define CH25_INTSTATUS_SLVIF_ADDRPARITY_ERR_IntStat_BitAddressOffset 24
#define CH25_INTSTATUS_SLVIF_ADDRPARITY_ERR_IntStat_RegisterSize 1



#define CH25_INTSTATUS_SLVIF_WRPARITY_ERR_IntStat_BitAddressOffset 25
#define CH25_INTSTATUS_SLVIF_WRPARITY_ERR_IntStat_RegisterSize 1



#define CH25_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_26_BitAddressOffset 26
#define CH25_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_26_RegisterSize 1



#define CH25_INTSTATUS_CH_LOCK_CLEARED_IntStat_BitAddressOffset 27
#define CH25_INTSTATUS_CH_LOCK_CLEARED_IntStat_RegisterSize 1



#define CH25_INTSTATUS_CH_SRC_SUSPENDED_IntStat_BitAddressOffset 28
#define CH25_INTSTATUS_CH_SRC_SUSPENDED_IntStat_RegisterSize 1



#define CH25_INTSTATUS_CH_SUSPENDED_IntStat_BitAddressOffset 29
#define CH25_INTSTATUS_CH_SUSPENDED_IntStat_RegisterSize 1



#define CH25_INTSTATUS_CH_DISABLED_IntStat_BitAddressOffset 30
#define CH25_INTSTATUS_CH_DISABLED_IntStat_RegisterSize 1



#define CH25_INTSTATUS_CH_ABORTED_IntStat_BitAddressOffset 31
#define CH25_INTSTATUS_CH_ABORTED_IntStat_RegisterSize 1



#define CH25_INTSTATUS_ECC_PROT_CHMem_CorrERR_IntStat_BitAddressOffset 32
#define CH25_INTSTATUS_ECC_PROT_CHMem_CorrERR_IntStat_RegisterSize 1



#define CH25_INTSTATUS_ECC_PROT_CHMem_UnCorrERR_IntStat_BitAddressOffset 33
#define CH25_INTSTATUS_ECC_PROT_CHMem_UnCorrERR_IntStat_RegisterSize 1



#define CH25_INTSTATUS_ECC_PROT_UIDMem_CorrERR_IntStat_BitAddressOffset 34
#define CH25_INTSTATUS_ECC_PROT_UIDMem_CorrERR_IntStat_RegisterSize 1



#define CH25_INTSTATUS_ECC_PROT_UIDMem_UnCorrERR_IntStat_BitAddressOffset 35
#define CH25_INTSTATUS_ECC_PROT_UIDMem_UnCorrERR_IntStat_RegisterSize 1



#define CH25_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_36to63_BitAddressOffset 36
#define CH25_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_36to63_RegisterSize 28





#define CH25_INTSIGNAL_ENABLEREG (Channel25_Registers_Address_Block_BaseAddress + 0x90)
#define CH25_INTSIGNAL_ENABLEREG_RegisterSize 64
#define CH25_INTSIGNAL_ENABLEREG_RegisterResetValue 0xffffffffffffffff
#define CH25_INTSIGNAL_ENABLEREG_RegisterResetMask 0xffffffffffffffff





#define CH25_INTSIGNAL_ENABLEREG_Enable_BLOCK_TFR_DONE_IntSignal_BitAddressOffset 0
#define CH25_INTSIGNAL_ENABLEREG_Enable_BLOCK_TFR_DONE_IntSignal_RegisterSize 1



#define CH25_INTSIGNAL_ENABLEREG_Enable_DMA_TFR_DONE_IntSignal_BitAddressOffset 1
#define CH25_INTSIGNAL_ENABLEREG_Enable_DMA_TFR_DONE_IntSignal_RegisterSize 1



#define CH25_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_2_BitAddressOffset 2
#define CH25_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_2_RegisterSize 1



#define CH25_INTSIGNAL_ENABLEREG_Enable_SRC_TRANSCOMP_IntSignal_BitAddressOffset 3
#define CH25_INTSIGNAL_ENABLEREG_Enable_SRC_TRANSCOMP_IntSignal_RegisterSize 1



#define CH25_INTSIGNAL_ENABLEREG_Enable_DST_TRANSCOMP_IntSignal_BitAddressOffset 4
#define CH25_INTSIGNAL_ENABLEREG_Enable_DST_TRANSCOMP_IntSignal_RegisterSize 1



#define CH25_INTSIGNAL_ENABLEREG_Enable_SRC_DEC_ERR_IntSignal_BitAddressOffset 5
#define CH25_INTSIGNAL_ENABLEREG_Enable_SRC_DEC_ERR_IntSignal_RegisterSize 1



#define CH25_INTSIGNAL_ENABLEREG_Enable_DST_DEC_ERR_IntSignal_BitAddressOffset 6
#define CH25_INTSIGNAL_ENABLEREG_Enable_DST_DEC_ERR_IntSignal_RegisterSize 1



#define CH25_INTSIGNAL_ENABLEREG_Enable_SRC_SLV_ERR_IntSignal_BitAddressOffset 7
#define CH25_INTSIGNAL_ENABLEREG_Enable_SRC_SLV_ERR_IntSignal_RegisterSize 1



#define CH25_INTSIGNAL_ENABLEREG_Enable_DST_SLV_ERR_IntSignal_BitAddressOffset 8
#define CH25_INTSIGNAL_ENABLEREG_Enable_DST_SLV_ERR_IntSignal_RegisterSize 1



#define CH25_INTSIGNAL_ENABLEREG_Enable_LLI_RD_DEC_ERR_IntSignal_BitAddressOffset 9
#define CH25_INTSIGNAL_ENABLEREG_Enable_LLI_RD_DEC_ERR_IntSignal_RegisterSize 1



#define CH25_INTSIGNAL_ENABLEREG_Enable_LLI_WR_DEC_ERR_IntSignal_BitAddressOffset 10
#define CH25_INTSIGNAL_ENABLEREG_Enable_LLI_WR_DEC_ERR_IntSignal_RegisterSize 1



#define CH25_INTSIGNAL_ENABLEREG_Enable_LLI_RD_SLV_ERR_IntSignal_BitAddressOffset 11
#define CH25_INTSIGNAL_ENABLEREG_Enable_LLI_RD_SLV_ERR_IntSignal_RegisterSize 1



#define CH25_INTSIGNAL_ENABLEREG_Enable_LLI_WR_SLV_ERR_IntSignal_BitAddressOffset 12
#define CH25_INTSIGNAL_ENABLEREG_Enable_LLI_WR_SLV_ERR_IntSignal_RegisterSize 1



#define CH25_INTSIGNAL_ENABLEREG_Enable_SHADOWREG_OR_LLI_INVALID_ERR_IntSignal_BitAddressOffset 13
#define CH25_INTSIGNAL_ENABLEREG_Enable_SHADOWREG_OR_LLI_INVALID_ERR_IntSignal_RegisterSize 1



#define CH25_INTSIGNAL_ENABLEREG_Enable_SLVIF_MULTIBLKTYPE_ERR_IntSignal_BitAddressOffset 14
#define CH25_INTSIGNAL_ENABLEREG_Enable_SLVIF_MULTIBLKTYPE_ERR_IntSignal_RegisterSize 1



#define CH25_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_15_BitAddressOffset 15
#define CH25_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_15_RegisterSize 1



#define CH25_INTSIGNAL_ENABLEREG_Enable_SLVIF_DEC_ERR_IntSignal_BitAddressOffset 16
#define CH25_INTSIGNAL_ENABLEREG_Enable_SLVIF_DEC_ERR_IntSignal_RegisterSize 1



#define CH25_INTSIGNAL_ENABLEREG_Enable_SLVIF_WR2RO_ERR_IntSignal_BitAddressOffset 17
#define CH25_INTSIGNAL_ENABLEREG_Enable_SLVIF_WR2RO_ERR_IntSignal_RegisterSize 1



#define CH25_INTSIGNAL_ENABLEREG_Enable_SLVIF_RD2RWO_ERR_IntSignal_BitAddressOffset 18
#define CH25_INTSIGNAL_ENABLEREG_Enable_SLVIF_RD2RWO_ERR_IntSignal_RegisterSize 1



#define CH25_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRONCHEN_ERR_IntSignal_BitAddressOffset 19
#define CH25_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRONCHEN_ERR_IntSignal_RegisterSize 1



#define CH25_INTSIGNAL_ENABLEREG_Enable_SLVIF_SHADOWREG_WRON_VALID_ERR_IntSignal_BitAddressOffset 20
#define CH25_INTSIGNAL_ENABLEREG_Enable_SLVIF_SHADOWREG_WRON_VALID_ERR_IntSignal_RegisterSize 1



#define CH25_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRONHOLD_ERR_IntSignal_BitAddressOffset 21
#define CH25_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRONHOLD_ERR_IntSignal_RegisterSize 1



#define CH25_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_22to23_BitAddressOffset 22
#define CH25_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_22to23_RegisterSize 2



#define CH25_INTSIGNAL_ENABLEREG_Enable_SLVIF_ADDRPARITY_ERR_IntSignal_BitAddressOffset 24
#define CH25_INTSIGNAL_ENABLEREG_Enable_SLVIF_ADDRPARITY_ERR_IntSignal_RegisterSize 1



#define CH25_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRPARITY_ERR_IntSignal_BitAddressOffset 25
#define CH25_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRPARITY_ERR_IntSignal_RegisterSize 1



#define CH25_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_26_BitAddressOffset 26
#define CH25_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_26_RegisterSize 1



#define CH25_INTSIGNAL_ENABLEREG_Enable_CH_LOCK_CLEARED_IntSignal_BitAddressOffset 27
#define CH25_INTSIGNAL_ENABLEREG_Enable_CH_LOCK_CLEARED_IntSignal_RegisterSize 1



#define CH25_INTSIGNAL_ENABLEREG_Enable_CH_SRC_SUSPENDED_IntSignal_BitAddressOffset 28
#define CH25_INTSIGNAL_ENABLEREG_Enable_CH_SRC_SUSPENDED_IntSignal_RegisterSize 1



#define CH25_INTSIGNAL_ENABLEREG_Enable_CH_SUSPENDED_IntSignal_BitAddressOffset 29
#define CH25_INTSIGNAL_ENABLEREG_Enable_CH_SUSPENDED_IntSignal_RegisterSize 1



#define CH25_INTSIGNAL_ENABLEREG_Enable_CH_DISABLED_IntSignal_BitAddressOffset 30
#define CH25_INTSIGNAL_ENABLEREG_Enable_CH_DISABLED_IntSignal_RegisterSize 1



#define CH25_INTSIGNAL_ENABLEREG_Enable_CH_ABORTED_IntSignal_BitAddressOffset 31
#define CH25_INTSIGNAL_ENABLEREG_Enable_CH_ABORTED_IntSignal_RegisterSize 1



#define CH25_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_CHMem_CorrERR_IntSignal_BitAddressOffset 32
#define CH25_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_CHMem_CorrERR_IntSignal_RegisterSize 1



#define CH25_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_CHMem_UnCorrERR_IntSignal_BitAddressOffset 33
#define CH25_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_CHMem_UnCorrERR_IntSignal_RegisterSize 1



#define CH25_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_UIDMem_CorrERR_IntSignal_BitAddressOffset 34
#define CH25_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_UIDMem_CorrERR_IntSignal_RegisterSize 1



#define CH25_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_UIDMem_UnCorrERR_IntSignal_BitAddressOffset 35
#define CH25_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_UIDMem_UnCorrERR_IntSignal_RegisterSize 1



#define CH25_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_36to63_BitAddressOffset 36
#define CH25_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_36to63_RegisterSize 28





#define CH25_INTCLEARREG (Channel25_Registers_Address_Block_BaseAddress + 0x98)
#define CH25_INTCLEARREG_RegisterSize 64
#define CH25_INTCLEARREG_RegisterResetValue 0x0
#define CH25_INTCLEARREG_RegisterResetMask 0xffffffffffffffff





#define CH25_INTCLEARREG_Clear_BLOCK_TFR_DONE_IntStat_BitAddressOffset 0
#define CH25_INTCLEARREG_Clear_BLOCK_TFR_DONE_IntStat_RegisterSize 1



#define CH25_INTCLEARREG_Clear_DMA_TFR_DONE_IntStat_BitAddressOffset 1
#define CH25_INTCLEARREG_Clear_DMA_TFR_DONE_IntStat_RegisterSize 1



#define CH25_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_2_BitAddressOffset 2
#define CH25_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_2_RegisterSize 1



#define CH25_INTCLEARREG_Clear_SRC_TRANSCOMP_IntStat_BitAddressOffset 3
#define CH25_INTCLEARREG_Clear_SRC_TRANSCOMP_IntStat_RegisterSize 1



#define CH25_INTCLEARREG_Clear_DST_TRANSCOMP_IntStat_BitAddressOffset 4
#define CH25_INTCLEARREG_Clear_DST_TRANSCOMP_IntStat_RegisterSize 1



#define CH25_INTCLEARREG_Clear_SRC_DEC_ERR_IntStat_BitAddressOffset 5
#define CH25_INTCLEARREG_Clear_SRC_DEC_ERR_IntStat_RegisterSize 1



#define CH25_INTCLEARREG_Clear_DST_DEC_ERR_IntStat_BitAddressOffset 6
#define CH25_INTCLEARREG_Clear_DST_DEC_ERR_IntStat_RegisterSize 1



#define CH25_INTCLEARREG_Clear_SRC_SLV_ERR_IntStat_BitAddressOffset 7
#define CH25_INTCLEARREG_Clear_SRC_SLV_ERR_IntStat_RegisterSize 1



#define CH25_INTCLEARREG_Clear_DST_SLV_ERR_IntStat_BitAddressOffset 8
#define CH25_INTCLEARREG_Clear_DST_SLV_ERR_IntStat_RegisterSize 1



#define CH25_INTCLEARREG_Clear_LLI_RD_DEC_ERR_IntStat_BitAddressOffset 9
#define CH25_INTCLEARREG_Clear_LLI_RD_DEC_ERR_IntStat_RegisterSize 1



#define CH25_INTCLEARREG_Clear_LLI_WR_DEC_ERR_IntStat_BitAddressOffset 10
#define CH25_INTCLEARREG_Clear_LLI_WR_DEC_ERR_IntStat_RegisterSize 1



#define CH25_INTCLEARREG_Clear_LLI_RD_SLV_ERR_IntStat_BitAddressOffset 11
#define CH25_INTCLEARREG_Clear_LLI_RD_SLV_ERR_IntStat_RegisterSize 1



#define CH25_INTCLEARREG_Clear_LLI_WR_SLV_ERR_IntStat_BitAddressOffset 12
#define CH25_INTCLEARREG_Clear_LLI_WR_SLV_ERR_IntStat_RegisterSize 1



#define CH25_INTCLEARREG_Clear_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_BitAddressOffset 13
#define CH25_INTCLEARREG_Clear_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_RegisterSize 1



#define CH25_INTCLEARREG_Clear_SLVIF_MULTIBLKTYPE_ERR_IntStat_BitAddressOffset 14
#define CH25_INTCLEARREG_Clear_SLVIF_MULTIBLKTYPE_ERR_IntStat_RegisterSize 1



#define CH25_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_15_BitAddressOffset 15
#define CH25_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_15_RegisterSize 1



#define CH25_INTCLEARREG_Clear_SLVIF_DEC_ERR_IntStat_BitAddressOffset 16
#define CH25_INTCLEARREG_Clear_SLVIF_DEC_ERR_IntStat_RegisterSize 1



#define CH25_INTCLEARREG_Clear_SLVIF_WR2RO_ERR_IntStat_BitAddressOffset 17
#define CH25_INTCLEARREG_Clear_SLVIF_WR2RO_ERR_IntStat_RegisterSize 1



#define CH25_INTCLEARREG_Clear_SLVIF_RD2RWO_ERR_IntStat_BitAddressOffset 18
#define CH25_INTCLEARREG_Clear_SLVIF_RD2RWO_ERR_IntStat_RegisterSize 1



#define CH25_INTCLEARREG_Clear_SLVIF_WRONCHEN_ERR_IntStat_BitAddressOffset 19
#define CH25_INTCLEARREG_Clear_SLVIF_WRONCHEN_ERR_IntStat_RegisterSize 1



#define CH25_INTCLEARREG_Clear_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_BitAddressOffset 20
#define CH25_INTCLEARREG_Clear_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_RegisterSize 1



#define CH25_INTCLEARREG_Clear_SLVIF_WRONHOLD_ERR_IntStat_BitAddressOffset 21
#define CH25_INTCLEARREG_Clear_SLVIF_WRONHOLD_ERR_IntStat_RegisterSize 1



#define CH25_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_22to23_BitAddressOffset 22
#define CH25_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_22to23_RegisterSize 2



#define CH25_INTCLEARREG_Clear_SLVIF_ADDRPARITY_ERR_IntStat_BitAddressOffset 24
#define CH25_INTCLEARREG_Clear_SLVIF_ADDRPARITY_ERR_IntStat_RegisterSize 1



#define CH25_INTCLEARREG_Clear_SLVIF_WRPARITY_ERR_IntStat_BitAddressOffset 25
#define CH25_INTCLEARREG_Clear_SLVIF_WRPARITY_ERR_IntStat_RegisterSize 1



#define CH25_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_26_BitAddressOffset 26
#define CH25_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_26_RegisterSize 1



#define CH25_INTCLEARREG_Clear_CH_LOCK_CLEARED_IntStat_BitAddressOffset 27
#define CH25_INTCLEARREG_Clear_CH_LOCK_CLEARED_IntStat_RegisterSize 1



#define CH25_INTCLEARREG_Clear_CH_SRC_SUSPENDED_IntStat_BitAddressOffset 28
#define CH25_INTCLEARREG_Clear_CH_SRC_SUSPENDED_IntStat_RegisterSize 1



#define CH25_INTCLEARREG_Clear_CH_SUSPENDED_IntStat_BitAddressOffset 29
#define CH25_INTCLEARREG_Clear_CH_SUSPENDED_IntStat_RegisterSize 1



#define CH25_INTCLEARREG_Clear_CH_DISABLED_IntStat_BitAddressOffset 30
#define CH25_INTCLEARREG_Clear_CH_DISABLED_IntStat_RegisterSize 1



#define CH25_INTCLEARREG_Clear_CH_ABORTED_IntStat_BitAddressOffset 31
#define CH25_INTCLEARREG_Clear_CH_ABORTED_IntStat_RegisterSize 1



#define CH25_INTCLEARREG_Clear_ECC_PROT_CHMem_CorrERR_IntStat_BitAddressOffset 32
#define CH25_INTCLEARREG_Clear_ECC_PROT_CHMem_CorrERR_IntStat_RegisterSize 1



#define CH25_INTCLEARREG_Clear_ECC_PROT_CHMem_UnCorrERR_IntStat_BitAddressOffset 33
#define CH25_INTCLEARREG_Clear_ECC_PROT_CHMem_UnCorrERR_IntStat_RegisterSize 1



#define CH25_INTCLEARREG_Clear_ECC_PROT_UIDMem_CorrERR_IntStat_BitAddressOffset 34
#define CH25_INTCLEARREG_Clear_ECC_PROT_UIDMem_CorrERR_IntStat_RegisterSize 1



#define CH25_INTCLEARREG_Clear_ECC_PROT_UIDMem_UnCorrERR_IntStat_BitAddressOffset 35
#define CH25_INTCLEARREG_Clear_ECC_PROT_UIDMem_UnCorrERR_IntStat_RegisterSize 1



#define CH25_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_36to63_BitAddressOffset 36
#define CH25_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_36to63_RegisterSize 28





#define CH25_CFG_EXTD (Channel25_Registers_Address_Block_BaseAddress + 0xa0)
#define CH25_CFG_EXTD_RegisterSize 64
#define CH25_CFG_EXTD_RegisterResetValue 0x0
#define CH25_CFG_EXTD_RegisterResetMask 0xffffffffffffffff





#define CH25_CFG_EXTD_LLI_AXPROT_BitAddressOffset 0
#define CH25_CFG_EXTD_LLI_AXPROT_RegisterSize 3



#define CH25_CFG_EXTD_LLI_AXCACHE_BitAddressOffset 3
#define CH25_CFG_EXTD_LLI_AXCACHE_RegisterSize 4



#define CH25_CFG_EXTD_RSVD_DMAC_CHx_CFG_EXTD_7to63_BitAddressOffset 7
#define CH25_CFG_EXTD_RSVD_DMAC_CHx_CFG_EXTD_7to63_RegisterSize 57



#define Channel26_Registers_Address_Block_BaseAddress 0x1a00



#define CH26_SAR (Channel26_Registers_Address_Block_BaseAddress + 0x0)
#define CH26_SAR_RegisterSize 64
#define CH26_SAR_RegisterResetValue 0x0
#define CH26_SAR_RegisterResetMask 0xffffffffffffffff





#define CH26_SAR_SAR_BitAddressOffset 0
#define CH26_SAR_SAR_RegisterSize 64





#define CH26_DAR (Channel26_Registers_Address_Block_BaseAddress + 0x8)
#define CH26_DAR_RegisterSize 64
#define CH26_DAR_RegisterResetValue 0x0
#define CH26_DAR_RegisterResetMask 0xffffffffffffffff





#define CH26_DAR_DAR_BitAddressOffset 0
#define CH26_DAR_DAR_RegisterSize 64





#define CH26_BLOCK_TS (Channel26_Registers_Address_Block_BaseAddress + 0x10)
#define CH26_BLOCK_TS_RegisterSize 64
#define CH26_BLOCK_TS_RegisterResetValue 0x0
#define CH26_BLOCK_TS_RegisterResetMask 0xffffffffffffffff





#define CH26_BLOCK_TS_BLOCK_TS_BitAddressOffset 0
#define CH26_BLOCK_TS_BLOCK_TS_RegisterSize 22



#define CH26_BLOCK_TS_RSVD_DMAC_CHx_BLOCK_TSREG_63to22_BitAddressOffset 22
#define CH26_BLOCK_TS_RSVD_DMAC_CHx_BLOCK_TSREG_63to22_RegisterSize 42





#define CH26_CTL (Channel26_Registers_Address_Block_BaseAddress + 0x18)
#define CH26_CTL_RegisterSize 64
#define CH26_CTL_RegisterResetValue 0x1200
#define CH26_CTL_RegisterResetMask 0xffffffffffffffff





#define CH26_CTL_SMS_BitAddressOffset 0
#define CH26_CTL_SMS_RegisterSize 1



#define CH26_CTL_RSVD_DMAC_CHx_CTL_1_BitAddressOffset 1
#define CH26_CTL_RSVD_DMAC_CHx_CTL_1_RegisterSize 1



#define CH26_CTL_DMS_BitAddressOffset 2
#define CH26_CTL_DMS_RegisterSize 1



#define CH26_CTL_RSVD_DMAC_CHx_CTL_3_BitAddressOffset 3
#define CH26_CTL_RSVD_DMAC_CHx_CTL_3_RegisterSize 1



#define CH26_CTL_SINC_BitAddressOffset 4
#define CH26_CTL_SINC_RegisterSize 1



#define CH26_CTL_RSVD_DMAC_CHx_CTL_5_BitAddressOffset 5
#define CH26_CTL_RSVD_DMAC_CHx_CTL_5_RegisterSize 1



#define CH26_CTL_DINC_BitAddressOffset 6
#define CH26_CTL_DINC_RegisterSize 1



#define CH26_CTL_RSVD_DMAC_CHx_CTL_7_BitAddressOffset 7
#define CH26_CTL_RSVD_DMAC_CHx_CTL_7_RegisterSize 1



#define CH26_CTL_SRC_TR_WIDTH_BitAddressOffset 8
#define CH26_CTL_SRC_TR_WIDTH_RegisterSize 3



#define CH26_CTL_DST_TR_WIDTH_BitAddressOffset 11
#define CH26_CTL_DST_TR_WIDTH_RegisterSize 3



#define CH26_CTL_SRC_MSIZE_BitAddressOffset 14
#define CH26_CTL_SRC_MSIZE_RegisterSize 4



#define CH26_CTL_DST_MSIZE_BitAddressOffset 18
#define CH26_CTL_DST_MSIZE_RegisterSize 4



#define CH26_CTL_AR_CACHE_BitAddressOffset 22
#define CH26_CTL_AR_CACHE_RegisterSize 4



#define CH26_CTL_AW_CACHE_BitAddressOffset 26
#define CH26_CTL_AW_CACHE_RegisterSize 4



#define CH26_CTL_NonPosted_LastWrite_En_BitAddressOffset 30
#define CH26_CTL_NonPosted_LastWrite_En_RegisterSize 1



#define CH26_CTL_RSVD_DMAC_CHx_CTL_31_BitAddressOffset 31
#define CH26_CTL_RSVD_DMAC_CHx_CTL_31_RegisterSize 1



#define CH26_CTL_AR_PROT_BitAddressOffset 32
#define CH26_CTL_AR_PROT_RegisterSize 3



#define CH26_CTL_AW_PROT_BitAddressOffset 35
#define CH26_CTL_AW_PROT_RegisterSize 3



#define CH26_CTL_ARLEN_EN_BitAddressOffset 38
#define CH26_CTL_ARLEN_EN_RegisterSize 1



#define CH26_CTL_ARLEN_BitAddressOffset 39
#define CH26_CTL_ARLEN_RegisterSize 8



#define CH26_CTL_AWLEN_EN_BitAddressOffset 47
#define CH26_CTL_AWLEN_EN_RegisterSize 1



#define CH26_CTL_AWLEN_BitAddressOffset 48
#define CH26_CTL_AWLEN_RegisterSize 8



#define CH26_CTL_SRC_STAT_EN_BitAddressOffset 56
#define CH26_CTL_SRC_STAT_EN_RegisterSize 1



#define CH26_CTL_DST_STAT_EN_BitAddressOffset 57
#define CH26_CTL_DST_STAT_EN_RegisterSize 1



#define CH26_CTL_IOC_BlkTfr_BitAddressOffset 58
#define CH26_CTL_IOC_BlkTfr_RegisterSize 1



#define CH26_CTL_RSVD_DMAC_CHx_CTL_59to61_BitAddressOffset 59
#define CH26_CTL_RSVD_DMAC_CHx_CTL_59to61_RegisterSize 3



#define CH26_CTL_SHADOWREG_OR_LLI_LAST_BitAddressOffset 62
#define CH26_CTL_SHADOWREG_OR_LLI_LAST_RegisterSize 1



#define CH26_CTL_SHADOWREG_OR_LLI_VALID_BitAddressOffset 63
#define CH26_CTL_SHADOWREG_OR_LLI_VALID_RegisterSize 1





#define CH26_CFG2 (Channel26_Registers_Address_Block_BaseAddress + 0x20)
#define CH26_CFG2_RegisterSize 64
#define CH26_CFG2_RegisterResetValue 0x2001b00000000
#define CH26_CFG2_RegisterResetMask 0xffffffffffffffff





#define CH26_CFG2_SRC_MULTBLK_TYPE_BitAddressOffset 0
#define CH26_CFG2_SRC_MULTBLK_TYPE_RegisterSize 2



#define CH26_CFG2_DST_MULTBLK_TYPE_BitAddressOffset 2
#define CH26_CFG2_DST_MULTBLK_TYPE_RegisterSize 2



#define CH26_CFG2_SRC_PER_BitAddressOffset 4
#define CH26_CFG2_SRC_PER_RegisterSize 5



#define CH26_CFG2_RSVD_DMAC_CHx_CFG_9_4_BitAddressOffset 9
#define CH26_CFG2_RSVD_DMAC_CHx_CFG_9_4_RegisterSize 1



#define CH26_CFG2_RSVD_DMAC_CHx_CFG_10_BitAddressOffset 10
#define CH26_CFG2_RSVD_DMAC_CHx_CFG_10_RegisterSize 1



#define CH26_CFG2_DST_PER_BitAddressOffset 11
#define CH26_CFG2_DST_PER_RegisterSize 5



#define CH26_CFG2_RSVD_DMAC_CHx_CFG_16_11_BitAddressOffset 16
#define CH26_CFG2_RSVD_DMAC_CHx_CFG_16_11_RegisterSize 1



#define CH26_CFG2_RSVD_DMAC_CHx_CFG_17_BitAddressOffset 17
#define CH26_CFG2_RSVD_DMAC_CHx_CFG_17_RegisterSize 1



#define CH26_CFG2_RD_UID_BitAddressOffset 18
#define CH26_CFG2_RD_UID_RegisterSize 4



#define CH26_CFG2_RSVD_DMAC_CHx_CFG_22to24_BitAddressOffset 22
#define CH26_CFG2_RSVD_DMAC_CHx_CFG_22to24_RegisterSize 3



#define CH26_CFG2_WR_UID_BitAddressOffset 25
#define CH26_CFG2_WR_UID_RegisterSize 4



#define CH26_CFG2_RSVD_DMAC_CHx_CFG_29to31_BitAddressOffset 29
#define CH26_CFG2_RSVD_DMAC_CHx_CFG_29to31_RegisterSize 3



#define CH26_CFG2_TT_FC_BitAddressOffset 32
#define CH26_CFG2_TT_FC_RegisterSize 3



#define CH26_CFG2_HS_SEL_SRC_BitAddressOffset 35
#define CH26_CFG2_HS_SEL_SRC_RegisterSize 1



#define CH26_CFG2_HS_SEL_DST_BitAddressOffset 36
#define CH26_CFG2_HS_SEL_DST_RegisterSize 1



#define CH26_CFG2_SRC_HWHS_POL_BitAddressOffset 37
#define CH26_CFG2_SRC_HWHS_POL_RegisterSize 1



#define CH26_CFG2_DST_HWHS_POL_BitAddressOffset 38
#define CH26_CFG2_DST_HWHS_POL_RegisterSize 1



#define CH26_CFG2_RSVD_DMAC_CHx_CFG_39to46_BitAddressOffset 39
#define CH26_CFG2_RSVD_DMAC_CHx_CFG_39to46_RegisterSize 8



#define CH26_CFG2_CH_PRIOR_BitAddressOffset 47
#define CH26_CFG2_CH_PRIOR_RegisterSize 5



#define CH26_CFG2_LOCK_CH_BitAddressOffset 52
#define CH26_CFG2_LOCK_CH_RegisterSize 1



#define CH26_CFG2_LOCK_CH_L_BitAddressOffset 53
#define CH26_CFG2_LOCK_CH_L_RegisterSize 2



#define CH26_CFG2_SRC_OSR_LMT_BitAddressOffset 55
#define CH26_CFG2_SRC_OSR_LMT_RegisterSize 4



#define CH26_CFG2_DST_OSR_LMT_BitAddressOffset 59
#define CH26_CFG2_DST_OSR_LMT_RegisterSize 4



#define CH26_CFG2_RSVD_DMAC_CHx_CFG_63_BitAddressOffset 63
#define CH26_CFG2_RSVD_DMAC_CHx_CFG_63_RegisterSize 1





#define CH26_LLP (Channel26_Registers_Address_Block_BaseAddress + 0x28)
#define CH26_LLP_RegisterSize 64
#define CH26_LLP_RegisterResetValue 0x0
#define CH26_LLP_RegisterResetMask 0xffffffffffffffff





#define CH26_LLP_LMS_BitAddressOffset 0
#define CH26_LLP_LMS_RegisterSize 1



#define CH26_LLP_RSVD_DMAC_CHx_LLP_1to5_BitAddressOffset 1
#define CH26_LLP_RSVD_DMAC_CHx_LLP_1to5_RegisterSize 5



#define CH26_LLP_LOC_BitAddressOffset 6
#define CH26_LLP_LOC_RegisterSize 58





#define CH26_STATUSREG (Channel26_Registers_Address_Block_BaseAddress + 0x30)
#define CH26_STATUSREG_RegisterSize 64
#define CH26_STATUSREG_RegisterResetValue 0x0
#define CH26_STATUSREG_RegisterResetMask 0xffffffffffffffff





#define CH26_STATUSREG_CMPLTD_BLK_TFR_SIZE_BitAddressOffset 0
#define CH26_STATUSREG_CMPLTD_BLK_TFR_SIZE_RegisterSize 22



#define CH26_STATUSREG_RSVD_DMAC_CHx_STATUSREG_22to31_BitAddressOffset 22
#define CH26_STATUSREG_RSVD_DMAC_CHx_STATUSREG_22to31_RegisterSize 10



#define CH26_STATUSREG_DATA_LEFT_IN_FIFO_BitAddressOffset 32
#define CH26_STATUSREG_DATA_LEFT_IN_FIFO_RegisterSize 15



#define CH26_STATUSREG_RSVD_DMAC_CHx_STATUSREG_47to63_BitAddressOffset 47
#define CH26_STATUSREG_RSVD_DMAC_CHx_STATUSREG_47to63_RegisterSize 17





#define CH26_SWHSSRCREG (Channel26_Registers_Address_Block_BaseAddress + 0x38)
#define CH26_SWHSSRCREG_RegisterSize 64
#define CH26_SWHSSRCREG_RegisterResetValue 0x0
#define CH26_SWHSSRCREG_RegisterResetMask 0xffffffffffffffff





#define CH26_SWHSSRCREG_SWHS_REQ_SRC_BitAddressOffset 0
#define CH26_SWHSSRCREG_SWHS_REQ_SRC_RegisterSize 1



#define CH26_SWHSSRCREG_SWHS_REQ_SRC_WE_BitAddressOffset 1
#define CH26_SWHSSRCREG_SWHS_REQ_SRC_WE_RegisterSize 1



#define CH26_SWHSSRCREG_SWHS_SGLREQ_SRC_BitAddressOffset 2
#define CH26_SWHSSRCREG_SWHS_SGLREQ_SRC_RegisterSize 1



#define CH26_SWHSSRCREG_SWHS_SGLREQ_SRC_WE_BitAddressOffset 3
#define CH26_SWHSSRCREG_SWHS_SGLREQ_SRC_WE_RegisterSize 1



#define CH26_SWHSSRCREG_SWHS_LST_SRC_BitAddressOffset 4
#define CH26_SWHSSRCREG_SWHS_LST_SRC_RegisterSize 1



#define CH26_SWHSSRCREG_SWHS_LST_SRC_WE_BitAddressOffset 5
#define CH26_SWHSSRCREG_SWHS_LST_SRC_WE_RegisterSize 1



#define CH26_SWHSSRCREG_RSVD_DMAC_CHx_SWHSSRCREG_6to63_BitAddressOffset 6
#define CH26_SWHSSRCREG_RSVD_DMAC_CHx_SWHSSRCREG_6to63_RegisterSize 58





#define CH26_SWHSDSTREG (Channel26_Registers_Address_Block_BaseAddress + 0x40)
#define CH26_SWHSDSTREG_RegisterSize 64
#define CH26_SWHSDSTREG_RegisterResetValue 0x0
#define CH26_SWHSDSTREG_RegisterResetMask 0xffffffffffffffff





#define CH26_SWHSDSTREG_SWHS_REQ_DST_BitAddressOffset 0
#define CH26_SWHSDSTREG_SWHS_REQ_DST_RegisterSize 1



#define CH26_SWHSDSTREG_SWHS_REQ_DST_WE_BitAddressOffset 1
#define CH26_SWHSDSTREG_SWHS_REQ_DST_WE_RegisterSize 1



#define CH26_SWHSDSTREG_SWHS_SGLREQ_DST_BitAddressOffset 2
#define CH26_SWHSDSTREG_SWHS_SGLREQ_DST_RegisterSize 1



#define CH26_SWHSDSTREG_SWHS_SGLREQ_DST_WE_BitAddressOffset 3
#define CH26_SWHSDSTREG_SWHS_SGLREQ_DST_WE_RegisterSize 1



#define CH26_SWHSDSTREG_SWHS_LST_DST_BitAddressOffset 4
#define CH26_SWHSDSTREG_SWHS_LST_DST_RegisterSize 1



#define CH26_SWHSDSTREG_SWHS_LST_DST_WE_BitAddressOffset 5
#define CH26_SWHSDSTREG_SWHS_LST_DST_WE_RegisterSize 1



#define CH26_SWHSDSTREG_RSVD_DMAC_CHx_SWHSDSTREG_6to63_BitAddressOffset 6
#define CH26_SWHSDSTREG_RSVD_DMAC_CHx_SWHSDSTREG_6to63_RegisterSize 58





#define CH26_BLK_TFR_RESUMEREQREG (Channel26_Registers_Address_Block_BaseAddress + 0x48)
#define CH26_BLK_TFR_RESUMEREQREG_RegisterSize 64
#define CH26_BLK_TFR_RESUMEREQREG_RegisterResetValue 0x0
#define CH26_BLK_TFR_RESUMEREQREG_RegisterResetMask 0xffffffffffffffff





#define CH26_BLK_TFR_RESUMEREQREG_BLK_TFR_RESUMEREQ_BitAddressOffset 0
#define CH26_BLK_TFR_RESUMEREQREG_BLK_TFR_RESUMEREQ_RegisterSize 1



#define CH26_BLK_TFR_RESUMEREQREG_RSVD_DMAC_CHx_BLK_TFR_RESUMEREQREG_1to63_BitAddressOffset 1
#define CH26_BLK_TFR_RESUMEREQREG_RSVD_DMAC_CHx_BLK_TFR_RESUMEREQREG_1to63_RegisterSize 63





#define CH26_AXI_IDREG (Channel26_Registers_Address_Block_BaseAddress + 0x50)
#define CH26_AXI_IDREG_RegisterSize 64
#define CH26_AXI_IDREG_RegisterResetValue 0x0
#define CH26_AXI_IDREG_RegisterResetMask 0xffffffffffffffff





#define CH26_AXI_IDREG_AXI_READ_ID_SUFFIX_BitAddressOffset 0
#define CH26_AXI_IDREG_AXI_READ_ID_SUFFIX_RegisterSize 2



#define CH26_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_IDW_L2NCm1to31_BitAddressOffset 2
#define CH26_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_IDW_L2NCm1to31_RegisterSize 14



#define CH26_AXI_IDREG_AXI_WRITE_ID_SUFFIX_BitAddressOffset 16
#define CH26_AXI_IDREG_AXI_WRITE_ID_SUFFIX_RegisterSize 2



#define CH26_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_IDW_L2NCm32to63_BitAddressOffset 18
#define CH26_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_IDW_L2NCm32to63_RegisterSize 14



#define CH26_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_32to63_BitAddressOffset 32
#define CH26_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_32to63_RegisterSize 32





#define CH26_AXI_QOSREG (Channel26_Registers_Address_Block_BaseAddress + 0x58)
#define CH26_AXI_QOSREG_RegisterSize 64
#define CH26_AXI_QOSREG_RegisterResetValue 0x0
#define CH26_AXI_QOSREG_RegisterResetMask 0xffffffffffffffff





#define CH26_AXI_QOSREG_AXI_AWQOS_BitAddressOffset 0
#define CH26_AXI_QOSREG_AXI_AWQOS_RegisterSize 4



#define CH26_AXI_QOSREG_AXI_ARQOS_BitAddressOffset 4
#define CH26_AXI_QOSREG_AXI_ARQOS_RegisterSize 4



#define CH26_AXI_QOSREG_RSVD_DMAC_CHx_AXI_QOSREG_8to63_BitAddressOffset 8
#define CH26_AXI_QOSREG_RSVD_DMAC_CHx_AXI_QOSREG_8to63_RegisterSize 56





#define CH26_SSTAT (Channel26_Registers_Address_Block_BaseAddress + 0x60)
#define CH26_SSTAT_RegisterSize 64
#define CH26_SSTAT_RegisterResetValue 0x0
#define CH26_SSTAT_RegisterResetMask 0xffffffffffffffff





#define CH26_SSTAT_SSTAT_BitAddressOffset 0
#define CH26_SSTAT_SSTAT_RegisterSize 32



#define CH26_SSTAT_RSVD_DMAC_CHx_SSTAT_32to63_BitAddressOffset 32
#define CH26_SSTAT_RSVD_DMAC_CHx_SSTAT_32to63_RegisterSize 32





#define CH26_DSTAT (Channel26_Registers_Address_Block_BaseAddress + 0x68)
#define CH26_DSTAT_RegisterSize 64
#define CH26_DSTAT_RegisterResetValue 0x0
#define CH26_DSTAT_RegisterResetMask 0xffffffffffffffff





#define CH26_DSTAT_DSTAT_BitAddressOffset 0
#define CH26_DSTAT_DSTAT_RegisterSize 32



#define CH26_DSTAT_RSVD_DMAC_CHx_DSTAT_32to63_BitAddressOffset 32
#define CH26_DSTAT_RSVD_DMAC_CHx_DSTAT_32to63_RegisterSize 32





#define CH26_SSTATAR (Channel26_Registers_Address_Block_BaseAddress + 0x70)
#define CH26_SSTATAR_RegisterSize 64
#define CH26_SSTATAR_RegisterResetValue 0x0
#define CH26_SSTATAR_RegisterResetMask 0xffffffffffffffff





#define CH26_SSTATAR_SSTATAR_BitAddressOffset 0
#define CH26_SSTATAR_SSTATAR_RegisterSize 64





#define CH26_DSTATAR (Channel26_Registers_Address_Block_BaseAddress + 0x78)
#define CH26_DSTATAR_RegisterSize 64
#define CH26_DSTATAR_RegisterResetValue 0x0
#define CH26_DSTATAR_RegisterResetMask 0xffffffffffffffff





#define CH26_DSTATAR_DSTATAR_BitAddressOffset 0
#define CH26_DSTATAR_DSTATAR_RegisterSize 64





#define CH26_INTSTATUS_ENABLEREG (Channel26_Registers_Address_Block_BaseAddress + 0x80)
#define CH26_INTSTATUS_ENABLEREG_RegisterSize 64
#define CH26_INTSTATUS_ENABLEREG_RegisterResetValue 0xffffffffffffffff
#define CH26_INTSTATUS_ENABLEREG_RegisterResetMask 0xffffffffffffffff





#define CH26_INTSTATUS_ENABLEREG_Enable_BLOCK_TFR_DONE_IntStat_BitAddressOffset 0
#define CH26_INTSTATUS_ENABLEREG_Enable_BLOCK_TFR_DONE_IntStat_RegisterSize 1



#define CH26_INTSTATUS_ENABLEREG_Enable_DMA_TFR_DONE_IntStat_BitAddressOffset 1
#define CH26_INTSTATUS_ENABLEREG_Enable_DMA_TFR_DONE_IntStat_RegisterSize 1



#define CH26_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_2_BitAddressOffset 2
#define CH26_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_2_RegisterSize 1



#define CH26_INTSTATUS_ENABLEREG_Enable_SRC_TRANSCOMP_IntStat_BitAddressOffset 3
#define CH26_INTSTATUS_ENABLEREG_Enable_SRC_TRANSCOMP_IntStat_RegisterSize 1



#define CH26_INTSTATUS_ENABLEREG_Enable_DST_TRANSCOMP_IntStat_BitAddressOffset 4
#define CH26_INTSTATUS_ENABLEREG_Enable_DST_TRANSCOMP_IntStat_RegisterSize 1



#define CH26_INTSTATUS_ENABLEREG_Enable_SRC_DEC_ERR_IntStat_BitAddressOffset 5
#define CH26_INTSTATUS_ENABLEREG_Enable_SRC_DEC_ERR_IntStat_RegisterSize 1



#define CH26_INTSTATUS_ENABLEREG_Enable_DST_DEC_ERR_IntStat_BitAddressOffset 6
#define CH26_INTSTATUS_ENABLEREG_Enable_DST_DEC_ERR_IntStat_RegisterSize 1



#define CH26_INTSTATUS_ENABLEREG_Enable_SRC_SLV_ERR_IntStat_BitAddressOffset 7
#define CH26_INTSTATUS_ENABLEREG_Enable_SRC_SLV_ERR_IntStat_RegisterSize 1



#define CH26_INTSTATUS_ENABLEREG_Enable_DST_SLV_ERR_IntStat_BitAddressOffset 8
#define CH26_INTSTATUS_ENABLEREG_Enable_DST_SLV_ERR_IntStat_RegisterSize 1



#define CH26_INTSTATUS_ENABLEREG_Enable_LLI_RD_DEC_ERR_IntStat_BitAddressOffset 9
#define CH26_INTSTATUS_ENABLEREG_Enable_LLI_RD_DEC_ERR_IntStat_RegisterSize 1



#define CH26_INTSTATUS_ENABLEREG_Enable_LLI_WR_DEC_ERR_IntStat_BitAddressOffset 10
#define CH26_INTSTATUS_ENABLEREG_Enable_LLI_WR_DEC_ERR_IntStat_RegisterSize 1



#define CH26_INTSTATUS_ENABLEREG_Enable_LLI_RD_SLV_ERR_IntStat_BitAddressOffset 11
#define CH26_INTSTATUS_ENABLEREG_Enable_LLI_RD_SLV_ERR_IntStat_RegisterSize 1



#define CH26_INTSTATUS_ENABLEREG_Enable_LLI_WR_SLV_ERR_IntStat_BitAddressOffset 12
#define CH26_INTSTATUS_ENABLEREG_Enable_LLI_WR_SLV_ERR_IntStat_RegisterSize 1



#define CH26_INTSTATUS_ENABLEREG_Enable_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_BitAddressOffset 13
#define CH26_INTSTATUS_ENABLEREG_Enable_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_RegisterSize 1



#define CH26_INTSTATUS_ENABLEREG_Enable_SLVIF_MULTIBLKTYPE_ERR_IntStat_BitAddressOffset 14
#define CH26_INTSTATUS_ENABLEREG_Enable_SLVIF_MULTIBLKTYPE_ERR_IntStat_RegisterSize 1



#define CH26_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_15_BitAddressOffset 15
#define CH26_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_15_RegisterSize 1



#define CH26_INTSTATUS_ENABLEREG_Enable_SLVIF_DEC_ERR_IntStat_BitAddressOffset 16
#define CH26_INTSTATUS_ENABLEREG_Enable_SLVIF_DEC_ERR_IntStat_RegisterSize 1



#define CH26_INTSTATUS_ENABLEREG_Enable_SLVIF_WR2RO_ERR_IntStat_BitAddressOffset 17
#define CH26_INTSTATUS_ENABLEREG_Enable_SLVIF_WR2RO_ERR_IntStat_RegisterSize 1



#define CH26_INTSTATUS_ENABLEREG_Enable_SLVIF_RD2RWO_ERR_IntStat_BitAddressOffset 18
#define CH26_INTSTATUS_ENABLEREG_Enable_SLVIF_RD2RWO_ERR_IntStat_RegisterSize 1



#define CH26_INTSTATUS_ENABLEREG_Enable_SLVIF_WRONCHEN_ERR_IntStat_BitAddressOffset 19
#define CH26_INTSTATUS_ENABLEREG_Enable_SLVIF_WRONCHEN_ERR_IntStat_RegisterSize 1



#define CH26_INTSTATUS_ENABLEREG_Enable_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_BitAddressOffset 20
#define CH26_INTSTATUS_ENABLEREG_Enable_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_RegisterSize 1



#define CH26_INTSTATUS_ENABLEREG_Enable_SLVIF_WRONHOLD_ERR_IntStat_BitAddressOffset 21
#define CH26_INTSTATUS_ENABLEREG_Enable_SLVIF_WRONHOLD_ERR_IntStat_RegisterSize 1



#define CH26_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_22to23_BitAddressOffset 22
#define CH26_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_22to23_RegisterSize 2



#define CH26_INTSTATUS_ENABLEREG_Enable_SLVIF_ADDRPARITY_ERR_IntStat_BitAddressOffset 24
#define CH26_INTSTATUS_ENABLEREG_Enable_SLVIF_ADDRPARITY_ERR_IntStat_RegisterSize 1



#define CH26_INTSTATUS_ENABLEREG_Enable_SLVIF_WRPARITY_ERR_IntStat_BitAddressOffset 25
#define CH26_INTSTATUS_ENABLEREG_Enable_SLVIF_WRPARITY_ERR_IntStat_RegisterSize 1



#define CH26_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_26_BitAddressOffset 26
#define CH26_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_26_RegisterSize 1



#define CH26_INTSTATUS_ENABLEREG_Enable_CH_LOCK_CLEARED_IntStat_BitAddressOffset 27
#define CH26_INTSTATUS_ENABLEREG_Enable_CH_LOCK_CLEARED_IntStat_RegisterSize 1



#define CH26_INTSTATUS_ENABLEREG_Enable_CH_SRC_SUSPENDED_IntStat_BitAddressOffset 28
#define CH26_INTSTATUS_ENABLEREG_Enable_CH_SRC_SUSPENDED_IntStat_RegisterSize 1



#define CH26_INTSTATUS_ENABLEREG_Enable_CH_SUSPENDED_IntStat_BitAddressOffset 29
#define CH26_INTSTATUS_ENABLEREG_Enable_CH_SUSPENDED_IntStat_RegisterSize 1



#define CH26_INTSTATUS_ENABLEREG_Enable_CH_DISABLED_IntStat_BitAddressOffset 30
#define CH26_INTSTATUS_ENABLEREG_Enable_CH_DISABLED_IntStat_RegisterSize 1



#define CH26_INTSTATUS_ENABLEREG_Enable_CH_ABORTED_IntStat_BitAddressOffset 31
#define CH26_INTSTATUS_ENABLEREG_Enable_CH_ABORTED_IntStat_RegisterSize 1



#define CH26_INTSTATUS_ENABLEREG_Enable_ECC_PROT_CHMem_CorrERR_IntStat_BitAddressOffset 32
#define CH26_INTSTATUS_ENABLEREG_Enable_ECC_PROT_CHMem_CorrERR_IntStat_RegisterSize 1



#define CH26_INTSTATUS_ENABLEREG_Enable_ECC_PROT_CHMem_UnCorrERR_IntStat_BitAddressOffset 33
#define CH26_INTSTATUS_ENABLEREG_Enable_ECC_PROT_CHMem_UnCorrERR_IntStat_RegisterSize 1



#define CH26_INTSTATUS_ENABLEREG_Enable_ECC_PROT_UIDMem_CorrERR_IntStat_BitAddressOffset 34
#define CH26_INTSTATUS_ENABLEREG_Enable_ECC_PROT_UIDMem_CorrERR_IntStat_RegisterSize 1



#define CH26_INTSTATUS_ENABLEREG_Enable_ECC_PROT_UIDMem_UnCorrERR_IntStat_BitAddressOffset 35
#define CH26_INTSTATUS_ENABLEREG_Enable_ECC_PROT_UIDMem_UnCorrERR_IntStat_RegisterSize 1



#define CH26_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_32to63_BitAddressOffset 36
#define CH26_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_32to63_RegisterSize 28





#define CH26_INTSTATUS (Channel26_Registers_Address_Block_BaseAddress + 0x88)
#define CH26_INTSTATUS_RegisterSize 64
#define CH26_INTSTATUS_RegisterResetValue 0x0
#define CH26_INTSTATUS_RegisterResetMask 0xffffffffffffffff





#define CH26_INTSTATUS_BLOCK_TFR_DONE_IntStat_BitAddressOffset 0
#define CH26_INTSTATUS_BLOCK_TFR_DONE_IntStat_RegisterSize 1



#define CH26_INTSTATUS_DMA_TFR_DONE_IntStat_BitAddressOffset 1
#define CH26_INTSTATUS_DMA_TFR_DONE_IntStat_RegisterSize 1



#define CH26_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_2_BitAddressOffset 2
#define CH26_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_2_RegisterSize 1



#define CH26_INTSTATUS_SRC_TRANSCOMP_IntStat_BitAddressOffset 3
#define CH26_INTSTATUS_SRC_TRANSCOMP_IntStat_RegisterSize 1



#define CH26_INTSTATUS_DST_TRANSCOMP_IntStat_BitAddressOffset 4
#define CH26_INTSTATUS_DST_TRANSCOMP_IntStat_RegisterSize 1



#define CH26_INTSTATUS_SRC_DEC_ERR_IntStat_BitAddressOffset 5
#define CH26_INTSTATUS_SRC_DEC_ERR_IntStat_RegisterSize 1



#define CH26_INTSTATUS_DST_DEC_ERR_IntStat_BitAddressOffset 6
#define CH26_INTSTATUS_DST_DEC_ERR_IntStat_RegisterSize 1



#define CH26_INTSTATUS_SRC_SLV_ERR_IntStat_BitAddressOffset 7
#define CH26_INTSTATUS_SRC_SLV_ERR_IntStat_RegisterSize 1



#define CH26_INTSTATUS_DST_SLV_ERR_IntStat_BitAddressOffset 8
#define CH26_INTSTATUS_DST_SLV_ERR_IntStat_RegisterSize 1



#define CH26_INTSTATUS_LLI_RD_DEC_ERR_IntStat_BitAddressOffset 9
#define CH26_INTSTATUS_LLI_RD_DEC_ERR_IntStat_RegisterSize 1



#define CH26_INTSTATUS_LLI_WR_DEC_ERR_IntStat_BitAddressOffset 10
#define CH26_INTSTATUS_LLI_WR_DEC_ERR_IntStat_RegisterSize 1



#define CH26_INTSTATUS_LLI_RD_SLV_ERR_IntStat_BitAddressOffset 11
#define CH26_INTSTATUS_LLI_RD_SLV_ERR_IntStat_RegisterSize 1



#define CH26_INTSTATUS_LLI_WR_SLV_ERR_IntStat_BitAddressOffset 12
#define CH26_INTSTATUS_LLI_WR_SLV_ERR_IntStat_RegisterSize 1



#define CH26_INTSTATUS_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_BitAddressOffset 13
#define CH26_INTSTATUS_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_RegisterSize 1



#define CH26_INTSTATUS_SLVIF_MULTIBLKTYPE_ERR_IntStat_BitAddressOffset 14
#define CH26_INTSTATUS_SLVIF_MULTIBLKTYPE_ERR_IntStat_RegisterSize 1



#define CH26_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_15_BitAddressOffset 15
#define CH26_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_15_RegisterSize 1



#define CH26_INTSTATUS_SLVIF_DEC_ERR_IntStat_BitAddressOffset 16
#define CH26_INTSTATUS_SLVIF_DEC_ERR_IntStat_RegisterSize 1



#define CH26_INTSTATUS_SLVIF_WR2RO_ERR_IntStat_BitAddressOffset 17
#define CH26_INTSTATUS_SLVIF_WR2RO_ERR_IntStat_RegisterSize 1



#define CH26_INTSTATUS_SLVIF_RD2RWO_ERR_IntStat_BitAddressOffset 18
#define CH26_INTSTATUS_SLVIF_RD2RWO_ERR_IntStat_RegisterSize 1



#define CH26_INTSTATUS_SLVIF_WRONCHEN_ERR_IntStat_BitAddressOffset 19
#define CH26_INTSTATUS_SLVIF_WRONCHEN_ERR_IntStat_RegisterSize 1



#define CH26_INTSTATUS_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_BitAddressOffset 20
#define CH26_INTSTATUS_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_RegisterSize 1



#define CH26_INTSTATUS_SLVIF_WRONHOLD_ERR_IntStat_BitAddressOffset 21
#define CH26_INTSTATUS_SLVIF_WRONHOLD_ERR_IntStat_RegisterSize 1



#define CH26_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_22to23_BitAddressOffset 22
#define CH26_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_22to23_RegisterSize 2



#define CH26_INTSTATUS_SLVIF_ADDRPARITY_ERR_IntStat_BitAddressOffset 24
#define CH26_INTSTATUS_SLVIF_ADDRPARITY_ERR_IntStat_RegisterSize 1



#define CH26_INTSTATUS_SLVIF_WRPARITY_ERR_IntStat_BitAddressOffset 25
#define CH26_INTSTATUS_SLVIF_WRPARITY_ERR_IntStat_RegisterSize 1



#define CH26_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_26_BitAddressOffset 26
#define CH26_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_26_RegisterSize 1



#define CH26_INTSTATUS_CH_LOCK_CLEARED_IntStat_BitAddressOffset 27
#define CH26_INTSTATUS_CH_LOCK_CLEARED_IntStat_RegisterSize 1



#define CH26_INTSTATUS_CH_SRC_SUSPENDED_IntStat_BitAddressOffset 28
#define CH26_INTSTATUS_CH_SRC_SUSPENDED_IntStat_RegisterSize 1



#define CH26_INTSTATUS_CH_SUSPENDED_IntStat_BitAddressOffset 29
#define CH26_INTSTATUS_CH_SUSPENDED_IntStat_RegisterSize 1



#define CH26_INTSTATUS_CH_DISABLED_IntStat_BitAddressOffset 30
#define CH26_INTSTATUS_CH_DISABLED_IntStat_RegisterSize 1



#define CH26_INTSTATUS_CH_ABORTED_IntStat_BitAddressOffset 31
#define CH26_INTSTATUS_CH_ABORTED_IntStat_RegisterSize 1



#define CH26_INTSTATUS_ECC_PROT_CHMem_CorrERR_IntStat_BitAddressOffset 32
#define CH26_INTSTATUS_ECC_PROT_CHMem_CorrERR_IntStat_RegisterSize 1



#define CH26_INTSTATUS_ECC_PROT_CHMem_UnCorrERR_IntStat_BitAddressOffset 33
#define CH26_INTSTATUS_ECC_PROT_CHMem_UnCorrERR_IntStat_RegisterSize 1



#define CH26_INTSTATUS_ECC_PROT_UIDMem_CorrERR_IntStat_BitAddressOffset 34
#define CH26_INTSTATUS_ECC_PROT_UIDMem_CorrERR_IntStat_RegisterSize 1



#define CH26_INTSTATUS_ECC_PROT_UIDMem_UnCorrERR_IntStat_BitAddressOffset 35
#define CH26_INTSTATUS_ECC_PROT_UIDMem_UnCorrERR_IntStat_RegisterSize 1



#define CH26_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_36to63_BitAddressOffset 36
#define CH26_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_36to63_RegisterSize 28





#define CH26_INTSIGNAL_ENABLEREG (Channel26_Registers_Address_Block_BaseAddress + 0x90)
#define CH26_INTSIGNAL_ENABLEREG_RegisterSize 64
#define CH26_INTSIGNAL_ENABLEREG_RegisterResetValue 0xffffffffffffffff
#define CH26_INTSIGNAL_ENABLEREG_RegisterResetMask 0xffffffffffffffff





#define CH26_INTSIGNAL_ENABLEREG_Enable_BLOCK_TFR_DONE_IntSignal_BitAddressOffset 0
#define CH26_INTSIGNAL_ENABLEREG_Enable_BLOCK_TFR_DONE_IntSignal_RegisterSize 1



#define CH26_INTSIGNAL_ENABLEREG_Enable_DMA_TFR_DONE_IntSignal_BitAddressOffset 1
#define CH26_INTSIGNAL_ENABLEREG_Enable_DMA_TFR_DONE_IntSignal_RegisterSize 1



#define CH26_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_2_BitAddressOffset 2
#define CH26_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_2_RegisterSize 1



#define CH26_INTSIGNAL_ENABLEREG_Enable_SRC_TRANSCOMP_IntSignal_BitAddressOffset 3
#define CH26_INTSIGNAL_ENABLEREG_Enable_SRC_TRANSCOMP_IntSignal_RegisterSize 1



#define CH26_INTSIGNAL_ENABLEREG_Enable_DST_TRANSCOMP_IntSignal_BitAddressOffset 4
#define CH26_INTSIGNAL_ENABLEREG_Enable_DST_TRANSCOMP_IntSignal_RegisterSize 1



#define CH26_INTSIGNAL_ENABLEREG_Enable_SRC_DEC_ERR_IntSignal_BitAddressOffset 5
#define CH26_INTSIGNAL_ENABLEREG_Enable_SRC_DEC_ERR_IntSignal_RegisterSize 1



#define CH26_INTSIGNAL_ENABLEREG_Enable_DST_DEC_ERR_IntSignal_BitAddressOffset 6
#define CH26_INTSIGNAL_ENABLEREG_Enable_DST_DEC_ERR_IntSignal_RegisterSize 1



#define CH26_INTSIGNAL_ENABLEREG_Enable_SRC_SLV_ERR_IntSignal_BitAddressOffset 7
#define CH26_INTSIGNAL_ENABLEREG_Enable_SRC_SLV_ERR_IntSignal_RegisterSize 1



#define CH26_INTSIGNAL_ENABLEREG_Enable_DST_SLV_ERR_IntSignal_BitAddressOffset 8
#define CH26_INTSIGNAL_ENABLEREG_Enable_DST_SLV_ERR_IntSignal_RegisterSize 1



#define CH26_INTSIGNAL_ENABLEREG_Enable_LLI_RD_DEC_ERR_IntSignal_BitAddressOffset 9
#define CH26_INTSIGNAL_ENABLEREG_Enable_LLI_RD_DEC_ERR_IntSignal_RegisterSize 1



#define CH26_INTSIGNAL_ENABLEREG_Enable_LLI_WR_DEC_ERR_IntSignal_BitAddressOffset 10
#define CH26_INTSIGNAL_ENABLEREG_Enable_LLI_WR_DEC_ERR_IntSignal_RegisterSize 1



#define CH26_INTSIGNAL_ENABLEREG_Enable_LLI_RD_SLV_ERR_IntSignal_BitAddressOffset 11
#define CH26_INTSIGNAL_ENABLEREG_Enable_LLI_RD_SLV_ERR_IntSignal_RegisterSize 1



#define CH26_INTSIGNAL_ENABLEREG_Enable_LLI_WR_SLV_ERR_IntSignal_BitAddressOffset 12
#define CH26_INTSIGNAL_ENABLEREG_Enable_LLI_WR_SLV_ERR_IntSignal_RegisterSize 1



#define CH26_INTSIGNAL_ENABLEREG_Enable_SHADOWREG_OR_LLI_INVALID_ERR_IntSignal_BitAddressOffset 13
#define CH26_INTSIGNAL_ENABLEREG_Enable_SHADOWREG_OR_LLI_INVALID_ERR_IntSignal_RegisterSize 1



#define CH26_INTSIGNAL_ENABLEREG_Enable_SLVIF_MULTIBLKTYPE_ERR_IntSignal_BitAddressOffset 14
#define CH26_INTSIGNAL_ENABLEREG_Enable_SLVIF_MULTIBLKTYPE_ERR_IntSignal_RegisterSize 1



#define CH26_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_15_BitAddressOffset 15
#define CH26_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_15_RegisterSize 1



#define CH26_INTSIGNAL_ENABLEREG_Enable_SLVIF_DEC_ERR_IntSignal_BitAddressOffset 16
#define CH26_INTSIGNAL_ENABLEREG_Enable_SLVIF_DEC_ERR_IntSignal_RegisterSize 1



#define CH26_INTSIGNAL_ENABLEREG_Enable_SLVIF_WR2RO_ERR_IntSignal_BitAddressOffset 17
#define CH26_INTSIGNAL_ENABLEREG_Enable_SLVIF_WR2RO_ERR_IntSignal_RegisterSize 1



#define CH26_INTSIGNAL_ENABLEREG_Enable_SLVIF_RD2RWO_ERR_IntSignal_BitAddressOffset 18
#define CH26_INTSIGNAL_ENABLEREG_Enable_SLVIF_RD2RWO_ERR_IntSignal_RegisterSize 1



#define CH26_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRONCHEN_ERR_IntSignal_BitAddressOffset 19
#define CH26_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRONCHEN_ERR_IntSignal_RegisterSize 1



#define CH26_INTSIGNAL_ENABLEREG_Enable_SLVIF_SHADOWREG_WRON_VALID_ERR_IntSignal_BitAddressOffset 20
#define CH26_INTSIGNAL_ENABLEREG_Enable_SLVIF_SHADOWREG_WRON_VALID_ERR_IntSignal_RegisterSize 1



#define CH26_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRONHOLD_ERR_IntSignal_BitAddressOffset 21
#define CH26_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRONHOLD_ERR_IntSignal_RegisterSize 1



#define CH26_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_22to23_BitAddressOffset 22
#define CH26_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_22to23_RegisterSize 2



#define CH26_INTSIGNAL_ENABLEREG_Enable_SLVIF_ADDRPARITY_ERR_IntSignal_BitAddressOffset 24
#define CH26_INTSIGNAL_ENABLEREG_Enable_SLVIF_ADDRPARITY_ERR_IntSignal_RegisterSize 1



#define CH26_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRPARITY_ERR_IntSignal_BitAddressOffset 25
#define CH26_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRPARITY_ERR_IntSignal_RegisterSize 1



#define CH26_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_26_BitAddressOffset 26
#define CH26_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_26_RegisterSize 1



#define CH26_INTSIGNAL_ENABLEREG_Enable_CH_LOCK_CLEARED_IntSignal_BitAddressOffset 27
#define CH26_INTSIGNAL_ENABLEREG_Enable_CH_LOCK_CLEARED_IntSignal_RegisterSize 1



#define CH26_INTSIGNAL_ENABLEREG_Enable_CH_SRC_SUSPENDED_IntSignal_BitAddressOffset 28
#define CH26_INTSIGNAL_ENABLEREG_Enable_CH_SRC_SUSPENDED_IntSignal_RegisterSize 1



#define CH26_INTSIGNAL_ENABLEREG_Enable_CH_SUSPENDED_IntSignal_BitAddressOffset 29
#define CH26_INTSIGNAL_ENABLEREG_Enable_CH_SUSPENDED_IntSignal_RegisterSize 1



#define CH26_INTSIGNAL_ENABLEREG_Enable_CH_DISABLED_IntSignal_BitAddressOffset 30
#define CH26_INTSIGNAL_ENABLEREG_Enable_CH_DISABLED_IntSignal_RegisterSize 1



#define CH26_INTSIGNAL_ENABLEREG_Enable_CH_ABORTED_IntSignal_BitAddressOffset 31
#define CH26_INTSIGNAL_ENABLEREG_Enable_CH_ABORTED_IntSignal_RegisterSize 1



#define CH26_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_CHMem_CorrERR_IntSignal_BitAddressOffset 32
#define CH26_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_CHMem_CorrERR_IntSignal_RegisterSize 1



#define CH26_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_CHMem_UnCorrERR_IntSignal_BitAddressOffset 33
#define CH26_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_CHMem_UnCorrERR_IntSignal_RegisterSize 1



#define CH26_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_UIDMem_CorrERR_IntSignal_BitAddressOffset 34
#define CH26_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_UIDMem_CorrERR_IntSignal_RegisterSize 1



#define CH26_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_UIDMem_UnCorrERR_IntSignal_BitAddressOffset 35
#define CH26_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_UIDMem_UnCorrERR_IntSignal_RegisterSize 1



#define CH26_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_36to63_BitAddressOffset 36
#define CH26_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_36to63_RegisterSize 28





#define CH26_INTCLEARREG (Channel26_Registers_Address_Block_BaseAddress + 0x98)
#define CH26_INTCLEARREG_RegisterSize 64
#define CH26_INTCLEARREG_RegisterResetValue 0x0
#define CH26_INTCLEARREG_RegisterResetMask 0xffffffffffffffff





#define CH26_INTCLEARREG_Clear_BLOCK_TFR_DONE_IntStat_BitAddressOffset 0
#define CH26_INTCLEARREG_Clear_BLOCK_TFR_DONE_IntStat_RegisterSize 1



#define CH26_INTCLEARREG_Clear_DMA_TFR_DONE_IntStat_BitAddressOffset 1
#define CH26_INTCLEARREG_Clear_DMA_TFR_DONE_IntStat_RegisterSize 1



#define CH26_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_2_BitAddressOffset 2
#define CH26_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_2_RegisterSize 1



#define CH26_INTCLEARREG_Clear_SRC_TRANSCOMP_IntStat_BitAddressOffset 3
#define CH26_INTCLEARREG_Clear_SRC_TRANSCOMP_IntStat_RegisterSize 1



#define CH26_INTCLEARREG_Clear_DST_TRANSCOMP_IntStat_BitAddressOffset 4
#define CH26_INTCLEARREG_Clear_DST_TRANSCOMP_IntStat_RegisterSize 1



#define CH26_INTCLEARREG_Clear_SRC_DEC_ERR_IntStat_BitAddressOffset 5
#define CH26_INTCLEARREG_Clear_SRC_DEC_ERR_IntStat_RegisterSize 1



#define CH26_INTCLEARREG_Clear_DST_DEC_ERR_IntStat_BitAddressOffset 6
#define CH26_INTCLEARREG_Clear_DST_DEC_ERR_IntStat_RegisterSize 1



#define CH26_INTCLEARREG_Clear_SRC_SLV_ERR_IntStat_BitAddressOffset 7
#define CH26_INTCLEARREG_Clear_SRC_SLV_ERR_IntStat_RegisterSize 1



#define CH26_INTCLEARREG_Clear_DST_SLV_ERR_IntStat_BitAddressOffset 8
#define CH26_INTCLEARREG_Clear_DST_SLV_ERR_IntStat_RegisterSize 1



#define CH26_INTCLEARREG_Clear_LLI_RD_DEC_ERR_IntStat_BitAddressOffset 9
#define CH26_INTCLEARREG_Clear_LLI_RD_DEC_ERR_IntStat_RegisterSize 1



#define CH26_INTCLEARREG_Clear_LLI_WR_DEC_ERR_IntStat_BitAddressOffset 10
#define CH26_INTCLEARREG_Clear_LLI_WR_DEC_ERR_IntStat_RegisterSize 1



#define CH26_INTCLEARREG_Clear_LLI_RD_SLV_ERR_IntStat_BitAddressOffset 11
#define CH26_INTCLEARREG_Clear_LLI_RD_SLV_ERR_IntStat_RegisterSize 1



#define CH26_INTCLEARREG_Clear_LLI_WR_SLV_ERR_IntStat_BitAddressOffset 12
#define CH26_INTCLEARREG_Clear_LLI_WR_SLV_ERR_IntStat_RegisterSize 1



#define CH26_INTCLEARREG_Clear_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_BitAddressOffset 13
#define CH26_INTCLEARREG_Clear_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_RegisterSize 1



#define CH26_INTCLEARREG_Clear_SLVIF_MULTIBLKTYPE_ERR_IntStat_BitAddressOffset 14
#define CH26_INTCLEARREG_Clear_SLVIF_MULTIBLKTYPE_ERR_IntStat_RegisterSize 1



#define CH26_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_15_BitAddressOffset 15
#define CH26_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_15_RegisterSize 1



#define CH26_INTCLEARREG_Clear_SLVIF_DEC_ERR_IntStat_BitAddressOffset 16
#define CH26_INTCLEARREG_Clear_SLVIF_DEC_ERR_IntStat_RegisterSize 1



#define CH26_INTCLEARREG_Clear_SLVIF_WR2RO_ERR_IntStat_BitAddressOffset 17
#define CH26_INTCLEARREG_Clear_SLVIF_WR2RO_ERR_IntStat_RegisterSize 1



#define CH26_INTCLEARREG_Clear_SLVIF_RD2RWO_ERR_IntStat_BitAddressOffset 18
#define CH26_INTCLEARREG_Clear_SLVIF_RD2RWO_ERR_IntStat_RegisterSize 1



#define CH26_INTCLEARREG_Clear_SLVIF_WRONCHEN_ERR_IntStat_BitAddressOffset 19
#define CH26_INTCLEARREG_Clear_SLVIF_WRONCHEN_ERR_IntStat_RegisterSize 1



#define CH26_INTCLEARREG_Clear_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_BitAddressOffset 20
#define CH26_INTCLEARREG_Clear_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_RegisterSize 1



#define CH26_INTCLEARREG_Clear_SLVIF_WRONHOLD_ERR_IntStat_BitAddressOffset 21
#define CH26_INTCLEARREG_Clear_SLVIF_WRONHOLD_ERR_IntStat_RegisterSize 1



#define CH26_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_22to23_BitAddressOffset 22
#define CH26_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_22to23_RegisterSize 2



#define CH26_INTCLEARREG_Clear_SLVIF_ADDRPARITY_ERR_IntStat_BitAddressOffset 24
#define CH26_INTCLEARREG_Clear_SLVIF_ADDRPARITY_ERR_IntStat_RegisterSize 1



#define CH26_INTCLEARREG_Clear_SLVIF_WRPARITY_ERR_IntStat_BitAddressOffset 25
#define CH26_INTCLEARREG_Clear_SLVIF_WRPARITY_ERR_IntStat_RegisterSize 1



#define CH26_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_26_BitAddressOffset 26
#define CH26_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_26_RegisterSize 1



#define CH26_INTCLEARREG_Clear_CH_LOCK_CLEARED_IntStat_BitAddressOffset 27
#define CH26_INTCLEARREG_Clear_CH_LOCK_CLEARED_IntStat_RegisterSize 1



#define CH26_INTCLEARREG_Clear_CH_SRC_SUSPENDED_IntStat_BitAddressOffset 28
#define CH26_INTCLEARREG_Clear_CH_SRC_SUSPENDED_IntStat_RegisterSize 1



#define CH26_INTCLEARREG_Clear_CH_SUSPENDED_IntStat_BitAddressOffset 29
#define CH26_INTCLEARREG_Clear_CH_SUSPENDED_IntStat_RegisterSize 1



#define CH26_INTCLEARREG_Clear_CH_DISABLED_IntStat_BitAddressOffset 30
#define CH26_INTCLEARREG_Clear_CH_DISABLED_IntStat_RegisterSize 1



#define CH26_INTCLEARREG_Clear_CH_ABORTED_IntStat_BitAddressOffset 31
#define CH26_INTCLEARREG_Clear_CH_ABORTED_IntStat_RegisterSize 1



#define CH26_INTCLEARREG_Clear_ECC_PROT_CHMem_CorrERR_IntStat_BitAddressOffset 32
#define CH26_INTCLEARREG_Clear_ECC_PROT_CHMem_CorrERR_IntStat_RegisterSize 1



#define CH26_INTCLEARREG_Clear_ECC_PROT_CHMem_UnCorrERR_IntStat_BitAddressOffset 33
#define CH26_INTCLEARREG_Clear_ECC_PROT_CHMem_UnCorrERR_IntStat_RegisterSize 1



#define CH26_INTCLEARREG_Clear_ECC_PROT_UIDMem_CorrERR_IntStat_BitAddressOffset 34
#define CH26_INTCLEARREG_Clear_ECC_PROT_UIDMem_CorrERR_IntStat_RegisterSize 1



#define CH26_INTCLEARREG_Clear_ECC_PROT_UIDMem_UnCorrERR_IntStat_BitAddressOffset 35
#define CH26_INTCLEARREG_Clear_ECC_PROT_UIDMem_UnCorrERR_IntStat_RegisterSize 1



#define CH26_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_36to63_BitAddressOffset 36
#define CH26_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_36to63_RegisterSize 28





#define CH26_CFG_EXTD (Channel26_Registers_Address_Block_BaseAddress + 0xa0)
#define CH26_CFG_EXTD_RegisterSize 64
#define CH26_CFG_EXTD_RegisterResetValue 0x0
#define CH26_CFG_EXTD_RegisterResetMask 0xffffffffffffffff





#define CH26_CFG_EXTD_LLI_AXPROT_BitAddressOffset 0
#define CH26_CFG_EXTD_LLI_AXPROT_RegisterSize 3



#define CH26_CFG_EXTD_LLI_AXCACHE_BitAddressOffset 3
#define CH26_CFG_EXTD_LLI_AXCACHE_RegisterSize 4



#define CH26_CFG_EXTD_RSVD_DMAC_CHx_CFG_EXTD_7to63_BitAddressOffset 7
#define CH26_CFG_EXTD_RSVD_DMAC_CHx_CFG_EXTD_7to63_RegisterSize 57



#define Channel27_Registers_Address_Block_BaseAddress 0x1b00



#define CH27_SAR (Channel27_Registers_Address_Block_BaseAddress + 0x0)
#define CH27_SAR_RegisterSize 64
#define CH27_SAR_RegisterResetValue 0x0
#define CH27_SAR_RegisterResetMask 0xffffffffffffffff





#define CH27_SAR_SAR_BitAddressOffset 0
#define CH27_SAR_SAR_RegisterSize 64





#define CH27_DAR (Channel27_Registers_Address_Block_BaseAddress + 0x8)
#define CH27_DAR_RegisterSize 64
#define CH27_DAR_RegisterResetValue 0x0
#define CH27_DAR_RegisterResetMask 0xffffffffffffffff





#define CH27_DAR_DAR_BitAddressOffset 0
#define CH27_DAR_DAR_RegisterSize 64





#define CH27_BLOCK_TS (Channel27_Registers_Address_Block_BaseAddress + 0x10)
#define CH27_BLOCK_TS_RegisterSize 64
#define CH27_BLOCK_TS_RegisterResetValue 0x0
#define CH27_BLOCK_TS_RegisterResetMask 0xffffffffffffffff





#define CH27_BLOCK_TS_BLOCK_TS_BitAddressOffset 0
#define CH27_BLOCK_TS_BLOCK_TS_RegisterSize 22



#define CH27_BLOCK_TS_RSVD_DMAC_CHx_BLOCK_TSREG_63to22_BitAddressOffset 22
#define CH27_BLOCK_TS_RSVD_DMAC_CHx_BLOCK_TSREG_63to22_RegisterSize 42





#define CH27_CTL (Channel27_Registers_Address_Block_BaseAddress + 0x18)
#define CH27_CTL_RegisterSize 64
#define CH27_CTL_RegisterResetValue 0x1200
#define CH27_CTL_RegisterResetMask 0xffffffffffffffff





#define CH27_CTL_SMS_BitAddressOffset 0
#define CH27_CTL_SMS_RegisterSize 1



#define CH27_CTL_RSVD_DMAC_CHx_CTL_1_BitAddressOffset 1
#define CH27_CTL_RSVD_DMAC_CHx_CTL_1_RegisterSize 1



#define CH27_CTL_DMS_BitAddressOffset 2
#define CH27_CTL_DMS_RegisterSize 1



#define CH27_CTL_RSVD_DMAC_CHx_CTL_3_BitAddressOffset 3
#define CH27_CTL_RSVD_DMAC_CHx_CTL_3_RegisterSize 1



#define CH27_CTL_SINC_BitAddressOffset 4
#define CH27_CTL_SINC_RegisterSize 1



#define CH27_CTL_RSVD_DMAC_CHx_CTL_5_BitAddressOffset 5
#define CH27_CTL_RSVD_DMAC_CHx_CTL_5_RegisterSize 1



#define CH27_CTL_DINC_BitAddressOffset 6
#define CH27_CTL_DINC_RegisterSize 1



#define CH27_CTL_RSVD_DMAC_CHx_CTL_7_BitAddressOffset 7
#define CH27_CTL_RSVD_DMAC_CHx_CTL_7_RegisterSize 1



#define CH27_CTL_SRC_TR_WIDTH_BitAddressOffset 8
#define CH27_CTL_SRC_TR_WIDTH_RegisterSize 3



#define CH27_CTL_DST_TR_WIDTH_BitAddressOffset 11
#define CH27_CTL_DST_TR_WIDTH_RegisterSize 3



#define CH27_CTL_SRC_MSIZE_BitAddressOffset 14
#define CH27_CTL_SRC_MSIZE_RegisterSize 4



#define CH27_CTL_DST_MSIZE_BitAddressOffset 18
#define CH27_CTL_DST_MSIZE_RegisterSize 4



#define CH27_CTL_AR_CACHE_BitAddressOffset 22
#define CH27_CTL_AR_CACHE_RegisterSize 4



#define CH27_CTL_AW_CACHE_BitAddressOffset 26
#define CH27_CTL_AW_CACHE_RegisterSize 4



#define CH27_CTL_NonPosted_LastWrite_En_BitAddressOffset 30
#define CH27_CTL_NonPosted_LastWrite_En_RegisterSize 1



#define CH27_CTL_RSVD_DMAC_CHx_CTL_31_BitAddressOffset 31
#define CH27_CTL_RSVD_DMAC_CHx_CTL_31_RegisterSize 1



#define CH27_CTL_AR_PROT_BitAddressOffset 32
#define CH27_CTL_AR_PROT_RegisterSize 3



#define CH27_CTL_AW_PROT_BitAddressOffset 35
#define CH27_CTL_AW_PROT_RegisterSize 3



#define CH27_CTL_ARLEN_EN_BitAddressOffset 38
#define CH27_CTL_ARLEN_EN_RegisterSize 1



#define CH27_CTL_ARLEN_BitAddressOffset 39
#define CH27_CTL_ARLEN_RegisterSize 8



#define CH27_CTL_AWLEN_EN_BitAddressOffset 47
#define CH27_CTL_AWLEN_EN_RegisterSize 1



#define CH27_CTL_AWLEN_BitAddressOffset 48
#define CH27_CTL_AWLEN_RegisterSize 8



#define CH27_CTL_SRC_STAT_EN_BitAddressOffset 56
#define CH27_CTL_SRC_STAT_EN_RegisterSize 1



#define CH27_CTL_DST_STAT_EN_BitAddressOffset 57
#define CH27_CTL_DST_STAT_EN_RegisterSize 1



#define CH27_CTL_IOC_BlkTfr_BitAddressOffset 58
#define CH27_CTL_IOC_BlkTfr_RegisterSize 1



#define CH27_CTL_RSVD_DMAC_CHx_CTL_59to61_BitAddressOffset 59
#define CH27_CTL_RSVD_DMAC_CHx_CTL_59to61_RegisterSize 3



#define CH27_CTL_SHADOWREG_OR_LLI_LAST_BitAddressOffset 62
#define CH27_CTL_SHADOWREG_OR_LLI_LAST_RegisterSize 1



#define CH27_CTL_SHADOWREG_OR_LLI_VALID_BitAddressOffset 63
#define CH27_CTL_SHADOWREG_OR_LLI_VALID_RegisterSize 1





#define CH27_CFG2 (Channel27_Registers_Address_Block_BaseAddress + 0x20)
#define CH27_CFG2_RegisterSize 64
#define CH27_CFG2_RegisterResetValue 0x1801b00000000
#define CH27_CFG2_RegisterResetMask 0xffffffffffffffff





#define CH27_CFG2_SRC_MULTBLK_TYPE_BitAddressOffset 0
#define CH27_CFG2_SRC_MULTBLK_TYPE_RegisterSize 2



#define CH27_CFG2_DST_MULTBLK_TYPE_BitAddressOffset 2
#define CH27_CFG2_DST_MULTBLK_TYPE_RegisterSize 2



#define CH27_CFG2_SRC_PER_BitAddressOffset 4
#define CH27_CFG2_SRC_PER_RegisterSize 5



#define CH27_CFG2_RSVD_DMAC_CHx_CFG_9_4_BitAddressOffset 9
#define CH27_CFG2_RSVD_DMAC_CHx_CFG_9_4_RegisterSize 1



#define CH27_CFG2_RSVD_DMAC_CHx_CFG_10_BitAddressOffset 10
#define CH27_CFG2_RSVD_DMAC_CHx_CFG_10_RegisterSize 1



#define CH27_CFG2_DST_PER_BitAddressOffset 11
#define CH27_CFG2_DST_PER_RegisterSize 5



#define CH27_CFG2_RSVD_DMAC_CHx_CFG_16_11_BitAddressOffset 16
#define CH27_CFG2_RSVD_DMAC_CHx_CFG_16_11_RegisterSize 1



#define CH27_CFG2_RSVD_DMAC_CHx_CFG_17_BitAddressOffset 17
#define CH27_CFG2_RSVD_DMAC_CHx_CFG_17_RegisterSize 1



#define CH27_CFG2_RD_UID_BitAddressOffset 18
#define CH27_CFG2_RD_UID_RegisterSize 4



#define CH27_CFG2_RSVD_DMAC_CHx_CFG_22to24_BitAddressOffset 22
#define CH27_CFG2_RSVD_DMAC_CHx_CFG_22to24_RegisterSize 3



#define CH27_CFG2_WR_UID_BitAddressOffset 25
#define CH27_CFG2_WR_UID_RegisterSize 4



#define CH27_CFG2_RSVD_DMAC_CHx_CFG_29to31_BitAddressOffset 29
#define CH27_CFG2_RSVD_DMAC_CHx_CFG_29to31_RegisterSize 3



#define CH27_CFG2_TT_FC_BitAddressOffset 32
#define CH27_CFG2_TT_FC_RegisterSize 3



#define CH27_CFG2_HS_SEL_SRC_BitAddressOffset 35
#define CH27_CFG2_HS_SEL_SRC_RegisterSize 1



#define CH27_CFG2_HS_SEL_DST_BitAddressOffset 36
#define CH27_CFG2_HS_SEL_DST_RegisterSize 1



#define CH27_CFG2_SRC_HWHS_POL_BitAddressOffset 37
#define CH27_CFG2_SRC_HWHS_POL_RegisterSize 1



#define CH27_CFG2_DST_HWHS_POL_BitAddressOffset 38
#define CH27_CFG2_DST_HWHS_POL_RegisterSize 1



#define CH27_CFG2_RSVD_DMAC_CHx_CFG_39to46_BitAddressOffset 39
#define CH27_CFG2_RSVD_DMAC_CHx_CFG_39to46_RegisterSize 8



#define CH27_CFG2_CH_PRIOR_BitAddressOffset 47
#define CH27_CFG2_CH_PRIOR_RegisterSize 5



#define CH27_CFG2_LOCK_CH_BitAddressOffset 52
#define CH27_CFG2_LOCK_CH_RegisterSize 1



#define CH27_CFG2_LOCK_CH_L_BitAddressOffset 53
#define CH27_CFG2_LOCK_CH_L_RegisterSize 2



#define CH27_CFG2_SRC_OSR_LMT_BitAddressOffset 55
#define CH27_CFG2_SRC_OSR_LMT_RegisterSize 4



#define CH27_CFG2_DST_OSR_LMT_BitAddressOffset 59
#define CH27_CFG2_DST_OSR_LMT_RegisterSize 4



#define CH27_CFG2_RSVD_DMAC_CHx_CFG_63_BitAddressOffset 63
#define CH27_CFG2_RSVD_DMAC_CHx_CFG_63_RegisterSize 1





#define CH27_LLP (Channel27_Registers_Address_Block_BaseAddress + 0x28)
#define CH27_LLP_RegisterSize 64
#define CH27_LLP_RegisterResetValue 0x0
#define CH27_LLP_RegisterResetMask 0xffffffffffffffff





#define CH27_LLP_LMS_BitAddressOffset 0
#define CH27_LLP_LMS_RegisterSize 1



#define CH27_LLP_RSVD_DMAC_CHx_LLP_1to5_BitAddressOffset 1
#define CH27_LLP_RSVD_DMAC_CHx_LLP_1to5_RegisterSize 5



#define CH27_LLP_LOC_BitAddressOffset 6
#define CH27_LLP_LOC_RegisterSize 58





#define CH27_STATUSREG (Channel27_Registers_Address_Block_BaseAddress + 0x30)
#define CH27_STATUSREG_RegisterSize 64
#define CH27_STATUSREG_RegisterResetValue 0x0
#define CH27_STATUSREG_RegisterResetMask 0xffffffffffffffff





#define CH27_STATUSREG_CMPLTD_BLK_TFR_SIZE_BitAddressOffset 0
#define CH27_STATUSREG_CMPLTD_BLK_TFR_SIZE_RegisterSize 22



#define CH27_STATUSREG_RSVD_DMAC_CHx_STATUSREG_22to31_BitAddressOffset 22
#define CH27_STATUSREG_RSVD_DMAC_CHx_STATUSREG_22to31_RegisterSize 10



#define CH27_STATUSREG_DATA_LEFT_IN_FIFO_BitAddressOffset 32
#define CH27_STATUSREG_DATA_LEFT_IN_FIFO_RegisterSize 15



#define CH27_STATUSREG_RSVD_DMAC_CHx_STATUSREG_47to63_BitAddressOffset 47
#define CH27_STATUSREG_RSVD_DMAC_CHx_STATUSREG_47to63_RegisterSize 17





#define CH27_SWHSSRCREG (Channel27_Registers_Address_Block_BaseAddress + 0x38)
#define CH27_SWHSSRCREG_RegisterSize 64
#define CH27_SWHSSRCREG_RegisterResetValue 0x0
#define CH27_SWHSSRCREG_RegisterResetMask 0xffffffffffffffff





#define CH27_SWHSSRCREG_SWHS_REQ_SRC_BitAddressOffset 0
#define CH27_SWHSSRCREG_SWHS_REQ_SRC_RegisterSize 1



#define CH27_SWHSSRCREG_SWHS_REQ_SRC_WE_BitAddressOffset 1
#define CH27_SWHSSRCREG_SWHS_REQ_SRC_WE_RegisterSize 1



#define CH27_SWHSSRCREG_SWHS_SGLREQ_SRC_BitAddressOffset 2
#define CH27_SWHSSRCREG_SWHS_SGLREQ_SRC_RegisterSize 1



#define CH27_SWHSSRCREG_SWHS_SGLREQ_SRC_WE_BitAddressOffset 3
#define CH27_SWHSSRCREG_SWHS_SGLREQ_SRC_WE_RegisterSize 1



#define CH27_SWHSSRCREG_SWHS_LST_SRC_BitAddressOffset 4
#define CH27_SWHSSRCREG_SWHS_LST_SRC_RegisterSize 1



#define CH27_SWHSSRCREG_SWHS_LST_SRC_WE_BitAddressOffset 5
#define CH27_SWHSSRCREG_SWHS_LST_SRC_WE_RegisterSize 1



#define CH27_SWHSSRCREG_RSVD_DMAC_CHx_SWHSSRCREG_6to63_BitAddressOffset 6
#define CH27_SWHSSRCREG_RSVD_DMAC_CHx_SWHSSRCREG_6to63_RegisterSize 58





#define CH27_SWHSDSTREG (Channel27_Registers_Address_Block_BaseAddress + 0x40)
#define CH27_SWHSDSTREG_RegisterSize 64
#define CH27_SWHSDSTREG_RegisterResetValue 0x0
#define CH27_SWHSDSTREG_RegisterResetMask 0xffffffffffffffff





#define CH27_SWHSDSTREG_SWHS_REQ_DST_BitAddressOffset 0
#define CH27_SWHSDSTREG_SWHS_REQ_DST_RegisterSize 1



#define CH27_SWHSDSTREG_SWHS_REQ_DST_WE_BitAddressOffset 1
#define CH27_SWHSDSTREG_SWHS_REQ_DST_WE_RegisterSize 1



#define CH27_SWHSDSTREG_SWHS_SGLREQ_DST_BitAddressOffset 2
#define CH27_SWHSDSTREG_SWHS_SGLREQ_DST_RegisterSize 1



#define CH27_SWHSDSTREG_SWHS_SGLREQ_DST_WE_BitAddressOffset 3
#define CH27_SWHSDSTREG_SWHS_SGLREQ_DST_WE_RegisterSize 1



#define CH27_SWHSDSTREG_SWHS_LST_DST_BitAddressOffset 4
#define CH27_SWHSDSTREG_SWHS_LST_DST_RegisterSize 1



#define CH27_SWHSDSTREG_SWHS_LST_DST_WE_BitAddressOffset 5
#define CH27_SWHSDSTREG_SWHS_LST_DST_WE_RegisterSize 1



#define CH27_SWHSDSTREG_RSVD_DMAC_CHx_SWHSDSTREG_6to63_BitAddressOffset 6
#define CH27_SWHSDSTREG_RSVD_DMAC_CHx_SWHSDSTREG_6to63_RegisterSize 58





#define CH27_BLK_TFR_RESUMEREQREG (Channel27_Registers_Address_Block_BaseAddress + 0x48)
#define CH27_BLK_TFR_RESUMEREQREG_RegisterSize 64
#define CH27_BLK_TFR_RESUMEREQREG_RegisterResetValue 0x0
#define CH27_BLK_TFR_RESUMEREQREG_RegisterResetMask 0xffffffffffffffff





#define CH27_BLK_TFR_RESUMEREQREG_BLK_TFR_RESUMEREQ_BitAddressOffset 0
#define CH27_BLK_TFR_RESUMEREQREG_BLK_TFR_RESUMEREQ_RegisterSize 1



#define CH27_BLK_TFR_RESUMEREQREG_RSVD_DMAC_CHx_BLK_TFR_RESUMEREQREG_1to63_BitAddressOffset 1
#define CH27_BLK_TFR_RESUMEREQREG_RSVD_DMAC_CHx_BLK_TFR_RESUMEREQREG_1to63_RegisterSize 63





#define CH27_AXI_IDREG (Channel27_Registers_Address_Block_BaseAddress + 0x50)
#define CH27_AXI_IDREG_RegisterSize 64
#define CH27_AXI_IDREG_RegisterResetValue 0x0
#define CH27_AXI_IDREG_RegisterResetMask 0xffffffffffffffff





#define CH27_AXI_IDREG_AXI_READ_ID_SUFFIX_BitAddressOffset 0
#define CH27_AXI_IDREG_AXI_READ_ID_SUFFIX_RegisterSize 2



#define CH27_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_IDW_L2NCm1to31_BitAddressOffset 2
#define CH27_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_IDW_L2NCm1to31_RegisterSize 14



#define CH27_AXI_IDREG_AXI_WRITE_ID_SUFFIX_BitAddressOffset 16
#define CH27_AXI_IDREG_AXI_WRITE_ID_SUFFIX_RegisterSize 2



#define CH27_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_IDW_L2NCm32to63_BitAddressOffset 18
#define CH27_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_IDW_L2NCm32to63_RegisterSize 14



#define CH27_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_32to63_BitAddressOffset 32
#define CH27_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_32to63_RegisterSize 32





#define CH27_AXI_QOSREG (Channel27_Registers_Address_Block_BaseAddress + 0x58)
#define CH27_AXI_QOSREG_RegisterSize 64
#define CH27_AXI_QOSREG_RegisterResetValue 0x0
#define CH27_AXI_QOSREG_RegisterResetMask 0xffffffffffffffff





#define CH27_AXI_QOSREG_AXI_AWQOS_BitAddressOffset 0
#define CH27_AXI_QOSREG_AXI_AWQOS_RegisterSize 4



#define CH27_AXI_QOSREG_AXI_ARQOS_BitAddressOffset 4
#define CH27_AXI_QOSREG_AXI_ARQOS_RegisterSize 4



#define CH27_AXI_QOSREG_RSVD_DMAC_CHx_AXI_QOSREG_8to63_BitAddressOffset 8
#define CH27_AXI_QOSREG_RSVD_DMAC_CHx_AXI_QOSREG_8to63_RegisterSize 56





#define CH27_SSTAT (Channel27_Registers_Address_Block_BaseAddress + 0x60)
#define CH27_SSTAT_RegisterSize 64
#define CH27_SSTAT_RegisterResetValue 0x0
#define CH27_SSTAT_RegisterResetMask 0xffffffffffffffff





#define CH27_SSTAT_SSTAT_BitAddressOffset 0
#define CH27_SSTAT_SSTAT_RegisterSize 32



#define CH27_SSTAT_RSVD_DMAC_CHx_SSTAT_32to63_BitAddressOffset 32
#define CH27_SSTAT_RSVD_DMAC_CHx_SSTAT_32to63_RegisterSize 32





#define CH27_DSTAT (Channel27_Registers_Address_Block_BaseAddress + 0x68)
#define CH27_DSTAT_RegisterSize 64
#define CH27_DSTAT_RegisterResetValue 0x0
#define CH27_DSTAT_RegisterResetMask 0xffffffffffffffff





#define CH27_DSTAT_DSTAT_BitAddressOffset 0
#define CH27_DSTAT_DSTAT_RegisterSize 32



#define CH27_DSTAT_RSVD_DMAC_CHx_DSTAT_32to63_BitAddressOffset 32
#define CH27_DSTAT_RSVD_DMAC_CHx_DSTAT_32to63_RegisterSize 32





#define CH27_SSTATAR (Channel27_Registers_Address_Block_BaseAddress + 0x70)
#define CH27_SSTATAR_RegisterSize 64
#define CH27_SSTATAR_RegisterResetValue 0x0
#define CH27_SSTATAR_RegisterResetMask 0xffffffffffffffff





#define CH27_SSTATAR_SSTATAR_BitAddressOffset 0
#define CH27_SSTATAR_SSTATAR_RegisterSize 64





#define CH27_DSTATAR (Channel27_Registers_Address_Block_BaseAddress + 0x78)
#define CH27_DSTATAR_RegisterSize 64
#define CH27_DSTATAR_RegisterResetValue 0x0
#define CH27_DSTATAR_RegisterResetMask 0xffffffffffffffff





#define CH27_DSTATAR_DSTATAR_BitAddressOffset 0
#define CH27_DSTATAR_DSTATAR_RegisterSize 64





#define CH27_INTSTATUS_ENABLEREG (Channel27_Registers_Address_Block_BaseAddress + 0x80)
#define CH27_INTSTATUS_ENABLEREG_RegisterSize 64
#define CH27_INTSTATUS_ENABLEREG_RegisterResetValue 0xffffffffffffffff
#define CH27_INTSTATUS_ENABLEREG_RegisterResetMask 0xffffffffffffffff





#define CH27_INTSTATUS_ENABLEREG_Enable_BLOCK_TFR_DONE_IntStat_BitAddressOffset 0
#define CH27_INTSTATUS_ENABLEREG_Enable_BLOCK_TFR_DONE_IntStat_RegisterSize 1



#define CH27_INTSTATUS_ENABLEREG_Enable_DMA_TFR_DONE_IntStat_BitAddressOffset 1
#define CH27_INTSTATUS_ENABLEREG_Enable_DMA_TFR_DONE_IntStat_RegisterSize 1



#define CH27_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_2_BitAddressOffset 2
#define CH27_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_2_RegisterSize 1



#define CH27_INTSTATUS_ENABLEREG_Enable_SRC_TRANSCOMP_IntStat_BitAddressOffset 3
#define CH27_INTSTATUS_ENABLEREG_Enable_SRC_TRANSCOMP_IntStat_RegisterSize 1



#define CH27_INTSTATUS_ENABLEREG_Enable_DST_TRANSCOMP_IntStat_BitAddressOffset 4
#define CH27_INTSTATUS_ENABLEREG_Enable_DST_TRANSCOMP_IntStat_RegisterSize 1



#define CH27_INTSTATUS_ENABLEREG_Enable_SRC_DEC_ERR_IntStat_BitAddressOffset 5
#define CH27_INTSTATUS_ENABLEREG_Enable_SRC_DEC_ERR_IntStat_RegisterSize 1



#define CH27_INTSTATUS_ENABLEREG_Enable_DST_DEC_ERR_IntStat_BitAddressOffset 6
#define CH27_INTSTATUS_ENABLEREG_Enable_DST_DEC_ERR_IntStat_RegisterSize 1



#define CH27_INTSTATUS_ENABLEREG_Enable_SRC_SLV_ERR_IntStat_BitAddressOffset 7
#define CH27_INTSTATUS_ENABLEREG_Enable_SRC_SLV_ERR_IntStat_RegisterSize 1



#define CH27_INTSTATUS_ENABLEREG_Enable_DST_SLV_ERR_IntStat_BitAddressOffset 8
#define CH27_INTSTATUS_ENABLEREG_Enable_DST_SLV_ERR_IntStat_RegisterSize 1



#define CH27_INTSTATUS_ENABLEREG_Enable_LLI_RD_DEC_ERR_IntStat_BitAddressOffset 9
#define CH27_INTSTATUS_ENABLEREG_Enable_LLI_RD_DEC_ERR_IntStat_RegisterSize 1



#define CH27_INTSTATUS_ENABLEREG_Enable_LLI_WR_DEC_ERR_IntStat_BitAddressOffset 10
#define CH27_INTSTATUS_ENABLEREG_Enable_LLI_WR_DEC_ERR_IntStat_RegisterSize 1



#define CH27_INTSTATUS_ENABLEREG_Enable_LLI_RD_SLV_ERR_IntStat_BitAddressOffset 11
#define CH27_INTSTATUS_ENABLEREG_Enable_LLI_RD_SLV_ERR_IntStat_RegisterSize 1



#define CH27_INTSTATUS_ENABLEREG_Enable_LLI_WR_SLV_ERR_IntStat_BitAddressOffset 12
#define CH27_INTSTATUS_ENABLEREG_Enable_LLI_WR_SLV_ERR_IntStat_RegisterSize 1



#define CH27_INTSTATUS_ENABLEREG_Enable_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_BitAddressOffset 13
#define CH27_INTSTATUS_ENABLEREG_Enable_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_RegisterSize 1



#define CH27_INTSTATUS_ENABLEREG_Enable_SLVIF_MULTIBLKTYPE_ERR_IntStat_BitAddressOffset 14
#define CH27_INTSTATUS_ENABLEREG_Enable_SLVIF_MULTIBLKTYPE_ERR_IntStat_RegisterSize 1



#define CH27_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_15_BitAddressOffset 15
#define CH27_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_15_RegisterSize 1



#define CH27_INTSTATUS_ENABLEREG_Enable_SLVIF_DEC_ERR_IntStat_BitAddressOffset 16
#define CH27_INTSTATUS_ENABLEREG_Enable_SLVIF_DEC_ERR_IntStat_RegisterSize 1



#define CH27_INTSTATUS_ENABLEREG_Enable_SLVIF_WR2RO_ERR_IntStat_BitAddressOffset 17
#define CH27_INTSTATUS_ENABLEREG_Enable_SLVIF_WR2RO_ERR_IntStat_RegisterSize 1



#define CH27_INTSTATUS_ENABLEREG_Enable_SLVIF_RD2RWO_ERR_IntStat_BitAddressOffset 18
#define CH27_INTSTATUS_ENABLEREG_Enable_SLVIF_RD2RWO_ERR_IntStat_RegisterSize 1



#define CH27_INTSTATUS_ENABLEREG_Enable_SLVIF_WRONCHEN_ERR_IntStat_BitAddressOffset 19
#define CH27_INTSTATUS_ENABLEREG_Enable_SLVIF_WRONCHEN_ERR_IntStat_RegisterSize 1



#define CH27_INTSTATUS_ENABLEREG_Enable_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_BitAddressOffset 20
#define CH27_INTSTATUS_ENABLEREG_Enable_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_RegisterSize 1



#define CH27_INTSTATUS_ENABLEREG_Enable_SLVIF_WRONHOLD_ERR_IntStat_BitAddressOffset 21
#define CH27_INTSTATUS_ENABLEREG_Enable_SLVIF_WRONHOLD_ERR_IntStat_RegisterSize 1



#define CH27_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_22to23_BitAddressOffset 22
#define CH27_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_22to23_RegisterSize 2



#define CH27_INTSTATUS_ENABLEREG_Enable_SLVIF_ADDRPARITY_ERR_IntStat_BitAddressOffset 24
#define CH27_INTSTATUS_ENABLEREG_Enable_SLVIF_ADDRPARITY_ERR_IntStat_RegisterSize 1



#define CH27_INTSTATUS_ENABLEREG_Enable_SLVIF_WRPARITY_ERR_IntStat_BitAddressOffset 25
#define CH27_INTSTATUS_ENABLEREG_Enable_SLVIF_WRPARITY_ERR_IntStat_RegisterSize 1



#define CH27_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_26_BitAddressOffset 26
#define CH27_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_26_RegisterSize 1



#define CH27_INTSTATUS_ENABLEREG_Enable_CH_LOCK_CLEARED_IntStat_BitAddressOffset 27
#define CH27_INTSTATUS_ENABLEREG_Enable_CH_LOCK_CLEARED_IntStat_RegisterSize 1



#define CH27_INTSTATUS_ENABLEREG_Enable_CH_SRC_SUSPENDED_IntStat_BitAddressOffset 28
#define CH27_INTSTATUS_ENABLEREG_Enable_CH_SRC_SUSPENDED_IntStat_RegisterSize 1



#define CH27_INTSTATUS_ENABLEREG_Enable_CH_SUSPENDED_IntStat_BitAddressOffset 29
#define CH27_INTSTATUS_ENABLEREG_Enable_CH_SUSPENDED_IntStat_RegisterSize 1



#define CH27_INTSTATUS_ENABLEREG_Enable_CH_DISABLED_IntStat_BitAddressOffset 30
#define CH27_INTSTATUS_ENABLEREG_Enable_CH_DISABLED_IntStat_RegisterSize 1



#define CH27_INTSTATUS_ENABLEREG_Enable_CH_ABORTED_IntStat_BitAddressOffset 31
#define CH27_INTSTATUS_ENABLEREG_Enable_CH_ABORTED_IntStat_RegisterSize 1



#define CH27_INTSTATUS_ENABLEREG_Enable_ECC_PROT_CHMem_CorrERR_IntStat_BitAddressOffset 32
#define CH27_INTSTATUS_ENABLEREG_Enable_ECC_PROT_CHMem_CorrERR_IntStat_RegisterSize 1



#define CH27_INTSTATUS_ENABLEREG_Enable_ECC_PROT_CHMem_UnCorrERR_IntStat_BitAddressOffset 33
#define CH27_INTSTATUS_ENABLEREG_Enable_ECC_PROT_CHMem_UnCorrERR_IntStat_RegisterSize 1



#define CH27_INTSTATUS_ENABLEREG_Enable_ECC_PROT_UIDMem_CorrERR_IntStat_BitAddressOffset 34
#define CH27_INTSTATUS_ENABLEREG_Enable_ECC_PROT_UIDMem_CorrERR_IntStat_RegisterSize 1



#define CH27_INTSTATUS_ENABLEREG_Enable_ECC_PROT_UIDMem_UnCorrERR_IntStat_BitAddressOffset 35
#define CH27_INTSTATUS_ENABLEREG_Enable_ECC_PROT_UIDMem_UnCorrERR_IntStat_RegisterSize 1



#define CH27_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_32to63_BitAddressOffset 36
#define CH27_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_32to63_RegisterSize 28





#define CH27_INTSTATUS (Channel27_Registers_Address_Block_BaseAddress + 0x88)
#define CH27_INTSTATUS_RegisterSize 64
#define CH27_INTSTATUS_RegisterResetValue 0x0
#define CH27_INTSTATUS_RegisterResetMask 0xffffffffffffffff





#define CH27_INTSTATUS_BLOCK_TFR_DONE_IntStat_BitAddressOffset 0
#define CH27_INTSTATUS_BLOCK_TFR_DONE_IntStat_RegisterSize 1



#define CH27_INTSTATUS_DMA_TFR_DONE_IntStat_BitAddressOffset 1
#define CH27_INTSTATUS_DMA_TFR_DONE_IntStat_RegisterSize 1



#define CH27_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_2_BitAddressOffset 2
#define CH27_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_2_RegisterSize 1



#define CH27_INTSTATUS_SRC_TRANSCOMP_IntStat_BitAddressOffset 3
#define CH27_INTSTATUS_SRC_TRANSCOMP_IntStat_RegisterSize 1



#define CH27_INTSTATUS_DST_TRANSCOMP_IntStat_BitAddressOffset 4
#define CH27_INTSTATUS_DST_TRANSCOMP_IntStat_RegisterSize 1



#define CH27_INTSTATUS_SRC_DEC_ERR_IntStat_BitAddressOffset 5
#define CH27_INTSTATUS_SRC_DEC_ERR_IntStat_RegisterSize 1



#define CH27_INTSTATUS_DST_DEC_ERR_IntStat_BitAddressOffset 6
#define CH27_INTSTATUS_DST_DEC_ERR_IntStat_RegisterSize 1



#define CH27_INTSTATUS_SRC_SLV_ERR_IntStat_BitAddressOffset 7
#define CH27_INTSTATUS_SRC_SLV_ERR_IntStat_RegisterSize 1



#define CH27_INTSTATUS_DST_SLV_ERR_IntStat_BitAddressOffset 8
#define CH27_INTSTATUS_DST_SLV_ERR_IntStat_RegisterSize 1



#define CH27_INTSTATUS_LLI_RD_DEC_ERR_IntStat_BitAddressOffset 9
#define CH27_INTSTATUS_LLI_RD_DEC_ERR_IntStat_RegisterSize 1



#define CH27_INTSTATUS_LLI_WR_DEC_ERR_IntStat_BitAddressOffset 10
#define CH27_INTSTATUS_LLI_WR_DEC_ERR_IntStat_RegisterSize 1



#define CH27_INTSTATUS_LLI_RD_SLV_ERR_IntStat_BitAddressOffset 11
#define CH27_INTSTATUS_LLI_RD_SLV_ERR_IntStat_RegisterSize 1



#define CH27_INTSTATUS_LLI_WR_SLV_ERR_IntStat_BitAddressOffset 12
#define CH27_INTSTATUS_LLI_WR_SLV_ERR_IntStat_RegisterSize 1



#define CH27_INTSTATUS_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_BitAddressOffset 13
#define CH27_INTSTATUS_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_RegisterSize 1



#define CH27_INTSTATUS_SLVIF_MULTIBLKTYPE_ERR_IntStat_BitAddressOffset 14
#define CH27_INTSTATUS_SLVIF_MULTIBLKTYPE_ERR_IntStat_RegisterSize 1



#define CH27_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_15_BitAddressOffset 15
#define CH27_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_15_RegisterSize 1



#define CH27_INTSTATUS_SLVIF_DEC_ERR_IntStat_BitAddressOffset 16
#define CH27_INTSTATUS_SLVIF_DEC_ERR_IntStat_RegisterSize 1



#define CH27_INTSTATUS_SLVIF_WR2RO_ERR_IntStat_BitAddressOffset 17
#define CH27_INTSTATUS_SLVIF_WR2RO_ERR_IntStat_RegisterSize 1



#define CH27_INTSTATUS_SLVIF_RD2RWO_ERR_IntStat_BitAddressOffset 18
#define CH27_INTSTATUS_SLVIF_RD2RWO_ERR_IntStat_RegisterSize 1



#define CH27_INTSTATUS_SLVIF_WRONCHEN_ERR_IntStat_BitAddressOffset 19
#define CH27_INTSTATUS_SLVIF_WRONCHEN_ERR_IntStat_RegisterSize 1



#define CH27_INTSTATUS_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_BitAddressOffset 20
#define CH27_INTSTATUS_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_RegisterSize 1



#define CH27_INTSTATUS_SLVIF_WRONHOLD_ERR_IntStat_BitAddressOffset 21
#define CH27_INTSTATUS_SLVIF_WRONHOLD_ERR_IntStat_RegisterSize 1



#define CH27_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_22to23_BitAddressOffset 22
#define CH27_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_22to23_RegisterSize 2



#define CH27_INTSTATUS_SLVIF_ADDRPARITY_ERR_IntStat_BitAddressOffset 24
#define CH27_INTSTATUS_SLVIF_ADDRPARITY_ERR_IntStat_RegisterSize 1



#define CH27_INTSTATUS_SLVIF_WRPARITY_ERR_IntStat_BitAddressOffset 25
#define CH27_INTSTATUS_SLVIF_WRPARITY_ERR_IntStat_RegisterSize 1



#define CH27_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_26_BitAddressOffset 26
#define CH27_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_26_RegisterSize 1



#define CH27_INTSTATUS_CH_LOCK_CLEARED_IntStat_BitAddressOffset 27
#define CH27_INTSTATUS_CH_LOCK_CLEARED_IntStat_RegisterSize 1



#define CH27_INTSTATUS_CH_SRC_SUSPENDED_IntStat_BitAddressOffset 28
#define CH27_INTSTATUS_CH_SRC_SUSPENDED_IntStat_RegisterSize 1



#define CH27_INTSTATUS_CH_SUSPENDED_IntStat_BitAddressOffset 29
#define CH27_INTSTATUS_CH_SUSPENDED_IntStat_RegisterSize 1



#define CH27_INTSTATUS_CH_DISABLED_IntStat_BitAddressOffset 30
#define CH27_INTSTATUS_CH_DISABLED_IntStat_RegisterSize 1



#define CH27_INTSTATUS_CH_ABORTED_IntStat_BitAddressOffset 31
#define CH27_INTSTATUS_CH_ABORTED_IntStat_RegisterSize 1



#define CH27_INTSTATUS_ECC_PROT_CHMem_CorrERR_IntStat_BitAddressOffset 32
#define CH27_INTSTATUS_ECC_PROT_CHMem_CorrERR_IntStat_RegisterSize 1



#define CH27_INTSTATUS_ECC_PROT_CHMem_UnCorrERR_IntStat_BitAddressOffset 33
#define CH27_INTSTATUS_ECC_PROT_CHMem_UnCorrERR_IntStat_RegisterSize 1



#define CH27_INTSTATUS_ECC_PROT_UIDMem_CorrERR_IntStat_BitAddressOffset 34
#define CH27_INTSTATUS_ECC_PROT_UIDMem_CorrERR_IntStat_RegisterSize 1



#define CH27_INTSTATUS_ECC_PROT_UIDMem_UnCorrERR_IntStat_BitAddressOffset 35
#define CH27_INTSTATUS_ECC_PROT_UIDMem_UnCorrERR_IntStat_RegisterSize 1



#define CH27_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_36to63_BitAddressOffset 36
#define CH27_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_36to63_RegisterSize 28





#define CH27_INTSIGNAL_ENABLEREG (Channel27_Registers_Address_Block_BaseAddress + 0x90)
#define CH27_INTSIGNAL_ENABLEREG_RegisterSize 64
#define CH27_INTSIGNAL_ENABLEREG_RegisterResetValue 0xffffffffffffffff
#define CH27_INTSIGNAL_ENABLEREG_RegisterResetMask 0xffffffffffffffff





#define CH27_INTSIGNAL_ENABLEREG_Enable_BLOCK_TFR_DONE_IntSignal_BitAddressOffset 0
#define CH27_INTSIGNAL_ENABLEREG_Enable_BLOCK_TFR_DONE_IntSignal_RegisterSize 1



#define CH27_INTSIGNAL_ENABLEREG_Enable_DMA_TFR_DONE_IntSignal_BitAddressOffset 1
#define CH27_INTSIGNAL_ENABLEREG_Enable_DMA_TFR_DONE_IntSignal_RegisterSize 1



#define CH27_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_2_BitAddressOffset 2
#define CH27_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_2_RegisterSize 1



#define CH27_INTSIGNAL_ENABLEREG_Enable_SRC_TRANSCOMP_IntSignal_BitAddressOffset 3
#define CH27_INTSIGNAL_ENABLEREG_Enable_SRC_TRANSCOMP_IntSignal_RegisterSize 1



#define CH27_INTSIGNAL_ENABLEREG_Enable_DST_TRANSCOMP_IntSignal_BitAddressOffset 4
#define CH27_INTSIGNAL_ENABLEREG_Enable_DST_TRANSCOMP_IntSignal_RegisterSize 1



#define CH27_INTSIGNAL_ENABLEREG_Enable_SRC_DEC_ERR_IntSignal_BitAddressOffset 5
#define CH27_INTSIGNAL_ENABLEREG_Enable_SRC_DEC_ERR_IntSignal_RegisterSize 1



#define CH27_INTSIGNAL_ENABLEREG_Enable_DST_DEC_ERR_IntSignal_BitAddressOffset 6
#define CH27_INTSIGNAL_ENABLEREG_Enable_DST_DEC_ERR_IntSignal_RegisterSize 1



#define CH27_INTSIGNAL_ENABLEREG_Enable_SRC_SLV_ERR_IntSignal_BitAddressOffset 7
#define CH27_INTSIGNAL_ENABLEREG_Enable_SRC_SLV_ERR_IntSignal_RegisterSize 1



#define CH27_INTSIGNAL_ENABLEREG_Enable_DST_SLV_ERR_IntSignal_BitAddressOffset 8
#define CH27_INTSIGNAL_ENABLEREG_Enable_DST_SLV_ERR_IntSignal_RegisterSize 1



#define CH27_INTSIGNAL_ENABLEREG_Enable_LLI_RD_DEC_ERR_IntSignal_BitAddressOffset 9
#define CH27_INTSIGNAL_ENABLEREG_Enable_LLI_RD_DEC_ERR_IntSignal_RegisterSize 1



#define CH27_INTSIGNAL_ENABLEREG_Enable_LLI_WR_DEC_ERR_IntSignal_BitAddressOffset 10
#define CH27_INTSIGNAL_ENABLEREG_Enable_LLI_WR_DEC_ERR_IntSignal_RegisterSize 1



#define CH27_INTSIGNAL_ENABLEREG_Enable_LLI_RD_SLV_ERR_IntSignal_BitAddressOffset 11
#define CH27_INTSIGNAL_ENABLEREG_Enable_LLI_RD_SLV_ERR_IntSignal_RegisterSize 1



#define CH27_INTSIGNAL_ENABLEREG_Enable_LLI_WR_SLV_ERR_IntSignal_BitAddressOffset 12
#define CH27_INTSIGNAL_ENABLEREG_Enable_LLI_WR_SLV_ERR_IntSignal_RegisterSize 1



#define CH27_INTSIGNAL_ENABLEREG_Enable_SHADOWREG_OR_LLI_INVALID_ERR_IntSignal_BitAddressOffset 13
#define CH27_INTSIGNAL_ENABLEREG_Enable_SHADOWREG_OR_LLI_INVALID_ERR_IntSignal_RegisterSize 1



#define CH27_INTSIGNAL_ENABLEREG_Enable_SLVIF_MULTIBLKTYPE_ERR_IntSignal_BitAddressOffset 14
#define CH27_INTSIGNAL_ENABLEREG_Enable_SLVIF_MULTIBLKTYPE_ERR_IntSignal_RegisterSize 1



#define CH27_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_15_BitAddressOffset 15
#define CH27_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_15_RegisterSize 1



#define CH27_INTSIGNAL_ENABLEREG_Enable_SLVIF_DEC_ERR_IntSignal_BitAddressOffset 16
#define CH27_INTSIGNAL_ENABLEREG_Enable_SLVIF_DEC_ERR_IntSignal_RegisterSize 1



#define CH27_INTSIGNAL_ENABLEREG_Enable_SLVIF_WR2RO_ERR_IntSignal_BitAddressOffset 17
#define CH27_INTSIGNAL_ENABLEREG_Enable_SLVIF_WR2RO_ERR_IntSignal_RegisterSize 1



#define CH27_INTSIGNAL_ENABLEREG_Enable_SLVIF_RD2RWO_ERR_IntSignal_BitAddressOffset 18
#define CH27_INTSIGNAL_ENABLEREG_Enable_SLVIF_RD2RWO_ERR_IntSignal_RegisterSize 1



#define CH27_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRONCHEN_ERR_IntSignal_BitAddressOffset 19
#define CH27_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRONCHEN_ERR_IntSignal_RegisterSize 1



#define CH27_INTSIGNAL_ENABLEREG_Enable_SLVIF_SHADOWREG_WRON_VALID_ERR_IntSignal_BitAddressOffset 20
#define CH27_INTSIGNAL_ENABLEREG_Enable_SLVIF_SHADOWREG_WRON_VALID_ERR_IntSignal_RegisterSize 1



#define CH27_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRONHOLD_ERR_IntSignal_BitAddressOffset 21
#define CH27_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRONHOLD_ERR_IntSignal_RegisterSize 1



#define CH27_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_22to23_BitAddressOffset 22
#define CH27_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_22to23_RegisterSize 2



#define CH27_INTSIGNAL_ENABLEREG_Enable_SLVIF_ADDRPARITY_ERR_IntSignal_BitAddressOffset 24
#define CH27_INTSIGNAL_ENABLEREG_Enable_SLVIF_ADDRPARITY_ERR_IntSignal_RegisterSize 1



#define CH27_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRPARITY_ERR_IntSignal_BitAddressOffset 25
#define CH27_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRPARITY_ERR_IntSignal_RegisterSize 1



#define CH27_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_26_BitAddressOffset 26
#define CH27_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_26_RegisterSize 1



#define CH27_INTSIGNAL_ENABLEREG_Enable_CH_LOCK_CLEARED_IntSignal_BitAddressOffset 27
#define CH27_INTSIGNAL_ENABLEREG_Enable_CH_LOCK_CLEARED_IntSignal_RegisterSize 1



#define CH27_INTSIGNAL_ENABLEREG_Enable_CH_SRC_SUSPENDED_IntSignal_BitAddressOffset 28
#define CH27_INTSIGNAL_ENABLEREG_Enable_CH_SRC_SUSPENDED_IntSignal_RegisterSize 1



#define CH27_INTSIGNAL_ENABLEREG_Enable_CH_SUSPENDED_IntSignal_BitAddressOffset 29
#define CH27_INTSIGNAL_ENABLEREG_Enable_CH_SUSPENDED_IntSignal_RegisterSize 1



#define CH27_INTSIGNAL_ENABLEREG_Enable_CH_DISABLED_IntSignal_BitAddressOffset 30
#define CH27_INTSIGNAL_ENABLEREG_Enable_CH_DISABLED_IntSignal_RegisterSize 1



#define CH27_INTSIGNAL_ENABLEREG_Enable_CH_ABORTED_IntSignal_BitAddressOffset 31
#define CH27_INTSIGNAL_ENABLEREG_Enable_CH_ABORTED_IntSignal_RegisterSize 1



#define CH27_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_CHMem_CorrERR_IntSignal_BitAddressOffset 32
#define CH27_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_CHMem_CorrERR_IntSignal_RegisterSize 1



#define CH27_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_CHMem_UnCorrERR_IntSignal_BitAddressOffset 33
#define CH27_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_CHMem_UnCorrERR_IntSignal_RegisterSize 1



#define CH27_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_UIDMem_CorrERR_IntSignal_BitAddressOffset 34
#define CH27_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_UIDMem_CorrERR_IntSignal_RegisterSize 1



#define CH27_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_UIDMem_UnCorrERR_IntSignal_BitAddressOffset 35
#define CH27_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_UIDMem_UnCorrERR_IntSignal_RegisterSize 1



#define CH27_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_36to63_BitAddressOffset 36
#define CH27_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_36to63_RegisterSize 28





#define CH27_INTCLEARREG (Channel27_Registers_Address_Block_BaseAddress + 0x98)
#define CH27_INTCLEARREG_RegisterSize 64
#define CH27_INTCLEARREG_RegisterResetValue 0x0
#define CH27_INTCLEARREG_RegisterResetMask 0xffffffffffffffff





#define CH27_INTCLEARREG_Clear_BLOCK_TFR_DONE_IntStat_BitAddressOffset 0
#define CH27_INTCLEARREG_Clear_BLOCK_TFR_DONE_IntStat_RegisterSize 1



#define CH27_INTCLEARREG_Clear_DMA_TFR_DONE_IntStat_BitAddressOffset 1
#define CH27_INTCLEARREG_Clear_DMA_TFR_DONE_IntStat_RegisterSize 1



#define CH27_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_2_BitAddressOffset 2
#define CH27_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_2_RegisterSize 1



#define CH27_INTCLEARREG_Clear_SRC_TRANSCOMP_IntStat_BitAddressOffset 3
#define CH27_INTCLEARREG_Clear_SRC_TRANSCOMP_IntStat_RegisterSize 1



#define CH27_INTCLEARREG_Clear_DST_TRANSCOMP_IntStat_BitAddressOffset 4
#define CH27_INTCLEARREG_Clear_DST_TRANSCOMP_IntStat_RegisterSize 1



#define CH27_INTCLEARREG_Clear_SRC_DEC_ERR_IntStat_BitAddressOffset 5
#define CH27_INTCLEARREG_Clear_SRC_DEC_ERR_IntStat_RegisterSize 1



#define CH27_INTCLEARREG_Clear_DST_DEC_ERR_IntStat_BitAddressOffset 6
#define CH27_INTCLEARREG_Clear_DST_DEC_ERR_IntStat_RegisterSize 1



#define CH27_INTCLEARREG_Clear_SRC_SLV_ERR_IntStat_BitAddressOffset 7
#define CH27_INTCLEARREG_Clear_SRC_SLV_ERR_IntStat_RegisterSize 1



#define CH27_INTCLEARREG_Clear_DST_SLV_ERR_IntStat_BitAddressOffset 8
#define CH27_INTCLEARREG_Clear_DST_SLV_ERR_IntStat_RegisterSize 1



#define CH27_INTCLEARREG_Clear_LLI_RD_DEC_ERR_IntStat_BitAddressOffset 9
#define CH27_INTCLEARREG_Clear_LLI_RD_DEC_ERR_IntStat_RegisterSize 1



#define CH27_INTCLEARREG_Clear_LLI_WR_DEC_ERR_IntStat_BitAddressOffset 10
#define CH27_INTCLEARREG_Clear_LLI_WR_DEC_ERR_IntStat_RegisterSize 1



#define CH27_INTCLEARREG_Clear_LLI_RD_SLV_ERR_IntStat_BitAddressOffset 11
#define CH27_INTCLEARREG_Clear_LLI_RD_SLV_ERR_IntStat_RegisterSize 1



#define CH27_INTCLEARREG_Clear_LLI_WR_SLV_ERR_IntStat_BitAddressOffset 12
#define CH27_INTCLEARREG_Clear_LLI_WR_SLV_ERR_IntStat_RegisterSize 1



#define CH27_INTCLEARREG_Clear_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_BitAddressOffset 13
#define CH27_INTCLEARREG_Clear_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_RegisterSize 1



#define CH27_INTCLEARREG_Clear_SLVIF_MULTIBLKTYPE_ERR_IntStat_BitAddressOffset 14
#define CH27_INTCLEARREG_Clear_SLVIF_MULTIBLKTYPE_ERR_IntStat_RegisterSize 1



#define CH27_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_15_BitAddressOffset 15
#define CH27_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_15_RegisterSize 1



#define CH27_INTCLEARREG_Clear_SLVIF_DEC_ERR_IntStat_BitAddressOffset 16
#define CH27_INTCLEARREG_Clear_SLVIF_DEC_ERR_IntStat_RegisterSize 1



#define CH27_INTCLEARREG_Clear_SLVIF_WR2RO_ERR_IntStat_BitAddressOffset 17
#define CH27_INTCLEARREG_Clear_SLVIF_WR2RO_ERR_IntStat_RegisterSize 1



#define CH27_INTCLEARREG_Clear_SLVIF_RD2RWO_ERR_IntStat_BitAddressOffset 18
#define CH27_INTCLEARREG_Clear_SLVIF_RD2RWO_ERR_IntStat_RegisterSize 1



#define CH27_INTCLEARREG_Clear_SLVIF_WRONCHEN_ERR_IntStat_BitAddressOffset 19
#define CH27_INTCLEARREG_Clear_SLVIF_WRONCHEN_ERR_IntStat_RegisterSize 1



#define CH27_INTCLEARREG_Clear_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_BitAddressOffset 20
#define CH27_INTCLEARREG_Clear_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_RegisterSize 1



#define CH27_INTCLEARREG_Clear_SLVIF_WRONHOLD_ERR_IntStat_BitAddressOffset 21
#define CH27_INTCLEARREG_Clear_SLVIF_WRONHOLD_ERR_IntStat_RegisterSize 1



#define CH27_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_22to23_BitAddressOffset 22
#define CH27_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_22to23_RegisterSize 2



#define CH27_INTCLEARREG_Clear_SLVIF_ADDRPARITY_ERR_IntStat_BitAddressOffset 24
#define CH27_INTCLEARREG_Clear_SLVIF_ADDRPARITY_ERR_IntStat_RegisterSize 1



#define CH27_INTCLEARREG_Clear_SLVIF_WRPARITY_ERR_IntStat_BitAddressOffset 25
#define CH27_INTCLEARREG_Clear_SLVIF_WRPARITY_ERR_IntStat_RegisterSize 1



#define CH27_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_26_BitAddressOffset 26
#define CH27_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_26_RegisterSize 1



#define CH27_INTCLEARREG_Clear_CH_LOCK_CLEARED_IntStat_BitAddressOffset 27
#define CH27_INTCLEARREG_Clear_CH_LOCK_CLEARED_IntStat_RegisterSize 1



#define CH27_INTCLEARREG_Clear_CH_SRC_SUSPENDED_IntStat_BitAddressOffset 28
#define CH27_INTCLEARREG_Clear_CH_SRC_SUSPENDED_IntStat_RegisterSize 1



#define CH27_INTCLEARREG_Clear_CH_SUSPENDED_IntStat_BitAddressOffset 29
#define CH27_INTCLEARREG_Clear_CH_SUSPENDED_IntStat_RegisterSize 1



#define CH27_INTCLEARREG_Clear_CH_DISABLED_IntStat_BitAddressOffset 30
#define CH27_INTCLEARREG_Clear_CH_DISABLED_IntStat_RegisterSize 1



#define CH27_INTCLEARREG_Clear_CH_ABORTED_IntStat_BitAddressOffset 31
#define CH27_INTCLEARREG_Clear_CH_ABORTED_IntStat_RegisterSize 1



#define CH27_INTCLEARREG_Clear_ECC_PROT_CHMem_CorrERR_IntStat_BitAddressOffset 32
#define CH27_INTCLEARREG_Clear_ECC_PROT_CHMem_CorrERR_IntStat_RegisterSize 1



#define CH27_INTCLEARREG_Clear_ECC_PROT_CHMem_UnCorrERR_IntStat_BitAddressOffset 33
#define CH27_INTCLEARREG_Clear_ECC_PROT_CHMem_UnCorrERR_IntStat_RegisterSize 1



#define CH27_INTCLEARREG_Clear_ECC_PROT_UIDMem_CorrERR_IntStat_BitAddressOffset 34
#define CH27_INTCLEARREG_Clear_ECC_PROT_UIDMem_CorrERR_IntStat_RegisterSize 1



#define CH27_INTCLEARREG_Clear_ECC_PROT_UIDMem_UnCorrERR_IntStat_BitAddressOffset 35
#define CH27_INTCLEARREG_Clear_ECC_PROT_UIDMem_UnCorrERR_IntStat_RegisterSize 1



#define CH27_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_36to63_BitAddressOffset 36
#define CH27_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_36to63_RegisterSize 28





#define CH27_CFG_EXTD (Channel27_Registers_Address_Block_BaseAddress + 0xa0)
#define CH27_CFG_EXTD_RegisterSize 64
#define CH27_CFG_EXTD_RegisterResetValue 0x0
#define CH27_CFG_EXTD_RegisterResetMask 0xffffffffffffffff





#define CH27_CFG_EXTD_LLI_AXPROT_BitAddressOffset 0
#define CH27_CFG_EXTD_LLI_AXPROT_RegisterSize 3



#define CH27_CFG_EXTD_LLI_AXCACHE_BitAddressOffset 3
#define CH27_CFG_EXTD_LLI_AXCACHE_RegisterSize 4



#define CH27_CFG_EXTD_RSVD_DMAC_CHx_CFG_EXTD_7to63_BitAddressOffset 7
#define CH27_CFG_EXTD_RSVD_DMAC_CHx_CFG_EXTD_7to63_RegisterSize 57



#define Channel28_Registers_Address_Block_BaseAddress 0x1c00



#define CH28_SAR (Channel28_Registers_Address_Block_BaseAddress + 0x0)
#define CH28_SAR_RegisterSize 64
#define CH28_SAR_RegisterResetValue 0x0
#define CH28_SAR_RegisterResetMask 0xffffffffffffffff





#define CH28_SAR_SAR_BitAddressOffset 0
#define CH28_SAR_SAR_RegisterSize 64





#define CH28_DAR (Channel28_Registers_Address_Block_BaseAddress + 0x8)
#define CH28_DAR_RegisterSize 64
#define CH28_DAR_RegisterResetValue 0x0
#define CH28_DAR_RegisterResetMask 0xffffffffffffffff





#define CH28_DAR_DAR_BitAddressOffset 0
#define CH28_DAR_DAR_RegisterSize 64





#define CH28_BLOCK_TS (Channel28_Registers_Address_Block_BaseAddress + 0x10)
#define CH28_BLOCK_TS_RegisterSize 64
#define CH28_BLOCK_TS_RegisterResetValue 0x0
#define CH28_BLOCK_TS_RegisterResetMask 0xffffffffffffffff





#define CH28_BLOCK_TS_BLOCK_TS_BitAddressOffset 0
#define CH28_BLOCK_TS_BLOCK_TS_RegisterSize 22



#define CH28_BLOCK_TS_RSVD_DMAC_CHx_BLOCK_TSREG_63to22_BitAddressOffset 22
#define CH28_BLOCK_TS_RSVD_DMAC_CHx_BLOCK_TSREG_63to22_RegisterSize 42





#define CH28_CTL (Channel28_Registers_Address_Block_BaseAddress + 0x18)
#define CH28_CTL_RegisterSize 64
#define CH28_CTL_RegisterResetValue 0x1200
#define CH28_CTL_RegisterResetMask 0xffffffffffffffff





#define CH28_CTL_SMS_BitAddressOffset 0
#define CH28_CTL_SMS_RegisterSize 1



#define CH28_CTL_RSVD_DMAC_CHx_CTL_1_BitAddressOffset 1
#define CH28_CTL_RSVD_DMAC_CHx_CTL_1_RegisterSize 1



#define CH28_CTL_DMS_BitAddressOffset 2
#define CH28_CTL_DMS_RegisterSize 1



#define CH28_CTL_RSVD_DMAC_CHx_CTL_3_BitAddressOffset 3
#define CH28_CTL_RSVD_DMAC_CHx_CTL_3_RegisterSize 1



#define CH28_CTL_SINC_BitAddressOffset 4
#define CH28_CTL_SINC_RegisterSize 1



#define CH28_CTL_RSVD_DMAC_CHx_CTL_5_BitAddressOffset 5
#define CH28_CTL_RSVD_DMAC_CHx_CTL_5_RegisterSize 1



#define CH28_CTL_DINC_BitAddressOffset 6
#define CH28_CTL_DINC_RegisterSize 1



#define CH28_CTL_RSVD_DMAC_CHx_CTL_7_BitAddressOffset 7
#define CH28_CTL_RSVD_DMAC_CHx_CTL_7_RegisterSize 1



#define CH28_CTL_SRC_TR_WIDTH_BitAddressOffset 8
#define CH28_CTL_SRC_TR_WIDTH_RegisterSize 3



#define CH28_CTL_DST_TR_WIDTH_BitAddressOffset 11
#define CH28_CTL_DST_TR_WIDTH_RegisterSize 3



#define CH28_CTL_SRC_MSIZE_BitAddressOffset 14
#define CH28_CTL_SRC_MSIZE_RegisterSize 4



#define CH28_CTL_DST_MSIZE_BitAddressOffset 18
#define CH28_CTL_DST_MSIZE_RegisterSize 4



#define CH28_CTL_AR_CACHE_BitAddressOffset 22
#define CH28_CTL_AR_CACHE_RegisterSize 4



#define CH28_CTL_AW_CACHE_BitAddressOffset 26
#define CH28_CTL_AW_CACHE_RegisterSize 4



#define CH28_CTL_NonPosted_LastWrite_En_BitAddressOffset 30
#define CH28_CTL_NonPosted_LastWrite_En_RegisterSize 1



#define CH28_CTL_RSVD_DMAC_CHx_CTL_31_BitAddressOffset 31
#define CH28_CTL_RSVD_DMAC_CHx_CTL_31_RegisterSize 1



#define CH28_CTL_AR_PROT_BitAddressOffset 32
#define CH28_CTL_AR_PROT_RegisterSize 3



#define CH28_CTL_AW_PROT_BitAddressOffset 35
#define CH28_CTL_AW_PROT_RegisterSize 3



#define CH28_CTL_ARLEN_EN_BitAddressOffset 38
#define CH28_CTL_ARLEN_EN_RegisterSize 1



#define CH28_CTL_ARLEN_BitAddressOffset 39
#define CH28_CTL_ARLEN_RegisterSize 8



#define CH28_CTL_AWLEN_EN_BitAddressOffset 47
#define CH28_CTL_AWLEN_EN_RegisterSize 1



#define CH28_CTL_AWLEN_BitAddressOffset 48
#define CH28_CTL_AWLEN_RegisterSize 8



#define CH28_CTL_SRC_STAT_EN_BitAddressOffset 56
#define CH28_CTL_SRC_STAT_EN_RegisterSize 1



#define CH28_CTL_DST_STAT_EN_BitAddressOffset 57
#define CH28_CTL_DST_STAT_EN_RegisterSize 1



#define CH28_CTL_IOC_BlkTfr_BitAddressOffset 58
#define CH28_CTL_IOC_BlkTfr_RegisterSize 1



#define CH28_CTL_RSVD_DMAC_CHx_CTL_59to61_BitAddressOffset 59
#define CH28_CTL_RSVD_DMAC_CHx_CTL_59to61_RegisterSize 3



#define CH28_CTL_SHADOWREG_OR_LLI_LAST_BitAddressOffset 62
#define CH28_CTL_SHADOWREG_OR_LLI_LAST_RegisterSize 1



#define CH28_CTL_SHADOWREG_OR_LLI_VALID_BitAddressOffset 63
#define CH28_CTL_SHADOWREG_OR_LLI_VALID_RegisterSize 1





#define CH28_CFG2 (Channel28_Registers_Address_Block_BaseAddress + 0x20)
#define CH28_CFG2_RegisterSize 64
#define CH28_CFG2_RegisterResetValue 0x1001b00000000
#define CH28_CFG2_RegisterResetMask 0xffffffffffffffff





#define CH28_CFG2_SRC_MULTBLK_TYPE_BitAddressOffset 0
#define CH28_CFG2_SRC_MULTBLK_TYPE_RegisterSize 2



#define CH28_CFG2_DST_MULTBLK_TYPE_BitAddressOffset 2
#define CH28_CFG2_DST_MULTBLK_TYPE_RegisterSize 2



#define CH28_CFG2_SRC_PER_BitAddressOffset 4
#define CH28_CFG2_SRC_PER_RegisterSize 5



#define CH28_CFG2_RSVD_DMAC_CHx_CFG_9_4_BitAddressOffset 9
#define CH28_CFG2_RSVD_DMAC_CHx_CFG_9_4_RegisterSize 1



#define CH28_CFG2_RSVD_DMAC_CHx_CFG_10_BitAddressOffset 10
#define CH28_CFG2_RSVD_DMAC_CHx_CFG_10_RegisterSize 1



#define CH28_CFG2_DST_PER_BitAddressOffset 11
#define CH28_CFG2_DST_PER_RegisterSize 5



#define CH28_CFG2_RSVD_DMAC_CHx_CFG_16_11_BitAddressOffset 16
#define CH28_CFG2_RSVD_DMAC_CHx_CFG_16_11_RegisterSize 1



#define CH28_CFG2_RSVD_DMAC_CHx_CFG_17_BitAddressOffset 17
#define CH28_CFG2_RSVD_DMAC_CHx_CFG_17_RegisterSize 1



#define CH28_CFG2_RD_UID_BitAddressOffset 18
#define CH28_CFG2_RD_UID_RegisterSize 4



#define CH28_CFG2_RSVD_DMAC_CHx_CFG_22to24_BitAddressOffset 22
#define CH28_CFG2_RSVD_DMAC_CHx_CFG_22to24_RegisterSize 3



#define CH28_CFG2_WR_UID_BitAddressOffset 25
#define CH28_CFG2_WR_UID_RegisterSize 4



#define CH28_CFG2_RSVD_DMAC_CHx_CFG_29to31_BitAddressOffset 29
#define CH28_CFG2_RSVD_DMAC_CHx_CFG_29to31_RegisterSize 3



#define CH28_CFG2_TT_FC_BitAddressOffset 32
#define CH28_CFG2_TT_FC_RegisterSize 3



#define CH28_CFG2_HS_SEL_SRC_BitAddressOffset 35
#define CH28_CFG2_HS_SEL_SRC_RegisterSize 1



#define CH28_CFG2_HS_SEL_DST_BitAddressOffset 36
#define CH28_CFG2_HS_SEL_DST_RegisterSize 1



#define CH28_CFG2_SRC_HWHS_POL_BitAddressOffset 37
#define CH28_CFG2_SRC_HWHS_POL_RegisterSize 1



#define CH28_CFG2_DST_HWHS_POL_BitAddressOffset 38
#define CH28_CFG2_DST_HWHS_POL_RegisterSize 1



#define CH28_CFG2_RSVD_DMAC_CHx_CFG_39to46_BitAddressOffset 39
#define CH28_CFG2_RSVD_DMAC_CHx_CFG_39to46_RegisterSize 8



#define CH28_CFG2_CH_PRIOR_BitAddressOffset 47
#define CH28_CFG2_CH_PRIOR_RegisterSize 5



#define CH28_CFG2_LOCK_CH_BitAddressOffset 52
#define CH28_CFG2_LOCK_CH_RegisterSize 1



#define CH28_CFG2_LOCK_CH_L_BitAddressOffset 53
#define CH28_CFG2_LOCK_CH_L_RegisterSize 2



#define CH28_CFG2_SRC_OSR_LMT_BitAddressOffset 55
#define CH28_CFG2_SRC_OSR_LMT_RegisterSize 4



#define CH28_CFG2_DST_OSR_LMT_BitAddressOffset 59
#define CH28_CFG2_DST_OSR_LMT_RegisterSize 4



#define CH28_CFG2_RSVD_DMAC_CHx_CFG_63_BitAddressOffset 63
#define CH28_CFG2_RSVD_DMAC_CHx_CFG_63_RegisterSize 1





#define CH28_LLP (Channel28_Registers_Address_Block_BaseAddress + 0x28)
#define CH28_LLP_RegisterSize 64
#define CH28_LLP_RegisterResetValue 0x0
#define CH28_LLP_RegisterResetMask 0xffffffffffffffff





#define CH28_LLP_LMS_BitAddressOffset 0
#define CH28_LLP_LMS_RegisterSize 1



#define CH28_LLP_RSVD_DMAC_CHx_LLP_1to5_BitAddressOffset 1
#define CH28_LLP_RSVD_DMAC_CHx_LLP_1to5_RegisterSize 5



#define CH28_LLP_LOC_BitAddressOffset 6
#define CH28_LLP_LOC_RegisterSize 58





#define CH28_STATUSREG (Channel28_Registers_Address_Block_BaseAddress + 0x30)
#define CH28_STATUSREG_RegisterSize 64
#define CH28_STATUSREG_RegisterResetValue 0x0
#define CH28_STATUSREG_RegisterResetMask 0xffffffffffffffff





#define CH28_STATUSREG_CMPLTD_BLK_TFR_SIZE_BitAddressOffset 0
#define CH28_STATUSREG_CMPLTD_BLK_TFR_SIZE_RegisterSize 22



#define CH28_STATUSREG_RSVD_DMAC_CHx_STATUSREG_22to31_BitAddressOffset 22
#define CH28_STATUSREG_RSVD_DMAC_CHx_STATUSREG_22to31_RegisterSize 10



#define CH28_STATUSREG_DATA_LEFT_IN_FIFO_BitAddressOffset 32
#define CH28_STATUSREG_DATA_LEFT_IN_FIFO_RegisterSize 15



#define CH28_STATUSREG_RSVD_DMAC_CHx_STATUSREG_47to63_BitAddressOffset 47
#define CH28_STATUSREG_RSVD_DMAC_CHx_STATUSREG_47to63_RegisterSize 17





#define CH28_SWHSSRCREG (Channel28_Registers_Address_Block_BaseAddress + 0x38)
#define CH28_SWHSSRCREG_RegisterSize 64
#define CH28_SWHSSRCREG_RegisterResetValue 0x0
#define CH28_SWHSSRCREG_RegisterResetMask 0xffffffffffffffff





#define CH28_SWHSSRCREG_SWHS_REQ_SRC_BitAddressOffset 0
#define CH28_SWHSSRCREG_SWHS_REQ_SRC_RegisterSize 1



#define CH28_SWHSSRCREG_SWHS_REQ_SRC_WE_BitAddressOffset 1
#define CH28_SWHSSRCREG_SWHS_REQ_SRC_WE_RegisterSize 1



#define CH28_SWHSSRCREG_SWHS_SGLREQ_SRC_BitAddressOffset 2
#define CH28_SWHSSRCREG_SWHS_SGLREQ_SRC_RegisterSize 1



#define CH28_SWHSSRCREG_SWHS_SGLREQ_SRC_WE_BitAddressOffset 3
#define CH28_SWHSSRCREG_SWHS_SGLREQ_SRC_WE_RegisterSize 1



#define CH28_SWHSSRCREG_SWHS_LST_SRC_BitAddressOffset 4
#define CH28_SWHSSRCREG_SWHS_LST_SRC_RegisterSize 1



#define CH28_SWHSSRCREG_SWHS_LST_SRC_WE_BitAddressOffset 5
#define CH28_SWHSSRCREG_SWHS_LST_SRC_WE_RegisterSize 1



#define CH28_SWHSSRCREG_RSVD_DMAC_CHx_SWHSSRCREG_6to63_BitAddressOffset 6
#define CH28_SWHSSRCREG_RSVD_DMAC_CHx_SWHSSRCREG_6to63_RegisterSize 58





#define CH28_SWHSDSTREG (Channel28_Registers_Address_Block_BaseAddress + 0x40)
#define CH28_SWHSDSTREG_RegisterSize 64
#define CH28_SWHSDSTREG_RegisterResetValue 0x0
#define CH28_SWHSDSTREG_RegisterResetMask 0xffffffffffffffff





#define CH28_SWHSDSTREG_SWHS_REQ_DST_BitAddressOffset 0
#define CH28_SWHSDSTREG_SWHS_REQ_DST_RegisterSize 1



#define CH28_SWHSDSTREG_SWHS_REQ_DST_WE_BitAddressOffset 1
#define CH28_SWHSDSTREG_SWHS_REQ_DST_WE_RegisterSize 1



#define CH28_SWHSDSTREG_SWHS_SGLREQ_DST_BitAddressOffset 2
#define CH28_SWHSDSTREG_SWHS_SGLREQ_DST_RegisterSize 1



#define CH28_SWHSDSTREG_SWHS_SGLREQ_DST_WE_BitAddressOffset 3
#define CH28_SWHSDSTREG_SWHS_SGLREQ_DST_WE_RegisterSize 1



#define CH28_SWHSDSTREG_SWHS_LST_DST_BitAddressOffset 4
#define CH28_SWHSDSTREG_SWHS_LST_DST_RegisterSize 1



#define CH28_SWHSDSTREG_SWHS_LST_DST_WE_BitAddressOffset 5
#define CH28_SWHSDSTREG_SWHS_LST_DST_WE_RegisterSize 1



#define CH28_SWHSDSTREG_RSVD_DMAC_CHx_SWHSDSTREG_6to63_BitAddressOffset 6
#define CH28_SWHSDSTREG_RSVD_DMAC_CHx_SWHSDSTREG_6to63_RegisterSize 58





#define CH28_BLK_TFR_RESUMEREQREG (Channel28_Registers_Address_Block_BaseAddress + 0x48)
#define CH28_BLK_TFR_RESUMEREQREG_RegisterSize 64
#define CH28_BLK_TFR_RESUMEREQREG_RegisterResetValue 0x0
#define CH28_BLK_TFR_RESUMEREQREG_RegisterResetMask 0xffffffffffffffff





#define CH28_BLK_TFR_RESUMEREQREG_BLK_TFR_RESUMEREQ_BitAddressOffset 0
#define CH28_BLK_TFR_RESUMEREQREG_BLK_TFR_RESUMEREQ_RegisterSize 1



#define CH28_BLK_TFR_RESUMEREQREG_RSVD_DMAC_CHx_BLK_TFR_RESUMEREQREG_1to63_BitAddressOffset 1
#define CH28_BLK_TFR_RESUMEREQREG_RSVD_DMAC_CHx_BLK_TFR_RESUMEREQREG_1to63_RegisterSize 63





#define CH28_AXI_IDREG (Channel28_Registers_Address_Block_BaseAddress + 0x50)
#define CH28_AXI_IDREG_RegisterSize 64
#define CH28_AXI_IDREG_RegisterResetValue 0x0
#define CH28_AXI_IDREG_RegisterResetMask 0xffffffffffffffff





#define CH28_AXI_IDREG_AXI_READ_ID_SUFFIX_BitAddressOffset 0
#define CH28_AXI_IDREG_AXI_READ_ID_SUFFIX_RegisterSize 2



#define CH28_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_IDW_L2NCm1to31_BitAddressOffset 2
#define CH28_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_IDW_L2NCm1to31_RegisterSize 14



#define CH28_AXI_IDREG_AXI_WRITE_ID_SUFFIX_BitAddressOffset 16
#define CH28_AXI_IDREG_AXI_WRITE_ID_SUFFIX_RegisterSize 2



#define CH28_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_IDW_L2NCm32to63_BitAddressOffset 18
#define CH28_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_IDW_L2NCm32to63_RegisterSize 14



#define CH28_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_32to63_BitAddressOffset 32
#define CH28_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_32to63_RegisterSize 32





#define CH28_AXI_QOSREG (Channel28_Registers_Address_Block_BaseAddress + 0x58)
#define CH28_AXI_QOSREG_RegisterSize 64
#define CH28_AXI_QOSREG_RegisterResetValue 0x0
#define CH28_AXI_QOSREG_RegisterResetMask 0xffffffffffffffff





#define CH28_AXI_QOSREG_AXI_AWQOS_BitAddressOffset 0
#define CH28_AXI_QOSREG_AXI_AWQOS_RegisterSize 4



#define CH28_AXI_QOSREG_AXI_ARQOS_BitAddressOffset 4
#define CH28_AXI_QOSREG_AXI_ARQOS_RegisterSize 4



#define CH28_AXI_QOSREG_RSVD_DMAC_CHx_AXI_QOSREG_8to63_BitAddressOffset 8
#define CH28_AXI_QOSREG_RSVD_DMAC_CHx_AXI_QOSREG_8to63_RegisterSize 56





#define CH28_SSTAT (Channel28_Registers_Address_Block_BaseAddress + 0x60)
#define CH28_SSTAT_RegisterSize 64
#define CH28_SSTAT_RegisterResetValue 0x0
#define CH28_SSTAT_RegisterResetMask 0xffffffffffffffff





#define CH28_SSTAT_SSTAT_BitAddressOffset 0
#define CH28_SSTAT_SSTAT_RegisterSize 32



#define CH28_SSTAT_RSVD_DMAC_CHx_SSTAT_32to63_BitAddressOffset 32
#define CH28_SSTAT_RSVD_DMAC_CHx_SSTAT_32to63_RegisterSize 32





#define CH28_DSTAT (Channel28_Registers_Address_Block_BaseAddress + 0x68)
#define CH28_DSTAT_RegisterSize 64
#define CH28_DSTAT_RegisterResetValue 0x0
#define CH28_DSTAT_RegisterResetMask 0xffffffffffffffff





#define CH28_DSTAT_DSTAT_BitAddressOffset 0
#define CH28_DSTAT_DSTAT_RegisterSize 32



#define CH28_DSTAT_RSVD_DMAC_CHx_DSTAT_32to63_BitAddressOffset 32
#define CH28_DSTAT_RSVD_DMAC_CHx_DSTAT_32to63_RegisterSize 32





#define CH28_SSTATAR (Channel28_Registers_Address_Block_BaseAddress + 0x70)
#define CH28_SSTATAR_RegisterSize 64
#define CH28_SSTATAR_RegisterResetValue 0x0
#define CH28_SSTATAR_RegisterResetMask 0xffffffffffffffff





#define CH28_SSTATAR_SSTATAR_BitAddressOffset 0
#define CH28_SSTATAR_SSTATAR_RegisterSize 64





#define CH28_DSTATAR (Channel28_Registers_Address_Block_BaseAddress + 0x78)
#define CH28_DSTATAR_RegisterSize 64
#define CH28_DSTATAR_RegisterResetValue 0x0
#define CH28_DSTATAR_RegisterResetMask 0xffffffffffffffff





#define CH28_DSTATAR_DSTATAR_BitAddressOffset 0
#define CH28_DSTATAR_DSTATAR_RegisterSize 64





#define CH28_INTSTATUS_ENABLEREG (Channel28_Registers_Address_Block_BaseAddress + 0x80)
#define CH28_INTSTATUS_ENABLEREG_RegisterSize 64
#define CH28_INTSTATUS_ENABLEREG_RegisterResetValue 0xffffffffffffffff
#define CH28_INTSTATUS_ENABLEREG_RegisterResetMask 0xffffffffffffffff





#define CH28_INTSTATUS_ENABLEREG_Enable_BLOCK_TFR_DONE_IntStat_BitAddressOffset 0
#define CH28_INTSTATUS_ENABLEREG_Enable_BLOCK_TFR_DONE_IntStat_RegisterSize 1



#define CH28_INTSTATUS_ENABLEREG_Enable_DMA_TFR_DONE_IntStat_BitAddressOffset 1
#define CH28_INTSTATUS_ENABLEREG_Enable_DMA_TFR_DONE_IntStat_RegisterSize 1



#define CH28_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_2_BitAddressOffset 2
#define CH28_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_2_RegisterSize 1



#define CH28_INTSTATUS_ENABLEREG_Enable_SRC_TRANSCOMP_IntStat_BitAddressOffset 3
#define CH28_INTSTATUS_ENABLEREG_Enable_SRC_TRANSCOMP_IntStat_RegisterSize 1



#define CH28_INTSTATUS_ENABLEREG_Enable_DST_TRANSCOMP_IntStat_BitAddressOffset 4
#define CH28_INTSTATUS_ENABLEREG_Enable_DST_TRANSCOMP_IntStat_RegisterSize 1



#define CH28_INTSTATUS_ENABLEREG_Enable_SRC_DEC_ERR_IntStat_BitAddressOffset 5
#define CH28_INTSTATUS_ENABLEREG_Enable_SRC_DEC_ERR_IntStat_RegisterSize 1



#define CH28_INTSTATUS_ENABLEREG_Enable_DST_DEC_ERR_IntStat_BitAddressOffset 6
#define CH28_INTSTATUS_ENABLEREG_Enable_DST_DEC_ERR_IntStat_RegisterSize 1



#define CH28_INTSTATUS_ENABLEREG_Enable_SRC_SLV_ERR_IntStat_BitAddressOffset 7
#define CH28_INTSTATUS_ENABLEREG_Enable_SRC_SLV_ERR_IntStat_RegisterSize 1



#define CH28_INTSTATUS_ENABLEREG_Enable_DST_SLV_ERR_IntStat_BitAddressOffset 8
#define CH28_INTSTATUS_ENABLEREG_Enable_DST_SLV_ERR_IntStat_RegisterSize 1



#define CH28_INTSTATUS_ENABLEREG_Enable_LLI_RD_DEC_ERR_IntStat_BitAddressOffset 9
#define CH28_INTSTATUS_ENABLEREG_Enable_LLI_RD_DEC_ERR_IntStat_RegisterSize 1



#define CH28_INTSTATUS_ENABLEREG_Enable_LLI_WR_DEC_ERR_IntStat_BitAddressOffset 10
#define CH28_INTSTATUS_ENABLEREG_Enable_LLI_WR_DEC_ERR_IntStat_RegisterSize 1



#define CH28_INTSTATUS_ENABLEREG_Enable_LLI_RD_SLV_ERR_IntStat_BitAddressOffset 11
#define CH28_INTSTATUS_ENABLEREG_Enable_LLI_RD_SLV_ERR_IntStat_RegisterSize 1



#define CH28_INTSTATUS_ENABLEREG_Enable_LLI_WR_SLV_ERR_IntStat_BitAddressOffset 12
#define CH28_INTSTATUS_ENABLEREG_Enable_LLI_WR_SLV_ERR_IntStat_RegisterSize 1



#define CH28_INTSTATUS_ENABLEREG_Enable_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_BitAddressOffset 13
#define CH28_INTSTATUS_ENABLEREG_Enable_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_RegisterSize 1



#define CH28_INTSTATUS_ENABLEREG_Enable_SLVIF_MULTIBLKTYPE_ERR_IntStat_BitAddressOffset 14
#define CH28_INTSTATUS_ENABLEREG_Enable_SLVIF_MULTIBLKTYPE_ERR_IntStat_RegisterSize 1



#define CH28_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_15_BitAddressOffset 15
#define CH28_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_15_RegisterSize 1



#define CH28_INTSTATUS_ENABLEREG_Enable_SLVIF_DEC_ERR_IntStat_BitAddressOffset 16
#define CH28_INTSTATUS_ENABLEREG_Enable_SLVIF_DEC_ERR_IntStat_RegisterSize 1



#define CH28_INTSTATUS_ENABLEREG_Enable_SLVIF_WR2RO_ERR_IntStat_BitAddressOffset 17
#define CH28_INTSTATUS_ENABLEREG_Enable_SLVIF_WR2RO_ERR_IntStat_RegisterSize 1



#define CH28_INTSTATUS_ENABLEREG_Enable_SLVIF_RD2RWO_ERR_IntStat_BitAddressOffset 18
#define CH28_INTSTATUS_ENABLEREG_Enable_SLVIF_RD2RWO_ERR_IntStat_RegisterSize 1



#define CH28_INTSTATUS_ENABLEREG_Enable_SLVIF_WRONCHEN_ERR_IntStat_BitAddressOffset 19
#define CH28_INTSTATUS_ENABLEREG_Enable_SLVIF_WRONCHEN_ERR_IntStat_RegisterSize 1



#define CH28_INTSTATUS_ENABLEREG_Enable_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_BitAddressOffset 20
#define CH28_INTSTATUS_ENABLEREG_Enable_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_RegisterSize 1



#define CH28_INTSTATUS_ENABLEREG_Enable_SLVIF_WRONHOLD_ERR_IntStat_BitAddressOffset 21
#define CH28_INTSTATUS_ENABLEREG_Enable_SLVIF_WRONHOLD_ERR_IntStat_RegisterSize 1



#define CH28_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_22to23_BitAddressOffset 22
#define CH28_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_22to23_RegisterSize 2



#define CH28_INTSTATUS_ENABLEREG_Enable_SLVIF_ADDRPARITY_ERR_IntStat_BitAddressOffset 24
#define CH28_INTSTATUS_ENABLEREG_Enable_SLVIF_ADDRPARITY_ERR_IntStat_RegisterSize 1



#define CH28_INTSTATUS_ENABLEREG_Enable_SLVIF_WRPARITY_ERR_IntStat_BitAddressOffset 25
#define CH28_INTSTATUS_ENABLEREG_Enable_SLVIF_WRPARITY_ERR_IntStat_RegisterSize 1



#define CH28_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_26_BitAddressOffset 26
#define CH28_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_26_RegisterSize 1



#define CH28_INTSTATUS_ENABLEREG_Enable_CH_LOCK_CLEARED_IntStat_BitAddressOffset 27
#define CH28_INTSTATUS_ENABLEREG_Enable_CH_LOCK_CLEARED_IntStat_RegisterSize 1



#define CH28_INTSTATUS_ENABLEREG_Enable_CH_SRC_SUSPENDED_IntStat_BitAddressOffset 28
#define CH28_INTSTATUS_ENABLEREG_Enable_CH_SRC_SUSPENDED_IntStat_RegisterSize 1



#define CH28_INTSTATUS_ENABLEREG_Enable_CH_SUSPENDED_IntStat_BitAddressOffset 29
#define CH28_INTSTATUS_ENABLEREG_Enable_CH_SUSPENDED_IntStat_RegisterSize 1



#define CH28_INTSTATUS_ENABLEREG_Enable_CH_DISABLED_IntStat_BitAddressOffset 30
#define CH28_INTSTATUS_ENABLEREG_Enable_CH_DISABLED_IntStat_RegisterSize 1



#define CH28_INTSTATUS_ENABLEREG_Enable_CH_ABORTED_IntStat_BitAddressOffset 31
#define CH28_INTSTATUS_ENABLEREG_Enable_CH_ABORTED_IntStat_RegisterSize 1



#define CH28_INTSTATUS_ENABLEREG_Enable_ECC_PROT_CHMem_CorrERR_IntStat_BitAddressOffset 32
#define CH28_INTSTATUS_ENABLEREG_Enable_ECC_PROT_CHMem_CorrERR_IntStat_RegisterSize 1



#define CH28_INTSTATUS_ENABLEREG_Enable_ECC_PROT_CHMem_UnCorrERR_IntStat_BitAddressOffset 33
#define CH28_INTSTATUS_ENABLEREG_Enable_ECC_PROT_CHMem_UnCorrERR_IntStat_RegisterSize 1



#define CH28_INTSTATUS_ENABLEREG_Enable_ECC_PROT_UIDMem_CorrERR_IntStat_BitAddressOffset 34
#define CH28_INTSTATUS_ENABLEREG_Enable_ECC_PROT_UIDMem_CorrERR_IntStat_RegisterSize 1



#define CH28_INTSTATUS_ENABLEREG_Enable_ECC_PROT_UIDMem_UnCorrERR_IntStat_BitAddressOffset 35
#define CH28_INTSTATUS_ENABLEREG_Enable_ECC_PROT_UIDMem_UnCorrERR_IntStat_RegisterSize 1



#define CH28_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_32to63_BitAddressOffset 36
#define CH28_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_32to63_RegisterSize 28





#define CH28_INTSTATUS (Channel28_Registers_Address_Block_BaseAddress + 0x88)
#define CH28_INTSTATUS_RegisterSize 64
#define CH28_INTSTATUS_RegisterResetValue 0x0
#define CH28_INTSTATUS_RegisterResetMask 0xffffffffffffffff





#define CH28_INTSTATUS_BLOCK_TFR_DONE_IntStat_BitAddressOffset 0
#define CH28_INTSTATUS_BLOCK_TFR_DONE_IntStat_RegisterSize 1



#define CH28_INTSTATUS_DMA_TFR_DONE_IntStat_BitAddressOffset 1
#define CH28_INTSTATUS_DMA_TFR_DONE_IntStat_RegisterSize 1



#define CH28_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_2_BitAddressOffset 2
#define CH28_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_2_RegisterSize 1



#define CH28_INTSTATUS_SRC_TRANSCOMP_IntStat_BitAddressOffset 3
#define CH28_INTSTATUS_SRC_TRANSCOMP_IntStat_RegisterSize 1



#define CH28_INTSTATUS_DST_TRANSCOMP_IntStat_BitAddressOffset 4
#define CH28_INTSTATUS_DST_TRANSCOMP_IntStat_RegisterSize 1



#define CH28_INTSTATUS_SRC_DEC_ERR_IntStat_BitAddressOffset 5
#define CH28_INTSTATUS_SRC_DEC_ERR_IntStat_RegisterSize 1



#define CH28_INTSTATUS_DST_DEC_ERR_IntStat_BitAddressOffset 6
#define CH28_INTSTATUS_DST_DEC_ERR_IntStat_RegisterSize 1



#define CH28_INTSTATUS_SRC_SLV_ERR_IntStat_BitAddressOffset 7
#define CH28_INTSTATUS_SRC_SLV_ERR_IntStat_RegisterSize 1



#define CH28_INTSTATUS_DST_SLV_ERR_IntStat_BitAddressOffset 8
#define CH28_INTSTATUS_DST_SLV_ERR_IntStat_RegisterSize 1



#define CH28_INTSTATUS_LLI_RD_DEC_ERR_IntStat_BitAddressOffset 9
#define CH28_INTSTATUS_LLI_RD_DEC_ERR_IntStat_RegisterSize 1



#define CH28_INTSTATUS_LLI_WR_DEC_ERR_IntStat_BitAddressOffset 10
#define CH28_INTSTATUS_LLI_WR_DEC_ERR_IntStat_RegisterSize 1



#define CH28_INTSTATUS_LLI_RD_SLV_ERR_IntStat_BitAddressOffset 11
#define CH28_INTSTATUS_LLI_RD_SLV_ERR_IntStat_RegisterSize 1



#define CH28_INTSTATUS_LLI_WR_SLV_ERR_IntStat_BitAddressOffset 12
#define CH28_INTSTATUS_LLI_WR_SLV_ERR_IntStat_RegisterSize 1



#define CH28_INTSTATUS_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_BitAddressOffset 13
#define CH28_INTSTATUS_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_RegisterSize 1



#define CH28_INTSTATUS_SLVIF_MULTIBLKTYPE_ERR_IntStat_BitAddressOffset 14
#define CH28_INTSTATUS_SLVIF_MULTIBLKTYPE_ERR_IntStat_RegisterSize 1



#define CH28_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_15_BitAddressOffset 15
#define CH28_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_15_RegisterSize 1



#define CH28_INTSTATUS_SLVIF_DEC_ERR_IntStat_BitAddressOffset 16
#define CH28_INTSTATUS_SLVIF_DEC_ERR_IntStat_RegisterSize 1



#define CH28_INTSTATUS_SLVIF_WR2RO_ERR_IntStat_BitAddressOffset 17
#define CH28_INTSTATUS_SLVIF_WR2RO_ERR_IntStat_RegisterSize 1



#define CH28_INTSTATUS_SLVIF_RD2RWO_ERR_IntStat_BitAddressOffset 18
#define CH28_INTSTATUS_SLVIF_RD2RWO_ERR_IntStat_RegisterSize 1



#define CH28_INTSTATUS_SLVIF_WRONCHEN_ERR_IntStat_BitAddressOffset 19
#define CH28_INTSTATUS_SLVIF_WRONCHEN_ERR_IntStat_RegisterSize 1



#define CH28_INTSTATUS_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_BitAddressOffset 20
#define CH28_INTSTATUS_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_RegisterSize 1



#define CH28_INTSTATUS_SLVIF_WRONHOLD_ERR_IntStat_BitAddressOffset 21
#define CH28_INTSTATUS_SLVIF_WRONHOLD_ERR_IntStat_RegisterSize 1



#define CH28_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_22to23_BitAddressOffset 22
#define CH28_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_22to23_RegisterSize 2



#define CH28_INTSTATUS_SLVIF_ADDRPARITY_ERR_IntStat_BitAddressOffset 24
#define CH28_INTSTATUS_SLVIF_ADDRPARITY_ERR_IntStat_RegisterSize 1



#define CH28_INTSTATUS_SLVIF_WRPARITY_ERR_IntStat_BitAddressOffset 25
#define CH28_INTSTATUS_SLVIF_WRPARITY_ERR_IntStat_RegisterSize 1



#define CH28_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_26_BitAddressOffset 26
#define CH28_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_26_RegisterSize 1



#define CH28_INTSTATUS_CH_LOCK_CLEARED_IntStat_BitAddressOffset 27
#define CH28_INTSTATUS_CH_LOCK_CLEARED_IntStat_RegisterSize 1



#define CH28_INTSTATUS_CH_SRC_SUSPENDED_IntStat_BitAddressOffset 28
#define CH28_INTSTATUS_CH_SRC_SUSPENDED_IntStat_RegisterSize 1



#define CH28_INTSTATUS_CH_SUSPENDED_IntStat_BitAddressOffset 29
#define CH28_INTSTATUS_CH_SUSPENDED_IntStat_RegisterSize 1



#define CH28_INTSTATUS_CH_DISABLED_IntStat_BitAddressOffset 30
#define CH28_INTSTATUS_CH_DISABLED_IntStat_RegisterSize 1



#define CH28_INTSTATUS_CH_ABORTED_IntStat_BitAddressOffset 31
#define CH28_INTSTATUS_CH_ABORTED_IntStat_RegisterSize 1



#define CH28_INTSTATUS_ECC_PROT_CHMem_CorrERR_IntStat_BitAddressOffset 32
#define CH28_INTSTATUS_ECC_PROT_CHMem_CorrERR_IntStat_RegisterSize 1



#define CH28_INTSTATUS_ECC_PROT_CHMem_UnCorrERR_IntStat_BitAddressOffset 33
#define CH28_INTSTATUS_ECC_PROT_CHMem_UnCorrERR_IntStat_RegisterSize 1



#define CH28_INTSTATUS_ECC_PROT_UIDMem_CorrERR_IntStat_BitAddressOffset 34
#define CH28_INTSTATUS_ECC_PROT_UIDMem_CorrERR_IntStat_RegisterSize 1



#define CH28_INTSTATUS_ECC_PROT_UIDMem_UnCorrERR_IntStat_BitAddressOffset 35
#define CH28_INTSTATUS_ECC_PROT_UIDMem_UnCorrERR_IntStat_RegisterSize 1



#define CH28_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_36to63_BitAddressOffset 36
#define CH28_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_36to63_RegisterSize 28





#define CH28_INTSIGNAL_ENABLEREG (Channel28_Registers_Address_Block_BaseAddress + 0x90)
#define CH28_INTSIGNAL_ENABLEREG_RegisterSize 64
#define CH28_INTSIGNAL_ENABLEREG_RegisterResetValue 0xffffffffffffffff
#define CH28_INTSIGNAL_ENABLEREG_RegisterResetMask 0xffffffffffffffff





#define CH28_INTSIGNAL_ENABLEREG_Enable_BLOCK_TFR_DONE_IntSignal_BitAddressOffset 0
#define CH28_INTSIGNAL_ENABLEREG_Enable_BLOCK_TFR_DONE_IntSignal_RegisterSize 1



#define CH28_INTSIGNAL_ENABLEREG_Enable_DMA_TFR_DONE_IntSignal_BitAddressOffset 1
#define CH28_INTSIGNAL_ENABLEREG_Enable_DMA_TFR_DONE_IntSignal_RegisterSize 1



#define CH28_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_2_BitAddressOffset 2
#define CH28_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_2_RegisterSize 1



#define CH28_INTSIGNAL_ENABLEREG_Enable_SRC_TRANSCOMP_IntSignal_BitAddressOffset 3
#define CH28_INTSIGNAL_ENABLEREG_Enable_SRC_TRANSCOMP_IntSignal_RegisterSize 1



#define CH28_INTSIGNAL_ENABLEREG_Enable_DST_TRANSCOMP_IntSignal_BitAddressOffset 4
#define CH28_INTSIGNAL_ENABLEREG_Enable_DST_TRANSCOMP_IntSignal_RegisterSize 1



#define CH28_INTSIGNAL_ENABLEREG_Enable_SRC_DEC_ERR_IntSignal_BitAddressOffset 5
#define CH28_INTSIGNAL_ENABLEREG_Enable_SRC_DEC_ERR_IntSignal_RegisterSize 1



#define CH28_INTSIGNAL_ENABLEREG_Enable_DST_DEC_ERR_IntSignal_BitAddressOffset 6
#define CH28_INTSIGNAL_ENABLEREG_Enable_DST_DEC_ERR_IntSignal_RegisterSize 1



#define CH28_INTSIGNAL_ENABLEREG_Enable_SRC_SLV_ERR_IntSignal_BitAddressOffset 7
#define CH28_INTSIGNAL_ENABLEREG_Enable_SRC_SLV_ERR_IntSignal_RegisterSize 1



#define CH28_INTSIGNAL_ENABLEREG_Enable_DST_SLV_ERR_IntSignal_BitAddressOffset 8
#define CH28_INTSIGNAL_ENABLEREG_Enable_DST_SLV_ERR_IntSignal_RegisterSize 1



#define CH28_INTSIGNAL_ENABLEREG_Enable_LLI_RD_DEC_ERR_IntSignal_BitAddressOffset 9
#define CH28_INTSIGNAL_ENABLEREG_Enable_LLI_RD_DEC_ERR_IntSignal_RegisterSize 1



#define CH28_INTSIGNAL_ENABLEREG_Enable_LLI_WR_DEC_ERR_IntSignal_BitAddressOffset 10
#define CH28_INTSIGNAL_ENABLEREG_Enable_LLI_WR_DEC_ERR_IntSignal_RegisterSize 1



#define CH28_INTSIGNAL_ENABLEREG_Enable_LLI_RD_SLV_ERR_IntSignal_BitAddressOffset 11
#define CH28_INTSIGNAL_ENABLEREG_Enable_LLI_RD_SLV_ERR_IntSignal_RegisterSize 1



#define CH28_INTSIGNAL_ENABLEREG_Enable_LLI_WR_SLV_ERR_IntSignal_BitAddressOffset 12
#define CH28_INTSIGNAL_ENABLEREG_Enable_LLI_WR_SLV_ERR_IntSignal_RegisterSize 1



#define CH28_INTSIGNAL_ENABLEREG_Enable_SHADOWREG_OR_LLI_INVALID_ERR_IntSignal_BitAddressOffset 13
#define CH28_INTSIGNAL_ENABLEREG_Enable_SHADOWREG_OR_LLI_INVALID_ERR_IntSignal_RegisterSize 1



#define CH28_INTSIGNAL_ENABLEREG_Enable_SLVIF_MULTIBLKTYPE_ERR_IntSignal_BitAddressOffset 14
#define CH28_INTSIGNAL_ENABLEREG_Enable_SLVIF_MULTIBLKTYPE_ERR_IntSignal_RegisterSize 1



#define CH28_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_15_BitAddressOffset 15
#define CH28_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_15_RegisterSize 1



#define CH28_INTSIGNAL_ENABLEREG_Enable_SLVIF_DEC_ERR_IntSignal_BitAddressOffset 16
#define CH28_INTSIGNAL_ENABLEREG_Enable_SLVIF_DEC_ERR_IntSignal_RegisterSize 1



#define CH28_INTSIGNAL_ENABLEREG_Enable_SLVIF_WR2RO_ERR_IntSignal_BitAddressOffset 17
#define CH28_INTSIGNAL_ENABLEREG_Enable_SLVIF_WR2RO_ERR_IntSignal_RegisterSize 1



#define CH28_INTSIGNAL_ENABLEREG_Enable_SLVIF_RD2RWO_ERR_IntSignal_BitAddressOffset 18
#define CH28_INTSIGNAL_ENABLEREG_Enable_SLVIF_RD2RWO_ERR_IntSignal_RegisterSize 1



#define CH28_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRONCHEN_ERR_IntSignal_BitAddressOffset 19
#define CH28_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRONCHEN_ERR_IntSignal_RegisterSize 1



#define CH28_INTSIGNAL_ENABLEREG_Enable_SLVIF_SHADOWREG_WRON_VALID_ERR_IntSignal_BitAddressOffset 20
#define CH28_INTSIGNAL_ENABLEREG_Enable_SLVIF_SHADOWREG_WRON_VALID_ERR_IntSignal_RegisterSize 1



#define CH28_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRONHOLD_ERR_IntSignal_BitAddressOffset 21
#define CH28_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRONHOLD_ERR_IntSignal_RegisterSize 1



#define CH28_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_22to23_BitAddressOffset 22
#define CH28_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_22to23_RegisterSize 2



#define CH28_INTSIGNAL_ENABLEREG_Enable_SLVIF_ADDRPARITY_ERR_IntSignal_BitAddressOffset 24
#define CH28_INTSIGNAL_ENABLEREG_Enable_SLVIF_ADDRPARITY_ERR_IntSignal_RegisterSize 1



#define CH28_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRPARITY_ERR_IntSignal_BitAddressOffset 25
#define CH28_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRPARITY_ERR_IntSignal_RegisterSize 1



#define CH28_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_26_BitAddressOffset 26
#define CH28_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_26_RegisterSize 1



#define CH28_INTSIGNAL_ENABLEREG_Enable_CH_LOCK_CLEARED_IntSignal_BitAddressOffset 27
#define CH28_INTSIGNAL_ENABLEREG_Enable_CH_LOCK_CLEARED_IntSignal_RegisterSize 1



#define CH28_INTSIGNAL_ENABLEREG_Enable_CH_SRC_SUSPENDED_IntSignal_BitAddressOffset 28
#define CH28_INTSIGNAL_ENABLEREG_Enable_CH_SRC_SUSPENDED_IntSignal_RegisterSize 1



#define CH28_INTSIGNAL_ENABLEREG_Enable_CH_SUSPENDED_IntSignal_BitAddressOffset 29
#define CH28_INTSIGNAL_ENABLEREG_Enable_CH_SUSPENDED_IntSignal_RegisterSize 1



#define CH28_INTSIGNAL_ENABLEREG_Enable_CH_DISABLED_IntSignal_BitAddressOffset 30
#define CH28_INTSIGNAL_ENABLEREG_Enable_CH_DISABLED_IntSignal_RegisterSize 1



#define CH28_INTSIGNAL_ENABLEREG_Enable_CH_ABORTED_IntSignal_BitAddressOffset 31
#define CH28_INTSIGNAL_ENABLEREG_Enable_CH_ABORTED_IntSignal_RegisterSize 1



#define CH28_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_CHMem_CorrERR_IntSignal_BitAddressOffset 32
#define CH28_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_CHMem_CorrERR_IntSignal_RegisterSize 1



#define CH28_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_CHMem_UnCorrERR_IntSignal_BitAddressOffset 33
#define CH28_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_CHMem_UnCorrERR_IntSignal_RegisterSize 1



#define CH28_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_UIDMem_CorrERR_IntSignal_BitAddressOffset 34
#define CH28_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_UIDMem_CorrERR_IntSignal_RegisterSize 1



#define CH28_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_UIDMem_UnCorrERR_IntSignal_BitAddressOffset 35
#define CH28_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_UIDMem_UnCorrERR_IntSignal_RegisterSize 1



#define CH28_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_36to63_BitAddressOffset 36
#define CH28_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_36to63_RegisterSize 28





#define CH28_INTCLEARREG (Channel28_Registers_Address_Block_BaseAddress + 0x98)
#define CH28_INTCLEARREG_RegisterSize 64
#define CH28_INTCLEARREG_RegisterResetValue 0x0
#define CH28_INTCLEARREG_RegisterResetMask 0xffffffffffffffff





#define CH28_INTCLEARREG_Clear_BLOCK_TFR_DONE_IntStat_BitAddressOffset 0
#define CH28_INTCLEARREG_Clear_BLOCK_TFR_DONE_IntStat_RegisterSize 1



#define CH28_INTCLEARREG_Clear_DMA_TFR_DONE_IntStat_BitAddressOffset 1
#define CH28_INTCLEARREG_Clear_DMA_TFR_DONE_IntStat_RegisterSize 1



#define CH28_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_2_BitAddressOffset 2
#define CH28_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_2_RegisterSize 1



#define CH28_INTCLEARREG_Clear_SRC_TRANSCOMP_IntStat_BitAddressOffset 3
#define CH28_INTCLEARREG_Clear_SRC_TRANSCOMP_IntStat_RegisterSize 1



#define CH28_INTCLEARREG_Clear_DST_TRANSCOMP_IntStat_BitAddressOffset 4
#define CH28_INTCLEARREG_Clear_DST_TRANSCOMP_IntStat_RegisterSize 1



#define CH28_INTCLEARREG_Clear_SRC_DEC_ERR_IntStat_BitAddressOffset 5
#define CH28_INTCLEARREG_Clear_SRC_DEC_ERR_IntStat_RegisterSize 1



#define CH28_INTCLEARREG_Clear_DST_DEC_ERR_IntStat_BitAddressOffset 6
#define CH28_INTCLEARREG_Clear_DST_DEC_ERR_IntStat_RegisterSize 1



#define CH28_INTCLEARREG_Clear_SRC_SLV_ERR_IntStat_BitAddressOffset 7
#define CH28_INTCLEARREG_Clear_SRC_SLV_ERR_IntStat_RegisterSize 1



#define CH28_INTCLEARREG_Clear_DST_SLV_ERR_IntStat_BitAddressOffset 8
#define CH28_INTCLEARREG_Clear_DST_SLV_ERR_IntStat_RegisterSize 1



#define CH28_INTCLEARREG_Clear_LLI_RD_DEC_ERR_IntStat_BitAddressOffset 9
#define CH28_INTCLEARREG_Clear_LLI_RD_DEC_ERR_IntStat_RegisterSize 1



#define CH28_INTCLEARREG_Clear_LLI_WR_DEC_ERR_IntStat_BitAddressOffset 10
#define CH28_INTCLEARREG_Clear_LLI_WR_DEC_ERR_IntStat_RegisterSize 1



#define CH28_INTCLEARREG_Clear_LLI_RD_SLV_ERR_IntStat_BitAddressOffset 11
#define CH28_INTCLEARREG_Clear_LLI_RD_SLV_ERR_IntStat_RegisterSize 1



#define CH28_INTCLEARREG_Clear_LLI_WR_SLV_ERR_IntStat_BitAddressOffset 12
#define CH28_INTCLEARREG_Clear_LLI_WR_SLV_ERR_IntStat_RegisterSize 1



#define CH28_INTCLEARREG_Clear_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_BitAddressOffset 13
#define CH28_INTCLEARREG_Clear_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_RegisterSize 1



#define CH28_INTCLEARREG_Clear_SLVIF_MULTIBLKTYPE_ERR_IntStat_BitAddressOffset 14
#define CH28_INTCLEARREG_Clear_SLVIF_MULTIBLKTYPE_ERR_IntStat_RegisterSize 1



#define CH28_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_15_BitAddressOffset 15
#define CH28_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_15_RegisterSize 1



#define CH28_INTCLEARREG_Clear_SLVIF_DEC_ERR_IntStat_BitAddressOffset 16
#define CH28_INTCLEARREG_Clear_SLVIF_DEC_ERR_IntStat_RegisterSize 1



#define CH28_INTCLEARREG_Clear_SLVIF_WR2RO_ERR_IntStat_BitAddressOffset 17
#define CH28_INTCLEARREG_Clear_SLVIF_WR2RO_ERR_IntStat_RegisterSize 1



#define CH28_INTCLEARREG_Clear_SLVIF_RD2RWO_ERR_IntStat_BitAddressOffset 18
#define CH28_INTCLEARREG_Clear_SLVIF_RD2RWO_ERR_IntStat_RegisterSize 1



#define CH28_INTCLEARREG_Clear_SLVIF_WRONCHEN_ERR_IntStat_BitAddressOffset 19
#define CH28_INTCLEARREG_Clear_SLVIF_WRONCHEN_ERR_IntStat_RegisterSize 1



#define CH28_INTCLEARREG_Clear_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_BitAddressOffset 20
#define CH28_INTCLEARREG_Clear_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_RegisterSize 1



#define CH28_INTCLEARREG_Clear_SLVIF_WRONHOLD_ERR_IntStat_BitAddressOffset 21
#define CH28_INTCLEARREG_Clear_SLVIF_WRONHOLD_ERR_IntStat_RegisterSize 1



#define CH28_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_22to23_BitAddressOffset 22
#define CH28_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_22to23_RegisterSize 2



#define CH28_INTCLEARREG_Clear_SLVIF_ADDRPARITY_ERR_IntStat_BitAddressOffset 24
#define CH28_INTCLEARREG_Clear_SLVIF_ADDRPARITY_ERR_IntStat_RegisterSize 1



#define CH28_INTCLEARREG_Clear_SLVIF_WRPARITY_ERR_IntStat_BitAddressOffset 25
#define CH28_INTCLEARREG_Clear_SLVIF_WRPARITY_ERR_IntStat_RegisterSize 1



#define CH28_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_26_BitAddressOffset 26
#define CH28_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_26_RegisterSize 1



#define CH28_INTCLEARREG_Clear_CH_LOCK_CLEARED_IntStat_BitAddressOffset 27
#define CH28_INTCLEARREG_Clear_CH_LOCK_CLEARED_IntStat_RegisterSize 1



#define CH28_INTCLEARREG_Clear_CH_SRC_SUSPENDED_IntStat_BitAddressOffset 28
#define CH28_INTCLEARREG_Clear_CH_SRC_SUSPENDED_IntStat_RegisterSize 1



#define CH28_INTCLEARREG_Clear_CH_SUSPENDED_IntStat_BitAddressOffset 29
#define CH28_INTCLEARREG_Clear_CH_SUSPENDED_IntStat_RegisterSize 1



#define CH28_INTCLEARREG_Clear_CH_DISABLED_IntStat_BitAddressOffset 30
#define CH28_INTCLEARREG_Clear_CH_DISABLED_IntStat_RegisterSize 1



#define CH28_INTCLEARREG_Clear_CH_ABORTED_IntStat_BitAddressOffset 31
#define CH28_INTCLEARREG_Clear_CH_ABORTED_IntStat_RegisterSize 1



#define CH28_INTCLEARREG_Clear_ECC_PROT_CHMem_CorrERR_IntStat_BitAddressOffset 32
#define CH28_INTCLEARREG_Clear_ECC_PROT_CHMem_CorrERR_IntStat_RegisterSize 1



#define CH28_INTCLEARREG_Clear_ECC_PROT_CHMem_UnCorrERR_IntStat_BitAddressOffset 33
#define CH28_INTCLEARREG_Clear_ECC_PROT_CHMem_UnCorrERR_IntStat_RegisterSize 1



#define CH28_INTCLEARREG_Clear_ECC_PROT_UIDMem_CorrERR_IntStat_BitAddressOffset 34
#define CH28_INTCLEARREG_Clear_ECC_PROT_UIDMem_CorrERR_IntStat_RegisterSize 1



#define CH28_INTCLEARREG_Clear_ECC_PROT_UIDMem_UnCorrERR_IntStat_BitAddressOffset 35
#define CH28_INTCLEARREG_Clear_ECC_PROT_UIDMem_UnCorrERR_IntStat_RegisterSize 1



#define CH28_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_36to63_BitAddressOffset 36
#define CH28_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_36to63_RegisterSize 28





#define CH28_CFG_EXTD (Channel28_Registers_Address_Block_BaseAddress + 0xa0)
#define CH28_CFG_EXTD_RegisterSize 64
#define CH28_CFG_EXTD_RegisterResetValue 0x0
#define CH28_CFG_EXTD_RegisterResetMask 0xffffffffffffffff





#define CH28_CFG_EXTD_LLI_AXPROT_BitAddressOffset 0
#define CH28_CFG_EXTD_LLI_AXPROT_RegisterSize 3



#define CH28_CFG_EXTD_LLI_AXCACHE_BitAddressOffset 3
#define CH28_CFG_EXTD_LLI_AXCACHE_RegisterSize 4



#define CH28_CFG_EXTD_RSVD_DMAC_CHx_CFG_EXTD_7to63_BitAddressOffset 7
#define CH28_CFG_EXTD_RSVD_DMAC_CHx_CFG_EXTD_7to63_RegisterSize 57



#define Channel29_Registers_Address_Block_BaseAddress 0x1d00



#define CH29_SAR (Channel29_Registers_Address_Block_BaseAddress + 0x0)
#define CH29_SAR_RegisterSize 64
#define CH29_SAR_RegisterResetValue 0x0
#define CH29_SAR_RegisterResetMask 0xffffffffffffffff





#define CH29_SAR_SAR_BitAddressOffset 0
#define CH29_SAR_SAR_RegisterSize 64





#define CH29_DAR (Channel29_Registers_Address_Block_BaseAddress + 0x8)
#define CH29_DAR_RegisterSize 64
#define CH29_DAR_RegisterResetValue 0x0
#define CH29_DAR_RegisterResetMask 0xffffffffffffffff





#define CH29_DAR_DAR_BitAddressOffset 0
#define CH29_DAR_DAR_RegisterSize 64





#define CH29_BLOCK_TS (Channel29_Registers_Address_Block_BaseAddress + 0x10)
#define CH29_BLOCK_TS_RegisterSize 64
#define CH29_BLOCK_TS_RegisterResetValue 0x0
#define CH29_BLOCK_TS_RegisterResetMask 0xffffffffffffffff





#define CH29_BLOCK_TS_BLOCK_TS_BitAddressOffset 0
#define CH29_BLOCK_TS_BLOCK_TS_RegisterSize 22



#define CH29_BLOCK_TS_RSVD_DMAC_CHx_BLOCK_TSREG_63to22_BitAddressOffset 22
#define CH29_BLOCK_TS_RSVD_DMAC_CHx_BLOCK_TSREG_63to22_RegisterSize 42





#define CH29_CTL (Channel29_Registers_Address_Block_BaseAddress + 0x18)
#define CH29_CTL_RegisterSize 64
#define CH29_CTL_RegisterResetValue 0x1200
#define CH29_CTL_RegisterResetMask 0xffffffffffffffff





#define CH29_CTL_SMS_BitAddressOffset 0
#define CH29_CTL_SMS_RegisterSize 1



#define CH29_CTL_RSVD_DMAC_CHx_CTL_1_BitAddressOffset 1
#define CH29_CTL_RSVD_DMAC_CHx_CTL_1_RegisterSize 1



#define CH29_CTL_DMS_BitAddressOffset 2
#define CH29_CTL_DMS_RegisterSize 1



#define CH29_CTL_RSVD_DMAC_CHx_CTL_3_BitAddressOffset 3
#define CH29_CTL_RSVD_DMAC_CHx_CTL_3_RegisterSize 1



#define CH29_CTL_SINC_BitAddressOffset 4
#define CH29_CTL_SINC_RegisterSize 1



#define CH29_CTL_RSVD_DMAC_CHx_CTL_5_BitAddressOffset 5
#define CH29_CTL_RSVD_DMAC_CHx_CTL_5_RegisterSize 1



#define CH29_CTL_DINC_BitAddressOffset 6
#define CH29_CTL_DINC_RegisterSize 1



#define CH29_CTL_RSVD_DMAC_CHx_CTL_7_BitAddressOffset 7
#define CH29_CTL_RSVD_DMAC_CHx_CTL_7_RegisterSize 1



#define CH29_CTL_SRC_TR_WIDTH_BitAddressOffset 8
#define CH29_CTL_SRC_TR_WIDTH_RegisterSize 3



#define CH29_CTL_DST_TR_WIDTH_BitAddressOffset 11
#define CH29_CTL_DST_TR_WIDTH_RegisterSize 3



#define CH29_CTL_SRC_MSIZE_BitAddressOffset 14
#define CH29_CTL_SRC_MSIZE_RegisterSize 4



#define CH29_CTL_DST_MSIZE_BitAddressOffset 18
#define CH29_CTL_DST_MSIZE_RegisterSize 4



#define CH29_CTL_AR_CACHE_BitAddressOffset 22
#define CH29_CTL_AR_CACHE_RegisterSize 4



#define CH29_CTL_AW_CACHE_BitAddressOffset 26
#define CH29_CTL_AW_CACHE_RegisterSize 4



#define CH29_CTL_NonPosted_LastWrite_En_BitAddressOffset 30
#define CH29_CTL_NonPosted_LastWrite_En_RegisterSize 1



#define CH29_CTL_RSVD_DMAC_CHx_CTL_31_BitAddressOffset 31
#define CH29_CTL_RSVD_DMAC_CHx_CTL_31_RegisterSize 1



#define CH29_CTL_AR_PROT_BitAddressOffset 32
#define CH29_CTL_AR_PROT_RegisterSize 3



#define CH29_CTL_AW_PROT_BitAddressOffset 35
#define CH29_CTL_AW_PROT_RegisterSize 3



#define CH29_CTL_ARLEN_EN_BitAddressOffset 38
#define CH29_CTL_ARLEN_EN_RegisterSize 1



#define CH29_CTL_ARLEN_BitAddressOffset 39
#define CH29_CTL_ARLEN_RegisterSize 8



#define CH29_CTL_AWLEN_EN_BitAddressOffset 47
#define CH29_CTL_AWLEN_EN_RegisterSize 1



#define CH29_CTL_AWLEN_BitAddressOffset 48
#define CH29_CTL_AWLEN_RegisterSize 8



#define CH29_CTL_SRC_STAT_EN_BitAddressOffset 56
#define CH29_CTL_SRC_STAT_EN_RegisterSize 1



#define CH29_CTL_DST_STAT_EN_BitAddressOffset 57
#define CH29_CTL_DST_STAT_EN_RegisterSize 1



#define CH29_CTL_IOC_BlkTfr_BitAddressOffset 58
#define CH29_CTL_IOC_BlkTfr_RegisterSize 1



#define CH29_CTL_RSVD_DMAC_CHx_CTL_59to61_BitAddressOffset 59
#define CH29_CTL_RSVD_DMAC_CHx_CTL_59to61_RegisterSize 3



#define CH29_CTL_SHADOWREG_OR_LLI_LAST_BitAddressOffset 62
#define CH29_CTL_SHADOWREG_OR_LLI_LAST_RegisterSize 1



#define CH29_CTL_SHADOWREG_OR_LLI_VALID_BitAddressOffset 63
#define CH29_CTL_SHADOWREG_OR_LLI_VALID_RegisterSize 1





#define CH29_CFG2 (Channel29_Registers_Address_Block_BaseAddress + 0x20)
#define CH29_CFG2_RegisterSize 64
#define CH29_CFG2_RegisterResetValue 0x801b00000000
#define CH29_CFG2_RegisterResetMask 0xffffffffffffffff





#define CH29_CFG2_SRC_MULTBLK_TYPE_BitAddressOffset 0
#define CH29_CFG2_SRC_MULTBLK_TYPE_RegisterSize 2



#define CH29_CFG2_DST_MULTBLK_TYPE_BitAddressOffset 2
#define CH29_CFG2_DST_MULTBLK_TYPE_RegisterSize 2



#define CH29_CFG2_SRC_PER_BitAddressOffset 4
#define CH29_CFG2_SRC_PER_RegisterSize 5



#define CH29_CFG2_RSVD_DMAC_CHx_CFG_9_4_BitAddressOffset 9
#define CH29_CFG2_RSVD_DMAC_CHx_CFG_9_4_RegisterSize 1



#define CH29_CFG2_RSVD_DMAC_CHx_CFG_10_BitAddressOffset 10
#define CH29_CFG2_RSVD_DMAC_CHx_CFG_10_RegisterSize 1



#define CH29_CFG2_DST_PER_BitAddressOffset 11
#define CH29_CFG2_DST_PER_RegisterSize 5



#define CH29_CFG2_RSVD_DMAC_CHx_CFG_16_11_BitAddressOffset 16
#define CH29_CFG2_RSVD_DMAC_CHx_CFG_16_11_RegisterSize 1



#define CH29_CFG2_RSVD_DMAC_CHx_CFG_17_BitAddressOffset 17
#define CH29_CFG2_RSVD_DMAC_CHx_CFG_17_RegisterSize 1



#define CH29_CFG2_RD_UID_BitAddressOffset 18
#define CH29_CFG2_RD_UID_RegisterSize 4



#define CH29_CFG2_RSVD_DMAC_CHx_CFG_22to24_BitAddressOffset 22
#define CH29_CFG2_RSVD_DMAC_CHx_CFG_22to24_RegisterSize 3



#define CH29_CFG2_WR_UID_BitAddressOffset 25
#define CH29_CFG2_WR_UID_RegisterSize 4



#define CH29_CFG2_RSVD_DMAC_CHx_CFG_29to31_BitAddressOffset 29
#define CH29_CFG2_RSVD_DMAC_CHx_CFG_29to31_RegisterSize 3



#define CH29_CFG2_TT_FC_BitAddressOffset 32
#define CH29_CFG2_TT_FC_RegisterSize 3



#define CH29_CFG2_HS_SEL_SRC_BitAddressOffset 35
#define CH29_CFG2_HS_SEL_SRC_RegisterSize 1



#define CH29_CFG2_HS_SEL_DST_BitAddressOffset 36
#define CH29_CFG2_HS_SEL_DST_RegisterSize 1



#define CH29_CFG2_SRC_HWHS_POL_BitAddressOffset 37
#define CH29_CFG2_SRC_HWHS_POL_RegisterSize 1



#define CH29_CFG2_DST_HWHS_POL_BitAddressOffset 38
#define CH29_CFG2_DST_HWHS_POL_RegisterSize 1



#define CH29_CFG2_RSVD_DMAC_CHx_CFG_39to46_BitAddressOffset 39
#define CH29_CFG2_RSVD_DMAC_CHx_CFG_39to46_RegisterSize 8



#define CH29_CFG2_CH_PRIOR_BitAddressOffset 47
#define CH29_CFG2_CH_PRIOR_RegisterSize 5



#define CH29_CFG2_LOCK_CH_BitAddressOffset 52
#define CH29_CFG2_LOCK_CH_RegisterSize 1



#define CH29_CFG2_LOCK_CH_L_BitAddressOffset 53
#define CH29_CFG2_LOCK_CH_L_RegisterSize 2



#define CH29_CFG2_SRC_OSR_LMT_BitAddressOffset 55
#define CH29_CFG2_SRC_OSR_LMT_RegisterSize 4



#define CH29_CFG2_DST_OSR_LMT_BitAddressOffset 59
#define CH29_CFG2_DST_OSR_LMT_RegisterSize 4



#define CH29_CFG2_RSVD_DMAC_CHx_CFG_63_BitAddressOffset 63
#define CH29_CFG2_RSVD_DMAC_CHx_CFG_63_RegisterSize 1





#define CH29_LLP (Channel29_Registers_Address_Block_BaseAddress + 0x28)
#define CH29_LLP_RegisterSize 64
#define CH29_LLP_RegisterResetValue 0x0
#define CH29_LLP_RegisterResetMask 0xffffffffffffffff





#define CH29_LLP_LMS_BitAddressOffset 0
#define CH29_LLP_LMS_RegisterSize 1



#define CH29_LLP_RSVD_DMAC_CHx_LLP_1to5_BitAddressOffset 1
#define CH29_LLP_RSVD_DMAC_CHx_LLP_1to5_RegisterSize 5



#define CH29_LLP_LOC_BitAddressOffset 6
#define CH29_LLP_LOC_RegisterSize 58





#define CH29_STATUSREG (Channel29_Registers_Address_Block_BaseAddress + 0x30)
#define CH29_STATUSREG_RegisterSize 64
#define CH29_STATUSREG_RegisterResetValue 0x0
#define CH29_STATUSREG_RegisterResetMask 0xffffffffffffffff





#define CH29_STATUSREG_CMPLTD_BLK_TFR_SIZE_BitAddressOffset 0
#define CH29_STATUSREG_CMPLTD_BLK_TFR_SIZE_RegisterSize 22



#define CH29_STATUSREG_RSVD_DMAC_CHx_STATUSREG_22to31_BitAddressOffset 22
#define CH29_STATUSREG_RSVD_DMAC_CHx_STATUSREG_22to31_RegisterSize 10



#define CH29_STATUSREG_DATA_LEFT_IN_FIFO_BitAddressOffset 32
#define CH29_STATUSREG_DATA_LEFT_IN_FIFO_RegisterSize 15



#define CH29_STATUSREG_RSVD_DMAC_CHx_STATUSREG_47to63_BitAddressOffset 47
#define CH29_STATUSREG_RSVD_DMAC_CHx_STATUSREG_47to63_RegisterSize 17





#define CH29_SWHSSRCREG (Channel29_Registers_Address_Block_BaseAddress + 0x38)
#define CH29_SWHSSRCREG_RegisterSize 64
#define CH29_SWHSSRCREG_RegisterResetValue 0x0
#define CH29_SWHSSRCREG_RegisterResetMask 0xffffffffffffffff





#define CH29_SWHSSRCREG_SWHS_REQ_SRC_BitAddressOffset 0
#define CH29_SWHSSRCREG_SWHS_REQ_SRC_RegisterSize 1



#define CH29_SWHSSRCREG_SWHS_REQ_SRC_WE_BitAddressOffset 1
#define CH29_SWHSSRCREG_SWHS_REQ_SRC_WE_RegisterSize 1



#define CH29_SWHSSRCREG_SWHS_SGLREQ_SRC_BitAddressOffset 2
#define CH29_SWHSSRCREG_SWHS_SGLREQ_SRC_RegisterSize 1



#define CH29_SWHSSRCREG_SWHS_SGLREQ_SRC_WE_BitAddressOffset 3
#define CH29_SWHSSRCREG_SWHS_SGLREQ_SRC_WE_RegisterSize 1



#define CH29_SWHSSRCREG_SWHS_LST_SRC_BitAddressOffset 4
#define CH29_SWHSSRCREG_SWHS_LST_SRC_RegisterSize 1



#define CH29_SWHSSRCREG_SWHS_LST_SRC_WE_BitAddressOffset 5
#define CH29_SWHSSRCREG_SWHS_LST_SRC_WE_RegisterSize 1



#define CH29_SWHSSRCREG_RSVD_DMAC_CHx_SWHSSRCREG_6to63_BitAddressOffset 6
#define CH29_SWHSSRCREG_RSVD_DMAC_CHx_SWHSSRCREG_6to63_RegisterSize 58





#define CH29_SWHSDSTREG (Channel29_Registers_Address_Block_BaseAddress + 0x40)
#define CH29_SWHSDSTREG_RegisterSize 64
#define CH29_SWHSDSTREG_RegisterResetValue 0x0
#define CH29_SWHSDSTREG_RegisterResetMask 0xffffffffffffffff





#define CH29_SWHSDSTREG_SWHS_REQ_DST_BitAddressOffset 0
#define CH29_SWHSDSTREG_SWHS_REQ_DST_RegisterSize 1



#define CH29_SWHSDSTREG_SWHS_REQ_DST_WE_BitAddressOffset 1
#define CH29_SWHSDSTREG_SWHS_REQ_DST_WE_RegisterSize 1



#define CH29_SWHSDSTREG_SWHS_SGLREQ_DST_BitAddressOffset 2
#define CH29_SWHSDSTREG_SWHS_SGLREQ_DST_RegisterSize 1



#define CH29_SWHSDSTREG_SWHS_SGLREQ_DST_WE_BitAddressOffset 3
#define CH29_SWHSDSTREG_SWHS_SGLREQ_DST_WE_RegisterSize 1



#define CH29_SWHSDSTREG_SWHS_LST_DST_BitAddressOffset 4
#define CH29_SWHSDSTREG_SWHS_LST_DST_RegisterSize 1



#define CH29_SWHSDSTREG_SWHS_LST_DST_WE_BitAddressOffset 5
#define CH29_SWHSDSTREG_SWHS_LST_DST_WE_RegisterSize 1



#define CH29_SWHSDSTREG_RSVD_DMAC_CHx_SWHSDSTREG_6to63_BitAddressOffset 6
#define CH29_SWHSDSTREG_RSVD_DMAC_CHx_SWHSDSTREG_6to63_RegisterSize 58





#define CH29_BLK_TFR_RESUMEREQREG (Channel29_Registers_Address_Block_BaseAddress + 0x48)
#define CH29_BLK_TFR_RESUMEREQREG_RegisterSize 64
#define CH29_BLK_TFR_RESUMEREQREG_RegisterResetValue 0x0
#define CH29_BLK_TFR_RESUMEREQREG_RegisterResetMask 0xffffffffffffffff





#define CH29_BLK_TFR_RESUMEREQREG_BLK_TFR_RESUMEREQ_BitAddressOffset 0
#define CH29_BLK_TFR_RESUMEREQREG_BLK_TFR_RESUMEREQ_RegisterSize 1



#define CH29_BLK_TFR_RESUMEREQREG_RSVD_DMAC_CHx_BLK_TFR_RESUMEREQREG_1to63_BitAddressOffset 1
#define CH29_BLK_TFR_RESUMEREQREG_RSVD_DMAC_CHx_BLK_TFR_RESUMEREQREG_1to63_RegisterSize 63





#define CH29_AXI_IDREG (Channel29_Registers_Address_Block_BaseAddress + 0x50)
#define CH29_AXI_IDREG_RegisterSize 64
#define CH29_AXI_IDREG_RegisterResetValue 0x0
#define CH29_AXI_IDREG_RegisterResetMask 0xffffffffffffffff





#define CH29_AXI_IDREG_AXI_READ_ID_SUFFIX_BitAddressOffset 0
#define CH29_AXI_IDREG_AXI_READ_ID_SUFFIX_RegisterSize 2



#define CH29_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_IDW_L2NCm1to31_BitAddressOffset 2
#define CH29_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_IDW_L2NCm1to31_RegisterSize 14



#define CH29_AXI_IDREG_AXI_WRITE_ID_SUFFIX_BitAddressOffset 16
#define CH29_AXI_IDREG_AXI_WRITE_ID_SUFFIX_RegisterSize 2



#define CH29_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_IDW_L2NCm32to63_BitAddressOffset 18
#define CH29_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_IDW_L2NCm32to63_RegisterSize 14



#define CH29_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_32to63_BitAddressOffset 32
#define CH29_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_32to63_RegisterSize 32





#define CH29_AXI_QOSREG (Channel29_Registers_Address_Block_BaseAddress + 0x58)
#define CH29_AXI_QOSREG_RegisterSize 64
#define CH29_AXI_QOSREG_RegisterResetValue 0x0
#define CH29_AXI_QOSREG_RegisterResetMask 0xffffffffffffffff





#define CH29_AXI_QOSREG_AXI_AWQOS_BitAddressOffset 0
#define CH29_AXI_QOSREG_AXI_AWQOS_RegisterSize 4



#define CH29_AXI_QOSREG_AXI_ARQOS_BitAddressOffset 4
#define CH29_AXI_QOSREG_AXI_ARQOS_RegisterSize 4



#define CH29_AXI_QOSREG_RSVD_DMAC_CHx_AXI_QOSREG_8to63_BitAddressOffset 8
#define CH29_AXI_QOSREG_RSVD_DMAC_CHx_AXI_QOSREG_8to63_RegisterSize 56





#define CH29_SSTAT (Channel29_Registers_Address_Block_BaseAddress + 0x60)
#define CH29_SSTAT_RegisterSize 64
#define CH29_SSTAT_RegisterResetValue 0x0
#define CH29_SSTAT_RegisterResetMask 0xffffffffffffffff





#define CH29_SSTAT_SSTAT_BitAddressOffset 0
#define CH29_SSTAT_SSTAT_RegisterSize 32



#define CH29_SSTAT_RSVD_DMAC_CHx_SSTAT_32to63_BitAddressOffset 32
#define CH29_SSTAT_RSVD_DMAC_CHx_SSTAT_32to63_RegisterSize 32





#define CH29_DSTAT (Channel29_Registers_Address_Block_BaseAddress + 0x68)
#define CH29_DSTAT_RegisterSize 64
#define CH29_DSTAT_RegisterResetValue 0x0
#define CH29_DSTAT_RegisterResetMask 0xffffffffffffffff





#define CH29_DSTAT_DSTAT_BitAddressOffset 0
#define CH29_DSTAT_DSTAT_RegisterSize 32



#define CH29_DSTAT_RSVD_DMAC_CHx_DSTAT_32to63_BitAddressOffset 32
#define CH29_DSTAT_RSVD_DMAC_CHx_DSTAT_32to63_RegisterSize 32





#define CH29_SSTATAR (Channel29_Registers_Address_Block_BaseAddress + 0x70)
#define CH29_SSTATAR_RegisterSize 64
#define CH29_SSTATAR_RegisterResetValue 0x0
#define CH29_SSTATAR_RegisterResetMask 0xffffffffffffffff





#define CH29_SSTATAR_SSTATAR_BitAddressOffset 0
#define CH29_SSTATAR_SSTATAR_RegisterSize 64





#define CH29_DSTATAR (Channel29_Registers_Address_Block_BaseAddress + 0x78)
#define CH29_DSTATAR_RegisterSize 64
#define CH29_DSTATAR_RegisterResetValue 0x0
#define CH29_DSTATAR_RegisterResetMask 0xffffffffffffffff





#define CH29_DSTATAR_DSTATAR_BitAddressOffset 0
#define CH29_DSTATAR_DSTATAR_RegisterSize 64





#define CH29_INTSTATUS_ENABLEREG (Channel29_Registers_Address_Block_BaseAddress + 0x80)
#define CH29_INTSTATUS_ENABLEREG_RegisterSize 64
#define CH29_INTSTATUS_ENABLEREG_RegisterResetValue 0xffffffffffffffff
#define CH29_INTSTATUS_ENABLEREG_RegisterResetMask 0xffffffffffffffff





#define CH29_INTSTATUS_ENABLEREG_Enable_BLOCK_TFR_DONE_IntStat_BitAddressOffset 0
#define CH29_INTSTATUS_ENABLEREG_Enable_BLOCK_TFR_DONE_IntStat_RegisterSize 1



#define CH29_INTSTATUS_ENABLEREG_Enable_DMA_TFR_DONE_IntStat_BitAddressOffset 1
#define CH29_INTSTATUS_ENABLEREG_Enable_DMA_TFR_DONE_IntStat_RegisterSize 1



#define CH29_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_2_BitAddressOffset 2
#define CH29_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_2_RegisterSize 1



#define CH29_INTSTATUS_ENABLEREG_Enable_SRC_TRANSCOMP_IntStat_BitAddressOffset 3
#define CH29_INTSTATUS_ENABLEREG_Enable_SRC_TRANSCOMP_IntStat_RegisterSize 1



#define CH29_INTSTATUS_ENABLEREG_Enable_DST_TRANSCOMP_IntStat_BitAddressOffset 4
#define CH29_INTSTATUS_ENABLEREG_Enable_DST_TRANSCOMP_IntStat_RegisterSize 1



#define CH29_INTSTATUS_ENABLEREG_Enable_SRC_DEC_ERR_IntStat_BitAddressOffset 5
#define CH29_INTSTATUS_ENABLEREG_Enable_SRC_DEC_ERR_IntStat_RegisterSize 1



#define CH29_INTSTATUS_ENABLEREG_Enable_DST_DEC_ERR_IntStat_BitAddressOffset 6
#define CH29_INTSTATUS_ENABLEREG_Enable_DST_DEC_ERR_IntStat_RegisterSize 1



#define CH29_INTSTATUS_ENABLEREG_Enable_SRC_SLV_ERR_IntStat_BitAddressOffset 7
#define CH29_INTSTATUS_ENABLEREG_Enable_SRC_SLV_ERR_IntStat_RegisterSize 1



#define CH29_INTSTATUS_ENABLEREG_Enable_DST_SLV_ERR_IntStat_BitAddressOffset 8
#define CH29_INTSTATUS_ENABLEREG_Enable_DST_SLV_ERR_IntStat_RegisterSize 1



#define CH29_INTSTATUS_ENABLEREG_Enable_LLI_RD_DEC_ERR_IntStat_BitAddressOffset 9
#define CH29_INTSTATUS_ENABLEREG_Enable_LLI_RD_DEC_ERR_IntStat_RegisterSize 1



#define CH29_INTSTATUS_ENABLEREG_Enable_LLI_WR_DEC_ERR_IntStat_BitAddressOffset 10
#define CH29_INTSTATUS_ENABLEREG_Enable_LLI_WR_DEC_ERR_IntStat_RegisterSize 1



#define CH29_INTSTATUS_ENABLEREG_Enable_LLI_RD_SLV_ERR_IntStat_BitAddressOffset 11
#define CH29_INTSTATUS_ENABLEREG_Enable_LLI_RD_SLV_ERR_IntStat_RegisterSize 1



#define CH29_INTSTATUS_ENABLEREG_Enable_LLI_WR_SLV_ERR_IntStat_BitAddressOffset 12
#define CH29_INTSTATUS_ENABLEREG_Enable_LLI_WR_SLV_ERR_IntStat_RegisterSize 1



#define CH29_INTSTATUS_ENABLEREG_Enable_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_BitAddressOffset 13
#define CH29_INTSTATUS_ENABLEREG_Enable_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_RegisterSize 1



#define CH29_INTSTATUS_ENABLEREG_Enable_SLVIF_MULTIBLKTYPE_ERR_IntStat_BitAddressOffset 14
#define CH29_INTSTATUS_ENABLEREG_Enable_SLVIF_MULTIBLKTYPE_ERR_IntStat_RegisterSize 1



#define CH29_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_15_BitAddressOffset 15
#define CH29_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_15_RegisterSize 1



#define CH29_INTSTATUS_ENABLEREG_Enable_SLVIF_DEC_ERR_IntStat_BitAddressOffset 16
#define CH29_INTSTATUS_ENABLEREG_Enable_SLVIF_DEC_ERR_IntStat_RegisterSize 1



#define CH29_INTSTATUS_ENABLEREG_Enable_SLVIF_WR2RO_ERR_IntStat_BitAddressOffset 17
#define CH29_INTSTATUS_ENABLEREG_Enable_SLVIF_WR2RO_ERR_IntStat_RegisterSize 1



#define CH29_INTSTATUS_ENABLEREG_Enable_SLVIF_RD2RWO_ERR_IntStat_BitAddressOffset 18
#define CH29_INTSTATUS_ENABLEREG_Enable_SLVIF_RD2RWO_ERR_IntStat_RegisterSize 1



#define CH29_INTSTATUS_ENABLEREG_Enable_SLVIF_WRONCHEN_ERR_IntStat_BitAddressOffset 19
#define CH29_INTSTATUS_ENABLEREG_Enable_SLVIF_WRONCHEN_ERR_IntStat_RegisterSize 1



#define CH29_INTSTATUS_ENABLEREG_Enable_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_BitAddressOffset 20
#define CH29_INTSTATUS_ENABLEREG_Enable_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_RegisterSize 1



#define CH29_INTSTATUS_ENABLEREG_Enable_SLVIF_WRONHOLD_ERR_IntStat_BitAddressOffset 21
#define CH29_INTSTATUS_ENABLEREG_Enable_SLVIF_WRONHOLD_ERR_IntStat_RegisterSize 1



#define CH29_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_22to23_BitAddressOffset 22
#define CH29_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_22to23_RegisterSize 2



#define CH29_INTSTATUS_ENABLEREG_Enable_SLVIF_ADDRPARITY_ERR_IntStat_BitAddressOffset 24
#define CH29_INTSTATUS_ENABLEREG_Enable_SLVIF_ADDRPARITY_ERR_IntStat_RegisterSize 1



#define CH29_INTSTATUS_ENABLEREG_Enable_SLVIF_WRPARITY_ERR_IntStat_BitAddressOffset 25
#define CH29_INTSTATUS_ENABLEREG_Enable_SLVIF_WRPARITY_ERR_IntStat_RegisterSize 1



#define CH29_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_26_BitAddressOffset 26
#define CH29_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_26_RegisterSize 1



#define CH29_INTSTATUS_ENABLEREG_Enable_CH_LOCK_CLEARED_IntStat_BitAddressOffset 27
#define CH29_INTSTATUS_ENABLEREG_Enable_CH_LOCK_CLEARED_IntStat_RegisterSize 1



#define CH29_INTSTATUS_ENABLEREG_Enable_CH_SRC_SUSPENDED_IntStat_BitAddressOffset 28
#define CH29_INTSTATUS_ENABLEREG_Enable_CH_SRC_SUSPENDED_IntStat_RegisterSize 1



#define CH29_INTSTATUS_ENABLEREG_Enable_CH_SUSPENDED_IntStat_BitAddressOffset 29
#define CH29_INTSTATUS_ENABLEREG_Enable_CH_SUSPENDED_IntStat_RegisterSize 1



#define CH29_INTSTATUS_ENABLEREG_Enable_CH_DISABLED_IntStat_BitAddressOffset 30
#define CH29_INTSTATUS_ENABLEREG_Enable_CH_DISABLED_IntStat_RegisterSize 1



#define CH29_INTSTATUS_ENABLEREG_Enable_CH_ABORTED_IntStat_BitAddressOffset 31
#define CH29_INTSTATUS_ENABLEREG_Enable_CH_ABORTED_IntStat_RegisterSize 1



#define CH29_INTSTATUS_ENABLEREG_Enable_ECC_PROT_CHMem_CorrERR_IntStat_BitAddressOffset 32
#define CH29_INTSTATUS_ENABLEREG_Enable_ECC_PROT_CHMem_CorrERR_IntStat_RegisterSize 1



#define CH29_INTSTATUS_ENABLEREG_Enable_ECC_PROT_CHMem_UnCorrERR_IntStat_BitAddressOffset 33
#define CH29_INTSTATUS_ENABLEREG_Enable_ECC_PROT_CHMem_UnCorrERR_IntStat_RegisterSize 1



#define CH29_INTSTATUS_ENABLEREG_Enable_ECC_PROT_UIDMem_CorrERR_IntStat_BitAddressOffset 34
#define CH29_INTSTATUS_ENABLEREG_Enable_ECC_PROT_UIDMem_CorrERR_IntStat_RegisterSize 1



#define CH29_INTSTATUS_ENABLEREG_Enable_ECC_PROT_UIDMem_UnCorrERR_IntStat_BitAddressOffset 35
#define CH29_INTSTATUS_ENABLEREG_Enable_ECC_PROT_UIDMem_UnCorrERR_IntStat_RegisterSize 1



#define CH29_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_32to63_BitAddressOffset 36
#define CH29_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_32to63_RegisterSize 28





#define CH29_INTSTATUS (Channel29_Registers_Address_Block_BaseAddress + 0x88)
#define CH29_INTSTATUS_RegisterSize 64
#define CH29_INTSTATUS_RegisterResetValue 0x0
#define CH29_INTSTATUS_RegisterResetMask 0xffffffffffffffff





#define CH29_INTSTATUS_BLOCK_TFR_DONE_IntStat_BitAddressOffset 0
#define CH29_INTSTATUS_BLOCK_TFR_DONE_IntStat_RegisterSize 1



#define CH29_INTSTATUS_DMA_TFR_DONE_IntStat_BitAddressOffset 1
#define CH29_INTSTATUS_DMA_TFR_DONE_IntStat_RegisterSize 1



#define CH29_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_2_BitAddressOffset 2
#define CH29_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_2_RegisterSize 1



#define CH29_INTSTATUS_SRC_TRANSCOMP_IntStat_BitAddressOffset 3
#define CH29_INTSTATUS_SRC_TRANSCOMP_IntStat_RegisterSize 1



#define CH29_INTSTATUS_DST_TRANSCOMP_IntStat_BitAddressOffset 4
#define CH29_INTSTATUS_DST_TRANSCOMP_IntStat_RegisterSize 1



#define CH29_INTSTATUS_SRC_DEC_ERR_IntStat_BitAddressOffset 5
#define CH29_INTSTATUS_SRC_DEC_ERR_IntStat_RegisterSize 1



#define CH29_INTSTATUS_DST_DEC_ERR_IntStat_BitAddressOffset 6
#define CH29_INTSTATUS_DST_DEC_ERR_IntStat_RegisterSize 1



#define CH29_INTSTATUS_SRC_SLV_ERR_IntStat_BitAddressOffset 7
#define CH29_INTSTATUS_SRC_SLV_ERR_IntStat_RegisterSize 1



#define CH29_INTSTATUS_DST_SLV_ERR_IntStat_BitAddressOffset 8
#define CH29_INTSTATUS_DST_SLV_ERR_IntStat_RegisterSize 1



#define CH29_INTSTATUS_LLI_RD_DEC_ERR_IntStat_BitAddressOffset 9
#define CH29_INTSTATUS_LLI_RD_DEC_ERR_IntStat_RegisterSize 1



#define CH29_INTSTATUS_LLI_WR_DEC_ERR_IntStat_BitAddressOffset 10
#define CH29_INTSTATUS_LLI_WR_DEC_ERR_IntStat_RegisterSize 1



#define CH29_INTSTATUS_LLI_RD_SLV_ERR_IntStat_BitAddressOffset 11
#define CH29_INTSTATUS_LLI_RD_SLV_ERR_IntStat_RegisterSize 1



#define CH29_INTSTATUS_LLI_WR_SLV_ERR_IntStat_BitAddressOffset 12
#define CH29_INTSTATUS_LLI_WR_SLV_ERR_IntStat_RegisterSize 1



#define CH29_INTSTATUS_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_BitAddressOffset 13
#define CH29_INTSTATUS_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_RegisterSize 1



#define CH29_INTSTATUS_SLVIF_MULTIBLKTYPE_ERR_IntStat_BitAddressOffset 14
#define CH29_INTSTATUS_SLVIF_MULTIBLKTYPE_ERR_IntStat_RegisterSize 1



#define CH29_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_15_BitAddressOffset 15
#define CH29_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_15_RegisterSize 1



#define CH29_INTSTATUS_SLVIF_DEC_ERR_IntStat_BitAddressOffset 16
#define CH29_INTSTATUS_SLVIF_DEC_ERR_IntStat_RegisterSize 1



#define CH29_INTSTATUS_SLVIF_WR2RO_ERR_IntStat_BitAddressOffset 17
#define CH29_INTSTATUS_SLVIF_WR2RO_ERR_IntStat_RegisterSize 1



#define CH29_INTSTATUS_SLVIF_RD2RWO_ERR_IntStat_BitAddressOffset 18
#define CH29_INTSTATUS_SLVIF_RD2RWO_ERR_IntStat_RegisterSize 1



#define CH29_INTSTATUS_SLVIF_WRONCHEN_ERR_IntStat_BitAddressOffset 19
#define CH29_INTSTATUS_SLVIF_WRONCHEN_ERR_IntStat_RegisterSize 1



#define CH29_INTSTATUS_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_BitAddressOffset 20
#define CH29_INTSTATUS_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_RegisterSize 1



#define CH29_INTSTATUS_SLVIF_WRONHOLD_ERR_IntStat_BitAddressOffset 21
#define CH29_INTSTATUS_SLVIF_WRONHOLD_ERR_IntStat_RegisterSize 1



#define CH29_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_22to23_BitAddressOffset 22
#define CH29_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_22to23_RegisterSize 2



#define CH29_INTSTATUS_SLVIF_ADDRPARITY_ERR_IntStat_BitAddressOffset 24
#define CH29_INTSTATUS_SLVIF_ADDRPARITY_ERR_IntStat_RegisterSize 1



#define CH29_INTSTATUS_SLVIF_WRPARITY_ERR_IntStat_BitAddressOffset 25
#define CH29_INTSTATUS_SLVIF_WRPARITY_ERR_IntStat_RegisterSize 1



#define CH29_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_26_BitAddressOffset 26
#define CH29_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_26_RegisterSize 1



#define CH29_INTSTATUS_CH_LOCK_CLEARED_IntStat_BitAddressOffset 27
#define CH29_INTSTATUS_CH_LOCK_CLEARED_IntStat_RegisterSize 1



#define CH29_INTSTATUS_CH_SRC_SUSPENDED_IntStat_BitAddressOffset 28
#define CH29_INTSTATUS_CH_SRC_SUSPENDED_IntStat_RegisterSize 1



#define CH29_INTSTATUS_CH_SUSPENDED_IntStat_BitAddressOffset 29
#define CH29_INTSTATUS_CH_SUSPENDED_IntStat_RegisterSize 1



#define CH29_INTSTATUS_CH_DISABLED_IntStat_BitAddressOffset 30
#define CH29_INTSTATUS_CH_DISABLED_IntStat_RegisterSize 1



#define CH29_INTSTATUS_CH_ABORTED_IntStat_BitAddressOffset 31
#define CH29_INTSTATUS_CH_ABORTED_IntStat_RegisterSize 1



#define CH29_INTSTATUS_ECC_PROT_CHMem_CorrERR_IntStat_BitAddressOffset 32
#define CH29_INTSTATUS_ECC_PROT_CHMem_CorrERR_IntStat_RegisterSize 1



#define CH29_INTSTATUS_ECC_PROT_CHMem_UnCorrERR_IntStat_BitAddressOffset 33
#define CH29_INTSTATUS_ECC_PROT_CHMem_UnCorrERR_IntStat_RegisterSize 1



#define CH29_INTSTATUS_ECC_PROT_UIDMem_CorrERR_IntStat_BitAddressOffset 34
#define CH29_INTSTATUS_ECC_PROT_UIDMem_CorrERR_IntStat_RegisterSize 1



#define CH29_INTSTATUS_ECC_PROT_UIDMem_UnCorrERR_IntStat_BitAddressOffset 35
#define CH29_INTSTATUS_ECC_PROT_UIDMem_UnCorrERR_IntStat_RegisterSize 1



#define CH29_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_36to63_BitAddressOffset 36
#define CH29_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_36to63_RegisterSize 28





#define CH29_INTSIGNAL_ENABLEREG (Channel29_Registers_Address_Block_BaseAddress + 0x90)
#define CH29_INTSIGNAL_ENABLEREG_RegisterSize 64
#define CH29_INTSIGNAL_ENABLEREG_RegisterResetValue 0xffffffffffffffff
#define CH29_INTSIGNAL_ENABLEREG_RegisterResetMask 0xffffffffffffffff





#define CH29_INTSIGNAL_ENABLEREG_Enable_BLOCK_TFR_DONE_IntSignal_BitAddressOffset 0
#define CH29_INTSIGNAL_ENABLEREG_Enable_BLOCK_TFR_DONE_IntSignal_RegisterSize 1



#define CH29_INTSIGNAL_ENABLEREG_Enable_DMA_TFR_DONE_IntSignal_BitAddressOffset 1
#define CH29_INTSIGNAL_ENABLEREG_Enable_DMA_TFR_DONE_IntSignal_RegisterSize 1



#define CH29_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_2_BitAddressOffset 2
#define CH29_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_2_RegisterSize 1



#define CH29_INTSIGNAL_ENABLEREG_Enable_SRC_TRANSCOMP_IntSignal_BitAddressOffset 3
#define CH29_INTSIGNAL_ENABLEREG_Enable_SRC_TRANSCOMP_IntSignal_RegisterSize 1



#define CH29_INTSIGNAL_ENABLEREG_Enable_DST_TRANSCOMP_IntSignal_BitAddressOffset 4
#define CH29_INTSIGNAL_ENABLEREG_Enable_DST_TRANSCOMP_IntSignal_RegisterSize 1



#define CH29_INTSIGNAL_ENABLEREG_Enable_SRC_DEC_ERR_IntSignal_BitAddressOffset 5
#define CH29_INTSIGNAL_ENABLEREG_Enable_SRC_DEC_ERR_IntSignal_RegisterSize 1



#define CH29_INTSIGNAL_ENABLEREG_Enable_DST_DEC_ERR_IntSignal_BitAddressOffset 6
#define CH29_INTSIGNAL_ENABLEREG_Enable_DST_DEC_ERR_IntSignal_RegisterSize 1



#define CH29_INTSIGNAL_ENABLEREG_Enable_SRC_SLV_ERR_IntSignal_BitAddressOffset 7
#define CH29_INTSIGNAL_ENABLEREG_Enable_SRC_SLV_ERR_IntSignal_RegisterSize 1



#define CH29_INTSIGNAL_ENABLEREG_Enable_DST_SLV_ERR_IntSignal_BitAddressOffset 8
#define CH29_INTSIGNAL_ENABLEREG_Enable_DST_SLV_ERR_IntSignal_RegisterSize 1



#define CH29_INTSIGNAL_ENABLEREG_Enable_LLI_RD_DEC_ERR_IntSignal_BitAddressOffset 9
#define CH29_INTSIGNAL_ENABLEREG_Enable_LLI_RD_DEC_ERR_IntSignal_RegisterSize 1



#define CH29_INTSIGNAL_ENABLEREG_Enable_LLI_WR_DEC_ERR_IntSignal_BitAddressOffset 10
#define CH29_INTSIGNAL_ENABLEREG_Enable_LLI_WR_DEC_ERR_IntSignal_RegisterSize 1



#define CH29_INTSIGNAL_ENABLEREG_Enable_LLI_RD_SLV_ERR_IntSignal_BitAddressOffset 11
#define CH29_INTSIGNAL_ENABLEREG_Enable_LLI_RD_SLV_ERR_IntSignal_RegisterSize 1



#define CH29_INTSIGNAL_ENABLEREG_Enable_LLI_WR_SLV_ERR_IntSignal_BitAddressOffset 12
#define CH29_INTSIGNAL_ENABLEREG_Enable_LLI_WR_SLV_ERR_IntSignal_RegisterSize 1



#define CH29_INTSIGNAL_ENABLEREG_Enable_SHADOWREG_OR_LLI_INVALID_ERR_IntSignal_BitAddressOffset 13
#define CH29_INTSIGNAL_ENABLEREG_Enable_SHADOWREG_OR_LLI_INVALID_ERR_IntSignal_RegisterSize 1



#define CH29_INTSIGNAL_ENABLEREG_Enable_SLVIF_MULTIBLKTYPE_ERR_IntSignal_BitAddressOffset 14
#define CH29_INTSIGNAL_ENABLEREG_Enable_SLVIF_MULTIBLKTYPE_ERR_IntSignal_RegisterSize 1



#define CH29_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_15_BitAddressOffset 15
#define CH29_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_15_RegisterSize 1



#define CH29_INTSIGNAL_ENABLEREG_Enable_SLVIF_DEC_ERR_IntSignal_BitAddressOffset 16
#define CH29_INTSIGNAL_ENABLEREG_Enable_SLVIF_DEC_ERR_IntSignal_RegisterSize 1



#define CH29_INTSIGNAL_ENABLEREG_Enable_SLVIF_WR2RO_ERR_IntSignal_BitAddressOffset 17
#define CH29_INTSIGNAL_ENABLEREG_Enable_SLVIF_WR2RO_ERR_IntSignal_RegisterSize 1



#define CH29_INTSIGNAL_ENABLEREG_Enable_SLVIF_RD2RWO_ERR_IntSignal_BitAddressOffset 18
#define CH29_INTSIGNAL_ENABLEREG_Enable_SLVIF_RD2RWO_ERR_IntSignal_RegisterSize 1



#define CH29_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRONCHEN_ERR_IntSignal_BitAddressOffset 19
#define CH29_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRONCHEN_ERR_IntSignal_RegisterSize 1



#define CH29_INTSIGNAL_ENABLEREG_Enable_SLVIF_SHADOWREG_WRON_VALID_ERR_IntSignal_BitAddressOffset 20
#define CH29_INTSIGNAL_ENABLEREG_Enable_SLVIF_SHADOWREG_WRON_VALID_ERR_IntSignal_RegisterSize 1



#define CH29_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRONHOLD_ERR_IntSignal_BitAddressOffset 21
#define CH29_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRONHOLD_ERR_IntSignal_RegisterSize 1



#define CH29_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_22to23_BitAddressOffset 22
#define CH29_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_22to23_RegisterSize 2



#define CH29_INTSIGNAL_ENABLEREG_Enable_SLVIF_ADDRPARITY_ERR_IntSignal_BitAddressOffset 24
#define CH29_INTSIGNAL_ENABLEREG_Enable_SLVIF_ADDRPARITY_ERR_IntSignal_RegisterSize 1



#define CH29_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRPARITY_ERR_IntSignal_BitAddressOffset 25
#define CH29_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRPARITY_ERR_IntSignal_RegisterSize 1



#define CH29_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_26_BitAddressOffset 26
#define CH29_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_26_RegisterSize 1



#define CH29_INTSIGNAL_ENABLEREG_Enable_CH_LOCK_CLEARED_IntSignal_BitAddressOffset 27
#define CH29_INTSIGNAL_ENABLEREG_Enable_CH_LOCK_CLEARED_IntSignal_RegisterSize 1



#define CH29_INTSIGNAL_ENABLEREG_Enable_CH_SRC_SUSPENDED_IntSignal_BitAddressOffset 28
#define CH29_INTSIGNAL_ENABLEREG_Enable_CH_SRC_SUSPENDED_IntSignal_RegisterSize 1



#define CH29_INTSIGNAL_ENABLEREG_Enable_CH_SUSPENDED_IntSignal_BitAddressOffset 29
#define CH29_INTSIGNAL_ENABLEREG_Enable_CH_SUSPENDED_IntSignal_RegisterSize 1



#define CH29_INTSIGNAL_ENABLEREG_Enable_CH_DISABLED_IntSignal_BitAddressOffset 30
#define CH29_INTSIGNAL_ENABLEREG_Enable_CH_DISABLED_IntSignal_RegisterSize 1



#define CH29_INTSIGNAL_ENABLEREG_Enable_CH_ABORTED_IntSignal_BitAddressOffset 31
#define CH29_INTSIGNAL_ENABLEREG_Enable_CH_ABORTED_IntSignal_RegisterSize 1



#define CH29_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_CHMem_CorrERR_IntSignal_BitAddressOffset 32
#define CH29_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_CHMem_CorrERR_IntSignal_RegisterSize 1



#define CH29_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_CHMem_UnCorrERR_IntSignal_BitAddressOffset 33
#define CH29_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_CHMem_UnCorrERR_IntSignal_RegisterSize 1



#define CH29_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_UIDMem_CorrERR_IntSignal_BitAddressOffset 34
#define CH29_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_UIDMem_CorrERR_IntSignal_RegisterSize 1



#define CH29_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_UIDMem_UnCorrERR_IntSignal_BitAddressOffset 35
#define CH29_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_UIDMem_UnCorrERR_IntSignal_RegisterSize 1



#define CH29_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_36to63_BitAddressOffset 36
#define CH29_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_36to63_RegisterSize 28





#define CH29_INTCLEARREG (Channel29_Registers_Address_Block_BaseAddress + 0x98)
#define CH29_INTCLEARREG_RegisterSize 64
#define CH29_INTCLEARREG_RegisterResetValue 0x0
#define CH29_INTCLEARREG_RegisterResetMask 0xffffffffffffffff





#define CH29_INTCLEARREG_Clear_BLOCK_TFR_DONE_IntStat_BitAddressOffset 0
#define CH29_INTCLEARREG_Clear_BLOCK_TFR_DONE_IntStat_RegisterSize 1



#define CH29_INTCLEARREG_Clear_DMA_TFR_DONE_IntStat_BitAddressOffset 1
#define CH29_INTCLEARREG_Clear_DMA_TFR_DONE_IntStat_RegisterSize 1



#define CH29_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_2_BitAddressOffset 2
#define CH29_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_2_RegisterSize 1



#define CH29_INTCLEARREG_Clear_SRC_TRANSCOMP_IntStat_BitAddressOffset 3
#define CH29_INTCLEARREG_Clear_SRC_TRANSCOMP_IntStat_RegisterSize 1



#define CH29_INTCLEARREG_Clear_DST_TRANSCOMP_IntStat_BitAddressOffset 4
#define CH29_INTCLEARREG_Clear_DST_TRANSCOMP_IntStat_RegisterSize 1



#define CH29_INTCLEARREG_Clear_SRC_DEC_ERR_IntStat_BitAddressOffset 5
#define CH29_INTCLEARREG_Clear_SRC_DEC_ERR_IntStat_RegisterSize 1



#define CH29_INTCLEARREG_Clear_DST_DEC_ERR_IntStat_BitAddressOffset 6
#define CH29_INTCLEARREG_Clear_DST_DEC_ERR_IntStat_RegisterSize 1



#define CH29_INTCLEARREG_Clear_SRC_SLV_ERR_IntStat_BitAddressOffset 7
#define CH29_INTCLEARREG_Clear_SRC_SLV_ERR_IntStat_RegisterSize 1



#define CH29_INTCLEARREG_Clear_DST_SLV_ERR_IntStat_BitAddressOffset 8
#define CH29_INTCLEARREG_Clear_DST_SLV_ERR_IntStat_RegisterSize 1



#define CH29_INTCLEARREG_Clear_LLI_RD_DEC_ERR_IntStat_BitAddressOffset 9
#define CH29_INTCLEARREG_Clear_LLI_RD_DEC_ERR_IntStat_RegisterSize 1



#define CH29_INTCLEARREG_Clear_LLI_WR_DEC_ERR_IntStat_BitAddressOffset 10
#define CH29_INTCLEARREG_Clear_LLI_WR_DEC_ERR_IntStat_RegisterSize 1



#define CH29_INTCLEARREG_Clear_LLI_RD_SLV_ERR_IntStat_BitAddressOffset 11
#define CH29_INTCLEARREG_Clear_LLI_RD_SLV_ERR_IntStat_RegisterSize 1



#define CH29_INTCLEARREG_Clear_LLI_WR_SLV_ERR_IntStat_BitAddressOffset 12
#define CH29_INTCLEARREG_Clear_LLI_WR_SLV_ERR_IntStat_RegisterSize 1



#define CH29_INTCLEARREG_Clear_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_BitAddressOffset 13
#define CH29_INTCLEARREG_Clear_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_RegisterSize 1



#define CH29_INTCLEARREG_Clear_SLVIF_MULTIBLKTYPE_ERR_IntStat_BitAddressOffset 14
#define CH29_INTCLEARREG_Clear_SLVIF_MULTIBLKTYPE_ERR_IntStat_RegisterSize 1



#define CH29_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_15_BitAddressOffset 15
#define CH29_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_15_RegisterSize 1



#define CH29_INTCLEARREG_Clear_SLVIF_DEC_ERR_IntStat_BitAddressOffset 16
#define CH29_INTCLEARREG_Clear_SLVIF_DEC_ERR_IntStat_RegisterSize 1



#define CH29_INTCLEARREG_Clear_SLVIF_WR2RO_ERR_IntStat_BitAddressOffset 17
#define CH29_INTCLEARREG_Clear_SLVIF_WR2RO_ERR_IntStat_RegisterSize 1



#define CH29_INTCLEARREG_Clear_SLVIF_RD2RWO_ERR_IntStat_BitAddressOffset 18
#define CH29_INTCLEARREG_Clear_SLVIF_RD2RWO_ERR_IntStat_RegisterSize 1



#define CH29_INTCLEARREG_Clear_SLVIF_WRONCHEN_ERR_IntStat_BitAddressOffset 19
#define CH29_INTCLEARREG_Clear_SLVIF_WRONCHEN_ERR_IntStat_RegisterSize 1



#define CH29_INTCLEARREG_Clear_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_BitAddressOffset 20
#define CH29_INTCLEARREG_Clear_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_RegisterSize 1



#define CH29_INTCLEARREG_Clear_SLVIF_WRONHOLD_ERR_IntStat_BitAddressOffset 21
#define CH29_INTCLEARREG_Clear_SLVIF_WRONHOLD_ERR_IntStat_RegisterSize 1



#define CH29_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_22to23_BitAddressOffset 22
#define CH29_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_22to23_RegisterSize 2



#define CH29_INTCLEARREG_Clear_SLVIF_ADDRPARITY_ERR_IntStat_BitAddressOffset 24
#define CH29_INTCLEARREG_Clear_SLVIF_ADDRPARITY_ERR_IntStat_RegisterSize 1



#define CH29_INTCLEARREG_Clear_SLVIF_WRPARITY_ERR_IntStat_BitAddressOffset 25
#define CH29_INTCLEARREG_Clear_SLVIF_WRPARITY_ERR_IntStat_RegisterSize 1



#define CH29_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_26_BitAddressOffset 26
#define CH29_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_26_RegisterSize 1



#define CH29_INTCLEARREG_Clear_CH_LOCK_CLEARED_IntStat_BitAddressOffset 27
#define CH29_INTCLEARREG_Clear_CH_LOCK_CLEARED_IntStat_RegisterSize 1



#define CH29_INTCLEARREG_Clear_CH_SRC_SUSPENDED_IntStat_BitAddressOffset 28
#define CH29_INTCLEARREG_Clear_CH_SRC_SUSPENDED_IntStat_RegisterSize 1



#define CH29_INTCLEARREG_Clear_CH_SUSPENDED_IntStat_BitAddressOffset 29
#define CH29_INTCLEARREG_Clear_CH_SUSPENDED_IntStat_RegisterSize 1



#define CH29_INTCLEARREG_Clear_CH_DISABLED_IntStat_BitAddressOffset 30
#define CH29_INTCLEARREG_Clear_CH_DISABLED_IntStat_RegisterSize 1



#define CH29_INTCLEARREG_Clear_CH_ABORTED_IntStat_BitAddressOffset 31
#define CH29_INTCLEARREG_Clear_CH_ABORTED_IntStat_RegisterSize 1



#define CH29_INTCLEARREG_Clear_ECC_PROT_CHMem_CorrERR_IntStat_BitAddressOffset 32
#define CH29_INTCLEARREG_Clear_ECC_PROT_CHMem_CorrERR_IntStat_RegisterSize 1



#define CH29_INTCLEARREG_Clear_ECC_PROT_CHMem_UnCorrERR_IntStat_BitAddressOffset 33
#define CH29_INTCLEARREG_Clear_ECC_PROT_CHMem_UnCorrERR_IntStat_RegisterSize 1



#define CH29_INTCLEARREG_Clear_ECC_PROT_UIDMem_CorrERR_IntStat_BitAddressOffset 34
#define CH29_INTCLEARREG_Clear_ECC_PROT_UIDMem_CorrERR_IntStat_RegisterSize 1



#define CH29_INTCLEARREG_Clear_ECC_PROT_UIDMem_UnCorrERR_IntStat_BitAddressOffset 35
#define CH29_INTCLEARREG_Clear_ECC_PROT_UIDMem_UnCorrERR_IntStat_RegisterSize 1



#define CH29_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_36to63_BitAddressOffset 36
#define CH29_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_36to63_RegisterSize 28





#define CH29_CFG_EXTD (Channel29_Registers_Address_Block_BaseAddress + 0xa0)
#define CH29_CFG_EXTD_RegisterSize 64
#define CH29_CFG_EXTD_RegisterResetValue 0x0
#define CH29_CFG_EXTD_RegisterResetMask 0xffffffffffffffff





#define CH29_CFG_EXTD_LLI_AXPROT_BitAddressOffset 0
#define CH29_CFG_EXTD_LLI_AXPROT_RegisterSize 3



#define CH29_CFG_EXTD_LLI_AXCACHE_BitAddressOffset 3
#define CH29_CFG_EXTD_LLI_AXCACHE_RegisterSize 4



#define CH29_CFG_EXTD_RSVD_DMAC_CHx_CFG_EXTD_7to63_BitAddressOffset 7
#define CH29_CFG_EXTD_RSVD_DMAC_CHx_CFG_EXTD_7to63_RegisterSize 57



#define Channel30_Registers_Address_Block_BaseAddress 0x1e00



#define CH30_SAR (Channel30_Registers_Address_Block_BaseAddress + 0x0)
#define CH30_SAR_RegisterSize 64
#define CH30_SAR_RegisterResetValue 0x0
#define CH30_SAR_RegisterResetMask 0xffffffffffffffff





#define CH30_SAR_SAR_BitAddressOffset 0
#define CH30_SAR_SAR_RegisterSize 64





#define CH30_DAR (Channel30_Registers_Address_Block_BaseAddress + 0x8)
#define CH30_DAR_RegisterSize 64
#define CH30_DAR_RegisterResetValue 0x0
#define CH30_DAR_RegisterResetMask 0xffffffffffffffff





#define CH30_DAR_DAR_BitAddressOffset 0
#define CH30_DAR_DAR_RegisterSize 64





#define CH30_BLOCK_TS (Channel30_Registers_Address_Block_BaseAddress + 0x10)
#define CH30_BLOCK_TS_RegisterSize 64
#define CH30_BLOCK_TS_RegisterResetValue 0x0
#define CH30_BLOCK_TS_RegisterResetMask 0xffffffffffffffff





#define CH30_BLOCK_TS_BLOCK_TS_BitAddressOffset 0
#define CH30_BLOCK_TS_BLOCK_TS_RegisterSize 22



#define CH30_BLOCK_TS_RSVD_DMAC_CHx_BLOCK_TSREG_63to22_BitAddressOffset 22
#define CH30_BLOCK_TS_RSVD_DMAC_CHx_BLOCK_TSREG_63to22_RegisterSize 42





#define CH30_CTL (Channel30_Registers_Address_Block_BaseAddress + 0x18)
#define CH30_CTL_RegisterSize 64
#define CH30_CTL_RegisterResetValue 0x1200
#define CH30_CTL_RegisterResetMask 0xffffffffffffffff





#define CH30_CTL_SMS_BitAddressOffset 0
#define CH30_CTL_SMS_RegisterSize 1



#define CH30_CTL_RSVD_DMAC_CHx_CTL_1_BitAddressOffset 1
#define CH30_CTL_RSVD_DMAC_CHx_CTL_1_RegisterSize 1



#define CH30_CTL_DMS_BitAddressOffset 2
#define CH30_CTL_DMS_RegisterSize 1



#define CH30_CTL_RSVD_DMAC_CHx_CTL_3_BitAddressOffset 3
#define CH30_CTL_RSVD_DMAC_CHx_CTL_3_RegisterSize 1



#define CH30_CTL_SINC_BitAddressOffset 4
#define CH30_CTL_SINC_RegisterSize 1



#define CH30_CTL_RSVD_DMAC_CHx_CTL_5_BitAddressOffset 5
#define CH30_CTL_RSVD_DMAC_CHx_CTL_5_RegisterSize 1



#define CH30_CTL_DINC_BitAddressOffset 6
#define CH30_CTL_DINC_RegisterSize 1



#define CH30_CTL_RSVD_DMAC_CHx_CTL_7_BitAddressOffset 7
#define CH30_CTL_RSVD_DMAC_CHx_CTL_7_RegisterSize 1



#define CH30_CTL_SRC_TR_WIDTH_BitAddressOffset 8
#define CH30_CTL_SRC_TR_WIDTH_RegisterSize 3



#define CH30_CTL_DST_TR_WIDTH_BitAddressOffset 11
#define CH30_CTL_DST_TR_WIDTH_RegisterSize 3



#define CH30_CTL_SRC_MSIZE_BitAddressOffset 14
#define CH30_CTL_SRC_MSIZE_RegisterSize 4



#define CH30_CTL_DST_MSIZE_BitAddressOffset 18
#define CH30_CTL_DST_MSIZE_RegisterSize 4



#define CH30_CTL_AR_CACHE_BitAddressOffset 22
#define CH30_CTL_AR_CACHE_RegisterSize 4



#define CH30_CTL_AW_CACHE_BitAddressOffset 26
#define CH30_CTL_AW_CACHE_RegisterSize 4



#define CH30_CTL_NonPosted_LastWrite_En_BitAddressOffset 30
#define CH30_CTL_NonPosted_LastWrite_En_RegisterSize 1



#define CH30_CTL_RSVD_DMAC_CHx_CTL_31_BitAddressOffset 31
#define CH30_CTL_RSVD_DMAC_CHx_CTL_31_RegisterSize 1



#define CH30_CTL_AR_PROT_BitAddressOffset 32
#define CH30_CTL_AR_PROT_RegisterSize 3



#define CH30_CTL_AW_PROT_BitAddressOffset 35
#define CH30_CTL_AW_PROT_RegisterSize 3



#define CH30_CTL_ARLEN_EN_BitAddressOffset 38
#define CH30_CTL_ARLEN_EN_RegisterSize 1



#define CH30_CTL_ARLEN_BitAddressOffset 39
#define CH30_CTL_ARLEN_RegisterSize 8



#define CH30_CTL_AWLEN_EN_BitAddressOffset 47
#define CH30_CTL_AWLEN_EN_RegisterSize 1



#define CH30_CTL_AWLEN_BitAddressOffset 48
#define CH30_CTL_AWLEN_RegisterSize 8



#define CH30_CTL_SRC_STAT_EN_BitAddressOffset 56
#define CH30_CTL_SRC_STAT_EN_RegisterSize 1



#define CH30_CTL_DST_STAT_EN_BitAddressOffset 57
#define CH30_CTL_DST_STAT_EN_RegisterSize 1



#define CH30_CTL_IOC_BlkTfr_BitAddressOffset 58
#define CH30_CTL_IOC_BlkTfr_RegisterSize 1



#define CH30_CTL_RSVD_DMAC_CHx_CTL_59to61_BitAddressOffset 59
#define CH30_CTL_RSVD_DMAC_CHx_CTL_59to61_RegisterSize 3



#define CH30_CTL_SHADOWREG_OR_LLI_LAST_BitAddressOffset 62
#define CH30_CTL_SHADOWREG_OR_LLI_LAST_RegisterSize 1



#define CH30_CTL_SHADOWREG_OR_LLI_VALID_BitAddressOffset 63
#define CH30_CTL_SHADOWREG_OR_LLI_VALID_RegisterSize 1





#define CH30_CFG2 (Channel30_Registers_Address_Block_BaseAddress + 0x20)
#define CH30_CFG2_RegisterSize 64
#define CH30_CFG2_RegisterResetValue 0x1b00000000
#define CH30_CFG2_RegisterResetMask 0xffffffffffffffff





#define CH30_CFG2_SRC_MULTBLK_TYPE_BitAddressOffset 0
#define CH30_CFG2_SRC_MULTBLK_TYPE_RegisterSize 2



#define CH30_CFG2_DST_MULTBLK_TYPE_BitAddressOffset 2
#define CH30_CFG2_DST_MULTBLK_TYPE_RegisterSize 2



#define CH30_CFG2_SRC_PER_BitAddressOffset 4
#define CH30_CFG2_SRC_PER_RegisterSize 5



#define CH30_CFG2_RSVD_DMAC_CHx_CFG_9_4_BitAddressOffset 9
#define CH30_CFG2_RSVD_DMAC_CHx_CFG_9_4_RegisterSize 1



#define CH30_CFG2_RSVD_DMAC_CHx_CFG_10_BitAddressOffset 10
#define CH30_CFG2_RSVD_DMAC_CHx_CFG_10_RegisterSize 1



#define CH30_CFG2_DST_PER_BitAddressOffset 11
#define CH30_CFG2_DST_PER_RegisterSize 5



#define CH30_CFG2_RSVD_DMAC_CHx_CFG_16_11_BitAddressOffset 16
#define CH30_CFG2_RSVD_DMAC_CHx_CFG_16_11_RegisterSize 1



#define CH30_CFG2_RSVD_DMAC_CHx_CFG_17_BitAddressOffset 17
#define CH30_CFG2_RSVD_DMAC_CHx_CFG_17_RegisterSize 1



#define CH30_CFG2_RD_UID_BitAddressOffset 18
#define CH30_CFG2_RD_UID_RegisterSize 4



#define CH30_CFG2_RSVD_DMAC_CHx_CFG_22to24_BitAddressOffset 22
#define CH30_CFG2_RSVD_DMAC_CHx_CFG_22to24_RegisterSize 3



#define CH30_CFG2_WR_UID_BitAddressOffset 25
#define CH30_CFG2_WR_UID_RegisterSize 4



#define CH30_CFG2_RSVD_DMAC_CHx_CFG_29to31_BitAddressOffset 29
#define CH30_CFG2_RSVD_DMAC_CHx_CFG_29to31_RegisterSize 3



#define CH30_CFG2_TT_FC_BitAddressOffset 32
#define CH30_CFG2_TT_FC_RegisterSize 3



#define CH30_CFG2_HS_SEL_SRC_BitAddressOffset 35
#define CH30_CFG2_HS_SEL_SRC_RegisterSize 1



#define CH30_CFG2_HS_SEL_DST_BitAddressOffset 36
#define CH30_CFG2_HS_SEL_DST_RegisterSize 1



#define CH30_CFG2_SRC_HWHS_POL_BitAddressOffset 37
#define CH30_CFG2_SRC_HWHS_POL_RegisterSize 1



#define CH30_CFG2_DST_HWHS_POL_BitAddressOffset 38
#define CH30_CFG2_DST_HWHS_POL_RegisterSize 1



#define CH30_CFG2_RSVD_DMAC_CHx_CFG_39to46_BitAddressOffset 39
#define CH30_CFG2_RSVD_DMAC_CHx_CFG_39to46_RegisterSize 8



#define CH30_CFG2_CH_PRIOR_BitAddressOffset 47
#define CH30_CFG2_CH_PRIOR_RegisterSize 5



#define CH30_CFG2_LOCK_CH_BitAddressOffset 52
#define CH30_CFG2_LOCK_CH_RegisterSize 1



#define CH30_CFG2_LOCK_CH_L_BitAddressOffset 53
#define CH30_CFG2_LOCK_CH_L_RegisterSize 2



#define CH30_CFG2_SRC_OSR_LMT_BitAddressOffset 55
#define CH30_CFG2_SRC_OSR_LMT_RegisterSize 4



#define CH30_CFG2_DST_OSR_LMT_BitAddressOffset 59
#define CH30_CFG2_DST_OSR_LMT_RegisterSize 4



#define CH30_CFG2_RSVD_DMAC_CHx_CFG_63_BitAddressOffset 63
#define CH30_CFG2_RSVD_DMAC_CHx_CFG_63_RegisterSize 1





#define CH30_LLP (Channel30_Registers_Address_Block_BaseAddress + 0x28)
#define CH30_LLP_RegisterSize 64
#define CH30_LLP_RegisterResetValue 0x0
#define CH30_LLP_RegisterResetMask 0xffffffffffffffff





#define CH30_LLP_LMS_BitAddressOffset 0
#define CH30_LLP_LMS_RegisterSize 1



#define CH30_LLP_RSVD_DMAC_CHx_LLP_1to5_BitAddressOffset 1
#define CH30_LLP_RSVD_DMAC_CHx_LLP_1to5_RegisterSize 5



#define CH30_LLP_LOC_BitAddressOffset 6
#define CH30_LLP_LOC_RegisterSize 58





#define CH30_STATUSREG (Channel30_Registers_Address_Block_BaseAddress + 0x30)
#define CH30_STATUSREG_RegisterSize 64
#define CH30_STATUSREG_RegisterResetValue 0x0
#define CH30_STATUSREG_RegisterResetMask 0xffffffffffffffff





#define CH30_STATUSREG_CMPLTD_BLK_TFR_SIZE_BitAddressOffset 0
#define CH30_STATUSREG_CMPLTD_BLK_TFR_SIZE_RegisterSize 22



#define CH30_STATUSREG_RSVD_DMAC_CHx_STATUSREG_22to31_BitAddressOffset 22
#define CH30_STATUSREG_RSVD_DMAC_CHx_STATUSREG_22to31_RegisterSize 10



#define CH30_STATUSREG_DATA_LEFT_IN_FIFO_BitAddressOffset 32
#define CH30_STATUSREG_DATA_LEFT_IN_FIFO_RegisterSize 15



#define CH30_STATUSREG_RSVD_DMAC_CHx_STATUSREG_47to63_BitAddressOffset 47
#define CH30_STATUSREG_RSVD_DMAC_CHx_STATUSREG_47to63_RegisterSize 17





#define CH30_SWHSSRCREG (Channel30_Registers_Address_Block_BaseAddress + 0x38)
#define CH30_SWHSSRCREG_RegisterSize 64
#define CH30_SWHSSRCREG_RegisterResetValue 0x0
#define CH30_SWHSSRCREG_RegisterResetMask 0xffffffffffffffff





#define CH30_SWHSSRCREG_SWHS_REQ_SRC_BitAddressOffset 0
#define CH30_SWHSSRCREG_SWHS_REQ_SRC_RegisterSize 1



#define CH30_SWHSSRCREG_SWHS_REQ_SRC_WE_BitAddressOffset 1
#define CH30_SWHSSRCREG_SWHS_REQ_SRC_WE_RegisterSize 1



#define CH30_SWHSSRCREG_SWHS_SGLREQ_SRC_BitAddressOffset 2
#define CH30_SWHSSRCREG_SWHS_SGLREQ_SRC_RegisterSize 1



#define CH30_SWHSSRCREG_SWHS_SGLREQ_SRC_WE_BitAddressOffset 3
#define CH30_SWHSSRCREG_SWHS_SGLREQ_SRC_WE_RegisterSize 1



#define CH30_SWHSSRCREG_SWHS_LST_SRC_BitAddressOffset 4
#define CH30_SWHSSRCREG_SWHS_LST_SRC_RegisterSize 1



#define CH30_SWHSSRCREG_SWHS_LST_SRC_WE_BitAddressOffset 5
#define CH30_SWHSSRCREG_SWHS_LST_SRC_WE_RegisterSize 1



#define CH30_SWHSSRCREG_RSVD_DMAC_CHx_SWHSSRCREG_6to63_BitAddressOffset 6
#define CH30_SWHSSRCREG_RSVD_DMAC_CHx_SWHSSRCREG_6to63_RegisterSize 58





#define CH30_SWHSDSTREG (Channel30_Registers_Address_Block_BaseAddress + 0x40)
#define CH30_SWHSDSTREG_RegisterSize 64
#define CH30_SWHSDSTREG_RegisterResetValue 0x0
#define CH30_SWHSDSTREG_RegisterResetMask 0xffffffffffffffff





#define CH30_SWHSDSTREG_SWHS_REQ_DST_BitAddressOffset 0
#define CH30_SWHSDSTREG_SWHS_REQ_DST_RegisterSize 1



#define CH30_SWHSDSTREG_SWHS_REQ_DST_WE_BitAddressOffset 1
#define CH30_SWHSDSTREG_SWHS_REQ_DST_WE_RegisterSize 1



#define CH30_SWHSDSTREG_SWHS_SGLREQ_DST_BitAddressOffset 2
#define CH30_SWHSDSTREG_SWHS_SGLREQ_DST_RegisterSize 1



#define CH30_SWHSDSTREG_SWHS_SGLREQ_DST_WE_BitAddressOffset 3
#define CH30_SWHSDSTREG_SWHS_SGLREQ_DST_WE_RegisterSize 1



#define CH30_SWHSDSTREG_SWHS_LST_DST_BitAddressOffset 4
#define CH30_SWHSDSTREG_SWHS_LST_DST_RegisterSize 1



#define CH30_SWHSDSTREG_SWHS_LST_DST_WE_BitAddressOffset 5
#define CH30_SWHSDSTREG_SWHS_LST_DST_WE_RegisterSize 1



#define CH30_SWHSDSTREG_RSVD_DMAC_CHx_SWHSDSTREG_6to63_BitAddressOffset 6
#define CH30_SWHSDSTREG_RSVD_DMAC_CHx_SWHSDSTREG_6to63_RegisterSize 58





#define CH30_BLK_TFR_RESUMEREQREG (Channel30_Registers_Address_Block_BaseAddress + 0x48)
#define CH30_BLK_TFR_RESUMEREQREG_RegisterSize 64
#define CH30_BLK_TFR_RESUMEREQREG_RegisterResetValue 0x0
#define CH30_BLK_TFR_RESUMEREQREG_RegisterResetMask 0xffffffffffffffff





#define CH30_BLK_TFR_RESUMEREQREG_BLK_TFR_RESUMEREQ_BitAddressOffset 0
#define CH30_BLK_TFR_RESUMEREQREG_BLK_TFR_RESUMEREQ_RegisterSize 1



#define CH30_BLK_TFR_RESUMEREQREG_RSVD_DMAC_CHx_BLK_TFR_RESUMEREQREG_1to63_BitAddressOffset 1
#define CH30_BLK_TFR_RESUMEREQREG_RSVD_DMAC_CHx_BLK_TFR_RESUMEREQREG_1to63_RegisterSize 63





#define CH30_AXI_IDREG (Channel30_Registers_Address_Block_BaseAddress + 0x50)
#define CH30_AXI_IDREG_RegisterSize 64
#define CH30_AXI_IDREG_RegisterResetValue 0x0
#define CH30_AXI_IDREG_RegisterResetMask 0xffffffffffffffff





#define CH30_AXI_IDREG_AXI_READ_ID_SUFFIX_BitAddressOffset 0
#define CH30_AXI_IDREG_AXI_READ_ID_SUFFIX_RegisterSize 2



#define CH30_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_IDW_L2NCm1to31_BitAddressOffset 2
#define CH30_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_IDW_L2NCm1to31_RegisterSize 14



#define CH30_AXI_IDREG_AXI_WRITE_ID_SUFFIX_BitAddressOffset 16
#define CH30_AXI_IDREG_AXI_WRITE_ID_SUFFIX_RegisterSize 2



#define CH30_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_IDW_L2NCm32to63_BitAddressOffset 18
#define CH30_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_IDW_L2NCm32to63_RegisterSize 14



#define CH30_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_32to63_BitAddressOffset 32
#define CH30_AXI_IDREG_RSVD_DMAC_CHx_AXI_IDREG_32to63_RegisterSize 32





#define CH30_AXI_QOSREG (Channel30_Registers_Address_Block_BaseAddress + 0x58)
#define CH30_AXI_QOSREG_RegisterSize 64
#define CH30_AXI_QOSREG_RegisterResetValue 0x0
#define CH30_AXI_QOSREG_RegisterResetMask 0xffffffffffffffff





#define CH30_AXI_QOSREG_AXI_AWQOS_BitAddressOffset 0
#define CH30_AXI_QOSREG_AXI_AWQOS_RegisterSize 4



#define CH30_AXI_QOSREG_AXI_ARQOS_BitAddressOffset 4
#define CH30_AXI_QOSREG_AXI_ARQOS_RegisterSize 4



#define CH30_AXI_QOSREG_RSVD_DMAC_CHx_AXI_QOSREG_8to63_BitAddressOffset 8
#define CH30_AXI_QOSREG_RSVD_DMAC_CHx_AXI_QOSREG_8to63_RegisterSize 56





#define CH30_SSTAT (Channel30_Registers_Address_Block_BaseAddress + 0x60)
#define CH30_SSTAT_RegisterSize 64
#define CH30_SSTAT_RegisterResetValue 0x0
#define CH30_SSTAT_RegisterResetMask 0xffffffffffffffff





#define CH30_SSTAT_SSTAT_BitAddressOffset 0
#define CH30_SSTAT_SSTAT_RegisterSize 32



#define CH30_SSTAT_RSVD_DMAC_CHx_SSTAT_32to63_BitAddressOffset 32
#define CH30_SSTAT_RSVD_DMAC_CHx_SSTAT_32to63_RegisterSize 32





#define CH30_DSTAT (Channel30_Registers_Address_Block_BaseAddress + 0x68)
#define CH30_DSTAT_RegisterSize 64
#define CH30_DSTAT_RegisterResetValue 0x0
#define CH30_DSTAT_RegisterResetMask 0xffffffffffffffff





#define CH30_DSTAT_DSTAT_BitAddressOffset 0
#define CH30_DSTAT_DSTAT_RegisterSize 32



#define CH30_DSTAT_RSVD_DMAC_CHx_DSTAT_32to63_BitAddressOffset 32
#define CH30_DSTAT_RSVD_DMAC_CHx_DSTAT_32to63_RegisterSize 32





#define CH30_SSTATAR (Channel30_Registers_Address_Block_BaseAddress + 0x70)
#define CH30_SSTATAR_RegisterSize 64
#define CH30_SSTATAR_RegisterResetValue 0x0
#define CH30_SSTATAR_RegisterResetMask 0xffffffffffffffff





#define CH30_SSTATAR_SSTATAR_BitAddressOffset 0
#define CH30_SSTATAR_SSTATAR_RegisterSize 64





#define CH30_DSTATAR (Channel30_Registers_Address_Block_BaseAddress + 0x78)
#define CH30_DSTATAR_RegisterSize 64
#define CH30_DSTATAR_RegisterResetValue 0x0
#define CH30_DSTATAR_RegisterResetMask 0xffffffffffffffff





#define CH30_DSTATAR_DSTATAR_BitAddressOffset 0
#define CH30_DSTATAR_DSTATAR_RegisterSize 64





#define CH30_INTSTATUS_ENABLEREG (Channel30_Registers_Address_Block_BaseAddress + 0x80)
#define CH30_INTSTATUS_ENABLEREG_RegisterSize 64
#define CH30_INTSTATUS_ENABLEREG_RegisterResetValue 0xffffffffffffffff
#define CH30_INTSTATUS_ENABLEREG_RegisterResetMask 0xffffffffffffffff





#define CH30_INTSTATUS_ENABLEREG_Enable_BLOCK_TFR_DONE_IntStat_BitAddressOffset 0
#define CH30_INTSTATUS_ENABLEREG_Enable_BLOCK_TFR_DONE_IntStat_RegisterSize 1



#define CH30_INTSTATUS_ENABLEREG_Enable_DMA_TFR_DONE_IntStat_BitAddressOffset 1
#define CH30_INTSTATUS_ENABLEREG_Enable_DMA_TFR_DONE_IntStat_RegisterSize 1



#define CH30_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_2_BitAddressOffset 2
#define CH30_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_2_RegisterSize 1



#define CH30_INTSTATUS_ENABLEREG_Enable_SRC_TRANSCOMP_IntStat_BitAddressOffset 3
#define CH30_INTSTATUS_ENABLEREG_Enable_SRC_TRANSCOMP_IntStat_RegisterSize 1



#define CH30_INTSTATUS_ENABLEREG_Enable_DST_TRANSCOMP_IntStat_BitAddressOffset 4
#define CH30_INTSTATUS_ENABLEREG_Enable_DST_TRANSCOMP_IntStat_RegisterSize 1



#define CH30_INTSTATUS_ENABLEREG_Enable_SRC_DEC_ERR_IntStat_BitAddressOffset 5
#define CH30_INTSTATUS_ENABLEREG_Enable_SRC_DEC_ERR_IntStat_RegisterSize 1



#define CH30_INTSTATUS_ENABLEREG_Enable_DST_DEC_ERR_IntStat_BitAddressOffset 6
#define CH30_INTSTATUS_ENABLEREG_Enable_DST_DEC_ERR_IntStat_RegisterSize 1



#define CH30_INTSTATUS_ENABLEREG_Enable_SRC_SLV_ERR_IntStat_BitAddressOffset 7
#define CH30_INTSTATUS_ENABLEREG_Enable_SRC_SLV_ERR_IntStat_RegisterSize 1



#define CH30_INTSTATUS_ENABLEREG_Enable_DST_SLV_ERR_IntStat_BitAddressOffset 8
#define CH30_INTSTATUS_ENABLEREG_Enable_DST_SLV_ERR_IntStat_RegisterSize 1



#define CH30_INTSTATUS_ENABLEREG_Enable_LLI_RD_DEC_ERR_IntStat_BitAddressOffset 9
#define CH30_INTSTATUS_ENABLEREG_Enable_LLI_RD_DEC_ERR_IntStat_RegisterSize 1



#define CH30_INTSTATUS_ENABLEREG_Enable_LLI_WR_DEC_ERR_IntStat_BitAddressOffset 10
#define CH30_INTSTATUS_ENABLEREG_Enable_LLI_WR_DEC_ERR_IntStat_RegisterSize 1



#define CH30_INTSTATUS_ENABLEREG_Enable_LLI_RD_SLV_ERR_IntStat_BitAddressOffset 11
#define CH30_INTSTATUS_ENABLEREG_Enable_LLI_RD_SLV_ERR_IntStat_RegisterSize 1



#define CH30_INTSTATUS_ENABLEREG_Enable_LLI_WR_SLV_ERR_IntStat_BitAddressOffset 12
#define CH30_INTSTATUS_ENABLEREG_Enable_LLI_WR_SLV_ERR_IntStat_RegisterSize 1



#define CH30_INTSTATUS_ENABLEREG_Enable_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_BitAddressOffset 13
#define CH30_INTSTATUS_ENABLEREG_Enable_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_RegisterSize 1



#define CH30_INTSTATUS_ENABLEREG_Enable_SLVIF_MULTIBLKTYPE_ERR_IntStat_BitAddressOffset 14
#define CH30_INTSTATUS_ENABLEREG_Enable_SLVIF_MULTIBLKTYPE_ERR_IntStat_RegisterSize 1



#define CH30_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_15_BitAddressOffset 15
#define CH30_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_15_RegisterSize 1



#define CH30_INTSTATUS_ENABLEREG_Enable_SLVIF_DEC_ERR_IntStat_BitAddressOffset 16
#define CH30_INTSTATUS_ENABLEREG_Enable_SLVIF_DEC_ERR_IntStat_RegisterSize 1



#define CH30_INTSTATUS_ENABLEREG_Enable_SLVIF_WR2RO_ERR_IntStat_BitAddressOffset 17
#define CH30_INTSTATUS_ENABLEREG_Enable_SLVIF_WR2RO_ERR_IntStat_RegisterSize 1



#define CH30_INTSTATUS_ENABLEREG_Enable_SLVIF_RD2RWO_ERR_IntStat_BitAddressOffset 18
#define CH30_INTSTATUS_ENABLEREG_Enable_SLVIF_RD2RWO_ERR_IntStat_RegisterSize 1



#define CH30_INTSTATUS_ENABLEREG_Enable_SLVIF_WRONCHEN_ERR_IntStat_BitAddressOffset 19
#define CH30_INTSTATUS_ENABLEREG_Enable_SLVIF_WRONCHEN_ERR_IntStat_RegisterSize 1



#define CH30_INTSTATUS_ENABLEREG_Enable_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_BitAddressOffset 20
#define CH30_INTSTATUS_ENABLEREG_Enable_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_RegisterSize 1



#define CH30_INTSTATUS_ENABLEREG_Enable_SLVIF_WRONHOLD_ERR_IntStat_BitAddressOffset 21
#define CH30_INTSTATUS_ENABLEREG_Enable_SLVIF_WRONHOLD_ERR_IntStat_RegisterSize 1



#define CH30_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_22to23_BitAddressOffset 22
#define CH30_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_22to23_RegisterSize 2



#define CH30_INTSTATUS_ENABLEREG_Enable_SLVIF_ADDRPARITY_ERR_IntStat_BitAddressOffset 24
#define CH30_INTSTATUS_ENABLEREG_Enable_SLVIF_ADDRPARITY_ERR_IntStat_RegisterSize 1



#define CH30_INTSTATUS_ENABLEREG_Enable_SLVIF_WRPARITY_ERR_IntStat_BitAddressOffset 25
#define CH30_INTSTATUS_ENABLEREG_Enable_SLVIF_WRPARITY_ERR_IntStat_RegisterSize 1



#define CH30_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_26_BitAddressOffset 26
#define CH30_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_26_RegisterSize 1



#define CH30_INTSTATUS_ENABLEREG_Enable_CH_LOCK_CLEARED_IntStat_BitAddressOffset 27
#define CH30_INTSTATUS_ENABLEREG_Enable_CH_LOCK_CLEARED_IntStat_RegisterSize 1



#define CH30_INTSTATUS_ENABLEREG_Enable_CH_SRC_SUSPENDED_IntStat_BitAddressOffset 28
#define CH30_INTSTATUS_ENABLEREG_Enable_CH_SRC_SUSPENDED_IntStat_RegisterSize 1



#define CH30_INTSTATUS_ENABLEREG_Enable_CH_SUSPENDED_IntStat_BitAddressOffset 29
#define CH30_INTSTATUS_ENABLEREG_Enable_CH_SUSPENDED_IntStat_RegisterSize 1



#define CH30_INTSTATUS_ENABLEREG_Enable_CH_DISABLED_IntStat_BitAddressOffset 30
#define CH30_INTSTATUS_ENABLEREG_Enable_CH_DISABLED_IntStat_RegisterSize 1



#define CH30_INTSTATUS_ENABLEREG_Enable_CH_ABORTED_IntStat_BitAddressOffset 31
#define CH30_INTSTATUS_ENABLEREG_Enable_CH_ABORTED_IntStat_RegisterSize 1



#define CH30_INTSTATUS_ENABLEREG_Enable_ECC_PROT_CHMem_CorrERR_IntStat_BitAddressOffset 32
#define CH30_INTSTATUS_ENABLEREG_Enable_ECC_PROT_CHMem_CorrERR_IntStat_RegisterSize 1



#define CH30_INTSTATUS_ENABLEREG_Enable_ECC_PROT_CHMem_UnCorrERR_IntStat_BitAddressOffset 33
#define CH30_INTSTATUS_ENABLEREG_Enable_ECC_PROT_CHMem_UnCorrERR_IntStat_RegisterSize 1



#define CH30_INTSTATUS_ENABLEREG_Enable_ECC_PROT_UIDMem_CorrERR_IntStat_BitAddressOffset 34
#define CH30_INTSTATUS_ENABLEREG_Enable_ECC_PROT_UIDMem_CorrERR_IntStat_RegisterSize 1



#define CH30_INTSTATUS_ENABLEREG_Enable_ECC_PROT_UIDMem_UnCorrERR_IntStat_BitAddressOffset 35
#define CH30_INTSTATUS_ENABLEREG_Enable_ECC_PROT_UIDMem_UnCorrERR_IntStat_RegisterSize 1



#define CH30_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_32to63_BitAddressOffset 36
#define CH30_INTSTATUS_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_32to63_RegisterSize 28





#define CH30_INTSTATUS (Channel30_Registers_Address_Block_BaseAddress + 0x88)
#define CH30_INTSTATUS_RegisterSize 64
#define CH30_INTSTATUS_RegisterResetValue 0x0
#define CH30_INTSTATUS_RegisterResetMask 0xffffffffffffffff





#define CH30_INTSTATUS_BLOCK_TFR_DONE_IntStat_BitAddressOffset 0
#define CH30_INTSTATUS_BLOCK_TFR_DONE_IntStat_RegisterSize 1



#define CH30_INTSTATUS_DMA_TFR_DONE_IntStat_BitAddressOffset 1
#define CH30_INTSTATUS_DMA_TFR_DONE_IntStat_RegisterSize 1



#define CH30_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_2_BitAddressOffset 2
#define CH30_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_2_RegisterSize 1



#define CH30_INTSTATUS_SRC_TRANSCOMP_IntStat_BitAddressOffset 3
#define CH30_INTSTATUS_SRC_TRANSCOMP_IntStat_RegisterSize 1



#define CH30_INTSTATUS_DST_TRANSCOMP_IntStat_BitAddressOffset 4
#define CH30_INTSTATUS_DST_TRANSCOMP_IntStat_RegisterSize 1



#define CH30_INTSTATUS_SRC_DEC_ERR_IntStat_BitAddressOffset 5
#define CH30_INTSTATUS_SRC_DEC_ERR_IntStat_RegisterSize 1



#define CH30_INTSTATUS_DST_DEC_ERR_IntStat_BitAddressOffset 6
#define CH30_INTSTATUS_DST_DEC_ERR_IntStat_RegisterSize 1



#define CH30_INTSTATUS_SRC_SLV_ERR_IntStat_BitAddressOffset 7
#define CH30_INTSTATUS_SRC_SLV_ERR_IntStat_RegisterSize 1



#define CH30_INTSTATUS_DST_SLV_ERR_IntStat_BitAddressOffset 8
#define CH30_INTSTATUS_DST_SLV_ERR_IntStat_RegisterSize 1



#define CH30_INTSTATUS_LLI_RD_DEC_ERR_IntStat_BitAddressOffset 9
#define CH30_INTSTATUS_LLI_RD_DEC_ERR_IntStat_RegisterSize 1



#define CH30_INTSTATUS_LLI_WR_DEC_ERR_IntStat_BitAddressOffset 10
#define CH30_INTSTATUS_LLI_WR_DEC_ERR_IntStat_RegisterSize 1



#define CH30_INTSTATUS_LLI_RD_SLV_ERR_IntStat_BitAddressOffset 11
#define CH30_INTSTATUS_LLI_RD_SLV_ERR_IntStat_RegisterSize 1



#define CH30_INTSTATUS_LLI_WR_SLV_ERR_IntStat_BitAddressOffset 12
#define CH30_INTSTATUS_LLI_WR_SLV_ERR_IntStat_RegisterSize 1



#define CH30_INTSTATUS_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_BitAddressOffset 13
#define CH30_INTSTATUS_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_RegisterSize 1



#define CH30_INTSTATUS_SLVIF_MULTIBLKTYPE_ERR_IntStat_BitAddressOffset 14
#define CH30_INTSTATUS_SLVIF_MULTIBLKTYPE_ERR_IntStat_RegisterSize 1



#define CH30_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_15_BitAddressOffset 15
#define CH30_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_15_RegisterSize 1



#define CH30_INTSTATUS_SLVIF_DEC_ERR_IntStat_BitAddressOffset 16
#define CH30_INTSTATUS_SLVIF_DEC_ERR_IntStat_RegisterSize 1



#define CH30_INTSTATUS_SLVIF_WR2RO_ERR_IntStat_BitAddressOffset 17
#define CH30_INTSTATUS_SLVIF_WR2RO_ERR_IntStat_RegisterSize 1



#define CH30_INTSTATUS_SLVIF_RD2RWO_ERR_IntStat_BitAddressOffset 18
#define CH30_INTSTATUS_SLVIF_RD2RWO_ERR_IntStat_RegisterSize 1



#define CH30_INTSTATUS_SLVIF_WRONCHEN_ERR_IntStat_BitAddressOffset 19
#define CH30_INTSTATUS_SLVIF_WRONCHEN_ERR_IntStat_RegisterSize 1



#define CH30_INTSTATUS_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_BitAddressOffset 20
#define CH30_INTSTATUS_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_RegisterSize 1



#define CH30_INTSTATUS_SLVIF_WRONHOLD_ERR_IntStat_BitAddressOffset 21
#define CH30_INTSTATUS_SLVIF_WRONHOLD_ERR_IntStat_RegisterSize 1



#define CH30_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_22to23_BitAddressOffset 22
#define CH30_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_22to23_RegisterSize 2



#define CH30_INTSTATUS_SLVIF_ADDRPARITY_ERR_IntStat_BitAddressOffset 24
#define CH30_INTSTATUS_SLVIF_ADDRPARITY_ERR_IntStat_RegisterSize 1



#define CH30_INTSTATUS_SLVIF_WRPARITY_ERR_IntStat_BitAddressOffset 25
#define CH30_INTSTATUS_SLVIF_WRPARITY_ERR_IntStat_RegisterSize 1



#define CH30_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_26_BitAddressOffset 26
#define CH30_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_26_RegisterSize 1



#define CH30_INTSTATUS_CH_LOCK_CLEARED_IntStat_BitAddressOffset 27
#define CH30_INTSTATUS_CH_LOCK_CLEARED_IntStat_RegisterSize 1



#define CH30_INTSTATUS_CH_SRC_SUSPENDED_IntStat_BitAddressOffset 28
#define CH30_INTSTATUS_CH_SRC_SUSPENDED_IntStat_RegisterSize 1



#define CH30_INTSTATUS_CH_SUSPENDED_IntStat_BitAddressOffset 29
#define CH30_INTSTATUS_CH_SUSPENDED_IntStat_RegisterSize 1



#define CH30_INTSTATUS_CH_DISABLED_IntStat_BitAddressOffset 30
#define CH30_INTSTATUS_CH_DISABLED_IntStat_RegisterSize 1



#define CH30_INTSTATUS_CH_ABORTED_IntStat_BitAddressOffset 31
#define CH30_INTSTATUS_CH_ABORTED_IntStat_RegisterSize 1



#define CH30_INTSTATUS_ECC_PROT_CHMem_CorrERR_IntStat_BitAddressOffset 32
#define CH30_INTSTATUS_ECC_PROT_CHMem_CorrERR_IntStat_RegisterSize 1



#define CH30_INTSTATUS_ECC_PROT_CHMem_UnCorrERR_IntStat_BitAddressOffset 33
#define CH30_INTSTATUS_ECC_PROT_CHMem_UnCorrERR_IntStat_RegisterSize 1



#define CH30_INTSTATUS_ECC_PROT_UIDMem_CorrERR_IntStat_BitAddressOffset 34
#define CH30_INTSTATUS_ECC_PROT_UIDMem_CorrERR_IntStat_RegisterSize 1



#define CH30_INTSTATUS_ECC_PROT_UIDMem_UnCorrERR_IntStat_BitAddressOffset 35
#define CH30_INTSTATUS_ECC_PROT_UIDMem_UnCorrERR_IntStat_RegisterSize 1



#define CH30_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_36to63_BitAddressOffset 36
#define CH30_INTSTATUS_RSVD_DMAC_CHx_INTSTATUSREG_36to63_RegisterSize 28





#define CH30_INTSIGNAL_ENABLEREG (Channel30_Registers_Address_Block_BaseAddress + 0x90)
#define CH30_INTSIGNAL_ENABLEREG_RegisterSize 64
#define CH30_INTSIGNAL_ENABLEREG_RegisterResetValue 0xffffffffffffffff
#define CH30_INTSIGNAL_ENABLEREG_RegisterResetMask 0xffffffffffffffff





#define CH30_INTSIGNAL_ENABLEREG_Enable_BLOCK_TFR_DONE_IntSignal_BitAddressOffset 0
#define CH30_INTSIGNAL_ENABLEREG_Enable_BLOCK_TFR_DONE_IntSignal_RegisterSize 1



#define CH30_INTSIGNAL_ENABLEREG_Enable_DMA_TFR_DONE_IntSignal_BitAddressOffset 1
#define CH30_INTSIGNAL_ENABLEREG_Enable_DMA_TFR_DONE_IntSignal_RegisterSize 1



#define CH30_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_2_BitAddressOffset 2
#define CH30_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_2_RegisterSize 1



#define CH30_INTSIGNAL_ENABLEREG_Enable_SRC_TRANSCOMP_IntSignal_BitAddressOffset 3
#define CH30_INTSIGNAL_ENABLEREG_Enable_SRC_TRANSCOMP_IntSignal_RegisterSize 1



#define CH30_INTSIGNAL_ENABLEREG_Enable_DST_TRANSCOMP_IntSignal_BitAddressOffset 4
#define CH30_INTSIGNAL_ENABLEREG_Enable_DST_TRANSCOMP_IntSignal_RegisterSize 1



#define CH30_INTSIGNAL_ENABLEREG_Enable_SRC_DEC_ERR_IntSignal_BitAddressOffset 5
#define CH30_INTSIGNAL_ENABLEREG_Enable_SRC_DEC_ERR_IntSignal_RegisterSize 1



#define CH30_INTSIGNAL_ENABLEREG_Enable_DST_DEC_ERR_IntSignal_BitAddressOffset 6
#define CH30_INTSIGNAL_ENABLEREG_Enable_DST_DEC_ERR_IntSignal_RegisterSize 1



#define CH30_INTSIGNAL_ENABLEREG_Enable_SRC_SLV_ERR_IntSignal_BitAddressOffset 7
#define CH30_INTSIGNAL_ENABLEREG_Enable_SRC_SLV_ERR_IntSignal_RegisterSize 1



#define CH30_INTSIGNAL_ENABLEREG_Enable_DST_SLV_ERR_IntSignal_BitAddressOffset 8
#define CH30_INTSIGNAL_ENABLEREG_Enable_DST_SLV_ERR_IntSignal_RegisterSize 1



#define CH30_INTSIGNAL_ENABLEREG_Enable_LLI_RD_DEC_ERR_IntSignal_BitAddressOffset 9
#define CH30_INTSIGNAL_ENABLEREG_Enable_LLI_RD_DEC_ERR_IntSignal_RegisterSize 1



#define CH30_INTSIGNAL_ENABLEREG_Enable_LLI_WR_DEC_ERR_IntSignal_BitAddressOffset 10
#define CH30_INTSIGNAL_ENABLEREG_Enable_LLI_WR_DEC_ERR_IntSignal_RegisterSize 1



#define CH30_INTSIGNAL_ENABLEREG_Enable_LLI_RD_SLV_ERR_IntSignal_BitAddressOffset 11
#define CH30_INTSIGNAL_ENABLEREG_Enable_LLI_RD_SLV_ERR_IntSignal_RegisterSize 1



#define CH30_INTSIGNAL_ENABLEREG_Enable_LLI_WR_SLV_ERR_IntSignal_BitAddressOffset 12
#define CH30_INTSIGNAL_ENABLEREG_Enable_LLI_WR_SLV_ERR_IntSignal_RegisterSize 1



#define CH30_INTSIGNAL_ENABLEREG_Enable_SHADOWREG_OR_LLI_INVALID_ERR_IntSignal_BitAddressOffset 13
#define CH30_INTSIGNAL_ENABLEREG_Enable_SHADOWREG_OR_LLI_INVALID_ERR_IntSignal_RegisterSize 1



#define CH30_INTSIGNAL_ENABLEREG_Enable_SLVIF_MULTIBLKTYPE_ERR_IntSignal_BitAddressOffset 14
#define CH30_INTSIGNAL_ENABLEREG_Enable_SLVIF_MULTIBLKTYPE_ERR_IntSignal_RegisterSize 1



#define CH30_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_15_BitAddressOffset 15
#define CH30_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSTATUS_ENABLEREG_15_RegisterSize 1



#define CH30_INTSIGNAL_ENABLEREG_Enable_SLVIF_DEC_ERR_IntSignal_BitAddressOffset 16
#define CH30_INTSIGNAL_ENABLEREG_Enable_SLVIF_DEC_ERR_IntSignal_RegisterSize 1



#define CH30_INTSIGNAL_ENABLEREG_Enable_SLVIF_WR2RO_ERR_IntSignal_BitAddressOffset 17
#define CH30_INTSIGNAL_ENABLEREG_Enable_SLVIF_WR2RO_ERR_IntSignal_RegisterSize 1



#define CH30_INTSIGNAL_ENABLEREG_Enable_SLVIF_RD2RWO_ERR_IntSignal_BitAddressOffset 18
#define CH30_INTSIGNAL_ENABLEREG_Enable_SLVIF_RD2RWO_ERR_IntSignal_RegisterSize 1



#define CH30_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRONCHEN_ERR_IntSignal_BitAddressOffset 19
#define CH30_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRONCHEN_ERR_IntSignal_RegisterSize 1



#define CH30_INTSIGNAL_ENABLEREG_Enable_SLVIF_SHADOWREG_WRON_VALID_ERR_IntSignal_BitAddressOffset 20
#define CH30_INTSIGNAL_ENABLEREG_Enable_SLVIF_SHADOWREG_WRON_VALID_ERR_IntSignal_RegisterSize 1



#define CH30_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRONHOLD_ERR_IntSignal_BitAddressOffset 21
#define CH30_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRONHOLD_ERR_IntSignal_RegisterSize 1



#define CH30_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_22to23_BitAddressOffset 22
#define CH30_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_22to23_RegisterSize 2



#define CH30_INTSIGNAL_ENABLEREG_Enable_SLVIF_ADDRPARITY_ERR_IntSignal_BitAddressOffset 24
#define CH30_INTSIGNAL_ENABLEREG_Enable_SLVIF_ADDRPARITY_ERR_IntSignal_RegisterSize 1



#define CH30_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRPARITY_ERR_IntSignal_BitAddressOffset 25
#define CH30_INTSIGNAL_ENABLEREG_Enable_SLVIF_WRPARITY_ERR_IntSignal_RegisterSize 1



#define CH30_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_26_BitAddressOffset 26
#define CH30_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_26_RegisterSize 1



#define CH30_INTSIGNAL_ENABLEREG_Enable_CH_LOCK_CLEARED_IntSignal_BitAddressOffset 27
#define CH30_INTSIGNAL_ENABLEREG_Enable_CH_LOCK_CLEARED_IntSignal_RegisterSize 1



#define CH30_INTSIGNAL_ENABLEREG_Enable_CH_SRC_SUSPENDED_IntSignal_BitAddressOffset 28
#define CH30_INTSIGNAL_ENABLEREG_Enable_CH_SRC_SUSPENDED_IntSignal_RegisterSize 1



#define CH30_INTSIGNAL_ENABLEREG_Enable_CH_SUSPENDED_IntSignal_BitAddressOffset 29
#define CH30_INTSIGNAL_ENABLEREG_Enable_CH_SUSPENDED_IntSignal_RegisterSize 1



#define CH30_INTSIGNAL_ENABLEREG_Enable_CH_DISABLED_IntSignal_BitAddressOffset 30
#define CH30_INTSIGNAL_ENABLEREG_Enable_CH_DISABLED_IntSignal_RegisterSize 1



#define CH30_INTSIGNAL_ENABLEREG_Enable_CH_ABORTED_IntSignal_BitAddressOffset 31
#define CH30_INTSIGNAL_ENABLEREG_Enable_CH_ABORTED_IntSignal_RegisterSize 1



#define CH30_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_CHMem_CorrERR_IntSignal_BitAddressOffset 32
#define CH30_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_CHMem_CorrERR_IntSignal_RegisterSize 1



#define CH30_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_CHMem_UnCorrERR_IntSignal_BitAddressOffset 33
#define CH30_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_CHMem_UnCorrERR_IntSignal_RegisterSize 1



#define CH30_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_UIDMem_CorrERR_IntSignal_BitAddressOffset 34
#define CH30_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_UIDMem_CorrERR_IntSignal_RegisterSize 1



#define CH30_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_UIDMem_UnCorrERR_IntSignal_BitAddressOffset 35
#define CH30_INTSIGNAL_ENABLEREG_Enable_ECC_PROT_UIDMem_UnCorrERR_IntSignal_RegisterSize 1



#define CH30_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_36to63_BitAddressOffset 36
#define CH30_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHx_INTSIGNAL_ENABLEREG_36to63_RegisterSize 28





#define CH30_INTCLEARREG (Channel30_Registers_Address_Block_BaseAddress + 0x98)
#define CH30_INTCLEARREG_RegisterSize 64
#define CH30_INTCLEARREG_RegisterResetValue 0x0
#define CH30_INTCLEARREG_RegisterResetMask 0xffffffffffffffff





#define CH30_INTCLEARREG_Clear_BLOCK_TFR_DONE_IntStat_BitAddressOffset 0
#define CH30_INTCLEARREG_Clear_BLOCK_TFR_DONE_IntStat_RegisterSize 1



#define CH30_INTCLEARREG_Clear_DMA_TFR_DONE_IntStat_BitAddressOffset 1
#define CH30_INTCLEARREG_Clear_DMA_TFR_DONE_IntStat_RegisterSize 1



#define CH30_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_2_BitAddressOffset 2
#define CH30_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_2_RegisterSize 1



#define CH30_INTCLEARREG_Clear_SRC_TRANSCOMP_IntStat_BitAddressOffset 3
#define CH30_INTCLEARREG_Clear_SRC_TRANSCOMP_IntStat_RegisterSize 1



#define CH30_INTCLEARREG_Clear_DST_TRANSCOMP_IntStat_BitAddressOffset 4
#define CH30_INTCLEARREG_Clear_DST_TRANSCOMP_IntStat_RegisterSize 1



#define CH30_INTCLEARREG_Clear_SRC_DEC_ERR_IntStat_BitAddressOffset 5
#define CH30_INTCLEARREG_Clear_SRC_DEC_ERR_IntStat_RegisterSize 1



#define CH30_INTCLEARREG_Clear_DST_DEC_ERR_IntStat_BitAddressOffset 6
#define CH30_INTCLEARREG_Clear_DST_DEC_ERR_IntStat_RegisterSize 1



#define CH30_INTCLEARREG_Clear_SRC_SLV_ERR_IntStat_BitAddressOffset 7
#define CH30_INTCLEARREG_Clear_SRC_SLV_ERR_IntStat_RegisterSize 1



#define CH30_INTCLEARREG_Clear_DST_SLV_ERR_IntStat_BitAddressOffset 8
#define CH30_INTCLEARREG_Clear_DST_SLV_ERR_IntStat_RegisterSize 1



#define CH30_INTCLEARREG_Clear_LLI_RD_DEC_ERR_IntStat_BitAddressOffset 9
#define CH30_INTCLEARREG_Clear_LLI_RD_DEC_ERR_IntStat_RegisterSize 1



#define CH30_INTCLEARREG_Clear_LLI_WR_DEC_ERR_IntStat_BitAddressOffset 10
#define CH30_INTCLEARREG_Clear_LLI_WR_DEC_ERR_IntStat_RegisterSize 1



#define CH30_INTCLEARREG_Clear_LLI_RD_SLV_ERR_IntStat_BitAddressOffset 11
#define CH30_INTCLEARREG_Clear_LLI_RD_SLV_ERR_IntStat_RegisterSize 1



#define CH30_INTCLEARREG_Clear_LLI_WR_SLV_ERR_IntStat_BitAddressOffset 12
#define CH30_INTCLEARREG_Clear_LLI_WR_SLV_ERR_IntStat_RegisterSize 1



#define CH30_INTCLEARREG_Clear_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_BitAddressOffset 13
#define CH30_INTCLEARREG_Clear_SHADOWREG_OR_LLI_INVALID_ERR_IntStat_RegisterSize 1



#define CH30_INTCLEARREG_Clear_SLVIF_MULTIBLKTYPE_ERR_IntStat_BitAddressOffset 14
#define CH30_INTCLEARREG_Clear_SLVIF_MULTIBLKTYPE_ERR_IntStat_RegisterSize 1



#define CH30_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_15_BitAddressOffset 15
#define CH30_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_15_RegisterSize 1



#define CH30_INTCLEARREG_Clear_SLVIF_DEC_ERR_IntStat_BitAddressOffset 16
#define CH30_INTCLEARREG_Clear_SLVIF_DEC_ERR_IntStat_RegisterSize 1



#define CH30_INTCLEARREG_Clear_SLVIF_WR2RO_ERR_IntStat_BitAddressOffset 17
#define CH30_INTCLEARREG_Clear_SLVIF_WR2RO_ERR_IntStat_RegisterSize 1



#define CH30_INTCLEARREG_Clear_SLVIF_RD2RWO_ERR_IntStat_BitAddressOffset 18
#define CH30_INTCLEARREG_Clear_SLVIF_RD2RWO_ERR_IntStat_RegisterSize 1



#define CH30_INTCLEARREG_Clear_SLVIF_WRONCHEN_ERR_IntStat_BitAddressOffset 19
#define CH30_INTCLEARREG_Clear_SLVIF_WRONCHEN_ERR_IntStat_RegisterSize 1



#define CH30_INTCLEARREG_Clear_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_BitAddressOffset 20
#define CH30_INTCLEARREG_Clear_SLVIF_SHADOWREG_WRON_VALID_ERR_IntStat_RegisterSize 1



#define CH30_INTCLEARREG_Clear_SLVIF_WRONHOLD_ERR_IntStat_BitAddressOffset 21
#define CH30_INTCLEARREG_Clear_SLVIF_WRONHOLD_ERR_IntStat_RegisterSize 1



#define CH30_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_22to23_BitAddressOffset 22
#define CH30_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_22to23_RegisterSize 2



#define CH30_INTCLEARREG_Clear_SLVIF_ADDRPARITY_ERR_IntStat_BitAddressOffset 24
#define CH30_INTCLEARREG_Clear_SLVIF_ADDRPARITY_ERR_IntStat_RegisterSize 1



#define CH30_INTCLEARREG_Clear_SLVIF_WRPARITY_ERR_IntStat_BitAddressOffset 25
#define CH30_INTCLEARREG_Clear_SLVIF_WRPARITY_ERR_IntStat_RegisterSize 1



#define CH30_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_26_BitAddressOffset 26
#define CH30_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_26_RegisterSize 1



#define CH30_INTCLEARREG_Clear_CH_LOCK_CLEARED_IntStat_BitAddressOffset 27
#define CH30_INTCLEARREG_Clear_CH_LOCK_CLEARED_IntStat_RegisterSize 1



#define CH30_INTCLEARREG_Clear_CH_SRC_SUSPENDED_IntStat_BitAddressOffset 28
#define CH30_INTCLEARREG_Clear_CH_SRC_SUSPENDED_IntStat_RegisterSize 1



#define CH30_INTCLEARREG_Clear_CH_SUSPENDED_IntStat_BitAddressOffset 29
#define CH30_INTCLEARREG_Clear_CH_SUSPENDED_IntStat_RegisterSize 1



#define CH30_INTCLEARREG_Clear_CH_DISABLED_IntStat_BitAddressOffset 30
#define CH30_INTCLEARREG_Clear_CH_DISABLED_IntStat_RegisterSize 1



#define CH30_INTCLEARREG_Clear_CH_ABORTED_IntStat_BitAddressOffset 31
#define CH30_INTCLEARREG_Clear_CH_ABORTED_IntStat_RegisterSize 1



#define CH30_INTCLEARREG_Clear_ECC_PROT_CHMem_CorrERR_IntStat_BitAddressOffset 32
#define CH30_INTCLEARREG_Clear_ECC_PROT_CHMem_CorrERR_IntStat_RegisterSize 1



#define CH30_INTCLEARREG_Clear_ECC_PROT_CHMem_UnCorrERR_IntStat_BitAddressOffset 33
#define CH30_INTCLEARREG_Clear_ECC_PROT_CHMem_UnCorrERR_IntStat_RegisterSize 1



#define CH30_INTCLEARREG_Clear_ECC_PROT_UIDMem_CorrERR_IntStat_BitAddressOffset 34
#define CH30_INTCLEARREG_Clear_ECC_PROT_UIDMem_CorrERR_IntStat_RegisterSize 1



#define CH30_INTCLEARREG_Clear_ECC_PROT_UIDMem_UnCorrERR_IntStat_BitAddressOffset 35
#define CH30_INTCLEARREG_Clear_ECC_PROT_UIDMem_UnCorrERR_IntStat_RegisterSize 1



#define CH30_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_36to63_BitAddressOffset 36
#define CH30_INTCLEARREG_RSVD_DMAC_CHx_INTCLEARREG_36to63_RegisterSize 28





#define CH30_CFG_EXTD (Channel30_Registers_Address_Block_BaseAddress + 0xa0)
#define CH30_CFG_EXTD_RegisterSize 64
#define CH30_CFG_EXTD_RegisterResetValue 0x0
#define CH30_CFG_EXTD_RegisterResetMask 0xffffffffffffffff





#define CH30_CFG_EXTD_LLI_AXPROT_BitAddressOffset 0
#define CH30_CFG_EXTD_LLI_AXPROT_RegisterSize 3



#define CH30_CFG_EXTD_LLI_AXCACHE_BitAddressOffset 3
#define CH30_CFG_EXTD_LLI_AXCACHE_RegisterSize 4



#define CH30_CFG_EXTD_RSVD_DMAC_CHx_CFG_EXTD_7to63_BitAddressOffset 7
#define CH30_CFG_EXTD_RSVD_DMAC_CHx_CFG_EXTD_7to63_RegisterSize 57



#define TEMPORARY_BaseAddress 0x2100

#endif
