
Warning-[LCA_FEATURES_ENABLED] Usage warning
  LCA features enabled by '-lca' argument on the command line.  For more 
  information regarding list of LCA features please refer to Chapter "LCA 
  features" in the VCS Release Notes

Parsing design file 'test/inv_sqrt_tb.sv'
Parsing design file 'verilog/inv_sqrt.sv'
Parsing design file 'verilog/fp_mul.sv'
Parsing design file 'verilog/fp_add.sv'
Parsing design file 'verilog/delay.sv'
Top Level Modules:
       inv_sqrt_tb
No TimeScale specified

Warning-[TFIPC] Too few instance port connections
verilog/inv_sqrt.sv, 143
inv_sqrt, "delay #(.DELAY(9), .DATA_WIDTH(I_DATA)) delay_i( .clk (clk),  .reset (reset),  .enable (enable_ff),  .in (i_ff),  .out (i_delay_9),  .out_valid (i_delay_9_valid));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.

Starting vcs inline pass...
2 modules and 0 UDP read.
recompiling module inv_sqrt_tb
recompiling module fp_mul
Both modules done.
make[2]: Entering directory '/home/ksnl/eecs598/final-project/mimo-ofdm/csrc'
make[2]: Leaving directory '/home/ksnl/eecs598/final-project/mimo-ofdm/csrc'
make[2]: Entering directory '/home/ksnl/eecs598/final-project/mimo-ofdm/csrc'
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod a-x ../simv; fi
g++  -o ../simv      -rdynamic  -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir -Wl,-rpath=/usr/caen/vcs-2023.12-SP2-1/linux64/lib -L/usr/caen/vcs-2023.12-SP2-1/linux64/lib  -Wl,-rpath-link=./  /usr/lib64/libnuma.so.1   objs/amcQw_d.o   _3322080_archive_1.so   SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o            -lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -luclinative -lreversedebug /usr/caen/vcs-2023.12-SP2-1/linux64/lib/vcs_tls.o   -Wl,-whole-archive  -lvcsucli    -Wl,-no-whole-archive        _vcs_pli_stub_.o   /usr/caen/vcs-2023.12-SP2-1/linux64/lib/vcs_save_restore_new.o /usr/caen/verdi-2023.12-SP2-1/share/PLI/VCS/LINUX64/pli.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make[2]: Leaving directory '/home/ksnl/eecs598/final-project/mimo-ofdm/csrc'
Verdi KDB elaboration done and the database successfully generated: 0 error(s), 0 warning(s)
