$date
	Mon Nov 18 23:31:33 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module t_problem_jkff $end
$var wire 2 ! state [1:0] $end
$var wire 1 " B $end
$var wire 1 # A $end
$var reg 1 $ clk $end
$var reg 1 % res $end
$var reg 1 & x $end
$scope module jk $end
$var wire 1 ' Ja $end
$var wire 1 ( Jb $end
$var wire 1 ) Ka $end
$var wire 1 * Kb $end
$var wire 1 $ clk $end
$var wire 1 % res $end
$var wire 1 & x $end
$var wire 1 " B $end
$var wire 1 # A $end
$scope module jk1 $end
$var wire 1 $ Clk $end
$var wire 1 ' J $end
$var wire 1 + JK $end
$var wire 1 ) K $end
$var wire 1 % rst $end
$var wire 1 # Q $end
$scope module JK1 $end
$var wire 1 $ Clk $end
$var wire 1 + D $end
$var wire 1 % rst $end
$var reg 1 # Q $end
$upscope $end
$upscope $end
$scope module jk2 $end
$var wire 1 $ Clk $end
$var wire 1 ( J $end
$var wire 1 , JK $end
$var wire 1 * K $end
$var wire 1 % rst $end
$var wire 1 " Q $end
$scope module JK1 $end
$var wire 1 $ Clk $end
$var wire 1 , D $end
$var wire 1 % rst $end
$var reg 1 " Q $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x,
x+
x*
x)
x(
x'
0&
1%
0$
x#
x"
bx !
$end
#5
1+
1*
0,
1'
0(
0)
0#
b0 !
0"
0%
1$
#10
0+
0'
0*
1%
0$
1&
#15
1$
#20
0$
#25
1$
#30
0$
#35
1$
#40
1+
1'
1*
0$
0&
#45
1,
0*
1(
b10 !
1#
1$
#50
0$
#55
0+
0'
1)
b11 !
1"
1$
#60
0$
#65
0,
1*
0(
b1 !
0#
1$
#70
1,
0)
0*
0$
1&
#75
1$
#80
0$
#85
1$
#90
0$
#95
1$
#100
0,
1)
1*
0$
0&
#105
1+
1'
0)
b0 !
0"
1$
#110
0$
#115
1,
0*
1(
b10 !
1#
1$
#120
0$
#125
0+
0'
1)
b11 !
1"
1$
#130
0$
#135
0,
1*
0(
b1 !
0#
1$
#140
0$
#150
