<profile>

<section name = "Vitis HLS Report for 'backProp_64_8_8_Pipeline_VITIS_LOOP_81_1'" level="0">
<item name = "Date">Fri Mar 21 12:04:48 2025
</item>
<item name = "Version">2024.1 (Build 5069499 on May 21 2024)</item>
<item name = "Project">accelerator</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu3eg-sfvc784-1-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.756 ns, 2.00 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">329, 329, 3.290 us, 3.290 us, 328, 328, loop auto-rewind stp(delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_81_1">327, 327, 47, 40, 1, 8, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 26, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 0, 43, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 536, -</column>
<column name="Register">-, -, 2043, -, -</column>
<specialColumn name="Available">432, 360, 141120, 70560, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, 1, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="sparsemux_17_3_64_1_1_U1225">sparsemux_17_3_64_1_1, 0, 0, 0, 43, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_28_fu_573_p2">+, 0, 0, 12, 4, 1</column>
<column name="icmp_ln81_fu_555_p2">icmp, 0, 0, 12, 4, 5</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="add_i_711_fu_172">9, 2, 64, 128</column>
<column name="add_i_713_fu_176">9, 2, 64, 128</column>
<column name="add_i_715_fu_180">9, 2, 64, 128</column>
<column name="add_i_71_fu_152">9, 2, 64, 128</column>
<column name="add_i_73_fu_156">9, 2, 64, 128</column>
<column name="add_i_75_fu_160">9, 2, 64, 128</column>
<column name="add_i_77_fu_164">9, 2, 64, 128</column>
<column name="add_i_79_fu_168">9, 2, 64, 128</column>
<column name="ap_NS_fsm">183, 41, 1, 41</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0_reg">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i">9, 2, 4, 8</column>
<column name="grp_fu_448_p0">14, 3, 64, 192</column>
<column name="grp_fu_448_p1">43, 8, 64, 512</column>
<column name="grp_fu_452_p0">49, 9, 64, 576</column>
<column name="grp_fu_452_p1">49, 9, 64, 576</column>
<column name="i_27_fu_116">9, 2, 4, 8</column>
<column name="mux_case_0_fu_120">9, 2, 64, 128</column>
<column name="mux_case_1_fu_124">9, 2, 64, 128</column>
<column name="mux_case_2_fu_128">9, 2, 64, 128</column>
<column name="mux_case_3_fu_132">9, 2, 64, 128</column>
<column name="mux_case_4_fu_136">9, 2, 64, 128</column>
<column name="mux_case_5_fu_140">9, 2, 64, 128</column>
<column name="mux_case_6_fu_144">9, 2, 64, 128</column>
<column name="mux_case_7_fu_148">9, 2, 64, 128</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_i_711_fu_172">64, 0, 64, 0</column>
<column name="add_i_713_fu_176">64, 0, 64, 0</column>
<column name="add_i_715_fu_180">64, 0, 64, 0</column>
<column name="add_i_71_fu_152">64, 0, 64, 0</column>
<column name="add_i_73_fu_156">64, 0, 64, 0</column>
<column name="add_i_75_fu_160">64, 0, 64, 0</column>
<column name="add_i_77_fu_164">64, 0, 64, 0</column>
<column name="add_i_79_fu_168">64, 0, 64, 0</column>
<column name="ap_CS_fsm">40, 0, 40, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="i_27_fu_116">4, 0, 4, 0</column>
<column name="i_28_reg_1051">4, 0, 4, 0</column>
<column name="i_reg_961">4, 0, 4, 0</column>
<column name="icmp_ln81_reg_967">1, 0, 1, 0</column>
<column name="mul_i_1_reg_1065">64, 0, 64, 0</column>
<column name="mul_i_2_reg_1070">64, 0, 64, 0</column>
<column name="mul_i_3_reg_1075">64, 0, 64, 0</column>
<column name="mul_i_4_reg_1080">64, 0, 64, 0</column>
<column name="mul_i_6_reg_1085">64, 0, 64, 0</column>
<column name="mul_i_7_reg_1090">64, 0, 64, 0</column>
<column name="mux_case_0_fu_120">64, 0, 64, 0</column>
<column name="mux_case_1_fu_124">64, 0, 64, 0</column>
<column name="mux_case_2_fu_128">64, 0, 64, 0</column>
<column name="mux_case_3_fu_132">64, 0, 64, 0</column>
<column name="mux_case_4_fu_136">64, 0, 64, 0</column>
<column name="mux_case_5_fu_140">64, 0, 64, 0</column>
<column name="mux_case_6_fu_144">64, 0, 64, 0</column>
<column name="mux_case_7_fu_148">64, 0, 64, 0</column>
<column name="reg_457">64, 0, 64, 0</column>
<column name="reg_462">64, 0, 64, 0</column>
<column name="trunc_ln81_reg_1056">3, 0, 3, 0</column>
<column name="w_l_plus1_T_71_load_reg_1016">64, 0, 64, 0</column>
<column name="w_l_plus1_T_72_load_reg_1021">64, 0, 64, 0</column>
<column name="w_l_plus1_T_73_load_reg_1026">64, 0, 64, 0</column>
<column name="w_l_plus1_T_74_load_reg_1031">64, 0, 64, 0</column>
<column name="w_l_plus1_T_75_load_reg_1036">64, 0, 64, 0</column>
<column name="w_l_plus1_T_76_load_reg_1041">64, 0, 64, 0</column>
<column name="w_l_plus1_T_77_load_reg_1046">64, 0, 64, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, backProp&lt;64, 8, 8&gt;_Pipeline_VITIS_LOOP_81_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, backProp&lt;64, 8, 8&gt;_Pipeline_VITIS_LOOP_81_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, backProp&lt;64, 8, 8&gt;_Pipeline_VITIS_LOOP_81_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, backProp&lt;64, 8, 8&gt;_Pipeline_VITIS_LOOP_81_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, backProp&lt;64, 8, 8&gt;_Pipeline_VITIS_LOOP_81_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, backProp&lt;64, 8, 8&gt;_Pipeline_VITIS_LOOP_81_1, return value</column>
<column name="grp_fu_1902_p_din0">out, 64, ap_ctrl_hs, backProp&lt;64, 8, 8&gt;_Pipeline_VITIS_LOOP_81_1, return value</column>
<column name="grp_fu_1902_p_din1">out, 64, ap_ctrl_hs, backProp&lt;64, 8, 8&gt;_Pipeline_VITIS_LOOP_81_1, return value</column>
<column name="grp_fu_1902_p_opcode">out, 1, ap_ctrl_hs, backProp&lt;64, 8, 8&gt;_Pipeline_VITIS_LOOP_81_1, return value</column>
<column name="grp_fu_1902_p_dout0">in, 64, ap_ctrl_hs, backProp&lt;64, 8, 8&gt;_Pipeline_VITIS_LOOP_81_1, return value</column>
<column name="grp_fu_1902_p_ce">out, 1, ap_ctrl_hs, backProp&lt;64, 8, 8&gt;_Pipeline_VITIS_LOOP_81_1, return value</column>
<column name="grp_fu_1906_p_din0">out, 64, ap_ctrl_hs, backProp&lt;64, 8, 8&gt;_Pipeline_VITIS_LOOP_81_1, return value</column>
<column name="grp_fu_1906_p_din1">out, 64, ap_ctrl_hs, backProp&lt;64, 8, 8&gt;_Pipeline_VITIS_LOOP_81_1, return value</column>
<column name="grp_fu_1906_p_dout0">in, 64, ap_ctrl_hs, backProp&lt;64, 8, 8&gt;_Pipeline_VITIS_LOOP_81_1, return value</column>
<column name="grp_fu_1906_p_ce">out, 1, ap_ctrl_hs, backProp&lt;64, 8, 8&gt;_Pipeline_VITIS_LOOP_81_1, return value</column>
<column name="w_l_plus1_T_address0">out, 3, ap_memory, w_l_plus1_T, array</column>
<column name="w_l_plus1_T_ce0">out, 1, ap_memory, w_l_plus1_T, array</column>
<column name="w_l_plus1_T_q0">in, 64, ap_memory, w_l_plus1_T, array</column>
<column name="p_read">in, 64, ap_none, p_read, scalar</column>
<column name="w_l_plus1_T_71_address0">out, 3, ap_memory, w_l_plus1_T_71, array</column>
<column name="w_l_plus1_T_71_ce0">out, 1, ap_memory, w_l_plus1_T_71, array</column>
<column name="w_l_plus1_T_71_q0">in, 64, ap_memory, w_l_plus1_T_71, array</column>
<column name="p_read1">in, 64, ap_none, p_read1, scalar</column>
<column name="w_l_plus1_T_72_address0">out, 3, ap_memory, w_l_plus1_T_72, array</column>
<column name="w_l_plus1_T_72_ce0">out, 1, ap_memory, w_l_plus1_T_72, array</column>
<column name="w_l_plus1_T_72_q0">in, 64, ap_memory, w_l_plus1_T_72, array</column>
<column name="p_read2">in, 64, ap_none, p_read2, scalar</column>
<column name="w_l_plus1_T_73_address0">out, 3, ap_memory, w_l_plus1_T_73, array</column>
<column name="w_l_plus1_T_73_ce0">out, 1, ap_memory, w_l_plus1_T_73, array</column>
<column name="w_l_plus1_T_73_q0">in, 64, ap_memory, w_l_plus1_T_73, array</column>
<column name="p_read3">in, 64, ap_none, p_read3, scalar</column>
<column name="w_l_plus1_T_74_address0">out, 3, ap_memory, w_l_plus1_T_74, array</column>
<column name="w_l_plus1_T_74_ce0">out, 1, ap_memory, w_l_plus1_T_74, array</column>
<column name="w_l_plus1_T_74_q0">in, 64, ap_memory, w_l_plus1_T_74, array</column>
<column name="p_read4">in, 64, ap_none, p_read4, scalar</column>
<column name="w_l_plus1_T_75_address0">out, 3, ap_memory, w_l_plus1_T_75, array</column>
<column name="w_l_plus1_T_75_ce0">out, 1, ap_memory, w_l_plus1_T_75, array</column>
<column name="w_l_plus1_T_75_q0">in, 64, ap_memory, w_l_plus1_T_75, array</column>
<column name="p_read5">in, 64, ap_none, p_read5, scalar</column>
<column name="w_l_plus1_T_76_address0">out, 3, ap_memory, w_l_plus1_T_76, array</column>
<column name="w_l_plus1_T_76_ce0">out, 1, ap_memory, w_l_plus1_T_76, array</column>
<column name="w_l_plus1_T_76_q0">in, 64, ap_memory, w_l_plus1_T_76, array</column>
<column name="p_read6">in, 64, ap_none, p_read6, scalar</column>
<column name="w_l_plus1_T_77_address0">out, 3, ap_memory, w_l_plus1_T_77, array</column>
<column name="w_l_plus1_T_77_ce0">out, 1, ap_memory, w_l_plus1_T_77, array</column>
<column name="w_l_plus1_T_77_q0">in, 64, ap_memory, w_l_plus1_T_77, array</column>
<column name="p_read7">in, 64, ap_none, p_read7, scalar</column>
<column name="add_i_715_out">out, 64, ap_vld, add_i_715_out, pointer</column>
<column name="add_i_715_out_ap_vld">out, 1, ap_vld, add_i_715_out, pointer</column>
<column name="add_i_713_out">out, 64, ap_vld, add_i_713_out, pointer</column>
<column name="add_i_713_out_ap_vld">out, 1, ap_vld, add_i_713_out, pointer</column>
<column name="add_i_711_out">out, 64, ap_vld, add_i_711_out, pointer</column>
<column name="add_i_711_out_ap_vld">out, 1, ap_vld, add_i_711_out, pointer</column>
<column name="add_i_79_out">out, 64, ap_vld, add_i_79_out, pointer</column>
<column name="add_i_79_out_ap_vld">out, 1, ap_vld, add_i_79_out, pointer</column>
<column name="add_i_77_out">out, 64, ap_vld, add_i_77_out, pointer</column>
<column name="add_i_77_out_ap_vld">out, 1, ap_vld, add_i_77_out, pointer</column>
<column name="add_i_75_out">out, 64, ap_vld, add_i_75_out, pointer</column>
<column name="add_i_75_out_ap_vld">out, 1, ap_vld, add_i_75_out, pointer</column>
<column name="add_i_73_out">out, 64, ap_vld, add_i_73_out, pointer</column>
<column name="add_i_73_out_ap_vld">out, 1, ap_vld, add_i_73_out, pointer</column>
<column name="add_i_71_out">out, 64, ap_vld, add_i_71_out, pointer</column>
<column name="add_i_71_out_ap_vld">out, 1, ap_vld, add_i_71_out, pointer</column>
<column name="mux_case_7_out">out, 64, ap_vld, mux_case_7_out, pointer</column>
<column name="mux_case_7_out_ap_vld">out, 1, ap_vld, mux_case_7_out, pointer</column>
<column name="mux_case_6_out">out, 64, ap_vld, mux_case_6_out, pointer</column>
<column name="mux_case_6_out_ap_vld">out, 1, ap_vld, mux_case_6_out, pointer</column>
<column name="mux_case_5_out">out, 64, ap_vld, mux_case_5_out, pointer</column>
<column name="mux_case_5_out_ap_vld">out, 1, ap_vld, mux_case_5_out, pointer</column>
<column name="mux_case_4_out">out, 64, ap_vld, mux_case_4_out, pointer</column>
<column name="mux_case_4_out_ap_vld">out, 1, ap_vld, mux_case_4_out, pointer</column>
<column name="mux_case_3_out">out, 64, ap_vld, mux_case_3_out, pointer</column>
<column name="mux_case_3_out_ap_vld">out, 1, ap_vld, mux_case_3_out, pointer</column>
<column name="mux_case_2_out">out, 64, ap_vld, mux_case_2_out, pointer</column>
<column name="mux_case_2_out_ap_vld">out, 1, ap_vld, mux_case_2_out, pointer</column>
<column name="mux_case_1_out">out, 64, ap_vld, mux_case_1_out, pointer</column>
<column name="mux_case_1_out_ap_vld">out, 1, ap_vld, mux_case_1_out, pointer</column>
<column name="mux_case_0_out">out, 64, ap_vld, mux_case_0_out, pointer</column>
<column name="mux_case_0_out_ap_vld">out, 1, ap_vld, mux_case_0_out, pointer</column>
</table>
</item>
</section>
</profile>
