xpm_cdc.sv,systemverilog,xil_defaultlib,../../../../../../Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../PROJECT.srcs/sources_1/ip/clk_wiz_1"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../Xilinx/Vivado/2018.3/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../PROJECT.srcs/sources_1/ip/clk_wiz_1"
clk_wiz_1_sim_netlist.vhdl,vhdl,xil_defaultlib,../../../../PROJECT.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1_sim_netlist.vhdl,incdir="../../../../PROJECT.srcs/sources_1/ip/clk_wiz_1"
glbl.v,Verilog,xil_defaultlib,glbl.v
