202401311208
Meta Tags: #class  
Tags: [[Verilog]] [[CSE 320]]

# 1_31_2024

## Compiler Directives

\` = 'macro'

- \`timescale
	- \`timescale time_unit/time_precision
	- time_unit -> unit of measurement of delays
	- time_precision -> how delays are rounded

>[!example]
>```
>`timescale 1ns/1ns;
>```
>\#1 -> 1 ns
>\#1.6 -> 2 ns

>[!example]
>```
>`timescale 1ns/1ps;
>```
>\#1 -> 1 ns
>\#1.6 -> 1.6 ns or 10\*1000 + 600 = 10600 ps

- \`include
	- Similar to `#include` in [[C]]
	- \`include "full_adder.v"

- \`define

>[!example]
>```
>`define wordsize 16
>reg [wordsize-1:0] A;
>```

- \`ifdef, \`elsif, \`else, \`endif

>[!example]
>```
>`define behavioral
>
>`ifdef behavioral
>	//behavioral code for FSM
>`elsif dataflow
>	//dataflow code for FSM
>`else
>	//structural code for FSM
>`endif
>```

## Parameters

parameter constant_name = constant_value

>[!example]
>```
>parameter MSB = 15;
>parameter [31:0] decim = 1'b1;
>```

- You can define constant values in a module using the **parameter**.
- The parameter can be used to customize the module instances.
	- Different from \`define. It is NOT A MACRO.
	- The parameter values can be changed *at module instantiation* or by using *defparam* statement.

>[!example] Module Instantiation Override
>```
>design_ip #(P1 = n1, P2 = n2) inst_d0 (...);
>```

>[!example] Use of defparam to override
>```
>defparam inst_d0.P1 = n1;
>```

## Arrays

Vector:
`reg [7:0] eight_bit_register; //one 8-bit register`

>8'b00000001

Array: **Range after the identifier**
`reg eight_bit_register [7:0]; //an array of 8 1-bit registers`

An array of vectors:
`reg [7:0] eight_bit_register_array [15:0];`

Each register stores 7-0+1 bits.

## Multi-Dimensional Array

>[!example]
>```
>integer matrixA [0:2][0:2] = {{1,2,3},{4,5,6},{7,8,9}};
>```

## Loops in Verilog

- Forever loop

>[!example]
>```
>initial begin
>	clk = 1'b0;
>	forever #10 clk = ~clk;
>end
>```

- For loop

>[!example]
>```
>reg [7:0] eight_bit_register_array [15:0];
>
>for (i = 0; i < 16; i = i + 1)
>begin
>	eight_bit_register_array[i] = 8'b00000000;
>end
>```

- While loop
	- Condition is tested before each iteration

>[!example]
>```
>`define MAX 100
>
>module counter_100;
>	integer count;
>	
>	initial begin
>		count = 0;
>		while (count < `MAX) begin
>			count = count + 1;
>		end
>	
>	$display("number = %d", count);
>	end
>	
>endmodule
>```

- Repeat Loop
	- repeats the sequential statements for specific times

>[!example]
>```
>repeat(8)
>	begin
>		x = x+1;
>		y = y+2;
>	end
>```

## Testbench

- A piece of Verilog code to
	- Provide Inputs to Design Under Test (DUT)
	- Receive Outputs from DUT
	- Compare with Expected Output Response

### Generating Clock

>[!example]
>```
>reg clk;
>parameter period = 10;
>initial begin
>	clk = 0;
>	forever begin
>		#(period) clk = ~clk;
>	end
>end
>```

### Assign Values to DUT Inputs

- Before the clock edge
- At the negedge of the clock (if the DUT works at posedge) and vice-versa

### Initialize/Reset

>[!example]
>```
>reg clk;
>parameter period = 10;
>initial begin
>	clk = 0;
>	forever begin
>		#(period) clk = ~clk;
>	end
>end
>
>initial begin
>	reset = 1;
>	repeat(5) #(period);
>	reset = 0;
>end
>
>initial begin
>	#80;
>	inpA = 10; inpB = 20;
>	...
>end
>```

period = 1/2 of actual period








---
# *References*