Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2.1 (win64) Build 5266912 Sun Dec 15 09:03:24 MST 2024
| Date         : Wed Mar 12 23:10:52 2025
| Host         : PKLT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Upcounter_timing_summary_routed.rpt -pb Top_Upcounter_timing_summary_routed.pb -rpx Top_Upcounter_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Upcounter
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    19          
TIMING-18  Warning           Missing input or output delay  9           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (19)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (38)
5. checking no_input_delay (3)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (19)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: U_BTN_Debounce_CLEAR/r_1khz_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_BTN_Debounce_RUN_STOP/r_1khz_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U_fnd_cntl/U_Clk_Divider/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (38)
-------------------------------------------------
 There are 38 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.937        0.000                      0                  146        0.192        0.000                      0                  146        4.500        0.000                       0                   103  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.937        0.000                      0                  146        0.192        0.000                      0                  146        4.500        0.000                       0                   103  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.937ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.192ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.937ns  (required time - arrival time)
  Source:                 U_DP/U_Tick_100hz/r_counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/U_Tick_100hz/r_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.036ns  (logic 1.087ns (26.931%)  route 2.949ns (73.069%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.617     5.138    U_DP/U_Tick_100hz/CLK
    SLICE_X61Y25         FDCE                                         r  U_DP/U_Tick_100hz/r_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.419     5.557 f  U_DP/U_Tick_100hz/r_counter_reg[16]/Q
                         net (fo=2, routed)           0.659     6.216    U_DP/U_Tick_100hz/r_counter[16]
    SLICE_X61Y26         LUT4 (Prop_lut4_I1_O)        0.296     6.512 r  U_DP/U_Tick_100hz/r_counter[19]_i_5/O
                         net (fo=1, routed)           0.441     6.954    U_DP/U_Tick_100hz/r_counter[19]_i_5_n_0
    SLICE_X61Y25         LUT5 (Prop_lut5_I4_O)        0.124     7.078 r  U_DP/U_Tick_100hz/r_counter[19]_i_3/O
                         net (fo=1, routed)           0.894     7.972    U_DP/U_Tick_100hz/r_counter[19]_i_3_n_0
    SLICE_X61Y22         LUT6 (Prop_lut6_I4_O)        0.124     8.096 f  U_DP/U_Tick_100hz/r_counter[19]_i_2/O
                         net (fo=20, routed)          0.955     9.051    U_DP/U_Tick_100hz/r_tick_100hz
    SLICE_X61Y26         LUT2 (Prop_lut2_I0_O)        0.124     9.175 r  U_DP/U_Tick_100hz/r_counter[14]_i_1/O
                         net (fo=1, routed)           0.000     9.175    U_DP/U_Tick_100hz/r_counter_0[14]
    SLICE_X61Y26         FDCE                                         r  U_DP/U_Tick_100hz/r_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.503    14.844    U_DP/U_Tick_100hz/CLK
    SLICE_X61Y26         FDCE                                         r  U_DP/U_Tick_100hz/r_counter_reg[14]/C
                         clock pessimism              0.274    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X61Y26         FDCE (Setup_fdce_C_D)        0.029    15.112    U_DP/U_Tick_100hz/r_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                          -9.175    
  -------------------------------------------------------------------
                         slack                                  5.937    

Slack (MET) :             5.941ns  (required time - arrival time)
  Source:                 U_DP/U_Tick_100hz/r_counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/U_Tick_100hz/r_counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.034ns  (logic 1.087ns (26.944%)  route 2.947ns (73.056%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.617     5.138    U_DP/U_Tick_100hz/CLK
    SLICE_X61Y25         FDCE                                         r  U_DP/U_Tick_100hz/r_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.419     5.557 f  U_DP/U_Tick_100hz/r_counter_reg[16]/Q
                         net (fo=2, routed)           0.659     6.216    U_DP/U_Tick_100hz/r_counter[16]
    SLICE_X61Y26         LUT4 (Prop_lut4_I1_O)        0.296     6.512 r  U_DP/U_Tick_100hz/r_counter[19]_i_5/O
                         net (fo=1, routed)           0.441     6.954    U_DP/U_Tick_100hz/r_counter[19]_i_5_n_0
    SLICE_X61Y25         LUT5 (Prop_lut5_I4_O)        0.124     7.078 r  U_DP/U_Tick_100hz/r_counter[19]_i_3/O
                         net (fo=1, routed)           0.894     7.972    U_DP/U_Tick_100hz/r_counter[19]_i_3_n_0
    SLICE_X61Y22         LUT6 (Prop_lut6_I4_O)        0.124     8.096 f  U_DP/U_Tick_100hz/r_counter[19]_i_2/O
                         net (fo=20, routed)          0.953     9.049    U_DP/U_Tick_100hz/r_tick_100hz
    SLICE_X61Y26         LUT2 (Prop_lut2_I0_O)        0.124     9.173 r  U_DP/U_Tick_100hz/r_counter[18]_i_1/O
                         net (fo=1, routed)           0.000     9.173    U_DP/U_Tick_100hz/r_counter_0[18]
    SLICE_X61Y26         FDCE                                         r  U_DP/U_Tick_100hz/r_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.503    14.844    U_DP/U_Tick_100hz/CLK
    SLICE_X61Y26         FDCE                                         r  U_DP/U_Tick_100hz/r_counter_reg[18]/C
                         clock pessimism              0.274    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X61Y26         FDCE (Setup_fdce_C_D)        0.031    15.114    U_DP/U_Tick_100hz/r_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                          -9.173    
  -------------------------------------------------------------------
                         slack                                  5.941    

Slack (MET) :             5.955ns  (required time - arrival time)
  Source:                 U_DP/U_Tick_100hz/r_counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/U_Tick_100hz/r_tick_100hz_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.931ns  (logic 0.963ns (24.496%)  route 2.968ns (75.504%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.617     5.138    U_DP/U_Tick_100hz/CLK
    SLICE_X61Y25         FDCE                                         r  U_DP/U_Tick_100hz/r_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.419     5.557 r  U_DP/U_Tick_100hz/r_counter_reg[16]/Q
                         net (fo=2, routed)           0.659     6.216    U_DP/U_Tick_100hz/r_counter[16]
    SLICE_X61Y26         LUT4 (Prop_lut4_I1_O)        0.296     6.512 f  U_DP/U_Tick_100hz/r_counter[19]_i_5/O
                         net (fo=1, routed)           0.441     6.954    U_DP/U_Tick_100hz/r_counter[19]_i_5_n_0
    SLICE_X61Y25         LUT5 (Prop_lut5_I4_O)        0.124     7.078 f  U_DP/U_Tick_100hz/r_counter[19]_i_3/O
                         net (fo=1, routed)           0.894     7.972    U_DP/U_Tick_100hz/r_counter[19]_i_3_n_0
    SLICE_X61Y22         LUT6 (Prop_lut6_I4_O)        0.124     8.096 r  U_DP/U_Tick_100hz/r_counter[19]_i_2/O
                         net (fo=20, routed)          0.974     9.070    U_DP/U_Tick_100hz/r_tick_100hz
    SLICE_X60Y26         FDCE                                         r  U_DP/U_Tick_100hz/r_tick_100hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.503    14.844    U_DP/U_Tick_100hz/CLK
    SLICE_X60Y26         FDCE                                         r  U_DP/U_Tick_100hz/r_tick_100hz_reg/C
                         clock pessimism              0.274    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X60Y26         FDCE (Setup_fdce_C_D)       -0.058    15.025    U_DP/U_Tick_100hz/r_tick_100hz_reg
  -------------------------------------------------------------------
                         required time                         15.025    
                         arrival time                          -9.070    
  -------------------------------------------------------------------
                         slack                                  5.955    

Slack (MET) :             5.957ns  (required time - arrival time)
  Source:                 U_DP/U_Tick_100hz/r_counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/U_Tick_100hz/r_counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.062ns  (logic 1.113ns (27.398%)  route 2.949ns (72.602%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.617     5.138    U_DP/U_Tick_100hz/CLK
    SLICE_X61Y25         FDCE                                         r  U_DP/U_Tick_100hz/r_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.419     5.557 f  U_DP/U_Tick_100hz/r_counter_reg[16]/Q
                         net (fo=2, routed)           0.659     6.216    U_DP/U_Tick_100hz/r_counter[16]
    SLICE_X61Y26         LUT4 (Prop_lut4_I1_O)        0.296     6.512 r  U_DP/U_Tick_100hz/r_counter[19]_i_5/O
                         net (fo=1, routed)           0.441     6.954    U_DP/U_Tick_100hz/r_counter[19]_i_5_n_0
    SLICE_X61Y25         LUT5 (Prop_lut5_I4_O)        0.124     7.078 r  U_DP/U_Tick_100hz/r_counter[19]_i_3/O
                         net (fo=1, routed)           0.894     7.972    U_DP/U_Tick_100hz/r_counter[19]_i_3_n_0
    SLICE_X61Y22         LUT6 (Prop_lut6_I4_O)        0.124     8.096 f  U_DP/U_Tick_100hz/r_counter[19]_i_2/O
                         net (fo=20, routed)          0.955     9.051    U_DP/U_Tick_100hz/r_tick_100hz
    SLICE_X61Y26         LUT2 (Prop_lut2_I0_O)        0.150     9.201 r  U_DP/U_Tick_100hz/r_counter[17]_i_1/O
                         net (fo=1, routed)           0.000     9.201    U_DP/U_Tick_100hz/r_counter_0[17]
    SLICE_X61Y26         FDCE                                         r  U_DP/U_Tick_100hz/r_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.503    14.844    U_DP/U_Tick_100hz/CLK
    SLICE_X61Y26         FDCE                                         r  U_DP/U_Tick_100hz/r_counter_reg[17]/C
                         clock pessimism              0.274    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X61Y26         FDCE (Setup_fdce_C_D)        0.075    15.158    U_DP/U_Tick_100hz/r_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.158    
                         arrival time                          -9.201    
  -------------------------------------------------------------------
                         slack                                  5.957    

Slack (MET) :             5.959ns  (required time - arrival time)
  Source:                 U_DP/U_Tick_100hz/r_counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/U_Tick_100hz/r_counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.060ns  (logic 1.113ns (27.412%)  route 2.947ns (72.588%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.617     5.138    U_DP/U_Tick_100hz/CLK
    SLICE_X61Y25         FDCE                                         r  U_DP/U_Tick_100hz/r_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.419     5.557 f  U_DP/U_Tick_100hz/r_counter_reg[16]/Q
                         net (fo=2, routed)           0.659     6.216    U_DP/U_Tick_100hz/r_counter[16]
    SLICE_X61Y26         LUT4 (Prop_lut4_I1_O)        0.296     6.512 r  U_DP/U_Tick_100hz/r_counter[19]_i_5/O
                         net (fo=1, routed)           0.441     6.954    U_DP/U_Tick_100hz/r_counter[19]_i_5_n_0
    SLICE_X61Y25         LUT5 (Prop_lut5_I4_O)        0.124     7.078 r  U_DP/U_Tick_100hz/r_counter[19]_i_3/O
                         net (fo=1, routed)           0.894     7.972    U_DP/U_Tick_100hz/r_counter[19]_i_3_n_0
    SLICE_X61Y22         LUT6 (Prop_lut6_I4_O)        0.124     8.096 f  U_DP/U_Tick_100hz/r_counter[19]_i_2/O
                         net (fo=20, routed)          0.953     9.049    U_DP/U_Tick_100hz/r_tick_100hz
    SLICE_X61Y26         LUT2 (Prop_lut2_I0_O)        0.150     9.199 r  U_DP/U_Tick_100hz/r_counter[19]_i_1/O
                         net (fo=1, routed)           0.000     9.199    U_DP/U_Tick_100hz/r_counter_0[19]
    SLICE_X61Y26         FDCE                                         r  U_DP/U_Tick_100hz/r_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.503    14.844    U_DP/U_Tick_100hz/CLK
    SLICE_X61Y26         FDCE                                         r  U_DP/U_Tick_100hz/r_counter_reg[19]/C
                         clock pessimism              0.274    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X61Y26         FDCE (Setup_fdce_C_D)        0.075    15.158    U_DP/U_Tick_100hz/r_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.158    
                         arrival time                          -9.199    
  -------------------------------------------------------------------
                         slack                                  5.959    

Slack (MET) :             5.997ns  (required time - arrival time)
  Source:                 U_DP/U_Count_Min/counter_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/U_Count_Hour/counter_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.764ns  (logic 1.263ns (33.558%)  route 2.501ns (66.442%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.623     5.144    U_DP/U_Count_Min/CLK
    SLICE_X60Y28         FDCE                                         r  U_DP/U_Count_Min/counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.478     5.622 r  U_DP/U_Count_Min/counter_reg_reg[3]/Q
                         net (fo=8, routed)           0.852     6.474    U_DP/U_Count_Min/w_min[3]
    SLICE_X61Y29         LUT2 (Prop_lut2_I0_O)        0.329     6.803 f  U_DP/U_Count_Min/counter_reg[5]_i_3__0/O
                         net (fo=2, routed)           0.536     7.340    U_DP/U_Count_Min/counter_reg[5]_i_3__0_n_0
    SLICE_X60Y29         LUT6 (Prop_lut6_I1_O)        0.332     7.672 f  U_DP/U_Count_Min/counter_reg[4]_i_2__0/O
                         net (fo=4, routed)           0.478     8.150    U_DP/U_Count_Msec/counter_reg_reg[5]_2
    SLICE_X60Y29         LUT6 (Prop_lut6_I5_O)        0.124     8.274 r  U_DP/U_Count_Msec/counter_reg[5]_i_1__1/O
                         net (fo=6, routed)           0.634     8.908    U_DP/U_Count_Hour/E[0]
    SLICE_X64Y29         FDCE                                         r  U_DP/U_Count_Hour/counter_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.508    14.849    U_DP/U_Count_Hour/CLK
    SLICE_X64Y29         FDCE                                         r  U_DP/U_Count_Hour/counter_reg_reg[2]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X64Y29         FDCE (Setup_fdce_C_CE)      -0.169    14.905    U_DP/U_Count_Hour/counter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.905    
                         arrival time                          -8.908    
  -------------------------------------------------------------------
                         slack                                  5.997    

Slack (MET) :             5.997ns  (required time - arrival time)
  Source:                 U_DP/U_Count_Min/counter_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/U_Count_Hour/counter_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.764ns  (logic 1.263ns (33.558%)  route 2.501ns (66.442%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.623     5.144    U_DP/U_Count_Min/CLK
    SLICE_X60Y28         FDCE                                         r  U_DP/U_Count_Min/counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.478     5.622 r  U_DP/U_Count_Min/counter_reg_reg[3]/Q
                         net (fo=8, routed)           0.852     6.474    U_DP/U_Count_Min/w_min[3]
    SLICE_X61Y29         LUT2 (Prop_lut2_I0_O)        0.329     6.803 f  U_DP/U_Count_Min/counter_reg[5]_i_3__0/O
                         net (fo=2, routed)           0.536     7.340    U_DP/U_Count_Min/counter_reg[5]_i_3__0_n_0
    SLICE_X60Y29         LUT6 (Prop_lut6_I1_O)        0.332     7.672 f  U_DP/U_Count_Min/counter_reg[4]_i_2__0/O
                         net (fo=4, routed)           0.478     8.150    U_DP/U_Count_Msec/counter_reg_reg[5]_2
    SLICE_X60Y29         LUT6 (Prop_lut6_I5_O)        0.124     8.274 r  U_DP/U_Count_Msec/counter_reg[5]_i_1__1/O
                         net (fo=6, routed)           0.634     8.908    U_DP/U_Count_Hour/E[0]
    SLICE_X64Y29         FDCE                                         r  U_DP/U_Count_Hour/counter_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.508    14.849    U_DP/U_Count_Hour/CLK
    SLICE_X64Y29         FDCE                                         r  U_DP/U_Count_Hour/counter_reg_reg[3]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X64Y29         FDCE (Setup_fdce_C_CE)      -0.169    14.905    U_DP/U_Count_Hour/counter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.905    
                         arrival time                          -8.908    
  -------------------------------------------------------------------
                         slack                                  5.997    

Slack (MET) :             5.997ns  (required time - arrival time)
  Source:                 U_DP/U_Count_Min/counter_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/U_Count_Hour/counter_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.764ns  (logic 1.263ns (33.558%)  route 2.501ns (66.442%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.623     5.144    U_DP/U_Count_Min/CLK
    SLICE_X60Y28         FDCE                                         r  U_DP/U_Count_Min/counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.478     5.622 r  U_DP/U_Count_Min/counter_reg_reg[3]/Q
                         net (fo=8, routed)           0.852     6.474    U_DP/U_Count_Min/w_min[3]
    SLICE_X61Y29         LUT2 (Prop_lut2_I0_O)        0.329     6.803 f  U_DP/U_Count_Min/counter_reg[5]_i_3__0/O
                         net (fo=2, routed)           0.536     7.340    U_DP/U_Count_Min/counter_reg[5]_i_3__0_n_0
    SLICE_X60Y29         LUT6 (Prop_lut6_I1_O)        0.332     7.672 f  U_DP/U_Count_Min/counter_reg[4]_i_2__0/O
                         net (fo=4, routed)           0.478     8.150    U_DP/U_Count_Msec/counter_reg_reg[5]_2
    SLICE_X60Y29         LUT6 (Prop_lut6_I5_O)        0.124     8.274 r  U_DP/U_Count_Msec/counter_reg[5]_i_1__1/O
                         net (fo=6, routed)           0.634     8.908    U_DP/U_Count_Hour/E[0]
    SLICE_X64Y29         FDCE                                         r  U_DP/U_Count_Hour/counter_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.508    14.849    U_DP/U_Count_Hour/CLK
    SLICE_X64Y29         FDCE                                         r  U_DP/U_Count_Hour/counter_reg_reg[4]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X64Y29         FDCE (Setup_fdce_C_CE)      -0.169    14.905    U_DP/U_Count_Hour/counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.905    
                         arrival time                          -8.908    
  -------------------------------------------------------------------
                         slack                                  5.997    

Slack (MET) :             5.997ns  (required time - arrival time)
  Source:                 U_DP/U_Count_Min/counter_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/U_Count_Hour/counter_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.764ns  (logic 1.263ns (33.558%)  route 2.501ns (66.442%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.623     5.144    U_DP/U_Count_Min/CLK
    SLICE_X60Y28         FDCE                                         r  U_DP/U_Count_Min/counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.478     5.622 r  U_DP/U_Count_Min/counter_reg_reg[3]/Q
                         net (fo=8, routed)           0.852     6.474    U_DP/U_Count_Min/w_min[3]
    SLICE_X61Y29         LUT2 (Prop_lut2_I0_O)        0.329     6.803 f  U_DP/U_Count_Min/counter_reg[5]_i_3__0/O
                         net (fo=2, routed)           0.536     7.340    U_DP/U_Count_Min/counter_reg[5]_i_3__0_n_0
    SLICE_X60Y29         LUT6 (Prop_lut6_I1_O)        0.332     7.672 f  U_DP/U_Count_Min/counter_reg[4]_i_2__0/O
                         net (fo=4, routed)           0.478     8.150    U_DP/U_Count_Msec/counter_reg_reg[5]_2
    SLICE_X60Y29         LUT6 (Prop_lut6_I5_O)        0.124     8.274 r  U_DP/U_Count_Msec/counter_reg[5]_i_1__1/O
                         net (fo=6, routed)           0.634     8.908    U_DP/U_Count_Hour/E[0]
    SLICE_X64Y29         FDCE                                         r  U_DP/U_Count_Hour/counter_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.508    14.849    U_DP/U_Count_Hour/CLK
    SLICE_X64Y29         FDCE                                         r  U_DP/U_Count_Hour/counter_reg_reg[5]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X64Y29         FDCE (Setup_fdce_C_CE)      -0.169    14.905    U_DP/U_Count_Hour/counter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.905    
                         arrival time                          -8.908    
  -------------------------------------------------------------------
                         slack                                  5.997    

Slack (MET) :             6.055ns  (required time - arrival time)
  Source:                 U_DP/U_Count_Msec/counter_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/U_Count_sec/counter_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.479ns  (logic 0.730ns (20.986%)  route 2.749ns (79.014%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.623     5.144    U_DP/U_Count_Msec/CLK
    SLICE_X59Y28         FDCE                                         r  U_DP/U_Count_Msec/counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y28         FDCE (Prop_fdce_C_Q)         0.456     5.600 r  U_DP/U_Count_Msec/counter_reg_reg[0]/Q
                         net (fo=9, routed)           1.311     6.911    U_DP/U_Count_Msec/Q[0]
    SLICE_X62Y31         LUT6 (Prop_lut6_I4_O)        0.124     7.035 f  U_DP/U_Count_Msec/counter_reg[2]_i_2/O
                         net (fo=5, routed)           0.851     7.886    U_DP/U_Count_Msec/counter_reg[2]_i_2_n_0
    SLICE_X60Y30         LUT4 (Prop_lut4_I2_O)        0.150     8.036 r  U_DP/U_Count_Msec/counter_reg[5]_i_1/O
                         net (fo=6, routed)           0.587     8.623    U_DP/U_Count_sec/E[0]
    SLICE_X61Y30         FDCE                                         r  U_DP/U_Count_sec/counter_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.507    14.848    U_DP/U_Count_sec/CLK
    SLICE_X61Y30         FDCE                                         r  U_DP/U_Count_sec/counter_reg_reg[0]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X61Y30         FDCE (Setup_fdce_C_CE)      -0.409    14.678    U_DP/U_Count_sec/counter_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.678    
                         arrival time                          -8.623    
  -------------------------------------------------------------------
                         slack                                  6.055    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 U_DP/U_Count_Msec/counter_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/U_Count_Msec/counter_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.855%)  route 0.141ns (43.145%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.586     1.469    U_DP/U_Count_Msec/CLK
    SLICE_X59Y30         FDCE                                         r  U_DP/U_Count_Msec/counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  U_DP/U_Count_Msec/counter_reg_reg[1]/Q
                         net (fo=11, routed)          0.141     1.751    U_DP/U_Count_Msec/w_msec[1]
    SLICE_X60Y30         LUT6 (Prop_lut6_I3_O)        0.045     1.796 r  U_DP/U_Count_Msec/counter_reg[4]_i_1__2/O
                         net (fo=1, routed)           0.000     1.796    U_DP/U_Count_Msec/counter_reg[4]_i_1__2_n_0
    SLICE_X60Y30         FDCE                                         r  U_DP/U_Count_Msec/counter_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.854     1.981    U_DP/U_Count_Msec/CLK
    SLICE_X60Y30         FDCE                                         r  U_DP/U_Count_Msec/counter_reg_reg[4]/C
                         clock pessimism             -0.498     1.483    
    SLICE_X60Y30         FDCE (Hold_fdce_C_D)         0.121     1.604    U_DP/U_Count_Msec/counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 U_Control_unit/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Control_unit/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.227ns (74.785%)  route 0.077ns (25.215%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.582     1.465    U_Control_unit/CLK
    SLICE_X58Y26         FDCE                                         r  U_Control_unit/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDCE (Prop_fdce_C_Q)         0.128     1.593 r  U_Control_unit/FSM_onehot_state_reg[2]/Q
                         net (fo=26, routed)          0.077     1.670    U_Control_unit/w_clear
    SLICE_X58Y26         LUT5 (Prop_lut5_I2_O)        0.099     1.769 r  U_Control_unit/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.769    U_Control_unit/FSM_onehot_state[0]_i_1_n_0
    SLICE_X58Y26         FDPE                                         r  U_Control_unit/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.849     1.976    U_Control_unit/CLK
    SLICE_X58Y26         FDPE                                         r  U_Control_unit/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.511     1.465    
    SLICE_X58Y26         FDPE (Hold_fdpe_C_D)         0.092     1.557    U_Control_unit/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 U_DP/U_Count_sec/counter_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/U_Count_sec/counter_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.440%)  route 0.132ns (41.560%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.587     1.470    U_DP/U_Count_sec/CLK
    SLICE_X63Y30         FDCE                                         r  U_DP/U_Count_sec/counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  U_DP/U_Count_sec/counter_reg_reg[1]/Q
                         net (fo=10, routed)          0.132     1.743    U_DP/U_Count_sec/w_sec[1]
    SLICE_X62Y30         LUT6 (Prop_lut6_I3_O)        0.045     1.788 r  U_DP/U_Count_sec/counter_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.788    U_DP/U_Count_sec/counter_reg[4]_i_1_n_0
    SLICE_X62Y30         FDCE                                         r  U_DP/U_Count_sec/counter_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.856     1.983    U_DP/U_Count_sec/CLK
    SLICE_X62Y30         FDCE                                         r  U_DP/U_Count_sec/counter_reg_reg[4]/C
                         clock pessimism             -0.500     1.483    
    SLICE_X62Y30         FDCE (Hold_fdce_C_D)         0.092     1.575    U_DP/U_Count_sec/counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 U_DP/U_Count_Msec/counter_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/U_Count_Msec/counter_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.189ns (53.918%)  route 0.162ns (46.082%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.584     1.467    U_DP/U_Count_Msec/CLK
    SLICE_X59Y28         FDCE                                         r  U_DP/U_Count_Msec/counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y28         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  U_DP/U_Count_Msec/counter_reg_reg[0]/Q
                         net (fo=9, routed)           0.162     1.770    U_DP/U_Count_Msec/Q[0]
    SLICE_X59Y30         LUT5 (Prop_lut5_I2_O)        0.048     1.818 r  U_DP/U_Count_Msec/counter_reg[3]_i_1__2/O
                         net (fo=1, routed)           0.000     1.818    U_DP/U_Count_Msec/counter_reg[3]_i_1__2_n_0
    SLICE_X59Y30         FDCE                                         r  U_DP/U_Count_Msec/counter_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.854     1.981    U_DP/U_Count_Msec/CLK
    SLICE_X59Y30         FDCE                                         r  U_DP/U_Count_Msec/counter_reg_reg[3]/C
                         clock pessimism             -0.498     1.483    
    SLICE_X59Y30         FDCE (Hold_fdce_C_D)         0.107     1.590    U_DP/U_Count_Msec/counter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 U_DP/U_Count_Hour/counter_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/U_Count_Hour/counter_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.678%)  route 0.142ns (43.322%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.586     1.469    U_DP/U_Count_Hour/CLK
    SLICE_X62Y29         FDCE                                         r  U_DP/U_Count_Hour/counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         FDCE (Prop_fdce_C_Q)         0.141     1.610 f  U_DP/U_Count_Hour/counter_reg_reg[0]/Q
                         net (fo=4, routed)           0.142     1.752    U_Control_unit/counter_reg_reg[0]_1[0]
    SLICE_X62Y29         LUT2 (Prop_lut2_I1_O)        0.045     1.797 r  U_Control_unit/counter_reg[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.797    U_DP/U_Count_Hour/counter_reg_reg[0]_0[0]
    SLICE_X62Y29         FDCE                                         r  U_DP/U_Count_Hour/counter_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.855     1.982    U_DP/U_Count_Hour/CLK
    SLICE_X62Y29         FDCE                                         r  U_DP/U_Count_Hour/counter_reg_reg[0]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X62Y29         FDCE (Hold_fdce_C_D)         0.092     1.561    U_DP/U_Count_Hour/counter_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 U_DP/U_Count_Msec/counter_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/U_Count_Msec/counter_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.521%)  route 0.162ns (46.479%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.584     1.467    U_DP/U_Count_Msec/CLK
    SLICE_X59Y28         FDCE                                         r  U_DP/U_Count_Msec/counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y28         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  U_DP/U_Count_Msec/counter_reg_reg[0]/Q
                         net (fo=9, routed)           0.162     1.770    U_DP/U_Count_Msec/Q[0]
    SLICE_X59Y30         LUT3 (Prop_lut3_I1_O)        0.045     1.815 r  U_DP/U_Count_Msec/counter_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.815    U_DP/U_Count_Msec/counter_reg[1]_i_1_n_0
    SLICE_X59Y30         FDCE                                         r  U_DP/U_Count_Msec/counter_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.854     1.981    U_DP/U_Count_Msec/CLK
    SLICE_X59Y30         FDCE                                         r  U_DP/U_Count_Msec/counter_reg_reg[1]/C
                         clock pessimism             -0.498     1.483    
    SLICE_X59Y30         FDCE (Hold_fdce_C_D)         0.091     1.574    U_DP/U_Count_Msec/counter_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 U_DP/U_Count_Hour/counter_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/U_Count_Hour/counter_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.608%)  route 0.160ns (43.392%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.586     1.469    U_DP/U_Count_Hour/CLK
    SLICE_X64Y29         FDCE                                         r  U_DP/U_Count_Hour/counter_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDCE (Prop_fdce_C_Q)         0.164     1.633 r  U_DP/U_Count_Hour/counter_reg_reg[2]/Q
                         net (fo=9, routed)           0.160     1.793    U_DP/U_Count_Hour/w_hour[2]
    SLICE_X64Y29         LUT6 (Prop_lut6_I2_O)        0.045     1.838 r  U_DP/U_Count_Hour/counter_reg[4]_i_1__1/O
                         net (fo=1, routed)           0.000     1.838    U_DP/U_Count_Hour/counter_reg[4]_i_1__1_n_0
    SLICE_X64Y29         FDCE                                         r  U_DP/U_Count_Hour/counter_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.855     1.982    U_DP/U_Count_Hour/CLK
    SLICE_X64Y29         FDCE                                         r  U_DP/U_Count_Hour/counter_reg_reg[4]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X64Y29         FDCE (Hold_fdce_C_D)         0.121     1.590    U_DP/U_Count_Hour/counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 U_DP/U_Count_sec/counter_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/U_Count_sec/counter_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.371%)  route 0.156ns (45.629%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.587     1.470    U_DP/U_Count_sec/CLK
    SLICE_X63Y30         FDCE                                         r  U_DP/U_Count_sec/counter_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  U_DP/U_Count_sec/counter_reg_reg[5]/Q
                         net (fo=7, routed)           0.156     1.767    U_DP/U_Count_sec/w_sec[5]
    SLICE_X63Y30         LUT6 (Prop_lut6_I5_O)        0.045     1.812 r  U_DP/U_Count_sec/counter_reg[5]_i_2/O
                         net (fo=1, routed)           0.000     1.812    U_DP/U_Count_sec/counter_reg[5]_i_2_n_0
    SLICE_X63Y30         FDCE                                         r  U_DP/U_Count_sec/counter_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.856     1.983    U_DP/U_Count_sec/CLK
    SLICE_X63Y30         FDCE                                         r  U_DP/U_Count_sec/counter_reg_reg[5]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X63Y30         FDCE (Hold_fdce_C_D)         0.092     1.562    U_DP/U_Count_sec/counter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 U_DP/U_Count_Hour/counter_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/U_Count_Hour/counter_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.209ns (56.303%)  route 0.162ns (43.697%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.586     1.469    U_DP/U_Count_Hour/CLK
    SLICE_X64Y29         FDCE                                         r  U_DP/U_Count_Hour/counter_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDCE (Prop_fdce_C_Q)         0.164     1.633 r  U_DP/U_Count_Hour/counter_reg_reg[2]/Q
                         net (fo=9, routed)           0.162     1.795    U_DP/U_Count_Hour/w_hour[2]
    SLICE_X64Y29         LUT6 (Prop_lut6_I4_O)        0.045     1.840 r  U_DP/U_Count_Hour/counter_reg[3]_i_1__1/O
                         net (fo=1, routed)           0.000     1.840    U_DP/U_Count_Hour/counter_reg[3]_i_1__1_n_0
    SLICE_X64Y29         FDCE                                         r  U_DP/U_Count_Hour/counter_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.855     1.982    U_DP/U_Count_Hour/CLK
    SLICE_X64Y29         FDCE                                         r  U_DP/U_Count_Hour/counter_reg_reg[3]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X64Y29         FDCE (Hold_fdce_C_D)         0.120     1.589    U_DP/U_Count_Hour/counter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U_Control_unit/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Control_unit/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.189ns (52.580%)  route 0.170ns (47.420%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.582     1.465    U_Control_unit/CLK
    SLICE_X58Y26         FDPE                                         r  U_Control_unit/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDPE (Prop_fdpe_C_Q)         0.141     1.606 r  U_Control_unit/FSM_onehot_state_reg[0]/Q
                         net (fo=3, routed)           0.170     1.777    U_Control_unit/state[0]
    SLICE_X58Y26         LUT5 (Prop_lut5_I4_O)        0.048     1.825 r  U_Control_unit/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.825    U_Control_unit/FSM_onehot_state[2]_i_1_n_0
    SLICE_X58Y26         FDCE                                         r  U_Control_unit/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.849     1.976    U_Control_unit/CLK
    SLICE_X58Y26         FDCE                                         r  U_Control_unit/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.511     1.465    
    SLICE_X58Y26         FDCE (Hold_fdce_C_D)         0.107     1.572    U_Control_unit/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y21   U_BTN_Debounce_CLEAR/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y23   U_BTN_Debounce_CLEAR/counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y23   U_BTN_Debounce_CLEAR/counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y23   U_BTN_Debounce_CLEAR/counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y24   U_BTN_Debounce_CLEAR/counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y24   U_BTN_Debounce_CLEAR/counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y24   U_BTN_Debounce_CLEAR/counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y24   U_BTN_Debounce_CLEAR/counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y21   U_BTN_Debounce_CLEAR/counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y21   U_BTN_Debounce_CLEAR/counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y21   U_BTN_Debounce_CLEAR/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y23   U_BTN_Debounce_CLEAR/counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y23   U_BTN_Debounce_CLEAR/counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y23   U_BTN_Debounce_CLEAR/counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y23   U_BTN_Debounce_CLEAR/counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y23   U_BTN_Debounce_CLEAR/counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y23   U_BTN_Debounce_CLEAR/counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y24   U_BTN_Debounce_CLEAR/counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y24   U_BTN_Debounce_CLEAR/counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y21   U_BTN_Debounce_CLEAR/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y21   U_BTN_Debounce_CLEAR/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y23   U_BTN_Debounce_CLEAR/counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y23   U_BTN_Debounce_CLEAR/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y23   U_BTN_Debounce_CLEAR/counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y23   U_BTN_Debounce_CLEAR/counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y23   U_BTN_Debounce_CLEAR/counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y23   U_BTN_Debounce_CLEAR/counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y24   U_BTN_Debounce_CLEAR/counter_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y24   U_BTN_Debounce_CLEAR/counter_reg[13]/C



