# Reading E:/mentor/modelsim/tcl/vsim/pref.tcl
# do {interpol4x_tb.fdo}
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim PE Student Edition vlog 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 22:05:41 on Dec 19,2018
# vlog -reportprogress 300 ../src-verilog/interpol4x.v 
# -- Compiling module interpol4x
# 
# Top level modules:
# 	interpol4x
# End time: 22:05:42 on Dec 19,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vlog 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 22:05:42 on Dec 19,2018
# vlog -reportprogress 300 ../src-verilog/interpol4x_tb.v 
# -- Compiling module interpol4x_tb
# 
# Top level modules:
# 	interpol4x_tb
# End time: 22:05:42 on Dec 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vlog 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 22:05:42 on Dec 19,2018
# vlog -reportprogress 300 E:/Xilinx/14.7/ISE_DS/ISE/verilog/src/glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 22:05:42 on Dec 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# //  ModelSim PE Student Edition 10.4a Apr  7 2015 
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# // NOT FOR CORPORATE OR PRODUCTION USE.
# // THE ModelSim PE Student Edition IS NOT A SUPPORTED PRODUCT.
# // FOR HIGHER EDUCATION PURPOSES ONLY
# //
# vsim -gui -do "do {interpol4x_tb.fdo}" 
# Start time: 22:05:42 on Dec 19,2018
# Loading work.interpol4x_tb
# ** Error: (vsim-19) Failed to access library 'xilinxcorelib_ver' at "xilinxcorelib_ver".
# 
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-19) Failed to access library 'unisims_ver' at "unisims_ver".
# 
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-19) Failed to access library 'unimacro_ver' at "unimacro_ver".
# 
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-19) Failed to access library 'secureip' at "secureip".
# 
# No such file or directory. (errno = ENOENT)
# Loading work.interpol4x
# Loading work.glbl
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Input test signal:        1023 samples
# Expected output signal:        4096 samples
run -all
# No errors found
# ** Note: $stop    : ../src-verilog/interpol4x_tb.v(169)
#    Time: 2129517494 ps  Iteration: 2  Instance: /interpol4x_tb
# Break in Module interpol4x_tb at ../src-verilog/interpol4x_tb.v line 169
