
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//od_gcc_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004015a0 <.init>:
  4015a0:	stp	x29, x30, [sp, #-16]!
  4015a4:	mov	x29, sp
  4015a8:	bl	402a0c <ferror@plt+0x106c>
  4015ac:	ldp	x29, x30, [sp], #16
  4015b0:	ret

Disassembly of section .plt:

00000000004015c0 <mbrtowc@plt-0x20>:
  4015c0:	stp	x16, x30, [sp, #-16]!
  4015c4:	adrp	x16, 41c000 <ferror@plt+0x1a660>
  4015c8:	ldr	x17, [x16, #4088]
  4015cc:	add	x16, x16, #0xff8
  4015d0:	br	x17
  4015d4:	nop
  4015d8:	nop
  4015dc:	nop

00000000004015e0 <mbrtowc@plt>:
  4015e0:	adrp	x16, 41d000 <ferror@plt+0x1b660>
  4015e4:	ldr	x17, [x16]
  4015e8:	add	x16, x16, #0x0
  4015ec:	br	x17

00000000004015f0 <memcpy@plt>:
  4015f0:	adrp	x16, 41d000 <ferror@plt+0x1b660>
  4015f4:	ldr	x17, [x16, #8]
  4015f8:	add	x16, x16, #0x8
  4015fc:	br	x17

0000000000401600 <_exit@plt>:
  401600:	adrp	x16, 41d000 <ferror@plt+0x1b660>
  401604:	ldr	x17, [x16, #16]
  401608:	add	x16, x16, #0x10
  40160c:	br	x17

0000000000401610 <fwrite_unlocked@plt>:
  401610:	adrp	x16, 41d000 <ferror@plt+0x1b660>
  401614:	ldr	x17, [x16, #24]
  401618:	add	x16, x16, #0x18
  40161c:	br	x17

0000000000401620 <strlen@plt>:
  401620:	adrp	x16, 41d000 <ferror@plt+0x1b660>
  401624:	ldr	x17, [x16, #32]
  401628:	add	x16, x16, #0x20
  40162c:	br	x17

0000000000401630 <__sprintf_chk@plt>:
  401630:	adrp	x16, 41d000 <ferror@plt+0x1b660>
  401634:	ldr	x17, [x16, #40]
  401638:	add	x16, x16, #0x28
  40163c:	br	x17

0000000000401640 <exit@plt>:
  401640:	adrp	x16, 41d000 <ferror@plt+0x1b660>
  401644:	ldr	x17, [x16, #48]
  401648:	add	x16, x16, #0x30
  40164c:	br	x17

0000000000401650 <error@plt>:
  401650:	adrp	x16, 41d000 <ferror@plt+0x1b660>
  401654:	ldr	x17, [x16, #56]
  401658:	add	x16, x16, #0x38
  40165c:	br	x17

0000000000401660 <strtod@plt>:
  401660:	adrp	x16, 41d000 <ferror@plt+0x1b660>
  401664:	ldr	x17, [x16, #64]
  401668:	add	x16, x16, #0x40
  40166c:	br	x17

0000000000401670 <__cxa_atexit@plt>:
  401670:	adrp	x16, 41d000 <ferror@plt+0x1b660>
  401674:	ldr	x17, [x16, #72]
  401678:	add	x16, x16, #0x48
  40167c:	br	x17

0000000000401680 <setvbuf@plt>:
  401680:	adrp	x16, 41d000 <ferror@plt+0x1b660>
  401684:	ldr	x17, [x16, #80]
  401688:	add	x16, x16, #0x50
  40168c:	br	x17

0000000000401690 <lseek@plt>:
  401690:	adrp	x16, 41d000 <ferror@plt+0x1b660>
  401694:	ldr	x17, [x16, #88]
  401698:	add	x16, x16, #0x58
  40169c:	br	x17

00000000004016a0 <__fpending@plt>:
  4016a0:	adrp	x16, 41d000 <ferror@plt+0x1b660>
  4016a4:	ldr	x17, [x16, #96]
  4016a8:	add	x16, x16, #0x60
  4016ac:	br	x17

00000000004016b0 <localeconv@plt>:
  4016b0:	adrp	x16, 41d000 <ferror@plt+0x1b660>
  4016b4:	ldr	x17, [x16, #104]
  4016b8:	add	x16, x16, #0x68
  4016bc:	br	x17

00000000004016c0 <fileno@plt>:
  4016c0:	adrp	x16, 41d000 <ferror@plt+0x1b660>
  4016c4:	ldr	x17, [x16, #112]
  4016c8:	add	x16, x16, #0x70
  4016cc:	br	x17

00000000004016d0 <__snprintf_chk@plt>:
  4016d0:	adrp	x16, 41d000 <ferror@plt+0x1b660>
  4016d4:	ldr	x17, [x16, #120]
  4016d8:	add	x16, x16, #0x78
  4016dc:	br	x17

00000000004016e0 <fclose@plt>:
  4016e0:	adrp	x16, 41d000 <ferror@plt+0x1b660>
  4016e4:	ldr	x17, [x16, #128]
  4016e8:	add	x16, x16, #0x80
  4016ec:	br	x17

00000000004016f0 <nl_langinfo@plt>:
  4016f0:	adrp	x16, 41d000 <ferror@plt+0x1b660>
  4016f4:	ldr	x17, [x16, #136]
  4016f8:	add	x16, x16, #0x88
  4016fc:	br	x17

0000000000401700 <fopen@plt>:
  401700:	adrp	x16, 41d000 <ferror@plt+0x1b660>
  401704:	ldr	x17, [x16, #144]
  401708:	add	x16, x16, #0x90
  40170c:	br	x17

0000000000401710 <malloc@plt>:
  401710:	adrp	x16, 41d000 <ferror@plt+0x1b660>
  401714:	ldr	x17, [x16, #152]
  401718:	add	x16, x16, #0x98
  40171c:	br	x17

0000000000401720 <strncmp@plt>:
  401720:	adrp	x16, 41d000 <ferror@plt+0x1b660>
  401724:	ldr	x17, [x16, #160]
  401728:	add	x16, x16, #0xa0
  40172c:	br	x17

0000000000401730 <bindtextdomain@plt>:
  401730:	adrp	x16, 41d000 <ferror@plt+0x1b660>
  401734:	ldr	x17, [x16, #168]
  401738:	add	x16, x16, #0xa8
  40173c:	br	x17

0000000000401740 <__libc_start_main@plt>:
  401740:	adrp	x16, 41d000 <ferror@plt+0x1b660>
  401744:	ldr	x17, [x16, #176]
  401748:	add	x16, x16, #0xb0
  40174c:	br	x17

0000000000401750 <fgetc@plt>:
  401750:	adrp	x16, 41d000 <ferror@plt+0x1b660>
  401754:	ldr	x17, [x16, #184]
  401758:	add	x16, x16, #0xb8
  40175c:	br	x17

0000000000401760 <__printf_chk@plt>:
  401760:	adrp	x16, 41d000 <ferror@plt+0x1b660>
  401764:	ldr	x17, [x16, #192]
  401768:	add	x16, x16, #0xc0
  40176c:	br	x17

0000000000401770 <memset@plt>:
  401770:	adrp	x16, 41d000 <ferror@plt+0x1b660>
  401774:	ldr	x17, [x16, #200]
  401778:	add	x16, x16, #0xc8
  40177c:	br	x17

0000000000401780 <__vfprintf_chk@plt>:
  401780:	adrp	x16, 41d000 <ferror@plt+0x1b660>
  401784:	ldr	x17, [x16, #208]
  401788:	add	x16, x16, #0xd0
  40178c:	br	x17

0000000000401790 <__strtoul_internal@plt>:
  401790:	adrp	x16, 41d000 <ferror@plt+0x1b660>
  401794:	ldr	x17, [x16, #216]
  401798:	add	x16, x16, #0xd8
  40179c:	br	x17

00000000004017a0 <calloc@plt>:
  4017a0:	adrp	x16, 41d000 <ferror@plt+0x1b660>
  4017a4:	ldr	x17, [x16, #224]
  4017a8:	add	x16, x16, #0xe0
  4017ac:	br	x17

00000000004017b0 <realloc@plt>:
  4017b0:	adrp	x16, 41d000 <ferror@plt+0x1b660>
  4017b4:	ldr	x17, [x16, #232]
  4017b8:	add	x16, x16, #0xe8
  4017bc:	br	x17

00000000004017c0 <strrchr@plt>:
  4017c0:	adrp	x16, 41d000 <ferror@plt+0x1b660>
  4017c4:	ldr	x17, [x16, #240]
  4017c8:	add	x16, x16, #0xf0
  4017cc:	br	x17

00000000004017d0 <__gmon_start__@plt>:
  4017d0:	adrp	x16, 41d000 <ferror@plt+0x1b660>
  4017d4:	ldr	x17, [x16, #248]
  4017d8:	add	x16, x16, #0xf8
  4017dc:	br	x17

00000000004017e0 <abort@plt>:
  4017e0:	adrp	x16, 41d000 <ferror@plt+0x1b660>
  4017e4:	ldr	x17, [x16, #256]
  4017e8:	add	x16, x16, #0x100
  4017ec:	br	x17

00000000004017f0 <mbsinit@plt>:
  4017f0:	adrp	x16, 41d000 <ferror@plt+0x1b660>
  4017f4:	ldr	x17, [x16, #264]
  4017f8:	add	x16, x16, #0x108
  4017fc:	br	x17

0000000000401800 <__overflow@plt>:
  401800:	adrp	x16, 41d000 <ferror@plt+0x1b660>
  401804:	ldr	x17, [x16, #272]
  401808:	add	x16, x16, #0x110
  40180c:	br	x17

0000000000401810 <puts@plt>:
  401810:	adrp	x16, 41d000 <ferror@plt+0x1b660>
  401814:	ldr	x17, [x16, #280]
  401818:	add	x16, x16, #0x118
  40181c:	br	x17

0000000000401820 <fread_unlocked@plt>:
  401820:	adrp	x16, 41d000 <ferror@plt+0x1b660>
  401824:	ldr	x17, [x16, #288]
  401828:	add	x16, x16, #0x120
  40182c:	br	x17

0000000000401830 <memcmp@plt>:
  401830:	adrp	x16, 41d000 <ferror@plt+0x1b660>
  401834:	ldr	x17, [x16, #296]
  401838:	add	x16, x16, #0x128
  40183c:	br	x17

0000000000401840 <textdomain@plt>:
  401840:	adrp	x16, 41d000 <ferror@plt+0x1b660>
  401844:	ldr	x17, [x16, #304]
  401848:	add	x16, x16, #0x130
  40184c:	br	x17

0000000000401850 <getopt_long@plt>:
  401850:	adrp	x16, 41d000 <ferror@plt+0x1b660>
  401854:	ldr	x17, [x16, #312]
  401858:	add	x16, x16, #0x138
  40185c:	br	x17

0000000000401860 <__fprintf_chk@plt>:
  401860:	adrp	x16, 41d000 <ferror@plt+0x1b660>
  401864:	ldr	x17, [x16, #320]
  401868:	add	x16, x16, #0x140
  40186c:	br	x17

0000000000401870 <strcmp@plt>:
  401870:	adrp	x16, 41d000 <ferror@plt+0x1b660>
  401874:	ldr	x17, [x16, #328]
  401878:	add	x16, x16, #0x148
  40187c:	br	x17

0000000000401880 <__ctype_b_loc@plt>:
  401880:	adrp	x16, 41d000 <ferror@plt+0x1b660>
  401884:	ldr	x17, [x16, #336]
  401888:	add	x16, x16, #0x150
  40188c:	br	x17

0000000000401890 <fseeko@plt>:
  401890:	adrp	x16, 41d000 <ferror@plt+0x1b660>
  401894:	ldr	x17, [x16, #344]
  401898:	add	x16, x16, #0x158
  40189c:	br	x17

00000000004018a0 <strtof@plt>:
  4018a0:	adrp	x16, 41d000 <ferror@plt+0x1b660>
  4018a4:	ldr	x17, [x16, #352]
  4018a8:	add	x16, x16, #0x160
  4018ac:	br	x17

00000000004018b0 <strtold@plt>:
  4018b0:	adrp	x16, 41d000 <ferror@plt+0x1b660>
  4018b4:	ldr	x17, [x16, #360]
  4018b8:	add	x16, x16, #0x168
  4018bc:	br	x17

00000000004018c0 <free@plt>:
  4018c0:	adrp	x16, 41d000 <ferror@plt+0x1b660>
  4018c4:	ldr	x17, [x16, #368]
  4018c8:	add	x16, x16, #0x170
  4018cc:	br	x17

00000000004018d0 <__ctype_get_mb_cur_max@plt>:
  4018d0:	adrp	x16, 41d000 <ferror@plt+0x1b660>
  4018d4:	ldr	x17, [x16, #376]
  4018d8:	add	x16, x16, #0x178
  4018dc:	br	x17

00000000004018e0 <strchr@plt>:
  4018e0:	adrp	x16, 41d000 <ferror@plt+0x1b660>
  4018e4:	ldr	x17, [x16, #384]
  4018e8:	add	x16, x16, #0x180
  4018ec:	br	x17

00000000004018f0 <fwrite@plt>:
  4018f0:	adrp	x16, 41d000 <ferror@plt+0x1b660>
  4018f4:	ldr	x17, [x16, #392]
  4018f8:	add	x16, x16, #0x188
  4018fc:	br	x17

0000000000401900 <fflush@plt>:
  401900:	adrp	x16, 41d000 <ferror@plt+0x1b660>
  401904:	ldr	x17, [x16, #400]
  401908:	add	x16, x16, #0x190
  40190c:	br	x17

0000000000401910 <__fxstat@plt>:
  401910:	adrp	x16, 41d000 <ferror@plt+0x1b660>
  401914:	ldr	x17, [x16, #408]
  401918:	add	x16, x16, #0x198
  40191c:	br	x17

0000000000401920 <dcgettext@plt>:
  401920:	adrp	x16, 41d000 <ferror@plt+0x1b660>
  401924:	ldr	x17, [x16, #416]
  401928:	add	x16, x16, #0x1a0
  40192c:	br	x17

0000000000401930 <fputs_unlocked@plt>:
  401930:	adrp	x16, 41d000 <ferror@plt+0x1b660>
  401934:	ldr	x17, [x16, #424]
  401938:	add	x16, x16, #0x1a8
  40193c:	br	x17

0000000000401940 <__freading@plt>:
  401940:	adrp	x16, 41d000 <ferror@plt+0x1b660>
  401944:	ldr	x17, [x16, #432]
  401948:	add	x16, x16, #0x1b0
  40194c:	br	x17

0000000000401950 <__fread_unlocked_chk@plt>:
  401950:	adrp	x16, 41d000 <ferror@plt+0x1b660>
  401954:	ldr	x17, [x16, #440]
  401958:	add	x16, x16, #0x1b8
  40195c:	br	x17

0000000000401960 <iswprint@plt>:
  401960:	adrp	x16, 41d000 <ferror@plt+0x1b660>
  401964:	ldr	x17, [x16, #448]
  401968:	add	x16, x16, #0x1c0
  40196c:	br	x17

0000000000401970 <__assert_fail@plt>:
  401970:	adrp	x16, 41d000 <ferror@plt+0x1b660>
  401974:	ldr	x17, [x16, #456]
  401978:	add	x16, x16, #0x1c8
  40197c:	br	x17

0000000000401980 <__errno_location@plt>:
  401980:	adrp	x16, 41d000 <ferror@plt+0x1b660>
  401984:	ldr	x17, [x16, #464]
  401988:	add	x16, x16, #0x1d0
  40198c:	br	x17

0000000000401990 <setlocale@plt>:
  401990:	adrp	x16, 41d000 <ferror@plt+0x1b660>
  401994:	ldr	x17, [x16, #472]
  401998:	add	x16, x16, #0x1d8
  40199c:	br	x17

00000000004019a0 <ferror@plt>:
  4019a0:	adrp	x16, 41d000 <ferror@plt+0x1b660>
  4019a4:	ldr	x17, [x16, #480]
  4019a8:	add	x16, x16, #0x1e0
  4019ac:	br	x17

Disassembly of section .text:

00000000004019b0 <.text>:
  4019b0:	stp	x29, x30, [sp, #-160]!
  4019b4:	mov	x29, sp
  4019b8:	stp	x23, x24, [sp, #48]
  4019bc:	mov	w24, w0
  4019c0:	mov	x23, x1
  4019c4:	ldr	x0, [x1]
  4019c8:	stp	x19, x20, [sp, #16]
  4019cc:	adrp	x19, 408000 <ferror@plt+0x6660>
  4019d0:	stp	x21, x22, [sp, #32]
  4019d4:	add	x19, x19, #0x8a0
  4019d8:	stp	x25, x26, [sp, #64]
  4019dc:	stp	x27, x28, [sp, #80]
  4019e0:	bl	405670 <ferror@plt+0x3cd0>
  4019e4:	adrp	x27, 40a000 <ferror@plt+0x8660>
  4019e8:	add	x27, x27, #0xaf8
  4019ec:	mov	w0, #0x6                   	// #6
  4019f0:	mov	x1, x27
  4019f4:	bl	401990 <setlocale@plt>
  4019f8:	adrp	x1, 409000 <ferror@plt+0x7660>
  4019fc:	add	x1, x1, #0xa70
  401a00:	mov	x0, x19
  401a04:	bl	401730 <bindtextdomain@plt>
  401a08:	mov	x0, x19
  401a0c:	adrp	x28, 41d000 <ferror@plt+0x1b660>
  401a10:	bl	401840 <textdomain@plt>
  401a14:	add	x20, x28, #0x2b0
  401a18:	adrp	x0, 405000 <ferror@plt+0x3660>
  401a1c:	add	x0, x0, #0x1e0
  401a20:	bl	408850 <ferror@plt+0x6eb0>
  401a24:	add	x2, x20, #0x68
  401a28:	mov	x0, #0x0                   	// #0
  401a2c:	nop
  401a30:	str	wzr, [x2, x0, lsl #2]
  401a34:	add	x0, x0, #0x1
  401a38:	cmp	x0, #0x9
  401a3c:	b.ne	401a30 <ferror@plt+0x90>  // b.any
  401a40:	mov	x5, #0x1                   	// #1
  401a44:	add	x0, x20, #0x90
  401a48:	add	x1, x20, #0xd4
  401a4c:	movk	x5, #0x2, lsl #32
  401a50:	mov	w4, #0x3                   	// #3
  401a54:	mov	w3, #0x5                   	// #5
  401a58:	stur	x5, [x2, #4]
  401a5c:	str	w4, [x2, #16]
  401a60:	str	w3, [x2, #32]
  401a64:	nop
  401a68:	str	wzr, [x0], #4
  401a6c:	cmp	x1, x0
  401a70:	b.ne	401a68 <ferror@plt+0xc8>  // b.any
  401a74:	adrp	x19, 409000 <ferror@plt+0x7660>
  401a78:	adrp	x22, 409000 <ferror@plt+0x7660>
  401a7c:	add	x19, x19, #0xe90
  401a80:	add	x22, x22, #0xd08
  401a84:	mov	w1, #0x8                   	// #8
  401a88:	mov	w2, #0x7                   	// #7
  401a8c:	adrp	x26, 402000 <ferror@plt+0x660>
  401a90:	mov	w3, #0x6                   	// #6
  401a94:	add	x26, x26, #0xad0
  401a98:	mov	w21, #0x1                   	// #1
  401a9c:	str	w2, [x28, #688]
  401aa0:	mov	w25, #0x0                   	// #0
  401aa4:	str	w1, [x20, #4]
  401aa8:	strb	wzr, [x20, #42]
  401aac:	stp	xzr, xzr, [x20, #64]
  401ab0:	str	x26, [x20, #80]
  401ab4:	str	xzr, [x20, #96]
  401ab8:	str	wzr, [sp, #104]
  401abc:	str	w3, [x20, #160]
  401ac0:	str	w2, [x20, #176]
  401ac4:	str	w1, [x20, #208]
  401ac8:	mov	w5, #0xffffffff            	// #-1
  401acc:	add	x4, sp, #0x88
  401ad0:	add	x3, x19, #0x290
  401ad4:	add	x2, x19, #0x410
  401ad8:	mov	x1, x23
  401adc:	mov	w0, w24
  401ae0:	str	w5, [sp, #136]
  401ae4:	bl	401850 <getopt_long@plt>
  401ae8:	cmn	w0, #0x1
  401aec:	b.eq	401eb0 <ferror@plt+0x510>  // b.none
  401af0:	cmp	w0, #0x101
  401af4:	b.gt	401f64 <ferror@plt+0x5c4>
  401af8:	cmp	w0, #0x40
  401afc:	b.le	401e38 <ferror@plt+0x498>
  401b00:	sub	w0, w0, #0x41
  401b04:	cmp	w0, #0xc0
  401b08:	b.hi	401f64 <ferror@plt+0x5c4>  // b.pmore
  401b0c:	ldrh	w0, [x22, w0, uxtw #1]
  401b10:	adr	x1, 401b1c <ferror@plt+0x17c>
  401b14:	add	x0, x1, w0, sxth #2
  401b18:	br	x0
  401b1c:	adrp	x2, 41d000 <ferror@plt+0x1b660>
  401b20:	adrp	x1, 41d000 <ferror@plt+0x1b660>
  401b24:	add	x3, x19, #0x448
  401b28:	adrp	x0, 409000 <ferror@plt+0x7660>
  401b2c:	ldr	x5, [x2, #520]
  401b30:	add	x0, x0, #0xae0
  401b34:	ldr	x1, [x1, #640]
  401b38:	add	x2, x19, #0x450
  401b3c:	mov	x4, #0x4                   	// #4
  401b40:	bl	4050d0 <ferror@plt+0x3730>
  401b44:	add	x0, x19, x0, lsl #2
  401b48:	ldr	w0, [x0, #1096]
  401b4c:	cbz	w0, 401ea8 <ferror@plt+0x508>
  401b50:	cmp	w0, #0x1
  401b54:	b.ne	401ac8 <ferror@plt+0x128>  // b.any
  401b58:	strb	w0, [x20, #8]
  401b5c:	b	401ac8 <ferror@plt+0x128>
  401b60:	mov	w0, #0x1                   	// #1
  401b64:	strb	w0, [x20, #240]
  401b68:	b	401ac8 <ferror@plt+0x128>
  401b6c:	adrp	x0, 41d000 <ferror@plt+0x1b660>
  401b70:	add	x25, x0, #0x280
  401b74:	ldr	x0, [x0, #640]
  401b78:	cbz	x0, 401e88 <ferror@plt+0x4e8>
  401b7c:	mov	x4, x27
  401b80:	add	x3, sp, #0x90
  401b84:	mov	w2, #0xa                   	// #10
  401b88:	mov	x1, #0x0                   	// #0
  401b8c:	bl	407c68 <ferror@plt+0x62c8>
  401b90:	cbnz	w0, 4029a8 <ferror@plt+0x1008>
  401b94:	mov	w0, #0x1                   	// #1
  401b98:	mov	w25, w0
  401b9c:	str	w0, [sp, #104]
  401ba0:	ldr	x0, [sp, #144]
  401ba4:	str	x0, [sp, #112]
  401ba8:	b	401ac8 <ferror@plt+0x128>
  401bac:	adrp	x0, 41d000 <ferror@plt+0x1b660>
  401bb0:	mov	w25, #0x1                   	// #1
  401bb4:	strb	wzr, [x0, #504]
  401bb8:	b	401ac8 <ferror@plt+0x128>
  401bbc:	adrp	x0, 41d000 <ferror@plt+0x1b660>
  401bc0:	ldr	x0, [x0, #640]
  401bc4:	cbz	x0, 40294c <ferror@plt+0xfac>
  401bc8:	bl	4040d0 <ferror@plt+0x2730>
  401bcc:	and	w0, w0, #0xff
  401bd0:	and	w21, w21, w0
  401bd4:	mov	w25, #0x1                   	// #1
  401bd8:	b	401ac8 <ferror@plt+0x128>
  401bdc:	adrp	x0, 409000 <ferror@plt+0x7660>
  401be0:	add	x0, x0, #0xb50
  401be4:	bl	4040d0 <ferror@plt+0x2730>
  401be8:	and	w0, w0, #0xff
  401bec:	and	w21, w21, w0
  401bf0:	b	401ac8 <ferror@plt+0x128>
  401bf4:	adrp	x0, 41d000 <ferror@plt+0x1b660>
  401bf8:	add	x25, x0, #0x280
  401bfc:	add	x4, x19, #0x438
  401c00:	add	x3, x20, #0xd8
  401c04:	ldr	x0, [x0, #640]
  401c08:	mov	w2, #0x0                   	// #0
  401c0c:	mov	x1, #0x0                   	// #0
  401c10:	bl	407c68 <ferror@plt+0x62c8>
  401c14:	cbnz	w0, 402908 <ferror@plt+0xf68>
  401c18:	mov	w25, #0x1                   	// #1
  401c1c:	b	401ac8 <ferror@plt+0x128>
  401c20:	adrp	x0, 409000 <ferror@plt+0x7660>
  401c24:	add	x0, x0, #0xb30
  401c28:	bl	4040d0 <ferror@plt+0x2730>
  401c2c:	and	w0, w0, #0xff
  401c30:	and	w21, w21, w0
  401c34:	b	401ac8 <ferror@plt+0x128>
  401c38:	adrp	x0, 409000 <ferror@plt+0x7660>
  401c3c:	add	x0, x0, #0xb58
  401c40:	bl	4040d0 <ferror@plt+0x2730>
  401c44:	and	w0, w0, #0xff
  401c48:	and	w21, w21, w0
  401c4c:	b	401ac8 <ferror@plt+0x128>
  401c50:	adrp	x0, 409000 <ferror@plt+0x7660>
  401c54:	add	x0, x0, #0xb20
  401c58:	bl	4040d0 <ferror@plt+0x2730>
  401c5c:	and	w0, w0, #0xff
  401c60:	and	w21, w21, w0
  401c64:	b	401ac8 <ferror@plt+0x128>
  401c68:	adrp	x0, 409000 <ferror@plt+0x7660>
  401c6c:	add	x0, x0, #0xb10
  401c70:	bl	4040d0 <ferror@plt+0x2730>
  401c74:	and	w0, w0, #0xff
  401c78:	and	w21, w21, w0
  401c7c:	b	401ac8 <ferror@plt+0x128>
  401c80:	adrp	x0, 409000 <ferror@plt+0x7660>
  401c84:	add	x0, x0, #0xb00
  401c88:	bl	4040d0 <ferror@plt+0x2730>
  401c8c:	and	w0, w0, #0xff
  401c90:	and	w21, w21, w0
  401c94:	b	401ac8 <ferror@plt+0x128>
  401c98:	adrp	x0, 409000 <ferror@plt+0x7660>
  401c9c:	add	x0, x0, #0xaf8
  401ca0:	bl	4040d0 <ferror@plt+0x2730>
  401ca4:	and	w0, w0, #0xff
  401ca8:	and	w21, w21, w0
  401cac:	b	401ac8 <ferror@plt+0x128>
  401cb0:	adrp	x0, 409000 <ferror@plt+0x7660>
  401cb4:	add	x0, x0, #0xaf0
  401cb8:	bl	4040d0 <ferror@plt+0x2730>
  401cbc:	and	w0, w0, #0xff
  401cc0:	and	w21, w21, w0
  401cc4:	b	401ac8 <ferror@plt+0x128>
  401cc8:	adrp	x0, 41d000 <ferror@plt+0x1b660>
  401ccc:	add	x25, x0, #0x280
  401cd0:	ldr	x0, [x0, #640]
  401cd4:	cbz	x0, 401e9c <ferror@plt+0x4fc>
  401cd8:	add	x4, x19, #0x438
  401cdc:	add	x3, sp, #0x90
  401ce0:	mov	w2, #0x0                   	// #0
  401ce4:	mov	x1, #0x0                   	// #0
  401ce8:	bl	407c68 <ferror@plt+0x62c8>
  401cec:	cbnz	w0, 402994 <ferror@plt+0xff4>
  401cf0:	ldr	x0, [sp, #144]
  401cf4:	str	x0, [x20, #232]
  401cf8:	mov	w0, #0x1                   	// #1
  401cfc:	mov	w25, #0x1                   	// #1
  401d00:	strb	w0, [x20, #42]
  401d04:	b	401ac8 <ferror@plt+0x128>
  401d08:	adrp	x0, 409000 <ferror@plt+0x7660>
  401d0c:	add	x0, x0, #0xb40
  401d10:	bl	4040d0 <ferror@plt+0x2730>
  401d14:	and	w0, w0, #0xff
  401d18:	and	w21, w21, w0
  401d1c:	b	401ac8 <ferror@plt+0x128>
  401d20:	adrp	x0, 41d000 <ferror@plt+0x1b660>
  401d24:	add	x25, x0, #0x280
  401d28:	mov	w5, #0x1                   	// #1
  401d2c:	add	x4, x19, #0x438
  401d30:	ldr	x0, [x0, #640]
  401d34:	add	x3, x20, #0xe0
  401d38:	mov	w2, #0x0                   	// #0
  401d3c:	mov	x1, #0x0                   	// #0
  401d40:	strb	w5, [x20, #41]
  401d44:	bl	407c68 <ferror@plt+0x62c8>
  401d48:	cbz	w0, 401c18 <ferror@plt+0x278>
  401d4c:	ldr	w1, [sp, #136]
  401d50:	add	x3, x19, #0x290
  401d54:	ldr	x4, [x25]
  401d58:	mov	w2, #0x4e                  	// #78
  401d5c:	bl	407bc8 <ferror@plt+0x6228>
  401d60:	adrp	x0, 409000 <ferror@plt+0x7660>
  401d64:	add	x0, x0, #0xb38
  401d68:	bl	4040d0 <ferror@plt+0x2730>
  401d6c:	and	w0, w0, #0xff
  401d70:	and	w21, w21, w0
  401d74:	b	401ac8 <ferror@plt+0x128>
  401d78:	adrp	x0, 409000 <ferror@plt+0x7660>
  401d7c:	add	x0, x0, #0xb28
  401d80:	bl	4040d0 <ferror@plt+0x2730>
  401d84:	and	w0, w0, #0xff
  401d88:	and	w21, w21, w0
  401d8c:	b	401ac8 <ferror@plt+0x128>
  401d90:	adrp	x0, 409000 <ferror@plt+0x7660>
  401d94:	add	x0, x0, #0xb18
  401d98:	bl	4040d0 <ferror@plt+0x2730>
  401d9c:	and	w0, w0, #0xff
  401da0:	and	w21, w21, w0
  401da4:	b	401ac8 <ferror@plt+0x128>
  401da8:	adrp	x0, 409000 <ferror@plt+0x7660>
  401dac:	add	x0, x0, #0xb08
  401db0:	bl	4040d0 <ferror@plt+0x2730>
  401db4:	and	w0, w0, #0xff
  401db8:	and	w21, w21, w0
  401dbc:	b	401ac8 <ferror@plt+0x128>
  401dc0:	adrp	x0, 409000 <ferror@plt+0x7660>
  401dc4:	add	x0, x0, #0xb48
  401dc8:	bl	4040d0 <ferror@plt+0x2730>
  401dcc:	and	w0, w0, #0xff
  401dd0:	and	w21, w21, w0
  401dd4:	b	401ac8 <ferror@plt+0x128>
  401dd8:	adrp	x25, 41d000 <ferror@plt+0x1b660>
  401ddc:	ldr	x0, [x25, #640]
  401de0:	ldrb	w0, [x0]
  401de4:	cmp	w0, #0x6f
  401de8:	b.eq	401f84 <ferror@plt+0x5e4>  // b.none
  401dec:	b.hi	401e18 <ferror@plt+0x478>  // b.pmore
  401df0:	cmp	w0, #0x64
  401df4:	b.eq	401f6c <ferror@plt+0x5cc>  // b.none
  401df8:	cmp	w0, #0x6e
  401dfc:	b.ne	402968 <ferror@plt+0xfc8>  // b.any
  401e00:	adrp	x0, 402000 <ferror@plt+0x660>
  401e04:	mov	w25, #0x1                   	// #1
  401e08:	add	x0, x0, #0xac8
  401e0c:	str	wzr, [x20]
  401e10:	str	x0, [x20, #80]
  401e14:	b	401ac8 <ferror@plt+0x128>
  401e18:	cmp	w0, #0x78
  401e1c:	b.ne	402968 <ferror@plt+0xfc8>  // b.any
  401e20:	mov	w0, #0x10                  	// #16
  401e24:	mov	w1, #0x6                   	// #6
  401e28:	mov	w25, #0x1                   	// #1
  401e2c:	stp	w1, w0, [x20]
  401e30:	str	x26, [x20, #80]
  401e34:	b	401ac8 <ferror@plt+0x128>
  401e38:	cmn	w0, #0x3
  401e3c:	b.ne	401e78 <ferror@plt+0x4d8>  // b.any
  401e40:	adrp	x1, 41d000 <ferror@plt+0x1b660>
  401e44:	adrp	x0, 41d000 <ferror@plt+0x1b660>
  401e48:	adrp	x4, 409000 <ferror@plt+0x7660>
  401e4c:	adrp	x2, 409000 <ferror@plt+0x7660>
  401e50:	ldr	x3, [x1, #512]
  401e54:	add	x4, x4, #0xb60
  401e58:	ldr	x0, [x0, #656]
  401e5c:	add	x2, x2, #0x9b8
  401e60:	adrp	x1, 408000 <ferror@plt+0x6660>
  401e64:	add	x1, x1, #0xbd8
  401e68:	mov	x5, #0x0                   	// #0
  401e6c:	bl	4075a8 <ferror@plt+0x5c08>
  401e70:	mov	w0, #0x0                   	// #0
  401e74:	bl	401640 <exit@plt>
  401e78:	cmn	w0, #0x2
  401e7c:	b.ne	401f64 <ferror@plt+0x5c4>  // b.any
  401e80:	mov	w0, #0x0                   	// #0
  401e84:	bl	404970 <ferror@plt+0x2fd0>
  401e88:	mov	w25, #0x1                   	// #1
  401e8c:	mov	x0, #0x20                  	// #32
  401e90:	str	w25, [sp, #104]
  401e94:	str	x0, [sp, #112]
  401e98:	b	401ac8 <ferror@plt+0x128>
  401e9c:	mov	x0, #0x3                   	// #3
  401ea0:	str	x0, [x20, #232]
  401ea4:	b	401cf8 <ferror@plt+0x358>
  401ea8:	strb	wzr, [x20, #8]
  401eac:	b	401ac8 <ferror@plt+0x128>
  401eb0:	cbz	w21, 4022a8 <ferror@plt+0x908>
  401eb4:	ldrb	w0, [x20, #42]
  401eb8:	cbz	w0, 401ec4 <ferror@plt+0x524>
  401ebc:	ldr	x0, [x20, #64]
  401ec0:	cbnz	x0, 4028e4 <ferror@plt+0xf44>
  401ec4:	adrp	x22, 41d000 <ferror@plt+0x1b660>
  401ec8:	ldrb	w1, [x20, #240]
  401ecc:	ldr	w0, [x22, #648]
  401ed0:	sub	w24, w24, w0
  401ed4:	cbnz	w25, 401f8c <ferror@plt+0x5ec>
  401ed8:	cmp	w24, #0x2
  401edc:	b.eq	4026b8 <ferror@plt+0xd18>  // b.none
  401ee0:	cmp	w24, #0x3
  401ee4:	b.eq	40230c <ferror@plt+0x96c>  // b.none
  401ee8:	cmp	w24, #0x1
  401eec:	b.eq	40269c <ferror@plt+0xcfc>  // b.none
  401ef0:	cbz	w1, 401fcc <ferror@plt+0x62c>
  401ef4:	cmp	w24, #0x1
  401ef8:	b.le	401fcc <ferror@plt+0x62c>
  401efc:	mov	w2, #0x5                   	// #5
  401f00:	adrp	x1, 409000 <ferror@plt+0x7660>
  401f04:	mov	x0, #0x0                   	// #0
  401f08:	add	x1, x1, #0xba0
  401f0c:	bl	401920 <dcgettext@plt>
  401f10:	mov	x19, x0
  401f14:	ldrsw	x1, [x22, #648]
  401f18:	add	x1, x1, #0x1
  401f1c:	ldr	x0, [x23, x1, lsl #3]
  401f20:	bl	407180 <ferror@plt+0x57e0>
  401f24:	mov	x3, x0
  401f28:	mov	x2, x19
  401f2c:	mov	w1, #0x0                   	// #0
  401f30:	mov	w0, #0x0                   	// #0
  401f34:	bl	401650 <error@plt>
  401f38:	mov	w2, #0x5                   	// #5
  401f3c:	adrp	x1, 409000 <ferror@plt+0x7660>
  401f40:	mov	x0, #0x0                   	// #0
  401f44:	add	x1, x1, #0xbb8
  401f48:	bl	401920 <dcgettext@plt>
  401f4c:	mov	x3, x0
  401f50:	adrp	x2, 40a000 <ferror@plt+0x8660>
  401f54:	mov	w1, #0x0                   	// #0
  401f58:	add	x2, x2, #0x320
  401f5c:	mov	w0, #0x0                   	// #0
  401f60:	bl	401650 <error@plt>
  401f64:	mov	w0, #0x1                   	// #1
  401f68:	bl	404970 <ferror@plt+0x2fd0>
  401f6c:	mov	w0, #0xa                   	// #10
  401f70:	mov	w1, #0x7                   	// #7
  401f74:	mov	w25, #0x1                   	// #1
  401f78:	stp	w1, w0, [x20]
  401f7c:	str	x26, [x20, #80]
  401f80:	b	401ac8 <ferror@plt+0x128>
  401f84:	mov	w0, #0x8                   	// #8
  401f88:	b	401f70 <ferror@plt+0x5d0>
  401f8c:	cbz	w1, 401fcc <ferror@plt+0x62c>
  401f90:	cmp	w24, #0x2
  401f94:	b.eq	402338 <ferror@plt+0x998>  // b.none
  401f98:	cmp	w24, #0x3
  401f9c:	b.eq	402310 <ferror@plt+0x970>  // b.none
  401fa0:	cmp	w24, #0x1
  401fa4:	b.ne	401ef4 <ferror@plt+0x554>  // b.any
  401fa8:	ldr	x0, [x23, w0, sxtw #3]
  401fac:	add	x1, sp, #0x88
  401fb0:	bl	402be0 <ferror@plt+0x1240>
  401fb4:	tst	w0, #0xff
  401fb8:	b.eq	4026b0 <ferror@plt+0xd10>  // b.none
  401fbc:	add	x23, x23, #0x8
  401fc0:	mov	w24, #0x0                   	// #0
  401fc4:	ldr	x0, [sp, #136]
  401fc8:	str	x0, [x20, #216]
  401fcc:	ldrb	w0, [x20, #241]
  401fd0:	cbz	w0, 401ff4 <ferror@plt+0x654>
  401fd4:	ldr	x1, [x20, #80]
  401fd8:	adrp	x0, 402000 <ferror@plt+0x660>
  401fdc:	add	x0, x0, #0xac8
  401fe0:	cmp	x1, x0
  401fe4:	b.eq	402634 <ferror@plt+0xc94>  // b.none
  401fe8:	adrp	x0, 404000 <ferror@plt+0x2660>
  401fec:	add	x0, x0, #0x98
  401ff0:	str	x0, [x20, #80]
  401ff4:	ldrb	w0, [x20, #41]
  401ff8:	cbz	w0, 40200c <ferror@plt+0x66c>
  401ffc:	ldp	x0, x1, [x20, #216]
  402000:	adds	x0, x0, x1
  402004:	str	x0, [x20, #248]
  402008:	b.cs	402938 <ferror@plt+0xf98>  // b.hs, b.nlast
  40200c:	ldr	x0, [x20, #64]
  402010:	cbz	x0, 4022b8 <ferror@plt+0x918>
  402014:	cmp	w24, #0x0
  402018:	b.le	4022b0 <ferror@plt+0x910>
  40201c:	ldrsw	x0, [x22, #648]
  402020:	add	x23, x23, x0, lsl #3
  402024:	str	x23, [x20, #32]
  402028:	bl	403978 <ferror@plt+0x1fd8>
  40202c:	ldr	x1, [x20, #16]
  402030:	and	w22, w0, #0xff
  402034:	cbz	x1, 40223c <ferror@plt+0x89c>
  402038:	ldr	x0, [x20, #216]
  40203c:	bl	403ab0 <ferror@plt+0x2110>
  402040:	and	w22, w22, w0
  402044:	ldr	x1, [x20, #16]
  402048:	cbz	x1, 40223c <ferror@plt+0x89c>
  40204c:	ldrb	w0, [x20, #241]
  402050:	cbz	w0, 4022c8 <ferror@plt+0x928>
  402054:	ldr	x1, [sp, #120]
  402058:	ldr	x0, [x20, #216]
  40205c:	sub	x0, x1, x0
  402060:	ldr	x7, [x20, #64]
  402064:	str	x0, [x20, #88]
  402068:	cbz	x7, 4022e8 <ferror@plt+0x948>
  40206c:	ldr	x6, [x20, #72]
  402070:	mov	x0, #0x28                  	// #40
  402074:	add	x8, x19, #0x88
  402078:	mov	w4, #0x1                   	// #1
  40207c:	madd	x7, x7, x0, x6
  402080:	ldr	w0, [x6, #4]
  402084:	sxtw	x4, w4
  402088:	mov	x1, x4
  40208c:	ldrsw	x5, [x8, x0, lsl #2]
  402090:	mov	x0, x5
  402094:	nop
  402098:	udiv	x3, x1, x0
  40209c:	mov	x2, x0
  4020a0:	msub	x0, x3, x0, x1
  4020a4:	mov	x1, x2
  4020a8:	cbnz	x0, 402098 <ferror@plt+0x6f8>
  4020ac:	udiv	x1, x5, x2
  4020b0:	add	x6, x6, #0x28
  4020b4:	cmp	x7, x6
  4020b8:	mul	w4, w1, w4
  4020bc:	b.ne	402080 <ferror@plt+0x6e0>  // b.any
  4020c0:	ldr	w0, [sp, #104]
  4020c4:	cbz	w0, 4022d0 <ferror@plt+0x930>
  4020c8:	ldr	x1, [sp, #112]
  4020cc:	sxtw	x23, w4
  4020d0:	cbz	x1, 4020e0 <ferror@plt+0x740>
  4020d4:	udiv	x0, x1, x23
  4020d8:	msub	x0, x0, x23, x1
  4020dc:	cbz	x0, 402834 <ferror@plt+0xe94>
  4020e0:	mov	w2, #0x5                   	// #5
  4020e4:	adrp	x1, 409000 <ferror@plt+0x7660>
  4020e8:	mov	x0, #0x0                   	// #0
  4020ec:	add	x1, x1, #0xc18
  4020f0:	str	w4, [sp, #104]
  4020f4:	bl	401920 <dcgettext@plt>
  4020f8:	ldr	w4, [sp, #104]
  4020fc:	mov	x2, x0
  402100:	ldr	x3, [sp, #112]
  402104:	mov	w1, #0x0                   	// #0
  402108:	mov	w0, #0x0                   	// #0
  40210c:	bl	401650 <error@plt>
  402110:	str	x23, [x20, #48]
  402114:	ldr	x4, [x20, #64]
  402118:	cbz	x4, 40218c <ferror@plt+0x7ec>
  40211c:	ldr	x1, [x20, #72]
  402120:	mov	x0, #0x28                  	// #40
  402124:	ldr	x5, [x20, #48]
  402128:	add	x7, x19, #0x88
  40212c:	madd	x4, x4, x0, x1
  402130:	mov	x2, x1
  402134:	mov	x3, #0x0                   	// #0
  402138:	ldr	w0, [x2, #4]
  40213c:	add	x2, x2, #0x28
  402140:	ldur	w6, [x2, #-12]
  402144:	ldrsw	x0, [x7, x0, lsl #2]
  402148:	udiv	x0, x5, x0
  40214c:	madd	w0, w6, w0, w0
  402150:	sxtw	x0, w0
  402154:	cmp	x3, x0
  402158:	csel	x3, x3, x0, cs  // cs = hs, nlast
  40215c:	cmp	x4, x2
  402160:	b.ne	402138 <ferror@plt+0x798>  // b.any
  402164:	add	x6, x19, #0x88
  402168:	ldr	w2, [x1, #4]
  40216c:	add	x1, x1, #0x28
  402170:	ldur	w0, [x1, #-12]
  402174:	ldrsw	x2, [x6, x2, lsl #2]
  402178:	udiv	x2, x5, x2
  40217c:	msub	w0, w0, w2, w3
  402180:	stur	w0, [x1, #-8]
  402184:	cmp	x4, x1
  402188:	b.ne	402168 <ferror@plt+0x7c8>  // b.any
  40218c:	ldrb	w23, [x20, #42]
  402190:	cbz	w23, 40240c <ferror@plt+0xa6c>
  402194:	ldr	x0, [x20, #232]
  402198:	mov	x1, #0x64                  	// #100
  40219c:	adrp	x26, 408000 <ferror@plt+0x6660>
  4021a0:	add	x26, x26, #0x960
  4021a4:	cmp	x0, x1
  4021a8:	csel	x0, x0, x1, cs  // cs = hs, nlast
  4021ac:	str	x0, [sp, #144]
  4021b0:	bl	4076f0 <ferror@plt+0x5d50>
  4021b4:	mov	x25, x0
  4021b8:	ldr	x1, [x20, #216]
  4021bc:	ldrb	w0, [x20, #41]
  4021c0:	ldr	x19, [x20, #232]
  4021c4:	cbz	w0, 4021e0 <ferror@plt+0x840>
  4021c8:	ldr	x0, [x20, #248]
  4021cc:	cmp	x19, x0
  4021d0:	b.hi	4023d0 <ferror@plt+0xa30>  // b.pmore
  4021d4:	sub	x0, x0, x19
  4021d8:	cmp	x0, x1
  4021dc:	b.ls	4023d0 <ferror@plt+0xa30>  // b.plast
  4021e0:	cbz	x19, 4025c0 <ferror@plt+0xc20>
  4021e4:	add	x27, x1, #0x1
  4021e8:	mov	x19, #0x0                   	// #0
  4021ec:	b	402214 <ferror@plt+0x874>
  4021f0:	bl	401880 <__ctype_b_loc@plt>
  4021f4:	ldr	x0, [x0]
  4021f8:	ldr	x1, [x20, #232]
  4021fc:	ldrh	w0, [x0, w21, sxtw #1]
  402200:	tbz	w0, #14, 402404 <ferror@plt+0xa64>
  402204:	strb	w21, [x25, x19]
  402208:	add	x19, x19, #0x1
  40220c:	cmp	x1, x19
  402210:	b.ls	4025bc <ferror@plt+0xc1c>  // b.plast
  402214:	add	x0, sp, #0x88
  402218:	bl	403cb0 <ferror@plt+0x2310>
  40221c:	ldr	w21, [sp, #136]
  402220:	and	w23, w23, w0
  402224:	add	x24, x27, x19
  402228:	tbz	w21, #31, 4021f0 <ferror@plt+0x850>
  40222c:	mov	x0, x25
  402230:	bl	4018c0 <free@plt>
  402234:	and	w22, w22, w23
  402238:	and	w22, w22, #0x1
  40223c:	ldrb	w0, [x20, #40]
  402240:	cbnz	w0, 402264 <ferror@plt+0x8c4>
  402244:	eor	w0, w22, #0x1
  402248:	ldp	x19, x20, [sp, #16]
  40224c:	ldp	x21, x22, [sp, #32]
  402250:	ldp	x23, x24, [sp, #48]
  402254:	ldp	x25, x26, [sp, #64]
  402258:	ldp	x27, x28, [sp, #80]
  40225c:	ldp	x29, x30, [sp], #160
  402260:	ret
  402264:	adrp	x0, 41d000 <ferror@plt+0x1b660>
  402268:	ldr	x0, [x0, #664]
  40226c:	bl	408210 <ferror@plt+0x6870>
  402270:	cmn	w0, #0x1
  402274:	b.ne	402244 <ferror@plt+0x8a4>  // b.any
  402278:	bl	401980 <__errno_location@plt>
  40227c:	mov	x3, x0
  402280:	mov	w2, #0x5                   	// #5
  402284:	adrp	x1, 408000 <ferror@plt+0x6660>
  402288:	mov	x0, #0x0                   	// #0
  40228c:	add	x1, x1, #0x9b8
  402290:	ldr	w19, [x3]
  402294:	bl	401920 <dcgettext@plt>
  402298:	mov	x2, x0
  40229c:	mov	w0, #0x1                   	// #1
  4022a0:	mov	w1, w19
  4022a4:	bl	401650 <error@plt>
  4022a8:	mov	w0, #0x1                   	// #1
  4022ac:	b	402248 <ferror@plt+0x8a8>
  4022b0:	add	x23, x19, #0x280
  4022b4:	b	402024 <ferror@plt+0x684>
  4022b8:	adrp	x0, 409000 <ferror@plt+0x7660>
  4022bc:	add	x0, x0, #0xc10
  4022c0:	bl	4040d0 <ferror@plt+0x2730>
  4022c4:	b	402014 <ferror@plt+0x674>
  4022c8:	mov	x0, #0x0                   	// #0
  4022cc:	b	402060 <ferror@plt+0x6c0>
  4022d0:	cmp	w4, #0xf
  4022d4:	b.le	4022f4 <ferror@plt+0x954>
  4022d8:	sxtw	x4, w4
  4022dc:	str	x4, [x20, #48]
  4022e0:	ldr	x4, [x20, #64]
  4022e4:	b	40211c <ferror@plt+0x77c>
  4022e8:	ldr	w0, [sp, #104]
  4022ec:	cbnz	w0, 402858 <ferror@plt+0xeb8>
  4022f0:	mov	w4, #0x1                   	// #1
  4022f4:	mov	w0, #0x10                  	// #16
  4022f8:	sdiv	w0, w0, w4
  4022fc:	mul	w0, w0, w4
  402300:	sxtw	x0, w0
  402304:	str	x0, [x20, #48]
  402308:	b	402114 <ferror@plt+0x774>
  40230c:	cbz	w1, 401fcc <ferror@plt+0x62c>
  402310:	add	x0, x23, w0, sxtw #3
  402314:	add	x1, sp, #0x88
  402318:	ldr	x0, [x0, #8]
  40231c:	bl	402be0 <ferror@plt+0x1240>
  402320:	tst	w0, #0xff
  402324:	b.ne	402380 <ferror@plt+0x9e0>  // b.any
  402328:	mov	w24, #0x3                   	// #3
  40232c:	ldrb	w0, [x20, #240]
  402330:	cbz	w0, 401fcc <ferror@plt+0x62c>
  402334:	b	401efc <ferror@plt+0x55c>
  402338:	add	x0, x23, w0, sxtw #3
  40233c:	ldr	x0, [x0, #8]
  402340:	add	x1, sp, #0x90
  402344:	bl	402be0 <ferror@plt+0x1240>
  402348:	tst	w0, #0xff
  40234c:	b.eq	402840 <ferror@plt+0xea0>  // b.none
  402350:	ldrb	w0, [x20, #240]
  402354:	cbnz	w0, 40286c <ferror@plt+0xecc>
  402358:	ldrsw	x0, [x22, #648]
  40235c:	mov	w24, #0x1                   	// #1
  402360:	ldr	x1, [sp, #144]
  402364:	str	x1, [x20, #216]
  402368:	lsl	x0, x0, #3
  40236c:	add	x1, x23, x0
  402370:	ldr	x0, [x23, x0]
  402374:	add	x23, x23, #0x8
  402378:	str	x0, [x1, #8]
  40237c:	b	401fcc <ferror@plt+0x62c>
  402380:	ldrsw	x0, [x22, #648]
  402384:	add	x1, sp, #0x90
  402388:	add	x0, x0, #0x2
  40238c:	ldr	x0, [x23, x0, lsl #3]
  402390:	bl	402be0 <ferror@plt+0x1240>
  402394:	tst	w0, #0xff
  402398:	b.eq	402328 <ferror@plt+0x988>  // b.none
  40239c:	ldrsw	x0, [x22, #648]
  4023a0:	mov	w2, #0x1                   	// #1
  4023a4:	strb	w2, [x20, #241]
  4023a8:	mov	w24, #0x1                   	// #1
  4023ac:	ldp	x1, x2, [sp, #136]
  4023b0:	lsl	x0, x0, #3
  4023b4:	str	x1, [x20, #216]
  4023b8:	add	x1, x23, x0
  4023bc:	str	x2, [sp, #120]
  4023c0:	ldr	x0, [x23, x0]
  4023c4:	add	x23, x23, #0x10
  4023c8:	str	x0, [x1, #16]
  4023cc:	b	401fcc <ferror@plt+0x62c>
  4023d0:	mov	x0, x25
  4023d4:	bl	4018c0 <free@plt>
  4023d8:	mov	w0, #0x0                   	// #0
  4023dc:	bl	403800 <ferror@plt+0x1e60>
  4023e0:	and	w23, w23, w0
  4023e4:	b	402234 <ferror@plt+0x894>
  4023e8:	ldp	x0, x1, [x3, #40]
  4023ec:	cmp	x0, x1
  4023f0:	b.cs	4028a4 <ferror@plt+0xf04>  // b.hs, b.nlast
  4023f4:	add	x1, x0, #0x1
  4023f8:	str	x1, [x3, #40]
  4023fc:	mov	w1, #0xa                   	// #10
  402400:	strb	w1, [x0]
  402404:	mov	x1, x24
  402408:	b	4021bc <ferror@plt+0x81c>
  40240c:	ldr	x1, [x20, #48]
  402410:	cmp	x1, #0x0
  402414:	cset	x2, lt  // lt = tstop
  402418:	lsl	x0, x1, #1
  40241c:	tbnz	x1, #62, 402948 <ferror@plt+0xfa8>
  402420:	cbnz	x2, 402948 <ferror@plt+0xfa8>
  402424:	bl	4076f0 <ferror@plt+0x5d50>
  402428:	ldrb	w27, [x20, #41]
  40242c:	ldr	x1, [x20, #48]
  402430:	str	x0, [sp, #112]
  402434:	ldr	x25, [x20, #216]
  402438:	add	x1, x0, x1
  40243c:	stp	x0, x1, [sp, #144]
  402440:	cbz	w27, 4024f4 <ferror@plt+0xb54>
  402444:	add	x21, sp, #0x90
  402448:	b	4024b0 <ferror@plt+0xb10>
  40244c:	ldr	x2, [x20, #48]
  402450:	sub	x0, x1, x25
  402454:	ldr	x3, [x21, w23, sxtw #3]
  402458:	cmp	x0, x2
  40245c:	csel	x0, x0, x2, ls  // ls = plast
  402460:	add	x2, sp, #0x88
  402464:	mov	x1, x3
  402468:	str	x3, [sp, #104]
  40246c:	bl	404880 <ferror@plt+0x2ee0>
  402470:	and	w27, w27, w0
  402474:	ldr	x0, [x20, #48]
  402478:	sxtw	x26, w23
  40247c:	ldr	x28, [sp, #136]
  402480:	mov	x24, x21
  402484:	cmp	x28, x0
  402488:	b.cc	40255c <ferror@plt+0xbbc>  // b.lo, b.ul, b.last
  40248c:	ldr	x3, [sp, #104]
  402490:	b.ne	4028c8 <ferror@plt+0xf28>  // b.any
  402494:	eor	w23, w23, #0x1
  402498:	mov	x0, x25
  40249c:	mov	x1, x28
  4024a0:	ldr	x2, [x21, w23, sxtw #3]
  4024a4:	bl	403d38 <ferror@plt+0x2398>
  4024a8:	ldr	x0, [sp, #136]
  4024ac:	add	x25, x25, x0
  4024b0:	ldr	x1, [x20, #248]
  4024b4:	cmp	x1, x25
  4024b8:	b.hi	40244c <ferror@plt+0xaac>  // b.pmore
  4024bc:	str	xzr, [sp, #136]
  4024c0:	ldr	x2, [x20, #80]
  4024c4:	mov	x0, x25
  4024c8:	mov	w1, #0xa                   	// #10
  4024cc:	blr	x2
  4024d0:	ldrb	w0, [x20, #41]
  4024d4:	cbz	w0, 4024e4 <ferror@plt+0xb44>
  4024d8:	ldr	x0, [x20, #248]
  4024dc:	cmp	x25, x0
  4024e0:	b.cs	402848 <ferror@plt+0xea8>  // b.hs, b.nlast
  4024e4:	ldr	x0, [sp, #112]
  4024e8:	mov	w23, w27
  4024ec:	bl	4018c0 <free@plt>
  4024f0:	b	402234 <ferror@plt+0x894>
  4024f4:	add	x24, sp, #0x90
  4024f8:	mov	x26, #0x0                   	// #0
  4024fc:	b	40252c <ferror@plt+0xb8c>
  402500:	ldr	x3, [sp, #104]
  402504:	b.ne	40291c <ferror@plt+0xf7c>  // b.any
  402508:	eor	w23, w23, #0x1
  40250c:	mov	x0, x25
  402510:	mov	x1, x28
  402514:	mov	w21, w27
  402518:	sxtw	x26, w23
  40251c:	ldr	x2, [x24, w23, sxtw #3]
  402520:	bl	403d38 <ferror@plt+0x2398>
  402524:	ldr	x0, [sp, #136]
  402528:	add	x25, x25, x0
  40252c:	ldr	x3, [x24, x26, lsl #3]
  402530:	add	x2, sp, #0x88
  402534:	ldr	x0, [x20, #48]
  402538:	mov	x1, x3
  40253c:	str	x3, [sp, #104]
  402540:	bl	404880 <ferror@plt+0x2ee0>
  402544:	and	w27, w0, #0xff
  402548:	ldr	x0, [x20, #48]
  40254c:	and	w27, w27, w21
  402550:	ldr	x28, [sp, #136]
  402554:	cmp	x28, x0
  402558:	b.cs	402500 <ferror@plt+0xb60>  // b.hs, b.nlast
  40255c:	cbz	x28, 4024c0 <ferror@plt+0xb20>
  402560:	ldp	x8, x9, [x20, #64]
  402564:	add	x19, x19, #0x88
  402568:	mov	x7, #0x0                   	// #0
  40256c:	mov	w5, #0x1                   	// #1
  402570:	mov	x10, #0x28                  	// #40
  402574:	add	x9, x9, #0x4
  402578:	sxtw	x5, w5
  40257c:	cmp	x7, x8
  402580:	b.eq	402654 <ferror@plt+0xcb4>  // b.none
  402584:	mul	x0, x7, x10
  402588:	mov	x1, x5
  40258c:	ldr	w0, [x9, x0]
  402590:	ldrsw	x6, [x19, x0, lsl #2]
  402594:	mov	x0, x6
  402598:	udiv	x3, x1, x0
  40259c:	mov	x2, x0
  4025a0:	msub	x0, x3, x0, x1
  4025a4:	mov	x1, x2
  4025a8:	cbnz	x0, 402598 <ferror@plt+0xbf8>
  4025ac:	udiv	x1, x6, x2
  4025b0:	add	x7, x7, #0x1
  4025b4:	mul	w5, w1, w5
  4025b8:	b	402578 <ferror@plt+0xbd8>
  4025bc:	mov	x1, x24
  4025c0:	mov	x24, x1
  4025c4:	b	402600 <ferror@plt+0xc60>
  4025c8:	add	x0, sp, #0x88
  4025cc:	bl	403cb0 <ferror@plt+0x2310>
  4025d0:	ldr	w21, [sp, #136]
  4025d4:	add	x24, x24, #0x1
  4025d8:	and	w23, w23, w0
  4025dc:	cmp	w21, #0x0
  4025e0:	b.lt	40222c <ferror@plt+0x88c>  // b.tstop
  4025e4:	b.eq	4026e0 <ferror@plt+0xd40>  // b.none
  4025e8:	bl	401880 <__ctype_b_loc@plt>
  4025ec:	ldr	x0, [x0]
  4025f0:	ldrh	w0, [x0, w21, sxtw #1]
  4025f4:	tbz	w0, #14, 402404 <ferror@plt+0xa64>
  4025f8:	strb	w21, [x25, x19]
  4025fc:	add	x19, x19, #0x1
  402600:	ldrb	w0, [x20, #41]
  402604:	cbz	w0, 402614 <ferror@plt+0xc74>
  402608:	ldr	x0, [x20, #248]
  40260c:	cmp	x24, x0
  402610:	b.cs	4026e0 <ferror@plt+0xd40>  // b.hs, b.nlast
  402614:	ldr	x0, [sp, #144]
  402618:	cmp	x0, x19
  40261c:	b.ne	4025c8 <ferror@plt+0xc28>  // b.any
  402620:	mov	x0, x25
  402624:	add	x1, sp, #0x90
  402628:	bl	407838 <ferror@plt+0x5e98>
  40262c:	mov	x25, x0
  402630:	b	4025c8 <ferror@plt+0xc28>
  402634:	adrp	x0, 404000 <ferror@plt+0x2660>
  402638:	mov	w1, #0x8                   	// #8
  40263c:	add	x0, x0, #0x0
  402640:	mov	w2, #0x7                   	// #7
  402644:	str	w2, [x28, #688]
  402648:	str	w1, [x20, #4]
  40264c:	str	x0, [x20, #80]
  402650:	b	401ff4 <ferror@plt+0x654>
  402654:	sub	x2, x28, #0x1
  402658:	eor	w23, w23, #0x1
  40265c:	add	x2, x2, x5
  402660:	mov	w1, #0x0                   	// #0
  402664:	ldr	x19, [x24, x26, lsl #3]
  402668:	udiv	x2, x2, x5
  40266c:	add	x0, x19, x28
  402670:	mul	x2, x2, x5
  402674:	sub	x2, x2, x28
  402678:	bl	401770 <memset@plt>
  40267c:	ldr	x2, [x24, w23, sxtw #3]
  402680:	mov	x0, x25
  402684:	mov	x3, x19
  402688:	mov	x1, x28
  40268c:	bl	403d38 <ferror@plt+0x2398>
  402690:	ldr	x0, [sp, #136]
  402694:	add	x25, x25, x0
  402698:	b	4024c0 <ferror@plt+0xb20>
  40269c:	ldr	x0, [x23, w0, sxtw #3]
  4026a0:	cbnz	w1, 401fac <ferror@plt+0x60c>
  4026a4:	ldrb	w1, [x0]
  4026a8:	cmp	w1, #0x2b
  4026ac:	b.eq	401fac <ferror@plt+0x60c>  // b.none
  4026b0:	mov	w24, #0x1                   	// #1
  4026b4:	b	401fcc <ferror@plt+0x62c>
  4026b8:	add	x0, x23, w0, sxtw #3
  4026bc:	ldr	x0, [x0, #8]
  4026c0:	cbnz	w1, 402340 <ferror@plt+0x9a0>
  4026c4:	ldrb	w1, [x0]
  4026c8:	cmp	w1, #0x2b
  4026cc:	b.eq	402340 <ferror@plt+0x9a0>  // b.none
  4026d0:	sub	w1, w1, #0x30
  4026d4:	cmp	w1, #0x9
  4026d8:	b.hi	401fcc <ferror@plt+0x62c>  // b.pmore
  4026dc:	b	402340 <ferror@plt+0x9a0>
  4026e0:	ldr	x2, [x20, #80]
  4026e4:	strb	wzr, [x25, x19]
  4026e8:	mvn	x19, x19
  4026ec:	adrp	x21, 41d000 <ferror@plt+0x1b660>
  4026f0:	add	x0, x19, x24
  4026f4:	adrp	x27, 408000 <ferror@plt+0x6660>
  4026f8:	mov	x19, x25
  4026fc:	add	x21, x21, #0x290
  402700:	add	x27, x27, #0x978
  402704:	mov	w1, #0x20                  	// #32
  402708:	blr	x2
  40270c:	ldrb	w1, [x19]
  402710:	str	w1, [sp, #136]
  402714:	ldr	x3, [x21]
  402718:	cbz	w1, 4023e8 <ferror@plt+0xa48>
  40271c:	cmp	w1, #0xa
  402720:	b.eq	4027fc <ferror@plt+0xe5c>  // b.none
  402724:	b.hi	402778 <ferror@plt+0xdd8>  // b.pmore
  402728:	cmp	w1, #0x8
  40272c:	b.eq	4027e0 <ferror@plt+0xe40>  // b.none
  402730:	cmp	w1, #0x9
  402734:	b.ne	402754 <ferror@plt+0xdb4>  // b.any
  402738:	adrp	x0, 408000 <ferror@plt+0x6660>
  40273c:	mov	x2, #0x2                   	// #2
  402740:	add	x0, x0, #0x970
  402744:	mov	x1, #0x1                   	// #1
  402748:	add	x19, x19, #0x1
  40274c:	bl	401610 <fwrite_unlocked@plt>
  402750:	b	40270c <ferror@plt+0xd6c>
  402754:	cmp	w1, #0x7
  402758:	b.ne	402814 <ferror@plt+0xe74>  // b.any
  40275c:	adrp	x0, 408000 <ferror@plt+0x6660>
  402760:	mov	x2, #0x2                   	// #2
  402764:	add	x0, x0, #0x968
  402768:	mov	x1, #0x1                   	// #1
  40276c:	add	x19, x19, #0x1
  402770:	bl	401610 <fwrite_unlocked@plt>
  402774:	b	40270c <ferror@plt+0xd6c>
  402778:	cmp	w1, #0xc
  40277c:	b.eq	4027c8 <ferror@plt+0xe28>  // b.none
  402780:	cmp	w1, #0xd
  402784:	b.ne	4027a4 <ferror@plt+0xe04>  // b.any
  402788:	adrp	x0, 408000 <ferror@plt+0x6660>
  40278c:	mov	x2, #0x2                   	// #2
  402790:	add	x0, x0, #0x988
  402794:	mov	x1, #0x1                   	// #1
  402798:	add	x19, x19, #0x1
  40279c:	bl	401610 <fwrite_unlocked@plt>
  4027a0:	b	40270c <ferror@plt+0xd6c>
  4027a4:	cmp	w1, #0xb
  4027a8:	b.ne	402814 <ferror@plt+0xe74>  // b.any
  4027ac:	adrp	x0, 408000 <ferror@plt+0x6660>
  4027b0:	mov	x2, #0x2                   	// #2
  4027b4:	add	x0, x0, #0x990
  4027b8:	mov	x1, #0x1                   	// #1
  4027bc:	add	x19, x19, #0x1
  4027c0:	bl	401610 <fwrite_unlocked@plt>
  4027c4:	b	40270c <ferror@plt+0xd6c>
  4027c8:	mov	x0, x27
  4027cc:	mov	x2, #0x2                   	// #2
  4027d0:	mov	x1, #0x1                   	// #1
  4027d4:	add	x19, x19, #0x1
  4027d8:	bl	401610 <fwrite_unlocked@plt>
  4027dc:	b	40270c <ferror@plt+0xd6c>
  4027e0:	adrp	x0, 408000 <ferror@plt+0x6660>
  4027e4:	mov	x2, #0x2                   	// #2
  4027e8:	add	x0, x0, #0x980
  4027ec:	mov	x1, #0x1                   	// #1
  4027f0:	add	x19, x19, #0x1
  4027f4:	bl	401610 <fwrite_unlocked@plt>
  4027f8:	b	40270c <ferror@plt+0xd6c>
  4027fc:	mov	x0, x26
  402800:	mov	x2, #0x2                   	// #2
  402804:	mov	x1, #0x1                   	// #1
  402808:	add	x19, x19, #0x1
  40280c:	bl	401610 <fwrite_unlocked@plt>
  402810:	b	40270c <ferror@plt+0xd6c>
  402814:	ldp	x0, x2, [x3, #40]
  402818:	cmp	x0, x2
  40281c:	b.cs	4028b8 <ferror@plt+0xf18>  // b.hs, b.nlast
  402820:	add	x2, x0, #0x1
  402824:	str	x2, [x3, #40]
  402828:	add	x19, x19, #0x1
  40282c:	strb	w1, [x0]
  402830:	b	40270c <ferror@plt+0xd6c>
  402834:	ldr	x0, [sp, #112]
  402838:	str	x0, [x20, #48]
  40283c:	b	402114 <ferror@plt+0x774>
  402840:	mov	w24, #0x2                   	// #2
  402844:	b	40232c <ferror@plt+0x98c>
  402848:	mov	w0, #0x0                   	// #0
  40284c:	bl	403800 <ferror@plt+0x1e60>
  402850:	and	w27, w27, w0
  402854:	b	4024e4 <ferror@plt+0xb44>
  402858:	ldr	x0, [sp, #112]
  40285c:	cbnz	x0, 402834 <ferror@plt+0xe94>
  402860:	mov	x23, #0x1                   	// #1
  402864:	mov	w4, w23
  402868:	b	4020e0 <ferror@plt+0x740>
  40286c:	ldrsw	x0, [x22, #648]
  402870:	add	x1, sp, #0x88
  402874:	ldr	x0, [x23, x0, lsl #3]
  402878:	bl	402be0 <ferror@plt+0x1240>
  40287c:	tst	w0, #0xff
  402880:	b.eq	402358 <ferror@plt+0x9b8>  // b.none
  402884:	mov	w0, #0x1                   	// #1
  402888:	strb	w0, [x20, #241]
  40288c:	ldp	x1, x0, [sp, #136]
  402890:	add	x23, x23, #0x10
  402894:	mov	w24, #0x0                   	// #0
  402898:	str	x0, [sp, #120]
  40289c:	str	x1, [x20, #216]
  4028a0:	b	401fcc <ferror@plt+0x62c>
  4028a4:	mov	w1, #0xa                   	// #10
  4028a8:	mov	x0, x3
  4028ac:	bl	401800 <__overflow@plt>
  4028b0:	mov	x1, x24
  4028b4:	b	4021bc <ferror@plt+0x81c>
  4028b8:	mov	x0, x3
  4028bc:	add	x19, x19, #0x1
  4028c0:	bl	401800 <__overflow@plt>
  4028c4:	b	40270c <ferror@plt+0xd6c>
  4028c8:	adrp	x1, 408000 <ferror@plt+0x6660>
  4028cc:	adrp	x0, 409000 <ferror@plt+0x7660>
  4028d0:	add	x3, x19, #0x468
  4028d4:	add	x1, x1, #0xa48
  4028d8:	add	x0, x0, #0xc48
  4028dc:	mov	w2, #0x576                 	// #1398
  4028e0:	bl	401970 <__assert_fail@plt>
  4028e4:	adrp	x1, 409000 <ferror@plt+0x7660>
  4028e8:	add	x1, x1, #0xb70
  4028ec:	mov	w2, #0x5                   	// #5
  4028f0:	mov	x0, #0x0                   	// #0
  4028f4:	bl	401920 <dcgettext@plt>
  4028f8:	mov	w1, #0x0                   	// #0
  4028fc:	mov	x2, x0
  402900:	mov	w0, #0x1                   	// #1
  402904:	bl	401650 <error@plt>
  402908:	ldr	w1, [sp, #136]
  40290c:	add	x3, x19, #0x290
  402910:	ldr	x4, [x25]
  402914:	mov	w2, #0x6a                  	// #106
  402918:	bl	407bc8 <ferror@plt+0x6228>
  40291c:	adrp	x1, 408000 <ferror@plt+0x6660>
  402920:	adrp	x0, 409000 <ferror@plt+0x7660>
  402924:	add	x3, x19, #0x468
  402928:	add	x1, x1, #0xa48
  40292c:	add	x0, x0, #0xc48
  402930:	mov	w2, #0x584                 	// #1412
  402934:	bl	401970 <__assert_fail@plt>
  402938:	adrp	x1, 409000 <ferror@plt+0x7660>
  40293c:	mov	w2, #0x5                   	// #5
  402940:	add	x1, x1, #0xbe8
  402944:	b	4028f0 <ferror@plt+0xf50>
  402948:	bl	407948 <ferror@plt+0x5fa8>
  40294c:	adrp	x1, 408000 <ferror@plt+0x6660>
  402950:	adrp	x0, 409000 <ferror@plt+0x7660>
  402954:	add	x3, x19, #0x1e8
  402958:	add	x1, x1, #0xa48
  40295c:	add	x0, x0, #0xad0
  402960:	mov	w2, #0x3d8                 	// #984
  402964:	bl	401970 <__assert_fail@plt>
  402968:	mov	w2, #0x5                   	// #5
  40296c:	adrp	x1, 409000 <ferror@plt+0x7660>
  402970:	mov	x0, #0x0                   	// #0
  402974:	add	x1, x1, #0xa88
  402978:	bl	401920 <dcgettext@plt>
  40297c:	mov	x2, x0
  402980:	ldr	x3, [x25, #640]
  402984:	mov	w1, #0x0                   	// #0
  402988:	mov	w0, #0x1                   	// #1
  40298c:	ldrb	w3, [x3]
  402990:	bl	401650 <error@plt>
  402994:	ldr	w1, [sp, #136]
  402998:	add	x3, x19, #0x290
  40299c:	ldr	x4, [x25]
  4029a0:	mov	w2, #0x53                  	// #83
  4029a4:	bl	407bc8 <ferror@plt+0x6228>
  4029a8:	ldr	w1, [sp, #136]
  4029ac:	add	x3, x19, #0x290
  4029b0:	ldr	x4, [x25]
  4029b4:	mov	w2, #0x77                  	// #119
  4029b8:	bl	407bc8 <ferror@plt+0x6228>
  4029bc:	mov	x29, #0x0                   	// #0
  4029c0:	mov	x30, #0x0                   	// #0
  4029c4:	mov	x5, x0
  4029c8:	ldr	x1, [sp]
  4029cc:	add	x2, sp, #0x8
  4029d0:	mov	x6, sp
  4029d4:	movz	x0, #0x0, lsl #48
  4029d8:	movk	x0, #0x0, lsl #32
  4029dc:	movk	x0, #0x40, lsl #16
  4029e0:	movk	x0, #0x19b0
  4029e4:	movz	x3, #0x0, lsl #48
  4029e8:	movk	x3, #0x0, lsl #32
  4029ec:	movk	x3, #0x40, lsl #16
  4029f0:	movk	x3, #0x87c8
  4029f4:	movz	x4, #0x0, lsl #48
  4029f8:	movk	x4, #0x0, lsl #32
  4029fc:	movk	x4, #0x40, lsl #16
  402a00:	movk	x4, #0x8848
  402a04:	bl	401740 <__libc_start_main@plt>
  402a08:	bl	4017e0 <abort@plt>
  402a0c:	adrp	x0, 41c000 <ferror@plt+0x1a660>
  402a10:	ldr	x0, [x0, #4064]
  402a14:	cbz	x0, 402a1c <ferror@plt+0x107c>
  402a18:	b	4017d0 <__gmon_start__@plt>
  402a1c:	ret
  402a20:	adrp	x0, 41d000 <ferror@plt+0x1b660>
  402a24:	add	x0, x0, #0x270
  402a28:	adrp	x1, 41d000 <ferror@plt+0x1b660>
  402a2c:	add	x1, x1, #0x270
  402a30:	cmp	x1, x0
  402a34:	b.eq	402a4c <ferror@plt+0x10ac>  // b.none
  402a38:	adrp	x1, 408000 <ferror@plt+0x6660>
  402a3c:	ldr	x1, [x1, #2168]
  402a40:	cbz	x1, 402a4c <ferror@plt+0x10ac>
  402a44:	mov	x16, x1
  402a48:	br	x16
  402a4c:	ret
  402a50:	adrp	x0, 41d000 <ferror@plt+0x1b660>
  402a54:	add	x0, x0, #0x270
  402a58:	adrp	x1, 41d000 <ferror@plt+0x1b660>
  402a5c:	add	x1, x1, #0x270
  402a60:	sub	x1, x1, x0
  402a64:	lsr	x2, x1, #63
  402a68:	add	x1, x2, x1, asr #3
  402a6c:	cmp	xzr, x1, asr #1
  402a70:	asr	x1, x1, #1
  402a74:	b.eq	402a8c <ferror@plt+0x10ec>  // b.none
  402a78:	adrp	x2, 408000 <ferror@plt+0x6660>
  402a7c:	ldr	x2, [x2, #2176]
  402a80:	cbz	x2, 402a8c <ferror@plt+0x10ec>
  402a84:	mov	x16, x2
  402a88:	br	x16
  402a8c:	ret
  402a90:	stp	x29, x30, [sp, #-32]!
  402a94:	mov	x29, sp
  402a98:	str	x19, [sp, #16]
  402a9c:	adrp	x19, 41d000 <ferror@plt+0x1b660>
  402aa0:	ldrb	w0, [x19, #680]
  402aa4:	cbnz	w0, 402ab4 <ferror@plt+0x1114>
  402aa8:	bl	402a20 <ferror@plt+0x1080>
  402aac:	mov	w0, #0x1                   	// #1
  402ab0:	strb	w0, [x19, #680]
  402ab4:	ldr	x19, [sp, #16]
  402ab8:	ldp	x29, x30, [sp], #32
  402abc:	ret
  402ac0:	b	402a50 <ferror@plt+0x10b0>
  402ac4:	nop
  402ac8:	ret
  402acc:	nop
  402ad0:	stp	x29, x30, [sp, #-48]!
  402ad4:	adrp	x2, 41d000 <ferror@plt+0x1b660>
  402ad8:	add	x4, x2, #0x2b0
  402adc:	mov	x29, sp
  402ae0:	ldrsw	x3, [x2, #688]
  402ae4:	mov	x2, x0
  402ae8:	ldr	w4, [x4, #4]
  402aec:	strb	w1, [sp, #39]
  402af0:	add	x1, sp, #0x27
  402af4:	strb	wzr, [sp, #40]
  402af8:	sub	x0, x1, x3
  402afc:	cmp	w4, #0xa
  402b00:	b.eq	402bb0 <ferror@plt+0x1210>  // b.none
  402b04:	cmp	w4, #0x10
  402b08:	b.eq	402b6c <ferror@plt+0x11cc>  // b.none
  402b0c:	cmp	w4, #0x8
  402b10:	b.eq	402b40 <ferror@plt+0x11a0>  // b.none
  402b14:	cmp	x0, x1
  402b18:	mov	w2, #0x30                  	// #48
  402b1c:	b.cs	402b98 <ferror@plt+0x11f8>  // b.hs, b.nlast
  402b20:	strb	w2, [x1, #-1]!
  402b24:	cmp	x0, x1
  402b28:	b.ne	402b20 <ferror@plt+0x1180>  // b.any
  402b2c:	adrp	x1, 41d000 <ferror@plt+0x1b660>
  402b30:	ldr	x1, [x1, #656]
  402b34:	bl	401930 <fputs_unlocked@plt>
  402b38:	ldp	x29, x30, [sp], #48
  402b3c:	ret
  402b40:	and	w3, w2, #0x7
  402b44:	lsr	x2, x2, #3
  402b48:	add	w3, w3, #0x30
  402b4c:	strb	w3, [x1, #-1]!
  402b50:	cbz	x2, 402b14 <ferror@plt+0x1174>
  402b54:	and	w3, w2, #0x7
  402b58:	lsr	x2, x2, #3
  402b5c:	add	w3, w3, #0x30
  402b60:	strb	w3, [x1, #-1]!
  402b64:	cbnz	x2, 402b40 <ferror@plt+0x11a0>
  402b68:	b	402b14 <ferror@plt+0x1174>
  402b6c:	adrp	x4, 408000 <ferror@plt+0x6660>
  402b70:	add	x4, x4, #0x918
  402b74:	nop
  402b78:	and	x3, x2, #0xf
  402b7c:	lsr	x2, x2, #4
  402b80:	ldrb	w3, [x4, x3]
  402b84:	strb	w3, [x1, #-1]!
  402b88:	cbnz	x2, 402b78 <ferror@plt+0x11d8>
  402b8c:	cmp	x0, x1
  402b90:	mov	w2, #0x30                  	// #48
  402b94:	b.cc	402b20 <ferror@plt+0x1180>  // b.lo, b.ul, b.last
  402b98:	mov	x0, x1
  402b9c:	adrp	x1, 41d000 <ferror@plt+0x1b660>
  402ba0:	ldr	x1, [x1, #656]
  402ba4:	bl	401930 <fputs_unlocked@plt>
  402ba8:	ldp	x29, x30, [sp], #48
  402bac:	ret
  402bb0:	mov	x5, #0xcccccccccccccccc    	// #-3689348814741910324
  402bb4:	movk	x5, #0xcccd
  402bb8:	umulh	x4, x2, x5
  402bbc:	cmp	x2, #0x9
  402bc0:	lsr	x4, x4, #3
  402bc4:	add	x3, x4, x4, lsl #2
  402bc8:	sub	x3, x2, x3, lsl #1
  402bcc:	mov	x2, x4
  402bd0:	add	w3, w3, #0x30
  402bd4:	strb	w3, [x1, #-1]!
  402bd8:	b.hi	402bb8 <ferror@plt+0x1218>  // b.pmore
  402bdc:	b	402b14 <ferror@plt+0x1174>
  402be0:	stp	x29, x30, [sp, #-32]!
  402be4:	mov	x29, sp
  402be8:	stp	x19, x20, [sp, #16]
  402bec:	mov	x19, x0
  402bf0:	ldrb	w0, [x0]
  402bf4:	cbz	w0, 402c4c <ferror@plt+0x12ac>
  402bf8:	mov	x20, x1
  402bfc:	cmp	w0, #0x2b
  402c00:	b.eq	402c44 <ferror@plt+0x12a4>  // b.none
  402c04:	mov	x0, x19
  402c08:	mov	w1, #0x2e                  	// #46
  402c0c:	bl	4018e0 <strchr@plt>
  402c10:	cbz	x0, 402c54 <ferror@plt+0x12b4>
  402c14:	mov	w2, #0xa                   	// #10
  402c18:	mov	x3, x20
  402c1c:	mov	x0, x19
  402c20:	adrp	x4, 408000 <ferror@plt+0x6660>
  402c24:	mov	x1, #0x0                   	// #0
  402c28:	add	x4, x4, #0x930
  402c2c:	bl	407c68 <ferror@plt+0x62c8>
  402c30:	cmp	w0, #0x0
  402c34:	cset	w0, eq  // eq = none
  402c38:	ldp	x19, x20, [sp, #16]
  402c3c:	ldp	x29, x30, [sp], #32
  402c40:	ret
  402c44:	add	x19, x19, #0x1
  402c48:	b	402c04 <ferror@plt+0x1264>
  402c4c:	mov	w0, #0x0                   	// #0
  402c50:	b	402c38 <ferror@plt+0x1298>
  402c54:	ldrb	w0, [x19]
  402c58:	cmp	w0, #0x30
  402c5c:	b.eq	402c68 <ferror@plt+0x12c8>  // b.none
  402c60:	mov	w2, #0x8                   	// #8
  402c64:	b	402c18 <ferror@plt+0x1278>
  402c68:	ldrb	w0, [x19, #1]
  402c6c:	mov	w2, #0x8                   	// #8
  402c70:	mov	w1, #0x10                  	// #16
  402c74:	and	w0, w0, #0xffffffdf
  402c78:	and	w0, w0, #0xff
  402c7c:	cmp	w0, #0x58
  402c80:	csel	w2, w2, w1, ne  // ne = any
  402c84:	b	402c18 <ferror@plt+0x1278>
  402c88:	cmp	x0, x1
  402c8c:	b.ls	402d7c <ferror@plt+0x13dc>  // b.plast
  402c90:	stp	x29, x30, [sp, #-112]!
  402c94:	sub	x1, x0, x1
  402c98:	mov	x29, sp
  402c9c:	stp	x23, x24, [sp, #48]
  402ca0:	sxtw	x24, w5
  402ca4:	adrp	x23, 408000 <ferror@plt+0x6660>
  402ca8:	stp	x25, x26, [sp, #64]
  402cac:	sub	x26, x0, #0x1
  402cb0:	adrp	x25, 409000 <ferror@plt+0x7660>
  402cb4:	add	x23, x23, #0x940
  402cb8:	add	x25, x25, #0xe90
  402cbc:	mul	x26, x26, x24
  402cc0:	stp	x19, x20, [sp, #16]
  402cc4:	mov	x20, x0
  402cc8:	add	x19, x2, x1
  402ccc:	stp	x21, x22, [sp, #32]
  402cd0:	adrp	x22, 408000 <ferror@plt+0x6660>
  402cd4:	mov	w21, w4
  402cd8:	add	x22, x22, #0x938
  402cdc:	stp	x27, x28, [sp, #80]
  402ce0:	mov	x27, x2
  402ce4:	mov	w28, w5
  402ce8:	b	402d0c <ferror@plt+0x136c>
  402cec:	add	x2, x25, x4
  402cf0:	sub	w1, w1, w0
  402cf4:	mov	x0, x23
  402cf8:	add	w1, w1, w21
  402cfc:	bl	407a38 <ferror@plt+0x6098>
  402d00:	sub	x26, x26, x24
  402d04:	cmp	x27, x19
  402d08:	b.eq	402d60 <ferror@plt+0x13c0>  // b.none
  402d0c:	udiv	x0, x26, x20
  402d10:	ldrb	w3, [x27], #1
  402d14:	mov	w1, w28
  402d18:	mov	x2, x22
  402d1c:	and	w3, w3, #0x7f
  402d20:	cmp	w3, #0x7f
  402d24:	mov	w28, w0
  402d28:	b.eq	402cf0 <ferror@plt+0x1350>  // b.none
  402d2c:	add	x2, sp, #0x68
  402d30:	ubfiz	x4, x3, #2, #7
  402d34:	cmp	w3, #0x20
  402d38:	b.ls	402cec <ferror@plt+0x134c>  // b.plast
  402d3c:	sub	w1, w1, w0
  402d40:	mov	x0, x23
  402d44:	add	w1, w1, w21
  402d48:	strb	w3, [sp, #104]
  402d4c:	strb	wzr, [sp, #105]
  402d50:	bl	407a38 <ferror@plt+0x6098>
  402d54:	sub	x26, x26, x24
  402d58:	cmp	x27, x19
  402d5c:	b.ne	402d0c <ferror@plt+0x136c>  // b.any
  402d60:	ldp	x19, x20, [sp, #16]
  402d64:	ldp	x21, x22, [sp, #32]
  402d68:	ldp	x23, x24, [sp, #48]
  402d6c:	ldp	x25, x26, [sp, #64]
  402d70:	ldp	x27, x28, [sp, #80]
  402d74:	ldp	x29, x30, [sp], #112
  402d78:	ret
  402d7c:	ret
  402d80:	cmp	x0, x1
  402d84:	b.ls	402e70 <ferror@plt+0x14d0>  // b.plast
  402d88:	stp	x29, x30, [sp, #-128]!
  402d8c:	mov	x29, sp
  402d90:	stp	x25, x26, [sp, #64]
  402d94:	sxtw	x25, w5
  402d98:	mov	w26, w5
  402d9c:	stp	x27, x28, [sp, #80]
  402da0:	sub	x27, x0, #0x1
  402da4:	mov	x28, x0
  402da8:	stp	x23, x24, [sp, #48]
  402dac:	adrp	x24, 41d000 <ferror@plt+0x1b660>
  402db0:	mul	x27, x27, x25
  402db4:	mov	w23, w4
  402db8:	stp	x19, x20, [sp, #16]
  402dbc:	mov	x20, x0
  402dc0:	mov	x19, x2
  402dc4:	add	x0, x24, #0x2b0
  402dc8:	add	x24, sp, #0x78
  402dcc:	stp	x21, x22, [sp, #32]
  402dd0:	mov	x21, x1
  402dd4:	mov	x22, x3
  402dd8:	str	x0, [sp, #104]
  402ddc:	b	402dfc <ferror@plt+0x145c>
  402de0:	ldr	x2, [x19]
  402de4:	mov	x0, x22
  402de8:	add	x19, x19, #0x8
  402dec:	sub	x27, x27, x25
  402df0:	bl	407a38 <ferror@plt+0x6098>
  402df4:	cmp	x28, x21
  402df8:	b.eq	402e54 <ferror@plt+0x14b4>  // b.none
  402dfc:	ldr	x0, [sp, #104]
  402e00:	sub	x28, x28, #0x1
  402e04:	udiv	x5, x27, x20
  402e08:	ldrb	w0, [x0, #8]
  402e0c:	sub	w1, w26, w5
  402e10:	mov	w26, w5
  402e14:	add	w1, w1, w23
  402e18:	cbz	w0, 402de0 <ferror@plt+0x1440>
  402e1c:	mov	x6, #0x7                   	// #7
  402e20:	sub	x0, x24, x6
  402e24:	ldrb	w2, [x19, x6]
  402e28:	sub	x6, x6, #0x1
  402e2c:	cmn	x6, #0x1
  402e30:	strb	w2, [x0, #7]
  402e34:	b.ne	402e20 <ferror@plt+0x1480>  // b.any
  402e38:	ldr	x2, [sp, #120]
  402e3c:	mov	x0, x22
  402e40:	add	x19, x19, #0x8
  402e44:	sub	x27, x27, x25
  402e48:	bl	407a38 <ferror@plt+0x6098>
  402e4c:	cmp	x28, x21
  402e50:	b.ne	402dfc <ferror@plt+0x145c>  // b.any
  402e54:	ldp	x19, x20, [sp, #16]
  402e58:	ldp	x21, x22, [sp, #32]
  402e5c:	ldp	x23, x24, [sp, #48]
  402e60:	ldp	x25, x26, [sp, #64]
  402e64:	ldp	x27, x28, [sp, #80]
  402e68:	ldp	x29, x30, [sp], #128
  402e6c:	ret
  402e70:	ret
  402e74:	nop
  402e78:	cmp	x0, x1
  402e7c:	b.ls	402f68 <ferror@plt+0x15c8>  // b.plast
  402e80:	stp	x29, x30, [sp, #-128]!
  402e84:	mov	x29, sp
  402e88:	stp	x25, x26, [sp, #64]
  402e8c:	sxtw	x25, w5
  402e90:	mov	w26, w5
  402e94:	stp	x27, x28, [sp, #80]
  402e98:	sub	x27, x0, #0x1
  402e9c:	mov	x28, x0
  402ea0:	stp	x23, x24, [sp, #48]
  402ea4:	adrp	x24, 41d000 <ferror@plt+0x1b660>
  402ea8:	mul	x27, x27, x25
  402eac:	mov	w23, w4
  402eb0:	stp	x19, x20, [sp, #16]
  402eb4:	mov	x20, x0
  402eb8:	mov	x19, x2
  402ebc:	add	x0, x24, #0x2b0
  402ec0:	add	x24, sp, #0x78
  402ec4:	stp	x21, x22, [sp, #32]
  402ec8:	mov	x21, x1
  402ecc:	mov	x22, x3
  402ed0:	str	x0, [sp, #104]
  402ed4:	b	402ef4 <ferror@plt+0x1554>
  402ed8:	ldr	x2, [x19]
  402edc:	mov	x0, x22
  402ee0:	add	x19, x19, #0x8
  402ee4:	sub	x27, x27, x25
  402ee8:	bl	407a38 <ferror@plt+0x6098>
  402eec:	cmp	x28, x21
  402ef0:	b.eq	402f4c <ferror@plt+0x15ac>  // b.none
  402ef4:	ldr	x0, [sp, #104]
  402ef8:	sub	x28, x28, #0x1
  402efc:	udiv	x5, x27, x20
  402f00:	ldrb	w0, [x0, #8]
  402f04:	sub	w1, w26, w5
  402f08:	mov	w26, w5
  402f0c:	add	w1, w1, w23
  402f10:	cbz	w0, 402ed8 <ferror@plt+0x1538>
  402f14:	mov	x6, #0x7                   	// #7
  402f18:	sub	x0, x24, x6
  402f1c:	ldrb	w2, [x19, x6]
  402f20:	sub	x6, x6, #0x1
  402f24:	cmn	x6, #0x1
  402f28:	strb	w2, [x0, #7]
  402f2c:	b.ne	402f18 <ferror@plt+0x1578>  // b.any
  402f30:	ldr	x2, [sp, #120]
  402f34:	mov	x0, x22
  402f38:	add	x19, x19, #0x8
  402f3c:	sub	x27, x27, x25
  402f40:	bl	407a38 <ferror@plt+0x6098>
  402f44:	cmp	x28, x21
  402f48:	b.ne	402ef4 <ferror@plt+0x1554>  // b.any
  402f4c:	ldp	x19, x20, [sp, #16]
  402f50:	ldp	x21, x22, [sp, #32]
  402f54:	ldp	x23, x24, [sp, #48]
  402f58:	ldp	x25, x26, [sp, #64]
  402f5c:	ldp	x27, x28, [sp, #80]
  402f60:	ldp	x29, x30, [sp], #128
  402f64:	ret
  402f68:	ret
  402f6c:	nop
  402f70:	stp	x29, x30, [sp, #-128]!
  402f74:	cmp	x0, x1
  402f78:	mov	x29, sp
  402f7c:	str	w4, [sp, #108]
  402f80:	stp	x2, x3, [sp, #112]
  402f84:	b.ls	403058 <ferror@plt+0x16b8>  // b.plast
  402f88:	stp	x25, x26, [sp, #64]
  402f8c:	sxtw	x25, w5
  402f90:	mov	x26, x2
  402f94:	stp	x27, x28, [sp, #80]
  402f98:	sub	x27, x0, #0x1
  402f9c:	mov	x28, x0
  402fa0:	stp	x19, x20, [sp, #16]
  402fa4:	mov	x20, x0
  402fa8:	mul	x27, x27, x25
  402fac:	mov	w19, w5
  402fb0:	stp	x21, x22, [sp, #32]
  402fb4:	mov	x21, x1
  402fb8:	mov	x22, x3
  402fbc:	stp	x23, x24, [sp, #48]
  402fc0:	adrp	x24, 41d000 <ferror@plt+0x1b660>
  402fc4:	add	x24, x24, #0x2b0
  402fc8:	b	402fe8 <ferror@plt+0x1648>
  402fcc:	ldr	w2, [x26]
  402fd0:	mov	x0, x22
  402fd4:	add	x26, x26, #0x4
  402fd8:	sub	x27, x27, x25
  402fdc:	bl	407a38 <ferror@plt+0x6098>
  402fe0:	cmp	x28, x21
  402fe4:	b.eq	403044 <ferror@plt+0x16a4>  // b.none
  402fe8:	udiv	x5, x27, x20
  402fec:	ldrb	w0, [x24, #8]
  402ff0:	ldr	w2, [sp, #108]
  402ff4:	sub	x28, x28, #0x1
  402ff8:	sub	w1, w19, w5
  402ffc:	mov	w19, w5
  403000:	add	w1, w1, w2
  403004:	cbz	w0, 402fcc <ferror@plt+0x162c>
  403008:	ldrb	w0, [x26, #3]
  40300c:	sub	x27, x27, x25
  403010:	ldrb	w3, [x26, #2]
  403014:	add	x26, x26, #0x4
  403018:	ldurb	w2, [x26, #-3]
  40301c:	bfxil	w23, w0, #0, #8
  403020:	ldurb	w0, [x26, #-4]
  403024:	bfi	w23, w3, #8, #8
  403028:	bfi	w23, w2, #16, #8
  40302c:	bfi	w23, w0, #24, #8
  403030:	mov	x0, x22
  403034:	mov	w2, w23
  403038:	bl	407a38 <ferror@plt+0x6098>
  40303c:	cmp	x28, x21
  403040:	b.ne	402fe8 <ferror@plt+0x1648>  // b.any
  403044:	ldp	x19, x20, [sp, #16]
  403048:	ldp	x21, x22, [sp, #32]
  40304c:	ldp	x23, x24, [sp, #48]
  403050:	ldp	x25, x26, [sp, #64]
  403054:	ldp	x27, x28, [sp, #80]
  403058:	ldp	x29, x30, [sp], #128
  40305c:	ret
  403060:	stp	x29, x30, [sp, #-112]!
  403064:	cmp	x0, x1
  403068:	mov	x29, sp
  40306c:	str	w4, [sp, #108]
  403070:	b.ls	403134 <ferror@plt+0x1794>  // b.plast
  403074:	stp	x25, x26, [sp, #64]
  403078:	sxtw	x25, w5
  40307c:	mov	x26, x2
  403080:	stp	x27, x28, [sp, #80]
  403084:	sub	x27, x0, #0x1
  403088:	mov	x28, x0
  40308c:	stp	x19, x20, [sp, #16]
  403090:	mov	x20, x0
  403094:	mul	x27, x27, x25
  403098:	mov	w19, w5
  40309c:	stp	x21, x22, [sp, #32]
  4030a0:	mov	x21, x1
  4030a4:	mov	x22, x3
  4030a8:	stp	x23, x24, [sp, #48]
  4030ac:	adrp	x24, 41d000 <ferror@plt+0x1b660>
  4030b0:	add	x24, x24, #0x2b0
  4030b4:	b	4030d4 <ferror@plt+0x1734>
  4030b8:	ldrh	w2, [x26]
  4030bc:	mov	x0, x22
  4030c0:	add	x26, x26, #0x2
  4030c4:	sub	x27, x27, x25
  4030c8:	bl	407a38 <ferror@plt+0x6098>
  4030cc:	cmp	x28, x21
  4030d0:	b.eq	403120 <ferror@plt+0x1780>  // b.none
  4030d4:	udiv	x5, x27, x20
  4030d8:	ldrb	w0, [x24, #8]
  4030dc:	ldr	w2, [sp, #108]
  4030e0:	sub	x28, x28, #0x1
  4030e4:	sub	w1, w19, w5
  4030e8:	mov	w19, w5
  4030ec:	add	w1, w1, w2
  4030f0:	cbz	w0, 4030b8 <ferror@plt+0x1718>
  4030f4:	ldrb	w2, [x26, #1]
  4030f8:	sub	x27, x27, x25
  4030fc:	ldrb	w0, [x26]
  403100:	add	x26, x26, #0x2
  403104:	bfxil	w23, w2, #0, #8
  403108:	bfi	w23, w0, #8, #8
  40310c:	mov	x0, x22
  403110:	and	w2, w23, #0xffff
  403114:	bl	407a38 <ferror@plt+0x6098>
  403118:	cmp	x28, x21
  40311c:	b.ne	4030d4 <ferror@plt+0x1734>  // b.any
  403120:	ldp	x19, x20, [sp, #16]
  403124:	ldp	x21, x22, [sp, #32]
  403128:	ldp	x23, x24, [sp, #48]
  40312c:	ldp	x25, x26, [sp, #64]
  403130:	ldp	x27, x28, [sp, #80]
  403134:	ldp	x29, x30, [sp], #112
  403138:	ret
  40313c:	nop
  403140:	stp	x29, x30, [sp, #-112]!
  403144:	cmp	x0, x1
  403148:	mov	x29, sp
  40314c:	str	w4, [sp, #108]
  403150:	b.ls	403214 <ferror@plt+0x1874>  // b.plast
  403154:	stp	x25, x26, [sp, #64]
  403158:	sxtw	x25, w5
  40315c:	mov	x26, x2
  403160:	stp	x27, x28, [sp, #80]
  403164:	sub	x27, x0, #0x1
  403168:	mov	x28, x0
  40316c:	stp	x19, x20, [sp, #16]
  403170:	mov	x20, x0
  403174:	mul	x27, x27, x25
  403178:	mov	w19, w5
  40317c:	stp	x21, x22, [sp, #32]
  403180:	mov	x21, x1
  403184:	mov	x22, x3
  403188:	stp	x23, x24, [sp, #48]
  40318c:	adrp	x24, 41d000 <ferror@plt+0x1b660>
  403190:	add	x24, x24, #0x2b0
  403194:	b	4031b4 <ferror@plt+0x1814>
  403198:	ldrsh	w2, [x26]
  40319c:	mov	x0, x22
  4031a0:	add	x26, x26, #0x2
  4031a4:	sub	x27, x27, x25
  4031a8:	bl	407a38 <ferror@plt+0x6098>
  4031ac:	cmp	x28, x21
  4031b0:	b.eq	403200 <ferror@plt+0x1860>  // b.none
  4031b4:	udiv	x5, x27, x20
  4031b8:	ldrb	w0, [x24, #8]
  4031bc:	ldr	w2, [sp, #108]
  4031c0:	sub	x28, x28, #0x1
  4031c4:	sub	w1, w19, w5
  4031c8:	mov	w19, w5
  4031cc:	add	w1, w1, w2
  4031d0:	cbz	w0, 403198 <ferror@plt+0x17f8>
  4031d4:	ldrb	w2, [x26, #1]
  4031d8:	sub	x27, x27, x25
  4031dc:	ldrb	w0, [x26]
  4031e0:	add	x26, x26, #0x2
  4031e4:	bfxil	w23, w2, #0, #8
  4031e8:	bfi	w23, w0, #8, #8
  4031ec:	mov	x0, x22
  4031f0:	sxth	w2, w23
  4031f4:	bl	407a38 <ferror@plt+0x6098>
  4031f8:	cmp	x28, x21
  4031fc:	b.ne	4031b4 <ferror@plt+0x1814>  // b.any
  403200:	ldp	x19, x20, [sp, #16]
  403204:	ldp	x21, x22, [sp, #32]
  403208:	ldp	x23, x24, [sp, #48]
  40320c:	ldp	x25, x26, [sp, #64]
  403210:	ldp	x27, x28, [sp, #80]
  403214:	ldp	x29, x30, [sp], #112
  403218:	ret
  40321c:	nop
  403220:	cmp	x0, x1
  403224:	b.ls	4032a8 <ferror@plt+0x1908>  // b.plast
  403228:	stp	x29, x30, [sp, #-80]!
  40322c:	sub	x1, x0, x1
  403230:	mov	x29, sp
  403234:	stp	x19, x20, [sp, #16]
  403238:	sub	x20, x0, #0x1
  40323c:	mov	w19, w5
  403240:	stp	x25, x26, [sp, #64]
  403244:	sxtw	x25, w5
  403248:	mov	x26, x2
  40324c:	stp	x21, x22, [sp, #32]
  403250:	mov	x22, x0
  403254:	mul	x20, x20, x25
  403258:	add	x21, x2, x1
  40325c:	stp	x23, x24, [sp, #48]
  403260:	mov	x23, x3
  403264:	mov	w24, w4
  403268:	udiv	x3, x20, x22
  40326c:	ldrb	w2, [x26], #1
  403270:	mov	x0, x23
  403274:	sub	x20, x20, x25
  403278:	sub	w1, w19, w3
  40327c:	mov	w19, w3
  403280:	add	w1, w1, w24
  403284:	bl	407a38 <ferror@plt+0x6098>
  403288:	cmp	x26, x21
  40328c:	b.ne	403268 <ferror@plt+0x18c8>  // b.any
  403290:	ldp	x19, x20, [sp, #16]
  403294:	ldp	x21, x22, [sp, #32]
  403298:	ldp	x23, x24, [sp, #48]
  40329c:	ldp	x25, x26, [sp, #64]
  4032a0:	ldp	x29, x30, [sp], #80
  4032a4:	ret
  4032a8:	ret
  4032ac:	nop
  4032b0:	cmp	x0, x1
  4032b4:	b.ls	403338 <ferror@plt+0x1998>  // b.plast
  4032b8:	stp	x29, x30, [sp, #-80]!
  4032bc:	sub	x1, x0, x1
  4032c0:	mov	x29, sp
  4032c4:	stp	x19, x20, [sp, #16]
  4032c8:	sub	x20, x0, #0x1
  4032cc:	mov	w19, w5
  4032d0:	stp	x25, x26, [sp, #64]
  4032d4:	sxtw	x25, w5
  4032d8:	mov	x26, x2
  4032dc:	stp	x21, x22, [sp, #32]
  4032e0:	mov	x22, x0
  4032e4:	mul	x20, x20, x25
  4032e8:	add	x21, x2, x1
  4032ec:	stp	x23, x24, [sp, #48]
  4032f0:	mov	x23, x3
  4032f4:	mov	w24, w4
  4032f8:	udiv	x3, x20, x22
  4032fc:	ldrsb	w2, [x26], #1
  403300:	mov	x0, x23
  403304:	sub	x20, x20, x25
  403308:	sub	w1, w19, w3
  40330c:	mov	w19, w3
  403310:	add	w1, w1, w24
  403314:	bl	407a38 <ferror@plt+0x6098>
  403318:	cmp	x26, x21
  40331c:	b.ne	4032f8 <ferror@plt+0x1958>  // b.any
  403320:	ldp	x19, x20, [sp, #16]
  403324:	ldp	x21, x22, [sp, #32]
  403328:	ldp	x23, x24, [sp, #48]
  40332c:	ldp	x25, x26, [sp, #64]
  403330:	ldp	x29, x30, [sp], #80
  403334:	ret
  403338:	ret
  40333c:	nop
  403340:	stp	x29, x30, [sp, #-176]!
  403344:	cmp	x0, x1
  403348:	mov	x29, sp
  40334c:	str	w4, [sp, #100]
  403350:	b.ls	403434 <ferror@plt+0x1a94>  // b.plast
  403354:	stp	x23, x24, [sp, #48]
  403358:	sxtw	x24, w5
  40335c:	adrp	x23, 41d000 <ferror@plt+0x1b660>
  403360:	stp	x27, x28, [sp, #80]
  403364:	sub	x28, x0, #0x1
  403368:	stp	x19, x20, [sp, #16]
  40336c:	mov	x19, x0
  403370:	mul	x28, x28, x24
  403374:	add	x0, x23, #0x2b0
  403378:	mov	x20, x1
  40337c:	mov	x23, x19
  403380:	stp	x21, x22, [sp, #32]
  403384:	adrp	x22, 408000 <ferror@plt+0x6660>
  403388:	mov	x21, x2
  40338c:	add	x22, x22, #0x940
  403390:	stp	x25, x26, [sp, #64]
  403394:	mov	w25, w5
  403398:	add	x26, sp, #0x80
  40339c:	str	x0, [sp, #104]
  4033a0:	b	4033dc <ferror@plt+0x1a3c>
  4033a4:	ldr	q0, [x21]
  4033a8:	mov	w3, #0x0                   	// #0
  4033ac:	mov	w2, #0x0                   	// #0
  4033b0:	mov	x1, #0x3c                  	// #60
  4033b4:	add	x0, sp, #0x70
  4033b8:	bl	405520 <ferror@plt+0x3b80>
  4033bc:	add	x21, x21, #0x10
  4033c0:	add	x2, sp, #0x70
  4033c4:	mov	w1, w27
  4033c8:	mov	x0, x22
  4033cc:	bl	407a38 <ferror@plt+0x6098>
  4033d0:	sub	x28, x28, x24
  4033d4:	cmp	x23, x20
  4033d8:	b.eq	403420 <ferror@plt+0x1a80>  // b.none
  4033dc:	ldr	x0, [sp, #104]
  4033e0:	sub	x23, x23, #0x1
  4033e4:	udiv	x5, x28, x19
  4033e8:	ldr	w1, [sp, #100]
  4033ec:	ldrb	w0, [x0, #8]
  4033f0:	sub	w27, w25, w5
  4033f4:	mov	w25, w5
  4033f8:	add	w27, w27, w1
  4033fc:	cbz	w0, 4033a4 <ferror@plt+0x1a04>
  403400:	add	x6, x21, #0xf
  403404:	add	x3, sp, #0x70
  403408:	ldrb	w7, [x6], #-1
  40340c:	strb	w7, [x3], #1
  403410:	cmp	x26, x3
  403414:	b.ne	403408 <ferror@plt+0x1a68>  // b.any
  403418:	ldr	q0, [sp, #112]
  40341c:	b	4033a8 <ferror@plt+0x1a08>
  403420:	ldp	x19, x20, [sp, #16]
  403424:	ldp	x21, x22, [sp, #32]
  403428:	ldp	x23, x24, [sp, #48]
  40342c:	ldp	x25, x26, [sp, #64]
  403430:	ldp	x27, x28, [sp, #80]
  403434:	ldp	x29, x30, [sp], #176
  403438:	ret
  40343c:	nop
  403440:	stp	x29, x30, [sp, #-160]!
  403444:	cmp	x0, x1
  403448:	mov	x29, sp
  40344c:	str	w4, [sp, #100]
  403450:	b.ls	40353c <ferror@plt+0x1b9c>  // b.plast
  403454:	sub	x4, x0, #0x1
  403458:	stp	x25, x26, [sp, #64]
  40345c:	sxtw	x25, w5
  403460:	stp	x19, x20, [sp, #16]
  403464:	mov	x20, x0
  403468:	mov	x19, x2
  40346c:	stp	x23, x24, [sp, #48]
  403470:	adrp	x24, 41d000 <ferror@plt+0x1b660>
  403474:	adrp	x23, 408000 <ferror@plt+0x6660>
  403478:	add	x0, x24, #0x2b0
  40347c:	mov	w26, w5
  403480:	add	x23, x23, #0x940
  403484:	mov	x24, x20
  403488:	stp	x21, x22, [sp, #32]
  40348c:	mul	x22, x4, x25
  403490:	mov	x21, x1
  403494:	stp	x27, x28, [sp, #80]
  403498:	add	x27, sp, #0x78
  40349c:	str	x0, [sp, #104]
  4034a0:	b	4034dc <ferror@plt+0x1b3c>
  4034a4:	ldr	d0, [x19]
  4034a8:	mov	w3, #0x0                   	// #0
  4034ac:	mov	w2, #0x0                   	// #0
  4034b0:	mov	x1, #0x28                  	// #40
  4034b4:	mov	x0, x27
  4034b8:	bl	4052c0 <ferror@plt+0x3920>
  4034bc:	add	x19, x19, #0x8
  4034c0:	mov	x2, x27
  4034c4:	mov	w1, w28
  4034c8:	mov	x0, x23
  4034cc:	bl	407a38 <ferror@plt+0x6098>
  4034d0:	sub	x22, x22, x25
  4034d4:	cmp	x24, x21
  4034d8:	b.eq	403528 <ferror@plt+0x1b88>  // b.none
  4034dc:	ldr	x0, [sp, #104]
  4034e0:	sub	x24, x24, #0x1
  4034e4:	udiv	x5, x22, x20
  4034e8:	ldr	w1, [sp, #100]
  4034ec:	ldrb	w0, [x0, #8]
  4034f0:	sub	w28, w26, w5
  4034f4:	mov	w26, w5
  4034f8:	add	w28, w28, w1
  4034fc:	cbz	w0, 4034a4 <ferror@plt+0x1b04>
  403500:	mov	x3, #0x7                   	// #7
  403504:	nop
  403508:	sub	x0, x27, x3
  40350c:	ldrb	w1, [x19, x3]
  403510:	sub	x3, x3, #0x1
  403514:	cmn	x3, #0x1
  403518:	strb	w1, [x0, #7]
  40351c:	b.ne	403508 <ferror@plt+0x1b68>  // b.any
  403520:	ldr	d0, [sp, #120]
  403524:	b	4034a8 <ferror@plt+0x1b08>
  403528:	ldp	x19, x20, [sp, #16]
  40352c:	ldp	x21, x22, [sp, #32]
  403530:	ldp	x23, x24, [sp, #48]
  403534:	ldp	x25, x26, [sp, #64]
  403538:	ldp	x27, x28, [sp, #80]
  40353c:	ldp	x29, x30, [sp], #160
  403540:	ret
  403544:	nop
  403548:	stp	x29, x30, [sp, #-144]!
  40354c:	cmp	x0, x1
  403550:	mov	x29, sp
  403554:	str	x0, [sp, #96]
  403558:	str	w4, [sp, #96]
  40355c:	b.ls	403644 <ferror@plt+0x1ca4>  // b.plast
  403560:	stp	x25, x26, [sp, #64]
  403564:	sxtw	x25, w5
  403568:	mov	x26, x2
  40356c:	stp	x27, x28, [sp, #80]
  403570:	sub	x28, x0, #0x1
  403574:	stp	x19, x20, [sp, #16]
  403578:	mov	x20, x0
  40357c:	mul	x28, x28, x25
  403580:	stp	x23, x24, [sp, #48]
  403584:	adrp	x24, 41d000 <ferror@plt+0x1b660>
  403588:	adrp	x23, 408000 <ferror@plt+0x6660>
  40358c:	add	x0, x24, #0x2b0
  403590:	mov	w19, w5
  403594:	add	x23, x23, #0x940
  403598:	mov	x24, x20
  40359c:	stp	x21, x22, [sp, #32]
  4035a0:	mov	x21, x1
  4035a4:	str	x0, [sp, #104]
  4035a8:	b	4035e4 <ferror@plt+0x1c44>
  4035ac:	ldr	s0, [x26]
  4035b0:	mov	w3, #0x0                   	// #0
  4035b4:	mov	w2, #0x0                   	// #0
  4035b8:	mov	x1, #0x1f                  	// #31
  4035bc:	add	x0, sp, #0x70
  4035c0:	bl	4053f0 <ferror@plt+0x3a50>
  4035c4:	add	x26, x26, #0x4
  4035c8:	add	x2, sp, #0x70
  4035cc:	mov	w1, w27
  4035d0:	mov	x0, x23
  4035d4:	bl	407a38 <ferror@plt+0x6098>
  4035d8:	sub	x28, x28, x25
  4035dc:	cmp	x24, x21
  4035e0:	b.eq	403630 <ferror@plt+0x1c90>  // b.none
  4035e4:	ldr	x0, [sp, #104]
  4035e8:	sub	x24, x24, #0x1
  4035ec:	udiv	x5, x28, x20
  4035f0:	ldr	w1, [sp, #96]
  4035f4:	ldrb	w0, [x0, #8]
  4035f8:	sub	w27, w19, w5
  4035fc:	mov	w19, w5
  403600:	add	w27, w27, w1
  403604:	cbz	w0, 4035ac <ferror@plt+0x1c0c>
  403608:	ldrb	w0, [x26, #3]
  40360c:	ldrb	w2, [x26, #2]
  403610:	ldrb	w1, [x26, #1]
  403614:	bfxil	w22, w0, #0, #8
  403618:	ldrb	w0, [x26]
  40361c:	bfi	w22, w2, #8, #8
  403620:	bfi	w22, w1, #16, #8
  403624:	bfi	w22, w0, #24, #8
  403628:	fmov	s0, w22
  40362c:	b	4035b0 <ferror@plt+0x1c10>
  403630:	ldp	x19, x20, [sp, #16]
  403634:	ldp	x21, x22, [sp, #32]
  403638:	ldp	x23, x24, [sp, #48]
  40363c:	ldp	x25, x26, [sp, #64]
  403640:	ldp	x27, x28, [sp, #80]
  403644:	ldp	x29, x30, [sp], #144
  403648:	ret
  40364c:	nop
  403650:	cmp	x0, x1
  403654:	b.ls	4037fc <ferror@plt+0x1e5c>  // b.plast
  403658:	stp	x29, x30, [sp, #-144]!
  40365c:	sub	x1, x0, x1
  403660:	mov	x29, sp
  403664:	stp	x21, x22, [sp, #32]
  403668:	sxtw	x22, w5
  40366c:	mov	w21, w4
  403670:	stp	x27, x28, [sp, #80]
  403674:	sub	x27, x0, #0x1
  403678:	mov	x28, x2
  40367c:	stp	x19, x20, [sp, #16]
  403680:	mov	x20, x0
  403684:	adrp	x0, 408000 <ferror@plt+0x6660>
  403688:	add	x0, x0, #0x940
  40368c:	mul	x27, x27, x22
  403690:	add	x19, x2, x1
  403694:	stp	x23, x24, [sp, #48]
  403698:	adrp	x24, 408000 <ferror@plt+0x6660>
  40369c:	mov	w23, w5
  4036a0:	add	x24, x24, #0x960
  4036a4:	stp	x25, x26, [sp, #64]
  4036a8:	str	x0, [sp, #104]
  4036ac:	adrp	x0, 408000 <ferror@plt+0x6660>
  4036b0:	add	x0, x0, #0x950
  4036b4:	str	x0, [sp, #112]
  4036b8:	b	4036e0 <ferror@plt+0x1d40>
  4036bc:	adrp	x2, 408000 <ferror@plt+0x6660>
  4036c0:	add	x2, x2, #0x970
  4036c4:	ldr	x0, [sp, #104]
  4036c8:	sub	w1, w26, w6
  4036cc:	add	w1, w1, w21
  4036d0:	sub	x27, x27, x22
  4036d4:	bl	407a38 <ferror@plt+0x6098>
  4036d8:	cmp	x28, x19
  4036dc:	b.eq	40373c <ferror@plt+0x1d9c>  // b.none
  4036e0:	udiv	x6, x27, x20
  4036e4:	ldrb	w25, [x28], #1
  4036e8:	mov	w26, w23
  4036ec:	cmp	w25, #0xa
  4036f0:	mov	w23, w6
  4036f4:	b.eq	4037f4 <ferror@plt+0x1e54>  // b.none
  4036f8:	b.hi	403758 <ferror@plt+0x1db8>  // b.pmore
  4036fc:	cmp	w25, #0x8
  403700:	b.eq	4037a0 <ferror@plt+0x1e00>  // b.none
  403704:	cmp	w25, #0x9
  403708:	b.eq	4036bc <ferror@plt+0x1d1c>  // b.none
  40370c:	cbz	w25, 403788 <ferror@plt+0x1de8>
  403710:	cmp	w25, #0x7
  403714:	b.ne	4037ac <ferror@plt+0x1e0c>  // b.any
  403718:	ldr	x0, [sp, #104]
  40371c:	sub	w1, w26, w6
  403720:	add	w1, w1, w21
  403724:	adrp	x2, 408000 <ferror@plt+0x6660>
  403728:	add	x2, x2, #0x968
  40372c:	sub	x27, x27, x22
  403730:	bl	407a38 <ferror@plt+0x6098>
  403734:	cmp	x28, x19
  403738:	b.ne	4036e0 <ferror@plt+0x1d40>  // b.any
  40373c:	ldp	x19, x20, [sp, #16]
  403740:	ldp	x21, x22, [sp, #32]
  403744:	ldp	x23, x24, [sp, #48]
  403748:	ldp	x25, x26, [sp, #64]
  40374c:	ldp	x27, x28, [sp, #80]
  403750:	ldp	x29, x30, [sp], #144
  403754:	ret
  403758:	cmp	w25, #0xc
  40375c:	b.eq	403794 <ferror@plt+0x1df4>  // b.none
  403760:	cmp	w25, #0xd
  403764:	b.ne	403774 <ferror@plt+0x1dd4>  // b.any
  403768:	adrp	x2, 408000 <ferror@plt+0x6660>
  40376c:	add	x2, x2, #0x988
  403770:	b	4036c4 <ferror@plt+0x1d24>
  403774:	cmp	w25, #0xb
  403778:	b.ne	4037ac <ferror@plt+0x1e0c>  // b.any
  40377c:	adrp	x2, 408000 <ferror@plt+0x6660>
  403780:	add	x2, x2, #0x990
  403784:	b	4036c4 <ferror@plt+0x1d24>
  403788:	adrp	x2, 408000 <ferror@plt+0x6660>
  40378c:	add	x2, x2, #0x958
  403790:	b	4036c4 <ferror@plt+0x1d24>
  403794:	adrp	x2, 408000 <ferror@plt+0x6660>
  403798:	add	x2, x2, #0x978
  40379c:	b	4036c4 <ferror@plt+0x1d24>
  4037a0:	adrp	x2, 408000 <ferror@plt+0x6660>
  4037a4:	add	x2, x2, #0x980
  4037a8:	b	4036c4 <ferror@plt+0x1d24>
  4037ac:	str	x6, [sp, #120]
  4037b0:	bl	401880 <__ctype_b_loc@plt>
  4037b4:	ldr	x8, [x0]
  4037b8:	ubfiz	x7, x25, #1, #8
  4037bc:	ldr	x5, [sp, #112]
  4037c0:	adrp	x3, 408000 <ferror@plt+0x6660>
  4037c4:	ldrh	w7, [x8, x7]
  4037c8:	add	x3, x3, #0x948
  4037cc:	mov	x2, #0x4                   	// #4
  4037d0:	mov	w4, w25
  4037d4:	add	x0, sp, #0x88
  4037d8:	mov	w1, #0x1                   	// #1
  4037dc:	tst	x7, #0x4000
  4037e0:	csel	x3, x3, x5, ne  // ne = any
  4037e4:	bl	401630 <__sprintf_chk@plt>
  4037e8:	add	x2, sp, #0x88
  4037ec:	ldr	x6, [sp, #120]
  4037f0:	b	4036c4 <ferror@plt+0x1d24>
  4037f4:	mov	x2, x24
  4037f8:	b	4036c4 <ferror@plt+0x1d24>
  4037fc:	ret
  403800:	stp	x29, x30, [sp, #-48]!
  403804:	mov	w1, #0x1                   	// #1
  403808:	mov	x29, sp
  40380c:	stp	x19, x20, [sp, #16]
  403810:	adrp	x19, 41d000 <ferror@plt+0x1b660>
  403814:	add	x19, x19, #0x2b0
  403818:	mov	w20, w0
  40381c:	ldr	x0, [x19, #16]
  403820:	cbz	x0, 403850 <ferror@plt+0x1eb0>
  403824:	ldr	w1, [x0]
  403828:	tbnz	w1, #5, 403870 <ferror@plt+0x1ed0>
  40382c:	ldr	x1, [x19, #32]
  403830:	ldur	x1, [x1, #-8]
  403834:	ldrb	w2, [x1]
  403838:	cmp	w2, #0x2d
  40383c:	b.eq	403914 <ferror@plt+0x1f74>  // b.none
  403840:	bl	408210 <ferror@plt+0x6870>
  403844:	cbnz	w0, 40393c <ferror@plt+0x1f9c>
  403848:	mov	w1, #0x1                   	// #1
  40384c:	str	xzr, [x19, #16]
  403850:	adrp	x0, 41d000 <ferror@plt+0x1b660>
  403854:	ldr	x0, [x0, #656]
  403858:	ldr	w0, [x0]
  40385c:	tbnz	w0, #5, 4038dc <ferror@plt+0x1f3c>
  403860:	mov	w0, w1
  403864:	ldp	x19, x20, [sp, #16]
  403868:	ldp	x29, x30, [sp], #48
  40386c:	ret
  403870:	mov	w2, #0x5                   	// #5
  403874:	adrp	x1, 408000 <ferror@plt+0x6660>
  403878:	mov	x0, #0x0                   	// #0
  40387c:	add	x1, x1, #0x998
  403880:	str	x21, [sp, #32]
  403884:	bl	401920 <dcgettext@plt>
  403888:	ldr	x2, [x19, #24]
  40388c:	mov	x21, x0
  403890:	mov	w1, #0x3                   	// #3
  403894:	mov	w0, #0x0                   	// #0
  403898:	bl	407008 <ferror@plt+0x5668>
  40389c:	mov	x3, x0
  4038a0:	mov	w1, w20
  4038a4:	mov	w0, #0x0                   	// #0
  4038a8:	mov	x2, x21
  4038ac:	bl	401650 <error@plt>
  4038b0:	ldr	x0, [x19, #32]
  4038b4:	ldur	x0, [x0, #-8]
  4038b8:	ldrb	w1, [x0]
  4038bc:	cmp	w1, #0x2d
  4038c0:	b.ne	403924 <ferror@plt+0x1f84>  // b.any
  4038c4:	ldrb	w0, [x0, #1]
  4038c8:	mov	w1, #0x0                   	// #0
  4038cc:	cbnz	w0, 403924 <ferror@plt+0x1f84>
  4038d0:	str	xzr, [x19, #16]
  4038d4:	ldr	x21, [sp, #32]
  4038d8:	b	403850 <ferror@plt+0x1eb0>
  4038dc:	mov	w2, #0x5                   	// #5
  4038e0:	adrp	x1, 408000 <ferror@plt+0x6660>
  4038e4:	mov	x0, #0x0                   	// #0
  4038e8:	add	x1, x1, #0x9a8
  4038ec:	bl	401920 <dcgettext@plt>
  4038f0:	mov	x2, x0
  4038f4:	mov	w1, #0x0                   	// #0
  4038f8:	mov	w0, #0x0                   	// #0
  4038fc:	bl	401650 <error@plt>
  403900:	mov	w1, #0x0                   	// #0
  403904:	mov	w0, w1
  403908:	ldp	x19, x20, [sp, #16]
  40390c:	ldp	x29, x30, [sp], #48
  403910:	ret
  403914:	ldrb	w1, [x1, #1]
  403918:	cbnz	w1, 403840 <ferror@plt+0x1ea0>
  40391c:	mov	w1, #0x1                   	// #1
  403920:	b	40384c <ferror@plt+0x1eac>
  403924:	ldr	x0, [x19, #16]
  403928:	bl	408210 <ferror@plt+0x6870>
  40392c:	str	xzr, [x19, #16]
  403930:	mov	w1, #0x0                   	// #0
  403934:	ldr	x21, [sp, #32]
  403938:	b	403850 <ferror@plt+0x1eb0>
  40393c:	bl	401980 <__errno_location@plt>
  403940:	ldr	w20, [x0]
  403944:	ldr	x2, [x19, #24]
  403948:	mov	w1, #0x3                   	// #3
  40394c:	mov	w0, #0x0                   	// #0
  403950:	bl	407008 <ferror@plt+0x5668>
  403954:	mov	x3, x0
  403958:	mov	w1, w20
  40395c:	adrp	x2, 40a000 <ferror@plt+0x8660>
  403960:	mov	w0, #0x0                   	// #0
  403964:	add	x2, x2, #0x320
  403968:	bl	401650 <error@plt>
  40396c:	str	xzr, [x19, #16]
  403970:	mov	w1, #0x0                   	// #0
  403974:	b	403850 <ferror@plt+0x1eb0>
  403978:	stp	x29, x30, [sp, #-64]!
  40397c:	mov	x29, sp
  403980:	stp	x19, x20, [sp, #16]
  403984:	adrp	x19, 41d000 <ferror@plt+0x1b660>
  403988:	add	x19, x19, #0x2b0
  40398c:	stp	x21, x22, [sp, #32]
  403990:	adrp	x20, 408000 <ferror@plt+0x6660>
  403994:	add	x20, x20, #0x9c8
  403998:	ldr	x0, [x19, #32]
  40399c:	adrp	x21, 40a000 <ferror@plt+0x8660>
  4039a0:	mov	x1, x20
  4039a4:	add	x21, x21, #0x320
  4039a8:	add	x4, x0, #0x8
  4039ac:	mov	w22, #0x1                   	// #1
  4039b0:	ldr	x3, [x0]
  4039b4:	str	x3, [x19, #24]
  4039b8:	mov	x0, x3
  4039bc:	cbz	x3, 403a24 <ferror@plt+0x2084>
  4039c0:	ldrb	w5, [x3]
  4039c4:	adrp	x6, 408000 <ferror@plt+0x6660>
  4039c8:	str	x4, [x19, #32]
  4039cc:	mov	w2, #0x5                   	// #5
  4039d0:	cmp	w5, #0x2d
  4039d4:	b.ne	403a38 <ferror@plt+0x2098>  // b.any
  4039d8:	ldrb	w3, [x3, #1]
  4039dc:	cbnz	w3, 403a38 <ferror@plt+0x2098>
  4039e0:	add	x1, x6, #0x9b8
  4039e4:	mov	x0, #0x0                   	// #0
  4039e8:	bl	401920 <dcgettext@plt>
  4039ec:	str	x0, [x19, #24]
  4039f0:	adrp	x2, 41d000 <ferror@plt+0x1b660>
  4039f4:	mov	w1, #0x1                   	// #1
  4039f8:	strb	w1, [x19, #40]
  4039fc:	ldr	x0, [x2, #664]
  403a00:	str	x0, [x19, #16]
  403a04:	cbnz	x0, 403a44 <ferror@plt+0x20a4>
  403a08:	ldr	x0, [x19, #32]
  403a0c:	mov	x1, x20
  403a10:	add	x4, x0, #0x8
  403a14:	ldr	x3, [x0]
  403a18:	str	x3, [x19, #24]
  403a1c:	mov	x0, x3
  403a20:	cbnz	x3, 4039c0 <ferror@plt+0x2020>
  403a24:	mov	w0, w22
  403a28:	ldp	x19, x20, [sp, #16]
  403a2c:	ldp	x21, x22, [sp, #32]
  403a30:	ldp	x29, x30, [sp], #64
  403a34:	ret
  403a38:	bl	401700 <fopen@plt>
  403a3c:	str	x0, [x19, #16]
  403a40:	cbz	x0, 403a68 <ferror@plt+0x20c8>
  403a44:	ldrb	w1, [x19, #41]
  403a48:	cbz	w1, 403a24 <ferror@plt+0x2084>
  403a4c:	ldrb	w1, [x19, #42]
  403a50:	cbnz	w1, 403a24 <ferror@plt+0x2084>
  403a54:	mov	x3, #0x0                   	// #0
  403a58:	mov	w2, #0x2                   	// #2
  403a5c:	mov	x1, #0x0                   	// #0
  403a60:	bl	401680 <setvbuf@plt>
  403a64:	b	403a24 <ferror@plt+0x2084>
  403a68:	str	x23, [sp, #48]
  403a6c:	bl	401980 <__errno_location@plt>
  403a70:	ldr	x2, [x19, #24]
  403a74:	mov	w1, #0x3                   	// #3
  403a78:	ldr	w23, [x0]
  403a7c:	mov	w0, #0x0                   	// #0
  403a80:	mov	w22, #0x0                   	// #0
  403a84:	bl	407008 <ferror@plt+0x5668>
  403a88:	mov	x3, x0
  403a8c:	mov	w1, w23
  403a90:	mov	w0, #0x0                   	// #0
  403a94:	mov	x2, x21
  403a98:	bl	401650 <error@plt>
  403a9c:	ldr	x0, [x19, #16]
  403aa0:	ldr	x23, [sp, #48]
  403aa4:	cbz	x0, 403a08 <ferror@plt+0x2068>
  403aa8:	b	403a44 <ferror@plt+0x20a4>
  403aac:	nop
  403ab0:	mov	x12, #0x20d0                	// #8400
  403ab4:	sub	sp, sp, x12
  403ab8:	stp	x29, x30, [sp]
  403abc:	mov	x29, sp
  403ac0:	stp	x23, x24, [sp, #48]
  403ac4:	cbz	x0, 403ca4 <ferror@plt+0x2304>
  403ac8:	stp	x21, x22, [sp, #32]
  403acc:	adrp	x21, 41d000 <ferror@plt+0x1b660>
  403ad0:	add	x21, x21, #0x2b0
  403ad4:	str	x25, [sp, #64]
  403ad8:	stp	x19, x20, [sp, #16]
  403adc:	ldr	x25, [x21, #16]
  403ae0:	cbz	x25, 403bc0 <ferror@plt+0x2220>
  403ae4:	adrp	x23, 40a000 <ferror@plt+0x8660>
  403ae8:	mov	x19, x0
  403aec:	add	x23, x23, #0x320
  403af0:	mov	w24, #0x1                   	// #1
  403af4:	mov	w22, #0xd000                	// #53248
  403af8:	b	403b54 <ferror@plt+0x21b4>
  403afc:	ldr	w0, [sp, #96]
  403b00:	and	w0, w0, w22
  403b04:	cmp	w0, #0x8, lsl #12
  403b08:	b.ne	403be4 <ferror@plt+0x2244>  // b.any
  403b0c:	ldr	w0, [sp, #136]
  403b10:	mov	w2, #0x200                 	// #512
  403b14:	ldr	x1, [sp, #128]
  403b18:	cmp	w0, #0x0
  403b1c:	csel	w0, w0, w2, gt
  403b20:	cmp	x1, w0, sxtw
  403b24:	b.le	403be4 <ferror@plt+0x2244>
  403b28:	cmp	x1, x19
  403b2c:	b.cs	403c54 <ferror@plt+0x22b4>  // b.hs, b.nlast
  403b30:	sub	x19, x19, x1
  403b34:	mov	w0, #0x0                   	// #0
  403b38:	bl	403800 <ferror@plt+0x1e60>
  403b3c:	and	w20, w0, #0xff
  403b40:	bl	403978 <ferror@plt+0x1fd8>
  403b44:	ldr	x25, [x21, #16]
  403b48:	and	w24, w24, w20
  403b4c:	and	w24, w24, w0
  403b50:	cbz	x25, 403bc0 <ferror@plt+0x2220>
  403b54:	mov	x0, x25
  403b58:	bl	4016c0 <fileno@plt>
  403b5c:	add	x2, sp, #0x50
  403b60:	mov	w1, w0
  403b64:	mov	w0, #0x0                   	// #0
  403b68:	bl	401910 <__fxstat@plt>
  403b6c:	cbz	w0, 403afc <ferror@plt+0x215c>
  403b70:	bl	401980 <__errno_location@plt>
  403b74:	ldr	w20, [x0]
  403b78:	ldr	x2, [x21, #24]
  403b7c:	mov	w1, #0x3                   	// #3
  403b80:	mov	w0, #0x0                   	// #0
  403b84:	mov	w24, #0x0                   	// #0
  403b88:	bl	407008 <ferror@plt+0x5668>
  403b8c:	mov	x3, x0
  403b90:	mov	w1, w20
  403b94:	mov	x2, x23
  403b98:	mov	w0, #0x0                   	// #0
  403b9c:	bl	401650 <error@plt>
  403ba0:	mov	w0, #0x0                   	// #0
  403ba4:	bl	403800 <ferror@plt+0x1e60>
  403ba8:	and	w20, w0, #0xff
  403bac:	bl	403978 <ferror@plt+0x1fd8>
  403bb0:	and	w24, w24, w20
  403bb4:	ldr	x25, [x21, #16]
  403bb8:	and	w24, w24, w0
  403bbc:	cbnz	x25, 403b54 <ferror@plt+0x21b4>
  403bc0:	mov	w2, #0x5                   	// #5
  403bc4:	adrp	x1, 408000 <ferror@plt+0x6660>
  403bc8:	mov	x0, #0x0                   	// #0
  403bcc:	add	x1, x1, #0x9d0
  403bd0:	bl	401920 <dcgettext@plt>
  403bd4:	mov	x2, x0
  403bd8:	mov	w1, #0x0                   	// #0
  403bdc:	mov	w0, #0x1                   	// #1
  403be0:	bl	401650 <error@plt>
  403be4:	mov	x20, #0x2000                	// #8192
  403be8:	ldr	x4, [x21, #16]
  403bec:	cmp	x20, x19
  403bf0:	csel	x20, x20, x19, ls  // ls = plast
  403bf4:	add	x0, sp, #0xd0
  403bf8:	mov	x3, x20
  403bfc:	mov	x2, #0x1                   	// #1
  403c00:	mov	x1, #0x2000                	// #8192
  403c04:	bl	401950 <__fread_unlocked_chk@plt>
  403c08:	sub	x19, x19, x0
  403c0c:	cmp	x20, x0
  403c10:	b.eq	403c24 <ferror@plt+0x2284>  // b.none
  403c14:	ldr	x0, [x21, #16]
  403c18:	ldr	w1, [x0]
  403c1c:	tbnz	w1, #5, 403c90 <ferror@plt+0x22f0>
  403c20:	tbnz	w1, #4, 403c4c <ferror@plt+0x22ac>
  403c24:	cbnz	x19, 403be8 <ferror@plt+0x2248>
  403c28:	ldp	x19, x20, [sp, #16]
  403c2c:	ldp	x21, x22, [sp, #32]
  403c30:	ldr	x25, [sp, #64]
  403c34:	mov	w0, w24
  403c38:	mov	x12, #0x20d0                	// #8400
  403c3c:	ldp	x29, x30, [sp]
  403c40:	ldp	x23, x24, [sp, #48]
  403c44:	add	sp, sp, x12
  403c48:	ret
  403c4c:	cbnz	x19, 403b34 <ferror@plt+0x2194>
  403c50:	b	403c28 <ferror@plt+0x2288>
  403c54:	mov	x1, x19
  403c58:	mov	x0, x25
  403c5c:	mov	w2, #0x1                   	// #1
  403c60:	bl	4082f8 <ferror@plt+0x6958>
  403c64:	cmp	w0, #0x0
  403c68:	mov	x12, #0x20d0                	// #8400
  403c6c:	csel	w24, w24, wzr, eq  // eq = none
  403c70:	mov	w0, w24
  403c74:	ldp	x29, x30, [sp]
  403c78:	ldp	x19, x20, [sp, #16]
  403c7c:	ldp	x21, x22, [sp, #32]
  403c80:	ldp	x23, x24, [sp, #48]
  403c84:	ldr	x25, [sp, #64]
  403c88:	add	sp, sp, x12
  403c8c:	ret
  403c90:	mov	w24, #0x0                   	// #0
  403c94:	ldp	x19, x20, [sp, #16]
  403c98:	ldp	x21, x22, [sp, #32]
  403c9c:	ldr	x25, [sp, #64]
  403ca0:	b	403c34 <ferror@plt+0x2294>
  403ca4:	mov	w24, #0x1                   	// #1
  403ca8:	b	403c34 <ferror@plt+0x2294>
  403cac:	nop
  403cb0:	stp	x29, x30, [sp, #-48]!
  403cb4:	mov	w1, #0xffffffff            	// #-1
  403cb8:	mov	x29, sp
  403cbc:	stp	x21, x22, [sp, #32]
  403cc0:	adrp	x22, 41d000 <ferror@plt+0x1b660>
  403cc4:	add	x22, x22, #0x2b0
  403cc8:	mov	x21, x0
  403ccc:	stp	x19, x20, [sp, #16]
  403cd0:	mov	w20, #0x1                   	// #1
  403cd4:	ldr	x0, [x22, #16]
  403cd8:	str	w1, [x21]
  403cdc:	cbnz	x0, 403d10 <ferror@plt+0x2370>
  403ce0:	b	403d20 <ferror@plt+0x2380>
  403ce4:	bl	401980 <__errno_location@plt>
  403ce8:	ldr	w0, [x0]
  403cec:	bl	403800 <ferror@plt+0x1e60>
  403cf0:	and	w19, w0, #0xff
  403cf4:	bl	403978 <ferror@plt+0x1fd8>
  403cf8:	and	w1, w0, #0xff
  403cfc:	ldr	x0, [x22, #16]
  403d00:	cmp	w19, #0x0
  403d04:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  403d08:	csel	w20, w20, wzr, ne  // ne = any
  403d0c:	cbz	x0, 403d20 <ferror@plt+0x2380>
  403d10:	bl	401750 <fgetc@plt>
  403d14:	str	w0, [x21]
  403d18:	cmn	w0, #0x1
  403d1c:	b.eq	403ce4 <ferror@plt+0x2344>  // b.none
  403d20:	mov	w0, w20
  403d24:	ldp	x19, x20, [sp, #16]
  403d28:	ldp	x21, x22, [sp, #32]
  403d2c:	ldp	x29, x30, [sp], #48
  403d30:	ret
  403d34:	nop
  403d38:	stp	x29, x30, [sp, #-128]!
  403d3c:	adrp	x4, 41d000 <ferror@plt+0x1b660>
  403d40:	mov	x29, sp
  403d44:	ldrb	w5, [x4, #504]
  403d48:	stp	x23, x24, [sp, #48]
  403d4c:	mov	x24, x1
  403d50:	add	x1, x4, #0x1f8
  403d54:	stp	x25, x26, [sp, #64]
  403d58:	mov	x25, x3
  403d5c:	stp	x27, x28, [sp, #80]
  403d60:	str	x0, [sp, #104]
  403d64:	str	x1, [sp, #120]
  403d68:	cbz	w5, 403d78 <ferror@plt+0x23d8>
  403d6c:	ldr	x1, [sp, #120]
  403d70:	ldrb	w1, [x1, #1]
  403d74:	cbz	w1, 403fac <ferror@plt+0x260c>
  403d78:	adrp	x6, 41d000 <ferror@plt+0x1b660>
  403d7c:	add	x27, x6, #0x2b0
  403d80:	ldr	x0, [x27, #64]
  403d84:	strb	wzr, [x27, #56]
  403d88:	cbz	x0, 403f90 <ferror@plt+0x25f0>
  403d8c:	adrp	x26, 409000 <ferror@plt+0x7660>
  403d90:	adrp	x23, 41d000 <ferror@plt+0x1b660>
  403d94:	adrp	x28, 40a000 <ferror@plt+0x8660>
  403d98:	add	x26, x26, #0xe90
  403d9c:	add	x23, x23, #0x290
  403da0:	add	x28, x28, #0xaf8
  403da4:	stp	x19, x20, [sp, #16]
  403da8:	mov	x20, #0x0                   	// #0
  403dac:	stp	x21, x22, [sp, #32]
  403db0:	mov	x22, #0x0                   	// #0
  403db4:	b	403e34 <ferror@plt+0x2494>
  403db8:	ldr	x2, [x27, #80]
  403dbc:	mov	w1, #0x0                   	// #0
  403dc0:	ldr	x0, [sp, #104]
  403dc4:	blr	x2
  403dc8:	ldr	x5, [x27, #72]
  403dcc:	sxtw	x1, w21
  403dd0:	sxtw	x0, w19
  403dd4:	mov	x2, x25
  403dd8:	add	x5, x5, x20
  403ddc:	add	x3, x5, #0x10
  403de0:	ldr	w4, [x5, #28]
  403de4:	ldr	x7, [x5, #8]
  403de8:	ldr	w5, [x5, #32]
  403dec:	blr	x7
  403df0:	ldr	x0, [x27, #72]
  403df4:	add	x0, x0, x20
  403df8:	ldrb	w1, [x0, #24]
  403dfc:	cbnz	w1, 403e78 <ferror@plt+0x24d8>
  403e00:	ldr	x0, [x23]
  403e04:	ldp	x1, x2, [x0, #40]
  403e08:	cmp	x1, x2
  403e0c:	b.cs	403f68 <ferror@plt+0x25c8>  // b.hs, b.nlast
  403e10:	add	x2, x1, #0x1
  403e14:	str	x2, [x0, #40]
  403e18:	mov	w0, #0xa                   	// #10
  403e1c:	strb	w0, [x1]
  403e20:	ldr	x0, [x27, #64]
  403e24:	add	x22, x22, #0x1
  403e28:	add	x20, x20, #0x28
  403e2c:	cmp	x0, x22
  403e30:	b.ls	403f88 <ferror@plt+0x25e8>  // b.plast
  403e34:	ldr	x1, [x27, #72]
  403e38:	add	x0, x26, #0x88
  403e3c:	ldr	x19, [x27, #48]
  403e40:	add	x1, x1, x20
  403e44:	sub	x21, x19, x24
  403e48:	ldr	w1, [x1, #4]
  403e4c:	ldrsw	x0, [x0, x1, lsl #2]
  403e50:	udiv	x19, x19, x0
  403e54:	udiv	x21, x21, x0
  403e58:	cbz	x22, 403db8 <ferror@plt+0x2418>
  403e5c:	ldr	w2, [x27]
  403e60:	mov	x3, x28
  403e64:	adrp	x1, 408000 <ferror@plt+0x6660>
  403e68:	mov	w0, #0x1                   	// #1
  403e6c:	add	x1, x1, #0x940
  403e70:	bl	401760 <__printf_chk@plt>
  403e74:	b	403dc8 <ferror@plt+0x2428>
  403e78:	ldp	w2, w4, [x0, #28]
  403e7c:	mov	x3, x28
  403e80:	adrp	x1, 408000 <ferror@plt+0x6660>
  403e84:	mov	w0, #0x1                   	// #1
  403e88:	add	x1, x1, #0x940
  403e8c:	mul	w4, w4, w21
  403e90:	sdiv	w19, w4, w19
  403e94:	madd	w2, w2, w21, w19
  403e98:	bl	401760 <__printf_chk@plt>
  403e9c:	ldr	x3, [x23]
  403ea0:	adrp	x0, 408000 <ferror@plt+0x6660>
  403ea4:	mov	x2, #0x3                   	// #3
  403ea8:	add	x0, x0, #0xa00
  403eac:	mov	x1, #0x1                   	// #1
  403eb0:	bl	401610 <fwrite_unlocked@plt>
  403eb4:	cbz	x24, 403f38 <ferror@plt+0x2598>
  403eb8:	bl	401880 <__ctype_b_loc@plt>
  403ebc:	mov	x19, x25
  403ec0:	mov	x21, x0
  403ec4:	add	x7, x25, x24
  403ec8:	b	403ef4 <ferror@plt+0x2554>
  403ecc:	ldr	x0, [x23]
  403ed0:	mov	w1, w2
  403ed4:	ldp	x3, x5, [x0, #40]
  403ed8:	add	x4, x3, #0x1
  403edc:	cmp	x3, x5
  403ee0:	b.cs	403f24 <ferror@plt+0x2584>  // b.hs, b.nlast
  403ee4:	str	x4, [x0, #40]
  403ee8:	cmp	x19, x7
  403eec:	strb	w2, [x3]
  403ef0:	b.eq	403f38 <ferror@plt+0x2598>  // b.none
  403ef4:	ldrb	w2, [x19], #1
  403ef8:	mov	w1, #0x2e                  	// #46
  403efc:	ldr	x4, [x21]
  403f00:	ubfiz	x3, x2, #1, #8
  403f04:	ldrh	w3, [x4, x3]
  403f08:	tbnz	w3, #14, 403ecc <ferror@plt+0x252c>
  403f0c:	ldr	x0, [x23]
  403f10:	mov	w2, w1
  403f14:	ldp	x3, x5, [x0, #40]
  403f18:	add	x4, x3, #0x1
  403f1c:	cmp	x3, x5
  403f20:	b.cc	403ee4 <ferror@plt+0x2544>  // b.lo, b.ul, b.last
  403f24:	str	x7, [sp, #112]
  403f28:	bl	401800 <__overflow@plt>
  403f2c:	ldr	x7, [sp, #112]
  403f30:	cmp	x19, x7
  403f34:	b.ne	403ef4 <ferror@plt+0x2554>  // b.any
  403f38:	ldr	x0, [x23]
  403f3c:	ldp	x1, x2, [x0, #40]
  403f40:	cmp	x1, x2
  403f44:	b.cs	403ff0 <ferror@plt+0x2650>  // b.hs, b.nlast
  403f48:	add	x2, x1, #0x1
  403f4c:	str	x2, [x0, #40]
  403f50:	mov	w0, #0x3c                  	// #60
  403f54:	strb	w0, [x1]
  403f58:	ldr	x0, [x23]
  403f5c:	ldp	x1, x2, [x0, #40]
  403f60:	cmp	x1, x2
  403f64:	b.cc	403e10 <ferror@plt+0x2470>  // b.lo, b.ul, b.last
  403f68:	mov	w1, #0xa                   	// #10
  403f6c:	bl	401800 <__overflow@plt>
  403f70:	ldr	x0, [x27, #64]
  403f74:	add	x22, x22, #0x1
  403f78:	add	x20, x20, #0x28
  403f7c:	cmp	x0, x22
  403f80:	b.hi	403e34 <ferror@plt+0x2494>  // b.pmore
  403f84:	nop
  403f88:	ldp	x19, x20, [sp, #16]
  403f8c:	ldp	x21, x22, [sp, #32]
  403f90:	ldr	x0, [sp, #120]
  403f94:	ldp	x23, x24, [sp, #48]
  403f98:	ldp	x25, x26, [sp, #64]
  403f9c:	ldp	x27, x28, [sp, #80]
  403fa0:	strb	wzr, [x0, #1]
  403fa4:	ldp	x29, x30, [sp], #128
  403fa8:	ret
  403fac:	adrp	x6, 41d000 <ferror@plt+0x1b660>
  403fb0:	add	x27, x6, #0x2b0
  403fb4:	mov	x0, x2
  403fb8:	ldr	x2, [x27, #48]
  403fbc:	cmp	x2, x24
  403fc0:	b.ne	403d80 <ferror@plt+0x23e0>  // b.any
  403fc4:	mov	x1, x3
  403fc8:	bl	401830 <memcmp@plt>
  403fcc:	cbnz	w0, 403d80 <ferror@plt+0x23e0>
  403fd0:	ldrb	w0, [x27, #56]
  403fd4:	cbnz	w0, 403f90 <ferror@plt+0x25f0>
  403fd8:	adrp	x0, 408000 <ferror@plt+0x6660>
  403fdc:	add	x0, x0, #0x9f8
  403fe0:	bl	401810 <puts@plt>
  403fe4:	mov	w0, #0x1                   	// #1
  403fe8:	strb	w0, [x27, #56]
  403fec:	b	403f90 <ferror@plt+0x25f0>
  403ff0:	mov	w1, #0x3c                  	// #60
  403ff4:	bl	401800 <__overflow@plt>
  403ff8:	b	403e00 <ferror@plt+0x2460>
  403ffc:	nop
  404000:	stp	x29, x30, [sp, #-48]!
  404004:	mov	x29, sp
  404008:	str	x21, [sp, #32]
  40400c:	adrp	x21, 41d000 <ferror@plt+0x1b660>
  404010:	stp	x19, x20, [sp, #16]
  404014:	mov	x19, x0
  404018:	and	w20, w1, #0xff
  40401c:	ldr	x0, [x21, #656]
  404020:	ldp	x1, x2, [x0, #40]
  404024:	cmp	x1, x2
  404028:	b.cs	40408c <ferror@plt+0x26ec>  // b.hs, b.nlast
  40402c:	add	x2, x1, #0x1
  404030:	str	x2, [x0, #40]
  404034:	mov	w0, #0x28                  	// #40
  404038:	strb	w0, [x1]
  40403c:	mov	x0, x19
  404040:	mov	w1, #0x29                  	// #41
  404044:	bl	402ad0 <ferror@plt+0x1130>
  404048:	cbz	w20, 404068 <ferror@plt+0x26c8>
  40404c:	ldr	x0, [x21, #656]
  404050:	ldp	x1, x2, [x0, #40]
  404054:	cmp	x1, x2
  404058:	b.cs	404078 <ferror@plt+0x26d8>  // b.hs, b.nlast
  40405c:	add	x2, x1, #0x1
  404060:	str	x2, [x0, #40]
  404064:	strb	w20, [x1]
  404068:	ldp	x19, x20, [sp, #16]
  40406c:	ldr	x21, [sp, #32]
  404070:	ldp	x29, x30, [sp], #48
  404074:	ret
  404078:	mov	w1, w20
  40407c:	ldp	x19, x20, [sp, #16]
  404080:	ldr	x21, [sp, #32]
  404084:	ldp	x29, x30, [sp], #48
  404088:	b	401800 <__overflow@plt>
  40408c:	mov	w1, #0x28                  	// #40
  404090:	bl	401800 <__overflow@plt>
  404094:	b	40403c <ferror@plt+0x269c>
  404098:	stp	x29, x30, [sp, #-32]!
  40409c:	mov	x29, sp
  4040a0:	stp	x19, x20, [sp, #16]
  4040a4:	mov	x19, x0
  4040a8:	and	w20, w1, #0xff
  4040ac:	mov	w1, #0x20                  	// #32
  4040b0:	bl	402ad0 <ferror@plt+0x1130>
  4040b4:	adrp	x0, 41d000 <ferror@plt+0x1b660>
  4040b8:	mov	w1, w20
  4040bc:	ldr	x0, [x0, #776]
  4040c0:	add	x0, x19, x0
  4040c4:	ldp	x19, x20, [sp, #16]
  4040c8:	ldp	x29, x30, [sp], #32
  4040cc:	b	404000 <ferror@plt+0x2660>
  4040d0:	stp	x29, x30, [sp, #-112]!
  4040d4:	mov	x29, sp
  4040d8:	stp	x21, x22, [sp, #32]
  4040dc:	mov	x21, x0
  4040e0:	stp	x27, x28, [sp, #80]
  4040e4:	ldrb	w0, [x0]
  4040e8:	cbz	w0, 404664 <ferror@plt+0x2cc4>
  4040ec:	stp	x25, x26, [sp, #64]
  4040f0:	adrp	x25, 41d000 <ferror@plt+0x1b660>
  4040f4:	add	x25, x25, #0x2b0
  4040f8:	adrp	x22, 409000 <ferror@plt+0x7660>
  4040fc:	mov	x26, x21
  404100:	add	x0, x22, #0xe90
  404104:	stp	x19, x20, [sp, #16]
  404108:	mov	x20, #0xcccccccccccccccc    	// #-3689348814741910324
  40410c:	ldr	x1, [x25, #64]
  404110:	movk	x20, #0xcccd
  404114:	stp	x23, x24, [sp, #48]
  404118:	str	x0, [sp, #96]
  40411c:	add	x0, x0, #0x158
  404120:	str	x0, [sp, #104]
  404124:	nop
  404128:	ldr	x2, [x25, #96]
  40412c:	ldr	x0, [x25, #72]
  404130:	cmp	x2, x1
  404134:	b.ls	4041e4 <ferror@plt+0x2844>  // b.plast
  404138:	add	x1, x1, x1, lsl #2
  40413c:	adds	x19, x0, x1, lsl #3
  404140:	b.eq	404838 <ferror@plt+0x2e98>  // b.none
  404144:	ldrb	w0, [x26]
  404148:	cmp	w0, #0x61
  40414c:	b.eq	40421c <ferror@plt+0x287c>  // b.none
  404150:	sub	w1, w0, #0x63
  404154:	and	w1, w1, #0xff
  404158:	cmp	w1, #0x15
  40415c:	b.hi	404184 <ferror@plt+0x27e4>  // b.pmore
  404160:	mov	x27, #0x1                   	// #1
  404164:	mov	x4, #0x1002                	// #4098
  404168:	movk	x4, #0x24, lsl #16
  40416c:	lsl	x1, x27, x1
  404170:	ands	x4, x1, x4
  404174:	b.ne	404350 <ferror@plt+0x29b0>  // b.any
  404178:	and	w28, w1, #0x1
  40417c:	tbnz	w1, #0, 404338 <ferror@plt+0x2998>
  404180:	tbnz	w1, #3, 404278 <ferror@plt+0x28d8>
  404184:	adrp	x1, 408000 <ferror@plt+0x6660>
  404188:	add	x1, x1, #0xb60
  40418c:	mov	w2, #0x5                   	// #5
  404190:	mov	x0, #0x0                   	// #0
  404194:	bl	401920 <dcgettext@plt>
  404198:	ldrb	w20, [x26]
  40419c:	mov	x19, x0
  4041a0:	mov	x0, x21
  4041a4:	bl	407180 <ferror@plt+0x57e0>
  4041a8:	mov	w28, #0x0                   	// #0
  4041ac:	mov	x4, x0
  4041b0:	mov	w3, w20
  4041b4:	mov	x2, x19
  4041b8:	mov	w1, #0x0                   	// #0
  4041bc:	mov	w0, #0x0                   	// #0
  4041c0:	bl	401650 <error@plt>
  4041c4:	mov	w0, w28
  4041c8:	ldp	x19, x20, [sp, #16]
  4041cc:	ldp	x21, x22, [sp, #32]
  4041d0:	ldp	x23, x24, [sp, #48]
  4041d4:	ldp	x25, x26, [sp, #64]
  4041d8:	ldp	x27, x28, [sp, #80]
  4041dc:	ldp	x29, x30, [sp], #112
  4041e0:	ret
  4041e4:	cbz	x0, 404578 <ferror@plt+0x2bd8>
  4041e8:	mov	x1, #0x2222222222222222    	// #2459565876494606882
  4041ec:	movk	x1, #0x222, lsl #48
  4041f0:	cmp	x2, x1
  4041f4:	b.cs	404598 <ferror@plt+0x2bf8>  // b.hs, b.nlast
  4041f8:	add	x1, x2, #0x1
  4041fc:	add	x2, x1, x2, lsr #1
  404200:	add	x1, x2, x2, lsl #2
  404204:	lsl	x1, x1, #3
  404208:	str	x2, [x25, #96]
  40420c:	bl	407750 <ferror@plt+0x5db0>
  404210:	str	x0, [x25, #72]
  404214:	ldr	x1, [x25, #64]
  404218:	b	404138 <ferror@plt+0x2798>
  40421c:	adrp	x0, 402000 <ferror@plt+0x660>
  404220:	add	x24, x26, #0x1
  404224:	add	x0, x0, #0xc88
  404228:	mov	w28, #0x3                   	// #3
  40422c:	mov	w23, #0x5                   	// #5
  404230:	mov	w27, #0x1                   	// #1
  404234:	stp	w23, w27, [x19]
  404238:	str	x0, [x19, #8]
  40423c:	str	w28, [x19, #28]
  404240:	ldrb	w0, [x24]
  404244:	cmp	w0, #0x7a
  404248:	cset	w0, eq  // eq = none
  40424c:	strb	w0, [x19, #24]
  404250:	add	x24, x24, x0
  404254:	cmp	x24, x26
  404258:	b.eq	404814 <ferror@plt+0x2e74>  // b.none
  40425c:	ldr	x1, [x25, #64]
  404260:	ldrb	w0, [x24]
  404264:	add	x1, x1, #0x1
  404268:	str	x1, [x25, #64]
  40426c:	cbz	w0, 404658 <ferror@plt+0x2cb8>
  404270:	mov	x26, x24
  404274:	b	404128 <ferror@plt+0x2788>
  404278:	ldrb	w0, [x26, #1]
  40427c:	cmp	w0, #0x46
  404280:	b.eq	404614 <ferror@plt+0x2c74>  // b.none
  404284:	cmp	w0, #0x4c
  404288:	b.eq	40459c <ferror@plt+0x2bfc>  // b.none
  40428c:	cmp	w0, #0x44
  404290:	b.eq	404620 <ferror@plt+0x2c80>  // b.none
  404294:	sub	w0, w0, #0x30
  404298:	add	x2, x26, #0x1
  40429c:	cmp	w0, #0x9
  4042a0:	add	x24, x26, #0x2
  4042a4:	sxtw	x0, w0
  4042a8:	b.hi	4047f8 <ferror@plt+0x2e58>  // b.pmore
  4042ac:	nop
  4042b0:	ldrb	w1, [x24]
  4042b4:	add	x4, x4, x4, lsl #2
  4042b8:	sub	w1, w1, #0x30
  4042bc:	add	x4, x0, x4, lsl #1
  4042c0:	cmp	w1, #0x9
  4042c4:	b.hi	404760 <ferror@plt+0x2dc0>  // b.pmore
  4042c8:	sxtw	x0, w1
  4042cc:	add	x24, x24, #0x1
  4042d0:	mvn	x1, x0
  4042d4:	umulh	x1, x1, x20
  4042d8:	cmp	x4, x1, lsr #3
  4042dc:	b.ls	4042b0 <ferror@plt+0x2910>  // b.plast
  4042e0:	adrp	x1, 408000 <ferror@plt+0x6660>
  4042e4:	add	x1, x1, #0xba0
  4042e8:	mov	w2, #0x5                   	// #5
  4042ec:	mov	x0, #0x0                   	// #0
  4042f0:	bl	401920 <dcgettext@plt>
  4042f4:	mov	x19, x0
  4042f8:	mov	x0, x21
  4042fc:	bl	407180 <ferror@plt+0x57e0>
  404300:	mov	x2, x19
  404304:	mov	x3, x0
  404308:	mov	w1, #0x0                   	// #0
  40430c:	mov	w0, #0x0                   	// #0
  404310:	mov	w28, #0x0                   	// #0
  404314:	bl	401650 <error@plt>
  404318:	mov	w0, w28
  40431c:	ldp	x19, x20, [sp, #16]
  404320:	ldp	x21, x22, [sp, #32]
  404324:	ldp	x23, x24, [sp, #48]
  404328:	ldp	x25, x26, [sp, #64]
  40432c:	ldp	x27, x28, [sp, #80]
  404330:	ldp	x29, x30, [sp], #112
  404334:	ret
  404338:	adrp	x0, 403000 <ferror@plt+0x1660>
  40433c:	add	x24, x26, #0x1
  404340:	add	x0, x0, #0x650
  404344:	mov	w28, #0x3                   	// #3
  404348:	mov	w23, #0x6                   	// #6
  40434c:	b	404234 <ferror@plt+0x2894>
  404350:	ldrb	w1, [x26, #1]
  404354:	cmp	w1, #0x4c
  404358:	b.eq	404648 <ferror@plt+0x2ca8>  // b.none
  40435c:	b.hi	404418 <ferror@plt+0x2a78>  // b.pmore
  404360:	cmp	w1, #0x43
  404364:	b.eq	404638 <ferror@plt+0x2c98>  // b.none
  404368:	cmp	w1, #0x49
  40436c:	b.ne	40467c <ferror@plt+0x2cdc>  // b.any
  404370:	ldr	w27, [x25, #120]
  404374:	add	x24, x26, #0x2
  404378:	mov	x28, #0x4                   	// #4
  40437c:	cmp	w0, #0x75
  404380:	b.eq	404434 <ferror@plt+0x2a94>  // b.none
  404384:	b.hi	4044d4 <ferror@plt+0x2b34>  // b.pmore
  404388:	cmp	w0, #0x64
  40438c:	b.ne	40447c <ferror@plt+0x2adc>  // b.any
  404390:	ldr	x1, [sp, #96]
  404394:	sub	w0, w27, #0x4
  404398:	cmp	w0, #0x2
  40439c:	add	x22, x19, #0x10
  4043a0:	add	x5, x1, #0xc8
  4043a4:	adrp	x0, 408000 <ferror@plt+0x6660>
  4043a8:	adrp	x4, 408000 <ferror@plt+0x6660>
  4043ac:	add	x0, x0, #0xa10
  4043b0:	add	x4, x4, #0xa08
  4043b4:	adrp	x3, 408000 <ferror@plt+0x6660>
  4043b8:	csel	x4, x4, x0, cc  // cc = lo, ul, last
  4043bc:	ldr	w28, [x5, x28, lsl #2]
  4043c0:	mov	x0, x22
  4043c4:	add	x3, x3, #0xab8
  4043c8:	mov	x2, #0x8                   	// #8
  4043cc:	mov	w23, #0x0                   	// #0
  4043d0:	mov	w1, #0x1                   	// #1
  4043d4:	bl	401630 <__sprintf_chk@plt>
  4043d8:	mov	x0, x22
  4043dc:	bl	401620 <strlen@plt>
  4043e0:	cmp	x0, #0x7
  4043e4:	b.hi	40485c <ferror@plt+0x2ebc>  // b.pmore
  4043e8:	cmp	w27, #0x3
  4043ec:	b.eq	4047d8 <ferror@plt+0x2e38>  // b.none
  4043f0:	b.hi	404550 <ferror@plt+0x2bb0>  // b.pmore
  4043f4:	cmp	w27, #0x1
  4043f8:	b.ne	40452c <ferror@plt+0x2b8c>  // b.any
  4043fc:	cmp	w23, #0x0
  404400:	adrp	x1, 403000 <ferror@plt+0x1660>
  404404:	adrp	x0, 403000 <ferror@plt+0x1660>
  404408:	add	x1, x1, #0x220
  40440c:	add	x0, x0, #0x2b0
  404410:	csel	x0, x0, x1, eq  // eq = none
  404414:	b	404234 <ferror@plt+0x2894>
  404418:	cmp	w1, #0x53
  40441c:	b.ne	404804 <ferror@plt+0x2e64>  // b.any
  404420:	ldr	w27, [x25, #112]
  404424:	add	x24, x26, #0x2
  404428:	cmp	w0, #0x75
  40442c:	mov	x28, #0x2                   	// #2
  404430:	b.ne	404384 <ferror@plt+0x29e4>  // b.any
  404434:	sub	w0, w27, #0x4
  404438:	add	x22, x19, #0x10
  40443c:	ldr	x5, [sp, #104]
  404440:	cmp	w0, #0x2
  404444:	adrp	x1, 408000 <ferror@plt+0x6660>
  404448:	adrp	x4, 408000 <ferror@plt+0x6660>
  40444c:	add	x1, x1, #0xa30
  404450:	add	x4, x4, #0xa28
  404454:	csel	x4, x4, x1, cc  // cc = lo, ul, last
  404458:	ldr	w28, [x5, x28, lsl #2]
  40445c:	mov	w1, #0x1                   	// #1
  404460:	mov	x0, x22
  404464:	mov	w23, w1
  404468:	adrp	x3, 408000 <ferror@plt+0x6660>
  40446c:	mov	x2, #0x8                   	// #8
  404470:	add	x3, x3, #0xab8
  404474:	bl	401630 <__sprintf_chk@plt>
  404478:	b	4043d8 <ferror@plt+0x2a38>
  40447c:	cmp	w0, #0x6f
  404480:	b.ne	40487c <ferror@plt+0x2edc>  // b.any
  404484:	ldr	x0, [sp, #96]
  404488:	add	x22, x19, #0x10
  40448c:	adrp	x5, 408000 <ferror@plt+0x6660>
  404490:	add	x5, x5, #0xa18
  404494:	add	x1, x0, #0x110
  404498:	sub	w0, w27, #0x4
  40449c:	cmp	w0, #0x2
  4044a0:	adrp	x0, 408000 <ferror@plt+0x6660>
  4044a4:	add	x0, x0, #0xa20
  4044a8:	adrp	x3, 408000 <ferror@plt+0x6660>
  4044ac:	ldr	w28, [x1, x28, lsl #2]
  4044b0:	csel	x5, x5, x0, cc  // cc = lo, ul, last
  4044b4:	add	x3, x3, #0xac0
  4044b8:	mov	x0, x22
  4044bc:	mov	w4, w28
  4044c0:	mov	x2, #0x8                   	// #8
  4044c4:	mov	w23, #0x2                   	// #2
  4044c8:	mov	w1, #0x1                   	// #1
  4044cc:	bl	401630 <__sprintf_chk@plt>
  4044d0:	b	4043d8 <ferror@plt+0x2a38>
  4044d4:	cmp	w0, #0x78
  4044d8:	b.ne	40487c <ferror@plt+0x2edc>  // b.any
  4044dc:	ldr	x0, [sp, #96]
  4044e0:	add	x22, x19, #0x10
  4044e4:	adrp	x5, 408000 <ferror@plt+0x6660>
  4044e8:	add	x5, x5, #0xa38
  4044ec:	add	x1, x0, #0x1a0
  4044f0:	sub	w0, w27, #0x4
  4044f4:	cmp	w0, #0x2
  4044f8:	adrp	x0, 408000 <ferror@plt+0x6660>
  4044fc:	add	x0, x0, #0xa40
  404500:	adrp	x3, 408000 <ferror@plt+0x6660>
  404504:	ldr	w28, [x1, x28, lsl #2]
  404508:	csel	x5, x5, x0, cc  // cc = lo, ul, last
  40450c:	add	x3, x3, #0xac0
  404510:	mov	x0, x22
  404514:	mov	w4, w28
  404518:	mov	x2, #0x8                   	// #8
  40451c:	mov	w23, #0x3                   	// #3
  404520:	mov	w1, #0x1                   	// #1
  404524:	bl	401630 <__sprintf_chk@plt>
  404528:	b	4043d8 <ferror@plt+0x2a38>
  40452c:	cmp	w27, #0x2
  404530:	b.ne	40487c <ferror@plt+0x2edc>  // b.any
  404534:	cmp	w23, #0x0
  404538:	adrp	x1, 403000 <ferror@plt+0x1660>
  40453c:	adrp	x0, 403000 <ferror@plt+0x1660>
  404540:	add	x1, x1, #0x60
  404544:	add	x0, x0, #0x140
  404548:	csel	x0, x0, x1, eq  // eq = none
  40454c:	b	404234 <ferror@plt+0x2894>
  404550:	cmp	w27, #0x4
  404554:	b.ne	404564 <ferror@plt+0x2bc4>  // b.any
  404558:	adrp	x0, 402000 <ferror@plt+0x660>
  40455c:	add	x0, x0, #0xe78
  404560:	b	404234 <ferror@plt+0x2894>
  404564:	cmp	w27, #0x5
  404568:	b.ne	40487c <ferror@plt+0x2edc>  // b.any
  40456c:	adrp	x0, 402000 <ferror@plt+0x660>
  404570:	add	x0, x0, #0xd80
  404574:	b	404234 <ferror@plt+0x2894>
  404578:	cbz	x2, 40462c <ferror@plt+0x2c8c>
  40457c:	mov	x1, #0x28                  	// #40
  404580:	umulh	x3, x2, x1
  404584:	mul	x1, x2, x1
  404588:	cmp	x3, #0x0
  40458c:	cset	x3, ne  // ne = any
  404590:	tbnz	x1, #63, 404598 <ferror@plt+0x2bf8>
  404594:	cbz	x3, 404200 <ferror@plt+0x2860>
  404598:	bl	407948 <ferror@plt+0x5fa8>
  40459c:	ldr	w27, [x25, #208]
  4045a0:	add	x24, x26, #0x2
  4045a4:	bl	4016b0 <localeconv@plt>
  4045a8:	mov	x28, #0x1                   	// #1
  4045ac:	ldr	x0, [x0]
  4045b0:	ldrb	w1, [x0]
  4045b4:	cbz	w1, 4045c0 <ferror@plt+0x2c20>
  4045b8:	bl	401620 <strlen@plt>
  4045bc:	mov	x28, x0
  4045c0:	cmp	w27, #0x7
  4045c4:	b.eq	404600 <ferror@plt+0x2c60>  // b.none
  4045c8:	cmp	w27, #0x8
  4045cc:	b.ne	4045e4 <ferror@plt+0x2c44>  // b.any
  4045d0:	adrp	x0, 403000 <ferror@plt+0x1660>
  4045d4:	add	w28, w28, #0x2b
  4045d8:	add	x0, x0, #0x340
  4045dc:	mov	w23, #0x4                   	// #4
  4045e0:	b	404234 <ferror@plt+0x2894>
  4045e4:	cmp	w27, #0x6
  4045e8:	b.ne	40487c <ferror@plt+0x2edc>  // b.any
  4045ec:	adrp	x0, 403000 <ferror@plt+0x1660>
  4045f0:	add	w28, w28, #0xe
  4045f4:	add	x0, x0, #0x548
  4045f8:	mov	w23, #0x4                   	// #4
  4045fc:	b	404234 <ferror@plt+0x2894>
  404600:	adrp	x0, 403000 <ferror@plt+0x1660>
  404604:	add	w28, w28, #0x17
  404608:	add	x0, x0, #0x440
  40460c:	mov	w23, #0x4                   	// #4
  404610:	b	404234 <ferror@plt+0x2894>
  404614:	ldr	w27, [x25, #160]
  404618:	add	x24, x26, #0x2
  40461c:	b	4045a4 <ferror@plt+0x2c04>
  404620:	ldr	w27, [x25, #176]
  404624:	add	x24, x26, #0x2
  404628:	b	4045a4 <ferror@plt+0x2c04>
  40462c:	mov	x1, #0x78                  	// #120
  404630:	mov	x2, #0x3                   	// #3
  404634:	b	404208 <ferror@plt+0x2868>
  404638:	mov	x28, x27
  40463c:	add	x24, x26, #0x2
  404640:	ldr	w27, [x25, #108]
  404644:	b	40437c <ferror@plt+0x29dc>
  404648:	ldr	w27, [x25, #136]
  40464c:	add	x24, x26, #0x2
  404650:	mov	x28, #0x8                   	// #8
  404654:	b	40437c <ferror@plt+0x29dc>
  404658:	ldp	x19, x20, [sp, #16]
  40465c:	ldp	x23, x24, [sp, #48]
  404660:	ldp	x25, x26, [sp, #64]
  404664:	mov	w28, #0x1                   	// #1
  404668:	mov	w0, w28
  40466c:	ldp	x21, x22, [sp, #32]
  404670:	ldp	x27, x28, [sp, #80]
  404674:	ldp	x29, x30, [sp], #112
  404678:	ret
  40467c:	sub	w1, w1, #0x30
  404680:	add	x3, x26, #0x1
  404684:	mov	x24, x3
  404688:	cmp	w1, #0x9
  40468c:	b.hi	404808 <ferror@plt+0x2e68>  // b.pmore
  404690:	mov	x28, #0x0                   	// #0
  404694:	ldrb	w2, [x26, #2]
  404698:	add	x27, x28, x28, lsl #2
  40469c:	sxtw	x1, w1
  4046a0:	sub	w2, w2, #0x30
  4046a4:	add	x24, x26, #0x2
  4046a8:	add	x28, x1, x27, lsl #1
  4046ac:	cmp	w2, #0x9
  4046b0:	b.hi	4046e8 <ferror@plt+0x2d48>  // b.pmore
  4046b4:	nop
  4046b8:	sxtw	x1, w2
  4046bc:	add	x24, x24, #0x1
  4046c0:	mvn	x2, x1
  4046c4:	umulh	x2, x2, x20
  4046c8:	cmp	x28, x2, lsr #3
  4046cc:	b.hi	4042e0 <ferror@plt+0x2940>  // b.pmore
  4046d0:	ldrb	w2, [x24]
  4046d4:	add	x27, x28, x28, lsl #2
  4046d8:	sub	w2, w2, #0x30
  4046dc:	add	x28, x1, x27, lsl #1
  4046e0:	cmp	w2, #0x9
  4046e4:	b.ls	4046b8 <ferror@plt+0x2d18>  // b.plast
  4046e8:	cmp	x3, x24
  4046ec:	b.eq	4047ec <ferror@plt+0x2e4c>  // b.none
  4046f0:	cmp	x28, #0x8
  4046f4:	b.hi	404704 <ferror@plt+0x2d64>  // b.pmore
  4046f8:	add	x1, x25, #0x68
  4046fc:	ldr	w27, [x1, x28, lsl #2]
  404700:	cbnz	w27, 40437c <ferror@plt+0x29dc>
  404704:	adrp	x1, 408000 <ferror@plt+0x6660>
  404708:	add	x1, x1, #0xa68
  40470c:	mov	w2, #0x5                   	// #5
  404710:	mov	x0, #0x0                   	// #0
  404714:	bl	401920 <dcgettext@plt>
  404718:	mov	x19, x0
  40471c:	mov	x0, x21
  404720:	bl	407180 <ferror@plt+0x57e0>
  404724:	mov	x4, x28
  404728:	mov	x3, x0
  40472c:	mov	x2, x19
  404730:	mov	w1, #0x0                   	// #0
  404734:	mov	w0, #0x0                   	// #0
  404738:	mov	w28, #0x0                   	// #0
  40473c:	bl	401650 <error@plt>
  404740:	mov	w0, w28
  404744:	ldp	x19, x20, [sp, #16]
  404748:	ldp	x21, x22, [sp, #32]
  40474c:	ldp	x23, x24, [sp, #48]
  404750:	ldp	x25, x26, [sp, #64]
  404754:	ldp	x27, x28, [sp, #80]
  404758:	ldp	x29, x30, [sp], #112
  40475c:	ret
  404760:	cmp	x2, x24
  404764:	b.eq	4047e4 <ferror@plt+0x2e44>  // b.none
  404768:	cmp	x4, #0x10
  40476c:	b.hi	40477c <ferror@plt+0x2ddc>  // b.pmore
  404770:	add	x0, x25, #0x90
  404774:	ldr	w27, [x0, x4, lsl #2]
  404778:	cbnz	w27, 4045a4 <ferror@plt+0x2c04>
  40477c:	adrp	x1, 408000 <ferror@plt+0x6660>
  404780:	add	x1, x1, #0xb08
  404784:	mov	w2, #0x5                   	// #5
  404788:	mov	x0, #0x0                   	// #0
  40478c:	str	x4, [sp, #96]
  404790:	bl	401920 <dcgettext@plt>
  404794:	mov	x19, x0
  404798:	mov	x0, x21
  40479c:	bl	407180 <ferror@plt+0x57e0>
  4047a0:	mov	x3, x0
  4047a4:	ldr	x4, [sp, #96]
  4047a8:	mov	x2, x19
  4047ac:	mov	w1, #0x0                   	// #0
  4047b0:	mov	w0, #0x0                   	// #0
  4047b4:	bl	401650 <error@plt>
  4047b8:	mov	w0, w28
  4047bc:	ldp	x19, x20, [sp, #16]
  4047c0:	ldp	x21, x22, [sp, #32]
  4047c4:	ldp	x23, x24, [sp, #48]
  4047c8:	ldp	x25, x26, [sp, #64]
  4047cc:	ldp	x27, x28, [sp, #80]
  4047d0:	ldp	x29, x30, [sp], #112
  4047d4:	ret
  4047d8:	adrp	x0, 402000 <ferror@plt+0x660>
  4047dc:	add	x0, x0, #0xf70
  4047e0:	b	404234 <ferror@plt+0x2894>
  4047e4:	ldr	w27, [x25, #176]
  4047e8:	b	4045a4 <ferror@plt+0x2c04>
  4047ec:	ldr	w27, [x25, #120]
  4047f0:	mov	x28, #0x4                   	// #4
  4047f4:	b	40437c <ferror@plt+0x29dc>
  4047f8:	ldr	w27, [x25, #176]
  4047fc:	mov	x24, x2
  404800:	b	4045a4 <ferror@plt+0x2c04>
  404804:	add	x24, x26, #0x1
  404808:	ldr	w27, [x25, #120]
  40480c:	mov	x28, #0x4                   	// #4
  404810:	b	40437c <ferror@plt+0x29dc>
  404814:	adrp	x3, 409000 <ferror@plt+0x7660>
  404818:	add	x3, x3, #0xe90
  40481c:	adrp	x1, 408000 <ferror@plt+0x6660>
  404820:	adrp	x0, 408000 <ferror@plt+0x6660>
  404824:	add	x3, x3, #0x1e8
  404828:	add	x1, x1, #0xa48
  40482c:	add	x0, x0, #0xb90
  404830:	mov	w2, #0x3e4                 	// #996
  404834:	bl	401970 <__assert_fail@plt>
  404838:	adrp	x3, 409000 <ferror@plt+0x7660>
  40483c:	add	x3, x3, #0xe90
  404840:	adrp	x1, 408000 <ferror@plt+0x6660>
  404844:	adrp	x0, 408000 <ferror@plt+0x6660>
  404848:	add	x3, x3, #0xb0
  40484c:	add	x1, x1, #0xa48
  404850:	add	x0, x0, #0xa58
  404854:	mov	w2, #0x286                 	// #646
  404858:	bl	401970 <__assert_fail@plt>
  40485c:	ldr	x0, [sp, #96]
  404860:	adrp	x1, 408000 <ferror@plt+0x6660>
  404864:	mov	w2, #0x2e9                 	// #745
  404868:	add	x1, x1, #0xa48
  40486c:	add	x3, x0, #0xb0
  404870:	adrp	x0, 408000 <ferror@plt+0x6660>
  404874:	add	x0, x0, #0xad0
  404878:	bl	401970 <__assert_fail@plt>
  40487c:	bl	4017e0 <abort@plt>
  404880:	stp	x29, x30, [sp, #-64]!
  404884:	mov	x29, sp
  404888:	stp	x19, x20, [sp, #16]
  40488c:	stp	x21, x22, [sp, #32]
  404890:	stp	x23, x24, [sp, #48]
  404894:	cbz	x0, 404948 <ferror@plt+0x2fa8>
  404898:	adrp	x21, 41d000 <ferror@plt+0x1b660>
  40489c:	add	x21, x21, #0x2b0
  4048a0:	mov	x20, x0
  4048a4:	ldr	x0, [x21, #48]
  4048a8:	cmp	x0, x20
  4048ac:	b.cc	404948 <ferror@plt+0x2fa8>  // b.lo, b.ul, b.last
  4048b0:	ldr	x3, [x21, #16]
  4048b4:	str	xzr, [x2]
  4048b8:	mov	x24, x2
  4048bc:	cbz	x3, 404940 <ferror@plt+0x2fa0>
  4048c0:	mov	x22, x1
  4048c4:	mov	x0, #0x0                   	// #0
  4048c8:	mov	w19, #0x1                   	// #1
  4048cc:	b	404900 <ferror@plt+0x2f60>
  4048d0:	bl	401980 <__errno_location@plt>
  4048d4:	ldr	w0, [x0]
  4048d8:	bl	403800 <ferror@plt+0x1e60>
  4048dc:	and	w23, w0, #0xff
  4048e0:	bl	403978 <ferror@plt+0x1fd8>
  4048e4:	and	w0, w0, #0xff
  4048e8:	ldr	x3, [x21, #16]
  4048ec:	cmp	w23, #0x0
  4048f0:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  4048f4:	csel	w19, w19, wzr, ne  // ne = any
  4048f8:	cbz	x3, 404928 <ferror@plt+0x2f88>
  4048fc:	ldr	x0, [x24]
  404900:	sub	x23, x20, x0
  404904:	mov	x2, x23
  404908:	add	x0, x22, x0
  40490c:	mov	x1, #0x1                   	// #1
  404910:	bl	401820 <fread_unlocked@plt>
  404914:	ldr	x3, [x24]
  404918:	cmp	x23, x0
  40491c:	add	x0, x3, x0
  404920:	str	x0, [x24]
  404924:	b.ne	4048d0 <ferror@plt+0x2f30>  // b.any
  404928:	mov	w0, w19
  40492c:	ldp	x19, x20, [sp, #16]
  404930:	ldp	x21, x22, [sp, #32]
  404934:	ldp	x23, x24, [sp, #48]
  404938:	ldp	x29, x30, [sp], #64
  40493c:	ret
  404940:	mov	w19, #0x1                   	// #1
  404944:	b	404928 <ferror@plt+0x2f88>
  404948:	adrp	x3, 409000 <ferror@plt+0x7660>
  40494c:	add	x3, x3, #0xe90
  404950:	adrp	x1, 408000 <ferror@plt+0x6660>
  404954:	adrp	x0, 408000 <ferror@plt+0x6660>
  404958:	add	x3, x3, #0x200
  40495c:	add	x1, x1, #0xa48
  404960:	add	x0, x0, #0xbb8
  404964:	mov	w2, #0x508                 	// #1288
  404968:	bl	401970 <__assert_fail@plt>
  40496c:	nop
  404970:	stp	x29, x30, [sp, #-176]!
  404974:	mov	x29, sp
  404978:	stp	x19, x20, [sp, #16]
  40497c:	mov	w20, w0
  404980:	stp	x21, x22, [sp, #32]
  404984:	str	x23, [sp, #48]
  404988:	cbz	w0, 4049c8 <ferror@plt+0x3028>
  40498c:	adrp	x0, 41d000 <ferror@plt+0x1b660>
  404990:	mov	w2, #0x5                   	// #5
  404994:	adrp	x1, 408000 <ferror@plt+0x6660>
  404998:	add	x1, x1, #0xbf0
  40499c:	ldr	x19, [x0, #632]
  4049a0:	mov	x0, #0x0                   	// #0
  4049a4:	bl	401920 <dcgettext@plt>
  4049a8:	mov	x2, x0
  4049ac:	adrp	x3, 41d000 <ferror@plt+0x1b660>
  4049b0:	mov	x0, x19
  4049b4:	mov	w1, #0x1                   	// #1
  4049b8:	ldr	x3, [x3, #960]
  4049bc:	bl	401860 <__fprintf_chk@plt>
  4049c0:	mov	w0, w20
  4049c4:	bl	401640 <exit@plt>
  4049c8:	mov	w2, #0x5                   	// #5
  4049cc:	adrp	x1, 408000 <ferror@plt+0x6660>
  4049d0:	mov	x0, #0x0                   	// #0
  4049d4:	add	x1, x1, #0xc18
  4049d8:	bl	401920 <dcgettext@plt>
  4049dc:	adrp	x19, 41d000 <ferror@plt+0x1b660>
  4049e0:	adrp	x2, 41d000 <ferror@plt+0x1b660>
  4049e4:	mov	x1, x0
  4049e8:	mov	w0, #0x1                   	// #1
  4049ec:	ldr	x4, [x2, #960]
  4049f0:	mov	x3, x4
  4049f4:	mov	x2, x4
  4049f8:	bl	401760 <__printf_chk@plt>
  4049fc:	mov	w2, #0x5                   	// #5
  404a00:	adrp	x1, 408000 <ferror@plt+0x6660>
  404a04:	mov	x0, #0x0                   	// #0
  404a08:	add	x1, x1, #0xcc0
  404a0c:	bl	401920 <dcgettext@plt>
  404a10:	ldr	x1, [x19, #656]
  404a14:	bl	401930 <fputs_unlocked@plt>
  404a18:	mov	w2, #0x5                   	// #5
  404a1c:	adrp	x1, 408000 <ferror@plt+0x6660>
  404a20:	mov	x0, #0x0                   	// #0
  404a24:	add	x1, x1, #0xd78
  404a28:	bl	401920 <dcgettext@plt>
  404a2c:	ldr	x1, [x19, #656]
  404a30:	bl	401930 <fputs_unlocked@plt>
  404a34:	mov	w2, #0x5                   	// #5
  404a38:	adrp	x1, 408000 <ferror@plt+0x6660>
  404a3c:	mov	x0, #0x0                   	// #0
  404a40:	add	x1, x1, #0xdb0
  404a44:	bl	401920 <dcgettext@plt>
  404a48:	ldr	x1, [x19, #656]
  404a4c:	bl	401930 <fputs_unlocked@plt>
  404a50:	mov	w2, #0x5                   	// #5
  404a54:	adrp	x1, 408000 <ferror@plt+0x6660>
  404a58:	mov	x0, #0x0                   	// #0
  404a5c:	add	x1, x1, #0xf38
  404a60:	bl	401920 <dcgettext@plt>
  404a64:	ldr	x1, [x19, #656]
  404a68:	bl	401930 <fputs_unlocked@plt>
  404a6c:	mov	w2, #0x5                   	// #5
  404a70:	adrp	x1, 408000 <ferror@plt+0x6660>
  404a74:	mov	x0, #0x0                   	// #0
  404a78:	add	x1, x1, #0xf88
  404a7c:	bl	401920 <dcgettext@plt>
  404a80:	ldr	x1, [x19, #656]
  404a84:	bl	401930 <fputs_unlocked@plt>
  404a88:	mov	w2, #0x5                   	// #5
  404a8c:	adrp	x1, 409000 <ferror@plt+0x7660>
  404a90:	mov	x0, #0x0                   	// #0
  404a94:	add	x1, x1, #0xa8
  404a98:	bl	401920 <dcgettext@plt>
  404a9c:	ldr	x1, [x19, #656]
  404aa0:	bl	401930 <fputs_unlocked@plt>
  404aa4:	mov	w2, #0x5                   	// #5
  404aa8:	adrp	x1, 409000 <ferror@plt+0x7660>
  404aac:	mov	x0, #0x0                   	// #0
  404ab0:	add	x1, x1, #0x2d0
  404ab4:	bl	401920 <dcgettext@plt>
  404ab8:	ldr	x1, [x19, #656]
  404abc:	bl	401930 <fputs_unlocked@plt>
  404ac0:	mov	w2, #0x5                   	// #5
  404ac4:	adrp	x1, 409000 <ferror@plt+0x7660>
  404ac8:	mov	x0, #0x0                   	// #0
  404acc:	add	x1, x1, #0x300
  404ad0:	bl	401920 <dcgettext@plt>
  404ad4:	ldr	x1, [x19, #656]
  404ad8:	bl	401930 <fputs_unlocked@plt>
  404adc:	mov	w2, #0x5                   	// #5
  404ae0:	adrp	x1, 409000 <ferror@plt+0x7660>
  404ae4:	mov	x0, #0x0                   	// #0
  404ae8:	add	x1, x1, #0x338
  404aec:	bl	401920 <dcgettext@plt>
  404af0:	ldr	x1, [x19, #656]
  404af4:	bl	401930 <fputs_unlocked@plt>
  404af8:	mov	w2, #0x5                   	// #5
  404afc:	adrp	x1, 409000 <ferror@plt+0x7660>
  404b00:	mov	x0, #0x0                   	// #0
  404b04:	add	x1, x1, #0x478
  404b08:	bl	401920 <dcgettext@plt>
  404b0c:	ldr	x1, [x19, #656]
  404b10:	bl	401930 <fputs_unlocked@plt>
  404b14:	mov	w2, #0x5                   	// #5
  404b18:	adrp	x1, 409000 <ferror@plt+0x7660>
  404b1c:	mov	x0, #0x0                   	// #0
  404b20:	add	x1, x1, #0x590
  404b24:	bl	401920 <dcgettext@plt>
  404b28:	ldr	x1, [x19, #656]
  404b2c:	bl	401930 <fputs_unlocked@plt>
  404b30:	mov	w2, #0x5                   	// #5
  404b34:	adrp	x1, 409000 <ferror@plt+0x7660>
  404b38:	mov	x0, #0x0                   	// #0
  404b3c:	add	x1, x1, #0x638
  404b40:	bl	401920 <dcgettext@plt>
  404b44:	ldr	x1, [x19, #656]
  404b48:	bl	401930 <fputs_unlocked@plt>
  404b4c:	mov	w2, #0x5                   	// #5
  404b50:	adrp	x1, 409000 <ferror@plt+0x7660>
  404b54:	mov	x0, #0x0                   	// #0
  404b58:	add	x1, x1, #0x738
  404b5c:	bl	401920 <dcgettext@plt>
  404b60:	ldr	x1, [x19, #656]
  404b64:	bl	401930 <fputs_unlocked@plt>
  404b68:	mov	w2, #0x5                   	// #5
  404b6c:	adrp	x1, 409000 <ferror@plt+0x7660>
  404b70:	mov	x0, #0x0                   	// #0
  404b74:	add	x1, x1, #0x830
  404b78:	bl	401920 <dcgettext@plt>
  404b7c:	ldr	x1, [x19, #656]
  404b80:	bl	401930 <fputs_unlocked@plt>
  404b84:	mov	w2, #0x5                   	// #5
  404b88:	adrp	x1, 409000 <ferror@plt+0x7660>
  404b8c:	mov	x0, #0x0                   	// #0
  404b90:	add	x1, x1, #0x890
  404b94:	bl	401920 <dcgettext@plt>
  404b98:	ldr	x1, [x19, #656]
  404b9c:	bl	401930 <fputs_unlocked@plt>
  404ba0:	adrp	x2, 409000 <ferror@plt+0x7660>
  404ba4:	add	x2, x2, #0xe90
  404ba8:	add	x2, x2, #0x210
  404bac:	add	x0, sp, #0x40
  404bb0:	ldr	x1, [x2]
  404bb4:	ldr	x3, [x2, #8]
  404bb8:	stp	x1, x3, [sp, #64]
  404bbc:	ldp	x4, x5, [x2, #16]
  404bc0:	stp	x4, x5, [sp, #80]
  404bc4:	ldp	x4, x5, [x2, #32]
  404bc8:	stp	x4, x5, [sp, #96]
  404bcc:	ldp	x4, x5, [x2, #48]
  404bd0:	stp	x4, x5, [sp, #112]
  404bd4:	ldp	x4, x5, [x2, #64]
  404bd8:	stp	x4, x5, [sp, #128]
  404bdc:	ldp	x4, x5, [x2, #80]
  404be0:	stp	x4, x5, [sp, #144]
  404be4:	ldp	x2, x3, [x2, #96]
  404be8:	stp	x2, x3, [sp, #160]
  404bec:	cbz	x1, 404c24 <ferror@plt+0x3284>
  404bf0:	mov	w4, #0x6f                  	// #111
  404bf4:	mov	w3, #0x64                  	// #100
  404bf8:	b	404c04 <ferror@plt+0x3264>
  404bfc:	ldr	x1, [x0, #16]!
  404c00:	cbz	x1, 404c24 <ferror@plt+0x3284>
  404c04:	ldrb	w2, [x1]
  404c08:	cmp	w4, w2
  404c0c:	b.ne	404bfc <ferror@plt+0x325c>  // b.any
  404c10:	ldrb	w2, [x1, #1]
  404c14:	cmp	w3, w2
  404c18:	b.ne	404bfc <ferror@plt+0x325c>  // b.any
  404c1c:	ldrb	w1, [x1, #2]
  404c20:	cbnz	w1, 404bfc <ferror@plt+0x325c>
  404c24:	ldr	x21, [x0, #8]
  404c28:	adrp	x1, 409000 <ferror@plt+0x7660>
  404c2c:	mov	w2, #0x5                   	// #5
  404c30:	add	x1, x1, #0x978
  404c34:	mov	x0, #0x0                   	// #0
  404c38:	cbz	x21, 404cf4 <ferror@plt+0x3354>
  404c3c:	bl	401920 <dcgettext@plt>
  404c40:	adrp	x22, 409000 <ferror@plt+0x7660>
  404c44:	add	x22, x22, #0x990
  404c48:	adrp	x2, 409000 <ferror@plt+0x7660>
  404c4c:	mov	x3, x22
  404c50:	add	x2, x2, #0x9b8
  404c54:	mov	x1, x0
  404c58:	mov	w0, #0x1                   	// #1
  404c5c:	bl	401760 <__printf_chk@plt>
  404c60:	mov	x1, #0x0                   	// #0
  404c64:	mov	w0, #0x5                   	// #5
  404c68:	bl	401990 <setlocale@plt>
  404c6c:	cbz	x0, 404dbc <ferror@plt+0x341c>
  404c70:	adrp	x1, 409000 <ferror@plt+0x7660>
  404c74:	mov	x2, #0x3                   	// #3
  404c78:	add	x1, x1, #0x9c8
  404c7c:	adrp	x23, 408000 <ferror@plt+0x6660>
  404c80:	bl	401720 <strncmp@plt>
  404c84:	add	x23, x23, #0xbd8
  404c88:	cbnz	w0, 404d9c <ferror@plt+0x33fc>
  404c8c:	mov	w2, #0x5                   	// #5
  404c90:	adrp	x1, 409000 <ferror@plt+0x7660>
  404c94:	mov	x0, #0x0                   	// #0
  404c98:	add	x1, x1, #0xa18
  404c9c:	bl	401920 <dcgettext@plt>
  404ca0:	mov	x1, x0
  404ca4:	mov	x3, x23
  404ca8:	mov	x2, x22
  404cac:	mov	w0, #0x1                   	// #1
  404cb0:	bl	401760 <__printf_chk@plt>
  404cb4:	mov	w2, #0x5                   	// #5
  404cb8:	adrp	x1, 409000 <ferror@plt+0x7660>
  404cbc:	mov	x0, #0x0                   	// #0
  404cc0:	add	x1, x1, #0xa38
  404cc4:	bl	401920 <dcgettext@plt>
  404cc8:	mov	x1, x0
  404ccc:	cmp	x21, x23
  404cd0:	adrp	x2, 40a000 <ferror@plt+0x8660>
  404cd4:	adrp	x3, 408000 <ferror@plt+0x6660>
  404cd8:	add	x2, x2, #0xaf8
  404cdc:	add	x3, x3, #0xbe0
  404ce0:	csel	x3, x3, x2, eq  // eq = none
  404ce4:	mov	x2, x21
  404ce8:	mov	w0, #0x1                   	// #1
  404cec:	bl	401760 <__printf_chk@plt>
  404cf0:	b	4049c0 <ferror@plt+0x3020>
  404cf4:	bl	401920 <dcgettext@plt>
  404cf8:	adrp	x22, 409000 <ferror@plt+0x7660>
  404cfc:	add	x22, x22, #0x990
  404d00:	adrp	x2, 409000 <ferror@plt+0x7660>
  404d04:	mov	x3, x22
  404d08:	add	x2, x2, #0x9b8
  404d0c:	mov	x1, x0
  404d10:	mov	w0, #0x1                   	// #1
  404d14:	bl	401760 <__printf_chk@plt>
  404d18:	mov	x1, #0x0                   	// #0
  404d1c:	mov	w0, #0x5                   	// #5
  404d20:	bl	401990 <setlocale@plt>
  404d24:	cbz	x0, 404d3c <ferror@plt+0x339c>
  404d28:	adrp	x1, 409000 <ferror@plt+0x7660>
  404d2c:	mov	x2, #0x3                   	// #3
  404d30:	add	x1, x1, #0x9c8
  404d34:	bl	401720 <strncmp@plt>
  404d38:	cbnz	w0, 404d90 <ferror@plt+0x33f0>
  404d3c:	mov	w2, #0x5                   	// #5
  404d40:	adrp	x1, 409000 <ferror@plt+0x7660>
  404d44:	mov	x0, #0x0                   	// #0
  404d48:	add	x1, x1, #0xa18
  404d4c:	adrp	x21, 408000 <ferror@plt+0x6660>
  404d50:	bl	401920 <dcgettext@plt>
  404d54:	add	x21, x21, #0xbd8
  404d58:	mov	x1, x0
  404d5c:	mov	x3, x21
  404d60:	mov	x2, x22
  404d64:	mov	w0, #0x1                   	// #1
  404d68:	bl	401760 <__printf_chk@plt>
  404d6c:	adrp	x1, 409000 <ferror@plt+0x7660>
  404d70:	mov	w2, #0x5                   	// #5
  404d74:	add	x1, x1, #0xa38
  404d78:	mov	x0, #0x0                   	// #0
  404d7c:	bl	401920 <dcgettext@plt>
  404d80:	mov	x1, x0
  404d84:	adrp	x3, 408000 <ferror@plt+0x6660>
  404d88:	add	x3, x3, #0xbe0
  404d8c:	b	404ce4 <ferror@plt+0x3344>
  404d90:	adrp	x23, 408000 <ferror@plt+0x6660>
  404d94:	add	x23, x23, #0xbd8
  404d98:	mov	x21, x23
  404d9c:	mov	w2, #0x5                   	// #5
  404da0:	adrp	x1, 409000 <ferror@plt+0x7660>
  404da4:	mov	x0, #0x0                   	// #0
  404da8:	add	x1, x1, #0x9d0
  404dac:	bl	401920 <dcgettext@plt>
  404db0:	ldr	x1, [x19, #656]
  404db4:	bl	401930 <fputs_unlocked@plt>
  404db8:	b	404c8c <ferror@plt+0x32ec>
  404dbc:	adrp	x23, 408000 <ferror@plt+0x6660>
  404dc0:	add	x23, x23, #0xbd8
  404dc4:	b	404c8c <ferror@plt+0x32ec>
  404dc8:	mov	w0, #0x1                   	// #1
  404dcc:	b	404970 <ferror@plt+0x2fd0>
  404dd0:	stp	x29, x30, [sp, #-96]!
  404dd4:	mov	x29, sp
  404dd8:	stp	x23, x24, [sp, #48]
  404ddc:	mov	x24, x1
  404de0:	stp	x21, x22, [sp, #32]
  404de4:	mov	x21, x3
  404de8:	stp	x25, x26, [sp, #64]
  404dec:	mov	x26, x2
  404df0:	mov	x25, x0
  404df4:	stp	x27, x28, [sp, #80]
  404df8:	bl	401620 <strlen@plt>
  404dfc:	ldr	x28, [x24]
  404e00:	cbz	x28, 404ef0 <ferror@plt+0x3550>
  404e04:	mov	x22, x0
  404e08:	mov	w27, #0x0                   	// #0
  404e0c:	mov	x23, #0xffffffffffffffff    	// #-1
  404e10:	stp	x19, x20, [sp, #16]
  404e14:	mov	x20, x26
  404e18:	mov	x19, #0x0                   	// #0
  404e1c:	b	404e40 <ferror@plt+0x34a0>
  404e20:	cbz	x26, 404ec4 <ferror@plt+0x3524>
  404e24:	bl	401830 <memcmp@plt>
  404e28:	cmp	w0, #0x0
  404e2c:	csinc	w27, w27, wzr, eq  // eq = none
  404e30:	add	x19, x19, #0x1
  404e34:	add	x20, x20, x21
  404e38:	ldr	x28, [x24, x19, lsl #3]
  404e3c:	cbz	x28, 404e98 <ferror@plt+0x34f8>
  404e40:	mov	x1, x25
  404e44:	mov	x2, x22
  404e48:	mov	x0, x28
  404e4c:	bl	401720 <strncmp@plt>
  404e50:	mov	w1, w0
  404e54:	mov	x0, x28
  404e58:	cbnz	w1, 404e30 <ferror@plt+0x3490>
  404e5c:	bl	401620 <strlen@plt>
  404e60:	mov	x3, x0
  404e64:	mov	x2, x21
  404e68:	madd	x0, x23, x21, x26
  404e6c:	mov	x1, x20
  404e70:	cmp	x3, x22
  404e74:	b.eq	404ecc <ferror@plt+0x352c>  // b.none
  404e78:	cmn	x23, #0x1
  404e7c:	b.ne	404e20 <ferror@plt+0x3480>  // b.any
  404e80:	mov	x23, x19
  404e84:	add	x19, x19, #0x1
  404e88:	add	x20, x20, x21
  404e8c:	ldr	x28, [x24, x19, lsl #3]
  404e90:	cbnz	x28, 404e40 <ferror@plt+0x34a0>
  404e94:	nop
  404e98:	ldp	x19, x20, [sp, #16]
  404e9c:	cmp	w27, #0x0
  404ea0:	mov	x0, #0xfffffffffffffffe    	// #-2
  404ea4:	csel	x23, x23, x0, eq  // eq = none
  404ea8:	mov	x0, x23
  404eac:	ldp	x21, x22, [sp, #32]
  404eb0:	ldp	x23, x24, [sp, #48]
  404eb4:	ldp	x25, x26, [sp, #64]
  404eb8:	ldp	x27, x28, [sp, #80]
  404ebc:	ldp	x29, x30, [sp], #96
  404ec0:	ret
  404ec4:	mov	w27, #0x1                   	// #1
  404ec8:	b	404e30 <ferror@plt+0x3490>
  404ecc:	mov	x23, x19
  404ed0:	mov	x0, x23
  404ed4:	ldp	x19, x20, [sp, #16]
  404ed8:	ldp	x21, x22, [sp, #32]
  404edc:	ldp	x23, x24, [sp, #48]
  404ee0:	ldp	x25, x26, [sp, #64]
  404ee4:	ldp	x27, x28, [sp, #80]
  404ee8:	ldp	x29, x30, [sp], #96
  404eec:	ret
  404ef0:	mov	x23, #0xffffffffffffffff    	// #-1
  404ef4:	b	404ea8 <ferror@plt+0x3508>
  404ef8:	stp	x29, x30, [sp, #-48]!
  404efc:	cmn	x2, #0x1
  404f00:	mov	x29, sp
  404f04:	stp	x19, x20, [sp, #16]
  404f08:	mov	x20, x0
  404f0c:	str	x21, [sp, #32]
  404f10:	mov	x21, x1
  404f14:	b.eq	404f74 <ferror@plt+0x35d4>  // b.none
  404f18:	adrp	x1, 40a000 <ferror@plt+0x8660>
  404f1c:	mov	w2, #0x5                   	// #5
  404f20:	add	x1, x1, #0x328
  404f24:	mov	x0, #0x0                   	// #0
  404f28:	bl	401920 <dcgettext@plt>
  404f2c:	mov	x19, x0
  404f30:	mov	x2, x21
  404f34:	mov	w1, #0x8                   	// #8
  404f38:	mov	w0, #0x0                   	// #0
  404f3c:	bl	406ea8 <ferror@plt+0x5508>
  404f40:	mov	x1, x20
  404f44:	mov	x20, x0
  404f48:	mov	w0, #0x1                   	// #1
  404f4c:	bl	407168 <ferror@plt+0x57c8>
  404f50:	mov	x3, x20
  404f54:	mov	x2, x19
  404f58:	ldp	x19, x20, [sp, #16]
  404f5c:	mov	x4, x0
  404f60:	ldr	x21, [sp, #32]
  404f64:	mov	w1, #0x0                   	// #0
  404f68:	ldp	x29, x30, [sp], #48
  404f6c:	mov	w0, #0x0                   	// #0
  404f70:	b	401650 <error@plt>
  404f74:	adrp	x1, 40a000 <ferror@plt+0x8660>
  404f78:	mov	w2, #0x5                   	// #5
  404f7c:	add	x1, x1, #0x308
  404f80:	mov	x0, #0x0                   	// #0
  404f84:	bl	401920 <dcgettext@plt>
  404f88:	mov	x19, x0
  404f8c:	b	404f30 <ferror@plt+0x3590>
  404f90:	stp	x29, x30, [sp, #-112]!
  404f94:	mov	x29, sp
  404f98:	stp	x27, x28, [sp, #80]
  404f9c:	adrp	x28, 41d000 <ferror@plt+0x1b660>
  404fa0:	stp	x19, x20, [sp, #16]
  404fa4:	mov	x20, x1
  404fa8:	adrp	x1, 40a000 <ferror@plt+0x8660>
  404fac:	add	x1, x1, #0x348
  404fb0:	stp	x21, x22, [sp, #32]
  404fb4:	mov	x22, x2
  404fb8:	mov	w2, #0x5                   	// #5
  404fbc:	stp	x23, x24, [sp, #48]
  404fc0:	mov	x24, x0
  404fc4:	mov	x0, #0x0                   	// #0
  404fc8:	bl	401920 <dcgettext@plt>
  404fcc:	ldr	x1, [x28, #632]
  404fd0:	bl	401930 <fputs_unlocked@plt>
  404fd4:	ldr	x21, [x24]
  404fd8:	cbz	x21, 405050 <ferror@plt+0x36b0>
  404fdc:	adrp	x27, 40a000 <ferror@plt+0x8660>
  404fe0:	add	x27, x27, #0x368
  404fe4:	stp	x25, x26, [sp, #64]
  404fe8:	adrp	x26, 40a000 <ferror@plt+0x8660>
  404fec:	add	x25, x28, #0x278
  404ff0:	add	x26, x26, #0x360
  404ff4:	mov	x23, #0x0                   	// #0
  404ff8:	mov	x19, #0x0                   	// #0
  404ffc:	nop
  405000:	cbz	x19, 405018 <ferror@plt+0x3678>
  405004:	mov	x2, x22
  405008:	mov	x1, x20
  40500c:	mov	x0, x23
  405010:	bl	401830 <memcmp@plt>
  405014:	cbz	w0, 405088 <ferror@plt+0x36e8>
  405018:	ldr	x23, [x25]
  40501c:	mov	x0, x21
  405020:	bl	407180 <ferror@plt+0x57e0>
  405024:	mov	x3, x0
  405028:	mov	x2, x26
  40502c:	mov	x0, x23
  405030:	mov	w1, #0x1                   	// #1
  405034:	mov	x23, x20
  405038:	bl	401860 <__fprintf_chk@plt>
  40503c:	add	x19, x19, #0x1
  405040:	add	x20, x20, x22
  405044:	ldr	x21, [x24, x19, lsl #3]
  405048:	cbnz	x21, 405000 <ferror@plt+0x3660>
  40504c:	ldp	x25, x26, [sp, #64]
  405050:	ldr	x0, [x28, #632]
  405054:	ldp	x1, x2, [x0, #40]
  405058:	cmp	x1, x2
  40505c:	b.cs	4050b4 <ferror@plt+0x3714>  // b.hs, b.nlast
  405060:	add	x2, x1, #0x1
  405064:	str	x2, [x0, #40]
  405068:	mov	w0, #0xa                   	// #10
  40506c:	strb	w0, [x1]
  405070:	ldp	x19, x20, [sp, #16]
  405074:	ldp	x21, x22, [sp, #32]
  405078:	ldp	x23, x24, [sp, #48]
  40507c:	ldp	x27, x28, [sp, #80]
  405080:	ldp	x29, x30, [sp], #112
  405084:	ret
  405088:	ldr	x1, [x25]
  40508c:	mov	x0, x21
  405090:	str	x1, [sp, #104]
  405094:	bl	407180 <ferror@plt+0x57e0>
  405098:	mov	x3, x0
  40509c:	ldr	x1, [sp, #104]
  4050a0:	mov	x2, x27
  4050a4:	mov	x0, x1
  4050a8:	mov	w1, #0x1                   	// #1
  4050ac:	bl	401860 <__fprintf_chk@plt>
  4050b0:	b	40503c <ferror@plt+0x369c>
  4050b4:	ldp	x19, x20, [sp, #16]
  4050b8:	mov	w1, #0xa                   	// #10
  4050bc:	ldp	x21, x22, [sp, #32]
  4050c0:	ldp	x23, x24, [sp, #48]
  4050c4:	ldp	x27, x28, [sp, #80]
  4050c8:	ldp	x29, x30, [sp], #112
  4050cc:	b	401800 <__overflow@plt>
  4050d0:	stp	x29, x30, [sp, #-64]!
  4050d4:	mov	x29, sp
  4050d8:	stp	x19, x20, [sp, #16]
  4050dc:	mov	x19, x2
  4050e0:	mov	x20, x3
  4050e4:	stp	x21, x22, [sp, #32]
  4050e8:	mov	x22, x1
  4050ec:	mov	x21, x4
  4050f0:	mov	x3, x4
  4050f4:	mov	x2, x20
  4050f8:	mov	x1, x19
  4050fc:	stp	x23, x24, [sp, #48]
  405100:	mov	x24, x0
  405104:	mov	x23, x5
  405108:	mov	x0, x22
  40510c:	bl	404dd0 <ferror@plt+0x3430>
  405110:	tbnz	x0, #63, 405128 <ferror@plt+0x3788>
  405114:	ldp	x19, x20, [sp, #16]
  405118:	ldp	x21, x22, [sp, #32]
  40511c:	ldp	x23, x24, [sp, #48]
  405120:	ldp	x29, x30, [sp], #64
  405124:	ret
  405128:	mov	x2, x0
  40512c:	mov	x1, x22
  405130:	mov	x0, x24
  405134:	bl	404ef8 <ferror@plt+0x3558>
  405138:	mov	x0, x19
  40513c:	mov	x2, x21
  405140:	mov	x1, x20
  405144:	bl	404f90 <ferror@plt+0x35f0>
  405148:	blr	x23
  40514c:	mov	x0, #0xffffffffffffffff    	// #-1
  405150:	b	405114 <ferror@plt+0x3774>
  405154:	nop
  405158:	stp	x29, x30, [sp, #-64]!
  40515c:	mov	x29, sp
  405160:	stp	x21, x22, [sp, #32]
  405164:	ldr	x22, [x1]
  405168:	cbz	x22, 4051b0 <ferror@plt+0x3810>
  40516c:	mov	x21, x3
  405170:	stp	x19, x20, [sp, #16]
  405174:	mov	x19, x2
  405178:	add	x20, x1, #0x8
  40517c:	str	x23, [sp, #48]
  405180:	mov	x23, x0
  405184:	b	405194 <ferror@plt+0x37f4>
  405188:	ldr	x22, [x20], #8
  40518c:	add	x19, x19, x21
  405190:	cbz	x22, 4051a8 <ferror@plt+0x3808>
  405194:	mov	x2, x21
  405198:	mov	x1, x19
  40519c:	mov	x0, x23
  4051a0:	bl	401830 <memcmp@plt>
  4051a4:	cbnz	w0, 405188 <ferror@plt+0x37e8>
  4051a8:	ldp	x19, x20, [sp, #16]
  4051ac:	ldr	x23, [sp, #48]
  4051b0:	mov	x0, x22
  4051b4:	ldp	x21, x22, [sp, #32]
  4051b8:	ldp	x29, x30, [sp], #64
  4051bc:	ret
  4051c0:	adrp	x1, 41d000 <ferror@plt+0x1b660>
  4051c4:	str	x0, [x1, #944]
  4051c8:	ret
  4051cc:	nop
  4051d0:	adrp	x1, 41d000 <ferror@plt+0x1b660>
  4051d4:	strb	w0, [x1, #952]
  4051d8:	ret
  4051dc:	nop
  4051e0:	stp	x29, x30, [sp, #-48]!
  4051e4:	adrp	x0, 41d000 <ferror@plt+0x1b660>
  4051e8:	mov	x29, sp
  4051ec:	ldr	x0, [x0, #656]
  4051f0:	bl	408400 <ferror@plt+0x6a60>
  4051f4:	cbz	w0, 40522c <ferror@plt+0x388c>
  4051f8:	stp	x19, x20, [sp, #16]
  4051fc:	adrp	x20, 41d000 <ferror@plt+0x1b660>
  405200:	add	x0, x20, #0x3b0
  405204:	str	x21, [sp, #32]
  405208:	ldrb	w21, [x0, #8]
  40520c:	bl	401980 <__errno_location@plt>
  405210:	mov	x19, x0
  405214:	cbz	w21, 405244 <ferror@plt+0x38a4>
  405218:	ldr	w0, [x0]
  40521c:	cmp	w0, #0x20
  405220:	b.ne	405244 <ferror@plt+0x38a4>  // b.any
  405224:	ldp	x19, x20, [sp, #16]
  405228:	ldr	x21, [sp, #32]
  40522c:	adrp	x0, 41d000 <ferror@plt+0x1b660>
  405230:	ldr	x0, [x0, #632]
  405234:	bl	408400 <ferror@plt+0x6a60>
  405238:	cbnz	w0, 405298 <ferror@plt+0x38f8>
  40523c:	ldp	x29, x30, [sp], #48
  405240:	ret
  405244:	mov	w2, #0x5                   	// #5
  405248:	adrp	x1, 408000 <ferror@plt+0x6660>
  40524c:	mov	x0, #0x0                   	// #0
  405250:	add	x1, x1, #0x9a8
  405254:	bl	401920 <dcgettext@plt>
  405258:	ldr	x2, [x20, #944]
  40525c:	mov	x20, x0
  405260:	cbz	x2, 4052a4 <ferror@plt+0x3904>
  405264:	ldr	w19, [x19]
  405268:	mov	x0, x2
  40526c:	bl	406ff0 <ferror@plt+0x5650>
  405270:	mov	x3, x0
  405274:	adrp	x2, 40a000 <ferror@plt+0x8660>
  405278:	mov	w1, w19
  40527c:	mov	x4, x20
  405280:	add	x2, x2, #0x370
  405284:	mov	w0, #0x0                   	// #0
  405288:	bl	401650 <error@plt>
  40528c:	adrp	x0, 41d000 <ferror@plt+0x1b660>
  405290:	ldr	w0, [x0, #528]
  405294:	bl	401600 <_exit@plt>
  405298:	stp	x19, x20, [sp, #16]
  40529c:	str	x21, [sp, #32]
  4052a0:	b	40528c <ferror@plt+0x38ec>
  4052a4:	ldr	w1, [x19]
  4052a8:	mov	x3, x0
  4052ac:	adrp	x2, 40a000 <ferror@plt+0x8660>
  4052b0:	mov	w0, #0x0                   	// #0
  4052b4:	add	x2, x2, #0x320
  4052b8:	bl	401650 <error@plt>
  4052bc:	b	40528c <ferror@plt+0x38ec>
  4052c0:	stp	x29, x30, [sp, #-80]!
  4052c4:	fcmpe	d0, #0.0
  4052c8:	mov	x4, #0x10000000000000      	// #4503599627370496
  4052cc:	mov	x29, sp
  4052d0:	str	d8, [sp, #56]
  4052d4:	fmov	d8, d0
  4052d8:	fneg	d0, d0
  4052dc:	and	x11, x2, #0x1
  4052e0:	fmov	d1, x4
  4052e4:	add	x4, sp, #0x41
  4052e8:	add	x10, x4, x11
  4052ec:	ubfx	x9, x2, #1, #1
  4052f0:	add	x8, x10, x9
  4052f4:	ubfx	x7, x2, #2, #1
  4052f8:	fcsel	d0, d0, d8, mi  // mi = first
  4052fc:	tst	x2, #0x10
  405300:	mov	w6, #0x67                  	// #103
  405304:	mov	w12, #0x2d25                	// #11557
  405308:	mov	w5, #0x47                  	// #71
  40530c:	csel	w5, w5, w6, ne  // ne = any
  405310:	stp	x19, x20, [sp, #16]
  405314:	ubfx	x2, x2, #3, #1
  405318:	fcmpe	d0, d1
  40531c:	stp	x21, x22, [sp, #32]
  405320:	add	x6, x8, x7
  405324:	mov	x22, x0
  405328:	str	x23, [sp, #48]
  40532c:	mov	w0, #0x2e2a                	// #11818
  405330:	strh	w12, [sp, #64]
  405334:	mov	w12, #0x2b                  	// #43
  405338:	strb	w12, [x4, x11]
  40533c:	add	x4, x6, x2
  405340:	mov	w11, #0x20                  	// #32
  405344:	strb	w11, [x10, x9]
  405348:	mov	w9, #0x30                  	// #48
  40534c:	strb	w9, [x8, x7]
  405350:	mov	w20, #0xf                   	// #15
  405354:	mov	x21, x1
  405358:	mov	w23, w3
  40535c:	csinc	w20, w20, wzr, pl  // pl = nfrst
  405360:	strh	w0, [x6, x2]
  405364:	mov	w0, #0x2a                  	// #42
  405368:	strb	w0, [x4, #2]
  40536c:	strb	w5, [x4, #3]
  405370:	strb	wzr, [x4, #4]
  405374:	nop
  405378:	fmov	d0, d8
  40537c:	mov	w6, w20
  405380:	mov	w5, w23
  405384:	add	x4, sp, #0x40
  405388:	mov	x1, x21
  40538c:	mov	x0, x22
  405390:	mov	x3, #0xffffffffffffffff    	// #-1
  405394:	mov	w2, #0x1                   	// #1
  405398:	bl	4016d0 <__snprintf_chk@plt>
  40539c:	cmp	w0, #0x0
  4053a0:	mov	w19, w0
  4053a4:	ccmp	w20, #0x10, #0x0, ge  // ge = tcont
  4053a8:	b.gt	4053d0 <ferror@plt+0x3a30>
  4053ac:	cmp	x21, w0, sxtw
  4053b0:	b.hi	4053bc <ferror@plt+0x3a1c>  // b.pmore
  4053b4:	add	w20, w20, #0x1
  4053b8:	b	405378 <ferror@plt+0x39d8>
  4053bc:	mov	x0, x22
  4053c0:	mov	x1, #0x0                   	// #0
  4053c4:	bl	401660 <strtod@plt>
  4053c8:	fcmp	d0, d8
  4053cc:	b.ne	4053b4 <ferror@plt+0x3a14>  // b.any
  4053d0:	mov	w0, w19
  4053d4:	ldr	d8, [sp, #56]
  4053d8:	ldp	x19, x20, [sp, #16]
  4053dc:	ldp	x21, x22, [sp, #32]
  4053e0:	ldr	x23, [sp, #48]
  4053e4:	ldp	x29, x30, [sp], #80
  4053e8:	ret
  4053ec:	nop
  4053f0:	stp	x29, x30, [sp, #-96]!
  4053f4:	fcmpe	s0, #0.0
  4053f8:	movi	v1.2s, #0x80, lsl #16
  4053fc:	mov	x29, sp
  405400:	stp	d8, d9, [sp, #64]
  405404:	fmov	s9, s0
  405408:	fneg	s0, s0
  40540c:	and	x11, x2, #0x1
  405410:	add	x12, sp, #0x51
  405414:	ubfx	x9, x2, #1, #1
  405418:	add	x10, x12, x11
  40541c:	add	x8, x10, x9
  405420:	ubfx	x7, x2, #2, #1
  405424:	fcsel	s0, s0, s9, mi  // mi = first
  405428:	tst	x2, #0x10
  40542c:	mov	w6, #0x67                  	// #103
  405430:	mov	w5, #0x2d25                	// #11557
  405434:	mov	w4, #0x47                  	// #71
  405438:	csel	w4, w4, w6, ne  // ne = any
  40543c:	stp	x19, x20, [sp, #16]
  405440:	add	x6, x8, x7
  405444:	fcmpe	s0, s1
  405448:	stp	x21, x22, [sp, #32]
  40544c:	mov	w13, #0x2b                  	// #43
  405450:	fcvt	d8, s9
  405454:	str	x23, [sp, #48]
  405458:	mov	x22, x0
  40545c:	strh	w5, [sp, #80]
  405460:	ubfx	x5, x2, #3, #1
  405464:	strb	w13, [x12, x11]
  405468:	add	x2, x6, x5
  40546c:	mov	w11, #0x20                  	// #32
  405470:	strb	w11, [x10, x9]
  405474:	mov	w9, #0x30                  	// #48
  405478:	strb	w9, [x8, x7]
  40547c:	mov	w0, #0x2e2a                	// #11818
  405480:	mov	w20, #0x6                   	// #6
  405484:	mov	x21, x1
  405488:	csinc	w20, w20, wzr, pl  // pl = nfrst
  40548c:	mov	w23, w3
  405490:	strh	w0, [x6, x5]
  405494:	mov	w0, #0x2a                  	// #42
  405498:	strb	w0, [x2, #2]
  40549c:	strb	w4, [x2, #3]
  4054a0:	strb	wzr, [x2, #4]
  4054a4:	nop
  4054a8:	fmov	d0, d8
  4054ac:	mov	w6, w20
  4054b0:	mov	w5, w23
  4054b4:	add	x4, sp, #0x50
  4054b8:	mov	x1, x21
  4054bc:	mov	x0, x22
  4054c0:	mov	x3, #0xffffffffffffffff    	// #-1
  4054c4:	mov	w2, #0x1                   	// #1
  4054c8:	bl	4016d0 <__snprintf_chk@plt>
  4054cc:	cmp	w0, #0x0
  4054d0:	mov	w19, w0
  4054d4:	ccmp	w20, #0x8, #0x0, ge  // ge = tcont
  4054d8:	b.gt	405500 <ferror@plt+0x3b60>
  4054dc:	cmp	x21, w0, sxtw
  4054e0:	b.hi	4054ec <ferror@plt+0x3b4c>  // b.pmore
  4054e4:	add	w20, w20, #0x1
  4054e8:	b	4054a8 <ferror@plt+0x3b08>
  4054ec:	mov	x0, x22
  4054f0:	mov	x1, #0x0                   	// #0
  4054f4:	bl	4018a0 <strtof@plt>
  4054f8:	fcmp	s0, s9
  4054fc:	b.ne	4054e4 <ferror@plt+0x3b44>  // b.any
  405500:	mov	w0, w19
  405504:	ldp	x19, x20, [sp, #16]
  405508:	ldp	x21, x22, [sp, #32]
  40550c:	ldr	x23, [sp, #48]
  405510:	ldp	d8, d9, [sp, #64]
  405514:	ldp	x29, x30, [sp], #96
  405518:	ret
  40551c:	nop
  405520:	movi	v1.2d, #0x0
  405524:	stp	x29, x30, [sp, #-112]!
  405528:	mov	x29, sp
  40552c:	stp	x21, x22, [sp, #32]
  405530:	mov	x21, x1
  405534:	stp	x23, x24, [sp, #48]
  405538:	mov	x24, x0
  40553c:	str	q0, [sp, #80]
  405540:	ldp	x23, x22, [sp, #80]
  405544:	stp	x19, x20, [sp, #16]
  405548:	mov	w19, w2
  40554c:	str	x25, [sp, #64]
  405550:	mov	w25, w3
  405554:	bl	408618 <ferror@plt+0x6c78>
  405558:	cmp	w0, #0x0
  40555c:	and	x1, x19, #0x1
  405560:	add	x8, sp, #0x61
  405564:	add	x7, x8, x1
  405568:	ubfx	x6, x19, #1, #1
  40556c:	add	x5, x7, x6
  405570:	ubfx	x4, x19, #2, #1
  405574:	mov	w2, #0x2d25                	// #11557
  405578:	strh	w2, [sp, #96]
  40557c:	add	x3, x5, x4
  405580:	ubfx	x2, x19, #3, #1
  405584:	mov	w9, #0x2b                  	// #43
  405588:	eor	x0, x22, #0x8000000000000000
  40558c:	strb	w9, [x8, x1]
  405590:	csel	x0, x0, x22, lt  // lt = tstop
  405594:	mov	w8, #0x20                  	// #32
  405598:	strb	w8, [x7, x6]
  40559c:	mov	w6, #0x30                  	// #48
  4055a0:	strb	w6, [x5, x4]
  4055a4:	stp	x23, x0, [sp, #80]
  4055a8:	mov	w0, #0x2e2a                	// #11818
  4055ac:	add	x1, x3, x2
  4055b0:	tst	x19, #0x10
  4055b4:	movk	w0, #0x4c2a, lsl #16
  4055b8:	str	w0, [x3, x2]
  4055bc:	mov	w2, #0x67                  	// #103
  4055c0:	mov	w0, #0x47                  	// #71
  4055c4:	csel	w0, w0, w2, ne  // ne = any
  4055c8:	adrp	x2, 40a000 <ferror@plt+0x8660>
  4055cc:	add	x2, x2, #0x380
  4055d0:	ldr	q0, [sp, #80]
  4055d4:	mov	w20, #0x21                  	// #33
  4055d8:	strb	w0, [x1, #4]
  4055dc:	ldr	q1, [x2]
  4055e0:	strb	wzr, [x1, #5]
  4055e4:	bl	408618 <ferror@plt+0x6c78>
  4055e8:	cmp	w0, #0x0
  4055ec:	csinc	w20, w20, wzr, ge  // ge = tcont
  4055f0:	stp	x23, x22, [sp, #80]
  4055f4:	mov	w6, w20
  4055f8:	mov	w5, w25
  4055fc:	ldr	q0, [sp, #80]
  405600:	add	x4, sp, #0x60
  405604:	mov	x1, x21
  405608:	mov	x0, x24
  40560c:	mov	x3, #0xffffffffffffffff    	// #-1
  405610:	mov	w2, #0x1                   	// #1
  405614:	bl	4016d0 <__snprintf_chk@plt>
  405618:	mov	w19, w0
  40561c:	cmp	w20, #0x23
  405620:	ccmp	w0, #0x0, #0x1, le
  405624:	b.lt	405654 <ferror@plt+0x3cb4>  // b.tstop
  405628:	cmp	x21, w0, sxtw
  40562c:	b.hi	405638 <ferror@plt+0x3c98>  // b.pmore
  405630:	add	w20, w20, #0x1
  405634:	b	4055f0 <ferror@plt+0x3c50>
  405638:	mov	x0, x24
  40563c:	mov	x1, #0x0                   	// #0
  405640:	bl	4018b0 <strtold@plt>
  405644:	stp	x23, x22, [sp, #80]
  405648:	ldr	q1, [sp, #80]
  40564c:	bl	408510 <ferror@plt+0x6b70>
  405650:	cbnz	w0, 405630 <ferror@plt+0x3c90>
  405654:	mov	w0, w19
  405658:	ldp	x19, x20, [sp, #16]
  40565c:	ldp	x21, x22, [sp, #32]
  405660:	ldp	x23, x24, [sp, #48]
  405664:	ldr	x25, [sp, #64]
  405668:	ldp	x29, x30, [sp], #112
  40566c:	ret
  405670:	stp	x29, x30, [sp, #-48]!
  405674:	mov	x29, sp
  405678:	stp	x19, x20, [sp, #16]
  40567c:	cbz	x0, 405754 <ferror@plt+0x3db4>
  405680:	mov	x19, x0
  405684:	mov	w1, #0x2f                  	// #47
  405688:	bl	4017c0 <strrchr@plt>
  40568c:	mov	x20, x0
  405690:	cbz	x0, 4056f4 <ferror@plt+0x3d54>
  405694:	str	x21, [sp, #32]
  405698:	add	x21, x0, #0x1
  40569c:	sub	x0, x21, x19
  4056a0:	cmp	x0, #0x6
  4056a4:	b.le	405710 <ferror@plt+0x3d70>
  4056a8:	adrp	x1, 40a000 <ferror@plt+0x8660>
  4056ac:	sub	x0, x20, #0x6
  4056b0:	add	x1, x1, #0x3c8
  4056b4:	mov	x2, #0x7                   	// #7
  4056b8:	bl	401720 <strncmp@plt>
  4056bc:	cbnz	w0, 405710 <ferror@plt+0x3d70>
  4056c0:	ldrb	w0, [x20, #1]
  4056c4:	cmp	w0, #0x6c
  4056c8:	b.ne	405730 <ferror@plt+0x3d90>  // b.any
  4056cc:	ldrb	w0, [x21, #1]
  4056d0:	cmp	w0, #0x74
  4056d4:	b.ne	405730 <ferror@plt+0x3d90>  // b.any
  4056d8:	ldrb	w0, [x21, #2]
  4056dc:	cmp	w0, #0x2d
  4056e0:	b.ne	405730 <ferror@plt+0x3d90>  // b.any
  4056e4:	adrp	x0, 41d000 <ferror@plt+0x1b660>
  4056e8:	add	x19, x20, #0x4
  4056ec:	ldr	x21, [sp, #32]
  4056f0:	str	x19, [x0, #672]
  4056f4:	adrp	x1, 41d000 <ferror@plt+0x1b660>
  4056f8:	adrp	x0, 41d000 <ferror@plt+0x1b660>
  4056fc:	str	x19, [x1, #960]
  405700:	str	x19, [x0, #624]
  405704:	ldp	x19, x20, [sp, #16]
  405708:	ldp	x29, x30, [sp], #48
  40570c:	ret
  405710:	adrp	x1, 41d000 <ferror@plt+0x1b660>
  405714:	adrp	x0, 41d000 <ferror@plt+0x1b660>
  405718:	ldr	x21, [sp, #32]
  40571c:	str	x19, [x1, #960]
  405720:	str	x19, [x0, #624]
  405724:	ldp	x19, x20, [sp, #16]
  405728:	ldp	x29, x30, [sp], #48
  40572c:	ret
  405730:	adrp	x1, 41d000 <ferror@plt+0x1b660>
  405734:	adrp	x0, 41d000 <ferror@plt+0x1b660>
  405738:	mov	x19, x21
  40573c:	str	x19, [x1, #960]
  405740:	str	x19, [x0, #624]
  405744:	ldp	x19, x20, [sp, #16]
  405748:	ldr	x21, [sp, #32]
  40574c:	ldp	x29, x30, [sp], #48
  405750:	ret
  405754:	adrp	x3, 41d000 <ferror@plt+0x1b660>
  405758:	mov	x2, #0x37                  	// #55
  40575c:	mov	x1, #0x1                   	// #1
  405760:	adrp	x0, 40a000 <ferror@plt+0x8660>
  405764:	ldr	x3, [x3, #632]
  405768:	add	x0, x0, #0x390
  40576c:	str	x21, [sp, #32]
  405770:	bl	4018f0 <fwrite@plt>
  405774:	bl	4017e0 <abort@plt>
  405778:	stp	xzr, xzr, [x8]
  40577c:	cmp	w0, #0xa
  405780:	stp	xzr, xzr, [x8, #16]
  405784:	stp	xzr, xzr, [x8, #32]
  405788:	str	xzr, [x8, #48]
  40578c:	b.eq	405798 <ferror@plt+0x3df8>  // b.none
  405790:	str	w0, [x8]
  405794:	ret
  405798:	stp	x29, x30, [sp, #-16]!
  40579c:	mov	x29, sp
  4057a0:	bl	4017e0 <abort@plt>
  4057a4:	nop
  4057a8:	stp	x29, x30, [sp, #-48]!
  4057ac:	mov	w2, #0x5                   	// #5
  4057b0:	mov	x29, sp
  4057b4:	stp	x19, x20, [sp, #16]
  4057b8:	mov	x20, x0
  4057bc:	str	x21, [sp, #32]
  4057c0:	mov	w21, w1
  4057c4:	mov	x1, x0
  4057c8:	mov	x0, #0x0                   	// #0
  4057cc:	bl	401920 <dcgettext@plt>
  4057d0:	mov	x19, x0
  4057d4:	cmp	x20, x0
  4057d8:	b.eq	4057f0 <ferror@plt+0x3e50>  // b.none
  4057dc:	mov	x0, x19
  4057e0:	ldp	x19, x20, [sp, #16]
  4057e4:	ldr	x21, [sp, #32]
  4057e8:	ldp	x29, x30, [sp], #48
  4057ec:	ret
  4057f0:	bl	4084d0 <ferror@plt+0x6b30>
  4057f4:	ldrb	w1, [x0]
  4057f8:	and	w1, w1, #0xffffffdf
  4057fc:	cmp	w1, #0x55
  405800:	b.ne	405864 <ferror@plt+0x3ec4>  // b.any
  405804:	ldrb	w1, [x0, #1]
  405808:	and	w1, w1, #0xffffffdf
  40580c:	cmp	w1, #0x54
  405810:	b.ne	4058e0 <ferror@plt+0x3f40>  // b.any
  405814:	ldrb	w1, [x0, #2]
  405818:	and	w1, w1, #0xffffffdf
  40581c:	cmp	w1, #0x46
  405820:	b.ne	4058e0 <ferror@plt+0x3f40>  // b.any
  405824:	ldrb	w1, [x0, #3]
  405828:	cmp	w1, #0x2d
  40582c:	b.ne	4058e0 <ferror@plt+0x3f40>  // b.any
  405830:	ldrb	w1, [x0, #4]
  405834:	cmp	w1, #0x38
  405838:	b.ne	4058e0 <ferror@plt+0x3f40>  // b.any
  40583c:	ldrb	w0, [x0, #5]
  405840:	cbnz	w0, 4058e0 <ferror@plt+0x3f40>
  405844:	ldrb	w1, [x19]
  405848:	adrp	x0, 40a000 <ferror@plt+0x8660>
  40584c:	adrp	x19, 40a000 <ferror@plt+0x8660>
  405850:	add	x0, x0, #0x3d8
  405854:	cmp	w1, #0x60
  405858:	add	x19, x19, #0x3f0
  40585c:	csel	x19, x19, x0, eq  // eq = none
  405860:	b	4057dc <ferror@plt+0x3e3c>
  405864:	cmp	w1, #0x47
  405868:	b.ne	4058e0 <ferror@plt+0x3f40>  // b.any
  40586c:	ldrb	w1, [x0, #1]
  405870:	and	w1, w1, #0xffffffdf
  405874:	cmp	w1, #0x42
  405878:	b.ne	4058e0 <ferror@plt+0x3f40>  // b.any
  40587c:	ldrb	w1, [x0, #2]
  405880:	cmp	w1, #0x31
  405884:	b.ne	4058e0 <ferror@plt+0x3f40>  // b.any
  405888:	ldrb	w1, [x0, #3]
  40588c:	cmp	w1, #0x38
  405890:	b.ne	4058e0 <ferror@plt+0x3f40>  // b.any
  405894:	ldrb	w1, [x0, #4]
  405898:	cmp	w1, #0x30
  40589c:	b.ne	4058e0 <ferror@plt+0x3f40>  // b.any
  4058a0:	ldrb	w1, [x0, #5]
  4058a4:	cmp	w1, #0x33
  4058a8:	b.ne	4058e0 <ferror@plt+0x3f40>  // b.any
  4058ac:	ldrb	w1, [x0, #6]
  4058b0:	cmp	w1, #0x30
  4058b4:	b.ne	4058e0 <ferror@plt+0x3f40>  // b.any
  4058b8:	ldrb	w0, [x0, #7]
  4058bc:	cbnz	w0, 4058e0 <ferror@plt+0x3f40>
  4058c0:	ldrb	w1, [x19]
  4058c4:	adrp	x0, 40a000 <ferror@plt+0x8660>
  4058c8:	adrp	x19, 40a000 <ferror@plt+0x8660>
  4058cc:	add	x0, x0, #0x3e0
  4058d0:	cmp	w1, #0x60
  4058d4:	add	x19, x19, #0x3e8
  4058d8:	csel	x19, x19, x0, eq  // eq = none
  4058dc:	b	4057dc <ferror@plt+0x3e3c>
  4058e0:	cmp	w21, #0x9
  4058e4:	adrp	x0, 40a000 <ferror@plt+0x8660>
  4058e8:	adrp	x19, 40a000 <ferror@plt+0x8660>
  4058ec:	add	x0, x0, #0x3f8
  4058f0:	add	x19, x19, #0x3d0
  4058f4:	csel	x19, x19, x0, eq  // eq = none
  4058f8:	mov	x0, x19
  4058fc:	ldp	x19, x20, [sp, #16]
  405900:	ldr	x21, [sp, #32]
  405904:	ldp	x29, x30, [sp], #48
  405908:	ret
  40590c:	nop
  405910:	sub	sp, sp, #0xf0
  405914:	stp	x29, x30, [sp, #16]
  405918:	add	x29, sp, #0x10
  40591c:	stp	x19, x20, [sp, #32]
  405920:	mov	w19, w5
  405924:	and	w20, w5, #0x2
  405928:	stp	x21, x22, [sp, #48]
  40592c:	stp	x23, x24, [sp, #64]
  405930:	mov	x23, x1
  405934:	stp	x25, x26, [sp, #80]
  405938:	mov	w26, w4
  40593c:	mov	x25, x3
  405940:	stp	x27, x28, [sp, #96]
  405944:	mov	x28, x0
  405948:	mov	x27, x2
  40594c:	str	x6, [sp, #112]
  405950:	str	w5, [sp, #200]
  405954:	str	x7, [sp, #208]
  405958:	bl	4018d0 <__ctype_get_mb_cur_max@plt>
  40595c:	mov	x1, x19
  405960:	str	x0, [sp, #192]
  405964:	cmp	w26, #0x4
  405968:	ubfx	x11, x1, #1, #1
  40596c:	ldr	x6, [sp, #112]
  405970:	b.eq	406608 <ferror@plt+0x4c68>  // b.none
  405974:	b.ls	4059dc <ferror@plt+0x403c>  // b.plast
  405978:	cmp	w26, #0x7
  40597c:	b.eq	406498 <ferror@plt+0x4af8>  // b.none
  405980:	b.ls	406104 <ferror@plt+0x4764>  // b.plast
  405984:	sub	w0, w26, #0x8
  405988:	cmp	w0, #0x2
  40598c:	b.hi	406924 <ferror@plt+0x4f84>  // b.pmore
  405990:	cmp	w26, #0xa
  405994:	b.ne	40650c <ferror@plt+0x4b6c>  // b.any
  405998:	mov	x19, #0x0                   	// #0
  40599c:	cbz	w20, 406784 <ferror@plt+0x4de4>
  4059a0:	ldr	x0, [sp, #240]
  4059a4:	str	w11, [sp, #136]
  4059a8:	str	x6, [sp, #144]
  4059ac:	bl	401620 <strlen@plt>
  4059b0:	mov	x12, x0
  4059b4:	ldr	x0, [sp, #240]
  4059b8:	mov	w10, #0x1                   	// #1
  4059bc:	ldr	w11, [sp, #136]
  4059c0:	mov	w5, w10
  4059c4:	mov	w7, #0x0                   	// #0
  4059c8:	str	x0, [sp, #112]
  4059cc:	str	wzr, [sp, #120]
  4059d0:	str	xzr, [sp, #128]
  4059d4:	ldr	x6, [sp, #144]
  4059d8:	b	405a20 <ferror@plt+0x4080>
  4059dc:	cmp	w26, #0x1
  4059e0:	b.eq	406464 <ferror@plt+0x4ac4>  // b.none
  4059e4:	b.ls	4060d8 <ferror@plt+0x4738>  // b.plast
  4059e8:	cmp	w26, #0x2
  4059ec:	b.eq	40662c <ferror@plt+0x4c8c>  // b.none
  4059f0:	mov	w10, #0x1                   	// #1
  4059f4:	adrp	x26, 40a000 <ferror@plt+0x8660>
  4059f8:	mov	w11, w10
  4059fc:	mov	w5, w10
  405a00:	add	x0, x26, #0x3f8
  405a04:	mov	w7, #0x0                   	// #0
  405a08:	mov	x12, #0x1                   	// #1
  405a0c:	mov	x19, #0x0                   	// #0
  405a10:	mov	w26, #0x2                   	// #2
  405a14:	str	x0, [sp, #112]
  405a18:	str	wzr, [sp, #120]
  405a1c:	str	xzr, [sp, #128]
  405a20:	mov	w22, w5
  405a24:	mov	w24, w7
  405a28:	mov	x20, #0x0                   	// #0
  405a2c:	nop
  405a30:	cmp	x25, x20
  405a34:	cset	w21, ne  // ne = any
  405a38:	cmn	x25, #0x1
  405a3c:	b.eq	405b0c <ferror@plt+0x416c>  // b.none
  405a40:	cbz	w21, 405b1c <ferror@plt+0x417c>
  405a44:	cmp	w26, #0x2
  405a48:	add	x3, x27, x20
  405a4c:	cset	w5, ne  // ne = any
  405a50:	ands	w5, w22, w5
  405a54:	b.eq	406024 <ferror@plt+0x4684>  // b.none
  405a58:	cbz	x12, 405d18 <ferror@plt+0x4378>
  405a5c:	cmp	x12, #0x1
  405a60:	add	x1, x20, x12
  405a64:	ccmn	x25, #0x1, #0x0, hi  // hi = pmore
  405a68:	b.ne	405aa0 <ferror@plt+0x4100>  // b.any
  405a6c:	mov	x0, x27
  405a70:	str	x1, [sp, #136]
  405a74:	str	w5, [sp, #144]
  405a78:	stp	x3, x12, [sp, #152]
  405a7c:	stp	w11, w10, [sp, #172]
  405a80:	str	x6, [sp, #184]
  405a84:	bl	401620 <strlen@plt>
  405a88:	ldp	x3, x12, [sp, #152]
  405a8c:	mov	x25, x0
  405a90:	ldr	w5, [sp, #144]
  405a94:	ldp	w11, w10, [sp, #172]
  405a98:	ldr	x1, [sp, #136]
  405a9c:	ldr	x6, [sp, #184]
  405aa0:	cmp	x1, x25
  405aa4:	b.hi	405d18 <ferror@plt+0x4378>  // b.pmore
  405aa8:	ldr	x1, [sp, #112]
  405aac:	mov	x2, x12
  405ab0:	mov	x0, x3
  405ab4:	stp	x3, x12, [sp, #136]
  405ab8:	str	w5, [sp, #152]
  405abc:	str	w11, [sp, #160]
  405ac0:	str	w10, [sp, #172]
  405ac4:	str	x6, [sp, #176]
  405ac8:	bl	401830 <memcmp@plt>
  405acc:	ldr	w5, [sp, #152]
  405ad0:	ldr	w11, [sp, #160]
  405ad4:	ldr	w10, [sp, #172]
  405ad8:	ldp	x3, x12, [sp, #136]
  405adc:	ldr	x6, [sp, #176]
  405ae0:	cbnz	w0, 405d18 <ferror@plt+0x4378>
  405ae4:	cbnz	w11, 405e10 <ferror@plt+0x4470>
  405ae8:	ldrb	w4, [x3]
  405aec:	cmp	w4, #0x7e
  405af0:	b.hi	405d28 <ferror@plt+0x4388>  // b.pmore
  405af4:	adrp	x0, 40a000 <ferror@plt+0x8660>
  405af8:	add	x0, x0, #0x470
  405afc:	ldrh	w0, [x0, w4, uxtw #1]
  405b00:	adr	x1, 405b0c <ferror@plt+0x416c>
  405b04:	add	x0, x1, w0, sxth #2
  405b08:	br	x0
  405b0c:	ldrb	w0, [x27, x20]
  405b10:	cmp	w0, #0x0
  405b14:	cset	w21, ne  // ne = any
  405b18:	cbnz	w21, 405a44 <ferror@plt+0x40a4>
  405b1c:	cmp	w26, #0x2
  405b20:	mov	w5, w22
  405b24:	cset	w0, eq  // eq = none
  405b28:	mov	w7, w24
  405b2c:	cmp	w0, #0x0
  405b30:	ccmp	w11, #0x0, #0x4, ne  // ne = any
  405b34:	ccmp	x19, #0x0, #0x0, ne  // ne = any
  405b38:	b.eq	4068cc <ferror@plt+0x4f2c>  // b.none
  405b3c:	eor	w11, w11, #0x1
  405b40:	ands	w0, w0, w11
  405b44:	b.eq	40682c <ferror@plt+0x4e8c>  // b.none
  405b48:	ldr	w1, [sp, #120]
  405b4c:	cbz	w1, 406830 <ferror@plt+0x4e90>
  405b50:	cbnz	w10, 406888 <ferror@plt+0x4ee8>
  405b54:	ldr	x2, [sp, #128]
  405b58:	cmp	x23, #0x0
  405b5c:	cset	w0, eq  // eq = none
  405b60:	cmp	x2, #0x0
  405b64:	mov	x1, x2
  405b68:	csel	w0, w0, wzr, ne  // ne = any
  405b6c:	cbz	w0, 4068b8 <ferror@plt+0x4f18>
  405b70:	adrp	x26, 40a000 <ferror@plt+0x8660>
  405b74:	mov	x12, #0x1                   	// #1
  405b78:	mov	w11, #0x0                   	// #0
  405b7c:	mov	x19, x12
  405b80:	str	w0, [sp, #120]
  405b84:	mov	w0, #0x27                  	// #39
  405b88:	strb	w0, [x28]
  405b8c:	ldr	x23, [sp, #128]
  405b90:	str	x1, [sp, #128]
  405b94:	add	x1, x26, #0x3f8
  405b98:	mov	w26, #0x2                   	// #2
  405b9c:	str	x1, [sp, #112]
  405ba0:	b	405a20 <ferror@plt+0x4080>
  405ba4:	mov	w0, w5
  405ba8:	mov	w21, w5
  405bac:	mov	w5, w0
  405bb0:	mov	w1, #0x0                   	// #0
  405bb4:	nop
  405bb8:	cbz	x6, 405cd0 <ferror@plt+0x4330>
  405bbc:	ubfx	x0, x4, #5, #8
  405bc0:	ldr	w0, [x6, x0, lsl #2]
  405bc4:	lsr	w0, w0, w4
  405bc8:	tbz	w0, #0, 405cd0 <ferror@plt+0x4330>
  405bcc:	cmp	w26, #0x2
  405bd0:	cset	w0, eq  // eq = none
  405bd4:	cbnz	w11, 405f50 <ferror@plt+0x45b0>
  405bd8:	eor	w1, w24, #0x1
  405bdc:	ands	w0, w0, w1
  405be0:	b.eq	405c24 <ferror@plt+0x4284>  // b.none
  405be4:	cmp	x23, x19
  405be8:	b.ls	405bf4 <ferror@plt+0x4254>  // b.plast
  405bec:	mov	w1, #0x27                  	// #39
  405bf0:	strb	w1, [x28, x19]
  405bf4:	add	x1, x19, #0x1
  405bf8:	cmp	x23, x1
  405bfc:	b.ls	405c08 <ferror@plt+0x4268>  // b.plast
  405c00:	mov	w2, #0x24                  	// #36
  405c04:	strb	w2, [x28, x1]
  405c08:	add	x1, x19, #0x2
  405c0c:	cmp	x23, x1
  405c10:	b.ls	405c1c <ferror@plt+0x427c>  // b.plast
  405c14:	mov	w2, #0x27                  	// #39
  405c18:	strb	w2, [x28, x1]
  405c1c:	add	x19, x19, #0x3
  405c20:	mov	w24, w0
  405c24:	cmp	x19, x23
  405c28:	b.cs	405c34 <ferror@plt+0x4294>  // b.hs, b.nlast
  405c2c:	mov	w0, #0x5c                  	// #92
  405c30:	strb	w0, [x28, x19]
  405c34:	add	x19, x19, #0x1
  405c38:	add	x20, x20, #0x1
  405c3c:	cmp	x19, x23
  405c40:	b.cs	405c48 <ferror@plt+0x42a8>  // b.hs, b.nlast
  405c44:	strb	w4, [x28, x19]
  405c48:	cmp	w21, #0x0
  405c4c:	add	x19, x19, #0x1
  405c50:	csel	w10, w10, wzr, ne  // ne = any
  405c54:	b	405a30 <ferror@plt+0x4090>
  405c58:	cbnz	w11, 406874 <ferror@plt+0x4ed4>
  405c5c:	ldr	x1, [sp, #128]
  405c60:	cmp	x23, #0x0
  405c64:	mov	x0, #0x0                   	// #0
  405c68:	ccmp	x1, #0x0, #0x0, ne  // ne = any
  405c6c:	b.eq	405cb0 <ferror@plt+0x4310>  // b.none
  405c70:	cmp	x23, x19
  405c74:	b.ls	405c80 <ferror@plt+0x42e0>  // b.plast
  405c78:	mov	w0, #0x27                  	// #39
  405c7c:	strb	w0, [x28, x19]
  405c80:	add	x0, x19, #0x1
  405c84:	cmp	x23, x0
  405c88:	b.ls	405c94 <ferror@plt+0x42f4>  // b.plast
  405c8c:	mov	w1, #0x5c                  	// #92
  405c90:	strb	w1, [x28, x0]
  405c94:	add	x1, x19, #0x2
  405c98:	mov	x0, x23
  405c9c:	cmp	x23, x1
  405ca0:	b.ls	406904 <ferror@plt+0x4f64>  // b.plast
  405ca4:	ldr	x23, [sp, #128]
  405ca8:	mov	w2, #0x27                  	// #39
  405cac:	strb	w2, [x28, x1]
  405cb0:	add	x19, x19, #0x3
  405cb4:	str	x23, [sp, #128]
  405cb8:	mov	x23, x0
  405cbc:	mov	w1, #0x0                   	// #0
  405cc0:	mov	w24, #0x0                   	// #0
  405cc4:	mov	w4, #0x27                  	// #39
  405cc8:	str	w21, [sp, #120]
  405ccc:	nop
  405cd0:	cbnz	w5, 405bcc <ferror@plt+0x422c>
  405cd4:	eor	w1, w1, #0x1
  405cd8:	add	x20, x20, #0x1
  405cdc:	and	w1, w24, w1
  405ce0:	and	w1, w1, #0xff
  405ce4:	cbz	w1, 405c3c <ferror@plt+0x429c>
  405ce8:	cmp	x23, x19
  405cec:	b.ls	405cf8 <ferror@plt+0x4358>  // b.plast
  405cf0:	mov	w0, #0x27                  	// #39
  405cf4:	strb	w0, [x28, x19]
  405cf8:	add	x0, x19, #0x1
  405cfc:	cmp	x23, x0
  405d00:	b.ls	405d0c <ferror@plt+0x436c>  // b.plast
  405d04:	mov	w1, #0x27                  	// #39
  405d08:	strb	w1, [x28, x0]
  405d0c:	add	x19, x19, #0x2
  405d10:	mov	w24, #0x0                   	// #0
  405d14:	b	405c3c <ferror@plt+0x429c>
  405d18:	ldrb	w4, [x3]
  405d1c:	cmp	w4, #0x7e
  405d20:	b.ls	4060ac <ferror@plt+0x470c>  // b.plast
  405d24:	mov	w5, #0x0                   	// #0
  405d28:	ldr	x0, [sp, #192]
  405d2c:	cmp	x0, #0x1
  405d30:	b.ne	4061d8 <ferror@plt+0x4838>  // b.any
  405d34:	str	w4, [sp, #136]
  405d38:	str	w5, [sp, #144]
  405d3c:	str	x12, [sp, #152]
  405d40:	str	w11, [sp, #160]
  405d44:	str	w10, [sp, #172]
  405d48:	str	x6, [sp, #176]
  405d4c:	bl	401880 <__ctype_b_loc@plt>
  405d50:	ldr	w4, [sp, #136]
  405d54:	ldr	x0, [x0]
  405d58:	ldr	w5, [sp, #144]
  405d5c:	ldr	w11, [sp, #160]
  405d60:	ldrh	w21, [x0, w4, uxtw #1]
  405d64:	ldr	w10, [sp, #172]
  405d68:	ands	w0, w21, #0x4000
  405d6c:	cset	w2, eq  // eq = none
  405d70:	ubfx	x21, x21, #14, #1
  405d74:	ldr	x12, [sp, #152]
  405d78:	and	w2, w22, w2
  405d7c:	ldr	x6, [sp, #176]
  405d80:	ldr	x8, [sp, #192]
  405d84:	cbnz	w2, 4065ec <ferror@plt+0x4c4c>
  405d88:	cmp	w26, #0x2
  405d8c:	cset	w1, eq  // eq = none
  405d90:	eor	w0, w22, #0x1
  405d94:	orr	w1, w1, w0
  405d98:	cbz	w1, 405bb8 <ferror@plt+0x4218>
  405d9c:	mov	w1, #0x0                   	// #0
  405da0:	cbnz	w11, 405bb8 <ferror@plt+0x4218>
  405da4:	nop
  405da8:	cbnz	w5, 405bcc <ferror@plt+0x422c>
  405dac:	b	405cd4 <ferror@plt+0x4334>
  405db0:	mov	w5, #0x0                   	// #0
  405db4:	cmp	x25, #0x1
  405db8:	cset	w0, ne  // ne = any
  405dbc:	cmn	x25, #0x1
  405dc0:	b.ne	405dd0 <ferror@plt+0x4430>  // b.any
  405dc4:	ldrb	w0, [x27, #1]
  405dc8:	cmp	w0, #0x0
  405dcc:	cset	w0, ne  // ne = any
  405dd0:	cmp	w26, #0x2
  405dd4:	cset	w1, eq  // eq = none
  405dd8:	cbz	w0, 405dec <ferror@plt+0x444c>
  405ddc:	mov	w21, #0x0                   	// #0
  405de0:	b	405d90 <ferror@plt+0x43f0>
  405de4:	cmp	w26, #0x2
  405de8:	cset	w1, eq  // eq = none
  405dec:	cbnz	x20, 405ddc <ferror@plt+0x443c>
  405df0:	cmp	w11, #0x0
  405df4:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  405df8:	b.eq	405d90 <ferror@plt+0x43f0>  // b.none
  405dfc:	mov	w5, w22
  405e00:	mov	w26, #0x2                   	// #2
  405e04:	cmp	w5, #0x0
  405e08:	mov	w0, #0x4                   	// #4
  405e0c:	csel	w26, w26, w0, eq  // eq = none
  405e10:	ldr	x7, [sp, #208]
  405e14:	mov	w4, w26
  405e18:	ldr	x0, [sp, #240]
  405e1c:	str	x0, [sp]
  405e20:	ldr	w0, [sp, #200]
  405e24:	mov	x3, x25
  405e28:	mov	x2, x27
  405e2c:	mov	x1, x23
  405e30:	and	w5, w0, #0xfffffffd
  405e34:	mov	x6, #0x0                   	// #0
  405e38:	mov	x0, x28
  405e3c:	bl	405910 <ferror@plt+0x3f70>
  405e40:	mov	x19, x0
  405e44:	mov	x0, x19
  405e48:	ldp	x29, x30, [sp, #16]
  405e4c:	ldp	x19, x20, [sp, #32]
  405e50:	ldp	x21, x22, [sp, #48]
  405e54:	ldp	x23, x24, [sp, #64]
  405e58:	ldp	x25, x26, [sp, #80]
  405e5c:	ldp	x27, x28, [sp, #96]
  405e60:	add	sp, sp, #0xf0
  405e64:	ret
  405e68:	mov	w5, #0x0                   	// #0
  405e6c:	cmp	w26, #0x2
  405e70:	b.eq	4061a8 <ferror@plt+0x4808>  // b.none
  405e74:	cmp	w22, #0x0
  405e78:	mov	w4, #0x5c                  	// #92
  405e7c:	ccmp	w11, #0x0, #0x4, ne  // ne = any
  405e80:	mov	w0, w4
  405e84:	ccmp	x12, #0x0, #0x4, ne  // ne = any
  405e88:	b.ne	4064d8 <ferror@plt+0x4b38>  // b.any
  405e8c:	cbnz	w22, 406548 <ferror@plt+0x4ba8>
  405e90:	mov	w21, #0x0                   	// #0
  405e94:	mov	w1, #0x0                   	// #0
  405e98:	cbnz	w11, 405bb8 <ferror@plt+0x4218>
  405e9c:	b	405da8 <ferror@plt+0x4408>
  405ea0:	mov	w5, #0x0                   	// #0
  405ea4:	cmp	w26, #0x2
  405ea8:	b.eq	4061c0 <ferror@plt+0x4820>  // b.none
  405eac:	cmp	w26, #0x5
  405eb0:	b.ne	405ed8 <ferror@plt+0x4538>  // b.any
  405eb4:	ldr	x0, [sp, #200]
  405eb8:	tbz	w0, #2, 405ed8 <ferror@plt+0x4538>
  405ebc:	add	x7, x20, #0x2
  405ec0:	cmp	x7, x25
  405ec4:	b.cs	405ed8 <ferror@plt+0x4538>  // b.hs, b.nlast
  405ec8:	ldrb	w4, [x3, #1]
  405ecc:	cmp	w4, #0x3f
  405ed0:	b.eq	4066b4 <ferror@plt+0x4d14>  // b.none
  405ed4:	nop
  405ed8:	mov	w1, #0x0                   	// #0
  405edc:	mov	w21, #0x0                   	// #0
  405ee0:	mov	w4, #0x3f                  	// #63
  405ee4:	b	405d90 <ferror@plt+0x43f0>
  405ee8:	mov	w5, #0x0                   	// #0
  405eec:	cmp	w26, #0x2
  405ef0:	b.eq	405c58 <ferror@plt+0x42b8>  // b.none
  405ef4:	mov	w1, #0x0                   	// #0
  405ef8:	mov	w4, #0x27                  	// #39
  405efc:	str	w21, [sp, #120]
  405f00:	b	405d90 <ferror@plt+0x43f0>
  405f04:	mov	w0, #0x74                  	// #116
  405f08:	cmp	w11, #0x0
  405f0c:	ccmp	w26, #0x2, #0x0, ne  // ne = any
  405f10:	b.eq	405dfc <ferror@plt+0x445c>  // b.none
  405f14:	cbz	w22, 405e90 <ferror@plt+0x44f0>
  405f18:	b	406548 <ferror@plt+0x4ba8>
  405f1c:	mov	w4, #0x62                  	// #98
  405f20:	cmp	w26, #0x2
  405f24:	cset	w0, eq  // eq = none
  405f28:	cbnz	w11, 405f50 <ferror@plt+0x45b0>
  405f2c:	mov	w21, #0x0                   	// #0
  405f30:	b	405c24 <ferror@plt+0x4284>
  405f34:	mov	w4, #0x66                  	// #102
  405f38:	b	405f20 <ferror@plt+0x4580>
  405f3c:	mov	w4, #0x6e                  	// #110
  405f40:	mov	w21, #0x0                   	// #0
  405f44:	cmp	w26, #0x2
  405f48:	cset	w0, eq  // eq = none
  405f4c:	cbz	w11, 405bd8 <ferror@plt+0x4238>
  405f50:	and	w5, w22, w0
  405f54:	b	405e04 <ferror@plt+0x4464>
  405f58:	mov	w4, #0x72                  	// #114
  405f5c:	mov	w21, #0x0                   	// #0
  405f60:	b	405f44 <ferror@plt+0x45a4>
  405f64:	mov	w4, #0x61                  	// #97
  405f68:	b	405f20 <ferror@plt+0x4580>
  405f6c:	cbnz	w11, 40687c <ferror@plt+0x4edc>
  405f70:	mov	w5, #0x0                   	// #0
  405f74:	cmp	w26, #0x2
  405f78:	eor	w1, w24, #0x1
  405f7c:	cset	w0, eq  // eq = none
  405f80:	ands	w1, w0, w1
  405f84:	b.eq	406188 <ferror@plt+0x47e8>  // b.none
  405f88:	cmp	x23, x19
  405f8c:	b.ls	405f98 <ferror@plt+0x45f8>  // b.plast
  405f90:	mov	w2, #0x27                  	// #39
  405f94:	strb	w2, [x28, x19]
  405f98:	add	x2, x19, #0x1
  405f9c:	cmp	x23, x2
  405fa0:	b.ls	405fac <ferror@plt+0x460c>  // b.plast
  405fa4:	mov	w3, #0x24                  	// #36
  405fa8:	strb	w3, [x28, x2]
  405fac:	add	x2, x19, #0x2
  405fb0:	cmp	x23, x2
  405fb4:	b.ls	405fc0 <ferror@plt+0x4620>  // b.plast
  405fb8:	mov	w3, #0x27                  	// #39
  405fbc:	strb	w3, [x28, x2]
  405fc0:	add	x2, x19, #0x3
  405fc4:	cmp	x23, x2
  405fc8:	b.ls	4064c0 <ferror@plt+0x4b20>  // b.plast
  405fcc:	mov	w24, w1
  405fd0:	mov	w1, #0x5c                  	// #92
  405fd4:	strb	w1, [x28, x2]
  405fd8:	cmp	w26, #0x2
  405fdc:	add	x19, x2, #0x1
  405fe0:	b.eq	4066a0 <ferror@plt+0x4d00>  // b.none
  405fe4:	add	x1, x20, #0x1
  405fe8:	mov	w4, #0x30                  	// #48
  405fec:	cmp	x1, x25
  405ff0:	b.cs	406008 <ferror@plt+0x4668>  // b.hs, b.nlast
  405ff4:	ldrb	w1, [x27, x1]
  405ff8:	sub	w1, w1, #0x30
  405ffc:	and	w1, w1, #0xff
  406000:	cmp	w1, #0x9
  406004:	b.ls	406554 <ferror@plt+0x4bb4>  // b.plast
  406008:	eor	w1, w22, #0x1
  40600c:	orr	w0, w0, w1
  406010:	mov	w1, w21
  406014:	mov	w21, #0x0                   	// #0
  406018:	cbz	w0, 405bb8 <ferror@plt+0x4218>
  40601c:	cbnz	w5, 405bcc <ferror@plt+0x422c>
  406020:	b	405cd4 <ferror@plt+0x4334>
  406024:	ldrb	w4, [x27, x20]
  406028:	cmp	w4, #0x7e
  40602c:	b.hi	405d28 <ferror@plt+0x4388>  // b.pmore
  406030:	adrp	x0, 40a000 <ferror@plt+0x8660>
  406034:	add	x0, x0, #0x570
  406038:	ldrh	w0, [x0, w4, uxtw #1]
  40603c:	adr	x1, 406048 <ferror@plt+0x46a8>
  406040:	add	x0, x1, w0, sxth #2
  406044:	br	x0
  406048:	cmp	w26, #0x2
  40604c:	mov	w21, #0x0                   	// #0
  406050:	cset	w1, eq  // eq = none
  406054:	cmp	w11, #0x0
  406058:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  40605c:	b.eq	405d90 <ferror@plt+0x43f0>  // b.none
  406060:	b	405dfc <ferror@plt+0x445c>
  406064:	cmp	w26, #0x2
  406068:	cset	w1, eq  // eq = none
  40606c:	cmp	w11, #0x0
  406070:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  406074:	b.eq	405d90 <ferror@plt+0x43f0>  // b.none
  406078:	b	405dfc <ferror@plt+0x445c>
  40607c:	cbnz	w22, 405f6c <ferror@plt+0x45cc>
  406080:	ldr	x0, [sp, #200]
  406084:	mov	w5, #0x0                   	// #0
  406088:	tbz	w0, #0, 405e90 <ferror@plt+0x44f0>
  40608c:	add	x20, x20, #0x1
  406090:	b	405a30 <ferror@plt+0x4090>
  406094:	mov	w0, #0x66                  	// #102
  406098:	cbz	w22, 405e90 <ferror@plt+0x44f0>
  40609c:	b	406548 <ferror@plt+0x4ba8>
  4060a0:	mov	w0, #0x62                  	// #98
  4060a4:	cbz	w22, 405e90 <ferror@plt+0x44f0>
  4060a8:	b	406548 <ferror@plt+0x4ba8>
  4060ac:	adrp	x0, 40a000 <ferror@plt+0x8660>
  4060b0:	add	x0, x0, #0x670
  4060b4:	ldrh	w0, [x0, w4, uxtw #1]
  4060b8:	adr	x1, 4060c4 <ferror@plt+0x4724>
  4060bc:	add	x0, x1, w0, sxth #2
  4060c0:	br	x0
  4060c4:	mov	w0, #0x0                   	// #0
  4060c8:	b	405ba8 <ferror@plt+0x4208>
  4060cc:	mov	w0, #0x0                   	// #0
  4060d0:	mov	w5, #0x0                   	// #0
  4060d4:	b	405ba8 <ferror@plt+0x4208>
  4060d8:	cbnz	w26, 406924 <ferror@plt+0x4f84>
  4060dc:	mov	w10, #0x1                   	// #1
  4060e0:	mov	w7, #0x0                   	// #0
  4060e4:	mov	w11, #0x0                   	// #0
  4060e8:	mov	w5, #0x0                   	// #0
  4060ec:	mov	x12, #0x0                   	// #0
  4060f0:	mov	x19, #0x0                   	// #0
  4060f4:	str	xzr, [sp, #112]
  4060f8:	str	wzr, [sp, #120]
  4060fc:	str	xzr, [sp, #128]
  406100:	b	405a20 <ferror@plt+0x4080>
  406104:	cmp	w26, #0x5
  406108:	b.ne	40614c <ferror@plt+0x47ac>  // b.any
  40610c:	cbnz	w20, 406744 <ferror@plt+0x4da4>
  406110:	cbz	x23, 406670 <ferror@plt+0x4cd0>
  406114:	mov	w0, #0x22                  	// #34
  406118:	mov	w10, #0x1                   	// #1
  40611c:	mov	x12, #0x1                   	// #1
  406120:	adrp	x1, 40a000 <ferror@plt+0x8660>
  406124:	mov	w5, w10
  406128:	add	x1, x1, #0x3d0
  40612c:	mov	x19, x12
  406130:	mov	w7, #0x0                   	// #0
  406134:	mov	w11, #0x0                   	// #0
  406138:	strb	w0, [x28]
  40613c:	str	x1, [sp, #112]
  406140:	str	wzr, [sp, #120]
  406144:	str	xzr, [sp, #128]
  406148:	b	405a20 <ferror@plt+0x4080>
  40614c:	cmp	w26, #0x6
  406150:	b.ne	406924 <ferror@plt+0x4f84>  // b.any
  406154:	adrp	x26, 40a000 <ferror@plt+0x8660>
  406158:	mov	w10, #0x1                   	// #1
  40615c:	add	x0, x26, #0x3d0
  406160:	mov	w11, w10
  406164:	mov	w5, w10
  406168:	mov	w7, #0x0                   	// #0
  40616c:	mov	x12, #0x1                   	// #1
  406170:	mov	x19, #0x0                   	// #0
  406174:	mov	w26, #0x5                   	// #5
  406178:	str	x0, [sp, #112]
  40617c:	str	wzr, [sp, #120]
  406180:	str	xzr, [sp, #128]
  406184:	b	405a20 <ferror@plt+0x4080>
  406188:	mov	x2, x19
  40618c:	cmp	x23, x19
  406190:	b.ls	405fd8 <ferror@plt+0x4638>  // b.plast
  406194:	mov	w1, w24
  406198:	mov	w24, w1
  40619c:	mov	w1, #0x5c                  	// #92
  4061a0:	strb	w1, [x28, x2]
  4061a4:	b	405fd8 <ferror@plt+0x4638>
  4061a8:	cbnz	w11, 406874 <ferror@plt+0x4ed4>
  4061ac:	add	x20, x20, #0x1
  4061b0:	mov	w1, w24
  4061b4:	mov	w21, #0x0                   	// #0
  4061b8:	mov	w4, #0x5c                  	// #92
  4061bc:	b	405ce4 <ferror@plt+0x4344>
  4061c0:	cbnz	w11, 406874 <ferror@plt+0x4ed4>
  4061c4:	mov	w21, #0x0                   	// #0
  4061c8:	mov	w1, #0x0                   	// #0
  4061cc:	mov	w4, #0x3f                  	// #63
  4061d0:	cbnz	w5, 405bcc <ferror@plt+0x422c>
  4061d4:	b	405cd4 <ferror@plt+0x4334>
  4061d8:	str	xzr, [sp, #232]
  4061dc:	cmn	x25, #0x1
  4061e0:	b.ne	406220 <ferror@plt+0x4880>  // b.any
  4061e4:	mov	x0, x27
  4061e8:	str	w4, [sp, #136]
  4061ec:	str	w5, [sp, #144]
  4061f0:	str	x12, [sp, #152]
  4061f4:	str	w11, [sp, #160]
  4061f8:	str	w10, [sp, #172]
  4061fc:	str	x6, [sp, #176]
  406200:	bl	401620 <strlen@plt>
  406204:	ldr	w4, [sp, #136]
  406208:	mov	x25, x0
  40620c:	ldr	w5, [sp, #144]
  406210:	ldr	w11, [sp, #160]
  406214:	ldr	w10, [sp, #172]
  406218:	ldr	x12, [sp, #152]
  40621c:	ldr	x6, [sp, #176]
  406220:	mov	x8, #0x0                   	// #0
  406224:	str	x19, [sp, #184]
  406228:	mov	w19, w21
  40622c:	mov	x21, x8
  406230:	str	w11, [sp, #136]
  406234:	str	x12, [sp, #144]
  406238:	str	w24, [sp, #152]
  40623c:	str	w10, [sp, #160]
  406240:	stp	w4, w5, [sp, #172]
  406244:	str	x6, [sp, #216]
  406248:	add	x24, x20, x21
  40624c:	add	x3, sp, #0xe8
  406250:	sub	x2, x25, x24
  406254:	add	x1, x27, x24
  406258:	add	x0, sp, #0xe4
  40625c:	bl	408380 <ferror@plt+0x69e0>
  406260:	mov	x13, #0x2b                  	// #43
  406264:	mov	x3, x0
  406268:	movk	x13, #0x2, lsl #32
  40626c:	cbz	x0, 4062b4 <ferror@plt+0x4914>
  406270:	cmn	x0, #0x1
  406274:	b.eq	4067ac <ferror@plt+0x4e0c>  // b.none
  406278:	cmn	x0, #0x2
  40627c:	mov	x7, #0x1                   	// #1
  406280:	b.eq	4067d8 <ferror@plt+0x4e38>  // b.none
  406284:	ldr	w0, [sp, #136]
  406288:	cmp	w0, #0x0
  40628c:	ccmp	w26, #0x2, #0x0, ne  // ne = any
  406290:	b.eq	406418 <ferror@plt+0x4a78>  // b.none
  406294:	ldr	w0, [sp, #228]
  406298:	add	x21, x21, x3
  40629c:	bl	401960 <iswprint@plt>
  4062a0:	cmp	w0, #0x0
  4062a4:	csel	w19, w19, wzr, ne  // ne = any
  4062a8:	add	x0, sp, #0xe8
  4062ac:	bl	4017f0 <mbsinit@plt>
  4062b0:	cbz	w0, 406248 <ferror@plt+0x48a8>
  4062b4:	eor	w2, w19, #0x1
  4062b8:	mov	x8, x21
  4062bc:	ldr	w11, [sp, #136]
  4062c0:	mov	w21, w19
  4062c4:	ldr	w24, [sp, #152]
  4062c8:	and	w2, w22, w2
  4062cc:	ldr	w10, [sp, #160]
  4062d0:	ldp	w4, w5, [sp, #172]
  4062d4:	ldr	x12, [sp, #144]
  4062d8:	ldr	x19, [sp, #184]
  4062dc:	ldr	x6, [sp, #216]
  4062e0:	cmp	x8, #0x1
  4062e4:	b.ls	405d84 <ferror@plt+0x43e4>  // b.plast
  4062e8:	add	x8, x8, x20
  4062ec:	mov	w14, #0x0                   	// #0
  4062f0:	mov	w3, #0x27                  	// #39
  4062f4:	mov	w7, #0x5c                  	// #92
  4062f8:	mov	w9, #0x24                  	// #36
  4062fc:	cbz	w2, 4063bc <ferror@plt+0x4a1c>
  406300:	cmp	w26, #0x2
  406304:	cset	w0, eq  // eq = none
  406308:	cbnz	w11, 406600 <ferror@plt+0x4c60>
  40630c:	eor	w1, w24, #0x1
  406310:	ands	w0, w0, w1
  406314:	b.eq	40634c <ferror@plt+0x49ac>  // b.none
  406318:	cmp	x23, x19
  40631c:	b.ls	406324 <ferror@plt+0x4984>  // b.plast
  406320:	strb	w3, [x28, x19]
  406324:	add	x1, x19, #0x1
  406328:	cmp	x23, x1
  40632c:	b.ls	406334 <ferror@plt+0x4994>  // b.plast
  406330:	strb	w9, [x28, x1]
  406334:	add	x1, x19, #0x2
  406338:	cmp	x23, x1
  40633c:	b.ls	406344 <ferror@plt+0x49a4>  // b.plast
  406340:	strb	w3, [x28, x1]
  406344:	add	x19, x19, #0x3
  406348:	mov	w24, w0
  40634c:	cmp	x23, x19
  406350:	b.ls	406358 <ferror@plt+0x49b8>  // b.plast
  406354:	strb	w7, [x28, x19]
  406358:	add	x0, x19, #0x1
  40635c:	cmp	x23, x0
  406360:	b.ls	406370 <ferror@plt+0x49d0>  // b.plast
  406364:	lsr	w1, w4, #6
  406368:	add	w1, w1, #0x30
  40636c:	strb	w1, [x28, x0]
  406370:	add	x0, x19, #0x2
  406374:	cmp	x23, x0
  406378:	b.ls	406388 <ferror@plt+0x49e8>  // b.plast
  40637c:	ubfx	x1, x4, #3, #3
  406380:	add	w1, w1, #0x30
  406384:	strb	w1, [x28, x0]
  406388:	and	w4, w4, #0x7
  40638c:	add	x20, x20, #0x1
  406390:	add	w4, w4, #0x30
  406394:	cmp	x20, x8
  406398:	add	x19, x19, #0x3
  40639c:	b.cs	405c3c <ferror@plt+0x429c>  // b.hs, b.nlast
  4063a0:	mov	w14, w2
  4063a4:	cmp	x23, x19
  4063a8:	b.ls	4063b0 <ferror@plt+0x4a10>  // b.plast
  4063ac:	strb	w4, [x28, x19]
  4063b0:	ldrb	w4, [x27, x20]
  4063b4:	add	x19, x19, #0x1
  4063b8:	cbnz	w2, 406300 <ferror@plt+0x4960>
  4063bc:	eor	w0, w14, #0x1
  4063c0:	and	w0, w24, w0
  4063c4:	and	w0, w0, #0xff
  4063c8:	cbz	w5, 4063dc <ferror@plt+0x4a3c>
  4063cc:	cmp	x23, x19
  4063d0:	b.ls	4063d8 <ferror@plt+0x4a38>  // b.plast
  4063d4:	strb	w7, [x28, x19]
  4063d8:	add	x19, x19, #0x1
  4063dc:	add	x20, x20, #0x1
  4063e0:	cmp	x20, x8
  4063e4:	b.cs	4065f8 <ferror@plt+0x4c58>  // b.hs, b.nlast
  4063e8:	cbz	w0, 406668 <ferror@plt+0x4cc8>
  4063ec:	cmp	x23, x19
  4063f0:	b.ls	4063f8 <ferror@plt+0x4a58>  // b.plast
  4063f4:	strb	w3, [x28, x19]
  4063f8:	add	x0, x19, #0x1
  4063fc:	cmp	x23, x0
  406400:	b.ls	406408 <ferror@plt+0x4a68>  // b.plast
  406404:	strb	w3, [x28, x0]
  406408:	add	x19, x19, #0x2
  40640c:	mov	w5, #0x0                   	// #0
  406410:	mov	w24, #0x0                   	// #0
  406414:	b	4063a4 <ferror@plt+0x4a04>
  406418:	cmp	x3, #0x1
  40641c:	b.eq	406294 <ferror@plt+0x48f4>  // b.none
  406420:	add	x2, x24, #0x1
  406424:	add	x0, x27, x3
  406428:	add	x2, x27, x2
  40642c:	add	x9, x0, x24
  406430:	b	406440 <ferror@plt+0x4aa0>
  406434:	add	x2, x2, #0x1
  406438:	cmp	x9, x2
  40643c:	b.eq	406294 <ferror@plt+0x48f4>  // b.none
  406440:	ldrb	w0, [x2]
  406444:	sub	w0, w0, #0x5b
  406448:	and	w0, w0, #0xff
  40644c:	cmp	w0, #0x21
  406450:	b.hi	406434 <ferror@plt+0x4a94>  // b.pmore
  406454:	lsl	x0, x7, x0
  406458:	tst	x0, x13
  40645c:	b.eq	406434 <ferror@plt+0x4a94>  // b.none
  406460:	b	405dfc <ferror@plt+0x445c>
  406464:	mov	w10, w26
  406468:	mov	w11, w26
  40646c:	adrp	x26, 40a000 <ferror@plt+0x8660>
  406470:	add	x0, x26, #0x3f8
  406474:	str	x0, [sp, #112]
  406478:	str	wzr, [sp, #120]
  40647c:	mov	w7, #0x0                   	// #0
  406480:	mov	w5, #0x0                   	// #0
  406484:	mov	x12, #0x1                   	// #1
  406488:	mov	x19, #0x0                   	// #0
  40648c:	mov	w26, #0x2                   	// #2
  406490:	str	xzr, [sp, #128]
  406494:	b	405a20 <ferror@plt+0x4080>
  406498:	mov	w10, #0x1                   	// #1
  40649c:	mov	w7, #0x0                   	// #0
  4064a0:	mov	w5, w10
  4064a4:	mov	w11, #0x0                   	// #0
  4064a8:	mov	x12, #0x0                   	// #0
  4064ac:	mov	x19, #0x0                   	// #0
  4064b0:	str	xzr, [sp, #112]
  4064b4:	str	wzr, [sp, #120]
  4064b8:	str	xzr, [sp, #128]
  4064bc:	b	405a20 <ferror@plt+0x4080>
  4064c0:	add	x19, x19, #0x4
  4064c4:	mov	w24, w1
  4064c8:	mov	w21, #0x0                   	// #0
  4064cc:	mov	w4, #0x30                  	// #48
  4064d0:	cbnz	w5, 405bcc <ferror@plt+0x422c>
  4064d4:	b	405cd4 <ferror@plt+0x4334>
  4064d8:	add	x20, x20, #0x1
  4064dc:	mov	w1, w24
  4064e0:	mov	w21, #0x0                   	// #0
  4064e4:	b	405ce4 <ferror@plt+0x4344>
  4064e8:	mov	w0, w5
  4064ec:	mov	w5, #0x0                   	// #0
  4064f0:	b	405ba8 <ferror@plt+0x4208>
  4064f4:	mov	w0, #0x0                   	// #0
  4064f8:	cbnz	x20, 4065dc <ferror@plt+0x4c3c>
  4064fc:	mov	w21, w5
  406500:	mov	w1, #0x0                   	// #0
  406504:	mov	w5, w0
  406508:	b	405d90 <ferror@plt+0x43f0>
  40650c:	mov	w1, w26
  406510:	adrp	x0, 40a000 <ferror@plt+0x8660>
  406514:	add	x0, x0, #0x400
  406518:	str	w11, [sp, #112]
  40651c:	str	x6, [sp, #120]
  406520:	bl	4057a8 <ferror@plt+0x3e08>
  406524:	adrp	x1, 40a000 <ferror@plt+0x8660>
  406528:	str	x0, [sp, #208]
  40652c:	add	x0, x1, #0x3f8
  406530:	mov	w1, w26
  406534:	bl	4057a8 <ferror@plt+0x3e08>
  406538:	str	x0, [sp, #240]
  40653c:	ldr	w11, [sp, #112]
  406540:	ldr	x6, [sp, #120]
  406544:	b	405998 <ferror@plt+0x3ff8>
  406548:	mov	w4, w0
  40654c:	mov	w21, #0x0                   	// #0
  406550:	b	405f44 <ferror@plt+0x45a4>
  406554:	cmp	x23, x19
  406558:	b.ls	406560 <ferror@plt+0x4bc0>  // b.plast
  40655c:	strb	w4, [x28, x19]
  406560:	add	x1, x2, #0x2
  406564:	cmp	x23, x1
  406568:	b.ls	406574 <ferror@plt+0x4bd4>  // b.plast
  40656c:	mov	w3, #0x30                  	// #48
  406570:	strb	w3, [x28, x1]
  406574:	add	x19, x2, #0x3
  406578:	mov	w4, #0x30                  	// #48
  40657c:	b	406008 <ferror@plt+0x4668>
  406580:	mov	w0, #0x76                  	// #118
  406584:	cbz	w22, 405e90 <ferror@plt+0x44f0>
  406588:	b	406548 <ferror@plt+0x4ba8>
  40658c:	mov	w0, #0x72                  	// #114
  406590:	b	405f08 <ferror@plt+0x4568>
  406594:	mov	w0, #0x61                  	// #97
  406598:	cbz	w22, 405e90 <ferror@plt+0x44f0>
  40659c:	b	406548 <ferror@plt+0x4ba8>
  4065a0:	mov	w0, #0x6e                  	// #110
  4065a4:	b	405f08 <ferror@plt+0x4568>
  4065a8:	mov	w0, #0x0                   	// #0
  4065ac:	mov	w21, w5
  4065b0:	mov	w1, #0x0                   	// #0
  4065b4:	mov	w5, w0
  4065b8:	mov	w4, #0x20                  	// #32
  4065bc:	b	405d90 <ferror@plt+0x43f0>
  4065c0:	mov	w5, #0x0                   	// #0
  4065c4:	mov	w0, #0x74                  	// #116
  4065c8:	b	405f08 <ferror@plt+0x4568>
  4065cc:	mov	w5, #0x0                   	// #0
  4065d0:	mov	w0, #0x76                  	// #118
  4065d4:	cbz	w22, 405e90 <ferror@plt+0x44f0>
  4065d8:	b	406548 <ferror@plt+0x4ba8>
  4065dc:	mov	w5, w0
  4065e0:	mov	w21, #0x0                   	// #0
  4065e4:	mov	w1, #0x0                   	// #0
  4065e8:	b	405bb8 <ferror@plt+0x4218>
  4065ec:	mov	w2, w22
  4065f0:	mov	w21, #0x0                   	// #0
  4065f4:	b	4062e8 <ferror@plt+0x4948>
  4065f8:	mov	w1, w0
  4065fc:	b	405ce4 <ferror@plt+0x4344>
  406600:	mov	w5, w0
  406604:	b	405e04 <ferror@plt+0x4464>
  406608:	mov	w5, #0x1                   	// #1
  40660c:	cbz	w20, 406634 <ferror@plt+0x4c94>
  406610:	mov	w10, #0x1                   	// #1
  406614:	adrp	x26, 40a000 <ferror@plt+0x8660>
  406618:	mov	w11, w10
  40661c:	add	x0, x26, #0x3f8
  406620:	str	x0, [sp, #112]
  406624:	str	wzr, [sp, #120]
  406628:	b	40647c <ferror@plt+0x4adc>
  40662c:	cbnz	w20, 4068d4 <ferror@plt+0x4f34>
  406630:	mov	w5, #0x0                   	// #0
  406634:	cbnz	x23, 40690c <ferror@plt+0x4f6c>
  406638:	adrp	x26, 40a000 <ferror@plt+0x8660>
  40663c:	mov	x12, #0x1                   	// #1
  406640:	add	x0, x26, #0x3f8
  406644:	mov	x19, x12
  406648:	mov	w10, #0x1                   	// #1
  40664c:	mov	w7, #0x0                   	// #0
  406650:	mov	w11, #0x0                   	// #0
  406654:	mov	w26, #0x2                   	// #2
  406658:	str	x0, [sp, #112]
  40665c:	str	wzr, [sp, #120]
  406660:	str	xzr, [sp, #128]
  406664:	b	405a20 <ferror@plt+0x4080>
  406668:	mov	w5, #0x0                   	// #0
  40666c:	b	4063a4 <ferror@plt+0x4a04>
  406670:	mov	w10, #0x1                   	// #1
  406674:	mov	x12, #0x1                   	// #1
  406678:	adrp	x0, 40a000 <ferror@plt+0x8660>
  40667c:	mov	w5, w10
  406680:	add	x0, x0, #0x3d0
  406684:	mov	x19, x12
  406688:	mov	w7, #0x0                   	// #0
  40668c:	mov	w11, #0x0                   	// #0
  406690:	str	x0, [sp, #112]
  406694:	str	wzr, [sp, #120]
  406698:	str	xzr, [sp, #128]
  40669c:	b	405a20 <ferror@plt+0x4080>
  4066a0:	mov	w1, w21
  4066a4:	mov	w4, #0x30                  	// #48
  4066a8:	mov	w21, #0x0                   	// #0
  4066ac:	cbnz	w5, 405bcc <ferror@plt+0x422c>
  4066b0:	b	405cd4 <ferror@plt+0x4334>
  4066b4:	ldrb	w3, [x27, x7]
  4066b8:	cmp	w3, #0x3e
  4066bc:	b.hi	4068c0 <ferror@plt+0x4f20>  // b.pmore
  4066c0:	mov	x0, #0x1                   	// #1
  4066c4:	mov	x2, #0xa38200000000        	// #179778741075968
  4066c8:	movk	x2, #0x7000, lsl #48
  4066cc:	lsl	x0, x0, x3
  4066d0:	mov	w1, #0x0                   	// #0
  4066d4:	tst	x0, x2
  4066d8:	mov	w21, #0x0                   	// #0
  4066dc:	b.eq	405d90 <ferror@plt+0x43f0>  // b.none
  4066e0:	cbnz	w11, 405e10 <ferror@plt+0x4470>
  4066e4:	cmp	x23, x19
  4066e8:	b.ls	4066f0 <ferror@plt+0x4d50>  // b.plast
  4066ec:	strb	w4, [x28, x19]
  4066f0:	add	x0, x19, #0x1
  4066f4:	cmp	x23, x0
  4066f8:	b.ls	406704 <ferror@plt+0x4d64>  // b.plast
  4066fc:	mov	w1, #0x22                  	// #34
  406700:	strb	w1, [x28, x0]
  406704:	add	x0, x19, #0x2
  406708:	cmp	x23, x0
  40670c:	b.ls	406718 <ferror@plt+0x4d78>  // b.plast
  406710:	mov	w1, #0x22                  	// #34
  406714:	strb	w1, [x28, x0]
  406718:	add	x0, x19, #0x3
  40671c:	cmp	x23, x0
  406720:	b.ls	40672c <ferror@plt+0x4d8c>  // b.plast
  406724:	mov	w1, #0x3f                  	// #63
  406728:	strb	w1, [x28, x0]
  40672c:	add	x19, x19, #0x4
  406730:	mov	w4, w3
  406734:	mov	x20, x7
  406738:	mov	w0, #0x0                   	// #0
  40673c:	mov	w21, #0x0                   	// #0
  406740:	b	406008 <ferror@plt+0x4668>
  406744:	mov	w10, #0x1                   	// #1
  406748:	adrp	x0, 40a000 <ferror@plt+0x8660>
  40674c:	mov	w11, w10
  406750:	add	x0, x0, #0x3d0
  406754:	mov	w5, w10
  406758:	mov	w7, #0x0                   	// #0
  40675c:	mov	x12, #0x1                   	// #1
  406760:	mov	x19, #0x0                   	// #0
  406764:	str	x0, [sp, #112]
  406768:	str	wzr, [sp, #120]
  40676c:	str	xzr, [sp, #128]
  406770:	b	405a20 <ferror@plt+0x4080>
  406774:	mov	w0, w5
  406778:	b	4064f8 <ferror@plt+0x4b58>
  40677c:	mov	w0, w5
  406780:	b	4065ac <ferror@plt+0x4c0c>
  406784:	ldr	x1, [sp, #208]
  406788:	ldrb	w0, [x1]
  40678c:	cbz	w0, 4059a0 <ferror@plt+0x4000>
  406790:	cmp	x23, x19
  406794:	b.ls	40679c <ferror@plt+0x4dfc>  // b.plast
  406798:	strb	w0, [x28, x19]
  40679c:	add	x19, x19, #0x1
  4067a0:	ldrb	w0, [x1, x19]
  4067a4:	cbnz	w0, 406790 <ferror@plt+0x4df0>
  4067a8:	b	4059a0 <ferror@plt+0x4000>
  4067ac:	mov	x8, x21
  4067b0:	ldr	w11, [sp, #136]
  4067b4:	ldr	w24, [sp, #152]
  4067b8:	mov	w2, w22
  4067bc:	ldr	w10, [sp, #160]
  4067c0:	mov	w21, #0x0                   	// #0
  4067c4:	ldp	w4, w5, [sp, #172]
  4067c8:	ldr	x12, [sp, #144]
  4067cc:	ldr	x19, [sp, #184]
  4067d0:	ldr	x6, [sp, #216]
  4067d4:	b	4062e0 <ferror@plt+0x4940>
  4067d8:	mov	x9, x24
  4067dc:	cmp	x24, x25
  4067e0:	ldr	w11, [sp, #136]
  4067e4:	mov	x8, x21
  4067e8:	ldr	w24, [sp, #152]
  4067ec:	ldr	w10, [sp, #160]
  4067f0:	ldp	w4, w5, [sp, #172]
  4067f4:	ldr	x12, [sp, #144]
  4067f8:	ldr	x19, [sp, #184]
  4067fc:	ldr	x6, [sp, #216]
  406800:	b.cc	406818 <ferror@plt+0x4e78>  // b.lo, b.ul, b.last
  406804:	b	406820 <ferror@plt+0x4e80>
  406808:	add	x8, x8, #0x1
  40680c:	add	x9, x20, x8
  406810:	cmp	x25, x9
  406814:	b.ls	406820 <ferror@plt+0x4e80>  // b.plast
  406818:	ldrb	w0, [x27, x9]
  40681c:	cbnz	w0, 406808 <ferror@plt+0x4e68>
  406820:	mov	w2, w22
  406824:	mov	w21, #0x0                   	// #0
  406828:	b	4062e0 <ferror@plt+0x4940>
  40682c:	mov	w0, w11
  406830:	ldr	x1, [sp, #112]
  406834:	cmp	x1, #0x0
  406838:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  40683c:	b.eq	406864 <ferror@plt+0x4ec4>  // b.none
  406840:	ldrb	w0, [x1]
  406844:	cbz	w0, 406864 <ferror@plt+0x4ec4>
  406848:	sub	x26, x1, x19
  40684c:	cmp	x23, x19
  406850:	b.ls	406858 <ferror@plt+0x4eb8>  // b.plast
  406854:	strb	w0, [x28, x19]
  406858:	add	x19, x19, #0x1
  40685c:	ldrb	w0, [x26, x19]
  406860:	cbnz	w0, 40684c <ferror@plt+0x4eac>
  406864:	cmp	x23, x19
  406868:	b.ls	405e44 <ferror@plt+0x44a4>  // b.plast
  40686c:	strb	wzr, [x28, x19]
  406870:	b	405e44 <ferror@plt+0x44a4>
  406874:	mov	w5, w22
  406878:	b	405e04 <ferror@plt+0x4464>
  40687c:	cmp	w26, #0x2
  406880:	cset	w5, eq  // eq = none
  406884:	b	405e04 <ferror@plt+0x4464>
  406888:	ldr	w5, [sp, #200]
  40688c:	mov	x3, x25
  406890:	ldr	x1, [sp, #128]
  406894:	mov	x2, x27
  406898:	ldr	x7, [sp, #208]
  40689c:	mov	w4, #0x5                   	// #5
  4068a0:	ldr	x0, [sp, #240]
  4068a4:	str	x0, [sp]
  4068a8:	mov	x0, x28
  4068ac:	bl	405910 <ferror@plt+0x3f70>
  4068b0:	mov	x19, x0
  4068b4:	b	405e44 <ferror@plt+0x44a4>
  4068b8:	ldr	w0, [sp, #120]
  4068bc:	b	406830 <ferror@plt+0x4e90>
  4068c0:	mov	w1, #0x0                   	// #0
  4068c4:	mov	w21, #0x0                   	// #0
  4068c8:	b	405d90 <ferror@plt+0x43f0>
  4068cc:	mov	w26, #0x2                   	// #2
  4068d0:	b	405e04 <ferror@plt+0x4464>
  4068d4:	mov	w10, #0x1                   	// #1
  4068d8:	adrp	x0, 40a000 <ferror@plt+0x8660>
  4068dc:	mov	w11, w10
  4068e0:	add	x0, x0, #0x3f8
  4068e4:	mov	w7, #0x0                   	// #0
  4068e8:	mov	w5, #0x0                   	// #0
  4068ec:	mov	x12, #0x1                   	// #1
  4068f0:	mov	x19, #0x0                   	// #0
  4068f4:	str	x0, [sp, #112]
  4068f8:	str	wzr, [sp, #120]
  4068fc:	str	xzr, [sp, #128]
  406900:	b	405a20 <ferror@plt+0x4080>
  406904:	ldr	x23, [sp, #128]
  406908:	b	405cb0 <ferror@plt+0x4310>
  40690c:	mov	w7, #0x0                   	// #0
  406910:	mov	w0, #0x0                   	// #0
  406914:	mov	w10, #0x1                   	// #1
  406918:	mov	x1, #0x0                   	// #0
  40691c:	str	x23, [sp, #128]
  406920:	b	405b70 <ferror@plt+0x41d0>
  406924:	bl	4017e0 <abort@plt>
  406928:	sub	sp, sp, #0x80
  40692c:	stp	x29, x30, [sp, #16]
  406930:	add	x29, sp, #0x10
  406934:	stp	x19, x20, [sp, #32]
  406938:	mov	w19, w0
  40693c:	mov	x20, x3
  406940:	stp	x21, x22, [sp, #48]
  406944:	stp	x23, x24, [sp, #64]
  406948:	mov	x23, x1
  40694c:	mov	x24, x2
  406950:	stp	x25, x26, [sp, #80]
  406954:	stp	x27, x28, [sp, #96]
  406958:	bl	401980 <__errno_location@plt>
  40695c:	mov	x22, x0
  406960:	ldr	w0, [x0]
  406964:	adrp	x27, 41d000 <ferror@plt+0x1b660>
  406968:	str	w0, [sp, #116]
  40696c:	ldr	x21, [x27, #536]
  406970:	tbnz	w19, #31, 406ac8 <ferror@plt+0x5128>
  406974:	add	x26, x27, #0x218
  406978:	ldr	w0, [x26, #8]
  40697c:	cmp	w0, w19
  406980:	b.gt	4069d0 <ferror@plt+0x5030>
  406984:	mov	w0, #0x7fffffff            	// #2147483647
  406988:	cmp	w19, w0
  40698c:	b.eq	406ac4 <ferror@plt+0x5124>  // b.none
  406990:	add	w28, w19, #0x1
  406994:	add	x0, x26, #0x10
  406998:	cmp	x21, x0
  40699c:	sbfiz	x1, x28, #4, #32
  4069a0:	b.eq	406aa8 <ferror@plt+0x5108>  // b.none
  4069a4:	mov	x0, x21
  4069a8:	bl	407750 <ferror@plt+0x5db0>
  4069ac:	mov	x21, x0
  4069b0:	str	x0, [x27, #536]
  4069b4:	ldr	w0, [x26, #8]
  4069b8:	mov	w1, #0x0                   	// #0
  4069bc:	sub	w2, w28, w0
  4069c0:	add	x0, x21, w0, sxtw #4
  4069c4:	sbfiz	x2, x2, #4, #32
  4069c8:	bl	401770 <memset@plt>
  4069cc:	str	w28, [x26, #8]
  4069d0:	sbfiz	x19, x19, #4, #32
  4069d4:	add	x26, x20, #0x8
  4069d8:	add	x0, x21, x19
  4069dc:	str	x0, [sp, #120]
  4069e0:	ldp	w4, w5, [x20]
  4069e4:	mov	x6, x26
  4069e8:	ldr	x7, [x20, #40]
  4069ec:	orr	w25, w5, #0x1
  4069f0:	ldr	x27, [x21, x19]
  4069f4:	mov	x3, x24
  4069f8:	ldr	x28, [x0, #8]
  4069fc:	mov	x1, x27
  406a00:	ldr	x0, [x20, #48]
  406a04:	str	x0, [sp]
  406a08:	mov	x2, x23
  406a0c:	mov	w5, w25
  406a10:	mov	x0, x28
  406a14:	bl	405910 <ferror@plt+0x3f70>
  406a18:	cmp	x27, x0
  406a1c:	b.hi	406a7c <ferror@plt+0x50dc>  // b.pmore
  406a20:	add	x27, x0, #0x1
  406a24:	str	x27, [x21, x19]
  406a28:	adrp	x0, 41d000 <ferror@plt+0x1b660>
  406a2c:	add	x0, x0, #0x3c8
  406a30:	cmp	x28, x0
  406a34:	b.eq	406a40 <ferror@plt+0x50a0>  // b.none
  406a38:	mov	x0, x28
  406a3c:	bl	4018c0 <free@plt>
  406a40:	mov	x0, x27
  406a44:	bl	4076f0 <ferror@plt+0x5d50>
  406a48:	ldr	x1, [sp, #120]
  406a4c:	mov	x28, x0
  406a50:	ldr	w4, [x20]
  406a54:	mov	x6, x26
  406a58:	ldr	x7, [x20, #40]
  406a5c:	str	x0, [x1, #8]
  406a60:	ldr	x1, [x20, #48]
  406a64:	str	x1, [sp]
  406a68:	mov	w5, w25
  406a6c:	mov	x3, x24
  406a70:	mov	x2, x23
  406a74:	mov	x1, x27
  406a78:	bl	405910 <ferror@plt+0x3f70>
  406a7c:	ldr	w0, [sp, #116]
  406a80:	ldp	x29, x30, [sp, #16]
  406a84:	ldp	x19, x20, [sp, #32]
  406a88:	ldp	x23, x24, [sp, #64]
  406a8c:	ldp	x25, x26, [sp, #80]
  406a90:	str	w0, [x22]
  406a94:	mov	x0, x28
  406a98:	ldp	x21, x22, [sp, #48]
  406a9c:	ldp	x27, x28, [sp, #96]
  406aa0:	add	sp, sp, #0x80
  406aa4:	ret
  406aa8:	mov	x0, #0x0                   	// #0
  406aac:	bl	407750 <ferror@plt+0x5db0>
  406ab0:	mov	x21, x0
  406ab4:	str	x0, [x27, #536]
  406ab8:	ldp	x0, x1, [x26, #16]
  406abc:	stp	x0, x1, [x21]
  406ac0:	b	4069b4 <ferror@plt+0x5014>
  406ac4:	bl	407948 <ferror@plt+0x5fa8>
  406ac8:	bl	4017e0 <abort@plt>
  406acc:	nop
  406ad0:	stp	x29, x30, [sp, #-48]!
  406ad4:	mov	x29, sp
  406ad8:	stp	x19, x20, [sp, #16]
  406adc:	mov	x20, x0
  406ae0:	str	x21, [sp, #32]
  406ae4:	bl	401980 <__errno_location@plt>
  406ae8:	adrp	x2, 41d000 <ferror@plt+0x1b660>
  406aec:	mov	x19, x0
  406af0:	add	x2, x2, #0x3c8
  406af4:	cmp	x20, #0x0
  406af8:	add	x2, x2, #0x100
  406afc:	mov	x1, #0x38                  	// #56
  406b00:	ldr	w21, [x19]
  406b04:	csel	x0, x2, x20, eq  // eq = none
  406b08:	bl	4078e8 <ferror@plt+0x5f48>
  406b0c:	str	w21, [x19]
  406b10:	ldp	x19, x20, [sp, #16]
  406b14:	ldr	x21, [sp, #32]
  406b18:	ldp	x29, x30, [sp], #48
  406b1c:	ret
  406b20:	adrp	x1, 41d000 <ferror@plt+0x1b660>
  406b24:	add	x1, x1, #0x3c8
  406b28:	cmp	x0, #0x0
  406b2c:	add	x1, x1, #0x100
  406b30:	csel	x0, x1, x0, eq  // eq = none
  406b34:	ldr	w0, [x0]
  406b38:	ret
  406b3c:	nop
  406b40:	adrp	x2, 41d000 <ferror@plt+0x1b660>
  406b44:	add	x2, x2, #0x3c8
  406b48:	cmp	x0, #0x0
  406b4c:	add	x2, x2, #0x100
  406b50:	csel	x0, x2, x0, eq  // eq = none
  406b54:	str	w1, [x0]
  406b58:	ret
  406b5c:	nop
  406b60:	adrp	x3, 41d000 <ferror@plt+0x1b660>
  406b64:	add	x3, x3, #0x3c8
  406b68:	cmp	x0, #0x0
  406b6c:	add	x3, x3, #0x100
  406b70:	csel	x0, x3, x0, eq  // eq = none
  406b74:	ubfx	x4, x1, #5, #3
  406b78:	add	x3, x0, #0x8
  406b7c:	and	w1, w1, #0x1f
  406b80:	ldr	w5, [x3, x4, lsl #2]
  406b84:	lsr	w0, w5, w1
  406b88:	eor	w2, w0, w2
  406b8c:	and	w2, w2, #0x1
  406b90:	and	w0, w0, #0x1
  406b94:	lsl	w2, w2, w1
  406b98:	eor	w2, w2, w5
  406b9c:	str	w2, [x3, x4, lsl #2]
  406ba0:	ret
  406ba4:	nop
  406ba8:	adrp	x3, 41d000 <ferror@plt+0x1b660>
  406bac:	add	x3, x3, #0x3c8
  406bb0:	cmp	x0, #0x0
  406bb4:	add	x3, x3, #0x100
  406bb8:	csel	x2, x3, x0, eq  // eq = none
  406bbc:	ldr	w0, [x2, #4]
  406bc0:	str	w1, [x2, #4]
  406bc4:	ret
  406bc8:	adrp	x3, 41d000 <ferror@plt+0x1b660>
  406bcc:	add	x3, x3, #0x3c8
  406bd0:	cmp	x0, #0x0
  406bd4:	add	x3, x3, #0x100
  406bd8:	csel	x0, x3, x0, eq  // eq = none
  406bdc:	mov	w3, #0xa                   	// #10
  406be0:	cmp	x1, #0x0
  406be4:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  406be8:	str	w3, [x0]
  406bec:	b.eq	406bf8 <ferror@plt+0x5258>  // b.none
  406bf0:	stp	x1, x2, [x0, #40]
  406bf4:	ret
  406bf8:	stp	x29, x30, [sp, #-16]!
  406bfc:	mov	x29, sp
  406c00:	bl	4017e0 <abort@plt>
  406c04:	nop
  406c08:	sub	sp, sp, #0x50
  406c0c:	adrp	x5, 41d000 <ferror@plt+0x1b660>
  406c10:	stp	x29, x30, [sp, #16]
  406c14:	add	x29, sp, #0x10
  406c18:	stp	x19, x20, [sp, #32]
  406c1c:	mov	x19, x4
  406c20:	add	x4, x5, #0x3c8
  406c24:	cmp	x19, #0x0
  406c28:	add	x4, x4, #0x100
  406c2c:	csel	x19, x4, x19, eq  // eq = none
  406c30:	mov	x20, x3
  406c34:	stp	x21, x22, [sp, #48]
  406c38:	mov	x21, x0
  406c3c:	mov	x22, x1
  406c40:	str	x23, [sp, #64]
  406c44:	mov	x23, x2
  406c48:	bl	401980 <__errno_location@plt>
  406c4c:	ldp	x7, x8, [x19, #40]
  406c50:	mov	x3, x20
  406c54:	mov	x20, x0
  406c58:	mov	x0, x21
  406c5c:	ldp	w4, w5, [x19]
  406c60:	mov	x2, x23
  406c64:	ldr	w21, [x20]
  406c68:	mov	x1, x22
  406c6c:	str	x8, [sp]
  406c70:	add	x6, x19, #0x8
  406c74:	bl	405910 <ferror@plt+0x3f70>
  406c78:	ldp	x29, x30, [sp, #16]
  406c7c:	ldr	x23, [sp, #64]
  406c80:	str	w21, [x20]
  406c84:	ldp	x19, x20, [sp, #32]
  406c88:	ldp	x21, x22, [sp, #48]
  406c8c:	add	sp, sp, #0x50
  406c90:	ret
  406c94:	nop
  406c98:	sub	sp, sp, #0x70
  406c9c:	adrp	x4, 41d000 <ferror@plt+0x1b660>
  406ca0:	add	x4, x4, #0x3c8
  406ca4:	cmp	x3, #0x0
  406ca8:	add	x4, x4, #0x100
  406cac:	stp	x29, x30, [sp, #16]
  406cb0:	add	x29, sp, #0x10
  406cb4:	stp	x19, x20, [sp, #32]
  406cb8:	csel	x19, x4, x3, eq  // eq = none
  406cbc:	mov	x20, x2
  406cc0:	stp	x21, x22, [sp, #48]
  406cc4:	mov	x22, x0
  406cc8:	stp	x23, x24, [sp, #64]
  406ccc:	mov	x23, x1
  406cd0:	stp	x25, x26, [sp, #80]
  406cd4:	stp	x27, x28, [sp, #96]
  406cd8:	bl	401980 <__errno_location@plt>
  406cdc:	ldr	w28, [x0]
  406ce0:	ldp	w4, w5, [x19]
  406ce4:	mov	x21, x0
  406ce8:	ldp	x7, x0, [x19, #40]
  406cec:	cmp	x20, #0x0
  406cf0:	cset	w24, eq  // eq = none
  406cf4:	add	x27, x19, #0x8
  406cf8:	orr	w24, w24, w5
  406cfc:	mov	x6, x27
  406d00:	mov	x3, x23
  406d04:	mov	x2, x22
  406d08:	mov	w5, w24
  406d0c:	str	x0, [sp]
  406d10:	mov	x1, #0x0                   	// #0
  406d14:	mov	x0, #0x0                   	// #0
  406d18:	bl	405910 <ferror@plt+0x3f70>
  406d1c:	add	x26, x0, #0x1
  406d20:	mov	x25, x0
  406d24:	mov	x0, x26
  406d28:	bl	4076f0 <ferror@plt+0x5d50>
  406d2c:	ldp	x7, x1, [x19, #40]
  406d30:	mov	w5, w24
  406d34:	ldr	w4, [x19]
  406d38:	mov	x6, x27
  406d3c:	str	x1, [sp]
  406d40:	mov	x3, x23
  406d44:	mov	x2, x22
  406d48:	mov	x19, x0
  406d4c:	mov	x1, x26
  406d50:	bl	405910 <ferror@plt+0x3f70>
  406d54:	str	w28, [x21]
  406d58:	cbz	x20, 406d60 <ferror@plt+0x53c0>
  406d5c:	str	x25, [x20]
  406d60:	mov	x0, x19
  406d64:	ldp	x29, x30, [sp, #16]
  406d68:	ldp	x19, x20, [sp, #32]
  406d6c:	ldp	x21, x22, [sp, #48]
  406d70:	ldp	x23, x24, [sp, #64]
  406d74:	ldp	x25, x26, [sp, #80]
  406d78:	ldp	x27, x28, [sp, #96]
  406d7c:	add	sp, sp, #0x70
  406d80:	ret
  406d84:	nop
  406d88:	mov	x3, x2
  406d8c:	mov	x2, #0x0                   	// #0
  406d90:	b	406c98 <ferror@plt+0x52f8>
  406d94:	nop
  406d98:	stp	x29, x30, [sp, #-64]!
  406d9c:	mov	x29, sp
  406da0:	stp	x21, x22, [sp, #32]
  406da4:	str	x23, [sp, #48]
  406da8:	adrp	x23, 41d000 <ferror@plt+0x1b660>
  406dac:	add	x22, x23, #0x218
  406db0:	stp	x19, x20, [sp, #16]
  406db4:	ldr	x21, [x23, #536]
  406db8:	ldr	w20, [x22, #8]
  406dbc:	cmp	w20, #0x1
  406dc0:	b.le	406de8 <ferror@plt+0x5448>
  406dc4:	sub	w0, w20, #0x2
  406dc8:	add	x20, x21, #0x28
  406dcc:	add	x19, x21, #0x18
  406dd0:	add	x20, x20, w0, uxtw #4
  406dd4:	nop
  406dd8:	ldr	x0, [x19], #16
  406ddc:	bl	4018c0 <free@plt>
  406de0:	cmp	x19, x20
  406de4:	b.ne	406dd8 <ferror@plt+0x5438>  // b.any
  406de8:	ldr	x0, [x21, #8]
  406dec:	adrp	x19, 41d000 <ferror@plt+0x1b660>
  406df0:	add	x19, x19, #0x3c8
  406df4:	cmp	x0, x19
  406df8:	b.eq	406e08 <ferror@plt+0x5468>  // b.none
  406dfc:	bl	4018c0 <free@plt>
  406e00:	mov	x0, #0x100                 	// #256
  406e04:	stp	x0, x19, [x22, #16]
  406e08:	add	x19, x22, #0x10
  406e0c:	cmp	x21, x19
  406e10:	b.eq	406e20 <ferror@plt+0x5480>  // b.none
  406e14:	mov	x0, x21
  406e18:	bl	4018c0 <free@plt>
  406e1c:	str	x19, [x23, #536]
  406e20:	mov	w0, #0x1                   	// #1
  406e24:	str	w0, [x22, #8]
  406e28:	ldp	x19, x20, [sp, #16]
  406e2c:	ldp	x21, x22, [sp, #32]
  406e30:	ldr	x23, [sp, #48]
  406e34:	ldp	x29, x30, [sp], #64
  406e38:	ret
  406e3c:	nop
  406e40:	adrp	x3, 41d000 <ferror@plt+0x1b660>
  406e44:	add	x3, x3, #0x3c8
  406e48:	add	x3, x3, #0x100
  406e4c:	mov	x2, #0xffffffffffffffff    	// #-1
  406e50:	b	406928 <ferror@plt+0x4f88>
  406e54:	nop
  406e58:	adrp	x3, 41d000 <ferror@plt+0x1b660>
  406e5c:	add	x3, x3, #0x3c8
  406e60:	add	x3, x3, #0x100
  406e64:	b	406928 <ferror@plt+0x4f88>
  406e68:	adrp	x3, 41d000 <ferror@plt+0x1b660>
  406e6c:	add	x3, x3, #0x3c8
  406e70:	mov	x1, x0
  406e74:	add	x3, x3, #0x100
  406e78:	mov	x2, #0xffffffffffffffff    	// #-1
  406e7c:	mov	w0, #0x0                   	// #0
  406e80:	b	406928 <ferror@plt+0x4f88>
  406e84:	nop
  406e88:	adrp	x3, 41d000 <ferror@plt+0x1b660>
  406e8c:	add	x3, x3, #0x3c8
  406e90:	mov	x2, x1
  406e94:	add	x3, x3, #0x100
  406e98:	mov	x1, x0
  406e9c:	mov	w0, #0x0                   	// #0
  406ea0:	b	406928 <ferror@plt+0x4f88>
  406ea4:	nop
  406ea8:	stp	x29, x30, [sp, #-96]!
  406eac:	add	x8, sp, #0x28
  406eb0:	mov	x29, sp
  406eb4:	stp	x19, x20, [sp, #16]
  406eb8:	mov	x20, x2
  406ebc:	mov	w19, w0
  406ec0:	mov	w0, w1
  406ec4:	bl	405778 <ferror@plt+0x3dd8>
  406ec8:	add	x3, sp, #0x28
  406ecc:	mov	x1, x20
  406ed0:	mov	w0, w19
  406ed4:	mov	x2, #0xffffffffffffffff    	// #-1
  406ed8:	bl	406928 <ferror@plt+0x4f88>
  406edc:	ldp	x19, x20, [sp, #16]
  406ee0:	ldp	x29, x30, [sp], #96
  406ee4:	ret
  406ee8:	stp	x29, x30, [sp, #-112]!
  406eec:	add	x8, sp, #0x38
  406ef0:	mov	x29, sp
  406ef4:	stp	x19, x20, [sp, #16]
  406ef8:	mov	x20, x2
  406efc:	mov	w19, w0
  406f00:	mov	w0, w1
  406f04:	str	x21, [sp, #32]
  406f08:	mov	x21, x3
  406f0c:	bl	405778 <ferror@plt+0x3dd8>
  406f10:	add	x3, sp, #0x38
  406f14:	mov	x2, x21
  406f18:	mov	x1, x20
  406f1c:	mov	w0, w19
  406f20:	bl	406928 <ferror@plt+0x4f88>
  406f24:	ldp	x19, x20, [sp, #16]
  406f28:	ldr	x21, [sp, #32]
  406f2c:	ldp	x29, x30, [sp], #112
  406f30:	ret
  406f34:	nop
  406f38:	mov	x2, x1
  406f3c:	mov	w1, w0
  406f40:	mov	w0, #0x0                   	// #0
  406f44:	b	406ea8 <ferror@plt+0x5508>
  406f48:	mov	x4, x1
  406f4c:	mov	x3, x2
  406f50:	mov	w1, w0
  406f54:	mov	x2, x4
  406f58:	mov	w0, #0x0                   	// #0
  406f5c:	b	406ee8 <ferror@plt+0x5548>
  406f60:	adrp	x3, 41d000 <ferror@plt+0x1b660>
  406f64:	add	x3, x3, #0x3c8
  406f68:	stp	x29, x30, [sp, #-80]!
  406f6c:	add	x5, x3, #0x100
  406f70:	ubfx	x7, x2, #5, #3
  406f74:	mov	x29, sp
  406f78:	ldp	x8, x9, [x3, #256]
  406f7c:	stp	x8, x9, [sp, #24]
  406f80:	add	x6, sp, #0x20
  406f84:	and	w8, w2, #0x1f
  406f88:	add	x4, sp, #0x18
  406f8c:	ldp	x2, x3, [x3, #272]
  406f90:	stp	x2, x3, [sp, #40]
  406f94:	ldp	x2, x3, [x5, #32]
  406f98:	stp	x2, x3, [sp, #56]
  406f9c:	mov	x2, x1
  406fa0:	mov	x3, x4
  406fa4:	ldr	x1, [x5, #48]
  406fa8:	str	x1, [sp, #72]
  406fac:	mov	x1, x0
  406fb0:	mov	w0, #0x0                   	// #0
  406fb4:	ldr	w5, [x6, x7, lsl #2]
  406fb8:	lsr	w4, w5, w8
  406fbc:	mvn	w4, w4
  406fc0:	and	w4, w4, #0x1
  406fc4:	lsl	w4, w4, w8
  406fc8:	eor	w4, w4, w5
  406fcc:	str	w4, [x6, x7, lsl #2]
  406fd0:	bl	406928 <ferror@plt+0x4f88>
  406fd4:	ldp	x29, x30, [sp], #80
  406fd8:	ret
  406fdc:	nop
  406fe0:	mov	w2, w1
  406fe4:	mov	x1, #0xffffffffffffffff    	// #-1
  406fe8:	b	406f60 <ferror@plt+0x55c0>
  406fec:	nop
  406ff0:	mov	w2, #0x3a                  	// #58
  406ff4:	mov	x1, #0xffffffffffffffff    	// #-1
  406ff8:	b	406f60 <ferror@plt+0x55c0>
  406ffc:	nop
  407000:	mov	w2, #0x3a                  	// #58
  407004:	b	406f60 <ferror@plt+0x55c0>
  407008:	stp	x29, x30, [sp, #-160]!
  40700c:	mov	x29, sp
  407010:	add	x8, sp, #0x20
  407014:	stp	x19, x20, [sp, #16]
  407018:	mov	x20, x2
  40701c:	mov	w19, w0
  407020:	mov	w0, w1
  407024:	bl	405778 <ferror@plt+0x3dd8>
  407028:	ldp	x0, x1, [sp, #32]
  40702c:	stp	x0, x1, [sp, #104]
  407030:	add	x3, sp, #0x68
  407034:	ldr	w2, [sp, #116]
  407038:	mov	x1, x20
  40703c:	ldp	x6, x7, [sp, #48]
  407040:	mvn	w4, w2
  407044:	ldp	x8, x9, [sp, #64]
  407048:	and	w4, w4, #0x4000000
  40704c:	ldr	x5, [sp, #80]
  407050:	eor	w4, w4, w2
  407054:	mov	w0, w19
  407058:	mov	x2, #0xffffffffffffffff    	// #-1
  40705c:	str	w4, [sp, #116]
  407060:	stp	x6, x7, [sp, #120]
  407064:	stp	x8, x9, [sp, #136]
  407068:	str	x5, [sp, #152]
  40706c:	bl	406928 <ferror@plt+0x4f88>
  407070:	ldp	x19, x20, [sp, #16]
  407074:	ldp	x29, x30, [sp], #160
  407078:	ret
  40707c:	nop
  407080:	adrp	x5, 41d000 <ferror@plt+0x1b660>
  407084:	add	x5, x5, #0x3c8
  407088:	stp	x29, x30, [sp, #-80]!
  40708c:	mov	x6, x1
  407090:	mov	w1, #0xa                   	// #10
  407094:	mov	x29, sp
  407098:	ldp	x8, x9, [x5, #256]
  40709c:	stp	x8, x9, [sp, #24]
  4070a0:	cmp	x6, #0x0
  4070a4:	str	w1, [sp, #24]
  4070a8:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  4070ac:	ldp	x10, x11, [x5, #272]
  4070b0:	stp	x10, x11, [sp, #40]
  4070b4:	ldp	x8, x9, [x5, #288]
  4070b8:	stp	x8, x9, [sp, #56]
  4070bc:	ldr	x1, [x5, #304]
  4070c0:	str	x1, [sp, #72]
  4070c4:	b.eq	4070e8 <ferror@plt+0x5748>  // b.none
  4070c8:	mov	x5, x2
  4070cc:	mov	x1, x3
  4070d0:	mov	x2, x4
  4070d4:	add	x3, sp, #0x18
  4070d8:	stp	x6, x5, [sp, #64]
  4070dc:	bl	406928 <ferror@plt+0x4f88>
  4070e0:	ldp	x29, x30, [sp], #80
  4070e4:	ret
  4070e8:	bl	4017e0 <abort@plt>
  4070ec:	nop
  4070f0:	mov	x4, #0xffffffffffffffff    	// #-1
  4070f4:	b	407080 <ferror@plt+0x56e0>
  4070f8:	mov	x4, x1
  4070fc:	mov	x3, x2
  407100:	mov	x1, x0
  407104:	mov	x2, x4
  407108:	mov	w0, #0x0                   	// #0
  40710c:	mov	x4, #0xffffffffffffffff    	// #-1
  407110:	b	407080 <ferror@plt+0x56e0>
  407114:	nop
  407118:	mov	x4, x1
  40711c:	mov	x5, x2
  407120:	mov	x1, x0
  407124:	mov	x2, x4
  407128:	mov	w0, #0x0                   	// #0
  40712c:	mov	x4, x3
  407130:	mov	x3, x5
  407134:	b	407080 <ferror@plt+0x56e0>
  407138:	adrp	x3, 41d000 <ferror@plt+0x1b660>
  40713c:	add	x3, x3, #0x218
  407140:	add	x3, x3, #0x20
  407144:	b	406928 <ferror@plt+0x4f88>
  407148:	adrp	x3, 41d000 <ferror@plt+0x1b660>
  40714c:	add	x3, x3, #0x218
  407150:	mov	x2, x1
  407154:	add	x3, x3, #0x20
  407158:	mov	x1, x0
  40715c:	mov	w0, #0x0                   	// #0
  407160:	b	406928 <ferror@plt+0x4f88>
  407164:	nop
  407168:	adrp	x3, 41d000 <ferror@plt+0x1b660>
  40716c:	add	x3, x3, #0x218
  407170:	add	x3, x3, #0x20
  407174:	mov	x2, #0xffffffffffffffff    	// #-1
  407178:	b	406928 <ferror@plt+0x4f88>
  40717c:	nop
  407180:	adrp	x3, 41d000 <ferror@plt+0x1b660>
  407184:	add	x3, x3, #0x218
  407188:	mov	x1, x0
  40718c:	add	x3, x3, #0x20
  407190:	mov	x2, #0xffffffffffffffff    	// #-1
  407194:	mov	w0, #0x0                   	// #0
  407198:	b	406928 <ferror@plt+0x4f88>
  40719c:	nop
  4071a0:	sub	sp, sp, #0x50
  4071a4:	stp	x29, x30, [sp, #32]
  4071a8:	add	x29, sp, #0x20
  4071ac:	stp	x19, x20, [sp, #48]
  4071b0:	mov	x19, x5
  4071b4:	mov	x20, x4
  4071b8:	str	x21, [sp, #64]
  4071bc:	mov	x5, x3
  4071c0:	mov	x21, x0
  4071c4:	cbz	x1, 4073a0 <ferror@plt+0x5a00>
  4071c8:	mov	x4, x2
  4071cc:	mov	x3, x1
  4071d0:	adrp	x2, 40a000 <ferror@plt+0x8660>
  4071d4:	mov	w1, #0x1                   	// #1
  4071d8:	add	x2, x2, #0x7f0
  4071dc:	bl	401860 <__fprintf_chk@plt>
  4071e0:	mov	w2, #0x5                   	// #5
  4071e4:	adrp	x1, 40a000 <ferror@plt+0x8660>
  4071e8:	mov	x0, #0x0                   	// #0
  4071ec:	add	x1, x1, #0x808
  4071f0:	bl	401920 <dcgettext@plt>
  4071f4:	mov	x3, x0
  4071f8:	mov	w4, #0x7e3                 	// #2019
  4071fc:	mov	w1, #0x1                   	// #1
  407200:	mov	x0, x21
  407204:	adrp	x2, 40a000 <ferror@plt+0x8660>
  407208:	add	x2, x2, #0xb00
  40720c:	bl	401860 <__fprintf_chk@plt>
  407210:	mov	w2, #0x5                   	// #5
  407214:	adrp	x1, 40a000 <ferror@plt+0x8660>
  407218:	mov	x0, #0x0                   	// #0
  40721c:	add	x1, x1, #0x810
  407220:	bl	401920 <dcgettext@plt>
  407224:	mov	x1, x21
  407228:	bl	401930 <fputs_unlocked@plt>
  40722c:	cmp	x19, #0x5
  407230:	b.eq	4073bc <ferror@plt+0x5a1c>  // b.none
  407234:	b.hi	407288 <ferror@plt+0x58e8>  // b.pmore
  407238:	cmp	x19, #0x2
  40723c:	b.eq	4073fc <ferror@plt+0x5a5c>  // b.none
  407240:	b.ls	4072fc <ferror@plt+0x595c>  // b.plast
  407244:	cmp	x19, #0x3
  407248:	b.eq	40747c <ferror@plt+0x5adc>  // b.none
  40724c:	mov	w2, #0x5                   	// #5
  407250:	adrp	x1, 40a000 <ferror@plt+0x8660>
  407254:	mov	x0, #0x0                   	// #0
  407258:	add	x1, x1, #0x928
  40725c:	bl	401920 <dcgettext@plt>
  407260:	mov	x2, x0
  407264:	ldp	x3, x4, [x20]
  407268:	mov	x0, x21
  40726c:	ldp	x5, x6, [x20, #16]
  407270:	mov	w1, #0x1                   	// #1
  407274:	ldp	x29, x30, [sp, #32]
  407278:	ldp	x19, x20, [sp, #48]
  40727c:	ldr	x21, [sp, #64]
  407280:	add	sp, sp, #0x50
  407284:	b	401860 <__fprintf_chk@plt>
  407288:	cmp	x19, #0x8
  40728c:	b.eq	4074b8 <ferror@plt+0x5b18>  // b.none
  407290:	b.ls	407340 <ferror@plt+0x59a0>  // b.plast
  407294:	cmp	x19, #0x9
  407298:	b.ne	40746c <ferror@plt+0x5acc>  // b.any
  40729c:	adrp	x1, 40a000 <ferror@plt+0x8660>
  4072a0:	add	x1, x1, #0x9f8
  4072a4:	mov	w2, #0x5                   	// #5
  4072a8:	mov	x0, #0x0                   	// #0
  4072ac:	bl	401920 <dcgettext@plt>
  4072b0:	ldp	x7, x8, [x20, #32]
  4072b4:	mov	x2, x0
  4072b8:	ldp	x3, x4, [x20]
  4072bc:	mov	x0, x21
  4072c0:	ldp	x5, x6, [x20, #16]
  4072c4:	str	x8, [sp]
  4072c8:	mov	w1, #0x1                   	// #1
  4072cc:	ldr	x8, [x20, #48]
  4072d0:	str	x8, [sp, #8]
  4072d4:	ldr	x8, [x20, #56]
  4072d8:	str	x8, [sp, #16]
  4072dc:	ldr	x8, [x20, #64]
  4072e0:	str	x8, [sp, #24]
  4072e4:	bl	401860 <__fprintf_chk@plt>
  4072e8:	ldp	x29, x30, [sp, #32]
  4072ec:	ldp	x19, x20, [sp, #48]
  4072f0:	ldr	x21, [sp, #64]
  4072f4:	add	sp, sp, #0x50
  4072f8:	ret
  4072fc:	cbz	x19, 40738c <ferror@plt+0x59ec>
  407300:	cmp	x19, #0x1
  407304:	b.ne	40746c <ferror@plt+0x5acc>  // b.any
  407308:	mov	w2, #0x5                   	// #5
  40730c:	adrp	x1, 40a000 <ferror@plt+0x8660>
  407310:	mov	x0, #0x0                   	// #0
  407314:	add	x1, x1, #0x8e0
  407318:	bl	401920 <dcgettext@plt>
  40731c:	mov	x2, x0
  407320:	mov	w1, w19
  407324:	mov	x0, x21
  407328:	ldr	x3, [x20]
  40732c:	ldp	x29, x30, [sp, #32]
  407330:	ldp	x19, x20, [sp, #48]
  407334:	ldr	x21, [sp, #64]
  407338:	add	sp, sp, #0x50
  40733c:	b	401860 <__fprintf_chk@plt>
  407340:	cmp	x19, #0x6
  407344:	b.eq	407434 <ferror@plt+0x5a94>  // b.none
  407348:	cmp	x19, #0x7
  40734c:	b.ne	40746c <ferror@plt+0x5acc>  // b.any
  407350:	mov	w2, #0x5                   	// #5
  407354:	adrp	x1, 40a000 <ferror@plt+0x8660>
  407358:	mov	x0, #0x0                   	// #0
  40735c:	add	x1, x1, #0x998
  407360:	bl	401920 <dcgettext@plt>
  407364:	mov	x2, x0
  407368:	ldp	x7, x8, [x20, #32]
  40736c:	mov	x0, x21
  407370:	ldp	x3, x4, [x20]
  407374:	mov	w1, #0x1                   	// #1
  407378:	ldp	x5, x6, [x20, #16]
  40737c:	str	x8, [sp]
  407380:	ldr	x8, [x20, #48]
  407384:	str	x8, [sp, #8]
  407388:	bl	401860 <__fprintf_chk@plt>
  40738c:	ldp	x29, x30, [sp, #32]
  407390:	ldp	x19, x20, [sp, #48]
  407394:	ldr	x21, [sp, #64]
  407398:	add	sp, sp, #0x50
  40739c:	ret
  4073a0:	mov	x4, x3
  4073a4:	mov	w1, #0x1                   	// #1
  4073a8:	mov	x3, x2
  4073ac:	adrp	x2, 40a000 <ferror@plt+0x8660>
  4073b0:	add	x2, x2, #0x800
  4073b4:	bl	401860 <__fprintf_chk@plt>
  4073b8:	b	4071e0 <ferror@plt+0x5840>
  4073bc:	mov	w2, w19
  4073c0:	adrp	x1, 40a000 <ferror@plt+0x8660>
  4073c4:	mov	x0, #0x0                   	// #0
  4073c8:	add	x1, x1, #0x948
  4073cc:	bl	401920 <dcgettext@plt>
  4073d0:	mov	x2, x0
  4073d4:	ldp	x3, x4, [x20]
  4073d8:	mov	x0, x21
  4073dc:	ldp	x5, x6, [x20, #16]
  4073e0:	mov	w1, #0x1                   	// #1
  4073e4:	ldp	x29, x30, [sp, #32]
  4073e8:	ldr	x7, [x20, #32]
  4073ec:	ldp	x19, x20, [sp, #48]
  4073f0:	ldr	x21, [sp, #64]
  4073f4:	add	sp, sp, #0x50
  4073f8:	b	401860 <__fprintf_chk@plt>
  4073fc:	mov	w2, #0x5                   	// #5
  407400:	adrp	x1, 40a000 <ferror@plt+0x8660>
  407404:	mov	x0, #0x0                   	// #0
  407408:	add	x1, x1, #0x8f0
  40740c:	bl	401920 <dcgettext@plt>
  407410:	mov	x2, x0
  407414:	ldp	x3, x4, [x20]
  407418:	mov	x0, x21
  40741c:	ldp	x29, x30, [sp, #32]
  407420:	mov	w1, #0x1                   	// #1
  407424:	ldp	x19, x20, [sp, #48]
  407428:	ldr	x21, [sp, #64]
  40742c:	add	sp, sp, #0x50
  407430:	b	401860 <__fprintf_chk@plt>
  407434:	mov	w2, #0x5                   	// #5
  407438:	adrp	x1, 40a000 <ferror@plt+0x8660>
  40743c:	mov	x0, #0x0                   	// #0
  407440:	add	x1, x1, #0x970
  407444:	bl	401920 <dcgettext@plt>
  407448:	mov	x2, x0
  40744c:	ldp	x3, x4, [x20]
  407450:	mov	x0, x21
  407454:	ldp	x5, x6, [x20, #16]
  407458:	mov	w1, #0x1                   	// #1
  40745c:	ldp	x7, x8, [x20, #32]
  407460:	str	x8, [sp]
  407464:	bl	401860 <__fprintf_chk@plt>
  407468:	b	40738c <ferror@plt+0x59ec>
  40746c:	adrp	x1, 40a000 <ferror@plt+0x8660>
  407470:	mov	w2, #0x5                   	// #5
  407474:	add	x1, x1, #0xa30
  407478:	b	4072a8 <ferror@plt+0x5908>
  40747c:	mov	w2, #0x5                   	// #5
  407480:	adrp	x1, 40a000 <ferror@plt+0x8660>
  407484:	mov	x0, #0x0                   	// #0
  407488:	add	x1, x1, #0x908
  40748c:	bl	401920 <dcgettext@plt>
  407490:	mov	x2, x0
  407494:	ldp	x3, x4, [x20]
  407498:	mov	x0, x21
  40749c:	ldr	x5, [x20, #16]
  4074a0:	mov	w1, #0x1                   	// #1
  4074a4:	ldp	x29, x30, [sp, #32]
  4074a8:	ldp	x19, x20, [sp, #48]
  4074ac:	ldr	x21, [sp, #64]
  4074b0:	add	sp, sp, #0x50
  4074b4:	b	401860 <__fprintf_chk@plt>
  4074b8:	mov	w2, #0x5                   	// #5
  4074bc:	adrp	x1, 40a000 <ferror@plt+0x8660>
  4074c0:	mov	x0, #0x0                   	// #0
  4074c4:	add	x1, x1, #0x9c8
  4074c8:	bl	401920 <dcgettext@plt>
  4074cc:	mov	x2, x0
  4074d0:	ldp	x7, x8, [x20, #32]
  4074d4:	mov	x0, x21
  4074d8:	ldp	x3, x4, [x20]
  4074dc:	mov	w1, #0x1                   	// #1
  4074e0:	ldp	x5, x6, [x20, #16]
  4074e4:	str	x8, [sp]
  4074e8:	ldr	x8, [x20, #48]
  4074ec:	str	x8, [sp, #8]
  4074f0:	ldr	x8, [x20, #56]
  4074f4:	str	x8, [sp, #16]
  4074f8:	bl	401860 <__fprintf_chk@plt>
  4074fc:	b	40738c <ferror@plt+0x59ec>
  407500:	ldr	x5, [x4]
  407504:	cbz	x5, 407520 <ferror@plt+0x5b80>
  407508:	mov	x5, #0x0                   	// #0
  40750c:	nop
  407510:	add	x5, x5, #0x1
  407514:	ldr	x6, [x4, x5, lsl #3]
  407518:	cbnz	x6, 407510 <ferror@plt+0x5b70>
  40751c:	b	4071a0 <ferror@plt+0x5800>
  407520:	mov	x5, #0x0                   	// #0
  407524:	b	4071a0 <ferror@plt+0x5800>
  407528:	stp	x29, x30, [sp, #-96]!
  40752c:	mov	x5, #0x0                   	// #0
  407530:	mov	x29, sp
  407534:	add	x8, sp, #0x10
  407538:	ldr	w7, [x4, #24]
  40753c:	ldp	x6, x11, [x4]
  407540:	b	407568 <ferror@plt+0x5bc8>
  407544:	mov	x4, x6
  407548:	add	x8, x8, #0x8
  40754c:	and	x6, x10, #0xfffffffffffffff8
  407550:	ldr	x4, [x4]
  407554:	stur	x4, [x8, #-8]
  407558:	cbz	x4, 407598 <ferror@plt+0x5bf8>
  40755c:	add	x5, x5, #0x1
  407560:	cmp	x5, #0xa
  407564:	b.eq	407598 <ferror@plt+0x5bf8>  // b.none
  407568:	add	x10, x6, #0xf
  40756c:	add	w9, w7, #0x8
  407570:	tbz	w7, #31, 407544 <ferror@plt+0x5ba4>
  407574:	add	x4, x11, w7, sxtw
  407578:	add	x10, x6, #0xf
  40757c:	mov	w7, w9
  407580:	cmp	w9, #0x0
  407584:	b.gt	407544 <ferror@plt+0x5ba4>
  407588:	ldr	x4, [x4]
  40758c:	str	x4, [x8]
  407590:	add	x8, x8, #0x8
  407594:	cbnz	x4, 40755c <ferror@plt+0x5bbc>
  407598:	add	x4, sp, #0x10
  40759c:	bl	4071a0 <ferror@plt+0x5800>
  4075a0:	ldp	x29, x30, [sp], #96
  4075a4:	ret
  4075a8:	stp	x29, x30, [sp, #-288]!
  4075ac:	mov	w12, #0xffffffe0            	// #-32
  4075b0:	mov	w13, #0xffffff80            	// #-128
  4075b4:	mov	x29, sp
  4075b8:	add	x14, sp, #0x100
  4075bc:	add	x11, sp, #0x120
  4075c0:	add	x9, sp, #0x30
  4075c4:	mov	w8, w12
  4075c8:	mov	x10, #0x0                   	// #0
  4075cc:	stp	x11, x11, [sp, #16]
  4075d0:	str	x14, [sp, #32]
  4075d4:	stp	w12, w13, [sp, #40]
  4075d8:	str	q0, [sp, #128]
  4075dc:	str	q1, [sp, #144]
  4075e0:	str	q2, [sp, #160]
  4075e4:	str	q3, [sp, #176]
  4075e8:	str	q4, [sp, #192]
  4075ec:	str	q5, [sp, #208]
  4075f0:	str	q6, [sp, #224]
  4075f4:	str	q7, [sp, #240]
  4075f8:	stp	x4, x5, [sp, #256]
  4075fc:	stp	x6, x7, [sp, #272]
  407600:	b	407628 <ferror@plt+0x5c88>
  407604:	mov	x4, x11
  407608:	add	x9, x9, #0x8
  40760c:	add	x11, x11, #0x8
  407610:	ldr	x4, [x4]
  407614:	stur	x4, [x9, #-8]
  407618:	cbz	x4, 407654 <ferror@plt+0x5cb4>
  40761c:	add	x10, x10, #0x1
  407620:	cmp	x10, #0xa
  407624:	b.eq	407654 <ferror@plt+0x5cb4>  // b.none
  407628:	add	w5, w8, #0x8
  40762c:	tbz	w8, #31, 407604 <ferror@plt+0x5c64>
  407630:	add	x4, sp, #0x120
  407634:	cmp	w5, #0x0
  407638:	add	x4, x4, w8, sxtw
  40763c:	mov	w8, w5
  407640:	b.gt	407604 <ferror@plt+0x5c64>
  407644:	ldr	x4, [x4]
  407648:	str	x4, [x9]
  40764c:	add	x9, x9, #0x8
  407650:	cbnz	x4, 40761c <ferror@plt+0x5c7c>
  407654:	add	x4, sp, #0x30
  407658:	mov	x5, x10
  40765c:	bl	4071a0 <ferror@plt+0x5800>
  407660:	ldp	x29, x30, [sp], #288
  407664:	ret
  407668:	stp	x29, x30, [sp, #-16]!
  40766c:	mov	w2, #0x5                   	// #5
  407670:	adrp	x1, 40a000 <ferror@plt+0x8660>
  407674:	mov	x29, sp
  407678:	add	x1, x1, #0xa70
  40767c:	mov	x0, #0x0                   	// #0
  407680:	bl	401920 <dcgettext@plt>
  407684:	mov	x1, x0
  407688:	adrp	x2, 40a000 <ferror@plt+0x8660>
  40768c:	mov	w0, #0x1                   	// #1
  407690:	add	x2, x2, #0xa88
  407694:	bl	401760 <__printf_chk@plt>
  407698:	mov	w2, #0x5                   	// #5
  40769c:	adrp	x1, 40a000 <ferror@plt+0x8660>
  4076a0:	mov	x0, #0x0                   	// #0
  4076a4:	add	x1, x1, #0xaa0
  4076a8:	bl	401920 <dcgettext@plt>
  4076ac:	mov	x1, x0
  4076b0:	adrp	x3, 409000 <ferror@plt+0x7660>
  4076b4:	add	x3, x3, #0x990
  4076b8:	adrp	x2, 409000 <ferror@plt+0x7660>
  4076bc:	mov	w0, #0x1                   	// #1
  4076c0:	add	x2, x2, #0x9b8
  4076c4:	bl	401760 <__printf_chk@plt>
  4076c8:	mov	w2, #0x5                   	// #5
  4076cc:	adrp	x1, 40a000 <ferror@plt+0x8660>
  4076d0:	mov	x0, #0x0                   	// #0
  4076d4:	add	x1, x1, #0xab8
  4076d8:	bl	401920 <dcgettext@plt>
  4076dc:	ldp	x29, x30, [sp], #16
  4076e0:	adrp	x1, 41d000 <ferror@plt+0x1b660>
  4076e4:	ldr	x1, [x1, #656]
  4076e8:	b	401930 <fputs_unlocked@plt>
  4076ec:	nop
  4076f0:	stp	x29, x30, [sp, #-32]!
  4076f4:	mov	x29, sp
  4076f8:	str	x19, [sp, #16]
  4076fc:	mov	x19, x0
  407700:	bl	401710 <malloc@plt>
  407704:	cmp	x0, #0x0
  407708:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  40770c:	b.ne	40771c <ferror@plt+0x5d7c>  // b.any
  407710:	ldr	x19, [sp, #16]
  407714:	ldp	x29, x30, [sp], #32
  407718:	ret
  40771c:	bl	407948 <ferror@plt+0x5fa8>
  407720:	umulh	x2, x0, x1
  407724:	mul	x0, x0, x1
  407728:	cmp	x2, #0x0
  40772c:	cset	x1, ne  // ne = any
  407730:	tbnz	x0, #63, 40773c <ferror@plt+0x5d9c>
  407734:	cbnz	x1, 40773c <ferror@plt+0x5d9c>
  407738:	b	4076f0 <ferror@plt+0x5d50>
  40773c:	stp	x29, x30, [sp, #-16]!
  407740:	mov	x29, sp
  407744:	bl	407948 <ferror@plt+0x5fa8>
  407748:	b	4076f0 <ferror@plt+0x5d50>
  40774c:	nop
  407750:	stp	x29, x30, [sp, #-32]!
  407754:	cmp	x1, #0x0
  407758:	ccmp	x0, #0x0, #0x4, eq  // eq = none
  40775c:	mov	x29, sp
  407760:	b.ne	407788 <ferror@plt+0x5de8>  // b.any
  407764:	str	x19, [sp, #16]
  407768:	mov	x19, x1
  40776c:	bl	4017b0 <realloc@plt>
  407770:	cmp	x0, #0x0
  407774:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  407778:	b.ne	407798 <ferror@plt+0x5df8>  // b.any
  40777c:	ldr	x19, [sp, #16]
  407780:	ldp	x29, x30, [sp], #32
  407784:	ret
  407788:	bl	4018c0 <free@plt>
  40778c:	mov	x0, #0x0                   	// #0
  407790:	ldp	x29, x30, [sp], #32
  407794:	ret
  407798:	bl	407948 <ferror@plt+0x5fa8>
  40779c:	nop
  4077a0:	umulh	x3, x1, x2
  4077a4:	mul	x1, x1, x2
  4077a8:	cmp	x3, #0x0
  4077ac:	cset	x2, ne  // ne = any
  4077b0:	tbnz	x1, #63, 4077bc <ferror@plt+0x5e1c>
  4077b4:	cbnz	x2, 4077bc <ferror@plt+0x5e1c>
  4077b8:	b	407750 <ferror@plt+0x5db0>
  4077bc:	stp	x29, x30, [sp, #-16]!
  4077c0:	mov	x29, sp
  4077c4:	bl	407948 <ferror@plt+0x5fa8>
  4077c8:	mov	x4, x1
  4077cc:	ldr	x3, [x1]
  4077d0:	cbz	x0, 4077fc <ferror@plt+0x5e5c>
  4077d4:	mov	x1, #0x5555555555555555    	// #6148914691236517205
  4077d8:	movk	x1, #0x5554
  4077dc:	udiv	x1, x1, x2
  4077e0:	cmp	x1, x3
  4077e4:	b.ls	407818 <ferror@plt+0x5e78>  // b.plast
  4077e8:	add	x1, x3, #0x1
  4077ec:	add	x3, x1, x3, lsr #1
  4077f0:	mul	x1, x3, x2
  4077f4:	str	x3, [x4]
  4077f8:	b	407750 <ferror@plt+0x5db0>
  4077fc:	cbz	x3, 407824 <ferror@plt+0x5e84>
  407800:	umulh	x5, x3, x2
  407804:	mul	x1, x3, x2
  407808:	cmp	x5, #0x0
  40780c:	cset	x2, ne  // ne = any
  407810:	tbnz	x1, #63, 407818 <ferror@plt+0x5e78>
  407814:	cbz	x2, 4077f4 <ferror@plt+0x5e54>
  407818:	stp	x29, x30, [sp, #-16]!
  40781c:	mov	x29, sp
  407820:	bl	407948 <ferror@plt+0x5fa8>
  407824:	mov	x3, #0x80                  	// #128
  407828:	cmp	x2, x3
  40782c:	udiv	x3, x3, x2
  407830:	cinc	x3, x3, hi  // hi = pmore
  407834:	b	407800 <ferror@plt+0x5e60>
  407838:	mov	x2, x1
  40783c:	ldr	x1, [x1]
  407840:	cbz	x0, 407864 <ferror@plt+0x5ec4>
  407844:	mov	x3, #0x5555555555555555    	// #6148914691236517205
  407848:	movk	x3, #0x5553
  40784c:	cmp	x1, x3
  407850:	b.hi	40787c <ferror@plt+0x5edc>  // b.pmore
  407854:	add	x3, x1, #0x1
  407858:	add	x1, x3, x1, lsr #1
  40785c:	str	x1, [x2]
  407860:	b	407750 <ferror@plt+0x5db0>
  407864:	cmp	x1, #0x0
  407868:	cbnz	x1, 407878 <ferror@plt+0x5ed8>
  40786c:	mov	x1, #0x80                  	// #128
  407870:	str	x1, [x2]
  407874:	b	407750 <ferror@plt+0x5db0>
  407878:	b.ge	40785c <ferror@plt+0x5ebc>  // b.tcont
  40787c:	stp	x29, x30, [sp, #-16]!
  407880:	mov	x29, sp
  407884:	bl	407948 <ferror@plt+0x5fa8>
  407888:	stp	x29, x30, [sp, #-32]!
  40788c:	mov	x29, sp
  407890:	str	x19, [sp, #16]
  407894:	mov	x19, x0
  407898:	bl	4076f0 <ferror@plt+0x5d50>
  40789c:	mov	x2, x19
  4078a0:	mov	w1, #0x0                   	// #0
  4078a4:	ldr	x19, [sp, #16]
  4078a8:	ldp	x29, x30, [sp], #32
  4078ac:	b	401770 <memset@plt>
  4078b0:	umulh	x4, x0, x1
  4078b4:	stp	x29, x30, [sp, #-16]!
  4078b8:	mul	x2, x0, x1
  4078bc:	cmp	x4, #0x0
  4078c0:	mov	x29, sp
  4078c4:	cset	x3, ne  // ne = any
  4078c8:	tbnz	x2, #63, 4078e0 <ferror@plt+0x5f40>
  4078cc:	cbnz	x3, 4078e0 <ferror@plt+0x5f40>
  4078d0:	bl	4017a0 <calloc@plt>
  4078d4:	cbz	x0, 4078e0 <ferror@plt+0x5f40>
  4078d8:	ldp	x29, x30, [sp], #16
  4078dc:	ret
  4078e0:	bl	407948 <ferror@plt+0x5fa8>
  4078e4:	nop
  4078e8:	stp	x29, x30, [sp, #-32]!
  4078ec:	mov	x29, sp
  4078f0:	stp	x19, x20, [sp, #16]
  4078f4:	mov	x19, x1
  4078f8:	mov	x20, x0
  4078fc:	mov	x0, x1
  407900:	bl	4076f0 <ferror@plt+0x5d50>
  407904:	mov	x2, x19
  407908:	mov	x1, x20
  40790c:	ldp	x19, x20, [sp, #16]
  407910:	ldp	x29, x30, [sp], #32
  407914:	b	4015f0 <memcpy@plt>
  407918:	stp	x29, x30, [sp, #-32]!
  40791c:	mov	x29, sp
  407920:	str	x19, [sp, #16]
  407924:	mov	x19, x0
  407928:	bl	401620 <strlen@plt>
  40792c:	mov	x1, x0
  407930:	mov	x0, x19
  407934:	add	x1, x1, #0x1
  407938:	ldr	x19, [sp, #16]
  40793c:	ldp	x29, x30, [sp], #32
  407940:	b	4078e8 <ferror@plt+0x5f48>
  407944:	nop
  407948:	stp	x29, x30, [sp, #-32]!
  40794c:	adrp	x0, 41d000 <ferror@plt+0x1b660>
  407950:	mov	w2, #0x5                   	// #5
  407954:	mov	x29, sp
  407958:	str	x19, [sp, #16]
  40795c:	adrp	x1, 40a000 <ferror@plt+0x8660>
  407960:	ldr	w19, [x0, #528]
  407964:	add	x1, x1, #0xb30
  407968:	mov	x0, #0x0                   	// #0
  40796c:	bl	401920 <dcgettext@plt>
  407970:	adrp	x2, 40a000 <ferror@plt+0x8660>
  407974:	mov	x3, x0
  407978:	add	x2, x2, #0x320
  40797c:	mov	w0, w19
  407980:	mov	w1, #0x0                   	// #0
  407984:	bl	401650 <error@plt>
  407988:	bl	4017e0 <abort@plt>
  40798c:	nop
  407990:	stp	x29, x30, [sp, #-112]!
  407994:	mov	x2, x0
  407998:	mov	x29, sp
  40799c:	stp	x19, x20, [sp, #16]
  4079a0:	adrp	x20, 41d000 <ferror@plt+0x1b660>
  4079a4:	add	x3, sp, #0x30
  4079a8:	ldp	x6, x7, [x1]
  4079ac:	stp	x6, x7, [sp, #80]
  4079b0:	ldp	x4, x5, [x1, #16]
  4079b4:	mov	w1, #0x1                   	// #1
  4079b8:	ldr	x0, [x20, #656]
  4079bc:	stp	x6, x7, [sp, #48]
  4079c0:	stp	x4, x5, [sp, #64]
  4079c4:	stp	x4, x5, [sp, #96]
  4079c8:	bl	401780 <__vfprintf_chk@plt>
  4079cc:	mov	w19, w0
  4079d0:	tbnz	w0, #31, 4079e4 <ferror@plt+0x6044>
  4079d4:	mov	w0, w19
  4079d8:	ldp	x19, x20, [sp, #16]
  4079dc:	ldp	x29, x30, [sp], #112
  4079e0:	ret
  4079e4:	ldr	x0, [x20, #656]
  4079e8:	bl	4019a0 <ferror@plt>
  4079ec:	cbnz	w0, 4079d4 <ferror@plt+0x6034>
  4079f0:	adrp	x0, 41d000 <ferror@plt+0x1b660>
  4079f4:	str	x21, [sp, #32]
  4079f8:	ldr	w20, [x0, #528]
  4079fc:	bl	401980 <__errno_location@plt>
  407a00:	mov	x3, x0
  407a04:	mov	w2, #0x5                   	// #5
  407a08:	adrp	x1, 40a000 <ferror@plt+0x8660>
  407a0c:	mov	x0, #0x0                   	// #0
  407a10:	add	x1, x1, #0xb48
  407a14:	ldr	w21, [x3]
  407a18:	bl	401920 <dcgettext@plt>
  407a1c:	mov	x2, x0
  407a20:	mov	w0, w20
  407a24:	mov	w1, w21
  407a28:	bl	401650 <error@plt>
  407a2c:	ldr	x21, [sp, #32]
  407a30:	b	4079d4 <ferror@plt+0x6034>
  407a34:	nop
  407a38:	stp	x29, x30, [sp, #-272]!
  407a3c:	mov	w9, #0xffffffc8            	// #-56
  407a40:	mov	w8, #0xffffff80            	// #-128
  407a44:	mov	x29, sp
  407a48:	add	x10, sp, #0xd0
  407a4c:	add	x11, sp, #0x110
  407a50:	stp	x11, x11, [sp, #48]
  407a54:	str	x10, [sp, #64]
  407a58:	stp	w9, w8, [sp, #72]
  407a5c:	ldp	x10, x11, [sp, #48]
  407a60:	stp	x10, x11, [sp, #16]
  407a64:	ldp	x8, x9, [sp, #64]
  407a68:	stp	x8, x9, [sp, #32]
  407a6c:	str	q0, [sp, #80]
  407a70:	str	q1, [sp, #96]
  407a74:	str	q2, [sp, #112]
  407a78:	str	q3, [sp, #128]
  407a7c:	str	q4, [sp, #144]
  407a80:	str	q5, [sp, #160]
  407a84:	str	q6, [sp, #176]
  407a88:	str	q7, [sp, #192]
  407a8c:	stp	x1, x2, [sp, #216]
  407a90:	add	x1, sp, #0x10
  407a94:	stp	x3, x4, [sp, #232]
  407a98:	stp	x5, x6, [sp, #248]
  407a9c:	str	x7, [sp, #264]
  407aa0:	bl	407990 <ferror@plt+0x5ff0>
  407aa4:	ldp	x29, x30, [sp], #272
  407aa8:	ret
  407aac:	nop
  407ab0:	mov	x4, x2
  407ab4:	stp	x29, x30, [sp, #-112]!
  407ab8:	mov	x2, x1
  407abc:	mov	x29, sp
  407ac0:	ldp	x6, x7, [x4]
  407ac4:	stp	x6, x7, [sp, #48]
  407ac8:	add	x3, sp, #0x30
  407acc:	ldp	x4, x5, [x4, #16]
  407ad0:	mov	w1, #0x1                   	// #1
  407ad4:	stp	x19, x20, [sp, #16]
  407ad8:	mov	x20, x0
  407adc:	stp	x4, x5, [sp, #64]
  407ae0:	stp	x6, x7, [sp, #80]
  407ae4:	stp	x4, x5, [sp, #96]
  407ae8:	bl	401780 <__vfprintf_chk@plt>
  407aec:	mov	w19, w0
  407af0:	tbnz	w0, #31, 407b04 <ferror@plt+0x6164>
  407af4:	mov	w0, w19
  407af8:	ldp	x19, x20, [sp, #16]
  407afc:	ldp	x29, x30, [sp], #112
  407b00:	ret
  407b04:	mov	x0, x20
  407b08:	bl	4019a0 <ferror@plt>
  407b0c:	cbnz	w0, 407af4 <ferror@plt+0x6154>
  407b10:	adrp	x0, 41d000 <ferror@plt+0x1b660>
  407b14:	str	x21, [sp, #32]
  407b18:	ldr	w20, [x0, #528]
  407b1c:	bl	401980 <__errno_location@plt>
  407b20:	mov	x3, x0
  407b24:	mov	w2, #0x5                   	// #5
  407b28:	adrp	x1, 40a000 <ferror@plt+0x8660>
  407b2c:	mov	x0, #0x0                   	// #0
  407b30:	add	x1, x1, #0xb48
  407b34:	ldr	w21, [x3]
  407b38:	bl	401920 <dcgettext@plt>
  407b3c:	mov	x2, x0
  407b40:	mov	w0, w20
  407b44:	mov	w1, w21
  407b48:	bl	401650 <error@plt>
  407b4c:	ldr	x21, [sp, #32]
  407b50:	b	407af4 <ferror@plt+0x6154>
  407b54:	nop
  407b58:	stp	x29, x30, [sp, #-256]!
  407b5c:	mov	w9, #0xffffffd0            	// #-48
  407b60:	mov	w8, #0xffffff80            	// #-128
  407b64:	mov	x29, sp
  407b68:	add	x10, sp, #0xd0
  407b6c:	add	x11, sp, #0x100
  407b70:	stp	x11, x11, [sp, #48]
  407b74:	str	x10, [sp, #64]
  407b78:	stp	w9, w8, [sp, #72]
  407b7c:	ldp	x10, x11, [sp, #48]
  407b80:	stp	x10, x11, [sp, #16]
  407b84:	ldp	x8, x9, [sp, #64]
  407b88:	stp	x8, x9, [sp, #32]
  407b8c:	str	q0, [sp, #80]
  407b90:	str	q1, [sp, #96]
  407b94:	str	q2, [sp, #112]
  407b98:	str	q3, [sp, #128]
  407b9c:	str	q4, [sp, #144]
  407ba0:	str	q5, [sp, #160]
  407ba4:	str	q6, [sp, #176]
  407ba8:	str	q7, [sp, #192]
  407bac:	stp	x2, x3, [sp, #208]
  407bb0:	add	x2, sp, #0x10
  407bb4:	stp	x4, x5, [sp, #224]
  407bb8:	stp	x6, x7, [sp, #240]
  407bbc:	bl	407ab0 <ferror@plt+0x6110>
  407bc0:	ldp	x29, x30, [sp], #256
  407bc4:	ret
  407bc8:	stp	x29, x30, [sp, #-64]!
  407bcc:	adrp	x5, 41d000 <ferror@plt+0x1b660>
  407bd0:	sub	w0, w0, #0x1
  407bd4:	mov	x29, sp
  407bd8:	stp	x21, x22, [sp, #32]
  407bdc:	cmp	w0, #0x3
  407be0:	ldr	w21, [x5, #528]
  407be4:	stp	x19, x20, [sp, #16]
  407be8:	b.hi	407c40 <ferror@plt+0x62a0>  // b.pmore
  407bec:	mov	w6, w1
  407bf0:	adrp	x1, 40a000 <ferror@plt+0x8660>
  407bf4:	add	x1, x1, #0xbd8
  407bf8:	mov	x20, x4
  407bfc:	sxtw	x4, w6
  407c00:	ldr	x1, [x1, w0, uxtw #3]
  407c04:	tbnz	w6, #31, 407c44 <ferror@plt+0x62a4>
  407c08:	lsl	x4, x4, #5
  407c0c:	adrp	x19, 40a000 <ferror@plt+0x8660>
  407c10:	add	x19, x19, #0xb68
  407c14:	ldr	x22, [x3, x4]
  407c18:	mov	w2, #0x5                   	// #5
  407c1c:	mov	x0, #0x0                   	// #0
  407c20:	bl	401920 <dcgettext@plt>
  407c24:	mov	x5, x20
  407c28:	mov	x2, x0
  407c2c:	mov	x4, x22
  407c30:	mov	x3, x19
  407c34:	mov	w0, w21
  407c38:	mov	w1, #0x0                   	// #0
  407c3c:	bl	401650 <error@plt>
  407c40:	bl	4017e0 <abort@plt>
  407c44:	adrp	x19, 40a000 <ferror@plt+0x8660>
  407c48:	add	x19, x19, #0xb68
  407c4c:	and	w2, w2, #0xff
  407c50:	sub	x19, x19, x4
  407c54:	add	x22, sp, #0x38
  407c58:	strb	w2, [sp, #56]
  407c5c:	strb	wzr, [sp, #57]
  407c60:	b	407c18 <ferror@plt+0x6278>
  407c64:	nop
  407c68:	stp	x29, x30, [sp, #-112]!
  407c6c:	cmp	w2, #0x24
  407c70:	mov	x29, sp
  407c74:	stp	x19, x20, [sp, #16]
  407c78:	stp	x21, x22, [sp, #32]
  407c7c:	stp	x23, x24, [sp, #48]
  407c80:	b.hi	408198 <ferror@plt+0x67f8>  // b.pmore
  407c84:	cmp	x1, #0x0
  407c88:	mov	x19, x0
  407c8c:	add	x0, sp, #0x68
  407c90:	mov	x21, x3
  407c94:	csel	x24, x0, x1, eq  // eq = none
  407c98:	mov	w22, w2
  407c9c:	mov	x23, x4
  407ca0:	stp	x27, x28, [sp, #80]
  407ca4:	bl	401980 <__errno_location@plt>
  407ca8:	str	wzr, [x0]
  407cac:	mov	x20, x0
  407cb0:	bl	401880 <__ctype_b_loc@plt>
  407cb4:	ldrb	w3, [x19]
  407cb8:	mov	x5, x19
  407cbc:	ldr	x1, [x0]
  407cc0:	b	407cc8 <ferror@plt+0x6328>
  407cc4:	ldrb	w3, [x5, #1]!
  407cc8:	ubfiz	x4, x3, #1, #8
  407ccc:	ldrh	w4, [x1, x4]
  407cd0:	tbnz	w4, #13, 407cc4 <ferror@plt+0x6324>
  407cd4:	cmp	w3, #0x2d
  407cd8:	b.eq	407d60 <ferror@plt+0x63c0>  // b.none
  407cdc:	mov	w2, w22
  407ce0:	mov	x1, x24
  407ce4:	mov	x0, x19
  407ce8:	mov	w3, #0x0                   	// #0
  407cec:	stp	x25, x26, [sp, #64]
  407cf0:	bl	401790 <__strtoul_internal@plt>
  407cf4:	mov	x26, x0
  407cf8:	ldr	x28, [x24]
  407cfc:	cmp	x28, x19
  407d00:	b.eq	407d50 <ferror@plt+0x63b0>  // b.none
  407d04:	ldr	w0, [x20]
  407d08:	cbz	w0, 407d48 <ferror@plt+0x63a8>
  407d0c:	cmp	w0, #0x22
  407d10:	mov	w27, #0x1                   	// #1
  407d14:	b.ne	407d5c <ferror@plt+0x63bc>  // b.any
  407d18:	cbz	x23, 407d24 <ferror@plt+0x6384>
  407d1c:	ldrb	w25, [x28]
  407d20:	cbnz	w25, 407ffc <ferror@plt+0x665c>
  407d24:	str	x26, [x21]
  407d28:	mov	w0, w27
  407d2c:	ldp	x19, x20, [sp, #16]
  407d30:	ldp	x21, x22, [sp, #32]
  407d34:	ldp	x23, x24, [sp, #48]
  407d38:	ldp	x25, x26, [sp, #64]
  407d3c:	ldp	x27, x28, [sp, #80]
  407d40:	ldp	x29, x30, [sp], #112
  407d44:	ret
  407d48:	mov	w27, #0x0                   	// #0
  407d4c:	b	407d18 <ferror@plt+0x6378>
  407d50:	cbz	x23, 407d5c <ferror@plt+0x63bc>
  407d54:	ldrb	w25, [x19]
  407d58:	cbnz	w25, 407d80 <ferror@plt+0x63e0>
  407d5c:	ldp	x25, x26, [sp, #64]
  407d60:	mov	w27, #0x4                   	// #4
  407d64:	mov	w0, w27
  407d68:	ldp	x19, x20, [sp, #16]
  407d6c:	ldp	x21, x22, [sp, #32]
  407d70:	ldp	x23, x24, [sp, #48]
  407d74:	ldp	x27, x28, [sp, #80]
  407d78:	ldp	x29, x30, [sp], #112
  407d7c:	ret
  407d80:	mov	w1, w25
  407d84:	mov	x0, x23
  407d88:	mov	w27, #0x0                   	// #0
  407d8c:	mov	x26, #0x1                   	// #1
  407d90:	bl	4018e0 <strchr@plt>
  407d94:	cbz	x0, 407d5c <ferror@plt+0x63bc>
  407d98:	sub	w2, w25, #0x45
  407d9c:	and	w2, w2, #0xff
  407da0:	cmp	w2, #0x2f
  407da4:	b.hi	407e2c <ferror@plt+0x648c>  // b.pmore
  407da8:	mov	x3, #0x8945                	// #35141
  407dac:	mov	x19, #0x1                   	// #1
  407db0:	movk	x3, #0x30, lsl #16
  407db4:	lsl	x2, x19, x2
  407db8:	movk	x3, #0x8144, lsl #32
  407dbc:	mov	w22, w19
  407dc0:	tst	x2, x3
  407dc4:	mov	x20, #0x400                 	// #1024
  407dc8:	b.ne	407f90 <ferror@plt+0x65f0>  // b.any
  407dcc:	cmp	w25, #0x5a
  407dd0:	b.eq	40815c <ferror@plt+0x67bc>  // b.none
  407dd4:	b.hi	407ec4 <ferror@plt+0x6524>  // b.pmore
  407dd8:	cmp	w25, #0x4d
  407ddc:	b.eq	407f6c <ferror@plt+0x65cc>  // b.none
  407de0:	b.hi	407e5c <ferror@plt+0x64bc>  // b.pmore
  407de4:	cmp	w25, #0x45
  407de8:	b.eq	40810c <ferror@plt+0x676c>  // b.none
  407dec:	b.ls	407e38 <ferror@plt+0x6498>  // b.plast
  407df0:	cmp	w25, #0x47
  407df4:	b.eq	407ee0 <ferror@plt+0x6540>  // b.none
  407df8:	cmp	w25, #0x4b
  407dfc:	b.ne	40800c <ferror@plt+0x666c>  // b.any
  407e00:	sxtw	x19, w22
  407e04:	umulh	x0, x26, x20
  407e08:	cbnz	x0, 407f84 <ferror@plt+0x65e4>
  407e0c:	mul	x26, x26, x20
  407e10:	add	x0, x28, x19
  407e14:	str	x0, [x24]
  407e18:	orr	w0, w27, #0x2
  407e1c:	ldrb	w1, [x28, x19]
  407e20:	cmp	w1, #0x0
  407e24:	csel	w27, w0, w27, ne  // ne = any
  407e28:	b	407d24 <ferror@plt+0x6384>
  407e2c:	mov	w22, #0x1                   	// #1
  407e30:	mov	x20, #0x400                 	// #1024
  407e34:	b	407dcc <ferror@plt+0x642c>
  407e38:	sxtw	x19, w22
  407e3c:	cmp	w25, #0x42
  407e40:	b.ne	40800c <ferror@plt+0x666c>  // b.any
  407e44:	lsr	x0, x26, #54
  407e48:	lsl	x26, x26, #10
  407e4c:	cmp	x0, #0x0
  407e50:	csinc	w27, w27, wzr, eq  // eq = none
  407e54:	csinv	x26, x26, xzr, eq  // eq = none
  407e58:	b	407e10 <ferror@plt+0x6470>
  407e5c:	cmp	w25, #0x54
  407e60:	b.eq	408134 <ferror@plt+0x6794>  // b.none
  407e64:	sxtw	x19, w22
  407e68:	cmp	w25, #0x59
  407e6c:	b.ne	407e94 <ferror@plt+0x64f4>  // b.any
  407e70:	mov	w0, #0x8                   	// #8
  407e74:	mov	w2, #0x0                   	// #0
  407e78:	umulh	x1, x26, x20
  407e7c:	cbnz	x1, 4081dc <ferror@plt+0x683c>
  407e80:	mul	x26, x26, x20
  407e84:	subs	w0, w0, #0x1
  407e88:	b.ne	407e78 <ferror@plt+0x64d8>  // b.any
  407e8c:	orr	w27, w27, w2
  407e90:	b	407e10 <ferror@plt+0x6470>
  407e94:	sxtw	x19, w22
  407e98:	cmp	w25, #0x50
  407e9c:	b.ne	40800c <ferror@plt+0x666c>  // b.any
  407ea0:	mov	w0, #0x5                   	// #5
  407ea4:	mov	w2, #0x0                   	// #0
  407ea8:	umulh	x1, x26, x20
  407eac:	cbnz	x1, 4081d0 <ferror@plt+0x6830>
  407eb0:	mul	x26, x26, x20
  407eb4:	subs	w0, w0, #0x1
  407eb8:	b.ne	407ea8 <ferror@plt+0x6508>  // b.any
  407ebc:	orr	w27, w27, w2
  407ec0:	b	407e10 <ferror@plt+0x6470>
  407ec4:	cmp	w25, #0x6b
  407ec8:	b.eq	407e00 <ferror@plt+0x6460>  // b.none
  407ecc:	b.hi	407f38 <ferror@plt+0x6598>  // b.pmore
  407ed0:	cmp	w25, #0x63
  407ed4:	b.eq	408104 <ferror@plt+0x6764>  // b.none
  407ed8:	cmp	w25, #0x67
  407edc:	b.ne	407f14 <ferror@plt+0x6574>  // b.any
  407ee0:	sxtw	x19, w22
  407ee4:	umulh	x0, x26, x20
  407ee8:	cbnz	x0, 4081c0 <ferror@plt+0x6820>
  407eec:	mul	x26, x26, x20
  407ef0:	umulh	x0, x26, x20
  407ef4:	cbnz	x0, 4081c0 <ferror@plt+0x6820>
  407ef8:	mul	x26, x26, x20
  407efc:	umulh	x0, x26, x20
  407f00:	cbnz	x0, 4081c0 <ferror@plt+0x6820>
  407f04:	mov	w0, #0x0                   	// #0
  407f08:	mul	x26, x26, x20
  407f0c:	orr	w27, w27, w0
  407f10:	b	407e10 <ferror@plt+0x6470>
  407f14:	sxtw	x19, w22
  407f18:	cmp	w25, #0x62
  407f1c:	b.ne	40800c <ferror@plt+0x666c>  // b.any
  407f20:	lsr	x0, x26, #55
  407f24:	lsl	x26, x26, #9
  407f28:	cmp	x0, #0x0
  407f2c:	csinc	w27, w27, wzr, eq  // eq = none
  407f30:	csinv	x26, x26, xzr, eq  // eq = none
  407f34:	b	407e10 <ferror@plt+0x6470>
  407f38:	cmp	w25, #0x74
  407f3c:	b.eq	408134 <ferror@plt+0x6794>  // b.none
  407f40:	cmp	w25, #0x77
  407f44:	sxtw	x19, w22
  407f48:	b.ne	407f64 <ferror@plt+0x65c4>  // b.any
  407f4c:	lsr	x0, x26, #63
  407f50:	lsl	x26, x26, #1
  407f54:	cmp	x0, #0x0
  407f58:	csinc	w27, w27, wzr, eq  // eq = none
  407f5c:	csinv	x26, x26, xzr, eq  // eq = none
  407f60:	b	407e10 <ferror@plt+0x6470>
  407f64:	cmp	w25, #0x6d
  407f68:	b.ne	40800c <ferror@plt+0x666c>  // b.any
  407f6c:	sxtw	x19, w22
  407f70:	umulh	x0, x26, x20
  407f74:	cbnz	x0, 407f84 <ferror@plt+0x65e4>
  407f78:	mul	x26, x26, x20
  407f7c:	umulh	x0, x26, x20
  407f80:	cbz	x0, 407e0c <ferror@plt+0x646c>
  407f84:	mov	w27, #0x1                   	// #1
  407f88:	mov	x26, #0xffffffffffffffff    	// #-1
  407f8c:	b	407e10 <ferror@plt+0x6470>
  407f90:	mov	x0, x23
  407f94:	mov	w1, #0x30                  	// #48
  407f98:	bl	4018e0 <strchr@plt>
  407f9c:	cbz	x0, 407dcc <ferror@plt+0x642c>
  407fa0:	ldrb	w0, [x28, #1]
  407fa4:	cmp	w0, #0x44
  407fa8:	b.eq	408054 <ferror@plt+0x66b4>  // b.none
  407fac:	cmp	w0, #0x69
  407fb0:	b.eq	408014 <ferror@plt+0x6674>  // b.none
  407fb4:	cmp	w0, #0x42
  407fb8:	b.eq	408054 <ferror@plt+0x66b4>  // b.none
  407fbc:	cmp	w25, #0x5a
  407fc0:	b.eq	408028 <ferror@plt+0x6688>  // b.none
  407fc4:	b.hi	40807c <ferror@plt+0x66dc>  // b.pmore
  407fc8:	cmp	w25, #0x4d
  407fcc:	b.eq	408074 <ferror@plt+0x66d4>  // b.none
  407fd0:	b.hi	4080a8 <ferror@plt+0x6708>  // b.pmore
  407fd4:	cmp	w25, #0x45
  407fd8:	b.eq	408184 <ferror@plt+0x67e4>  // b.none
  407fdc:	b.ls	4080c4 <ferror@plt+0x6724>  // b.plast
  407fe0:	cmp	w25, #0x47
  407fe4:	b.eq	408164 <ferror@plt+0x67c4>  // b.none
  407fe8:	cmp	w25, #0x4b
  407fec:	b.ne	40800c <ferror@plt+0x666c>  // b.any
  407ff0:	mov	x19, #0x1                   	// #1
  407ff4:	mov	x20, #0x400                 	// #1024
  407ff8:	b	407e04 <ferror@plt+0x6464>
  407ffc:	mov	w1, w25
  408000:	mov	x0, x23
  408004:	bl	4018e0 <strchr@plt>
  408008:	cbnz	x0, 407d98 <ferror@plt+0x63f8>
  40800c:	orr	w27, w27, #0x2
  408010:	b	407d24 <ferror@plt+0x6384>
  408014:	ldrb	w1, [x28, #2]
  408018:	mov	w0, #0x3                   	// #3
  40801c:	cmp	w1, #0x42
  408020:	csel	w22, w19, w0, ne  // ne = any
  408024:	b	407dcc <ferror@plt+0x642c>
  408028:	mov	x20, #0x400                 	// #1024
  40802c:	mov	w0, #0x7                   	// #7
  408030:	mov	w2, #0x0                   	// #0
  408034:	nop
  408038:	umulh	x1, x26, x20
  40803c:	cbnz	x1, 4081f4 <ferror@plt+0x6854>
  408040:	mul	x26, x26, x20
  408044:	subs	w0, w0, #0x1
  408048:	b.ne	408038 <ferror@plt+0x6698>  // b.any
  40804c:	orr	w27, w27, w2
  408050:	b	407e10 <ferror@plt+0x6470>
  408054:	mov	w22, #0x2                   	// #2
  408058:	mov	x20, #0x3e8                 	// #1000
  40805c:	b	407dcc <ferror@plt+0x642c>
  408060:	cmp	w25, #0x6b
  408064:	b.eq	407ff0 <ferror@plt+0x6650>  // b.none
  408068:	cmp	w25, #0x6d
  40806c:	mov	x19, #0x1                   	// #1
  408070:	b.ne	40800c <ferror@plt+0x666c>  // b.any
  408074:	mov	x20, #0x400                 	// #1024
  408078:	b	407f70 <ferror@plt+0x65d0>
  40807c:	cmp	w25, #0x67
  408080:	b.eq	408190 <ferror@plt+0x67f0>  // b.none
  408084:	b.ls	4080d8 <ferror@plt+0x6738>  // b.plast
  408088:	cmp	w25, #0x74
  40808c:	b.eq	408178 <ferror@plt+0x67d8>  // b.none
  408090:	b.ls	408060 <ferror@plt+0x66c0>  // b.plast
  408094:	cmp	w25, #0x77
  408098:	mov	x19, #0x1                   	// #1
  40809c:	b.eq	407f4c <ferror@plt+0x65ac>  // b.none
  4080a0:	orr	w27, w27, #0x2
  4080a4:	b	407d24 <ferror@plt+0x6384>
  4080a8:	cmp	w25, #0x54
  4080ac:	b.eq	408178 <ferror@plt+0x67d8>  // b.none
  4080b0:	cmp	w25, #0x59
  4080b4:	b.ne	4080f0 <ferror@plt+0x6750>  // b.any
  4080b8:	mov	x19, #0x1                   	// #1
  4080bc:	mov	x20, #0x400                 	// #1024
  4080c0:	b	407e70 <ferror@plt+0x64d0>
  4080c4:	cmp	w25, #0x42
  4080c8:	mov	x19, #0x1                   	// #1
  4080cc:	b.eq	407e44 <ferror@plt+0x64a4>  // b.none
  4080d0:	orr	w27, w27, #0x2
  4080d4:	b	407d24 <ferror@plt+0x6384>
  4080d8:	cmp	w25, #0x62
  4080dc:	b.eq	408170 <ferror@plt+0x67d0>  // b.none
  4080e0:	cmp	w25, #0x63
  4080e4:	mov	x19, #0x1                   	// #1
  4080e8:	b.eq	407e10 <ferror@plt+0x6470>  // b.none
  4080ec:	b	40800c <ferror@plt+0x666c>
  4080f0:	cmp	w25, #0x50
  4080f4:	b.ne	40800c <ferror@plt+0x666c>  // b.any
  4080f8:	mov	x19, #0x1                   	// #1
  4080fc:	mov	x20, #0x400                 	// #1024
  408100:	b	407ea0 <ferror@plt+0x6500>
  408104:	sxtw	x19, w22
  408108:	b	407e10 <ferror@plt+0x6470>
  40810c:	sxtw	x19, w22
  408110:	mov	w0, #0x6                   	// #6
  408114:	mov	w2, #0x0                   	// #0
  408118:	umulh	x1, x26, x20
  40811c:	cbnz	x1, 4081e8 <ferror@plt+0x6848>
  408120:	mul	x26, x26, x20
  408124:	subs	w0, w0, #0x1
  408128:	b.ne	408118 <ferror@plt+0x6778>  // b.any
  40812c:	orr	w27, w27, w2
  408130:	b	407e10 <ferror@plt+0x6470>
  408134:	sxtw	x19, w22
  408138:	mov	w0, #0x4                   	// #4
  40813c:	mov	w2, #0x0                   	// #0
  408140:	umulh	x1, x26, x20
  408144:	cbnz	x1, 408200 <ferror@plt+0x6860>
  408148:	mul	x26, x26, x20
  40814c:	subs	w0, w0, #0x1
  408150:	b.ne	408140 <ferror@plt+0x67a0>  // b.any
  408154:	orr	w27, w27, w2
  408158:	b	407e10 <ferror@plt+0x6470>
  40815c:	sxtw	x19, w22
  408160:	b	40802c <ferror@plt+0x668c>
  408164:	mov	x19, #0x1                   	// #1
  408168:	mov	x20, #0x400                 	// #1024
  40816c:	b	407ee4 <ferror@plt+0x6544>
  408170:	mov	x19, #0x1                   	// #1
  408174:	b	407f20 <ferror@plt+0x6580>
  408178:	mov	x19, #0x1                   	// #1
  40817c:	mov	x20, #0x400                 	// #1024
  408180:	b	408138 <ferror@plt+0x6798>
  408184:	mov	x19, #0x1                   	// #1
  408188:	mov	x20, #0x400                 	// #1024
  40818c:	b	408110 <ferror@plt+0x6770>
  408190:	mov	x20, #0x400                 	// #1024
  408194:	b	407ee4 <ferror@plt+0x6544>
  408198:	adrp	x3, 40a000 <ferror@plt+0x8660>
  40819c:	adrp	x1, 40a000 <ferror@plt+0x8660>
  4081a0:	adrp	x0, 40a000 <ferror@plt+0x8660>
  4081a4:	add	x3, x3, #0xc30
  4081a8:	add	x1, x1, #0xbf8
  4081ac:	add	x0, x0, #0xc08
  4081b0:	mov	w2, #0x54                  	// #84
  4081b4:	stp	x25, x26, [sp, #64]
  4081b8:	stp	x27, x28, [sp, #80]
  4081bc:	bl	401970 <__assert_fail@plt>
  4081c0:	mov	w0, #0x1                   	// #1
  4081c4:	mov	x26, #0xffffffffffffffff    	// #-1
  4081c8:	orr	w27, w27, w0
  4081cc:	b	407e10 <ferror@plt+0x6470>
  4081d0:	mov	w2, #0x1                   	// #1
  4081d4:	mov	x26, #0xffffffffffffffff    	// #-1
  4081d8:	b	407eb4 <ferror@plt+0x6514>
  4081dc:	mov	w2, #0x1                   	// #1
  4081e0:	mov	x26, #0xffffffffffffffff    	// #-1
  4081e4:	b	407e84 <ferror@plt+0x64e4>
  4081e8:	mov	w2, #0x1                   	// #1
  4081ec:	mov	x26, #0xffffffffffffffff    	// #-1
  4081f0:	b	408124 <ferror@plt+0x6784>
  4081f4:	mov	w2, #0x1                   	// #1
  4081f8:	mov	x26, #0xffffffffffffffff    	// #-1
  4081fc:	b	408044 <ferror@plt+0x66a4>
  408200:	mov	w2, #0x1                   	// #1
  408204:	mov	x26, #0xffffffffffffffff    	// #-1
  408208:	b	40814c <ferror@plt+0x67ac>
  40820c:	nop
  408210:	stp	x29, x30, [sp, #-32]!
  408214:	mov	x29, sp
  408218:	stp	x19, x20, [sp, #16]
  40821c:	mov	x19, x0
  408220:	bl	4016c0 <fileno@plt>
  408224:	tbnz	w0, #31, 408280 <ferror@plt+0x68e0>
  408228:	mov	x0, x19
  40822c:	bl	401940 <__freading@plt>
  408230:	cbnz	w0, 408264 <ferror@plt+0x68c4>
  408234:	mov	x0, x19
  408238:	bl	4082a0 <ferror@plt+0x6900>
  40823c:	cbz	w0, 408280 <ferror@plt+0x68e0>
  408240:	bl	401980 <__errno_location@plt>
  408244:	mov	x20, x0
  408248:	mov	x0, x19
  40824c:	ldr	w19, [x20]
  408250:	bl	4016e0 <fclose@plt>
  408254:	cbnz	w19, 408290 <ferror@plt+0x68f0>
  408258:	ldp	x19, x20, [sp, #16]
  40825c:	ldp	x29, x30, [sp], #32
  408260:	ret
  408264:	mov	x0, x19
  408268:	bl	4016c0 <fileno@plt>
  40826c:	mov	w2, #0x1                   	// #1
  408270:	mov	x1, #0x0                   	// #0
  408274:	bl	401690 <lseek@plt>
  408278:	cmn	x0, #0x1
  40827c:	b.ne	408234 <ferror@plt+0x6894>  // b.any
  408280:	mov	x0, x19
  408284:	ldp	x19, x20, [sp, #16]
  408288:	ldp	x29, x30, [sp], #32
  40828c:	b	4016e0 <fclose@plt>
  408290:	mov	w0, #0xffffffff            	// #-1
  408294:	str	w19, [x20]
  408298:	b	408258 <ferror@plt+0x68b8>
  40829c:	nop
  4082a0:	stp	x29, x30, [sp, #-32]!
  4082a4:	mov	x29, sp
  4082a8:	str	x19, [sp, #16]
  4082ac:	mov	x19, x0
  4082b0:	cbz	x0, 4082c4 <ferror@plt+0x6924>
  4082b4:	bl	401940 <__freading@plt>
  4082b8:	cbz	w0, 4082c4 <ferror@plt+0x6924>
  4082bc:	ldr	w0, [x19]
  4082c0:	tbnz	w0, #8, 4082d4 <ferror@plt+0x6934>
  4082c4:	mov	x0, x19
  4082c8:	ldr	x19, [sp, #16]
  4082cc:	ldp	x29, x30, [sp], #32
  4082d0:	b	401900 <fflush@plt>
  4082d4:	mov	x0, x19
  4082d8:	mov	w2, #0x1                   	// #1
  4082dc:	mov	x1, #0x0                   	// #0
  4082e0:	bl	4082f8 <ferror@plt+0x6958>
  4082e4:	mov	x0, x19
  4082e8:	ldr	x19, [sp, #16]
  4082ec:	ldp	x29, x30, [sp], #32
  4082f0:	b	401900 <fflush@plt>
  4082f4:	nop
  4082f8:	stp	x29, x30, [sp, #-48]!
  4082fc:	mov	x29, sp
  408300:	ldp	x3, x4, [x0, #8]
  408304:	str	x19, [sp, #16]
  408308:	mov	x19, x0
  40830c:	cmp	x4, x3
  408310:	b.eq	408324 <ferror@plt+0x6984>  // b.none
  408314:	mov	x0, x19
  408318:	ldr	x19, [sp, #16]
  40831c:	ldp	x29, x30, [sp], #48
  408320:	b	401890 <fseeko@plt>
  408324:	ldp	x3, x4, [x0, #32]
  408328:	cmp	x4, x3
  40832c:	b.ne	408314 <ferror@plt+0x6974>  // b.any
  408330:	ldr	x3, [x0, #72]
  408334:	cbnz	x3, 408314 <ferror@plt+0x6974>
  408338:	str	x1, [sp, #32]
  40833c:	str	w2, [sp, #44]
  408340:	bl	4016c0 <fileno@plt>
  408344:	ldr	w2, [sp, #44]
  408348:	ldr	x1, [sp, #32]
  40834c:	bl	401690 <lseek@plt>
  408350:	mov	x1, x0
  408354:	cmn	x0, #0x1
  408358:	b.eq	408370 <ferror@plt+0x69d0>  // b.none
  40835c:	ldr	w2, [x19]
  408360:	mov	w0, #0x0                   	// #0
  408364:	str	x1, [x19, #144]
  408368:	and	w1, w2, #0xffffffef
  40836c:	str	w1, [x19]
  408370:	ldr	x19, [sp, #16]
  408374:	ldp	x29, x30, [sp], #48
  408378:	ret
  40837c:	nop
  408380:	stp	x29, x30, [sp, #-64]!
  408384:	cmp	x0, #0x0
  408388:	add	x4, sp, #0x3c
  40838c:	mov	x29, sp
  408390:	stp	x19, x20, [sp, #16]
  408394:	csel	x19, x4, x0, eq  // eq = none
  408398:	mov	x20, x2
  40839c:	mov	x0, x19
  4083a0:	str	x21, [sp, #32]
  4083a4:	mov	x21, x1
  4083a8:	bl	4015e0 <mbrtowc@plt>
  4083ac:	cmp	x20, #0x0
  4083b0:	mov	x20, x0
  4083b4:	ccmn	x0, #0x3, #0x0, ne  // ne = any
  4083b8:	b.hi	4083d0 <ferror@plt+0x6a30>  // b.pmore
  4083bc:	mov	x0, x20
  4083c0:	ldp	x19, x20, [sp, #16]
  4083c4:	ldr	x21, [sp, #32]
  4083c8:	ldp	x29, x30, [sp], #64
  4083cc:	ret
  4083d0:	mov	w0, #0x0                   	// #0
  4083d4:	bl	408470 <ferror@plt+0x6ad0>
  4083d8:	tst	w0, #0xff
  4083dc:	b.ne	4083bc <ferror@plt+0x6a1c>  // b.any
  4083e0:	ldrb	w0, [x21]
  4083e4:	mov	x20, #0x1                   	// #1
  4083e8:	str	w0, [x19]
  4083ec:	mov	x0, x20
  4083f0:	ldp	x19, x20, [sp, #16]
  4083f4:	ldr	x21, [sp, #32]
  4083f8:	ldp	x29, x30, [sp], #64
  4083fc:	ret
  408400:	stp	x29, x30, [sp, #-32]!
  408404:	mov	x29, sp
  408408:	stp	x19, x20, [sp, #16]
  40840c:	mov	x19, x0
  408410:	bl	4016a0 <__fpending@plt>
  408414:	mov	x20, x0
  408418:	mov	x0, x19
  40841c:	ldr	w19, [x19]
  408420:	and	w19, w19, #0x20
  408424:	bl	408210 <ferror@plt+0x6870>
  408428:	cbnz	w19, 408450 <ferror@plt+0x6ab0>
  40842c:	cbz	w0, 408444 <ferror@plt+0x6aa4>
  408430:	cbnz	x20, 408468 <ferror@plt+0x6ac8>
  408434:	bl	401980 <__errno_location@plt>
  408438:	ldr	w0, [x0]
  40843c:	cmp	w0, #0x9
  408440:	csetm	w0, ne  // ne = any
  408444:	ldp	x19, x20, [sp, #16]
  408448:	ldp	x29, x30, [sp], #32
  40844c:	ret
  408450:	cbnz	w0, 408468 <ferror@plt+0x6ac8>
  408454:	bl	401980 <__errno_location@plt>
  408458:	mov	x1, x0
  40845c:	mov	w0, #0xffffffff            	// #-1
  408460:	str	wzr, [x1]
  408464:	b	408444 <ferror@plt+0x6aa4>
  408468:	mov	w0, #0xffffffff            	// #-1
  40846c:	b	408444 <ferror@plt+0x6aa4>
  408470:	stp	x29, x30, [sp, #-16]!
  408474:	mov	x1, #0x0                   	// #0
  408478:	mov	x29, sp
  40847c:	bl	401990 <setlocale@plt>
  408480:	mov	w1, #0x1                   	// #1
  408484:	cbz	x0, 4084a8 <ferror@plt+0x6b08>
  408488:	ldrb	w1, [x0]
  40848c:	cmp	w1, #0x43
  408490:	b.eq	4084b4 <ferror@plt+0x6b14>  // b.none
  408494:	adrp	x1, 40a000 <ferror@plt+0x8660>
  408498:	add	x1, x1, #0xc40
  40849c:	bl	401870 <strcmp@plt>
  4084a0:	cmp	w0, #0x0
  4084a4:	cset	w1, ne  // ne = any
  4084a8:	mov	w0, w1
  4084ac:	ldp	x29, x30, [sp], #16
  4084b0:	ret
  4084b4:	ldrb	w2, [x0, #1]
  4084b8:	mov	w1, #0x0                   	// #0
  4084bc:	cbnz	w2, 408494 <ferror@plt+0x6af4>
  4084c0:	mov	w0, w1
  4084c4:	ldp	x29, x30, [sp], #16
  4084c8:	ret
  4084cc:	nop
  4084d0:	stp	x29, x30, [sp, #-16]!
  4084d4:	mov	w0, #0xe                   	// #14
  4084d8:	mov	x29, sp
  4084dc:	bl	4016f0 <nl_langinfo@plt>
  4084e0:	cbz	x0, 408500 <ferror@plt+0x6b60>
  4084e4:	ldrb	w2, [x0]
  4084e8:	adrp	x1, 40a000 <ferror@plt+0x8660>
  4084ec:	add	x1, x1, #0xc48
  4084f0:	cmp	w2, #0x0
  4084f4:	csel	x0, x1, x0, eq  // eq = none
  4084f8:	ldp	x29, x30, [sp], #16
  4084fc:	ret
  408500:	ldp	x29, x30, [sp], #16
  408504:	adrp	x0, 40a000 <ferror@plt+0x8660>
  408508:	add	x0, x0, #0xc48
  40850c:	ret
  408510:	stp	x29, x30, [sp, #-48]!
  408514:	mov	x29, sp
  408518:	str	q0, [sp, #16]
  40851c:	str	q1, [sp, #32]
  408520:	ldp	x6, x1, [sp, #16]
  408524:	ldp	x7, x0, [sp, #32]
  408528:	mrs	x2, fpcr
  40852c:	ubfx	x4, x1, #48, #15
  408530:	lsr	x2, x1, #63
  408534:	lsr	x3, x0, #63
  408538:	ubfx	x9, x0, #0, #48
  40853c:	mov	x5, #0x7fff                	// #32767
  408540:	mov	x10, x6
  408544:	cmp	x4, x5
  408548:	and	w2, w2, #0xff
  40854c:	ubfx	x1, x1, #0, #48
  408550:	and	w3, w3, #0xff
  408554:	ubfx	x0, x0, #48, #15
  408558:	b.eq	40858c <ferror@plt+0x6bec>  // b.none
  40855c:	cmp	x0, x5
  408560:	b.eq	408578 <ferror@plt+0x6bd8>  // b.none
  408564:	cmp	x4, x0
  408568:	mov	w0, #0x1                   	// #1
  40856c:	b.eq	4085a4 <ferror@plt+0x6c04>  // b.none
  408570:	ldp	x29, x30, [sp], #48
  408574:	ret
  408578:	orr	x8, x9, x7
  40857c:	cbnz	x8, 408608 <ferror@plt+0x6c68>
  408580:	mov	w0, #0x1                   	// #1
  408584:	ldp	x29, x30, [sp], #48
  408588:	ret
  40858c:	orr	x5, x1, x6
  408590:	cbnz	x5, 4085d8 <ferror@plt+0x6c38>
  408594:	cmp	x0, x4
  408598:	b.ne	408580 <ferror@plt+0x6be0>  // b.any
  40859c:	orr	x8, x9, x7
  4085a0:	cbnz	x8, 408608 <ferror@plt+0x6c68>
  4085a4:	cmp	x1, x9
  4085a8:	mov	w0, #0x1                   	// #1
  4085ac:	ccmp	x6, x7, #0x0, eq  // eq = none
  4085b0:	b.ne	408570 <ferror@plt+0x6bd0>  // b.any
  4085b4:	cmp	w2, w3
  4085b8:	mov	w0, #0x0                   	// #0
  4085bc:	b.eq	408570 <ferror@plt+0x6bd0>  // b.none
  4085c0:	mov	w0, #0x1                   	// #1
  4085c4:	cbnz	x4, 408570 <ferror@plt+0x6bd0>
  4085c8:	orr	x1, x1, x10
  4085cc:	cmp	x1, #0x0
  4085d0:	cset	w0, ne  // ne = any
  4085d4:	b	408570 <ferror@plt+0x6bd0>
  4085d8:	tst	x1, #0x800000000000
  4085dc:	b.ne	4085f4 <ferror@plt+0x6c54>  // b.any
  4085e0:	mov	w0, #0x1                   	// #1
  4085e4:	bl	408758 <ferror@plt+0x6db8>
  4085e8:	mov	w0, #0x1                   	// #1
  4085ec:	ldp	x29, x30, [sp], #48
  4085f0:	ret
  4085f4:	cmp	x0, x4
  4085f8:	mov	w0, #0x1                   	// #1
  4085fc:	b.ne	408570 <ferror@plt+0x6bd0>  // b.any
  408600:	orr	x8, x9, x7
  408604:	cbz	x8, 408570 <ferror@plt+0x6bd0>
  408608:	tst	x9, #0x800000000000
  40860c:	b.eq	4085e0 <ferror@plt+0x6c40>  // b.none
  408610:	b	408580 <ferror@plt+0x6be0>
  408614:	nop
  408618:	stp	x29, x30, [sp, #-48]!
  40861c:	mov	x29, sp
  408620:	str	q0, [sp, #16]
  408624:	str	q1, [sp, #32]
  408628:	ldp	x8, x1, [sp, #16]
  40862c:	ldp	x9, x0, [sp, #32]
  408630:	mrs	x2, fpcr
  408634:	ubfx	x4, x1, #48, #15
  408638:	ubfx	x10, x1, #0, #48
  40863c:	lsr	x2, x1, #63
  408640:	mov	x5, #0x7fff                	// #32767
  408644:	mov	x6, x8
  408648:	cmp	x4, x5
  40864c:	ubfx	x11, x0, #0, #48
  408650:	ubfx	x7, x0, #48, #15
  408654:	lsr	x1, x0, #63
  408658:	mov	x3, x9
  40865c:	b.eq	408694 <ferror@plt+0x6cf4>  // b.none
  408660:	cmp	x7, x5
  408664:	b.eq	4086a4 <ferror@plt+0x6d04>  // b.none
  408668:	cbnz	x4, 4086d0 <ferror@plt+0x6d30>
  40866c:	orr	x6, x10, x8
  408670:	cmp	x6, #0x0
  408674:	cset	w0, eq  // eq = none
  408678:	cbnz	x7, 4086bc <ferror@plt+0x6d1c>
  40867c:	orr	x3, x11, x9
  408680:	cbnz	x3, 4086bc <ferror@plt+0x6d1c>
  408684:	mov	w0, #0x0                   	// #0
  408688:	cbnz	x6, 4086e4 <ferror@plt+0x6d44>
  40868c:	ldp	x29, x30, [sp], #48
  408690:	ret
  408694:	orr	x0, x10, x8
  408698:	cbnz	x0, 4086f8 <ferror@plt+0x6d58>
  40869c:	cmp	x7, x4
  4086a0:	b.ne	4086d0 <ferror@plt+0x6d30>  // b.any
  4086a4:	orr	x3, x11, x3
  4086a8:	cbnz	x3, 4086f8 <ferror@plt+0x6d58>
  4086ac:	cbnz	x4, 4086dc <ferror@plt+0x6d3c>
  4086b0:	orr	x6, x10, x6
  4086b4:	cmp	x6, #0x0
  4086b8:	cset	w0, eq  // eq = none
  4086bc:	cbz	w0, 4086dc <ferror@plt+0x6d3c>
  4086c0:	cmp	x1, #0x0
  4086c4:	csinv	w0, w0, wzr, ne  // ne = any
  4086c8:	ldp	x29, x30, [sp], #48
  4086cc:	ret
  4086d0:	cbnz	x7, 4086dc <ferror@plt+0x6d3c>
  4086d4:	orr	x3, x11, x3
  4086d8:	cbz	x3, 4086e4 <ferror@plt+0x6d44>
  4086dc:	cmp	x2, x1
  4086e0:	b.eq	40870c <ferror@plt+0x6d6c>  // b.none
  4086e4:	cmp	x2, #0x0
  4086e8:	mov	w0, #0xffffffff            	// #-1
  4086ec:	cneg	w0, w0, eq  // eq = none
  4086f0:	ldp	x29, x30, [sp], #48
  4086f4:	ret
  4086f8:	mov	w0, #0x1                   	// #1
  4086fc:	bl	408758 <ferror@plt+0x6db8>
  408700:	mov	w0, #0x2                   	// #2
  408704:	ldp	x29, x30, [sp], #48
  408708:	ret
  40870c:	cmp	x4, x7
  408710:	b.gt	4086e4 <ferror@plt+0x6d44>
  408714:	b.lt	408748 <ferror@plt+0x6da8>  // b.tstop
  408718:	cmp	x10, x11
  40871c:	b.hi	4086e4 <ferror@plt+0x6d44>  // b.pmore
  408720:	cset	w0, eq  // eq = none
  408724:	cmp	w0, #0x0
  408728:	ccmp	x8, x9, #0x0, ne  // ne = any
  40872c:	b.hi	4086e4 <ferror@plt+0x6d44>  // b.pmore
  408730:	cmp	x10, x11
  408734:	b.cc	408748 <ferror@plt+0x6da8>  // b.lo, b.ul, b.last
  408738:	cmp	w0, #0x0
  40873c:	mov	w0, #0x0                   	// #0
  408740:	ccmp	x8, x9, #0x2, ne  // ne = any
  408744:	b.cs	40868c <ferror@plt+0x6cec>  // b.hs, b.nlast
  408748:	cmp	x2, #0x0
  40874c:	mov	w0, #0x1                   	// #1
  408750:	cneg	w0, w0, eq  // eq = none
  408754:	b	40868c <ferror@plt+0x6cec>
  408758:	tbz	w0, #0, 408768 <ferror@plt+0x6dc8>
  40875c:	movi	v1.2s, #0x0
  408760:	fdiv	s0, s1, s1
  408764:	mrs	x1, fpsr
  408768:	tbz	w0, #1, 40877c <ferror@plt+0x6ddc>
  40876c:	fmov	s1, #1.000000000000000000e+00
  408770:	movi	v2.2s, #0x0
  408774:	fdiv	s0, s1, s2
  408778:	mrs	x1, fpsr
  40877c:	tbz	w0, #2, 40879c <ferror@plt+0x6dfc>
  408780:	mov	w2, #0xc5ae                	// #50606
  408784:	mov	w1, #0x7f7fffff            	// #2139095039
  408788:	movk	w2, #0x749d, lsl #16
  40878c:	fmov	s1, w1
  408790:	fmov	s2, w2
  408794:	fadd	s0, s1, s2
  408798:	mrs	x1, fpsr
  40879c:	tbz	w0, #3, 4087ac <ferror@plt+0x6e0c>
  4087a0:	movi	v1.2s, #0x80, lsl #16
  4087a4:	fmul	s0, s1, s1
  4087a8:	mrs	x1, fpsr
  4087ac:	tbz	w0, #4, 4087c4 <ferror@plt+0x6e24>
  4087b0:	mov	w0, #0x7f7fffff            	// #2139095039
  4087b4:	fmov	s2, #1.000000000000000000e+00
  4087b8:	fmov	s1, w0
  4087bc:	fsub	s0, s1, s2
  4087c0:	mrs	x0, fpsr
  4087c4:	ret
  4087c8:	stp	x29, x30, [sp, #-64]!
  4087cc:	mov	x29, sp
  4087d0:	stp	x19, x20, [sp, #16]
  4087d4:	adrp	x20, 41c000 <ferror@plt+0x1a660>
  4087d8:	add	x20, x20, #0xdf0
  4087dc:	stp	x21, x22, [sp, #32]
  4087e0:	adrp	x21, 41c000 <ferror@plt+0x1a660>
  4087e4:	add	x21, x21, #0xde8
  4087e8:	sub	x20, x20, x21
  4087ec:	mov	w22, w0
  4087f0:	stp	x23, x24, [sp, #48]
  4087f4:	mov	x23, x1
  4087f8:	mov	x24, x2
  4087fc:	bl	4015a0 <mbrtowc@plt-0x40>
  408800:	cmp	xzr, x20, asr #3
  408804:	b.eq	408830 <ferror@plt+0x6e90>  // b.none
  408808:	asr	x20, x20, #3
  40880c:	mov	x19, #0x0                   	// #0
  408810:	ldr	x3, [x21, x19, lsl #3]
  408814:	mov	x2, x24
  408818:	add	x19, x19, #0x1
  40881c:	mov	x1, x23
  408820:	mov	w0, w22
  408824:	blr	x3
  408828:	cmp	x20, x19
  40882c:	b.ne	408810 <ferror@plt+0x6e70>  // b.any
  408830:	ldp	x19, x20, [sp, #16]
  408834:	ldp	x21, x22, [sp, #32]
  408838:	ldp	x23, x24, [sp, #48]
  40883c:	ldp	x29, x30, [sp], #64
  408840:	ret
  408844:	nop
  408848:	ret
  40884c:	nop
  408850:	adrp	x2, 41d000 <ferror@plt+0x1b660>
  408854:	mov	x1, #0x0                   	// #0
  408858:	ldr	x2, [x2, #496]
  40885c:	b	401670 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000408860 <.fini>:
  408860:	stp	x29, x30, [sp, #-16]!
  408864:	mov	x29, sp
  408868:	ldp	x29, x30, [sp], #16
  40886c:	ret
