// Seed: 443802121
module module_0 (
    input wand  id_0,
    input tri   id_1,
    input wor   id_2,
    input uwire id_3
);
  logic [7:0][-1] id_5, id_6, id_7;
endmodule
module module_1 #(
    parameter id_7 = 32'd10
) (
    input  tri   id_0,
    output wire  id_1,
    input  uwire id_2,
    input  wor   id_3,
    output wire  id_4,
    input  tri0  id_5,
    input  wand  id_6,
    input  uwire _id_7,
    input  wor   id_8,
    output wor   id_9
);
  wire [id_7 : -1] id_11;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_8,
      id_6
  );
endmodule
