# //  Questa Sim-64
# //  Version 2022.2 linux_x86_64 Apr 25 2022
# //
# //  Copyright 1991-2022 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
add wave -position insertpoint  \
vsim:/tb/MyMips/aluunit/Rs \
vsim:/tb/MyMips/aluunit/Rt \
vsim:/tb/MyMips/aluunit/ALUOp \
vsim:/tb/MyMips/aluunit/ShiftA \
vsim:/tb/MyMips/aluunit/BranchE \
vsim:/tb/MyMips/aluunit/ALUOut \
vsim:/tb/MyMips/aluunit/Overflow \
vsim:/tb/MyMips/aluunit/AdderO \
vsim:/tb/MyMips/aluunit/LogicalO \
vsim:/tb/MyMips/aluunit/ShiftRO \
vsim:/tb/MyMips/aluunit/ShiftLO \
vsim:/tb/MyMips/aluunit/bigMuxO \
vsim:/tb/MyMips/aluunit/sltOutO \
vsim:/tb/MyMips/aluunit/OverflowV
add wave -position insertpoint  \
vsim:/tb/MyMips/RegisterFile/CLK \
vsim:/tb/MyMips/RegisterFile/i_R \
vsim:/tb/MyMips/RegisterFile/i_E \
vsim:/tb/MyMips/RegisterFile/src1 \
vsim:/tb/MyMips/RegisterFile/src2 \
vsim:/tb/MyMips/RegisterFile/dstR \
vsim:/tb/MyMips/RegisterFile/i_D \
vsim:/tb/MyMips/RegisterFile/o_src1 \
vsim:/tb/MyMips/RegisterFile/o_src2 \
vsim:/tb/MyMips/RegisterFile/s_CLK \
vsim:/tb/MyMips/RegisterFile/s_R \
vsim:/tb/MyMips/RegisterFile/s_E \
vsim:/tb/MyMips/RegisterFile/s_WE \
vsim:/tb/MyMips/RegisterFile/t_Memory
add wave -position insertpoint  \
vsim1:/tb/MyMips/aluunit/Rs \
vsim1:/tb/MyMips/aluunit/Rt \
vsim1:/tb/MyMips/aluunit/ALUOp \
vsim1:/tb/MyMips/aluunit/ShiftA \
vsim1:/tb/MyMips/aluunit/BranchE \
vsim1:/tb/MyMips/aluunit/ALUOut \
vsim1:/tb/MyMips/aluunit/Overflow \
vsim1:/tb/MyMips/aluunit/AdderO \
vsim1:/tb/MyMips/aluunit/LogicalO \
vsim1:/tb/MyMips/aluunit/ShiftRO \
vsim1:/tb/MyMips/aluunit/ShiftLO \
vsim1:/tb/MyMips/aluunit/bigMuxO \
vsim1:/tb/MyMips/aluunit/sltOutO \
vsim1:/tb/MyMips/aluunit/OverflowV
add wave -position insertpoint vsim1:/tb/MyMips/RegisterFile/*
add wave -position insertpoint  \
vsim3:/tb/MyMips/RegisterFile/CLK \
vsim3:/tb/MyMips/RegisterFile/i_R \
vsim3:/tb/MyMips/RegisterFile/i_E \
vsim3:/tb/MyMips/RegisterFile/src1 \
vsim3:/tb/MyMips/RegisterFile/src2 \
vsim3:/tb/MyMips/RegisterFile/dstR \
vsim3:/tb/MyMips/RegisterFile/i_D \
vsim3:/tb/MyMips/RegisterFile/o_src1 \
vsim3:/tb/MyMips/RegisterFile/o_src2 \
vsim3:/tb/MyMips/RegisterFile/s_CLK \
vsim3:/tb/MyMips/RegisterFile/s_R \
vsim3:/tb/MyMips/RegisterFile/s_E \
vsim3:/tb/MyMips/RegisterFile/s_WE \
vsim3:/tb/MyMips/RegisterFile/t_Memory
add wave -position insertpoint  \
vsim3:/tb/MyMips/aluunit/Rs \
vsim3:/tb/MyMips/aluunit/Rt \
vsim3:/tb/MyMips/aluunit/ALUOp \
vsim3:/tb/MyMips/aluunit/ShiftA \
vsim3:/tb/MyMips/aluunit/BranchE \
vsim3:/tb/MyMips/aluunit/ALUOut \
vsim3:/tb/MyMips/aluunit/Overflow \
vsim3:/tb/MyMips/aluunit/AdderO \
vsim3:/tb/MyMips/aluunit/LogicalO \
vsim3:/tb/MyMips/aluunit/ShiftRO \
vsim3:/tb/MyMips/aluunit/ShiftLO \
vsim3:/tb/MyMips/aluunit/bigMuxO \
vsim3:/tb/MyMips/aluunit/sltOutO \
vsim3:/tb/MyMips/aluunit/OverflowV
add wave -position insertpoint  \
vsim4:/tb/MyMips/aluunit/Rs \
vsim4:/tb/MyMips/aluunit/Rt \
vsim4:/tb/MyMips/aluunit/ALUOp \
vsim4:/tb/MyMips/aluunit/ShiftA \
vsim4:/tb/MyMips/aluunit/BranchE \
vsim4:/tb/MyMips/aluunit/ALUOut \
vsim4:/tb/MyMips/aluunit/Overflow \
vsim4:/tb/MyMips/aluunit/AdderO \
vsim4:/tb/MyMips/aluunit/LogicalO \
vsim4:/tb/MyMips/aluunit/ShiftRO \
vsim4:/tb/MyMips/aluunit/ShiftLO \
vsim4:/tb/MyMips/aluunit/bigMuxO \
vsim4:/tb/MyMips/aluunit/sltOutO \
vsim4:/tb/MyMips/aluunit/OverflowV
add wave -position insertpoint  \
vsim4:/tb/MyMips/RegisterFile/CLK \
vsim4:/tb/MyMips/RegisterFile/i_R \
vsim4:/tb/MyMips/RegisterFile/i_E \
vsim4:/tb/MyMips/RegisterFile/src1 \
vsim4:/tb/MyMips/RegisterFile/src2 \
vsim4:/tb/MyMips/RegisterFile/dstR \
vsim4:/tb/MyMips/RegisterFile/i_D \
vsim4:/tb/MyMips/RegisterFile/o_src1 \
vsim4:/tb/MyMips/RegisterFile/o_src2 \
vsim4:/tb/MyMips/RegisterFile/s_CLK \
vsim4:/tb/MyMips/RegisterFile/s_R \
vsim4:/tb/MyMips/RegisterFile/s_E \
vsim4:/tb/MyMips/RegisterFile/s_WE \
vsim4:/tb/MyMips/RegisterFile/t_Memory
