module UART_RX (input clk,rst,rx,rdy_cr,clk_en,output reg rdy,output reg [7:0] data_out);
 parameter start=2'b00, data_out =2'b01, stop = 2'b10;
 reg [1:0] state = start;
 reg [3:0] sample = 0;
 reg [3:0] index = 0;
 reg [7:0] temp = 8'b0;

 always @(posedge clk)
  begin 
   if (rst) begin
     rdy = 0;
     data_out = 0;
    end
 always @(posedge clk)
  begin
   if (rdy_clr)
    rdy <= 0;
   if (clk_en)
    case(state) begin
      start : begin
        if (rx == 0 && sample !=0)
         sample <= sample + 1'b1;
        if ( sample == 15)
         begin
          state <= data_out;
          sample <= 0;
          index <= 0;
          temp <= 0;
         end
        end
       data_out : begin
         sample <= sample + 1'b1;
         if (sample == 4'h8)
          begin
           temp_register (index) <= rx;
           index <= index + 1'b1;
          end
        
         if (index == 7 && sample == 15)
          state <= stop;
  
        end

       stop : 
        begin
         if (sample == 15)
          begin
           state <= start;
           data_out <= temp_register;
           rdy <= 1'b1;
           sample <= 0;
          end
         else
          sample = sample + 1'b1;
        end
       
       default: state <= start;
  
      endcase
  end
endmodule 
  