// Seed: 300312694
module module_0 (
    input wor id_0,
    input uwire id_1,
    output uwire id_2,
    input supply0 id_3
);
  assign id_2 = 1 < 1;
  assign module_1.id_1 = 0;
endmodule
module module_1 #(
    parameter id_13 = 32'd65,
    parameter id_19 = 32'd86
) (
    input tri id_0,
    input tri1 id_1,
    input supply1 id_2
    , id_26,
    output supply0 id_3,
    output tri0 id_4,
    output wand id_5,
    input supply0 id_6,
    input tri0 id_7,
    output tri1 id_8,
    input wire id_9,
    output wor id_10,
    input wire id_11,
    input wand id_12,
    output tri0 _id_13,
    input supply1 id_14,
    output tri1 id_15,
    output tri1 id_16,
    output supply1 id_17,
    input wand id_18,
    output uwire _id_19,
    input supply0 id_20,
    output uwire id_21,
    input tri1 id_22,
    output wire id_23,
    input tri0 id_24
);
  uwire id_27;
  module_0 modCall_1 (
      id_22,
      id_9,
      id_3,
      id_20
  );
  assign id_10 = id_22;
  assign id_27 = 1;
  logic [id_19  ^  id_13 : 1] id_28;
endmodule
