package gapstone

const ARM_SFT_INVALID = 0
const ARM_SFT_ASR = 1      // shift with immediate const
const ARM_SFT_LSL = 2      // shift with immediate const
const ARM_SFT_LSR = 3      // shift with immediate const
const ARM_SFT_ROR = 4      // shift with immediate const
const ARM_SFT_RRX = 5      // shift with immediate const
const ARM_SFT_ASR_REG = 6  // shift with register
const ARM_SFT_LSL_REG = 7  // shift with register
const ARM_SFT_LSR_REG = 8  // shift with register
const ARM_SFT_ROR_REG = 9  // shift with register
const ARM_SFT_RRX_REG = 10 // shift with register

const ARM_CC_INVALID = 0
const ARM_CC_EQ = 1  // Equal                      Equal
const ARM_CC_NE = 2  // Not equal                  Not equal, or unordered
const ARM_CC_HS = 3  // Carry set                  >, ==, or unordered
const ARM_CC_LO = 4  // Carry clear                Less than
const ARM_CC_MI = 5  // Minus, negative            Less than
const ARM_CC_PL = 6  // Plus, positive or zero     >, ==, or unordered
const ARM_CC_VS = 7  // Overflow                   Unordered
const ARM_CC_VC = 8  // No overflow                Not unordered
const ARM_CC_HI = 9  // Unsigned higher            Greater than, or unordered
const ARM_CC_LS = 10 // Unsigned lower or same     Less than or equal
const ARM_CC_GE = 11 // Greater than or equal      Greater than or equal
const ARM_CC_LT = 12 // Less than                  Less than, or unordered
const ARM_CC_GT = 13 // Greater than               Greater than
const ARM_CC_LE = 14 // Less than or equal         <, ==, or unordered
const ARM_CC_AL = 15 // Always (unconditional)     Always (unconditional)

const ARM_OP_INVALID = 0 // Uninitialized.
const ARM_OP_REG = 1     // Register operand.
const ARM_OP_CIMM = 2    // C-Immediate
const ARM_OP_PIMM = 3    // P-Immediate
const ARM_OP_IMM = 4     // Immediate operand.
const ARM_OP_FP = 5      // Floating-Point immediate operand.
const ARM_OP_MEM = 6     // Memory operand

const ARM_REG_INVALID = 0
const ARM_REG_APSR = 1
const ARM_REG_APSR_NZCV = 2
const ARM_REG_CPSR = 3
const ARM_REG_FPEXC = 4
const ARM_REG_FPINST = 5
const ARM_REG_FPSCR = 6
const ARM_REG_FPSCR_NZCV = 7
const ARM_REG_FPSID = 8
const ARM_REG_ITSTATE = 9
const ARM_REG_LR = 10
const ARM_REG_PC = 11
const ARM_REG_SP = 12
const ARM_REG_SPSR = 13
const ARM_REG_D0 = 14
const ARM_REG_D1 = 15
const ARM_REG_D2 = 16
const ARM_REG_D3 = 17
const ARM_REG_D4 = 18
const ARM_REG_D5 = 19
const ARM_REG_D6 = 20
const ARM_REG_D7 = 21
const ARM_REG_D8 = 22
const ARM_REG_D9 = 23
const ARM_REG_D10 = 24
const ARM_REG_D11 = 25
const ARM_REG_D12 = 26
const ARM_REG_D13 = 27
const ARM_REG_D14 = 28
const ARM_REG_D15 = 29
const ARM_REG_D16 = 30
const ARM_REG_D17 = 31
const ARM_REG_D18 = 32
const ARM_REG_D19 = 33
const ARM_REG_D20 = 34
const ARM_REG_D21 = 35
const ARM_REG_D22 = 36
const ARM_REG_D23 = 37
const ARM_REG_D24 = 38
const ARM_REG_D25 = 39
const ARM_REG_D26 = 40
const ARM_REG_D27 = 41
const ARM_REG_D28 = 42
const ARM_REG_D29 = 43
const ARM_REG_D30 = 44
const ARM_REG_D31 = 45
const ARM_REG_FPINST2 = 46
const ARM_REG_MVFR0 = 47
const ARM_REG_MVFR1 = 48
const ARM_REG_Q0 = 49
const ARM_REG_Q1 = 50
const ARM_REG_Q2 = 51
const ARM_REG_Q3 = 52
const ARM_REG_Q4 = 53
const ARM_REG_Q5 = 54
const ARM_REG_Q6 = 55
const ARM_REG_Q7 = 56
const ARM_REG_Q8 = 57
const ARM_REG_Q9 = 58
const ARM_REG_Q10 = 59
const ARM_REG_Q11 = 60
const ARM_REG_Q12 = 61
const ARM_REG_Q13 = 62
const ARM_REG_Q14 = 63
const ARM_REG_Q15 = 64
const ARM_REG_R0 = 65
const ARM_REG_R1 = 66
const ARM_REG_R2 = 67
const ARM_REG_R3 = 68
const ARM_REG_R4 = 69
const ARM_REG_R5 = 70
const ARM_REG_R6 = 71
const ARM_REG_R7 = 72
const ARM_REG_R8 = 73
const ARM_REG_R9 = 74
const ARM_REG_R10 = 75
const ARM_REG_R11 = 76
const ARM_REG_R12 = 77
const ARM_REG_S0 = 78
const ARM_REG_S1 = 79
const ARM_REG_S2 = 80
const ARM_REG_S3 = 81
const ARM_REG_S4 = 82
const ARM_REG_S5 = 83
const ARM_REG_S6 = 84
const ARM_REG_S7 = 85
const ARM_REG_S8 = 86
const ARM_REG_S9 = 87
const ARM_REG_S10 = 88
const ARM_REG_S11 = 89
const ARM_REG_S12 = 90
const ARM_REG_S13 = 91
const ARM_REG_S14 = 92
const ARM_REG_S15 = 93
const ARM_REG_S16 = 94
const ARM_REG_S17 = 95
const ARM_REG_S18 = 96
const ARM_REG_S19 = 97
const ARM_REG_S20 = 98
const ARM_REG_S21 = 99
const ARM_REG_S22 = 100
const ARM_REG_S23 = 101
const ARM_REG_S24 = 102
const ARM_REG_S25 = 103
const ARM_REG_S26 = 104
const ARM_REG_S27 = 105
const ARM_REG_S28 = 106
const ARM_REG_S29 = 107
const ARM_REG_S30 = 108
const ARM_REG_S31 = 109
const ARM_REG_MAX = 110

const ARM_INS_INVALID = 0
const ARM_INS_ADC = 1
const ARM_INS_ADD = 2
const ARM_INS_ADR = 3
const ARM_INS_AESD_8 = 4
const ARM_INS_AESE_8 = 5
const ARM_INS_AESIMC_8 = 6
const ARM_INS_AESMC_8 = 7
const ARM_INS_AND = 8
const ARM_INS_BFC = 9
const ARM_INS_BFI = 10
const ARM_INS_BIC = 11
const ARM_INS_BKPT = 12
const ARM_INS_BL = 13
const ARM_INS_BLX = 14
const ARM_INS_BX = 15
const ARM_INS_BXJ = 16
const ARM_INS_B = 17
const ARM_INS_CDP = 18
const ARM_INS_CDP2 = 19
const ARM_INS_CLREX = 20
const ARM_INS_CLZ = 21
const ARM_INS_CMN = 22
const ARM_INS_CMP = 23
const ARM_INS_CPS = 24
const ARM_INS_CRC32B = 25
const ARM_INS_CRC32CB = 26
const ARM_INS_CRC32CH = 27
const ARM_INS_CRC32CW = 28
const ARM_INS_CRC32H = 29
const ARM_INS_CRC32W = 30
const ARM_INS_DBG = 31
const ARM_INS_DMB = 32
const ARM_INS_DSB = 33
const ARM_INS_EOR = 34
const ARM_INS_VMOV = 35
const ARM_INS_FLDMDBX = 36
const ARM_INS_FLDMIAX = 37
const ARM_INS_VMRS = 38
const ARM_INS_FSTMDBX = 39
const ARM_INS_FSTMIAX = 40
const ARM_INS_HINT = 41
const ARM_INS_HLT = 42
const ARM_INS_ISB = 43
const ARM_INS_LDA = 44
const ARM_INS_LDAB = 45
const ARM_INS_LDAEX = 46
const ARM_INS_LDAEXB = 47
const ARM_INS_LDAEXD = 48
const ARM_INS_LDAEXH = 49
const ARM_INS_LDAH = 50
const ARM_INS_LDC2L = 51
const ARM_INS_LDC2 = 52
const ARM_INS_LDCL = 53
const ARM_INS_LDC = 54
const ARM_INS_LDMDA = 55
const ARM_INS_LDMDB = 56
const ARM_INS_LDM = 57
const ARM_INS_LDMIB = 58
const ARM_INS_LDRBT = 59
const ARM_INS_LDRB = 60
const ARM_INS_LDRD = 61
const ARM_INS_LDREX = 62
const ARM_INS_LDREXB = 63
const ARM_INS_LDREXD = 64
const ARM_INS_LDREXH = 65
const ARM_INS_LDRH = 66
const ARM_INS_LDRHT = 67
const ARM_INS_LDRSB = 68
const ARM_INS_LDRSBT = 69
const ARM_INS_LDRSH = 70
const ARM_INS_LDRSHT = 71
const ARM_INS_LDRT = 72
const ARM_INS_LDR = 73
const ARM_INS_MCR = 74
const ARM_INS_MCR2 = 75
const ARM_INS_MCRR = 76
const ARM_INS_MCRR2 = 77
const ARM_INS_MLA = 78
const ARM_INS_MLS = 79
const ARM_INS_MOV = 80
const ARM_INS_MOVT = 81
const ARM_INS_MOVW = 82
const ARM_INS_MRC = 83
const ARM_INS_MRC2 = 84
const ARM_INS_MRRC = 85
const ARM_INS_MRRC2 = 86
const ARM_INS_MRS = 87
const ARM_INS_MSR = 88
const ARM_INS_MUL = 89
const ARM_INS_MVN = 90
const ARM_INS_ORR = 91
const ARM_INS_PKHBT = 92
const ARM_INS_PKHTB = 93
const ARM_INS_PLDW = 94
const ARM_INS_PLD = 95
const ARM_INS_PLI = 96
const ARM_INS_QADD = 97
const ARM_INS_QADD16 = 98
const ARM_INS_QADD8 = 99
const ARM_INS_QASX = 100
const ARM_INS_QDADD = 101
const ARM_INS_QDSUB = 102
const ARM_INS_QSAX = 103
const ARM_INS_QSUB = 104
const ARM_INS_QSUB16 = 105
const ARM_INS_QSUB8 = 106
const ARM_INS_RBIT = 107
const ARM_INS_REV = 108
const ARM_INS_REV16 = 109
const ARM_INS_REVSH = 110
const ARM_INS_RFEDA = 111
const ARM_INS_RFEDB = 112
const ARM_INS_RFEIA = 113
const ARM_INS_RFEIB = 114
const ARM_INS_RSB = 115
const ARM_INS_RSC = 116
const ARM_INS_SADD16 = 117
const ARM_INS_SADD8 = 118
const ARM_INS_SASX = 119
const ARM_INS_SBC = 120
const ARM_INS_SBFX = 121
const ARM_INS_SDIV = 122
const ARM_INS_SEL = 123
const ARM_INS_SETEND = 124
const ARM_INS_SHA1C_32 = 125
const ARM_INS_SHA1H_32 = 126
const ARM_INS_SHA1M_32 = 127
const ARM_INS_SHA1P_32 = 128
const ARM_INS_SHA1SU0_32 = 129
const ARM_INS_SHA1SU1_32 = 130
const ARM_INS_SHA256H_32 = 131
const ARM_INS_SHA256H2_32 = 132
const ARM_INS_SHA256SU0_32 = 133
const ARM_INS_SHA256SU1_32 = 134
const ARM_INS_SHADD16 = 135
const ARM_INS_SHADD8 = 136
const ARM_INS_SHASX = 137
const ARM_INS_SHSAX = 138
const ARM_INS_SHSUB16 = 139
const ARM_INS_SHSUB8 = 140
const ARM_INS_SMC = 141
const ARM_INS_SMLABB = 142
const ARM_INS_SMLABT = 143
const ARM_INS_SMLAD = 144
const ARM_INS_SMLADX = 145
const ARM_INS_SMLAL = 146
const ARM_INS_SMLALBB = 147
const ARM_INS_SMLALBT = 148
const ARM_INS_SMLALD = 149
const ARM_INS_SMLALDX = 150
const ARM_INS_SMLALTB = 151
const ARM_INS_SMLALTT = 152
const ARM_INS_SMLATB = 153
const ARM_INS_SMLATT = 154
const ARM_INS_SMLAWB = 155
const ARM_INS_SMLAWT = 156
const ARM_INS_SMLSD = 157
const ARM_INS_SMLSDX = 158
const ARM_INS_SMLSLD = 159
const ARM_INS_SMLSLDX = 160
const ARM_INS_SMMLA = 161
const ARM_INS_SMMLAR = 162
const ARM_INS_SMMLS = 163
const ARM_INS_SMMLSR = 164
const ARM_INS_SMMUL = 165
const ARM_INS_SMMULR = 166
const ARM_INS_SMUAD = 167
const ARM_INS_SMUADX = 168
const ARM_INS_SMULBB = 169
const ARM_INS_SMULBT = 170
const ARM_INS_SMULL = 171
const ARM_INS_SMULTB = 172
const ARM_INS_SMULTT = 173
const ARM_INS_SMULWB = 174
const ARM_INS_SMULWT = 175
const ARM_INS_SMUSD = 176
const ARM_INS_SMUSDX = 177
const ARM_INS_SRSDA = 178
const ARM_INS_SRSDB = 179
const ARM_INS_SRSIA = 180
const ARM_INS_SRSIB = 181
const ARM_INS_SSAT = 182
const ARM_INS_SSAT16 = 183
const ARM_INS_SSAX = 184
const ARM_INS_SSUB16 = 185
const ARM_INS_SSUB8 = 186
const ARM_INS_STC2L = 187
const ARM_INS_STC2 = 188
const ARM_INS_STCL = 189
const ARM_INS_STC = 190
const ARM_INS_STL = 191
const ARM_INS_STLB = 192
const ARM_INS_STLEX = 193
const ARM_INS_STLEXB = 194
const ARM_INS_STLEXD = 195
const ARM_INS_STLEXH = 196
const ARM_INS_STLH = 197
const ARM_INS_STMDA = 198
const ARM_INS_STMDB = 199
const ARM_INS_STM = 200
const ARM_INS_STMIB = 201
const ARM_INS_STRBT = 202
const ARM_INS_STRB = 203
const ARM_INS_STRD = 204
const ARM_INS_STREX = 205
const ARM_INS_STREXB = 206
const ARM_INS_STREXD = 207
const ARM_INS_STREXH = 208
const ARM_INS_STRH = 209
const ARM_INS_STRHT = 210
const ARM_INS_STRT = 211
const ARM_INS_STR = 212
const ARM_INS_SUB = 213
const ARM_INS_SVC = 214
const ARM_INS_SWP = 215
const ARM_INS_SWPB = 216
const ARM_INS_SXTAB = 217
const ARM_INS_SXTAB16 = 218
const ARM_INS_SXTAH = 219
const ARM_INS_SXTB = 220
const ARM_INS_SXTB16 = 221
const ARM_INS_SXTH = 222
const ARM_INS_TEQ = 223
const ARM_INS_TRAP = 224
const ARM_INS_TST = 225
const ARM_INS_UADD16 = 226
const ARM_INS_UADD8 = 227
const ARM_INS_UASX = 228
const ARM_INS_UBFX = 229
const ARM_INS_UDIV = 230
const ARM_INS_UHADD16 = 231
const ARM_INS_UHADD8 = 232
const ARM_INS_UHASX = 233
const ARM_INS_UHSAX = 234
const ARM_INS_UHSUB16 = 235
const ARM_INS_UHSUB8 = 236
const ARM_INS_UMAAL = 237
const ARM_INS_UMLAL = 238
const ARM_INS_UMULL = 239
const ARM_INS_UQADD16 = 240
const ARM_INS_UQADD8 = 241
const ARM_INS_UQASX = 242
const ARM_INS_UQSAX = 243
const ARM_INS_UQSUB16 = 244
const ARM_INS_UQSUB8 = 245
const ARM_INS_USAD8 = 246
const ARM_INS_USADA8 = 247
const ARM_INS_USAT = 248
const ARM_INS_USAT16 = 249
const ARM_INS_USAX = 250
const ARM_INS_USUB16 = 251
const ARM_INS_USUB8 = 252
const ARM_INS_UXTAB = 253
const ARM_INS_UXTAB16 = 254
const ARM_INS_UXTAH = 255
const ARM_INS_UXTB = 256
const ARM_INS_UXTB16 = 257
const ARM_INS_UXTH = 258
const ARM_INS_VABAL = 259
const ARM_INS_VABA = 260
const ARM_INS_VABDL = 261
const ARM_INS_VABD = 262
const ARM_INS_VABS = 263
const ARM_INS_VACGE = 264
const ARM_INS_VACGT = 265
const ARM_INS_VADD = 266
const ARM_INS_VADDHN = 267
const ARM_INS_VADDL = 268
const ARM_INS_VADDW = 269
const ARM_INS_VAND = 270
const ARM_INS_VBIC = 271
const ARM_INS_VBIF = 272
const ARM_INS_VBIT = 273
const ARM_INS_VBSL = 274
const ARM_INS_VCEQ = 275
const ARM_INS_VCGE = 276
const ARM_INS_VCGT = 277
const ARM_INS_VCLE = 278
const ARM_INS_VCLS = 279
const ARM_INS_VCLT = 280
const ARM_INS_VCLZ = 281
const ARM_INS_VCMP = 282
const ARM_INS_VCMPE = 283
const ARM_INS_VCNT = 284
const ARM_INS_VCVTA_S32_F32 = 285
const ARM_INS_VCVTA_U32_F32 = 286
const ARM_INS_VCVTA_S32_F64 = 287
const ARM_INS_VCVTA_U32_F64 = 288
const ARM_INS_VCVTB = 289
const ARM_INS_VCVT = 290
const ARM_INS_VCVTM_S32_F32 = 291
const ARM_INS_VCVTM_U32_F32 = 292
const ARM_INS_VCVTM_S32_F64 = 293
const ARM_INS_VCVTM_U32_F64 = 294
const ARM_INS_VCVTN_S32_F32 = 295
const ARM_INS_VCVTN_U32_F32 = 296
const ARM_INS_VCVTN_S32_F64 = 297
const ARM_INS_VCVTN_U32_F64 = 298
const ARM_INS_VCVTP_S32_F32 = 299
const ARM_INS_VCVTP_U32_F32 = 300
const ARM_INS_VCVTP_S32_F64 = 301
const ARM_INS_VCVTP_U32_F64 = 302
const ARM_INS_VCVTT = 303
const ARM_INS_VDIV = 304
const ARM_INS_VDUP = 305
const ARM_INS_VEOR = 306
const ARM_INS_VEXT = 307
const ARM_INS_VFMA = 308
const ARM_INS_VFMS = 309
const ARM_INS_VFNMA = 310
const ARM_INS_VFNMS = 311
const ARM_INS_VHADD = 312
const ARM_INS_VHSUB = 313
const ARM_INS_VLD1 = 314
const ARM_INS_VLD2 = 315
const ARM_INS_VLD3 = 316
const ARM_INS_VLD4 = 317
const ARM_INS_VLDMDB = 318
const ARM_INS_VLDMIA = 319
const ARM_INS_VLDR = 320
const ARM_INS_VMAXNM_F64 = 321
const ARM_INS_VMAXNM_F32 = 322
const ARM_INS_VMAX = 323
const ARM_INS_VMINNM_F64 = 324
const ARM_INS_VMINNM_F32 = 325
const ARM_INS_VMIN = 326
const ARM_INS_VMLA = 327
const ARM_INS_VMLAL = 328
const ARM_INS_VMLS = 329
const ARM_INS_VMLSL = 330
const ARM_INS_VMOVL = 331
const ARM_INS_VMOVN = 332
const ARM_INS_VMSR = 333
const ARM_INS_VMUL = 334
const ARM_INS_VMULL_P64 = 335
const ARM_INS_VMULL = 336
const ARM_INS_VMVN = 337
const ARM_INS_VNEG = 338
const ARM_INS_VNMLA = 339
const ARM_INS_VNMLS = 340
const ARM_INS_VNMUL = 341
const ARM_INS_VORN = 342
const ARM_INS_VORR = 343
const ARM_INS_VPADAL = 344
const ARM_INS_VPADDL = 345
const ARM_INS_VPADD = 346
const ARM_INS_VPMAX = 347
const ARM_INS_VPMIN = 348
const ARM_INS_VQABS = 349
const ARM_INS_VQADD = 350
const ARM_INS_VQDMLAL = 351
const ARM_INS_VQDMLSL = 352
const ARM_INS_VQDMULH = 353
const ARM_INS_VQDMULL = 354
const ARM_INS_VQMOVUN = 355
const ARM_INS_VQMOVN = 356
const ARM_INS_VQNEG = 357
const ARM_INS_VQRDMULH = 358
const ARM_INS_VQRSHL = 359
const ARM_INS_VQRSHRN = 360
const ARM_INS_VQRSHRUN = 361
const ARM_INS_VQSHL = 362
const ARM_INS_VQSHLU = 363
const ARM_INS_VQSHRN = 364
const ARM_INS_VQSHRUN = 365
const ARM_INS_VQSUB = 366
const ARM_INS_VRADDHN = 367
const ARM_INS_VRECPE = 368
const ARM_INS_VRECPS = 369
const ARM_INS_VREV16 = 370
const ARM_INS_VREV32 = 371
const ARM_INS_VREV64 = 372
const ARM_INS_VRHADD = 373
const ARM_INS_VRINTA_F64 = 374
const ARM_INS_VRINTA_F32 = 375
const ARM_INS_VRINTM_F64 = 376
const ARM_INS_VRINTM_F32 = 377
const ARM_INS_VRINTN_F64 = 378
const ARM_INS_VRINTN_F32 = 379
const ARM_INS_VRINTP_F64 = 380
const ARM_INS_VRINTP_F32 = 381
const ARM_INS_VRINTR = 382
const ARM_INS_VRINTX = 383
const ARM_INS_VRINTX_F32 = 384
const ARM_INS_VRINTZ = 385
const ARM_INS_VRINTZ_F32 = 386
const ARM_INS_VRSHL = 387
const ARM_INS_VRSHRN = 388
const ARM_INS_VRSHR = 389
const ARM_INS_VRSQRTE = 390
const ARM_INS_VRSQRTS = 391
const ARM_INS_VRSRA = 392
const ARM_INS_VRSUBHN = 393
const ARM_INS_VSELEQ_F64 = 394
const ARM_INS_VSELEQ_F32 = 395
const ARM_INS_VSELGE_F64 = 396
const ARM_INS_VSELGE_F32 = 397
const ARM_INS_VSELGT_F64 = 398
const ARM_INS_VSELGT_F32 = 399
const ARM_INS_VSELVS_F64 = 400
const ARM_INS_VSELVS_F32 = 401
const ARM_INS_VSHLL = 402
const ARM_INS_VSHL = 403
const ARM_INS_VSHRN = 404
const ARM_INS_VSHR = 405
const ARM_INS_VSLI = 406
const ARM_INS_VSQRT = 407
const ARM_INS_VSRA = 408
const ARM_INS_VSRI = 409
const ARM_INS_VST1 = 410
const ARM_INS_VST2 = 411
const ARM_INS_VST3 = 412
const ARM_INS_VST4 = 413
const ARM_INS_VSTMDB = 414
const ARM_INS_VSTMIA = 415
const ARM_INS_VSTR = 416
const ARM_INS_VSUB = 417
const ARM_INS_VSUBHN = 418
const ARM_INS_VSUBL = 419
const ARM_INS_VSUBW = 420
const ARM_INS_VSWP = 421
const ARM_INS_VTBL = 422
const ARM_INS_VTBX = 423
const ARM_INS_VCVTR = 424
const ARM_INS_VTRN = 425
const ARM_INS_VTST = 426
const ARM_INS_VUZP = 427
const ARM_INS_VZIP = 428
const ARM_INS_ADDW = 429
const ARM_INS_ADR_W = 430
const ARM_INS_ASR = 431
const ARM_INS_DCPS1 = 432
const ARM_INS_DCPS2 = 433
const ARM_INS_DCPS3 = 434
const ARM_INS_IT = 435
const ARM_INS_LSL = 436
const ARM_INS_LSR = 437
const ARM_INS_ORN = 438
const ARM_INS_ROR = 439
const ARM_INS_RRX = 440
const ARM_INS_SUBW = 441
const ARM_INS_TBB = 442
const ARM_INS_TBH = 443
const ARM_INS_CBNZ = 444
const ARM_INS_CBZ = 445
const ARM_INS_NOP = 446
const ARM_INS_POP = 447
const ARM_INS_PUSH = 448
const ARM_INS_SEV = 449
const ARM_INS_SEVL = 450
const ARM_INS_WFE = 451
const ARM_INS_WFI = 452
const ARM_INS_YIELD = 453
const ARM_INS_MAX = 454

const ARM_GRP_INVALID = 0
const ARM_GRP_CRYPTO = 1
const ARM_GRP_DATABARRIER = 2
const ARM_GRP_DIVIDE = 3
const ARM_GRP_FPARMV8 = 4
const ARM_GRP_MULTPRO = 5
const ARM_GRP_NEON = 6
const ARM_GRP_T2EXTRACTPACK = 7
const ARM_GRP_THUMB2DSP = 8
const ARM_GRP_TRUSTZONE = 9
const ARM_GRP_V4T = 10
const ARM_GRP_V5T = 11
const ARM_GRP_V5TE = 12
const ARM_GRP_V6 = 13
const ARM_GRP_V6T2 = 14
const ARM_GRP_V7 = 15
const ARM_GRP_V8 = 16
const ARM_GRP_VFP2 = 17
const ARM_GRP_VFP3 = 18
const ARM_GRP_VFP4 = 19
const ARM_GRP_ARM = 20
const ARM_GRP_MCLASS = 21
const ARM_GRP_NOTMCLASS = 22
const ARM_GRP_THUMB = 23
const ARM_GRP_THUMB1ONLY = 24
const ARM_GRP_THUMB2 = 25
const ARM_GRP_PREV8 = 26
const ARM_GRP_FPVMLX = 27
const ARM_GRP_MULOPS = 28
const ARM_GRP_MAX = 29
