#! /usr/remote/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
<<<<<<< HEAD
S_0x1d293d0 .scope module, "jumptest" "jumptest" 2 21;
 .timescale 0 0;
v0x1d76890_0 .net "PC", 31 0, v0x1d761d0_0; 1 drivers
v0x1d76960_0 .var "PCCon", 31 0;
v0x1d76a30_0 .var "PCPlus4", 31 0;
v0x1d76ab0_0 .var "instr", 31 0;
v0x1d76b60_0 .var "jump", 0 0;
S_0x1d49a30 .scope module, "j" "jump" 2 27, 2 1, S_0x1d293d0;
 .timescale 0 0;
v0x1d76320_0 .alias "PC", 31 0, v0x1d76890_0;
v0x1d763f0_0 .net "PCCon", 31 0, v0x1d76960_0; 1 drivers
v0x1d764a0_0 .var "PCHigh", 3 0;
v0x1d76520_0 .var "PCLow", 27 0;
v0x1d765d0_0 .var "PCNew", 31 0;
v0x1d76680_0 .net "PCPlus4", 31 0, v0x1d76a30_0; 1 drivers
v0x1d76740_0 .net "instr", 31 0, v0x1d76ab0_0; 1 drivers
v0x1d767c0_0 .net "jump", 0 0, v0x1d76b60_0; 1 drivers
E_0x1d296f0 .event edge, v0x1d76680_0, v0x1d76740_0, v0x1d76520_0, v0x1d764a0_0;
S_0x1d33c30 .scope module, "mux" "mux" 2 11, 3 1, S_0x1d49a30;
 .timescale 0 0;
v0x1cee680_0 .alias "in1", 31 0, v0x1d763f0_0;
v0x1d76130_0 .net "in2", 31 0, v0x1d765d0_0; 1 drivers
v0x1d761d0_0 .var "out", 31 0;
v0x1d76270_0 .alias "select", 0 0, v0x1d767c0_0;
E_0x1d4f320 .event edge, v0x1d76270_0, v0x1cee680_0, v0x1d76130_0;
S_0x1d27340 .scope module, "mux_5" "mux_5" 3 37;
 .timescale 0 0;
v0x1d76c30_0 .net "in1", 4 0, C4<zzzzz>; 0 drivers
v0x1d76cd0_0 .net "in2", 4 0, C4<zzzzz>; 0 drivers
v0x1d76d70_0 .var "out", 4 0;
v0x1d76e10_0 .net "select", 0 0, C4<z>; 0 drivers
E_0x1d765a0 .event edge, v0x1d76e10_0, v0x1d76c30_0, v0x1d76cd0_0;
S_0x1d4b710 .scope module, "test_cpu" "test_cpu" 4 3;
 .timescale 0 0;
v0x1d88d30_0 .var "clk", 0 0;
S_0x1d76ec0 .scope module, "cpu" "cpu" 4 6, 5 16, S_0x1d4b710;
 .timescale 0 0;
L_0x1d85a30 .functor AND 1, v0x1d7f880_0, L_0x1d894c0, C4<1>, C4<1>;
L_0x1d89830 .functor AND 1, v0x1d7f880_0, L_0x1d89790, C4<1>, C4<1>;
v0x1d85300_0 .net "ALUControlD", 2 0, v0x1d7f800_0; 1 drivers
v0x1d853d0_0 .net "ALUControlE", 2 0, v0x1d7c030_0; 1 drivers
v0x1d854a0_0 .net "ALUOutE", 31 0, v0x1d7ab70_0; 1 drivers
v0x1d85570_0 .net "ALUOutM", 31 0, v0x1d79ec0_0; 1 drivers
v0x1d855f0_0 .net "ALUOutW", 31 0, v0x1d78cb0_0; 1 drivers
v0x1d856c0_0 .net "ALUSrcD", 0 0, v0x1d7f450_0; 1 drivers
v0x1d85790_0 .net "ALUSrcE", 0 0, v0x1d7c150_0; 1 drivers
v0x1d85860_0 .net "BranchD", 0 0, v0x1d7f880_0; 1 drivers
v0x1d85930_0 .net "EqualD1", 31 0, v0x1d7e1f0_0; 1 drivers
v0x1d859b0_0 .net "EqualD2", 31 0, v0x1d7de20_0; 1 drivers
v0x1d85a90_0 .net "FlushE", 0 0, v0x1d77250_0; 1 drivers
v0x1d85b10_0 .net "ForwardAD", 0 0, v0x1d772f0_0; 1 drivers
v0x1d85c50_0 .net "ForwardAE", 1 0, v0x1d77390_0; 1 drivers
v0x1d85d20_0 .net "ForwardBD", 0 0, v0x1d77440_0; 1 drivers
v0x1d85e70_0 .net "ForwardBE", 1 0, v0x1d774e0_0; 1 drivers
v0x1d85f40_0 .net "Jump", 0 0, v0x1d7f950_0; 1 drivers
v0x1d85da0_0 .net "JumpLinkD", 0 0, v0x1d7f9d0_0; 1 drivers
v0x1d860a0_0 .net "JumpLinkE", 0 0, v0x1d7c460_0; 1 drivers
v0x1d861c0_0 .net "JumpLinkM", 0 0, v0x1d7a090_0; 1 drivers
v0x1d86290_0 .net "JumpLinkW", 0 0, v0x1d78ea0_0; 1 drivers
v0x1d863c0_0 .net "JumpRegister", 0 0, v0x1d7fa80_0; 1 drivers
v0x1d86440_0 .net "MemRead", 0 0, v0x1d7fb00_0; 1 drivers
v0x1d86310_0 .net "MemWriteD", 0 0, v0x1d7fcb0_0; 1 drivers
v0x1d865d0_0 .net "MemWriteE", 0 0, v0x1d7c6e0_0; 1 drivers
v0x1d86720_0 .net "MemWriteM", 0 0, v0x1d7a2e0_0; 1 drivers
v0x1d867a0_0 .net "MemtoRegD", 0 0, v0x1d7fbb0_0; 1 drivers
v0x1d866a0_0 .net "MemtoRegE", 0 0, v0x1d7c5e0_0; 1 drivers
v0x1d86900_0 .net "MemtoRegM", 0 0, v0x1d7a190_0; 1 drivers
v0x1d86820_0 .net "MemtoRegW", 0 0, v0x1d79000_0; 1 drivers
v0x1d86a70_0 .net "PC", 31 0, v0x1d84690_0; 1 drivers
v0x1d869d0_0 .net "PCBranchD", 31 0, v0x1d7d870_0; 1 drivers
v0x1d86c40_0 .net "PCCon", 31 0, v0x1d842c0_0; 1 drivers
v0x1d86af0_0 .net "PCConnn", 31 0, v0x1d84bf0_0; 1 drivers
v0x1d86b70_0 .net "PCF", 31 0, v0x1d83ec0_0; 1 drivers
v0x1d86e30_0 .net "PCPlus4D", 31 0, v0x1d80580_0; 1 drivers
v0x1d86f40_0 .net "PCPlus4E", 31 0, v0x1d7c7e0_0; 1 drivers
v0x1d86cc0_0 .net "PCPlus4F", 31 0, v0x1d80940_0; 1 drivers
v0x1d86d40_0 .net "PCPlus4M", 31 0, v0x1d7a430_0; 1 drivers
v0x1d87150_0 .net "PCPlus4W", 31 0, v0x1d79130_0; 1 drivers
v0x1d87220_0 .net "RD1_D", 31 0, v0x1d7e890_0; 1 drivers
v0x1d87050_0 .net "RD1_E", 31 0, v0x1d7c860_0; 1 drivers
v0x1d873f0_0 .net "RD2_D", 31 0, v0x1d7e940_0; 1 drivers
v0x1d872a0_0 .net "RD2_E", 31 0, v0x1d7ca10_0; 1 drivers
v0x1d87370_0 .net "RdD", 4 0, L_0x1d88db0; 1 drivers
v0x1d875e0_0 .net "RdE", 4 0, v0x1d7c990_0; 1 drivers
v0x1d876b0_0 .net "ReadDataM", 31 0, v0x1d79bd0_0; 1 drivers
v0x1d874c0_0 .net "ReadDataW", 31 0, v0x1d79260_0; 1 drivers
v0x1d878b0_0 .net "RegDstD", 1 0, v0x1d7fd60_0; 1 drivers
v0x1d87730_0 .net "RegDstE", 1 0, v0x1d7cd80_0; 1 drivers
v0x1d87800_0 .net "RegWriteD", 0 0, v0x1d7fe10_0; 1 drivers
v0x1d87b20_0 .net "RegWriteE", 0 0, v0x1d7cec0_0; 1 drivers
v0x1d87ba0_0 .net "RegWriteM", 0 0, v0x1d7a5c0_0; 1 drivers
v0x1d87930_0 .net "RegWriteW", 0 0, v0x1d79390_0; 1 drivers
v0x1d879b0_0 .net "ResultW", 31 0, v0x1d78600_0; 1 drivers
v0x1d87de0_0 .net "ResultWCon", 31 0, v0x1d78a10_0; 1 drivers
v0x1d87e60_0 .net "RsD", 4 0, L_0x1d89380; 1 drivers
v0x1d87c70_0 .net "RsE", 4 0, v0x1d7d090_0; 1 drivers
v0x1d87d40_0 .net "RtD", 4 0, L_0x1d89420; 1 drivers
v0x1d88110_0 .net "RtE", 4 0, v0x1d7d1f0_0; 1 drivers
v0x1d88190_0 .net "SignImmD", 31 0, v0x1d7d5d0_0; 1 drivers
v0x1d87f30_0 .net "SignImmE", 31 0, v0x1d7d360_0; 1 drivers
v0x1d88000_0 .net "SrcAE", 31 0, v0x1d7b9b0_0; 1 drivers
v0x1d88460_0 .net "SrcBE", 31 0, v0x1d7afe0_0; 1 drivers
v0x1d88530_0 .net "StallD", 0 0, v0x1d77cc0_0; 1 drivers
v0x1d88260_0 .net "StallF", 0 0, v0x1d77b80_0; 1 drivers
v0x1d88330_0 .net "Std_Out", 31 0, v0x1d79ad0_0; 1 drivers
v0x1d887d0_0 .net "Std_Out_Address", 31 0, v0x1d7e6e0_0; 1 drivers
v0x1d888a0_0 .net "Syscall_Info", 31 0, v0x1d7f3d0_0; 1 drivers
v0x1d88600_0 .net "WriteDataE", 31 0, v0x1d7b480_0; 1 drivers
v0x1d88680_0 .net "WriteDataM", 31 0, v0x1d7a6c0_0; 1 drivers
v0x1d88750_0 .net "WriteRegE", 4 0, v0x1d7be10_0; 1 drivers
v0x1d88b60_0 .net "WriteRegM", 4 0, v0x1d7a870_0; 1 drivers
v0x1d88920_0 .net "WriteRegW", 4 0, v0x1d794f0_0; 1 drivers
v0x1d889a0_0 .net *"_s12", 0 0, L_0x1d89790; 1 drivers
v0x1d88a20_0 .net *"_s6", 0 0, L_0x1d894c0; 1 drivers
v0x1d88aa0_0 .net "clk", 0 0, v0x1d88d30_0; 1 drivers
v0x1d88e50_0 .net "instrD", 31 0, v0x1d80500_0; 1 drivers
v0x1d88f60_0 .net "instrF", 31 0, v0x1d83be0_0; 1 drivers
v0x1d88be0_0 .net "syscall", 0 0, v0x1d801a0_0; 1 drivers
v0x1d88cb0_0 .var "thirtyone", 4 0;
L_0x1d88db0 .part v0x1d80500_0, 11, 5;
L_0x1d89380 .part v0x1d80500_0, 21, 5;
L_0x1d89420 .part v0x1d80500_0, 16, 5;
L_0x1d894c0 .cmp/eq 32, v0x1d7e1f0_0, v0x1d7de20_0;
L_0x1d896f0 .part v0x1d83ec0_0, 2, 30;
L_0x1d89790 .cmp/eq 32, v0x1d7e1f0_0, v0x1d7de20_0;
L_0x1d89af0 .part v0x1d80500_0, 21, 5;
L_0x1d89ca0 .part v0x1d80500_0, 16, 5;
L_0x1d89d40 .part v0x1d80500_0, 0, 16;
S_0x1d84840 .scope module, "j" "jump" 5 152, 2 1, S_0x1d76ec0;
 .timescale 0 0;
v0x1d84d80_0 .alias "PC", 31 0, v0x1d86af0_0;
v0x1d84e50_0 .alias "PCCon", 31 0, v0x1d86c40_0;
v0x1d84f20_0 .var "PCHigh", 3 0;
v0x1d84fa0_0 .var "PCLow", 27 0;
v0x1d85020_0 .var "PCNew", 31 0;
v0x1d850a0_0 .alias "PCPlus4", 31 0, v0x1d86e30_0;
v0x1d85160_0 .alias "instr", 31 0, v0x1d88e50_0;
v0x1d851e0_0 .alias "jump", 0 0, v0x1d85f40_0;
E_0x1d7c330 .event edge, v0x1d7c910_0, v0x1d7d650_0, v0x1d84fa0_0, v0x1d84f20_0;
S_0x1d84960 .scope module, "mux" "mux" 2 11, 3 1, S_0x1d84840;
 .timescale 0 0;
v0x1d84aa0_0 .alias "in1", 31 0, v0x1d86c40_0;
v0x1d84b70_0 .net "in2", 31 0, v0x1d85020_0; 1 drivers
v0x1d84bf0_0 .var "out", 31 0;
v0x1d84ca0_0 .alias "select", 0 0, v0x1d85f40_0;
E_0x1d84a50 .event edge, v0x1d7f950_0, v0x1d842c0_0, v0x1d84b70_0;
S_0x1d843f0 .scope module, "muxnew" "mux" 5 154, 3 1, S_0x1d76ec0;
 .timescale 0 0;
v0x1d84550_0 .alias "in1", 31 0, v0x1d86af0_0;
v0x1d84610_0 .alias "in2", 31 0, v0x1d87220_0;
v0x1d84690_0 .var "out", 31 0;
v0x1d84740_0 .alias "select", 0 0, v0x1d863c0_0;
E_0x1d844e0 .event edge, v0x1d7e620_0, v0x1d84550_0, v0x1d7cb00_0;
S_0x1d84050 .scope module, "mux_if" "mux_ini" 5 160, 3 25, S_0x1d76ec0;
 .timescale 0 0;
v0x1d84170_0 .alias "in1", 31 0, v0x1d86cc0_0;
v0x1d84240_0 .alias "in2", 31 0, v0x1d869d0_0;
v0x1d842c0_0 .var "out", 31 0;
v0x1d84340_0 .net "select", 0 0, L_0x1d85a30; 1 drivers
E_0x1d84140 .event edge, v0x1d84340_0, v0x1d80650_0, v0x1d7d870_0;
S_0x1d83c90 .scope module, "if_reg" "if_reg" 5 165, 6 1, S_0x1d76ec0;
 .timescale 0 0;
v0x1d83d80_0 .alias "clk", 0 0, v0x1d88aa0_0;
v0x1d83e20_0 .alias "pcadd", 31 0, v0x1d86a70_0;
v0x1d83ec0_0 .var "pcreg", 31 0;
v0x1d83f70_0 .alias "stallf", 0 0, v0x1d88260_0;
S_0x1d809f0 .scope module, "im" "inst_memory" 5 169, 7 1, S_0x1d76ec0;
 .timescale 0 0;
v0x1d81330_0 .alias "memout", 31 0, v0x1d88f60_0;
v0x1d813b0 .array "mymem", 1048832 1048576, 31 0;
v0x1d83b40_0 .net "read_addr", 29 0, L_0x1d896f0; 1 drivers
v0x1d83be0_0 .var "regout", 31 0;
v0x1d813b0_0 .array/port v0x1d813b0, 0;
v0x1d813b0_1 .array/port v0x1d813b0, 1;
v0x1d813b0_2 .array/port v0x1d813b0, 2;
E_0x1d80ae0/0 .event edge, v0x1d83b40_0, v0x1d813b0_0, v0x1d813b0_1, v0x1d813b0_2;
v0x1d813b0_3 .array/port v0x1d813b0, 3;
v0x1d813b0_4 .array/port v0x1d813b0, 4;
v0x1d813b0_5 .array/port v0x1d813b0, 5;
v0x1d813b0_6 .array/port v0x1d813b0, 6;
E_0x1d80ae0/1 .event edge, v0x1d813b0_3, v0x1d813b0_4, v0x1d813b0_5, v0x1d813b0_6;
v0x1d813b0_7 .array/port v0x1d813b0, 7;
v0x1d813b0_8 .array/port v0x1d813b0, 8;
v0x1d813b0_9 .array/port v0x1d813b0, 9;
v0x1d813b0_10 .array/port v0x1d813b0, 10;
E_0x1d80ae0/2 .event edge, v0x1d813b0_7, v0x1d813b0_8, v0x1d813b0_9, v0x1d813b0_10;
v0x1d813b0_11 .array/port v0x1d813b0, 11;
v0x1d813b0_12 .array/port v0x1d813b0, 12;
v0x1d813b0_13 .array/port v0x1d813b0, 13;
v0x1d813b0_14 .array/port v0x1d813b0, 14;
E_0x1d80ae0/3 .event edge, v0x1d813b0_11, v0x1d813b0_12, v0x1d813b0_13, v0x1d813b0_14;
v0x1d813b0_15 .array/port v0x1d813b0, 15;
v0x1d813b0_16 .array/port v0x1d813b0, 16;
v0x1d813b0_17 .array/port v0x1d813b0, 17;
v0x1d813b0_18 .array/port v0x1d813b0, 18;
E_0x1d80ae0/4 .event edge, v0x1d813b0_15, v0x1d813b0_16, v0x1d813b0_17, v0x1d813b0_18;
v0x1d813b0_19 .array/port v0x1d813b0, 19;
v0x1d813b0_20 .array/port v0x1d813b0, 20;
v0x1d813b0_21 .array/port v0x1d813b0, 21;
v0x1d813b0_22 .array/port v0x1d813b0, 22;
E_0x1d80ae0/5 .event edge, v0x1d813b0_19, v0x1d813b0_20, v0x1d813b0_21, v0x1d813b0_22;
v0x1d813b0_23 .array/port v0x1d813b0, 23;
v0x1d813b0_24 .array/port v0x1d813b0, 24;
v0x1d813b0_25 .array/port v0x1d813b0, 25;
v0x1d813b0_26 .array/port v0x1d813b0, 26;
E_0x1d80ae0/6 .event edge, v0x1d813b0_23, v0x1d813b0_24, v0x1d813b0_25, v0x1d813b0_26;
v0x1d813b0_27 .array/port v0x1d813b0, 27;
v0x1d813b0_28 .array/port v0x1d813b0, 28;
v0x1d813b0_29 .array/port v0x1d813b0, 29;
v0x1d813b0_30 .array/port v0x1d813b0, 30;
E_0x1d80ae0/7 .event edge, v0x1d813b0_27, v0x1d813b0_28, v0x1d813b0_29, v0x1d813b0_30;
v0x1d813b0_31 .array/port v0x1d813b0, 31;
v0x1d813b0_32 .array/port v0x1d813b0, 32;
v0x1d813b0_33 .array/port v0x1d813b0, 33;
v0x1d813b0_34 .array/port v0x1d813b0, 34;
E_0x1d80ae0/8 .event edge, v0x1d813b0_31, v0x1d813b0_32, v0x1d813b0_33, v0x1d813b0_34;
v0x1d813b0_35 .array/port v0x1d813b0, 35;
v0x1d813b0_36 .array/port v0x1d813b0, 36;
v0x1d813b0_37 .array/port v0x1d813b0, 37;
v0x1d813b0_38 .array/port v0x1d813b0, 38;
E_0x1d80ae0/9 .event edge, v0x1d813b0_35, v0x1d813b0_36, v0x1d813b0_37, v0x1d813b0_38;
v0x1d813b0_39 .array/port v0x1d813b0, 39;
v0x1d813b0_40 .array/port v0x1d813b0, 40;
v0x1d813b0_41 .array/port v0x1d813b0, 41;
v0x1d813b0_42 .array/port v0x1d813b0, 42;
E_0x1d80ae0/10 .event edge, v0x1d813b0_39, v0x1d813b0_40, v0x1d813b0_41, v0x1d813b0_42;
v0x1d813b0_43 .array/port v0x1d813b0, 43;
v0x1d813b0_44 .array/port v0x1d813b0, 44;
v0x1d813b0_45 .array/port v0x1d813b0, 45;
v0x1d813b0_46 .array/port v0x1d813b0, 46;
E_0x1d80ae0/11 .event edge, v0x1d813b0_43, v0x1d813b0_44, v0x1d813b0_45, v0x1d813b0_46;
v0x1d813b0_47 .array/port v0x1d813b0, 47;
v0x1d813b0_48 .array/port v0x1d813b0, 48;
v0x1d813b0_49 .array/port v0x1d813b0, 49;
v0x1d813b0_50 .array/port v0x1d813b0, 50;
E_0x1d80ae0/12 .event edge, v0x1d813b0_47, v0x1d813b0_48, v0x1d813b0_49, v0x1d813b0_50;
v0x1d813b0_51 .array/port v0x1d813b0, 51;
v0x1d813b0_52 .array/port v0x1d813b0, 52;
v0x1d813b0_53 .array/port v0x1d813b0, 53;
v0x1d813b0_54 .array/port v0x1d813b0, 54;
E_0x1d80ae0/13 .event edge, v0x1d813b0_51, v0x1d813b0_52, v0x1d813b0_53, v0x1d813b0_54;
v0x1d813b0_55 .array/port v0x1d813b0, 55;
v0x1d813b0_56 .array/port v0x1d813b0, 56;
v0x1d813b0_57 .array/port v0x1d813b0, 57;
v0x1d813b0_58 .array/port v0x1d813b0, 58;
E_0x1d80ae0/14 .event edge, v0x1d813b0_55, v0x1d813b0_56, v0x1d813b0_57, v0x1d813b0_58;
v0x1d813b0_59 .array/port v0x1d813b0, 59;
v0x1d813b0_60 .array/port v0x1d813b0, 60;
v0x1d813b0_61 .array/port v0x1d813b0, 61;
v0x1d813b0_62 .array/port v0x1d813b0, 62;
E_0x1d80ae0/15 .event edge, v0x1d813b0_59, v0x1d813b0_60, v0x1d813b0_61, v0x1d813b0_62;
v0x1d813b0_63 .array/port v0x1d813b0, 63;
v0x1d813b0_64 .array/port v0x1d813b0, 64;
v0x1d813b0_65 .array/port v0x1d813b0, 65;
v0x1d813b0_66 .array/port v0x1d813b0, 66;
E_0x1d80ae0/16 .event edge, v0x1d813b0_63, v0x1d813b0_64, v0x1d813b0_65, v0x1d813b0_66;
v0x1d813b0_67 .array/port v0x1d813b0, 67;
v0x1d813b0_68 .array/port v0x1d813b0, 68;
v0x1d813b0_69 .array/port v0x1d813b0, 69;
v0x1d813b0_70 .array/port v0x1d813b0, 70;
E_0x1d80ae0/17 .event edge, v0x1d813b0_67, v0x1d813b0_68, v0x1d813b0_69, v0x1d813b0_70;
v0x1d813b0_71 .array/port v0x1d813b0, 71;
v0x1d813b0_72 .array/port v0x1d813b0, 72;
v0x1d813b0_73 .array/port v0x1d813b0, 73;
v0x1d813b0_74 .array/port v0x1d813b0, 74;
E_0x1d80ae0/18 .event edge, v0x1d813b0_71, v0x1d813b0_72, v0x1d813b0_73, v0x1d813b0_74;
v0x1d813b0_75 .array/port v0x1d813b0, 75;
v0x1d813b0_76 .array/port v0x1d813b0, 76;
v0x1d813b0_77 .array/port v0x1d813b0, 77;
v0x1d813b0_78 .array/port v0x1d813b0, 78;
E_0x1d80ae0/19 .event edge, v0x1d813b0_75, v0x1d813b0_76, v0x1d813b0_77, v0x1d813b0_78;
v0x1d813b0_79 .array/port v0x1d813b0, 79;
v0x1d813b0_80 .array/port v0x1d813b0, 80;
v0x1d813b0_81 .array/port v0x1d813b0, 81;
v0x1d813b0_82 .array/port v0x1d813b0, 82;
E_0x1d80ae0/20 .event edge, v0x1d813b0_79, v0x1d813b0_80, v0x1d813b0_81, v0x1d813b0_82;
v0x1d813b0_83 .array/port v0x1d813b0, 83;
v0x1d813b0_84 .array/port v0x1d813b0, 84;
v0x1d813b0_85 .array/port v0x1d813b0, 85;
v0x1d813b0_86 .array/port v0x1d813b0, 86;
E_0x1d80ae0/21 .event edge, v0x1d813b0_83, v0x1d813b0_84, v0x1d813b0_85, v0x1d813b0_86;
v0x1d813b0_87 .array/port v0x1d813b0, 87;
v0x1d813b0_88 .array/port v0x1d813b0, 88;
v0x1d813b0_89 .array/port v0x1d813b0, 89;
v0x1d813b0_90 .array/port v0x1d813b0, 90;
E_0x1d80ae0/22 .event edge, v0x1d813b0_87, v0x1d813b0_88, v0x1d813b0_89, v0x1d813b0_90;
v0x1d813b0_91 .array/port v0x1d813b0, 91;
v0x1d813b0_92 .array/port v0x1d813b0, 92;
v0x1d813b0_93 .array/port v0x1d813b0, 93;
v0x1d813b0_94 .array/port v0x1d813b0, 94;
E_0x1d80ae0/23 .event edge, v0x1d813b0_91, v0x1d813b0_92, v0x1d813b0_93, v0x1d813b0_94;
v0x1d813b0_95 .array/port v0x1d813b0, 95;
v0x1d813b0_96 .array/port v0x1d813b0, 96;
v0x1d813b0_97 .array/port v0x1d813b0, 97;
v0x1d813b0_98 .array/port v0x1d813b0, 98;
E_0x1d80ae0/24 .event edge, v0x1d813b0_95, v0x1d813b0_96, v0x1d813b0_97, v0x1d813b0_98;
v0x1d813b0_99 .array/port v0x1d813b0, 99;
v0x1d813b0_100 .array/port v0x1d813b0, 100;
v0x1d813b0_101 .array/port v0x1d813b0, 101;
v0x1d813b0_102 .array/port v0x1d813b0, 102;
E_0x1d80ae0/25 .event edge, v0x1d813b0_99, v0x1d813b0_100, v0x1d813b0_101, v0x1d813b0_102;
v0x1d813b0_103 .array/port v0x1d813b0, 103;
v0x1d813b0_104 .array/port v0x1d813b0, 104;
v0x1d813b0_105 .array/port v0x1d813b0, 105;
v0x1d813b0_106 .array/port v0x1d813b0, 106;
E_0x1d80ae0/26 .event edge, v0x1d813b0_103, v0x1d813b0_104, v0x1d813b0_105, v0x1d813b0_106;
v0x1d813b0_107 .array/port v0x1d813b0, 107;
v0x1d813b0_108 .array/port v0x1d813b0, 108;
v0x1d813b0_109 .array/port v0x1d813b0, 109;
v0x1d813b0_110 .array/port v0x1d813b0, 110;
E_0x1d80ae0/27 .event edge, v0x1d813b0_107, v0x1d813b0_108, v0x1d813b0_109, v0x1d813b0_110;
v0x1d813b0_111 .array/port v0x1d813b0, 111;
v0x1d813b0_112 .array/port v0x1d813b0, 112;
v0x1d813b0_113 .array/port v0x1d813b0, 113;
v0x1d813b0_114 .array/port v0x1d813b0, 114;
E_0x1d80ae0/28 .event edge, v0x1d813b0_111, v0x1d813b0_112, v0x1d813b0_113, v0x1d813b0_114;
v0x1d813b0_115 .array/port v0x1d813b0, 115;
v0x1d813b0_116 .array/port v0x1d813b0, 116;
v0x1d813b0_117 .array/port v0x1d813b0, 117;
v0x1d813b0_118 .array/port v0x1d813b0, 118;
E_0x1d80ae0/29 .event edge, v0x1d813b0_115, v0x1d813b0_116, v0x1d813b0_117, v0x1d813b0_118;
v0x1d813b0_119 .array/port v0x1d813b0, 119;
v0x1d813b0_120 .array/port v0x1d813b0, 120;
v0x1d813b0_121 .array/port v0x1d813b0, 121;
v0x1d813b0_122 .array/port v0x1d813b0, 122;
E_0x1d80ae0/30 .event edge, v0x1d813b0_119, v0x1d813b0_120, v0x1d813b0_121, v0x1d813b0_122;
v0x1d813b0_123 .array/port v0x1d813b0, 123;
v0x1d813b0_124 .array/port v0x1d813b0, 124;
v0x1d813b0_125 .array/port v0x1d813b0, 125;
v0x1d813b0_126 .array/port v0x1d813b0, 126;
E_0x1d80ae0/31 .event edge, v0x1d813b0_123, v0x1d813b0_124, v0x1d813b0_125, v0x1d813b0_126;
v0x1d813b0_127 .array/port v0x1d813b0, 127;
v0x1d813b0_128 .array/port v0x1d813b0, 128;
v0x1d813b0_129 .array/port v0x1d813b0, 129;
v0x1d813b0_130 .array/port v0x1d813b0, 130;
E_0x1d80ae0/32 .event edge, v0x1d813b0_127, v0x1d813b0_128, v0x1d813b0_129, v0x1d813b0_130;
v0x1d813b0_131 .array/port v0x1d813b0, 131;
v0x1d813b0_132 .array/port v0x1d813b0, 132;
v0x1d813b0_133 .array/port v0x1d813b0, 133;
v0x1d813b0_134 .array/port v0x1d813b0, 134;
E_0x1d80ae0/33 .event edge, v0x1d813b0_131, v0x1d813b0_132, v0x1d813b0_133, v0x1d813b0_134;
v0x1d813b0_135 .array/port v0x1d813b0, 135;
v0x1d813b0_136 .array/port v0x1d813b0, 136;
v0x1d813b0_137 .array/port v0x1d813b0, 137;
v0x1d813b0_138 .array/port v0x1d813b0, 138;
E_0x1d80ae0/34 .event edge, v0x1d813b0_135, v0x1d813b0_136, v0x1d813b0_137, v0x1d813b0_138;
v0x1d813b0_139 .array/port v0x1d813b0, 139;
v0x1d813b0_140 .array/port v0x1d813b0, 140;
v0x1d813b0_141 .array/port v0x1d813b0, 141;
v0x1d813b0_142 .array/port v0x1d813b0, 142;
E_0x1d80ae0/35 .event edge, v0x1d813b0_139, v0x1d813b0_140, v0x1d813b0_141, v0x1d813b0_142;
v0x1d813b0_143 .array/port v0x1d813b0, 143;
v0x1d813b0_144 .array/port v0x1d813b0, 144;
v0x1d813b0_145 .array/port v0x1d813b0, 145;
v0x1d813b0_146 .array/port v0x1d813b0, 146;
E_0x1d80ae0/36 .event edge, v0x1d813b0_143, v0x1d813b0_144, v0x1d813b0_145, v0x1d813b0_146;
v0x1d813b0_147 .array/port v0x1d813b0, 147;
v0x1d813b0_148 .array/port v0x1d813b0, 148;
v0x1d813b0_149 .array/port v0x1d813b0, 149;
v0x1d813b0_150 .array/port v0x1d813b0, 150;
E_0x1d80ae0/37 .event edge, v0x1d813b0_147, v0x1d813b0_148, v0x1d813b0_149, v0x1d813b0_150;
v0x1d813b0_151 .array/port v0x1d813b0, 151;
v0x1d813b0_152 .array/port v0x1d813b0, 152;
v0x1d813b0_153 .array/port v0x1d813b0, 153;
v0x1d813b0_154 .array/port v0x1d813b0, 154;
E_0x1d80ae0/38 .event edge, v0x1d813b0_151, v0x1d813b0_152, v0x1d813b0_153, v0x1d813b0_154;
v0x1d813b0_155 .array/port v0x1d813b0, 155;
v0x1d813b0_156 .array/port v0x1d813b0, 156;
v0x1d813b0_157 .array/port v0x1d813b0, 157;
v0x1d813b0_158 .array/port v0x1d813b0, 158;
E_0x1d80ae0/39 .event edge, v0x1d813b0_155, v0x1d813b0_156, v0x1d813b0_157, v0x1d813b0_158;
v0x1d813b0_159 .array/port v0x1d813b0, 159;
v0x1d813b0_160 .array/port v0x1d813b0, 160;
v0x1d813b0_161 .array/port v0x1d813b0, 161;
v0x1d813b0_162 .array/port v0x1d813b0, 162;
E_0x1d80ae0/40 .event edge, v0x1d813b0_159, v0x1d813b0_160, v0x1d813b0_161, v0x1d813b0_162;
v0x1d813b0_163 .array/port v0x1d813b0, 163;
v0x1d813b0_164 .array/port v0x1d813b0, 164;
v0x1d813b0_165 .array/port v0x1d813b0, 165;
v0x1d813b0_166 .array/port v0x1d813b0, 166;
E_0x1d80ae0/41 .event edge, v0x1d813b0_163, v0x1d813b0_164, v0x1d813b0_165, v0x1d813b0_166;
v0x1d813b0_167 .array/port v0x1d813b0, 167;
v0x1d813b0_168 .array/port v0x1d813b0, 168;
v0x1d813b0_169 .array/port v0x1d813b0, 169;
v0x1d813b0_170 .array/port v0x1d813b0, 170;
E_0x1d80ae0/42 .event edge, v0x1d813b0_167, v0x1d813b0_168, v0x1d813b0_169, v0x1d813b0_170;
v0x1d813b0_171 .array/port v0x1d813b0, 171;
v0x1d813b0_172 .array/port v0x1d813b0, 172;
v0x1d813b0_173 .array/port v0x1d813b0, 173;
v0x1d813b0_174 .array/port v0x1d813b0, 174;
E_0x1d80ae0/43 .event edge, v0x1d813b0_171, v0x1d813b0_172, v0x1d813b0_173, v0x1d813b0_174;
v0x1d813b0_175 .array/port v0x1d813b0, 175;
v0x1d813b0_176 .array/port v0x1d813b0, 176;
v0x1d813b0_177 .array/port v0x1d813b0, 177;
v0x1d813b0_178 .array/port v0x1d813b0, 178;
E_0x1d80ae0/44 .event edge, v0x1d813b0_175, v0x1d813b0_176, v0x1d813b0_177, v0x1d813b0_178;
v0x1d813b0_179 .array/port v0x1d813b0, 179;
v0x1d813b0_180 .array/port v0x1d813b0, 180;
v0x1d813b0_181 .array/port v0x1d813b0, 181;
v0x1d813b0_182 .array/port v0x1d813b0, 182;
E_0x1d80ae0/45 .event edge, v0x1d813b0_179, v0x1d813b0_180, v0x1d813b0_181, v0x1d813b0_182;
v0x1d813b0_183 .array/port v0x1d813b0, 183;
v0x1d813b0_184 .array/port v0x1d813b0, 184;
v0x1d813b0_185 .array/port v0x1d813b0, 185;
v0x1d813b0_186 .array/port v0x1d813b0, 186;
E_0x1d80ae0/46 .event edge, v0x1d813b0_183, v0x1d813b0_184, v0x1d813b0_185, v0x1d813b0_186;
v0x1d813b0_187 .array/port v0x1d813b0, 187;
v0x1d813b0_188 .array/port v0x1d813b0, 188;
v0x1d813b0_189 .array/port v0x1d813b0, 189;
v0x1d813b0_190 .array/port v0x1d813b0, 190;
E_0x1d80ae0/47 .event edge, v0x1d813b0_187, v0x1d813b0_188, v0x1d813b0_189, v0x1d813b0_190;
v0x1d813b0_191 .array/port v0x1d813b0, 191;
v0x1d813b0_192 .array/port v0x1d813b0, 192;
v0x1d813b0_193 .array/port v0x1d813b0, 193;
v0x1d813b0_194 .array/port v0x1d813b0, 194;
E_0x1d80ae0/48 .event edge, v0x1d813b0_191, v0x1d813b0_192, v0x1d813b0_193, v0x1d813b0_194;
v0x1d813b0_195 .array/port v0x1d813b0, 195;
v0x1d813b0_196 .array/port v0x1d813b0, 196;
v0x1d813b0_197 .array/port v0x1d813b0, 197;
v0x1d813b0_198 .array/port v0x1d813b0, 198;
E_0x1d80ae0/49 .event edge, v0x1d813b0_195, v0x1d813b0_196, v0x1d813b0_197, v0x1d813b0_198;
v0x1d813b0_199 .array/port v0x1d813b0, 199;
v0x1d813b0_200 .array/port v0x1d813b0, 200;
v0x1d813b0_201 .array/port v0x1d813b0, 201;
v0x1d813b0_202 .array/port v0x1d813b0, 202;
E_0x1d80ae0/50 .event edge, v0x1d813b0_199, v0x1d813b0_200, v0x1d813b0_201, v0x1d813b0_202;
v0x1d813b0_203 .array/port v0x1d813b0, 203;
v0x1d813b0_204 .array/port v0x1d813b0, 204;
v0x1d813b0_205 .array/port v0x1d813b0, 205;
v0x1d813b0_206 .array/port v0x1d813b0, 206;
E_0x1d80ae0/51 .event edge, v0x1d813b0_203, v0x1d813b0_204, v0x1d813b0_205, v0x1d813b0_206;
v0x1d813b0_207 .array/port v0x1d813b0, 207;
v0x1d813b0_208 .array/port v0x1d813b0, 208;
v0x1d813b0_209 .array/port v0x1d813b0, 209;
v0x1d813b0_210 .array/port v0x1d813b0, 210;
E_0x1d80ae0/52 .event edge, v0x1d813b0_207, v0x1d813b0_208, v0x1d813b0_209, v0x1d813b0_210;
v0x1d813b0_211 .array/port v0x1d813b0, 211;
v0x1d813b0_212 .array/port v0x1d813b0, 212;
v0x1d813b0_213 .array/port v0x1d813b0, 213;
v0x1d813b0_214 .array/port v0x1d813b0, 214;
E_0x1d80ae0/53 .event edge, v0x1d813b0_211, v0x1d813b0_212, v0x1d813b0_213, v0x1d813b0_214;
v0x1d813b0_215 .array/port v0x1d813b0, 215;
v0x1d813b0_216 .array/port v0x1d813b0, 216;
v0x1d813b0_217 .array/port v0x1d813b0, 217;
v0x1d813b0_218 .array/port v0x1d813b0, 218;
E_0x1d80ae0/54 .event edge, v0x1d813b0_215, v0x1d813b0_216, v0x1d813b0_217, v0x1d813b0_218;
v0x1d813b0_219 .array/port v0x1d813b0, 219;
v0x1d813b0_220 .array/port v0x1d813b0, 220;
v0x1d813b0_221 .array/port v0x1d813b0, 221;
v0x1d813b0_222 .array/port v0x1d813b0, 222;
E_0x1d80ae0/55 .event edge, v0x1d813b0_219, v0x1d813b0_220, v0x1d813b0_221, v0x1d813b0_222;
v0x1d813b0_223 .array/port v0x1d813b0, 223;
v0x1d813b0_224 .array/port v0x1d813b0, 224;
v0x1d813b0_225 .array/port v0x1d813b0, 225;
v0x1d813b0_226 .array/port v0x1d813b0, 226;
E_0x1d80ae0/56 .event edge, v0x1d813b0_223, v0x1d813b0_224, v0x1d813b0_225, v0x1d813b0_226;
v0x1d813b0_227 .array/port v0x1d813b0, 227;
v0x1d813b0_228 .array/port v0x1d813b0, 228;
v0x1d813b0_229 .array/port v0x1d813b0, 229;
v0x1d813b0_230 .array/port v0x1d813b0, 230;
E_0x1d80ae0/57 .event edge, v0x1d813b0_227, v0x1d813b0_228, v0x1d813b0_229, v0x1d813b0_230;
v0x1d813b0_231 .array/port v0x1d813b0, 231;
v0x1d813b0_232 .array/port v0x1d813b0, 232;
v0x1d813b0_233 .array/port v0x1d813b0, 233;
v0x1d813b0_234 .array/port v0x1d813b0, 234;
E_0x1d80ae0/58 .event edge, v0x1d813b0_231, v0x1d813b0_232, v0x1d813b0_233, v0x1d813b0_234;
v0x1d813b0_235 .array/port v0x1d813b0, 235;
v0x1d813b0_236 .array/port v0x1d813b0, 236;
v0x1d813b0_237 .array/port v0x1d813b0, 237;
v0x1d813b0_238 .array/port v0x1d813b0, 238;
E_0x1d80ae0/59 .event edge, v0x1d813b0_235, v0x1d813b0_236, v0x1d813b0_237, v0x1d813b0_238;
v0x1d813b0_239 .array/port v0x1d813b0, 239;
v0x1d813b0_240 .array/port v0x1d813b0, 240;
v0x1d813b0_241 .array/port v0x1d813b0, 241;
v0x1d813b0_242 .array/port v0x1d813b0, 242;
E_0x1d80ae0/60 .event edge, v0x1d813b0_239, v0x1d813b0_240, v0x1d813b0_241, v0x1d813b0_242;
v0x1d813b0_243 .array/port v0x1d813b0, 243;
v0x1d813b0_244 .array/port v0x1d813b0, 244;
v0x1d813b0_245 .array/port v0x1d813b0, 245;
v0x1d813b0_246 .array/port v0x1d813b0, 246;
E_0x1d80ae0/61 .event edge, v0x1d813b0_243, v0x1d813b0_244, v0x1d813b0_245, v0x1d813b0_246;
v0x1d813b0_247 .array/port v0x1d813b0, 247;
v0x1d813b0_248 .array/port v0x1d813b0, 248;
v0x1d813b0_249 .array/port v0x1d813b0, 249;
v0x1d813b0_250 .array/port v0x1d813b0, 250;
E_0x1d80ae0/62 .event edge, v0x1d813b0_247, v0x1d813b0_248, v0x1d813b0_249, v0x1d813b0_250;
v0x1d813b0_251 .array/port v0x1d813b0, 251;
v0x1d813b0_252 .array/port v0x1d813b0, 252;
v0x1d813b0_253 .array/port v0x1d813b0, 253;
v0x1d813b0_254 .array/port v0x1d813b0, 254;
E_0x1d80ae0/63 .event edge, v0x1d813b0_251, v0x1d813b0_252, v0x1d813b0_253, v0x1d813b0_254;
v0x1d813b0_255 .array/port v0x1d813b0, 255;
v0x1d813b0_256 .array/port v0x1d813b0, 256;
E_0x1d80ae0/64 .event edge, v0x1d813b0_255, v0x1d813b0_256, v0x1d83be0_0;
E_0x1d80ae0 .event/or E_0x1d80ae0/0, E_0x1d80ae0/1, E_0x1d80ae0/2, E_0x1d80ae0/3, E_0x1d80ae0/4, E_0x1d80ae0/5, E_0x1d80ae0/6, E_0x1d80ae0/7, E_0x1d80ae0/8, E_0x1d80ae0/9, E_0x1d80ae0/10, E_0x1d80ae0/11, E_0x1d80ae0/12, E_0x1d80ae0/13, E_0x1d80ae0/14, E_0x1d80ae0/15, E_0x1d80ae0/16, E_0x1d80ae0/17, E_0x1d80ae0/18, E_0x1d80ae0/19, E_0x1d80ae0/20, E_0x1d80ae0/21, E_0x1d80ae0/22, E_0x1d80ae0/23, E_0x1d80ae0/24, E_0x1d80ae0/25, E_0x1d80ae0/26, E_0x1d80ae0/27, E_0x1d80ae0/28, E_0x1d80ae0/29, E_0x1d80ae0/30, E_0x1d80ae0/31, E_0x1d80ae0/32, E_0x1d80ae0/33, E_0x1d80ae0/34, E_0x1d80ae0/35, E_0x1d80ae0/36, E_0x1d80ae0/37, E_0x1d80ae0/38, E_0x1d80ae0/39, E_0x1d80ae0/40, E_0x1d80ae0/41, E_0x1d80ae0/42, E_0x1d80ae0/43, E_0x1d80ae0/44, E_0x1d80ae0/45, E_0x1d80ae0/46, E_0x1d80ae0/47, E_0x1d80ae0/48, E_0x1d80ae0/49, E_0x1d80ae0/50, E_0x1d80ae0/51, E_0x1d80ae0/52, E_0x1d80ae0/53, E_0x1d80ae0/54, E_0x1d80ae0/55, E_0x1d80ae0/56, E_0x1d80ae0/57, E_0x1d80ae0/58, E_0x1d80ae0/59, E_0x1d80ae0/60, E_0x1d80ae0/61, E_0x1d80ae0/62, E_0x1d80ae0/63, E_0x1d80ae0/64;
S_0x1d807d0 .scope module, "add4" "add4" 5 172, 8 1, S_0x1d76ec0;
 .timescale 0 0;
v0x1d808c0_0 .alias "inval", 31 0, v0x1d86b70_0;
v0x1d80940_0 .var "outval", 31 0;
E_0x1d7d970 .event edge, v0x1d808c0_0;
S_0x1d80310 .scope module, "id_reg" "id_reg" 5 177, 9 1, S_0x1d76ec0;
 .timescale 0 0;
v0x1d80400_0 .alias "clk", 0 0, v0x1d88aa0_0;
v0x1d80480_0 .net "clr", 0 0, L_0x1d89830; 1 drivers
v0x1d80500_0 .var "instr", 31 0;
v0x1d80580_0 .var "pcp4", 31 0;
v0x1d80650_0 .alias "pcp4f", 31 0, v0x1d86cc0_0;
v0x1d806d0_0 .alias "rd", 31 0, v0x1d88f60_0;
v0x1d80750_0 .alias "stalld", 0 0, v0x1d88530_0;
S_0x1d7f6d0 .scope module, "control" "control" 5 185, 10 3, S_0x1d76ec0;
 .timescale 0 0;
v0x1d7f450_0 .var "ALUSrc", 0 0;
v0x1d7f800_0 .var "ALUop", 2 0;
v0x1d7f880_0 .var "Branch", 0 0;
v0x1d7f950_0 .var "Jump", 0 0;
v0x1d7f9d0_0 .var "JumpLink", 0 0;
v0x1d7fa80_0 .var "JumpReg", 0 0;
v0x1d7fb00_0 .var "MemRead", 0 0;
v0x1d7fbb0_0 .var "MemToReg", 0 0;
v0x1d7fcb0_0 .var "MemWrite", 0 0;
v0x1d7fd60_0 .var "RegDst", 1 0;
v0x1d7fe10_0 .var "RegWrite", 0 0;
v0x1d7fec0_0 .var "funct", 5 0;
v0x1d7ff40_0 .alias "instr", 31 0, v0x1d88e50_0;
v0x1d7fff0_0 .var "opcode", 5 0;
v0x1d800f0_0 .alias "str", 31 0, v0x1d88330_0;
v0x1d801a0_0 .var "syscall", 0 0;
v0x1d80070_0 .alias "vreg", 31 0, v0x1d888a0_0;
E_0x1d795f0/0 .event edge, v0x1d7d650_0, v0x1d7fff0_0, v0x1d7fec0_0, v0x1d7f350_0;
E_0x1d795f0/1 .event edge, v0x1d79c50_0;
E_0x1d795f0 .event/or E_0x1d795f0/0, E_0x1d795f0/1;
S_0x1d7e350 .scope module, "registers" "registers" 5 201, 11 1, S_0x1d76ec0;
 .timescale 0 0;
v0x1d7e620_0 .alias "JumpReg", 0 0, v0x1d863c0_0;
v0x1d7e6e0_0 .var "a0", 31 0;
v0x1d7e780_0 .alias "clk", 0 0, v0x1d88aa0_0;
v0x1d7e890_0 .var "data1", 31 0;
v0x1d7e940_0 .var "data2", 31 0;
v0x1d7e9e0_0 .alias "read_data_1", 31 0, v0x1d87220_0;
v0x1d7ea60_0 .alias "read_data_2", 31 0, v0x1d873f0_0;
v0x1d7eb30_0 .net "read_reg_1", 4 0, L_0x1d89af0; 1 drivers
v0x1d7ec20_0 .net "read_reg_2", 4 0, L_0x1d89ca0; 1 drivers
v0x1d7ecc0_0 .alias "reg_write", 0 0, v0x1d87930_0;
v0x1d7ed40 .array "register_file", 0 31, 31 0;
v0x1d7f2d0_0 .alias "std_out_address", 31 0, v0x1d887d0_0;
v0x1d7f350_0 .alias "sys_call_reg", 31 0, v0x1d888a0_0;
v0x1d7f3d0_0 .var "v0", 31 0;
v0x1d7f4f0_0 .alias "write_data", 31 0, v0x1d879b0_0;
v0x1d7f570_0 .alias "write_reg", 4 0, v0x1d88920_0;
E_0x1d7e440/0 .event edge, v0x1d77fb0_0, v0x1d7eb30_0, v0x1d78600_0, v0x1d7ec20_0;
v0x1d7ed40_0 .array/port v0x1d7ed40, 0;
v0x1d7ed40_1 .array/port v0x1d7ed40, 1;
v0x1d7ed40_2 .array/port v0x1d7ed40, 2;
v0x1d7ed40_3 .array/port v0x1d7ed40, 3;
E_0x1d7e440/1 .event edge, v0x1d7ed40_0, v0x1d7ed40_1, v0x1d7ed40_2, v0x1d7ed40_3;
v0x1d7ed40_4 .array/port v0x1d7ed40, 4;
v0x1d7ed40_5 .array/port v0x1d7ed40, 5;
v0x1d7ed40_6 .array/port v0x1d7ed40, 6;
v0x1d7ed40_7 .array/port v0x1d7ed40, 7;
E_0x1d7e440/2 .event edge, v0x1d7ed40_4, v0x1d7ed40_5, v0x1d7ed40_6, v0x1d7ed40_7;
v0x1d7ed40_8 .array/port v0x1d7ed40, 8;
v0x1d7ed40_9 .array/port v0x1d7ed40, 9;
v0x1d7ed40_10 .array/port v0x1d7ed40, 10;
v0x1d7ed40_11 .array/port v0x1d7ed40, 11;
E_0x1d7e440/3 .event edge, v0x1d7ed40_8, v0x1d7ed40_9, v0x1d7ed40_10, v0x1d7ed40_11;
v0x1d7ed40_12 .array/port v0x1d7ed40, 12;
v0x1d7ed40_13 .array/port v0x1d7ed40, 13;
v0x1d7ed40_14 .array/port v0x1d7ed40, 14;
v0x1d7ed40_15 .array/port v0x1d7ed40, 15;
E_0x1d7e440/4 .event edge, v0x1d7ed40_12, v0x1d7ed40_13, v0x1d7ed40_14, v0x1d7ed40_15;
v0x1d7ed40_16 .array/port v0x1d7ed40, 16;
v0x1d7ed40_17 .array/port v0x1d7ed40, 17;
v0x1d7ed40_18 .array/port v0x1d7ed40, 18;
v0x1d7ed40_19 .array/port v0x1d7ed40, 19;
E_0x1d7e440/5 .event edge, v0x1d7ed40_16, v0x1d7ed40_17, v0x1d7ed40_18, v0x1d7ed40_19;
v0x1d7ed40_20 .array/port v0x1d7ed40, 20;
v0x1d7ed40_21 .array/port v0x1d7ed40, 21;
v0x1d7ed40_22 .array/port v0x1d7ed40, 22;
v0x1d7ed40_23 .array/port v0x1d7ed40, 23;
E_0x1d7e440/6 .event edge, v0x1d7ed40_20, v0x1d7ed40_21, v0x1d7ed40_22, v0x1d7ed40_23;
v0x1d7ed40_24 .array/port v0x1d7ed40, 24;
v0x1d7ed40_25 .array/port v0x1d7ed40, 25;
v0x1d7ed40_26 .array/port v0x1d7ed40, 26;
v0x1d7ed40_27 .array/port v0x1d7ed40, 27;
E_0x1d7e440/7 .event edge, v0x1d7ed40_24, v0x1d7ed40_25, v0x1d7ed40_26, v0x1d7ed40_27;
v0x1d7ed40_28 .array/port v0x1d7ed40, 28;
v0x1d7ed40_29 .array/port v0x1d7ed40, 29;
v0x1d7ed40_30 .array/port v0x1d7ed40, 30;
v0x1d7ed40_31 .array/port v0x1d7ed40, 31;
E_0x1d7e440/8 .event edge, v0x1d7ed40_28, v0x1d7ed40_29, v0x1d7ed40_30, v0x1d7ed40_31;
E_0x1d7e440 .event/or E_0x1d7e440/0, E_0x1d7e440/1, E_0x1d7e440/2, E_0x1d7e440/3, E_0x1d7e440/4, E_0x1d7e440/5, E_0x1d7e440/6, E_0x1d7e440/7, E_0x1d7e440/8;
E_0x1d7e5a0 .event edge, v0x1d78e00_0;
E_0x1d7e5d0 .event posedge, v0x1d7e620_0;
S_0x1d7df80 .scope module, "mux_id1" "mux" 5 212, 3 1, S_0x1d76ec0;
 .timescale 0 0;
v0x1d7e0a0_0 .alias "in1", 31 0, v0x1d87220_0;
v0x1d7e170_0 .alias "in2", 31 0, v0x1d85570_0;
v0x1d7e1f0_0 .var "out", 31 0;
v0x1d7e270_0 .alias "select", 0 0, v0x1d85b10_0;
E_0x1d7e070 .event edge, v0x1d772f0_0, v0x1d7cb00_0, v0x1d78d80_0;
S_0x1d7db70 .scope module, "mux_id2" "mux" 5 216, 3 1, S_0x1d76ec0;
 .timescale 0 0;
v0x1d7dcd0_0 .alias "in1", 31 0, v0x1d873f0_0;
v0x1d7dda0_0 .alias "in2", 31 0, v0x1d85570_0;
v0x1d7de20_0 .var "out", 31 0;
v0x1d7dea0_0 .alias "select", 0 0, v0x1d85d20_0;
E_0x1d7dc60 .event edge, v0x1d77440_0, v0x1d7cc50_0, v0x1d78d80_0;
S_0x1d7d750 .scope module, "multi" "idmultipurpose" 5 220, 8 13, S_0x1d76ec0;
 .timescale 0 0;
v0x1d7d870_0 .var "PCBranchD", 31 0;
v0x1d7d8f0_0 .alias "PCPlus4D", 31 0, v0x1d86e30_0;
v0x1d7d9a0_0 .net "inst_low_16", 15 0, L_0x1d89d40; 1 drivers
v0x1d7da20_0 .var "left_shift", 31 0;
v0x1d7dad0_0 .var "temp", 31 0;
E_0x1d7d320 .event edge, v0x1d7d9a0_0, v0x1d7dad0_0, v0x1d7da20_0, v0x1d7c910_0;
S_0x1d7d4e0 .scope module, "smd" "SignImmD" 5 223, 8 6, S_0x1d76ec0;
 .timescale 0 0;
v0x1d7d5d0_0 .var "SignImmD", 31 0;
v0x1d7d650_0 .alias "instr", 31 0, v0x1d88e50_0;
v0x1d7d6d0_0 .net "temp", 15 0, L_0x1d89de0; 1 drivers
E_0x1d7d1c0 .event edge, v0x1d7d650_0, v0x1d7d6d0_0;
L_0x1d89de0 .part v0x1d80500_0, 0, 16;
S_0x1d7bf40 .scope module, "ex_reg" "ex_reg" 5 227, 12 1, S_0x1d76ec0;
 .timescale 0 0;
v0x1d7c030_0 .var "alucontrol", 2 0;
v0x1d7c0d0_0 .alias "alucontrold", 2 0, v0x1d85300_0;
v0x1d7c150_0 .var "alusrc", 0 0;
v0x1d7c200_0 .alias "alusrcd", 0 0, v0x1d856c0_0;
v0x1d7c2b0_0 .alias "branchd", 0 0, v0x1d85860_0;
v0x1d7c360_0 .alias "clk", 0 0, v0x1d88aa0_0;
v0x1d7c3e0_0 .alias "flushe", 0 0, v0x1d85a90_0;
v0x1d7c460_0 .var "jumplink", 0 0;
v0x1d7c560_0 .alias "jumplinkd", 0 0, v0x1d85da0_0;
v0x1d7c5e0_0 .var "memtoreg", 0 0;
v0x1d7c660_0 .alias "memtoregd", 0 0, v0x1d867a0_0;
v0x1d7c6e0_0 .var "memwrite", 0 0;
v0x1d7c760_0 .alias "memwrited", 0 0, v0x1d86310_0;
v0x1d7c7e0_0 .var "pcplus4", 31 0;
v0x1d7c910_0 .alias "pcplus4d", 31 0, v0x1d86e30_0;
v0x1d7c990_0 .var "rd", 4 0;
v0x1d7c860_0 .var "rd1", 31 0;
v0x1d7cb00_0 .alias "rd1d", 31 0, v0x1d87220_0;
v0x1d7ca10_0 .var "rd2", 31 0;
v0x1d7cc50_0 .alias "rd2d", 31 0, v0x1d873f0_0;
v0x1d7cb80_0 .alias "rdd", 4 0, v0x1d87370_0;
v0x1d7cd80_0 .var "regdst", 1 0;
v0x1d7cd00_0 .alias "regdstd", 1 0, v0x1d878b0_0;
v0x1d7cec0_0 .var "regwrite", 0 0;
v0x1d7d010_0 .alias "regwrited", 0 0, v0x1d87800_0;
v0x1d7d090_0 .var "rs", 4 0;
v0x1d7cf40_0 .alias "rsd", 4 0, v0x1d87e60_0;
v0x1d7d1f0_0 .var "rt", 4 0;
v0x1d7d110_0 .alias "rtd", 4 0, v0x1d87d40_0;
v0x1d7d360_0 .var "signimm", 31 0;
v0x1d7d270_0 .alias "signimmd", 31 0, v0x1d88190_0;
S_0x1d7bb10 .scope module, "mux_ex1" "threemux5" 5 259, 3 45, S_0x1d76ec0;
 .timescale 0 0;
v0x1d7bc60_0 .alias "in1", 4 0, v0x1d88110_0;
v0x1d7bd10_0 .alias "in2", 4 0, v0x1d875e0_0;
v0x1d7bd90_0 .net "in3", 4 0, v0x1d88cb0_0; 1 drivers
v0x1d7be10_0 .var "out", 4 0;
v0x1d7bec0_0 .alias "select", 1 0, v0x1d87730_0;
E_0x1d7bc00 .event edge, v0x1d7bec0_0, v0x1d77c20_0, v0x1d7bd10_0, v0x1d7bd90_0;
S_0x1d7b600 .scope module, "mux_ex2" "threemux" 5 264, 3 59, S_0x1d76ec0;
 .timescale 0 0;
v0x1d7b750_0 .alias "in1", 31 0, v0x1d87050_0;
v0x1d7b7d0_0 .alias "in2", 31 0, v0x1d879b0_0;
v0x1d7b8a0_0 .alias "in3", 31 0, v0x1d85570_0;
v0x1d7b9b0_0 .var "out", 31 0;
v0x1d7ba60_0 .alias "select", 1 0, v0x1d85c50_0;
E_0x1d7b6f0 .event edge, v0x1d77390_0, v0x1d7b750_0, v0x1d78600_0, v0x1d78d80_0;
S_0x1d7b140 .scope module, "mux_ex3" "threemux" 5 269, 3 59, S_0x1d76ec0;
 .timescale 0 0;
v0x1d7b290_0 .alias "in1", 31 0, v0x1d872a0_0;
v0x1d7b350_0 .alias "in2", 31 0, v0x1d879b0_0;
v0x1d7b400_0 .alias "in3", 31 0, v0x1d85570_0;
v0x1d7b480_0 .var "out", 31 0;
v0x1d7b580_0 .alias "select", 1 0, v0x1d85e70_0;
E_0x1d7b230 .event edge, v0x1d774e0_0, v0x1d7b290_0, v0x1d78600_0, v0x1d78d80_0;
S_0x1d7ad50 .scope module, "mux_ex4" "mux" 5 274, 3 1, S_0x1d76ec0;
 .timescale 0 0;
v0x1d7ae90_0 .alias "in1", 31 0, v0x1d88600_0;
v0x1d7af60_0 .alias "in2", 31 0, v0x1d87f30_0;
v0x1d7afe0_0 .var "out", 31 0;
v0x1d7b090_0 .alias "select", 0 0, v0x1d85790_0;
E_0x1d7ae40 .event edge, v0x1d7b090_0, v0x1d7a7f0_0, v0x1d7af60_0;
S_0x1d7a9d0 .scope module, "alu" "ALU" 5 278, 13 1, S_0x1d76ec0;
 .timescale 0 0;
v0x1d7aaf0_0 .alias "ALU_control", 2 0, v0x1d853d0_0;
v0x1d7ab70_0 .var "ALU_result", 31 0;
v0x1d7ac20_0 .alias "read_data_1", 31 0, v0x1d88000_0;
v0x1d7aca0_0 .alias "read_data_2_or_immediate", 31 0, v0x1d88460_0;
E_0x1d7aac0 .event edge, v0x1d7aaf0_0, v0x1d7ac20_0, v0x1d7aca0_0;
S_0x1d79dd0 .scope module, "mem_reg" "mem_reg" 5 285, 14 1, S_0x1d76ec0;
 .timescale 0 0;
v0x1d79ec0_0 .var "aluout", 31 0;
v0x1d79f40_0 .alias "aluoute", 31 0, v0x1d854a0_0;
v0x1d79fc0_0 .alias "clk", 0 0, v0x1d88aa0_0;
v0x1d7a090_0 .var "jumplink", 0 0;
v0x1d7a110_0 .alias "jumplinke", 0 0, v0x1d860a0_0;
v0x1d7a190_0 .var "memtoreg", 0 0;
v0x1d7a260_0 .alias "memtorege", 0 0, v0x1d866a0_0;
v0x1d7a2e0_0 .var "memwrite", 0 0;
v0x1d7a3b0_0 .alias "memwritee", 0 0, v0x1d865d0_0;
v0x1d7a430_0 .var "pcplus4", 31 0;
v0x1d7a540_0 .alias "pcplus4e", 31 0, v0x1d86f40_0;
v0x1d7a5c0_0 .var "regwrite", 0 0;
v0x1d7a640_0 .alias "regwritee", 0 0, v0x1d87b20_0;
v0x1d7a6c0_0 .var "writedata", 31 0;
v0x1d7a7f0_0 .alias "writedatae", 31 0, v0x1d88600_0;
v0x1d7a870_0 .var "writereg", 4 0;
v0x1d7a740_0 .alias "writerege", 4 0, v0x1d88750_0;
S_0x1d796d0 .scope module, "dm" "data_memory" 5 303, 15 1, S_0x1d76ec0;
 .timescale 0 0;
v0x1d797c0_0 .alias "address", 31 0, v0x1d85570_0;
v0x1d79870_0 .alias "clk", 0 0, v0x1d88aa0_0;
v0x1d79920_0 .alias "mem_read", 0 0, v0x1d86440_0;
v0x1d799a0_0 .alias "mem_write", 0 0, v0x1d86720_0;
v0x1d79a50 .array "mymem", 1048576 0, 31 0;
v0x1d79ad0_0 .var "out_reg", 31 0;
v0x1d79b50_0 .alias "read_data", 31 0, v0x1d876b0_0;
v0x1d79bd0_0 .var "read_reg", 31 0;
v0x1d79c50_0 .alias "std_out", 31 0, v0x1d88330_0;
v0x1d79cd0_0 .alias "std_out_address", 31 0, v0x1d887d0_0;
v0x1d79d50_0 .alias "write_data", 31 0, v0x1d88680_0;
S_0x1d78b70 .scope module, "wb" "wb_reg" 5 314, 16 1, S_0x1d76ec0;
 .timescale 0 0;
v0x1d78cb0_0 .var "aluout", 31 0;
v0x1d78d80_0 .alias "aluoutm", 31 0, v0x1d85570_0;
v0x1d78e00_0 .alias "clk", 0 0, v0x1d88aa0_0;
v0x1d78ea0_0 .var "jumplink", 0 0;
v0x1d78f80_0 .alias "jumplinkm", 0 0, v0x1d861c0_0;
v0x1d79000_0 .var "memtoreg", 0 0;
v0x1d79080_0 .alias "memtoregm", 0 0, v0x1d86900_0;
v0x1d79130_0 .var "pcplus4", 31 0;
v0x1d791e0_0 .alias "pcplus4m", 31 0, v0x1d86d40_0;
v0x1d79260_0 .var "rd", 31 0;
v0x1d79310_0 .alias "rdm", 31 0, v0x1d876b0_0;
v0x1d79390_0 .var "regwrite", 0 0;
v0x1d79440_0 .alias "regwritem", 0 0, v0x1d87ba0_0;
v0x1d794f0_0 .var "writereg", 4 0;
v0x1d79620_0 .alias "writeregm", 4 0, v0x1d88b60_0;
E_0x1d78c60 .event posedge, v0x1d78e00_0;
S_0x1d78750 .scope module, "mux_wb" "mux" 5 329, 3 1, S_0x1d76ec0;
 .timescale 0 0;
v0x1d788b0_0 .alias "in1", 31 0, v0x1d855f0_0;
v0x1d78970_0 .alias "in2", 31 0, v0x1d874c0_0;
v0x1d78a10_0 .var "out", 31 0;
v0x1d78ac0_0 .alias "select", 0 0, v0x1d86820_0;
E_0x1d78840 .event edge, v0x1d78ac0_0, v0x1d788b0_0, v0x1d78970_0;
S_0x1d78370 .scope module, "mux_wb2" "mux" 5 333, 3 1, S_0x1d76ec0;
 .timescale 0 0;
v0x1d784a0_0 .alias "in1", 31 0, v0x1d87de0_0;
v0x1d78560_0 .alias "in2", 31 0, v0x1d87150_0;
v0x1d78600_0 .var "out", 31 0;
v0x1d786a0_0 .alias "select", 0 0, v0x1d86290_0;
E_0x1d77410 .event edge, v0x1d786a0_0, v0x1d784a0_0, v0x1d78560_0;
S_0x1d76fb0 .scope module, "hazard" "hazard" 5 342, 17 4, S_0x1d76ec0;
 .timescale 0 0;
v0x1d77190_0 .alias "BranchD", 0 0, v0x1d85860_0;
v0x1d77250_0 .var "FlushE", 0 0;
v0x1d772f0_0 .var "ForwardAD", 0 0;
v0x1d77390_0 .var "ForwardAE", 1 0;
v0x1d77440_0 .var "ForwardBD", 0 0;
v0x1d774e0_0 .var "ForwardBE", 1 0;
v0x1d77580_0 .alias "MemtoRegE", 0 0, v0x1d866a0_0;
v0x1d77620_0 .alias "MemtoRegM", 0 0, v0x1d86900_0;
v0x1d77710_0 .alias "RegWriteE", 0 0, v0x1d87b20_0;
v0x1d777b0_0 .alias "RegWriteM", 0 0, v0x1d87ba0_0;
v0x1d778b0_0 .alias "RegWriteW", 0 0, v0x1d87930_0;
v0x1d77950_0 .alias "RsD", 4 0, v0x1d87e60_0;
v0x1d77a60_0 .alias "RsE", 4 0, v0x1d87c70_0;
v0x1d77b00_0 .alias "RtD", 4 0, v0x1d87d40_0;
v0x1d77c20_0 .alias "RtE", 4 0, v0x1d88110_0;
v0x1d77cc0_0 .var "StallD", 0 0;
v0x1d77b80_0 .var "StallF", 0 0;
v0x1d77e10_0 .alias "WriteRegE", 4 0, v0x1d88750_0;
v0x1d77f30_0 .alias "WriteRegM", 4 0, v0x1d88b60_0;
v0x1d77fb0_0 .alias "WriteRegW", 4 0, v0x1d88920_0;
v0x1d77e90_0 .var "branchstall", 0 0;
v0x1d780e0_0 .var "branchstall_1", 0 0;
v0x1d78030_0 .var "branchstall_2", 0 0;
v0x1d78220_0 .var "lwstall", 0 0;
v0x1d78180_0 .alias "syscall", 0 0, v0x1d88be0_0;
E_0x1d770a0/0 .event edge, v0x1d77c20_0, v0x1d77950_0, v0x1d77b00_0, v0x1d77580_0;
E_0x1d770a0/1 .event edge, v0x1d77190_0, v0x1d77710_0, v0x1d77e10_0, v0x1d77620_0;
E_0x1d770a0/2 .event edge, v0x1d77f30_0, v0x1d780e0_0, v0x1d78030_0, v0x1d78220_0;
E_0x1d770a0/3 .event edge, v0x1d77e90_0, v0x1d78180_0, v0x1d777b0_0, v0x1d77a60_0;
E_0x1d770a0/4 .event edge, v0x1d77fb0_0, v0x1d778b0_0;
E_0x1d770a0 .event/or E_0x1d770a0/0, E_0x1d770a0/1, E_0x1d770a0/2, E_0x1d770a0/3, E_0x1d770a0/4;
    .scope S_0x1d33c30;
T_0 ;
    %wait E_0x1d4f320;
    %load/v 8, v0x1d76270_0, 1;
    %inv 8, 1;
    %jmp/0  T_0.0, 8;
    %load/v 9, v0x1cee680_0, 32;
    %jmp/1  T_0.2, 8;
T_0.0 ; End of true expr.
    %load/v 41, v0x1d76130_0, 32;
    %jmp/0  T_0.1, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_0.2;
T_0.1 ;
    %mov 9, 41, 32; Return false value
T_0.2 ;
    %set/v v0x1d761d0_0, 9, 32;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x1d49a30;
T_1 ;
    %wait E_0x1d296f0;
    %ix/load 1, 28, 0;
    %mov 4, 0, 1;
    %jmp/1 T_1.0, 4;
    %load/x1p 8, v0x1d76680_0, 4;
    %jmp T_1.1;
T_1.0 ;
    %mov 8, 2, 4;
T_1.1 ;
; Save base=8 wid=4 in lookaside.
    %set/v v0x1d764a0_0, 8, 4;
    %load/v 8, v0x1d76740_0, 26; Select 26 out of 32 bits
    %mov 34, 0, 2;
    %set/v v0x1d76520_0, 8, 28;
    %load/v 8, v0x1d76520_0, 28;
    %ix/load 0, 2, 0;
    %mov 4, 0, 1;
    %shiftl/i0  8, 28;
    %set/v v0x1d76520_0, 8, 28;
    %load/v 8, v0x1d76520_0, 28;
    %load/v 36, v0x1d764a0_0, 4;
    %set/v v0x1d765d0_0, 8, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x1d293d0;
T_2 ;
    %movi 8, 202375176, 32;
    %set/v v0x1d76ab0_0, 8, 32;
    %end;
    .thread T_2;
    .scope S_0x1d293d0;
T_3 ;
    %movi 8, 4194412, 32;
    %set/v v0x1d76a30_0, 8, 32;
    %end;
    .thread T_3;
    .scope S_0x1d293d0;
T_4 ;
    %movi 8, 4194412, 32;
    %set/v v0x1d76960_0, 8, 32;
    %end;
    .thread T_4;
    .scope S_0x1d293d0;
T_5 ;
    %set/v v0x1d76b60_0, 1, 1;
    %end;
    .thread T_5;
    .scope S_0x1d293d0;
T_6 ;
    %end;
    .thread T_6;
    .scope S_0x1d27340;
T_7 ;
    %wait E_0x1d765a0;
    %load/v 8, v0x1d76e10_0, 1;
    %inv 8, 1;
    %jmp/0  T_7.0, 8;
    %load/v 9, v0x1d76c30_0, 5;
    %jmp/1  T_7.2, 8;
T_7.0 ; End of true expr.
    %load/v 14, v0x1d76cd0_0, 5;
    %jmp/0  T_7.1, 8;
 ; End of false expr.
    %blend  9, 14, 5; Condition unknown.
    %jmp  T_7.2;
T_7.1 ;
    %mov 9, 14, 5; Return false value
T_7.2 ;
    %set/v v0x1d76d70_0, 9, 5;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x1d84960;
T_8 ;
    %wait E_0x1d84a50;
    %load/v 8, v0x1d84ca0_0, 1;
    %inv 8, 1;
    %jmp/0  T_8.0, 8;
    %load/v 9, v0x1d84aa0_0, 32;
    %jmp/1  T_8.2, 8;
T_8.0 ; End of true expr.
    %load/v 41, v0x1d84b70_0, 32;
    %jmp/0  T_8.1, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_8.2;
T_8.1 ;
    %mov 9, 41, 32; Return false value
T_8.2 ;
    %set/v v0x1d84bf0_0, 9, 32;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x1d84840;
T_9 ;
    %wait E_0x1d7c330;
    %ix/load 1, 28, 0;
    %mov 4, 0, 1;
    %jmp/1 T_9.0, 4;
    %load/x1p 8, v0x1d850a0_0, 4;
    %jmp T_9.1;
T_9.0 ;
    %mov 8, 2, 4;
T_9.1 ;
; Save base=8 wid=4 in lookaside.
    %set/v v0x1d84f20_0, 8, 4;
    %load/v 8, v0x1d85160_0, 26; Select 26 out of 32 bits
    %mov 34, 0, 2;
    %set/v v0x1d84fa0_0, 8, 28;
    %load/v 8, v0x1d84fa0_0, 28;
    %ix/load 0, 2, 0;
    %mov 4, 0, 1;
    %shiftl/i0  8, 28;
    %set/v v0x1d84fa0_0, 8, 28;
    %load/v 8, v0x1d84fa0_0, 28;
    %load/v 36, v0x1d84f20_0, 4;
    %set/v v0x1d85020_0, 8, 32;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x1d843f0;
T_10 ;
    %wait E_0x1d844e0;
    %load/v 8, v0x1d84740_0, 1;
    %inv 8, 1;
    %jmp/0  T_10.0, 8;
    %load/v 9, v0x1d84550_0, 32;
    %jmp/1  T_10.2, 8;
T_10.0 ; End of true expr.
    %load/v 41, v0x1d84610_0, 32;
    %jmp/0  T_10.1, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_10.2;
T_10.1 ;
    %mov 9, 41, 32; Return false value
T_10.2 ;
    %set/v v0x1d84690_0, 9, 32;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x1d84050;
T_11 ;
    %movi 8, 4194352, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d842c0_0, 0, 8;
    %end;
    .thread T_11;
    .scope S_0x1d84050;
T_12 ;
    %wait E_0x1d84140;
    %load/v 8, v0x1d84340_0, 1;
    %inv 8, 1;
    %jmp/0  T_12.0, 8;
    %load/v 9, v0x1d84170_0, 32;
    %jmp/1  T_12.2, 8;
T_12.0 ; End of true expr.
    %load/v 41, v0x1d84240_0, 32;
    %jmp/0  T_12.1, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_12.2;
T_12.1 ;
    %mov 9, 41, 32; Return false value
T_12.2 ;
    %set/v v0x1d842c0_0, 9, 32;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x1d83c90;
T_13 ;
    %movi 8, 4194352, 32;
    %set/v v0x1d83ec0_0, 8, 32;
    %end;
    .thread T_13;
    .scope S_0x1d83c90;
T_14 ;
    %wait E_0x1d78c60;
    %load/v 8, v0x1d83f70_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %inv 4, 1;
    %jmp/0xz  T_14.0, 4;
    %load/v 8, v0x1d83e20_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d83ec0_0, 0, 8;
=======
S_0xb761d0 .scope module, "jumptest" "jumptest" 2 21;
 .timescale 0 0;
v0xbcaa10_0 .net "PC", 31 0, v0xbca020_0;  1 drivers
v0xbcab40_0 .var "PCCon", 31 0;
v0xbcac50_0 .var "PCPlus4", 31 0;
v0xbcacf0_0 .var "instr", 31 0;
v0xbcad90_0 .var "jump", 0 0;
S_0xba8f00 .scope module, "j" "jump" 2 27, 2 1 0, S_0xb761d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr"
    .port_info 1 /INPUT 32 "PCPlus4"
    .port_info 2 /INPUT 32 "PCCon"
    .port_info 3 /INPUT 1 "jump"
    .port_info 4 /OUTPUT 32 "PC"
v0xbca280_0 .net "PC", 31 0, v0xbca020_0;  alias, 1 drivers
v0xbca360_0 .net "PCCon", 31 0, v0xbcab40_0;  1 drivers
v0xbca430_0 .var "PCHigh", 3 0;
v0xbca500_0 .var "PCLow", 27 0;
v0xbca5e0_0 .var "PCNew", 31 0;
v0xbca6f0_0 .net "PCPlus4", 31 0, v0xbcac50_0;  1 drivers
v0xbca7b0_0 .net "instr", 31 0, v0xbcacf0_0;  1 drivers
v0xbca890_0 .net "jump", 0 0, v0xbcad90_0;  1 drivers
E_0xb158a0 .event edge, v0xbca6f0_0, v0xbca7b0_0, v0xbca500_0, v0xbca430_0;
S_0xb67cc0 .scope module, "mux" "mux" 2 11, 3 1 0, S_0xba8f00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 32 "out"
v0xba27f0_0 .net "in1", 31 0, v0xbcab40_0;  alias, 1 drivers
v0xbc9f40_0 .net "in2", 31 0, v0xbca5e0_0;  1 drivers
v0xbca020_0 .var "out", 31 0;
v0xbca110_0 .net "select", 0 0, v0xbcad90_0;  alias, 1 drivers
E_0xaba680 .event edge, v0xbca110_0, v0xba27f0_0, v0xbc9f40_0;
S_0xb73890 .scope module, "mux_5" "mux_5" 3 37;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1"
    .port_info 1 /INPUT 5 "in2"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 5 "out"
o0x7f7e16530348 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0xbcaf30_0 .net "in1", 4 0, o0x7f7e16530348;  0 drivers
o0x7f7e16530378 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0xbcb030_0 .net "in2", 4 0, o0x7f7e16530378;  0 drivers
v0xbcb110_0 .var "out", 4 0;
o0x7f7e165303d8 .functor BUFZ 1, C4<z>; HiZ drive
v0xbcb1d0_0 .net "select", 0 0, o0x7f7e165303d8;  0 drivers
E_0xbcaed0 .event edge, v0xbcb1d0_0, v0xbcaf30_0, v0xbcb030_0;
S_0xb73010 .scope module, "test_cpu" "test_cpu" 4 3;
 .timescale 0 0;
v0xbe6370_0 .var "clk", 0 0;
S_0xbcb310 .scope module, "cpu" "cpu" 4 6, 5 15 0, S_0xb73010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
L_0xbe6840 .functor AND 1, v0xbcc740_0, L_0xbe6700, C4<1>, C4<1>;
L_0xbe6af0 .functor AND 1, v0xbcc740_0, L_0xbe6a50, C4<1>, C4<1>;
v0xbe1800_0 .net "ALUControlD", 2 0, v0xbcc660_0;  1 drivers
v0xbe1930_0 .net "ALUControlE", 2 0, v0xbcee30_0;  1 drivers
v0xbe1a40_0 .net "ALUOutE", 31 0, v0xbcbdf0_0;  1 drivers
v0xbe1b30_0 .net "ALUOutM", 31 0, v0xbd84f0_0;  1 drivers
v0xbe1bf0_0 .net "ALUOutW", 31 0, v0xbe08f0_0;  1 drivers
v0xbe1d50_0 .net "ALUSrcD", 0 0, v0xbcc580_0;  1 drivers
v0xbe1e40_0 .net "ALUSrcE", 0 0, v0xbcefe0_0;  1 drivers
v0xbe1f30_0 .net "BranchD", 0 0, v0xbcc740_0;  1 drivers
v0xbe1fd0_0 .net "EqualD1", 31 0, v0xbdc190_0;  1 drivers
v0xbe2120_0 .net "EqualD2", 31 0, v0xbdc7d0_0;  1 drivers
v0xbe21c0_0 .net "FlushE", 0 0, v0xbd1280_0;  1 drivers
v0xbe2260_0 .net "ForwardAD", 0 0, v0xbd1340_0;  1 drivers
v0xbe2350_0 .net "ForwardAE", 1 0, v0xbd1410_0;  1 drivers
v0xbe2440_0 .net "ForwardBD", 0 0, v0xbd14b0_0;  1 drivers
v0xbe2530_0 .net "ForwardBE", 1 0, v0xbd15c0_0;  1 drivers
v0xbe2640_0 .net "Jump", 0 0, v0xbcc810_0;  1 drivers
v0xbe26e0_0 .net "JumpLinkD", 0 0, v0xbcc8d0_0;  1 drivers
v0xbe2890_0 .net "JumpLinkE", 0 0, v0xbcf3e0_0;  1 drivers
v0xbe2980_0 .net "JumpLinkM", 0 0, v0xbd87a0_0;  1 drivers
v0xbe2a70_0 .net "JumpLinkW", 0 0, v0xbe0b50_0;  1 drivers
v0xbe2b60_0 .net "JumpRegister", 0 0, v0xbcc9e0_0;  1 drivers
v0xbe2c00_0 .net "MemRead", 0 0, v0xbccaa0_0;  1 drivers
v0xbe2cf0_0 .net "MemWriteD", 0 0, v0xbccc20_0;  1 drivers
v0xbe2de0_0 .net "MemWriteE", 0 0, v0xbcf750_0;  1 drivers
v0xbe2ed0_0 .net "MemWriteM", 0 0, v0xbd8aa0_0;  1 drivers
v0xbe2fc0_0 .net "MemtoRegD", 0 0, v0xbccb60_0;  1 drivers
v0xbe30b0_0 .net "MemtoRegE", 0 0, v0xbcf5e0_0;  1 drivers
v0xbe3150_0 .net "MemtoRegM", 0 0, v0xbd88e0_0;  1 drivers
v0xbe31f0_0 .net "MemtoRegW", 0 0, v0xbe0d10_0;  1 drivers
v0xbe32e0_0 .net "PC", 31 0, v0xbde400_0;  1 drivers
v0xbe33d0_0 .net "PCBranchD", 31 0, v0xbd9790_0;  1 drivers
v0xbe34c0_0 .net "PCCon", 31 0, v0xbdced0_0;  1 drivers
v0xbe3580_0 .net "PCConnn", 31 0, v0xbd76a0_0;  1 drivers
v0xbe27a0_0 .net "PCF", 31 0, v0xbd35e0_0;  1 drivers
v0xbe3880_0 .net "PCPlus4D", 31 0, v0xbd2df0_0;  1 drivers
v0xbe39b0_0 .net "PCPlus4E", 31 0, v0xbcf8c0_0;  1 drivers
v0xbe3a70_0 .net "PCPlus4F", 31 0, v0xbcb910_0;  1 drivers
v0xbe3b30_0 .net "PCPlus4M", 31 0, v0xbd8ca0_0;  1 drivers
v0xbe3c40_0 .net "PCPlus4W", 31 0, v0xbe0ed0_0;  1 drivers
v0xbe3d50_0 .net "RD1_D", 31 0, L_0xbe6bb0;  1 drivers
v0xbe3ea0_0 .net "RD1_E", 31 0, v0xbcfb00_0;  1 drivers
v0xbe3f60_0 .net "RD2_D", 31 0, L_0xbe6c20;  1 drivers
v0xbe4020_0 .net "RD2_E", 31 0, v0xbcfd50_0;  1 drivers
v0xbe4130_0 .net "RdD", 4 0, L_0xbe6520;  1 drivers
v0xbe41f0_0 .net "RdE", 4 0, v0xbcfa20_0;  1 drivers
v0xbe42e0_0 .net "ReadDataM", 31 0, L_0xbf7440;  1 drivers
v0xbe43f0_0 .net "ReadDataW", 31 0, v0xbe10d0_0;  1 drivers
v0xbe4500_0 .net "RegDstD", 1 0, v0xbccd70_0;  1 drivers
v0xbe4610_0 .net "RegDstE", 1 0, v0xbcfff0_0;  1 drivers
v0xbe4720_0 .net "RegWriteD", 0 0, v0xbcce50_0;  1 drivers
v0xbe4810_0 .net "RegWriteE", 0 0, v0xbd01c0_0;  1 drivers
v0xbe48b0_0 .net "RegWriteM", 0 0, v0xbd8e10_0;  1 drivers
v0xbe4950_0 .net "RegWriteW", 0 0, v0xbe1270_0;  1 drivers
v0xbe49f0_0 .net "ResultW", 31 0, v0xbddca0_0;  1 drivers
v0xbe4b40_0 .net "ResultWCon", 31 0, v0xbdd5b0_0;  1 drivers
v0xbe4c00_0 .net "RsD", 4 0, L_0xbe65c0;  1 drivers
v0xbe4d10_0 .net "RsE", 4 0, v0xbd0330_0;  1 drivers
v0xbe4e20_0 .net "RtD", 4 0, L_0xbe6660;  1 drivers
v0xbe4f30_0 .net "RtE", 4 0, v0xbd04d0_0;  1 drivers
v0xbe4ff0_0 .net "SignImmD", 31 0, v0xbe0230_0;  1 drivers
v0xbe5100_0 .net "SignImmE", 31 0, v0xbd0690_0;  1 drivers
v0xbe5210_0 .net "SrcAE", 31 0, v0xbdaac0_0;  1 drivers
v0xbe5320_0 .net "SrcBE", 31 0, v0xbdb9d0_0;  1 drivers
v0xbe5430_0 .net "StallD", 0 0, v0xbd1e00_0;  1 drivers
v0xbe5520_0 .net "StallF", 0 0, v0xbd1ea0_0;  1 drivers
v0xbe3620_0 .net "Std_Out", 31 0, L_0xbe60b0;  1 drivers
v0xbe3730_0 .net "Std_Out_Address", 31 0, v0xbdec80_0;  1 drivers
v0xbe59d0_0 .net "Syscall_Info", 31 0, L_0xbe6d20;  1 drivers
v0xbe5ac0_0 .net "WriteDataE", 31 0, v0xbdb2b0_0;  1 drivers
v0xbe5b60_0 .net "WriteDataM", 31 0, v0xbd8f80_0;  1 drivers
v0xbe5c50_0 .net "WriteRegE", 4 0, v0xbda250_0;  1 drivers
v0xbe5cf0_0 .net "WriteRegM", 4 0, v0xbd90c0_0;  1 drivers
v0xbe5d90_0 .net "WriteRegW", 4 0, v0xbe1400_0;  1 drivers
v0xbe5e30_0 .net *"_s12", 0 0, L_0xbe6a50;  1 drivers
v0xbe5ed0_0 .net *"_s6", 0 0, L_0xbe6700;  1 drivers
v0xbe5f70_0 .net "clk", 0 0, v0xbe6370_0;  1 drivers
v0xbe6010_0 .net "instrD", 31 0, v0xbd2d20_0;  1 drivers
v0xbe6140_0 .net "instrF", 31 0, L_0xbe6940;  1 drivers
v0xbe61e0_0 .net "syscall", 0 0, v0xbcd290_0;  1 drivers
v0xbe62d0_0 .var "thirtyone", 4 0;
L_0xbe6520 .part v0xbd2d20_0, 11, 5;
L_0xbe65c0 .part v0xbd2d20_0, 21, 5;
L_0xbe6660 .part v0xbd2d20_0, 16, 5;
L_0xbe6700 .cmp/eq 32, v0xbdc190_0, v0xbdc7d0_0;
L_0xbe69b0 .part v0xbd35e0_0, 2, 30;
L_0xbe6a50 .cmp/eq 32, v0xbdc190_0, v0xbdc7d0_0;
L_0xbe6e00 .part v0xbd2d20_0, 21, 5;
L_0xbe6fb0 .part v0xbd2d20_0, 16, 5;
L_0xbe7050 .part v0xbd2d20_0, 0, 16;
S_0xbcb540 .scope module, "add4" "add4" 5 171, 6 1 0, S_0xbcb310;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "inval"
    .port_info 1 /OUTPUT 32 "outval"
v0xbcb810_0 .net "inval", 31 0, v0xbd35e0_0;  alias, 1 drivers
v0xbcb910_0 .var "outval", 31 0;
E_0xbcb790 .event edge, v0xbcb810_0;
S_0xbcba50 .scope module, "alu" "ALU" 5 277, 7 1 0, S_0xbcb310;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "read_data_1"
    .port_info 1 /INPUT 32 "read_data_2_or_immediate"
    .port_info 2 /INPUT 3 "ALU_control"
    .port_info 3 /OUTPUT 32 "ALU_result"
v0xbcbcf0_0 .net "ALU_control", 2 0, v0xbcee30_0;  alias, 1 drivers
v0xbcbdf0_0 .var "ALU_result", 31 0;
v0xbcbed0_0 .net "read_data_1", 31 0, v0xbdaac0_0;  alias, 1 drivers
v0xbcbfc0_0 .net "read_data_2_or_immediate", 31 0, v0xbdb9d0_0;  alias, 1 drivers
E_0xbcbc90 .event edge, v0xbcbcf0_0, v0xbcbed0_0, v0xbcbfc0_0;
S_0xbcc150 .scope module, "control" "control" 5 184, 8 3 0, S_0xbcb310;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr"
    .port_info 1 /INPUT 32 "vreg"
    .port_info 2 /INPUT 32 "str"
    .port_info 3 /OUTPUT 2 "RegDst"
    .port_info 4 /OUTPUT 1 "Jump"
    .port_info 5 /OUTPUT 1 "Branch"
    .port_info 6 /OUTPUT 1 "MemRead"
    .port_info 7 /OUTPUT 1 "MemToReg"
    .port_info 8 /OUTPUT 3 "ALUop"
    .port_info 9 /OUTPUT 1 "RegWrite"
    .port_info 10 /OUTPUT 1 "ALUSrc"
    .port_info 11 /OUTPUT 1 "MemWrite"
    .port_info 12 /OUTPUT 1 "JumpLink"
    .port_info 13 /OUTPUT 1 "JumpReg"
    .port_info 14 /OUTPUT 1 "syscall"
v0xbcc580_0 .var "ALUSrc", 0 0;
v0xbcc660_0 .var "ALUop", 2 0;
v0xbcc740_0 .var "Branch", 0 0;
v0xbcc810_0 .var "Jump", 0 0;
v0xbcc8d0_0 .var "JumpLink", 0 0;
v0xbcc9e0_0 .var "JumpReg", 0 0;
v0xbccaa0_0 .var "MemRead", 0 0;
v0xbccb60_0 .var "MemToReg", 0 0;
v0xbccc20_0 .var "MemWrite", 0 0;
v0xbccd70_0 .var "RegDst", 1 0;
v0xbcce50_0 .var "RegWrite", 0 0;
v0xbccf10_0 .var "funct", 5 0;
v0xbccff0_0 .net "instr", 31 0, v0xbd2d20_0;  alias, 1 drivers
v0xbcd0d0_0 .var "opcode", 5 0;
v0xbcd1b0_0 .net "str", 31 0, L_0xbe60b0;  alias, 1 drivers
v0xbcd290_0 .var "syscall", 0 0;
v0xbcd350_0 .net "vreg", 31 0, L_0xbe6d20;  alias, 1 drivers
E_0xbcc510/0 .event edge, v0xbccff0_0, v0xbcd0d0_0, v0xbccf10_0, v0xbcd350_0;
E_0xbcc510/1 .event edge, v0xbcd1b0_0;
E_0xbcc510 .event/or E_0xbcc510/0, E_0xbcc510/1;
S_0xbcd720 .scope module, "dm" "data_memory" 5 302, 9 1 0, S_0xbcb310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "address"
    .port_info 2 /INPUT 32 "write_data"
    .port_info 3 /INPUT 1 "mem_write"
    .port_info 4 /INPUT 1 "mem_read"
    .port_info 5 /INPUT 32 "std_out_address"
    .port_info 6 /OUTPUT 32 "read_data"
    .port_info 7 /OUTPUT 32 "std_out"
L_0xbe60b0 .functor BUFZ 32, L_0xbf7530, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0xbcda40_0 .net *"_s0", 31 0, L_0xbe7190;  1 drivers
L_0x7f7e164e7060 .functor BUFT 1, C4<00000000000100000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xbcdb40_0 .net/2s *"_s10", 31 0, L_0x7f7e164e7060;  1 drivers
v0xbcdc20_0 .net *"_s12", 31 0, L_0xbf75d0;  1 drivers
L_0x7f7e164e7018 .functor BUFT 1, C4<00000000000100000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xbcdce0_0 .net/2s *"_s2", 31 0, L_0x7f7e164e7018;  1 drivers
v0xbcddc0_0 .net *"_s4", 31 0, L_0xbf7240;  1 drivers
v0xbcdef0_0 .net *"_s8", 31 0, L_0xbf7530;  1 drivers
v0xbcdfd0_0 .net "address", 31 0, v0xbd84f0_0;  alias, 1 drivers
v0xbce0b0_0 .net "clk", 0 0, v0xbe6370_0;  alias, 1 drivers
v0xbce170_0 .net "mem_read", 0 0, v0xbccaa0_0;  alias, 1 drivers
v0xbce2a0_0 .net "mem_write", 0 0, v0xbd8aa0_0;  alias, 1 drivers
v0xbce340 .array "mymem", 1052672 1048576, 31 0;
v0xbce400_0 .net "read_data", 31 0, L_0xbf7440;  alias, 1 drivers
v0xbce4e0_0 .net "std_out", 31 0, L_0xbe60b0;  alias, 1 drivers
v0xbce5d0_0 .net "std_out_address", 31 0, v0xbdec80_0;  alias, 1 drivers
v0xbce690_0 .net "write_data", 31 0, v0xbd8f80_0;  alias, 1 drivers
E_0xbcd9c0 .event posedge, v0xbce0b0_0;
L_0xbe7190 .array/port v0xbce340, L_0xbf7240;
L_0xbf7240 .arith/sub 32, v0xbd84f0_0, L_0x7f7e164e7018;
L_0xbf7440 .functor MUXZ 32, L_0xbe7190, v0xbd8f80_0, v0xbd8aa0_0, C4<>;
L_0xbf7530 .array/port v0xbce340, L_0xbf75d0;
L_0xbf75d0 .arith/sub 32, v0xbdec80_0, L_0x7f7e164e7060;
S_0xbce870 .scope module, "ex_reg" "ex_reg" 5 226, 10 1 0, S_0xbcb310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "rd1d"
    .port_info 2 /INPUT 32 "rd2d"
    .port_info 3 /INPUT 32 "signimmd"
    .port_info 4 /INPUT 1 "flushe"
    .port_info 5 /INPUT 1 "regwrited"
    .port_info 6 /INPUT 1 "memtoregd"
    .port_info 7 /INPUT 1 "memwrited"
    .port_info 8 /INPUT 1 "alusrcd"
    .port_info 9 /INPUT 1 "branchd"
    .port_info 10 /INPUT 2 "regdstd"
    .port_info 11 /INPUT 3 "alucontrold"
    .port_info 12 /INPUT 5 "rsd"
    .port_info 13 /INPUT 5 "rtd"
    .port_info 14 /INPUT 5 "rdd"
    .port_info 15 /INPUT 32 "pcplus4d"
    .port_info 16 /INPUT 1 "jumplinkd"
    .port_info 17 /OUTPUT 1 "regwrite"
    .port_info 18 /OUTPUT 1 "memtoreg"
    .port_info 19 /OUTPUT 1 "memwrite"
    .port_info 20 /OUTPUT 1 "alusrc"
    .port_info 21 /OUTPUT 2 "regdst"
    .port_info 22 /OUTPUT 3 "alucontrol"
    .port_info 23 /OUTPUT 32 "rd1"
    .port_info 24 /OUTPUT 32 "rd2"
    .port_info 25 /OUTPUT 32 "signimm"
    .port_info 26 /OUTPUT 5 "rs"
    .port_info 27 /OUTPUT 5 "rt"
    .port_info 28 /OUTPUT 5 "rd"
    .port_info 29 /OUTPUT 32 "pcplus4"
    .port_info 30 /OUTPUT 1 "jumplink"
v0xbcee30_0 .var "alucontrol", 2 0;
v0xbcef10_0 .net "alucontrold", 2 0, v0xbcc660_0;  alias, 1 drivers
v0xbcefe0_0 .var "alusrc", 0 0;
v0xbcf0b0_0 .net "alusrcd", 0 0, v0xbcc580_0;  alias, 1 drivers
v0xbcf180_0 .net "branchd", 0 0, v0xbcc740_0;  alias, 1 drivers
v0xbcf270_0 .net "clk", 0 0, v0xbe6370_0;  alias, 1 drivers
v0xbcf340_0 .net "flushe", 0 0, v0xbd1280_0;  alias, 1 drivers
v0xbcf3e0_0 .var "jumplink", 0 0;
v0xbcf480_0 .net "jumplinkd", 0 0, v0xbcc8d0_0;  alias, 1 drivers
v0xbcf5e0_0 .var "memtoreg", 0 0;
v0xbcf680_0 .net "memtoregd", 0 0, v0xbccb60_0;  alias, 1 drivers
v0xbcf750_0 .var "memwrite", 0 0;
v0xbcf7f0_0 .net "memwrited", 0 0, v0xbccc20_0;  alias, 1 drivers
v0xbcf8c0_0 .var "pcplus4", 31 0;
v0xbcf960_0 .net "pcplus4d", 31 0, v0xbd2df0_0;  alias, 1 drivers
v0xbcfa20_0 .var "rd", 4 0;
v0xbcfb00_0 .var "rd1", 31 0;
v0xbcfcb0_0 .net "rd1d", 31 0, L_0xbe6bb0;  alias, 1 drivers
v0xbcfd50_0 .var "rd2", 31 0;
v0xbcfe30_0 .net "rd2d", 31 0, L_0xbe6c20;  alias, 1 drivers
v0xbcff10_0 .net "rdd", 4 0, L_0xbe6520;  alias, 1 drivers
v0xbcfff0_0 .var "regdst", 1 0;
v0xbd00d0_0 .net "regdstd", 1 0, v0xbccd70_0;  alias, 1 drivers
v0xbd01c0_0 .var "regwrite", 0 0;
v0xbd0260_0 .net "regwrited", 0 0, v0xbcce50_0;  alias, 1 drivers
v0xbd0330_0 .var "rs", 4 0;
v0xbd03f0_0 .net "rsd", 4 0, L_0xbe65c0;  alias, 1 drivers
v0xbd04d0_0 .var "rt", 4 0;
v0xbd05b0_0 .net "rtd", 4 0, L_0xbe6660;  alias, 1 drivers
v0xbd0690_0 .var "signimm", 31 0;
v0xbd0770_0 .net "signimmd", 31 0, v0xbe0230_0;  alias, 1 drivers
S_0xbd0d30 .scope module, "hazard" "hazard" 5 341, 11 4 0, S_0xbcb310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "BranchD"
    .port_info 1 /INPUT 1 "MemtoRegE"
    .port_info 2 /INPUT 1 "RegWriteE"
    .port_info 3 /INPUT 1 "MemtoRegM"
    .port_info 4 /INPUT 1 "RegWriteM"
    .port_info 5 /INPUT 1 "RegWriteW"
    .port_info 6 /INPUT 5 "RsD"
    .port_info 7 /INPUT 5 "RtD"
    .port_info 8 /INPUT 5 "RsE"
    .port_info 9 /INPUT 5 "RtE"
    .port_info 10 /INPUT 5 "WriteRegE"
    .port_info 11 /INPUT 5 "WriteRegM"
    .port_info 12 /INPUT 5 "WriteRegW"
    .port_info 13 /INPUT 1 "syscall"
    .port_info 14 /OUTPUT 1 "StallF"
    .port_info 15 /OUTPUT 1 "StallD"
    .port_info 16 /OUTPUT 1 "ForwardAD"
    .port_info 17 /OUTPUT 1 "ForwardBD"
    .port_info 18 /OUTPUT 1 "FlushE"
    .port_info 19 /OUTPUT 2 "ForwardAE"
    .port_info 20 /OUTPUT 2 "ForwardBE"
v0xbd1170_0 .net "BranchD", 0 0, v0xbcc740_0;  alias, 1 drivers
v0xbd1280_0 .var "FlushE", 0 0;
v0xbd1340_0 .var "ForwardAD", 0 0;
v0xbd1410_0 .var "ForwardAE", 1 0;
v0xbd14b0_0 .var "ForwardBD", 0 0;
v0xbd15c0_0 .var "ForwardBE", 1 0;
v0xbd16a0_0 .net "MemtoRegE", 0 0, v0xbcf5e0_0;  alias, 1 drivers
v0xbd1740_0 .net "MemtoRegM", 0 0, v0xbd88e0_0;  alias, 1 drivers
v0xbd17e0_0 .net "RegWriteE", 0 0, v0xbd01c0_0;  alias, 1 drivers
v0xbd1940_0 .net "RegWriteM", 0 0, v0xbd8e10_0;  alias, 1 drivers
v0xbd19e0_0 .net "RegWriteW", 0 0, v0xbe1270_0;  alias, 1 drivers
v0xbd1aa0_0 .net "RsD", 4 0, L_0xbe65c0;  alias, 1 drivers
v0xbd1b90_0 .net "RsE", 4 0, v0xbd0330_0;  alias, 1 drivers
v0xbd1c60_0 .net "RtD", 4 0, L_0xbe6660;  alias, 1 drivers
v0xbd1d30_0 .net "RtE", 4 0, v0xbd04d0_0;  alias, 1 drivers
v0xbd1e00_0 .var "StallD", 0 0;
v0xbd1ea0_0 .var "StallF", 0 0;
v0xbd2050_0 .net "WriteRegE", 4 0, v0xbda250_0;  alias, 1 drivers
v0xbd20f0_0 .net "WriteRegM", 4 0, v0xbd90c0_0;  alias, 1 drivers
v0xbd21b0_0 .net "WriteRegW", 4 0, v0xbe1400_0;  alias, 1 drivers
v0xbd2290_0 .var "branchstall", 0 0;
v0xbd2350_0 .var "branchstall_1", 0 0;
v0xbd2410_0 .var "branchstall_2", 0 0;
v0xbd24d0_0 .var "lwstall", 0 0;
v0xbd2590_0 .net "syscall", 0 0, v0xbcd290_0;  alias, 1 drivers
E_0xbceaf0/0 .event edge, v0xbd04d0_0, v0xbd03f0_0, v0xbd05b0_0, v0xbcf5e0_0;
E_0xbceaf0/1 .event edge, v0xbcc740_0, v0xbd01c0_0, v0xbd2050_0, v0xbd1740_0;
E_0xbceaf0/2 .event edge, v0xbd20f0_0, v0xbd2350_0, v0xbd2410_0, v0xbd24d0_0;
E_0xbceaf0/3 .event edge, v0xbd2290_0, v0xbcd290_0, v0xbd1940_0, v0xbd0330_0;
E_0xbceaf0/4 .event edge, v0xbd21b0_0, v0xbd19e0_0;
E_0xbceaf0 .event/or E_0xbceaf0/0, E_0xbceaf0/1, E_0xbceaf0/2, E_0xbceaf0/3, E_0xbceaf0/4;
S_0xbd2990 .scope module, "id_reg" "id_reg" 5 176, 12 1 0, S_0xbcb310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "pcp4f"
    .port_info 2 /INPUT 32 "rd"
    .port_info 3 /INPUT 1 "stalld"
    .port_info 4 /INPUT 1 "clr"
    .port_info 5 /OUTPUT 32 "instr"
    .port_info 6 /OUTPUT 32 "pcp4"
v0xbd2bc0_0 .net "clk", 0 0, v0xbe6370_0;  alias, 1 drivers
v0xbd2c60_0 .net "clr", 0 0, L_0xbe6af0;  1 drivers
v0xbd2d20_0 .var "instr", 31 0;
v0xbd2df0_0 .var "pcp4", 31 0;
v0xbd2ec0_0 .net "pcp4f", 31 0, v0xbcb910_0;  alias, 1 drivers
v0xbd2fb0_0 .net "rd", 31 0, L_0xbe6940;  alias, 1 drivers
v0xbd3050_0 .net "stalld", 0 0, v0xbd1e00_0;  alias, 1 drivers
S_0xbd31d0 .scope module, "if_reg" "if_reg" 5 164, 13 1 0, S_0xbcb310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "pcadd"
    .port_info 2 /INPUT 1 "stallf"
    .port_info 3 /OUTPUT 32 "pcreg"
v0xbd3440_0 .net "clk", 0 0, v0xbe6370_0;  alias, 1 drivers
v0xbd3500_0 .net "pcadd", 31 0, v0xbde400_0;  alias, 1 drivers
v0xbd35e0_0 .var "pcreg", 31 0;
v0xbd36e0_0 .net "stallf", 0 0, v0xbd1ea0_0;  alias, 1 drivers
S_0xbd3820 .scope module, "im" "inst_memory" 5 168, 14 1 0, S_0xbcb310;
 .timescale 0 0;
    .port_info 0 /INPUT 30 "read_addr"
    .port_info 1 /OUTPUT 32 "memout"
L_0xbe6940 .functor BUFZ 32, v0xbd6d80_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0xbd4320_0 .net "memout", 31 0, L_0xbe6940;  alias, 1 drivers
v0xbd43c0 .array "mymem", 1048832 1048576, 31 0;
v0xbd6c90_0 .net "read_addr", 29 0, L_0xbe69b0;  1 drivers
v0xbd6d80_0 .var "regout", 31 0;
v0xbd43c0_0 .array/port v0xbd43c0, 0;
v0xbd43c0_1 .array/port v0xbd43c0, 1;
v0xbd43c0_2 .array/port v0xbd43c0, 2;
E_0xbd3aa0/0 .event edge, v0xbd6c90_0, v0xbd43c0_0, v0xbd43c0_1, v0xbd43c0_2;
v0xbd43c0_3 .array/port v0xbd43c0, 3;
v0xbd43c0_4 .array/port v0xbd43c0, 4;
v0xbd43c0_5 .array/port v0xbd43c0, 5;
v0xbd43c0_6 .array/port v0xbd43c0, 6;
E_0xbd3aa0/1 .event edge, v0xbd43c0_3, v0xbd43c0_4, v0xbd43c0_5, v0xbd43c0_6;
v0xbd43c0_7 .array/port v0xbd43c0, 7;
v0xbd43c0_8 .array/port v0xbd43c0, 8;
v0xbd43c0_9 .array/port v0xbd43c0, 9;
v0xbd43c0_10 .array/port v0xbd43c0, 10;
E_0xbd3aa0/2 .event edge, v0xbd43c0_7, v0xbd43c0_8, v0xbd43c0_9, v0xbd43c0_10;
v0xbd43c0_11 .array/port v0xbd43c0, 11;
v0xbd43c0_12 .array/port v0xbd43c0, 12;
v0xbd43c0_13 .array/port v0xbd43c0, 13;
v0xbd43c0_14 .array/port v0xbd43c0, 14;
E_0xbd3aa0/3 .event edge, v0xbd43c0_11, v0xbd43c0_12, v0xbd43c0_13, v0xbd43c0_14;
v0xbd43c0_15 .array/port v0xbd43c0, 15;
v0xbd43c0_16 .array/port v0xbd43c0, 16;
v0xbd43c0_17 .array/port v0xbd43c0, 17;
v0xbd43c0_18 .array/port v0xbd43c0, 18;
E_0xbd3aa0/4 .event edge, v0xbd43c0_15, v0xbd43c0_16, v0xbd43c0_17, v0xbd43c0_18;
v0xbd43c0_19 .array/port v0xbd43c0, 19;
v0xbd43c0_20 .array/port v0xbd43c0, 20;
v0xbd43c0_21 .array/port v0xbd43c0, 21;
v0xbd43c0_22 .array/port v0xbd43c0, 22;
E_0xbd3aa0/5 .event edge, v0xbd43c0_19, v0xbd43c0_20, v0xbd43c0_21, v0xbd43c0_22;
v0xbd43c0_23 .array/port v0xbd43c0, 23;
v0xbd43c0_24 .array/port v0xbd43c0, 24;
v0xbd43c0_25 .array/port v0xbd43c0, 25;
v0xbd43c0_26 .array/port v0xbd43c0, 26;
E_0xbd3aa0/6 .event edge, v0xbd43c0_23, v0xbd43c0_24, v0xbd43c0_25, v0xbd43c0_26;
v0xbd43c0_27 .array/port v0xbd43c0, 27;
v0xbd43c0_28 .array/port v0xbd43c0, 28;
v0xbd43c0_29 .array/port v0xbd43c0, 29;
v0xbd43c0_30 .array/port v0xbd43c0, 30;
E_0xbd3aa0/7 .event edge, v0xbd43c0_27, v0xbd43c0_28, v0xbd43c0_29, v0xbd43c0_30;
v0xbd43c0_31 .array/port v0xbd43c0, 31;
v0xbd43c0_32 .array/port v0xbd43c0, 32;
v0xbd43c0_33 .array/port v0xbd43c0, 33;
v0xbd43c0_34 .array/port v0xbd43c0, 34;
E_0xbd3aa0/8 .event edge, v0xbd43c0_31, v0xbd43c0_32, v0xbd43c0_33, v0xbd43c0_34;
v0xbd43c0_35 .array/port v0xbd43c0, 35;
v0xbd43c0_36 .array/port v0xbd43c0, 36;
v0xbd43c0_37 .array/port v0xbd43c0, 37;
v0xbd43c0_38 .array/port v0xbd43c0, 38;
E_0xbd3aa0/9 .event edge, v0xbd43c0_35, v0xbd43c0_36, v0xbd43c0_37, v0xbd43c0_38;
v0xbd43c0_39 .array/port v0xbd43c0, 39;
v0xbd43c0_40 .array/port v0xbd43c0, 40;
v0xbd43c0_41 .array/port v0xbd43c0, 41;
v0xbd43c0_42 .array/port v0xbd43c0, 42;
E_0xbd3aa0/10 .event edge, v0xbd43c0_39, v0xbd43c0_40, v0xbd43c0_41, v0xbd43c0_42;
v0xbd43c0_43 .array/port v0xbd43c0, 43;
v0xbd43c0_44 .array/port v0xbd43c0, 44;
v0xbd43c0_45 .array/port v0xbd43c0, 45;
v0xbd43c0_46 .array/port v0xbd43c0, 46;
E_0xbd3aa0/11 .event edge, v0xbd43c0_43, v0xbd43c0_44, v0xbd43c0_45, v0xbd43c0_46;
v0xbd43c0_47 .array/port v0xbd43c0, 47;
v0xbd43c0_48 .array/port v0xbd43c0, 48;
v0xbd43c0_49 .array/port v0xbd43c0, 49;
v0xbd43c0_50 .array/port v0xbd43c0, 50;
E_0xbd3aa0/12 .event edge, v0xbd43c0_47, v0xbd43c0_48, v0xbd43c0_49, v0xbd43c0_50;
v0xbd43c0_51 .array/port v0xbd43c0, 51;
v0xbd43c0_52 .array/port v0xbd43c0, 52;
v0xbd43c0_53 .array/port v0xbd43c0, 53;
v0xbd43c0_54 .array/port v0xbd43c0, 54;
E_0xbd3aa0/13 .event edge, v0xbd43c0_51, v0xbd43c0_52, v0xbd43c0_53, v0xbd43c0_54;
v0xbd43c0_55 .array/port v0xbd43c0, 55;
v0xbd43c0_56 .array/port v0xbd43c0, 56;
v0xbd43c0_57 .array/port v0xbd43c0, 57;
v0xbd43c0_58 .array/port v0xbd43c0, 58;
E_0xbd3aa0/14 .event edge, v0xbd43c0_55, v0xbd43c0_56, v0xbd43c0_57, v0xbd43c0_58;
v0xbd43c0_59 .array/port v0xbd43c0, 59;
v0xbd43c0_60 .array/port v0xbd43c0, 60;
v0xbd43c0_61 .array/port v0xbd43c0, 61;
v0xbd43c0_62 .array/port v0xbd43c0, 62;
E_0xbd3aa0/15 .event edge, v0xbd43c0_59, v0xbd43c0_60, v0xbd43c0_61, v0xbd43c0_62;
v0xbd43c0_63 .array/port v0xbd43c0, 63;
v0xbd43c0_64 .array/port v0xbd43c0, 64;
v0xbd43c0_65 .array/port v0xbd43c0, 65;
v0xbd43c0_66 .array/port v0xbd43c0, 66;
E_0xbd3aa0/16 .event edge, v0xbd43c0_63, v0xbd43c0_64, v0xbd43c0_65, v0xbd43c0_66;
v0xbd43c0_67 .array/port v0xbd43c0, 67;
v0xbd43c0_68 .array/port v0xbd43c0, 68;
v0xbd43c0_69 .array/port v0xbd43c0, 69;
v0xbd43c0_70 .array/port v0xbd43c0, 70;
E_0xbd3aa0/17 .event edge, v0xbd43c0_67, v0xbd43c0_68, v0xbd43c0_69, v0xbd43c0_70;
v0xbd43c0_71 .array/port v0xbd43c0, 71;
v0xbd43c0_72 .array/port v0xbd43c0, 72;
v0xbd43c0_73 .array/port v0xbd43c0, 73;
v0xbd43c0_74 .array/port v0xbd43c0, 74;
E_0xbd3aa0/18 .event edge, v0xbd43c0_71, v0xbd43c0_72, v0xbd43c0_73, v0xbd43c0_74;
v0xbd43c0_75 .array/port v0xbd43c0, 75;
v0xbd43c0_76 .array/port v0xbd43c0, 76;
v0xbd43c0_77 .array/port v0xbd43c0, 77;
v0xbd43c0_78 .array/port v0xbd43c0, 78;
E_0xbd3aa0/19 .event edge, v0xbd43c0_75, v0xbd43c0_76, v0xbd43c0_77, v0xbd43c0_78;
v0xbd43c0_79 .array/port v0xbd43c0, 79;
v0xbd43c0_80 .array/port v0xbd43c0, 80;
v0xbd43c0_81 .array/port v0xbd43c0, 81;
v0xbd43c0_82 .array/port v0xbd43c0, 82;
E_0xbd3aa0/20 .event edge, v0xbd43c0_79, v0xbd43c0_80, v0xbd43c0_81, v0xbd43c0_82;
v0xbd43c0_83 .array/port v0xbd43c0, 83;
v0xbd43c0_84 .array/port v0xbd43c0, 84;
v0xbd43c0_85 .array/port v0xbd43c0, 85;
v0xbd43c0_86 .array/port v0xbd43c0, 86;
E_0xbd3aa0/21 .event edge, v0xbd43c0_83, v0xbd43c0_84, v0xbd43c0_85, v0xbd43c0_86;
v0xbd43c0_87 .array/port v0xbd43c0, 87;
v0xbd43c0_88 .array/port v0xbd43c0, 88;
v0xbd43c0_89 .array/port v0xbd43c0, 89;
v0xbd43c0_90 .array/port v0xbd43c0, 90;
E_0xbd3aa0/22 .event edge, v0xbd43c0_87, v0xbd43c0_88, v0xbd43c0_89, v0xbd43c0_90;
v0xbd43c0_91 .array/port v0xbd43c0, 91;
v0xbd43c0_92 .array/port v0xbd43c0, 92;
v0xbd43c0_93 .array/port v0xbd43c0, 93;
v0xbd43c0_94 .array/port v0xbd43c0, 94;
E_0xbd3aa0/23 .event edge, v0xbd43c0_91, v0xbd43c0_92, v0xbd43c0_93, v0xbd43c0_94;
v0xbd43c0_95 .array/port v0xbd43c0, 95;
v0xbd43c0_96 .array/port v0xbd43c0, 96;
v0xbd43c0_97 .array/port v0xbd43c0, 97;
v0xbd43c0_98 .array/port v0xbd43c0, 98;
E_0xbd3aa0/24 .event edge, v0xbd43c0_95, v0xbd43c0_96, v0xbd43c0_97, v0xbd43c0_98;
v0xbd43c0_99 .array/port v0xbd43c0, 99;
v0xbd43c0_100 .array/port v0xbd43c0, 100;
v0xbd43c0_101 .array/port v0xbd43c0, 101;
v0xbd43c0_102 .array/port v0xbd43c0, 102;
E_0xbd3aa0/25 .event edge, v0xbd43c0_99, v0xbd43c0_100, v0xbd43c0_101, v0xbd43c0_102;
v0xbd43c0_103 .array/port v0xbd43c0, 103;
v0xbd43c0_104 .array/port v0xbd43c0, 104;
v0xbd43c0_105 .array/port v0xbd43c0, 105;
v0xbd43c0_106 .array/port v0xbd43c0, 106;
E_0xbd3aa0/26 .event edge, v0xbd43c0_103, v0xbd43c0_104, v0xbd43c0_105, v0xbd43c0_106;
v0xbd43c0_107 .array/port v0xbd43c0, 107;
v0xbd43c0_108 .array/port v0xbd43c0, 108;
v0xbd43c0_109 .array/port v0xbd43c0, 109;
v0xbd43c0_110 .array/port v0xbd43c0, 110;
E_0xbd3aa0/27 .event edge, v0xbd43c0_107, v0xbd43c0_108, v0xbd43c0_109, v0xbd43c0_110;
v0xbd43c0_111 .array/port v0xbd43c0, 111;
v0xbd43c0_112 .array/port v0xbd43c0, 112;
v0xbd43c0_113 .array/port v0xbd43c0, 113;
v0xbd43c0_114 .array/port v0xbd43c0, 114;
E_0xbd3aa0/28 .event edge, v0xbd43c0_111, v0xbd43c0_112, v0xbd43c0_113, v0xbd43c0_114;
v0xbd43c0_115 .array/port v0xbd43c0, 115;
v0xbd43c0_116 .array/port v0xbd43c0, 116;
v0xbd43c0_117 .array/port v0xbd43c0, 117;
v0xbd43c0_118 .array/port v0xbd43c0, 118;
E_0xbd3aa0/29 .event edge, v0xbd43c0_115, v0xbd43c0_116, v0xbd43c0_117, v0xbd43c0_118;
v0xbd43c0_119 .array/port v0xbd43c0, 119;
v0xbd43c0_120 .array/port v0xbd43c0, 120;
v0xbd43c0_121 .array/port v0xbd43c0, 121;
v0xbd43c0_122 .array/port v0xbd43c0, 122;
E_0xbd3aa0/30 .event edge, v0xbd43c0_119, v0xbd43c0_120, v0xbd43c0_121, v0xbd43c0_122;
v0xbd43c0_123 .array/port v0xbd43c0, 123;
v0xbd43c0_124 .array/port v0xbd43c0, 124;
v0xbd43c0_125 .array/port v0xbd43c0, 125;
v0xbd43c0_126 .array/port v0xbd43c0, 126;
E_0xbd3aa0/31 .event edge, v0xbd43c0_123, v0xbd43c0_124, v0xbd43c0_125, v0xbd43c0_126;
v0xbd43c0_127 .array/port v0xbd43c0, 127;
v0xbd43c0_128 .array/port v0xbd43c0, 128;
v0xbd43c0_129 .array/port v0xbd43c0, 129;
v0xbd43c0_130 .array/port v0xbd43c0, 130;
E_0xbd3aa0/32 .event edge, v0xbd43c0_127, v0xbd43c0_128, v0xbd43c0_129, v0xbd43c0_130;
v0xbd43c0_131 .array/port v0xbd43c0, 131;
v0xbd43c0_132 .array/port v0xbd43c0, 132;
v0xbd43c0_133 .array/port v0xbd43c0, 133;
v0xbd43c0_134 .array/port v0xbd43c0, 134;
E_0xbd3aa0/33 .event edge, v0xbd43c0_131, v0xbd43c0_132, v0xbd43c0_133, v0xbd43c0_134;
v0xbd43c0_135 .array/port v0xbd43c0, 135;
v0xbd43c0_136 .array/port v0xbd43c0, 136;
v0xbd43c0_137 .array/port v0xbd43c0, 137;
v0xbd43c0_138 .array/port v0xbd43c0, 138;
E_0xbd3aa0/34 .event edge, v0xbd43c0_135, v0xbd43c0_136, v0xbd43c0_137, v0xbd43c0_138;
v0xbd43c0_139 .array/port v0xbd43c0, 139;
v0xbd43c0_140 .array/port v0xbd43c0, 140;
v0xbd43c0_141 .array/port v0xbd43c0, 141;
v0xbd43c0_142 .array/port v0xbd43c0, 142;
E_0xbd3aa0/35 .event edge, v0xbd43c0_139, v0xbd43c0_140, v0xbd43c0_141, v0xbd43c0_142;
v0xbd43c0_143 .array/port v0xbd43c0, 143;
v0xbd43c0_144 .array/port v0xbd43c0, 144;
v0xbd43c0_145 .array/port v0xbd43c0, 145;
v0xbd43c0_146 .array/port v0xbd43c0, 146;
E_0xbd3aa0/36 .event edge, v0xbd43c0_143, v0xbd43c0_144, v0xbd43c0_145, v0xbd43c0_146;
v0xbd43c0_147 .array/port v0xbd43c0, 147;
v0xbd43c0_148 .array/port v0xbd43c0, 148;
v0xbd43c0_149 .array/port v0xbd43c0, 149;
v0xbd43c0_150 .array/port v0xbd43c0, 150;
E_0xbd3aa0/37 .event edge, v0xbd43c0_147, v0xbd43c0_148, v0xbd43c0_149, v0xbd43c0_150;
v0xbd43c0_151 .array/port v0xbd43c0, 151;
v0xbd43c0_152 .array/port v0xbd43c0, 152;
v0xbd43c0_153 .array/port v0xbd43c0, 153;
v0xbd43c0_154 .array/port v0xbd43c0, 154;
E_0xbd3aa0/38 .event edge, v0xbd43c0_151, v0xbd43c0_152, v0xbd43c0_153, v0xbd43c0_154;
v0xbd43c0_155 .array/port v0xbd43c0, 155;
v0xbd43c0_156 .array/port v0xbd43c0, 156;
v0xbd43c0_157 .array/port v0xbd43c0, 157;
v0xbd43c0_158 .array/port v0xbd43c0, 158;
E_0xbd3aa0/39 .event edge, v0xbd43c0_155, v0xbd43c0_156, v0xbd43c0_157, v0xbd43c0_158;
v0xbd43c0_159 .array/port v0xbd43c0, 159;
v0xbd43c0_160 .array/port v0xbd43c0, 160;
v0xbd43c0_161 .array/port v0xbd43c0, 161;
v0xbd43c0_162 .array/port v0xbd43c0, 162;
E_0xbd3aa0/40 .event edge, v0xbd43c0_159, v0xbd43c0_160, v0xbd43c0_161, v0xbd43c0_162;
v0xbd43c0_163 .array/port v0xbd43c0, 163;
v0xbd43c0_164 .array/port v0xbd43c0, 164;
v0xbd43c0_165 .array/port v0xbd43c0, 165;
v0xbd43c0_166 .array/port v0xbd43c0, 166;
E_0xbd3aa0/41 .event edge, v0xbd43c0_163, v0xbd43c0_164, v0xbd43c0_165, v0xbd43c0_166;
v0xbd43c0_167 .array/port v0xbd43c0, 167;
v0xbd43c0_168 .array/port v0xbd43c0, 168;
v0xbd43c0_169 .array/port v0xbd43c0, 169;
v0xbd43c0_170 .array/port v0xbd43c0, 170;
E_0xbd3aa0/42 .event edge, v0xbd43c0_167, v0xbd43c0_168, v0xbd43c0_169, v0xbd43c0_170;
v0xbd43c0_171 .array/port v0xbd43c0, 171;
v0xbd43c0_172 .array/port v0xbd43c0, 172;
v0xbd43c0_173 .array/port v0xbd43c0, 173;
v0xbd43c0_174 .array/port v0xbd43c0, 174;
E_0xbd3aa0/43 .event edge, v0xbd43c0_171, v0xbd43c0_172, v0xbd43c0_173, v0xbd43c0_174;
v0xbd43c0_175 .array/port v0xbd43c0, 175;
v0xbd43c0_176 .array/port v0xbd43c0, 176;
v0xbd43c0_177 .array/port v0xbd43c0, 177;
v0xbd43c0_178 .array/port v0xbd43c0, 178;
E_0xbd3aa0/44 .event edge, v0xbd43c0_175, v0xbd43c0_176, v0xbd43c0_177, v0xbd43c0_178;
v0xbd43c0_179 .array/port v0xbd43c0, 179;
v0xbd43c0_180 .array/port v0xbd43c0, 180;
v0xbd43c0_181 .array/port v0xbd43c0, 181;
v0xbd43c0_182 .array/port v0xbd43c0, 182;
E_0xbd3aa0/45 .event edge, v0xbd43c0_179, v0xbd43c0_180, v0xbd43c0_181, v0xbd43c0_182;
v0xbd43c0_183 .array/port v0xbd43c0, 183;
v0xbd43c0_184 .array/port v0xbd43c0, 184;
v0xbd43c0_185 .array/port v0xbd43c0, 185;
v0xbd43c0_186 .array/port v0xbd43c0, 186;
E_0xbd3aa0/46 .event edge, v0xbd43c0_183, v0xbd43c0_184, v0xbd43c0_185, v0xbd43c0_186;
v0xbd43c0_187 .array/port v0xbd43c0, 187;
v0xbd43c0_188 .array/port v0xbd43c0, 188;
v0xbd43c0_189 .array/port v0xbd43c0, 189;
v0xbd43c0_190 .array/port v0xbd43c0, 190;
E_0xbd3aa0/47 .event edge, v0xbd43c0_187, v0xbd43c0_188, v0xbd43c0_189, v0xbd43c0_190;
v0xbd43c0_191 .array/port v0xbd43c0, 191;
v0xbd43c0_192 .array/port v0xbd43c0, 192;
v0xbd43c0_193 .array/port v0xbd43c0, 193;
v0xbd43c0_194 .array/port v0xbd43c0, 194;
E_0xbd3aa0/48 .event edge, v0xbd43c0_191, v0xbd43c0_192, v0xbd43c0_193, v0xbd43c0_194;
v0xbd43c0_195 .array/port v0xbd43c0, 195;
v0xbd43c0_196 .array/port v0xbd43c0, 196;
v0xbd43c0_197 .array/port v0xbd43c0, 197;
v0xbd43c0_198 .array/port v0xbd43c0, 198;
E_0xbd3aa0/49 .event edge, v0xbd43c0_195, v0xbd43c0_196, v0xbd43c0_197, v0xbd43c0_198;
v0xbd43c0_199 .array/port v0xbd43c0, 199;
v0xbd43c0_200 .array/port v0xbd43c0, 200;
v0xbd43c0_201 .array/port v0xbd43c0, 201;
v0xbd43c0_202 .array/port v0xbd43c0, 202;
E_0xbd3aa0/50 .event edge, v0xbd43c0_199, v0xbd43c0_200, v0xbd43c0_201, v0xbd43c0_202;
v0xbd43c0_203 .array/port v0xbd43c0, 203;
v0xbd43c0_204 .array/port v0xbd43c0, 204;
v0xbd43c0_205 .array/port v0xbd43c0, 205;
v0xbd43c0_206 .array/port v0xbd43c0, 206;
E_0xbd3aa0/51 .event edge, v0xbd43c0_203, v0xbd43c0_204, v0xbd43c0_205, v0xbd43c0_206;
v0xbd43c0_207 .array/port v0xbd43c0, 207;
v0xbd43c0_208 .array/port v0xbd43c0, 208;
v0xbd43c0_209 .array/port v0xbd43c0, 209;
v0xbd43c0_210 .array/port v0xbd43c0, 210;
E_0xbd3aa0/52 .event edge, v0xbd43c0_207, v0xbd43c0_208, v0xbd43c0_209, v0xbd43c0_210;
v0xbd43c0_211 .array/port v0xbd43c0, 211;
v0xbd43c0_212 .array/port v0xbd43c0, 212;
v0xbd43c0_213 .array/port v0xbd43c0, 213;
v0xbd43c0_214 .array/port v0xbd43c0, 214;
E_0xbd3aa0/53 .event edge, v0xbd43c0_211, v0xbd43c0_212, v0xbd43c0_213, v0xbd43c0_214;
v0xbd43c0_215 .array/port v0xbd43c0, 215;
v0xbd43c0_216 .array/port v0xbd43c0, 216;
v0xbd43c0_217 .array/port v0xbd43c0, 217;
v0xbd43c0_218 .array/port v0xbd43c0, 218;
E_0xbd3aa0/54 .event edge, v0xbd43c0_215, v0xbd43c0_216, v0xbd43c0_217, v0xbd43c0_218;
v0xbd43c0_219 .array/port v0xbd43c0, 219;
v0xbd43c0_220 .array/port v0xbd43c0, 220;
v0xbd43c0_221 .array/port v0xbd43c0, 221;
v0xbd43c0_222 .array/port v0xbd43c0, 222;
E_0xbd3aa0/55 .event edge, v0xbd43c0_219, v0xbd43c0_220, v0xbd43c0_221, v0xbd43c0_222;
v0xbd43c0_223 .array/port v0xbd43c0, 223;
v0xbd43c0_224 .array/port v0xbd43c0, 224;
v0xbd43c0_225 .array/port v0xbd43c0, 225;
v0xbd43c0_226 .array/port v0xbd43c0, 226;
E_0xbd3aa0/56 .event edge, v0xbd43c0_223, v0xbd43c0_224, v0xbd43c0_225, v0xbd43c0_226;
v0xbd43c0_227 .array/port v0xbd43c0, 227;
v0xbd43c0_228 .array/port v0xbd43c0, 228;
v0xbd43c0_229 .array/port v0xbd43c0, 229;
v0xbd43c0_230 .array/port v0xbd43c0, 230;
E_0xbd3aa0/57 .event edge, v0xbd43c0_227, v0xbd43c0_228, v0xbd43c0_229, v0xbd43c0_230;
v0xbd43c0_231 .array/port v0xbd43c0, 231;
v0xbd43c0_232 .array/port v0xbd43c0, 232;
v0xbd43c0_233 .array/port v0xbd43c0, 233;
v0xbd43c0_234 .array/port v0xbd43c0, 234;
E_0xbd3aa0/58 .event edge, v0xbd43c0_231, v0xbd43c0_232, v0xbd43c0_233, v0xbd43c0_234;
v0xbd43c0_235 .array/port v0xbd43c0, 235;
v0xbd43c0_236 .array/port v0xbd43c0, 236;
v0xbd43c0_237 .array/port v0xbd43c0, 237;
v0xbd43c0_238 .array/port v0xbd43c0, 238;
E_0xbd3aa0/59 .event edge, v0xbd43c0_235, v0xbd43c0_236, v0xbd43c0_237, v0xbd43c0_238;
v0xbd43c0_239 .array/port v0xbd43c0, 239;
v0xbd43c0_240 .array/port v0xbd43c0, 240;
v0xbd43c0_241 .array/port v0xbd43c0, 241;
v0xbd43c0_242 .array/port v0xbd43c0, 242;
E_0xbd3aa0/60 .event edge, v0xbd43c0_239, v0xbd43c0_240, v0xbd43c0_241, v0xbd43c0_242;
v0xbd43c0_243 .array/port v0xbd43c0, 243;
v0xbd43c0_244 .array/port v0xbd43c0, 244;
v0xbd43c0_245 .array/port v0xbd43c0, 245;
v0xbd43c0_246 .array/port v0xbd43c0, 246;
E_0xbd3aa0/61 .event edge, v0xbd43c0_243, v0xbd43c0_244, v0xbd43c0_245, v0xbd43c0_246;
v0xbd43c0_247 .array/port v0xbd43c0, 247;
v0xbd43c0_248 .array/port v0xbd43c0, 248;
v0xbd43c0_249 .array/port v0xbd43c0, 249;
v0xbd43c0_250 .array/port v0xbd43c0, 250;
E_0xbd3aa0/62 .event edge, v0xbd43c0_247, v0xbd43c0_248, v0xbd43c0_249, v0xbd43c0_250;
v0xbd43c0_251 .array/port v0xbd43c0, 251;
v0xbd43c0_252 .array/port v0xbd43c0, 252;
v0xbd43c0_253 .array/port v0xbd43c0, 253;
v0xbd43c0_254 .array/port v0xbd43c0, 254;
E_0xbd3aa0/63 .event edge, v0xbd43c0_251, v0xbd43c0_252, v0xbd43c0_253, v0xbd43c0_254;
v0xbd43c0_255 .array/port v0xbd43c0, 255;
v0xbd43c0_256 .array/port v0xbd43c0, 256;
E_0xbd3aa0/64 .event edge, v0xbd43c0_255, v0xbd43c0_256, v0xbd6d80_0;
E_0xbd3aa0 .event/or E_0xbd3aa0/0, E_0xbd3aa0/1, E_0xbd3aa0/2, E_0xbd3aa0/3, E_0xbd3aa0/4, E_0xbd3aa0/5, E_0xbd3aa0/6, E_0xbd3aa0/7, E_0xbd3aa0/8, E_0xbd3aa0/9, E_0xbd3aa0/10, E_0xbd3aa0/11, E_0xbd3aa0/12, E_0xbd3aa0/13, E_0xbd3aa0/14, E_0xbd3aa0/15, E_0xbd3aa0/16, E_0xbd3aa0/17, E_0xbd3aa0/18, E_0xbd3aa0/19, E_0xbd3aa0/20, E_0xbd3aa0/21, E_0xbd3aa0/22, E_0xbd3aa0/23, E_0xbd3aa0/24, E_0xbd3aa0/25, E_0xbd3aa0/26, E_0xbd3aa0/27, E_0xbd3aa0/28, E_0xbd3aa0/29, E_0xbd3aa0/30, E_0xbd3aa0/31, E_0xbd3aa0/32, E_0xbd3aa0/33, E_0xbd3aa0/34, E_0xbd3aa0/35, E_0xbd3aa0/36, E_0xbd3aa0/37, E_0xbd3aa0/38, E_0xbd3aa0/39, E_0xbd3aa0/40, E_0xbd3aa0/41, E_0xbd3aa0/42, E_0xbd3aa0/43, E_0xbd3aa0/44, E_0xbd3aa0/45, E_0xbd3aa0/46, E_0xbd3aa0/47, E_0xbd3aa0/48, E_0xbd3aa0/49, E_0xbd3aa0/50, E_0xbd3aa0/51, E_0xbd3aa0/52, E_0xbd3aa0/53, E_0xbd3aa0/54, E_0xbd3aa0/55, E_0xbd3aa0/56, E_0xbd3aa0/57, E_0xbd3aa0/58, E_0xbd3aa0/59, E_0xbd3aa0/60, E_0xbd3aa0/61, E_0xbd3aa0/62, E_0xbd3aa0/63, E_0xbd3aa0/64;
S_0xbd6ec0 .scope module, "j" "jump" 5 151, 2 1 0, S_0xbcb310;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr"
    .port_info 1 /INPUT 32 "PCPlus4"
    .port_info 2 /INPUT 32 "PCCon"
    .port_info 3 /INPUT 1 "jump"
    .port_info 4 /OUTPUT 32 "PC"
v0xbd78f0_0 .net "PC", 31 0, v0xbd76a0_0;  alias, 1 drivers
v0xbd79d0_0 .net "PCCon", 31 0, v0xbdced0_0;  alias, 1 drivers
v0xbd7aa0_0 .var "PCHigh", 3 0;
v0xbd7b70_0 .var "PCLow", 27 0;
v0xbd7c50_0 .var "PCNew", 31 0;
v0xbd7d60_0 .net "PCPlus4", 31 0, v0xbd2df0_0;  alias, 1 drivers
v0xbd7e50_0 .net "instr", 31 0, v0xbd2d20_0;  alias, 1 drivers
v0xbd7f60_0 .net "jump", 0 0, v0xbcc810_0;  alias, 1 drivers
E_0xbd7140 .event edge, v0xbcf960_0, v0xbccff0_0, v0xbd7b70_0, v0xbd7aa0_0;
S_0xbd71b0 .scope module, "mux" "mux" 2 11, 3 1 0, S_0xbd6ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 32 "out"
v0xbd74c0_0 .net "in1", 31 0, v0xbdced0_0;  alias, 1 drivers
v0xbd75c0_0 .net "in2", 31 0, v0xbd7c50_0;  1 drivers
v0xbd76a0_0 .var "out", 31 0;
v0xbd7790_0 .net "select", 0 0, v0xbcc810_0;  alias, 1 drivers
E_0xbd7440 .event edge, v0xbcc810_0, v0xbd74c0_0, v0xbd75c0_0;
S_0xbd80f0 .scope module, "mem_reg" "mem_reg" 5 284, 15 1 0, S_0xbcb310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "aluoute"
    .port_info 2 /INPUT 32 "writedatae"
    .port_info 3 /INPUT 1 "regwritee"
    .port_info 4 /INPUT 1 "memtorege"
    .port_info 5 /INPUT 1 "memwritee"
    .port_info 6 /INPUT 5 "writerege"
    .port_info 7 /INPUT 32 "pcplus4e"
    .port_info 8 /INPUT 1 "jumplinke"
    .port_info 9 /OUTPUT 1 "regwrite"
    .port_info 10 /OUTPUT 1 "memtoreg"
    .port_info 11 /OUTPUT 1 "memwrite"
    .port_info 12 /OUTPUT 32 "aluout"
    .port_info 13 /OUTPUT 32 "writedata"
    .port_info 14 /OUTPUT 5 "writereg"
    .port_info 15 /OUTPUT 32 "pcplus4"
    .port_info 16 /OUTPUT 1 "jumplink"
v0xbd84f0_0 .var "aluout", 31 0;
v0xbd85d0_0 .net "aluoute", 31 0, v0xbcbdf0_0;  alias, 1 drivers
v0xbd8670_0 .net "clk", 0 0, v0xbe6370_0;  alias, 1 drivers
v0xbd87a0_0 .var "jumplink", 0 0;
v0xbd8840_0 .net "jumplinke", 0 0, v0xbcf3e0_0;  alias, 1 drivers
v0xbd88e0_0 .var "memtoreg", 0 0;
v0xbd89b0_0 .net "memtorege", 0 0, v0xbcf5e0_0;  alias, 1 drivers
v0xbd8aa0_0 .var "memwrite", 0 0;
v0xbd8b40_0 .net "memwritee", 0 0, v0xbcf750_0;  alias, 1 drivers
v0xbd8ca0_0 .var "pcplus4", 31 0;
v0xbd8d40_0 .net "pcplus4e", 31 0, v0xbcf8c0_0;  alias, 1 drivers
v0xbd8e10_0 .var "regwrite", 0 0;
v0xbd8ee0_0 .net "regwritee", 0 0, v0xbd01c0_0;  alias, 1 drivers
v0xbd8f80_0 .var "writedata", 31 0;
v0xbd9020_0 .net "writedatae", 31 0, v0xbdb2b0_0;  alias, 1 drivers
v0xbd90c0_0 .var "writereg", 4 0;
v0xbd9190_0 .net "writerege", 4 0, v0xbda250_0;  alias, 1 drivers
S_0xbd9550 .scope module, "multi" "idmultipurpose" 5 219, 6 13 0, S_0xbcb310;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "inst_low_16"
    .port_info 1 /INPUT 32 "PCPlus4D"
    .port_info 2 /OUTPUT 32 "PCBranchD"
v0xbd9790_0 .var "PCBranchD", 31 0;
v0xbd9890_0 .net "PCPlus4D", 31 0, v0xbd2df0_0;  alias, 1 drivers
v0xbd9950_0 .net "inst_low_16", 15 0, L_0xbe7050;  1 drivers
v0xbd9a40_0 .var "left_shift", 31 0;
v0xbd9b20_0 .var "temp", 31 0;
E_0xbd9720 .event edge, v0xbd9950_0, v0xbd9b20_0, v0xbd9a40_0, v0xbcf960_0;
S_0xbd9cd0 .scope module, "mux_ex1" "threemux5" 5 258, 3 45 0, S_0xbcb310;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1"
    .port_info 1 /INPUT 5 "in2"
    .port_info 2 /INPUT 5 "in3"
    .port_info 3 /INPUT 2 "select"
    .port_info 4 /OUTPUT 5 "out"
v0xbd9f90_0 .net "in1", 4 0, v0xbd04d0_0;  alias, 1 drivers
v0xbda0c0_0 .net "in2", 4 0, v0xbcfa20_0;  alias, 1 drivers
v0xbda180_0 .net "in3", 4 0, v0xbe62d0_0;  1 drivers
v0xbda250_0 .var "out", 4 0;
v0xbda360_0 .net "select", 1 0, v0xbcfff0_0;  alias, 1 drivers
E_0xbd9f20 .event edge, v0xbcfff0_0, v0xbd04d0_0, v0xbcfa20_0, v0xbda180_0;
S_0xbda4f0 .scope module, "mux_ex2" "threemux" 5 263, 3 59 0, S_0xbcb310;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 32 "in3"
    .port_info 3 /INPUT 2 "select"
    .port_info 4 /OUTPUT 32 "out"
v0xbda7d0_0 .net "in1", 31 0, v0xbcfb00_0;  alias, 1 drivers
v0xbda8e0_0 .net "in2", 31 0, v0xbddca0_0;  alias, 1 drivers
v0xbda9a0_0 .net "in3", 31 0, v0xbd84f0_0;  alias, 1 drivers
v0xbdaac0_0 .var "out", 31 0;
v0xbdab80_0 .net "select", 1 0, v0xbd1410_0;  alias, 1 drivers
E_0xbda740 .event edge, v0xbd1410_0, v0xbcfb00_0, v0xbda8e0_0, v0xbcdfd0_0;
S_0xbdad20 .scope module, "mux_ex3" "threemux" 5 268, 3 59 0, S_0xbcb310;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 32 "in3"
    .port_info 3 /INPUT 2 "select"
    .port_info 4 /OUTPUT 32 "out"
v0xbdb000_0 .net "in1", 31 0, v0xbcfd50_0;  alias, 1 drivers
v0xbdb110_0 .net "in2", 31 0, v0xbddca0_0;  alias, 1 drivers
v0xbdb1e0_0 .net "in3", 31 0, v0xbd84f0_0;  alias, 1 drivers
v0xbdb2b0_0 .var "out", 31 0;
v0xbdb380_0 .net "select", 1 0, v0xbd15c0_0;  alias, 1 drivers
E_0xbdaf70 .event edge, v0xbd15c0_0, v0xbcfd50_0, v0xbda8e0_0, v0xbcdfd0_0;
S_0xbdb520 .scope module, "mux_ex4" "mux" 5 273, 3 1 0, S_0xbcb310;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 32 "out"
v0xbdb7e0_0 .net "in1", 31 0, v0xbdb2b0_0;  alias, 1 drivers
v0xbdb910_0 .net "in2", 31 0, v0xbd0690_0;  alias, 1 drivers
v0xbdb9d0_0 .var "out", 31 0;
v0xbdbad0_0 .net "select", 0 0, v0xbcefe0_0;  alias, 1 drivers
E_0xbdb760 .event edge, v0xbcefe0_0, v0xbd9020_0, v0xbd0690_0;
S_0xbdbbf0 .scope module, "mux_id1" "mux" 5 211, 3 1 0, S_0xbcb310;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 32 "out"
v0xbdbf30_0 .net "in1", 31 0, L_0xbe6bb0;  alias, 1 drivers
v0xbdc040_0 .net "in2", 31 0, v0xbd84f0_0;  alias, 1 drivers
v0xbdc190_0 .var "out", 31 0;
v0xbdc250_0 .net "select", 0 0, v0xbd1340_0;  alias, 1 drivers
E_0xbdbed0 .event edge, v0xbd1340_0, v0xbcfcb0_0, v0xbcdfd0_0;
S_0xbdc3b0 .scope module, "mux_id2" "mux" 5 215, 3 1 0, S_0xbcb310;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 32 "out"
v0xbdc620_0 .net "in1", 31 0, L_0xbe6c20;  alias, 1 drivers
v0xbdc730_0 .net "in2", 31 0, v0xbd84f0_0;  alias, 1 drivers
v0xbdc7d0_0 .var "out", 31 0;
v0xbdc8c0_0 .net "select", 0 0, v0xbd14b0_0;  alias, 1 drivers
E_0xbdc5a0 .event edge, v0xbd14b0_0, v0xbcfe30_0, v0xbcdfd0_0;
S_0xbdca20 .scope module, "mux_if" "mux_ini" 5 159, 3 25 0, S_0xbcb310;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 32 "out"
v0xbdcce0_0 .net "in1", 31 0, v0xbcb910_0;  alias, 1 drivers
v0xbdce10_0 .net "in2", 31 0, v0xbd9790_0;  alias, 1 drivers
v0xbdced0_0 .var "out", 31 0;
v0xbdcff0_0 .net "select", 0 0, L_0xbe6840;  1 drivers
E_0xbdcc60 .event edge, v0xbdcff0_0, v0xbcb910_0, v0xbd9790_0;
S_0xbdd110 .scope module, "mux_wb" "mux" 5 328, 3 1 0, S_0xbcb310;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 32 "out"
v0xbdd3d0_0 .net "in1", 31 0, v0xbe08f0_0;  alias, 1 drivers
v0xbdd4d0_0 .net "in2", 31 0, v0xbe10d0_0;  alias, 1 drivers
v0xbdd5b0_0 .var "out", 31 0;
v0xbdd6a0_0 .net "select", 0 0, v0xbe0d10_0;  alias, 1 drivers
E_0xbdd350 .event edge, v0xbdd6a0_0, v0xbdd3d0_0, v0xbdd4d0_0;
S_0xbdd810 .scope module, "mux_wb2" "mux" 5 332, 3 1 0, S_0xbcb310;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 32 "out"
v0xbddad0_0 .net "in1", 31 0, v0xbdd5b0_0;  alias, 1 drivers
v0xbddbe0_0 .net "in2", 31 0, v0xbe0ed0_0;  alias, 1 drivers
v0xbddca0_0 .var "out", 31 0;
v0xbdddc0_0 .net "select", 0 0, v0xbe0b50_0;  alias, 1 drivers
E_0xbdda50 .event edge, v0xbdddc0_0, v0xbdd5b0_0, v0xbddbe0_0;
S_0xbddf00 .scope module, "muxnew" "mux" 5 153, 3 1 0, S_0xbcb310;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 32 "out"
v0xbde1c0_0 .net "in1", 31 0, v0xbd76a0_0;  alias, 1 drivers
v0xbde2f0_0 .net "in2", 31 0, L_0xbe6bb0;  alias, 1 drivers
v0xbde400_0 .var "out", 31 0;
v0xbde4a0_0 .net "select", 0 0, v0xbcc9e0_0;  alias, 1 drivers
E_0xbde140 .event edge, v0xbcc9e0_0, v0xbd76a0_0, v0xbcfcb0_0;
S_0xbde5e0 .scope module, "registers" "registers" 5 200, 16 1 0, S_0xbcb310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 5 "read_reg_1"
    .port_info 2 /INPUT 5 "read_reg_2"
    .port_info 3 /INPUT 5 "write_reg"
    .port_info 4 /INPUT 32 "write_data"
    .port_info 5 /INPUT 1 "JumpReg"
    .port_info 6 /INPUT 1 "reg_write"
    .port_info 7 /OUTPUT 32 "read_data_1"
    .port_info 8 /OUTPUT 32 "read_data_2"
    .port_info 9 /OUTPUT 32 "sys_call_reg"
    .port_info 10 /OUTPUT 32 "std_out_address"
L_0xbe6bb0 .functor BUFZ 32, v0xbdee00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0xbe6c20 .functor BUFZ 32, v0xbdeec0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0xbe6d20 .functor BUFZ 32, v0xbdfbc0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0xbdeb70_0 .net "JumpReg", 0 0, v0xbcc9e0_0;  alias, 1 drivers
v0xbdec80_0 .var "a0", 31 0;
v0xbded60_0 .net "clk", 0 0, v0xbe6370_0;  alias, 1 drivers
v0xbdee00_0 .var "data1", 31 0;
v0xbdeec0_0 .var "data2", 31 0;
v0xbdeff0_0 .net "read_data_1", 31 0, L_0xbe6bb0;  alias, 1 drivers
v0xbdf0b0_0 .net "read_data_2", 31 0, L_0xbe6c20;  alias, 1 drivers
v0xbdf1c0_0 .net "read_reg_1", 4 0, L_0xbe6e00;  1 drivers
v0xbdf2a0_0 .net "read_reg_2", 4 0, L_0xbe6fb0;  1 drivers
v0xbdf410_0 .net "reg_write", 0 0, v0xbe1270_0;  alias, 1 drivers
v0xbdf4b0 .array "register_file", 0 31, 31 0;
v0xbdfa60_0 .net "std_out_address", 31 0, v0xbdec80_0;  alias, 1 drivers
v0xbdfb20_0 .net "sys_call_reg", 31 0, L_0xbe6d20;  alias, 1 drivers
v0xbdfbc0_0 .var "v0", 31 0;
v0xbdfc80_0 .net "write_data", 31 0, v0xbddca0_0;  alias, 1 drivers
v0xbdfd40_0 .net "write_reg", 4 0, v0xbe1400_0;  alias, 1 drivers
E_0xbde920/0 .event edge, v0xbd21b0_0, v0xbdf1c0_0, v0xbda8e0_0, v0xbdf2a0_0;
v0xbdf4b0_0 .array/port v0xbdf4b0, 0;
v0xbdf4b0_1 .array/port v0xbdf4b0, 1;
v0xbdf4b0_2 .array/port v0xbdf4b0, 2;
v0xbdf4b0_3 .array/port v0xbdf4b0, 3;
E_0xbde920/1 .event edge, v0xbdf4b0_0, v0xbdf4b0_1, v0xbdf4b0_2, v0xbdf4b0_3;
v0xbdf4b0_4 .array/port v0xbdf4b0, 4;
v0xbdf4b0_5 .array/port v0xbdf4b0, 5;
v0xbdf4b0_6 .array/port v0xbdf4b0, 6;
v0xbdf4b0_7 .array/port v0xbdf4b0, 7;
E_0xbde920/2 .event edge, v0xbdf4b0_4, v0xbdf4b0_5, v0xbdf4b0_6, v0xbdf4b0_7;
v0xbdf4b0_8 .array/port v0xbdf4b0, 8;
v0xbdf4b0_9 .array/port v0xbdf4b0, 9;
v0xbdf4b0_10 .array/port v0xbdf4b0, 10;
v0xbdf4b0_11 .array/port v0xbdf4b0, 11;
E_0xbde920/3 .event edge, v0xbdf4b0_8, v0xbdf4b0_9, v0xbdf4b0_10, v0xbdf4b0_11;
v0xbdf4b0_12 .array/port v0xbdf4b0, 12;
v0xbdf4b0_13 .array/port v0xbdf4b0, 13;
v0xbdf4b0_14 .array/port v0xbdf4b0, 14;
v0xbdf4b0_15 .array/port v0xbdf4b0, 15;
E_0xbde920/4 .event edge, v0xbdf4b0_12, v0xbdf4b0_13, v0xbdf4b0_14, v0xbdf4b0_15;
v0xbdf4b0_16 .array/port v0xbdf4b0, 16;
v0xbdf4b0_17 .array/port v0xbdf4b0, 17;
v0xbdf4b0_18 .array/port v0xbdf4b0, 18;
v0xbdf4b0_19 .array/port v0xbdf4b0, 19;
E_0xbde920/5 .event edge, v0xbdf4b0_16, v0xbdf4b0_17, v0xbdf4b0_18, v0xbdf4b0_19;
v0xbdf4b0_20 .array/port v0xbdf4b0, 20;
v0xbdf4b0_21 .array/port v0xbdf4b0, 21;
v0xbdf4b0_22 .array/port v0xbdf4b0, 22;
v0xbdf4b0_23 .array/port v0xbdf4b0, 23;
E_0xbde920/6 .event edge, v0xbdf4b0_20, v0xbdf4b0_21, v0xbdf4b0_22, v0xbdf4b0_23;
v0xbdf4b0_24 .array/port v0xbdf4b0, 24;
v0xbdf4b0_25 .array/port v0xbdf4b0, 25;
v0xbdf4b0_26 .array/port v0xbdf4b0, 26;
v0xbdf4b0_27 .array/port v0xbdf4b0, 27;
E_0xbde920/7 .event edge, v0xbdf4b0_24, v0xbdf4b0_25, v0xbdf4b0_26, v0xbdf4b0_27;
v0xbdf4b0_28 .array/port v0xbdf4b0, 28;
v0xbdf4b0_29 .array/port v0xbdf4b0, 29;
v0xbdf4b0_30 .array/port v0xbdf4b0, 30;
v0xbdf4b0_31 .array/port v0xbdf4b0, 31;
E_0xbde920/8 .event edge, v0xbdf4b0_28, v0xbdf4b0_29, v0xbdf4b0_30, v0xbdf4b0_31;
E_0xbde920 .event/or E_0xbde920/0, E_0xbde920/1, E_0xbde920/2, E_0xbde920/3, E_0xbde920/4, E_0xbde920/5, E_0xbde920/6, E_0xbde920/7, E_0xbde920/8;
E_0xbdeab0 .event edge, v0xbce0b0_0;
E_0xbdeb10 .event posedge, v0xbcc9e0_0;
S_0xbdffd0 .scope module, "smd" "SignImmD" 5 222, 6 6 0, S_0xbcb310;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr"
    .port_info 1 /OUTPUT 32 "SignImmD"
v0xbe0230_0 .var "SignImmD", 31 0;
v0xbe0340_0 .net "instr", 31 0, v0xbd2d20_0;  alias, 1 drivers
v0xbe03e0_0 .net "temp", 15 0, L_0xbe70f0;  1 drivers
E_0xbe01b0 .event edge, v0xbccff0_0, v0xbe03e0_0;
L_0xbe70f0 .part v0xbd2d20_0, 0, 16;
S_0xbe0530 .scope module, "wb" "wb_reg" 5 313, 17 1 0, S_0xbcb310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "rdm"
    .port_info 2 /INPUT 32 "aluoutm"
    .port_info 3 /INPUT 1 "regwritem"
    .port_info 4 /INPUT 1 "memtoregm"
    .port_info 5 /INPUT 5 "writeregm"
    .port_info 6 /INPUT 32 "pcplus4m"
    .port_info 7 /INPUT 1 "jumplinkm"
    .port_info 8 /OUTPUT 1 "regwrite"
    .port_info 9 /OUTPUT 1 "memtoreg"
    .port_info 10 /OUTPUT 32 "rd"
    .port_info 11 /OUTPUT 32 "aluout"
    .port_info 12 /OUTPUT 5 "writereg"
    .port_info 13 /OUTPUT 32 "pcplus4"
    .port_info 14 /OUTPUT 1 "jumplink"
v0xbe08f0_0 .var "aluout", 31 0;
v0xbe09e0_0 .net "aluoutm", 31 0, v0xbd84f0_0;  alias, 1 drivers
v0xbe0a80_0 .net "clk", 0 0, v0xbe6370_0;  alias, 1 drivers
v0xbe0b50_0 .var "jumplink", 0 0;
v0xbe0c20_0 .net "jumplinkm", 0 0, v0xbd87a0_0;  alias, 1 drivers
v0xbe0d10_0 .var "memtoreg", 0 0;
v0xbe0de0_0 .net "memtoregm", 0 0, v0xbd88e0_0;  alias, 1 drivers
v0xbe0ed0_0 .var "pcplus4", 31 0;
v0xbe0f70_0 .net "pcplus4m", 31 0, v0xbd8ca0_0;  alias, 1 drivers
v0xbe10d0_0 .var "rd", 31 0;
v0xbe11a0_0 .net "rdm", 31 0, L_0xbf7440;  alias, 1 drivers
v0xbe1270_0 .var "regwrite", 0 0;
v0xbe1310_0 .net "regwritem", 0 0, v0xbd8e10_0;  alias, 1 drivers
v0xbe1400_0 .var "writereg", 4 0;
v0xbe14f0_0 .net "writeregm", 4 0, v0xbd90c0_0;  alias, 1 drivers
    .scope S_0xb67cc0;
T_0 ;
    %wait E_0xaba680;
    %load/vec4 v0xbca110_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_0.0, 8;
    %load/vec4 v0xba27f0_0;
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %load/vec4 v0xbc9f40_0;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %store/vec4 v0xbca020_0, 0, 32;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0xba8f00;
T_1 ;
    %wait E_0xb158a0;
    %load/vec4 v0xbca6f0_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0xbca430_0, 0, 4;
    %load/vec4 v0xbca7b0_0;
    %parti/s 26, 0, 2;
    %pad/u 28;
    %store/vec4 v0xbca500_0, 0, 28;
    %load/vec4 v0xbca500_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0xbca500_0, 0, 28;
    %load/vec4 v0xbca430_0;
    %load/vec4 v0xbca500_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xbca5e0_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0xb761d0;
T_2 ;
    %pushi/vec4 202375176, 0, 32;
    %store/vec4 v0xbcacf0_0, 0, 32;
    %end;
    .thread T_2;
    .scope S_0xb761d0;
T_3 ;
    %pushi/vec4 4194412, 0, 32;
    %store/vec4 v0xbcac50_0, 0, 32;
    %end;
    .thread T_3;
    .scope S_0xb761d0;
T_4 ;
    %pushi/vec4 4194412, 0, 32;
    %store/vec4 v0xbcab40_0, 0, 32;
    %end;
    .thread T_4;
    .scope S_0xb761d0;
T_5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbcad90_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0xb761d0;
T_6 ;
    %end;
    .thread T_6;
    .scope S_0xb73890;
T_7 ;
    %wait E_0xbcaed0;
    %load/vec4 v0xbcb1d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_7.0, 8;
    %load/vec4 v0xbcaf30_0;
    %jmp/1 T_7.1, 8;
T_7.0 ; End of true expr.
    %load/vec4 v0xbcb030_0;
    %jmp/0 T_7.1, 8;
 ; End of false expr.
    %blend;
T_7.1;
    %store/vec4 v0xbcb110_0, 0, 5;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0xbd71b0;
T_8 ;
    %wait E_0xbd7440;
    %load/vec4 v0xbd7790_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_8.0, 8;
    %load/vec4 v0xbd74c0_0;
    %jmp/1 T_8.1, 8;
T_8.0 ; End of true expr.
    %load/vec4 v0xbd75c0_0;
    %jmp/0 T_8.1, 8;
 ; End of false expr.
    %blend;
T_8.1;
    %store/vec4 v0xbd76a0_0, 0, 32;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0xbd6ec0;
T_9 ;
    %wait E_0xbd7140;
    %load/vec4 v0xbd7d60_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0xbd7aa0_0, 0, 4;
    %load/vec4 v0xbd7e50_0;
    %parti/s 26, 0, 2;
    %pad/u 28;
    %store/vec4 v0xbd7b70_0, 0, 28;
    %load/vec4 v0xbd7b70_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0xbd7b70_0, 0, 28;
    %load/vec4 v0xbd7aa0_0;
    %load/vec4 v0xbd7b70_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xbd7c50_0, 0, 32;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0xbddf00;
T_10 ;
    %wait E_0xbde140;
    %load/vec4 v0xbde4a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_10.0, 8;
    %load/vec4 v0xbde1c0_0;
    %jmp/1 T_10.1, 8;
T_10.0 ; End of true expr.
    %load/vec4 v0xbde2f0_0;
    %jmp/0 T_10.1, 8;
 ; End of false expr.
    %blend;
T_10.1;
    %store/vec4 v0xbde400_0, 0, 32;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0xbdca20;
T_11 ;
    %pushi/vec4 4194352, 0, 32;
    %assign/vec4 v0xbdced0_0, 0;
    %end;
    .thread T_11;
    .scope S_0xbdca20;
T_12 ;
    %wait E_0xbdcc60;
    %load/vec4 v0xbdcff0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_12.0, 8;
    %load/vec4 v0xbdcce0_0;
    %jmp/1 T_12.1, 8;
T_12.0 ; End of true expr.
    %load/vec4 v0xbdce10_0;
    %jmp/0 T_12.1, 8;
 ; End of false expr.
    %blend;
T_12.1;
    %store/vec4 v0xbdced0_0, 0, 32;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0xbd31d0;
T_13 ;
    %pushi/vec4 4194352, 0, 32;
    %store/vec4 v0xbd35e0_0, 0, 32;
    %end;
    .thread T_13;
    .scope S_0xbd31d0;
T_14 ;
    %wait E_0xbcd9c0;
    %load/vec4 v0xbd36e0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_14.0, 4;
    %load/vec4 v0xbd3500_0;
    %assign/vec4 v0xbd35e0_0, 0;
    %jmp T_14.1;
>>>>>>> fec4ef043dfaef18c699cab07e0ff92c65f4c7a9
T_14.0 ;
    %load/vec4 v0xbd35e0_0;
    %assign/vec4 v0xbd35e0_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
<<<<<<< HEAD
    .scope S_0x1d809f0;
T_15 ;
    %vpi_call 7 12 "$readmemh", "hello.v", v0x1d813b0;
    %end;
    .thread T_15;
    .scope S_0x1d809f0;
T_16 ;
    %wait E_0x1d80ae0;
    %load/v 40, v0x1d83b40_0, 30;
    %mov 70, 0, 1;
    %mov 71, 0, 1;
    %subi 40, 1048576, 32;
    %ix/get/s 3, 40, 32;
    %load/av 8, v0x1d813b0, 32;
    %set/v v0x1d83be0_0, 8, 32;
    %vpi_call 7 18 "$display", "Read Address: %x, regout = %x", v0x1d83b40_0, v0x1d83be0_0;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x1d807d0;
T_17 ;
    %wait E_0x1d7d970;
    %load/v 8, v0x1d808c0_0, 32;
    %mov 40, 0, 1;
    %addi 8, 4, 33;
    %set/v v0x1d80940_0, 8, 32;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x1d80310;
T_18 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d80500_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d80580_0, 0, 0;
    %end;
    .thread T_18;
    .scope S_0x1d80310;
T_19 ;
    %wait E_0x1d78c60;
    %vpi_call 9 17 "$display", $time, " id posedgewrite ";
    %load/v 8, v0x1d80750_0, 1;
    %inv 8, 1;
    %load/v 9, v0x1d80480_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_19.0, 8;
    %load/v 8, v0x1d806d0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d80500_0, 0, 8;
    %load/v 8, v0x1d80650_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d80580_0, 0, 8;
T_19.0 ;
    %load/v 8, v0x1d80480_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_19.2, 4;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d80500_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d80580_0, 0, 0;
=======
    .scope S_0xbd3820;
T_15 ;
    %vpi_call 14 12 "$readmemh", "hello.v", v0xbd43c0 {0 0 0};
    %end;
    .thread T_15;
    .scope S_0xbd3820;
T_16 ;
    %wait E_0xbd3aa0;
    %load/vec4 v0xbd6c90_0;
    %subi 1048576, 0, 30;
    %ix/vec4 4;
    %load/vec4a v0xbd43c0, 4;
    %store/vec4 v0xbd6d80_0, 0, 32;
    %vpi_call 14 18 "$display", "Read Address: %x, regout = %x", v0xbd6c90_0, v0xbd6d80_0 {0 0 0};
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0xbcb540;
T_17 ;
    %wait E_0xbcb790;
    %load/vec4 v0xbcb810_0;
    %addi 4, 0, 32;
    %store/vec4 v0xbcb910_0, 0, 32;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0xbd2990;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xbd2d20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xbd2df0_0, 0;
    %end;
    .thread T_18;
    .scope S_0xbd2990;
T_19 ;
    %wait E_0xbcd9c0;
    %vpi_call 12 17 "$display", $time, " id posedgewrite " {0 0 0};
    %load/vec4 v0xbd3050_0;
    %nor/r;
    %load/vec4 v0xbd2c60_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0xbd2fb0_0;
    %assign/vec4 v0xbd2d20_0, 0;
    %load/vec4 v0xbd2ec0_0;
    %assign/vec4 v0xbd2df0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0xbd3050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0xbd2d20_0;
    %assign/vec4 v0xbd2d20_0, 0;
    %load/vec4 v0xbd2df0_0;
    %assign/vec4 v0xbd2df0_0, 0;
>>>>>>> fec4ef043dfaef18c699cab07e0ff92c65f4c7a9
T_19.2 ;
T_19.1 ;
    %load/vec4 v0xbd2c60_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_19.4, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xbd2d20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xbd2df0_0, 0;
T_19.4 ;
    %jmp T_19;
    .thread T_19;
<<<<<<< HEAD
    .scope S_0x1d7f6d0;
T_20 ;
    %set/v v0x1d7fd60_0, 0, 2;
    %set/v v0x1d7f950_0, 0, 1;
    %set/v v0x1d7f880_0, 0, 1;
    %set/v v0x1d7fb00_0, 0, 1;
    %set/v v0x1d7fbb0_0, 0, 1;
    %set/v v0x1d7f800_0, 0, 3;
    %set/v v0x1d7fe10_0, 0, 1;
    %set/v v0x1d7f450_0, 0, 1;
    %set/v v0x1d7fcb0_0, 0, 1;
    %set/v v0x1d7f9d0_0, 0, 1;
    %set/v v0x1d7fa80_0, 0, 1;
    %set/v v0x1d801a0_0, 0, 1;
    %end;
    .thread T_20;
    .scope S_0x1d7f6d0;
T_21 ;
    %wait E_0x1d795f0;
    %set/v v0x1d7fd60_0, 0, 2;
    %set/v v0x1d7f950_0, 0, 1;
    %set/v v0x1d7f880_0, 0, 1;
    %set/v v0x1d7fb00_0, 0, 1;
    %set/v v0x1d7fbb0_0, 0, 1;
    %set/v v0x1d7f800_0, 0, 3;
    %set/v v0x1d7fe10_0, 0, 1;
    %set/v v0x1d7f450_0, 0, 1;
    %set/v v0x1d7fcb0_0, 0, 1;
    %set/v v0x1d7f9d0_0, 0, 1;
    %set/v v0x1d7fa80_0, 0, 1;
    %set/v v0x1d801a0_0, 0, 1;
    %ix/load 1, 26, 0;
    %mov 4, 0, 1;
    %jmp/1 T_21.0, 4;
    %load/x1p 8, v0x1d7ff40_0, 6;
    %jmp T_21.1;
T_21.0 ;
    %mov 8, 2, 6;
T_21.1 ;
; Save base=8 wid=6 in lookaside.
    %set/v v0x1d7fff0_0, 8, 6;
    %load/v 8, v0x1d7ff40_0, 6; Only need 6 of 32 bits
; Save base=8 wid=6 in lookaside.
    %set/v v0x1d7fec0_0, 8, 6;
    %vpi_call 10 56 "$display", $time, " control module: instruction being decoded: %x", v0x1d7ff40_0;
    %load/v 8, v0x1d7fff0_0, 6;
    %cmpi/u 8, 8, 6;
=======
    .scope S_0xbcc150;
T_20 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xbccd70_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbcc810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbcc740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbccaa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbccb60_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0xbcc660_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbcce50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbcc580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbccc20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbcc8d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbcc9e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbcd290_0, 0, 1;
    %end;
    .thread T_20;
    .scope S_0xbcc150;
T_21 ;
    %wait E_0xbcc510;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xbccd70_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbcc810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbcc740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbccaa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbccb60_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0xbcc660_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbcce50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbcc580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbccc20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbcc8d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbcc9e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbcd290_0, 0, 1;
    %load/vec4 v0xbccff0_0;
    %parti/s 6, 26, 6;
    %store/vec4 v0xbcd0d0_0, 0, 6;
    %load/vec4 v0xbccff0_0;
    %parti/s 6, 0, 2;
    %store/vec4 v0xbccf10_0, 0, 6;
    %vpi_call 8 56 "$display", $time, " control module: instruction being decoded: %x", v0xbccff0_0 {0 0 0};
    %load/vec4 v0xbcd0d0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_21.0, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_21.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
>>>>>>> fec4ef043dfaef18c699cab07e0ff92c65f4c7a9
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_21.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_21.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_21.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_21.7, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_21.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_21.9, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_21.10, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_21.11, 6;
<<<<<<< HEAD
    %cmpi/u 8, 15, 6;
    %jmp/1 T_21.12, 6;
    %cmpi/u 8, 0, 6;
    %jmp/1 T_21.13, 6;
    %vpi_call 10 209 "$display", "%b: That's not a supported instruction!", v0x1d7fff0_0;
    %set/v v0x1d7f950_0, 0, 1;
    %jmp T_21.15;
T_21.2 ;
    %vpi_call 10 59 "$display", "%b: ADDI", v0x1d7fff0_0;
    %movi 8, 2, 3;
    %set/v v0x1d7f800_0, 8, 3;
    %set/v v0x1d7fe10_0, 1, 1;
    %set/v v0x1d7f450_0, 1, 1;
    %set/v v0x1d7f950_0, 0, 1;
    %jmp T_21.15;
T_21.3 ;
    %vpi_call 10 66 "$display", "%b: ORI", v0x1d7fff0_0;
    %movi 8, 1, 3;
    %set/v v0x1d7f800_0, 8, 3;
    %set/v v0x1d7fe10_0, 1, 1;
    %set/v v0x1d7f450_0, 1, 1;
    %set/v v0x1d7f950_0, 0, 1;
    %set/v v0x1d7f9d0_0, 0, 1;
    %jmp T_21.15;
T_21.4 ;
    %vpi_call 10 74 "$display", "%b: LW", v0x1d7fff0_0;
    %set/v v0x1d7fb00_0, 1, 1;
    %set/v v0x1d7fbb0_0, 1, 1;
    %movi 8, 2, 3;
    %set/v v0x1d7f800_0, 8, 3;
    %set/v v0x1d7fe10_0, 1, 1;
    %set/v v0x1d7f450_0, 1, 1;
    %set/v v0x1d7f950_0, 0, 1;
    %jmp T_21.15;
T_21.5 ;
    %vpi_call 10 83 "$display", "%b: SW", v0x1d7fff0_0;
    %movi 8, 2, 3;
    %set/v v0x1d7f800_0, 8, 3;
    %set/v v0x1d7f450_0, 1, 1;
    %set/v v0x1d7fcb0_0, 1, 1;
    %set/v v0x1d7f950_0, 0, 1;
    %jmp T_21.15;
T_21.6 ;
    %vpi_call 10 90 "$display", "%b: BEQ", v0x1d7fff0_0;
    %set/v v0x1d7f880_0, 1, 1;
    %movi 8, 6, 3;
    %set/v v0x1d7f800_0, 8, 3;
    %set/v v0x1d7f950_0, 0, 1;
    %jmp T_21.15;
T_21.7 ;
    %vpi_call 10 96 "$display", "%b: BNE", v0x1d7fff0_0;
    %set/v v0x1d7f880_0, 1, 1;
    %movi 8, 6, 3;
    %set/v v0x1d7f800_0, 8, 3;
    %set/v v0x1d7f950_0, 0, 1;
    %jmp T_21.15;
T_21.8 ;
    %vpi_call 10 102 "$display", "%b: J", v0x1d7fff0_0;
    %set/v v0x1d7f950_0, 1, 1;
    %jmp T_21.15;
T_21.9 ;
    %vpi_call 10 106 "$display", "%b: JAL", v0x1d7fff0_0;
    %set/v v0x1d7f950_0, 1, 1;
    %set/v v0x1d7f9d0_0, 1, 1;
    %movi 8, 2, 2;
    %set/v v0x1d7fd60_0, 8, 2;
    %set/v v0x1d7fe10_0, 1, 1;
    %jmp T_21.15;
T_21.10 ;
    %vpi_call 10 114 "$display", "%b: ADDIU", v0x1d7fff0_0;
    %movi 8, 2, 3;
    %set/v v0x1d7f800_0, 8, 3;
    %set/v v0x1d7fe10_0, 1, 1;
    %set/v v0x1d7f450_0, 1, 1;
    %set/v v0x1d7f950_0, 0, 1;
    %jmp T_21.15;
T_21.11 ;
    %vpi_call 10 121 "$display", "%b: SLTIU", v0x1d7fff0_0;
    %set/v v0x1d7f800_0, 1, 3;
    %set/v v0x1d7fe10_0, 1, 1;
    %set/v v0x1d7f450_0, 1, 1;
    %set/v v0x1d7f950_0, 0, 1;
    %jmp T_21.15;
T_21.12 ;
    %vpi_call 10 128 "$display", "%b: LUI", v0x1d7fff0_0;
    %movi 8, 2, 3;
    %set/v v0x1d7f800_0, 8, 3;
    %set/v v0x1d7fe10_0, 1, 1;
    %set/v v0x1d7f450_0, 1, 1;
    %set/v v0x1d7f950_0, 0, 1;
    %jmp T_21.15;
T_21.13 ;
    %vpi_call 10 135 "$display", "Special instruction detected: %x", v0x1d7ff40_0;
    %vpi_call 10 136 "$display", "%b: SPECIAL", v0x1d7fff0_0;
    %set/v v0x1d7f950_0, 0, 1;
    %load/v 8, v0x1d7fec0_0, 6;
    %cmpi/u 8, 32, 6;
=======
    %vpi_call 8 211 "$display", "%b: That's not a supported instruction!", v0xbcd0d0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbcc810_0, 0, 1;
    %jmp T_21.13;
T_21.0 ;
    %vpi_call 8 59 "$display", "%b: ADDI", v0xbcd0d0_0 {0 0 0};
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0xbcc660_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbcce50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbcc580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbcc810_0, 0, 1;
    %jmp T_21.13;
T_21.1 ;
    %vpi_call 8 66 "$display", "%b: ORI", v0xbcd0d0_0 {0 0 0};
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0xbcc660_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbcce50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbcc580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbcc810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbcc8d0_0, 0, 1;
    %jmp T_21.13;
T_21.2 ;
    %vpi_call 8 74 "$display", "%b: LW", v0xbcd0d0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbccaa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbccb60_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0xbcc660_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbcce50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbcc580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbcc810_0, 0, 1;
    %jmp T_21.13;
T_21.3 ;
    %vpi_call 8 83 "$display", "%b: SW", v0xbcd0d0_0 {0 0 0};
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0xbcc660_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbcc580_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbccc20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbcc810_0, 0, 1;
    %jmp T_21.13;
T_21.4 ;
    %vpi_call 8 90 "$display", "%b: BEQ", v0xbcd0d0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbcc740_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0xbcc660_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbcc810_0, 0, 1;
    %jmp T_21.13;
T_21.5 ;
    %vpi_call 8 96 "$display", "%b: BNE", v0xbcd0d0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbcc740_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0xbcc660_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbcc810_0, 0, 1;
    %jmp T_21.13;
T_21.6 ;
    %vpi_call 8 102 "$display", "%b: J", v0xbcd0d0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbcc810_0, 0, 1;
    %jmp T_21.13;
T_21.7 ;
    %vpi_call 8 106 "$display", "%b: JAL", v0xbcd0d0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbcc810_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbcc8d0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xbccd70_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbcce50_0, 0, 1;
    %jmp T_21.13;
T_21.8 ;
    %vpi_call 8 114 "$display", "%b: ADDIU", v0xbcd0d0_0 {0 0 0};
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0xbcc660_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbcce50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbcc580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbcc810_0, 0, 1;
    %jmp T_21.13;
T_21.9 ;
    %vpi_call 8 121 "$display", "%b: SLTIU", v0xbcd0d0_0 {0 0 0};
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0xbcc660_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbcce50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbcc580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbcc810_0, 0, 1;
    %jmp T_21.13;
T_21.10 ;
    %vpi_call 8 128 "$display", "%b: LUI", v0xbcd0d0_0 {0 0 0};
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0xbcc660_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbcce50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbcc580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbcc810_0, 0, 1;
    %jmp T_21.13;
T_21.11 ;
    %vpi_call 8 135 "$display", "Special instruction detected: %x", v0xbccff0_0 {0 0 0};
    %vpi_call 8 136 "$display", "%b: SPECIAL", v0xbcd0d0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbcc810_0, 0, 1;
    %load/vec4 v0xbccf10_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_21.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_21.15, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
>>>>>>> fec4ef043dfaef18c699cab07e0ff92c65f4c7a9
    %jmp/1 T_21.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_21.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_21.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_21.19, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_21.20, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_21.21, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_21.22, 6;
<<<<<<< HEAD
    %cmpi/u 8, 0, 6;
    %jmp/1 T_21.23, 6;
    %cmpi/u 8, 12, 6;
    %jmp/1 T_21.24, 6;
    %vpi_call 10 203 "$display", "funct: %b: That's not a supported funct!", v0x1d7fec0_0;
    %set/v v0x1d7f950_0, 0, 1;
    %jmp T_21.26;
T_21.16 ;
    %vpi_call 10 140 "$display", "funct: %b: ADD", v0x1d7fec0_0;
    %movi 8, 1, 2;
    %set/v v0x1d7fd60_0, 8, 2;
    %movi 8, 2, 3;
    %set/v v0x1d7f800_0, 8, 3;
    %set/v v0x1d7fe10_0, 1, 1;
    %jmp T_21.26;
T_21.17 ;
    %vpi_call 10 146 "$display", "%b: ADDU", v0x1d7fec0_0;
    %movi 8, 1, 2;
    %set/v v0x1d7fd60_0, 8, 2;
    %movi 8, 2, 3;
    %set/v v0x1d7f800_0, 8, 3;
    %set/v v0x1d7fe10_0, 1, 1;
    %jmp T_21.26;
T_21.18 ;
    %vpi_call 10 152 "$display", "funct: %b: SUB", v0x1d7fec0_0;
    %movi 8, 1, 2;
    %set/v v0x1d7fd60_0, 8, 2;
    %movi 8, 6, 3;
    %set/v v0x1d7f800_0, 8, 3;
    %set/v v0x1d7fe10_0, 1, 1;
    %jmp T_21.26;
T_21.19 ;
    %vpi_call 10 158 "$display", "funct: %b: AND", v0x1d7fec0_0;
    %movi 8, 1, 2;
    %set/v v0x1d7fd60_0, 8, 2;
    %set/v v0x1d7f800_0, 0, 3;
    %set/v v0x1d7fe10_0, 1, 1;
    %jmp T_21.26;
T_21.20 ;
    %vpi_call 10 164 "$display", "funct: %b: OR", v0x1d7fec0_0;
    %movi 8, 1, 2;
    %set/v v0x1d7fd60_0, 8, 2;
    %movi 8, 1, 3;
    %set/v v0x1d7f800_0, 8, 3;
    %set/v v0x1d7fe10_0, 1, 1;
    %jmp T_21.26;
T_21.21 ;
    %vpi_call 10 170 "$display", "funct: %b: SLT", v0x1d7fec0_0;
    %movi 8, 1, 2;
    %set/v v0x1d7fd60_0, 8, 2;
    %set/v v0x1d7f800_0, 1, 3;
    %set/v v0x1d7fe10_0, 1, 1;
    %jmp T_21.26;
T_21.22 ;
    %vpi_call 10 176 "$display", "funct: %b: JR", v0x1d7fec0_0;
    %set/v v0x1d7fa80_0, 1, 1;
    %jmp T_21.26;
T_21.23 ;
    %vpi_call 10 180 "$display", "funct: %b: NOP", v0x1d7fec0_0;
    %jmp T_21.26;
T_21.24 ;
    %vpi_call 10 183 "$display", "Syscall: vreg == %x", v0x1d80070_0;
    %set/v v0x1d801a0_0, 1, 1;
    %load/v 8, v0x1d80070_0, 32;
    %cmpi/u 8, 4, 32;
    %jmp/1 T_21.27, 6;
    %cmpi/u 8, 10, 32;
    %jmp/1 T_21.28, 6;
    %vpi_call 10 197 "$display", "vreg = %x, Syscall, but not a supported one!", v0x1d80070_0;
    %set/v v0x1d7f950_0, 0, 1;
    %jmp T_21.30;
T_21.27 ;
    %vpi_call 10 187 "$display", "areg = %x", v0x1d800f0_0;
    %vpi_call 10 189 "$display", "syscall puts %s", v0x1d800f0_0;
    %jmp T_21.30;
T_21.28 ;
    %vpi_call 10 193 "$display", "syscall exit";
    %vpi_call 10 194 "$finish";
    %jmp T_21.30;
T_21.30 ;
    %jmp T_21.26;
=======
    %vpi_call 8 205 "$display", "funct: %b: That's not a supported funct!", v0xbccf10_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbcc810_0, 0, 1;
    %jmp T_21.24;
T_21.14 ;
    %vpi_call 8 140 "$display", "funct: %b: ADD", v0xbccf10_0 {0 0 0};
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xbccd70_0, 0, 2;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0xbcc660_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbcce50_0, 0, 1;
    %jmp T_21.24;
T_21.15 ;
    %vpi_call 8 146 "$display", "%b: ADDU", v0xbccf10_0 {0 0 0};
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xbccd70_0, 0, 2;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0xbcc660_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbcce50_0, 0, 1;
    %jmp T_21.24;
T_21.16 ;
    %vpi_call 8 152 "$display", "funct: %b: SUB", v0xbccf10_0 {0 0 0};
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xbccd70_0, 0, 2;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0xbcc660_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbcce50_0, 0, 1;
    %jmp T_21.24;
T_21.17 ;
    %vpi_call 8 158 "$display", "funct: %b: AND", v0xbccf10_0 {0 0 0};
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xbccd70_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0xbcc660_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbcce50_0, 0, 1;
    %jmp T_21.24;
T_21.18 ;
    %vpi_call 8 164 "$display", "funct: %b: OR", v0xbccf10_0 {0 0 0};
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xbccd70_0, 0, 2;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0xbcc660_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbcce50_0, 0, 1;
    %jmp T_21.24;
T_21.19 ;
    %vpi_call 8 170 "$display", "funct: %b: SLT", v0xbccf10_0 {0 0 0};
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xbccd70_0, 0, 2;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0xbcc660_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbcce50_0, 0, 1;
    %jmp T_21.24;
T_21.20 ;
    %vpi_call 8 176 "$display", "funct: %b: JR", v0xbccf10_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbcc9e0_0, 0, 1;
    %jmp T_21.24;
T_21.21 ;
    %vpi_call 8 180 "$display", "funct: %b: NOP", v0xbccf10_0 {0 0 0};
    %jmp T_21.24;
T_21.22 ;
    %vpi_call 8 183 "$display", "Syscall: vreg == %x", v0xbcd350_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbcd290_0, 0, 1;
    %vpi_call 8 185 "$display", "Syscall Wait", $time {0 0 0};
    %delay 40, 0;
    %vpi_call 8 187 "$display", "Syscall Start", $time {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbcd290_0, 0, 1;
    %load/vec4 v0xbcd350_0;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_21.25, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 32;
    %cmp/u;
    %jmp/1 T_21.26, 6;
    %vpi_call 8 199 "$display", "vreg = %x, Syscall, but not a supported one!", v0xbcd350_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbcc810_0, 0, 1;
    %jmp T_21.28;
T_21.25 ;
    %vpi_call 8 192 "$display", "syscall puts %s", v0xbcd1b0_0 {0 0 0};
    %jmp T_21.28;
>>>>>>> fec4ef043dfaef18c699cab07e0ff92c65f4c7a9
T_21.26 ;
    %vpi_call 8 195 "$display", "syscall exit" {0 0 0};
    %vpi_call 8 196 "$finish" {0 0 0};
    %jmp T_21.28;
T_21.28 ;
    %pop/vec4 1;
    %jmp T_21.24;
T_21.24 ;
    %pop/vec4 1;
    %jmp T_21.13;
T_21.13 ;
    %pop/vec4 1;
    %jmp T_21;
    .thread T_21, $push;
<<<<<<< HEAD
    .scope S_0x1d7e350;
T_22 ;
    %wait E_0x1d7e5d0;
    %ix/getv 3, v0x1d7eb30_0;
    %load/av 8, v0x1d7ed40, 32;
    %set/v v0x1d7e890_0, 8, 32;
    %jmp T_22;
    .thread T_22;
    .scope S_0x1d7e350;
T_23 ;
    %vpi_call 11 29 "$monitor", $time, "read_data_1 = %x, read_data_2 = %x write_data = %x", v0x1d7e9e0_0, v0x1d7ea60_0, v0x1d7f4f0_0;
   %ix/load 1, 0, 0;
   %ix/load 3, 0, 0;
   %set/av v0x1d7ed40, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 1, 0;
   %set/av v0x1d7ed40, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 2, 0;
   %set/av v0x1d7ed40, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 3, 0;
   %set/av v0x1d7ed40, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 4, 0;
   %set/av v0x1d7ed40, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 5, 0;
   %set/av v0x1d7ed40, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 6, 0;
   %set/av v0x1d7ed40, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 7, 0;
   %set/av v0x1d7ed40, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 8, 0;
   %set/av v0x1d7ed40, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 9, 0;
   %set/av v0x1d7ed40, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 10, 0;
   %set/av v0x1d7ed40, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 11, 0;
   %set/av v0x1d7ed40, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 12, 0;
   %set/av v0x1d7ed40, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 13, 0;
   %set/av v0x1d7ed40, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 14, 0;
   %set/av v0x1d7ed40, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 15, 0;
   %set/av v0x1d7ed40, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 16, 0;
   %set/av v0x1d7ed40, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 17, 0;
   %set/av v0x1d7ed40, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 18, 0;
   %set/av v0x1d7ed40, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 19, 0;
   %set/av v0x1d7ed40, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 20, 0;
   %set/av v0x1d7ed40, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 21, 0;
   %set/av v0x1d7ed40, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 22, 0;
   %set/av v0x1d7ed40, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 23, 0;
   %set/av v0x1d7ed40, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 24, 0;
   %set/av v0x1d7ed40, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 25, 0;
   %set/av v0x1d7ed40, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 26, 0;
   %set/av v0x1d7ed40, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 27, 0;
   %set/av v0x1d7ed40, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 28, 0;
   %set/av v0x1d7ed40, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 29, 0;
   %set/av v0x1d7ed40, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 30, 0;
   %set/av v0x1d7ed40, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 31, 0;
   %set/av v0x1d7ed40, 0, 32;
    %set/v v0x1d7e890_0, 0, 32;
    %set/v v0x1d7e940_0, 0, 32;
    %set/v v0x1d7f3d0_0, 0, 32;
    %set/v v0x1d7e6e0_0, 0, 32;
    %set/v v0x1d7e890_0, 0, 32;
    %set/v v0x1d7e940_0, 0, 32;
    %end;
    .thread T_23;
    .scope S_0x1d7e350;
T_24 ;
    %wait E_0x1d7e5a0;
    %vpi_call 11 72 "$display", $time, "$at : %x, $v0: %x, $ra: %x $sp :%x $s8: %x $zero : %x", &A<v0x1d7ed40, 1>, &A<v0x1d7ed40, 2>, &A<v0x1d7ed40, 31>, &A<v0x1d7ed40, 29>, &A<v0x1d7ed40, 30>, &A<v0x1d7ed40, 0>;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x1d7e350;
T_25 ;
    %wait E_0x1d78c60;
    %load/v 8, v0x1d7ecc0_0, 1;
    %jmp/0xz  T_25.0, 8;
    %load/v 8, v0x1d7f4f0_0, 32;
    %ix/getv 3, v0x1d7f570_0;
   %jmp/1 t_0, 4;
   %ix/load 1, 0, 0;
   %set/av v0x1d7ed40, 8, 32;
t_0 ;
T_25.0 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x1d7e350;
T_26 ;
    %wait E_0x1d7e440;
    %load/v 8, v0x1d7f570_0, 5;
    %load/v 13, v0x1d7eb30_0, 5;
    %cmp/u 8, 13, 5;
    %jmp/0xz  T_26.0, 4;
    %load/v 8, v0x1d7f4f0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d7e890_0, 0, 8;
    %ix/getv 3, v0x1d7ec20_0;
    %load/av 8, v0x1d7ed40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d7e940_0, 0, 8;
    %jmp T_26.1;
T_26.0 ;
    %load/v 8, v0x1d7f570_0, 5;
    %load/v 13, v0x1d7ec20_0, 5;
    %cmp/u 8, 13, 5;
    %jmp/0xz  T_26.2, 4;
    %ix/getv 3, v0x1d7eb30_0;
    %load/av 8, v0x1d7ed40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d7e890_0, 0, 8;
    %load/v 8, v0x1d7f4f0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d7e940_0, 0, 8;
    %jmp T_26.3;
T_26.2 ;
    %ix/getv 3, v0x1d7eb30_0;
    %load/av 8, v0x1d7ed40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d7e890_0, 0, 8;
    %ix/getv 3, v0x1d7ec20_0;
    %load/av 8, v0x1d7ed40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d7e940_0, 0, 8;
T_26.3 ;
T_26.1 ;
    %ix/load 3, 2, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x1d7ed40, 32;
    %set/v v0x1d7f3d0_0, 8, 32;
    %ix/load 3, 4, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x1d7ed40, 32;
    %set/v v0x1d7e6e0_0, 8, 32;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x1d7df80;
T_27 ;
    %wait E_0x1d7e070;
    %load/v 8, v0x1d7e270_0, 1;
    %inv 8, 1;
    %jmp/0  T_27.0, 8;
    %load/v 9, v0x1d7e0a0_0, 32;
    %jmp/1  T_27.2, 8;
T_27.0 ; End of true expr.
    %load/v 41, v0x1d7e170_0, 32;
    %jmp/0  T_27.1, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_27.2;
T_27.1 ;
    %mov 9, 41, 32; Return false value
T_27.2 ;
    %set/v v0x1d7e1f0_0, 9, 32;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x1d7db70;
T_28 ;
    %wait E_0x1d7dc60;
    %load/v 8, v0x1d7dea0_0, 1;
    %inv 8, 1;
    %jmp/0  T_28.0, 8;
    %load/v 9, v0x1d7dcd0_0, 32;
    %jmp/1  T_28.2, 8;
T_28.0 ; End of true expr.
    %load/v 41, v0x1d7dda0_0, 32;
    %jmp/0  T_28.1, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_28.2;
T_28.1 ;
    %mov 9, 41, 32; Return false value
T_28.2 ;
    %set/v v0x1d7de20_0, 9, 32;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x1d7d750;
T_29 ;
    %wait E_0x1d7d320;
    %load/v 8, v0x1d7d9a0_0, 16;
    %ix/load 1, 15, 0;
    %mov 4, 0, 1;
    %jmp/1 T_29.0, 4;
    %load/x1p 56, v0x1d7d9a0_0, 1;
    %jmp T_29.1;
T_29.0 ;
    %mov 56, 2, 1;
T_29.1 ;
    %mov 40, 56, 1; Move signal select into place
    %mov 55, 40, 1; Repetition 16
    %mov 54, 40, 1; Repetition 15
    %mov 53, 40, 1; Repetition 14
    %mov 52, 40, 1; Repetition 13
    %mov 51, 40, 1; Repetition 12
    %mov 50, 40, 1; Repetition 11
    %mov 49, 40, 1; Repetition 10
    %mov 48, 40, 1; Repetition 9
    %mov 47, 40, 1; Repetition 8
    %mov 46, 40, 1; Repetition 7
    %mov 45, 40, 1; Repetition 6
    %mov 44, 40, 1; Repetition 5
    %mov 43, 40, 1; Repetition 4
    %mov 42, 40, 1; Repetition 3
    %mov 41, 40, 1; Repetition 2
    %mov 24, 40, 16;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d7dad0_0, 0, 8;
    %load/v 8, v0x1d7dad0_0, 32;
    %ix/load 0, 2, 0;
    %mov 4, 0, 1;
    %shiftl/i0  8, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d7da20_0, 0, 8;
    %load/v 8, v0x1d7da20_0, 32;
    %load/v 40, v0x1d7d8f0_0, 32;
    %add 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d7d870_0, 0, 8;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x1d7d4e0;
T_30 ;
    %wait E_0x1d7d1c0;
    %load/v 8, v0x1d7d6d0_0, 16;
    %ix/load 1, 15, 0;
    %mov 4, 0, 1;
    %jmp/1 T_30.0, 4;
    %load/x1p 56, v0x1d7d650_0, 1;
    %jmp T_30.1;
T_30.0 ;
    %mov 56, 2, 1;
T_30.1 ;
    %mov 40, 56, 1; Move signal select into place
    %mov 55, 40, 1; Repetition 16
    %mov 54, 40, 1; Repetition 15
    %mov 53, 40, 1; Repetition 14
    %mov 52, 40, 1; Repetition 13
    %mov 51, 40, 1; Repetition 12
    %mov 50, 40, 1; Repetition 11
    %mov 49, 40, 1; Repetition 10
    %mov 48, 40, 1; Repetition 9
    %mov 47, 40, 1; Repetition 8
    %mov 46, 40, 1; Repetition 7
    %mov 45, 40, 1; Repetition 6
    %mov 44, 40, 1; Repetition 5
    %mov 43, 40, 1; Repetition 4
    %mov 42, 40, 1; Repetition 3
    %mov 41, 40, 1; Repetition 2
    %mov 24, 40, 16;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d7d5d0_0, 0, 8;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x1d7bf40;
T_31 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d7c860_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d7ca10_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d7d360_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d7cec0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d7c5e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d7c6e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d7c150_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1d7cd80_0, 0, 0;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1d7c030_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1d7d090_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1d7d1f0_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1d7c990_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d7c7e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d7c460_0, 0, 0;
    %end;
    .thread T_31;
    .scope S_0x1d7bf40;
T_32 ;
    %wait E_0x1d78c60;
    %load/v 8, v0x1d7c3e0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_32.0, 8;
    %load/v 8, v0x1d7d010_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d7cec0_0, 0, 8;
    %load/v 8, v0x1d7c660_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d7c5e0_0, 0, 8;
    %load/v 8, v0x1d7c760_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d7c6e0_0, 0, 8;
    %load/v 8, v0x1d7c200_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d7c150_0, 0, 8;
    %load/v 8, v0x1d7cd00_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1d7cd80_0, 0, 8;
    %load/v 8, v0x1d7c0d0_0, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1d7c030_0, 0, 8;
    %load/v 8, v0x1d7cb00_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d7c860_0, 0, 8;
    %load/v 8, v0x1d7cc50_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d7ca10_0, 0, 8;
    %load/v 8, v0x1d7d270_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d7d360_0, 0, 8;
    %load/v 8, v0x1d7cf40_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1d7d090_0, 0, 8;
    %load/v 8, v0x1d7d110_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1d7d1f0_0, 0, 8;
    %load/v 8, v0x1d7cb80_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1d7c990_0, 0, 8;
    %load/v 8, v0x1d7c910_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d7c7e0_0, 0, 8;
    %load/v 8, v0x1d7c560_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d7c460_0, 0, 8;
    %jmp T_32.1;
T_32.0 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d7cec0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d7c5e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d7c6e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d7c150_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1d7cd80_0, 0, 0;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1d7c030_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d7c860_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d7ca10_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d7d360_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1d7d090_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1d7d1f0_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1d7c990_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d7c7e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d7c460_0, 0, 0;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x1d7bb10;
T_33 ;
    %wait E_0x1d7bc00;
    %load/v 8, v0x1d7bec0_0, 2;
    %cmpi/u 8, 0, 2;
=======
    .scope S_0xbde5e0;
T_22 ;
    %wait E_0xbdeb10;
    %load/vec4 v0xbdf1c0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0xbdf4b0, 4;
    %store/vec4 v0xbdee00_0, 0, 32;
    %jmp T_22;
    .thread T_22;
    .scope S_0xbde5e0;
T_23 ;
    %vpi_call 16 29 "$monitor", $time, "read_data_1 = %x, read_data_2 = %x write_data = %x", v0xbdeff0_0, v0xbdf0b0_0, v0xbdfc80_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xbdf4b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xbdf4b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xbdf4b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xbdf4b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xbdf4b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xbdf4b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xbdf4b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xbdf4b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xbdf4b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xbdf4b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xbdf4b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xbdf4b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xbdf4b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xbdf4b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xbdf4b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xbdf4b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xbdf4b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xbdf4b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xbdf4b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xbdf4b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xbdf4b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xbdf4b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xbdf4b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xbdf4b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xbdf4b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xbdf4b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xbdf4b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xbdf4b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xbdf4b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xbdf4b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xbdf4b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xbdf4b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xbdee00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xbdeec0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xbdfbc0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xbdec80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xbdee00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xbdeec0_0, 0, 32;
    %end;
    .thread T_23;
    .scope S_0xbde5e0;
T_24 ;
    %wait E_0xbdeab0;
    %vpi_call 16 72 "$display", $time, "$at : %x, $v0: %x, $ra: %x $sp :%x $s8: %x $zero : %x", &A<v0xbdf4b0, 1>, &A<v0xbdf4b0, 2>, &A<v0xbdf4b0, 31>, &A<v0xbdf4b0, 29>, &A<v0xbdf4b0, 30>, &A<v0xbdf4b0, 0> {0 0 0};
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0xbde5e0;
T_25 ;
    %wait E_0xbcd9c0;
    %load/vec4 v0xbdf410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0xbdfc80_0;
    %load/vec4 v0xbdfd40_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0xbdf4b0, 4, 0;
T_25.0 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0xbde5e0;
T_26 ;
    %wait E_0xbde920;
    %load/vec4 v0xbdfd40_0;
    %load/vec4 v0xbdf1c0_0;
    %cmp/e;
    %jmp/0xz  T_26.0, 4;
    %load/vec4 v0xbdfc80_0;
    %assign/vec4 v0xbdee00_0, 0;
    %load/vec4 v0xbdf2a0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0xbdf4b0, 4;
    %assign/vec4 v0xbdeec0_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0xbdfd40_0;
    %load/vec4 v0xbdf2a0_0;
    %cmp/e;
    %jmp/0xz  T_26.2, 4;
    %load/vec4 v0xbdf1c0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0xbdf4b0, 4;
    %assign/vec4 v0xbdee00_0, 0;
    %load/vec4 v0xbdfc80_0;
    %assign/vec4 v0xbdeec0_0, 0;
    %jmp T_26.3;
T_26.2 ;
    %load/vec4 v0xbdf1c0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0xbdf4b0, 4;
    %assign/vec4 v0xbdee00_0, 0;
    %load/vec4 v0xbdf2a0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0xbdf4b0, 4;
    %assign/vec4 v0xbdeec0_0, 0;
T_26.3 ;
T_26.1 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xbdf4b0, 4;
    %store/vec4 v0xbdfbc0_0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xbdf4b0, 4;
    %store/vec4 v0xbdec80_0, 0, 32;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0xbdbbf0;
T_27 ;
    %wait E_0xbdbed0;
    %load/vec4 v0xbdc250_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_27.0, 8;
    %load/vec4 v0xbdbf30_0;
    %jmp/1 T_27.1, 8;
T_27.0 ; End of true expr.
    %load/vec4 v0xbdc040_0;
    %jmp/0 T_27.1, 8;
 ; End of false expr.
    %blend;
T_27.1;
    %store/vec4 v0xbdc190_0, 0, 32;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0xbdc3b0;
T_28 ;
    %wait E_0xbdc5a0;
    %load/vec4 v0xbdc8c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_28.0, 8;
    %load/vec4 v0xbdc620_0;
    %jmp/1 T_28.1, 8;
T_28.0 ; End of true expr.
    %load/vec4 v0xbdc730_0;
    %jmp/0 T_28.1, 8;
 ; End of false expr.
    %blend;
T_28.1;
    %store/vec4 v0xbdc7d0_0, 0, 32;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0xbd9550;
T_29 ;
    %wait E_0xbd9720;
    %load/vec4 v0xbd9950_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0xbd9950_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0xbd9b20_0, 0;
    %load/vec4 v0xbd9b20_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0xbd9a40_0, 0;
    %load/vec4 v0xbd9a40_0;
    %load/vec4 v0xbd9890_0;
    %add;
    %assign/vec4 v0xbd9790_0, 0;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0xbdffd0;
T_30 ;
    %wait E_0xbe01b0;
    %load/vec4 v0xbe0340_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0xbe03e0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0xbe0230_0, 0;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0xbce870;
T_31 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xbcfb00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xbcfd50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xbd0690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xbd01c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xbcf5e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xbcf750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xbcefe0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xbcfff0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xbcee30_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0xbd0330_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0xbd04d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0xbcfa20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xbcf8c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xbcf3e0_0, 0;
    %end;
    .thread T_31;
    .scope S_0xbce870;
T_32 ;
    %wait E_0xbcd9c0;
    %load/vec4 v0xbcf340_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %load/vec4 v0xbd0260_0;
    %assign/vec4 v0xbd01c0_0, 0;
    %load/vec4 v0xbcf680_0;
    %assign/vec4 v0xbcf5e0_0, 0;
    %load/vec4 v0xbcf7f0_0;
    %assign/vec4 v0xbcf750_0, 0;
    %load/vec4 v0xbcf0b0_0;
    %assign/vec4 v0xbcefe0_0, 0;
    %load/vec4 v0xbd00d0_0;
    %assign/vec4 v0xbcfff0_0, 0;
    %load/vec4 v0xbcef10_0;
    %assign/vec4 v0xbcee30_0, 0;
    %load/vec4 v0xbcfcb0_0;
    %assign/vec4 v0xbcfb00_0, 0;
    %load/vec4 v0xbcfe30_0;
    %assign/vec4 v0xbcfd50_0, 0;
    %load/vec4 v0xbd0770_0;
    %assign/vec4 v0xbd0690_0, 0;
    %load/vec4 v0xbd03f0_0;
    %assign/vec4 v0xbd0330_0, 0;
    %load/vec4 v0xbd05b0_0;
    %assign/vec4 v0xbd04d0_0, 0;
    %load/vec4 v0xbcff10_0;
    %assign/vec4 v0xbcfa20_0, 0;
    %load/vec4 v0xbcf960_0;
    %assign/vec4 v0xbcf8c0_0, 0;
    %load/vec4 v0xbcf480_0;
    %assign/vec4 v0xbcf3e0_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xbd01c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xbcf5e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xbcf750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xbcefe0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xbcfff0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xbcee30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xbcfb00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xbcfd50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xbd0690_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0xbd0330_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0xbd04d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0xbcfa20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xbcf8c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xbcf3e0_0, 0;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0xbd9cd0;
T_33 ;
    %wait E_0xbd9f20;
    %load/vec4 v0xbda360_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
>>>>>>> fec4ef043dfaef18c699cab07e0ff92c65f4c7a9
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %vpi_call 3 55 "$display", "Error in threemux" {0 0 0};
    %jmp T_33.4;
T_33.0 ;
<<<<<<< HEAD
    %load/v 8, v0x1d7bc60_0, 5;
    %set/v v0x1d7be10_0, 8, 5;
    %jmp T_33.4;
T_33.1 ;
    %load/v 8, v0x1d7bd10_0, 5;
    %set/v v0x1d7be10_0, 8, 5;
    %jmp T_33.4;
T_33.2 ;
    %load/v 8, v0x1d7bd90_0, 5;
    %set/v v0x1d7be10_0, 8, 5;
=======
    %load/vec4 v0xbd9f90_0;
    %store/vec4 v0xbda250_0, 0, 5;
    %jmp T_33.4;
T_33.1 ;
    %load/vec4 v0xbda0c0_0;
    %store/vec4 v0xbda250_0, 0, 5;
    %jmp T_33.4;
T_33.2 ;
    %load/vec4 v0xbda180_0;
    %store/vec4 v0xbda250_0, 0, 5;
>>>>>>> fec4ef043dfaef18c699cab07e0ff92c65f4c7a9
    %jmp T_33.4;
T_33.4 ;
    %pop/vec4 1;
    %jmp T_33;
    .thread T_33, $push;
<<<<<<< HEAD
    .scope S_0x1d7b600;
T_34 ;
    %wait E_0x1d7b6f0;
    %load/v 8, v0x1d7ba60_0, 2;
    %cmpi/u 8, 0, 2;
=======
    .scope S_0xbda4f0;
T_34 ;
    %wait E_0xbda740;
    %load/vec4 v0xbdab80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
>>>>>>> fec4ef043dfaef18c699cab07e0ff92c65f4c7a9
    %jmp/1 T_34.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_34.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_34.2, 6;
    %vpi_call 3 69 "$display", "Error in threemux" {0 0 0};
    %jmp T_34.4;
T_34.0 ;
<<<<<<< HEAD
    %load/v 8, v0x1d7b750_0, 32;
    %set/v v0x1d7b9b0_0, 8, 32;
    %jmp T_34.4;
T_34.1 ;
    %load/v 8, v0x1d7b7d0_0, 32;
    %set/v v0x1d7b9b0_0, 8, 32;
    %jmp T_34.4;
T_34.2 ;
    %load/v 8, v0x1d7b8a0_0, 32;
    %set/v v0x1d7b9b0_0, 8, 32;
=======
    %load/vec4 v0xbda7d0_0;
    %store/vec4 v0xbdaac0_0, 0, 32;
    %jmp T_34.4;
T_34.1 ;
    %load/vec4 v0xbda8e0_0;
    %store/vec4 v0xbdaac0_0, 0, 32;
    %jmp T_34.4;
T_34.2 ;
    %load/vec4 v0xbda9a0_0;
    %store/vec4 v0xbdaac0_0, 0, 32;
>>>>>>> fec4ef043dfaef18c699cab07e0ff92c65f4c7a9
    %jmp T_34.4;
T_34.4 ;
    %pop/vec4 1;
    %jmp T_34;
    .thread T_34, $push;
<<<<<<< HEAD
    .scope S_0x1d7b140;
T_35 ;
    %wait E_0x1d7b230;
    %load/v 8, v0x1d7b580_0, 2;
    %cmpi/u 8, 0, 2;
=======
    .scope S_0xbdad20;
T_35 ;
    %wait E_0xbdaf70;
    %load/vec4 v0xbdb380_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
>>>>>>> fec4ef043dfaef18c699cab07e0ff92c65f4c7a9
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %vpi_call 3 69 "$display", "Error in threemux" {0 0 0};
    %jmp T_35.4;
T_35.0 ;
<<<<<<< HEAD
    %load/v 8, v0x1d7b290_0, 32;
    %set/v v0x1d7b480_0, 8, 32;
    %jmp T_35.4;
T_35.1 ;
    %load/v 8, v0x1d7b350_0, 32;
    %set/v v0x1d7b480_0, 8, 32;
    %jmp T_35.4;
T_35.2 ;
    %load/v 8, v0x1d7b400_0, 32;
    %set/v v0x1d7b480_0, 8, 32;
=======
    %load/vec4 v0xbdb000_0;
    %store/vec4 v0xbdb2b0_0, 0, 32;
    %jmp T_35.4;
T_35.1 ;
    %load/vec4 v0xbdb110_0;
    %store/vec4 v0xbdb2b0_0, 0, 32;
    %jmp T_35.4;
T_35.2 ;
    %load/vec4 v0xbdb1e0_0;
    %store/vec4 v0xbdb2b0_0, 0, 32;
>>>>>>> fec4ef043dfaef18c699cab07e0ff92c65f4c7a9
    %jmp T_35.4;
T_35.4 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
<<<<<<< HEAD
    .scope S_0x1d7ad50;
T_36 ;
    %wait E_0x1d7ae40;
    %load/v 8, v0x1d7b090_0, 1;
    %inv 8, 1;
    %jmp/0  T_36.0, 8;
    %load/v 9, v0x1d7ae90_0, 32;
    %jmp/1  T_36.2, 8;
T_36.0 ; End of true expr.
    %load/v 41, v0x1d7af60_0, 32;
    %jmp/0  T_36.1, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_36.2;
T_36.1 ;
    %mov 9, 41, 32; Return false value
T_36.2 ;
    %set/v v0x1d7afe0_0, 9, 32;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x1d7a9d0;
T_37 ;
    %wait E_0x1d7aac0;
    %load/v 8, v0x1d7aaf0_0, 3;
    %cmpi/u 8, 0, 3;
=======
    .scope S_0xbdb520;
T_36 ;
    %wait E_0xbdb760;
    %load/vec4 v0xbdbad0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_36.0, 8;
    %load/vec4 v0xbdb7e0_0;
    %jmp/1 T_36.1, 8;
T_36.0 ; End of true expr.
    %load/vec4 v0xbdb910_0;
    %jmp/0 T_36.1, 8;
 ; End of false expr.
    %blend;
T_36.1;
    %store/vec4 v0xbdb9d0_0, 0, 32;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0xbcba50;
T_37 ;
    %wait E_0xbcbc90;
    %load/vec4 v0xbcbcf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
>>>>>>> fec4ef043dfaef18c699cab07e0ff92c65f4c7a9
    %jmp/1 T_37.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_37.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_37.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_37.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_37.4, 6;
    %vpi_call 7 22 "$display", "That's not a supported ALUop!" {0 0 0};
    %jmp T_37.6;
T_37.0 ;
<<<<<<< HEAD
    %load/v 8, v0x1d7ac20_0, 32;
    %load/v 40, v0x1d7aca0_0, 32;
    %and 8, 40, 32;
    %set/v v0x1d7ab70_0, 8, 32;
    %jmp T_37.6;
T_37.1 ;
    %load/v 8, v0x1d7ac20_0, 32;
    %load/v 40, v0x1d7aca0_0, 32;
    %or 8, 40, 32;
    %set/v v0x1d7ab70_0, 8, 32;
    %jmp T_37.6;
T_37.2 ;
    %load/v 8, v0x1d7ac20_0, 32;
    %load/v 40, v0x1d7aca0_0, 32;
    %add 8, 40, 32;
    %set/v v0x1d7ab70_0, 8, 32;
    %jmp T_37.6;
T_37.3 ;
    %load/v 8, v0x1d7ac20_0, 32;
    %load/v 40, v0x1d7aca0_0, 32;
    %sub 8, 40, 32;
    %set/v v0x1d7ab70_0, 8, 32;
    %jmp T_37.6;
T_37.4 ;
    %load/v 8, v0x1d7ac20_0, 32;
    %load/v 40, v0x1d7aca0_0, 32;
    %cmp/u 8, 40, 32;
    %jmp/0xz  T_37.7, 5;
    %load/v 8, v0x1d7ac20_0, 32;
    %set/v v0x1d7ab70_0, 8, 32;
    %jmp T_37.8;
T_37.7 ;
    %load/v 8, v0x1d7aca0_0, 32;
    %set/v v0x1d7ab70_0, 8, 32;
=======
    %load/vec4 v0xbcbed0_0;
    %load/vec4 v0xbcbfc0_0;
    %and;
    %store/vec4 v0xbcbdf0_0, 0, 32;
    %jmp T_37.6;
T_37.1 ;
    %load/vec4 v0xbcbed0_0;
    %load/vec4 v0xbcbfc0_0;
    %or;
    %store/vec4 v0xbcbdf0_0, 0, 32;
    %jmp T_37.6;
T_37.2 ;
    %load/vec4 v0xbcbed0_0;
    %load/vec4 v0xbcbfc0_0;
    %add;
    %store/vec4 v0xbcbdf0_0, 0, 32;
    %jmp T_37.6;
T_37.3 ;
    %load/vec4 v0xbcbed0_0;
    %load/vec4 v0xbcbfc0_0;
    %sub;
    %store/vec4 v0xbcbdf0_0, 0, 32;
    %jmp T_37.6;
T_37.4 ;
    %load/vec4 v0xbcbed0_0;
    %load/vec4 v0xbcbfc0_0;
    %cmp/u;
    %jmp/0xz  T_37.7, 5;
    %load/vec4 v0xbcbed0_0;
    %store/vec4 v0xbcbdf0_0, 0, 32;
    %jmp T_37.8;
T_37.7 ;
    %load/vec4 v0xbcbfc0_0;
    %store/vec4 v0xbcbdf0_0, 0, 32;
>>>>>>> fec4ef043dfaef18c699cab07e0ff92c65f4c7a9
T_37.8 ;
    %jmp T_37.6;
T_37.6 ;
    %pop/vec4 1;
    %jmp T_37;
    .thread T_37, $push;
<<<<<<< HEAD
    .scope S_0x1d79dd0;
T_38 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d79ec0_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1d7a870_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d7a5c0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d7a190_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d7a2e0_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1d7a870_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d7a430_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d7a090_0, 0, 0;
    %end;
    .thread T_38;
    .scope S_0x1d79dd0;
T_39 ;
    %wait E_0x1d78c60;
    %load/v 8, v0x1d7a640_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d7a5c0_0, 0, 8;
    %load/v 8, v0x1d7a260_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d7a190_0, 0, 8;
    %load/v 8, v0x1d7a3b0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d7a2e0_0, 0, 8;
    %load/v 8, v0x1d79f40_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d79ec0_0, 0, 8;
    %load/v 8, v0x1d7a7f0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d7a6c0_0, 0, 8;
    %load/v 8, v0x1d7a740_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1d7a870_0, 0, 8;
    %load/v 8, v0x1d7a540_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d7a430_0, 0, 8;
    %load/v 8, v0x1d7a110_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d7a090_0, 0, 8;
    %jmp T_39;
    .thread T_39;
    .scope S_0x1d796d0;
T_40 ;
    %vpi_call 15 20 "$readmemh", "hello.v", v0x1d79a50;
    %set/v v0x1d79bd0_0, 0, 32;
    %set/v v0x1d79ad0_0, 0, 32;
    %end;
    .thread T_40;
    .scope S_0x1d796d0;
T_41 ;
    %wait E_0x1d78c60;
    %load/v 8, v0x1d799a0_0, 1;
    %jmp/0xz  T_41.0, 8;
    %load/v 8, v0x1d79d50_0, 32;
    %ix/getv 3, v0x1d797c0_0;
    %jmp/1 t_1, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1d79a50, 0, 8;
t_1 ;
=======
    .scope S_0xbd80f0;
T_38 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xbd84f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0xbd90c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xbd8e10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xbd88e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xbd8aa0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0xbd90c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xbd8ca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xbd87a0_0, 0;
    %end;
    .thread T_38;
    .scope S_0xbd80f0;
T_39 ;
    %wait E_0xbcd9c0;
    %load/vec4 v0xbd8ee0_0;
    %assign/vec4 v0xbd8e10_0, 0;
    %load/vec4 v0xbd89b0_0;
    %assign/vec4 v0xbd88e0_0, 0;
    %load/vec4 v0xbd8b40_0;
    %assign/vec4 v0xbd8aa0_0, 0;
    %load/vec4 v0xbd85d0_0;
    %assign/vec4 v0xbd84f0_0, 0;
    %load/vec4 v0xbd9020_0;
    %assign/vec4 v0xbd8f80_0, 0;
    %load/vec4 v0xbd9190_0;
    %assign/vec4 v0xbd90c0_0, 0;
    %load/vec4 v0xbd8d40_0;
    %assign/vec4 v0xbd8ca0_0, 0;
    %load/vec4 v0xbd8840_0;
    %assign/vec4 v0xbd87a0_0, 0;
    %jmp T_39;
    .thread T_39;
    .scope S_0xbcd720;
T_40 ;
    %vpi_call 9 14 "$readmemh", "hello.v", v0xbce340 {0 0 0};
    %end;
    .thread T_40;
    .scope S_0xbcd720;
T_41 ;
    %wait E_0xbcd9c0;
    %load/vec4 v0xbce2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %load/vec4 v0xbce690_0;
    %load/vec4 v0xbcdfd0_0;
    %subi 1048576, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xbce340, 0, 4;
>>>>>>> fec4ef043dfaef18c699cab07e0ff92c65f4c7a9
T_41.0 ;
    %load/v 8, v0x1d799a0_0, 1;
    %jmp/0  T_41.2, 8;
    %load/v 9, v0x1d79d50_0, 32;
    %jmp/1  T_41.4, 8;
T_41.2 ; End of true expr.
    %ix/getv 3, v0x1d797c0_0;
    %load/av 41, v0x1d79a50, 32;
    %jmp/0  T_41.3, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_41.4;
T_41.3 ;
    %mov 9, 41, 32; Return false value
T_41.4 ;
    %set/v v0x1d79bd0_0, 9, 32;
    %ix/getv 3, v0x1d79cd0_0;
    %load/av 8, v0x1d79a50, 32;
    %set/v v0x1d79ad0_0, 8, 32;
    %vpi_call 15 31 "$display", "std_out_address = %x, std_out = %x", v0x1d79cd0_0, v0x1d79ad0_0;
    %jmp T_41;
    .thread T_41;
<<<<<<< HEAD
    .scope S_0x1d78b70;
T_42 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d78cb0_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d79260_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d79390_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d79000_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1d794f0_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d79130_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d78ea0_0, 0, 0;
    %end;
    .thread T_42;
    .scope S_0x1d78b70;
T_43 ;
    %wait E_0x1d78c60;
    %vpi_call 16 37 "$display", $time, "posedgewrite wbreg aluoutm <= %x aluout <= %x", v0x1d78d80_0, v0x1d78cb0_0;
    %load/v 8, v0x1d79440_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d79390_0, 0, 8;
    %load/v 8, v0x1d79080_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d79000_0, 0, 8;
    %load/v 8, v0x1d78d80_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d78cb0_0, 0, 8;
    %load/v 8, v0x1d79310_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d79260_0, 0, 8;
    %load/v 8, v0x1d79620_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1d794f0_0, 0, 8;
    %load/v 8, v0x1d791e0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d79130_0, 0, 8;
    %load/v 8, v0x1d78f80_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d78ea0_0, 0, 8;
    %jmp T_43;
    .thread T_43;
    .scope S_0x1d78750;
T_44 ;
    %wait E_0x1d78840;
    %load/v 8, v0x1d78ac0_0, 1;
    %inv 8, 1;
    %jmp/0  T_44.0, 8;
    %load/v 9, v0x1d788b0_0, 32;
    %jmp/1  T_44.2, 8;
T_44.0 ; End of true expr.
    %load/v 41, v0x1d78970_0, 32;
    %jmp/0  T_44.1, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_44.2;
T_44.1 ;
    %mov 9, 41, 32; Return false value
T_44.2 ;
    %set/v v0x1d78a10_0, 9, 32;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0x1d78370;
T_45 ;
    %wait E_0x1d77410;
    %load/v 8, v0x1d786a0_0, 1;
    %inv 8, 1;
    %jmp/0  T_45.0, 8;
    %load/v 9, v0x1d784a0_0, 32;
    %jmp/1  T_45.2, 8;
T_45.0 ; End of true expr.
    %load/v 41, v0x1d78560_0, 32;
    %jmp/0  T_45.1, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_45.2;
T_45.1 ;
    %mov 9, 41, 32; Return false value
T_45.2 ;
    %set/v v0x1d78600_0, 9, 32;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x1d76fb0;
T_46 ;
    %set/v v0x1d78220_0, 0, 1;
    %end;
    .thread T_46;
    .scope S_0x1d76fb0;
T_47 ;
    %set/v v0x1d77e90_0, 0, 1;
    %end;
    .thread T_47;
    .scope S_0x1d76fb0;
T_48 ;
    %set/v v0x1d780e0_0, 0, 1;
    %end;
    .thread T_48;
    .scope S_0x1d76fb0;
T_49 ;
    %set/v v0x1d78030_0, 0, 1;
    %end;
    .thread T_49;
    .scope S_0x1d76fb0;
T_50 ;
    %set/v v0x1d77b80_0, 0, 1;
    %set/v v0x1d77cc0_0, 0, 1;
    %set/v v0x1d772f0_0, 0, 1;
    %set/v v0x1d77440_0, 0, 1;
    %set/v v0x1d77390_0, 0, 2;
    %set/v v0x1d774e0_0, 0, 2;
    %set/v v0x1d77250_0, 0, 1;
    %end;
    .thread T_50;
    .scope S_0x1d76fb0;
T_51 ;
    %wait E_0x1d770a0;
    %load/v 8, v0x1d77c20_0, 5;
    %load/v 13, v0x1d77950_0, 5;
    %cmp/u 8, 13, 5;
    %mov 8, 4, 1;
    %load/v 9, v0x1d77c20_0, 5;
    %load/v 14, v0x1d77b00_0, 5;
    %cmp/u 9, 14, 5;
    %or 8, 4, 1;
    %load/v 9, v0x1d77580_0, 1;
    %and 8, 9, 1;
    %set/v v0x1d78220_0, 8, 1;
    %load/v 8, v0x1d77190_0, 1;
    %load/v 9, v0x1d77710_0, 1;
    %and 8, 9, 1;
    %load/v 9, v0x1d77e10_0, 5;
    %load/v 14, v0x1d77950_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %load/v 10, v0x1d77e10_0, 5;
    %load/v 15, v0x1d77b00_0, 5;
    %cmp/u 10, 15, 5;
    %or 9, 4, 1;
    %and 8, 9, 1;
    %set/v v0x1d780e0_0, 8, 1;
    %load/v 8, v0x1d77190_0, 1;
    %load/v 9, v0x1d77620_0, 1;
    %and 8, 9, 1;
    %load/v 9, v0x1d77f30_0, 5;
    %load/v 14, v0x1d77950_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %load/v 10, v0x1d77f30_0, 5;
    %load/v 15, v0x1d77b00_0, 5;
    %cmp/u 10, 15, 5;
    %or 9, 4, 1;
    %and 8, 9, 1;
    %set/v v0x1d78030_0, 8, 1;
    %load/v 8, v0x1d780e0_0, 1;
    %load/v 9, v0x1d78030_0, 1;
    %or 8, 9, 1;
    %set/v v0x1d77e90_0, 8, 1;
    %load/v 8, v0x1d78220_0, 1;
    %load/v 9, v0x1d77e90_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x1d78180_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_51.0, 8;
    %set/v v0x1d77b80_0, 1, 1;
    %set/v v0x1d77cc0_0, 1, 1;
    %set/v v0x1d77250_0, 1, 1;
    %jmp T_51.1;
T_51.0 ;
    %set/v v0x1d77b80_0, 0, 1;
    %set/v v0x1d77cc0_0, 0, 1;
    %set/v v0x1d77250_0, 0, 1;
T_51.1 ;
    %load/v 8, v0x1d77950_0, 5;
    %mov 13, 0, 1;
    %cmpi/u 8, 0, 6;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x1d77950_0, 5;
    %load/v 14, v0x1d77f30_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0x1d777b0_0, 1;
    %and 8, 9, 1;
    %set/v v0x1d772f0_0, 8, 1;
    %load/v 8, v0x1d77b00_0, 5;
    %mov 13, 0, 1;
    %cmpi/u 8, 0, 6;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x1d77b00_0, 5;
    %load/v 14, v0x1d77f30_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0x1d777b0_0, 1;
    %and 8, 9, 1;
    %set/v v0x1d77440_0, 8, 1;
    %load/v 8, v0x1d77a60_0, 5;
    %mov 13, 0, 1;
    %cmpi/u 8, 0, 6;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x1d77a60_0, 5;
    %load/v 14, v0x1d77f30_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0x1d777b0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_51.2, 8;
    %movi 8, 2, 2;
    %set/v v0x1d77390_0, 8, 2;
    %jmp T_51.3;
T_51.2 ;
    %load/v 8, v0x1d77a60_0, 5;
    %mov 13, 0, 1;
    %cmpi/u 8, 0, 6;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x1d77a60_0, 5;
    %load/v 14, v0x1d77fb0_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0x1d778b0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_51.4, 8;
    %movi 8, 1, 2;
    %set/v v0x1d77390_0, 8, 2;
    %jmp T_51.5;
T_51.4 ;
    %set/v v0x1d77390_0, 0, 2;
T_51.5 ;
T_51.3 ;
    %load/v 8, v0x1d77c20_0, 5;
    %mov 13, 0, 1;
    %cmpi/u 8, 0, 6;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x1d77c20_0, 5;
    %load/v 14, v0x1d77f30_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0x1d777b0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_51.6, 8;
    %movi 8, 2, 2;
    %set/v v0x1d774e0_0, 8, 2;
    %jmp T_51.7;
T_51.6 ;
    %load/v 8, v0x1d77c20_0, 5;
    %mov 13, 0, 1;
    %cmpi/u 8, 0, 6;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x1d77c20_0, 5;
    %load/v 14, v0x1d77fb0_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0x1d778b0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_51.8, 8;
    %movi 8, 1, 2;
    %set/v v0x1d774e0_0, 8, 2;
    %jmp T_51.9;
T_51.8 ;
    %set/v v0x1d774e0_0, 0, 2;
=======
    .scope S_0xbe0530;
T_42 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xbe08f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xbe10d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xbe1270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xbe0d10_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0xbe1400_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xbe0ed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xbe0b50_0, 0;
    %end;
    .thread T_42;
    .scope S_0xbe0530;
T_43 ;
    %wait E_0xbcd9c0;
    %vpi_call 17 37 "$display", $time, "posedgewrite wbreg aluoutm <= %x aluout <= %x", v0xbe09e0_0, v0xbe08f0_0 {0 0 0};
    %load/vec4 v0xbe1310_0;
    %assign/vec4 v0xbe1270_0, 0;
    %load/vec4 v0xbe0de0_0;
    %assign/vec4 v0xbe0d10_0, 0;
    %load/vec4 v0xbe09e0_0;
    %assign/vec4 v0xbe08f0_0, 0;
    %load/vec4 v0xbe11a0_0;
    %assign/vec4 v0xbe10d0_0, 0;
    %load/vec4 v0xbe14f0_0;
    %assign/vec4 v0xbe1400_0, 0;
    %load/vec4 v0xbe0f70_0;
    %assign/vec4 v0xbe0ed0_0, 0;
    %load/vec4 v0xbe0c20_0;
    %assign/vec4 v0xbe0b50_0, 0;
    %jmp T_43;
    .thread T_43;
    .scope S_0xbdd110;
T_44 ;
    %wait E_0xbdd350;
    %load/vec4 v0xbdd6a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_44.0, 8;
    %load/vec4 v0xbdd3d0_0;
    %jmp/1 T_44.1, 8;
T_44.0 ; End of true expr.
    %load/vec4 v0xbdd4d0_0;
    %jmp/0 T_44.1, 8;
 ; End of false expr.
    %blend;
T_44.1;
    %store/vec4 v0xbdd5b0_0, 0, 32;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0xbdd810;
T_45 ;
    %wait E_0xbdda50;
    %load/vec4 v0xbdddc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_45.0, 8;
    %load/vec4 v0xbddad0_0;
    %jmp/1 T_45.1, 8;
T_45.0 ; End of true expr.
    %load/vec4 v0xbddbe0_0;
    %jmp/0 T_45.1, 8;
 ; End of false expr.
    %blend;
T_45.1;
    %store/vec4 v0xbddca0_0, 0, 32;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0xbd0d30;
T_46 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbd24d0_0, 0, 1;
    %end;
    .thread T_46;
    .scope S_0xbd0d30;
T_47 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbd2290_0, 0, 1;
    %end;
    .thread T_47;
    .scope S_0xbd0d30;
T_48 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbd2350_0, 0, 1;
    %end;
    .thread T_48;
    .scope S_0xbd0d30;
T_49 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbd2410_0, 0, 1;
    %end;
    .thread T_49;
    .scope S_0xbd0d30;
T_50 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbd1ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbd1e00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbd1340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbd14b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xbd1410_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xbd15c0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbd1280_0, 0, 1;
    %end;
    .thread T_50;
    .scope S_0xbd0d30;
T_51 ;
    %wait E_0xbceaf0;
    %load/vec4 v0xbd1d30_0;
    %load/vec4 v0xbd1aa0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0xbd1d30_0;
    %load/vec4 v0xbd1c60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0xbd16a0_0;
    %and;
    %store/vec4 v0xbd24d0_0, 0, 1;
    %load/vec4 v0xbd1170_0;
    %load/vec4 v0xbd17e0_0;
    %and;
    %load/vec4 v0xbd2050_0;
    %load/vec4 v0xbd1aa0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0xbd2050_0;
    %load/vec4 v0xbd1c60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %store/vec4 v0xbd2350_0, 0, 1;
    %load/vec4 v0xbd1170_0;
    %load/vec4 v0xbd1740_0;
    %and;
    %load/vec4 v0xbd20f0_0;
    %load/vec4 v0xbd1aa0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0xbd20f0_0;
    %load/vec4 v0xbd1c60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %store/vec4 v0xbd2410_0, 0, 1;
    %load/vec4 v0xbd2350_0;
    %load/vec4 v0xbd2410_0;
    %or;
    %store/vec4 v0xbd2290_0, 0, 1;
    %load/vec4 v0xbd24d0_0;
    %flag_set/vec4 8;
    %load/vec4 v0xbd2290_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0xbd2590_0;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %jmp/0xz  T_51.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbd1ea0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbd1e00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbd1280_0, 0, 1;
    %jmp T_51.1;
T_51.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbd1ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbd1e00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbd1280_0, 0, 1;
T_51.1 ;
    %load/vec4 v0xbd1aa0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0xbd1aa0_0;
    %load/vec4 v0xbd20f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0xbd1940_0;
    %and;
    %store/vec4 v0xbd1340_0, 0, 1;
    %load/vec4 v0xbd1c60_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0xbd1c60_0;
    %load/vec4 v0xbd20f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0xbd1940_0;
    %and;
    %store/vec4 v0xbd14b0_0, 0, 1;
    %load/vec4 v0xbd1b90_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0xbd1b90_0;
    %load/vec4 v0xbd20f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0xbd1940_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.2, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xbd1410_0, 0, 2;
    %jmp T_51.3;
T_51.2 ;
    %load/vec4 v0xbd1b90_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0xbd1b90_0;
    %load/vec4 v0xbd21b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0xbd19e0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xbd1410_0, 0, 2;
    %jmp T_51.5;
T_51.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xbd1410_0, 0, 2;
T_51.5 ;
T_51.3 ;
    %load/vec4 v0xbd1d30_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0xbd1d30_0;
    %load/vec4 v0xbd20f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0xbd1940_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.6, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xbd15c0_0, 0, 2;
    %jmp T_51.7;
T_51.6 ;
    %load/vec4 v0xbd1d30_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0xbd1d30_0;
    %load/vec4 v0xbd21b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0xbd19e0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.8, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xbd15c0_0, 0, 2;
    %jmp T_51.9;
T_51.8 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xbd15c0_0, 0, 2;
>>>>>>> fec4ef043dfaef18c699cab07e0ff92c65f4c7a9
T_51.9 ;
T_51.7 ;
    %jmp T_51;
    .thread T_51, $push;
<<<<<<< HEAD
    .scope S_0x1d76ec0;
T_52 ;
    %set/v v0x1d88cb0_0, 1, 5;
    %end;
    .thread T_52;
    .scope S_0x1d76ec0;
T_53 ;
    %end;
    .thread T_53;
    .scope S_0x1d76ec0;
T_54 ;
    %wait E_0x1d7e5a0;
    %vpi_call 5 135 "$display", $time, "cpudisplay: PCF = %x InstrF = %x aluoutw = %x, readdataw = %x, MemtoRegW = %x, jumplinkw = %x", v0x1d86b70_0, v0x1d88f60_0, v0x1d855f0_0, v0x1d874c0_0, v0x1d86820_0, v0x1d86290_0;
    %vpi_call 5 137 "$display", $time, "cpudisplay: instrD = %x", v0x1d88e50_0;
    %vpi_call 5 138 "$display", $time, "cpudisplay: SrcAE = %x, SrcBE = %x", v0x1d88000_0, v0x1d88460_0;
    %vpi_call 5 139 "$display", $time, "cpudisplay: RD1_D = %x, RD1_E = %x", v0x1d87220_0, v0x1d87050_0;
    %vpi_call 5 140 "$display", $time, "cpudisplay: RD2_D = %x, RD2_E = %x", v0x1d873f0_0, v0x1d872a0_0;
    %vpi_call 5 141 "$display", $time, "cpudisplay: ReadReg1 = %x, ReadReg2 = %x", &PV<v0x1d88e50_0, 21, 5>, &PV<v0x1d88e50_0, 16, 5>;
    %vpi_call 5 142 "$display", $time, "SignImmD = %x SignImmE = %x instrD[15:0] = %x", v0x1d88190_0, v0x1d87f30_0, &PV<v0x1d88e50_0, 0, 16>;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_0x1d4b710;
T_55 ;
    %set/v v0x1d88d30_0, 0, 1;
    %end;
    .thread T_55;
    .scope S_0x1d4b710;
T_56 ;
    %load/v 8, v0x1d88d30_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d88d30_0, 0, 8;
    %delay 5, 0;
    %jmp T_56;
    .thread T_56;
    .scope S_0x1d4b710;
T_57 ;
    %delay 250, 0;
    %vpi_call 4 14 "$finish";
=======
    .scope S_0xbcb310;
T_52 ;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0xbe62d0_0, 0, 5;
    %end;
    .thread T_52;
    .scope S_0xbcb310;
T_53 ;
    %end;
    .thread T_53;
    .scope S_0xbcb310;
T_54 ;
    %wait E_0xbdeab0;
    %vpi_call 5 134 "$display", $time, "cpudisplay: PCF = %x InstrF = %x aluoutw = %x, readdataw = %x, MemtoRegW = %x, jumplinkw = %x", v0xbe27a0_0, v0xbe6140_0, v0xbe1bf0_0, v0xbe43f0_0, v0xbe31f0_0, v0xbe2a70_0 {0 0 0};
    %vpi_call 5 136 "$display", $time, "cpudisplay: instrD = %x", v0xbe6010_0 {0 0 0};
    %vpi_call 5 137 "$display", $time, "cpudisplay: SrcAE = %x, SrcBE = %x", v0xbe5210_0, v0xbe5320_0 {0 0 0};
    %vpi_call 5 138 "$display", $time, "cpudisplay: RD1_D = %x, RD1_E = %x", v0xbe3d50_0, v0xbe3ea0_0 {0 0 0};
    %vpi_call 5 139 "$display", $time, "cpudisplay: RD2_D = %x, RD2_E = %x", v0xbe3f60_0, v0xbe4020_0 {0 0 0};
    %vpi_call 5 140 "$display", $time, "cpudisplay: ReadReg1 = %x, ReadReg2 = %x", &PV<v0xbe6010_0, 21, 5>, &PV<v0xbe6010_0, 16, 5> {0 0 0};
    %vpi_call 5 141 "$display", $time, "SignImmD = %x SignImmE = %x instrD[15:0] = %x", v0xbe4ff0_0, v0xbe5100_0, &PV<v0xbe6010_0, 0, 16> {0 0 0};
    %jmp T_54;
    .thread T_54, $push;
    .scope S_0xb73010;
T_55 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbe6370_0, 0, 1;
    %end;
    .thread T_55;
    .scope S_0xb73010;
T_56 ;
    %load/vec4 v0xbe6370_0;
    %inv;
    %assign/vec4 v0xbe6370_0, 0;
    %delay 5, 0;
    %jmp T_56;
    .thread T_56;
    .scope S_0xb73010;
T_57 ;
    %delay 500, 0;
    %vpi_call 4 14 "$finish" {0 0 0};
>>>>>>> fec4ef043dfaef18c699cab07e0ff92c65f4c7a9
    %end;
    .thread T_57;
# The file index is used to find the file name in the following table.
:file_names 18;
    "N/A";
    "<interactive>";
    "./jump.v";
    "./mux.v";
    "test_cpu.v";
    "./cpu.v";
    "./add4.v";
    "./ALU.v";
    "./control.v";
    "./data_memory.v";
    "./ex_reg.v";
    "./hazard_unit.v";
    "./id_reg.v";
    "./if_reg.v";
    "./inst_memory.v";
    "./mem_reg.v";
    "./registers.v";
    "./wb_reg.v";
