#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Sun Jul 16 10:23:30 2017
# Process ID: 10564
# Current directory: C:/Users/giann/Desktop/PROGETTO FINALE/versione 2 - sqrt daniele/project_Task4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6192 C:\Users\giann\Desktop\PROGETTO FINALE\versione 2 - sqrt daniele\project_Task4\project_Task4.xpr
# Log file: C:/Users/giann/Desktop/PROGETTO FINALE/versione 2 - sqrt daniele/project_Task4/vivado.log
# Journal file: C:/Users/giann/Desktop/PROGETTO FINALE/versione 2 - sqrt daniele/project_Task4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/giann/Desktop/PROGETTO FINALE/versione 2 - sqrt daniele/project_Task4/project_Task4.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/giann/Desktop/project_Task4' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Output Repository Path: Could not find the directory 'C:/Users/giann/Desktop/PROGETTO FINALE/versione 2 - sqrt daniele/project_Task4/project_Task4.cache/ip', nor could it be found using path 'C:/Users/giann/Desktop/project_Task4/project_Task4.cache/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.3/data/ip'.
import_files -norecurse C:/Users/giann/Desktop/root_square_seq_m.vhd
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2016.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/giann/Desktop/PROGETTO FINALE/versione 2 - sqrt daniele/project_Task4/project_Task4.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'task4_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/giann/Desktop/PROGETTO FINALE/versione 2 - sqrt daniele/project_Task4/project_Task4.sim/sim_1/behav'
"xvhdl -m64 --relax -prj task4_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/giann/Desktop/PROGETTO FINALE/versione 2 - sqrt daniele/project_Task4/project_Task4.srcs/sources_1/ip/Square/sim/Square.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Square
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/giann/Desktop/PROGETTO FINALE/versione 2 - sqrt daniele/project_Task4/project_Task4.srcs/sources_1/ip/c_addsub_0/sim/c_addsub_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity c_addsub_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/giann/Desktop/PROGETTO FINALE/versione 2 - sqrt daniele/project_Task4/project_Task4.srcs/sources_1/ip/DIVISORE/sim/DIVISORE.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DIVISORE
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/giann/Desktop/PROGETTO FINALE/versione 2 - sqrt daniele/project_Task4/project_Task4.srcs/sources_1/imports/Desktop/root_square_seq_m.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity root_square_seq_m
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/giann/Desktop/PROGETTO FINALE/versione 2 - sqrt daniele/project_Task4/project_Task4.srcs/sources_1/new/modulo_quadro.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity modulo_quadro
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/giann/Desktop/PROGETTO FINALE/versione 2 - sqrt daniele/project_Task4/project_Task4.srcs/sources_1/new/Task4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Task4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/giann/Desktop/PROGETTO FINALE/versione 2 - sqrt daniele/project_Task4/project_Task4.srcs/sim_1/new/task4_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity task4_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/giann/Desktop/PROGETTO FINALE/versione 2 - sqrt daniele/project_Task4/project_Task4.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 944380bbb0d0493e83ec2f6b5b7eb474 --debug typical --relax --mt 2 -L xbip_utils_v3_0_7 -L xbip_pipe_v3_0_3 -L xbip_bram18k_v3_0_3 -L mult_gen_v12_0_12 -L xil_defaultlib -L c_reg_fd_v12_0_3 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_3 -L xbip_addsub_v3_0_3 -L c_addsub_v12_0_10 -L axi_utils_v2_0_3 -L floating_point_v7_0_13 -L xbip_dsp48_mult_v3_0_3 -L xbip_dsp48_multadd_v3_0_3 -L div_gen_v5_1_11 -L secureip -L xpm --snapshot task4_tb_behav xil_defaultlib.task4_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-665] expression has 32 elements ; formal m_axis_result_tdata expects 24 [C:/Users/giann/Desktop/PROGETTO FINALE/versione 2 - sqrt daniele/project_Task4/project_Task4.srcs/sources_1/new/Task4.vhd:221]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit task4_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/giann/Desktop/PROGETTO FINALE/versione 2 - sqrt daniele/project_Task4/project_Task4.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/giann/Desktop/PROGETTO FINALE/versione 2 - sqrt daniele/project_Task4/project_Task4.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/giann/Desktop/PROGETTO FINALE/versione 2 - sqrt daniele/project_Task4/project_Task4.srcs/sources_1/new/Task4.vhd" into library xil_defaultlib [C:/Users/giann/Desktop/PROGETTO FINALE/versione 2 - sqrt daniele/project_Task4/project_Task4.srcs/sources_1/new/Task4.vhd:1]
[Sun Jul 16 11:26:52 2017] Launched synth_1...
Run output will be captured here: C:/Users/giann/Desktop/PROGETTO FINALE/versione 2 - sqrt daniele/project_Task4/project_Task4.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/giann/Desktop/PROGETTO FINALE/versione 2 - sqrt daniele/project_Task4/project_Task4.srcs/sources_1/new/Task4.vhd" into library xil_defaultlib [C:/Users/giann/Desktop/PROGETTO FINALE/versione 2 - sqrt daniele/project_Task4/project_Task4.srcs/sources_1/new/Task4.vhd:1]
[Sun Jul 16 11:29:01 2017] Launched synth_1...
Run output will be captured here: C:/Users/giann/Desktop/PROGETTO FINALE/versione 2 - sqrt daniele/project_Task4/project_Task4.runs/synth_1/runme.log
set_property is_enabled false [get_files  {{C:/Users/giann/Desktop/PROGETTO FINALE/versione 2 - sqrt daniele/project_Task4/project_Task4.srcs/sim_1/new/task4_tb.vhd}}]
set_property source_mgmt_mode DisplayOnly [current_project]
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sun Jul 16 11:31:05 2017] Launched synth_1...
Run output will be captured here: C:/Users/giann/Desktop/PROGETTO FINALE/versione 2 - sqrt daniele/project_Task4/project_Task4.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/giann/Desktop/PROGETTO FINALE/versione 2 - sqrt daniele/project_Task4/project_Task4.srcs/sources_1/ip/DIVISORE/DIVISORE.dcp' for cell 'DIVISOR'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/giann/Desktop/PROGETTO FINALE/versione 2 - sqrt daniele/project_Task4/project_Task4.srcs/sources_1/ip/c_addsub_0/c_addsub_0.dcp' for cell 'SQUARE/E2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/giann/Desktop/PROGETTO FINALE/versione 2 - sqrt daniele/project_Task4/project_Task4.srcs/sources_1/ip/Square/Square.dcp' for cell 'SQUARE/IM2E'
INFO: [Netlist 29-17] Analyzing 1641 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/giann/Desktop/PROGETTO FINALE/versione 2 - sqrt daniele/project_Task4/project_Task4.srcs/sources_1/ip/DIVISORE/DIVISORE.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/giann/Desktop/PROGETTO FINALE/versione 2 - sqrt daniele/project_Task4/project_Task4.srcs/sources_1/ip/Square/Square.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/giann/Desktop/PROGETTO FINALE/versione 2 - sqrt daniele/project_Task4/project_Task4.srcs/sources_1/ip/Square/Square.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/giann/Desktop/PROGETTO FINALE/versione 2 - sqrt daniele/project_Task4/project_Task4.srcs/sources_1/ip/Square/Square.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/giann/Desktop/PROGETTO FINALE/versione 2 - sqrt daniele/project_Task4/project_Task4.srcs/sources_1/ip/Square/Square.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/giann/Desktop/PROGETTO FINALE/versione 2 - sqrt daniele/project_Task4/project_Task4.srcs/sources_1/ip/c_addsub_0/c_addsub_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/giann/Desktop/PROGETTO FINALE/versione 2 - sqrt daniele/project_Task4/project_Task4.srcs/sources_1/ip/c_addsub_0/c_addsub_0.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 1241.902 ; gain = 353.277
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sun Jul 16 11:33:28 2017] Launched synth_1...
Run output will be captured here: C:/Users/giann/Desktop/PROGETTO FINALE/versione 2 - sqrt daniele/project_Task4/project_Task4.runs/synth_1/runme.log
refresh_design
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/giann/Desktop/PROGETTO FINALE/versione 2 - sqrt daniele/project_Task4/project_Task4.srcs/sources_1/ip/DIVISORE/DIVISORE.dcp' for cell 'DIVISOR'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/giann/Desktop/PROGETTO FINALE/versione 2 - sqrt daniele/project_Task4/project_Task4.srcs/sources_1/ip/c_addsub_0/c_addsub_0.dcp' for cell 'SQUARE/E2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/giann/Desktop/PROGETTO FINALE/versione 2 - sqrt daniele/project_Task4/project_Task4.srcs/sources_1/ip/Square/Square.dcp' for cell 'SQUARE/IM2E'
INFO: [Netlist 29-17] Analyzing 1641 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/giann/Desktop/PROGETTO FINALE/versione 2 - sqrt daniele/project_Task4/project_Task4.srcs/sources_1/ip/DIVISORE/DIVISORE.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/giann/Desktop/PROGETTO FINALE/versione 2 - sqrt daniele/project_Task4/project_Task4.srcs/sources_1/ip/Square/Square.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/giann/Desktop/PROGETTO FINALE/versione 2 - sqrt daniele/project_Task4/project_Task4.srcs/sources_1/ip/Square/Square.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/giann/Desktop/PROGETTO FINALE/versione 2 - sqrt daniele/project_Task4/project_Task4.srcs/sources_1/ip/Square/Square.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/giann/Desktop/PROGETTO FINALE/versione 2 - sqrt daniele/project_Task4/project_Task4.srcs/sources_1/ip/Square/Square.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/giann/Desktop/PROGETTO FINALE/versione 2 - sqrt daniele/project_Task4/project_Task4.srcs/sources_1/ip/c_addsub_0/c_addsub_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/giann/Desktop/PROGETTO FINALE/versione 2 - sqrt daniele/project_Task4/project_Task4.srcs/sources_1/ip/c_addsub_0/c_addsub_0.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1600.609 ; gain = 1.102
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sun Jul 16 11:34:59 2017] Launched synth_1...
Run output will be captured here: C:/Users/giann/Desktop/PROGETTO FINALE/versione 2 - sqrt daniele/project_Task4/project_Task4.runs/synth_1/runme.log
close_design
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jul 16 11:36:19 2017...
