<def f='llvm/llvm/include/llvm/MC/MCRegisterInfo.h' l='70' ll='76' type='bool llvm::MCRegisterClass::contains(unsigned int Reg) const'/>
<use f='llvm/llvm/include/llvm/MC/MCRegisterInfo.h' l='80' u='c' c='_ZNK4llvm15MCRegisterClass8containsEjj'/>
<use f='llvm/llvm/include/llvm/MC/MCRegisterInfo.h' l='80' u='c' c='_ZNK4llvm15MCRegisterClass8containsEjj'/>
<doc f='llvm/llvm/include/llvm/MC/MCRegisterInfo.h' l='68'>/// contains - Return true if the specified register is included in this
  /// register class.  This does not include virtual registers.</doc>
<use f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='90' u='c' c='_ZNK4llvm19TargetRegisterClass8containsEj'/>
<use f='llvm/llvm/lib/MC/MCRegisterInfo.cpp' l='26' u='c' c='_ZNK4llvm14MCRegisterInfo19getMatchingSuperRegEjjPKNS_15MCRegisterClassE'/>
<use f='llvm/llvm/lib/Target/AArch64/AsmParser/AArch64AsmParser.cpp' l='5613' u='c' c='_ZN12_GLOBAL__N_116AArch64AsmParser18tryParseGPRSeqPairERN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEE'/>
<use f='llvm/llvm/lib/Target/AArch64/AsmParser/AArch64AsmParser.cpp' l='5614' u='c' c='_ZN12_GLOBAL__N_116AArch64AsmParser18tryParseGPRSeqPairERN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEE'/>
<use f='llvm/llvm/lib/Target/AArch64/AsmParser/AArch64AsmParser.cpp' l='5644' u='c' c='_ZN12_GLOBAL__N_116AArch64AsmParser18tryParseGPRSeqPairERN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEE'/>
<use f='llvm/llvm/lib/Target/AArch64/AsmParser/AArch64AsmParser.cpp' l='5645' u='c' c='_ZN12_GLOBAL__N_116AArch64AsmParser18tryParseGPRSeqPairERN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp' l='1454' u='c' c='_ZNK12_GLOBAL__N_113AMDGPUOperand10isRegClassEj'/>
<use f='llvm/llvm/lib/Target/ARM/AsmParser/ARMAsmParser.cpp' l='3946' u='c' c='_ZN12_GLOBAL__N_112ARMAsmParser17parseRegisterListERN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEEb'/>
<use f='llvm/llvm/lib/Target/ARM/AsmParser/ARMAsmParser.cpp' l='3988' u='c' c='_ZN12_GLOBAL__N_112ARMAsmParser17parseRegisterListERN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEEb'/>
<use f='llvm/llvm/lib/Target/ARM/AsmParser/ARMAsmParser.cpp' l='6205' u='c' c='_ZN12_GLOBAL__N_112ARMAsmParser17fixupGNULDRDAliasEN4llvm9StringRefERNS1_15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS5_EEEE'/>
<use f='llvm/llvm/lib/Target/ARM/AsmParser/ARMAsmParser.cpp' l='6434' u='c' c='_ZN12_GLOBAL__N_112ARMAsmParser16ParseInstructionERN4llvm20ParseInstructionInfoENS1_9StringRefENS1_5SMLocERNS1_15SmallVectorImplISt10unique_ptrINS1_1892611'/>
<use f='llvm/llvm/lib/Target/ARM/AsmParser/ARMAsmParser.cpp' l='6435' u='c' c='_ZN12_GLOBAL__N_112ARMAsmParser16ParseInstructionERN4llvm20ParseInstructionInfoENS1_9StringRefENS1_5SMLocERNS1_15SmallVectorImplISt10unique_ptrINS1_1892611'/>
<use f='llvm/llvm/lib/Target/BPF/BPFMIChecking.cpp' l='117' u='c' c='_ZN12_GLOBAL__N_1L11hasLiveDefsERKN4llvm12MachineInstrEPKNS0_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/Mips/MCTargetDesc/MipsOptionRecord.cpp' l='84' u='c' c='_ZN4llvm17MipsRegInfoRecord14SetPhysRegUsedEjPKNS_14MCRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/Mips/MCTargetDesc/MipsOptionRecord.cpp' l='85' u='c' c='_ZN4llvm17MipsRegInfoRecord14SetPhysRegUsedEjPKNS_14MCRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/Mips/MCTargetDesc/MipsOptionRecord.cpp' l='87' u='c' c='_ZN4llvm17MipsRegInfoRecord14SetPhysRegUsedEjPKNS_14MCRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/Mips/MCTargetDesc/MipsOptionRecord.cpp' l='90' u='c' c='_ZN4llvm17MipsRegInfoRecord14SetPhysRegUsedEjPKNS_14MCRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/Mips/MCTargetDesc/MipsOptionRecord.cpp' l='91' u='c' c='_ZN4llvm17MipsRegInfoRecord14SetPhysRegUsedEjPKNS_14MCRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/Mips/MCTargetDesc/MipsOptionRecord.cpp' l='92' u='c' c='_ZN4llvm17MipsRegInfoRecord14SetPhysRegUsedEjPKNS_14MCRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/Mips/MCTargetDesc/MipsOptionRecord.cpp' l='93' u='c' c='_ZN4llvm17MipsRegInfoRecord14SetPhysRegUsedEjPKNS_14MCRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/Mips/MCTargetDesc/MipsOptionRecord.cpp' l='95' u='c' c='_ZN4llvm17MipsRegInfoRecord14SetPhysRegUsedEjPKNS_14MCRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/Mips/MCTargetDesc/MipsOptionRecord.cpp' l='97' u='c' c='_ZN4llvm17MipsRegInfoRecord14SetPhysRegUsedEjPKNS_14MCRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/X86/MCTargetDesc/X86MCTargetDesc.cpp' l='429' u='c' c='_ZNK4llvm6X86_MC18X86MCInstrAnalysis20clearsSuperRegistersERKNS_14MCRegisterInfoERKNS_6MCInstERNS_5APIntE'/>
<use f='llvm/llvm/lib/Target/X86/MCTargetDesc/X86MCTargetDesc.cpp' l='440' u='c' c='_ZNK4llvm6X86_MC18X86MCInstrAnalysis20clearsSuperRegistersERKNS_14MCRegisterInfoERKNS_6MCInstERNS_5APIntE'/>
<use f='llvm/llvm/lib/Target/X86/MCTargetDesc/X86MCTargetDesc.cpp' l='440' u='c' c='_ZNK4llvm6X86_MC18X86MCInstrAnalysis20clearsSuperRegistersERKNS_14MCRegisterInfoERKNS_6MCInstERNS_5APIntE'/>
