
oled.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002f88  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000158  08003094  08003094  00004094  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080031ec  080031ec  00005068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080031ec  080031ec  00005068  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080031ec  080031ec  00005068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080031ec  080031ec  000041ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080031f0  080031f0  000041f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  080031f4  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001cc  20000068  0800325c  00005068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000234  0800325c  00005234  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00005068  2**0
                  CONTENTS, READONLY
 12 .debug_info   000068cb  00000000  00000000  00005091  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001689  00000000  00000000  0000b95c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000007b0  00000000  00000000  0000cfe8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000005d1  00000000  00000000  0000d798  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017b4d  00000000  00000000  0000dd69  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00009f72  00000000  00000000  000258b6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00083fbf  00000000  00000000  0002f828  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b37e7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000027b4  00000000  00000000  000b382c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000054  00000000  00000000  000b5fe0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000068 	.word	0x20000068
 8000128:	00000000 	.word	0x00000000
 800012c:	0800307c 	.word	0x0800307c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000006c 	.word	0x2000006c
 8000148:	0800307c 	.word	0x0800307c

0800014c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000150:	f000 fbea 	bl	8000928 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000154:	f000 f810 	bl	8000178 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000158:	f000 f878 	bl	800024c <MX_GPIO_Init>
  MX_I2C1_Init();
 800015c:	f000 f848 	bl	80001f0 <MX_I2C1_Init>

  // OLED初始化
  OLED_Init(&hi2c1);
 8000160:	4804      	ldr	r0, [pc, #16]	@ (8000174 <main+0x28>)
 8000162:	f000 f909 	bl	8000378 <OLED_Init>
  HAL_Delay(100);
 8000166:	2064      	movs	r0, #100	@ 0x64
 8000168:	f000 fc40 	bl	80009ec <HAL_Delay>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    // 调用OLED主显示逻辑
    OLED_ShowMainLogic();
 800016c:	f000 fa1a 	bl	80005a4 <OLED_ShowMainLogic>
 8000170:	e7fc      	b.n	800016c <main+0x20>
 8000172:	bf00      	nop
 8000174:	20000084 	.word	0x20000084

08000178 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000178:	b580      	push	{r7, lr}
 800017a:	b090      	sub	sp, #64	@ 0x40
 800017c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800017e:	f107 0318 	add.w	r3, r7, #24
 8000182:	2228      	movs	r2, #40	@ 0x28
 8000184:	2100      	movs	r1, #0
 8000186:	4618      	mov	r0, r3
 8000188:	f002 f8d5 	bl	8002336 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800018c:	1d3b      	adds	r3, r7, #4
 800018e:	2200      	movs	r2, #0
 8000190:	601a      	str	r2, [r3, #0]
 8000192:	605a      	str	r2, [r3, #4]
 8000194:	609a      	str	r2, [r3, #8]
 8000196:	60da      	str	r2, [r3, #12]
 8000198:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800019a:	2302      	movs	r3, #2
 800019c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800019e:	2301      	movs	r3, #1
 80001a0:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80001a2:	2310      	movs	r3, #16
 80001a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80001a6:	2300      	movs	r3, #0
 80001a8:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80001aa:	f107 0318 	add.w	r3, r7, #24
 80001ae:	4618      	mov	r0, r3
 80001b0:	f001 fb54 	bl	800185c <HAL_RCC_OscConfig>
 80001b4:	4603      	mov	r3, r0
 80001b6:	2b00      	cmp	r3, #0
 80001b8:	d001      	beq.n	80001be <SystemClock_Config+0x46>
  {
    Error_Handler();
 80001ba:	f000 f875 	bl	80002a8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80001be:	230f      	movs	r3, #15
 80001c0:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80001c2:	2300      	movs	r3, #0
 80001c4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80001c6:	2300      	movs	r3, #0
 80001c8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80001ca:	2300      	movs	r3, #0
 80001cc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80001ce:	2300      	movs	r3, #0
 80001d0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80001d2:	1d3b      	adds	r3, r7, #4
 80001d4:	2100      	movs	r1, #0
 80001d6:	4618      	mov	r0, r3
 80001d8:	f001 fdc2 	bl	8001d60 <HAL_RCC_ClockConfig>
 80001dc:	4603      	mov	r3, r0
 80001de:	2b00      	cmp	r3, #0
 80001e0:	d001      	beq.n	80001e6 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80001e2:	f000 f861 	bl	80002a8 <Error_Handler>
  }
}
 80001e6:	bf00      	nop
 80001e8:	3740      	adds	r7, #64	@ 0x40
 80001ea:	46bd      	mov	sp, r7
 80001ec:	bd80      	pop	{r7, pc}
	...

080001f0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80001f0:	b580      	push	{r7, lr}
 80001f2:	af00      	add	r7, sp, #0
  hi2c1.Instance = I2C1;
 80001f4:	4b13      	ldr	r3, [pc, #76]	@ (8000244 <MX_I2C1_Init+0x54>)
 80001f6:	4a14      	ldr	r2, [pc, #80]	@ (8000248 <MX_I2C1_Init+0x58>)
 80001f8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 50000; // 降低I2C时钟，提升稳定性
 80001fa:	4b12      	ldr	r3, [pc, #72]	@ (8000244 <MX_I2C1_Init+0x54>)
 80001fc:	f24c 3250 	movw	r2, #50000	@ 0xc350
 8000200:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000202:	4b10      	ldr	r3, [pc, #64]	@ (8000244 <MX_I2C1_Init+0x54>)
 8000204:	2200      	movs	r2, #0
 8000206:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000208:	4b0e      	ldr	r3, [pc, #56]	@ (8000244 <MX_I2C1_Init+0x54>)
 800020a:	2200      	movs	r2, #0
 800020c:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800020e:	4b0d      	ldr	r3, [pc, #52]	@ (8000244 <MX_I2C1_Init+0x54>)
 8000210:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000214:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000216:	4b0b      	ldr	r3, [pc, #44]	@ (8000244 <MX_I2C1_Init+0x54>)
 8000218:	2200      	movs	r2, #0
 800021a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800021c:	4b09      	ldr	r3, [pc, #36]	@ (8000244 <MX_I2C1_Init+0x54>)
 800021e:	2200      	movs	r2, #0
 8000220:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000222:	4b08      	ldr	r3, [pc, #32]	@ (8000244 <MX_I2C1_Init+0x54>)
 8000224:	2200      	movs	r2, #0
 8000226:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000228:	4b06      	ldr	r3, [pc, #24]	@ (8000244 <MX_I2C1_Init+0x54>)
 800022a:	2200      	movs	r2, #0
 800022c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800022e:	4805      	ldr	r0, [pc, #20]	@ (8000244 <MX_I2C1_Init+0x54>)
 8000230:	f000 fe68 	bl	8000f04 <HAL_I2C_Init>
 8000234:	4603      	mov	r3, r0
 8000236:	2b00      	cmp	r3, #0
 8000238:	d001      	beq.n	800023e <MX_I2C1_Init+0x4e>
  {
    Error_Handler();
 800023a:	f000 f835 	bl	80002a8 <Error_Handler>
  }
}
 800023e:	bf00      	nop
 8000240:	bd80      	pop	{r7, pc}
 8000242:	bf00      	nop
 8000244:	20000084 	.word	0x20000084
 8000248:	40005400 	.word	0x40005400

0800024c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800024c:	b480      	push	{r7}
 800024e:	b085      	sub	sp, #20
 8000250:	af00      	add	r7, sp, #0
  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000252:	4b14      	ldr	r3, [pc, #80]	@ (80002a4 <MX_GPIO_Init+0x58>)
 8000254:	699b      	ldr	r3, [r3, #24]
 8000256:	4a13      	ldr	r2, [pc, #76]	@ (80002a4 <MX_GPIO_Init+0x58>)
 8000258:	f043 0320 	orr.w	r3, r3, #32
 800025c:	6193      	str	r3, [r2, #24]
 800025e:	4b11      	ldr	r3, [pc, #68]	@ (80002a4 <MX_GPIO_Init+0x58>)
 8000260:	699b      	ldr	r3, [r3, #24]
 8000262:	f003 0320 	and.w	r3, r3, #32
 8000266:	60fb      	str	r3, [r7, #12]
 8000268:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800026a:	4b0e      	ldr	r3, [pc, #56]	@ (80002a4 <MX_GPIO_Init+0x58>)
 800026c:	699b      	ldr	r3, [r3, #24]
 800026e:	4a0d      	ldr	r2, [pc, #52]	@ (80002a4 <MX_GPIO_Init+0x58>)
 8000270:	f043 0304 	orr.w	r3, r3, #4
 8000274:	6193      	str	r3, [r2, #24]
 8000276:	4b0b      	ldr	r3, [pc, #44]	@ (80002a4 <MX_GPIO_Init+0x58>)
 8000278:	699b      	ldr	r3, [r3, #24]
 800027a:	f003 0304 	and.w	r3, r3, #4
 800027e:	60bb      	str	r3, [r7, #8]
 8000280:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000282:	4b08      	ldr	r3, [pc, #32]	@ (80002a4 <MX_GPIO_Init+0x58>)
 8000284:	699b      	ldr	r3, [r3, #24]
 8000286:	4a07      	ldr	r2, [pc, #28]	@ (80002a4 <MX_GPIO_Init+0x58>)
 8000288:	f043 0308 	orr.w	r3, r3, #8
 800028c:	6193      	str	r3, [r2, #24]
 800028e:	4b05      	ldr	r3, [pc, #20]	@ (80002a4 <MX_GPIO_Init+0x58>)
 8000290:	699b      	ldr	r3, [r3, #24]
 8000292:	f003 0308 	and.w	r3, r3, #8
 8000296:	607b      	str	r3, [r7, #4]
 8000298:	687b      	ldr	r3, [r7, #4]
}
 800029a:	bf00      	nop
 800029c:	3714      	adds	r7, #20
 800029e:	46bd      	mov	sp, r7
 80002a0:	bc80      	pop	{r7}
 80002a2:	4770      	bx	lr
 80002a4:	40021000 	.word	0x40021000

080002a8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80002a8:	b480      	push	{r7}
 80002aa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80002ac:	b672      	cpsid	i
}
 80002ae:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  __disable_irq();
  while (1)
 80002b0:	bf00      	nop
 80002b2:	e7fd      	b.n	80002b0 <Error_Handler+0x8>

080002b4 <OLED_WriteCommand>:
    // r
    {0x04,0xFC,0x04,0x00,0x00,0x84,0xFC,0x04,0x00,0x00,0x01,0x01,0x01,0x00,0x0F,0x08}
};

// ====================== 内部函数 ======================
static void OLED_WriteCommand(uint8_t cmd) {
 80002b4:	b580      	push	{r7, lr}
 80002b6:	b086      	sub	sp, #24
 80002b8:	af04      	add	r7, sp, #16
 80002ba:	4603      	mov	r3, r0
 80002bc:	71fb      	strb	r3, [r7, #7]
  HAL_I2C_Mem_Write(oled_hi2c, OLED_ADDR, 0x00, I2C_MEMADD_SIZE_8BIT, &cmd, 1, 1000);
 80002be:	4b09      	ldr	r3, [pc, #36]	@ (80002e4 <OLED_WriteCommand+0x30>)
 80002c0:	6818      	ldr	r0, [r3, #0]
 80002c2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80002c6:	9302      	str	r3, [sp, #8]
 80002c8:	2301      	movs	r3, #1
 80002ca:	9301      	str	r3, [sp, #4]
 80002cc:	1dfb      	adds	r3, r7, #7
 80002ce:	9300      	str	r3, [sp, #0]
 80002d0:	2301      	movs	r3, #1
 80002d2:	2200      	movs	r2, #0
 80002d4:	2178      	movs	r1, #120	@ 0x78
 80002d6:	f000 ff59 	bl	800118c <HAL_I2C_Mem_Write>
}
 80002da:	bf00      	nop
 80002dc:	3708      	adds	r7, #8
 80002de:	46bd      	mov	sp, r7
 80002e0:	bd80      	pop	{r7, pc}
 80002e2:	bf00      	nop
 80002e4:	200000d8 	.word	0x200000d8

080002e8 <OLED_WriteData>:

static void OLED_WriteData(uint8_t data) {
 80002e8:	b580      	push	{r7, lr}
 80002ea:	b086      	sub	sp, #24
 80002ec:	af04      	add	r7, sp, #16
 80002ee:	4603      	mov	r3, r0
 80002f0:	71fb      	strb	r3, [r7, #7]
  HAL_I2C_Mem_Write(oled_hi2c, OLED_ADDR, 0x40, I2C_MEMADD_SIZE_8BIT, &data, 1, 1000);
 80002f2:	4b09      	ldr	r3, [pc, #36]	@ (8000318 <OLED_WriteData+0x30>)
 80002f4:	6818      	ldr	r0, [r3, #0]
 80002f6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80002fa:	9302      	str	r3, [sp, #8]
 80002fc:	2301      	movs	r3, #1
 80002fe:	9301      	str	r3, [sp, #4]
 8000300:	1dfb      	adds	r3, r7, #7
 8000302:	9300      	str	r3, [sp, #0]
 8000304:	2301      	movs	r3, #1
 8000306:	2240      	movs	r2, #64	@ 0x40
 8000308:	2178      	movs	r1, #120	@ 0x78
 800030a:	f000 ff3f 	bl	800118c <HAL_I2C_Mem_Write>
}
 800030e:	bf00      	nop
 8000310:	3708      	adds	r7, #8
 8000312:	46bd      	mov	sp, r7
 8000314:	bd80      	pop	{r7, pc}
 8000316:	bf00      	nop
 8000318:	200000d8 	.word	0x200000d8

0800031c <GetRandomPos>:

// 生成随机位置（确保hyper完整显示在屏幕内）
static void GetRandomPos(uint8_t *x, uint8_t *y) {
 800031c:	b580      	push	{r7, lr}
 800031e:	b082      	sub	sp, #8
 8000320:	af00      	add	r7, sp, #0
 8000322:	6078      	str	r0, [r7, #4]
 8000324:	6039      	str	r1, [r7, #0]
    // 水平范围：0 ~ (屏幕宽度 - 字符串总宽度)
    *x = rand() % (SCREEN_WIDTH - HYPER_LEN * CHAR_WIDTH);
 8000326:	f001 fec3 	bl	80020b0 <rand>
 800032a:	4603      	mov	r3, r0
 800032c:	4a10      	ldr	r2, [pc, #64]	@ (8000370 <GetRandomPos+0x54>)
 800032e:	fb82 1203 	smull	r1, r2, r2, r3
 8000332:	1111      	asrs	r1, r2, #4
 8000334:	17da      	asrs	r2, r3, #31
 8000336:	1a8a      	subs	r2, r1, r2
 8000338:	2158      	movs	r1, #88	@ 0x58
 800033a:	fb01 f202 	mul.w	r2, r1, r2
 800033e:	1a9a      	subs	r2, r3, r2
 8000340:	b2d2      	uxtb	r2, r2
 8000342:	687b      	ldr	r3, [r7, #4]
 8000344:	701a      	strb	r2, [r3, #0]
    // 垂直范围：0 ~ (屏幕高度 - 字符高度)/8（OLED按8行分页）
    *y = rand() % ((SCREEN_HEIGHT - CHAR_HEIGHT) / 8);
 8000346:	f001 feb3 	bl	80020b0 <rand>
 800034a:	4602      	mov	r2, r0
 800034c:	4b09      	ldr	r3, [pc, #36]	@ (8000374 <GetRandomPos+0x58>)
 800034e:	fb83 3102 	smull	r3, r1, r3, r2
 8000352:	17d3      	asrs	r3, r2, #31
 8000354:	1ac9      	subs	r1, r1, r3
 8000356:	460b      	mov	r3, r1
 8000358:	005b      	lsls	r3, r3, #1
 800035a:	440b      	add	r3, r1
 800035c:	005b      	lsls	r3, r3, #1
 800035e:	1ad1      	subs	r1, r2, r3
 8000360:	b2ca      	uxtb	r2, r1
 8000362:	683b      	ldr	r3, [r7, #0]
 8000364:	701a      	strb	r2, [r3, #0]
}
 8000366:	bf00      	nop
 8000368:	3708      	adds	r7, #8
 800036a:	46bd      	mov	sp, r7
 800036c:	bd80      	pop	{r7, pc}
 800036e:	bf00      	nop
 8000370:	2e8ba2e9 	.word	0x2e8ba2e9
 8000374:	2aaaaaab 	.word	0x2aaaaaab

08000378 <OLED_Init>:

// ====================== 显示函数 ======================
void OLED_Init(I2C_HandleTypeDef *hi2c) {
 8000378:	b580      	push	{r7, lr}
 800037a:	b082      	sub	sp, #8
 800037c:	af00      	add	r7, sp, #0
 800037e:	6078      	str	r0, [r7, #4]
  oled_hi2c = hi2c;
 8000380:	4a2f      	ldr	r2, [pc, #188]	@ (8000440 <OLED_Init+0xc8>)
 8000382:	687b      	ldr	r3, [r7, #4]
 8000384:	6013      	str	r3, [r2, #0]
  HAL_Delay(300);
 8000386:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 800038a:	f000 fb2f 	bl	80009ec <HAL_Delay>

  // OLED初始化指令
  OLED_WriteCommand(0xAE); OLED_WriteCommand(0x20); OLED_WriteCommand(0x02);
 800038e:	20ae      	movs	r0, #174	@ 0xae
 8000390:	f7ff ff90 	bl	80002b4 <OLED_WriteCommand>
 8000394:	2020      	movs	r0, #32
 8000396:	f7ff ff8d 	bl	80002b4 <OLED_WriteCommand>
 800039a:	2002      	movs	r0, #2
 800039c:	f7ff ff8a 	bl	80002b4 <OLED_WriteCommand>
  OLED_WriteCommand(0x00); OLED_WriteCommand(0x10); OLED_WriteCommand(0x40);
 80003a0:	2000      	movs	r0, #0
 80003a2:	f7ff ff87 	bl	80002b4 <OLED_WriteCommand>
 80003a6:	2010      	movs	r0, #16
 80003a8:	f7ff ff84 	bl	80002b4 <OLED_WriteCommand>
 80003ac:	2040      	movs	r0, #64	@ 0x40
 80003ae:	f7ff ff81 	bl	80002b4 <OLED_WriteCommand>
  OLED_WriteCommand(0xA0); OLED_WriteCommand(0xC0); OLED_WriteCommand(0xA6);
 80003b2:	20a0      	movs	r0, #160	@ 0xa0
 80003b4:	f7ff ff7e 	bl	80002b4 <OLED_WriteCommand>
 80003b8:	20c0      	movs	r0, #192	@ 0xc0
 80003ba:	f7ff ff7b 	bl	80002b4 <OLED_WriteCommand>
 80003be:	20a6      	movs	r0, #166	@ 0xa6
 80003c0:	f7ff ff78 	bl	80002b4 <OLED_WriteCommand>
  OLED_WriteCommand(0xA8); OLED_WriteCommand(0x3F); OLED_WriteCommand(0xD3);
 80003c4:	20a8      	movs	r0, #168	@ 0xa8
 80003c6:	f7ff ff75 	bl	80002b4 <OLED_WriteCommand>
 80003ca:	203f      	movs	r0, #63	@ 0x3f
 80003cc:	f7ff ff72 	bl	80002b4 <OLED_WriteCommand>
 80003d0:	20d3      	movs	r0, #211	@ 0xd3
 80003d2:	f7ff ff6f 	bl	80002b4 <OLED_WriteCommand>
  OLED_WriteCommand(0x00); OLED_WriteCommand(0xD5); OLED_WriteCommand(0x80);
 80003d6:	2000      	movs	r0, #0
 80003d8:	f7ff ff6c 	bl	80002b4 <OLED_WriteCommand>
 80003dc:	20d5      	movs	r0, #213	@ 0xd5
 80003de:	f7ff ff69 	bl	80002b4 <OLED_WriteCommand>
 80003e2:	2080      	movs	r0, #128	@ 0x80
 80003e4:	f7ff ff66 	bl	80002b4 <OLED_WriteCommand>
  OLED_WriteCommand(0xD9); OLED_WriteCommand(0xF1); OLED_WriteCommand(0xDA);
 80003e8:	20d9      	movs	r0, #217	@ 0xd9
 80003ea:	f7ff ff63 	bl	80002b4 <OLED_WriteCommand>
 80003ee:	20f1      	movs	r0, #241	@ 0xf1
 80003f0:	f7ff ff60 	bl	80002b4 <OLED_WriteCommand>
 80003f4:	20da      	movs	r0, #218	@ 0xda
 80003f6:	f7ff ff5d 	bl	80002b4 <OLED_WriteCommand>
  OLED_WriteCommand(0x12); OLED_WriteCommand(0xDB); OLED_WriteCommand(0x40);
 80003fa:	2012      	movs	r0, #18
 80003fc:	f7ff ff5a 	bl	80002b4 <OLED_WriteCommand>
 8000400:	20db      	movs	r0, #219	@ 0xdb
 8000402:	f7ff ff57 	bl	80002b4 <OLED_WriteCommand>
 8000406:	2040      	movs	r0, #64	@ 0x40
 8000408:	f7ff ff54 	bl	80002b4 <OLED_WriteCommand>
  OLED_WriteCommand(0x8D); OLED_WriteCommand(0x14); OLED_WriteCommand(0xAF);
 800040c:	208d      	movs	r0, #141	@ 0x8d
 800040e:	f7ff ff51 	bl	80002b4 <OLED_WriteCommand>
 8000412:	2014      	movs	r0, #20
 8000414:	f7ff ff4e 	bl	80002b4 <OLED_WriteCommand>
 8000418:	20af      	movs	r0, #175	@ 0xaf
 800041a:	f7ff ff4b 	bl	80002b4 <OLED_WriteCommand>

  OLED_Clear();
 800041e:	f000 f813 	bl	8000448 <OLED_Clear>
  // 初始化随机数种子（用系统时间做种子，确保每次启动随机位置不同）
  srand(HAL_GetTick());
 8000422:	f000 fad9 	bl	80009d8 <HAL_GetTick>
 8000426:	4603      	mov	r3, r0
 8000428:	4618      	mov	r0, r3
 800042a:	f001 fe13 	bl	8002054 <srand>
  last_refresh_time = HAL_GetTick();
 800042e:	f000 fad3 	bl	80009d8 <HAL_GetTick>
 8000432:	4603      	mov	r3, r0
 8000434:	4a03      	ldr	r2, [pc, #12]	@ (8000444 <OLED_Init+0xcc>)
 8000436:	6013      	str	r3, [r2, #0]
}
 8000438:	bf00      	nop
 800043a:	3708      	adds	r7, #8
 800043c:	46bd      	mov	sp, r7
 800043e:	bd80      	pop	{r7, pc}
 8000440:	200000d8 	.word	0x200000d8
 8000444:	200000dc 	.word	0x200000dc

08000448 <OLED_Clear>:

void OLED_Clear(void) {
 8000448:	b580      	push	{r7, lr}
 800044a:	b082      	sub	sp, #8
 800044c:	af00      	add	r7, sp, #0
  uint8_t page, col;
  for (page = 0; page < 8; page++) {
 800044e:	2300      	movs	r3, #0
 8000450:	71fb      	strb	r3, [r7, #7]
 8000452:	e01b      	b.n	800048c <OLED_Clear+0x44>
    OLED_WriteCommand(0xB0 + page);
 8000454:	79fb      	ldrb	r3, [r7, #7]
 8000456:	3b50      	subs	r3, #80	@ 0x50
 8000458:	b2db      	uxtb	r3, r3
 800045a:	4618      	mov	r0, r3
 800045c:	f7ff ff2a 	bl	80002b4 <OLED_WriteCommand>
    OLED_WriteCommand(0x00);
 8000460:	2000      	movs	r0, #0
 8000462:	f7ff ff27 	bl	80002b4 <OLED_WriteCommand>
    OLED_WriteCommand(0x10);
 8000466:	2010      	movs	r0, #16
 8000468:	f7ff ff24 	bl	80002b4 <OLED_WriteCommand>
    for (col = 0; col < 128; col++) {
 800046c:	2300      	movs	r3, #0
 800046e:	71bb      	strb	r3, [r7, #6]
 8000470:	e005      	b.n	800047e <OLED_Clear+0x36>
      OLED_WriteData(0x00);
 8000472:	2000      	movs	r0, #0
 8000474:	f7ff ff38 	bl	80002e8 <OLED_WriteData>
    for (col = 0; col < 128; col++) {
 8000478:	79bb      	ldrb	r3, [r7, #6]
 800047a:	3301      	adds	r3, #1
 800047c:	71bb      	strb	r3, [r7, #6]
 800047e:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8000482:	2b00      	cmp	r3, #0
 8000484:	daf5      	bge.n	8000472 <OLED_Clear+0x2a>
  for (page = 0; page < 8; page++) {
 8000486:	79fb      	ldrb	r3, [r7, #7]
 8000488:	3301      	adds	r3, #1
 800048a:	71fb      	strb	r3, [r7, #7]
 800048c:	79fb      	ldrb	r3, [r7, #7]
 800048e:	2b07      	cmp	r3, #7
 8000490:	d9e0      	bls.n	8000454 <OLED_Clear+0xc>
    }
  }
}
 8000492:	bf00      	nop
 8000494:	bf00      	nop
 8000496:	3708      	adds	r7, #8
 8000498:	46bd      	mov	sp, r7
 800049a:	bd80      	pop	{r7, pc}

0800049c <OLED_ShowChar>:

// 显示单个8x16字符
void OLED_ShowChar(uint8_t x, uint8_t y, const uint8_t *char_data) {
 800049c:	b580      	push	{r7, lr}
 800049e:	b084      	sub	sp, #16
 80004a0:	af00      	add	r7, sp, #0
 80004a2:	4603      	mov	r3, r0
 80004a4:	603a      	str	r2, [r7, #0]
 80004a6:	71fb      	strb	r3, [r7, #7]
 80004a8:	460b      	mov	r3, r1
 80004aa:	71bb      	strb	r3, [r7, #6]
  uint8_t i;
  if (x >= 128 || y >= 7) return;  // 边界检查（y+1 < 8页）
 80004ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80004b0:	2b00      	cmp	r3, #0
 80004b2:	db4d      	blt.n	8000550 <OLED_ShowChar+0xb4>
 80004b4:	79bb      	ldrb	r3, [r7, #6]
 80004b6:	2b06      	cmp	r3, #6
 80004b8:	d84a      	bhi.n	8000550 <OLED_ShowChar+0xb4>

  // 上半部分（0-7行）
  OLED_WriteCommand(0xB0 + y);
 80004ba:	79bb      	ldrb	r3, [r7, #6]
 80004bc:	3b50      	subs	r3, #80	@ 0x50
 80004be:	b2db      	uxtb	r3, r3
 80004c0:	4618      	mov	r0, r3
 80004c2:	f7ff fef7 	bl	80002b4 <OLED_WriteCommand>
  OLED_WriteCommand(0x00 + (x & 0x0F));
 80004c6:	79fb      	ldrb	r3, [r7, #7]
 80004c8:	f003 030f 	and.w	r3, r3, #15
 80004cc:	b2db      	uxtb	r3, r3
 80004ce:	4618      	mov	r0, r3
 80004d0:	f7ff fef0 	bl	80002b4 <OLED_WriteCommand>
  OLED_WriteCommand(0x10 + (x >> 4));
 80004d4:	79fb      	ldrb	r3, [r7, #7]
 80004d6:	091b      	lsrs	r3, r3, #4
 80004d8:	b2db      	uxtb	r3, r3
 80004da:	3310      	adds	r3, #16
 80004dc:	b2db      	uxtb	r3, r3
 80004de:	4618      	mov	r0, r3
 80004e0:	f7ff fee8 	bl	80002b4 <OLED_WriteCommand>
  for (i = 0; i < 8; i++) OLED_WriteData(char_data[i]);
 80004e4:	2300      	movs	r3, #0
 80004e6:	73fb      	strb	r3, [r7, #15]
 80004e8:	e009      	b.n	80004fe <OLED_ShowChar+0x62>
 80004ea:	7bfb      	ldrb	r3, [r7, #15]
 80004ec:	683a      	ldr	r2, [r7, #0]
 80004ee:	4413      	add	r3, r2
 80004f0:	781b      	ldrb	r3, [r3, #0]
 80004f2:	4618      	mov	r0, r3
 80004f4:	f7ff fef8 	bl	80002e8 <OLED_WriteData>
 80004f8:	7bfb      	ldrb	r3, [r7, #15]
 80004fa:	3301      	adds	r3, #1
 80004fc:	73fb      	strb	r3, [r7, #15]
 80004fe:	7bfb      	ldrb	r3, [r7, #15]
 8000500:	2b07      	cmp	r3, #7
 8000502:	d9f2      	bls.n	80004ea <OLED_ShowChar+0x4e>

  // 下半部分（8-15行）
  OLED_WriteCommand(0xB0 + y + 1);
 8000504:	79bb      	ldrb	r3, [r7, #6]
 8000506:	3b4f      	subs	r3, #79	@ 0x4f
 8000508:	b2db      	uxtb	r3, r3
 800050a:	4618      	mov	r0, r3
 800050c:	f7ff fed2 	bl	80002b4 <OLED_WriteCommand>
  OLED_WriteCommand(0x00 + (x & 0x0F));
 8000510:	79fb      	ldrb	r3, [r7, #7]
 8000512:	f003 030f 	and.w	r3, r3, #15
 8000516:	b2db      	uxtb	r3, r3
 8000518:	4618      	mov	r0, r3
 800051a:	f7ff fecb 	bl	80002b4 <OLED_WriteCommand>
  OLED_WriteCommand(0x10 + (x >> 4));
 800051e:	79fb      	ldrb	r3, [r7, #7]
 8000520:	091b      	lsrs	r3, r3, #4
 8000522:	b2db      	uxtb	r3, r3
 8000524:	3310      	adds	r3, #16
 8000526:	b2db      	uxtb	r3, r3
 8000528:	4618      	mov	r0, r3
 800052a:	f7ff fec3 	bl	80002b4 <OLED_WriteCommand>
  for (i = 8; i < 16; i++) OLED_WriteData(char_data[i]);
 800052e:	2308      	movs	r3, #8
 8000530:	73fb      	strb	r3, [r7, #15]
 8000532:	e009      	b.n	8000548 <OLED_ShowChar+0xac>
 8000534:	7bfb      	ldrb	r3, [r7, #15]
 8000536:	683a      	ldr	r2, [r7, #0]
 8000538:	4413      	add	r3, r2
 800053a:	781b      	ldrb	r3, [r3, #0]
 800053c:	4618      	mov	r0, r3
 800053e:	f7ff fed3 	bl	80002e8 <OLED_WriteData>
 8000542:	7bfb      	ldrb	r3, [r7, #15]
 8000544:	3301      	adds	r3, #1
 8000546:	73fb      	strb	r3, [r7, #15]
 8000548:	7bfb      	ldrb	r3, [r7, #15]
 800054a:	2b0f      	cmp	r3, #15
 800054c:	d9f2      	bls.n	8000534 <OLED_ShowChar+0x98>
 800054e:	e000      	b.n	8000552 <OLED_ShowChar+0xb6>
  if (x >= 128 || y >= 7) return;  // 边界检查（y+1 < 8页）
 8000550:	bf00      	nop
}
 8000552:	3710      	adds	r7, #16
 8000554:	46bd      	mov	sp, r7
 8000556:	bd80      	pop	{r7, pc}

08000558 <OLED_ShowHyperAt>:

// 在指定位置显示hyper字符串
static void OLED_ShowHyperAt(uint8_t x, uint8_t y) {
 8000558:	b580      	push	{r7, lr}
 800055a:	b084      	sub	sp, #16
 800055c:	af00      	add	r7, sp, #0
 800055e:	4603      	mov	r3, r0
 8000560:	460a      	mov	r2, r1
 8000562:	71fb      	strb	r3, [r7, #7]
 8000564:	4613      	mov	r3, r2
 8000566:	71bb      	strb	r3, [r7, #6]
    for (uint8_t i = 0; i < HYPER_LEN; i++) {
 8000568:	2300      	movs	r3, #0
 800056a:	73fb      	strb	r3, [r7, #15]
 800056c:	e010      	b.n	8000590 <OLED_ShowHyperAt+0x38>
        OLED_ShowChar(x + i * CHAR_WIDTH, y, HYPER_8x16[i]);
 800056e:	7bfb      	ldrb	r3, [r7, #15]
 8000570:	00db      	lsls	r3, r3, #3
 8000572:	b2da      	uxtb	r2, r3
 8000574:	79fb      	ldrb	r3, [r7, #7]
 8000576:	4413      	add	r3, r2
 8000578:	b2d8      	uxtb	r0, r3
 800057a:	7bfb      	ldrb	r3, [r7, #15]
 800057c:	011b      	lsls	r3, r3, #4
 800057e:	4a08      	ldr	r2, [pc, #32]	@ (80005a0 <OLED_ShowHyperAt+0x48>)
 8000580:	441a      	add	r2, r3
 8000582:	79bb      	ldrb	r3, [r7, #6]
 8000584:	4619      	mov	r1, r3
 8000586:	f7ff ff89 	bl	800049c <OLED_ShowChar>
    for (uint8_t i = 0; i < HYPER_LEN; i++) {
 800058a:	7bfb      	ldrb	r3, [r7, #15]
 800058c:	3301      	adds	r3, #1
 800058e:	73fb      	strb	r3, [r7, #15]
 8000590:	7bfb      	ldrb	r3, [r7, #15]
 8000592:	2b04      	cmp	r3, #4
 8000594:	d9eb      	bls.n	800056e <OLED_ShowHyperAt+0x16>
    }
}
 8000596:	bf00      	nop
 8000598:	bf00      	nop
 800059a:	3710      	adds	r7, #16
 800059c:	46bd      	mov	sp, r7
 800059e:	bd80      	pop	{r7, pc}
 80005a0:	08003094 	.word	0x08003094

080005a4 <OLED_ShowMainLogic>:

// 主显示逻辑：hyper随机位置刷新
void OLED_ShowMainLogic(void) {
 80005a4:	b580      	push	{r7, lr}
 80005a6:	b082      	sub	sp, #8
 80005a8:	af00      	add	r7, sp, #0
    // 每隔REFRESH_DELAY时间刷新一次位置
    if (HAL_GetTick() - last_refresh_time >= REFRESH_DELAY) {
 80005aa:	f000 fa15 	bl	80009d8 <HAL_GetTick>
 80005ae:	4602      	mov	r2, r0
 80005b0:	4b0e      	ldr	r3, [pc, #56]	@ (80005ec <OLED_ShowMainLogic+0x48>)
 80005b2:	681b      	ldr	r3, [r3, #0]
 80005b4:	1ad3      	subs	r3, r2, r3
 80005b6:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80005ba:	d312      	bcc.n	80005e2 <OLED_ShowMainLogic+0x3e>
        OLED_Clear();  // 清屏
 80005bc:	f7ff ff44 	bl	8000448 <OLED_Clear>
        uint8_t rand_x, rand_y;
        GetRandomPos(&rand_x, &rand_y);  // 生成随机位置
 80005c0:	1dba      	adds	r2, r7, #6
 80005c2:	1dfb      	adds	r3, r7, #7
 80005c4:	4611      	mov	r1, r2
 80005c6:	4618      	mov	r0, r3
 80005c8:	f7ff fea8 	bl	800031c <GetRandomPos>
        OLED_ShowHyperAt(rand_x, rand_y);  // 在随机位置显示
 80005cc:	79fb      	ldrb	r3, [r7, #7]
 80005ce:	79ba      	ldrb	r2, [r7, #6]
 80005d0:	4611      	mov	r1, r2
 80005d2:	4618      	mov	r0, r3
 80005d4:	f7ff ffc0 	bl	8000558 <OLED_ShowHyperAt>
        last_refresh_time = HAL_GetTick();  // 更新刷新时间
 80005d8:	f000 f9fe 	bl	80009d8 <HAL_GetTick>
 80005dc:	4603      	mov	r3, r0
 80005de:	4a03      	ldr	r2, [pc, #12]	@ (80005ec <OLED_ShowMainLogic+0x48>)
 80005e0:	6013      	str	r3, [r2, #0]
    }
}
 80005e2:	bf00      	nop
 80005e4:	3708      	adds	r7, #8
 80005e6:	46bd      	mov	sp, r7
 80005e8:	bd80      	pop	{r7, pc}
 80005ea:	bf00      	nop
 80005ec:	200000dc 	.word	0x200000dc

080005f0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80005f0:	b480      	push	{r7}
 80005f2:	b085      	sub	sp, #20
 80005f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80005f6:	4b15      	ldr	r3, [pc, #84]	@ (800064c <HAL_MspInit+0x5c>)
 80005f8:	699b      	ldr	r3, [r3, #24]
 80005fa:	4a14      	ldr	r2, [pc, #80]	@ (800064c <HAL_MspInit+0x5c>)
 80005fc:	f043 0301 	orr.w	r3, r3, #1
 8000600:	6193      	str	r3, [r2, #24]
 8000602:	4b12      	ldr	r3, [pc, #72]	@ (800064c <HAL_MspInit+0x5c>)
 8000604:	699b      	ldr	r3, [r3, #24]
 8000606:	f003 0301 	and.w	r3, r3, #1
 800060a:	60bb      	str	r3, [r7, #8]
 800060c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800060e:	4b0f      	ldr	r3, [pc, #60]	@ (800064c <HAL_MspInit+0x5c>)
 8000610:	69db      	ldr	r3, [r3, #28]
 8000612:	4a0e      	ldr	r2, [pc, #56]	@ (800064c <HAL_MspInit+0x5c>)
 8000614:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000618:	61d3      	str	r3, [r2, #28]
 800061a:	4b0c      	ldr	r3, [pc, #48]	@ (800064c <HAL_MspInit+0x5c>)
 800061c:	69db      	ldr	r3, [r3, #28]
 800061e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000622:	607b      	str	r3, [r7, #4]
 8000624:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000626:	4b0a      	ldr	r3, [pc, #40]	@ (8000650 <HAL_MspInit+0x60>)
 8000628:	685b      	ldr	r3, [r3, #4]
 800062a:	60fb      	str	r3, [r7, #12]
 800062c:	68fb      	ldr	r3, [r7, #12]
 800062e:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000632:	60fb      	str	r3, [r7, #12]
 8000634:	68fb      	ldr	r3, [r7, #12]
 8000636:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800063a:	60fb      	str	r3, [r7, #12]
 800063c:	4a04      	ldr	r2, [pc, #16]	@ (8000650 <HAL_MspInit+0x60>)
 800063e:	68fb      	ldr	r3, [r7, #12]
 8000640:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000642:	bf00      	nop
 8000644:	3714      	adds	r7, #20
 8000646:	46bd      	mov	sp, r7
 8000648:	bc80      	pop	{r7}
 800064a:	4770      	bx	lr
 800064c:	40021000 	.word	0x40021000
 8000650:	40010000 	.word	0x40010000

08000654 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000654:	b580      	push	{r7, lr}
 8000656:	b08a      	sub	sp, #40	@ 0x28
 8000658:	af00      	add	r7, sp, #0
 800065a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800065c:	f107 0314 	add.w	r3, r7, #20
 8000660:	2200      	movs	r2, #0
 8000662:	601a      	str	r2, [r3, #0]
 8000664:	605a      	str	r2, [r3, #4]
 8000666:	609a      	str	r2, [r3, #8]
 8000668:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 800066a:	687b      	ldr	r3, [r7, #4]
 800066c:	681b      	ldr	r3, [r3, #0]
 800066e:	4a1d      	ldr	r2, [pc, #116]	@ (80006e4 <HAL_I2C_MspInit+0x90>)
 8000670:	4293      	cmp	r3, r2
 8000672:	d132      	bne.n	80006da <HAL_I2C_MspInit+0x86>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000674:	4b1c      	ldr	r3, [pc, #112]	@ (80006e8 <HAL_I2C_MspInit+0x94>)
 8000676:	699b      	ldr	r3, [r3, #24]
 8000678:	4a1b      	ldr	r2, [pc, #108]	@ (80006e8 <HAL_I2C_MspInit+0x94>)
 800067a:	f043 0308 	orr.w	r3, r3, #8
 800067e:	6193      	str	r3, [r2, #24]
 8000680:	4b19      	ldr	r3, [pc, #100]	@ (80006e8 <HAL_I2C_MspInit+0x94>)
 8000682:	699b      	ldr	r3, [r3, #24]
 8000684:	f003 0308 	and.w	r3, r3, #8
 8000688:	613b      	str	r3, [r7, #16]
 800068a:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800068c:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000690:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000692:	2312      	movs	r3, #18
 8000694:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000696:	2303      	movs	r3, #3
 8000698:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800069a:	f107 0314 	add.w	r3, r7, #20
 800069e:	4619      	mov	r1, r3
 80006a0:	4812      	ldr	r0, [pc, #72]	@ (80006ec <HAL_I2C_MspInit+0x98>)
 80006a2:	f000 faab 	bl	8000bfc <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 80006a6:	4b12      	ldr	r3, [pc, #72]	@ (80006f0 <HAL_I2C_MspInit+0x9c>)
 80006a8:	685b      	ldr	r3, [r3, #4]
 80006aa:	627b      	str	r3, [r7, #36]	@ 0x24
 80006ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80006ae:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 80006b2:	627b      	str	r3, [r7, #36]	@ 0x24
 80006b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80006b6:	f043 0302 	orr.w	r3, r3, #2
 80006ba:	627b      	str	r3, [r7, #36]	@ 0x24
 80006bc:	4a0c      	ldr	r2, [pc, #48]	@ (80006f0 <HAL_I2C_MspInit+0x9c>)
 80006be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80006c0:	6053      	str	r3, [r2, #4]

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80006c2:	4b09      	ldr	r3, [pc, #36]	@ (80006e8 <HAL_I2C_MspInit+0x94>)
 80006c4:	69db      	ldr	r3, [r3, #28]
 80006c6:	4a08      	ldr	r2, [pc, #32]	@ (80006e8 <HAL_I2C_MspInit+0x94>)
 80006c8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80006cc:	61d3      	str	r3, [r2, #28]
 80006ce:	4b06      	ldr	r3, [pc, #24]	@ (80006e8 <HAL_I2C_MspInit+0x94>)
 80006d0:	69db      	ldr	r3, [r3, #28]
 80006d2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80006d6:	60fb      	str	r3, [r7, #12]
 80006d8:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 80006da:	bf00      	nop
 80006dc:	3728      	adds	r7, #40	@ 0x28
 80006de:	46bd      	mov	sp, r7
 80006e0:	bd80      	pop	{r7, pc}
 80006e2:	bf00      	nop
 80006e4:	40005400 	.word	0x40005400
 80006e8:	40021000 	.word	0x40021000
 80006ec:	40010c00 	.word	0x40010c00
 80006f0:	40010000 	.word	0x40010000

080006f4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80006f4:	b480      	push	{r7}
 80006f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80006f8:	bf00      	nop
 80006fa:	e7fd      	b.n	80006f8 <NMI_Handler+0x4>

080006fc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80006fc:	b480      	push	{r7}
 80006fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000700:	bf00      	nop
 8000702:	e7fd      	b.n	8000700 <HardFault_Handler+0x4>

08000704 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000704:	b480      	push	{r7}
 8000706:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000708:	bf00      	nop
 800070a:	e7fd      	b.n	8000708 <MemManage_Handler+0x4>

0800070c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800070c:	b480      	push	{r7}
 800070e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000710:	bf00      	nop
 8000712:	e7fd      	b.n	8000710 <BusFault_Handler+0x4>

08000714 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000714:	b480      	push	{r7}
 8000716:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000718:	bf00      	nop
 800071a:	e7fd      	b.n	8000718 <UsageFault_Handler+0x4>

0800071c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800071c:	b480      	push	{r7}
 800071e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000720:	bf00      	nop
 8000722:	46bd      	mov	sp, r7
 8000724:	bc80      	pop	{r7}
 8000726:	4770      	bx	lr

08000728 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000728:	b480      	push	{r7}
 800072a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800072c:	bf00      	nop
 800072e:	46bd      	mov	sp, r7
 8000730:	bc80      	pop	{r7}
 8000732:	4770      	bx	lr

08000734 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000734:	b480      	push	{r7}
 8000736:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000738:	bf00      	nop
 800073a:	46bd      	mov	sp, r7
 800073c:	bc80      	pop	{r7}
 800073e:	4770      	bx	lr

08000740 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000740:	b580      	push	{r7, lr}
 8000742:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000744:	f000 f936 	bl	80009b4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000748:	bf00      	nop
 800074a:	bd80      	pop	{r7, pc}

0800074c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800074c:	b480      	push	{r7}
 800074e:	af00      	add	r7, sp, #0
  return 1;
 8000750:	2301      	movs	r3, #1
}
 8000752:	4618      	mov	r0, r3
 8000754:	46bd      	mov	sp, r7
 8000756:	bc80      	pop	{r7}
 8000758:	4770      	bx	lr

0800075a <_kill>:

int _kill(int pid, int sig)
{
 800075a:	b580      	push	{r7, lr}
 800075c:	b082      	sub	sp, #8
 800075e:	af00      	add	r7, sp, #0
 8000760:	6078      	str	r0, [r7, #4]
 8000762:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8000764:	f001 fe36 	bl	80023d4 <__errno>
 8000768:	4603      	mov	r3, r0
 800076a:	2216      	movs	r2, #22
 800076c:	601a      	str	r2, [r3, #0]
  return -1;
 800076e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000772:	4618      	mov	r0, r3
 8000774:	3708      	adds	r7, #8
 8000776:	46bd      	mov	sp, r7
 8000778:	bd80      	pop	{r7, pc}

0800077a <_exit>:

void _exit (int status)
{
 800077a:	b580      	push	{r7, lr}
 800077c:	b082      	sub	sp, #8
 800077e:	af00      	add	r7, sp, #0
 8000780:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8000782:	f04f 31ff 	mov.w	r1, #4294967295
 8000786:	6878      	ldr	r0, [r7, #4]
 8000788:	f7ff ffe7 	bl	800075a <_kill>
  while (1) {}    /* Make sure we hang here */
 800078c:	bf00      	nop
 800078e:	e7fd      	b.n	800078c <_exit+0x12>

08000790 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000790:	b580      	push	{r7, lr}
 8000792:	b086      	sub	sp, #24
 8000794:	af00      	add	r7, sp, #0
 8000796:	60f8      	str	r0, [r7, #12]
 8000798:	60b9      	str	r1, [r7, #8]
 800079a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800079c:	2300      	movs	r3, #0
 800079e:	617b      	str	r3, [r7, #20]
 80007a0:	e00a      	b.n	80007b8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80007a2:	f3af 8000 	nop.w
 80007a6:	4601      	mov	r1, r0
 80007a8:	68bb      	ldr	r3, [r7, #8]
 80007aa:	1c5a      	adds	r2, r3, #1
 80007ac:	60ba      	str	r2, [r7, #8]
 80007ae:	b2ca      	uxtb	r2, r1
 80007b0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80007b2:	697b      	ldr	r3, [r7, #20]
 80007b4:	3301      	adds	r3, #1
 80007b6:	617b      	str	r3, [r7, #20]
 80007b8:	697a      	ldr	r2, [r7, #20]
 80007ba:	687b      	ldr	r3, [r7, #4]
 80007bc:	429a      	cmp	r2, r3
 80007be:	dbf0      	blt.n	80007a2 <_read+0x12>
  }

  return len;
 80007c0:	687b      	ldr	r3, [r7, #4]
}
 80007c2:	4618      	mov	r0, r3
 80007c4:	3718      	adds	r7, #24
 80007c6:	46bd      	mov	sp, r7
 80007c8:	bd80      	pop	{r7, pc}

080007ca <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80007ca:	b580      	push	{r7, lr}
 80007cc:	b086      	sub	sp, #24
 80007ce:	af00      	add	r7, sp, #0
 80007d0:	60f8      	str	r0, [r7, #12]
 80007d2:	60b9      	str	r1, [r7, #8]
 80007d4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80007d6:	2300      	movs	r3, #0
 80007d8:	617b      	str	r3, [r7, #20]
 80007da:	e009      	b.n	80007f0 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80007dc:	68bb      	ldr	r3, [r7, #8]
 80007de:	1c5a      	adds	r2, r3, #1
 80007e0:	60ba      	str	r2, [r7, #8]
 80007e2:	781b      	ldrb	r3, [r3, #0]
 80007e4:	4618      	mov	r0, r3
 80007e6:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80007ea:	697b      	ldr	r3, [r7, #20]
 80007ec:	3301      	adds	r3, #1
 80007ee:	617b      	str	r3, [r7, #20]
 80007f0:	697a      	ldr	r2, [r7, #20]
 80007f2:	687b      	ldr	r3, [r7, #4]
 80007f4:	429a      	cmp	r2, r3
 80007f6:	dbf1      	blt.n	80007dc <_write+0x12>
  }
  return len;
 80007f8:	687b      	ldr	r3, [r7, #4]
}
 80007fa:	4618      	mov	r0, r3
 80007fc:	3718      	adds	r7, #24
 80007fe:	46bd      	mov	sp, r7
 8000800:	bd80      	pop	{r7, pc}

08000802 <_close>:

int _close(int file)
{
 8000802:	b480      	push	{r7}
 8000804:	b083      	sub	sp, #12
 8000806:	af00      	add	r7, sp, #0
 8000808:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800080a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800080e:	4618      	mov	r0, r3
 8000810:	370c      	adds	r7, #12
 8000812:	46bd      	mov	sp, r7
 8000814:	bc80      	pop	{r7}
 8000816:	4770      	bx	lr

08000818 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000818:	b480      	push	{r7}
 800081a:	b083      	sub	sp, #12
 800081c:	af00      	add	r7, sp, #0
 800081e:	6078      	str	r0, [r7, #4]
 8000820:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000822:	683b      	ldr	r3, [r7, #0]
 8000824:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000828:	605a      	str	r2, [r3, #4]
  return 0;
 800082a:	2300      	movs	r3, #0
}
 800082c:	4618      	mov	r0, r3
 800082e:	370c      	adds	r7, #12
 8000830:	46bd      	mov	sp, r7
 8000832:	bc80      	pop	{r7}
 8000834:	4770      	bx	lr

08000836 <_isatty>:

int _isatty(int file)
{
 8000836:	b480      	push	{r7}
 8000838:	b083      	sub	sp, #12
 800083a:	af00      	add	r7, sp, #0
 800083c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800083e:	2301      	movs	r3, #1
}
 8000840:	4618      	mov	r0, r3
 8000842:	370c      	adds	r7, #12
 8000844:	46bd      	mov	sp, r7
 8000846:	bc80      	pop	{r7}
 8000848:	4770      	bx	lr

0800084a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800084a:	b480      	push	{r7}
 800084c:	b085      	sub	sp, #20
 800084e:	af00      	add	r7, sp, #0
 8000850:	60f8      	str	r0, [r7, #12]
 8000852:	60b9      	str	r1, [r7, #8]
 8000854:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000856:	2300      	movs	r3, #0
}
 8000858:	4618      	mov	r0, r3
 800085a:	3714      	adds	r7, #20
 800085c:	46bd      	mov	sp, r7
 800085e:	bc80      	pop	{r7}
 8000860:	4770      	bx	lr
	...

08000864 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000864:	b580      	push	{r7, lr}
 8000866:	b086      	sub	sp, #24
 8000868:	af00      	add	r7, sp, #0
 800086a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800086c:	4a14      	ldr	r2, [pc, #80]	@ (80008c0 <_sbrk+0x5c>)
 800086e:	4b15      	ldr	r3, [pc, #84]	@ (80008c4 <_sbrk+0x60>)
 8000870:	1ad3      	subs	r3, r2, r3
 8000872:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000874:	697b      	ldr	r3, [r7, #20]
 8000876:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000878:	4b13      	ldr	r3, [pc, #76]	@ (80008c8 <_sbrk+0x64>)
 800087a:	681b      	ldr	r3, [r3, #0]
 800087c:	2b00      	cmp	r3, #0
 800087e:	d102      	bne.n	8000886 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000880:	4b11      	ldr	r3, [pc, #68]	@ (80008c8 <_sbrk+0x64>)
 8000882:	4a12      	ldr	r2, [pc, #72]	@ (80008cc <_sbrk+0x68>)
 8000884:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000886:	4b10      	ldr	r3, [pc, #64]	@ (80008c8 <_sbrk+0x64>)
 8000888:	681a      	ldr	r2, [r3, #0]
 800088a:	687b      	ldr	r3, [r7, #4]
 800088c:	4413      	add	r3, r2
 800088e:	693a      	ldr	r2, [r7, #16]
 8000890:	429a      	cmp	r2, r3
 8000892:	d207      	bcs.n	80008a4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000894:	f001 fd9e 	bl	80023d4 <__errno>
 8000898:	4603      	mov	r3, r0
 800089a:	220c      	movs	r2, #12
 800089c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800089e:	f04f 33ff 	mov.w	r3, #4294967295
 80008a2:	e009      	b.n	80008b8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80008a4:	4b08      	ldr	r3, [pc, #32]	@ (80008c8 <_sbrk+0x64>)
 80008a6:	681b      	ldr	r3, [r3, #0]
 80008a8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80008aa:	4b07      	ldr	r3, [pc, #28]	@ (80008c8 <_sbrk+0x64>)
 80008ac:	681a      	ldr	r2, [r3, #0]
 80008ae:	687b      	ldr	r3, [r7, #4]
 80008b0:	4413      	add	r3, r2
 80008b2:	4a05      	ldr	r2, [pc, #20]	@ (80008c8 <_sbrk+0x64>)
 80008b4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80008b6:	68fb      	ldr	r3, [r7, #12]
}
 80008b8:	4618      	mov	r0, r3
 80008ba:	3718      	adds	r7, #24
 80008bc:	46bd      	mov	sp, r7
 80008be:	bd80      	pop	{r7, pc}
 80008c0:	20005000 	.word	0x20005000
 80008c4:	00000400 	.word	0x00000400
 80008c8:	200000e0 	.word	0x200000e0
 80008cc:	20000238 	.word	0x20000238

080008d0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80008d0:	b480      	push	{r7}
 80008d2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80008d4:	bf00      	nop
 80008d6:	46bd      	mov	sp, r7
 80008d8:	bc80      	pop	{r7}
 80008da:	4770      	bx	lr

080008dc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80008dc:	f7ff fff8 	bl	80008d0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80008e0:	480b      	ldr	r0, [pc, #44]	@ (8000910 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80008e2:	490c      	ldr	r1, [pc, #48]	@ (8000914 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80008e4:	4a0c      	ldr	r2, [pc, #48]	@ (8000918 <LoopFillZerobss+0x16>)
  movs r3, #0
 80008e6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80008e8:	e002      	b.n	80008f0 <LoopCopyDataInit>

080008ea <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80008ea:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80008ec:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80008ee:	3304      	adds	r3, #4

080008f0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80008f0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80008f2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80008f4:	d3f9      	bcc.n	80008ea <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80008f6:	4a09      	ldr	r2, [pc, #36]	@ (800091c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80008f8:	4c09      	ldr	r4, [pc, #36]	@ (8000920 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80008fa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80008fc:	e001      	b.n	8000902 <LoopFillZerobss>

080008fe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80008fe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000900:	3204      	adds	r2, #4

08000902 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000902:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000904:	d3fb      	bcc.n	80008fe <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000906:	f001 fd6b 	bl	80023e0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800090a:	f7ff fc1f 	bl	800014c <main>
  bx lr
 800090e:	4770      	bx	lr
  ldr r0, =_sdata
 8000910:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000914:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000918:	080031f4 	.word	0x080031f4
  ldr r2, =_sbss
 800091c:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000920:	20000234 	.word	0x20000234

08000924 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000924:	e7fe      	b.n	8000924 <ADC1_2_IRQHandler>
	...

08000928 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000928:	b580      	push	{r7, lr}
 800092a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800092c:	4b08      	ldr	r3, [pc, #32]	@ (8000950 <HAL_Init+0x28>)
 800092e:	681b      	ldr	r3, [r3, #0]
 8000930:	4a07      	ldr	r2, [pc, #28]	@ (8000950 <HAL_Init+0x28>)
 8000932:	f043 0310 	orr.w	r3, r3, #16
 8000936:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000938:	2003      	movs	r0, #3
 800093a:	f000 f92b 	bl	8000b94 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800093e:	200f      	movs	r0, #15
 8000940:	f000 f808 	bl	8000954 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000944:	f7ff fe54 	bl	80005f0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000948:	2300      	movs	r3, #0
}
 800094a:	4618      	mov	r0, r3
 800094c:	bd80      	pop	{r7, pc}
 800094e:	bf00      	nop
 8000950:	40022000 	.word	0x40022000

08000954 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000954:	b580      	push	{r7, lr}
 8000956:	b082      	sub	sp, #8
 8000958:	af00      	add	r7, sp, #0
 800095a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800095c:	4b12      	ldr	r3, [pc, #72]	@ (80009a8 <HAL_InitTick+0x54>)
 800095e:	681a      	ldr	r2, [r3, #0]
 8000960:	4b12      	ldr	r3, [pc, #72]	@ (80009ac <HAL_InitTick+0x58>)
 8000962:	781b      	ldrb	r3, [r3, #0]
 8000964:	4619      	mov	r1, r3
 8000966:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800096a:	fbb3 f3f1 	udiv	r3, r3, r1
 800096e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000972:	4618      	mov	r0, r3
 8000974:	f000 f935 	bl	8000be2 <HAL_SYSTICK_Config>
 8000978:	4603      	mov	r3, r0
 800097a:	2b00      	cmp	r3, #0
 800097c:	d001      	beq.n	8000982 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800097e:	2301      	movs	r3, #1
 8000980:	e00e      	b.n	80009a0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000982:	687b      	ldr	r3, [r7, #4]
 8000984:	2b0f      	cmp	r3, #15
 8000986:	d80a      	bhi.n	800099e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000988:	2200      	movs	r2, #0
 800098a:	6879      	ldr	r1, [r7, #4]
 800098c:	f04f 30ff 	mov.w	r0, #4294967295
 8000990:	f000 f90b 	bl	8000baa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000994:	4a06      	ldr	r2, [pc, #24]	@ (80009b0 <HAL_InitTick+0x5c>)
 8000996:	687b      	ldr	r3, [r7, #4]
 8000998:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800099a:	2300      	movs	r3, #0
 800099c:	e000      	b.n	80009a0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800099e:	2301      	movs	r3, #1
}
 80009a0:	4618      	mov	r0, r3
 80009a2:	3708      	adds	r7, #8
 80009a4:	46bd      	mov	sp, r7
 80009a6:	bd80      	pop	{r7, pc}
 80009a8:	20000000 	.word	0x20000000
 80009ac:	20000008 	.word	0x20000008
 80009b0:	20000004 	.word	0x20000004

080009b4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80009b4:	b480      	push	{r7}
 80009b6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80009b8:	4b05      	ldr	r3, [pc, #20]	@ (80009d0 <HAL_IncTick+0x1c>)
 80009ba:	781b      	ldrb	r3, [r3, #0]
 80009bc:	461a      	mov	r2, r3
 80009be:	4b05      	ldr	r3, [pc, #20]	@ (80009d4 <HAL_IncTick+0x20>)
 80009c0:	681b      	ldr	r3, [r3, #0]
 80009c2:	4413      	add	r3, r2
 80009c4:	4a03      	ldr	r2, [pc, #12]	@ (80009d4 <HAL_IncTick+0x20>)
 80009c6:	6013      	str	r3, [r2, #0]
}
 80009c8:	bf00      	nop
 80009ca:	46bd      	mov	sp, r7
 80009cc:	bc80      	pop	{r7}
 80009ce:	4770      	bx	lr
 80009d0:	20000008 	.word	0x20000008
 80009d4:	200000e4 	.word	0x200000e4

080009d8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80009d8:	b480      	push	{r7}
 80009da:	af00      	add	r7, sp, #0
  return uwTick;
 80009dc:	4b02      	ldr	r3, [pc, #8]	@ (80009e8 <HAL_GetTick+0x10>)
 80009de:	681b      	ldr	r3, [r3, #0]
}
 80009e0:	4618      	mov	r0, r3
 80009e2:	46bd      	mov	sp, r7
 80009e4:	bc80      	pop	{r7}
 80009e6:	4770      	bx	lr
 80009e8:	200000e4 	.word	0x200000e4

080009ec <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80009ec:	b580      	push	{r7, lr}
 80009ee:	b084      	sub	sp, #16
 80009f0:	af00      	add	r7, sp, #0
 80009f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80009f4:	f7ff fff0 	bl	80009d8 <HAL_GetTick>
 80009f8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80009fa:	687b      	ldr	r3, [r7, #4]
 80009fc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80009fe:	68fb      	ldr	r3, [r7, #12]
 8000a00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000a04:	d005      	beq.n	8000a12 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000a06:	4b0a      	ldr	r3, [pc, #40]	@ (8000a30 <HAL_Delay+0x44>)
 8000a08:	781b      	ldrb	r3, [r3, #0]
 8000a0a:	461a      	mov	r2, r3
 8000a0c:	68fb      	ldr	r3, [r7, #12]
 8000a0e:	4413      	add	r3, r2
 8000a10:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000a12:	bf00      	nop
 8000a14:	f7ff ffe0 	bl	80009d8 <HAL_GetTick>
 8000a18:	4602      	mov	r2, r0
 8000a1a:	68bb      	ldr	r3, [r7, #8]
 8000a1c:	1ad3      	subs	r3, r2, r3
 8000a1e:	68fa      	ldr	r2, [r7, #12]
 8000a20:	429a      	cmp	r2, r3
 8000a22:	d8f7      	bhi.n	8000a14 <HAL_Delay+0x28>
  {
  }
}
 8000a24:	bf00      	nop
 8000a26:	bf00      	nop
 8000a28:	3710      	adds	r7, #16
 8000a2a:	46bd      	mov	sp, r7
 8000a2c:	bd80      	pop	{r7, pc}
 8000a2e:	bf00      	nop
 8000a30:	20000008 	.word	0x20000008

08000a34 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a34:	b480      	push	{r7}
 8000a36:	b085      	sub	sp, #20
 8000a38:	af00      	add	r7, sp, #0
 8000a3a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000a3c:	687b      	ldr	r3, [r7, #4]
 8000a3e:	f003 0307 	and.w	r3, r3, #7
 8000a42:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000a44:	4b0c      	ldr	r3, [pc, #48]	@ (8000a78 <__NVIC_SetPriorityGrouping+0x44>)
 8000a46:	68db      	ldr	r3, [r3, #12]
 8000a48:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000a4a:	68ba      	ldr	r2, [r7, #8]
 8000a4c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000a50:	4013      	ands	r3, r2
 8000a52:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000a54:	68fb      	ldr	r3, [r7, #12]
 8000a56:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000a58:	68bb      	ldr	r3, [r7, #8]
 8000a5a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000a5c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000a60:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000a64:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000a66:	4a04      	ldr	r2, [pc, #16]	@ (8000a78 <__NVIC_SetPriorityGrouping+0x44>)
 8000a68:	68bb      	ldr	r3, [r7, #8]
 8000a6a:	60d3      	str	r3, [r2, #12]
}
 8000a6c:	bf00      	nop
 8000a6e:	3714      	adds	r7, #20
 8000a70:	46bd      	mov	sp, r7
 8000a72:	bc80      	pop	{r7}
 8000a74:	4770      	bx	lr
 8000a76:	bf00      	nop
 8000a78:	e000ed00 	.word	0xe000ed00

08000a7c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000a7c:	b480      	push	{r7}
 8000a7e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000a80:	4b04      	ldr	r3, [pc, #16]	@ (8000a94 <__NVIC_GetPriorityGrouping+0x18>)
 8000a82:	68db      	ldr	r3, [r3, #12]
 8000a84:	0a1b      	lsrs	r3, r3, #8
 8000a86:	f003 0307 	and.w	r3, r3, #7
}
 8000a8a:	4618      	mov	r0, r3
 8000a8c:	46bd      	mov	sp, r7
 8000a8e:	bc80      	pop	{r7}
 8000a90:	4770      	bx	lr
 8000a92:	bf00      	nop
 8000a94:	e000ed00 	.word	0xe000ed00

08000a98 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000a98:	b480      	push	{r7}
 8000a9a:	b083      	sub	sp, #12
 8000a9c:	af00      	add	r7, sp, #0
 8000a9e:	4603      	mov	r3, r0
 8000aa0:	6039      	str	r1, [r7, #0]
 8000aa2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000aa4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000aa8:	2b00      	cmp	r3, #0
 8000aaa:	db0a      	blt.n	8000ac2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000aac:	683b      	ldr	r3, [r7, #0]
 8000aae:	b2da      	uxtb	r2, r3
 8000ab0:	490c      	ldr	r1, [pc, #48]	@ (8000ae4 <__NVIC_SetPriority+0x4c>)
 8000ab2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ab6:	0112      	lsls	r2, r2, #4
 8000ab8:	b2d2      	uxtb	r2, r2
 8000aba:	440b      	add	r3, r1
 8000abc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000ac0:	e00a      	b.n	8000ad8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ac2:	683b      	ldr	r3, [r7, #0]
 8000ac4:	b2da      	uxtb	r2, r3
 8000ac6:	4908      	ldr	r1, [pc, #32]	@ (8000ae8 <__NVIC_SetPriority+0x50>)
 8000ac8:	79fb      	ldrb	r3, [r7, #7]
 8000aca:	f003 030f 	and.w	r3, r3, #15
 8000ace:	3b04      	subs	r3, #4
 8000ad0:	0112      	lsls	r2, r2, #4
 8000ad2:	b2d2      	uxtb	r2, r2
 8000ad4:	440b      	add	r3, r1
 8000ad6:	761a      	strb	r2, [r3, #24]
}
 8000ad8:	bf00      	nop
 8000ada:	370c      	adds	r7, #12
 8000adc:	46bd      	mov	sp, r7
 8000ade:	bc80      	pop	{r7}
 8000ae0:	4770      	bx	lr
 8000ae2:	bf00      	nop
 8000ae4:	e000e100 	.word	0xe000e100
 8000ae8:	e000ed00 	.word	0xe000ed00

08000aec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000aec:	b480      	push	{r7}
 8000aee:	b089      	sub	sp, #36	@ 0x24
 8000af0:	af00      	add	r7, sp, #0
 8000af2:	60f8      	str	r0, [r7, #12]
 8000af4:	60b9      	str	r1, [r7, #8]
 8000af6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000af8:	68fb      	ldr	r3, [r7, #12]
 8000afa:	f003 0307 	and.w	r3, r3, #7
 8000afe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000b00:	69fb      	ldr	r3, [r7, #28]
 8000b02:	f1c3 0307 	rsb	r3, r3, #7
 8000b06:	2b04      	cmp	r3, #4
 8000b08:	bf28      	it	cs
 8000b0a:	2304      	movcs	r3, #4
 8000b0c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000b0e:	69fb      	ldr	r3, [r7, #28]
 8000b10:	3304      	adds	r3, #4
 8000b12:	2b06      	cmp	r3, #6
 8000b14:	d902      	bls.n	8000b1c <NVIC_EncodePriority+0x30>
 8000b16:	69fb      	ldr	r3, [r7, #28]
 8000b18:	3b03      	subs	r3, #3
 8000b1a:	e000      	b.n	8000b1e <NVIC_EncodePriority+0x32>
 8000b1c:	2300      	movs	r3, #0
 8000b1e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b20:	f04f 32ff 	mov.w	r2, #4294967295
 8000b24:	69bb      	ldr	r3, [r7, #24]
 8000b26:	fa02 f303 	lsl.w	r3, r2, r3
 8000b2a:	43da      	mvns	r2, r3
 8000b2c:	68bb      	ldr	r3, [r7, #8]
 8000b2e:	401a      	ands	r2, r3
 8000b30:	697b      	ldr	r3, [r7, #20]
 8000b32:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000b34:	f04f 31ff 	mov.w	r1, #4294967295
 8000b38:	697b      	ldr	r3, [r7, #20]
 8000b3a:	fa01 f303 	lsl.w	r3, r1, r3
 8000b3e:	43d9      	mvns	r1, r3
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b44:	4313      	orrs	r3, r2
         );
}
 8000b46:	4618      	mov	r0, r3
 8000b48:	3724      	adds	r7, #36	@ 0x24
 8000b4a:	46bd      	mov	sp, r7
 8000b4c:	bc80      	pop	{r7}
 8000b4e:	4770      	bx	lr

08000b50 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000b50:	b580      	push	{r7, lr}
 8000b52:	b082      	sub	sp, #8
 8000b54:	af00      	add	r7, sp, #0
 8000b56:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	3b01      	subs	r3, #1
 8000b5c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000b60:	d301      	bcc.n	8000b66 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000b62:	2301      	movs	r3, #1
 8000b64:	e00f      	b.n	8000b86 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000b66:	4a0a      	ldr	r2, [pc, #40]	@ (8000b90 <SysTick_Config+0x40>)
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	3b01      	subs	r3, #1
 8000b6c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000b6e:	210f      	movs	r1, #15
 8000b70:	f04f 30ff 	mov.w	r0, #4294967295
 8000b74:	f7ff ff90 	bl	8000a98 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000b78:	4b05      	ldr	r3, [pc, #20]	@ (8000b90 <SysTick_Config+0x40>)
 8000b7a:	2200      	movs	r2, #0
 8000b7c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000b7e:	4b04      	ldr	r3, [pc, #16]	@ (8000b90 <SysTick_Config+0x40>)
 8000b80:	2207      	movs	r2, #7
 8000b82:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000b84:	2300      	movs	r3, #0
}
 8000b86:	4618      	mov	r0, r3
 8000b88:	3708      	adds	r7, #8
 8000b8a:	46bd      	mov	sp, r7
 8000b8c:	bd80      	pop	{r7, pc}
 8000b8e:	bf00      	nop
 8000b90:	e000e010 	.word	0xe000e010

08000b94 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b94:	b580      	push	{r7, lr}
 8000b96:	b082      	sub	sp, #8
 8000b98:	af00      	add	r7, sp, #0
 8000b9a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000b9c:	6878      	ldr	r0, [r7, #4]
 8000b9e:	f7ff ff49 	bl	8000a34 <__NVIC_SetPriorityGrouping>
}
 8000ba2:	bf00      	nop
 8000ba4:	3708      	adds	r7, #8
 8000ba6:	46bd      	mov	sp, r7
 8000ba8:	bd80      	pop	{r7, pc}

08000baa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000baa:	b580      	push	{r7, lr}
 8000bac:	b086      	sub	sp, #24
 8000bae:	af00      	add	r7, sp, #0
 8000bb0:	4603      	mov	r3, r0
 8000bb2:	60b9      	str	r1, [r7, #8]
 8000bb4:	607a      	str	r2, [r7, #4]
 8000bb6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000bb8:	2300      	movs	r3, #0
 8000bba:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000bbc:	f7ff ff5e 	bl	8000a7c <__NVIC_GetPriorityGrouping>
 8000bc0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000bc2:	687a      	ldr	r2, [r7, #4]
 8000bc4:	68b9      	ldr	r1, [r7, #8]
 8000bc6:	6978      	ldr	r0, [r7, #20]
 8000bc8:	f7ff ff90 	bl	8000aec <NVIC_EncodePriority>
 8000bcc:	4602      	mov	r2, r0
 8000bce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000bd2:	4611      	mov	r1, r2
 8000bd4:	4618      	mov	r0, r3
 8000bd6:	f7ff ff5f 	bl	8000a98 <__NVIC_SetPriority>
}
 8000bda:	bf00      	nop
 8000bdc:	3718      	adds	r7, #24
 8000bde:	46bd      	mov	sp, r7
 8000be0:	bd80      	pop	{r7, pc}

08000be2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000be2:	b580      	push	{r7, lr}
 8000be4:	b082      	sub	sp, #8
 8000be6:	af00      	add	r7, sp, #0
 8000be8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000bea:	6878      	ldr	r0, [r7, #4]
 8000bec:	f7ff ffb0 	bl	8000b50 <SysTick_Config>
 8000bf0:	4603      	mov	r3, r0
}
 8000bf2:	4618      	mov	r0, r3
 8000bf4:	3708      	adds	r7, #8
 8000bf6:	46bd      	mov	sp, r7
 8000bf8:	bd80      	pop	{r7, pc}
	...

08000bfc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000bfc:	b480      	push	{r7}
 8000bfe:	b08b      	sub	sp, #44	@ 0x2c
 8000c00:	af00      	add	r7, sp, #0
 8000c02:	6078      	str	r0, [r7, #4]
 8000c04:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000c06:	2300      	movs	r3, #0
 8000c08:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000c0a:	2300      	movs	r3, #0
 8000c0c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000c0e:	e169      	b.n	8000ee4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000c10:	2201      	movs	r2, #1
 8000c12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c14:	fa02 f303 	lsl.w	r3, r2, r3
 8000c18:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000c1a:	683b      	ldr	r3, [r7, #0]
 8000c1c:	681b      	ldr	r3, [r3, #0]
 8000c1e:	69fa      	ldr	r2, [r7, #28]
 8000c20:	4013      	ands	r3, r2
 8000c22:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000c24:	69ba      	ldr	r2, [r7, #24]
 8000c26:	69fb      	ldr	r3, [r7, #28]
 8000c28:	429a      	cmp	r2, r3
 8000c2a:	f040 8158 	bne.w	8000ede <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000c2e:	683b      	ldr	r3, [r7, #0]
 8000c30:	685b      	ldr	r3, [r3, #4]
 8000c32:	4a9a      	ldr	r2, [pc, #616]	@ (8000e9c <HAL_GPIO_Init+0x2a0>)
 8000c34:	4293      	cmp	r3, r2
 8000c36:	d05e      	beq.n	8000cf6 <HAL_GPIO_Init+0xfa>
 8000c38:	4a98      	ldr	r2, [pc, #608]	@ (8000e9c <HAL_GPIO_Init+0x2a0>)
 8000c3a:	4293      	cmp	r3, r2
 8000c3c:	d875      	bhi.n	8000d2a <HAL_GPIO_Init+0x12e>
 8000c3e:	4a98      	ldr	r2, [pc, #608]	@ (8000ea0 <HAL_GPIO_Init+0x2a4>)
 8000c40:	4293      	cmp	r3, r2
 8000c42:	d058      	beq.n	8000cf6 <HAL_GPIO_Init+0xfa>
 8000c44:	4a96      	ldr	r2, [pc, #600]	@ (8000ea0 <HAL_GPIO_Init+0x2a4>)
 8000c46:	4293      	cmp	r3, r2
 8000c48:	d86f      	bhi.n	8000d2a <HAL_GPIO_Init+0x12e>
 8000c4a:	4a96      	ldr	r2, [pc, #600]	@ (8000ea4 <HAL_GPIO_Init+0x2a8>)
 8000c4c:	4293      	cmp	r3, r2
 8000c4e:	d052      	beq.n	8000cf6 <HAL_GPIO_Init+0xfa>
 8000c50:	4a94      	ldr	r2, [pc, #592]	@ (8000ea4 <HAL_GPIO_Init+0x2a8>)
 8000c52:	4293      	cmp	r3, r2
 8000c54:	d869      	bhi.n	8000d2a <HAL_GPIO_Init+0x12e>
 8000c56:	4a94      	ldr	r2, [pc, #592]	@ (8000ea8 <HAL_GPIO_Init+0x2ac>)
 8000c58:	4293      	cmp	r3, r2
 8000c5a:	d04c      	beq.n	8000cf6 <HAL_GPIO_Init+0xfa>
 8000c5c:	4a92      	ldr	r2, [pc, #584]	@ (8000ea8 <HAL_GPIO_Init+0x2ac>)
 8000c5e:	4293      	cmp	r3, r2
 8000c60:	d863      	bhi.n	8000d2a <HAL_GPIO_Init+0x12e>
 8000c62:	4a92      	ldr	r2, [pc, #584]	@ (8000eac <HAL_GPIO_Init+0x2b0>)
 8000c64:	4293      	cmp	r3, r2
 8000c66:	d046      	beq.n	8000cf6 <HAL_GPIO_Init+0xfa>
 8000c68:	4a90      	ldr	r2, [pc, #576]	@ (8000eac <HAL_GPIO_Init+0x2b0>)
 8000c6a:	4293      	cmp	r3, r2
 8000c6c:	d85d      	bhi.n	8000d2a <HAL_GPIO_Init+0x12e>
 8000c6e:	2b12      	cmp	r3, #18
 8000c70:	d82a      	bhi.n	8000cc8 <HAL_GPIO_Init+0xcc>
 8000c72:	2b12      	cmp	r3, #18
 8000c74:	d859      	bhi.n	8000d2a <HAL_GPIO_Init+0x12e>
 8000c76:	a201      	add	r2, pc, #4	@ (adr r2, 8000c7c <HAL_GPIO_Init+0x80>)
 8000c78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c7c:	08000cf7 	.word	0x08000cf7
 8000c80:	08000cd1 	.word	0x08000cd1
 8000c84:	08000ce3 	.word	0x08000ce3
 8000c88:	08000d25 	.word	0x08000d25
 8000c8c:	08000d2b 	.word	0x08000d2b
 8000c90:	08000d2b 	.word	0x08000d2b
 8000c94:	08000d2b 	.word	0x08000d2b
 8000c98:	08000d2b 	.word	0x08000d2b
 8000c9c:	08000d2b 	.word	0x08000d2b
 8000ca0:	08000d2b 	.word	0x08000d2b
 8000ca4:	08000d2b 	.word	0x08000d2b
 8000ca8:	08000d2b 	.word	0x08000d2b
 8000cac:	08000d2b 	.word	0x08000d2b
 8000cb0:	08000d2b 	.word	0x08000d2b
 8000cb4:	08000d2b 	.word	0x08000d2b
 8000cb8:	08000d2b 	.word	0x08000d2b
 8000cbc:	08000d2b 	.word	0x08000d2b
 8000cc0:	08000cd9 	.word	0x08000cd9
 8000cc4:	08000ced 	.word	0x08000ced
 8000cc8:	4a79      	ldr	r2, [pc, #484]	@ (8000eb0 <HAL_GPIO_Init+0x2b4>)
 8000cca:	4293      	cmp	r3, r2
 8000ccc:	d013      	beq.n	8000cf6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000cce:	e02c      	b.n	8000d2a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000cd0:	683b      	ldr	r3, [r7, #0]
 8000cd2:	68db      	ldr	r3, [r3, #12]
 8000cd4:	623b      	str	r3, [r7, #32]
          break;
 8000cd6:	e029      	b.n	8000d2c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000cd8:	683b      	ldr	r3, [r7, #0]
 8000cda:	68db      	ldr	r3, [r3, #12]
 8000cdc:	3304      	adds	r3, #4
 8000cde:	623b      	str	r3, [r7, #32]
          break;
 8000ce0:	e024      	b.n	8000d2c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000ce2:	683b      	ldr	r3, [r7, #0]
 8000ce4:	68db      	ldr	r3, [r3, #12]
 8000ce6:	3308      	adds	r3, #8
 8000ce8:	623b      	str	r3, [r7, #32]
          break;
 8000cea:	e01f      	b.n	8000d2c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000cec:	683b      	ldr	r3, [r7, #0]
 8000cee:	68db      	ldr	r3, [r3, #12]
 8000cf0:	330c      	adds	r3, #12
 8000cf2:	623b      	str	r3, [r7, #32]
          break;
 8000cf4:	e01a      	b.n	8000d2c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000cf6:	683b      	ldr	r3, [r7, #0]
 8000cf8:	689b      	ldr	r3, [r3, #8]
 8000cfa:	2b00      	cmp	r3, #0
 8000cfc:	d102      	bne.n	8000d04 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000cfe:	2304      	movs	r3, #4
 8000d00:	623b      	str	r3, [r7, #32]
          break;
 8000d02:	e013      	b.n	8000d2c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000d04:	683b      	ldr	r3, [r7, #0]
 8000d06:	689b      	ldr	r3, [r3, #8]
 8000d08:	2b01      	cmp	r3, #1
 8000d0a:	d105      	bne.n	8000d18 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000d0c:	2308      	movs	r3, #8
 8000d0e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	69fa      	ldr	r2, [r7, #28]
 8000d14:	611a      	str	r2, [r3, #16]
          break;
 8000d16:	e009      	b.n	8000d2c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000d18:	2308      	movs	r3, #8
 8000d1a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	69fa      	ldr	r2, [r7, #28]
 8000d20:	615a      	str	r2, [r3, #20]
          break;
 8000d22:	e003      	b.n	8000d2c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000d24:	2300      	movs	r3, #0
 8000d26:	623b      	str	r3, [r7, #32]
          break;
 8000d28:	e000      	b.n	8000d2c <HAL_GPIO_Init+0x130>
          break;
 8000d2a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000d2c:	69bb      	ldr	r3, [r7, #24]
 8000d2e:	2bff      	cmp	r3, #255	@ 0xff
 8000d30:	d801      	bhi.n	8000d36 <HAL_GPIO_Init+0x13a>
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	e001      	b.n	8000d3a <HAL_GPIO_Init+0x13e>
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	3304      	adds	r3, #4
 8000d3a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000d3c:	69bb      	ldr	r3, [r7, #24]
 8000d3e:	2bff      	cmp	r3, #255	@ 0xff
 8000d40:	d802      	bhi.n	8000d48 <HAL_GPIO_Init+0x14c>
 8000d42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d44:	009b      	lsls	r3, r3, #2
 8000d46:	e002      	b.n	8000d4e <HAL_GPIO_Init+0x152>
 8000d48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d4a:	3b08      	subs	r3, #8
 8000d4c:	009b      	lsls	r3, r3, #2
 8000d4e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000d50:	697b      	ldr	r3, [r7, #20]
 8000d52:	681a      	ldr	r2, [r3, #0]
 8000d54:	210f      	movs	r1, #15
 8000d56:	693b      	ldr	r3, [r7, #16]
 8000d58:	fa01 f303 	lsl.w	r3, r1, r3
 8000d5c:	43db      	mvns	r3, r3
 8000d5e:	401a      	ands	r2, r3
 8000d60:	6a39      	ldr	r1, [r7, #32]
 8000d62:	693b      	ldr	r3, [r7, #16]
 8000d64:	fa01 f303 	lsl.w	r3, r1, r3
 8000d68:	431a      	orrs	r2, r3
 8000d6a:	697b      	ldr	r3, [r7, #20]
 8000d6c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000d6e:	683b      	ldr	r3, [r7, #0]
 8000d70:	685b      	ldr	r3, [r3, #4]
 8000d72:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000d76:	2b00      	cmp	r3, #0
 8000d78:	f000 80b1 	beq.w	8000ede <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000d7c:	4b4d      	ldr	r3, [pc, #308]	@ (8000eb4 <HAL_GPIO_Init+0x2b8>)
 8000d7e:	699b      	ldr	r3, [r3, #24]
 8000d80:	4a4c      	ldr	r2, [pc, #304]	@ (8000eb4 <HAL_GPIO_Init+0x2b8>)
 8000d82:	f043 0301 	orr.w	r3, r3, #1
 8000d86:	6193      	str	r3, [r2, #24]
 8000d88:	4b4a      	ldr	r3, [pc, #296]	@ (8000eb4 <HAL_GPIO_Init+0x2b8>)
 8000d8a:	699b      	ldr	r3, [r3, #24]
 8000d8c:	f003 0301 	and.w	r3, r3, #1
 8000d90:	60bb      	str	r3, [r7, #8]
 8000d92:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000d94:	4a48      	ldr	r2, [pc, #288]	@ (8000eb8 <HAL_GPIO_Init+0x2bc>)
 8000d96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d98:	089b      	lsrs	r3, r3, #2
 8000d9a:	3302      	adds	r3, #2
 8000d9c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000da0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000da2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000da4:	f003 0303 	and.w	r3, r3, #3
 8000da8:	009b      	lsls	r3, r3, #2
 8000daa:	220f      	movs	r2, #15
 8000dac:	fa02 f303 	lsl.w	r3, r2, r3
 8000db0:	43db      	mvns	r3, r3
 8000db2:	68fa      	ldr	r2, [r7, #12]
 8000db4:	4013      	ands	r3, r2
 8000db6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	4a40      	ldr	r2, [pc, #256]	@ (8000ebc <HAL_GPIO_Init+0x2c0>)
 8000dbc:	4293      	cmp	r3, r2
 8000dbe:	d013      	beq.n	8000de8 <HAL_GPIO_Init+0x1ec>
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	4a3f      	ldr	r2, [pc, #252]	@ (8000ec0 <HAL_GPIO_Init+0x2c4>)
 8000dc4:	4293      	cmp	r3, r2
 8000dc6:	d00d      	beq.n	8000de4 <HAL_GPIO_Init+0x1e8>
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	4a3e      	ldr	r2, [pc, #248]	@ (8000ec4 <HAL_GPIO_Init+0x2c8>)
 8000dcc:	4293      	cmp	r3, r2
 8000dce:	d007      	beq.n	8000de0 <HAL_GPIO_Init+0x1e4>
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	4a3d      	ldr	r2, [pc, #244]	@ (8000ec8 <HAL_GPIO_Init+0x2cc>)
 8000dd4:	4293      	cmp	r3, r2
 8000dd6:	d101      	bne.n	8000ddc <HAL_GPIO_Init+0x1e0>
 8000dd8:	2303      	movs	r3, #3
 8000dda:	e006      	b.n	8000dea <HAL_GPIO_Init+0x1ee>
 8000ddc:	2304      	movs	r3, #4
 8000dde:	e004      	b.n	8000dea <HAL_GPIO_Init+0x1ee>
 8000de0:	2302      	movs	r3, #2
 8000de2:	e002      	b.n	8000dea <HAL_GPIO_Init+0x1ee>
 8000de4:	2301      	movs	r3, #1
 8000de6:	e000      	b.n	8000dea <HAL_GPIO_Init+0x1ee>
 8000de8:	2300      	movs	r3, #0
 8000dea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000dec:	f002 0203 	and.w	r2, r2, #3
 8000df0:	0092      	lsls	r2, r2, #2
 8000df2:	4093      	lsls	r3, r2
 8000df4:	68fa      	ldr	r2, [r7, #12]
 8000df6:	4313      	orrs	r3, r2
 8000df8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000dfa:	492f      	ldr	r1, [pc, #188]	@ (8000eb8 <HAL_GPIO_Init+0x2bc>)
 8000dfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000dfe:	089b      	lsrs	r3, r3, #2
 8000e00:	3302      	adds	r3, #2
 8000e02:	68fa      	ldr	r2, [r7, #12]
 8000e04:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000e08:	683b      	ldr	r3, [r7, #0]
 8000e0a:	685b      	ldr	r3, [r3, #4]
 8000e0c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000e10:	2b00      	cmp	r3, #0
 8000e12:	d006      	beq.n	8000e22 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000e14:	4b2d      	ldr	r3, [pc, #180]	@ (8000ecc <HAL_GPIO_Init+0x2d0>)
 8000e16:	689a      	ldr	r2, [r3, #8]
 8000e18:	492c      	ldr	r1, [pc, #176]	@ (8000ecc <HAL_GPIO_Init+0x2d0>)
 8000e1a:	69bb      	ldr	r3, [r7, #24]
 8000e1c:	4313      	orrs	r3, r2
 8000e1e:	608b      	str	r3, [r1, #8]
 8000e20:	e006      	b.n	8000e30 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000e22:	4b2a      	ldr	r3, [pc, #168]	@ (8000ecc <HAL_GPIO_Init+0x2d0>)
 8000e24:	689a      	ldr	r2, [r3, #8]
 8000e26:	69bb      	ldr	r3, [r7, #24]
 8000e28:	43db      	mvns	r3, r3
 8000e2a:	4928      	ldr	r1, [pc, #160]	@ (8000ecc <HAL_GPIO_Init+0x2d0>)
 8000e2c:	4013      	ands	r3, r2
 8000e2e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000e30:	683b      	ldr	r3, [r7, #0]
 8000e32:	685b      	ldr	r3, [r3, #4]
 8000e34:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000e38:	2b00      	cmp	r3, #0
 8000e3a:	d006      	beq.n	8000e4a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000e3c:	4b23      	ldr	r3, [pc, #140]	@ (8000ecc <HAL_GPIO_Init+0x2d0>)
 8000e3e:	68da      	ldr	r2, [r3, #12]
 8000e40:	4922      	ldr	r1, [pc, #136]	@ (8000ecc <HAL_GPIO_Init+0x2d0>)
 8000e42:	69bb      	ldr	r3, [r7, #24]
 8000e44:	4313      	orrs	r3, r2
 8000e46:	60cb      	str	r3, [r1, #12]
 8000e48:	e006      	b.n	8000e58 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000e4a:	4b20      	ldr	r3, [pc, #128]	@ (8000ecc <HAL_GPIO_Init+0x2d0>)
 8000e4c:	68da      	ldr	r2, [r3, #12]
 8000e4e:	69bb      	ldr	r3, [r7, #24]
 8000e50:	43db      	mvns	r3, r3
 8000e52:	491e      	ldr	r1, [pc, #120]	@ (8000ecc <HAL_GPIO_Init+0x2d0>)
 8000e54:	4013      	ands	r3, r2
 8000e56:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000e58:	683b      	ldr	r3, [r7, #0]
 8000e5a:	685b      	ldr	r3, [r3, #4]
 8000e5c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000e60:	2b00      	cmp	r3, #0
 8000e62:	d006      	beq.n	8000e72 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000e64:	4b19      	ldr	r3, [pc, #100]	@ (8000ecc <HAL_GPIO_Init+0x2d0>)
 8000e66:	685a      	ldr	r2, [r3, #4]
 8000e68:	4918      	ldr	r1, [pc, #96]	@ (8000ecc <HAL_GPIO_Init+0x2d0>)
 8000e6a:	69bb      	ldr	r3, [r7, #24]
 8000e6c:	4313      	orrs	r3, r2
 8000e6e:	604b      	str	r3, [r1, #4]
 8000e70:	e006      	b.n	8000e80 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000e72:	4b16      	ldr	r3, [pc, #88]	@ (8000ecc <HAL_GPIO_Init+0x2d0>)
 8000e74:	685a      	ldr	r2, [r3, #4]
 8000e76:	69bb      	ldr	r3, [r7, #24]
 8000e78:	43db      	mvns	r3, r3
 8000e7a:	4914      	ldr	r1, [pc, #80]	@ (8000ecc <HAL_GPIO_Init+0x2d0>)
 8000e7c:	4013      	ands	r3, r2
 8000e7e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000e80:	683b      	ldr	r3, [r7, #0]
 8000e82:	685b      	ldr	r3, [r3, #4]
 8000e84:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000e88:	2b00      	cmp	r3, #0
 8000e8a:	d021      	beq.n	8000ed0 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000e8c:	4b0f      	ldr	r3, [pc, #60]	@ (8000ecc <HAL_GPIO_Init+0x2d0>)
 8000e8e:	681a      	ldr	r2, [r3, #0]
 8000e90:	490e      	ldr	r1, [pc, #56]	@ (8000ecc <HAL_GPIO_Init+0x2d0>)
 8000e92:	69bb      	ldr	r3, [r7, #24]
 8000e94:	4313      	orrs	r3, r2
 8000e96:	600b      	str	r3, [r1, #0]
 8000e98:	e021      	b.n	8000ede <HAL_GPIO_Init+0x2e2>
 8000e9a:	bf00      	nop
 8000e9c:	10320000 	.word	0x10320000
 8000ea0:	10310000 	.word	0x10310000
 8000ea4:	10220000 	.word	0x10220000
 8000ea8:	10210000 	.word	0x10210000
 8000eac:	10120000 	.word	0x10120000
 8000eb0:	10110000 	.word	0x10110000
 8000eb4:	40021000 	.word	0x40021000
 8000eb8:	40010000 	.word	0x40010000
 8000ebc:	40010800 	.word	0x40010800
 8000ec0:	40010c00 	.word	0x40010c00
 8000ec4:	40011000 	.word	0x40011000
 8000ec8:	40011400 	.word	0x40011400
 8000ecc:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000ed0:	4b0b      	ldr	r3, [pc, #44]	@ (8000f00 <HAL_GPIO_Init+0x304>)
 8000ed2:	681a      	ldr	r2, [r3, #0]
 8000ed4:	69bb      	ldr	r3, [r7, #24]
 8000ed6:	43db      	mvns	r3, r3
 8000ed8:	4909      	ldr	r1, [pc, #36]	@ (8000f00 <HAL_GPIO_Init+0x304>)
 8000eda:	4013      	ands	r3, r2
 8000edc:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8000ede:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ee0:	3301      	adds	r3, #1
 8000ee2:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000ee4:	683b      	ldr	r3, [r7, #0]
 8000ee6:	681a      	ldr	r2, [r3, #0]
 8000ee8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000eea:	fa22 f303 	lsr.w	r3, r2, r3
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	f47f ae8e 	bne.w	8000c10 <HAL_GPIO_Init+0x14>
  }
}
 8000ef4:	bf00      	nop
 8000ef6:	bf00      	nop
 8000ef8:	372c      	adds	r7, #44	@ 0x2c
 8000efa:	46bd      	mov	sp, r7
 8000efc:	bc80      	pop	{r7}
 8000efe:	4770      	bx	lr
 8000f00:	40010400 	.word	0x40010400

08000f04 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8000f04:	b580      	push	{r7, lr}
 8000f06:	b084      	sub	sp, #16
 8000f08:	af00      	add	r7, sp, #0
 8000f0a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	2b00      	cmp	r3, #0
 8000f10:	d101      	bne.n	8000f16 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8000f12:	2301      	movs	r3, #1
 8000f14:	e12b      	b.n	800116e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8000f1c:	b2db      	uxtb	r3, r3
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	d106      	bne.n	8000f30 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	2200      	movs	r2, #0
 8000f26:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8000f2a:	6878      	ldr	r0, [r7, #4]
 8000f2c:	f7ff fb92 	bl	8000654 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	2224      	movs	r2, #36	@ 0x24
 8000f34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	681b      	ldr	r3, [r3, #0]
 8000f3c:	681a      	ldr	r2, [r3, #0]
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	681b      	ldr	r3, [r3, #0]
 8000f42:	f022 0201 	bic.w	r2, r2, #1
 8000f46:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	681a      	ldr	r2, [r3, #0]
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	681b      	ldr	r3, [r3, #0]
 8000f52:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8000f56:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	681a      	ldr	r2, [r3, #0]
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	681b      	ldr	r3, [r3, #0]
 8000f62:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8000f66:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8000f68:	f001 f842 	bl	8001ff0 <HAL_RCC_GetPCLK1Freq>
 8000f6c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	685b      	ldr	r3, [r3, #4]
 8000f72:	4a81      	ldr	r2, [pc, #516]	@ (8001178 <HAL_I2C_Init+0x274>)
 8000f74:	4293      	cmp	r3, r2
 8000f76:	d807      	bhi.n	8000f88 <HAL_I2C_Init+0x84>
 8000f78:	68fb      	ldr	r3, [r7, #12]
 8000f7a:	4a80      	ldr	r2, [pc, #512]	@ (800117c <HAL_I2C_Init+0x278>)
 8000f7c:	4293      	cmp	r3, r2
 8000f7e:	bf94      	ite	ls
 8000f80:	2301      	movls	r3, #1
 8000f82:	2300      	movhi	r3, #0
 8000f84:	b2db      	uxtb	r3, r3
 8000f86:	e006      	b.n	8000f96 <HAL_I2C_Init+0x92>
 8000f88:	68fb      	ldr	r3, [r7, #12]
 8000f8a:	4a7d      	ldr	r2, [pc, #500]	@ (8001180 <HAL_I2C_Init+0x27c>)
 8000f8c:	4293      	cmp	r3, r2
 8000f8e:	bf94      	ite	ls
 8000f90:	2301      	movls	r3, #1
 8000f92:	2300      	movhi	r3, #0
 8000f94:	b2db      	uxtb	r3, r3
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d001      	beq.n	8000f9e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8000f9a:	2301      	movs	r3, #1
 8000f9c:	e0e7      	b.n	800116e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8000f9e:	68fb      	ldr	r3, [r7, #12]
 8000fa0:	4a78      	ldr	r2, [pc, #480]	@ (8001184 <HAL_I2C_Init+0x280>)
 8000fa2:	fba2 2303 	umull	r2, r3, r2, r3
 8000fa6:	0c9b      	lsrs	r3, r3, #18
 8000fa8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	681b      	ldr	r3, [r3, #0]
 8000fae:	685b      	ldr	r3, [r3, #4]
 8000fb0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	68ba      	ldr	r2, [r7, #8]
 8000fba:	430a      	orrs	r2, r1
 8000fbc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	681b      	ldr	r3, [r3, #0]
 8000fc2:	6a1b      	ldr	r3, [r3, #32]
 8000fc4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	685b      	ldr	r3, [r3, #4]
 8000fcc:	4a6a      	ldr	r2, [pc, #424]	@ (8001178 <HAL_I2C_Init+0x274>)
 8000fce:	4293      	cmp	r3, r2
 8000fd0:	d802      	bhi.n	8000fd8 <HAL_I2C_Init+0xd4>
 8000fd2:	68bb      	ldr	r3, [r7, #8]
 8000fd4:	3301      	adds	r3, #1
 8000fd6:	e009      	b.n	8000fec <HAL_I2C_Init+0xe8>
 8000fd8:	68bb      	ldr	r3, [r7, #8]
 8000fda:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8000fde:	fb02 f303 	mul.w	r3, r2, r3
 8000fe2:	4a69      	ldr	r2, [pc, #420]	@ (8001188 <HAL_I2C_Init+0x284>)
 8000fe4:	fba2 2303 	umull	r2, r3, r2, r3
 8000fe8:	099b      	lsrs	r3, r3, #6
 8000fea:	3301      	adds	r3, #1
 8000fec:	687a      	ldr	r2, [r7, #4]
 8000fee:	6812      	ldr	r2, [r2, #0]
 8000ff0:	430b      	orrs	r3, r1
 8000ff2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	69db      	ldr	r3, [r3, #28]
 8000ffa:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8000ffe:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	685b      	ldr	r3, [r3, #4]
 8001006:	495c      	ldr	r1, [pc, #368]	@ (8001178 <HAL_I2C_Init+0x274>)
 8001008:	428b      	cmp	r3, r1
 800100a:	d819      	bhi.n	8001040 <HAL_I2C_Init+0x13c>
 800100c:	68fb      	ldr	r3, [r7, #12]
 800100e:	1e59      	subs	r1, r3, #1
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	685b      	ldr	r3, [r3, #4]
 8001014:	005b      	lsls	r3, r3, #1
 8001016:	fbb1 f3f3 	udiv	r3, r1, r3
 800101a:	1c59      	adds	r1, r3, #1
 800101c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8001020:	400b      	ands	r3, r1
 8001022:	2b00      	cmp	r3, #0
 8001024:	d00a      	beq.n	800103c <HAL_I2C_Init+0x138>
 8001026:	68fb      	ldr	r3, [r7, #12]
 8001028:	1e59      	subs	r1, r3, #1
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	685b      	ldr	r3, [r3, #4]
 800102e:	005b      	lsls	r3, r3, #1
 8001030:	fbb1 f3f3 	udiv	r3, r1, r3
 8001034:	3301      	adds	r3, #1
 8001036:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800103a:	e051      	b.n	80010e0 <HAL_I2C_Init+0x1dc>
 800103c:	2304      	movs	r3, #4
 800103e:	e04f      	b.n	80010e0 <HAL_I2C_Init+0x1dc>
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	689b      	ldr	r3, [r3, #8]
 8001044:	2b00      	cmp	r3, #0
 8001046:	d111      	bne.n	800106c <HAL_I2C_Init+0x168>
 8001048:	68fb      	ldr	r3, [r7, #12]
 800104a:	1e58      	subs	r0, r3, #1
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	6859      	ldr	r1, [r3, #4]
 8001050:	460b      	mov	r3, r1
 8001052:	005b      	lsls	r3, r3, #1
 8001054:	440b      	add	r3, r1
 8001056:	fbb0 f3f3 	udiv	r3, r0, r3
 800105a:	3301      	adds	r3, #1
 800105c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001060:	2b00      	cmp	r3, #0
 8001062:	bf0c      	ite	eq
 8001064:	2301      	moveq	r3, #1
 8001066:	2300      	movne	r3, #0
 8001068:	b2db      	uxtb	r3, r3
 800106a:	e012      	b.n	8001092 <HAL_I2C_Init+0x18e>
 800106c:	68fb      	ldr	r3, [r7, #12]
 800106e:	1e58      	subs	r0, r3, #1
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	6859      	ldr	r1, [r3, #4]
 8001074:	460b      	mov	r3, r1
 8001076:	009b      	lsls	r3, r3, #2
 8001078:	440b      	add	r3, r1
 800107a:	0099      	lsls	r1, r3, #2
 800107c:	440b      	add	r3, r1
 800107e:	fbb0 f3f3 	udiv	r3, r0, r3
 8001082:	3301      	adds	r3, #1
 8001084:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001088:	2b00      	cmp	r3, #0
 800108a:	bf0c      	ite	eq
 800108c:	2301      	moveq	r3, #1
 800108e:	2300      	movne	r3, #0
 8001090:	b2db      	uxtb	r3, r3
 8001092:	2b00      	cmp	r3, #0
 8001094:	d001      	beq.n	800109a <HAL_I2C_Init+0x196>
 8001096:	2301      	movs	r3, #1
 8001098:	e022      	b.n	80010e0 <HAL_I2C_Init+0x1dc>
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	689b      	ldr	r3, [r3, #8]
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d10e      	bne.n	80010c0 <HAL_I2C_Init+0x1bc>
 80010a2:	68fb      	ldr	r3, [r7, #12]
 80010a4:	1e58      	subs	r0, r3, #1
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	6859      	ldr	r1, [r3, #4]
 80010aa:	460b      	mov	r3, r1
 80010ac:	005b      	lsls	r3, r3, #1
 80010ae:	440b      	add	r3, r1
 80010b0:	fbb0 f3f3 	udiv	r3, r0, r3
 80010b4:	3301      	adds	r3, #1
 80010b6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80010ba:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80010be:	e00f      	b.n	80010e0 <HAL_I2C_Init+0x1dc>
 80010c0:	68fb      	ldr	r3, [r7, #12]
 80010c2:	1e58      	subs	r0, r3, #1
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	6859      	ldr	r1, [r3, #4]
 80010c8:	460b      	mov	r3, r1
 80010ca:	009b      	lsls	r3, r3, #2
 80010cc:	440b      	add	r3, r1
 80010ce:	0099      	lsls	r1, r3, #2
 80010d0:	440b      	add	r3, r1
 80010d2:	fbb0 f3f3 	udiv	r3, r0, r3
 80010d6:	3301      	adds	r3, #1
 80010d8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80010dc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80010e0:	6879      	ldr	r1, [r7, #4]
 80010e2:	6809      	ldr	r1, [r1, #0]
 80010e4:	4313      	orrs	r3, r2
 80010e6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	69da      	ldr	r2, [r3, #28]
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	6a1b      	ldr	r3, [r3, #32]
 80010fa:	431a      	orrs	r2, r3
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	430a      	orrs	r2, r1
 8001102:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	689b      	ldr	r3, [r3, #8]
 800110a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800110e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8001112:	687a      	ldr	r2, [r7, #4]
 8001114:	6911      	ldr	r1, [r2, #16]
 8001116:	687a      	ldr	r2, [r7, #4]
 8001118:	68d2      	ldr	r2, [r2, #12]
 800111a:	4311      	orrs	r1, r2
 800111c:	687a      	ldr	r2, [r7, #4]
 800111e:	6812      	ldr	r2, [r2, #0]
 8001120:	430b      	orrs	r3, r1
 8001122:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	68db      	ldr	r3, [r3, #12]
 800112a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	695a      	ldr	r2, [r3, #20]
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	699b      	ldr	r3, [r3, #24]
 8001136:	431a      	orrs	r2, r3
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	430a      	orrs	r2, r1
 800113e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	681a      	ldr	r2, [r3, #0]
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	f042 0201 	orr.w	r2, r2, #1
 800114e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	2200      	movs	r2, #0
 8001154:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	2220      	movs	r2, #32
 800115a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	2200      	movs	r2, #0
 8001162:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	2200      	movs	r2, #0
 8001168:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 800116c:	2300      	movs	r3, #0
}
 800116e:	4618      	mov	r0, r3
 8001170:	3710      	adds	r7, #16
 8001172:	46bd      	mov	sp, r7
 8001174:	bd80      	pop	{r7, pc}
 8001176:	bf00      	nop
 8001178:	000186a0 	.word	0x000186a0
 800117c:	001e847f 	.word	0x001e847f
 8001180:	003d08ff 	.word	0x003d08ff
 8001184:	431bde83 	.word	0x431bde83
 8001188:	10624dd3 	.word	0x10624dd3

0800118c <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800118c:	b580      	push	{r7, lr}
 800118e:	b088      	sub	sp, #32
 8001190:	af02      	add	r7, sp, #8
 8001192:	60f8      	str	r0, [r7, #12]
 8001194:	4608      	mov	r0, r1
 8001196:	4611      	mov	r1, r2
 8001198:	461a      	mov	r2, r3
 800119a:	4603      	mov	r3, r0
 800119c:	817b      	strh	r3, [r7, #10]
 800119e:	460b      	mov	r3, r1
 80011a0:	813b      	strh	r3, [r7, #8]
 80011a2:	4613      	mov	r3, r2
 80011a4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80011a6:	f7ff fc17 	bl	80009d8 <HAL_GetTick>
 80011aa:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80011ac:	68fb      	ldr	r3, [r7, #12]
 80011ae:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80011b2:	b2db      	uxtb	r3, r3
 80011b4:	2b20      	cmp	r3, #32
 80011b6:	f040 80d9 	bne.w	800136c <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80011ba:	697b      	ldr	r3, [r7, #20]
 80011bc:	9300      	str	r3, [sp, #0]
 80011be:	2319      	movs	r3, #25
 80011c0:	2201      	movs	r2, #1
 80011c2:	496d      	ldr	r1, [pc, #436]	@ (8001378 <HAL_I2C_Mem_Write+0x1ec>)
 80011c4:	68f8      	ldr	r0, [r7, #12]
 80011c6:	f000 f971 	bl	80014ac <I2C_WaitOnFlagUntilTimeout>
 80011ca:	4603      	mov	r3, r0
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	d001      	beq.n	80011d4 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80011d0:	2302      	movs	r3, #2
 80011d2:	e0cc      	b.n	800136e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80011d4:	68fb      	ldr	r3, [r7, #12]
 80011d6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80011da:	2b01      	cmp	r3, #1
 80011dc:	d101      	bne.n	80011e2 <HAL_I2C_Mem_Write+0x56>
 80011de:	2302      	movs	r3, #2
 80011e0:	e0c5      	b.n	800136e <HAL_I2C_Mem_Write+0x1e2>
 80011e2:	68fb      	ldr	r3, [r7, #12]
 80011e4:	2201      	movs	r2, #1
 80011e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80011ea:	68fb      	ldr	r3, [r7, #12]
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	f003 0301 	and.w	r3, r3, #1
 80011f4:	2b01      	cmp	r3, #1
 80011f6:	d007      	beq.n	8001208 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80011f8:	68fb      	ldr	r3, [r7, #12]
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	681a      	ldr	r2, [r3, #0]
 80011fe:	68fb      	ldr	r3, [r7, #12]
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	f042 0201 	orr.w	r2, r2, #1
 8001206:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001208:	68fb      	ldr	r3, [r7, #12]
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	681a      	ldr	r2, [r3, #0]
 800120e:	68fb      	ldr	r3, [r7, #12]
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001216:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001218:	68fb      	ldr	r3, [r7, #12]
 800121a:	2221      	movs	r2, #33	@ 0x21
 800121c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001220:	68fb      	ldr	r3, [r7, #12]
 8001222:	2240      	movs	r2, #64	@ 0x40
 8001224:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001228:	68fb      	ldr	r3, [r7, #12]
 800122a:	2200      	movs	r2, #0
 800122c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800122e:	68fb      	ldr	r3, [r7, #12]
 8001230:	6a3a      	ldr	r2, [r7, #32]
 8001232:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8001234:	68fb      	ldr	r3, [r7, #12]
 8001236:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8001238:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800123a:	68fb      	ldr	r3, [r7, #12]
 800123c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800123e:	b29a      	uxth	r2, r3
 8001240:	68fb      	ldr	r3, [r7, #12]
 8001242:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001244:	68fb      	ldr	r3, [r7, #12]
 8001246:	4a4d      	ldr	r2, [pc, #308]	@ (800137c <HAL_I2C_Mem_Write+0x1f0>)
 8001248:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800124a:	88f8      	ldrh	r0, [r7, #6]
 800124c:	893a      	ldrh	r2, [r7, #8]
 800124e:	8979      	ldrh	r1, [r7, #10]
 8001250:	697b      	ldr	r3, [r7, #20]
 8001252:	9301      	str	r3, [sp, #4]
 8001254:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001256:	9300      	str	r3, [sp, #0]
 8001258:	4603      	mov	r3, r0
 800125a:	68f8      	ldr	r0, [r7, #12]
 800125c:	f000 f890 	bl	8001380 <I2C_RequestMemoryWrite>
 8001260:	4603      	mov	r3, r0
 8001262:	2b00      	cmp	r3, #0
 8001264:	d052      	beq.n	800130c <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8001266:	2301      	movs	r3, #1
 8001268:	e081      	b.n	800136e <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800126a:	697a      	ldr	r2, [r7, #20]
 800126c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800126e:	68f8      	ldr	r0, [r7, #12]
 8001270:	f000 fa36 	bl	80016e0 <I2C_WaitOnTXEFlagUntilTimeout>
 8001274:	4603      	mov	r3, r0
 8001276:	2b00      	cmp	r3, #0
 8001278:	d00d      	beq.n	8001296 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800127a:	68fb      	ldr	r3, [r7, #12]
 800127c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800127e:	2b04      	cmp	r3, #4
 8001280:	d107      	bne.n	8001292 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001282:	68fb      	ldr	r3, [r7, #12]
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	681a      	ldr	r2, [r3, #0]
 8001288:	68fb      	ldr	r3, [r7, #12]
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001290:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8001292:	2301      	movs	r3, #1
 8001294:	e06b      	b.n	800136e <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001296:	68fb      	ldr	r3, [r7, #12]
 8001298:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800129a:	781a      	ldrb	r2, [r3, #0]
 800129c:	68fb      	ldr	r3, [r7, #12]
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80012a2:	68fb      	ldr	r3, [r7, #12]
 80012a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80012a6:	1c5a      	adds	r2, r3, #1
 80012a8:	68fb      	ldr	r3, [r7, #12]
 80012aa:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 80012ac:	68fb      	ldr	r3, [r7, #12]
 80012ae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80012b0:	3b01      	subs	r3, #1
 80012b2:	b29a      	uxth	r2, r3
 80012b4:	68fb      	ldr	r3, [r7, #12]
 80012b6:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80012b8:	68fb      	ldr	r3, [r7, #12]
 80012ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80012bc:	b29b      	uxth	r3, r3
 80012be:	3b01      	subs	r3, #1
 80012c0:	b29a      	uxth	r2, r3
 80012c2:	68fb      	ldr	r3, [r7, #12]
 80012c4:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80012c6:	68fb      	ldr	r3, [r7, #12]
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	695b      	ldr	r3, [r3, #20]
 80012cc:	f003 0304 	and.w	r3, r3, #4
 80012d0:	2b04      	cmp	r3, #4
 80012d2:	d11b      	bne.n	800130c <HAL_I2C_Mem_Write+0x180>
 80012d4:	68fb      	ldr	r3, [r7, #12]
 80012d6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d017      	beq.n	800130c <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80012dc:	68fb      	ldr	r3, [r7, #12]
 80012de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80012e0:	781a      	ldrb	r2, [r3, #0]
 80012e2:	68fb      	ldr	r3, [r7, #12]
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80012e8:	68fb      	ldr	r3, [r7, #12]
 80012ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80012ec:	1c5a      	adds	r2, r3, #1
 80012ee:	68fb      	ldr	r3, [r7, #12]
 80012f0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80012f2:	68fb      	ldr	r3, [r7, #12]
 80012f4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80012f6:	3b01      	subs	r3, #1
 80012f8:	b29a      	uxth	r2, r3
 80012fa:	68fb      	ldr	r3, [r7, #12]
 80012fc:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80012fe:	68fb      	ldr	r3, [r7, #12]
 8001300:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001302:	b29b      	uxth	r3, r3
 8001304:	3b01      	subs	r3, #1
 8001306:	b29a      	uxth	r2, r3
 8001308:	68fb      	ldr	r3, [r7, #12]
 800130a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 800130c:	68fb      	ldr	r3, [r7, #12]
 800130e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001310:	2b00      	cmp	r3, #0
 8001312:	d1aa      	bne.n	800126a <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001314:	697a      	ldr	r2, [r7, #20]
 8001316:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001318:	68f8      	ldr	r0, [r7, #12]
 800131a:	f000 fa29 	bl	8001770 <I2C_WaitOnBTFFlagUntilTimeout>
 800131e:	4603      	mov	r3, r0
 8001320:	2b00      	cmp	r3, #0
 8001322:	d00d      	beq.n	8001340 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001324:	68fb      	ldr	r3, [r7, #12]
 8001326:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001328:	2b04      	cmp	r3, #4
 800132a:	d107      	bne.n	800133c <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800132c:	68fb      	ldr	r3, [r7, #12]
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	681a      	ldr	r2, [r3, #0]
 8001332:	68fb      	ldr	r3, [r7, #12]
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800133a:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800133c:	2301      	movs	r3, #1
 800133e:	e016      	b.n	800136e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001340:	68fb      	ldr	r3, [r7, #12]
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	681a      	ldr	r2, [r3, #0]
 8001346:	68fb      	ldr	r3, [r7, #12]
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800134e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001350:	68fb      	ldr	r3, [r7, #12]
 8001352:	2220      	movs	r2, #32
 8001354:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001358:	68fb      	ldr	r3, [r7, #12]
 800135a:	2200      	movs	r2, #0
 800135c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001360:	68fb      	ldr	r3, [r7, #12]
 8001362:	2200      	movs	r2, #0
 8001364:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8001368:	2300      	movs	r3, #0
 800136a:	e000      	b.n	800136e <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 800136c:	2302      	movs	r3, #2
  }
}
 800136e:	4618      	mov	r0, r3
 8001370:	3718      	adds	r7, #24
 8001372:	46bd      	mov	sp, r7
 8001374:	bd80      	pop	{r7, pc}
 8001376:	bf00      	nop
 8001378:	00100002 	.word	0x00100002
 800137c:	ffff0000 	.word	0xffff0000

08001380 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8001380:	b580      	push	{r7, lr}
 8001382:	b088      	sub	sp, #32
 8001384:	af02      	add	r7, sp, #8
 8001386:	60f8      	str	r0, [r7, #12]
 8001388:	4608      	mov	r0, r1
 800138a:	4611      	mov	r1, r2
 800138c:	461a      	mov	r2, r3
 800138e:	4603      	mov	r3, r0
 8001390:	817b      	strh	r3, [r7, #10]
 8001392:	460b      	mov	r3, r1
 8001394:	813b      	strh	r3, [r7, #8]
 8001396:	4613      	mov	r3, r2
 8001398:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800139a:	68fb      	ldr	r3, [r7, #12]
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	681a      	ldr	r2, [r3, #0]
 80013a0:	68fb      	ldr	r3, [r7, #12]
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80013a8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80013aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013ac:	9300      	str	r3, [sp, #0]
 80013ae:	6a3b      	ldr	r3, [r7, #32]
 80013b0:	2200      	movs	r2, #0
 80013b2:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80013b6:	68f8      	ldr	r0, [r7, #12]
 80013b8:	f000 f878 	bl	80014ac <I2C_WaitOnFlagUntilTimeout>
 80013bc:	4603      	mov	r3, r0
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d00d      	beq.n	80013de <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80013c2:	68fb      	ldr	r3, [r7, #12]
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80013cc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80013d0:	d103      	bne.n	80013da <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80013d2:	68fb      	ldr	r3, [r7, #12]
 80013d4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80013d8:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80013da:	2303      	movs	r3, #3
 80013dc:	e05f      	b.n	800149e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80013de:	897b      	ldrh	r3, [r7, #10]
 80013e0:	b2db      	uxtb	r3, r3
 80013e2:	461a      	mov	r2, r3
 80013e4:	68fb      	ldr	r3, [r7, #12]
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80013ec:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80013ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013f0:	6a3a      	ldr	r2, [r7, #32]
 80013f2:	492d      	ldr	r1, [pc, #180]	@ (80014a8 <I2C_RequestMemoryWrite+0x128>)
 80013f4:	68f8      	ldr	r0, [r7, #12]
 80013f6:	f000 f8d3 	bl	80015a0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80013fa:	4603      	mov	r3, r0
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d001      	beq.n	8001404 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8001400:	2301      	movs	r3, #1
 8001402:	e04c      	b.n	800149e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001404:	2300      	movs	r3, #0
 8001406:	617b      	str	r3, [r7, #20]
 8001408:	68fb      	ldr	r3, [r7, #12]
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	695b      	ldr	r3, [r3, #20]
 800140e:	617b      	str	r3, [r7, #20]
 8001410:	68fb      	ldr	r3, [r7, #12]
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	699b      	ldr	r3, [r3, #24]
 8001416:	617b      	str	r3, [r7, #20]
 8001418:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800141a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800141c:	6a39      	ldr	r1, [r7, #32]
 800141e:	68f8      	ldr	r0, [r7, #12]
 8001420:	f000 f95e 	bl	80016e0 <I2C_WaitOnTXEFlagUntilTimeout>
 8001424:	4603      	mov	r3, r0
 8001426:	2b00      	cmp	r3, #0
 8001428:	d00d      	beq.n	8001446 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800142a:	68fb      	ldr	r3, [r7, #12]
 800142c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800142e:	2b04      	cmp	r3, #4
 8001430:	d107      	bne.n	8001442 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001432:	68fb      	ldr	r3, [r7, #12]
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	681a      	ldr	r2, [r3, #0]
 8001438:	68fb      	ldr	r3, [r7, #12]
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001440:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8001442:	2301      	movs	r3, #1
 8001444:	e02b      	b.n	800149e <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001446:	88fb      	ldrh	r3, [r7, #6]
 8001448:	2b01      	cmp	r3, #1
 800144a:	d105      	bne.n	8001458 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800144c:	893b      	ldrh	r3, [r7, #8]
 800144e:	b2da      	uxtb	r2, r3
 8001450:	68fb      	ldr	r3, [r7, #12]
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	611a      	str	r2, [r3, #16]
 8001456:	e021      	b.n	800149c <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8001458:	893b      	ldrh	r3, [r7, #8]
 800145a:	0a1b      	lsrs	r3, r3, #8
 800145c:	b29b      	uxth	r3, r3
 800145e:	b2da      	uxtb	r2, r3
 8001460:	68fb      	ldr	r3, [r7, #12]
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001466:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001468:	6a39      	ldr	r1, [r7, #32]
 800146a:	68f8      	ldr	r0, [r7, #12]
 800146c:	f000 f938 	bl	80016e0 <I2C_WaitOnTXEFlagUntilTimeout>
 8001470:	4603      	mov	r3, r0
 8001472:	2b00      	cmp	r3, #0
 8001474:	d00d      	beq.n	8001492 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001476:	68fb      	ldr	r3, [r7, #12]
 8001478:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800147a:	2b04      	cmp	r3, #4
 800147c:	d107      	bne.n	800148e <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800147e:	68fb      	ldr	r3, [r7, #12]
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	681a      	ldr	r2, [r3, #0]
 8001484:	68fb      	ldr	r3, [r7, #12]
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800148c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800148e:	2301      	movs	r3, #1
 8001490:	e005      	b.n	800149e <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8001492:	893b      	ldrh	r3, [r7, #8]
 8001494:	b2da      	uxtb	r2, r3
 8001496:	68fb      	ldr	r3, [r7, #12]
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 800149c:	2300      	movs	r3, #0
}
 800149e:	4618      	mov	r0, r3
 80014a0:	3718      	adds	r7, #24
 80014a2:	46bd      	mov	sp, r7
 80014a4:	bd80      	pop	{r7, pc}
 80014a6:	bf00      	nop
 80014a8:	00010002 	.word	0x00010002

080014ac <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80014ac:	b580      	push	{r7, lr}
 80014ae:	b084      	sub	sp, #16
 80014b0:	af00      	add	r7, sp, #0
 80014b2:	60f8      	str	r0, [r7, #12]
 80014b4:	60b9      	str	r1, [r7, #8]
 80014b6:	603b      	str	r3, [r7, #0]
 80014b8:	4613      	mov	r3, r2
 80014ba:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80014bc:	e048      	b.n	8001550 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80014be:	683b      	ldr	r3, [r7, #0]
 80014c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80014c4:	d044      	beq.n	8001550 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80014c6:	f7ff fa87 	bl	80009d8 <HAL_GetTick>
 80014ca:	4602      	mov	r2, r0
 80014cc:	69bb      	ldr	r3, [r7, #24]
 80014ce:	1ad3      	subs	r3, r2, r3
 80014d0:	683a      	ldr	r2, [r7, #0]
 80014d2:	429a      	cmp	r2, r3
 80014d4:	d302      	bcc.n	80014dc <I2C_WaitOnFlagUntilTimeout+0x30>
 80014d6:	683b      	ldr	r3, [r7, #0]
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d139      	bne.n	8001550 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80014dc:	68bb      	ldr	r3, [r7, #8]
 80014de:	0c1b      	lsrs	r3, r3, #16
 80014e0:	b2db      	uxtb	r3, r3
 80014e2:	2b01      	cmp	r3, #1
 80014e4:	d10d      	bne.n	8001502 <I2C_WaitOnFlagUntilTimeout+0x56>
 80014e6:	68fb      	ldr	r3, [r7, #12]
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	695b      	ldr	r3, [r3, #20]
 80014ec:	43da      	mvns	r2, r3
 80014ee:	68bb      	ldr	r3, [r7, #8]
 80014f0:	4013      	ands	r3, r2
 80014f2:	b29b      	uxth	r3, r3
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	bf0c      	ite	eq
 80014f8:	2301      	moveq	r3, #1
 80014fa:	2300      	movne	r3, #0
 80014fc:	b2db      	uxtb	r3, r3
 80014fe:	461a      	mov	r2, r3
 8001500:	e00c      	b.n	800151c <I2C_WaitOnFlagUntilTimeout+0x70>
 8001502:	68fb      	ldr	r3, [r7, #12]
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	699b      	ldr	r3, [r3, #24]
 8001508:	43da      	mvns	r2, r3
 800150a:	68bb      	ldr	r3, [r7, #8]
 800150c:	4013      	ands	r3, r2
 800150e:	b29b      	uxth	r3, r3
 8001510:	2b00      	cmp	r3, #0
 8001512:	bf0c      	ite	eq
 8001514:	2301      	moveq	r3, #1
 8001516:	2300      	movne	r3, #0
 8001518:	b2db      	uxtb	r3, r3
 800151a:	461a      	mov	r2, r3
 800151c:	79fb      	ldrb	r3, [r7, #7]
 800151e:	429a      	cmp	r2, r3
 8001520:	d116      	bne.n	8001550 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8001522:	68fb      	ldr	r3, [r7, #12]
 8001524:	2200      	movs	r2, #0
 8001526:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8001528:	68fb      	ldr	r3, [r7, #12]
 800152a:	2220      	movs	r2, #32
 800152c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8001530:	68fb      	ldr	r3, [r7, #12]
 8001532:	2200      	movs	r2, #0
 8001534:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8001538:	68fb      	ldr	r3, [r7, #12]
 800153a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800153c:	f043 0220 	orr.w	r2, r3, #32
 8001540:	68fb      	ldr	r3, [r7, #12]
 8001542:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001544:	68fb      	ldr	r3, [r7, #12]
 8001546:	2200      	movs	r2, #0
 8001548:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800154c:	2301      	movs	r3, #1
 800154e:	e023      	b.n	8001598 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001550:	68bb      	ldr	r3, [r7, #8]
 8001552:	0c1b      	lsrs	r3, r3, #16
 8001554:	b2db      	uxtb	r3, r3
 8001556:	2b01      	cmp	r3, #1
 8001558:	d10d      	bne.n	8001576 <I2C_WaitOnFlagUntilTimeout+0xca>
 800155a:	68fb      	ldr	r3, [r7, #12]
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	695b      	ldr	r3, [r3, #20]
 8001560:	43da      	mvns	r2, r3
 8001562:	68bb      	ldr	r3, [r7, #8]
 8001564:	4013      	ands	r3, r2
 8001566:	b29b      	uxth	r3, r3
 8001568:	2b00      	cmp	r3, #0
 800156a:	bf0c      	ite	eq
 800156c:	2301      	moveq	r3, #1
 800156e:	2300      	movne	r3, #0
 8001570:	b2db      	uxtb	r3, r3
 8001572:	461a      	mov	r2, r3
 8001574:	e00c      	b.n	8001590 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8001576:	68fb      	ldr	r3, [r7, #12]
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	699b      	ldr	r3, [r3, #24]
 800157c:	43da      	mvns	r2, r3
 800157e:	68bb      	ldr	r3, [r7, #8]
 8001580:	4013      	ands	r3, r2
 8001582:	b29b      	uxth	r3, r3
 8001584:	2b00      	cmp	r3, #0
 8001586:	bf0c      	ite	eq
 8001588:	2301      	moveq	r3, #1
 800158a:	2300      	movne	r3, #0
 800158c:	b2db      	uxtb	r3, r3
 800158e:	461a      	mov	r2, r3
 8001590:	79fb      	ldrb	r3, [r7, #7]
 8001592:	429a      	cmp	r2, r3
 8001594:	d093      	beq.n	80014be <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8001596:	2300      	movs	r3, #0
}
 8001598:	4618      	mov	r0, r3
 800159a:	3710      	adds	r7, #16
 800159c:	46bd      	mov	sp, r7
 800159e:	bd80      	pop	{r7, pc}

080015a0 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80015a0:	b580      	push	{r7, lr}
 80015a2:	b084      	sub	sp, #16
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	60f8      	str	r0, [r7, #12]
 80015a8:	60b9      	str	r1, [r7, #8]
 80015aa:	607a      	str	r2, [r7, #4]
 80015ac:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80015ae:	e071      	b.n	8001694 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80015b0:	68fb      	ldr	r3, [r7, #12]
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	695b      	ldr	r3, [r3, #20]
 80015b6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80015ba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80015be:	d123      	bne.n	8001608 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80015c0:	68fb      	ldr	r3, [r7, #12]
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	681a      	ldr	r2, [r3, #0]
 80015c6:	68fb      	ldr	r3, [r7, #12]
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80015ce:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80015d0:	68fb      	ldr	r3, [r7, #12]
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80015d8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80015da:	68fb      	ldr	r3, [r7, #12]
 80015dc:	2200      	movs	r2, #0
 80015de:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80015e0:	68fb      	ldr	r3, [r7, #12]
 80015e2:	2220      	movs	r2, #32
 80015e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80015e8:	68fb      	ldr	r3, [r7, #12]
 80015ea:	2200      	movs	r2, #0
 80015ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80015f0:	68fb      	ldr	r3, [r7, #12]
 80015f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015f4:	f043 0204 	orr.w	r2, r3, #4
 80015f8:	68fb      	ldr	r3, [r7, #12]
 80015fa:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80015fc:	68fb      	ldr	r3, [r7, #12]
 80015fe:	2200      	movs	r2, #0
 8001600:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8001604:	2301      	movs	r3, #1
 8001606:	e067      	b.n	80016d8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800160e:	d041      	beq.n	8001694 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001610:	f7ff f9e2 	bl	80009d8 <HAL_GetTick>
 8001614:	4602      	mov	r2, r0
 8001616:	683b      	ldr	r3, [r7, #0]
 8001618:	1ad3      	subs	r3, r2, r3
 800161a:	687a      	ldr	r2, [r7, #4]
 800161c:	429a      	cmp	r2, r3
 800161e:	d302      	bcc.n	8001626 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	2b00      	cmp	r3, #0
 8001624:	d136      	bne.n	8001694 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8001626:	68bb      	ldr	r3, [r7, #8]
 8001628:	0c1b      	lsrs	r3, r3, #16
 800162a:	b2db      	uxtb	r3, r3
 800162c:	2b01      	cmp	r3, #1
 800162e:	d10c      	bne.n	800164a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8001630:	68fb      	ldr	r3, [r7, #12]
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	695b      	ldr	r3, [r3, #20]
 8001636:	43da      	mvns	r2, r3
 8001638:	68bb      	ldr	r3, [r7, #8]
 800163a:	4013      	ands	r3, r2
 800163c:	b29b      	uxth	r3, r3
 800163e:	2b00      	cmp	r3, #0
 8001640:	bf14      	ite	ne
 8001642:	2301      	movne	r3, #1
 8001644:	2300      	moveq	r3, #0
 8001646:	b2db      	uxtb	r3, r3
 8001648:	e00b      	b.n	8001662 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800164a:	68fb      	ldr	r3, [r7, #12]
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	699b      	ldr	r3, [r3, #24]
 8001650:	43da      	mvns	r2, r3
 8001652:	68bb      	ldr	r3, [r7, #8]
 8001654:	4013      	ands	r3, r2
 8001656:	b29b      	uxth	r3, r3
 8001658:	2b00      	cmp	r3, #0
 800165a:	bf14      	ite	ne
 800165c:	2301      	movne	r3, #1
 800165e:	2300      	moveq	r3, #0
 8001660:	b2db      	uxtb	r3, r3
 8001662:	2b00      	cmp	r3, #0
 8001664:	d016      	beq.n	8001694 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8001666:	68fb      	ldr	r3, [r7, #12]
 8001668:	2200      	movs	r2, #0
 800166a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800166c:	68fb      	ldr	r3, [r7, #12]
 800166e:	2220      	movs	r2, #32
 8001670:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001674:	68fb      	ldr	r3, [r7, #12]
 8001676:	2200      	movs	r2, #0
 8001678:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800167c:	68fb      	ldr	r3, [r7, #12]
 800167e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001680:	f043 0220 	orr.w	r2, r3, #32
 8001684:	68fb      	ldr	r3, [r7, #12]
 8001686:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001688:	68fb      	ldr	r3, [r7, #12]
 800168a:	2200      	movs	r2, #0
 800168c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8001690:	2301      	movs	r3, #1
 8001692:	e021      	b.n	80016d8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8001694:	68bb      	ldr	r3, [r7, #8]
 8001696:	0c1b      	lsrs	r3, r3, #16
 8001698:	b2db      	uxtb	r3, r3
 800169a:	2b01      	cmp	r3, #1
 800169c:	d10c      	bne.n	80016b8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800169e:	68fb      	ldr	r3, [r7, #12]
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	695b      	ldr	r3, [r3, #20]
 80016a4:	43da      	mvns	r2, r3
 80016a6:	68bb      	ldr	r3, [r7, #8]
 80016a8:	4013      	ands	r3, r2
 80016aa:	b29b      	uxth	r3, r3
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	bf14      	ite	ne
 80016b0:	2301      	movne	r3, #1
 80016b2:	2300      	moveq	r3, #0
 80016b4:	b2db      	uxtb	r3, r3
 80016b6:	e00b      	b.n	80016d0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80016b8:	68fb      	ldr	r3, [r7, #12]
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	699b      	ldr	r3, [r3, #24]
 80016be:	43da      	mvns	r2, r3
 80016c0:	68bb      	ldr	r3, [r7, #8]
 80016c2:	4013      	ands	r3, r2
 80016c4:	b29b      	uxth	r3, r3
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	bf14      	ite	ne
 80016ca:	2301      	movne	r3, #1
 80016cc:	2300      	moveq	r3, #0
 80016ce:	b2db      	uxtb	r3, r3
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	f47f af6d 	bne.w	80015b0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80016d6:	2300      	movs	r3, #0
}
 80016d8:	4618      	mov	r0, r3
 80016da:	3710      	adds	r7, #16
 80016dc:	46bd      	mov	sp, r7
 80016de:	bd80      	pop	{r7, pc}

080016e0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b084      	sub	sp, #16
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	60f8      	str	r0, [r7, #12]
 80016e8:	60b9      	str	r1, [r7, #8]
 80016ea:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80016ec:	e034      	b.n	8001758 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80016ee:	68f8      	ldr	r0, [r7, #12]
 80016f0:	f000 f886 	bl	8001800 <I2C_IsAcknowledgeFailed>
 80016f4:	4603      	mov	r3, r0
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d001      	beq.n	80016fe <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80016fa:	2301      	movs	r3, #1
 80016fc:	e034      	b.n	8001768 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80016fe:	68bb      	ldr	r3, [r7, #8]
 8001700:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001704:	d028      	beq.n	8001758 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001706:	f7ff f967 	bl	80009d8 <HAL_GetTick>
 800170a:	4602      	mov	r2, r0
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	1ad3      	subs	r3, r2, r3
 8001710:	68ba      	ldr	r2, [r7, #8]
 8001712:	429a      	cmp	r2, r3
 8001714:	d302      	bcc.n	800171c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8001716:	68bb      	ldr	r3, [r7, #8]
 8001718:	2b00      	cmp	r3, #0
 800171a:	d11d      	bne.n	8001758 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 800171c:	68fb      	ldr	r3, [r7, #12]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	695b      	ldr	r3, [r3, #20]
 8001722:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001726:	2b80      	cmp	r3, #128	@ 0x80
 8001728:	d016      	beq.n	8001758 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800172a:	68fb      	ldr	r3, [r7, #12]
 800172c:	2200      	movs	r2, #0
 800172e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8001730:	68fb      	ldr	r3, [r7, #12]
 8001732:	2220      	movs	r2, #32
 8001734:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001738:	68fb      	ldr	r3, [r7, #12]
 800173a:	2200      	movs	r2, #0
 800173c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001740:	68fb      	ldr	r3, [r7, #12]
 8001742:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001744:	f043 0220 	orr.w	r2, r3, #32
 8001748:	68fb      	ldr	r3, [r7, #12]
 800174a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800174c:	68fb      	ldr	r3, [r7, #12]
 800174e:	2200      	movs	r2, #0
 8001750:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8001754:	2301      	movs	r3, #1
 8001756:	e007      	b.n	8001768 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001758:	68fb      	ldr	r3, [r7, #12]
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	695b      	ldr	r3, [r3, #20]
 800175e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001762:	2b80      	cmp	r3, #128	@ 0x80
 8001764:	d1c3      	bne.n	80016ee <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8001766:	2300      	movs	r3, #0
}
 8001768:	4618      	mov	r0, r3
 800176a:	3710      	adds	r7, #16
 800176c:	46bd      	mov	sp, r7
 800176e:	bd80      	pop	{r7, pc}

08001770 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001770:	b580      	push	{r7, lr}
 8001772:	b084      	sub	sp, #16
 8001774:	af00      	add	r7, sp, #0
 8001776:	60f8      	str	r0, [r7, #12]
 8001778:	60b9      	str	r1, [r7, #8]
 800177a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800177c:	e034      	b.n	80017e8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800177e:	68f8      	ldr	r0, [r7, #12]
 8001780:	f000 f83e 	bl	8001800 <I2C_IsAcknowledgeFailed>
 8001784:	4603      	mov	r3, r0
 8001786:	2b00      	cmp	r3, #0
 8001788:	d001      	beq.n	800178e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800178a:	2301      	movs	r3, #1
 800178c:	e034      	b.n	80017f8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800178e:	68bb      	ldr	r3, [r7, #8]
 8001790:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001794:	d028      	beq.n	80017e8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001796:	f7ff f91f 	bl	80009d8 <HAL_GetTick>
 800179a:	4602      	mov	r2, r0
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	1ad3      	subs	r3, r2, r3
 80017a0:	68ba      	ldr	r2, [r7, #8]
 80017a2:	429a      	cmp	r2, r3
 80017a4:	d302      	bcc.n	80017ac <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80017a6:	68bb      	ldr	r3, [r7, #8]
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d11d      	bne.n	80017e8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80017ac:	68fb      	ldr	r3, [r7, #12]
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	695b      	ldr	r3, [r3, #20]
 80017b2:	f003 0304 	and.w	r3, r3, #4
 80017b6:	2b04      	cmp	r3, #4
 80017b8:	d016      	beq.n	80017e8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80017ba:	68fb      	ldr	r3, [r7, #12]
 80017bc:	2200      	movs	r2, #0
 80017be:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80017c0:	68fb      	ldr	r3, [r7, #12]
 80017c2:	2220      	movs	r2, #32
 80017c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80017c8:	68fb      	ldr	r3, [r7, #12]
 80017ca:	2200      	movs	r2, #0
 80017cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80017d0:	68fb      	ldr	r3, [r7, #12]
 80017d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017d4:	f043 0220 	orr.w	r2, r3, #32
 80017d8:	68fb      	ldr	r3, [r7, #12]
 80017da:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80017dc:	68fb      	ldr	r3, [r7, #12]
 80017de:	2200      	movs	r2, #0
 80017e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80017e4:	2301      	movs	r3, #1
 80017e6:	e007      	b.n	80017f8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80017e8:	68fb      	ldr	r3, [r7, #12]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	695b      	ldr	r3, [r3, #20]
 80017ee:	f003 0304 	and.w	r3, r3, #4
 80017f2:	2b04      	cmp	r3, #4
 80017f4:	d1c3      	bne.n	800177e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80017f6:	2300      	movs	r3, #0
}
 80017f8:	4618      	mov	r0, r3
 80017fa:	3710      	adds	r7, #16
 80017fc:	46bd      	mov	sp, r7
 80017fe:	bd80      	pop	{r7, pc}

08001800 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8001800:	b480      	push	{r7}
 8001802:	b083      	sub	sp, #12
 8001804:	af00      	add	r7, sp, #0
 8001806:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	695b      	ldr	r3, [r3, #20]
 800180e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001812:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001816:	d11b      	bne.n	8001850 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8001820:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	2200      	movs	r2, #0
 8001826:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	2220      	movs	r2, #32
 800182c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	2200      	movs	r2, #0
 8001834:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800183c:	f043 0204 	orr.w	r2, r3, #4
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	2200      	movs	r2, #0
 8001848:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800184c:	2301      	movs	r3, #1
 800184e:	e000      	b.n	8001852 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8001850:	2300      	movs	r3, #0
}
 8001852:	4618      	mov	r0, r3
 8001854:	370c      	adds	r7, #12
 8001856:	46bd      	mov	sp, r7
 8001858:	bc80      	pop	{r7}
 800185a:	4770      	bx	lr

0800185c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800185c:	b580      	push	{r7, lr}
 800185e:	b086      	sub	sp, #24
 8001860:	af00      	add	r7, sp, #0
 8001862:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	2b00      	cmp	r3, #0
 8001868:	d101      	bne.n	800186e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800186a:	2301      	movs	r3, #1
 800186c:	e272      	b.n	8001d54 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	f003 0301 	and.w	r3, r3, #1
 8001876:	2b00      	cmp	r3, #0
 8001878:	f000 8087 	beq.w	800198a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800187c:	4b92      	ldr	r3, [pc, #584]	@ (8001ac8 <HAL_RCC_OscConfig+0x26c>)
 800187e:	685b      	ldr	r3, [r3, #4]
 8001880:	f003 030c 	and.w	r3, r3, #12
 8001884:	2b04      	cmp	r3, #4
 8001886:	d00c      	beq.n	80018a2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001888:	4b8f      	ldr	r3, [pc, #572]	@ (8001ac8 <HAL_RCC_OscConfig+0x26c>)
 800188a:	685b      	ldr	r3, [r3, #4]
 800188c:	f003 030c 	and.w	r3, r3, #12
 8001890:	2b08      	cmp	r3, #8
 8001892:	d112      	bne.n	80018ba <HAL_RCC_OscConfig+0x5e>
 8001894:	4b8c      	ldr	r3, [pc, #560]	@ (8001ac8 <HAL_RCC_OscConfig+0x26c>)
 8001896:	685b      	ldr	r3, [r3, #4]
 8001898:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800189c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80018a0:	d10b      	bne.n	80018ba <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80018a2:	4b89      	ldr	r3, [pc, #548]	@ (8001ac8 <HAL_RCC_OscConfig+0x26c>)
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d06c      	beq.n	8001988 <HAL_RCC_OscConfig+0x12c>
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	685b      	ldr	r3, [r3, #4]
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d168      	bne.n	8001988 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80018b6:	2301      	movs	r3, #1
 80018b8:	e24c      	b.n	8001d54 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	685b      	ldr	r3, [r3, #4]
 80018be:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80018c2:	d106      	bne.n	80018d2 <HAL_RCC_OscConfig+0x76>
 80018c4:	4b80      	ldr	r3, [pc, #512]	@ (8001ac8 <HAL_RCC_OscConfig+0x26c>)
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	4a7f      	ldr	r2, [pc, #508]	@ (8001ac8 <HAL_RCC_OscConfig+0x26c>)
 80018ca:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80018ce:	6013      	str	r3, [r2, #0]
 80018d0:	e02e      	b.n	8001930 <HAL_RCC_OscConfig+0xd4>
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	685b      	ldr	r3, [r3, #4]
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d10c      	bne.n	80018f4 <HAL_RCC_OscConfig+0x98>
 80018da:	4b7b      	ldr	r3, [pc, #492]	@ (8001ac8 <HAL_RCC_OscConfig+0x26c>)
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	4a7a      	ldr	r2, [pc, #488]	@ (8001ac8 <HAL_RCC_OscConfig+0x26c>)
 80018e0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80018e4:	6013      	str	r3, [r2, #0]
 80018e6:	4b78      	ldr	r3, [pc, #480]	@ (8001ac8 <HAL_RCC_OscConfig+0x26c>)
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	4a77      	ldr	r2, [pc, #476]	@ (8001ac8 <HAL_RCC_OscConfig+0x26c>)
 80018ec:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80018f0:	6013      	str	r3, [r2, #0]
 80018f2:	e01d      	b.n	8001930 <HAL_RCC_OscConfig+0xd4>
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	685b      	ldr	r3, [r3, #4]
 80018f8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80018fc:	d10c      	bne.n	8001918 <HAL_RCC_OscConfig+0xbc>
 80018fe:	4b72      	ldr	r3, [pc, #456]	@ (8001ac8 <HAL_RCC_OscConfig+0x26c>)
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	4a71      	ldr	r2, [pc, #452]	@ (8001ac8 <HAL_RCC_OscConfig+0x26c>)
 8001904:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001908:	6013      	str	r3, [r2, #0]
 800190a:	4b6f      	ldr	r3, [pc, #444]	@ (8001ac8 <HAL_RCC_OscConfig+0x26c>)
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	4a6e      	ldr	r2, [pc, #440]	@ (8001ac8 <HAL_RCC_OscConfig+0x26c>)
 8001910:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001914:	6013      	str	r3, [r2, #0]
 8001916:	e00b      	b.n	8001930 <HAL_RCC_OscConfig+0xd4>
 8001918:	4b6b      	ldr	r3, [pc, #428]	@ (8001ac8 <HAL_RCC_OscConfig+0x26c>)
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	4a6a      	ldr	r2, [pc, #424]	@ (8001ac8 <HAL_RCC_OscConfig+0x26c>)
 800191e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001922:	6013      	str	r3, [r2, #0]
 8001924:	4b68      	ldr	r3, [pc, #416]	@ (8001ac8 <HAL_RCC_OscConfig+0x26c>)
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	4a67      	ldr	r2, [pc, #412]	@ (8001ac8 <HAL_RCC_OscConfig+0x26c>)
 800192a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800192e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	685b      	ldr	r3, [r3, #4]
 8001934:	2b00      	cmp	r3, #0
 8001936:	d013      	beq.n	8001960 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001938:	f7ff f84e 	bl	80009d8 <HAL_GetTick>
 800193c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800193e:	e008      	b.n	8001952 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001940:	f7ff f84a 	bl	80009d8 <HAL_GetTick>
 8001944:	4602      	mov	r2, r0
 8001946:	693b      	ldr	r3, [r7, #16]
 8001948:	1ad3      	subs	r3, r2, r3
 800194a:	2b64      	cmp	r3, #100	@ 0x64
 800194c:	d901      	bls.n	8001952 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800194e:	2303      	movs	r3, #3
 8001950:	e200      	b.n	8001d54 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001952:	4b5d      	ldr	r3, [pc, #372]	@ (8001ac8 <HAL_RCC_OscConfig+0x26c>)
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800195a:	2b00      	cmp	r3, #0
 800195c:	d0f0      	beq.n	8001940 <HAL_RCC_OscConfig+0xe4>
 800195e:	e014      	b.n	800198a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001960:	f7ff f83a 	bl	80009d8 <HAL_GetTick>
 8001964:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001966:	e008      	b.n	800197a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001968:	f7ff f836 	bl	80009d8 <HAL_GetTick>
 800196c:	4602      	mov	r2, r0
 800196e:	693b      	ldr	r3, [r7, #16]
 8001970:	1ad3      	subs	r3, r2, r3
 8001972:	2b64      	cmp	r3, #100	@ 0x64
 8001974:	d901      	bls.n	800197a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001976:	2303      	movs	r3, #3
 8001978:	e1ec      	b.n	8001d54 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800197a:	4b53      	ldr	r3, [pc, #332]	@ (8001ac8 <HAL_RCC_OscConfig+0x26c>)
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001982:	2b00      	cmp	r3, #0
 8001984:	d1f0      	bne.n	8001968 <HAL_RCC_OscConfig+0x10c>
 8001986:	e000      	b.n	800198a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001988:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	f003 0302 	and.w	r3, r3, #2
 8001992:	2b00      	cmp	r3, #0
 8001994:	d063      	beq.n	8001a5e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001996:	4b4c      	ldr	r3, [pc, #304]	@ (8001ac8 <HAL_RCC_OscConfig+0x26c>)
 8001998:	685b      	ldr	r3, [r3, #4]
 800199a:	f003 030c 	and.w	r3, r3, #12
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d00b      	beq.n	80019ba <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80019a2:	4b49      	ldr	r3, [pc, #292]	@ (8001ac8 <HAL_RCC_OscConfig+0x26c>)
 80019a4:	685b      	ldr	r3, [r3, #4]
 80019a6:	f003 030c 	and.w	r3, r3, #12
 80019aa:	2b08      	cmp	r3, #8
 80019ac:	d11c      	bne.n	80019e8 <HAL_RCC_OscConfig+0x18c>
 80019ae:	4b46      	ldr	r3, [pc, #280]	@ (8001ac8 <HAL_RCC_OscConfig+0x26c>)
 80019b0:	685b      	ldr	r3, [r3, #4]
 80019b2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d116      	bne.n	80019e8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80019ba:	4b43      	ldr	r3, [pc, #268]	@ (8001ac8 <HAL_RCC_OscConfig+0x26c>)
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	f003 0302 	and.w	r3, r3, #2
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d005      	beq.n	80019d2 <HAL_RCC_OscConfig+0x176>
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	691b      	ldr	r3, [r3, #16]
 80019ca:	2b01      	cmp	r3, #1
 80019cc:	d001      	beq.n	80019d2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80019ce:	2301      	movs	r3, #1
 80019d0:	e1c0      	b.n	8001d54 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80019d2:	4b3d      	ldr	r3, [pc, #244]	@ (8001ac8 <HAL_RCC_OscConfig+0x26c>)
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	695b      	ldr	r3, [r3, #20]
 80019de:	00db      	lsls	r3, r3, #3
 80019e0:	4939      	ldr	r1, [pc, #228]	@ (8001ac8 <HAL_RCC_OscConfig+0x26c>)
 80019e2:	4313      	orrs	r3, r2
 80019e4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80019e6:	e03a      	b.n	8001a5e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	691b      	ldr	r3, [r3, #16]
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d020      	beq.n	8001a32 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80019f0:	4b36      	ldr	r3, [pc, #216]	@ (8001acc <HAL_RCC_OscConfig+0x270>)
 80019f2:	2201      	movs	r2, #1
 80019f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019f6:	f7fe ffef 	bl	80009d8 <HAL_GetTick>
 80019fa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80019fc:	e008      	b.n	8001a10 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80019fe:	f7fe ffeb 	bl	80009d8 <HAL_GetTick>
 8001a02:	4602      	mov	r2, r0
 8001a04:	693b      	ldr	r3, [r7, #16]
 8001a06:	1ad3      	subs	r3, r2, r3
 8001a08:	2b02      	cmp	r3, #2
 8001a0a:	d901      	bls.n	8001a10 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001a0c:	2303      	movs	r3, #3
 8001a0e:	e1a1      	b.n	8001d54 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a10:	4b2d      	ldr	r3, [pc, #180]	@ (8001ac8 <HAL_RCC_OscConfig+0x26c>)
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	f003 0302 	and.w	r3, r3, #2
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d0f0      	beq.n	80019fe <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a1c:	4b2a      	ldr	r3, [pc, #168]	@ (8001ac8 <HAL_RCC_OscConfig+0x26c>)
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	695b      	ldr	r3, [r3, #20]
 8001a28:	00db      	lsls	r3, r3, #3
 8001a2a:	4927      	ldr	r1, [pc, #156]	@ (8001ac8 <HAL_RCC_OscConfig+0x26c>)
 8001a2c:	4313      	orrs	r3, r2
 8001a2e:	600b      	str	r3, [r1, #0]
 8001a30:	e015      	b.n	8001a5e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001a32:	4b26      	ldr	r3, [pc, #152]	@ (8001acc <HAL_RCC_OscConfig+0x270>)
 8001a34:	2200      	movs	r2, #0
 8001a36:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a38:	f7fe ffce 	bl	80009d8 <HAL_GetTick>
 8001a3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001a3e:	e008      	b.n	8001a52 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001a40:	f7fe ffca 	bl	80009d8 <HAL_GetTick>
 8001a44:	4602      	mov	r2, r0
 8001a46:	693b      	ldr	r3, [r7, #16]
 8001a48:	1ad3      	subs	r3, r2, r3
 8001a4a:	2b02      	cmp	r3, #2
 8001a4c:	d901      	bls.n	8001a52 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001a4e:	2303      	movs	r3, #3
 8001a50:	e180      	b.n	8001d54 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001a52:	4b1d      	ldr	r3, [pc, #116]	@ (8001ac8 <HAL_RCC_OscConfig+0x26c>)
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	f003 0302 	and.w	r3, r3, #2
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d1f0      	bne.n	8001a40 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	f003 0308 	and.w	r3, r3, #8
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d03a      	beq.n	8001ae0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	699b      	ldr	r3, [r3, #24]
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d019      	beq.n	8001aa6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001a72:	4b17      	ldr	r3, [pc, #92]	@ (8001ad0 <HAL_RCC_OscConfig+0x274>)
 8001a74:	2201      	movs	r2, #1
 8001a76:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a78:	f7fe ffae 	bl	80009d8 <HAL_GetTick>
 8001a7c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a7e:	e008      	b.n	8001a92 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001a80:	f7fe ffaa 	bl	80009d8 <HAL_GetTick>
 8001a84:	4602      	mov	r2, r0
 8001a86:	693b      	ldr	r3, [r7, #16]
 8001a88:	1ad3      	subs	r3, r2, r3
 8001a8a:	2b02      	cmp	r3, #2
 8001a8c:	d901      	bls.n	8001a92 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001a8e:	2303      	movs	r3, #3
 8001a90:	e160      	b.n	8001d54 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a92:	4b0d      	ldr	r3, [pc, #52]	@ (8001ac8 <HAL_RCC_OscConfig+0x26c>)
 8001a94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a96:	f003 0302 	and.w	r3, r3, #2
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d0f0      	beq.n	8001a80 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001a9e:	2001      	movs	r0, #1
 8001aa0:	f000 faba 	bl	8002018 <RCC_Delay>
 8001aa4:	e01c      	b.n	8001ae0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001aa6:	4b0a      	ldr	r3, [pc, #40]	@ (8001ad0 <HAL_RCC_OscConfig+0x274>)
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001aac:	f7fe ff94 	bl	80009d8 <HAL_GetTick>
 8001ab0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001ab2:	e00f      	b.n	8001ad4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001ab4:	f7fe ff90 	bl	80009d8 <HAL_GetTick>
 8001ab8:	4602      	mov	r2, r0
 8001aba:	693b      	ldr	r3, [r7, #16]
 8001abc:	1ad3      	subs	r3, r2, r3
 8001abe:	2b02      	cmp	r3, #2
 8001ac0:	d908      	bls.n	8001ad4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001ac2:	2303      	movs	r3, #3
 8001ac4:	e146      	b.n	8001d54 <HAL_RCC_OscConfig+0x4f8>
 8001ac6:	bf00      	nop
 8001ac8:	40021000 	.word	0x40021000
 8001acc:	42420000 	.word	0x42420000
 8001ad0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001ad4:	4b92      	ldr	r3, [pc, #584]	@ (8001d20 <HAL_RCC_OscConfig+0x4c4>)
 8001ad6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ad8:	f003 0302 	and.w	r3, r3, #2
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d1e9      	bne.n	8001ab4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	f003 0304 	and.w	r3, r3, #4
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	f000 80a6 	beq.w	8001c3a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001aee:	2300      	movs	r3, #0
 8001af0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001af2:	4b8b      	ldr	r3, [pc, #556]	@ (8001d20 <HAL_RCC_OscConfig+0x4c4>)
 8001af4:	69db      	ldr	r3, [r3, #28]
 8001af6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d10d      	bne.n	8001b1a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001afe:	4b88      	ldr	r3, [pc, #544]	@ (8001d20 <HAL_RCC_OscConfig+0x4c4>)
 8001b00:	69db      	ldr	r3, [r3, #28]
 8001b02:	4a87      	ldr	r2, [pc, #540]	@ (8001d20 <HAL_RCC_OscConfig+0x4c4>)
 8001b04:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001b08:	61d3      	str	r3, [r2, #28]
 8001b0a:	4b85      	ldr	r3, [pc, #532]	@ (8001d20 <HAL_RCC_OscConfig+0x4c4>)
 8001b0c:	69db      	ldr	r3, [r3, #28]
 8001b0e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b12:	60bb      	str	r3, [r7, #8]
 8001b14:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001b16:	2301      	movs	r3, #1
 8001b18:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b1a:	4b82      	ldr	r3, [pc, #520]	@ (8001d24 <HAL_RCC_OscConfig+0x4c8>)
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d118      	bne.n	8001b58 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001b26:	4b7f      	ldr	r3, [pc, #508]	@ (8001d24 <HAL_RCC_OscConfig+0x4c8>)
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	4a7e      	ldr	r2, [pc, #504]	@ (8001d24 <HAL_RCC_OscConfig+0x4c8>)
 8001b2c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001b30:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001b32:	f7fe ff51 	bl	80009d8 <HAL_GetTick>
 8001b36:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b38:	e008      	b.n	8001b4c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001b3a:	f7fe ff4d 	bl	80009d8 <HAL_GetTick>
 8001b3e:	4602      	mov	r2, r0
 8001b40:	693b      	ldr	r3, [r7, #16]
 8001b42:	1ad3      	subs	r3, r2, r3
 8001b44:	2b64      	cmp	r3, #100	@ 0x64
 8001b46:	d901      	bls.n	8001b4c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001b48:	2303      	movs	r3, #3
 8001b4a:	e103      	b.n	8001d54 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b4c:	4b75      	ldr	r3, [pc, #468]	@ (8001d24 <HAL_RCC_OscConfig+0x4c8>)
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d0f0      	beq.n	8001b3a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	68db      	ldr	r3, [r3, #12]
 8001b5c:	2b01      	cmp	r3, #1
 8001b5e:	d106      	bne.n	8001b6e <HAL_RCC_OscConfig+0x312>
 8001b60:	4b6f      	ldr	r3, [pc, #444]	@ (8001d20 <HAL_RCC_OscConfig+0x4c4>)
 8001b62:	6a1b      	ldr	r3, [r3, #32]
 8001b64:	4a6e      	ldr	r2, [pc, #440]	@ (8001d20 <HAL_RCC_OscConfig+0x4c4>)
 8001b66:	f043 0301 	orr.w	r3, r3, #1
 8001b6a:	6213      	str	r3, [r2, #32]
 8001b6c:	e02d      	b.n	8001bca <HAL_RCC_OscConfig+0x36e>
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	68db      	ldr	r3, [r3, #12]
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d10c      	bne.n	8001b90 <HAL_RCC_OscConfig+0x334>
 8001b76:	4b6a      	ldr	r3, [pc, #424]	@ (8001d20 <HAL_RCC_OscConfig+0x4c4>)
 8001b78:	6a1b      	ldr	r3, [r3, #32]
 8001b7a:	4a69      	ldr	r2, [pc, #420]	@ (8001d20 <HAL_RCC_OscConfig+0x4c4>)
 8001b7c:	f023 0301 	bic.w	r3, r3, #1
 8001b80:	6213      	str	r3, [r2, #32]
 8001b82:	4b67      	ldr	r3, [pc, #412]	@ (8001d20 <HAL_RCC_OscConfig+0x4c4>)
 8001b84:	6a1b      	ldr	r3, [r3, #32]
 8001b86:	4a66      	ldr	r2, [pc, #408]	@ (8001d20 <HAL_RCC_OscConfig+0x4c4>)
 8001b88:	f023 0304 	bic.w	r3, r3, #4
 8001b8c:	6213      	str	r3, [r2, #32]
 8001b8e:	e01c      	b.n	8001bca <HAL_RCC_OscConfig+0x36e>
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	68db      	ldr	r3, [r3, #12]
 8001b94:	2b05      	cmp	r3, #5
 8001b96:	d10c      	bne.n	8001bb2 <HAL_RCC_OscConfig+0x356>
 8001b98:	4b61      	ldr	r3, [pc, #388]	@ (8001d20 <HAL_RCC_OscConfig+0x4c4>)
 8001b9a:	6a1b      	ldr	r3, [r3, #32]
 8001b9c:	4a60      	ldr	r2, [pc, #384]	@ (8001d20 <HAL_RCC_OscConfig+0x4c4>)
 8001b9e:	f043 0304 	orr.w	r3, r3, #4
 8001ba2:	6213      	str	r3, [r2, #32]
 8001ba4:	4b5e      	ldr	r3, [pc, #376]	@ (8001d20 <HAL_RCC_OscConfig+0x4c4>)
 8001ba6:	6a1b      	ldr	r3, [r3, #32]
 8001ba8:	4a5d      	ldr	r2, [pc, #372]	@ (8001d20 <HAL_RCC_OscConfig+0x4c4>)
 8001baa:	f043 0301 	orr.w	r3, r3, #1
 8001bae:	6213      	str	r3, [r2, #32]
 8001bb0:	e00b      	b.n	8001bca <HAL_RCC_OscConfig+0x36e>
 8001bb2:	4b5b      	ldr	r3, [pc, #364]	@ (8001d20 <HAL_RCC_OscConfig+0x4c4>)
 8001bb4:	6a1b      	ldr	r3, [r3, #32]
 8001bb6:	4a5a      	ldr	r2, [pc, #360]	@ (8001d20 <HAL_RCC_OscConfig+0x4c4>)
 8001bb8:	f023 0301 	bic.w	r3, r3, #1
 8001bbc:	6213      	str	r3, [r2, #32]
 8001bbe:	4b58      	ldr	r3, [pc, #352]	@ (8001d20 <HAL_RCC_OscConfig+0x4c4>)
 8001bc0:	6a1b      	ldr	r3, [r3, #32]
 8001bc2:	4a57      	ldr	r2, [pc, #348]	@ (8001d20 <HAL_RCC_OscConfig+0x4c4>)
 8001bc4:	f023 0304 	bic.w	r3, r3, #4
 8001bc8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	68db      	ldr	r3, [r3, #12]
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d015      	beq.n	8001bfe <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001bd2:	f7fe ff01 	bl	80009d8 <HAL_GetTick>
 8001bd6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001bd8:	e00a      	b.n	8001bf0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001bda:	f7fe fefd 	bl	80009d8 <HAL_GetTick>
 8001bde:	4602      	mov	r2, r0
 8001be0:	693b      	ldr	r3, [r7, #16]
 8001be2:	1ad3      	subs	r3, r2, r3
 8001be4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001be8:	4293      	cmp	r3, r2
 8001bea:	d901      	bls.n	8001bf0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001bec:	2303      	movs	r3, #3
 8001bee:	e0b1      	b.n	8001d54 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001bf0:	4b4b      	ldr	r3, [pc, #300]	@ (8001d20 <HAL_RCC_OscConfig+0x4c4>)
 8001bf2:	6a1b      	ldr	r3, [r3, #32]
 8001bf4:	f003 0302 	and.w	r3, r3, #2
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d0ee      	beq.n	8001bda <HAL_RCC_OscConfig+0x37e>
 8001bfc:	e014      	b.n	8001c28 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001bfe:	f7fe feeb 	bl	80009d8 <HAL_GetTick>
 8001c02:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001c04:	e00a      	b.n	8001c1c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001c06:	f7fe fee7 	bl	80009d8 <HAL_GetTick>
 8001c0a:	4602      	mov	r2, r0
 8001c0c:	693b      	ldr	r3, [r7, #16]
 8001c0e:	1ad3      	subs	r3, r2, r3
 8001c10:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001c14:	4293      	cmp	r3, r2
 8001c16:	d901      	bls.n	8001c1c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001c18:	2303      	movs	r3, #3
 8001c1a:	e09b      	b.n	8001d54 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001c1c:	4b40      	ldr	r3, [pc, #256]	@ (8001d20 <HAL_RCC_OscConfig+0x4c4>)
 8001c1e:	6a1b      	ldr	r3, [r3, #32]
 8001c20:	f003 0302 	and.w	r3, r3, #2
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d1ee      	bne.n	8001c06 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001c28:	7dfb      	ldrb	r3, [r7, #23]
 8001c2a:	2b01      	cmp	r3, #1
 8001c2c:	d105      	bne.n	8001c3a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001c2e:	4b3c      	ldr	r3, [pc, #240]	@ (8001d20 <HAL_RCC_OscConfig+0x4c4>)
 8001c30:	69db      	ldr	r3, [r3, #28]
 8001c32:	4a3b      	ldr	r2, [pc, #236]	@ (8001d20 <HAL_RCC_OscConfig+0x4c4>)
 8001c34:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001c38:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	69db      	ldr	r3, [r3, #28]
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	f000 8087 	beq.w	8001d52 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001c44:	4b36      	ldr	r3, [pc, #216]	@ (8001d20 <HAL_RCC_OscConfig+0x4c4>)
 8001c46:	685b      	ldr	r3, [r3, #4]
 8001c48:	f003 030c 	and.w	r3, r3, #12
 8001c4c:	2b08      	cmp	r3, #8
 8001c4e:	d061      	beq.n	8001d14 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	69db      	ldr	r3, [r3, #28]
 8001c54:	2b02      	cmp	r3, #2
 8001c56:	d146      	bne.n	8001ce6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c58:	4b33      	ldr	r3, [pc, #204]	@ (8001d28 <HAL_RCC_OscConfig+0x4cc>)
 8001c5a:	2200      	movs	r2, #0
 8001c5c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c5e:	f7fe febb 	bl	80009d8 <HAL_GetTick>
 8001c62:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c64:	e008      	b.n	8001c78 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c66:	f7fe feb7 	bl	80009d8 <HAL_GetTick>
 8001c6a:	4602      	mov	r2, r0
 8001c6c:	693b      	ldr	r3, [r7, #16]
 8001c6e:	1ad3      	subs	r3, r2, r3
 8001c70:	2b02      	cmp	r3, #2
 8001c72:	d901      	bls.n	8001c78 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001c74:	2303      	movs	r3, #3
 8001c76:	e06d      	b.n	8001d54 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c78:	4b29      	ldr	r3, [pc, #164]	@ (8001d20 <HAL_RCC_OscConfig+0x4c4>)
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d1f0      	bne.n	8001c66 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	6a1b      	ldr	r3, [r3, #32]
 8001c88:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001c8c:	d108      	bne.n	8001ca0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001c8e:	4b24      	ldr	r3, [pc, #144]	@ (8001d20 <HAL_RCC_OscConfig+0x4c4>)
 8001c90:	685b      	ldr	r3, [r3, #4]
 8001c92:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	689b      	ldr	r3, [r3, #8]
 8001c9a:	4921      	ldr	r1, [pc, #132]	@ (8001d20 <HAL_RCC_OscConfig+0x4c4>)
 8001c9c:	4313      	orrs	r3, r2
 8001c9e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001ca0:	4b1f      	ldr	r3, [pc, #124]	@ (8001d20 <HAL_RCC_OscConfig+0x4c4>)
 8001ca2:	685b      	ldr	r3, [r3, #4]
 8001ca4:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	6a19      	ldr	r1, [r3, #32]
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cb0:	430b      	orrs	r3, r1
 8001cb2:	491b      	ldr	r1, [pc, #108]	@ (8001d20 <HAL_RCC_OscConfig+0x4c4>)
 8001cb4:	4313      	orrs	r3, r2
 8001cb6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001cb8:	4b1b      	ldr	r3, [pc, #108]	@ (8001d28 <HAL_RCC_OscConfig+0x4cc>)
 8001cba:	2201      	movs	r2, #1
 8001cbc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cbe:	f7fe fe8b 	bl	80009d8 <HAL_GetTick>
 8001cc2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001cc4:	e008      	b.n	8001cd8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001cc6:	f7fe fe87 	bl	80009d8 <HAL_GetTick>
 8001cca:	4602      	mov	r2, r0
 8001ccc:	693b      	ldr	r3, [r7, #16]
 8001cce:	1ad3      	subs	r3, r2, r3
 8001cd0:	2b02      	cmp	r3, #2
 8001cd2:	d901      	bls.n	8001cd8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001cd4:	2303      	movs	r3, #3
 8001cd6:	e03d      	b.n	8001d54 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001cd8:	4b11      	ldr	r3, [pc, #68]	@ (8001d20 <HAL_RCC_OscConfig+0x4c4>)
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d0f0      	beq.n	8001cc6 <HAL_RCC_OscConfig+0x46a>
 8001ce4:	e035      	b.n	8001d52 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ce6:	4b10      	ldr	r3, [pc, #64]	@ (8001d28 <HAL_RCC_OscConfig+0x4cc>)
 8001ce8:	2200      	movs	r2, #0
 8001cea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cec:	f7fe fe74 	bl	80009d8 <HAL_GetTick>
 8001cf0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001cf2:	e008      	b.n	8001d06 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001cf4:	f7fe fe70 	bl	80009d8 <HAL_GetTick>
 8001cf8:	4602      	mov	r2, r0
 8001cfa:	693b      	ldr	r3, [r7, #16]
 8001cfc:	1ad3      	subs	r3, r2, r3
 8001cfe:	2b02      	cmp	r3, #2
 8001d00:	d901      	bls.n	8001d06 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001d02:	2303      	movs	r3, #3
 8001d04:	e026      	b.n	8001d54 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d06:	4b06      	ldr	r3, [pc, #24]	@ (8001d20 <HAL_RCC_OscConfig+0x4c4>)
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d1f0      	bne.n	8001cf4 <HAL_RCC_OscConfig+0x498>
 8001d12:	e01e      	b.n	8001d52 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	69db      	ldr	r3, [r3, #28]
 8001d18:	2b01      	cmp	r3, #1
 8001d1a:	d107      	bne.n	8001d2c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001d1c:	2301      	movs	r3, #1
 8001d1e:	e019      	b.n	8001d54 <HAL_RCC_OscConfig+0x4f8>
 8001d20:	40021000 	.word	0x40021000
 8001d24:	40007000 	.word	0x40007000
 8001d28:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001d2c:	4b0b      	ldr	r3, [pc, #44]	@ (8001d5c <HAL_RCC_OscConfig+0x500>)
 8001d2e:	685b      	ldr	r3, [r3, #4]
 8001d30:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d32:	68fb      	ldr	r3, [r7, #12]
 8001d34:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	6a1b      	ldr	r3, [r3, #32]
 8001d3c:	429a      	cmp	r2, r3
 8001d3e:	d106      	bne.n	8001d4e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001d40:	68fb      	ldr	r3, [r7, #12]
 8001d42:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d4a:	429a      	cmp	r2, r3
 8001d4c:	d001      	beq.n	8001d52 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001d4e:	2301      	movs	r3, #1
 8001d50:	e000      	b.n	8001d54 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001d52:	2300      	movs	r3, #0
}
 8001d54:	4618      	mov	r0, r3
 8001d56:	3718      	adds	r7, #24
 8001d58:	46bd      	mov	sp, r7
 8001d5a:	bd80      	pop	{r7, pc}
 8001d5c:	40021000 	.word	0x40021000

08001d60 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001d60:	b580      	push	{r7, lr}
 8001d62:	b084      	sub	sp, #16
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	6078      	str	r0, [r7, #4]
 8001d68:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d101      	bne.n	8001d74 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001d70:	2301      	movs	r3, #1
 8001d72:	e0d0      	b.n	8001f16 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001d74:	4b6a      	ldr	r3, [pc, #424]	@ (8001f20 <HAL_RCC_ClockConfig+0x1c0>)
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	f003 0307 	and.w	r3, r3, #7
 8001d7c:	683a      	ldr	r2, [r7, #0]
 8001d7e:	429a      	cmp	r2, r3
 8001d80:	d910      	bls.n	8001da4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d82:	4b67      	ldr	r3, [pc, #412]	@ (8001f20 <HAL_RCC_ClockConfig+0x1c0>)
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	f023 0207 	bic.w	r2, r3, #7
 8001d8a:	4965      	ldr	r1, [pc, #404]	@ (8001f20 <HAL_RCC_ClockConfig+0x1c0>)
 8001d8c:	683b      	ldr	r3, [r7, #0]
 8001d8e:	4313      	orrs	r3, r2
 8001d90:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d92:	4b63      	ldr	r3, [pc, #396]	@ (8001f20 <HAL_RCC_ClockConfig+0x1c0>)
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	f003 0307 	and.w	r3, r3, #7
 8001d9a:	683a      	ldr	r2, [r7, #0]
 8001d9c:	429a      	cmp	r2, r3
 8001d9e:	d001      	beq.n	8001da4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001da0:	2301      	movs	r3, #1
 8001da2:	e0b8      	b.n	8001f16 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	f003 0302 	and.w	r3, r3, #2
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d020      	beq.n	8001df2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	f003 0304 	and.w	r3, r3, #4
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d005      	beq.n	8001dc8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001dbc:	4b59      	ldr	r3, [pc, #356]	@ (8001f24 <HAL_RCC_ClockConfig+0x1c4>)
 8001dbe:	685b      	ldr	r3, [r3, #4]
 8001dc0:	4a58      	ldr	r2, [pc, #352]	@ (8001f24 <HAL_RCC_ClockConfig+0x1c4>)
 8001dc2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001dc6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	f003 0308 	and.w	r3, r3, #8
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d005      	beq.n	8001de0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001dd4:	4b53      	ldr	r3, [pc, #332]	@ (8001f24 <HAL_RCC_ClockConfig+0x1c4>)
 8001dd6:	685b      	ldr	r3, [r3, #4]
 8001dd8:	4a52      	ldr	r2, [pc, #328]	@ (8001f24 <HAL_RCC_ClockConfig+0x1c4>)
 8001dda:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8001dde:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001de0:	4b50      	ldr	r3, [pc, #320]	@ (8001f24 <HAL_RCC_ClockConfig+0x1c4>)
 8001de2:	685b      	ldr	r3, [r3, #4]
 8001de4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	689b      	ldr	r3, [r3, #8]
 8001dec:	494d      	ldr	r1, [pc, #308]	@ (8001f24 <HAL_RCC_ClockConfig+0x1c4>)
 8001dee:	4313      	orrs	r3, r2
 8001df0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	f003 0301 	and.w	r3, r3, #1
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d040      	beq.n	8001e80 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	685b      	ldr	r3, [r3, #4]
 8001e02:	2b01      	cmp	r3, #1
 8001e04:	d107      	bne.n	8001e16 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e06:	4b47      	ldr	r3, [pc, #284]	@ (8001f24 <HAL_RCC_ClockConfig+0x1c4>)
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d115      	bne.n	8001e3e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001e12:	2301      	movs	r3, #1
 8001e14:	e07f      	b.n	8001f16 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	685b      	ldr	r3, [r3, #4]
 8001e1a:	2b02      	cmp	r3, #2
 8001e1c:	d107      	bne.n	8001e2e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001e1e:	4b41      	ldr	r3, [pc, #260]	@ (8001f24 <HAL_RCC_ClockConfig+0x1c4>)
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d109      	bne.n	8001e3e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001e2a:	2301      	movs	r3, #1
 8001e2c:	e073      	b.n	8001f16 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e2e:	4b3d      	ldr	r3, [pc, #244]	@ (8001f24 <HAL_RCC_ClockConfig+0x1c4>)
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	f003 0302 	and.w	r3, r3, #2
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d101      	bne.n	8001e3e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001e3a:	2301      	movs	r3, #1
 8001e3c:	e06b      	b.n	8001f16 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001e3e:	4b39      	ldr	r3, [pc, #228]	@ (8001f24 <HAL_RCC_ClockConfig+0x1c4>)
 8001e40:	685b      	ldr	r3, [r3, #4]
 8001e42:	f023 0203 	bic.w	r2, r3, #3
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	685b      	ldr	r3, [r3, #4]
 8001e4a:	4936      	ldr	r1, [pc, #216]	@ (8001f24 <HAL_RCC_ClockConfig+0x1c4>)
 8001e4c:	4313      	orrs	r3, r2
 8001e4e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001e50:	f7fe fdc2 	bl	80009d8 <HAL_GetTick>
 8001e54:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e56:	e00a      	b.n	8001e6e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e58:	f7fe fdbe 	bl	80009d8 <HAL_GetTick>
 8001e5c:	4602      	mov	r2, r0
 8001e5e:	68fb      	ldr	r3, [r7, #12]
 8001e60:	1ad3      	subs	r3, r2, r3
 8001e62:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e66:	4293      	cmp	r3, r2
 8001e68:	d901      	bls.n	8001e6e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001e6a:	2303      	movs	r3, #3
 8001e6c:	e053      	b.n	8001f16 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e6e:	4b2d      	ldr	r3, [pc, #180]	@ (8001f24 <HAL_RCC_ClockConfig+0x1c4>)
 8001e70:	685b      	ldr	r3, [r3, #4]
 8001e72:	f003 020c 	and.w	r2, r3, #12
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	685b      	ldr	r3, [r3, #4]
 8001e7a:	009b      	lsls	r3, r3, #2
 8001e7c:	429a      	cmp	r2, r3
 8001e7e:	d1eb      	bne.n	8001e58 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001e80:	4b27      	ldr	r3, [pc, #156]	@ (8001f20 <HAL_RCC_ClockConfig+0x1c0>)
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	f003 0307 	and.w	r3, r3, #7
 8001e88:	683a      	ldr	r2, [r7, #0]
 8001e8a:	429a      	cmp	r2, r3
 8001e8c:	d210      	bcs.n	8001eb0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e8e:	4b24      	ldr	r3, [pc, #144]	@ (8001f20 <HAL_RCC_ClockConfig+0x1c0>)
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	f023 0207 	bic.w	r2, r3, #7
 8001e96:	4922      	ldr	r1, [pc, #136]	@ (8001f20 <HAL_RCC_ClockConfig+0x1c0>)
 8001e98:	683b      	ldr	r3, [r7, #0]
 8001e9a:	4313      	orrs	r3, r2
 8001e9c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e9e:	4b20      	ldr	r3, [pc, #128]	@ (8001f20 <HAL_RCC_ClockConfig+0x1c0>)
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	f003 0307 	and.w	r3, r3, #7
 8001ea6:	683a      	ldr	r2, [r7, #0]
 8001ea8:	429a      	cmp	r2, r3
 8001eaa:	d001      	beq.n	8001eb0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001eac:	2301      	movs	r3, #1
 8001eae:	e032      	b.n	8001f16 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	f003 0304 	and.w	r3, r3, #4
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d008      	beq.n	8001ece <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001ebc:	4b19      	ldr	r3, [pc, #100]	@ (8001f24 <HAL_RCC_ClockConfig+0x1c4>)
 8001ebe:	685b      	ldr	r3, [r3, #4]
 8001ec0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	68db      	ldr	r3, [r3, #12]
 8001ec8:	4916      	ldr	r1, [pc, #88]	@ (8001f24 <HAL_RCC_ClockConfig+0x1c4>)
 8001eca:	4313      	orrs	r3, r2
 8001ecc:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	f003 0308 	and.w	r3, r3, #8
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d009      	beq.n	8001eee <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001eda:	4b12      	ldr	r3, [pc, #72]	@ (8001f24 <HAL_RCC_ClockConfig+0x1c4>)
 8001edc:	685b      	ldr	r3, [r3, #4]
 8001ede:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	691b      	ldr	r3, [r3, #16]
 8001ee6:	00db      	lsls	r3, r3, #3
 8001ee8:	490e      	ldr	r1, [pc, #56]	@ (8001f24 <HAL_RCC_ClockConfig+0x1c4>)
 8001eea:	4313      	orrs	r3, r2
 8001eec:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001eee:	f000 f821 	bl	8001f34 <HAL_RCC_GetSysClockFreq>
 8001ef2:	4602      	mov	r2, r0
 8001ef4:	4b0b      	ldr	r3, [pc, #44]	@ (8001f24 <HAL_RCC_ClockConfig+0x1c4>)
 8001ef6:	685b      	ldr	r3, [r3, #4]
 8001ef8:	091b      	lsrs	r3, r3, #4
 8001efa:	f003 030f 	and.w	r3, r3, #15
 8001efe:	490a      	ldr	r1, [pc, #40]	@ (8001f28 <HAL_RCC_ClockConfig+0x1c8>)
 8001f00:	5ccb      	ldrb	r3, [r1, r3]
 8001f02:	fa22 f303 	lsr.w	r3, r2, r3
 8001f06:	4a09      	ldr	r2, [pc, #36]	@ (8001f2c <HAL_RCC_ClockConfig+0x1cc>)
 8001f08:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001f0a:	4b09      	ldr	r3, [pc, #36]	@ (8001f30 <HAL_RCC_ClockConfig+0x1d0>)
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	4618      	mov	r0, r3
 8001f10:	f7fe fd20 	bl	8000954 <HAL_InitTick>

  return HAL_OK;
 8001f14:	2300      	movs	r3, #0
}
 8001f16:	4618      	mov	r0, r3
 8001f18:	3710      	adds	r7, #16
 8001f1a:	46bd      	mov	sp, r7
 8001f1c:	bd80      	pop	{r7, pc}
 8001f1e:	bf00      	nop
 8001f20:	40022000 	.word	0x40022000
 8001f24:	40021000 	.word	0x40021000
 8001f28:	080030e4 	.word	0x080030e4
 8001f2c:	20000000 	.word	0x20000000
 8001f30:	20000004 	.word	0x20000004

08001f34 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001f34:	b480      	push	{r7}
 8001f36:	b087      	sub	sp, #28
 8001f38:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001f3a:	2300      	movs	r3, #0
 8001f3c:	60fb      	str	r3, [r7, #12]
 8001f3e:	2300      	movs	r3, #0
 8001f40:	60bb      	str	r3, [r7, #8]
 8001f42:	2300      	movs	r3, #0
 8001f44:	617b      	str	r3, [r7, #20]
 8001f46:	2300      	movs	r3, #0
 8001f48:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001f4e:	4b1e      	ldr	r3, [pc, #120]	@ (8001fc8 <HAL_RCC_GetSysClockFreq+0x94>)
 8001f50:	685b      	ldr	r3, [r3, #4]
 8001f52:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	f003 030c 	and.w	r3, r3, #12
 8001f5a:	2b04      	cmp	r3, #4
 8001f5c:	d002      	beq.n	8001f64 <HAL_RCC_GetSysClockFreq+0x30>
 8001f5e:	2b08      	cmp	r3, #8
 8001f60:	d003      	beq.n	8001f6a <HAL_RCC_GetSysClockFreq+0x36>
 8001f62:	e027      	b.n	8001fb4 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001f64:	4b19      	ldr	r3, [pc, #100]	@ (8001fcc <HAL_RCC_GetSysClockFreq+0x98>)
 8001f66:	613b      	str	r3, [r7, #16]
      break;
 8001f68:	e027      	b.n	8001fba <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001f6a:	68fb      	ldr	r3, [r7, #12]
 8001f6c:	0c9b      	lsrs	r3, r3, #18
 8001f6e:	f003 030f 	and.w	r3, r3, #15
 8001f72:	4a17      	ldr	r2, [pc, #92]	@ (8001fd0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001f74:	5cd3      	ldrb	r3, [r2, r3]
 8001f76:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d010      	beq.n	8001fa4 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001f82:	4b11      	ldr	r3, [pc, #68]	@ (8001fc8 <HAL_RCC_GetSysClockFreq+0x94>)
 8001f84:	685b      	ldr	r3, [r3, #4]
 8001f86:	0c5b      	lsrs	r3, r3, #17
 8001f88:	f003 0301 	and.w	r3, r3, #1
 8001f8c:	4a11      	ldr	r2, [pc, #68]	@ (8001fd4 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001f8e:	5cd3      	ldrb	r3, [r2, r3]
 8001f90:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	4a0d      	ldr	r2, [pc, #52]	@ (8001fcc <HAL_RCC_GetSysClockFreq+0x98>)
 8001f96:	fb03 f202 	mul.w	r2, r3, r2
 8001f9a:	68bb      	ldr	r3, [r7, #8]
 8001f9c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001fa0:	617b      	str	r3, [r7, #20]
 8001fa2:	e004      	b.n	8001fae <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	4a0c      	ldr	r2, [pc, #48]	@ (8001fd8 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001fa8:	fb02 f303 	mul.w	r3, r2, r3
 8001fac:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001fae:	697b      	ldr	r3, [r7, #20]
 8001fb0:	613b      	str	r3, [r7, #16]
      break;
 8001fb2:	e002      	b.n	8001fba <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001fb4:	4b05      	ldr	r3, [pc, #20]	@ (8001fcc <HAL_RCC_GetSysClockFreq+0x98>)
 8001fb6:	613b      	str	r3, [r7, #16]
      break;
 8001fb8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001fba:	693b      	ldr	r3, [r7, #16]
}
 8001fbc:	4618      	mov	r0, r3
 8001fbe:	371c      	adds	r7, #28
 8001fc0:	46bd      	mov	sp, r7
 8001fc2:	bc80      	pop	{r7}
 8001fc4:	4770      	bx	lr
 8001fc6:	bf00      	nop
 8001fc8:	40021000 	.word	0x40021000
 8001fcc:	007a1200 	.word	0x007a1200
 8001fd0:	080030fc 	.word	0x080030fc
 8001fd4:	0800310c 	.word	0x0800310c
 8001fd8:	003d0900 	.word	0x003d0900

08001fdc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001fdc:	b480      	push	{r7}
 8001fde:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001fe0:	4b02      	ldr	r3, [pc, #8]	@ (8001fec <HAL_RCC_GetHCLKFreq+0x10>)
 8001fe2:	681b      	ldr	r3, [r3, #0]
}
 8001fe4:	4618      	mov	r0, r3
 8001fe6:	46bd      	mov	sp, r7
 8001fe8:	bc80      	pop	{r7}
 8001fea:	4770      	bx	lr
 8001fec:	20000000 	.word	0x20000000

08001ff0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001ff4:	f7ff fff2 	bl	8001fdc <HAL_RCC_GetHCLKFreq>
 8001ff8:	4602      	mov	r2, r0
 8001ffa:	4b05      	ldr	r3, [pc, #20]	@ (8002010 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001ffc:	685b      	ldr	r3, [r3, #4]
 8001ffe:	0a1b      	lsrs	r3, r3, #8
 8002000:	f003 0307 	and.w	r3, r3, #7
 8002004:	4903      	ldr	r1, [pc, #12]	@ (8002014 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002006:	5ccb      	ldrb	r3, [r1, r3]
 8002008:	fa22 f303 	lsr.w	r3, r2, r3
}
 800200c:	4618      	mov	r0, r3
 800200e:	bd80      	pop	{r7, pc}
 8002010:	40021000 	.word	0x40021000
 8002014:	080030f4 	.word	0x080030f4

08002018 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002018:	b480      	push	{r7}
 800201a:	b085      	sub	sp, #20
 800201c:	af00      	add	r7, sp, #0
 800201e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002020:	4b0a      	ldr	r3, [pc, #40]	@ (800204c <RCC_Delay+0x34>)
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	4a0a      	ldr	r2, [pc, #40]	@ (8002050 <RCC_Delay+0x38>)
 8002026:	fba2 2303 	umull	r2, r3, r2, r3
 800202a:	0a5b      	lsrs	r3, r3, #9
 800202c:	687a      	ldr	r2, [r7, #4]
 800202e:	fb02 f303 	mul.w	r3, r2, r3
 8002032:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002034:	bf00      	nop
  }
  while (Delay --);
 8002036:	68fb      	ldr	r3, [r7, #12]
 8002038:	1e5a      	subs	r2, r3, #1
 800203a:	60fa      	str	r2, [r7, #12]
 800203c:	2b00      	cmp	r3, #0
 800203e:	d1f9      	bne.n	8002034 <RCC_Delay+0x1c>
}
 8002040:	bf00      	nop
 8002042:	bf00      	nop
 8002044:	3714      	adds	r7, #20
 8002046:	46bd      	mov	sp, r7
 8002048:	bc80      	pop	{r7}
 800204a:	4770      	bx	lr
 800204c:	20000000 	.word	0x20000000
 8002050:	10624dd3 	.word	0x10624dd3

08002054 <srand>:
 8002054:	b538      	push	{r3, r4, r5, lr}
 8002056:	4b10      	ldr	r3, [pc, #64]	@ (8002098 <srand+0x44>)
 8002058:	4604      	mov	r4, r0
 800205a:	681d      	ldr	r5, [r3, #0]
 800205c:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 800205e:	b9b3      	cbnz	r3, 800208e <srand+0x3a>
 8002060:	2018      	movs	r0, #24
 8002062:	f000 fa4b 	bl	80024fc <malloc>
 8002066:	4602      	mov	r2, r0
 8002068:	6328      	str	r0, [r5, #48]	@ 0x30
 800206a:	b920      	cbnz	r0, 8002076 <srand+0x22>
 800206c:	2146      	movs	r1, #70	@ 0x46
 800206e:	4b0b      	ldr	r3, [pc, #44]	@ (800209c <srand+0x48>)
 8002070:	480b      	ldr	r0, [pc, #44]	@ (80020a0 <srand+0x4c>)
 8002072:	f000 f9dd 	bl	8002430 <__assert_func>
 8002076:	490b      	ldr	r1, [pc, #44]	@ (80020a4 <srand+0x50>)
 8002078:	4b0b      	ldr	r3, [pc, #44]	@ (80020a8 <srand+0x54>)
 800207a:	e9c0 1300 	strd	r1, r3, [r0]
 800207e:	4b0b      	ldr	r3, [pc, #44]	@ (80020ac <srand+0x58>)
 8002080:	2100      	movs	r1, #0
 8002082:	6083      	str	r3, [r0, #8]
 8002084:	230b      	movs	r3, #11
 8002086:	8183      	strh	r3, [r0, #12]
 8002088:	2001      	movs	r0, #1
 800208a:	e9c2 0104 	strd	r0, r1, [r2, #16]
 800208e:	2200      	movs	r2, #0
 8002090:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8002092:	611c      	str	r4, [r3, #16]
 8002094:	615a      	str	r2, [r3, #20]
 8002096:	bd38      	pop	{r3, r4, r5, pc}
 8002098:	20000018 	.word	0x20000018
 800209c:	0800310e 	.word	0x0800310e
 80020a0:	08003125 	.word	0x08003125
 80020a4:	abcd330e 	.word	0xabcd330e
 80020a8:	e66d1234 	.word	0xe66d1234
 80020ac:	0005deec 	.word	0x0005deec

080020b0 <rand>:
 80020b0:	4b16      	ldr	r3, [pc, #88]	@ (800210c <rand+0x5c>)
 80020b2:	b510      	push	{r4, lr}
 80020b4:	681c      	ldr	r4, [r3, #0]
 80020b6:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80020b8:	b9b3      	cbnz	r3, 80020e8 <rand+0x38>
 80020ba:	2018      	movs	r0, #24
 80020bc:	f000 fa1e 	bl	80024fc <malloc>
 80020c0:	4602      	mov	r2, r0
 80020c2:	6320      	str	r0, [r4, #48]	@ 0x30
 80020c4:	b920      	cbnz	r0, 80020d0 <rand+0x20>
 80020c6:	2152      	movs	r1, #82	@ 0x52
 80020c8:	4b11      	ldr	r3, [pc, #68]	@ (8002110 <rand+0x60>)
 80020ca:	4812      	ldr	r0, [pc, #72]	@ (8002114 <rand+0x64>)
 80020cc:	f000 f9b0 	bl	8002430 <__assert_func>
 80020d0:	4911      	ldr	r1, [pc, #68]	@ (8002118 <rand+0x68>)
 80020d2:	4b12      	ldr	r3, [pc, #72]	@ (800211c <rand+0x6c>)
 80020d4:	e9c0 1300 	strd	r1, r3, [r0]
 80020d8:	4b11      	ldr	r3, [pc, #68]	@ (8002120 <rand+0x70>)
 80020da:	2100      	movs	r1, #0
 80020dc:	6083      	str	r3, [r0, #8]
 80020de:	230b      	movs	r3, #11
 80020e0:	8183      	strh	r3, [r0, #12]
 80020e2:	2001      	movs	r0, #1
 80020e4:	e9c2 0104 	strd	r0, r1, [r2, #16]
 80020e8:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80020ea:	480e      	ldr	r0, [pc, #56]	@ (8002124 <rand+0x74>)
 80020ec:	690b      	ldr	r3, [r1, #16]
 80020ee:	694c      	ldr	r4, [r1, #20]
 80020f0:	4358      	muls	r0, r3
 80020f2:	4a0d      	ldr	r2, [pc, #52]	@ (8002128 <rand+0x78>)
 80020f4:	fb02 0004 	mla	r0, r2, r4, r0
 80020f8:	fba3 3202 	umull	r3, r2, r3, r2
 80020fc:	3301      	adds	r3, #1
 80020fe:	eb40 0002 	adc.w	r0, r0, r2
 8002102:	e9c1 3004 	strd	r3, r0, [r1, #16]
 8002106:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 800210a:	bd10      	pop	{r4, pc}
 800210c:	20000018 	.word	0x20000018
 8002110:	0800310e 	.word	0x0800310e
 8002114:	08003125 	.word	0x08003125
 8002118:	abcd330e 	.word	0xabcd330e
 800211c:	e66d1234 	.word	0xe66d1234
 8002120:	0005deec 	.word	0x0005deec
 8002124:	5851f42d 	.word	0x5851f42d
 8002128:	4c957f2d 	.word	0x4c957f2d

0800212c <std>:
 800212c:	2300      	movs	r3, #0
 800212e:	b510      	push	{r4, lr}
 8002130:	4604      	mov	r4, r0
 8002132:	e9c0 3300 	strd	r3, r3, [r0]
 8002136:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800213a:	6083      	str	r3, [r0, #8]
 800213c:	8181      	strh	r1, [r0, #12]
 800213e:	6643      	str	r3, [r0, #100]	@ 0x64
 8002140:	81c2      	strh	r2, [r0, #14]
 8002142:	6183      	str	r3, [r0, #24]
 8002144:	4619      	mov	r1, r3
 8002146:	2208      	movs	r2, #8
 8002148:	305c      	adds	r0, #92	@ 0x5c
 800214a:	f000 f8f4 	bl	8002336 <memset>
 800214e:	4b0d      	ldr	r3, [pc, #52]	@ (8002184 <std+0x58>)
 8002150:	6224      	str	r4, [r4, #32]
 8002152:	6263      	str	r3, [r4, #36]	@ 0x24
 8002154:	4b0c      	ldr	r3, [pc, #48]	@ (8002188 <std+0x5c>)
 8002156:	62a3      	str	r3, [r4, #40]	@ 0x28
 8002158:	4b0c      	ldr	r3, [pc, #48]	@ (800218c <std+0x60>)
 800215a:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800215c:	4b0c      	ldr	r3, [pc, #48]	@ (8002190 <std+0x64>)
 800215e:	6323      	str	r3, [r4, #48]	@ 0x30
 8002160:	4b0c      	ldr	r3, [pc, #48]	@ (8002194 <std+0x68>)
 8002162:	429c      	cmp	r4, r3
 8002164:	d006      	beq.n	8002174 <std+0x48>
 8002166:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800216a:	4294      	cmp	r4, r2
 800216c:	d002      	beq.n	8002174 <std+0x48>
 800216e:	33d0      	adds	r3, #208	@ 0xd0
 8002170:	429c      	cmp	r4, r3
 8002172:	d105      	bne.n	8002180 <std+0x54>
 8002174:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8002178:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800217c:	f000 b954 	b.w	8002428 <__retarget_lock_init_recursive>
 8002180:	bd10      	pop	{r4, pc}
 8002182:	bf00      	nop
 8002184:	080022b1 	.word	0x080022b1
 8002188:	080022d3 	.word	0x080022d3
 800218c:	0800230b 	.word	0x0800230b
 8002190:	0800232f 	.word	0x0800232f
 8002194:	200000e8 	.word	0x200000e8

08002198 <stdio_exit_handler>:
 8002198:	4a02      	ldr	r2, [pc, #8]	@ (80021a4 <stdio_exit_handler+0xc>)
 800219a:	4903      	ldr	r1, [pc, #12]	@ (80021a8 <stdio_exit_handler+0x10>)
 800219c:	4803      	ldr	r0, [pc, #12]	@ (80021ac <stdio_exit_handler+0x14>)
 800219e:	f000 b869 	b.w	8002274 <_fwalk_sglue>
 80021a2:	bf00      	nop
 80021a4:	2000000c 	.word	0x2000000c
 80021a8:	08002769 	.word	0x08002769
 80021ac:	2000001c 	.word	0x2000001c

080021b0 <cleanup_stdio>:
 80021b0:	6841      	ldr	r1, [r0, #4]
 80021b2:	4b0c      	ldr	r3, [pc, #48]	@ (80021e4 <cleanup_stdio+0x34>)
 80021b4:	b510      	push	{r4, lr}
 80021b6:	4299      	cmp	r1, r3
 80021b8:	4604      	mov	r4, r0
 80021ba:	d001      	beq.n	80021c0 <cleanup_stdio+0x10>
 80021bc:	f000 fad4 	bl	8002768 <_fflush_r>
 80021c0:	68a1      	ldr	r1, [r4, #8]
 80021c2:	4b09      	ldr	r3, [pc, #36]	@ (80021e8 <cleanup_stdio+0x38>)
 80021c4:	4299      	cmp	r1, r3
 80021c6:	d002      	beq.n	80021ce <cleanup_stdio+0x1e>
 80021c8:	4620      	mov	r0, r4
 80021ca:	f000 facd 	bl	8002768 <_fflush_r>
 80021ce:	68e1      	ldr	r1, [r4, #12]
 80021d0:	4b06      	ldr	r3, [pc, #24]	@ (80021ec <cleanup_stdio+0x3c>)
 80021d2:	4299      	cmp	r1, r3
 80021d4:	d004      	beq.n	80021e0 <cleanup_stdio+0x30>
 80021d6:	4620      	mov	r0, r4
 80021d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80021dc:	f000 bac4 	b.w	8002768 <_fflush_r>
 80021e0:	bd10      	pop	{r4, pc}
 80021e2:	bf00      	nop
 80021e4:	200000e8 	.word	0x200000e8
 80021e8:	20000150 	.word	0x20000150
 80021ec:	200001b8 	.word	0x200001b8

080021f0 <global_stdio_init.part.0>:
 80021f0:	b510      	push	{r4, lr}
 80021f2:	4b0b      	ldr	r3, [pc, #44]	@ (8002220 <global_stdio_init.part.0+0x30>)
 80021f4:	4c0b      	ldr	r4, [pc, #44]	@ (8002224 <global_stdio_init.part.0+0x34>)
 80021f6:	4a0c      	ldr	r2, [pc, #48]	@ (8002228 <global_stdio_init.part.0+0x38>)
 80021f8:	4620      	mov	r0, r4
 80021fa:	601a      	str	r2, [r3, #0]
 80021fc:	2104      	movs	r1, #4
 80021fe:	2200      	movs	r2, #0
 8002200:	f7ff ff94 	bl	800212c <std>
 8002204:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8002208:	2201      	movs	r2, #1
 800220a:	2109      	movs	r1, #9
 800220c:	f7ff ff8e 	bl	800212c <std>
 8002210:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8002214:	2202      	movs	r2, #2
 8002216:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800221a:	2112      	movs	r1, #18
 800221c:	f7ff bf86 	b.w	800212c <std>
 8002220:	20000220 	.word	0x20000220
 8002224:	200000e8 	.word	0x200000e8
 8002228:	08002199 	.word	0x08002199

0800222c <__sfp_lock_acquire>:
 800222c:	4801      	ldr	r0, [pc, #4]	@ (8002234 <__sfp_lock_acquire+0x8>)
 800222e:	f000 b8fc 	b.w	800242a <__retarget_lock_acquire_recursive>
 8002232:	bf00      	nop
 8002234:	20000229 	.word	0x20000229

08002238 <__sfp_lock_release>:
 8002238:	4801      	ldr	r0, [pc, #4]	@ (8002240 <__sfp_lock_release+0x8>)
 800223a:	f000 b8f7 	b.w	800242c <__retarget_lock_release_recursive>
 800223e:	bf00      	nop
 8002240:	20000229 	.word	0x20000229

08002244 <__sinit>:
 8002244:	b510      	push	{r4, lr}
 8002246:	4604      	mov	r4, r0
 8002248:	f7ff fff0 	bl	800222c <__sfp_lock_acquire>
 800224c:	6a23      	ldr	r3, [r4, #32]
 800224e:	b11b      	cbz	r3, 8002258 <__sinit+0x14>
 8002250:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002254:	f7ff bff0 	b.w	8002238 <__sfp_lock_release>
 8002258:	4b04      	ldr	r3, [pc, #16]	@ (800226c <__sinit+0x28>)
 800225a:	6223      	str	r3, [r4, #32]
 800225c:	4b04      	ldr	r3, [pc, #16]	@ (8002270 <__sinit+0x2c>)
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	2b00      	cmp	r3, #0
 8002262:	d1f5      	bne.n	8002250 <__sinit+0xc>
 8002264:	f7ff ffc4 	bl	80021f0 <global_stdio_init.part.0>
 8002268:	e7f2      	b.n	8002250 <__sinit+0xc>
 800226a:	bf00      	nop
 800226c:	080021b1 	.word	0x080021b1
 8002270:	20000220 	.word	0x20000220

08002274 <_fwalk_sglue>:
 8002274:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002278:	4607      	mov	r7, r0
 800227a:	4688      	mov	r8, r1
 800227c:	4614      	mov	r4, r2
 800227e:	2600      	movs	r6, #0
 8002280:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8002284:	f1b9 0901 	subs.w	r9, r9, #1
 8002288:	d505      	bpl.n	8002296 <_fwalk_sglue+0x22>
 800228a:	6824      	ldr	r4, [r4, #0]
 800228c:	2c00      	cmp	r4, #0
 800228e:	d1f7      	bne.n	8002280 <_fwalk_sglue+0xc>
 8002290:	4630      	mov	r0, r6
 8002292:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002296:	89ab      	ldrh	r3, [r5, #12]
 8002298:	2b01      	cmp	r3, #1
 800229a:	d907      	bls.n	80022ac <_fwalk_sglue+0x38>
 800229c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80022a0:	3301      	adds	r3, #1
 80022a2:	d003      	beq.n	80022ac <_fwalk_sglue+0x38>
 80022a4:	4629      	mov	r1, r5
 80022a6:	4638      	mov	r0, r7
 80022a8:	47c0      	blx	r8
 80022aa:	4306      	orrs	r6, r0
 80022ac:	3568      	adds	r5, #104	@ 0x68
 80022ae:	e7e9      	b.n	8002284 <_fwalk_sglue+0x10>

080022b0 <__sread>:
 80022b0:	b510      	push	{r4, lr}
 80022b2:	460c      	mov	r4, r1
 80022b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80022b8:	f000 f868 	bl	800238c <_read_r>
 80022bc:	2800      	cmp	r0, #0
 80022be:	bfab      	itete	ge
 80022c0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80022c2:	89a3      	ldrhlt	r3, [r4, #12]
 80022c4:	181b      	addge	r3, r3, r0
 80022c6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80022ca:	bfac      	ite	ge
 80022cc:	6563      	strge	r3, [r4, #84]	@ 0x54
 80022ce:	81a3      	strhlt	r3, [r4, #12]
 80022d0:	bd10      	pop	{r4, pc}

080022d2 <__swrite>:
 80022d2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80022d6:	461f      	mov	r7, r3
 80022d8:	898b      	ldrh	r3, [r1, #12]
 80022da:	4605      	mov	r5, r0
 80022dc:	05db      	lsls	r3, r3, #23
 80022de:	460c      	mov	r4, r1
 80022e0:	4616      	mov	r6, r2
 80022e2:	d505      	bpl.n	80022f0 <__swrite+0x1e>
 80022e4:	2302      	movs	r3, #2
 80022e6:	2200      	movs	r2, #0
 80022e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80022ec:	f000 f83c 	bl	8002368 <_lseek_r>
 80022f0:	89a3      	ldrh	r3, [r4, #12]
 80022f2:	4632      	mov	r2, r6
 80022f4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80022f8:	81a3      	strh	r3, [r4, #12]
 80022fa:	4628      	mov	r0, r5
 80022fc:	463b      	mov	r3, r7
 80022fe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002302:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002306:	f000 b853 	b.w	80023b0 <_write_r>

0800230a <__sseek>:
 800230a:	b510      	push	{r4, lr}
 800230c:	460c      	mov	r4, r1
 800230e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002312:	f000 f829 	bl	8002368 <_lseek_r>
 8002316:	1c43      	adds	r3, r0, #1
 8002318:	89a3      	ldrh	r3, [r4, #12]
 800231a:	bf15      	itete	ne
 800231c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800231e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8002322:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8002326:	81a3      	strheq	r3, [r4, #12]
 8002328:	bf18      	it	ne
 800232a:	81a3      	strhne	r3, [r4, #12]
 800232c:	bd10      	pop	{r4, pc}

0800232e <__sclose>:
 800232e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002332:	f000 b809 	b.w	8002348 <_close_r>

08002336 <memset>:
 8002336:	4603      	mov	r3, r0
 8002338:	4402      	add	r2, r0
 800233a:	4293      	cmp	r3, r2
 800233c:	d100      	bne.n	8002340 <memset+0xa>
 800233e:	4770      	bx	lr
 8002340:	f803 1b01 	strb.w	r1, [r3], #1
 8002344:	e7f9      	b.n	800233a <memset+0x4>
	...

08002348 <_close_r>:
 8002348:	b538      	push	{r3, r4, r5, lr}
 800234a:	2300      	movs	r3, #0
 800234c:	4d05      	ldr	r5, [pc, #20]	@ (8002364 <_close_r+0x1c>)
 800234e:	4604      	mov	r4, r0
 8002350:	4608      	mov	r0, r1
 8002352:	602b      	str	r3, [r5, #0]
 8002354:	f7fe fa55 	bl	8000802 <_close>
 8002358:	1c43      	adds	r3, r0, #1
 800235a:	d102      	bne.n	8002362 <_close_r+0x1a>
 800235c:	682b      	ldr	r3, [r5, #0]
 800235e:	b103      	cbz	r3, 8002362 <_close_r+0x1a>
 8002360:	6023      	str	r3, [r4, #0]
 8002362:	bd38      	pop	{r3, r4, r5, pc}
 8002364:	20000224 	.word	0x20000224

08002368 <_lseek_r>:
 8002368:	b538      	push	{r3, r4, r5, lr}
 800236a:	4604      	mov	r4, r0
 800236c:	4608      	mov	r0, r1
 800236e:	4611      	mov	r1, r2
 8002370:	2200      	movs	r2, #0
 8002372:	4d05      	ldr	r5, [pc, #20]	@ (8002388 <_lseek_r+0x20>)
 8002374:	602a      	str	r2, [r5, #0]
 8002376:	461a      	mov	r2, r3
 8002378:	f7fe fa67 	bl	800084a <_lseek>
 800237c:	1c43      	adds	r3, r0, #1
 800237e:	d102      	bne.n	8002386 <_lseek_r+0x1e>
 8002380:	682b      	ldr	r3, [r5, #0]
 8002382:	b103      	cbz	r3, 8002386 <_lseek_r+0x1e>
 8002384:	6023      	str	r3, [r4, #0]
 8002386:	bd38      	pop	{r3, r4, r5, pc}
 8002388:	20000224 	.word	0x20000224

0800238c <_read_r>:
 800238c:	b538      	push	{r3, r4, r5, lr}
 800238e:	4604      	mov	r4, r0
 8002390:	4608      	mov	r0, r1
 8002392:	4611      	mov	r1, r2
 8002394:	2200      	movs	r2, #0
 8002396:	4d05      	ldr	r5, [pc, #20]	@ (80023ac <_read_r+0x20>)
 8002398:	602a      	str	r2, [r5, #0]
 800239a:	461a      	mov	r2, r3
 800239c:	f7fe f9f8 	bl	8000790 <_read>
 80023a0:	1c43      	adds	r3, r0, #1
 80023a2:	d102      	bne.n	80023aa <_read_r+0x1e>
 80023a4:	682b      	ldr	r3, [r5, #0]
 80023a6:	b103      	cbz	r3, 80023aa <_read_r+0x1e>
 80023a8:	6023      	str	r3, [r4, #0]
 80023aa:	bd38      	pop	{r3, r4, r5, pc}
 80023ac:	20000224 	.word	0x20000224

080023b0 <_write_r>:
 80023b0:	b538      	push	{r3, r4, r5, lr}
 80023b2:	4604      	mov	r4, r0
 80023b4:	4608      	mov	r0, r1
 80023b6:	4611      	mov	r1, r2
 80023b8:	2200      	movs	r2, #0
 80023ba:	4d05      	ldr	r5, [pc, #20]	@ (80023d0 <_write_r+0x20>)
 80023bc:	602a      	str	r2, [r5, #0]
 80023be:	461a      	mov	r2, r3
 80023c0:	f7fe fa03 	bl	80007ca <_write>
 80023c4:	1c43      	adds	r3, r0, #1
 80023c6:	d102      	bne.n	80023ce <_write_r+0x1e>
 80023c8:	682b      	ldr	r3, [r5, #0]
 80023ca:	b103      	cbz	r3, 80023ce <_write_r+0x1e>
 80023cc:	6023      	str	r3, [r4, #0]
 80023ce:	bd38      	pop	{r3, r4, r5, pc}
 80023d0:	20000224 	.word	0x20000224

080023d4 <__errno>:
 80023d4:	4b01      	ldr	r3, [pc, #4]	@ (80023dc <__errno+0x8>)
 80023d6:	6818      	ldr	r0, [r3, #0]
 80023d8:	4770      	bx	lr
 80023da:	bf00      	nop
 80023dc:	20000018 	.word	0x20000018

080023e0 <__libc_init_array>:
 80023e0:	b570      	push	{r4, r5, r6, lr}
 80023e2:	2600      	movs	r6, #0
 80023e4:	4d0c      	ldr	r5, [pc, #48]	@ (8002418 <__libc_init_array+0x38>)
 80023e6:	4c0d      	ldr	r4, [pc, #52]	@ (800241c <__libc_init_array+0x3c>)
 80023e8:	1b64      	subs	r4, r4, r5
 80023ea:	10a4      	asrs	r4, r4, #2
 80023ec:	42a6      	cmp	r6, r4
 80023ee:	d109      	bne.n	8002404 <__libc_init_array+0x24>
 80023f0:	f000 fe44 	bl	800307c <_init>
 80023f4:	2600      	movs	r6, #0
 80023f6:	4d0a      	ldr	r5, [pc, #40]	@ (8002420 <__libc_init_array+0x40>)
 80023f8:	4c0a      	ldr	r4, [pc, #40]	@ (8002424 <__libc_init_array+0x44>)
 80023fa:	1b64      	subs	r4, r4, r5
 80023fc:	10a4      	asrs	r4, r4, #2
 80023fe:	42a6      	cmp	r6, r4
 8002400:	d105      	bne.n	800240e <__libc_init_array+0x2e>
 8002402:	bd70      	pop	{r4, r5, r6, pc}
 8002404:	f855 3b04 	ldr.w	r3, [r5], #4
 8002408:	4798      	blx	r3
 800240a:	3601      	adds	r6, #1
 800240c:	e7ee      	b.n	80023ec <__libc_init_array+0xc>
 800240e:	f855 3b04 	ldr.w	r3, [r5], #4
 8002412:	4798      	blx	r3
 8002414:	3601      	adds	r6, #1
 8002416:	e7f2      	b.n	80023fe <__libc_init_array+0x1e>
 8002418:	080031ec 	.word	0x080031ec
 800241c:	080031ec 	.word	0x080031ec
 8002420:	080031ec 	.word	0x080031ec
 8002424:	080031f0 	.word	0x080031f0

08002428 <__retarget_lock_init_recursive>:
 8002428:	4770      	bx	lr

0800242a <__retarget_lock_acquire_recursive>:
 800242a:	4770      	bx	lr

0800242c <__retarget_lock_release_recursive>:
 800242c:	4770      	bx	lr
	...

08002430 <__assert_func>:
 8002430:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8002432:	4614      	mov	r4, r2
 8002434:	461a      	mov	r2, r3
 8002436:	4b09      	ldr	r3, [pc, #36]	@ (800245c <__assert_func+0x2c>)
 8002438:	4605      	mov	r5, r0
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	68d8      	ldr	r0, [r3, #12]
 800243e:	b14c      	cbz	r4, 8002454 <__assert_func+0x24>
 8002440:	4b07      	ldr	r3, [pc, #28]	@ (8002460 <__assert_func+0x30>)
 8002442:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8002446:	9100      	str	r1, [sp, #0]
 8002448:	462b      	mov	r3, r5
 800244a:	4906      	ldr	r1, [pc, #24]	@ (8002464 <__assert_func+0x34>)
 800244c:	f000 f9b4 	bl	80027b8 <fiprintf>
 8002450:	f000 f9d4 	bl	80027fc <abort>
 8002454:	4b04      	ldr	r3, [pc, #16]	@ (8002468 <__assert_func+0x38>)
 8002456:	461c      	mov	r4, r3
 8002458:	e7f3      	b.n	8002442 <__assert_func+0x12>
 800245a:	bf00      	nop
 800245c:	20000018 	.word	0x20000018
 8002460:	0800317d 	.word	0x0800317d
 8002464:	0800318a 	.word	0x0800318a
 8002468:	080031b8 	.word	0x080031b8

0800246c <_free_r>:
 800246c:	b538      	push	{r3, r4, r5, lr}
 800246e:	4605      	mov	r5, r0
 8002470:	2900      	cmp	r1, #0
 8002472:	d040      	beq.n	80024f6 <_free_r+0x8a>
 8002474:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002478:	1f0c      	subs	r4, r1, #4
 800247a:	2b00      	cmp	r3, #0
 800247c:	bfb8      	it	lt
 800247e:	18e4      	addlt	r4, r4, r3
 8002480:	f000 f8e6 	bl	8002650 <__malloc_lock>
 8002484:	4a1c      	ldr	r2, [pc, #112]	@ (80024f8 <_free_r+0x8c>)
 8002486:	6813      	ldr	r3, [r2, #0]
 8002488:	b933      	cbnz	r3, 8002498 <_free_r+0x2c>
 800248a:	6063      	str	r3, [r4, #4]
 800248c:	6014      	str	r4, [r2, #0]
 800248e:	4628      	mov	r0, r5
 8002490:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002494:	f000 b8e2 	b.w	800265c <__malloc_unlock>
 8002498:	42a3      	cmp	r3, r4
 800249a:	d908      	bls.n	80024ae <_free_r+0x42>
 800249c:	6820      	ldr	r0, [r4, #0]
 800249e:	1821      	adds	r1, r4, r0
 80024a0:	428b      	cmp	r3, r1
 80024a2:	bf01      	itttt	eq
 80024a4:	6819      	ldreq	r1, [r3, #0]
 80024a6:	685b      	ldreq	r3, [r3, #4]
 80024a8:	1809      	addeq	r1, r1, r0
 80024aa:	6021      	streq	r1, [r4, #0]
 80024ac:	e7ed      	b.n	800248a <_free_r+0x1e>
 80024ae:	461a      	mov	r2, r3
 80024b0:	685b      	ldr	r3, [r3, #4]
 80024b2:	b10b      	cbz	r3, 80024b8 <_free_r+0x4c>
 80024b4:	42a3      	cmp	r3, r4
 80024b6:	d9fa      	bls.n	80024ae <_free_r+0x42>
 80024b8:	6811      	ldr	r1, [r2, #0]
 80024ba:	1850      	adds	r0, r2, r1
 80024bc:	42a0      	cmp	r0, r4
 80024be:	d10b      	bne.n	80024d8 <_free_r+0x6c>
 80024c0:	6820      	ldr	r0, [r4, #0]
 80024c2:	4401      	add	r1, r0
 80024c4:	1850      	adds	r0, r2, r1
 80024c6:	4283      	cmp	r3, r0
 80024c8:	6011      	str	r1, [r2, #0]
 80024ca:	d1e0      	bne.n	800248e <_free_r+0x22>
 80024cc:	6818      	ldr	r0, [r3, #0]
 80024ce:	685b      	ldr	r3, [r3, #4]
 80024d0:	4408      	add	r0, r1
 80024d2:	6010      	str	r0, [r2, #0]
 80024d4:	6053      	str	r3, [r2, #4]
 80024d6:	e7da      	b.n	800248e <_free_r+0x22>
 80024d8:	d902      	bls.n	80024e0 <_free_r+0x74>
 80024da:	230c      	movs	r3, #12
 80024dc:	602b      	str	r3, [r5, #0]
 80024de:	e7d6      	b.n	800248e <_free_r+0x22>
 80024e0:	6820      	ldr	r0, [r4, #0]
 80024e2:	1821      	adds	r1, r4, r0
 80024e4:	428b      	cmp	r3, r1
 80024e6:	bf01      	itttt	eq
 80024e8:	6819      	ldreq	r1, [r3, #0]
 80024ea:	685b      	ldreq	r3, [r3, #4]
 80024ec:	1809      	addeq	r1, r1, r0
 80024ee:	6021      	streq	r1, [r4, #0]
 80024f0:	6063      	str	r3, [r4, #4]
 80024f2:	6054      	str	r4, [r2, #4]
 80024f4:	e7cb      	b.n	800248e <_free_r+0x22>
 80024f6:	bd38      	pop	{r3, r4, r5, pc}
 80024f8:	20000230 	.word	0x20000230

080024fc <malloc>:
 80024fc:	4b02      	ldr	r3, [pc, #8]	@ (8002508 <malloc+0xc>)
 80024fe:	4601      	mov	r1, r0
 8002500:	6818      	ldr	r0, [r3, #0]
 8002502:	f000 b825 	b.w	8002550 <_malloc_r>
 8002506:	bf00      	nop
 8002508:	20000018 	.word	0x20000018

0800250c <sbrk_aligned>:
 800250c:	b570      	push	{r4, r5, r6, lr}
 800250e:	4e0f      	ldr	r6, [pc, #60]	@ (800254c <sbrk_aligned+0x40>)
 8002510:	460c      	mov	r4, r1
 8002512:	6831      	ldr	r1, [r6, #0]
 8002514:	4605      	mov	r5, r0
 8002516:	b911      	cbnz	r1, 800251e <sbrk_aligned+0x12>
 8002518:	f000 f960 	bl	80027dc <_sbrk_r>
 800251c:	6030      	str	r0, [r6, #0]
 800251e:	4621      	mov	r1, r4
 8002520:	4628      	mov	r0, r5
 8002522:	f000 f95b 	bl	80027dc <_sbrk_r>
 8002526:	1c43      	adds	r3, r0, #1
 8002528:	d103      	bne.n	8002532 <sbrk_aligned+0x26>
 800252a:	f04f 34ff 	mov.w	r4, #4294967295
 800252e:	4620      	mov	r0, r4
 8002530:	bd70      	pop	{r4, r5, r6, pc}
 8002532:	1cc4      	adds	r4, r0, #3
 8002534:	f024 0403 	bic.w	r4, r4, #3
 8002538:	42a0      	cmp	r0, r4
 800253a:	d0f8      	beq.n	800252e <sbrk_aligned+0x22>
 800253c:	1a21      	subs	r1, r4, r0
 800253e:	4628      	mov	r0, r5
 8002540:	f000 f94c 	bl	80027dc <_sbrk_r>
 8002544:	3001      	adds	r0, #1
 8002546:	d1f2      	bne.n	800252e <sbrk_aligned+0x22>
 8002548:	e7ef      	b.n	800252a <sbrk_aligned+0x1e>
 800254a:	bf00      	nop
 800254c:	2000022c 	.word	0x2000022c

08002550 <_malloc_r>:
 8002550:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002554:	1ccd      	adds	r5, r1, #3
 8002556:	f025 0503 	bic.w	r5, r5, #3
 800255a:	3508      	adds	r5, #8
 800255c:	2d0c      	cmp	r5, #12
 800255e:	bf38      	it	cc
 8002560:	250c      	movcc	r5, #12
 8002562:	2d00      	cmp	r5, #0
 8002564:	4606      	mov	r6, r0
 8002566:	db01      	blt.n	800256c <_malloc_r+0x1c>
 8002568:	42a9      	cmp	r1, r5
 800256a:	d904      	bls.n	8002576 <_malloc_r+0x26>
 800256c:	230c      	movs	r3, #12
 800256e:	6033      	str	r3, [r6, #0]
 8002570:	2000      	movs	r0, #0
 8002572:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002576:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800264c <_malloc_r+0xfc>
 800257a:	f000 f869 	bl	8002650 <__malloc_lock>
 800257e:	f8d8 3000 	ldr.w	r3, [r8]
 8002582:	461c      	mov	r4, r3
 8002584:	bb44      	cbnz	r4, 80025d8 <_malloc_r+0x88>
 8002586:	4629      	mov	r1, r5
 8002588:	4630      	mov	r0, r6
 800258a:	f7ff ffbf 	bl	800250c <sbrk_aligned>
 800258e:	1c43      	adds	r3, r0, #1
 8002590:	4604      	mov	r4, r0
 8002592:	d158      	bne.n	8002646 <_malloc_r+0xf6>
 8002594:	f8d8 4000 	ldr.w	r4, [r8]
 8002598:	4627      	mov	r7, r4
 800259a:	2f00      	cmp	r7, #0
 800259c:	d143      	bne.n	8002626 <_malloc_r+0xd6>
 800259e:	2c00      	cmp	r4, #0
 80025a0:	d04b      	beq.n	800263a <_malloc_r+0xea>
 80025a2:	6823      	ldr	r3, [r4, #0]
 80025a4:	4639      	mov	r1, r7
 80025a6:	4630      	mov	r0, r6
 80025a8:	eb04 0903 	add.w	r9, r4, r3
 80025ac:	f000 f916 	bl	80027dc <_sbrk_r>
 80025b0:	4581      	cmp	r9, r0
 80025b2:	d142      	bne.n	800263a <_malloc_r+0xea>
 80025b4:	6821      	ldr	r1, [r4, #0]
 80025b6:	4630      	mov	r0, r6
 80025b8:	1a6d      	subs	r5, r5, r1
 80025ba:	4629      	mov	r1, r5
 80025bc:	f7ff ffa6 	bl	800250c <sbrk_aligned>
 80025c0:	3001      	adds	r0, #1
 80025c2:	d03a      	beq.n	800263a <_malloc_r+0xea>
 80025c4:	6823      	ldr	r3, [r4, #0]
 80025c6:	442b      	add	r3, r5
 80025c8:	6023      	str	r3, [r4, #0]
 80025ca:	f8d8 3000 	ldr.w	r3, [r8]
 80025ce:	685a      	ldr	r2, [r3, #4]
 80025d0:	bb62      	cbnz	r2, 800262c <_malloc_r+0xdc>
 80025d2:	f8c8 7000 	str.w	r7, [r8]
 80025d6:	e00f      	b.n	80025f8 <_malloc_r+0xa8>
 80025d8:	6822      	ldr	r2, [r4, #0]
 80025da:	1b52      	subs	r2, r2, r5
 80025dc:	d420      	bmi.n	8002620 <_malloc_r+0xd0>
 80025de:	2a0b      	cmp	r2, #11
 80025e0:	d917      	bls.n	8002612 <_malloc_r+0xc2>
 80025e2:	1961      	adds	r1, r4, r5
 80025e4:	42a3      	cmp	r3, r4
 80025e6:	6025      	str	r5, [r4, #0]
 80025e8:	bf18      	it	ne
 80025ea:	6059      	strne	r1, [r3, #4]
 80025ec:	6863      	ldr	r3, [r4, #4]
 80025ee:	bf08      	it	eq
 80025f0:	f8c8 1000 	streq.w	r1, [r8]
 80025f4:	5162      	str	r2, [r4, r5]
 80025f6:	604b      	str	r3, [r1, #4]
 80025f8:	4630      	mov	r0, r6
 80025fa:	f000 f82f 	bl	800265c <__malloc_unlock>
 80025fe:	f104 000b 	add.w	r0, r4, #11
 8002602:	1d23      	adds	r3, r4, #4
 8002604:	f020 0007 	bic.w	r0, r0, #7
 8002608:	1ac2      	subs	r2, r0, r3
 800260a:	bf1c      	itt	ne
 800260c:	1a1b      	subne	r3, r3, r0
 800260e:	50a3      	strne	r3, [r4, r2]
 8002610:	e7af      	b.n	8002572 <_malloc_r+0x22>
 8002612:	6862      	ldr	r2, [r4, #4]
 8002614:	42a3      	cmp	r3, r4
 8002616:	bf0c      	ite	eq
 8002618:	f8c8 2000 	streq.w	r2, [r8]
 800261c:	605a      	strne	r2, [r3, #4]
 800261e:	e7eb      	b.n	80025f8 <_malloc_r+0xa8>
 8002620:	4623      	mov	r3, r4
 8002622:	6864      	ldr	r4, [r4, #4]
 8002624:	e7ae      	b.n	8002584 <_malloc_r+0x34>
 8002626:	463c      	mov	r4, r7
 8002628:	687f      	ldr	r7, [r7, #4]
 800262a:	e7b6      	b.n	800259a <_malloc_r+0x4a>
 800262c:	461a      	mov	r2, r3
 800262e:	685b      	ldr	r3, [r3, #4]
 8002630:	42a3      	cmp	r3, r4
 8002632:	d1fb      	bne.n	800262c <_malloc_r+0xdc>
 8002634:	2300      	movs	r3, #0
 8002636:	6053      	str	r3, [r2, #4]
 8002638:	e7de      	b.n	80025f8 <_malloc_r+0xa8>
 800263a:	230c      	movs	r3, #12
 800263c:	4630      	mov	r0, r6
 800263e:	6033      	str	r3, [r6, #0]
 8002640:	f000 f80c 	bl	800265c <__malloc_unlock>
 8002644:	e794      	b.n	8002570 <_malloc_r+0x20>
 8002646:	6005      	str	r5, [r0, #0]
 8002648:	e7d6      	b.n	80025f8 <_malloc_r+0xa8>
 800264a:	bf00      	nop
 800264c:	20000230 	.word	0x20000230

08002650 <__malloc_lock>:
 8002650:	4801      	ldr	r0, [pc, #4]	@ (8002658 <__malloc_lock+0x8>)
 8002652:	f7ff beea 	b.w	800242a <__retarget_lock_acquire_recursive>
 8002656:	bf00      	nop
 8002658:	20000228 	.word	0x20000228

0800265c <__malloc_unlock>:
 800265c:	4801      	ldr	r0, [pc, #4]	@ (8002664 <__malloc_unlock+0x8>)
 800265e:	f7ff bee5 	b.w	800242c <__retarget_lock_release_recursive>
 8002662:	bf00      	nop
 8002664:	20000228 	.word	0x20000228

08002668 <__sflush_r>:
 8002668:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800266c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800266e:	0716      	lsls	r6, r2, #28
 8002670:	4605      	mov	r5, r0
 8002672:	460c      	mov	r4, r1
 8002674:	d454      	bmi.n	8002720 <__sflush_r+0xb8>
 8002676:	684b      	ldr	r3, [r1, #4]
 8002678:	2b00      	cmp	r3, #0
 800267a:	dc02      	bgt.n	8002682 <__sflush_r+0x1a>
 800267c:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800267e:	2b00      	cmp	r3, #0
 8002680:	dd48      	ble.n	8002714 <__sflush_r+0xac>
 8002682:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8002684:	2e00      	cmp	r6, #0
 8002686:	d045      	beq.n	8002714 <__sflush_r+0xac>
 8002688:	2300      	movs	r3, #0
 800268a:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800268e:	682f      	ldr	r7, [r5, #0]
 8002690:	6a21      	ldr	r1, [r4, #32]
 8002692:	602b      	str	r3, [r5, #0]
 8002694:	d030      	beq.n	80026f8 <__sflush_r+0x90>
 8002696:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8002698:	89a3      	ldrh	r3, [r4, #12]
 800269a:	0759      	lsls	r1, r3, #29
 800269c:	d505      	bpl.n	80026aa <__sflush_r+0x42>
 800269e:	6863      	ldr	r3, [r4, #4]
 80026a0:	1ad2      	subs	r2, r2, r3
 80026a2:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80026a4:	b10b      	cbz	r3, 80026aa <__sflush_r+0x42>
 80026a6:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80026a8:	1ad2      	subs	r2, r2, r3
 80026aa:	2300      	movs	r3, #0
 80026ac:	4628      	mov	r0, r5
 80026ae:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80026b0:	6a21      	ldr	r1, [r4, #32]
 80026b2:	47b0      	blx	r6
 80026b4:	1c43      	adds	r3, r0, #1
 80026b6:	89a3      	ldrh	r3, [r4, #12]
 80026b8:	d106      	bne.n	80026c8 <__sflush_r+0x60>
 80026ba:	6829      	ldr	r1, [r5, #0]
 80026bc:	291d      	cmp	r1, #29
 80026be:	d82b      	bhi.n	8002718 <__sflush_r+0xb0>
 80026c0:	4a28      	ldr	r2, [pc, #160]	@ (8002764 <__sflush_r+0xfc>)
 80026c2:	40ca      	lsrs	r2, r1
 80026c4:	07d6      	lsls	r6, r2, #31
 80026c6:	d527      	bpl.n	8002718 <__sflush_r+0xb0>
 80026c8:	2200      	movs	r2, #0
 80026ca:	6062      	str	r2, [r4, #4]
 80026cc:	6922      	ldr	r2, [r4, #16]
 80026ce:	04d9      	lsls	r1, r3, #19
 80026d0:	6022      	str	r2, [r4, #0]
 80026d2:	d504      	bpl.n	80026de <__sflush_r+0x76>
 80026d4:	1c42      	adds	r2, r0, #1
 80026d6:	d101      	bne.n	80026dc <__sflush_r+0x74>
 80026d8:	682b      	ldr	r3, [r5, #0]
 80026da:	b903      	cbnz	r3, 80026de <__sflush_r+0x76>
 80026dc:	6560      	str	r0, [r4, #84]	@ 0x54
 80026de:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80026e0:	602f      	str	r7, [r5, #0]
 80026e2:	b1b9      	cbz	r1, 8002714 <__sflush_r+0xac>
 80026e4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80026e8:	4299      	cmp	r1, r3
 80026ea:	d002      	beq.n	80026f2 <__sflush_r+0x8a>
 80026ec:	4628      	mov	r0, r5
 80026ee:	f7ff febd 	bl	800246c <_free_r>
 80026f2:	2300      	movs	r3, #0
 80026f4:	6363      	str	r3, [r4, #52]	@ 0x34
 80026f6:	e00d      	b.n	8002714 <__sflush_r+0xac>
 80026f8:	2301      	movs	r3, #1
 80026fa:	4628      	mov	r0, r5
 80026fc:	47b0      	blx	r6
 80026fe:	4602      	mov	r2, r0
 8002700:	1c50      	adds	r0, r2, #1
 8002702:	d1c9      	bne.n	8002698 <__sflush_r+0x30>
 8002704:	682b      	ldr	r3, [r5, #0]
 8002706:	2b00      	cmp	r3, #0
 8002708:	d0c6      	beq.n	8002698 <__sflush_r+0x30>
 800270a:	2b1d      	cmp	r3, #29
 800270c:	d001      	beq.n	8002712 <__sflush_r+0xaa>
 800270e:	2b16      	cmp	r3, #22
 8002710:	d11d      	bne.n	800274e <__sflush_r+0xe6>
 8002712:	602f      	str	r7, [r5, #0]
 8002714:	2000      	movs	r0, #0
 8002716:	e021      	b.n	800275c <__sflush_r+0xf4>
 8002718:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800271c:	b21b      	sxth	r3, r3
 800271e:	e01a      	b.n	8002756 <__sflush_r+0xee>
 8002720:	690f      	ldr	r7, [r1, #16]
 8002722:	2f00      	cmp	r7, #0
 8002724:	d0f6      	beq.n	8002714 <__sflush_r+0xac>
 8002726:	0793      	lsls	r3, r2, #30
 8002728:	bf18      	it	ne
 800272a:	2300      	movne	r3, #0
 800272c:	680e      	ldr	r6, [r1, #0]
 800272e:	bf08      	it	eq
 8002730:	694b      	ldreq	r3, [r1, #20]
 8002732:	1bf6      	subs	r6, r6, r7
 8002734:	600f      	str	r7, [r1, #0]
 8002736:	608b      	str	r3, [r1, #8]
 8002738:	2e00      	cmp	r6, #0
 800273a:	ddeb      	ble.n	8002714 <__sflush_r+0xac>
 800273c:	4633      	mov	r3, r6
 800273e:	463a      	mov	r2, r7
 8002740:	4628      	mov	r0, r5
 8002742:	6a21      	ldr	r1, [r4, #32]
 8002744:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8002748:	47e0      	blx	ip
 800274a:	2800      	cmp	r0, #0
 800274c:	dc07      	bgt.n	800275e <__sflush_r+0xf6>
 800274e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002752:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002756:	f04f 30ff 	mov.w	r0, #4294967295
 800275a:	81a3      	strh	r3, [r4, #12]
 800275c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800275e:	4407      	add	r7, r0
 8002760:	1a36      	subs	r6, r6, r0
 8002762:	e7e9      	b.n	8002738 <__sflush_r+0xd0>
 8002764:	20400001 	.word	0x20400001

08002768 <_fflush_r>:
 8002768:	b538      	push	{r3, r4, r5, lr}
 800276a:	690b      	ldr	r3, [r1, #16]
 800276c:	4605      	mov	r5, r0
 800276e:	460c      	mov	r4, r1
 8002770:	b913      	cbnz	r3, 8002778 <_fflush_r+0x10>
 8002772:	2500      	movs	r5, #0
 8002774:	4628      	mov	r0, r5
 8002776:	bd38      	pop	{r3, r4, r5, pc}
 8002778:	b118      	cbz	r0, 8002782 <_fflush_r+0x1a>
 800277a:	6a03      	ldr	r3, [r0, #32]
 800277c:	b90b      	cbnz	r3, 8002782 <_fflush_r+0x1a>
 800277e:	f7ff fd61 	bl	8002244 <__sinit>
 8002782:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002786:	2b00      	cmp	r3, #0
 8002788:	d0f3      	beq.n	8002772 <_fflush_r+0xa>
 800278a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800278c:	07d0      	lsls	r0, r2, #31
 800278e:	d404      	bmi.n	800279a <_fflush_r+0x32>
 8002790:	0599      	lsls	r1, r3, #22
 8002792:	d402      	bmi.n	800279a <_fflush_r+0x32>
 8002794:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002796:	f7ff fe48 	bl	800242a <__retarget_lock_acquire_recursive>
 800279a:	4628      	mov	r0, r5
 800279c:	4621      	mov	r1, r4
 800279e:	f7ff ff63 	bl	8002668 <__sflush_r>
 80027a2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80027a4:	4605      	mov	r5, r0
 80027a6:	07da      	lsls	r2, r3, #31
 80027a8:	d4e4      	bmi.n	8002774 <_fflush_r+0xc>
 80027aa:	89a3      	ldrh	r3, [r4, #12]
 80027ac:	059b      	lsls	r3, r3, #22
 80027ae:	d4e1      	bmi.n	8002774 <_fflush_r+0xc>
 80027b0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80027b2:	f7ff fe3b 	bl	800242c <__retarget_lock_release_recursive>
 80027b6:	e7dd      	b.n	8002774 <_fflush_r+0xc>

080027b8 <fiprintf>:
 80027b8:	b40e      	push	{r1, r2, r3}
 80027ba:	b503      	push	{r0, r1, lr}
 80027bc:	4601      	mov	r1, r0
 80027be:	ab03      	add	r3, sp, #12
 80027c0:	4805      	ldr	r0, [pc, #20]	@ (80027d8 <fiprintf+0x20>)
 80027c2:	f853 2b04 	ldr.w	r2, [r3], #4
 80027c6:	6800      	ldr	r0, [r0, #0]
 80027c8:	9301      	str	r3, [sp, #4]
 80027ca:	f000 f845 	bl	8002858 <_vfiprintf_r>
 80027ce:	b002      	add	sp, #8
 80027d0:	f85d eb04 	ldr.w	lr, [sp], #4
 80027d4:	b003      	add	sp, #12
 80027d6:	4770      	bx	lr
 80027d8:	20000018 	.word	0x20000018

080027dc <_sbrk_r>:
 80027dc:	b538      	push	{r3, r4, r5, lr}
 80027de:	2300      	movs	r3, #0
 80027e0:	4d05      	ldr	r5, [pc, #20]	@ (80027f8 <_sbrk_r+0x1c>)
 80027e2:	4604      	mov	r4, r0
 80027e4:	4608      	mov	r0, r1
 80027e6:	602b      	str	r3, [r5, #0]
 80027e8:	f7fe f83c 	bl	8000864 <_sbrk>
 80027ec:	1c43      	adds	r3, r0, #1
 80027ee:	d102      	bne.n	80027f6 <_sbrk_r+0x1a>
 80027f0:	682b      	ldr	r3, [r5, #0]
 80027f2:	b103      	cbz	r3, 80027f6 <_sbrk_r+0x1a>
 80027f4:	6023      	str	r3, [r4, #0]
 80027f6:	bd38      	pop	{r3, r4, r5, pc}
 80027f8:	20000224 	.word	0x20000224

080027fc <abort>:
 80027fc:	2006      	movs	r0, #6
 80027fe:	b508      	push	{r3, lr}
 8002800:	f000 fb8e 	bl	8002f20 <raise>
 8002804:	2001      	movs	r0, #1
 8002806:	f7fd ffb8 	bl	800077a <_exit>

0800280a <__sfputc_r>:
 800280a:	6893      	ldr	r3, [r2, #8]
 800280c:	b410      	push	{r4}
 800280e:	3b01      	subs	r3, #1
 8002810:	2b00      	cmp	r3, #0
 8002812:	6093      	str	r3, [r2, #8]
 8002814:	da07      	bge.n	8002826 <__sfputc_r+0x1c>
 8002816:	6994      	ldr	r4, [r2, #24]
 8002818:	42a3      	cmp	r3, r4
 800281a:	db01      	blt.n	8002820 <__sfputc_r+0x16>
 800281c:	290a      	cmp	r1, #10
 800281e:	d102      	bne.n	8002826 <__sfputc_r+0x1c>
 8002820:	bc10      	pop	{r4}
 8002822:	f000 bac1 	b.w	8002da8 <__swbuf_r>
 8002826:	6813      	ldr	r3, [r2, #0]
 8002828:	1c58      	adds	r0, r3, #1
 800282a:	6010      	str	r0, [r2, #0]
 800282c:	7019      	strb	r1, [r3, #0]
 800282e:	4608      	mov	r0, r1
 8002830:	bc10      	pop	{r4}
 8002832:	4770      	bx	lr

08002834 <__sfputs_r>:
 8002834:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002836:	4606      	mov	r6, r0
 8002838:	460f      	mov	r7, r1
 800283a:	4614      	mov	r4, r2
 800283c:	18d5      	adds	r5, r2, r3
 800283e:	42ac      	cmp	r4, r5
 8002840:	d101      	bne.n	8002846 <__sfputs_r+0x12>
 8002842:	2000      	movs	r0, #0
 8002844:	e007      	b.n	8002856 <__sfputs_r+0x22>
 8002846:	463a      	mov	r2, r7
 8002848:	4630      	mov	r0, r6
 800284a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800284e:	f7ff ffdc 	bl	800280a <__sfputc_r>
 8002852:	1c43      	adds	r3, r0, #1
 8002854:	d1f3      	bne.n	800283e <__sfputs_r+0xa>
 8002856:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08002858 <_vfiprintf_r>:
 8002858:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800285c:	460d      	mov	r5, r1
 800285e:	4614      	mov	r4, r2
 8002860:	4698      	mov	r8, r3
 8002862:	4606      	mov	r6, r0
 8002864:	b09d      	sub	sp, #116	@ 0x74
 8002866:	b118      	cbz	r0, 8002870 <_vfiprintf_r+0x18>
 8002868:	6a03      	ldr	r3, [r0, #32]
 800286a:	b90b      	cbnz	r3, 8002870 <_vfiprintf_r+0x18>
 800286c:	f7ff fcea 	bl	8002244 <__sinit>
 8002870:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8002872:	07d9      	lsls	r1, r3, #31
 8002874:	d405      	bmi.n	8002882 <_vfiprintf_r+0x2a>
 8002876:	89ab      	ldrh	r3, [r5, #12]
 8002878:	059a      	lsls	r2, r3, #22
 800287a:	d402      	bmi.n	8002882 <_vfiprintf_r+0x2a>
 800287c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800287e:	f7ff fdd4 	bl	800242a <__retarget_lock_acquire_recursive>
 8002882:	89ab      	ldrh	r3, [r5, #12]
 8002884:	071b      	lsls	r3, r3, #28
 8002886:	d501      	bpl.n	800288c <_vfiprintf_r+0x34>
 8002888:	692b      	ldr	r3, [r5, #16]
 800288a:	b99b      	cbnz	r3, 80028b4 <_vfiprintf_r+0x5c>
 800288c:	4629      	mov	r1, r5
 800288e:	4630      	mov	r0, r6
 8002890:	f000 fac8 	bl	8002e24 <__swsetup_r>
 8002894:	b170      	cbz	r0, 80028b4 <_vfiprintf_r+0x5c>
 8002896:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8002898:	07dc      	lsls	r4, r3, #31
 800289a:	d504      	bpl.n	80028a6 <_vfiprintf_r+0x4e>
 800289c:	f04f 30ff 	mov.w	r0, #4294967295
 80028a0:	b01d      	add	sp, #116	@ 0x74
 80028a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80028a6:	89ab      	ldrh	r3, [r5, #12]
 80028a8:	0598      	lsls	r0, r3, #22
 80028aa:	d4f7      	bmi.n	800289c <_vfiprintf_r+0x44>
 80028ac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80028ae:	f7ff fdbd 	bl	800242c <__retarget_lock_release_recursive>
 80028b2:	e7f3      	b.n	800289c <_vfiprintf_r+0x44>
 80028b4:	2300      	movs	r3, #0
 80028b6:	9309      	str	r3, [sp, #36]	@ 0x24
 80028b8:	2320      	movs	r3, #32
 80028ba:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80028be:	2330      	movs	r3, #48	@ 0x30
 80028c0:	f04f 0901 	mov.w	r9, #1
 80028c4:	f8cd 800c 	str.w	r8, [sp, #12]
 80028c8:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8002a74 <_vfiprintf_r+0x21c>
 80028cc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80028d0:	4623      	mov	r3, r4
 80028d2:	469a      	mov	sl, r3
 80028d4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80028d8:	b10a      	cbz	r2, 80028de <_vfiprintf_r+0x86>
 80028da:	2a25      	cmp	r2, #37	@ 0x25
 80028dc:	d1f9      	bne.n	80028d2 <_vfiprintf_r+0x7a>
 80028de:	ebba 0b04 	subs.w	fp, sl, r4
 80028e2:	d00b      	beq.n	80028fc <_vfiprintf_r+0xa4>
 80028e4:	465b      	mov	r3, fp
 80028e6:	4622      	mov	r2, r4
 80028e8:	4629      	mov	r1, r5
 80028ea:	4630      	mov	r0, r6
 80028ec:	f7ff ffa2 	bl	8002834 <__sfputs_r>
 80028f0:	3001      	adds	r0, #1
 80028f2:	f000 80a7 	beq.w	8002a44 <_vfiprintf_r+0x1ec>
 80028f6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80028f8:	445a      	add	r2, fp
 80028fa:	9209      	str	r2, [sp, #36]	@ 0x24
 80028fc:	f89a 3000 	ldrb.w	r3, [sl]
 8002900:	2b00      	cmp	r3, #0
 8002902:	f000 809f 	beq.w	8002a44 <_vfiprintf_r+0x1ec>
 8002906:	2300      	movs	r3, #0
 8002908:	f04f 32ff 	mov.w	r2, #4294967295
 800290c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002910:	f10a 0a01 	add.w	sl, sl, #1
 8002914:	9304      	str	r3, [sp, #16]
 8002916:	9307      	str	r3, [sp, #28]
 8002918:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800291c:	931a      	str	r3, [sp, #104]	@ 0x68
 800291e:	4654      	mov	r4, sl
 8002920:	2205      	movs	r2, #5
 8002922:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002926:	4853      	ldr	r0, [pc, #332]	@ (8002a74 <_vfiprintf_r+0x21c>)
 8002928:	f000 fb16 	bl	8002f58 <memchr>
 800292c:	9a04      	ldr	r2, [sp, #16]
 800292e:	b9d8      	cbnz	r0, 8002968 <_vfiprintf_r+0x110>
 8002930:	06d1      	lsls	r1, r2, #27
 8002932:	bf44      	itt	mi
 8002934:	2320      	movmi	r3, #32
 8002936:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800293a:	0713      	lsls	r3, r2, #28
 800293c:	bf44      	itt	mi
 800293e:	232b      	movmi	r3, #43	@ 0x2b
 8002940:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8002944:	f89a 3000 	ldrb.w	r3, [sl]
 8002948:	2b2a      	cmp	r3, #42	@ 0x2a
 800294a:	d015      	beq.n	8002978 <_vfiprintf_r+0x120>
 800294c:	4654      	mov	r4, sl
 800294e:	2000      	movs	r0, #0
 8002950:	f04f 0c0a 	mov.w	ip, #10
 8002954:	9a07      	ldr	r2, [sp, #28]
 8002956:	4621      	mov	r1, r4
 8002958:	f811 3b01 	ldrb.w	r3, [r1], #1
 800295c:	3b30      	subs	r3, #48	@ 0x30
 800295e:	2b09      	cmp	r3, #9
 8002960:	d94b      	bls.n	80029fa <_vfiprintf_r+0x1a2>
 8002962:	b1b0      	cbz	r0, 8002992 <_vfiprintf_r+0x13a>
 8002964:	9207      	str	r2, [sp, #28]
 8002966:	e014      	b.n	8002992 <_vfiprintf_r+0x13a>
 8002968:	eba0 0308 	sub.w	r3, r0, r8
 800296c:	fa09 f303 	lsl.w	r3, r9, r3
 8002970:	4313      	orrs	r3, r2
 8002972:	46a2      	mov	sl, r4
 8002974:	9304      	str	r3, [sp, #16]
 8002976:	e7d2      	b.n	800291e <_vfiprintf_r+0xc6>
 8002978:	9b03      	ldr	r3, [sp, #12]
 800297a:	1d19      	adds	r1, r3, #4
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	9103      	str	r1, [sp, #12]
 8002980:	2b00      	cmp	r3, #0
 8002982:	bfbb      	ittet	lt
 8002984:	425b      	neglt	r3, r3
 8002986:	f042 0202 	orrlt.w	r2, r2, #2
 800298a:	9307      	strge	r3, [sp, #28]
 800298c:	9307      	strlt	r3, [sp, #28]
 800298e:	bfb8      	it	lt
 8002990:	9204      	strlt	r2, [sp, #16]
 8002992:	7823      	ldrb	r3, [r4, #0]
 8002994:	2b2e      	cmp	r3, #46	@ 0x2e
 8002996:	d10a      	bne.n	80029ae <_vfiprintf_r+0x156>
 8002998:	7863      	ldrb	r3, [r4, #1]
 800299a:	2b2a      	cmp	r3, #42	@ 0x2a
 800299c:	d132      	bne.n	8002a04 <_vfiprintf_r+0x1ac>
 800299e:	9b03      	ldr	r3, [sp, #12]
 80029a0:	3402      	adds	r4, #2
 80029a2:	1d1a      	adds	r2, r3, #4
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	9203      	str	r2, [sp, #12]
 80029a8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80029ac:	9305      	str	r3, [sp, #20]
 80029ae:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8002a78 <_vfiprintf_r+0x220>
 80029b2:	2203      	movs	r2, #3
 80029b4:	4650      	mov	r0, sl
 80029b6:	7821      	ldrb	r1, [r4, #0]
 80029b8:	f000 face 	bl	8002f58 <memchr>
 80029bc:	b138      	cbz	r0, 80029ce <_vfiprintf_r+0x176>
 80029be:	2240      	movs	r2, #64	@ 0x40
 80029c0:	9b04      	ldr	r3, [sp, #16]
 80029c2:	eba0 000a 	sub.w	r0, r0, sl
 80029c6:	4082      	lsls	r2, r0
 80029c8:	4313      	orrs	r3, r2
 80029ca:	3401      	adds	r4, #1
 80029cc:	9304      	str	r3, [sp, #16]
 80029ce:	f814 1b01 	ldrb.w	r1, [r4], #1
 80029d2:	2206      	movs	r2, #6
 80029d4:	4829      	ldr	r0, [pc, #164]	@ (8002a7c <_vfiprintf_r+0x224>)
 80029d6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80029da:	f000 fabd 	bl	8002f58 <memchr>
 80029de:	2800      	cmp	r0, #0
 80029e0:	d03f      	beq.n	8002a62 <_vfiprintf_r+0x20a>
 80029e2:	4b27      	ldr	r3, [pc, #156]	@ (8002a80 <_vfiprintf_r+0x228>)
 80029e4:	bb1b      	cbnz	r3, 8002a2e <_vfiprintf_r+0x1d6>
 80029e6:	9b03      	ldr	r3, [sp, #12]
 80029e8:	3307      	adds	r3, #7
 80029ea:	f023 0307 	bic.w	r3, r3, #7
 80029ee:	3308      	adds	r3, #8
 80029f0:	9303      	str	r3, [sp, #12]
 80029f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80029f4:	443b      	add	r3, r7
 80029f6:	9309      	str	r3, [sp, #36]	@ 0x24
 80029f8:	e76a      	b.n	80028d0 <_vfiprintf_r+0x78>
 80029fa:	460c      	mov	r4, r1
 80029fc:	2001      	movs	r0, #1
 80029fe:	fb0c 3202 	mla	r2, ip, r2, r3
 8002a02:	e7a8      	b.n	8002956 <_vfiprintf_r+0xfe>
 8002a04:	2300      	movs	r3, #0
 8002a06:	f04f 0c0a 	mov.w	ip, #10
 8002a0a:	4619      	mov	r1, r3
 8002a0c:	3401      	adds	r4, #1
 8002a0e:	9305      	str	r3, [sp, #20]
 8002a10:	4620      	mov	r0, r4
 8002a12:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002a16:	3a30      	subs	r2, #48	@ 0x30
 8002a18:	2a09      	cmp	r2, #9
 8002a1a:	d903      	bls.n	8002a24 <_vfiprintf_r+0x1cc>
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d0c6      	beq.n	80029ae <_vfiprintf_r+0x156>
 8002a20:	9105      	str	r1, [sp, #20]
 8002a22:	e7c4      	b.n	80029ae <_vfiprintf_r+0x156>
 8002a24:	4604      	mov	r4, r0
 8002a26:	2301      	movs	r3, #1
 8002a28:	fb0c 2101 	mla	r1, ip, r1, r2
 8002a2c:	e7f0      	b.n	8002a10 <_vfiprintf_r+0x1b8>
 8002a2e:	ab03      	add	r3, sp, #12
 8002a30:	9300      	str	r3, [sp, #0]
 8002a32:	462a      	mov	r2, r5
 8002a34:	4630      	mov	r0, r6
 8002a36:	4b13      	ldr	r3, [pc, #76]	@ (8002a84 <_vfiprintf_r+0x22c>)
 8002a38:	a904      	add	r1, sp, #16
 8002a3a:	f3af 8000 	nop.w
 8002a3e:	4607      	mov	r7, r0
 8002a40:	1c78      	adds	r0, r7, #1
 8002a42:	d1d6      	bne.n	80029f2 <_vfiprintf_r+0x19a>
 8002a44:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8002a46:	07d9      	lsls	r1, r3, #31
 8002a48:	d405      	bmi.n	8002a56 <_vfiprintf_r+0x1fe>
 8002a4a:	89ab      	ldrh	r3, [r5, #12]
 8002a4c:	059a      	lsls	r2, r3, #22
 8002a4e:	d402      	bmi.n	8002a56 <_vfiprintf_r+0x1fe>
 8002a50:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8002a52:	f7ff fceb 	bl	800242c <__retarget_lock_release_recursive>
 8002a56:	89ab      	ldrh	r3, [r5, #12]
 8002a58:	065b      	lsls	r3, r3, #25
 8002a5a:	f53f af1f 	bmi.w	800289c <_vfiprintf_r+0x44>
 8002a5e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8002a60:	e71e      	b.n	80028a0 <_vfiprintf_r+0x48>
 8002a62:	ab03      	add	r3, sp, #12
 8002a64:	9300      	str	r3, [sp, #0]
 8002a66:	462a      	mov	r2, r5
 8002a68:	4630      	mov	r0, r6
 8002a6a:	4b06      	ldr	r3, [pc, #24]	@ (8002a84 <_vfiprintf_r+0x22c>)
 8002a6c:	a904      	add	r1, sp, #16
 8002a6e:	f000 f87d 	bl	8002b6c <_printf_i>
 8002a72:	e7e4      	b.n	8002a3e <_vfiprintf_r+0x1e6>
 8002a74:	080031b9 	.word	0x080031b9
 8002a78:	080031bf 	.word	0x080031bf
 8002a7c:	080031c3 	.word	0x080031c3
 8002a80:	00000000 	.word	0x00000000
 8002a84:	08002835 	.word	0x08002835

08002a88 <_printf_common>:
 8002a88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002a8c:	4616      	mov	r6, r2
 8002a8e:	4698      	mov	r8, r3
 8002a90:	688a      	ldr	r2, [r1, #8]
 8002a92:	690b      	ldr	r3, [r1, #16]
 8002a94:	4607      	mov	r7, r0
 8002a96:	4293      	cmp	r3, r2
 8002a98:	bfb8      	it	lt
 8002a9a:	4613      	movlt	r3, r2
 8002a9c:	6033      	str	r3, [r6, #0]
 8002a9e:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8002aa2:	460c      	mov	r4, r1
 8002aa4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8002aa8:	b10a      	cbz	r2, 8002aae <_printf_common+0x26>
 8002aaa:	3301      	adds	r3, #1
 8002aac:	6033      	str	r3, [r6, #0]
 8002aae:	6823      	ldr	r3, [r4, #0]
 8002ab0:	0699      	lsls	r1, r3, #26
 8002ab2:	bf42      	ittt	mi
 8002ab4:	6833      	ldrmi	r3, [r6, #0]
 8002ab6:	3302      	addmi	r3, #2
 8002ab8:	6033      	strmi	r3, [r6, #0]
 8002aba:	6825      	ldr	r5, [r4, #0]
 8002abc:	f015 0506 	ands.w	r5, r5, #6
 8002ac0:	d106      	bne.n	8002ad0 <_printf_common+0x48>
 8002ac2:	f104 0a19 	add.w	sl, r4, #25
 8002ac6:	68e3      	ldr	r3, [r4, #12]
 8002ac8:	6832      	ldr	r2, [r6, #0]
 8002aca:	1a9b      	subs	r3, r3, r2
 8002acc:	42ab      	cmp	r3, r5
 8002ace:	dc2b      	bgt.n	8002b28 <_printf_common+0xa0>
 8002ad0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8002ad4:	6822      	ldr	r2, [r4, #0]
 8002ad6:	3b00      	subs	r3, #0
 8002ad8:	bf18      	it	ne
 8002ada:	2301      	movne	r3, #1
 8002adc:	0692      	lsls	r2, r2, #26
 8002ade:	d430      	bmi.n	8002b42 <_printf_common+0xba>
 8002ae0:	4641      	mov	r1, r8
 8002ae2:	4638      	mov	r0, r7
 8002ae4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8002ae8:	47c8      	blx	r9
 8002aea:	3001      	adds	r0, #1
 8002aec:	d023      	beq.n	8002b36 <_printf_common+0xae>
 8002aee:	6823      	ldr	r3, [r4, #0]
 8002af0:	6922      	ldr	r2, [r4, #16]
 8002af2:	f003 0306 	and.w	r3, r3, #6
 8002af6:	2b04      	cmp	r3, #4
 8002af8:	bf14      	ite	ne
 8002afa:	2500      	movne	r5, #0
 8002afc:	6833      	ldreq	r3, [r6, #0]
 8002afe:	f04f 0600 	mov.w	r6, #0
 8002b02:	bf08      	it	eq
 8002b04:	68e5      	ldreq	r5, [r4, #12]
 8002b06:	f104 041a 	add.w	r4, r4, #26
 8002b0a:	bf08      	it	eq
 8002b0c:	1aed      	subeq	r5, r5, r3
 8002b0e:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8002b12:	bf08      	it	eq
 8002b14:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002b18:	4293      	cmp	r3, r2
 8002b1a:	bfc4      	itt	gt
 8002b1c:	1a9b      	subgt	r3, r3, r2
 8002b1e:	18ed      	addgt	r5, r5, r3
 8002b20:	42b5      	cmp	r5, r6
 8002b22:	d11a      	bne.n	8002b5a <_printf_common+0xd2>
 8002b24:	2000      	movs	r0, #0
 8002b26:	e008      	b.n	8002b3a <_printf_common+0xb2>
 8002b28:	2301      	movs	r3, #1
 8002b2a:	4652      	mov	r2, sl
 8002b2c:	4641      	mov	r1, r8
 8002b2e:	4638      	mov	r0, r7
 8002b30:	47c8      	blx	r9
 8002b32:	3001      	adds	r0, #1
 8002b34:	d103      	bne.n	8002b3e <_printf_common+0xb6>
 8002b36:	f04f 30ff 	mov.w	r0, #4294967295
 8002b3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002b3e:	3501      	adds	r5, #1
 8002b40:	e7c1      	b.n	8002ac6 <_printf_common+0x3e>
 8002b42:	2030      	movs	r0, #48	@ 0x30
 8002b44:	18e1      	adds	r1, r4, r3
 8002b46:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8002b4a:	1c5a      	adds	r2, r3, #1
 8002b4c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8002b50:	4422      	add	r2, r4
 8002b52:	3302      	adds	r3, #2
 8002b54:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8002b58:	e7c2      	b.n	8002ae0 <_printf_common+0x58>
 8002b5a:	2301      	movs	r3, #1
 8002b5c:	4622      	mov	r2, r4
 8002b5e:	4641      	mov	r1, r8
 8002b60:	4638      	mov	r0, r7
 8002b62:	47c8      	blx	r9
 8002b64:	3001      	adds	r0, #1
 8002b66:	d0e6      	beq.n	8002b36 <_printf_common+0xae>
 8002b68:	3601      	adds	r6, #1
 8002b6a:	e7d9      	b.n	8002b20 <_printf_common+0x98>

08002b6c <_printf_i>:
 8002b6c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002b70:	7e0f      	ldrb	r7, [r1, #24]
 8002b72:	4691      	mov	r9, r2
 8002b74:	2f78      	cmp	r7, #120	@ 0x78
 8002b76:	4680      	mov	r8, r0
 8002b78:	460c      	mov	r4, r1
 8002b7a:	469a      	mov	sl, r3
 8002b7c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8002b7e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8002b82:	d807      	bhi.n	8002b94 <_printf_i+0x28>
 8002b84:	2f62      	cmp	r7, #98	@ 0x62
 8002b86:	d80a      	bhi.n	8002b9e <_printf_i+0x32>
 8002b88:	2f00      	cmp	r7, #0
 8002b8a:	f000 80d1 	beq.w	8002d30 <_printf_i+0x1c4>
 8002b8e:	2f58      	cmp	r7, #88	@ 0x58
 8002b90:	f000 80b8 	beq.w	8002d04 <_printf_i+0x198>
 8002b94:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002b98:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8002b9c:	e03a      	b.n	8002c14 <_printf_i+0xa8>
 8002b9e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8002ba2:	2b15      	cmp	r3, #21
 8002ba4:	d8f6      	bhi.n	8002b94 <_printf_i+0x28>
 8002ba6:	a101      	add	r1, pc, #4	@ (adr r1, 8002bac <_printf_i+0x40>)
 8002ba8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002bac:	08002c05 	.word	0x08002c05
 8002bb0:	08002c19 	.word	0x08002c19
 8002bb4:	08002b95 	.word	0x08002b95
 8002bb8:	08002b95 	.word	0x08002b95
 8002bbc:	08002b95 	.word	0x08002b95
 8002bc0:	08002b95 	.word	0x08002b95
 8002bc4:	08002c19 	.word	0x08002c19
 8002bc8:	08002b95 	.word	0x08002b95
 8002bcc:	08002b95 	.word	0x08002b95
 8002bd0:	08002b95 	.word	0x08002b95
 8002bd4:	08002b95 	.word	0x08002b95
 8002bd8:	08002d17 	.word	0x08002d17
 8002bdc:	08002c43 	.word	0x08002c43
 8002be0:	08002cd1 	.word	0x08002cd1
 8002be4:	08002b95 	.word	0x08002b95
 8002be8:	08002b95 	.word	0x08002b95
 8002bec:	08002d39 	.word	0x08002d39
 8002bf0:	08002b95 	.word	0x08002b95
 8002bf4:	08002c43 	.word	0x08002c43
 8002bf8:	08002b95 	.word	0x08002b95
 8002bfc:	08002b95 	.word	0x08002b95
 8002c00:	08002cd9 	.word	0x08002cd9
 8002c04:	6833      	ldr	r3, [r6, #0]
 8002c06:	1d1a      	adds	r2, r3, #4
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	6032      	str	r2, [r6, #0]
 8002c0c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002c10:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8002c14:	2301      	movs	r3, #1
 8002c16:	e09c      	b.n	8002d52 <_printf_i+0x1e6>
 8002c18:	6833      	ldr	r3, [r6, #0]
 8002c1a:	6820      	ldr	r0, [r4, #0]
 8002c1c:	1d19      	adds	r1, r3, #4
 8002c1e:	6031      	str	r1, [r6, #0]
 8002c20:	0606      	lsls	r6, r0, #24
 8002c22:	d501      	bpl.n	8002c28 <_printf_i+0xbc>
 8002c24:	681d      	ldr	r5, [r3, #0]
 8002c26:	e003      	b.n	8002c30 <_printf_i+0xc4>
 8002c28:	0645      	lsls	r5, r0, #25
 8002c2a:	d5fb      	bpl.n	8002c24 <_printf_i+0xb8>
 8002c2c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8002c30:	2d00      	cmp	r5, #0
 8002c32:	da03      	bge.n	8002c3c <_printf_i+0xd0>
 8002c34:	232d      	movs	r3, #45	@ 0x2d
 8002c36:	426d      	negs	r5, r5
 8002c38:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002c3c:	230a      	movs	r3, #10
 8002c3e:	4858      	ldr	r0, [pc, #352]	@ (8002da0 <_printf_i+0x234>)
 8002c40:	e011      	b.n	8002c66 <_printf_i+0xfa>
 8002c42:	6821      	ldr	r1, [r4, #0]
 8002c44:	6833      	ldr	r3, [r6, #0]
 8002c46:	0608      	lsls	r0, r1, #24
 8002c48:	f853 5b04 	ldr.w	r5, [r3], #4
 8002c4c:	d402      	bmi.n	8002c54 <_printf_i+0xe8>
 8002c4e:	0649      	lsls	r1, r1, #25
 8002c50:	bf48      	it	mi
 8002c52:	b2ad      	uxthmi	r5, r5
 8002c54:	2f6f      	cmp	r7, #111	@ 0x6f
 8002c56:	6033      	str	r3, [r6, #0]
 8002c58:	bf14      	ite	ne
 8002c5a:	230a      	movne	r3, #10
 8002c5c:	2308      	moveq	r3, #8
 8002c5e:	4850      	ldr	r0, [pc, #320]	@ (8002da0 <_printf_i+0x234>)
 8002c60:	2100      	movs	r1, #0
 8002c62:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8002c66:	6866      	ldr	r6, [r4, #4]
 8002c68:	2e00      	cmp	r6, #0
 8002c6a:	60a6      	str	r6, [r4, #8]
 8002c6c:	db05      	blt.n	8002c7a <_printf_i+0x10e>
 8002c6e:	6821      	ldr	r1, [r4, #0]
 8002c70:	432e      	orrs	r6, r5
 8002c72:	f021 0104 	bic.w	r1, r1, #4
 8002c76:	6021      	str	r1, [r4, #0]
 8002c78:	d04b      	beq.n	8002d12 <_printf_i+0x1a6>
 8002c7a:	4616      	mov	r6, r2
 8002c7c:	fbb5 f1f3 	udiv	r1, r5, r3
 8002c80:	fb03 5711 	mls	r7, r3, r1, r5
 8002c84:	5dc7      	ldrb	r7, [r0, r7]
 8002c86:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8002c8a:	462f      	mov	r7, r5
 8002c8c:	42bb      	cmp	r3, r7
 8002c8e:	460d      	mov	r5, r1
 8002c90:	d9f4      	bls.n	8002c7c <_printf_i+0x110>
 8002c92:	2b08      	cmp	r3, #8
 8002c94:	d10b      	bne.n	8002cae <_printf_i+0x142>
 8002c96:	6823      	ldr	r3, [r4, #0]
 8002c98:	07df      	lsls	r7, r3, #31
 8002c9a:	d508      	bpl.n	8002cae <_printf_i+0x142>
 8002c9c:	6923      	ldr	r3, [r4, #16]
 8002c9e:	6861      	ldr	r1, [r4, #4]
 8002ca0:	4299      	cmp	r1, r3
 8002ca2:	bfde      	ittt	le
 8002ca4:	2330      	movle	r3, #48	@ 0x30
 8002ca6:	f806 3c01 	strble.w	r3, [r6, #-1]
 8002caa:	f106 36ff 	addle.w	r6, r6, #4294967295
 8002cae:	1b92      	subs	r2, r2, r6
 8002cb0:	6122      	str	r2, [r4, #16]
 8002cb2:	464b      	mov	r3, r9
 8002cb4:	4621      	mov	r1, r4
 8002cb6:	4640      	mov	r0, r8
 8002cb8:	f8cd a000 	str.w	sl, [sp]
 8002cbc:	aa03      	add	r2, sp, #12
 8002cbe:	f7ff fee3 	bl	8002a88 <_printf_common>
 8002cc2:	3001      	adds	r0, #1
 8002cc4:	d14a      	bne.n	8002d5c <_printf_i+0x1f0>
 8002cc6:	f04f 30ff 	mov.w	r0, #4294967295
 8002cca:	b004      	add	sp, #16
 8002ccc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002cd0:	6823      	ldr	r3, [r4, #0]
 8002cd2:	f043 0320 	orr.w	r3, r3, #32
 8002cd6:	6023      	str	r3, [r4, #0]
 8002cd8:	2778      	movs	r7, #120	@ 0x78
 8002cda:	4832      	ldr	r0, [pc, #200]	@ (8002da4 <_printf_i+0x238>)
 8002cdc:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8002ce0:	6823      	ldr	r3, [r4, #0]
 8002ce2:	6831      	ldr	r1, [r6, #0]
 8002ce4:	061f      	lsls	r7, r3, #24
 8002ce6:	f851 5b04 	ldr.w	r5, [r1], #4
 8002cea:	d402      	bmi.n	8002cf2 <_printf_i+0x186>
 8002cec:	065f      	lsls	r7, r3, #25
 8002cee:	bf48      	it	mi
 8002cf0:	b2ad      	uxthmi	r5, r5
 8002cf2:	6031      	str	r1, [r6, #0]
 8002cf4:	07d9      	lsls	r1, r3, #31
 8002cf6:	bf44      	itt	mi
 8002cf8:	f043 0320 	orrmi.w	r3, r3, #32
 8002cfc:	6023      	strmi	r3, [r4, #0]
 8002cfe:	b11d      	cbz	r5, 8002d08 <_printf_i+0x19c>
 8002d00:	2310      	movs	r3, #16
 8002d02:	e7ad      	b.n	8002c60 <_printf_i+0xf4>
 8002d04:	4826      	ldr	r0, [pc, #152]	@ (8002da0 <_printf_i+0x234>)
 8002d06:	e7e9      	b.n	8002cdc <_printf_i+0x170>
 8002d08:	6823      	ldr	r3, [r4, #0]
 8002d0a:	f023 0320 	bic.w	r3, r3, #32
 8002d0e:	6023      	str	r3, [r4, #0]
 8002d10:	e7f6      	b.n	8002d00 <_printf_i+0x194>
 8002d12:	4616      	mov	r6, r2
 8002d14:	e7bd      	b.n	8002c92 <_printf_i+0x126>
 8002d16:	6833      	ldr	r3, [r6, #0]
 8002d18:	6825      	ldr	r5, [r4, #0]
 8002d1a:	1d18      	adds	r0, r3, #4
 8002d1c:	6961      	ldr	r1, [r4, #20]
 8002d1e:	6030      	str	r0, [r6, #0]
 8002d20:	062e      	lsls	r6, r5, #24
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	d501      	bpl.n	8002d2a <_printf_i+0x1be>
 8002d26:	6019      	str	r1, [r3, #0]
 8002d28:	e002      	b.n	8002d30 <_printf_i+0x1c4>
 8002d2a:	0668      	lsls	r0, r5, #25
 8002d2c:	d5fb      	bpl.n	8002d26 <_printf_i+0x1ba>
 8002d2e:	8019      	strh	r1, [r3, #0]
 8002d30:	2300      	movs	r3, #0
 8002d32:	4616      	mov	r6, r2
 8002d34:	6123      	str	r3, [r4, #16]
 8002d36:	e7bc      	b.n	8002cb2 <_printf_i+0x146>
 8002d38:	6833      	ldr	r3, [r6, #0]
 8002d3a:	2100      	movs	r1, #0
 8002d3c:	1d1a      	adds	r2, r3, #4
 8002d3e:	6032      	str	r2, [r6, #0]
 8002d40:	681e      	ldr	r6, [r3, #0]
 8002d42:	6862      	ldr	r2, [r4, #4]
 8002d44:	4630      	mov	r0, r6
 8002d46:	f000 f907 	bl	8002f58 <memchr>
 8002d4a:	b108      	cbz	r0, 8002d50 <_printf_i+0x1e4>
 8002d4c:	1b80      	subs	r0, r0, r6
 8002d4e:	6060      	str	r0, [r4, #4]
 8002d50:	6863      	ldr	r3, [r4, #4]
 8002d52:	6123      	str	r3, [r4, #16]
 8002d54:	2300      	movs	r3, #0
 8002d56:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002d5a:	e7aa      	b.n	8002cb2 <_printf_i+0x146>
 8002d5c:	4632      	mov	r2, r6
 8002d5e:	4649      	mov	r1, r9
 8002d60:	4640      	mov	r0, r8
 8002d62:	6923      	ldr	r3, [r4, #16]
 8002d64:	47d0      	blx	sl
 8002d66:	3001      	adds	r0, #1
 8002d68:	d0ad      	beq.n	8002cc6 <_printf_i+0x15a>
 8002d6a:	6823      	ldr	r3, [r4, #0]
 8002d6c:	079b      	lsls	r3, r3, #30
 8002d6e:	d413      	bmi.n	8002d98 <_printf_i+0x22c>
 8002d70:	68e0      	ldr	r0, [r4, #12]
 8002d72:	9b03      	ldr	r3, [sp, #12]
 8002d74:	4298      	cmp	r0, r3
 8002d76:	bfb8      	it	lt
 8002d78:	4618      	movlt	r0, r3
 8002d7a:	e7a6      	b.n	8002cca <_printf_i+0x15e>
 8002d7c:	2301      	movs	r3, #1
 8002d7e:	4632      	mov	r2, r6
 8002d80:	4649      	mov	r1, r9
 8002d82:	4640      	mov	r0, r8
 8002d84:	47d0      	blx	sl
 8002d86:	3001      	adds	r0, #1
 8002d88:	d09d      	beq.n	8002cc6 <_printf_i+0x15a>
 8002d8a:	3501      	adds	r5, #1
 8002d8c:	68e3      	ldr	r3, [r4, #12]
 8002d8e:	9903      	ldr	r1, [sp, #12]
 8002d90:	1a5b      	subs	r3, r3, r1
 8002d92:	42ab      	cmp	r3, r5
 8002d94:	dcf2      	bgt.n	8002d7c <_printf_i+0x210>
 8002d96:	e7eb      	b.n	8002d70 <_printf_i+0x204>
 8002d98:	2500      	movs	r5, #0
 8002d9a:	f104 0619 	add.w	r6, r4, #25
 8002d9e:	e7f5      	b.n	8002d8c <_printf_i+0x220>
 8002da0:	080031ca 	.word	0x080031ca
 8002da4:	080031db 	.word	0x080031db

08002da8 <__swbuf_r>:
 8002da8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002daa:	460e      	mov	r6, r1
 8002dac:	4614      	mov	r4, r2
 8002dae:	4605      	mov	r5, r0
 8002db0:	b118      	cbz	r0, 8002dba <__swbuf_r+0x12>
 8002db2:	6a03      	ldr	r3, [r0, #32]
 8002db4:	b90b      	cbnz	r3, 8002dba <__swbuf_r+0x12>
 8002db6:	f7ff fa45 	bl	8002244 <__sinit>
 8002dba:	69a3      	ldr	r3, [r4, #24]
 8002dbc:	60a3      	str	r3, [r4, #8]
 8002dbe:	89a3      	ldrh	r3, [r4, #12]
 8002dc0:	071a      	lsls	r2, r3, #28
 8002dc2:	d501      	bpl.n	8002dc8 <__swbuf_r+0x20>
 8002dc4:	6923      	ldr	r3, [r4, #16]
 8002dc6:	b943      	cbnz	r3, 8002dda <__swbuf_r+0x32>
 8002dc8:	4621      	mov	r1, r4
 8002dca:	4628      	mov	r0, r5
 8002dcc:	f000 f82a 	bl	8002e24 <__swsetup_r>
 8002dd0:	b118      	cbz	r0, 8002dda <__swbuf_r+0x32>
 8002dd2:	f04f 37ff 	mov.w	r7, #4294967295
 8002dd6:	4638      	mov	r0, r7
 8002dd8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002dda:	6823      	ldr	r3, [r4, #0]
 8002ddc:	6922      	ldr	r2, [r4, #16]
 8002dde:	b2f6      	uxtb	r6, r6
 8002de0:	1a98      	subs	r0, r3, r2
 8002de2:	6963      	ldr	r3, [r4, #20]
 8002de4:	4637      	mov	r7, r6
 8002de6:	4283      	cmp	r3, r0
 8002de8:	dc05      	bgt.n	8002df6 <__swbuf_r+0x4e>
 8002dea:	4621      	mov	r1, r4
 8002dec:	4628      	mov	r0, r5
 8002dee:	f7ff fcbb 	bl	8002768 <_fflush_r>
 8002df2:	2800      	cmp	r0, #0
 8002df4:	d1ed      	bne.n	8002dd2 <__swbuf_r+0x2a>
 8002df6:	68a3      	ldr	r3, [r4, #8]
 8002df8:	3b01      	subs	r3, #1
 8002dfa:	60a3      	str	r3, [r4, #8]
 8002dfc:	6823      	ldr	r3, [r4, #0]
 8002dfe:	1c5a      	adds	r2, r3, #1
 8002e00:	6022      	str	r2, [r4, #0]
 8002e02:	701e      	strb	r6, [r3, #0]
 8002e04:	6962      	ldr	r2, [r4, #20]
 8002e06:	1c43      	adds	r3, r0, #1
 8002e08:	429a      	cmp	r2, r3
 8002e0a:	d004      	beq.n	8002e16 <__swbuf_r+0x6e>
 8002e0c:	89a3      	ldrh	r3, [r4, #12]
 8002e0e:	07db      	lsls	r3, r3, #31
 8002e10:	d5e1      	bpl.n	8002dd6 <__swbuf_r+0x2e>
 8002e12:	2e0a      	cmp	r6, #10
 8002e14:	d1df      	bne.n	8002dd6 <__swbuf_r+0x2e>
 8002e16:	4621      	mov	r1, r4
 8002e18:	4628      	mov	r0, r5
 8002e1a:	f7ff fca5 	bl	8002768 <_fflush_r>
 8002e1e:	2800      	cmp	r0, #0
 8002e20:	d0d9      	beq.n	8002dd6 <__swbuf_r+0x2e>
 8002e22:	e7d6      	b.n	8002dd2 <__swbuf_r+0x2a>

08002e24 <__swsetup_r>:
 8002e24:	b538      	push	{r3, r4, r5, lr}
 8002e26:	4b29      	ldr	r3, [pc, #164]	@ (8002ecc <__swsetup_r+0xa8>)
 8002e28:	4605      	mov	r5, r0
 8002e2a:	6818      	ldr	r0, [r3, #0]
 8002e2c:	460c      	mov	r4, r1
 8002e2e:	b118      	cbz	r0, 8002e38 <__swsetup_r+0x14>
 8002e30:	6a03      	ldr	r3, [r0, #32]
 8002e32:	b90b      	cbnz	r3, 8002e38 <__swsetup_r+0x14>
 8002e34:	f7ff fa06 	bl	8002244 <__sinit>
 8002e38:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002e3c:	0719      	lsls	r1, r3, #28
 8002e3e:	d422      	bmi.n	8002e86 <__swsetup_r+0x62>
 8002e40:	06da      	lsls	r2, r3, #27
 8002e42:	d407      	bmi.n	8002e54 <__swsetup_r+0x30>
 8002e44:	2209      	movs	r2, #9
 8002e46:	602a      	str	r2, [r5, #0]
 8002e48:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002e4c:	f04f 30ff 	mov.w	r0, #4294967295
 8002e50:	81a3      	strh	r3, [r4, #12]
 8002e52:	e033      	b.n	8002ebc <__swsetup_r+0x98>
 8002e54:	0758      	lsls	r0, r3, #29
 8002e56:	d512      	bpl.n	8002e7e <__swsetup_r+0x5a>
 8002e58:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8002e5a:	b141      	cbz	r1, 8002e6e <__swsetup_r+0x4a>
 8002e5c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8002e60:	4299      	cmp	r1, r3
 8002e62:	d002      	beq.n	8002e6a <__swsetup_r+0x46>
 8002e64:	4628      	mov	r0, r5
 8002e66:	f7ff fb01 	bl	800246c <_free_r>
 8002e6a:	2300      	movs	r3, #0
 8002e6c:	6363      	str	r3, [r4, #52]	@ 0x34
 8002e6e:	89a3      	ldrh	r3, [r4, #12]
 8002e70:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8002e74:	81a3      	strh	r3, [r4, #12]
 8002e76:	2300      	movs	r3, #0
 8002e78:	6063      	str	r3, [r4, #4]
 8002e7a:	6923      	ldr	r3, [r4, #16]
 8002e7c:	6023      	str	r3, [r4, #0]
 8002e7e:	89a3      	ldrh	r3, [r4, #12]
 8002e80:	f043 0308 	orr.w	r3, r3, #8
 8002e84:	81a3      	strh	r3, [r4, #12]
 8002e86:	6923      	ldr	r3, [r4, #16]
 8002e88:	b94b      	cbnz	r3, 8002e9e <__swsetup_r+0x7a>
 8002e8a:	89a3      	ldrh	r3, [r4, #12]
 8002e8c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8002e90:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002e94:	d003      	beq.n	8002e9e <__swsetup_r+0x7a>
 8002e96:	4621      	mov	r1, r4
 8002e98:	4628      	mov	r0, r5
 8002e9a:	f000 f890 	bl	8002fbe <__smakebuf_r>
 8002e9e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002ea2:	f013 0201 	ands.w	r2, r3, #1
 8002ea6:	d00a      	beq.n	8002ebe <__swsetup_r+0x9a>
 8002ea8:	2200      	movs	r2, #0
 8002eaa:	60a2      	str	r2, [r4, #8]
 8002eac:	6962      	ldr	r2, [r4, #20]
 8002eae:	4252      	negs	r2, r2
 8002eb0:	61a2      	str	r2, [r4, #24]
 8002eb2:	6922      	ldr	r2, [r4, #16]
 8002eb4:	b942      	cbnz	r2, 8002ec8 <__swsetup_r+0xa4>
 8002eb6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8002eba:	d1c5      	bne.n	8002e48 <__swsetup_r+0x24>
 8002ebc:	bd38      	pop	{r3, r4, r5, pc}
 8002ebe:	0799      	lsls	r1, r3, #30
 8002ec0:	bf58      	it	pl
 8002ec2:	6962      	ldrpl	r2, [r4, #20]
 8002ec4:	60a2      	str	r2, [r4, #8]
 8002ec6:	e7f4      	b.n	8002eb2 <__swsetup_r+0x8e>
 8002ec8:	2000      	movs	r0, #0
 8002eca:	e7f7      	b.n	8002ebc <__swsetup_r+0x98>
 8002ecc:	20000018 	.word	0x20000018

08002ed0 <_raise_r>:
 8002ed0:	291f      	cmp	r1, #31
 8002ed2:	b538      	push	{r3, r4, r5, lr}
 8002ed4:	4605      	mov	r5, r0
 8002ed6:	460c      	mov	r4, r1
 8002ed8:	d904      	bls.n	8002ee4 <_raise_r+0x14>
 8002eda:	2316      	movs	r3, #22
 8002edc:	6003      	str	r3, [r0, #0]
 8002ede:	f04f 30ff 	mov.w	r0, #4294967295
 8002ee2:	bd38      	pop	{r3, r4, r5, pc}
 8002ee4:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8002ee6:	b112      	cbz	r2, 8002eee <_raise_r+0x1e>
 8002ee8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8002eec:	b94b      	cbnz	r3, 8002f02 <_raise_r+0x32>
 8002eee:	4628      	mov	r0, r5
 8002ef0:	f000 f830 	bl	8002f54 <_getpid_r>
 8002ef4:	4622      	mov	r2, r4
 8002ef6:	4601      	mov	r1, r0
 8002ef8:	4628      	mov	r0, r5
 8002efa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002efe:	f000 b817 	b.w	8002f30 <_kill_r>
 8002f02:	2b01      	cmp	r3, #1
 8002f04:	d00a      	beq.n	8002f1c <_raise_r+0x4c>
 8002f06:	1c59      	adds	r1, r3, #1
 8002f08:	d103      	bne.n	8002f12 <_raise_r+0x42>
 8002f0a:	2316      	movs	r3, #22
 8002f0c:	6003      	str	r3, [r0, #0]
 8002f0e:	2001      	movs	r0, #1
 8002f10:	e7e7      	b.n	8002ee2 <_raise_r+0x12>
 8002f12:	2100      	movs	r1, #0
 8002f14:	4620      	mov	r0, r4
 8002f16:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8002f1a:	4798      	blx	r3
 8002f1c:	2000      	movs	r0, #0
 8002f1e:	e7e0      	b.n	8002ee2 <_raise_r+0x12>

08002f20 <raise>:
 8002f20:	4b02      	ldr	r3, [pc, #8]	@ (8002f2c <raise+0xc>)
 8002f22:	4601      	mov	r1, r0
 8002f24:	6818      	ldr	r0, [r3, #0]
 8002f26:	f7ff bfd3 	b.w	8002ed0 <_raise_r>
 8002f2a:	bf00      	nop
 8002f2c:	20000018 	.word	0x20000018

08002f30 <_kill_r>:
 8002f30:	b538      	push	{r3, r4, r5, lr}
 8002f32:	2300      	movs	r3, #0
 8002f34:	4d06      	ldr	r5, [pc, #24]	@ (8002f50 <_kill_r+0x20>)
 8002f36:	4604      	mov	r4, r0
 8002f38:	4608      	mov	r0, r1
 8002f3a:	4611      	mov	r1, r2
 8002f3c:	602b      	str	r3, [r5, #0]
 8002f3e:	f7fd fc0c 	bl	800075a <_kill>
 8002f42:	1c43      	adds	r3, r0, #1
 8002f44:	d102      	bne.n	8002f4c <_kill_r+0x1c>
 8002f46:	682b      	ldr	r3, [r5, #0]
 8002f48:	b103      	cbz	r3, 8002f4c <_kill_r+0x1c>
 8002f4a:	6023      	str	r3, [r4, #0]
 8002f4c:	bd38      	pop	{r3, r4, r5, pc}
 8002f4e:	bf00      	nop
 8002f50:	20000224 	.word	0x20000224

08002f54 <_getpid_r>:
 8002f54:	f7fd bbfa 	b.w	800074c <_getpid>

08002f58 <memchr>:
 8002f58:	4603      	mov	r3, r0
 8002f5a:	b510      	push	{r4, lr}
 8002f5c:	b2c9      	uxtb	r1, r1
 8002f5e:	4402      	add	r2, r0
 8002f60:	4293      	cmp	r3, r2
 8002f62:	4618      	mov	r0, r3
 8002f64:	d101      	bne.n	8002f6a <memchr+0x12>
 8002f66:	2000      	movs	r0, #0
 8002f68:	e003      	b.n	8002f72 <memchr+0x1a>
 8002f6a:	7804      	ldrb	r4, [r0, #0]
 8002f6c:	3301      	adds	r3, #1
 8002f6e:	428c      	cmp	r4, r1
 8002f70:	d1f6      	bne.n	8002f60 <memchr+0x8>
 8002f72:	bd10      	pop	{r4, pc}

08002f74 <__swhatbuf_r>:
 8002f74:	b570      	push	{r4, r5, r6, lr}
 8002f76:	460c      	mov	r4, r1
 8002f78:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002f7c:	4615      	mov	r5, r2
 8002f7e:	2900      	cmp	r1, #0
 8002f80:	461e      	mov	r6, r3
 8002f82:	b096      	sub	sp, #88	@ 0x58
 8002f84:	da0c      	bge.n	8002fa0 <__swhatbuf_r+0x2c>
 8002f86:	89a3      	ldrh	r3, [r4, #12]
 8002f88:	2100      	movs	r1, #0
 8002f8a:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8002f8e:	bf14      	ite	ne
 8002f90:	2340      	movne	r3, #64	@ 0x40
 8002f92:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8002f96:	2000      	movs	r0, #0
 8002f98:	6031      	str	r1, [r6, #0]
 8002f9a:	602b      	str	r3, [r5, #0]
 8002f9c:	b016      	add	sp, #88	@ 0x58
 8002f9e:	bd70      	pop	{r4, r5, r6, pc}
 8002fa0:	466a      	mov	r2, sp
 8002fa2:	f000 f849 	bl	8003038 <_fstat_r>
 8002fa6:	2800      	cmp	r0, #0
 8002fa8:	dbed      	blt.n	8002f86 <__swhatbuf_r+0x12>
 8002faa:	9901      	ldr	r1, [sp, #4]
 8002fac:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8002fb0:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8002fb4:	4259      	negs	r1, r3
 8002fb6:	4159      	adcs	r1, r3
 8002fb8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002fbc:	e7eb      	b.n	8002f96 <__swhatbuf_r+0x22>

08002fbe <__smakebuf_r>:
 8002fbe:	898b      	ldrh	r3, [r1, #12]
 8002fc0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002fc2:	079d      	lsls	r5, r3, #30
 8002fc4:	4606      	mov	r6, r0
 8002fc6:	460c      	mov	r4, r1
 8002fc8:	d507      	bpl.n	8002fda <__smakebuf_r+0x1c>
 8002fca:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8002fce:	6023      	str	r3, [r4, #0]
 8002fd0:	6123      	str	r3, [r4, #16]
 8002fd2:	2301      	movs	r3, #1
 8002fd4:	6163      	str	r3, [r4, #20]
 8002fd6:	b003      	add	sp, #12
 8002fd8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002fda:	466a      	mov	r2, sp
 8002fdc:	ab01      	add	r3, sp, #4
 8002fde:	f7ff ffc9 	bl	8002f74 <__swhatbuf_r>
 8002fe2:	9f00      	ldr	r7, [sp, #0]
 8002fe4:	4605      	mov	r5, r0
 8002fe6:	4639      	mov	r1, r7
 8002fe8:	4630      	mov	r0, r6
 8002fea:	f7ff fab1 	bl	8002550 <_malloc_r>
 8002fee:	b948      	cbnz	r0, 8003004 <__smakebuf_r+0x46>
 8002ff0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002ff4:	059a      	lsls	r2, r3, #22
 8002ff6:	d4ee      	bmi.n	8002fd6 <__smakebuf_r+0x18>
 8002ff8:	f023 0303 	bic.w	r3, r3, #3
 8002ffc:	f043 0302 	orr.w	r3, r3, #2
 8003000:	81a3      	strh	r3, [r4, #12]
 8003002:	e7e2      	b.n	8002fca <__smakebuf_r+0xc>
 8003004:	89a3      	ldrh	r3, [r4, #12]
 8003006:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800300a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800300e:	81a3      	strh	r3, [r4, #12]
 8003010:	9b01      	ldr	r3, [sp, #4]
 8003012:	6020      	str	r0, [r4, #0]
 8003014:	b15b      	cbz	r3, 800302e <__smakebuf_r+0x70>
 8003016:	4630      	mov	r0, r6
 8003018:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800301c:	f000 f81e 	bl	800305c <_isatty_r>
 8003020:	b128      	cbz	r0, 800302e <__smakebuf_r+0x70>
 8003022:	89a3      	ldrh	r3, [r4, #12]
 8003024:	f023 0303 	bic.w	r3, r3, #3
 8003028:	f043 0301 	orr.w	r3, r3, #1
 800302c:	81a3      	strh	r3, [r4, #12]
 800302e:	89a3      	ldrh	r3, [r4, #12]
 8003030:	431d      	orrs	r5, r3
 8003032:	81a5      	strh	r5, [r4, #12]
 8003034:	e7cf      	b.n	8002fd6 <__smakebuf_r+0x18>
	...

08003038 <_fstat_r>:
 8003038:	b538      	push	{r3, r4, r5, lr}
 800303a:	2300      	movs	r3, #0
 800303c:	4d06      	ldr	r5, [pc, #24]	@ (8003058 <_fstat_r+0x20>)
 800303e:	4604      	mov	r4, r0
 8003040:	4608      	mov	r0, r1
 8003042:	4611      	mov	r1, r2
 8003044:	602b      	str	r3, [r5, #0]
 8003046:	f7fd fbe7 	bl	8000818 <_fstat>
 800304a:	1c43      	adds	r3, r0, #1
 800304c:	d102      	bne.n	8003054 <_fstat_r+0x1c>
 800304e:	682b      	ldr	r3, [r5, #0]
 8003050:	b103      	cbz	r3, 8003054 <_fstat_r+0x1c>
 8003052:	6023      	str	r3, [r4, #0]
 8003054:	bd38      	pop	{r3, r4, r5, pc}
 8003056:	bf00      	nop
 8003058:	20000224 	.word	0x20000224

0800305c <_isatty_r>:
 800305c:	b538      	push	{r3, r4, r5, lr}
 800305e:	2300      	movs	r3, #0
 8003060:	4d05      	ldr	r5, [pc, #20]	@ (8003078 <_isatty_r+0x1c>)
 8003062:	4604      	mov	r4, r0
 8003064:	4608      	mov	r0, r1
 8003066:	602b      	str	r3, [r5, #0]
 8003068:	f7fd fbe5 	bl	8000836 <_isatty>
 800306c:	1c43      	adds	r3, r0, #1
 800306e:	d102      	bne.n	8003076 <_isatty_r+0x1a>
 8003070:	682b      	ldr	r3, [r5, #0]
 8003072:	b103      	cbz	r3, 8003076 <_isatty_r+0x1a>
 8003074:	6023      	str	r3, [r4, #0]
 8003076:	bd38      	pop	{r3, r4, r5, pc}
 8003078:	20000224 	.word	0x20000224

0800307c <_init>:
 800307c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800307e:	bf00      	nop
 8003080:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003082:	bc08      	pop	{r3}
 8003084:	469e      	mov	lr, r3
 8003086:	4770      	bx	lr

08003088 <_fini>:
 8003088:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800308a:	bf00      	nop
 800308c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800308e:	bc08      	pop	{r3}
 8003090:	469e      	mov	lr, r3
 8003092:	4770      	bx	lr
