{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Web Edition " "Info: Version 7.2 Build 151 09/26/2007 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 26 12:49:08 2014 " "Info: Processing started: Mon May 26 12:49:08 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off main -c main --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off main -c main --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "sysclk " "Info: Assuming node \"sysclk\" is an undefined clock" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/main.v" 4 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "sysclk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "signalinput:u0\|sigin " "Info: Detected ripple clock \"signalinput:u0\|sigin\" as buffer" {  } { { "signalinput.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/signalinput.v" 24 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "signalinput:u0\|sigin" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "frequency:u1\|rst " "Info: Detected ripple clock \"frequency:u1\|rst\" as buffer" {  } { { "frequency.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/frequency.v" 7 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "frequency:u1\|rst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "sysclk register frequency:u1\|DecimalCounter:comb_4\|D\[3\] register frequency:u1\|DecimalCounter:comb_4\|D\[17\] 149.59 MHz 6.685 ns Internal " "Info: Clock \"sysclk\" has Internal fmax of 149.59 MHz between source register \"frequency:u1\|DecimalCounter:comb_4\|D\[3\]\" and destination register \"frequency:u1\|DecimalCounter:comb_4\|D\[17\]\" (period= 6.685 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.461 ns + Longest register register " "Info: + Longest register to register delay is 6.461 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns frequency:u1\|DecimalCounter:comb_4\|D\[3\] 1 REG LCFF_X53_Y12_N27 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X53_Y12_N27; Fanout = 4; REG Node = 'frequency:u1\|DecimalCounter:comb_4\|D\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { frequency:u1|DecimalCounter:comb_4|D[3] } "NODE_NAME" } } { "DecimalCounter.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/DecimalCounter.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.776 ns) + CELL(0.415 ns) 1.191 ns frequency:u1\|DecimalCounter:comb_4\|Equal0~32 2 COMB LCCOMB_X51_Y12_N16 5 " "Info: 2: + IC(0.776 ns) + CELL(0.415 ns) = 1.191 ns; Loc. = LCCOMB_X51_Y12_N16; Fanout = 5; COMB Node = 'frequency:u1\|DecimalCounter:comb_4\|Equal0~32'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.191 ns" { frequency:u1|DecimalCounter:comb_4|D[3] frequency:u1|DecimalCounter:comb_4|Equal0~32 } "NODE_NAME" } } { "DecimalCounter.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/DecimalCounter.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.275 ns) 1.739 ns frequency:u1\|DecimalCounter:comb_4\|Equal1~57 3 COMB LCCOMB_X51_Y12_N4 4 " "Info: 3: + IC(0.273 ns) + CELL(0.275 ns) = 1.739 ns; Loc. = LCCOMB_X51_Y12_N4; Fanout = 4; COMB Node = 'frequency:u1\|DecimalCounter:comb_4\|Equal1~57'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.548 ns" { frequency:u1|DecimalCounter:comb_4|Equal0~32 frequency:u1|DecimalCounter:comb_4|Equal1~57 } "NODE_NAME" } } { "DecimalCounter.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/DecimalCounter.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.419 ns) 2.431 ns frequency:u1\|DecimalCounter:comb_4\|Add2~420 4 COMB LCCOMB_X51_Y12_N20 2 " "Info: 4: + IC(0.273 ns) + CELL(0.419 ns) = 2.431 ns; Loc. = LCCOMB_X51_Y12_N20; Fanout = 2; COMB Node = 'frequency:u1\|DecimalCounter:comb_4\|Add2~420'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.692 ns" { frequency:u1|DecimalCounter:comb_4|Equal1~57 frequency:u1|DecimalCounter:comb_4|Add2~420 } "NODE_NAME" } } { "DecimalCounter.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/DecimalCounter.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.275 ns) 2.967 ns frequency:u1\|DecimalCounter:comb_4\|Equal2~97 5 COMB LCCOMB_X51_Y12_N14 5 " "Info: 5: + IC(0.261 ns) + CELL(0.275 ns) = 2.967 ns; Loc. = LCCOMB_X51_Y12_N14; Fanout = 5; COMB Node = 'frequency:u1\|DecimalCounter:comb_4\|Equal2~97'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.536 ns" { frequency:u1|DecimalCounter:comb_4|Add2~420 frequency:u1|DecimalCounter:comb_4|Equal2~97 } "NODE_NAME" } } { "DecimalCounter.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/DecimalCounter.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.281 ns) + CELL(0.275 ns) 3.523 ns frequency:u1\|DecimalCounter:comb_4\|Add3~301 6 COMB LCCOMB_X51_Y12_N30 3 " "Info: 6: + IC(0.281 ns) + CELL(0.275 ns) = 3.523 ns; Loc. = LCCOMB_X51_Y12_N30; Fanout = 3; COMB Node = 'frequency:u1\|DecimalCounter:comb_4\|Add3~301'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.556 ns" { frequency:u1|DecimalCounter:comb_4|Equal2~97 frequency:u1|DecimalCounter:comb_4|Add3~301 } "NODE_NAME" } } { "DecimalCounter.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/DecimalCounter.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.416 ns) 4.203 ns frequency:u1\|DecimalCounter:comb_4\|Equal3~30 7 COMB LCCOMB_X51_Y12_N2 2 " "Info: 7: + IC(0.264 ns) + CELL(0.416 ns) = 4.203 ns; Loc. = LCCOMB_X51_Y12_N2; Fanout = 2; COMB Node = 'frequency:u1\|DecimalCounter:comb_4\|Equal3~30'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.680 ns" { frequency:u1|DecimalCounter:comb_4|Add3~301 frequency:u1|DecimalCounter:comb_4|Equal3~30 } "NODE_NAME" } } { "DecimalCounter.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/DecimalCounter.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.388 ns) 4.855 ns frequency:u1\|DecimalCounter:comb_4\|Add4~89 8 COMB LCCOMB_X51_Y12_N12 3 " "Info: 8: + IC(0.264 ns) + CELL(0.388 ns) = 4.855 ns; Loc. = LCCOMB_X51_Y12_N12; Fanout = 3; COMB Node = 'frequency:u1\|DecimalCounter:comb_4\|Add4~89'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.652 ns" { frequency:u1|DecimalCounter:comb_4|Equal3~30 frequency:u1|DecimalCounter:comb_4|Add4~89 } "NODE_NAME" } } { "DecimalCounter.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/DecimalCounter.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.268 ns) + CELL(0.150 ns) 5.273 ns frequency:u1\|DecimalCounter:comb_4\|Add4~92 9 COMB LCCOMB_X51_Y12_N8 2 " "Info: 9: + IC(0.268 ns) + CELL(0.150 ns) = 5.273 ns; Loc. = LCCOMB_X51_Y12_N8; Fanout = 2; COMB Node = 'frequency:u1\|DecimalCounter:comb_4\|Add4~92'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.418 ns" { frequency:u1|DecimalCounter:comb_4|Add4~89 frequency:u1|DecimalCounter:comb_4|Add4~92 } "NODE_NAME" } } { "DecimalCounter.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/DecimalCounter.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.666 ns) + CELL(0.438 ns) 6.377 ns frequency:u1\|DecimalCounter:comb_4\|D~347 10 COMB LCCOMB_X50_Y12_N14 1 " "Info: 10: + IC(0.666 ns) + CELL(0.438 ns) = 6.377 ns; Loc. = LCCOMB_X50_Y12_N14; Fanout = 1; COMB Node = 'frequency:u1\|DecimalCounter:comb_4\|D~347'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.104 ns" { frequency:u1|DecimalCounter:comb_4|Add4~92 frequency:u1|DecimalCounter:comb_4|D~347 } "NODE_NAME" } } { "DecimalCounter.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/DecimalCounter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.461 ns frequency:u1\|DecimalCounter:comb_4\|D\[17\] 11 REG LCFF_X50_Y12_N15 4 " "Info: 11: + IC(0.000 ns) + CELL(0.084 ns) = 6.461 ns; Loc. = LCFF_X50_Y12_N15; Fanout = 4; REG Node = 'frequency:u1\|DecimalCounter:comb_4\|D\[17\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { frequency:u1|DecimalCounter:comb_4|D~347 frequency:u1|DecimalCounter:comb_4|D[17] } "NODE_NAME" } } { "DecimalCounter.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/DecimalCounter.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.135 ns ( 48.52 % ) " "Info: Total cell delay = 3.135 ns ( 48.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.326 ns ( 51.48 % ) " "Info: Total interconnect delay = 3.326 ns ( 51.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.461 ns" { frequency:u1|DecimalCounter:comb_4|D[3] frequency:u1|DecimalCounter:comb_4|Equal0~32 frequency:u1|DecimalCounter:comb_4|Equal1~57 frequency:u1|DecimalCounter:comb_4|Add2~420 frequency:u1|DecimalCounter:comb_4|Equal2~97 frequency:u1|DecimalCounter:comb_4|Add3~301 frequency:u1|DecimalCounter:comb_4|Equal3~30 frequency:u1|DecimalCounter:comb_4|Add4~89 frequency:u1|DecimalCounter:comb_4|Add4~92 frequency:u1|DecimalCounter:comb_4|D~347 frequency:u1|DecimalCounter:comb_4|D[17] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.461 ns" { frequency:u1|DecimalCounter:comb_4|D[3] {} frequency:u1|DecimalCounter:comb_4|Equal0~32 {} frequency:u1|DecimalCounter:comb_4|Equal1~57 {} frequency:u1|DecimalCounter:comb_4|Add2~420 {} frequency:u1|DecimalCounter:comb_4|Equal2~97 {} frequency:u1|DecimalCounter:comb_4|Add3~301 {} frequency:u1|DecimalCounter:comb_4|Equal3~30 {} frequency:u1|DecimalCounter:comb_4|Add4~89 {} frequency:u1|DecimalCounter:comb_4|Add4~92 {} frequency:u1|DecimalCounter:comb_4|D~347 {} frequency:u1|DecimalCounter:comb_4|D[17] {} } { 0.000ns 0.776ns 0.273ns 0.273ns 0.261ns 0.281ns 0.264ns 0.264ns 0.268ns 0.666ns 0.000ns } { 0.000ns 0.415ns 0.275ns 0.419ns 0.275ns 0.275ns 0.416ns 0.388ns 0.150ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.010 ns - Smallest " "Info: - Smallest clock skew is -0.010 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sysclk destination 6.606 ns + Shortest register " "Info: + Shortest clock path from clock \"sysclk\" to destination register is 6.606 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns sysclk 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'sysclk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sysclk } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/main.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.573 ns) + CELL(0.787 ns) 3.359 ns signalinput:u0\|sigin 2 REG LCFF_X41_Y20_N17 2 " "Info: 2: + IC(1.573 ns) + CELL(0.787 ns) = 3.359 ns; Loc. = LCFF_X41_Y20_N17; Fanout = 2; REG Node = 'signalinput:u0\|sigin'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.360 ns" { sysclk signalinput:u0|sigin } "NODE_NAME" } } { "signalinput.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/signalinput.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.708 ns) + CELL(0.000 ns) 5.067 ns signalinput:u0\|sigin~clkctrl 3 COMB CLKCTRL_G7 36 " "Info: 3: + IC(1.708 ns) + CELL(0.000 ns) = 5.067 ns; Loc. = CLKCTRL_G7; Fanout = 36; COMB Node = 'signalinput:u0\|sigin~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.708 ns" { signalinput:u0|sigin signalinput:u0|sigin~clkctrl } "NODE_NAME" } } { "signalinput.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/signalinput.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.002 ns) + CELL(0.537 ns) 6.606 ns frequency:u1\|DecimalCounter:comb_4\|D\[17\] 4 REG LCFF_X50_Y12_N15 4 " "Info: 4: + IC(1.002 ns) + CELL(0.537 ns) = 6.606 ns; Loc. = LCFF_X50_Y12_N15; Fanout = 4; REG Node = 'frequency:u1\|DecimalCounter:comb_4\|D\[17\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.539 ns" { signalinput:u0|sigin~clkctrl frequency:u1|DecimalCounter:comb_4|D[17] } "NODE_NAME" } } { "DecimalCounter.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/DecimalCounter.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 35.17 % ) " "Info: Total cell delay = 2.323 ns ( 35.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.283 ns ( 64.83 % ) " "Info: Total interconnect delay = 4.283 ns ( 64.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.606 ns" { sysclk signalinput:u0|sigin signalinput:u0|sigin~clkctrl frequency:u1|DecimalCounter:comb_4|D[17] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.606 ns" { sysclk {} sysclk~combout {} signalinput:u0|sigin {} signalinput:u0|sigin~clkctrl {} frequency:u1|DecimalCounter:comb_4|D[17] {} } { 0.000ns 0.000ns 1.573ns 1.708ns 1.002ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sysclk source 6.616 ns - Longest register " "Info: - Longest clock path from clock \"sysclk\" to source register is 6.616 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns sysclk 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'sysclk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sysclk } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/main.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.573 ns) + CELL(0.787 ns) 3.359 ns signalinput:u0\|sigin 2 REG LCFF_X41_Y20_N17 2 " "Info: 2: + IC(1.573 ns) + CELL(0.787 ns) = 3.359 ns; Loc. = LCFF_X41_Y20_N17; Fanout = 2; REG Node = 'signalinput:u0\|sigin'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.360 ns" { sysclk signalinput:u0|sigin } "NODE_NAME" } } { "signalinput.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/signalinput.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.708 ns) + CELL(0.000 ns) 5.067 ns signalinput:u0\|sigin~clkctrl 3 COMB CLKCTRL_G7 36 " "Info: 3: + IC(1.708 ns) + CELL(0.000 ns) = 5.067 ns; Loc. = CLKCTRL_G7; Fanout = 36; COMB Node = 'signalinput:u0\|sigin~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.708 ns" { signalinput:u0|sigin signalinput:u0|sigin~clkctrl } "NODE_NAME" } } { "signalinput.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/signalinput.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.537 ns) 6.616 ns frequency:u1\|DecimalCounter:comb_4\|D\[3\] 4 REG LCFF_X53_Y12_N27 4 " "Info: 4: + IC(1.012 ns) + CELL(0.537 ns) = 6.616 ns; Loc. = LCFF_X53_Y12_N27; Fanout = 4; REG Node = 'frequency:u1\|DecimalCounter:comb_4\|D\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { signalinput:u0|sigin~clkctrl frequency:u1|DecimalCounter:comb_4|D[3] } "NODE_NAME" } } { "DecimalCounter.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/DecimalCounter.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 35.11 % ) " "Info: Total cell delay = 2.323 ns ( 35.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.293 ns ( 64.89 % ) " "Info: Total interconnect delay = 4.293 ns ( 64.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.616 ns" { sysclk signalinput:u0|sigin signalinput:u0|sigin~clkctrl frequency:u1|DecimalCounter:comb_4|D[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.616 ns" { sysclk {} sysclk~combout {} signalinput:u0|sigin {} signalinput:u0|sigin~clkctrl {} frequency:u1|DecimalCounter:comb_4|D[3] {} } { 0.000ns 0.000ns 1.573ns 1.708ns 1.012ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.606 ns" { sysclk signalinput:u0|sigin signalinput:u0|sigin~clkctrl frequency:u1|DecimalCounter:comb_4|D[17] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.606 ns" { sysclk {} sysclk~combout {} signalinput:u0|sigin {} signalinput:u0|sigin~clkctrl {} frequency:u1|DecimalCounter:comb_4|D[17] {} } { 0.000ns 0.000ns 1.573ns 1.708ns 1.002ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.616 ns" { sysclk signalinput:u0|sigin signalinput:u0|sigin~clkctrl frequency:u1|DecimalCounter:comb_4|D[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.616 ns" { sysclk {} sysclk~combout {} signalinput:u0|sigin {} signalinput:u0|sigin~clkctrl {} frequency:u1|DecimalCounter:comb_4|D[3] {} } { 0.000ns 0.000ns 1.573ns 1.708ns 1.012ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "DecimalCounter.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/DecimalCounter.v" 21 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "DecimalCounter.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/DecimalCounter.v" 21 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.461 ns" { frequency:u1|DecimalCounter:comb_4|D[3] frequency:u1|DecimalCounter:comb_4|Equal0~32 frequency:u1|DecimalCounter:comb_4|Equal1~57 frequency:u1|DecimalCounter:comb_4|Add2~420 frequency:u1|DecimalCounter:comb_4|Equal2~97 frequency:u1|DecimalCounter:comb_4|Add3~301 frequency:u1|DecimalCounter:comb_4|Equal3~30 frequency:u1|DecimalCounter:comb_4|Add4~89 frequency:u1|DecimalCounter:comb_4|Add4~92 frequency:u1|DecimalCounter:comb_4|D~347 frequency:u1|DecimalCounter:comb_4|D[17] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.461 ns" { frequency:u1|DecimalCounter:comb_4|D[3] {} frequency:u1|DecimalCounter:comb_4|Equal0~32 {} frequency:u1|DecimalCounter:comb_4|Equal1~57 {} frequency:u1|DecimalCounter:comb_4|Add2~420 {} frequency:u1|DecimalCounter:comb_4|Equal2~97 {} frequency:u1|DecimalCounter:comb_4|Add3~301 {} frequency:u1|DecimalCounter:comb_4|Equal3~30 {} frequency:u1|DecimalCounter:comb_4|Add4~89 {} frequency:u1|DecimalCounter:comb_4|Add4~92 {} frequency:u1|DecimalCounter:comb_4|D~347 {} frequency:u1|DecimalCounter:comb_4|D[17] {} } { 0.000ns 0.776ns 0.273ns 0.273ns 0.261ns 0.281ns 0.264ns 0.264ns 0.268ns 0.666ns 0.000ns } { 0.000ns 0.415ns 0.275ns 0.419ns 0.275ns 0.275ns 0.416ns 0.388ns 0.150ns 0.438ns 0.084ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.606 ns" { sysclk signalinput:u0|sigin signalinput:u0|sigin~clkctrl frequency:u1|DecimalCounter:comb_4|D[17] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.606 ns" { sysclk {} sysclk~combout {} signalinput:u0|sigin {} signalinput:u0|sigin~clkctrl {} frequency:u1|DecimalCounter:comb_4|D[17] {} } { 0.000ns 0.000ns 1.573ns 1.708ns 1.002ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.616 ns" { sysclk signalinput:u0|sigin signalinput:u0|sigin~clkctrl frequency:u1|DecimalCounter:comb_4|D[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.616 ns" { sysclk {} sysclk~combout {} signalinput:u0|sigin {} signalinput:u0|sigin~clkctrl {} frequency:u1|DecimalCounter:comb_4|D[3] {} } { 0.000ns 0.000ns 1.573ns 1.708ns 1.012ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "signalinput:u0\|state\[18\] SW\[0\] sysclk 2.779 ns register " "Info: tsu for register \"signalinput:u0\|state\[18\]\" (data pin = \"SW\[0\]\", clock pin = \"sysclk\") is 2.779 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.493 ns + Longest pin register " "Info: + Longest pin to register delay is 5.493 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[0\] 1 PIN PIN_N25 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 4; PIN Node = 'SW\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/main.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.286 ns) + CELL(0.371 ns) 2.656 ns signalinput:u0\|Decoder0~29 2 COMB LCCOMB_X42_Y20_N30 3 " "Info: 2: + IC(1.286 ns) + CELL(0.371 ns) = 2.656 ns; Loc. = LCCOMB_X42_Y20_N30; Fanout = 3; COMB Node = 'signalinput:u0\|Decoder0~29'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.657 ns" { SW[0] signalinput:u0|Decoder0~29 } "NODE_NAME" } } { "signalinput.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/signalinput.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.772 ns) + CELL(0.410 ns) 3.838 ns signalinput:u0\|Equal1~498 3 COMB LCCOMB_X41_Y20_N20 1 " "Info: 3: + IC(0.772 ns) + CELL(0.410 ns) = 3.838 ns; Loc. = LCCOMB_X41_Y20_N20; Fanout = 1; COMB Node = 'signalinput:u0\|Equal1~498'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.182 ns" { signalinput:u0|Decoder0~29 signalinput:u0|Equal1~498 } "NODE_NAME" } } { "signalinput.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/signalinput.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.275 ns) 4.366 ns signalinput:u0\|Equal1~501 4 COMB LCCOMB_X41_Y20_N10 14 " "Info: 4: + IC(0.253 ns) + CELL(0.275 ns) = 4.366 ns; Loc. = LCCOMB_X41_Y20_N10; Fanout = 14; COMB Node = 'signalinput:u0\|Equal1~501'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.528 ns" { signalinput:u0|Equal1~498 signalinput:u0|Equal1~501 } "NODE_NAME" } } { "signalinput.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/signalinput.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.768 ns) + CELL(0.275 ns) 5.409 ns signalinput:u0\|state~221 5 COMB LCCOMB_X41_Y21_N16 1 " "Info: 5: + IC(0.768 ns) + CELL(0.275 ns) = 5.409 ns; Loc. = LCCOMB_X41_Y21_N16; Fanout = 1; COMB Node = 'signalinput:u0\|state~221'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.043 ns" { signalinput:u0|Equal1~501 signalinput:u0|state~221 } "NODE_NAME" } } { "signalinput.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/signalinput.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.493 ns signalinput:u0\|state\[18\] 6 REG LCFF_X41_Y21_N17 3 " "Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 5.493 ns; Loc. = LCFF_X41_Y21_N17; Fanout = 3; REG Node = 'signalinput:u0\|state\[18\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { signalinput:u0|state~221 signalinput:u0|state[18] } "NODE_NAME" } } { "signalinput.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/signalinput.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.414 ns ( 43.95 % ) " "Info: Total cell delay = 2.414 ns ( 43.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.079 ns ( 56.05 % ) " "Info: Total interconnect delay = 3.079 ns ( 56.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.493 ns" { SW[0] signalinput:u0|Decoder0~29 signalinput:u0|Equal1~498 signalinput:u0|Equal1~501 signalinput:u0|state~221 signalinput:u0|state[18] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.493 ns" { SW[0] {} SW[0]~combout {} signalinput:u0|Decoder0~29 {} signalinput:u0|Equal1~498 {} signalinput:u0|Equal1~501 {} signalinput:u0|state~221 {} signalinput:u0|state[18] {} } { 0.000ns 0.000ns 1.286ns 0.772ns 0.253ns 0.768ns 0.000ns } { 0.000ns 0.999ns 0.371ns 0.410ns 0.275ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "signalinput.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/signalinput.v" 24 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sysclk destination 2.678 ns - Shortest register " "Info: - Shortest clock path from clock \"sysclk\" to destination register is 2.678 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns sysclk 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'sysclk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sysclk } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/main.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns sysclk~clkctrl 2 COMB CLKCTRL_G2 46 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 46; COMB Node = 'sysclk~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { sysclk sysclk~clkctrl } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/main.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.537 ns) 2.678 ns signalinput:u0\|state\[18\] 3 REG LCFF_X41_Y21_N17 3 " "Info: 3: + IC(1.024 ns) + CELL(0.537 ns) = 2.678 ns; Loc. = LCFF_X41_Y21_N17; Fanout = 3; REG Node = 'signalinput:u0\|state\[18\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.561 ns" { sysclk~clkctrl signalinput:u0|state[18] } "NODE_NAME" } } { "signalinput.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/signalinput.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.36 % ) " "Info: Total cell delay = 1.536 ns ( 57.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.142 ns ( 42.64 % ) " "Info: Total interconnect delay = 1.142 ns ( 42.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.678 ns" { sysclk sysclk~clkctrl signalinput:u0|state[18] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.678 ns" { sysclk {} sysclk~combout {} sysclk~clkctrl {} signalinput:u0|state[18] {} } { 0.000ns 0.000ns 0.118ns 1.024ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.493 ns" { SW[0] signalinput:u0|Decoder0~29 signalinput:u0|Equal1~498 signalinput:u0|Equal1~501 signalinput:u0|state~221 signalinput:u0|state[18] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.493 ns" { SW[0] {} SW[0]~combout {} signalinput:u0|Decoder0~29 {} signalinput:u0|Equal1~498 {} signalinput:u0|Equal1~501 {} signalinput:u0|state~221 {} signalinput:u0|state[18] {} } { 0.000ns 0.000ns 1.286ns 0.772ns 0.253ns 0.768ns 0.000ns } { 0.000ns 0.999ns 0.371ns 0.410ns 0.275ns 0.275ns 0.084ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.678 ns" { sysclk sysclk~clkctrl signalinput:u0|state[18] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.678 ns" { sysclk {} sysclk~combout {} sysclk~clkctrl {} signalinput:u0|state[18] {} } { 0.000ns 0.000ns 0.118ns 1.024ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "sysclk H0\[2\] frequency:u1\|R\[1\] 14.169 ns register " "Info: tco from clock \"sysclk\" to destination pin \"H0\[2\]\" through register \"frequency:u1\|R\[1\]\" is 14.169 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sysclk source 6.675 ns + Longest register " "Info: + Longest clock path from clock \"sysclk\" to source register is 6.675 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns sysclk 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'sysclk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sysclk } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/main.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(0.787 ns) 3.186 ns frequency:u1\|rst 2 REG LCFF_X8_Y20_N31 29 " "Info: 2: + IC(1.400 ns) + CELL(0.787 ns) = 3.186 ns; Loc. = LCFF_X8_Y20_N31; Fanout = 29; REG Node = 'frequency:u1\|rst'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.187 ns" { sysclk frequency:u1|rst } "NODE_NAME" } } { "frequency.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/frequency.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.944 ns) + CELL(0.000 ns) 5.130 ns frequency:u1\|rst~clkctrl 3 COMB CLKCTRL_G3 36 " "Info: 3: + IC(1.944 ns) + CELL(0.000 ns) = 5.130 ns; Loc. = CLKCTRL_G3; Fanout = 36; COMB Node = 'frequency:u1\|rst~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.944 ns" { frequency:u1|rst frequency:u1|rst~clkctrl } "NODE_NAME" } } { "frequency.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/frequency.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.008 ns) + CELL(0.537 ns) 6.675 ns frequency:u1\|R\[1\] 4 REG LCFF_X54_Y12_N19 7 " "Info: 4: + IC(1.008 ns) + CELL(0.537 ns) = 6.675 ns; Loc. = LCFF_X54_Y12_N19; Fanout = 7; REG Node = 'frequency:u1\|R\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.545 ns" { frequency:u1|rst~clkctrl frequency:u1|R[1] } "NODE_NAME" } } { "frequency.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/frequency.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 34.80 % ) " "Info: Total cell delay = 2.323 ns ( 34.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.352 ns ( 65.20 % ) " "Info: Total interconnect delay = 4.352 ns ( 65.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.675 ns" { sysclk frequency:u1|rst frequency:u1|rst~clkctrl frequency:u1|R[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.675 ns" { sysclk {} sysclk~combout {} frequency:u1|rst {} frequency:u1|rst~clkctrl {} frequency:u1|R[1] {} } { 0.000ns 0.000ns 1.400ns 1.944ns 1.008ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "frequency.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/frequency.v" 30 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.244 ns + Longest register pin " "Info: + Longest register to pin delay is 7.244 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns frequency:u1\|R\[1\] 1 REG LCFF_X54_Y12_N19 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X54_Y12_N19; Fanout = 7; REG Node = 'frequency:u1\|R\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { frequency:u1|R[1] } "NODE_NAME" } } { "frequency.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/frequency.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.124 ns) + CELL(0.438 ns) 1.562 ns frequency:u1\|translator:comb_5\|H\[2\]~837 2 COMB LCCOMB_X51_Y11_N18 1 " "Info: 2: + IC(1.124 ns) + CELL(0.438 ns) = 1.562 ns; Loc. = LCCOMB_X51_Y11_N18; Fanout = 1; COMB Node = 'frequency:u1\|translator:comb_5\|H\[2\]~837'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { frequency:u1|R[1] frequency:u1|translator:comb_5|H[2]~837 } "NODE_NAME" } } { "translator.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/translator.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.904 ns) + CELL(2.778 ns) 7.244 ns H0\[2\] 3 PIN PIN_AC12 0 " "Info: 3: + IC(2.904 ns) + CELL(2.778 ns) = 7.244 ns; Loc. = PIN_AC12; Fanout = 0; PIN Node = 'H0\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.682 ns" { frequency:u1|translator:comb_5|H[2]~837 H0[2] } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/main.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.216 ns ( 44.40 % ) " "Info: Total cell delay = 3.216 ns ( 44.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.028 ns ( 55.60 % ) " "Info: Total interconnect delay = 4.028 ns ( 55.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.244 ns" { frequency:u1|R[1] frequency:u1|translator:comb_5|H[2]~837 H0[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.244 ns" { frequency:u1|R[1] {} frequency:u1|translator:comb_5|H[2]~837 {} H0[2] {} } { 0.000ns 1.124ns 2.904ns } { 0.000ns 0.438ns 2.778ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.675 ns" { sysclk frequency:u1|rst frequency:u1|rst~clkctrl frequency:u1|R[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.675 ns" { sysclk {} sysclk~combout {} frequency:u1|rst {} frequency:u1|rst~clkctrl {} frequency:u1|R[1] {} } { 0.000ns 0.000ns 1.400ns 1.944ns 1.008ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.244 ns" { frequency:u1|R[1] frequency:u1|translator:comb_5|H[2]~837 H0[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.244 ns" { frequency:u1|R[1] {} frequency:u1|translator:comb_5|H[2]~837 {} H0[2] {} } { 0.000ns 1.124ns 2.904ns } { 0.000ns 0.438ns 2.778ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "SW\[7\] LED\[7\] 6.726 ns Longest " "Info: Longest tpd from source pin \"SW\[7\]\" to destination pin \"LED\[7\]\" is 6.726 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns SW\[7\] 1 PIN PIN_C13 17 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 17; PIN Node = 'SW\[7\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[7] } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/main.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.949 ns) + CELL(2.798 ns) 6.726 ns LED\[7\] 2 PIN PIN_AC21 0 " "Info: 2: + IC(2.949 ns) + CELL(2.798 ns) = 6.726 ns; Loc. = PIN_AC21; Fanout = 0; PIN Node = 'LED\[7\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.747 ns" { SW[7] LED[7] } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/main.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.777 ns ( 56.16 % ) " "Info: Total cell delay = 3.777 ns ( 56.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.949 ns ( 43.84 % ) " "Info: Total interconnect delay = 2.949 ns ( 43.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.726 ns" { SW[7] LED[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.726 ns" { SW[7] {} SW[7]~combout {} LED[7] {} } { 0.000ns 0.000ns 2.949ns } { 0.000ns 0.979ns 2.798ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "frequency:u1\|DecimalCounter:comb_4\|r\[2\] SW\[7\] sysclk 3.422 ns register " "Info: th for register \"frequency:u1\|DecimalCounter:comb_4\|r\[2\]\" (data pin = \"SW\[7\]\", clock pin = \"sysclk\") is 3.422 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sysclk destination 6.600 ns + Longest register " "Info: + Longest clock path from clock \"sysclk\" to destination register is 6.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns sysclk 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'sysclk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sysclk } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/main.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.573 ns) + CELL(0.787 ns) 3.359 ns signalinput:u0\|sigin 2 REG LCFF_X41_Y20_N17 2 " "Info: 2: + IC(1.573 ns) + CELL(0.787 ns) = 3.359 ns; Loc. = LCFF_X41_Y20_N17; Fanout = 2; REG Node = 'signalinput:u0\|sigin'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.360 ns" { sysclk signalinput:u0|sigin } "NODE_NAME" } } { "signalinput.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/signalinput.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.708 ns) + CELL(0.000 ns) 5.067 ns signalinput:u0\|sigin~clkctrl 3 COMB CLKCTRL_G7 36 " "Info: 3: + IC(1.708 ns) + CELL(0.000 ns) = 5.067 ns; Loc. = CLKCTRL_G7; Fanout = 36; COMB Node = 'signalinput:u0\|sigin~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.708 ns" { signalinput:u0|sigin signalinput:u0|sigin~clkctrl } "NODE_NAME" } } { "signalinput.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/signalinput.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.537 ns) 6.600 ns frequency:u1\|DecimalCounter:comb_4\|r\[2\] 4 REG LCFF_X51_Y11_N5 1 " "Info: 4: + IC(0.996 ns) + CELL(0.537 ns) = 6.600 ns; Loc. = LCFF_X51_Y11_N5; Fanout = 1; REG Node = 'frequency:u1\|DecimalCounter:comb_4\|r\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.533 ns" { signalinput:u0|sigin~clkctrl frequency:u1|DecimalCounter:comb_4|r[2] } "NODE_NAME" } } { "DecimalCounter.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/DecimalCounter.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 35.20 % ) " "Info: Total cell delay = 2.323 ns ( 35.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.277 ns ( 64.80 % ) " "Info: Total interconnect delay = 4.277 ns ( 64.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.600 ns" { sysclk signalinput:u0|sigin signalinput:u0|sigin~clkctrl frequency:u1|DecimalCounter:comb_4|r[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.600 ns" { sysclk {} sysclk~combout {} signalinput:u0|sigin {} signalinput:u0|sigin~clkctrl {} frequency:u1|DecimalCounter:comb_4|r[2] {} } { 0.000ns 0.000ns 1.573ns 1.708ns 0.996ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "DecimalCounter.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/DecimalCounter.v" 23 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.444 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.444 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns SW\[7\] 1 PIN PIN_C13 17 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 17; PIN Node = 'SW\[7\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[7] } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/main.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.231 ns) + CELL(0.150 ns) 3.360 ns frequency:u1\|DecimalCounter:comb_4\|r~194 2 COMB LCCOMB_X51_Y11_N4 1 " "Info: 2: + IC(2.231 ns) + CELL(0.150 ns) = 3.360 ns; Loc. = LCCOMB_X51_Y11_N4; Fanout = 1; COMB Node = 'frequency:u1\|DecimalCounter:comb_4\|r~194'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.381 ns" { SW[7] frequency:u1|DecimalCounter:comb_4|r~194 } "NODE_NAME" } } { "DecimalCounter.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/DecimalCounter.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.444 ns frequency:u1\|DecimalCounter:comb_4\|r\[2\] 3 REG LCFF_X51_Y11_N5 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 3.444 ns; Loc. = LCFF_X51_Y11_N5; Fanout = 1; REG Node = 'frequency:u1\|DecimalCounter:comb_4\|r\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { frequency:u1|DecimalCounter:comb_4|r~194 frequency:u1|DecimalCounter:comb_4|r[2] } "NODE_NAME" } } { "DecimalCounter.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/DecimalCounter.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.213 ns ( 35.22 % ) " "Info: Total cell delay = 1.213 ns ( 35.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.231 ns ( 64.78 % ) " "Info: Total interconnect delay = 2.231 ns ( 64.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.444 ns" { SW[7] frequency:u1|DecimalCounter:comb_4|r~194 frequency:u1|DecimalCounter:comb_4|r[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.444 ns" { SW[7] {} SW[7]~combout {} frequency:u1|DecimalCounter:comb_4|r~194 {} frequency:u1|DecimalCounter:comb_4|r[2] {} } { 0.000ns 0.000ns 2.231ns 0.000ns } { 0.000ns 0.979ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.600 ns" { sysclk signalinput:u0|sigin signalinput:u0|sigin~clkctrl frequency:u1|DecimalCounter:comb_4|r[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.600 ns" { sysclk {} sysclk~combout {} signalinput:u0|sigin {} signalinput:u0|sigin~clkctrl {} frequency:u1|DecimalCounter:comb_4|r[2] {} } { 0.000ns 0.000ns 1.573ns 1.708ns 0.996ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.444 ns" { SW[7] frequency:u1|DecimalCounter:comb_4|r~194 frequency:u1|DecimalCounter:comb_4|r[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.444 ns" { SW[7] {} SW[7]~combout {} frequency:u1|DecimalCounter:comb_4|r~194 {} frequency:u1|DecimalCounter:comb_4|r[2] {} } { 0.000ns 0.000ns 2.231ns 0.000ns } { 0.000ns 0.979ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "179 " "Info: Allocated 179 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 26 12:49:09 2014 " "Info: Processing ended: Mon May 26 12:49:09 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
