#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001e27758a730 .scope module, "PE_tb" "PE_tb" 2 4;
 .timescale -9 -11;
v000001e277583c30_0 .net "PSUM", 13 0, v000001e277576970_0;  1 drivers
v000001e277583cd0_0 .var "STDR", 0 0;
v000001e277583d70_0 .var "STDW", 0 0;
v000001e277583e10_0 .var "STD_A", 5 0;
v000001e277583eb0_0 .var "act_in", 255 0;
v000001e277583f50_0 .var "clk", 0 0;
v000001e2775e4490_0 .var/i "i", 31 0;
v000001e2775e3ef0_0 .var "weight_in", 3 0;
v000001e2775e4530_0 .net "weight_out", 3 0, v000001e27757ab40_0;  1 drivers
E_000001e277574d90 .event posedge, v000001e277583f50_0;
S_000001e27758a8c0 .scope module, "pe0" "PE" 2 34, 3 1 0, S_000001e27758a730;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "STDW";
    .port_info 1 /INPUT 1 "STDR";
    .port_info 2 /INPUT 6 "STD_A";
    .port_info 3 /INPUT 4 "weight_in";
    .port_info 4 /INPUT 256 "act_in";
    .port_info 5 /OUTPUT 4 "weight_out";
    .port_info 6 /OUTPUT 14 "PSUM";
v000001e277576970_0 .var "PSUM", 13 0;
v000001e277552b40_0 .net "STDR", 0 0, v000001e277583cd0_0;  1 drivers
v000001e277576b10_0 .net "STDW", 0 0, v000001e277583d70_0;  1 drivers
v000001e27758aa50_0 .net "STD_A", 5 0, v000001e277583e10_0;  1 drivers
v000001e27758aaf0_0 .net "act_in", 255 0, v000001e277583eb0_0;  1 drivers
v000001e27757a960_0 .var/i "i", 31 0;
v000001e27757aa00 .array "weight", 63 0, 3 0;
v000001e27757aaa0_0 .net "weight_in", 3 0, v000001e2775e3ef0_0;  1 drivers
v000001e27757ab40_0 .var "weight_out", 3 0;
E_000001e277575010/0 .event anyedge, v000001e277576b10_0, v000001e27757aaa0_0, v000001e27758aa50_0, v000001e277552b40_0;
v000001e27757aa00_0 .array/port v000001e27757aa00, 0;
v000001e27757aa00_1 .array/port v000001e27757aa00, 1;
v000001e27757aa00_2 .array/port v000001e27757aa00, 2;
v000001e27757aa00_3 .array/port v000001e27757aa00, 3;
E_000001e277575010/1 .event anyedge, v000001e27757aa00_0, v000001e27757aa00_1, v000001e27757aa00_2, v000001e27757aa00_3;
v000001e27757aa00_4 .array/port v000001e27757aa00, 4;
v000001e27757aa00_5 .array/port v000001e27757aa00, 5;
v000001e27757aa00_6 .array/port v000001e27757aa00, 6;
v000001e27757aa00_7 .array/port v000001e27757aa00, 7;
E_000001e277575010/2 .event anyedge, v000001e27757aa00_4, v000001e27757aa00_5, v000001e27757aa00_6, v000001e27757aa00_7;
v000001e27757aa00_8 .array/port v000001e27757aa00, 8;
v000001e27757aa00_9 .array/port v000001e27757aa00, 9;
v000001e27757aa00_10 .array/port v000001e27757aa00, 10;
v000001e27757aa00_11 .array/port v000001e27757aa00, 11;
E_000001e277575010/3 .event anyedge, v000001e27757aa00_8, v000001e27757aa00_9, v000001e27757aa00_10, v000001e27757aa00_11;
v000001e27757aa00_12 .array/port v000001e27757aa00, 12;
v000001e27757aa00_13 .array/port v000001e27757aa00, 13;
v000001e27757aa00_14 .array/port v000001e27757aa00, 14;
v000001e27757aa00_15 .array/port v000001e27757aa00, 15;
E_000001e277575010/4 .event anyedge, v000001e27757aa00_12, v000001e27757aa00_13, v000001e27757aa00_14, v000001e27757aa00_15;
v000001e27757aa00_16 .array/port v000001e27757aa00, 16;
v000001e27757aa00_17 .array/port v000001e27757aa00, 17;
v000001e27757aa00_18 .array/port v000001e27757aa00, 18;
v000001e27757aa00_19 .array/port v000001e27757aa00, 19;
E_000001e277575010/5 .event anyedge, v000001e27757aa00_16, v000001e27757aa00_17, v000001e27757aa00_18, v000001e27757aa00_19;
v000001e27757aa00_20 .array/port v000001e27757aa00, 20;
v000001e27757aa00_21 .array/port v000001e27757aa00, 21;
v000001e27757aa00_22 .array/port v000001e27757aa00, 22;
v000001e27757aa00_23 .array/port v000001e27757aa00, 23;
E_000001e277575010/6 .event anyedge, v000001e27757aa00_20, v000001e27757aa00_21, v000001e27757aa00_22, v000001e27757aa00_23;
v000001e27757aa00_24 .array/port v000001e27757aa00, 24;
v000001e27757aa00_25 .array/port v000001e27757aa00, 25;
v000001e27757aa00_26 .array/port v000001e27757aa00, 26;
v000001e27757aa00_27 .array/port v000001e27757aa00, 27;
E_000001e277575010/7 .event anyedge, v000001e27757aa00_24, v000001e27757aa00_25, v000001e27757aa00_26, v000001e27757aa00_27;
v000001e27757aa00_28 .array/port v000001e27757aa00, 28;
v000001e27757aa00_29 .array/port v000001e27757aa00, 29;
v000001e27757aa00_30 .array/port v000001e27757aa00, 30;
v000001e27757aa00_31 .array/port v000001e27757aa00, 31;
E_000001e277575010/8 .event anyedge, v000001e27757aa00_28, v000001e27757aa00_29, v000001e27757aa00_30, v000001e27757aa00_31;
v000001e27757aa00_32 .array/port v000001e27757aa00, 32;
v000001e27757aa00_33 .array/port v000001e27757aa00, 33;
v000001e27757aa00_34 .array/port v000001e27757aa00, 34;
v000001e27757aa00_35 .array/port v000001e27757aa00, 35;
E_000001e277575010/9 .event anyedge, v000001e27757aa00_32, v000001e27757aa00_33, v000001e27757aa00_34, v000001e27757aa00_35;
v000001e27757aa00_36 .array/port v000001e27757aa00, 36;
v000001e27757aa00_37 .array/port v000001e27757aa00, 37;
v000001e27757aa00_38 .array/port v000001e27757aa00, 38;
v000001e27757aa00_39 .array/port v000001e27757aa00, 39;
E_000001e277575010/10 .event anyedge, v000001e27757aa00_36, v000001e27757aa00_37, v000001e27757aa00_38, v000001e27757aa00_39;
v000001e27757aa00_40 .array/port v000001e27757aa00, 40;
v000001e27757aa00_41 .array/port v000001e27757aa00, 41;
v000001e27757aa00_42 .array/port v000001e27757aa00, 42;
v000001e27757aa00_43 .array/port v000001e27757aa00, 43;
E_000001e277575010/11 .event anyedge, v000001e27757aa00_40, v000001e27757aa00_41, v000001e27757aa00_42, v000001e27757aa00_43;
v000001e27757aa00_44 .array/port v000001e27757aa00, 44;
v000001e27757aa00_45 .array/port v000001e27757aa00, 45;
v000001e27757aa00_46 .array/port v000001e27757aa00, 46;
v000001e27757aa00_47 .array/port v000001e27757aa00, 47;
E_000001e277575010/12 .event anyedge, v000001e27757aa00_44, v000001e27757aa00_45, v000001e27757aa00_46, v000001e27757aa00_47;
v000001e27757aa00_48 .array/port v000001e27757aa00, 48;
v000001e27757aa00_49 .array/port v000001e27757aa00, 49;
v000001e27757aa00_50 .array/port v000001e27757aa00, 50;
v000001e27757aa00_51 .array/port v000001e27757aa00, 51;
E_000001e277575010/13 .event anyedge, v000001e27757aa00_48, v000001e27757aa00_49, v000001e27757aa00_50, v000001e27757aa00_51;
v000001e27757aa00_52 .array/port v000001e27757aa00, 52;
v000001e27757aa00_53 .array/port v000001e27757aa00, 53;
v000001e27757aa00_54 .array/port v000001e27757aa00, 54;
v000001e27757aa00_55 .array/port v000001e27757aa00, 55;
E_000001e277575010/14 .event anyedge, v000001e27757aa00_52, v000001e27757aa00_53, v000001e27757aa00_54, v000001e27757aa00_55;
v000001e27757aa00_56 .array/port v000001e27757aa00, 56;
v000001e27757aa00_57 .array/port v000001e27757aa00, 57;
v000001e27757aa00_58 .array/port v000001e27757aa00, 58;
v000001e27757aa00_59 .array/port v000001e27757aa00, 59;
E_000001e277575010/15 .event anyedge, v000001e27757aa00_56, v000001e27757aa00_57, v000001e27757aa00_58, v000001e27757aa00_59;
v000001e27757aa00_60 .array/port v000001e27757aa00, 60;
v000001e27757aa00_61 .array/port v000001e27757aa00, 61;
v000001e27757aa00_62 .array/port v000001e27757aa00, 62;
v000001e27757aa00_63 .array/port v000001e27757aa00, 63;
E_000001e277575010/16 .event anyedge, v000001e27757aa00_60, v000001e27757aa00_61, v000001e27757aa00_62, v000001e27757aa00_63;
E_000001e277575010/17 .event anyedge, v000001e277576970_0, v000001e27758aaf0_0;
E_000001e277575010 .event/or E_000001e277575010/0, E_000001e277575010/1, E_000001e277575010/2, E_000001e277575010/3, E_000001e277575010/4, E_000001e277575010/5, E_000001e277575010/6, E_000001e277575010/7, E_000001e277575010/8, E_000001e277575010/9, E_000001e277575010/10, E_000001e277575010/11, E_000001e277575010/12, E_000001e277575010/13, E_000001e277575010/14, E_000001e277575010/15, E_000001e277575010/16, E_000001e277575010/17;
    .scope S_000001e27758a8c0;
T_0 ;
    %wait E_000001e277575010;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001e27757ab40_0, 0, 4;
    %pushi/vec4 0, 0, 14;
    %store/vec4 v000001e277576970_0, 0, 14;
    %load/vec4 v000001e277576b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v000001e27757aaa0_0;
    %load/vec4 v000001e27758aa50_0;
    %pad/u 8;
    %ix/vec4 4;
    %store/vec4a v000001e27757aa00, 4, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001e277552b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001e27758aa50_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v000001e27757aa00, 4;
    %store/vec4 v000001e27757ab40_0, 0, 4;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e27757a960_0, 0, 32;
T_0.4 ;
    %load/vec4 v000001e27757a960_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_0.5, 5;
    %load/vec4 v000001e277576970_0;
    %ix/getv/s 4, v000001e27757a960_0;
    %load/vec4a v000001e27757aa00, 4;
    %pad/u 14;
    %load/vec4 v000001e27758aaf0_0;
    %load/vec4 v000001e27757a960_0;
    %muli 4, 0, 32;
    %addi 3, 0, 32;
    %pad/s 34;
    %subi 3, 0, 34;
    %part/s 4;
    %pad/u 14;
    %mul;
    %add;
    %store/vec4 v000001e277576970_0, 0, 14;
    %load/vec4 v000001e27757a960_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e27757a960_0, 0, 32;
    %jmp T_0.4;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001e27758a730;
T_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e277583f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e277583d70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e277583cd0_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000001e277583e10_0, 0, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001e2775e3ef0_0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v000001e277583eb0_0, 0, 256;
    %end;
    .thread T_1;
    .scope S_000001e27758a730;
T_2 ;
    %delay 500, 0;
    %load/vec4 v000001e277583f50_0;
    %inv;
    %store/vec4 v000001e277583f50_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_000001e27758a730;
T_3 ;
    %vpi_call 2 13 "$dumpfile", "PE.vcd" {0 0 0};
    %vpi_call 2 14 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001e27758a8c0 {0 0 0};
    %end;
    .thread T_3;
    .scope S_000001e27758a730;
T_4 ;
    %delay 10000000, 0;
    %vpi_call 2 20 "$display", "\012\033[1;31m=============================================" {0 0 0};
    %vpi_call 2 21 "$display", "           Simulation Time Out!      " {0 0 0};
    %vpi_call 2 22 "$display", "=============================================\033[0m" {0 0 0};
    %vpi_call 2 23 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_000001e27758a730;
T_5 ;
    %wait E_000001e277574d90;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e277583d70_0, 0, 1;
    %wait E_000001e277574d90;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e2775e4490_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001e2775e4490_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001e277583e10_0;
    %addi 1, 0, 6;
    %store/vec4 v000001e277583e10_0, 0, 6;
    %load/vec4 v000001e2775e3ef0_0;
    %addi 1, 0, 4;
    %store/vec4 v000001e2775e3ef0_0, 0, 4;
    %wait E_000001e277574d90;
    %load/vec4 v000001e2775e4490_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e2775e4490_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %wait E_000001e277574d90;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e277583d70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e277583cd0_0, 0, 1;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v000001e277583e10_0, 0, 6;
    %wait E_000001e277574d90;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e277583d70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e277583cd0_0, 0, 1;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %store/vec4 v000001e277583eb0_0, 0, 256;
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\PE_tb.v";
    ".\PE.v";
