

================================================================
== Vitis HLS Report for 'conv2_Pipeline_LOAD_INPUT_BH_L'
================================================================
* Date:           Thu Nov  2 17:53:33 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    48971|    48971|  0.490 ms|  0.490 ms|  48971|  48971|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- LOAD_INPUT_BH_L  |    48969|    48969|        11|          1|          1|  48960|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%loop_index_i = alloca i32 1"   --->   Operation 14 'alloca' 'loop_index_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%bh = alloca i32 1"   --->   Operation 15 'alloca' 'bh' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 16 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%bin = alloca i32 1"   --->   Operation 17 'alloca' 'bin' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten17 = alloca i32 1"   --->   Operation 18 'alloca' 'indvar_flatten17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln75_read = read i19 @_ssdm_op_Read.ap_auto.i19, i19 %sext_ln75"   --->   Operation 19 'read' 'sext_ln75_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%input_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_ftmap"   --->   Operation 20 'read' 'input_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln75_cast = sext i19 %sext_ln75_read"   --->   Operation 21 'sext' 'sext_ln75_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %input_fm_buffer_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %i2, void @empty_7, i32 0, i32 0, void @empty_6, i32 0, i32 512, void @empty_34, void @empty_4, void @empty_6, i32 16, i32 16, i32 256, i32 256, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %indvar_flatten17"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 0, i7 %bin"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 26 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 27 [1/1] (0.42ns)   --->   "%store_ln0 = store i2 0, i2 %bh"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 28 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %loop_index_i"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 29 [1/1] (0.42ns)   --->   "%br_ln0 = br void %load-store-loop.i"   --->   Operation 29 'br' 'br_ln0' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 4.45>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%first_iter_0 = phi i1 1, void %newFuncRoot, i1 %or_ln76_2, void %load-store-loop.i.split" [src/conv2.cpp:76->src/conv2.cpp:34]   --->   Operation 30 'phi' 'first_iter_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%first_iter_01 = phi i1 1, void %newFuncRoot, i1 0, void %load-store-loop.i.split"   --->   Operation 31 'phi' 'first_iter_01' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i10 %indvar_flatten" [src/conv2.cpp:76->src/conv2.cpp:34]   --->   Operation 32 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%indvar_flatten17_load = load i16 %indvar_flatten17" [src/conv2.cpp:75->src/conv2.cpp:34]   --->   Operation 33 'load' 'indvar_flatten17_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 34 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.85ns)   --->   "%icmp_ln75 = icmp_eq  i16 %indvar_flatten17_load, i16 48960" [src/conv2.cpp:75->src/conv2.cpp:34]   --->   Operation 35 'icmp' 'icmp_ln75' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.85ns)   --->   "%add_ln75_5 = add i16 %indvar_flatten17_load, i16 1" [src/conv2.cpp:75->src/conv2.cpp:34]   --->   Operation 36 'add' 'add_ln75_5' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln75 = br i1 %icmp_ln75, void %for.inc12.i, void %_Z20load_input_buffer_c2PA3_A255_fPA255_S_ii.exit.exitStub" [src/conv2.cpp:75->src/conv2.cpp:34]   --->   Operation 37 'br' 'br_ln75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%loop_index_i_load = load i8 %loop_index_i"   --->   Operation 38 'load' 'loop_index_i_load' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%bh_load = load i2 %bh" [src/conv2.cpp:75->src/conv2.cpp:34]   --->   Operation 39 'load' 'bh_load' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%bin_load = load i7 %bin" [src/conv2.cpp:75->src/conv2.cpp:34]   --->   Operation 40 'load' 'bin_load' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.77ns)   --->   "%add_ln75 = add i7 %bin_load, i7 1" [src/conv2.cpp:75->src/conv2.cpp:34]   --->   Operation 41 'add' 'add_ln75' <Predicate = (!icmp_ln75)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.78ns)   --->   "%icmp_ln76 = icmp_eq  i10 %indvar_flatten_load, i10 765" [src/conv2.cpp:76->src/conv2.cpp:34]   --->   Operation 42 'icmp' 'icmp_ln76' <Predicate = (!icmp_ln75)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.17ns)   --->   "%select_ln75 = select i1 %icmp_ln76, i2 0, i2 %bh_load" [src/conv2.cpp:75->src/conv2.cpp:34]   --->   Operation 43 'select' 'select_ln75' <Predicate = (!icmp_ln75)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node or_ln76)   --->   "%or_ln75 = or i1 %icmp_ln76, i1 %first_iter_01" [src/conv2.cpp:75->src/conv2.cpp:34]   --->   Operation 44 'or' 'or_ln75' <Predicate = (!icmp_ln75)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.36ns)   --->   "%select_ln75_1 = select i1 %icmp_ln76, i7 %add_ln75, i7 %bin_load" [src/conv2.cpp:75->src/conv2.cpp:34]   --->   Operation 45 'select' 'select_ln75_1' <Predicate = (!icmp_ln75)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%select_ln75_1_cast = zext i7 %select_ln75_1" [src/conv2.cpp:75->src/conv2.cpp:34]   --->   Operation 46 'zext' 'select_ln75_1_cast' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %select_ln75_1, i2 0" [src/conv2.cpp:75->src/conv2.cpp:34]   --->   Operation 47 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_34_cast = zext i9 %tmp_s" [src/conv2.cpp:75->src/conv2.cpp:34]   --->   Operation 48 'zext' 'tmp_34_cast' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.77ns)   --->   "%empty_98 = sub i10 %tmp_34_cast, i10 %select_ln75_1_cast" [src/conv2.cpp:75->src/conv2.cpp:34]   --->   Operation 49 'sub' 'empty_98' <Predicate = (!icmp_ln75)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln75_2 = sext i10 %empty_98" [src/conv2.cpp:75->src/conv2.cpp:34]   --->   Operation 50 'sext' 'sext_ln75_2' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln75 = zext i7 %select_ln75_1" [src/conv2.cpp:75->src/conv2.cpp:34]   --->   Operation 51 'zext' 'zext_ln75' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (2.49ns)   --->   "%mul_ln75 = mul i25 %zext_ln75, i25 260100" [src/conv2.cpp:75->src/conv2.cpp:34]   --->   Operation 52 'mul' 'mul_ln75' <Predicate = (!icmp_ln75)> <Delay = 2.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln75_1 = zext i25 %mul_ln75" [src/conv2.cpp:75->src/conv2.cpp:34]   --->   Operation 53 'zext' 'zext_ln75_1' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln75_3 = add i64 %zext_ln75_1, i64 %input_ftmap_read" [src/conv2.cpp:75->src/conv2.cpp:34]   --->   Operation 54 'add' 'add_ln75_3' <Predicate = (!icmp_ln75)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 55 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln75_4 = add i64 %add_ln75_3, i64 %sext_ln75_cast" [src/conv2.cpp:75->src/conv2.cpp:34]   --->   Operation 55 'add' 'add_ln75_4' <Predicate = (!icmp_ln75)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln76_mid2_v = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln75_4, i32 2, i32 63" [src/conv2.cpp:75->src/conv2.cpp:34]   --->   Operation 56 'partselect' 'sext_ln76_mid2_v' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node and_ln75)   --->   "%xor_ln75 = xor i1 %icmp_ln76, i1 1" [src/conv2.cpp:75->src/conv2.cpp:34]   --->   Operation 57 'xor' 'xor_ln75' <Predicate = (!icmp_ln75)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.76ns)   --->   "%exitcond6205 = icmp_eq  i8 %loop_index_i_load, i8 255"   --->   Operation 58 'icmp' 'exitcond6205' <Predicate = (!icmp_ln75)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln75 = and i1 %exitcond6205, i1 %xor_ln75" [src/conv2.cpp:75->src/conv2.cpp:34]   --->   Operation 59 'and' 'and_ln75' <Predicate = (!icmp_ln75)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.54ns)   --->   "%add_ln76 = add i2 %select_ln75, i2 1" [src/conv2.cpp:76->src/conv2.cpp:34]   --->   Operation 60 'add' 'add_ln76' <Predicate = (!icmp_ln75)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln76 = or i1 %and_ln75, i1 %or_ln75" [src/conv2.cpp:76->src/conv2.cpp:34]   --->   Operation 61 'or' 'or_ln76' <Predicate = (!icmp_ln75)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node select_ln76)   --->   "%or_ln76_1 = or i1 %and_ln75, i1 %icmp_ln76" [src/conv2.cpp:76->src/conv2.cpp:34]   --->   Operation 62 'or' 'or_ln76_1' <Predicate = (!icmp_ln75)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln76 = select i1 %or_ln76_1, i8 0, i8 %loop_index_i_load" [src/conv2.cpp:76->src/conv2.cpp:34]   --->   Operation 63 'select' 'select_ln76' <Predicate = (!icmp_ln75)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.17ns)   --->   "%select_ln76_1 = select i1 %and_ln75, i2 %add_ln76, i2 %select_ln75" [src/conv2.cpp:76->src/conv2.cpp:34]   --->   Operation 64 'select' 'select_ln76_1' <Predicate = (!icmp_ln75)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%select_ln76_1_cast = zext i2 %select_ln76_1" [src/conv2.cpp:76->src/conv2.cpp:34]   --->   Operation 65 'zext' 'select_ln76_1_cast' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.78ns)   --->   "%empty_99 = add i11 %sext_ln75_2, i11 %select_ln76_1_cast" [src/conv2.cpp:75->src/conv2.cpp:34]   --->   Operation 66 'add' 'empty_99' <Predicate = (!icmp_ln75)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%p_cast1 = sext i11 %empty_99" [src/conv2.cpp:75->src/conv2.cpp:34]   --->   Operation 67 'sext' 'p_cast1' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%empty_100 = trunc i11 %empty_99" [src/conv2.cpp:75->src/conv2.cpp:34]   --->   Operation 68 'trunc' 'empty_100' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty_100, i8 0" [src/conv2.cpp:75->src/conv2.cpp:34]   --->   Operation 69 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%empty_101 = sub i16 %p_shl, i16 %p_cast1" [src/conv2.cpp:75->src/conv2.cpp:34]   --->   Operation 70 'sub' 'empty_101' <Predicate = (!icmp_ln75)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node or_ln76_2)   --->   "%xor_ln76 = xor i1 %exitcond6205, i1 1" [src/conv2.cpp:76->src/conv2.cpp:34]   --->   Operation 71 'xor' 'xor_ln76' <Predicate = (!icmp_ln75)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node or_ln76_2)   --->   "%and_ln76 = and i1 %first_iter_0, i1 %xor_ln76" [src/conv2.cpp:76->src/conv2.cpp:34]   --->   Operation 72 'and' 'and_ln76' <Predicate = (!icmp_ln75)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln76_2 = or i1 %icmp_ln76, i1 %and_ln76" [src/conv2.cpp:76->src/conv2.cpp:34]   --->   Operation 73 'or' 'or_ln76_2' <Predicate = (!icmp_ln75)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%select_ln76_cast = zext i8 %select_ln76" [src/conv2.cpp:76->src/conv2.cpp:34]   --->   Operation 74 'zext' 'select_ln76_cast' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%empty_102 = add i16 %empty_101, i16 %select_ln76_cast" [src/conv2.cpp:75->src/conv2.cpp:34]   --->   Operation 75 'add' 'empty_102' <Predicate = (!icmp_ln75)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%p_cast4 = zext i16 %empty_102" [src/conv2.cpp:75->src/conv2.cpp:34]   --->   Operation 76 'zext' 'p_cast4' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%input_fm_buffer_1_addr = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %p_cast4" [src/conv2.cpp:75->src/conv2.cpp:34]   --->   Operation 77 'getelementptr' 'input_fm_buffer_1_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %or_ln76, void %load-store-loop.i.split, void %new.body.for.body4.i" [src/conv2.cpp:76->src/conv2.cpp:34]   --->   Operation 78 'br' 'br_ln76' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %or_ln76_2, void %for.first.iter.load-store-loop.i, void %for.first.iter.for.body4.i" [src/conv2.cpp:76->src/conv2.cpp:34]   --->   Operation 79 'br' 'br_ln76' <Predicate = (!icmp_ln75 & or_ln76)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop.i.split"   --->   Operation 80 'br' 'br_ln0' <Predicate = (!icmp_ln75 & or_ln76)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.76ns)   --->   "%empty_96 = add i8 %select_ln76, i8 1" [src/conv2.cpp:76->src/conv2.cpp:34]   --->   Operation 81 'add' 'empty_96' <Predicate = (!icmp_ln75)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.78ns)   --->   "%add_ln76_1 = add i10 %indvar_flatten_load, i10 1" [src/conv2.cpp:76->src/conv2.cpp:34]   --->   Operation 82 'add' 'add_ln76_1' <Predicate = (!icmp_ln75)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.40ns)   --->   "%select_ln76_2 = select i1 %icmp_ln76, i10 1, i10 %add_ln76_1" [src/conv2.cpp:76->src/conv2.cpp:34]   --->   Operation 83 'select' 'select_ln76_2' <Predicate = (!icmp_ln75)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.42ns)   --->   "%store_ln75 = store i16 %add_ln75_5, i16 %indvar_flatten17" [src/conv2.cpp:75->src/conv2.cpp:34]   --->   Operation 84 'store' 'store_ln75' <Predicate = (!icmp_ln75)> <Delay = 0.42>
ST_2 : Operation 85 [1/1] (0.42ns)   --->   "%store_ln75 = store i7 %select_ln75_1, i7 %bin" [src/conv2.cpp:75->src/conv2.cpp:34]   --->   Operation 85 'store' 'store_ln75' <Predicate = (!icmp_ln75)> <Delay = 0.42>
ST_2 : Operation 86 [1/1] (0.42ns)   --->   "%store_ln76 = store i10 %select_ln76_2, i10 %indvar_flatten" [src/conv2.cpp:76->src/conv2.cpp:34]   --->   Operation 86 'store' 'store_ln76' <Predicate = (!icmp_ln75)> <Delay = 0.42>
ST_2 : Operation 87 [1/1] (0.42ns)   --->   "%store_ln76 = store i2 %select_ln76_1, i2 %bh" [src/conv2.cpp:76->src/conv2.cpp:34]   --->   Operation 87 'store' 'store_ln76' <Predicate = (!icmp_ln75)> <Delay = 0.42>
ST_2 : Operation 88 [1/1] (0.42ns)   --->   "%store_ln76 = store i8 %empty_96, i8 %loop_index_i" [src/conv2.cpp:76->src/conv2.cpp:34]   --->   Operation 88 'store' 'store_ln76' <Predicate = (!icmp_ln75)> <Delay = 0.42>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop.i"   --->   Operation 89 'br' 'br_ln0' <Predicate = (!icmp_ln75)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @LOAD_INPUT_BH_L_str"   --->   Operation 90 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 48960, i64 48960, i64 48960"   --->   Operation 91 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln75_1 = sext i62 %sext_ln76_mid2_v" [src/conv2.cpp:75->src/conv2.cpp:34]   --->   Operation 92 'sext' 'sext_ln75_1' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 93 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @BH_L_str"   --->   Operation 94 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 95 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%i2_addr = getelementptr i32 %i2, i64 %sext_ln75_1" [src/conv2.cpp:76->src/conv2.cpp:34]   --->   Operation 96 'getelementptr' 'i2_addr' <Predicate = (or_ln76 & or_ln76_2)> <Delay = 0.00>
ST_3 : Operation 97 [8/8] (7.30ns)   --->   "%empty_97 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i2_addr, i32 765" [src/conv2.cpp:76->src/conv2.cpp:34]   --->   Operation 97 'readreq' 'empty_97' <Predicate = (or_ln76 & or_ln76_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%i2_addr_2 = getelementptr i32 %i2, i64 %sext_ln75_1" [src/conv2.cpp:76->src/conv2.cpp:34]   --->   Operation 98 'getelementptr' 'i2_addr_2' <Predicate = (!icmp_ln75)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 99 [7/8] (7.30ns)   --->   "%empty_97 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i2_addr, i32 765" [src/conv2.cpp:76->src/conv2.cpp:34]   --->   Operation 99 'readreq' 'empty_97' <Predicate = (or_ln76 & or_ln76_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 100 [6/8] (7.30ns)   --->   "%empty_97 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i2_addr, i32 765" [src/conv2.cpp:76->src/conv2.cpp:34]   --->   Operation 100 'readreq' 'empty_97' <Predicate = (or_ln76 & or_ln76_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 101 [5/8] (7.30ns)   --->   "%empty_97 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i2_addr, i32 765" [src/conv2.cpp:76->src/conv2.cpp:34]   --->   Operation 101 'readreq' 'empty_97' <Predicate = (or_ln76 & or_ln76_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 102 [4/8] (7.30ns)   --->   "%empty_97 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i2_addr, i32 765" [src/conv2.cpp:76->src/conv2.cpp:34]   --->   Operation 102 'readreq' 'empty_97' <Predicate = (or_ln76 & or_ln76_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 103 [3/8] (7.30ns)   --->   "%empty_97 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i2_addr, i32 765" [src/conv2.cpp:76->src/conv2.cpp:34]   --->   Operation 103 'readreq' 'empty_97' <Predicate = (or_ln76 & or_ln76_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 104 [2/8] (7.30ns)   --->   "%empty_97 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i2_addr, i32 765" [src/conv2.cpp:76->src/conv2.cpp:34]   --->   Operation 104 'readreq' 'empty_97' <Predicate = (or_ln76 & or_ln76_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 105 [1/8] (7.30ns)   --->   "%empty_97 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i2_addr, i32 765" [src/conv2.cpp:76->src/conv2.cpp:34]   --->   Operation 105 'readreq' 'empty_97' <Predicate = (or_ln76 & or_ln76_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln76 = br void %for.first.iter.load-store-loop.i" [src/conv2.cpp:76->src/conv2.cpp:34]   --->   Operation 106 'br' 'br_ln76' <Predicate = (or_ln76 & or_ln76_2)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 107 [1/1] (7.30ns)   --->   "%i2_addr_2_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %i2_addr_2" [src/conv2.cpp:76->src/conv2.cpp:34]   --->   Operation 107 'read' 'i2_addr_2_read' <Predicate = (!icmp_ln75)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 110 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 110 'ret' 'ret_ln0' <Predicate = (icmp_ln75)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 0.67>
ST_12 : Operation 108 [1/1] (0.00ns)   --->   "%empty = bitcast i32 %i2_addr_2_read" [src/conv2.cpp:76->src/conv2.cpp:34]   --->   Operation 108 'bitcast' 'empty' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_12 : Operation 109 [1/1] (0.67ns)   --->   "%store_ln76 = store i32 %empty, i16 %input_fm_buffer_1_addr" [src/conv2.cpp:76->src/conv2.cpp:34]   --->   Operation 109 'store' 'store_ln76' <Predicate = (!icmp_ln75)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48960> <RAM>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ i2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_ftmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln75]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_fm_buffer_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
loop_index_i           (alloca           ) [ 0110000000000]
bh                     (alloca           ) [ 0110000000000]
indvar_flatten         (alloca           ) [ 0110000000000]
bin                    (alloca           ) [ 0110000000000]
indvar_flatten17       (alloca           ) [ 0110000000000]
sext_ln75_read         (read             ) [ 0000000000000]
input_ftmap_read       (read             ) [ 0110000000000]
sext_ln75_cast         (sext             ) [ 0110000000000]
specmemcore_ln0        (specmemcore      ) [ 0000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000]
store_ln0              (store            ) [ 0000000000000]
store_ln0              (store            ) [ 0000000000000]
store_ln0              (store            ) [ 0000000000000]
store_ln0              (store            ) [ 0000000000000]
store_ln0              (store            ) [ 0000000000000]
br_ln0                 (br               ) [ 0110000000000]
first_iter_0           (phi              ) [ 0110000000000]
first_iter_01          (phi              ) [ 0110000000000]
indvar_flatten_load    (load             ) [ 0000000000000]
indvar_flatten17_load  (load             ) [ 0000000000000]
specpipeline_ln0       (specpipeline     ) [ 0000000000000]
icmp_ln75              (icmp             ) [ 0111111111111]
add_ln75_5             (add              ) [ 0000000000000]
br_ln75                (br               ) [ 0000000000000]
loop_index_i_load      (load             ) [ 0000000000000]
bh_load                (load             ) [ 0000000000000]
bin_load               (load             ) [ 0000000000000]
add_ln75               (add              ) [ 0000000000000]
icmp_ln76              (icmp             ) [ 0000000000000]
select_ln75            (select           ) [ 0000000000000]
or_ln75                (or               ) [ 0000000000000]
select_ln75_1          (select           ) [ 0000000000000]
select_ln75_1_cast     (zext             ) [ 0000000000000]
tmp_s                  (bitconcatenate   ) [ 0000000000000]
tmp_34_cast            (zext             ) [ 0000000000000]
empty_98               (sub              ) [ 0000000000000]
sext_ln75_2            (sext             ) [ 0000000000000]
zext_ln75              (zext             ) [ 0000000000000]
mul_ln75               (mul              ) [ 0000000000000]
zext_ln75_1            (zext             ) [ 0000000000000]
add_ln75_3             (add              ) [ 0000000000000]
add_ln75_4             (add              ) [ 0000000000000]
sext_ln76_mid2_v       (partselect       ) [ 0101000000000]
xor_ln75               (xor              ) [ 0000000000000]
exitcond6205           (icmp             ) [ 0000000000000]
and_ln75               (and              ) [ 0000000000000]
add_ln76               (add              ) [ 0000000000000]
or_ln76                (or               ) [ 0111111111100]
or_ln76_1              (or               ) [ 0000000000000]
select_ln76            (select           ) [ 0000000000000]
select_ln76_1          (select           ) [ 0000000000000]
select_ln76_1_cast     (zext             ) [ 0000000000000]
empty_99               (add              ) [ 0000000000000]
p_cast1                (sext             ) [ 0000000000000]
empty_100              (trunc            ) [ 0000000000000]
p_shl                  (bitconcatenate   ) [ 0000000000000]
empty_101              (sub              ) [ 0000000000000]
xor_ln76               (xor              ) [ 0000000000000]
and_ln76               (and              ) [ 0000000000000]
or_ln76_2              (or               ) [ 0111111111100]
select_ln76_cast       (zext             ) [ 0000000000000]
empty_102              (add              ) [ 0000000000000]
p_cast4                (zext             ) [ 0000000000000]
input_fm_buffer_1_addr (getelementptr    ) [ 0101111111111]
br_ln76                (br               ) [ 0000000000000]
br_ln76                (br               ) [ 0000000000000]
br_ln0                 (br               ) [ 0000000000000]
empty_96               (add              ) [ 0000000000000]
add_ln76_1             (add              ) [ 0000000000000]
select_ln76_2          (select           ) [ 0000000000000]
store_ln75             (store            ) [ 0000000000000]
store_ln75             (store            ) [ 0000000000000]
store_ln76             (store            ) [ 0000000000000]
store_ln76             (store            ) [ 0000000000000]
store_ln76             (store            ) [ 0000000000000]
br_ln0                 (br               ) [ 0110000000000]
specloopname_ln0       (specloopname     ) [ 0000000000000]
speclooptripcount_ln0  (speclooptripcount) [ 0000000000000]
sext_ln75_1            (sext             ) [ 0000000000000]
specpipeline_ln0       (specpipeline     ) [ 0000000000000]
specloopname_ln0       (specloopname     ) [ 0000000000000]
specpipeline_ln0       (specpipeline     ) [ 0000000000000]
i2_addr                (getelementptr    ) [ 0100111111100]
i2_addr_2              (getelementptr    ) [ 0100111111110]
empty_97               (readreq          ) [ 0000000000000]
br_ln76                (br               ) [ 0000000000000]
i2_addr_2_read         (read             ) [ 0100000000001]
empty                  (bitcast          ) [ 0000000000000]
store_ln76             (store            ) [ 0000000000000]
ret_ln0                (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="i2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i2"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_ftmap">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_ftmap"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sext_ln75">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln75"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_fm_buffer_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_fm_buffer_1"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i19"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_34"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i7.i2"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="LOAD_INPUT_BH_L_str"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="BH_L_str"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1004" name="loop_index_i_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="loop_index_i/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="bh_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bh/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="indvar_flatten_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="bin_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bin/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="indvar_flatten17_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten17/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="sext_ln75_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="19" slack="0"/>
<pin id="128" dir="0" index="1" bw="19" slack="0"/>
<pin id="129" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln75_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="input_ftmap_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="64" slack="0"/>
<pin id="134" dir="0" index="1" bw="64" slack="0"/>
<pin id="135" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_ftmap_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_readreq_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="0" index="2" bw="11" slack="0"/>
<pin id="142" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_97/3 "/>
</bind>
</comp>

<comp id="145" class="1004" name="i2_addr_2_read_read_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="0"/>
<pin id="147" dir="0" index="1" bw="32" slack="8"/>
<pin id="148" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i2_addr_2_read/11 "/>
</bind>
</comp>

<comp id="150" class="1004" name="input_fm_buffer_1_addr_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="16" slack="0"/>
<pin id="154" dir="1" index="3" bw="16" slack="10"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_fm_buffer_1_addr/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="store_ln76_access_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="159" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="160" dir="0" index="2" bw="0" slack="10"/>
<pin id="162" dir="0" index="4" bw="16" slack="0"/>
<pin id="163" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="164" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="165" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln76/12 "/>
</bind>
</comp>

<comp id="166" class="1005" name="first_iter_0_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="1"/>
<pin id="168" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="first_iter_0 (phireg) "/>
</bind>
</comp>

<comp id="170" class="1004" name="first_iter_0_phi_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="1"/>
<pin id="172" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="173" dir="0" index="2" bw="1" slack="0"/>
<pin id="174" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="175" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="first_iter_0/2 "/>
</bind>
</comp>

<comp id="177" class="1005" name="first_iter_01_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="1"/>
<pin id="179" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="first_iter_01 (phireg) "/>
</bind>
</comp>

<comp id="181" class="1004" name="first_iter_01_phi_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="1"/>
<pin id="183" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="184" dir="0" index="2" bw="1" slack="0"/>
<pin id="185" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="first_iter_01/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="sext_ln75_cast_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="19" slack="0"/>
<pin id="191" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln75_cast/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="store_ln0_store_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="0"/>
<pin id="195" dir="0" index="1" bw="16" slack="0"/>
<pin id="196" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="store_ln0_store_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="0" index="1" bw="7" slack="0"/>
<pin id="201" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="store_ln0_store_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="0"/>
<pin id="205" dir="0" index="1" bw="10" slack="0"/>
<pin id="206" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="store_ln0_store_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="0" index="1" bw="2" slack="0"/>
<pin id="211" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="store_ln0_store_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="0"/>
<pin id="215" dir="0" index="1" bw="8" slack="0"/>
<pin id="216" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="indvar_flatten_load_load_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="10" slack="1"/>
<pin id="220" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="indvar_flatten17_load_load_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="16" slack="1"/>
<pin id="223" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten17_load/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="icmp_ln75_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="16" slack="0"/>
<pin id="226" dir="0" index="1" bw="16" slack="0"/>
<pin id="227" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln75/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="add_ln75_5_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="16" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln75_5/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="loop_index_i_load_load_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="8" slack="1"/>
<pin id="238" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="loop_index_i_load/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="bh_load_load_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="2" slack="1"/>
<pin id="241" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bh_load/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="bin_load_load_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="7" slack="1"/>
<pin id="244" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bin_load/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="add_ln75_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="7" slack="0"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln75/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="icmp_ln76_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="10" slack="0"/>
<pin id="253" dir="0" index="1" bw="10" slack="0"/>
<pin id="254" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln76/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="select_ln75_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="0"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="0" index="2" bw="2" slack="0"/>
<pin id="261" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln75/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="or_ln75_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="0"/>
<pin id="267" dir="0" index="1" bw="1" slack="0"/>
<pin id="268" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln75/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="select_ln75_1_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="0"/>
<pin id="273" dir="0" index="1" bw="7" slack="0"/>
<pin id="274" dir="0" index="2" bw="7" slack="0"/>
<pin id="275" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln75_1/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="select_ln75_1_cast_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="7" slack="0"/>
<pin id="281" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln75_1_cast/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="tmp_s_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="9" slack="0"/>
<pin id="285" dir="0" index="1" bw="7" slack="0"/>
<pin id="286" dir="0" index="2" bw="1" slack="0"/>
<pin id="287" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="tmp_34_cast_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="9" slack="0"/>
<pin id="293" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_34_cast/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="empty_98_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="9" slack="0"/>
<pin id="297" dir="0" index="1" bw="7" slack="0"/>
<pin id="298" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty_98/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="sext_ln75_2_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="10" slack="0"/>
<pin id="303" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln75_2/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="zext_ln75_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="7" slack="0"/>
<pin id="307" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln75/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="mul_ln75_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="7" slack="0"/>
<pin id="311" dir="0" index="1" bw="19" slack="0"/>
<pin id="312" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln75/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="zext_ln75_1_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="25" slack="0"/>
<pin id="317" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln75_1/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="add_ln75_3_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="25" slack="0"/>
<pin id="321" dir="0" index="1" bw="64" slack="1"/>
<pin id="322" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln75_3/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="add_ln75_4_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="64" slack="0"/>
<pin id="326" dir="0" index="1" bw="19" slack="1"/>
<pin id="327" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln75_4/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="sext_ln76_mid2_v_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="62" slack="0"/>
<pin id="331" dir="0" index="1" bw="64" slack="0"/>
<pin id="332" dir="0" index="2" bw="3" slack="0"/>
<pin id="333" dir="0" index="3" bw="7" slack="0"/>
<pin id="334" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="sext_ln76_mid2_v/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="xor_ln75_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="0"/>
<pin id="341" dir="0" index="1" bw="1" slack="0"/>
<pin id="342" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln75/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="exitcond6205_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="8" slack="0"/>
<pin id="347" dir="0" index="1" bw="1" slack="0"/>
<pin id="348" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond6205/2 "/>
</bind>
</comp>

<comp id="351" class="1004" name="and_ln75_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="0"/>
<pin id="353" dir="0" index="1" bw="1" slack="0"/>
<pin id="354" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln75/2 "/>
</bind>
</comp>

<comp id="357" class="1004" name="add_ln76_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="2" slack="0"/>
<pin id="359" dir="0" index="1" bw="1" slack="0"/>
<pin id="360" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln76/2 "/>
</bind>
</comp>

<comp id="363" class="1004" name="or_ln76_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="1" slack="0"/>
<pin id="365" dir="0" index="1" bw="1" slack="0"/>
<pin id="366" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln76/2 "/>
</bind>
</comp>

<comp id="369" class="1004" name="or_ln76_1_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="0"/>
<pin id="371" dir="0" index="1" bw="1" slack="0"/>
<pin id="372" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln76_1/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="select_ln76_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="1" slack="0"/>
<pin id="377" dir="0" index="1" bw="1" slack="0"/>
<pin id="378" dir="0" index="2" bw="8" slack="0"/>
<pin id="379" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln76/2 "/>
</bind>
</comp>

<comp id="383" class="1004" name="select_ln76_1_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="1" slack="0"/>
<pin id="385" dir="0" index="1" bw="2" slack="0"/>
<pin id="386" dir="0" index="2" bw="2" slack="0"/>
<pin id="387" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln76_1/2 "/>
</bind>
</comp>

<comp id="391" class="1004" name="select_ln76_1_cast_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="2" slack="0"/>
<pin id="393" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln76_1_cast/2 "/>
</bind>
</comp>

<comp id="395" class="1004" name="empty_99_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="10" slack="0"/>
<pin id="397" dir="0" index="1" bw="2" slack="0"/>
<pin id="398" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_99/2 "/>
</bind>
</comp>

<comp id="401" class="1004" name="p_cast1_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="11" slack="0"/>
<pin id="403" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast1/2 "/>
</bind>
</comp>

<comp id="405" class="1004" name="empty_100_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="11" slack="0"/>
<pin id="407" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_100/2 "/>
</bind>
</comp>

<comp id="409" class="1004" name="p_shl_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="16" slack="0"/>
<pin id="411" dir="0" index="1" bw="8" slack="0"/>
<pin id="412" dir="0" index="2" bw="1" slack="0"/>
<pin id="413" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/2 "/>
</bind>
</comp>

<comp id="417" class="1004" name="empty_101_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="16" slack="0"/>
<pin id="419" dir="0" index="1" bw="11" slack="0"/>
<pin id="420" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty_101/2 "/>
</bind>
</comp>

<comp id="423" class="1004" name="xor_ln76_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="1" slack="0"/>
<pin id="425" dir="0" index="1" bw="1" slack="0"/>
<pin id="426" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln76/2 "/>
</bind>
</comp>

<comp id="429" class="1004" name="and_ln76_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="0"/>
<pin id="431" dir="0" index="1" bw="1" slack="0"/>
<pin id="432" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln76/2 "/>
</bind>
</comp>

<comp id="435" class="1004" name="or_ln76_2_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="1" slack="0"/>
<pin id="437" dir="0" index="1" bw="1" slack="0"/>
<pin id="438" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln76_2/2 "/>
</bind>
</comp>

<comp id="441" class="1004" name="select_ln76_cast_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="8" slack="0"/>
<pin id="443" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln76_cast/2 "/>
</bind>
</comp>

<comp id="445" class="1004" name="empty_102_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="16" slack="0"/>
<pin id="447" dir="0" index="1" bw="8" slack="0"/>
<pin id="448" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_102/2 "/>
</bind>
</comp>

<comp id="451" class="1004" name="p_cast4_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="16" slack="0"/>
<pin id="453" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast4/2 "/>
</bind>
</comp>

<comp id="456" class="1004" name="empty_96_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="8" slack="0"/>
<pin id="458" dir="0" index="1" bw="1" slack="0"/>
<pin id="459" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_96/2 "/>
</bind>
</comp>

<comp id="462" class="1004" name="add_ln76_1_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="10" slack="0"/>
<pin id="464" dir="0" index="1" bw="1" slack="0"/>
<pin id="465" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln76_1/2 "/>
</bind>
</comp>

<comp id="468" class="1004" name="select_ln76_2_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1" slack="0"/>
<pin id="470" dir="0" index="1" bw="1" slack="0"/>
<pin id="471" dir="0" index="2" bw="10" slack="0"/>
<pin id="472" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln76_2/2 "/>
</bind>
</comp>

<comp id="476" class="1004" name="store_ln75_store_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="16" slack="0"/>
<pin id="478" dir="0" index="1" bw="16" slack="1"/>
<pin id="479" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln75/2 "/>
</bind>
</comp>

<comp id="481" class="1004" name="store_ln75_store_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="7" slack="0"/>
<pin id="483" dir="0" index="1" bw="7" slack="1"/>
<pin id="484" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln75/2 "/>
</bind>
</comp>

<comp id="486" class="1004" name="store_ln76_store_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="10" slack="0"/>
<pin id="488" dir="0" index="1" bw="10" slack="1"/>
<pin id="489" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln76/2 "/>
</bind>
</comp>

<comp id="491" class="1004" name="store_ln76_store_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="2" slack="0"/>
<pin id="493" dir="0" index="1" bw="2" slack="1"/>
<pin id="494" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln76/2 "/>
</bind>
</comp>

<comp id="496" class="1004" name="store_ln76_store_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="8" slack="0"/>
<pin id="498" dir="0" index="1" bw="8" slack="1"/>
<pin id="499" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln76/2 "/>
</bind>
</comp>

<comp id="501" class="1004" name="sext_ln75_1_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="62" slack="1"/>
<pin id="503" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln75_1/3 "/>
</bind>
</comp>

<comp id="504" class="1004" name="i2_addr_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="32" slack="0"/>
<pin id="506" dir="0" index="1" bw="62" slack="0"/>
<pin id="507" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="i2_addr/3 "/>
</bind>
</comp>

<comp id="511" class="1004" name="i2_addr_2_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="32" slack="0"/>
<pin id="513" dir="0" index="1" bw="62" slack="0"/>
<pin id="514" dir="1" index="2" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="i2_addr_2/3 "/>
</bind>
</comp>

<comp id="517" class="1004" name="empty_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="32" slack="1"/>
<pin id="519" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty/12 "/>
</bind>
</comp>

<comp id="521" class="1005" name="loop_index_i_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="8" slack="0"/>
<pin id="523" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="loop_index_i "/>
</bind>
</comp>

<comp id="528" class="1005" name="bh_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="2" slack="0"/>
<pin id="530" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="bh "/>
</bind>
</comp>

<comp id="535" class="1005" name="indvar_flatten_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="10" slack="0"/>
<pin id="537" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="542" class="1005" name="bin_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="7" slack="0"/>
<pin id="544" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="bin "/>
</bind>
</comp>

<comp id="549" class="1005" name="indvar_flatten17_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="16" slack="0"/>
<pin id="551" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten17 "/>
</bind>
</comp>

<comp id="556" class="1005" name="input_ftmap_read_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="64" slack="1"/>
<pin id="558" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="input_ftmap_read "/>
</bind>
</comp>

<comp id="561" class="1005" name="sext_ln75_cast_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="64" slack="1"/>
<pin id="563" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln75_cast "/>
</bind>
</comp>

<comp id="566" class="1005" name="icmp_ln75_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="1" slack="1"/>
<pin id="568" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln75 "/>
</bind>
</comp>

<comp id="570" class="1005" name="sext_ln76_mid2_v_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="62" slack="1"/>
<pin id="572" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln76_mid2_v "/>
</bind>
</comp>

<comp id="575" class="1005" name="or_ln76_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="1" slack="1"/>
<pin id="577" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln76 "/>
</bind>
</comp>

<comp id="579" class="1005" name="or_ln76_2_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="1" slack="0"/>
<pin id="581" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="or_ln76_2 "/>
</bind>
</comp>

<comp id="584" class="1005" name="input_fm_buffer_1_addr_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="16" slack="10"/>
<pin id="586" dir="1" index="1" bw="16" slack="10"/>
</pin_list>
<bind>
<opset="input_fm_buffer_1_addr "/>
</bind>
</comp>

<comp id="589" class="1005" name="i2_addr_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="32" slack="1"/>
<pin id="591" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i2_addr "/>
</bind>
</comp>

<comp id="594" class="1005" name="i2_addr_2_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="32" slack="8"/>
<pin id="596" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="i2_addr_2 "/>
</bind>
</comp>

<comp id="599" class="1005" name="i2_addr_2_read_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="32" slack="1"/>
<pin id="601" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i2_addr_2_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="109"><net_src comp="8" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="8" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="8" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="8" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="8" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="130"><net_src comp="10" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="4" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="12" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="2" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="143"><net_src comp="100" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="102" pin="0"/><net_sink comp="138" pin=2"/></net>

<net id="149"><net_src comp="104" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="155"><net_src comp="6" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="84" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="169"><net_src comp="52" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="176"><net_src comp="166" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="180"><net_src comp="52" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="187"><net_src comp="177" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="188"><net_src comp="54" pin="0"/><net_sink comp="181" pin=2"/></net>

<net id="192"><net_src comp="126" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="197"><net_src comp="42" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="202"><net_src comp="44" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="207"><net_src comp="46" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="212"><net_src comp="48" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="217"><net_src comp="50" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="228"><net_src comp="221" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="60" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="221" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="62" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="249"><net_src comp="242" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="64" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="255"><net_src comp="218" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="66" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="262"><net_src comp="251" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="263"><net_src comp="48" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="264"><net_src comp="239" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="269"><net_src comp="251" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="181" pin="4"/><net_sink comp="265" pin=1"/></net>

<net id="276"><net_src comp="251" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="277"><net_src comp="245" pin="2"/><net_sink comp="271" pin=1"/></net>

<net id="278"><net_src comp="242" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="282"><net_src comp="271" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="288"><net_src comp="68" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="289"><net_src comp="271" pin="3"/><net_sink comp="283" pin=1"/></net>

<net id="290"><net_src comp="48" pin="0"/><net_sink comp="283" pin=2"/></net>

<net id="294"><net_src comp="283" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="299"><net_src comp="291" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="279" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="304"><net_src comp="295" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="308"><net_src comp="271" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="313"><net_src comp="305" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="70" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="318"><net_src comp="309" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="323"><net_src comp="315" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="328"><net_src comp="319" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="335"><net_src comp="72" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="336"><net_src comp="324" pin="2"/><net_sink comp="329" pin=1"/></net>

<net id="337"><net_src comp="74" pin="0"/><net_sink comp="329" pin=2"/></net>

<net id="338"><net_src comp="76" pin="0"/><net_sink comp="329" pin=3"/></net>

<net id="343"><net_src comp="251" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="52" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="349"><net_src comp="236" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="78" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="355"><net_src comp="345" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="339" pin="2"/><net_sink comp="351" pin=1"/></net>

<net id="361"><net_src comp="257" pin="3"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="80" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="367"><net_src comp="351" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="265" pin="2"/><net_sink comp="363" pin=1"/></net>

<net id="373"><net_src comp="351" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="251" pin="2"/><net_sink comp="369" pin=1"/></net>

<net id="380"><net_src comp="369" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="381"><net_src comp="50" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="382"><net_src comp="236" pin="1"/><net_sink comp="375" pin=2"/></net>

<net id="388"><net_src comp="351" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="389"><net_src comp="357" pin="2"/><net_sink comp="383" pin=1"/></net>

<net id="390"><net_src comp="257" pin="3"/><net_sink comp="383" pin=2"/></net>

<net id="394"><net_src comp="383" pin="3"/><net_sink comp="391" pin=0"/></net>

<net id="399"><net_src comp="301" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="391" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="404"><net_src comp="395" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="408"><net_src comp="395" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="414"><net_src comp="82" pin="0"/><net_sink comp="409" pin=0"/></net>

<net id="415"><net_src comp="405" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="416"><net_src comp="50" pin="0"/><net_sink comp="409" pin=2"/></net>

<net id="421"><net_src comp="409" pin="3"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="401" pin="1"/><net_sink comp="417" pin=1"/></net>

<net id="427"><net_src comp="345" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="52" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="433"><net_src comp="170" pin="4"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="423" pin="2"/><net_sink comp="429" pin=1"/></net>

<net id="439"><net_src comp="251" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="429" pin="2"/><net_sink comp="435" pin=1"/></net>

<net id="444"><net_src comp="375" pin="3"/><net_sink comp="441" pin=0"/></net>

<net id="449"><net_src comp="417" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="450"><net_src comp="441" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="454"><net_src comp="445" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="460"><net_src comp="375" pin="3"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="86" pin="0"/><net_sink comp="456" pin=1"/></net>

<net id="466"><net_src comp="218" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="88" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="473"><net_src comp="251" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="474"><net_src comp="88" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="475"><net_src comp="462" pin="2"/><net_sink comp="468" pin=2"/></net>

<net id="480"><net_src comp="230" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="485"><net_src comp="271" pin="3"/><net_sink comp="481" pin=0"/></net>

<net id="490"><net_src comp="468" pin="3"/><net_sink comp="486" pin=0"/></net>

<net id="495"><net_src comp="383" pin="3"/><net_sink comp="491" pin=0"/></net>

<net id="500"><net_src comp="456" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="508"><net_src comp="0" pin="0"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="501" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="510"><net_src comp="504" pin="2"/><net_sink comp="138" pin=1"/></net>

<net id="515"><net_src comp="0" pin="0"/><net_sink comp="511" pin=0"/></net>

<net id="516"><net_src comp="501" pin="1"/><net_sink comp="511" pin=1"/></net>

<net id="520"><net_src comp="517" pin="1"/><net_sink comp="157" pin=4"/></net>

<net id="524"><net_src comp="106" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="526"><net_src comp="521" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="527"><net_src comp="521" pin="1"/><net_sink comp="496" pin=1"/></net>

<net id="531"><net_src comp="110" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="533"><net_src comp="528" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="534"><net_src comp="528" pin="1"/><net_sink comp="491" pin=1"/></net>

<net id="538"><net_src comp="114" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="540"><net_src comp="535" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="541"><net_src comp="535" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="545"><net_src comp="118" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="547"><net_src comp="542" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="548"><net_src comp="542" pin="1"/><net_sink comp="481" pin=1"/></net>

<net id="552"><net_src comp="122" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="554"><net_src comp="549" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="555"><net_src comp="549" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="559"><net_src comp="132" pin="2"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="564"><net_src comp="189" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="569"><net_src comp="224" pin="2"/><net_sink comp="566" pin=0"/></net>

<net id="573"><net_src comp="329" pin="4"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="578"><net_src comp="363" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="582"><net_src comp="435" pin="2"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="587"><net_src comp="150" pin="3"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="592"><net_src comp="504" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="597"><net_src comp="511" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="602"><net_src comp="145" pin="2"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="517" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: input_fm_buffer_1 | {12 }
 - Input state : 
	Port: conv2_Pipeline_LOAD_INPUT_BH_L : i2 | {3 4 5 6 7 8 9 10 11 }
	Port: conv2_Pipeline_LOAD_INPUT_BH_L : input_ftmap | {1 }
	Port: conv2_Pipeline_LOAD_INPUT_BH_L : sext_ln75 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln75 : 1
		add_ln75_5 : 1
		br_ln75 : 2
		add_ln75 : 1
		icmp_ln76 : 1
		select_ln75 : 2
		or_ln75 : 2
		select_ln75_1 : 2
		select_ln75_1_cast : 3
		tmp_s : 3
		tmp_34_cast : 4
		empty_98 : 5
		sext_ln75_2 : 6
		zext_ln75 : 3
		mul_ln75 : 4
		zext_ln75_1 : 5
		add_ln75_3 : 6
		add_ln75_4 : 7
		sext_ln76_mid2_v : 8
		xor_ln75 : 2
		exitcond6205 : 1
		and_ln75 : 2
		add_ln76 : 3
		or_ln76 : 2
		or_ln76_1 : 2
		select_ln76 : 2
		select_ln76_1 : 2
		select_ln76_1_cast : 3
		empty_99 : 7
		p_cast1 : 8
		empty_100 : 8
		p_shl : 9
		empty_101 : 10
		xor_ln76 : 2
		and_ln76 : 2
		or_ln76_2 : 2
		select_ln76_cast : 3
		empty_102 : 11
		p_cast4 : 12
		input_fm_buffer_1_addr : 13
		br_ln76 : 2
		br_ln76 : 2
		empty_96 : 3
		add_ln76_1 : 1
		select_ln76_2 : 2
		store_ln75 : 2
		store_ln75 : 3
		store_ln76 : 3
		store_ln76 : 3
		store_ln76 : 4
	State 3
		i2_addr : 1
		empty_97 : 2
		i2_addr_2 : 1
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		store_ln76 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |       add_ln75_5_fu_230      |    0    |    0    |    23   |
|          |        add_ln75_fu_245       |    0    |    0    |    14   |
|          |       add_ln75_3_fu_319      |    0    |    0    |    64   |
|          |       add_ln75_4_fu_324      |    0    |    0    |    64   |
|    add   |        add_ln76_fu_357       |    0    |    0    |    9    |
|          |        empty_99_fu_395       |    0    |    0    |    17   |
|          |       empty_102_fu_445       |    0    |    0    |    16   |
|          |        empty_96_fu_456       |    0    |    0    |    15   |
|          |       add_ln76_1_fu_462      |    0    |    0    |    17   |
|----------|------------------------------|---------|---------|---------|
|          |       icmp_ln75_fu_224       |    0    |    0    |    23   |
|   icmp   |       icmp_ln76_fu_251       |    0    |    0    |    17   |
|          |      exitcond6205_fu_345     |    0    |    0    |    15   |
|----------|------------------------------|---------|---------|---------|
|    sub   |        empty_98_fu_295       |    0    |    0    |    16   |
|          |       empty_101_fu_417       |    0    |    0    |    16   |
|----------|------------------------------|---------|---------|---------|
|          |      select_ln75_fu_257      |    0    |    0    |    2    |
|          |     select_ln75_1_fu_271     |    0    |    0    |    7    |
|  select  |      select_ln76_fu_375      |    0    |    0    |    8    |
|          |     select_ln76_1_fu_383     |    0    |    0    |    2    |
|          |     select_ln76_2_fu_468     |    0    |    0    |    10   |
|----------|------------------------------|---------|---------|---------|
|          |        or_ln75_fu_265        |    0    |    0    |    2    |
|    or    |        or_ln76_fu_363        |    0    |    0    |    2    |
|          |       or_ln76_1_fu_369       |    0    |    0    |    2    |
|          |       or_ln76_2_fu_435       |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|    mul   |        mul_ln75_fu_309       |    1    |    0    |    6    |
|----------|------------------------------|---------|---------|---------|
|    xor   |        xor_ln75_fu_339       |    0    |    0    |    2    |
|          |        xor_ln76_fu_423       |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|    and   |        and_ln75_fu_351       |    0    |    0    |    2    |
|          |        and_ln76_fu_429       |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|          |  sext_ln75_read_read_fu_126  |    0    |    0    |    0    |
|   read   | input_ftmap_read_read_fu_132 |    0    |    0    |    0    |
|          |  i2_addr_2_read_read_fu_145  |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|  readreq |      grp_readreq_fu_138      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |     sext_ln75_cast_fu_189    |    0    |    0    |    0    |
|   sext   |      sext_ln75_2_fu_301      |    0    |    0    |    0    |
|          |        p_cast1_fu_401        |    0    |    0    |    0    |
|          |      sext_ln75_1_fu_501      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |   select_ln75_1_cast_fu_279  |    0    |    0    |    0    |
|          |      tmp_34_cast_fu_291      |    0    |    0    |    0    |
|          |       zext_ln75_fu_305       |    0    |    0    |    0    |
|   zext   |      zext_ln75_1_fu_315      |    0    |    0    |    0    |
|          |   select_ln76_1_cast_fu_391  |    0    |    0    |    0    |
|          |    select_ln76_cast_fu_441   |    0    |    0    |    0    |
|          |        p_cast4_fu_451        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|bitconcatenate|         tmp_s_fu_283         |    0    |    0    |    0    |
|          |         p_shl_fu_409         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|partselect|    sext_ln76_mid2_v_fu_329   |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   trunc  |       empty_100_fu_405       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    1    |    0    |   377   |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|          bh_reg_528          |    2   |
|          bin_reg_542         |    7   |
|     first_iter_01_reg_177    |    1   |
|     first_iter_0_reg_166     |    1   |
|    i2_addr_2_read_reg_599    |   32   |
|       i2_addr_2_reg_594      |   32   |
|        i2_addr_reg_589       |   32   |
|       icmp_ln75_reg_566      |    1   |
|   indvar_flatten17_reg_549   |   16   |
|    indvar_flatten_reg_535    |   10   |
|input_fm_buffer_1_addr_reg_584|   16   |
|   input_ftmap_read_reg_556   |   64   |
|     loop_index_i_reg_521     |    8   |
|       or_ln76_2_reg_579      |    1   |
|        or_ln76_reg_575       |    1   |
|    sext_ln75_cast_reg_561    |   64   |
|   sext_ln76_mid2_v_reg_570   |   62   |
+------------------------------+--------+
|             Total            |   350  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_138 |  p1  |   2  |  32  |   64   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   64   ||  0.427  ||    9    |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   377  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |   350  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    0   |   350  |   386  |
+-----------+--------+--------+--------+--------+
