Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Jun  5 17:05:33 2024
| Host         : Joshua running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Calculator_timing_summary_routed.rpt -pb Calculator_timing_summary_routed.pb -rpx Calculator_timing_summary_routed.rpx -warn_on_violation
| Design       : Calculator
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: CLKDIVIDER/OutClk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -21.153     -155.198                     26                  522        0.165        0.000                      0                  522        4.500        0.000                       0                   230  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -21.153     -148.940                     17                  405        0.165        0.000                      0                  405        4.500        0.000                       0                   230  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin             -0.888       -6.258                      9                  117        0.744        0.000                      0                  117  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           17  Failing Endpoints,  Worst Slack      -21.153ns,  Total Violation     -148.940ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -21.153ns  (required time - arrival time)
  Source:                 input1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DDInput_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        31.000ns  (logic 14.335ns (46.241%)  route 16.665ns (53.759%))
  Logic Levels:           47  (CARRY4=26 LUT2=8 LUT4=6 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.251ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clock_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.648     5.251    Clock_IBUF_BUFG
    SLICE_X10Y52         FDCE                                         r  input1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y52         FDCE (Prop_fdce_C_Q)         0.518     5.769 f  input1_reg[1]/Q
                         net (fo=30, routed)          0.763     6.532    Divide/Q[1]
    SLICE_X10Y53         LUT2 (Prop_lut2_I0_O)        0.124     6.656 r  Divide/geqOp_carry_i_8/O
                         net (fo=1, routed)           0.000     6.656    Divide/geqOp_carry_i_8_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.169 r  Divide/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.169    Divide/geqOp_carry_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.286 r  Divide/geqOp_carry__0/CO[3]
                         net (fo=18, routed)          0.687     7.973    Divide/geqOp
    SLICE_X11Y55         LUT5 (Prop_lut5_I0_O)        0.124     8.097 r  Divide/minusOp_carry__0_i_1/O
                         net (fo=1, routed)           0.548     8.645    Divide/minusOp_carry__0_i_1_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.030 r  Divide/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.030    Divide/minusOp_carry__0_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.364 r  Divide/minusOp_carry__1/O[1]
                         net (fo=7, routed)           0.815    10.179    Divide/r[4]
    SLICE_X8Y54          LUT4 (Prop_lut4_I0_O)        0.303    10.482 r  Divide/i__carry__0_i_7__0/O
                         net (fo=1, routed)           0.000    10.482    Divide/i__carry__0_i_7__0_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.015 r  Divide/geqOp_inferred__0/i__carry__0/CO[3]
                         net (fo=17, routed)          0.873    11.888    Divide/geqOp0_in
    SLICE_X10Y55         LUT4 (Prop_lut4_I1_O)        0.124    12.012 r  Divide/i___0_carry__0_i_9__3/O
                         net (fo=1, routed)           0.589    12.601    Divide/i___0_carry__0_i_9__3_n_0
    SLICE_X8Y56          LUT6 (Prop_lut6_I0_O)        0.124    12.725 r  Divide/i___0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    12.725    Divide/i___0_carry__0_i_5_n_0
    SLICE_X8Y56          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.101 r  Divide/minusOp_inferred__0/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.101    Divide/minusOp_inferred__0/i___0_carry__0_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.424 r  Divide/minusOp_inferred__0/i___0_carry__1/O[1]
                         net (fo=7, routed)           0.873    14.297    Divide/minusOp_inferred__0/i___0_carry__1_n_6
    SLICE_X7Y57          LUT4 (Prop_lut4_I0_O)        0.306    14.603 r  Divide/i__carry__0_i_7__1/O
                         net (fo=1, routed)           0.000    14.603    Divide/i__carry__0_i_7__1_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.153 r  Divide/geqOp_inferred__1/i__carry__0/CO[3]
                         net (fo=18, routed)          0.712    15.865    Divide/geqOp3_in
    SLICE_X4Y56          LUT4 (Prop_lut4_I1_O)        0.124    15.989 r  Divide/i___0_carry__1_i_10__0/O
                         net (fo=1, routed)           0.808    16.797    Divide/i___0_carry__1_i_10__0_n_0
    SLICE_X5Y57          LUT6 (Prop_lut6_I0_O)        0.124    16.921 r  Divide/i___0_carry__1_i_7__0/O
                         net (fo=1, routed)           0.000    16.921    Divide/i___0_carry__1_i_7__0_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.471 r  Divide/minusOp_inferred__1/i___0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.471    Divide/minusOp_inferred__1/i___0_carry__1_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.805 f  Divide/minusOp_inferred__1/i___0_carry__2/O[1]
                         net (fo=3, routed)           0.619    18.424    Divide/minusOp_inferred__1/i___0_carry__2_n_6
    SLICE_X6Y58          LUT2 (Prop_lut2_I0_O)        0.303    18.727 r  Divide/i__carry__0_i_5__1/O
                         net (fo=1, routed)           0.000    18.727    Divide/i__carry__0_i_5__1_n_0
    SLICE_X6Y58          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.103 r  Divide/geqOp_inferred__2/i__carry__0/CO[3]
                         net (fo=18, routed)          1.057    20.159    Divide/geqOp6_in
    SLICE_X7Y58          LUT4 (Prop_lut4_I1_O)        0.124    20.283 r  Divide/i___0_carry__0_i_11__2/O
                         net (fo=1, routed)           0.447    20.730    Divide/i___0_carry__0_i_11__2_n_0
    SLICE_X4Y58          LUT6 (Prop_lut6_I0_O)        0.124    20.854 r  Divide/i___0_carry__0_i_7__0/O
                         net (fo=1, routed)           0.000    20.854    Divide/i___0_carry__0_i_7__0_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.404 r  Divide/minusOp_inferred__2/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.404    Divide/minusOp_inferred__2/i___0_carry__0_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.518 r  Divide/minusOp_inferred__2/i___0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.518    Divide/minusOp_inferred__2/i___0_carry__1_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.852 f  Divide/minusOp_inferred__2/i___0_carry__2/O[1]
                         net (fo=3, routed)           0.748    22.600    Divide/minusOp_inferred__2/i___0_carry__2_n_6
    SLICE_X3Y58          LUT2 (Prop_lut2_I0_O)        0.303    22.903 r  Divide/i__carry__0_i_5__2/O
                         net (fo=1, routed)           0.000    22.903    Divide/i__carry__0_i_5__2_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.304 r  Divide/geqOp_inferred__3/i__carry__0/CO[3]
                         net (fo=18, routed)          0.687    23.991    Divide/geqOp9_in
    SLICE_X2Y57          LUT2 (Prop_lut2_I1_O)        0.124    24.115 r  Divide/i___0_carry_i_2/O
                         net (fo=9, routed)           0.583    24.698    Divide/DivResult__0[3]
    SLICE_X3Y60          LUT6 (Prop_lut6_I2_O)        0.124    24.822 r  Divide/i___0_carry__0_i_7__1/O
                         net (fo=1, routed)           0.000    24.822    Divide/i___0_carry__0_i_7__1_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.372 r  Divide/minusOp_inferred__3/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.372    Divide/minusOp_inferred__3/i___0_carry__0_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.594 f  Divide/minusOp_inferred__3/i___0_carry__1/O[0]
                         net (fo=5, routed)           0.885    26.479    Divide/minusOp_inferred__3/i___0_carry__1_n_7
    SLICE_X2Y60          LUT2 (Prop_lut2_I0_O)        0.299    26.778 r  Divide/i__carry__0_i_7__3/O
                         net (fo=1, routed)           0.000    26.778    Divide/i__carry__0_i_7__3_n_0
    SLICE_X2Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.311 r  Divide/geqOp_inferred__4/i__carry__0/CO[3]
                         net (fo=18, routed)          0.935    28.245    Divide/geqOp12_in
    SLICE_X4Y62          LUT4 (Prop_lut4_I1_O)        0.124    28.369 r  Divide/i___0_carry__0_i_12__0/O
                         net (fo=1, routed)           0.547    28.916    Divide/i___0_carry__0_i_12__0_n_0
    SLICE_X5Y60          LUT6 (Prop_lut6_I0_O)        0.124    29.040 r  Divide/i___0_carry__0_i_8__1/O
                         net (fo=1, routed)           0.000    29.040    Divide/i___0_carry__0_i_8__1_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.572 r  Divide/minusOp_inferred__4/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.572    Divide/minusOp_inferred__4/i___0_carry__0_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.906 f  Divide/minusOp_inferred__4/i___0_carry__1/O[1]
                         net (fo=5, routed)           0.602    30.508    Divide/minusOp_inferred__4/i___0_carry__1_n_6
    SLICE_X6Y61          LUT2 (Prop_lut2_I1_O)        0.303    30.811 r  Divide/i__carry__0_i_7__4/O
                         net (fo=1, routed)           0.000    30.811    Divide/i__carry__0_i_7__4_n_0
    SLICE_X6Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.344 r  Divide/geqOp_inferred__5/i__carry__0/CO[3]
                         net (fo=14, routed)          0.712    32.056    Divide/geqOp15_in
    SLICE_X7Y61          LUT2 (Prop_lut2_I0_O)        0.124    32.180 r  Divide/i__carry_i_1__6/O
                         net (fo=1, routed)           0.331    32.511    Divide/DivResult[1]
    SLICE_X6Y62          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    33.106 r  Divide/minusOp_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000    33.106    Divide/minusOp_inferred__5/i__carry_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.223 r  Divide/minusOp_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    33.223    Divide/minusOp_inferred__5/i__carry__0_n_0
    SLICE_X6Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.340 r  Divide/minusOp_inferred__5/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    33.340    Divide/minusOp_inferred__5/i__carry__1_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    33.579 f  Divide/minusOp_inferred__5/i__carry__2/O[2]
                         net (fo=2, routed)           0.804    34.383    Divide/minusOp_inferred__5/i__carry__2_n_5
    SLICE_X7Y64          LUT2 (Prop_lut2_I0_O)        0.301    34.684 r  Divide/i__carry__0_i_5__5/O
                         net (fo=1, routed)           0.000    34.684    Divide/i__carry__0_i_5__5_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.085 r  Divide/geqOp_inferred__6/i__carry__0/CO[3]
                         net (fo=1, routed)           0.852    35.937    NegativeDetectionA/CO[0]
    SLICE_X8Y63          LUT6 (Prop_lut6_I5_O)        0.124    36.061 r  NegativeDetectionA/IntResult[0]_i_1/O
                         net (fo=2, routed)           0.190    36.251    p_0_in__0[0]
    SLICE_X9Y63          FDCE                                         r  DDInput_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clock_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.519    14.942    Clock_IBUF_BUFG
    SLICE_X9Y63          FDCE                                         r  DDInput_reg[0]/C
                         clock pessimism              0.259    15.201    
                         clock uncertainty           -0.035    15.165    
    SLICE_X9Y63          FDCE (Setup_fdce_C_D)       -0.067    15.098    DDInput_reg[0]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                         -36.251    
  -------------------------------------------------------------------
                         slack                                -21.153    

Slack (VIOLATED) :        -20.818ns  (required time - arrival time)
  Source:                 input1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IntResult_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        30.810ns  (logic 14.335ns (46.527%)  route 16.475ns (53.473%))
  Logic Levels:           47  (CARRY4=26 LUT2=8 LUT4=6 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.251ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clock_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.648     5.251    Clock_IBUF_BUFG
    SLICE_X10Y52         FDCE                                         r  input1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y52         FDCE (Prop_fdce_C_Q)         0.518     5.769 f  input1_reg[1]/Q
                         net (fo=30, routed)          0.763     6.532    Divide/Q[1]
    SLICE_X10Y53         LUT2 (Prop_lut2_I0_O)        0.124     6.656 r  Divide/geqOp_carry_i_8/O
                         net (fo=1, routed)           0.000     6.656    Divide/geqOp_carry_i_8_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.169 r  Divide/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.169    Divide/geqOp_carry_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.286 r  Divide/geqOp_carry__0/CO[3]
                         net (fo=18, routed)          0.687     7.973    Divide/geqOp
    SLICE_X11Y55         LUT5 (Prop_lut5_I0_O)        0.124     8.097 r  Divide/minusOp_carry__0_i_1/O
                         net (fo=1, routed)           0.548     8.645    Divide/minusOp_carry__0_i_1_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.030 r  Divide/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.030    Divide/minusOp_carry__0_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.364 r  Divide/minusOp_carry__1/O[1]
                         net (fo=7, routed)           0.815    10.179    Divide/r[4]
    SLICE_X8Y54          LUT4 (Prop_lut4_I0_O)        0.303    10.482 r  Divide/i__carry__0_i_7__0/O
                         net (fo=1, routed)           0.000    10.482    Divide/i__carry__0_i_7__0_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.015 r  Divide/geqOp_inferred__0/i__carry__0/CO[3]
                         net (fo=17, routed)          0.873    11.888    Divide/geqOp0_in
    SLICE_X10Y55         LUT4 (Prop_lut4_I1_O)        0.124    12.012 r  Divide/i___0_carry__0_i_9__3/O
                         net (fo=1, routed)           0.589    12.601    Divide/i___0_carry__0_i_9__3_n_0
    SLICE_X8Y56          LUT6 (Prop_lut6_I0_O)        0.124    12.725 r  Divide/i___0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    12.725    Divide/i___0_carry__0_i_5_n_0
    SLICE_X8Y56          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.101 r  Divide/minusOp_inferred__0/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.101    Divide/minusOp_inferred__0/i___0_carry__0_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.424 r  Divide/minusOp_inferred__0/i___0_carry__1/O[1]
                         net (fo=7, routed)           0.873    14.297    Divide/minusOp_inferred__0/i___0_carry__1_n_6
    SLICE_X7Y57          LUT4 (Prop_lut4_I0_O)        0.306    14.603 r  Divide/i__carry__0_i_7__1/O
                         net (fo=1, routed)           0.000    14.603    Divide/i__carry__0_i_7__1_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.153 r  Divide/geqOp_inferred__1/i__carry__0/CO[3]
                         net (fo=18, routed)          0.712    15.865    Divide/geqOp3_in
    SLICE_X4Y56          LUT4 (Prop_lut4_I1_O)        0.124    15.989 r  Divide/i___0_carry__1_i_10__0/O
                         net (fo=1, routed)           0.808    16.797    Divide/i___0_carry__1_i_10__0_n_0
    SLICE_X5Y57          LUT6 (Prop_lut6_I0_O)        0.124    16.921 r  Divide/i___0_carry__1_i_7__0/O
                         net (fo=1, routed)           0.000    16.921    Divide/i___0_carry__1_i_7__0_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.471 r  Divide/minusOp_inferred__1/i___0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.471    Divide/minusOp_inferred__1/i___0_carry__1_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.805 f  Divide/minusOp_inferred__1/i___0_carry__2/O[1]
                         net (fo=3, routed)           0.619    18.424    Divide/minusOp_inferred__1/i___0_carry__2_n_6
    SLICE_X6Y58          LUT2 (Prop_lut2_I0_O)        0.303    18.727 r  Divide/i__carry__0_i_5__1/O
                         net (fo=1, routed)           0.000    18.727    Divide/i__carry__0_i_5__1_n_0
    SLICE_X6Y58          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.103 r  Divide/geqOp_inferred__2/i__carry__0/CO[3]
                         net (fo=18, routed)          1.057    20.159    Divide/geqOp6_in
    SLICE_X7Y58          LUT4 (Prop_lut4_I1_O)        0.124    20.283 r  Divide/i___0_carry__0_i_11__2/O
                         net (fo=1, routed)           0.447    20.730    Divide/i___0_carry__0_i_11__2_n_0
    SLICE_X4Y58          LUT6 (Prop_lut6_I0_O)        0.124    20.854 r  Divide/i___0_carry__0_i_7__0/O
                         net (fo=1, routed)           0.000    20.854    Divide/i___0_carry__0_i_7__0_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.404 r  Divide/minusOp_inferred__2/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.404    Divide/minusOp_inferred__2/i___0_carry__0_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.518 r  Divide/minusOp_inferred__2/i___0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.518    Divide/minusOp_inferred__2/i___0_carry__1_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.852 f  Divide/minusOp_inferred__2/i___0_carry__2/O[1]
                         net (fo=3, routed)           0.748    22.600    Divide/minusOp_inferred__2/i___0_carry__2_n_6
    SLICE_X3Y58          LUT2 (Prop_lut2_I0_O)        0.303    22.903 r  Divide/i__carry__0_i_5__2/O
                         net (fo=1, routed)           0.000    22.903    Divide/i__carry__0_i_5__2_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.304 r  Divide/geqOp_inferred__3/i__carry__0/CO[3]
                         net (fo=18, routed)          0.687    23.991    Divide/geqOp9_in
    SLICE_X2Y57          LUT2 (Prop_lut2_I1_O)        0.124    24.115 r  Divide/i___0_carry_i_2/O
                         net (fo=9, routed)           0.583    24.698    Divide/DivResult__0[3]
    SLICE_X3Y60          LUT6 (Prop_lut6_I2_O)        0.124    24.822 r  Divide/i___0_carry__0_i_7__1/O
                         net (fo=1, routed)           0.000    24.822    Divide/i___0_carry__0_i_7__1_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.372 r  Divide/minusOp_inferred__3/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.372    Divide/minusOp_inferred__3/i___0_carry__0_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.594 f  Divide/minusOp_inferred__3/i___0_carry__1/O[0]
                         net (fo=5, routed)           0.885    26.479    Divide/minusOp_inferred__3/i___0_carry__1_n_7
    SLICE_X2Y60          LUT2 (Prop_lut2_I0_O)        0.299    26.778 r  Divide/i__carry__0_i_7__3/O
                         net (fo=1, routed)           0.000    26.778    Divide/i__carry__0_i_7__3_n_0
    SLICE_X2Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.311 r  Divide/geqOp_inferred__4/i__carry__0/CO[3]
                         net (fo=18, routed)          0.935    28.245    Divide/geqOp12_in
    SLICE_X4Y62          LUT4 (Prop_lut4_I1_O)        0.124    28.369 r  Divide/i___0_carry__0_i_12__0/O
                         net (fo=1, routed)           0.547    28.916    Divide/i___0_carry__0_i_12__0_n_0
    SLICE_X5Y60          LUT6 (Prop_lut6_I0_O)        0.124    29.040 r  Divide/i___0_carry__0_i_8__1/O
                         net (fo=1, routed)           0.000    29.040    Divide/i___0_carry__0_i_8__1_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.572 r  Divide/minusOp_inferred__4/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.572    Divide/minusOp_inferred__4/i___0_carry__0_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.906 f  Divide/minusOp_inferred__4/i___0_carry__1/O[1]
                         net (fo=5, routed)           0.602    30.508    Divide/minusOp_inferred__4/i___0_carry__1_n_6
    SLICE_X6Y61          LUT2 (Prop_lut2_I1_O)        0.303    30.811 r  Divide/i__carry__0_i_7__4/O
                         net (fo=1, routed)           0.000    30.811    Divide/i__carry__0_i_7__4_n_0
    SLICE_X6Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.344 r  Divide/geqOp_inferred__5/i__carry__0/CO[3]
                         net (fo=14, routed)          0.712    32.056    Divide/geqOp15_in
    SLICE_X7Y61          LUT2 (Prop_lut2_I0_O)        0.124    32.180 r  Divide/i__carry_i_1__6/O
                         net (fo=1, routed)           0.331    32.511    Divide/DivResult[1]
    SLICE_X6Y62          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    33.106 r  Divide/minusOp_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000    33.106    Divide/minusOp_inferred__5/i__carry_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.223 r  Divide/minusOp_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    33.223    Divide/minusOp_inferred__5/i__carry__0_n_0
    SLICE_X6Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.340 r  Divide/minusOp_inferred__5/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    33.340    Divide/minusOp_inferred__5/i__carry__1_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    33.579 f  Divide/minusOp_inferred__5/i__carry__2/O[2]
                         net (fo=2, routed)           0.804    34.383    Divide/minusOp_inferred__5/i__carry__2_n_5
    SLICE_X7Y64          LUT2 (Prop_lut2_I0_O)        0.301    34.684 r  Divide/i__carry__0_i_5__5/O
                         net (fo=1, routed)           0.000    34.684    Divide/i__carry__0_i_5__5_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.085 r  Divide/geqOp_inferred__6/i__carry__0/CO[3]
                         net (fo=1, routed)           0.852    35.937    NegativeDetectionA/CO[0]
    SLICE_X8Y63          LUT6 (Prop_lut6_I5_O)        0.124    36.061 r  NegativeDetectionA/IntResult[0]_i_1/O
                         net (fo=2, routed)           0.000    36.061    p_0_in__0[0]
    SLICE_X8Y63          FDRE                                         r  IntResult_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clock_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.519    14.942    Clock_IBUF_BUFG
    SLICE_X8Y63          FDRE                                         r  IntResult_reg[0]/C
                         clock pessimism              0.259    15.201    
                         clock uncertainty           -0.035    15.165    
    SLICE_X8Y63          FDRE (Setup_fdre_C_D)        0.077    15.242    IntResult_reg[0]
  -------------------------------------------------------------------
                         required time                         15.242    
                         arrival time                         -36.061    
  -------------------------------------------------------------------
                         slack                                -20.818    

Slack (VIOLATED) :        -18.035ns  (required time - arrival time)
  Source:                 input1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IntResult_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        27.927ns  (logic 12.441ns (44.549%)  route 15.486ns (55.452%))
  Logic Levels:           40  (CARRY4=21 LUT2=6 LUT4=6 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 14.946 - 10.000 ) 
    Source Clock Delay      (SCD):    5.251ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clock_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.648     5.251    Clock_IBUF_BUFG
    SLICE_X10Y52         FDCE                                         r  input1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y52         FDCE (Prop_fdce_C_Q)         0.518     5.769 f  input1_reg[1]/Q
                         net (fo=30, routed)          0.763     6.532    Divide/Q[1]
    SLICE_X10Y53         LUT2 (Prop_lut2_I0_O)        0.124     6.656 r  Divide/geqOp_carry_i_8/O
                         net (fo=1, routed)           0.000     6.656    Divide/geqOp_carry_i_8_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.169 r  Divide/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.169    Divide/geqOp_carry_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.286 r  Divide/geqOp_carry__0/CO[3]
                         net (fo=18, routed)          0.687     7.973    Divide/geqOp
    SLICE_X11Y55         LUT5 (Prop_lut5_I0_O)        0.124     8.097 r  Divide/minusOp_carry__0_i_1/O
                         net (fo=1, routed)           0.548     8.645    Divide/minusOp_carry__0_i_1_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.030 r  Divide/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.030    Divide/minusOp_carry__0_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.364 r  Divide/minusOp_carry__1/O[1]
                         net (fo=7, routed)           0.815    10.179    Divide/r[4]
    SLICE_X8Y54          LUT4 (Prop_lut4_I0_O)        0.303    10.482 r  Divide/i__carry__0_i_7__0/O
                         net (fo=1, routed)           0.000    10.482    Divide/i__carry__0_i_7__0_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.015 r  Divide/geqOp_inferred__0/i__carry__0/CO[3]
                         net (fo=17, routed)          0.873    11.888    Divide/geqOp0_in
    SLICE_X10Y55         LUT4 (Prop_lut4_I1_O)        0.124    12.012 r  Divide/i___0_carry__0_i_9__3/O
                         net (fo=1, routed)           0.589    12.601    Divide/i___0_carry__0_i_9__3_n_0
    SLICE_X8Y56          LUT6 (Prop_lut6_I0_O)        0.124    12.725 r  Divide/i___0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    12.725    Divide/i___0_carry__0_i_5_n_0
    SLICE_X8Y56          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.101 r  Divide/minusOp_inferred__0/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.101    Divide/minusOp_inferred__0/i___0_carry__0_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.424 r  Divide/minusOp_inferred__0/i___0_carry__1/O[1]
                         net (fo=7, routed)           0.873    14.297    Divide/minusOp_inferred__0/i___0_carry__1_n_6
    SLICE_X7Y57          LUT4 (Prop_lut4_I0_O)        0.306    14.603 r  Divide/i__carry__0_i_7__1/O
                         net (fo=1, routed)           0.000    14.603    Divide/i__carry__0_i_7__1_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.153 r  Divide/geqOp_inferred__1/i__carry__0/CO[3]
                         net (fo=18, routed)          0.712    15.865    Divide/geqOp3_in
    SLICE_X4Y56          LUT4 (Prop_lut4_I1_O)        0.124    15.989 r  Divide/i___0_carry__1_i_10__0/O
                         net (fo=1, routed)           0.808    16.797    Divide/i___0_carry__1_i_10__0_n_0
    SLICE_X5Y57          LUT6 (Prop_lut6_I0_O)        0.124    16.921 r  Divide/i___0_carry__1_i_7__0/O
                         net (fo=1, routed)           0.000    16.921    Divide/i___0_carry__1_i_7__0_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.471 r  Divide/minusOp_inferred__1/i___0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.471    Divide/minusOp_inferred__1/i___0_carry__1_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.805 f  Divide/minusOp_inferred__1/i___0_carry__2/O[1]
                         net (fo=3, routed)           0.619    18.424    Divide/minusOp_inferred__1/i___0_carry__2_n_6
    SLICE_X6Y58          LUT2 (Prop_lut2_I0_O)        0.303    18.727 r  Divide/i__carry__0_i_5__1/O
                         net (fo=1, routed)           0.000    18.727    Divide/i__carry__0_i_5__1_n_0
    SLICE_X6Y58          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.103 r  Divide/geqOp_inferred__2/i__carry__0/CO[3]
                         net (fo=18, routed)          1.057    20.159    Divide/geqOp6_in
    SLICE_X7Y58          LUT4 (Prop_lut4_I1_O)        0.124    20.283 r  Divide/i___0_carry__0_i_11__2/O
                         net (fo=1, routed)           0.447    20.730    Divide/i___0_carry__0_i_11__2_n_0
    SLICE_X4Y58          LUT6 (Prop_lut6_I0_O)        0.124    20.854 r  Divide/i___0_carry__0_i_7__0/O
                         net (fo=1, routed)           0.000    20.854    Divide/i___0_carry__0_i_7__0_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.404 r  Divide/minusOp_inferred__2/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.404    Divide/minusOp_inferred__2/i___0_carry__0_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.518 r  Divide/minusOp_inferred__2/i___0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.518    Divide/minusOp_inferred__2/i___0_carry__1_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.852 f  Divide/minusOp_inferred__2/i___0_carry__2/O[1]
                         net (fo=3, routed)           0.748    22.600    Divide/minusOp_inferred__2/i___0_carry__2_n_6
    SLICE_X3Y58          LUT2 (Prop_lut2_I0_O)        0.303    22.903 r  Divide/i__carry__0_i_5__2/O
                         net (fo=1, routed)           0.000    22.903    Divide/i__carry__0_i_5__2_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.304 r  Divide/geqOp_inferred__3/i__carry__0/CO[3]
                         net (fo=18, routed)          0.687    23.991    Divide/geqOp9_in
    SLICE_X2Y57          LUT2 (Prop_lut2_I1_O)        0.124    24.115 r  Divide/i___0_carry_i_2/O
                         net (fo=9, routed)           0.583    24.698    Divide/DivResult__0[3]
    SLICE_X3Y60          LUT6 (Prop_lut6_I2_O)        0.124    24.822 r  Divide/i___0_carry__0_i_7__1/O
                         net (fo=1, routed)           0.000    24.822    Divide/i___0_carry__0_i_7__1_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.372 r  Divide/minusOp_inferred__3/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.372    Divide/minusOp_inferred__3/i___0_carry__0_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.594 f  Divide/minusOp_inferred__3/i___0_carry__1/O[0]
                         net (fo=5, routed)           0.885    26.479    Divide/minusOp_inferred__3/i___0_carry__1_n_7
    SLICE_X2Y60          LUT2 (Prop_lut2_I0_O)        0.299    26.778 r  Divide/i__carry__0_i_7__3/O
                         net (fo=1, routed)           0.000    26.778    Divide/i__carry__0_i_7__3_n_0
    SLICE_X2Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.311 r  Divide/geqOp_inferred__4/i__carry__0/CO[3]
                         net (fo=18, routed)          0.935    28.245    Divide/geqOp12_in
    SLICE_X4Y62          LUT4 (Prop_lut4_I1_O)        0.124    28.369 r  Divide/i___0_carry__0_i_12__0/O
                         net (fo=1, routed)           0.547    28.916    Divide/i___0_carry__0_i_12__0_n_0
    SLICE_X5Y60          LUT6 (Prop_lut6_I0_O)        0.124    29.040 r  Divide/i___0_carry__0_i_8__1/O
                         net (fo=1, routed)           0.000    29.040    Divide/i___0_carry__0_i_8__1_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.572 r  Divide/minusOp_inferred__4/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.572    Divide/minusOp_inferred__4/i___0_carry__0_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.906 f  Divide/minusOp_inferred__4/i___0_carry__1/O[1]
                         net (fo=5, routed)           0.602    30.508    Divide/minusOp_inferred__4/i___0_carry__1_n_6
    SLICE_X6Y61          LUT2 (Prop_lut2_I1_O)        0.303    30.811 r  Divide/i__carry__0_i_7__4/O
                         net (fo=1, routed)           0.000    30.811    Divide/i__carry__0_i_7__4_n_0
    SLICE_X6Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.344 r  Divide/geqOp_inferred__5/i__carry__0/CO[3]
                         net (fo=14, routed)          1.103    32.447    Divide/geqOp15_in
    SLICE_X12Y58         LUT6 (Prop_lut6_I0_O)        0.124    32.571 r  Divide/IntResult[1]_i_1/O
                         net (fo=2, routed)           0.606    33.178    p_0_in__0[1]
    SLICE_X8Y58          FDRE                                         r  IntResult_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clock_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.523    14.946    Clock_IBUF_BUFG
    SLICE_X8Y58          FDRE                                         r  IntResult_reg[1]/C
                         clock pessimism              0.259    15.205    
                         clock uncertainty           -0.035    15.169    
    SLICE_X8Y58          FDRE (Setup_fdre_C_D)       -0.027    15.142    IntResult_reg[1]
  -------------------------------------------------------------------
                         required time                         15.142    
                         arrival time                         -33.178    
  -------------------------------------------------------------------
                         slack                                -18.035    

Slack (VIOLATED) :        -17.325ns  (required time - arrival time)
  Source:                 input1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DDInput_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        27.321ns  (logic 12.441ns (45.537%)  route 14.880ns (54.463%))
  Logic Levels:           40  (CARRY4=21 LUT2=6 LUT4=6 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 14.946 - 10.000 ) 
    Source Clock Delay      (SCD):    5.251ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clock_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.648     5.251    Clock_IBUF_BUFG
    SLICE_X10Y52         FDCE                                         r  input1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y52         FDCE (Prop_fdce_C_Q)         0.518     5.769 f  input1_reg[1]/Q
                         net (fo=30, routed)          0.763     6.532    Divide/Q[1]
    SLICE_X10Y53         LUT2 (Prop_lut2_I0_O)        0.124     6.656 r  Divide/geqOp_carry_i_8/O
                         net (fo=1, routed)           0.000     6.656    Divide/geqOp_carry_i_8_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.169 r  Divide/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.169    Divide/geqOp_carry_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.286 r  Divide/geqOp_carry__0/CO[3]
                         net (fo=18, routed)          0.687     7.973    Divide/geqOp
    SLICE_X11Y55         LUT5 (Prop_lut5_I0_O)        0.124     8.097 r  Divide/minusOp_carry__0_i_1/O
                         net (fo=1, routed)           0.548     8.645    Divide/minusOp_carry__0_i_1_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.030 r  Divide/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.030    Divide/minusOp_carry__0_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.364 r  Divide/minusOp_carry__1/O[1]
                         net (fo=7, routed)           0.815    10.179    Divide/r[4]
    SLICE_X8Y54          LUT4 (Prop_lut4_I0_O)        0.303    10.482 r  Divide/i__carry__0_i_7__0/O
                         net (fo=1, routed)           0.000    10.482    Divide/i__carry__0_i_7__0_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.015 r  Divide/geqOp_inferred__0/i__carry__0/CO[3]
                         net (fo=17, routed)          0.873    11.888    Divide/geqOp0_in
    SLICE_X10Y55         LUT4 (Prop_lut4_I1_O)        0.124    12.012 r  Divide/i___0_carry__0_i_9__3/O
                         net (fo=1, routed)           0.589    12.601    Divide/i___0_carry__0_i_9__3_n_0
    SLICE_X8Y56          LUT6 (Prop_lut6_I0_O)        0.124    12.725 r  Divide/i___0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    12.725    Divide/i___0_carry__0_i_5_n_0
    SLICE_X8Y56          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.101 r  Divide/minusOp_inferred__0/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.101    Divide/minusOp_inferred__0/i___0_carry__0_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.424 r  Divide/minusOp_inferred__0/i___0_carry__1/O[1]
                         net (fo=7, routed)           0.873    14.297    Divide/minusOp_inferred__0/i___0_carry__1_n_6
    SLICE_X7Y57          LUT4 (Prop_lut4_I0_O)        0.306    14.603 r  Divide/i__carry__0_i_7__1/O
                         net (fo=1, routed)           0.000    14.603    Divide/i__carry__0_i_7__1_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.153 r  Divide/geqOp_inferred__1/i__carry__0/CO[3]
                         net (fo=18, routed)          0.712    15.865    Divide/geqOp3_in
    SLICE_X4Y56          LUT4 (Prop_lut4_I1_O)        0.124    15.989 r  Divide/i___0_carry__1_i_10__0/O
                         net (fo=1, routed)           0.808    16.797    Divide/i___0_carry__1_i_10__0_n_0
    SLICE_X5Y57          LUT6 (Prop_lut6_I0_O)        0.124    16.921 r  Divide/i___0_carry__1_i_7__0/O
                         net (fo=1, routed)           0.000    16.921    Divide/i___0_carry__1_i_7__0_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.471 r  Divide/minusOp_inferred__1/i___0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.471    Divide/minusOp_inferred__1/i___0_carry__1_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.805 f  Divide/minusOp_inferred__1/i___0_carry__2/O[1]
                         net (fo=3, routed)           0.619    18.424    Divide/minusOp_inferred__1/i___0_carry__2_n_6
    SLICE_X6Y58          LUT2 (Prop_lut2_I0_O)        0.303    18.727 r  Divide/i__carry__0_i_5__1/O
                         net (fo=1, routed)           0.000    18.727    Divide/i__carry__0_i_5__1_n_0
    SLICE_X6Y58          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.103 r  Divide/geqOp_inferred__2/i__carry__0/CO[3]
                         net (fo=18, routed)          1.057    20.159    Divide/geqOp6_in
    SLICE_X7Y58          LUT4 (Prop_lut4_I1_O)        0.124    20.283 r  Divide/i___0_carry__0_i_11__2/O
                         net (fo=1, routed)           0.447    20.730    Divide/i___0_carry__0_i_11__2_n_0
    SLICE_X4Y58          LUT6 (Prop_lut6_I0_O)        0.124    20.854 r  Divide/i___0_carry__0_i_7__0/O
                         net (fo=1, routed)           0.000    20.854    Divide/i___0_carry__0_i_7__0_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.404 r  Divide/minusOp_inferred__2/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.404    Divide/minusOp_inferred__2/i___0_carry__0_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.518 r  Divide/minusOp_inferred__2/i___0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.518    Divide/minusOp_inferred__2/i___0_carry__1_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.852 f  Divide/minusOp_inferred__2/i___0_carry__2/O[1]
                         net (fo=3, routed)           0.748    22.600    Divide/minusOp_inferred__2/i___0_carry__2_n_6
    SLICE_X3Y58          LUT2 (Prop_lut2_I0_O)        0.303    22.903 r  Divide/i__carry__0_i_5__2/O
                         net (fo=1, routed)           0.000    22.903    Divide/i__carry__0_i_5__2_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.304 r  Divide/geqOp_inferred__3/i__carry__0/CO[3]
                         net (fo=18, routed)          0.687    23.991    Divide/geqOp9_in
    SLICE_X2Y57          LUT2 (Prop_lut2_I1_O)        0.124    24.115 r  Divide/i___0_carry_i_2/O
                         net (fo=9, routed)           0.583    24.698    Divide/DivResult__0[3]
    SLICE_X3Y60          LUT6 (Prop_lut6_I2_O)        0.124    24.822 r  Divide/i___0_carry__0_i_7__1/O
                         net (fo=1, routed)           0.000    24.822    Divide/i___0_carry__0_i_7__1_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.372 r  Divide/minusOp_inferred__3/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.372    Divide/minusOp_inferred__3/i___0_carry__0_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.594 f  Divide/minusOp_inferred__3/i___0_carry__1/O[0]
                         net (fo=5, routed)           0.885    26.479    Divide/minusOp_inferred__3/i___0_carry__1_n_7
    SLICE_X2Y60          LUT2 (Prop_lut2_I0_O)        0.299    26.778 r  Divide/i__carry__0_i_7__3/O
                         net (fo=1, routed)           0.000    26.778    Divide/i__carry__0_i_7__3_n_0
    SLICE_X2Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.311 r  Divide/geqOp_inferred__4/i__carry__0/CO[3]
                         net (fo=18, routed)          0.935    28.245    Divide/geqOp12_in
    SLICE_X4Y62          LUT4 (Prop_lut4_I1_O)        0.124    28.369 r  Divide/i___0_carry__0_i_12__0/O
                         net (fo=1, routed)           0.547    28.916    Divide/i___0_carry__0_i_12__0_n_0
    SLICE_X5Y60          LUT6 (Prop_lut6_I0_O)        0.124    29.040 r  Divide/i___0_carry__0_i_8__1/O
                         net (fo=1, routed)           0.000    29.040    Divide/i___0_carry__0_i_8__1_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.572 r  Divide/minusOp_inferred__4/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.572    Divide/minusOp_inferred__4/i___0_carry__0_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.906 f  Divide/minusOp_inferred__4/i___0_carry__1/O[1]
                         net (fo=5, routed)           0.602    30.508    Divide/minusOp_inferred__4/i___0_carry__1_n_6
    SLICE_X6Y61          LUT2 (Prop_lut2_I1_O)        0.303    30.811 r  Divide/i__carry__0_i_7__4/O
                         net (fo=1, routed)           0.000    30.811    Divide/i__carry__0_i_7__4_n_0
    SLICE_X6Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.344 r  Divide/geqOp_inferred__5/i__carry__0/CO[3]
                         net (fo=14, routed)          1.103    32.447    Divide/geqOp15_in
    SLICE_X12Y58         LUT6 (Prop_lut6_I0_O)        0.124    32.571 r  Divide/IntResult[1]_i_1/O
                         net (fo=2, routed)           0.000    32.571    p_0_in__0[1]
    SLICE_X12Y58         FDCE                                         r  DDInput_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clock_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.523    14.946    Clock_IBUF_BUFG
    SLICE_X12Y58         FDCE                                         r  DDInput_reg[1]/C
                         clock pessimism              0.259    15.205    
                         clock uncertainty           -0.035    15.169    
    SLICE_X12Y58         FDCE (Setup_fdce_C_D)        0.077    15.246    DDInput_reg[1]
  -------------------------------------------------------------------
                         required time                         15.246    
                         arrival time                         -32.571    
  -------------------------------------------------------------------
                         slack                                -17.325    

Slack (VIOLATED) :        -13.966ns  (required time - arrival time)
  Source:                 input1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DDInput_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.933ns  (logic 10.615ns (44.352%)  route 13.319ns (55.648%))
  Logic Levels:           35  (CARRY4=18 LUT2=6 LUT4=5 LUT5=1 LUT6=5)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.251ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clock_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.648     5.251    Clock_IBUF_BUFG
    SLICE_X10Y52         FDCE                                         r  input1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y52         FDCE (Prop_fdce_C_Q)         0.518     5.769 f  input1_reg[1]/Q
                         net (fo=30, routed)          0.763     6.532    Divide/Q[1]
    SLICE_X10Y53         LUT2 (Prop_lut2_I0_O)        0.124     6.656 r  Divide/geqOp_carry_i_8/O
                         net (fo=1, routed)           0.000     6.656    Divide/geqOp_carry_i_8_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.169 r  Divide/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.169    Divide/geqOp_carry_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.286 r  Divide/geqOp_carry__0/CO[3]
                         net (fo=18, routed)          0.687     7.973    Divide/geqOp
    SLICE_X11Y55         LUT5 (Prop_lut5_I0_O)        0.124     8.097 r  Divide/minusOp_carry__0_i_1/O
                         net (fo=1, routed)           0.548     8.645    Divide/minusOp_carry__0_i_1_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.030 r  Divide/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.030    Divide/minusOp_carry__0_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.364 r  Divide/minusOp_carry__1/O[1]
                         net (fo=7, routed)           0.815    10.179    Divide/r[4]
    SLICE_X8Y54          LUT4 (Prop_lut4_I0_O)        0.303    10.482 r  Divide/i__carry__0_i_7__0/O
                         net (fo=1, routed)           0.000    10.482    Divide/i__carry__0_i_7__0_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.015 r  Divide/geqOp_inferred__0/i__carry__0/CO[3]
                         net (fo=17, routed)          0.873    11.888    Divide/geqOp0_in
    SLICE_X10Y55         LUT4 (Prop_lut4_I1_O)        0.124    12.012 r  Divide/i___0_carry__0_i_9__3/O
                         net (fo=1, routed)           0.589    12.601    Divide/i___0_carry__0_i_9__3_n_0
    SLICE_X8Y56          LUT6 (Prop_lut6_I0_O)        0.124    12.725 r  Divide/i___0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    12.725    Divide/i___0_carry__0_i_5_n_0
    SLICE_X8Y56          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.101 r  Divide/minusOp_inferred__0/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.101    Divide/minusOp_inferred__0/i___0_carry__0_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.424 r  Divide/minusOp_inferred__0/i___0_carry__1/O[1]
                         net (fo=7, routed)           0.873    14.297    Divide/minusOp_inferred__0/i___0_carry__1_n_6
    SLICE_X7Y57          LUT4 (Prop_lut4_I0_O)        0.306    14.603 r  Divide/i__carry__0_i_7__1/O
                         net (fo=1, routed)           0.000    14.603    Divide/i__carry__0_i_7__1_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.153 r  Divide/geqOp_inferred__1/i__carry__0/CO[3]
                         net (fo=18, routed)          0.712    15.865    Divide/geqOp3_in
    SLICE_X4Y56          LUT4 (Prop_lut4_I1_O)        0.124    15.989 r  Divide/i___0_carry__1_i_10__0/O
                         net (fo=1, routed)           0.808    16.797    Divide/i___0_carry__1_i_10__0_n_0
    SLICE_X5Y57          LUT6 (Prop_lut6_I0_O)        0.124    16.921 r  Divide/i___0_carry__1_i_7__0/O
                         net (fo=1, routed)           0.000    16.921    Divide/i___0_carry__1_i_7__0_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.471 r  Divide/minusOp_inferred__1/i___0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.471    Divide/minusOp_inferred__1/i___0_carry__1_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.805 f  Divide/minusOp_inferred__1/i___0_carry__2/O[1]
                         net (fo=3, routed)           0.619    18.424    Divide/minusOp_inferred__1/i___0_carry__2_n_6
    SLICE_X6Y58          LUT2 (Prop_lut2_I0_O)        0.303    18.727 r  Divide/i__carry__0_i_5__1/O
                         net (fo=1, routed)           0.000    18.727    Divide/i__carry__0_i_5__1_n_0
    SLICE_X6Y58          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.103 r  Divide/geqOp_inferred__2/i__carry__0/CO[3]
                         net (fo=18, routed)          1.057    20.159    Divide/geqOp6_in
    SLICE_X7Y58          LUT4 (Prop_lut4_I1_O)        0.124    20.283 r  Divide/i___0_carry__0_i_11__2/O
                         net (fo=1, routed)           0.447    20.730    Divide/i___0_carry__0_i_11__2_n_0
    SLICE_X4Y58          LUT6 (Prop_lut6_I0_O)        0.124    20.854 r  Divide/i___0_carry__0_i_7__0/O
                         net (fo=1, routed)           0.000    20.854    Divide/i___0_carry__0_i_7__0_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.404 r  Divide/minusOp_inferred__2/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.404    Divide/minusOp_inferred__2/i___0_carry__0_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.518 r  Divide/minusOp_inferred__2/i___0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.518    Divide/minusOp_inferred__2/i___0_carry__1_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.852 f  Divide/minusOp_inferred__2/i___0_carry__2/O[1]
                         net (fo=3, routed)           0.748    22.600    Divide/minusOp_inferred__2/i___0_carry__2_n_6
    SLICE_X3Y58          LUT2 (Prop_lut2_I0_O)        0.303    22.903 r  Divide/i__carry__0_i_5__2/O
                         net (fo=1, routed)           0.000    22.903    Divide/i__carry__0_i_5__2_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.304 r  Divide/geqOp_inferred__3/i__carry__0/CO[3]
                         net (fo=18, routed)          0.687    23.991    Divide/geqOp9_in
    SLICE_X2Y57          LUT2 (Prop_lut2_I1_O)        0.124    24.115 r  Divide/i___0_carry_i_2/O
                         net (fo=9, routed)           0.583    24.698    Divide/DivResult__0[3]
    SLICE_X3Y60          LUT6 (Prop_lut6_I2_O)        0.124    24.822 r  Divide/i___0_carry__0_i_7__1/O
                         net (fo=1, routed)           0.000    24.822    Divide/i___0_carry__0_i_7__1_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.372 r  Divide/minusOp_inferred__3/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.372    Divide/minusOp_inferred__3/i___0_carry__0_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.594 f  Divide/minusOp_inferred__3/i___0_carry__1/O[0]
                         net (fo=5, routed)           0.885    26.479    Divide/minusOp_inferred__3/i___0_carry__1_n_7
    SLICE_X2Y60          LUT2 (Prop_lut2_I0_O)        0.299    26.778 r  Divide/i__carry__0_i_7__3/O
                         net (fo=1, routed)           0.000    26.778    Divide/i__carry__0_i_7__3_n_0
    SLICE_X2Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.311 r  Divide/geqOp_inferred__4/i__carry__0/CO[3]
                         net (fo=18, routed)          0.734    28.044    Divide/geqOp12_in
    SLICE_X2Y61          LUT2 (Prop_lut2_I1_O)        0.124    28.168 r  Divide/i___0_carry_i_3/O
                         net (fo=9, routed)           0.545    28.713    NegativeDetectionA/DDInput_reg[2]_0[0]
    SLICE_X5Y54          LUT6 (Prop_lut6_I4_O)        0.124    28.837 r  NegativeDetectionA/IntResult[2]_i_1/O
                         net (fo=2, routed)           0.347    29.184    p_0_in__0[2]
    SLICE_X6Y53          FDCE                                         r  DDInput_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clock_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.603    15.026    Clock_IBUF_BUFG
    SLICE_X6Y53          FDCE                                         r  DDInput_reg[2]/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X6Y53          FDCE (Setup_fdce_C_D)       -0.031    15.218    DDInput_reg[2]
  -------------------------------------------------------------------
                         required time                         15.218    
                         arrival time                         -29.184    
  -------------------------------------------------------------------
                         slack                                -13.966    

Slack (VIOLATED) :        -13.861ns  (required time - arrival time)
  Source:                 input1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IntResult_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.792ns  (logic 10.615ns (44.615%)  route 13.177ns (55.385%))
  Logic Levels:           35  (CARRY4=18 LUT2=6 LUT4=5 LUT5=1 LUT6=5)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.251ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clock_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.648     5.251    Clock_IBUF_BUFG
    SLICE_X10Y52         FDCE                                         r  input1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y52         FDCE (Prop_fdce_C_Q)         0.518     5.769 f  input1_reg[1]/Q
                         net (fo=30, routed)          0.763     6.532    Divide/Q[1]
    SLICE_X10Y53         LUT2 (Prop_lut2_I0_O)        0.124     6.656 r  Divide/geqOp_carry_i_8/O
                         net (fo=1, routed)           0.000     6.656    Divide/geqOp_carry_i_8_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.169 r  Divide/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.169    Divide/geqOp_carry_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.286 r  Divide/geqOp_carry__0/CO[3]
                         net (fo=18, routed)          0.687     7.973    Divide/geqOp
    SLICE_X11Y55         LUT5 (Prop_lut5_I0_O)        0.124     8.097 r  Divide/minusOp_carry__0_i_1/O
                         net (fo=1, routed)           0.548     8.645    Divide/minusOp_carry__0_i_1_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.030 r  Divide/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.030    Divide/minusOp_carry__0_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.364 r  Divide/minusOp_carry__1/O[1]
                         net (fo=7, routed)           0.815    10.179    Divide/r[4]
    SLICE_X8Y54          LUT4 (Prop_lut4_I0_O)        0.303    10.482 r  Divide/i__carry__0_i_7__0/O
                         net (fo=1, routed)           0.000    10.482    Divide/i__carry__0_i_7__0_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.015 r  Divide/geqOp_inferred__0/i__carry__0/CO[3]
                         net (fo=17, routed)          0.873    11.888    Divide/geqOp0_in
    SLICE_X10Y55         LUT4 (Prop_lut4_I1_O)        0.124    12.012 r  Divide/i___0_carry__0_i_9__3/O
                         net (fo=1, routed)           0.589    12.601    Divide/i___0_carry__0_i_9__3_n_0
    SLICE_X8Y56          LUT6 (Prop_lut6_I0_O)        0.124    12.725 r  Divide/i___0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    12.725    Divide/i___0_carry__0_i_5_n_0
    SLICE_X8Y56          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.101 r  Divide/minusOp_inferred__0/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.101    Divide/minusOp_inferred__0/i___0_carry__0_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.424 r  Divide/minusOp_inferred__0/i___0_carry__1/O[1]
                         net (fo=7, routed)           0.873    14.297    Divide/minusOp_inferred__0/i___0_carry__1_n_6
    SLICE_X7Y57          LUT4 (Prop_lut4_I0_O)        0.306    14.603 r  Divide/i__carry__0_i_7__1/O
                         net (fo=1, routed)           0.000    14.603    Divide/i__carry__0_i_7__1_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.153 r  Divide/geqOp_inferred__1/i__carry__0/CO[3]
                         net (fo=18, routed)          0.712    15.865    Divide/geqOp3_in
    SLICE_X4Y56          LUT4 (Prop_lut4_I1_O)        0.124    15.989 r  Divide/i___0_carry__1_i_10__0/O
                         net (fo=1, routed)           0.808    16.797    Divide/i___0_carry__1_i_10__0_n_0
    SLICE_X5Y57          LUT6 (Prop_lut6_I0_O)        0.124    16.921 r  Divide/i___0_carry__1_i_7__0/O
                         net (fo=1, routed)           0.000    16.921    Divide/i___0_carry__1_i_7__0_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.471 r  Divide/minusOp_inferred__1/i___0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.471    Divide/minusOp_inferred__1/i___0_carry__1_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.805 f  Divide/minusOp_inferred__1/i___0_carry__2/O[1]
                         net (fo=3, routed)           0.619    18.424    Divide/minusOp_inferred__1/i___0_carry__2_n_6
    SLICE_X6Y58          LUT2 (Prop_lut2_I0_O)        0.303    18.727 r  Divide/i__carry__0_i_5__1/O
                         net (fo=1, routed)           0.000    18.727    Divide/i__carry__0_i_5__1_n_0
    SLICE_X6Y58          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.103 r  Divide/geqOp_inferred__2/i__carry__0/CO[3]
                         net (fo=18, routed)          1.057    20.159    Divide/geqOp6_in
    SLICE_X7Y58          LUT4 (Prop_lut4_I1_O)        0.124    20.283 r  Divide/i___0_carry__0_i_11__2/O
                         net (fo=1, routed)           0.447    20.730    Divide/i___0_carry__0_i_11__2_n_0
    SLICE_X4Y58          LUT6 (Prop_lut6_I0_O)        0.124    20.854 r  Divide/i___0_carry__0_i_7__0/O
                         net (fo=1, routed)           0.000    20.854    Divide/i___0_carry__0_i_7__0_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.404 r  Divide/minusOp_inferred__2/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.404    Divide/minusOp_inferred__2/i___0_carry__0_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.518 r  Divide/minusOp_inferred__2/i___0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.518    Divide/minusOp_inferred__2/i___0_carry__1_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.852 f  Divide/minusOp_inferred__2/i___0_carry__2/O[1]
                         net (fo=3, routed)           0.748    22.600    Divide/minusOp_inferred__2/i___0_carry__2_n_6
    SLICE_X3Y58          LUT2 (Prop_lut2_I0_O)        0.303    22.903 r  Divide/i__carry__0_i_5__2/O
                         net (fo=1, routed)           0.000    22.903    Divide/i__carry__0_i_5__2_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.304 r  Divide/geqOp_inferred__3/i__carry__0/CO[3]
                         net (fo=18, routed)          0.687    23.991    Divide/geqOp9_in
    SLICE_X2Y57          LUT2 (Prop_lut2_I1_O)        0.124    24.115 r  Divide/i___0_carry_i_2/O
                         net (fo=9, routed)           0.583    24.698    Divide/DivResult__0[3]
    SLICE_X3Y60          LUT6 (Prop_lut6_I2_O)        0.124    24.822 r  Divide/i___0_carry__0_i_7__1/O
                         net (fo=1, routed)           0.000    24.822    Divide/i___0_carry__0_i_7__1_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.372 r  Divide/minusOp_inferred__3/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.372    Divide/minusOp_inferred__3/i___0_carry__0_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.594 f  Divide/minusOp_inferred__3/i___0_carry__1/O[0]
                         net (fo=5, routed)           0.885    26.479    Divide/minusOp_inferred__3/i___0_carry__1_n_7
    SLICE_X2Y60          LUT2 (Prop_lut2_I0_O)        0.299    26.778 r  Divide/i__carry__0_i_7__3/O
                         net (fo=1, routed)           0.000    26.778    Divide/i__carry__0_i_7__3_n_0
    SLICE_X2Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.311 r  Divide/geqOp_inferred__4/i__carry__0/CO[3]
                         net (fo=18, routed)          0.734    28.044    Divide/geqOp12_in
    SLICE_X2Y61          LUT2 (Prop_lut2_I1_O)        0.124    28.168 r  Divide/i___0_carry_i_3/O
                         net (fo=9, routed)           0.545    28.713    NegativeDetectionA/DDInput_reg[2]_0[0]
    SLICE_X5Y54          LUT6 (Prop_lut6_I4_O)        0.124    28.837 r  NegativeDetectionA/IntResult[2]_i_1/O
                         net (fo=2, routed)           0.206    29.043    p_0_in__0[2]
    SLICE_X4Y54          FDRE                                         r  IntResult_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clock_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.603    15.026    Clock_IBUF_BUFG
    SLICE_X4Y54          FDRE                                         r  IntResult_reg[2]/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X4Y54          FDRE (Setup_fdre_C_D)       -0.067    15.182    IntResult_reg[2]
  -------------------------------------------------------------------
                         required time                         15.182    
                         arrival time                         -29.043    
  -------------------------------------------------------------------
                         slack                                -13.861    

Slack (VIOLATED) :        -10.248ns  (required time - arrival time)
  Source:                 input1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DDInput_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.218ns  (logic 8.887ns (43.956%)  route 11.331ns (56.044%))
  Logic Levels:           30  (CARRY4=15 LUT2=4 LUT3=1 LUT4=5 LUT5=1 LUT6=4)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.251ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clock_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.648     5.251    Clock_IBUF_BUFG
    SLICE_X10Y52         FDCE                                         r  input1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y52         FDCE (Prop_fdce_C_Q)         0.518     5.769 f  input1_reg[1]/Q
                         net (fo=30, routed)          0.763     6.532    Divide/Q[1]
    SLICE_X10Y53         LUT2 (Prop_lut2_I0_O)        0.124     6.656 r  Divide/geqOp_carry_i_8/O
                         net (fo=1, routed)           0.000     6.656    Divide/geqOp_carry_i_8_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.169 r  Divide/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.169    Divide/geqOp_carry_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.286 r  Divide/geqOp_carry__0/CO[3]
                         net (fo=18, routed)          0.687     7.973    Divide/geqOp
    SLICE_X11Y55         LUT5 (Prop_lut5_I0_O)        0.124     8.097 r  Divide/minusOp_carry__0_i_1/O
                         net (fo=1, routed)           0.548     8.645    Divide/minusOp_carry__0_i_1_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.030 r  Divide/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.030    Divide/minusOp_carry__0_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.364 r  Divide/minusOp_carry__1/O[1]
                         net (fo=7, routed)           0.815    10.179    Divide/r[4]
    SLICE_X8Y54          LUT4 (Prop_lut4_I0_O)        0.303    10.482 r  Divide/i__carry__0_i_7__0/O
                         net (fo=1, routed)           0.000    10.482    Divide/i__carry__0_i_7__0_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.015 r  Divide/geqOp_inferred__0/i__carry__0/CO[3]
                         net (fo=17, routed)          0.873    11.888    Divide/geqOp0_in
    SLICE_X10Y55         LUT4 (Prop_lut4_I1_O)        0.124    12.012 r  Divide/i___0_carry__0_i_9__3/O
                         net (fo=1, routed)           0.589    12.601    Divide/i___0_carry__0_i_9__3_n_0
    SLICE_X8Y56          LUT6 (Prop_lut6_I0_O)        0.124    12.725 r  Divide/i___0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    12.725    Divide/i___0_carry__0_i_5_n_0
    SLICE_X8Y56          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.101 r  Divide/minusOp_inferred__0/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.101    Divide/minusOp_inferred__0/i___0_carry__0_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.424 r  Divide/minusOp_inferred__0/i___0_carry__1/O[1]
                         net (fo=7, routed)           0.873    14.297    Divide/minusOp_inferred__0/i___0_carry__1_n_6
    SLICE_X7Y57          LUT4 (Prop_lut4_I0_O)        0.306    14.603 r  Divide/i__carry__0_i_7__1/O
                         net (fo=1, routed)           0.000    14.603    Divide/i__carry__0_i_7__1_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.153 r  Divide/geqOp_inferred__1/i__carry__0/CO[3]
                         net (fo=18, routed)          0.712    15.865    Divide/geqOp3_in
    SLICE_X4Y56          LUT4 (Prop_lut4_I1_O)        0.124    15.989 r  Divide/i___0_carry__1_i_10__0/O
                         net (fo=1, routed)           0.808    16.797    Divide/i___0_carry__1_i_10__0_n_0
    SLICE_X5Y57          LUT6 (Prop_lut6_I0_O)        0.124    16.921 r  Divide/i___0_carry__1_i_7__0/O
                         net (fo=1, routed)           0.000    16.921    Divide/i___0_carry__1_i_7__0_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.471 r  Divide/minusOp_inferred__1/i___0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.471    Divide/minusOp_inferred__1/i___0_carry__1_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.805 f  Divide/minusOp_inferred__1/i___0_carry__2/O[1]
                         net (fo=3, routed)           0.619    18.424    Divide/minusOp_inferred__1/i___0_carry__2_n_6
    SLICE_X6Y58          LUT2 (Prop_lut2_I0_O)        0.303    18.727 r  Divide/i__carry__0_i_5__1/O
                         net (fo=1, routed)           0.000    18.727    Divide/i__carry__0_i_5__1_n_0
    SLICE_X6Y58          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.103 r  Divide/geqOp_inferred__2/i__carry__0/CO[3]
                         net (fo=18, routed)          1.057    20.159    Divide/geqOp6_in
    SLICE_X7Y58          LUT4 (Prop_lut4_I1_O)        0.124    20.283 r  Divide/i___0_carry__0_i_11__2/O
                         net (fo=1, routed)           0.447    20.730    Divide/i___0_carry__0_i_11__2_n_0
    SLICE_X4Y58          LUT6 (Prop_lut6_I0_O)        0.124    20.854 r  Divide/i___0_carry__0_i_7__0/O
                         net (fo=1, routed)           0.000    20.854    Divide/i___0_carry__0_i_7__0_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.404 r  Divide/minusOp_inferred__2/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.404    Divide/minusOp_inferred__2/i___0_carry__0_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.518 r  Divide/minusOp_inferred__2/i___0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.518    Divide/minusOp_inferred__2/i___0_carry__1_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.852 f  Divide/minusOp_inferred__2/i___0_carry__2/O[1]
                         net (fo=3, routed)           0.748    22.600    Divide/minusOp_inferred__2/i___0_carry__2_n_6
    SLICE_X3Y58          LUT2 (Prop_lut2_I0_O)        0.303    22.903 r  Divide/i__carry__0_i_5__2/O
                         net (fo=1, routed)           0.000    22.903    Divide/i__carry__0_i_5__2_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.304 r  Divide/geqOp_inferred__3/i__carry__0/CO[3]
                         net (fo=18, routed)          0.687    23.991    Divide/geqOp9_in
    SLICE_X2Y57          LUT2 (Prop_lut2_I1_O)        0.124    24.115 r  Divide/i___0_carry_i_2/O
                         net (fo=9, routed)           0.331    24.446    Divide/DivResult__0[3]
    SLICE_X3Y56          LUT3 (Prop_lut3_I2_O)        0.124    24.570 r  Divide/IntResult[3]_i_2/O
                         net (fo=1, routed)           0.264    24.834    NegativeDetectionA/DDInput_reg[3]
    SLICE_X3Y56          LUT6 (Prop_lut6_I0_O)        0.124    24.958 r  NegativeDetectionA/IntResult[3]_i_1/O
                         net (fo=2, routed)           0.511    25.469    p_0_in__0[3]
    SLICE_X2Y55          FDCE                                         r  DDInput_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clock_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.605    15.028    Clock_IBUF_BUFG
    SLICE_X2Y55          FDCE                                         r  DDInput_reg[3]/C
                         clock pessimism              0.259    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X2Y55          FDCE (Setup_fdce_C_D)       -0.031    15.220    DDInput_reg[3]
  -------------------------------------------------------------------
                         required time                         15.220    
                         arrival time                         -25.469    
  -------------------------------------------------------------------
                         slack                                -10.248    

Slack (VIOLATED) :        -10.165ns  (required time - arrival time)
  Source:                 input1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IntResult_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.098ns  (logic 8.887ns (44.218%)  route 11.211ns (55.782%))
  Logic Levels:           30  (CARRY4=15 LUT2=4 LUT3=1 LUT4=5 LUT5=1 LUT6=4)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.251ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clock_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.648     5.251    Clock_IBUF_BUFG
    SLICE_X10Y52         FDCE                                         r  input1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y52         FDCE (Prop_fdce_C_Q)         0.518     5.769 f  input1_reg[1]/Q
                         net (fo=30, routed)          0.763     6.532    Divide/Q[1]
    SLICE_X10Y53         LUT2 (Prop_lut2_I0_O)        0.124     6.656 r  Divide/geqOp_carry_i_8/O
                         net (fo=1, routed)           0.000     6.656    Divide/geqOp_carry_i_8_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.169 r  Divide/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.169    Divide/geqOp_carry_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.286 r  Divide/geqOp_carry__0/CO[3]
                         net (fo=18, routed)          0.687     7.973    Divide/geqOp
    SLICE_X11Y55         LUT5 (Prop_lut5_I0_O)        0.124     8.097 r  Divide/minusOp_carry__0_i_1/O
                         net (fo=1, routed)           0.548     8.645    Divide/minusOp_carry__0_i_1_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.030 r  Divide/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.030    Divide/minusOp_carry__0_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.364 r  Divide/minusOp_carry__1/O[1]
                         net (fo=7, routed)           0.815    10.179    Divide/r[4]
    SLICE_X8Y54          LUT4 (Prop_lut4_I0_O)        0.303    10.482 r  Divide/i__carry__0_i_7__0/O
                         net (fo=1, routed)           0.000    10.482    Divide/i__carry__0_i_7__0_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.015 r  Divide/geqOp_inferred__0/i__carry__0/CO[3]
                         net (fo=17, routed)          0.873    11.888    Divide/geqOp0_in
    SLICE_X10Y55         LUT4 (Prop_lut4_I1_O)        0.124    12.012 r  Divide/i___0_carry__0_i_9__3/O
                         net (fo=1, routed)           0.589    12.601    Divide/i___0_carry__0_i_9__3_n_0
    SLICE_X8Y56          LUT6 (Prop_lut6_I0_O)        0.124    12.725 r  Divide/i___0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    12.725    Divide/i___0_carry__0_i_5_n_0
    SLICE_X8Y56          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.101 r  Divide/minusOp_inferred__0/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.101    Divide/minusOp_inferred__0/i___0_carry__0_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.424 r  Divide/minusOp_inferred__0/i___0_carry__1/O[1]
                         net (fo=7, routed)           0.873    14.297    Divide/minusOp_inferred__0/i___0_carry__1_n_6
    SLICE_X7Y57          LUT4 (Prop_lut4_I0_O)        0.306    14.603 r  Divide/i__carry__0_i_7__1/O
                         net (fo=1, routed)           0.000    14.603    Divide/i__carry__0_i_7__1_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.153 r  Divide/geqOp_inferred__1/i__carry__0/CO[3]
                         net (fo=18, routed)          0.712    15.865    Divide/geqOp3_in
    SLICE_X4Y56          LUT4 (Prop_lut4_I1_O)        0.124    15.989 r  Divide/i___0_carry__1_i_10__0/O
                         net (fo=1, routed)           0.808    16.797    Divide/i___0_carry__1_i_10__0_n_0
    SLICE_X5Y57          LUT6 (Prop_lut6_I0_O)        0.124    16.921 r  Divide/i___0_carry__1_i_7__0/O
                         net (fo=1, routed)           0.000    16.921    Divide/i___0_carry__1_i_7__0_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.471 r  Divide/minusOp_inferred__1/i___0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.471    Divide/minusOp_inferred__1/i___0_carry__1_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.805 f  Divide/minusOp_inferred__1/i___0_carry__2/O[1]
                         net (fo=3, routed)           0.619    18.424    Divide/minusOp_inferred__1/i___0_carry__2_n_6
    SLICE_X6Y58          LUT2 (Prop_lut2_I0_O)        0.303    18.727 r  Divide/i__carry__0_i_5__1/O
                         net (fo=1, routed)           0.000    18.727    Divide/i__carry__0_i_5__1_n_0
    SLICE_X6Y58          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.103 r  Divide/geqOp_inferred__2/i__carry__0/CO[3]
                         net (fo=18, routed)          1.057    20.159    Divide/geqOp6_in
    SLICE_X7Y58          LUT4 (Prop_lut4_I1_O)        0.124    20.283 r  Divide/i___0_carry__0_i_11__2/O
                         net (fo=1, routed)           0.447    20.730    Divide/i___0_carry__0_i_11__2_n_0
    SLICE_X4Y58          LUT6 (Prop_lut6_I0_O)        0.124    20.854 r  Divide/i___0_carry__0_i_7__0/O
                         net (fo=1, routed)           0.000    20.854    Divide/i___0_carry__0_i_7__0_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.404 r  Divide/minusOp_inferred__2/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.404    Divide/minusOp_inferred__2/i___0_carry__0_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.518 r  Divide/minusOp_inferred__2/i___0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.518    Divide/minusOp_inferred__2/i___0_carry__1_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.852 f  Divide/minusOp_inferred__2/i___0_carry__2/O[1]
                         net (fo=3, routed)           0.748    22.600    Divide/minusOp_inferred__2/i___0_carry__2_n_6
    SLICE_X3Y58          LUT2 (Prop_lut2_I0_O)        0.303    22.903 r  Divide/i__carry__0_i_5__2/O
                         net (fo=1, routed)           0.000    22.903    Divide/i__carry__0_i_5__2_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.304 r  Divide/geqOp_inferred__3/i__carry__0/CO[3]
                         net (fo=18, routed)          0.687    23.991    Divide/geqOp9_in
    SLICE_X2Y57          LUT2 (Prop_lut2_I1_O)        0.124    24.115 r  Divide/i___0_carry_i_2/O
                         net (fo=9, routed)           0.331    24.446    Divide/DivResult__0[3]
    SLICE_X3Y56          LUT3 (Prop_lut3_I2_O)        0.124    24.570 r  Divide/IntResult[3]_i_2/O
                         net (fo=1, routed)           0.264    24.834    NegativeDetectionA/DDInput_reg[3]
    SLICE_X3Y56          LUT6 (Prop_lut6_I0_O)        0.124    24.958 r  NegativeDetectionA/IntResult[3]_i_1/O
                         net (fo=2, routed)           0.391    25.349    p_0_in__0[3]
    SLICE_X3Y56          FDRE                                         r  IntResult_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clock_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.605    15.028    Clock_IBUF_BUFG
    SLICE_X3Y56          FDRE                                         r  IntResult_reg[3]/C
                         clock pessimism              0.259    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X3Y56          FDRE (Setup_fdre_C_D)       -0.067    15.184    IntResult_reg[3]
  -------------------------------------------------------------------
                         required time                         15.184    
                         arrival time                         -25.349    
  -------------------------------------------------------------------
                         slack                                -10.165    

Slack (VIOLATED) :        -7.179ns  (required time - arrival time)
  Source:                 input1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IntResult_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.057ns  (logic 6.937ns (40.670%)  route 10.120ns (59.330%))
  Logic Levels:           23  (CARRY4=11 LUT2=3 LUT3=1 LUT4=4 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 14.950 - 10.000 ) 
    Source Clock Delay      (SCD):    5.251ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clock_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.648     5.251    Clock_IBUF_BUFG
    SLICE_X10Y52         FDCE                                         r  input1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y52         FDCE (Prop_fdce_C_Q)         0.518     5.769 f  input1_reg[1]/Q
                         net (fo=30, routed)          0.763     6.532    Divide/Q[1]
    SLICE_X10Y53         LUT2 (Prop_lut2_I0_O)        0.124     6.656 r  Divide/geqOp_carry_i_8/O
                         net (fo=1, routed)           0.000     6.656    Divide/geqOp_carry_i_8_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.169 r  Divide/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.169    Divide/geqOp_carry_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.286 r  Divide/geqOp_carry__0/CO[3]
                         net (fo=18, routed)          0.687     7.973    Divide/geqOp
    SLICE_X11Y55         LUT5 (Prop_lut5_I0_O)        0.124     8.097 r  Divide/minusOp_carry__0_i_1/O
                         net (fo=1, routed)           0.548     8.645    Divide/minusOp_carry__0_i_1_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.030 r  Divide/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.030    Divide/minusOp_carry__0_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.364 r  Divide/minusOp_carry__1/O[1]
                         net (fo=7, routed)           0.815    10.179    Divide/r[4]
    SLICE_X8Y54          LUT4 (Prop_lut4_I0_O)        0.303    10.482 r  Divide/i__carry__0_i_7__0/O
                         net (fo=1, routed)           0.000    10.482    Divide/i__carry__0_i_7__0_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.015 r  Divide/geqOp_inferred__0/i__carry__0/CO[3]
                         net (fo=17, routed)          0.873    11.888    Divide/geqOp0_in
    SLICE_X10Y55         LUT4 (Prop_lut4_I1_O)        0.124    12.012 r  Divide/i___0_carry__0_i_9__3/O
                         net (fo=1, routed)           0.589    12.601    Divide/i___0_carry__0_i_9__3_n_0
    SLICE_X8Y56          LUT6 (Prop_lut6_I0_O)        0.124    12.725 r  Divide/i___0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    12.725    Divide/i___0_carry__0_i_5_n_0
    SLICE_X8Y56          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.101 r  Divide/minusOp_inferred__0/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.101    Divide/minusOp_inferred__0/i___0_carry__0_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.424 r  Divide/minusOp_inferred__0/i___0_carry__1/O[1]
                         net (fo=7, routed)           0.873    14.297    Divide/minusOp_inferred__0/i___0_carry__1_n_6
    SLICE_X7Y57          LUT4 (Prop_lut4_I0_O)        0.306    14.603 r  Divide/i__carry__0_i_7__1/O
                         net (fo=1, routed)           0.000    14.603    Divide/i__carry__0_i_7__1_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.153 r  Divide/geqOp_inferred__1/i__carry__0/CO[3]
                         net (fo=18, routed)          0.712    15.865    Divide/geqOp3_in
    SLICE_X4Y56          LUT4 (Prop_lut4_I1_O)        0.124    15.989 r  Divide/i___0_carry__1_i_10__0/O
                         net (fo=1, routed)           0.808    16.797    Divide/i___0_carry__1_i_10__0_n_0
    SLICE_X5Y57          LUT6 (Prop_lut6_I0_O)        0.124    16.921 r  Divide/i___0_carry__1_i_7__0/O
                         net (fo=1, routed)           0.000    16.921    Divide/i___0_carry__1_i_7__0_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.471 r  Divide/minusOp_inferred__1/i___0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.471    Divide/minusOp_inferred__1/i___0_carry__1_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.805 f  Divide/minusOp_inferred__1/i___0_carry__2/O[1]
                         net (fo=3, routed)           0.619    18.424    Divide/minusOp_inferred__1/i___0_carry__2_n_6
    SLICE_X6Y58          LUT2 (Prop_lut2_I0_O)        0.303    18.727 r  Divide/i__carry__0_i_5__1/O
                         net (fo=1, routed)           0.000    18.727    Divide/i__carry__0_i_5__1_n_0
    SLICE_X6Y58          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.103 r  Divide/geqOp_inferred__2/i__carry__0/CO[3]
                         net (fo=18, routed)          0.750    19.853    Divide/geqOp6_in
    SLICE_X7Y59          LUT2 (Prop_lut2_I1_O)        0.124    19.977 r  Divide/i___0_carry_i_1/O
                         net (fo=9, routed)           0.339    20.316    Divide/DivResult__0[4]
    SLICE_X7Y60          LUT3 (Prop_lut3_I2_O)        0.124    20.440 r  Divide/IntResult[4]_i_2/O
                         net (fo=1, routed)           1.373    21.813    NegativeDetectionA/DDInput_reg[4]
    SLICE_X12Y55         LUT6 (Prop_lut6_I0_O)        0.124    21.937 r  NegativeDetectionA/IntResult[4]_i_1/O
                         net (fo=2, routed)           0.371    22.307    p_0_in__0[4]
    SLICE_X11Y55         FDRE                                         r  IntResult_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clock_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.527    14.950    Clock_IBUF_BUFG
    SLICE_X11Y55         FDRE                                         r  IntResult_reg[4]/C
                         clock pessimism              0.275    15.225    
                         clock uncertainty           -0.035    15.189    
    SLICE_X11Y55         FDRE (Setup_fdre_C_D)       -0.061    15.128    IntResult_reg[4]
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                         -22.307    
  -------------------------------------------------------------------
                         slack                                 -7.179    

Slack (VIOLATED) :        -7.169ns  (required time - arrival time)
  Source:                 input1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DDInput_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.022ns  (logic 6.937ns (40.754%)  route 10.085ns (59.246%))
  Logic Levels:           23  (CARRY4=11 LUT2=3 LUT3=1 LUT4=4 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.251ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clock_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.648     5.251    Clock_IBUF_BUFG
    SLICE_X10Y52         FDCE                                         r  input1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y52         FDCE (Prop_fdce_C_Q)         0.518     5.769 f  input1_reg[1]/Q
                         net (fo=30, routed)          0.763     6.532    Divide/Q[1]
    SLICE_X10Y53         LUT2 (Prop_lut2_I0_O)        0.124     6.656 r  Divide/geqOp_carry_i_8/O
                         net (fo=1, routed)           0.000     6.656    Divide/geqOp_carry_i_8_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.169 r  Divide/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.169    Divide/geqOp_carry_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.286 r  Divide/geqOp_carry__0/CO[3]
                         net (fo=18, routed)          0.687     7.973    Divide/geqOp
    SLICE_X11Y55         LUT5 (Prop_lut5_I0_O)        0.124     8.097 r  Divide/minusOp_carry__0_i_1/O
                         net (fo=1, routed)           0.548     8.645    Divide/minusOp_carry__0_i_1_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.030 r  Divide/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.030    Divide/minusOp_carry__0_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.364 r  Divide/minusOp_carry__1/O[1]
                         net (fo=7, routed)           0.815    10.179    Divide/r[4]
    SLICE_X8Y54          LUT4 (Prop_lut4_I0_O)        0.303    10.482 r  Divide/i__carry__0_i_7__0/O
                         net (fo=1, routed)           0.000    10.482    Divide/i__carry__0_i_7__0_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.015 r  Divide/geqOp_inferred__0/i__carry__0/CO[3]
                         net (fo=17, routed)          0.873    11.888    Divide/geqOp0_in
    SLICE_X10Y55         LUT4 (Prop_lut4_I1_O)        0.124    12.012 r  Divide/i___0_carry__0_i_9__3/O
                         net (fo=1, routed)           0.589    12.601    Divide/i___0_carry__0_i_9__3_n_0
    SLICE_X8Y56          LUT6 (Prop_lut6_I0_O)        0.124    12.725 r  Divide/i___0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    12.725    Divide/i___0_carry__0_i_5_n_0
    SLICE_X8Y56          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.101 r  Divide/minusOp_inferred__0/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.101    Divide/minusOp_inferred__0/i___0_carry__0_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.424 r  Divide/minusOp_inferred__0/i___0_carry__1/O[1]
                         net (fo=7, routed)           0.873    14.297    Divide/minusOp_inferred__0/i___0_carry__1_n_6
    SLICE_X7Y57          LUT4 (Prop_lut4_I0_O)        0.306    14.603 r  Divide/i__carry__0_i_7__1/O
                         net (fo=1, routed)           0.000    14.603    Divide/i__carry__0_i_7__1_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.153 r  Divide/geqOp_inferred__1/i__carry__0/CO[3]
                         net (fo=18, routed)          0.712    15.865    Divide/geqOp3_in
    SLICE_X4Y56          LUT4 (Prop_lut4_I1_O)        0.124    15.989 r  Divide/i___0_carry__1_i_10__0/O
                         net (fo=1, routed)           0.808    16.797    Divide/i___0_carry__1_i_10__0_n_0
    SLICE_X5Y57          LUT6 (Prop_lut6_I0_O)        0.124    16.921 r  Divide/i___0_carry__1_i_7__0/O
                         net (fo=1, routed)           0.000    16.921    Divide/i___0_carry__1_i_7__0_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.471 r  Divide/minusOp_inferred__1/i___0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.471    Divide/minusOp_inferred__1/i___0_carry__1_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.805 f  Divide/minusOp_inferred__1/i___0_carry__2/O[1]
                         net (fo=3, routed)           0.619    18.424    Divide/minusOp_inferred__1/i___0_carry__2_n_6
    SLICE_X6Y58          LUT2 (Prop_lut2_I0_O)        0.303    18.727 r  Divide/i__carry__0_i_5__1/O
                         net (fo=1, routed)           0.000    18.727    Divide/i__carry__0_i_5__1_n_0
    SLICE_X6Y58          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.103 r  Divide/geqOp_inferred__2/i__carry__0/CO[3]
                         net (fo=18, routed)          0.750    19.853    Divide/geqOp6_in
    SLICE_X7Y59          LUT2 (Prop_lut2_I1_O)        0.124    19.977 r  Divide/i___0_carry_i_1/O
                         net (fo=9, routed)           0.339    20.316    Divide/DivResult__0[4]
    SLICE_X7Y60          LUT3 (Prop_lut3_I2_O)        0.124    20.440 r  Divide/IntResult[4]_i_2/O
                         net (fo=1, routed)           1.373    21.813    NegativeDetectionA/DDInput_reg[4]
    SLICE_X12Y55         LUT6 (Prop_lut6_I0_O)        0.124    21.937 r  NegativeDetectionA/IntResult[4]_i_1/O
                         net (fo=2, routed)           0.336    22.272    p_0_in__0[4]
    SLICE_X15Y55         FDCE                                         r  DDInput_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clock_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.524    14.947    Clock_IBUF_BUFG
    SLICE_X15Y55         FDCE                                         r  DDInput_reg[4]/C
                         clock pessimism              0.259    15.206    
                         clock uncertainty           -0.035    15.170    
    SLICE_X15Y55         FDCE (Setup_fdce_C_D)       -0.067    15.103    DDInput_reg[4]
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                         -22.272    
  -------------------------------------------------------------------
                         slack                                 -7.169    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 confInpDeb/q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confInpDeb/q2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clock_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.600     1.519    confInpDeb/CLK
    SLICE_X1Y63          FDRE                                         r  confInpDeb/q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  confInpDeb/q1_reg/Q
                         net (fo=1, routed)           0.102     1.762    confInpDeb/q1_reg_n_0
    SLICE_X2Y63          FDRE                                         r  confInpDeb/q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clock_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.872     2.037    confInpDeb/CLK
    SLICE_X2Y63          FDRE                                         r  confInpDeb/q2_reg/C
                         clock pessimism             -0.502     1.534    
    SLICE_X2Y63          FDRE (Hold_fdre_C_D)         0.063     1.597    confInpDeb/q2_reg
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 NegativeDetectionB/NOTA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NegativeDetectionB/RES_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.209ns (77.339%)  route 0.061ns (22.661%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clock_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.574     1.493    NegativeDetectionB/CLK
    SLICE_X12Y57         FDRE                                         r  NegativeDetectionB/NOTA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y57         FDRE (Prop_fdre_C_Q)         0.164     1.657 r  NegativeDetectionB/NOTA_reg[3]/Q
                         net (fo=3, routed)           0.061     1.719    NegativeDetectionB/NOTA[3]
    SLICE_X13Y57         LUT6 (Prop_lut6_I5_O)        0.045     1.764 r  NegativeDetectionB/RES[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.764    NegativeDetectionB/p_0_in[3]
    SLICE_X13Y57         FDRE                                         r  NegativeDetectionB/RES_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clock_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.845     2.010    NegativeDetectionB/CLK
    SLICE_X13Y57         FDRE                                         r  NegativeDetectionB/RES_reg[3]/C
                         clock pessimism             -0.503     1.506    
    SLICE_X13Y57         FDRE (Hold_fdre_C_D)         0.092     1.598    NegativeDetectionB/RES_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 doubleD/bcds_reg[12]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            doubleD/bcds_out_reg_reg[12]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.259ns  (logic 0.146ns (56.327%)  route 0.113ns (43.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns = ( 7.010 - 5.000 ) 
    Source Clock Delay      (SCD):    1.493ns = ( 6.493 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  Clock_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.574     6.493    doubleD/CLK
    SLICE_X13Y59         FDCE                                         r  doubleD/bcds_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y59         FDCE (Prop_fdce_C_Q)         0.146     6.639 r  doubleD/bcds_reg[12]/Q
                         net (fo=5, routed)           0.113     6.753    doubleD/bcds_reg_n_0_[12]
    SLICE_X15Y59         FDCE                                         r  doubleD/bcds_out_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  Clock_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.845     7.010    doubleD/CLK
    SLICE_X15Y59         FDCE                                         r  doubleD/bcds_out_reg_reg[12]/C  (IS_INVERTED)
                         clock pessimism             -0.500     6.509    
    SLICE_X15Y59         FDCE (Hold_fdce_C_D)         0.077     6.586    doubleD/bcds_out_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -6.586    
                         arrival time                           6.753    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 DDInput_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PaddedDDInput_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.886%)  route 0.101ns (38.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clock_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.575     1.494    Clock_IBUF_BUFG
    SLICE_X14Y53         FDCE                                         r  DDInput_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y53         FDCE (Prop_fdce_C_Q)         0.164     1.658 r  DDInput_reg[5]/Q
                         net (fo=1, routed)           0.101     1.759    DDInput[5]
    SLICE_X13Y53         FDRE                                         r  PaddedDDInput_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clock_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.846     2.011    Clock_IBUF_BUFG
    SLICE_X13Y53         FDRE                                         r  PaddedDDInput_reg[5]/C
                         clock pessimism             -0.500     1.510    
    SLICE_X13Y53         FDRE (Hold_fdre_C_D)         0.070     1.580    PaddedDDInput_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 doubleD/bcds_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            doubleD/bcds_out_reg_reg[6]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.270ns  (logic 0.146ns (54.032%)  route 0.124ns (45.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns = ( 7.009 - 5.000 ) 
    Source Clock Delay      (SCD):    1.492ns = ( 6.492 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  Clock_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.573     6.492    doubleD/CLK
    SLICE_X13Y60         FDCE                                         r  doubleD/bcds_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y60         FDCE (Prop_fdce_C_Q)         0.146     6.638 r  doubleD/bcds_reg[6]/Q
                         net (fo=5, routed)           0.124     6.763    doubleD/L[6]
    SLICE_X14Y60         FDCE                                         r  doubleD/bcds_out_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  Clock_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.844     7.009    doubleD/CLK
    SLICE_X14Y60         FDCE                                         r  doubleD/bcds_out_reg_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.500     6.508    
    SLICE_X14Y60         FDCE (Hold_fdce_C_D)         0.067     6.575    doubleD/bcds_out_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -6.575    
                         arrival time                           6.763    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 doubleD/bcds_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            doubleD/bcds_out_reg_reg[5]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.270ns  (logic 0.146ns (54.032%)  route 0.124ns (45.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns = ( 7.009 - 5.000 ) 
    Source Clock Delay      (SCD):    1.492ns = ( 6.492 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  Clock_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.573     6.492    doubleD/CLK
    SLICE_X13Y60         FDCE                                         r  doubleD/bcds_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y60         FDCE (Prop_fdce_C_Q)         0.146     6.638 r  doubleD/bcds_reg[5]/Q
                         net (fo=5, routed)           0.124     6.763    doubleD/L[5]
    SLICE_X14Y60         FDCE                                         r  doubleD/bcds_out_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  Clock_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.844     7.009    doubleD/CLK
    SLICE_X14Y60         FDCE                                         r  doubleD/bcds_out_reg_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.500     6.508    
    SLICE_X14Y60         FDCE (Hold_fdce_C_D)         0.056     6.564    doubleD/bcds_out_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -6.564    
                         arrival time                           6.763    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 confInpDeb/q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CurrentInputStateB_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.596%)  route 0.174ns (48.404%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clock_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.603     1.522    confInpDeb/CLK
    SLICE_X5Y54          FDRE                                         r  confInpDeb/q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDRE (Prop_fdre_C_Q)         0.141     1.663 f  confInpDeb/q3_reg/Q
                         net (fo=35, routed)          0.174     1.838    confInpDeb/q3
    SLICE_X2Y53          LUT6 (Prop_lut6_I2_O)        0.045     1.883 r  confInpDeb/CurrentInputStateB[1]_i_1/O
                         net (fo=1, routed)           0.000     1.883    confInpDeb_n_4
    SLICE_X2Y53          FDCE                                         r  CurrentInputStateB_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clock_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.877     2.042    Clock_IBUF_BUFG
    SLICE_X2Y53          FDCE                                         r  CurrentInputStateB_reg[1]/C
                         clock pessimism             -0.479     1.562    
    SLICE_X2Y53          FDCE (Hold_fdce_C_D)         0.121     1.683    CurrentInputStateB_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_CurrentState_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.587%)  route 0.138ns (49.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clock_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.602     1.521    Clock_IBUF_BUFG
    SLICE_X1Y61          FDCE                                         r  FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y61          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=8, routed)           0.138     1.800    StateLED_OBUF[1]
    SLICE_X2Y60          FDCE                                         r  FSM_onehot_CurrentState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clock_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.875     2.040    Clock_IBUF_BUFG
    SLICE_X2Y60          FDCE                                         r  FSM_onehot_CurrentState_reg[2]/C
                         clock pessimism             -0.502     1.537    
    SLICE_X2Y60          FDCE (Hold_fdce_C_D)         0.059     1.596    FSM_onehot_CurrentState_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 doubleD/bcds_reg[17]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            doubleD/bcds_out_reg_reg[17]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.280ns  (logic 0.146ns (52.103%)  route 0.134ns (47.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns = ( 7.010 - 5.000 ) 
    Source Clock Delay      (SCD):    1.493ns = ( 6.493 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  Clock_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.574     6.493    doubleD/CLK
    SLICE_X15Y58         FDCE                                         r  doubleD/bcds_reg[17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y58         FDCE (Prop_fdce_C_Q)         0.146     6.639 r  doubleD/bcds_reg[17]/Q
                         net (fo=4, routed)           0.134     6.774    doubleD/bcds_reg_n_0_[17]
    SLICE_X14Y58         FDCE                                         r  doubleD/bcds_out_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  Clock_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.845     7.010    doubleD/CLK
    SLICE_X14Y58         FDCE                                         r  doubleD/bcds_out_reg_reg[17]/C  (IS_INVERTED)
                         clock pessimism             -0.503     6.506    
    SLICE_X14Y58         FDCE (Hold_fdce_C_D)         0.063     6.569    doubleD/bcds_out_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         -6.569    
                         arrival time                           6.774    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 doubleD/bcds_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            doubleD/bcds_out_reg_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.284ns  (logic 0.146ns (51.341%)  route 0.138ns (48.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns = ( 7.010 - 5.000 ) 
    Source Clock Delay      (SCD):    1.493ns = ( 6.493 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  Clock_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.574     6.493    doubleD/CLK
    SLICE_X13Y59         FDCE                                         r  doubleD/bcds_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y59         FDCE (Prop_fdce_C_Q)         0.146     6.639 r  doubleD/bcds_reg[2]/Q
                         net (fo=5, routed)           0.138     6.778    doubleD/bcds_reg_n_0_[2]
    SLICE_X12Y59         FDCE                                         r  doubleD/bcds_out_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  Clock_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.845     7.010    doubleD/CLK
    SLICE_X12Y59         FDCE                                         r  doubleD/bcds_out_reg_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.503     6.506    
    SLICE_X12Y59         FDCE (Hold_fdce_C_D)         0.067     6.573    doubleD/bcds_out_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -6.573    
                         arrival time                           6.778    
  -------------------------------------------------------------------
                         slack                                  0.204    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  Clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y61    CLKDIVIDER/var_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y63    CLKDIVIDER/var_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y63    CLKDIVIDER/var_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y64    CLKDIVIDER/var_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y64    CLKDIVIDER/var_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y64    CLKDIVIDER/var_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y62    CLKDIVIDER/var_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y62    CLKDIVIDER/var_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y62    CLKDIVIDER/var_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y58     IntResult_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y55    IntResult_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y58    DDInput_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y56    DDInput_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y55    IntResult_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y55    IntResult_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y58     NegativeDetectionA/NOTA_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y58    NegativeDetectionB/NOTA_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y58    NegativeDetectionB/NOTA_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y57    NegativeDetectionB/NOTA_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y51     BtoBinary_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y52     BtoBinary_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y51    BtoBinary_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y51    BtoBinary_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y51     BtoBinary_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y67    CLKDIVIDER/var_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y67    CLKDIVIDER/var_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y67    CLKDIVIDER/var_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y67    CLKDIVIDER/var_reg[27]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y51    input1_reg[0]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            9  Failing Endpoints,  Worst Slack       -0.888ns,  Total Violation       -6.258ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.744ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.888ns  (required time - arrival time)
  Source:                 ResetDeb/q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            doubleD/bcds_out_reg_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.125ns  (logic 0.671ns (13.094%)  route 4.454ns (86.906%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 9.945 - 5.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clock_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.720     5.323    ResetDeb/CLK
    SLICE_X2Y63          FDRE                                         r  ResetDeb/q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDRE (Prop_fdre_C_Q)         0.518     5.841 f  ResetDeb/q2_reg/Q
                         net (fo=4, routed)           1.034     6.874    ResetDeb/q2_0
    SLICE_X2Y56          LUT2 (Prop_lut2_I0_O)        0.153     7.027 f  ResetDeb/FSM_onehot_state[2]_i_2/O
                         net (fo=120, routed)         3.420    10.447    doubleD/AR[0]
    SLICE_X15Y60         FDCE                                         f  doubleD/bcds_out_reg_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  Clock_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.522     9.945    doubleD/CLK
    SLICE_X15Y60         FDCE                                         r  doubleD/bcds_out_reg_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.204    
                         clock uncertainty           -0.035    10.168    
    SLICE_X15Y60         FDCE (Recov_fdce_C_CLR)     -0.609     9.559    doubleD/bcds_out_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          9.559    
                         arrival time                         -10.447    
  -------------------------------------------------------------------
                         slack                                 -0.888    

Slack (VIOLATED) :        -0.800ns  (required time - arrival time)
  Source:                 ResetDeb/q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            doubleD/bcds_out_reg_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.125ns  (logic 0.671ns (13.094%)  route 4.454ns (86.906%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 9.945 - 5.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clock_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.720     5.323    ResetDeb/CLK
    SLICE_X2Y63          FDRE                                         r  ResetDeb/q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDRE (Prop_fdre_C_Q)         0.518     5.841 f  ResetDeb/q2_reg/Q
                         net (fo=4, routed)           1.034     6.874    ResetDeb/q2_0
    SLICE_X2Y56          LUT2 (Prop_lut2_I0_O)        0.153     7.027 f  ResetDeb/FSM_onehot_state[2]_i_2/O
                         net (fo=120, routed)         3.420    10.447    doubleD/AR[0]
    SLICE_X14Y60         FDCE                                         f  doubleD/bcds_out_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  Clock_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.522     9.945    doubleD/CLK
    SLICE_X14Y60         FDCE                                         r  doubleD/bcds_out_reg_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.204    
                         clock uncertainty           -0.035    10.168    
    SLICE_X14Y60         FDCE (Recov_fdce_C_CLR)     -0.521     9.647    doubleD/bcds_out_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          9.647    
                         arrival time                         -10.447    
  -------------------------------------------------------------------
                         slack                                 -0.800    

Slack (VIOLATED) :        -0.800ns  (required time - arrival time)
  Source:                 ResetDeb/q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            doubleD/bcds_out_reg_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.125ns  (logic 0.671ns (13.094%)  route 4.454ns (86.906%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 9.945 - 5.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clock_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.720     5.323    ResetDeb/CLK
    SLICE_X2Y63          FDRE                                         r  ResetDeb/q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDRE (Prop_fdre_C_Q)         0.518     5.841 f  ResetDeb/q2_reg/Q
                         net (fo=4, routed)           1.034     6.874    ResetDeb/q2_0
    SLICE_X2Y56          LUT2 (Prop_lut2_I0_O)        0.153     7.027 f  ResetDeb/FSM_onehot_state[2]_i_2/O
                         net (fo=120, routed)         3.420    10.447    doubleD/AR[0]
    SLICE_X14Y60         FDCE                                         f  doubleD/bcds_out_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  Clock_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.522     9.945    doubleD/CLK
    SLICE_X14Y60         FDCE                                         r  doubleD/bcds_out_reg_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.204    
                         clock uncertainty           -0.035    10.168    
    SLICE_X14Y60         FDCE (Recov_fdce_C_CLR)     -0.521     9.647    doubleD/bcds_out_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          9.647    
                         arrival time                         -10.447    
  -------------------------------------------------------------------
                         slack                                 -0.800    

Slack (VIOLATED) :        -0.800ns  (required time - arrival time)
  Source:                 ResetDeb/q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            doubleD/bcds_out_reg_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.125ns  (logic 0.671ns (13.094%)  route 4.454ns (86.906%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 9.945 - 5.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clock_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.720     5.323    ResetDeb/CLK
    SLICE_X2Y63          FDRE                                         r  ResetDeb/q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDRE (Prop_fdre_C_Q)         0.518     5.841 f  ResetDeb/q2_reg/Q
                         net (fo=4, routed)           1.034     6.874    ResetDeb/q2_0
    SLICE_X2Y56          LUT2 (Prop_lut2_I0_O)        0.153     7.027 f  ResetDeb/FSM_onehot_state[2]_i_2/O
                         net (fo=120, routed)         3.420    10.447    doubleD/AR[0]
    SLICE_X14Y60         FDCE                                         f  doubleD/bcds_out_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  Clock_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.522     9.945    doubleD/CLK
    SLICE_X14Y60         FDCE                                         r  doubleD/bcds_out_reg_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.204    
                         clock uncertainty           -0.035    10.168    
    SLICE_X14Y60         FDCE (Recov_fdce_C_CLR)     -0.521     9.647    doubleD/bcds_out_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          9.647    
                         arrival time                         -10.447    
  -------------------------------------------------------------------
                         slack                                 -0.800    

Slack (VIOLATED) :        -0.800ns  (required time - arrival time)
  Source:                 ResetDeb/q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            doubleD/bcds_out_reg_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.125ns  (logic 0.671ns (13.094%)  route 4.454ns (86.906%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 9.945 - 5.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clock_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.720     5.323    ResetDeb/CLK
    SLICE_X2Y63          FDRE                                         r  ResetDeb/q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDRE (Prop_fdre_C_Q)         0.518     5.841 f  ResetDeb/q2_reg/Q
                         net (fo=4, routed)           1.034     6.874    ResetDeb/q2_0
    SLICE_X2Y56          LUT2 (Prop_lut2_I0_O)        0.153     7.027 f  ResetDeb/FSM_onehot_state[2]_i_2/O
                         net (fo=120, routed)         3.420    10.447    doubleD/AR[0]
    SLICE_X14Y60         FDCE                                         f  doubleD/bcds_out_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  Clock_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.522     9.945    doubleD/CLK
    SLICE_X14Y60         FDCE                                         r  doubleD/bcds_out_reg_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.204    
                         clock uncertainty           -0.035    10.168    
    SLICE_X14Y60         FDCE (Recov_fdce_C_CLR)     -0.521     9.647    doubleD/bcds_out_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          9.647    
                         arrival time                         -10.447    
  -------------------------------------------------------------------
                         slack                                 -0.800    

Slack (VIOLATED) :        -0.543ns  (required time - arrival time)
  Source:                 ResetDeb/q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            doubleD/bcds_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.779ns  (logic 0.671ns (14.040%)  route 4.108ns (85.960%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 9.945 - 5.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clock_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.720     5.323    ResetDeb/CLK
    SLICE_X2Y63          FDRE                                         r  ResetDeb/q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDRE (Prop_fdre_C_Q)         0.518     5.841 f  ResetDeb/q2_reg/Q
                         net (fo=4, routed)           1.034     6.874    ResetDeb/q2_0
    SLICE_X2Y56          LUT2 (Prop_lut2_I0_O)        0.153     7.027 f  ResetDeb/FSM_onehot_state[2]_i_2/O
                         net (fo=120, routed)         3.074    10.102    doubleD/AR[0]
    SLICE_X13Y60         FDCE                                         f  doubleD/bcds_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  Clock_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.522     9.945    doubleD/CLK
    SLICE_X13Y60         FDCE                                         r  doubleD/bcds_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.204    
                         clock uncertainty           -0.035    10.168    
    SLICE_X13Y60         FDCE (Recov_fdce_C_CLR)     -0.609     9.559    doubleD/bcds_reg[5]
  -------------------------------------------------------------------
                         required time                          9.559    
                         arrival time                         -10.102    
  -------------------------------------------------------------------
                         slack                                 -0.543    

Slack (VIOLATED) :        -0.543ns  (required time - arrival time)
  Source:                 ResetDeb/q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            doubleD/bcds_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.779ns  (logic 0.671ns (14.040%)  route 4.108ns (85.960%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 9.945 - 5.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clock_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.720     5.323    ResetDeb/CLK
    SLICE_X2Y63          FDRE                                         r  ResetDeb/q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDRE (Prop_fdre_C_Q)         0.518     5.841 f  ResetDeb/q2_reg/Q
                         net (fo=4, routed)           1.034     6.874    ResetDeb/q2_0
    SLICE_X2Y56          LUT2 (Prop_lut2_I0_O)        0.153     7.027 f  ResetDeb/FSM_onehot_state[2]_i_2/O
                         net (fo=120, routed)         3.074    10.102    doubleD/AR[0]
    SLICE_X13Y60         FDCE                                         f  doubleD/bcds_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  Clock_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.522     9.945    doubleD/CLK
    SLICE_X13Y60         FDCE                                         r  doubleD/bcds_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.204    
                         clock uncertainty           -0.035    10.168    
    SLICE_X13Y60         FDCE (Recov_fdce_C_CLR)     -0.609     9.559    doubleD/bcds_reg[6]
  -------------------------------------------------------------------
                         required time                          9.559    
                         arrival time                         -10.102    
  -------------------------------------------------------------------
                         slack                                 -0.543    

Slack (VIOLATED) :        -0.543ns  (required time - arrival time)
  Source:                 ResetDeb/q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            doubleD/bcds_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.779ns  (logic 0.671ns (14.040%)  route 4.108ns (85.960%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 9.945 - 5.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clock_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.720     5.323    ResetDeb/CLK
    SLICE_X2Y63          FDRE                                         r  ResetDeb/q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDRE (Prop_fdre_C_Q)         0.518     5.841 f  ResetDeb/q2_reg/Q
                         net (fo=4, routed)           1.034     6.874    ResetDeb/q2_0
    SLICE_X2Y56          LUT2 (Prop_lut2_I0_O)        0.153     7.027 f  ResetDeb/FSM_onehot_state[2]_i_2/O
                         net (fo=120, routed)         3.074    10.102    doubleD/AR[0]
    SLICE_X13Y60         FDCE                                         f  doubleD/bcds_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  Clock_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.522     9.945    doubleD/CLK
    SLICE_X13Y60         FDCE                                         r  doubleD/bcds_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.204    
                         clock uncertainty           -0.035    10.168    
    SLICE_X13Y60         FDCE (Recov_fdce_C_CLR)     -0.609     9.559    doubleD/bcds_reg[7]
  -------------------------------------------------------------------
                         required time                          9.559    
                         arrival time                         -10.102    
  -------------------------------------------------------------------
                         slack                                 -0.543    

Slack (VIOLATED) :        -0.543ns  (required time - arrival time)
  Source:                 ResetDeb/q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            doubleD/bcds_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.779ns  (logic 0.671ns (14.040%)  route 4.108ns (85.960%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 9.945 - 5.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clock_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.720     5.323    ResetDeb/CLK
    SLICE_X2Y63          FDRE                                         r  ResetDeb/q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDRE (Prop_fdre_C_Q)         0.518     5.841 f  ResetDeb/q2_reg/Q
                         net (fo=4, routed)           1.034     6.874    ResetDeb/q2_0
    SLICE_X2Y56          LUT2 (Prop_lut2_I0_O)        0.153     7.027 f  ResetDeb/FSM_onehot_state[2]_i_2/O
                         net (fo=120, routed)         3.074    10.102    doubleD/AR[0]
    SLICE_X13Y60         FDCE                                         f  doubleD/bcds_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  Clock_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.522     9.945    doubleD/CLK
    SLICE_X13Y60         FDCE                                         r  doubleD/bcds_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.204    
                         clock uncertainty           -0.035    10.168    
    SLICE_X13Y60         FDCE (Recov_fdce_C_CLR)     -0.609     9.559    doubleD/bcds_reg[8]
  -------------------------------------------------------------------
                         required time                          9.559    
                         arrival time                         -10.102    
  -------------------------------------------------------------------
                         slack                                 -0.543    

Slack (MET) :             0.332ns  (required time - arrival time)
  Source:                 ResetDeb/q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            doubleD/FSM_onehot_state_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.906ns  (logic 0.671ns (17.179%)  route 3.235ns (82.821%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 9.946 - 5.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clock_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.720     5.323    ResetDeb/CLK
    SLICE_X2Y63          FDRE                                         r  ResetDeb/q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDRE (Prop_fdre_C_Q)         0.518     5.841 f  ResetDeb/q2_reg/Q
                         net (fo=4, routed)           1.034     6.874    ResetDeb/q2_0
    SLICE_X2Y56          LUT2 (Prop_lut2_I0_O)        0.153     7.027 f  ResetDeb/FSM_onehot_state[2]_i_2/O
                         net (fo=120, routed)         2.201     9.229    doubleD/AR[0]
    SLICE_X15Y57         FDCE                                         f  doubleD/FSM_onehot_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  Clock_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.523     9.946    doubleD/CLK
    SLICE_X15Y57         FDCE                                         r  doubleD/FSM_onehot_state_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.205    
                         clock uncertainty           -0.035    10.169    
    SLICE_X15Y57         FDCE (Recov_fdce_C_CLR)     -0.609     9.560    doubleD/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                          9.560    
                         arrival time                          -9.229    
  -------------------------------------------------------------------
                         slack                                  0.332    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.744ns  (arrival time - required time)
  Source:                 ResetDeb/q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DDInput_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.250ns (39.988%)  route 0.375ns (60.012%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clock_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.604     1.523    ResetDeb/CLK
    SLICE_X2Y56          FDRE                                         r  ResetDeb/q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y56          FDRE (Prop_fdre_C_Q)         0.148     1.671 r  ResetDeb/q3_reg/Q
                         net (fo=3, routed)           0.156     1.827    ResetDeb/q3_1
    SLICE_X2Y56          LUT2 (Prop_lut2_I1_O)        0.102     1.929 f  ResetDeb/FSM_onehot_state[2]_i_2/O
                         net (fo=120, routed)         0.220     2.149    Reset
    SLICE_X2Y55          FDCE                                         f  DDInput_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clock_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.877     2.042    Clock_IBUF_BUFG
    SLICE_X2Y55          FDCE                                         r  DDInput_reg[3]/C
                         clock pessimism             -0.502     1.539    
    SLICE_X2Y55          FDCE (Remov_fdce_C_CLR)     -0.135     1.404    DDInput_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.404    
                         arrival time                           2.149    
  -------------------------------------------------------------------
                         slack                                  0.744    

Slack (MET) :             0.815ns  (arrival time - required time)
  Source:                 ResetDeb/q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CurrentInputStateB_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.250ns (35.894%)  route 0.446ns (64.106%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clock_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.604     1.523    ResetDeb/CLK
    SLICE_X2Y56          FDRE                                         r  ResetDeb/q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y56          FDRE (Prop_fdre_C_Q)         0.148     1.671 r  ResetDeb/q3_reg/Q
                         net (fo=3, routed)           0.156     1.827    ResetDeb/q3_1
    SLICE_X2Y56          LUT2 (Prop_lut2_I1_O)        0.102     1.929 f  ResetDeb/FSM_onehot_state[2]_i_2/O
                         net (fo=120, routed)         0.291     2.220    Reset
    SLICE_X2Y53          FDCE                                         f  CurrentInputStateB_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clock_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.877     2.042    Clock_IBUF_BUFG
    SLICE_X2Y53          FDCE                                         r  CurrentInputStateB_reg[0]/C
                         clock pessimism             -0.502     1.539    
    SLICE_X2Y53          FDCE (Remov_fdce_C_CLR)     -0.135     1.404    CurrentInputStateB_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.404    
                         arrival time                           2.220    
  -------------------------------------------------------------------
                         slack                                  0.815    

Slack (MET) :             0.815ns  (arrival time - required time)
  Source:                 ResetDeb/q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CurrentInputStateB_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.250ns (35.894%)  route 0.446ns (64.106%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clock_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.604     1.523    ResetDeb/CLK
    SLICE_X2Y56          FDRE                                         r  ResetDeb/q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y56          FDRE (Prop_fdre_C_Q)         0.148     1.671 r  ResetDeb/q3_reg/Q
                         net (fo=3, routed)           0.156     1.827    ResetDeb/q3_1
    SLICE_X2Y56          LUT2 (Prop_lut2_I1_O)        0.102     1.929 f  ResetDeb/FSM_onehot_state[2]_i_2/O
                         net (fo=120, routed)         0.291     2.220    Reset
    SLICE_X2Y53          FDCE                                         f  CurrentInputStateB_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clock_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.877     2.042    Clock_IBUF_BUFG
    SLICE_X2Y53          FDCE                                         r  CurrentInputStateB_reg[1]/C
                         clock pessimism             -0.502     1.539    
    SLICE_X2Y53          FDCE (Remov_fdce_C_CLR)     -0.135     1.404    CurrentInputStateB_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.404    
                         arrival time                           2.220    
  -------------------------------------------------------------------
                         slack                                  0.815    

Slack (MET) :             0.980ns  (arrival time - required time)
  Source:                 ResetDeb/q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AtoBinary_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.153ns  (logic 0.250ns (21.682%)  route 0.903ns (78.318%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clock_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.604     1.523    ResetDeb/CLK
    SLICE_X2Y56          FDRE                                         r  ResetDeb/q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y56          FDRE (Prop_fdre_C_Q)         0.148     1.671 r  ResetDeb/q3_reg/Q
                         net (fo=3, routed)           0.156     1.827    ResetDeb/q3_1
    SLICE_X2Y56          LUT2 (Prop_lut2_I1_O)        0.102     1.929 f  ResetDeb/FSM_onehot_state[2]_i_2/O
                         net (fo=120, routed)         0.748     2.676    Reset
    SLICE_X8Y48          FDCE                                         f  AtoBinary_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clock_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.917     2.082    Clock_IBUF_BUFG
    SLICE_X8Y48          FDCE                                         r  AtoBinary_reg[1]/C
                         clock pessimism             -0.250     1.831    
    SLICE_X8Y48          FDCE (Remov_fdce_C_CLR)     -0.135     1.696    AtoBinary_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           2.676    
  -------------------------------------------------------------------
                         slack                                  0.980    

Slack (MET) :             1.072ns  (arrival time - required time)
  Source:                 ResetDeb/q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input1_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.946ns  (logic 0.250ns (26.414%)  route 0.696ns (73.586%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clock_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.604     1.523    ResetDeb/CLK
    SLICE_X2Y56          FDRE                                         r  ResetDeb/q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y56          FDRE (Prop_fdre_C_Q)         0.148     1.671 r  ResetDeb/q3_reg/Q
                         net (fo=3, routed)           0.156     1.827    ResetDeb/q3_1
    SLICE_X2Y56          LUT2 (Prop_lut2_I1_O)        0.102     1.929 f  ResetDeb/FSM_onehot_state[2]_i_2/O
                         net (fo=120, routed)         0.541     2.470    Reset
    SLICE_X10Y52         FDCE                                         f  input1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clock_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.847     2.012    Clock_IBUF_BUFG
    SLICE_X10Y52         FDCE                                         r  input1_reg[1]/C
                         clock pessimism             -0.479     1.532    
    SLICE_X10Y52         FDCE (Remov_fdce_C_CLR)     -0.135     1.397    input1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.397    
                         arrival time                           2.470    
  -------------------------------------------------------------------
                         slack                                  1.072    

Slack (MET) :             1.072ns  (arrival time - required time)
  Source:                 ResetDeb/q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input1_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.946ns  (logic 0.250ns (26.414%)  route 0.696ns (73.586%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clock_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.604     1.523    ResetDeb/CLK
    SLICE_X2Y56          FDRE                                         r  ResetDeb/q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y56          FDRE (Prop_fdre_C_Q)         0.148     1.671 r  ResetDeb/q3_reg/Q
                         net (fo=3, routed)           0.156     1.827    ResetDeb/q3_1
    SLICE_X2Y56          LUT2 (Prop_lut2_I1_O)        0.102     1.929 f  ResetDeb/FSM_onehot_state[2]_i_2/O
                         net (fo=120, routed)         0.541     2.470    Reset
    SLICE_X10Y52         FDCE                                         f  input1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clock_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.847     2.012    Clock_IBUF_BUFG
    SLICE_X10Y52         FDCE                                         r  input1_reg[4]/C
                         clock pessimism             -0.479     1.532    
    SLICE_X10Y52         FDCE (Remov_fdce_C_CLR)     -0.135     1.397    input1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.397    
                         arrival time                           2.470    
  -------------------------------------------------------------------
                         slack                                  1.072    

Slack (MET) :             1.072ns  (arrival time - required time)
  Source:                 ResetDeb/q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input1_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.946ns  (logic 0.250ns (26.414%)  route 0.696ns (73.586%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clock_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.604     1.523    ResetDeb/CLK
    SLICE_X2Y56          FDRE                                         r  ResetDeb/q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y56          FDRE (Prop_fdre_C_Q)         0.148     1.671 r  ResetDeb/q3_reg/Q
                         net (fo=3, routed)           0.156     1.827    ResetDeb/q3_1
    SLICE_X2Y56          LUT2 (Prop_lut2_I1_O)        0.102     1.929 f  ResetDeb/FSM_onehot_state[2]_i_2/O
                         net (fo=120, routed)         0.541     2.470    Reset
    SLICE_X10Y52         FDCE                                         f  input1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clock_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.847     2.012    Clock_IBUF_BUFG
    SLICE_X10Y52         FDCE                                         r  input1_reg[5]/C
                         clock pessimism             -0.479     1.532    
    SLICE_X10Y52         FDCE (Remov_fdce_C_CLR)     -0.135     1.397    input1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.397    
                         arrival time                           2.470    
  -------------------------------------------------------------------
                         slack                                  1.072    

Slack (MET) :             1.072ns  (arrival time - required time)
  Source:                 ResetDeb/q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input1_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.946ns  (logic 0.250ns (26.414%)  route 0.696ns (73.586%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clock_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.604     1.523    ResetDeb/CLK
    SLICE_X2Y56          FDRE                                         r  ResetDeb/q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y56          FDRE (Prop_fdre_C_Q)         0.148     1.671 r  ResetDeb/q3_reg/Q
                         net (fo=3, routed)           0.156     1.827    ResetDeb/q3_1
    SLICE_X2Y56          LUT2 (Prop_lut2_I1_O)        0.102     1.929 f  ResetDeb/FSM_onehot_state[2]_i_2/O
                         net (fo=120, routed)         0.541     2.470    Reset
    SLICE_X10Y52         FDCE                                         f  input1_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clock_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.847     2.012    Clock_IBUF_BUFG
    SLICE_X10Y52         FDCE                                         r  input1_reg[6]/C
                         clock pessimism             -0.479     1.532    
    SLICE_X10Y52         FDCE (Remov_fdce_C_CLR)     -0.135     1.397    input1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.397    
                         arrival time                           2.470    
  -------------------------------------------------------------------
                         slack                                  1.072    

Slack (MET) :             1.072ns  (arrival time - required time)
  Source:                 ResetDeb/q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input1_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.946ns  (logic 0.250ns (26.414%)  route 0.696ns (73.586%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clock_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.604     1.523    ResetDeb/CLK
    SLICE_X2Y56          FDRE                                         r  ResetDeb/q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y56          FDRE (Prop_fdre_C_Q)         0.148     1.671 r  ResetDeb/q3_reg/Q
                         net (fo=3, routed)           0.156     1.827    ResetDeb/q3_1
    SLICE_X2Y56          LUT2 (Prop_lut2_I1_O)        0.102     1.929 f  ResetDeb/FSM_onehot_state[2]_i_2/O
                         net (fo=120, routed)         0.541     2.470    Reset
    SLICE_X10Y52         FDCE                                         f  input1_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clock_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.847     2.012    Clock_IBUF_BUFG
    SLICE_X10Y52         FDCE                                         r  input1_reg[7]/C
                         clock pessimism             -0.479     1.532    
    SLICE_X10Y52         FDCE (Remov_fdce_C_CLR)     -0.135     1.397    input1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.397    
                         arrival time                           2.470    
  -------------------------------------------------------------------
                         slack                                  1.072    

Slack (MET) :             1.083ns  (arrival time - required time)
  Source:                 ResetDeb/q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DDInput_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.984ns  (logic 0.250ns (25.406%)  route 0.734ns (74.594%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clock_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.604     1.523    ResetDeb/CLK
    SLICE_X2Y56          FDRE                                         r  ResetDeb/q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y56          FDRE (Prop_fdre_C_Q)         0.148     1.671 r  ResetDeb/q3_reg/Q
                         net (fo=3, routed)           0.156     1.827    ResetDeb/q3_1
    SLICE_X2Y56          LUT2 (Prop_lut2_I1_O)        0.102     1.929 f  ResetDeb/FSM_onehot_state[2]_i_2/O
                         net (fo=120, routed)         0.579     2.507    Reset
    SLICE_X6Y53          FDCE                                         f  DDInput_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clock_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.874     2.039    Clock_IBUF_BUFG
    SLICE_X6Y53          FDCE                                         r  DDInput_reg[2]/C
                         clock pessimism             -0.479     1.559    
    SLICE_X6Y53          FDCE (Remov_fdce_C_CLR)     -0.135     1.424    DDInput_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.424    
                         arrival time                           2.507    
  -------------------------------------------------------------------
                         slack                                  1.083    





