
Efinix FPGA Placement and Routing.
Version: 2023.2.307 
Compiled: Dec 15 2023.

Copyright (C) 2013 - 2023 Efinix, Inc. All rights reserved.


The Tool Is Based on VPR of University of Toronto,
a free open source code under MIT license.


Running Placement and Routing for Family "Trion", Device "T120F324" ...

***** Beginning stage netlist pre-processing ... *****
Successfully Read in Verific binary Netlist dump file "E:/vicharak/effinity_projects/sha_uart_v1/outflow/sha_uart_v1.vdb".
***** Beginning VDB Netlist Checker ... *****
VDB Netlist Checker took 0.202188 seconds.
	VDB Netlist Checker took 0.203125 seconds (approximately) in total CPU time.
VDB Netlist Checker virtual memory usage: begin = 43.772 MB, end = 43.772 MB, delta = 0 MB
	VDB Netlist Checker peak virtual memory usage = 53.564 MB
VDB Netlist Checker resident set memory usage: begin = 53.88 MB, end = 54.068 MB, delta = 0.188 MB
	VDB Netlist Checker peak resident set memory usage = 64.3 MB
***** Ending VDB Netlist Checker ... *****
Reading core interface constraints from 'E:/vicharak/effinity_projects/sha_uart_v1/outflow/sha_uart_v1.interface.csv'.
Successfully processed interface constraints file "E:/vicharak/effinity_projects/sha_uart_v1/outflow/sha_uart_v1.interface.csv".
Found 0 constant generator nets.
Pass 0: Swept away 0 nets with no fanout.
Pass 0: Swept away 0 blocks with no fanout.
Swept away 0 nets and 0 blocks in total.
Removed 0 LUT buffers.
Successfully created VPR logical netlist from Verific binary DataBase file "E:/vicharak/effinity_projects/sha_uart_v1/outflow/sha_uart_v1.vdb".
Netlist pre-processing took 0.540139 seconds.
	Netlist pre-processing took 0.515625 seconds (approximately) in total CPU time.
Netlist pre-processing virtual memory usage: begin = 14.4 MB, end = 68.48 MB, delta = 54.08 MB
	Netlist pre-processing peak virtual memory usage = 68.48 MB
Netlist pre-processing resident set memory usage: begin = 25.364 MB, end = 78.248 MB, delta = 52.884 MB
	Netlist pre-processing peak resident set memory usage = 78.252 MB
***** Ending stage netlist pre-processing *****

***** Beginning stage pre-packing ... *****
***** Ending stage pre-packing *****

***** Beginning stage packing ... *****
Generate proto netlist for file "E:/vicharak/effinity_projects/sha_uart_v1/work_pnr\sha_uart_v1.net_proto" took 0.024 seconds
Creating IO constraints file 'E:/vicharak/effinity_projects/sha_uart_v1/work_pnr\sha_uart_v1.io_place'
Packing took 0.160848 seconds.
	Packing took 0.140625 seconds (approximately) in total CPU time.
Packing virtual memory usage: begin = 57.34 MB, end = 68.12 MB, delta = 10.78 MB
	Packing peak virtual memory usage = 69.616 MB
Packing resident set memory usage: begin = 66.06 MB, end = 78.156 MB, delta = 12.096 MB
	Packing peak resident set memory usage = 79.464 MB
***** Ending stage packing *****

***** Beginning stage packed netlist loading ... *****
Read proto netlist file E:/vicharak/effinity_projects/sha_uart_v1/work_pnr\sha_uart_v1.net_proto
Read proto netlist for file "E:/vicharak/effinity_projects/sha_uart_v1/work_pnr\sha_uart_v1.net_proto" took 0.013 seconds
Setup net and block data structure took 0.816 seconds
Packed netlist loading took 4.13943 seconds.
	Packed netlist loading took 6.01562 seconds (approximately) in total CPU time.
Packed netlist loading virtual memory usage: begin = 68.12 MB, end = 208.52 MB, delta = 140.4 MB
	Packed netlist loading peak virtual memory usage = 247.672 MB
Packed netlist loading resident set memory usage: begin = 78.164 MB, end = 211.28 MB, delta = 133.116 MB
	Packed netlist loading peak resident set memory usage = 250.28 MB
***** Ending stage packed netlist loading *****

***** Beginning stage pre-placement ... *****

***** Ending stage pre-placement *****


SDC file 'E:/vicharak/effinity_projects/sha_uart_v1/sha_uart_v1.sdc' parsed successfully.
1 clocks (including virtual clocks), 0 inputs and 0 outputs were constrained.

***** Beginning stage initial placement ... *****
Reading core interface constraints from 'E:/vicharak/effinity_projects/sha_uart_v1/outflow/sha_uart_v1.interface.csv'.
Successfully processed interface constraints file "E:/vicharak/effinity_projects/sha_uart_v1/outflow/sha_uart_v1.interface.csv".
Writing IO placement constraints to 'E:/vicharak/effinity_projects/sha_uart_v1/outflow\sha_uart_v1.interface.io'.

Reading placement constraints from 'E:/vicharak/effinity_projects/sha_uart_v1/outflow\sha_uart_v1.interface.io'.

Reading placement constraints from 'E:/vicharak/effinity_projects/sha_uart_v1/work_pnr\sha_uart_v1.io_place'.
The driver, rst, of control net, rst, should be placed at a dedicated control pad location.
***** Ending stage initial placement *****

***** Beginning stage placement ... *****
Create E:/vicharak/effinity_projects/sha_uart_v1/outflow\sha_uart_v1_after_qp.qdelay
QPLACER STATIC DB USAGE DISABLED
Starting Global Placer with 4 threads ...

 ----------     -------  --------------     -------
  Iteration       WHPWL Worst Slack (ps) Convergence
 ----------     -------  --------------     -------
          1    56573592           59715         1.4%
          2    63583068           59095         3.3%
          3    43569160           52337         4.3%
          4    34340016           49082         5.9%
          5    17323910           46114         8.3%
          6     7925855           37108        14.8%
          7     4613112           27962        23.0%
          8     2517960           24562        30.3%
          9     2131821           19222        37.1%
         10     1939213           12417        37.3%
         11     1864052            6244        37.3%
         12     1990438            4820        37.3%
         13     2053588            6747        37.3%
         14     1820769            6306        37.3%
         15     1826171            6809        37.3%
         16     1752933            5851        37.3%
         17     1583356            6567        37.3%
         18     1608523            7670        37.3%
         19     1528858            4346        37.3%
         20     1405825            4925        37.3%
         21     1507236            4555        37.3%
         22     1517328            4254        37.3%
         23     1456384            3950        37.3%
         24     1455127            4777        39.6%
         25     1440064            3391        40.0%
         26     1427960            3851        40.0%
         27     1356724            3608        42.8%
         28     1294575             327        42.8%
         29     1303611            1212        45.7%
         30     1286348             574        45.7%
         31     1251593             713        45.7%
         32     1249232            2143        46.1%
         33     1216082            2239        46.1%
         34     1085719              83        47.2%
         35     1151583             441        50.5%
         36     1139752            1436        50.5%
         37     1187029            1306        51.6%
         38     1158212            1017        51.6%
         39     1151007            1234        54.7%
         40     1114097             958        54.7%
         41     1037473            2352        55.7%
         42     1123867            2088        60.5%
         43     1067703             683        60.5%
         44     1047873            1512        60.5%
         45     1068821            2044        60.6%
         46     1053273            1299        60.6%
         47     1061490             892        61.4%
         48      951873              70        61.4%
         49      991920             909        68.3%
         50      947158            -936        68.3%
         51      931801            -438        69.2%
         52      917642            -922        71.1%
         53      887870           -1159        73.6%
         54      876948           -1413        76.7%
         55      857510           -2171        78.1%
         56      854603           -1371        80.8%
         57      848389           -3535        83.6%
         58      832353           -3160        85.1%
         59      832451           -3274        87.8%
         60      822092           -4066        88.8%
         61      820353           -2941        91.2%
         62      815134           -5034        92.2%
         63      814353           -6173        93.8%
         64      805225           -5793        93.9%
         65      800762           -5542        95.3%
         66      795201           -6317        97.8%
         67      780731           -5570        97.9%
         68      788298           -6149        98.7%
         69      786263           -7159        98.8%
         70      785514           -6515        99.0%
         71      785469           -7358        99.3%
         72      787522           -8847        99.6%
Starting Annealer

 ----------     -------  --------------     -------
  Iteration       WHPWL  Delay Max (ps)     R Limit
 ----------     -------  --------------     -------
          0      780731          111372        30.0
          1      621976          101837        30.0
          2      565013           95108        30.0
          3      487128           92593        30.0
          4      485489           90801        30.0
          5      447784           89286        29.9
          6      437548           89387        29.6
          7      435724           88315        29.1
          8      424774           87655        28.6
          9      412606           86432        27.9
         10      412281           87034        27.2
         11      399074           86368        26.4
         12      392901           85993        25.5
         13      386328           85396        24.5
         14      383252           86619        23.5
         15      383523           86312        22.6
         16      375573           86255        21.6
         17      371327           85143        20.6
         18      369438           85638        19.6
         19      366423           85255        18.7
         20      361047           86067        17.8
         21      356765           86968        16.9
         22      352834           86136        16.0
         23      355792           86247        15.2
         24      349749           86544        14.4
         25      342622           85430        13.6
         26      340183           86757        12.8
         27      336867           87327        12.0
         28      335195           86433        11.3
         29      330814           86247        10.7
         30      328820           86586        10.0
         31      324701           86202         9.2
         32      319005           95239         8.6
Generate E:/vicharak/effinity_projects/sha_uart_v1/outflow\sha_uart_v1_after_qp.qdelay
Placement successful: 14655 cells are placed
Peak congestion smeared over 1/4 of the chip is 0.269737 at 163,175
Congestion-weighted HPWL per net: 13.1717

Reading placement constraints from 'E:/vicharak/effinity_projects/sha_uart_v1/outflow/sha_uart_v1.qplace'.
Finished Realigning Types (5426 blocks needed type change)

Completed placement consistency check successfully.
Successfully created FPGA place file 'E:/vicharak/effinity_projects/sha_uart_v1/outflow/sha_uart_v1.place'
Placement took 75.7975 seconds.
	Placement took 149.266 seconds (approximately) in total CPU time.
Placement virtual memory usage: begin = 220.988 MB, end = 278.432 MB, delta = 57.444 MB
	Placement peak virtual memory usage = 797.452 MB
Placement resident set memory usage: begin = 225.484 MB, end = 275.692 MB, delta = 50.208 MB
	Placement peak resident set memory usage = 780.804 MB
***** Ending stage placement *****

