Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id 17FB0D1CD6D
	for <lists+qemu-devel@lfdr.de>; Wed, 14 Jan 2026 08:30:13 +0100 (CET)
Received: from localhost ([::1] helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces@nongnu.org>)
	id 1vfvJz-0005NN-L3; Wed, 14 Jan 2026 02:29:39 -0500
Received: from eggs.gnu.org ([2001:470:142:3::10])
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <armbru@redhat.com>) id 1vfvJw-0005NA-6E
 for qemu-devel@nongnu.org; Wed, 14 Jan 2026 02:29:36 -0500
Received: from us-smtp-delivery-124.mimecast.com ([170.10.129.124])
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <armbru@redhat.com>) id 1vfvJs-000129-6k
 for qemu-devel@nongnu.org; Wed, 14 Jan 2026 02:29:34 -0500
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=redhat.com;
 s=mimecast20190719; t=1768375765;
 h=from:from:reply-to:subject:subject:date:date:message-id:message-id:
 to:to:cc:cc:mime-version:mime-version:content-type:content-type:
 in-reply-to:in-reply-to:references:references;
 bh=+Q3Vaj0Jb+j0Th1Rh4PTPN205xGvCIudAKPwgrtn+yU=;
 b=Jn/y58hEsSqNeiw45Y1Xpc5IJXtQRGZU8QX4SEk/X3HkBRI2a5Z5zkmlxnlDVdUNPdutsm
 xkM1d6BbcTXz6lMod/ueDpHfK7FBFdOQslrl9Blglqot2zVf3YAf1wuguJMqebqarqzu+5
 zHmsyZgXrv5HfJrbAxJnGGBC3D3Go9M=
Received: from mx-prod-mc-03.mail-002.prod.us-west-2.aws.redhat.com
 (ec2-54-186-198-63.us-west-2.compute.amazonaws.com [54.186.198.63]) by
 relay.mimecast.com with ESMTP with STARTTLS (version=TLSv1.3,
 cipher=TLS_AES_256_GCM_SHA384) id us-mta-215-GqKWK7wSMZWxSzLnj27WFQ-1; Wed,
 14 Jan 2026 02:29:22 -0500
X-MC-Unique: GqKWK7wSMZWxSzLnj27WFQ-1
X-Mimecast-MFC-AGG-ID: GqKWK7wSMZWxSzLnj27WFQ_1768375760
Received: from mx-prod-int-06.mail-002.prod.us-west-2.aws.redhat.com
 (mx-prod-int-06.mail-002.prod.us-west-2.aws.redhat.com [10.30.177.93])
 (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)
 key-exchange X25519 server-signature RSA-PSS (2048 bits) server-digest SHA256)
 (No client certificate requested)
 by mx-prod-mc-03.mail-002.prod.us-west-2.aws.redhat.com (Postfix) with ESMTPS
 id 6D9E71956050; Wed, 14 Jan 2026 07:29:20 +0000 (UTC)
Received: from blackfin.pond.sub.org (unknown [10.45.242.32])
 by mx-prod-int-06.mail-002.prod.us-west-2.aws.redhat.com (Postfix) with ESMTPS
 id B11EA1800285; Wed, 14 Jan 2026 07:29:19 +0000 (UTC)
Received: by blackfin.pond.sub.org (Postfix, from userid 1000)
 id 3645621E66C9; Wed, 14 Jan 2026 08:29:17 +0100 (CET)
From: Markus Armbruster <armbru@redhat.com>
To: Jonathan Cameron <jonathan.cameron@huawei.com>
Cc: Michael Tsirkin <mst@redhat.com>,  <qemu-devel@nongnu.org>,
 <shiju.jose@huawei.com>,  <linuxarm@huawei.com>,
 <linux-cxl@vger.kernel.org>,  "Ravi Shankar" <venkataravis@micron.com>
Subject: Re: [PATCH qemu v2 5/5] hw/cxl/events: Updates for rev3.2 memory
 module event record
In-Reply-To: <20260113175925.00007966@huawei.com> (Jonathan Cameron's message
 of "Tue, 13 Jan 2026 17:59:25 +0000")
References: <20260102151512.460766-1-Jonathan.Cameron@huawei.com>
 <20260102151512.460766-6-Jonathan.Cameron@huawei.com>
 <87344bf29s.fsf@pond.sub.org> <20260113175925.00007966@huawei.com>
Date: Wed, 14 Jan 2026 08:29:17 +0100
Message-ID: <87zf6g4ppu.fsf@pond.sub.org>
User-Agent: Gnus/5.13 (Gnus v5.13)
MIME-Version: 1.0
Content-Type: text/plain
X-Scanned-By: MIMEDefang 3.4.1 on 10.30.177.93
Received-SPF: pass client-ip=170.10.129.124; envelope-from=armbru@redhat.com;
 helo=us-smtp-delivery-124.mimecast.com
X-Spam_score_int: -20
X-Spam_score: -2.1
X-Spam_bar: --
X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIMWL_WL_HIGH=-0.001,
 DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,
 RCVD_IN_DNSWL_NONE=-0.0001, RCVD_IN_MSPIKE_H2=0.001,
 RCVD_IN_VALIDITY_RPBL_BLOCKED=0.001, RCVD_IN_VALIDITY_SAFE_BLOCKED=0.001,
 SPF_HELO_PASS=-0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: qemu development <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org

Jonathan Cameron <jonathan.cameron@huawei.com> writes:

> On Mon, 12 Jan 2026 13:23:27 +0100
> Markus Armbruster <armbru@redhat.com> wrote:
>
>> Jonathan Cameron <Jonathan.Cameron@huawei.com> writes:
>> 
>> > From: Shiju Jose <shiju.jose@huawei.com>
>> >
>> > CXL spec rev3.2 section 8.2.10.2.1.3 Table 8-50, memory module
>> > event record has updated with following new fields.
>> > 1. Validity Flags
>> > 2. Component Identifier
>> > 3. Device Event Sub-Type
>> >
>> > Add updates for the above spec changes in the CXL memory module
>> > event reporting and QMP command to inject memory module event.
>> >
>> > Signed-off-by: Shiju Jose <shiju.jose@huawei.com>
>> > Signed-off-by: Jonathan Cameron <Jonathan.Cameron@huawei.com>
>> > ---
>> >  qapi/cxl.json               | 12 +++++++++++-
>> >  include/hw/cxl/cxl_events.h |  7 +++++--
>> >  hw/mem/cxl_type3.c          | 20 ++++++++++++++++++++
>> >  hw/mem/cxl_type3_stubs.c    |  4 ++++
>> >  4 files changed, 40 insertions(+), 3 deletions(-)
>> >
>> > diff --git a/qapi/cxl.json b/qapi/cxl.json
>> > index 3e4bad4ad0..752d46cda2 100644
>> > --- a/qapi/cxl.json
>> > +++ b/qapi/cxl.json
>> > @@ -242,6 +242,14 @@
>> >  # @corrected-persistent-error-count: Total number of correctable
>> >  #     errors in persistent memory
>> >  #
>> > +# @component-id: Device specific component identifier for the event.
>> > +#     May describe a field replaceable sub-component of the device.
>> > +#
>> > +# @is-comp-id-pldm: This flag specifies whether the device-specific
>> > +#     component identifier format follows PLDM.
>> > +#
>> > +# @sub-type: Device event sub-type.
>> > +#  
>> 
>> These three seem to be the same in CXLGeneralMediaEvent, CXLDRAMEvent,
>> and CXLMemModuleEvent.  Should they live in their common base type
>> CXLCommonEventBase?
>
> We have documented that base as corresponding to the spec defined
> Common event record header and these aren't part of that.  We could
> invent a CXLMemCommonEventBase that contains the stuff that is shared
> for memory types of errors but it would probably just confuse anyone
> trying to correlate this stuff with the spec.
>
> There are a lot more event records we don't yet support, or are not
> directly injected because they are responses to some other action.
> (e.g. dynamic capacity add produces an event but also changes a bunch
>  of device state)
>
> I'm not sure if we will add direct injection of any of those other
> events in future. Some are errors such as MLD Port Event Records,
> but reporting those inband makes no sense as normal PCIe error
> reporting is used for that. They are to expose what happened to
> an out of band monitoring interface (see examples in patch 2
> discussion).

I gladly defer to your expert opinion here.  We can always factor out
later.

> Thanks for all your other feedback. We'll resolve that for v3.
>
> Jonathan

[...]


