

================================================================
== Vitis HLS Report for 'nlms_module_1tap'
================================================================
* Date:           Sun Nov 17 22:38:45 2024

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        adaptive_filter
* Solution:       nlms_1tap (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.892 ns|    50.00 ps|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |       82|       82|  0.410 us|  0.410 us|   15|   15|  yes(flp)|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 1
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 15, depth = 83


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 83
* Pipeline : 1
  Pipeline-0 : II = 15, D = 83, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.76>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%empty = read i41 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %main_in_V_data_V, i4 %main_in_V_keep_V, i4 %main_in_V_strb_V, i1 %main_in_V_last_V"   --->   Operation 84 'read' 'empty' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%p_0 = extractvalue i41 %empty"   --->   Operation 85 'extractvalue' 'p_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%p_s = extractvalue i41 %empty"   --->   Operation 86 'extractvalue' 'p_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%empty_17 = read i41 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %aux_in_V_data_V, i4 %aux_in_V_keep_V, i4 %aux_in_V_strb_V, i1 %aux_in_V_last_V"   --->   Operation 87 'read' 'empty_17' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%p_1 = extractvalue i41 %empty_17"   --->   Operation 88 'extractvalue' 'p_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%aux_tmp_data_M_real_V = trunc i32 %p_1"   --->   Operation 89 'trunc' 'aux_tmp_data_M_real_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%aux_tmp_data_M_imag_V = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %p_1, i32 16, i32 31"   --->   Operation 90 'partselect' 'aux_tmp_data_M_imag_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%lms_aux_reg_M_real_V_1_load = load i16 %lms_aux_reg_M_real_V_1" [./adaptive_filter.h:65]   --->   Operation 91 'load' 'lms_aux_reg_M_real_V_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%lms_aux_reg_M_imag_V_1_load = load i16 %lms_aux_reg_M_imag_V_1" [./adaptive_filter.h:65]   --->   Operation 92 'load' 'lms_aux_reg_M_imag_V_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln1169 = sext i16 %lms_aux_reg_M_real_V_1_load"   --->   Operation 93 'sext' 'sext_ln1169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%lms_weights_real_V_2_load = load i64 %lms_weights_real_V_2"   --->   Operation 94 'load' 'lms_weights_real_V_2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln1171 = sext i64 %lms_weights_real_V_2_load"   --->   Operation 95 'sext' 'sext_ln1171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [2/2] (4.76ns)   --->   "%mul_ln1171 = mul i80 %sext_ln1171, i80 %sext_ln1169"   --->   Operation 96 'mul' 'mul_ln1171' <Predicate = true> <Delay = 4.76> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 1> <II = 1> <Delay = 4.76> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%lms_weights_imag_V_2_load = load i64 %lms_weights_imag_V_2"   --->   Operation 97 'load' 'lms_weights_imag_V_2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln1171_2 = sext i64 %lms_weights_imag_V_2_load"   --->   Operation 98 'sext' 'sext_ln1171_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln1171_4 = sext i64 %lms_weights_imag_V_2_load"   --->   Operation 99 'sext' 'sext_ln1171_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln1171_3 = sext i16 %lms_aux_reg_M_imag_V_1_load"   --->   Operation 100 'sext' 'sext_ln1171_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln1171_7 = sext i16 %lms_aux_reg_M_imag_V_1_load"   --->   Operation 101 'sext' 'sext_ln1171_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [2/2] (4.76ns)   --->   "%mul_ln1171_1 = mul i79 %sext_ln1171_4, i79 %sext_ln1171_7"   --->   Operation 102 'mul' 'mul_ln1171_1' <Predicate = true> <Delay = 4.76> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 1> <II = 1> <Delay = 4.76> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [2/2] (4.76ns)   --->   "%mul_ln1171_2 = mul i80 %sext_ln1171_2, i80 %sext_ln1169"   --->   Operation 103 'mul' 'mul_ln1171_2' <Predicate = true> <Delay = 4.76> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 1> <II = 1> <Delay = 4.76> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 104 [2/2] (4.76ns)   --->   "%mul_ln1171_3 = mul i80 %sext_ln1171, i80 %sext_ln1171_3"   --->   Operation 104 'mul' 'mul_ln1171_3' <Predicate = true> <Delay = 4.76> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 1> <II = 1> <Delay = 4.76> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln1169_3 = sext i16 %aux_tmp_data_M_real_V"   --->   Operation 105 'sext' 'sext_ln1169_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [4/4] (1.59ns) (root node of the DSP)   --->   "%r_V_1 = mul i32 %sext_ln1169_3, i32 %sext_ln1169_3"   --->   Operation 106 'mul' 'r_V_1' <Predicate = true> <Delay = 1.59> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %lms_weights_real_V_2_load, i32 63"   --->   Operation 107 'bitselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %lms_weights_real_V_2_load, i32 63"   --->   Operation 108 'bitselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_13)   --->   "%xor_ln794_14 = xor i1 %tmp_35, i1 1"   --->   Operation 109 'xor' 'xor_ln794_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_4)   --->   "%xor_ln795_10 = xor i1 %tmp_36, i1 1"   --->   Operation 110 'xor' 'xor_ln795_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_4)   --->   "%and_ln795_12 = and i1 %tmp_35, i1 %xor_ln795_10"   --->   Operation 111 'and' 'and_ln795_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_13)   --->   "%xor_ln340_6 = xor i1 %tmp_35, i1 %tmp_36"   --->   Operation 112 'xor' 'xor_ln340_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_13)   --->   "%or_ln340_8 = or i1 %tmp_36, i1 %xor_ln794_14"   --->   Operation 113 'or' 'or_ln340_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_13)   --->   "%select_ln340_7 = select i1 %xor_ln340_6, i64 9223372036854775807, i64 %lms_weights_real_V_2_load"   --->   Operation 114 'select' 'select_ln340_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 115 [1/1] (1.14ns) (out node of the LUT)   --->   "%select_ln388_4 = select i1 %and_ln795_12, i64 9223372036854775808, i64 %lms_weights_real_V_2_load"   --->   Operation 115 'select' 'select_ln388_4' <Predicate = true> <Delay = 1.14> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (1.14ns) (out node of the LUT)   --->   "%select_ln340_13 = select i1 %or_ln340_8, i64 %select_ln340_7, i64 %select_ln388_4"   --->   Operation 116 'select' 'select_ln340_13' <Predicate = true> <Delay = 1.14> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_37 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %lms_weights_imag_V_2_load, i32 63"   --->   Operation 117 'bitselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_38 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %lms_weights_imag_V_2_load, i32 63"   --->   Operation 118 'bitselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_14)   --->   "%xor_ln794_15 = xor i1 %tmp_37, i1 1"   --->   Operation 119 'xor' 'xor_ln794_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_5)   --->   "%xor_ln795_11 = xor i1 %tmp_38, i1 1"   --->   Operation 120 'xor' 'xor_ln795_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_5)   --->   "%and_ln795_13 = and i1 %tmp_37, i1 %xor_ln795_11"   --->   Operation 121 'and' 'and_ln795_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_14)   --->   "%xor_ln340_7 = xor i1 %tmp_37, i1 %tmp_38"   --->   Operation 122 'xor' 'xor_ln340_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%store_ln717 = store i64 %select_ln340_13, i64 %lms_weights_real_V_2"   --->   Operation 123 'store' 'store_ln717' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_14)   --->   "%or_ln340_9 = or i1 %tmp_38, i1 %xor_ln794_15"   --->   Operation 124 'or' 'or_ln340_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_14)   --->   "%select_ln340_8 = select i1 %xor_ln340_7, i64 9223372036854775807, i64 %lms_weights_imag_V_2_load"   --->   Operation 125 'select' 'select_ln340_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 126 [1/1] (1.14ns) (out node of the LUT)   --->   "%select_ln388_5 = select i1 %and_ln795_13, i64 9223372036854775808, i64 %lms_weights_imag_V_2_load"   --->   Operation 126 'select' 'select_ln388_5' <Predicate = true> <Delay = 1.14> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 127 [1/1] (1.14ns) (out node of the LUT)   --->   "%select_ln340_14 = select i1 %or_ln340_9, i64 %select_ln340_8, i64 %select_ln388_5"   --->   Operation 127 'select' 'select_ln340_14' <Predicate = true> <Delay = 1.14> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%store_ln717 = store i64 %select_ln340_14, i64 %lms_weights_imag_V_2"   --->   Operation 128 'store' 'store_ln717' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.76>
ST_2 : Operation 129 [1/2] (4.76ns)   --->   "%mul_ln1171 = mul i80 %sext_ln1171, i80 %sext_ln1169"   --->   Operation 129 'mul' 'mul_ln1171' <Predicate = true> <Delay = 4.76> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 1> <II = 1> <Delay = 4.76> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 130 [1/2] (4.76ns)   --->   "%mul_ln1171_1 = mul i79 %sext_ln1171_4, i79 %sext_ln1171_7"   --->   Operation 130 'mul' 'mul_ln1171_1' <Predicate = true> <Delay = 4.76> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 1> <II = 1> <Delay = 4.76> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 131 [1/2] (4.76ns)   --->   "%mul_ln1171_2 = mul i80 %sext_ln1171_2, i80 %sext_ln1169"   --->   Operation 131 'mul' 'mul_ln1171_2' <Predicate = true> <Delay = 4.76> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 1> <II = 1> <Delay = 4.76> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 132 [1/2] (4.76ns)   --->   "%mul_ln1171_3 = mul i80 %sext_ln1171, i80 %sext_ln1171_3"   --->   Operation 132 'mul' 'mul_ln1171_3' <Predicate = true> <Delay = 4.76> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 1> <II = 1> <Delay = 4.76> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%r_V_4 = load i16 %lms_aux_reg_M_real_V_0" [./adaptive_filter.h:65]   --->   Operation 133 'load' 'r_V_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%store_ln67 = store i16 %r_V_4, i16 %lms_aux_reg_M_real_V_1" [./adaptive_filter.h:67]   --->   Operation 134 'store' 'store_ln67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%store_ln63 = store i16 %aux_tmp_data_M_real_V, i16 %lms_aux_reg_M_real_V_0" [./adaptive_filter.h:63]   --->   Operation 135 'store' 'store_ln63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 136 [3/4] (1.59ns) (root node of the DSP)   --->   "%r_V_1 = mul i32 %sext_ln1169_3, i32 %sext_ln1169_3"   --->   Operation 136 'mul' 'r_V_1' <Predicate = true> <Delay = 1.59> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%sext_ln1169_4 = sext i16 %aux_tmp_data_M_imag_V"   --->   Operation 137 'sext' 'sext_ln1169_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 138 [4/4] (1.59ns) (root node of the DSP)   --->   "%r_V_3 = mul i32 %sext_ln1169_4, i32 %sext_ln1169_4"   --->   Operation 138 'mul' 'r_V_3' <Predicate = true> <Delay = 1.59> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%sext_ln1169_5 = sext i16 %r_V_4"   --->   Operation 139 'sext' 'sext_ln1169_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 140 [3/3] (0.93ns) (grouped into DSP with root node add_ln1245_4)   --->   "%r_V_5 = mul i32 %sext_ln1169_5, i32 %sext_ln1169_5"   --->   Operation 140 'mul' 'r_V_5' <Predicate = true> <Delay = 0.93> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 4.78>
ST_3 : Operation 141 [1/1] (2.99ns)   --->   "%sub_ln1171 = sub i79 0, i79 %mul_ln1171_1"   --->   Operation 141 'sub' 'sub_ln1171' <Predicate = true> <Delay = 2.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 142 [1/1] (3.01ns)   --->   "%sub_ln1245 = sub i80 %mul_ln1171_3, i80 %mul_ln1171_2"   --->   Operation 142 'sub' 'sub_ln1245' <Predicate = true> <Delay = 3.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i80.i32, i80 %sub_ln1245, i32 79"   --->   Operation 143 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i80.i32, i80 %sub_ln1245, i32 63"   --->   Operation 144 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i16 @_ssdm_op_PartSelect.i16.i80.i32.i32, i80 %sub_ln1245, i32 64, i32 79"   --->   Operation 145 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (1.77ns)   --->   "%icmp_ln777_1 = icmp_ne  i16 %tmp_1, i16 0"   --->   Operation 146 'icmp' 'icmp_ln777_1' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 147 [1/1] (1.77ns)   --->   "%icmp_ln795_1 = icmp_ne  i16 %tmp_1, i16 65535"   --->   Operation 147 'icmp' 'icmp_ln795_1' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%r_V_6 = load i16 %lms_aux_reg_M_imag_V_0" [./adaptive_filter.h:65]   --->   Operation 148 'load' 'r_V_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%store_ln67 = store i16 %r_V_6, i16 %lms_aux_reg_M_imag_V_1" [./adaptive_filter.h:67]   --->   Operation 149 'store' 'store_ln67' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%store_ln63 = store i16 %aux_tmp_data_M_imag_V, i16 %lms_aux_reg_M_imag_V_0" [./adaptive_filter.h:63]   --->   Operation 150 'store' 'store_ln63' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 151 [2/4] (1.59ns) (root node of the DSP)   --->   "%r_V_1 = mul i32 %sext_ln1169_3, i32 %sext_ln1169_3"   --->   Operation 151 'mul' 'r_V_1' <Predicate = true> <Delay = 1.59> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 152 [3/4] (1.59ns) (root node of the DSP)   --->   "%r_V_3 = mul i32 %sext_ln1169_4, i32 %sext_ln1169_4"   --->   Operation 152 'mul' 'r_V_3' <Predicate = true> <Delay = 1.59> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 153 [2/3] (0.93ns) (grouped into DSP with root node add_ln1245_4)   --->   "%r_V_5 = mul i32 %sext_ln1169_5, i32 %sext_ln1169_5"   --->   Operation 153 'mul' 'r_V_5' <Predicate = true> <Delay = 0.93> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "%sext_ln1169_6 = sext i16 %r_V_6"   --->   Operation 154 'sext' 'sext_ln1169_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 155 [3/3] (0.93ns) (grouped into DSP with root node add_ln1245_5)   --->   "%r_V_7 = mul i32 %sext_ln1169_6, i32 %sext_ln1169_6"   --->   Operation 155 'mul' 'r_V_7' <Predicate = true> <Delay = 0.93> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 4.79>
ST_4 : Operation 156 [1/1] (0.00ns)   --->   "%sext_ln712 = sext i80 %mul_ln1171"   --->   Operation 156 'sext' 'sext_ln712' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 157 [1/1] (0.00ns)   --->   "%sext_ln1246 = sext i79 %sub_ln1171"   --->   Operation 157 'sext' 'sext_ln1246' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 158 [1/1] (3.01ns)   --->   "%sub_ln1246 = sub i81 %sext_ln712, i81 %sext_ln1246"   --->   Operation 158 'sub' 'sub_ln1246' <Predicate = true> <Delay = 3.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i81.i32, i81 %sub_ln1246, i32 80"   --->   Operation 159 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i81.i32, i81 %sub_ln1246, i32 63"   --->   Operation 160 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "%tmp = partselect i17 @_ssdm_op_PartSelect.i17.i81.i32.i32, i81 %sub_ln1246, i32 64, i32 80"   --->   Operation 161 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 162 [1/1] (1.78ns)   --->   "%icmp_ln777 = icmp_ne  i17 %tmp, i17 0"   --->   Operation 162 'icmp' 'icmp_ln777' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 163 [1/1] (1.78ns)   --->   "%icmp_ln795 = icmp_ne  i17 %tmp, i17 131071"   --->   Operation 163 'icmp' 'icmp_ln795' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node select_ln384_3)   --->   "%trunc_ln1245_1 = trunc i80 %sub_ln1245"   --->   Operation 164 'trunc' 'trunc_ln1245_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node and_ln794_1)   --->   "%or_ln794_1 = or i1 %tmp_12, i1 %icmp_ln777_1"   --->   Operation 165 'or' 'or_ln794_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node and_ln794_1)   --->   "%xor_ln794_3 = xor i1 %tmp_11, i1 1"   --->   Operation 166 'xor' 'xor_ln794_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 167 [1/1] (0.71ns) (out node of the LUT)   --->   "%and_ln794_1 = and i1 %or_ln794_1, i1 %xor_ln794_3"   --->   Operation 167 'and' 'and_ln794_1' <Predicate = true> <Delay = 0.71> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node select_ln384_3)   --->   "%xor_ln795_1 = xor i1 %tmp_12, i1 1"   --->   Operation 168 'xor' 'xor_ln795_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node select_ln384_3)   --->   "%or_ln795_1 = or i1 %icmp_ln795_1, i1 %xor_ln795_1"   --->   Operation 169 'or' 'or_ln795_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node select_ln384_3)   --->   "%and_ln795_3 = and i1 %or_ln795_1, i1 %tmp_11"   --->   Operation 170 'and' 'and_ln795_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node select_ln384_3)   --->   "%select_ln384_2 = select i1 %and_ln794_1, i64 9223372036854775807, i64 9223372036854775808"   --->   Operation 171 'select' 'select_ln384_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node select_ln384_3)   --->   "%or_ln384_1 = or i1 %and_ln794_1, i1 %and_ln795_3"   --->   Operation 172 'or' 'or_ln384_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 173 [1/1] (1.14ns) (out node of the LUT)   --->   "%select_ln384_3 = select i1 %or_ln384_1, i64 %select_ln384_2, i64 %trunc_ln1245_1"   --->   Operation 173 'select' 'select_ln384_3' <Predicate = true> <Delay = 1.14> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 174 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_1 = mul i32 %sext_ln1169_3, i32 %sext_ln1169_3"   --->   Operation 174 'mul' 'r_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 175 [2/4] (1.59ns) (root node of the DSP)   --->   "%r_V_3 = mul i32 %sext_ln1169_4, i32 %sext_ln1169_4"   --->   Operation 175 'mul' 'r_V_3' <Predicate = true> <Delay = 1.59> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 176 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245_4)   --->   "%r_V_5 = mul i32 %sext_ln1169_5, i32 %sext_ln1169_5"   --->   Operation 176 'mul' 'r_V_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 177 [2/3] (0.93ns) (grouped into DSP with root node add_ln1245_5)   --->   "%r_V_7 = mul i32 %sext_ln1169_6, i32 %sext_ln1169_6"   --->   Operation 177 'mul' 'r_V_7' <Predicate = true> <Delay = 0.93> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 178 [2/2] (1.54ns) (root node of the DSP)   --->   "%add_ln1245_4 = add i32 %r_V_1, i32 %r_V_5"   --->   Operation 178 'add' 'add_ln1245_4' <Predicate = true> <Delay = 1.54> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 1.85>
ST_5 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node select_ln384_1)   --->   "%trunc_ln1245 = trunc i81 %sub_ln1246"   --->   Operation 179 'trunc' 'trunc_ln1245' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node and_ln794)   --->   "%or_ln794 = or i1 %tmp_3, i1 %icmp_ln777"   --->   Operation 180 'or' 'or_ln794' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node and_ln794)   --->   "%xor_ln794_2 = xor i1 %tmp_2, i1 1"   --->   Operation 181 'xor' 'xor_ln794_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 182 [1/1] (0.71ns) (out node of the LUT)   --->   "%and_ln794 = and i1 %or_ln794, i1 %xor_ln794_2"   --->   Operation 182 'and' 'and_ln794' <Predicate = true> <Delay = 0.71> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node select_ln384_1)   --->   "%xor_ln795 = xor i1 %tmp_3, i1 1"   --->   Operation 183 'xor' 'xor_ln795' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node select_ln384_1)   --->   "%or_ln795 = or i1 %icmp_ln795, i1 %xor_ln795"   --->   Operation 184 'or' 'or_ln795' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node select_ln384_1)   --->   "%and_ln795_1 = and i1 %or_ln795, i1 %tmp_2"   --->   Operation 185 'and' 'and_ln795_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node select_ln384_1)   --->   "%select_ln384 = select i1 %and_ln794, i64 9223372036854775807, i64 9223372036854775808"   --->   Operation 186 'select' 'select_ln384' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node select_ln384_1)   --->   "%or_ln384 = or i1 %and_ln794, i1 %and_ln795_1"   --->   Operation 187 'or' 'or_ln384' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 188 [1/1] (1.14ns) (out node of the LUT)   --->   "%select_ln384_1 = select i1 %or_ln384, i64 %select_ln384, i64 %trunc_ln1245"   --->   Operation 188 'select' 'select_ln384_1' <Predicate = true> <Delay = 1.14> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 189 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_3 = mul i32 %sext_ln1169_4, i32 %sext_ln1169_4"   --->   Operation 189 'mul' 'r_V_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 190 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245_5)   --->   "%r_V_7 = mul i32 %sext_ln1169_6, i32 %sext_ln1169_6"   --->   Operation 190 'mul' 'r_V_7' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 191 [1/2] (1.54ns) (root node of the DSP)   --->   "%add_ln1245_4 = add i32 %r_V_1, i32 %r_V_5"   --->   Operation 191 'add' 'add_ln1245_4' <Predicate = true> <Delay = 1.54> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 192 [2/2] (1.54ns) (root node of the DSP)   --->   "%add_ln1245_5 = add i32 %r_V_3, i32 %r_V_7"   --->   Operation 192 'add' 'add_ln1245_5' <Predicate = true> <Delay = 1.54> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 3.45>
ST_6 : Operation 193 [1/2] (1.54ns) (root node of the DSP)   --->   "%add_ln1245_5 = add i32 %r_V_3, i32 %r_V_7"   --->   Operation 193 'add' 'add_ln1245_5' <Predicate = true> <Delay = 1.54> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 194 [1/1] (1.91ns)   --->   "%add_ln1245_6 = add i32 %add_ln1245_5, i32 %add_ln1245_4"   --->   Operation 194 'add' 'add_ln1245_6' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.91>
ST_7 : Operation 195 [1/1] (0.00ns)   --->   "%innerP_V = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %add_ln1245_6, i32 0"   --->   Operation 195 'bitconcatenate' 'innerP_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 196 [1/1] (1.91ns)   --->   "%icmp_ln1551 = icmp_eq  i32 %add_ln1245_6, i32 0"   --->   Operation 196 'icmp' 'icmp_ln1551' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 197 [1/1] (1.14ns)   --->   "%br_ln48 = br i1 %icmp_ln1551, void %_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i, void %_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_fmod_rem_quo_remainder_divide_apfixed.h:48]   --->   Operation 197 'br' 'br_ln48' <Predicate = true> <Delay = 1.14>
ST_7 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln712 = zext i64 %innerP_V"   --->   Operation 198 'zext' 'zext_ln712' <Predicate = (!icmp_ln1551)> <Delay = 0.00>
ST_7 : Operation 199 [69/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 199 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.91>
ST_8 : Operation 200 [68/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 200 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.91>
ST_9 : Operation 201 [67/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 201 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.91>
ST_10 : Operation 202 [66/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 202 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.91>
ST_11 : Operation 203 [65/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 203 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.91>
ST_12 : Operation 204 [64/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 204 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.91>
ST_13 : Operation 205 [63/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 205 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.91>
ST_14 : Operation 206 [62/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 206 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.91>
ST_15 : Operation 207 [1/1] (0.00ns)   --->   "%mu_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %mu"   --->   Operation 207 'read' 'mu_read' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 208 [61/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 208 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.91>
ST_16 : Operation 209 [60/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 209 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.91>
ST_17 : Operation 210 [59/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 210 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.91>
ST_18 : Operation 211 [58/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 211 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.91>
ST_19 : Operation 212 [57/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 212 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.91>
ST_20 : Operation 213 [56/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 213 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.91>
ST_21 : Operation 214 [55/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 214 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.91>
ST_22 : Operation 215 [54/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 215 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 3.91>
ST_23 : Operation 216 [53/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 216 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 3.91>
ST_24 : Operation 217 [52/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 217 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 3.91>
ST_25 : Operation 218 [51/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 218 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 3.91>
ST_26 : Operation 219 [50/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 219 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 3.91>
ST_27 : Operation 220 [49/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 220 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 3.91>
ST_28 : Operation 221 [48/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 221 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 3.91>
ST_29 : Operation 222 [47/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 222 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 3.91>
ST_30 : Operation 223 [46/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 223 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 3.91>
ST_31 : Operation 224 [45/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 224 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 3.91>
ST_32 : Operation 225 [44/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 225 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 3.91>
ST_33 : Operation 226 [43/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 226 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 3.91>
ST_34 : Operation 227 [42/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 227 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 3.91>
ST_35 : Operation 228 [41/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 228 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 3.91>
ST_36 : Operation 229 [40/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 229 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 3.91>
ST_37 : Operation 230 [39/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 230 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 3.91>
ST_38 : Operation 231 [38/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 231 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 3.91>
ST_39 : Operation 232 [37/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 232 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 3.91>
ST_40 : Operation 233 [36/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 233 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 3.91>
ST_41 : Operation 234 [35/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 234 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 3.91>
ST_42 : Operation 235 [34/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 235 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 3.91>
ST_43 : Operation 236 [33/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 236 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 3.91>
ST_44 : Operation 237 [32/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 237 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 3.91>
ST_45 : Operation 238 [31/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 238 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 3.91>
ST_46 : Operation 239 [30/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 239 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 3.91>
ST_47 : Operation 240 [29/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 240 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 3.91>
ST_48 : Operation 241 [28/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 241 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 3.91>
ST_49 : Operation 242 [27/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 242 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 3.91>
ST_50 : Operation 243 [26/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 243 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 3.91>
ST_51 : Operation 244 [25/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 244 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 3.91>
ST_52 : Operation 245 [24/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 245 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 3.91>
ST_53 : Operation 246 [23/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 246 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 3.91>
ST_54 : Operation 247 [22/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 247 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 3.91>
ST_55 : Operation 248 [21/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 248 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 3.91>
ST_56 : Operation 249 [20/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 249 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 3.91>
ST_57 : Operation 250 [19/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 250 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 3.91>
ST_58 : Operation 251 [18/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 251 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 3.91>
ST_59 : Operation 252 [17/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 252 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 3.91>
ST_60 : Operation 253 [16/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 253 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 3.91>
ST_61 : Operation 254 [15/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 254 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 3.91>
ST_62 : Operation 255 [14/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 255 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 3.91>
ST_63 : Operation 256 [13/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 256 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 3.91>
ST_64 : Operation 257 [12/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 257 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 3.91>
ST_65 : Operation 258 [11/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 258 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 3.91>
ST_66 : Operation 259 [10/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 259 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 3.91>
ST_67 : Operation 260 [9/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 260 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 4.76>
ST_68 : Operation 261 [1/1] (0.00ns)   --->   "%sext_ln1169_1 = sext i16 %r_V_4"   --->   Operation 261 'sext' 'sext_ln1169_1' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 262 [1/1] (0.00ns)   --->   "%lms_weights_imag_V_1_load = load i64 %lms_weights_imag_V_1"   --->   Operation 262 'load' 'lms_weights_imag_V_1_load' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 263 [1/1] (0.00ns)   --->   "%sext_ln1171_5 = sext i64 %lms_weights_imag_V_1_load"   --->   Operation 263 'sext' 'sext_ln1171_5' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 264 [1/1] (0.00ns)   --->   "%sext_ln1171_11 = sext i64 %lms_weights_imag_V_1_load"   --->   Operation 264 'sext' 'sext_ln1171_11' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 265 [1/1] (0.00ns)   --->   "%sext_ln1171_12 = sext i16 %r_V_6"   --->   Operation 265 'sext' 'sext_ln1171_12' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 266 [2/2] (4.76ns)   --->   "%mul_ln1171_5 = mul i79 %sext_ln1171_11, i79 %sext_ln1171_12"   --->   Operation 266 'mul' 'mul_ln1171_5' <Predicate = true> <Delay = 4.76> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 1> <II = 1> <Delay = 4.76> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 267 [2/2] (4.76ns)   --->   "%mul_ln1171_6 = mul i80 %sext_ln1171_5, i80 %sext_ln1169_1"   --->   Operation 267 'mul' 'mul_ln1171_6' <Predicate = true> <Delay = 4.76> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 1> <II = 1> <Delay = 4.76> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 268 [8/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 268 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 4.76>
ST_69 : Operation 269 [1/1] (0.00ns)   --->   "%lms_weights_real_V_1_load = load i64 %lms_weights_real_V_1"   --->   Operation 269 'load' 'lms_weights_real_V_1_load' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 270 [1/1] (0.00ns)   --->   "%sext_ln1171_1 = sext i64 %lms_weights_real_V_1_load"   --->   Operation 270 'sext' 'sext_ln1171_1' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 271 [2/2] (4.76ns)   --->   "%mul_ln1171_4 = mul i80 %sext_ln1171_1, i80 %sext_ln1169_1"   --->   Operation 271 'mul' 'mul_ln1171_4' <Predicate = true> <Delay = 4.76> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 1> <II = 1> <Delay = 4.76> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 272 [1/1] (0.00ns)   --->   "%sext_ln1171_6 = sext i16 %r_V_6"   --->   Operation 272 'sext' 'sext_ln1171_6' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 273 [1/2] (4.76ns)   --->   "%mul_ln1171_5 = mul i79 %sext_ln1171_11, i79 %sext_ln1171_12"   --->   Operation 273 'mul' 'mul_ln1171_5' <Predicate = true> <Delay = 4.76> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 1> <II = 1> <Delay = 4.76> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 274 [1/2] (4.76ns)   --->   "%mul_ln1171_6 = mul i80 %sext_ln1171_5, i80 %sext_ln1169_1"   --->   Operation 274 'mul' 'mul_ln1171_6' <Predicate = true> <Delay = 4.76> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 1> <II = 1> <Delay = 4.76> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 275 [2/2] (4.76ns)   --->   "%mul_ln1171_7 = mul i80 %sext_ln1171_1, i80 %sext_ln1171_6"   --->   Operation 275 'mul' 'mul_ln1171_7' <Predicate = true> <Delay = 4.76> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 1> <II = 1> <Delay = 4.76> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 276 [1/1] (0.00ns)   --->   "%sext_ln1169_2 = sext i16 %aux_tmp_data_M_real_V"   --->   Operation 276 'sext' 'sext_ln1169_2' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 277 [1/1] (0.00ns)   --->   "%lms_weights_real_V_0_load = load i64 %lms_weights_real_V_0"   --->   Operation 277 'load' 'lms_weights_real_V_0_load' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 278 [1/1] (0.00ns)   --->   "%sext_ln1171_8 = sext i64 %lms_weights_real_V_0_load"   --->   Operation 278 'sext' 'sext_ln1171_8' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 279 [2/2] (4.76ns)   --->   "%mul_ln1171_8 = mul i80 %sext_ln1171_8, i80 %sext_ln1169_2"   --->   Operation 279 'mul' 'mul_ln1171_8' <Predicate = true> <Delay = 4.76> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 1> <II = 1> <Delay = 4.76> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 280 [1/1] (0.00ns)   --->   "%lms_weights_imag_V_0_load = load i64 %lms_weights_imag_V_0"   --->   Operation 280 'load' 'lms_weights_imag_V_0_load' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 281 [1/1] (0.00ns)   --->   "%sext_ln1171_9 = sext i64 %lms_weights_imag_V_0_load"   --->   Operation 281 'sext' 'sext_ln1171_9' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 282 [1/1] (0.00ns)   --->   "%sext_ln1171_13 = sext i64 %lms_weights_imag_V_0_load"   --->   Operation 282 'sext' 'sext_ln1171_13' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 283 [1/1] (0.00ns)   --->   "%sext_ln1171_10 = sext i16 %aux_tmp_data_M_imag_V"   --->   Operation 283 'sext' 'sext_ln1171_10' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 284 [1/1] (0.00ns)   --->   "%sext_ln1171_14 = sext i16 %aux_tmp_data_M_imag_V"   --->   Operation 284 'sext' 'sext_ln1171_14' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 285 [2/2] (4.76ns)   --->   "%mul_ln1171_9 = mul i79 %sext_ln1171_13, i79 %sext_ln1171_14"   --->   Operation 285 'mul' 'mul_ln1171_9' <Predicate = true> <Delay = 4.76> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 1> <II = 1> <Delay = 4.76> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 286 [2/2] (4.76ns)   --->   "%mul_ln1171_10 = mul i80 %sext_ln1171_9, i80 %sext_ln1169_2"   --->   Operation 286 'mul' 'mul_ln1171_10' <Predicate = true> <Delay = 4.76> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 1> <II = 1> <Delay = 4.76> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 287 [2/2] (4.76ns)   --->   "%mul_ln1171_11 = mul i80 %sext_ln1171_8, i80 %sext_ln1171_10"   --->   Operation 287 'mul' 'mul_ln1171_11' <Predicate = true> <Delay = 4.76> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 1> <II = 1> <Delay = 4.76> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 288 [7/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 288 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 4.76>
ST_70 : Operation 289 [1/2] (4.76ns)   --->   "%mul_ln1171_4 = mul i80 %sext_ln1171_1, i80 %sext_ln1169_1"   --->   Operation 289 'mul' 'mul_ln1171_4' <Predicate = true> <Delay = 4.76> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 1> <II = 1> <Delay = 4.76> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 290 [1/1] (2.99ns)   --->   "%sub_ln1171_1 = sub i79 0, i79 %mul_ln1171_5"   --->   Operation 290 'sub' 'sub_ln1171_1' <Predicate = true> <Delay = 2.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 291 [1/2] (4.76ns)   --->   "%mul_ln1171_7 = mul i80 %sext_ln1171_1, i80 %sext_ln1171_6"   --->   Operation 291 'mul' 'mul_ln1171_7' <Predicate = true> <Delay = 4.76> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 1> <II = 1> <Delay = 4.76> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 292 [1/2] (4.76ns)   --->   "%mul_ln1171_8 = mul i80 %sext_ln1171_8, i80 %sext_ln1169_2"   --->   Operation 292 'mul' 'mul_ln1171_8' <Predicate = true> <Delay = 4.76> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 1> <II = 1> <Delay = 4.76> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 293 [1/2] (4.76ns)   --->   "%mul_ln1171_9 = mul i79 %sext_ln1171_13, i79 %sext_ln1171_14"   --->   Operation 293 'mul' 'mul_ln1171_9' <Predicate = true> <Delay = 4.76> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 1> <II = 1> <Delay = 4.76> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 294 [1/2] (4.76ns)   --->   "%mul_ln1171_10 = mul i80 %sext_ln1171_9, i80 %sext_ln1169_2"   --->   Operation 294 'mul' 'mul_ln1171_10' <Predicate = true> <Delay = 4.76> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 1> <II = 1> <Delay = 4.76> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 295 [1/2] (4.76ns)   --->   "%mul_ln1171_11 = mul i80 %sext_ln1171_8, i80 %sext_ln1171_10"   --->   Operation 295 'mul' 'mul_ln1171_11' <Predicate = true> <Delay = 4.76> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 1> <II = 1> <Delay = 4.76> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 296 [6/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 296 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 3.91>
ST_71 : Operation 297 [1/1] (0.00ns)   --->   "%sext_ln712_1 = sext i80 %mul_ln1171_4"   --->   Operation 297 'sext' 'sext_ln712_1' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 298 [1/1] (0.00ns)   --->   "%sext_ln1246_1 = sext i79 %sub_ln1171_1"   --->   Operation 298 'sext' 'sext_ln1246_1' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 299 [1/1] (3.01ns)   --->   "%sub_ln1246_1 = sub i81 %sext_ln712_1, i81 %sext_ln1246_1"   --->   Operation 299 'sub' 'sub_ln1246_1' <Predicate = true> <Delay = 3.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 300 [1/1] (0.00ns)   --->   "%trunc_ln1245_2 = trunc i81 %sub_ln1246_1"   --->   Operation 300 'trunc' 'trunc_ln1245_2' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 301 [1/1] (3.01ns)   --->   "%sub_ln1245_1 = sub i80 %mul_ln1171_7, i80 %mul_ln1171_6"   --->   Operation 301 'sub' 'sub_ln1245_1' <Predicate = true> <Delay = 3.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 302 [1/1] (0.00ns)   --->   "%trunc_ln1245_3 = trunc i80 %sub_ln1245_1"   --->   Operation 302 'trunc' 'trunc_ln1245_3' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 303 [1/1] (2.99ns)   --->   "%sub_ln1171_2 = sub i79 0, i79 %mul_ln1171_9"   --->   Operation 303 'sub' 'sub_ln1171_2' <Predicate = true> <Delay = 2.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 304 [1/1] (3.01ns)   --->   "%sub_ln1245_2 = sub i80 %mul_ln1171_11, i80 %mul_ln1171_10"   --->   Operation 304 'sub' 'sub_ln1245_2' <Predicate = true> <Delay = 3.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 305 [1/1] (0.00ns)   --->   "%trunc_ln1245_5 = trunc i80 %sub_ln1245_2"   --->   Operation 305 'trunc' 'trunc_ln1245_5' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 306 [5/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 306 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 4.82>
ST_72 : Operation 307 [1/1] (0.00ns)   --->   "%sext_ln712_2 = sext i64 %select_ln384_1"   --->   Operation 307 'sext' 'sext_ln712_2' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 308 [1/1] (3.03ns)   --->   "%add_ln1245 = add i81 %sub_ln1246_1, i81 %sext_ln712_2"   --->   Operation 308 'add' 'add_ln1245' <Predicate = true> <Delay = 3.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 309 [1/1] (0.00ns)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i81.i32, i81 %add_ln1245, i32 80"   --->   Operation 309 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 310 [1/1] (2.64ns)   --->   "%add_ln712 = add i64 %trunc_ln1245_2, i64 %select_ln384_1"   --->   Operation 310 'add' 'add_ln712' <Predicate = true> <Delay = 2.64> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 311 [1/1] (0.00ns)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln712, i32 63"   --->   Operation 311 'bitselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 312 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i17 @_ssdm_op_PartSelect.i17.i81.i32.i32, i81 %add_ln1245, i32 64, i32 80"   --->   Operation 312 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 313 [1/1] (1.78ns)   --->   "%icmp_ln777_3 = icmp_ne  i17 %tmp_4, i17 0"   --->   Operation 313 'icmp' 'icmp_ln777_3' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 314 [1/1] (1.78ns)   --->   "%icmp_ln795_2 = icmp_ne  i17 %tmp_4, i17 131071"   --->   Operation 314 'icmp' 'icmp_ln795_2' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 315 [1/1] (0.00ns)   --->   "%sext_ln712_3 = sext i64 %select_ln384_3"   --->   Operation 315 'sext' 'sext_ln712_3' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 316 [1/1] (0.00ns)   --->   "%sext_ln1245 = sext i80 %sub_ln1245_1"   --->   Operation 316 'sext' 'sext_ln1245' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 317 [1/1] (3.01ns)   --->   "%add_ln1245_1 = add i81 %sext_ln1245, i81 %sext_ln712_3"   --->   Operation 317 'add' 'add_ln1245_1' <Predicate = true> <Delay = 3.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 318 [1/1] (0.00ns)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i81.i32, i81 %add_ln1245_1, i32 80"   --->   Operation 318 'bitselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 319 [1/1] (2.64ns)   --->   "%add_ln712_1 = add i64 %trunc_ln1245_3, i64 %select_ln384_3"   --->   Operation 319 'add' 'add_ln712_1' <Predicate = true> <Delay = 2.64> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 320 [1/1] (0.00ns)   --->   "%tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln712_1, i32 63"   --->   Operation 320 'bitselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 321 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i17 @_ssdm_op_PartSelect.i17.i81.i32.i32, i81 %add_ln1245_1, i32 64, i32 80"   --->   Operation 321 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 322 [1/1] (1.78ns)   --->   "%icmp_ln777_4 = icmp_ne  i17 %tmp_5, i17 0"   --->   Operation 322 'icmp' 'icmp_ln777_4' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 323 [1/1] (1.78ns)   --->   "%icmp_ln795_3 = icmp_ne  i17 %tmp_5, i17 131071"   --->   Operation 323 'icmp' 'icmp_ln795_3' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 324 [1/1] (0.00ns)   --->   "%sext_ln712_4 = sext i80 %mul_ln1171_8"   --->   Operation 324 'sext' 'sext_ln712_4' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 325 [1/1] (0.00ns)   --->   "%sext_ln1246_2 = sext i79 %sub_ln1171_2"   --->   Operation 325 'sext' 'sext_ln1246_2' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 326 [1/1] (3.01ns)   --->   "%sub_ln1246_2 = sub i81 %sext_ln712_4, i81 %sext_ln1246_2"   --->   Operation 326 'sub' 'sub_ln1246_2' <Predicate = true> <Delay = 3.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 327 [1/1] (0.00ns)   --->   "%trunc_ln1245_4 = trunc i81 %sub_ln1246_2"   --->   Operation 327 'trunc' 'trunc_ln1245_4' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 328 [4/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 328 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 4.89>
ST_73 : Operation 329 [1/1] (0.00ns) (grouped into LUT with out node and_ln794_2)   --->   "%or_ln794_2 = or i1 %tmp_15, i1 %icmp_ln777_3"   --->   Operation 329 'or' 'or_ln794_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node and_ln794_2)   --->   "%xor_ln794_4 = xor i1 %tmp_14, i1 1"   --->   Operation 330 'xor' 'xor_ln794_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 331 [1/1] (0.71ns) (out node of the LUT)   --->   "%and_ln794_2 = and i1 %or_ln794_2, i1 %xor_ln794_4"   --->   Operation 331 'and' 'and_ln794_2' <Predicate = true> <Delay = 0.71> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node select_ln384_5)   --->   "%xor_ln795_2 = xor i1 %tmp_15, i1 1"   --->   Operation 332 'xor' 'xor_ln795_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node select_ln384_5)   --->   "%or_ln795_2 = or i1 %icmp_ln795_2, i1 %xor_ln795_2"   --->   Operation 333 'or' 'or_ln795_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node select_ln384_5)   --->   "%and_ln795_4 = and i1 %or_ln795_2, i1 %tmp_14"   --->   Operation 334 'and' 'and_ln795_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node select_ln384_5)   --->   "%select_ln384_4 = select i1 %and_ln794_2, i64 9223372036854775807, i64 9223372036854775808"   --->   Operation 335 'select' 'select_ln384_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_73 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node select_ln384_5)   --->   "%or_ln384_2 = or i1 %and_ln794_2, i1 %and_ln795_4"   --->   Operation 336 'or' 'or_ln384_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 337 [1/1] (1.14ns) (out node of the LUT)   --->   "%select_ln384_5 = select i1 %or_ln384_2, i64 %select_ln384_4, i64 %add_ln712"   --->   Operation 337 'select' 'select_ln384_5' <Predicate = true> <Delay = 1.14> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_73 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node and_ln794_3)   --->   "%or_ln794_5 = or i1 %tmp_17, i1 %icmp_ln777_4"   --->   Operation 338 'or' 'or_ln794_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 339 [1/1] (0.00ns) (grouped into LUT with out node and_ln794_3)   --->   "%xor_ln794_7 = xor i1 %tmp_16, i1 1"   --->   Operation 339 'xor' 'xor_ln794_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 340 [1/1] (0.71ns) (out node of the LUT)   --->   "%and_ln794_3 = and i1 %or_ln794_5, i1 %xor_ln794_7"   --->   Operation 340 'and' 'and_ln794_3' <Predicate = true> <Delay = 0.71> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 341 [1/1] (0.00ns) (grouped into LUT with out node select_ln384_7)   --->   "%xor_ln795_3 = xor i1 %tmp_17, i1 1"   --->   Operation 341 'xor' 'xor_ln795_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node select_ln384_7)   --->   "%or_ln795_3 = or i1 %icmp_ln795_3, i1 %xor_ln795_3"   --->   Operation 342 'or' 'or_ln795_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node select_ln384_7)   --->   "%and_ln795_5 = and i1 %or_ln795_3, i1 %tmp_16"   --->   Operation 343 'and' 'and_ln795_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node select_ln384_7)   --->   "%select_ln384_6 = select i1 %and_ln794_3, i64 9223372036854775807, i64 9223372036854775808"   --->   Operation 344 'select' 'select_ln384_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_73 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node select_ln384_7)   --->   "%or_ln384_3 = or i1 %and_ln794_3, i1 %and_ln795_5"   --->   Operation 345 'or' 'or_ln384_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 346 [1/1] (1.14ns) (out node of the LUT)   --->   "%select_ln384_7 = select i1 %or_ln384_3, i64 %select_ln384_6, i64 %add_ln712_1"   --->   Operation 346 'select' 'select_ln384_7' <Predicate = true> <Delay = 1.14> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_73 : Operation 347 [1/1] (0.00ns)   --->   "%sext_ln712_5 = sext i64 %select_ln384_5"   --->   Operation 347 'sext' 'sext_ln712_5' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 348 [1/1] (3.03ns)   --->   "%add_ln1245_2 = add i81 %sub_ln1246_2, i81 %sext_ln712_5"   --->   Operation 348 'add' 'add_ln1245_2' <Predicate = true> <Delay = 3.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 349 [1/1] (0.00ns)   --->   "%tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i81.i32, i81 %add_ln1245_2, i32 80"   --->   Operation 349 'bitselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 350 [1/1] (2.64ns)   --->   "%add_ln712_2 = add i64 %trunc_ln1245_4, i64 %select_ln384_5"   --->   Operation 350 'add' 'add_ln712_2' <Predicate = true> <Delay = 2.64> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 351 [1/1] (0.00ns)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln712_2, i32 63"   --->   Operation 351 'bitselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 352 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i17 @_ssdm_op_PartSelect.i17.i81.i32.i32, i81 %add_ln1245_2, i32 64, i32 80"   --->   Operation 352 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 353 [1/1] (0.00ns)   --->   "%sext_ln712_6 = sext i64 %select_ln384_7"   --->   Operation 353 'sext' 'sext_ln712_6' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 354 [1/1] (0.00ns)   --->   "%sext_ln1245_1 = sext i80 %sub_ln1245_2"   --->   Operation 354 'sext' 'sext_ln1245_1' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 355 [1/1] (3.01ns)   --->   "%add_ln1245_3 = add i81 %sext_ln1245_1, i81 %sext_ln712_6"   --->   Operation 355 'add' 'add_ln1245_3' <Predicate = true> <Delay = 3.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 356 [1/1] (0.00ns)   --->   "%tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i81.i32, i81 %add_ln1245_3, i32 80"   --->   Operation 356 'bitselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 357 [1/1] (2.64ns)   --->   "%add_ln712_3 = add i64 %trunc_ln1245_5, i64 %select_ln384_7"   --->   Operation 357 'add' 'add_ln712_3' <Predicate = true> <Delay = 2.64> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 358 [1/1] (0.00ns)   --->   "%tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln712_3, i32 63"   --->   Operation 358 'bitselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 359 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i17 @_ssdm_op_PartSelect.i17.i81.i32.i32, i81 %add_ln1245_3, i32 64, i32 80"   --->   Operation 359 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 360 [3/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 360 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 3.91>
ST_74 : Operation 361 [1/1] (1.78ns)   --->   "%icmp_ln777_2 = icmp_ne  i17 %tmp_6, i17 0"   --->   Operation 361 'icmp' 'icmp_ln777_2' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node and_ln794_4)   --->   "%or_ln794_6 = or i1 %tmp_19, i1 %icmp_ln777_2"   --->   Operation 362 'or' 'or_ln794_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 363 [1/1] (0.00ns) (grouped into LUT with out node and_ln794_4)   --->   "%xor_ln794_8 = xor i1 %tmp_18, i1 1"   --->   Operation 363 'xor' 'xor_ln794_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 364 [1/1] (0.71ns) (out node of the LUT)   --->   "%and_ln794_4 = and i1 %or_ln794_6, i1 %xor_ln794_8"   --->   Operation 364 'and' 'and_ln794_4' <Predicate = true> <Delay = 0.71> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 365 [1/1] (0.00ns) (grouped into LUT with out node rhs)   --->   "%xor_ln795_4 = xor i1 %tmp_19, i1 1"   --->   Operation 365 'xor' 'xor_ln795_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 366 [1/1] (1.78ns)   --->   "%icmp_ln795_4 = icmp_ne  i17 %tmp_6, i17 131071"   --->   Operation 366 'icmp' 'icmp_ln795_4' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 367 [1/1] (0.00ns) (grouped into LUT with out node rhs)   --->   "%or_ln795_4 = or i1 %icmp_ln795_4, i1 %xor_ln795_4"   --->   Operation 367 'or' 'or_ln795_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 368 [1/1] (0.00ns) (grouped into LUT with out node rhs)   --->   "%and_ln795_6 = and i1 %or_ln795_4, i1 %tmp_18"   --->   Operation 368 'and' 'and_ln795_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 369 [1/1] (0.00ns) (grouped into LUT with out node rhs)   --->   "%select_ln384_8 = select i1 %and_ln794_4, i64 9223372036854775807, i64 9223372036854775808"   --->   Operation 369 'select' 'select_ln384_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_74 : Operation 370 [1/1] (0.00ns) (grouped into LUT with out node rhs)   --->   "%or_ln384_4 = or i1 %and_ln794_4, i1 %and_ln795_6"   --->   Operation 370 'or' 'or_ln384_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 371 [1/1] (1.14ns) (out node of the LUT)   --->   "%rhs = select i1 %or_ln384_4, i64 %select_ln384_8, i64 %add_ln712_2"   --->   Operation 371 'select' 'rhs' <Predicate = true> <Delay = 1.14> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_74 : Operation 372 [1/1] (1.78ns)   --->   "%icmp_ln777_5 = icmp_ne  i17 %tmp_7, i17 0"   --->   Operation 372 'icmp' 'icmp_ln777_5' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 373 [1/1] (0.00ns) (grouped into LUT with out node and_ln794_5)   --->   "%or_ln794_7 = or i1 %tmp_21, i1 %icmp_ln777_5"   --->   Operation 373 'or' 'or_ln794_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 374 [1/1] (0.00ns) (grouped into LUT with out node and_ln794_5)   --->   "%xor_ln794_9 = xor i1 %tmp_20, i1 1"   --->   Operation 374 'xor' 'xor_ln794_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 375 [1/1] (0.71ns) (out node of the LUT)   --->   "%and_ln794_5 = and i1 %or_ln794_7, i1 %xor_ln794_9"   --->   Operation 375 'and' 'and_ln794_5' <Predicate = true> <Delay = 0.71> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node rhs_1)   --->   "%xor_ln795_5 = xor i1 %tmp_21, i1 1"   --->   Operation 376 'xor' 'xor_ln795_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 377 [1/1] (1.78ns)   --->   "%icmp_ln795_5 = icmp_ne  i17 %tmp_7, i17 131071"   --->   Operation 377 'icmp' 'icmp_ln795_5' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node rhs_1)   --->   "%or_ln795_5 = or i1 %icmp_ln795_5, i1 %xor_ln795_5"   --->   Operation 378 'or' 'or_ln795_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node rhs_1)   --->   "%and_ln795_7 = and i1 %or_ln795_5, i1 %tmp_20"   --->   Operation 379 'and' 'and_ln795_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node rhs_1)   --->   "%select_ln384_10 = select i1 %and_ln794_5, i64 9223372036854775807, i64 9223372036854775808"   --->   Operation 380 'select' 'select_ln384_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_74 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node rhs_1)   --->   "%or_ln384_5 = or i1 %and_ln794_5, i1 %and_ln795_7"   --->   Operation 381 'or' 'or_ln384_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 382 [1/1] (1.14ns) (out node of the LUT)   --->   "%rhs_1 = select i1 %or_ln384_5, i64 %select_ln384_10, i64 %add_ln712_3"   --->   Operation 382 'select' 'rhs_1' <Predicate = true> <Delay = 1.14> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_74 : Operation 383 [2/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 383 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 4.55>
ST_75 : Operation 384 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 2, i32 0, i32 0, void @empty_1"   --->   Operation 384 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 385 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_3"   --->   Operation 385 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 386 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 386 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 387 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %main_in_V_data_V, i4 %main_in_V_keep_V, i4 %main_in_V_strb_V, i1 %main_in_V_last_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 387 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 388 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %main_in_V_data_V"   --->   Operation 388 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 389 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %main_in_V_keep_V"   --->   Operation 389 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 390 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %main_in_V_strb_V"   --->   Operation 390 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 391 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %main_in_V_last_V"   --->   Operation 391 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 392 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %aux_in_V_data_V, i4 %aux_in_V_keep_V, i4 %aux_in_V_strb_V, i1 %aux_in_V_last_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 392 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 393 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %aux_in_V_data_V"   --->   Operation 393 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 394 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %aux_in_V_keep_V"   --->   Operation 394 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 395 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %aux_in_V_strb_V"   --->   Operation 395 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 396 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %aux_in_V_last_V"   --->   Operation 396 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 397 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_V_data_V, i4 %output_V_keep_V, i4 %output_V_strb_V, i1 %output_V_last_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 397 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 398 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_V_data_V"   --->   Operation 398 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 399 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %output_V_keep_V"   --->   Operation 399 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 400 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %output_V_strb_V"   --->   Operation 400 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 401 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_V_last_V"   --->   Operation 401 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 402 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %mu"   --->   Operation 402 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 403 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mu, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 403 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 404 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%trunc_ln737 = trunc i32 %p_0"   --->   Operation 404 'trunc' 'trunc_ln737' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 405 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%lhs = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i16.i32, i16 %trunc_ln737, i32 0"   --->   Operation 405 'bitconcatenate' 'lhs' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 406 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%sext_ln1246_3 = sext i48 %lhs"   --->   Operation 406 'sext' 'sext_ln1246_3' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 407 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%sext_ln712_7 = sext i64 %rhs"   --->   Operation 407 'sext' 'sext_ln712_7' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 408 [1/1] (2.64ns) (out node of the LUT)   --->   "%ret_V = sub i65 %sext_ln1246_3, i65 %sext_ln712_7"   --->   Operation 408 'sub' 'ret_V' <Predicate = true> <Delay = 2.64> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 409 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %ret_V, i32 64"   --->   Operation 409 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 410 [1/1] (0.00ns) (grouped into LUT with out node error_real_V)   --->   "%p_Val2_1 = trunc i65 %ret_V"   --->   Operation 410 'trunc' 'p_Val2_1' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 411 [1/1] (0.00ns)   --->   "%p_Result_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %ret_V, i32 63"   --->   Operation 411 'bitselect' 'p_Result_4' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 412 [1/1] (0.71ns)   --->   "%xor_ln794 = xor i1 %p_Result_s, i1 1"   --->   Operation 412 'xor' 'xor_ln794' <Predicate = true> <Delay = 0.71> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 413 [1/1] (0.00ns) (grouped into LUT with out node error_real_V)   --->   "%overflow = and i1 %p_Result_4, i1 %xor_ln794"   --->   Operation 413 'and' 'overflow' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 414 [1/1] (0.00ns) (grouped into LUT with out node error_real_V)   --->   "%xor_ln340 = xor i1 %p_Result_s, i1 %p_Result_4"   --->   Operation 414 'xor' 'xor_ln340' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 415 [1/1] (0.00ns) (grouped into LUT with out node error_real_V)   --->   "%select_ln384_12 = select i1 %overflow, i64 9223372036854775807, i64 9223372036854775808"   --->   Operation 415 'select' 'select_ln384_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 416 [1/1] (1.14ns) (out node of the LUT)   --->   "%error_real_V = select i1 %xor_ln340, i64 %select_ln384_12, i64 %p_Val2_1"   --->   Operation 416 'select' 'error_real_V' <Predicate = true> <Delay = 1.14> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node ret_V_1)   --->   "%tmp_13 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %p_0, i32 16, i32 31"   --->   Operation 417 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 418 [1/1] (0.00ns) (grouped into LUT with out node ret_V_1)   --->   "%lhs_2 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i16.i32, i16 %tmp_13, i32 0"   --->   Operation 418 'bitconcatenate' 'lhs_2' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 419 [1/1] (0.00ns) (grouped into LUT with out node ret_V_1)   --->   "%sext_ln1246_4 = sext i48 %lhs_2"   --->   Operation 419 'sext' 'sext_ln1246_4' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 420 [1/1] (0.00ns) (grouped into LUT with out node ret_V_1)   --->   "%sext_ln712_8 = sext i64 %rhs_1"   --->   Operation 420 'sext' 'sext_ln712_8' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 421 [1/1] (2.64ns) (out node of the LUT)   --->   "%ret_V_1 = sub i65 %sext_ln1246_4, i65 %sext_ln712_8"   --->   Operation 421 'sub' 'ret_V_1' <Predicate = true> <Delay = 2.64> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 422 [1/1] (0.00ns)   --->   "%p_Result_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %ret_V_1, i32 64"   --->   Operation 422 'bitselect' 'p_Result_5' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 423 [1/1] (0.00ns) (grouped into LUT with out node error_imag_V)   --->   "%p_Val2_3 = trunc i65 %ret_V_1"   --->   Operation 423 'trunc' 'p_Val2_3' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 424 [1/1] (0.00ns)   --->   "%p_Result_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %ret_V_1, i32 63"   --->   Operation 424 'bitselect' 'p_Result_6' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 425 [1/1] (0.71ns)   --->   "%xor_ln794_1 = xor i1 %p_Result_5, i1 1"   --->   Operation 425 'xor' 'xor_ln794_1' <Predicate = true> <Delay = 0.71> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 426 [1/1] (0.00ns) (grouped into LUT with out node error_imag_V)   --->   "%overflow_1 = and i1 %p_Result_6, i1 %xor_ln794_1"   --->   Operation 426 'and' 'overflow_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 427 [1/1] (0.00ns) (grouped into LUT with out node error_imag_V)   --->   "%xor_ln340_1 = xor i1 %p_Result_5, i1 %p_Result_6"   --->   Operation 427 'xor' 'xor_ln340_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node error_imag_V)   --->   "%select_ln384_13 = select i1 %overflow_1, i64 9223372036854775807, i64 9223372036854775808"   --->   Operation 428 'select' 'select_ln384_13' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 429 [1/1] (1.14ns) (out node of the LUT)   --->   "%error_imag_V = select i1 %xor_ln340_1, i64 %select_ln384_13, i64 %p_Val2_3"   --->   Operation 429 'select' 'error_imag_V' <Predicate = true> <Delay = 1.14> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 430 [1/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 430 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 431 [1/1] (0.00ns)   --->   "%trunc_ln727 = trunc i65 %ret_V"   --->   Operation 431 'trunc' 'trunc_ln727' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 432 [1/1] (1.90ns)   --->   "%r = icmp_ne  i31 %trunc_ln727, i31 0"   --->   Operation 432 'icmp' 'r' <Predicate = true> <Delay = 1.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 433 [1/1] (0.00ns)   --->   "%trunc_ln727_1 = trunc i65 %ret_V_1"   --->   Operation 433 'trunc' 'trunc_ln727_1' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 434 [1/1] (1.90ns)   --->   "%r_1 = icmp_ne  i31 %trunc_ln727_1, i31 0"   --->   Operation 434 'icmp' 'r_1' <Predicate = true> <Delay = 1.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 4.76>
ST_76 : Operation 435 [1/1] (0.00ns)   --->   "%trunc_ln56 = trunc i64 %udiv_ln712" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_fmod_rem_quo_remainder_divide_apfixed.h:56]   --->   Operation 435 'trunc' 'trunc_ln56' <Predicate = (!icmp_ln1551)> <Delay = 0.00>
ST_76 : Operation 436 [1/1] (1.14ns)   --->   "%br_ln56 = br void %_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_fmod_rem_quo_remainder_divide_apfixed.h:56]   --->   Operation 436 'br' 'br_ln56' <Predicate = (!icmp_ln1551)> <Delay = 1.14>
ST_76 : Operation 437 [1/1] (0.00ns)   --->   "%p_Val2_4 = phi i64 %trunc_ln56, void %_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i, i64 0, void %_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i"   --->   Operation 437 'phi' 'p_Val2_4' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 438 [1/1] (0.00ns)   --->   "%trunc_ln755 = trunc i64 %p_Val2_4"   --->   Operation 438 'trunc' 'trunc_ln755' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 439 [1/1] (0.00ns)   --->   "%p_Result_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %p_Val2_4, i32 63"   --->   Operation 439 'bitselect' 'p_Result_7' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 440 [1/1] (1.10ns)   --->   "%select_ln340 = select i1 %p_Result_7, i63 9223372036854775807, i63 %trunc_ln755"   --->   Operation 440 'select' 'select_ln340' <Predicate = true> <Delay = 1.10> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_76 : Operation 441 [1/1] (0.00ns)   --->   "%conv7_i221_i = sext i64 %error_real_V"   --->   Operation 441 'sext' 'conv7_i221_i' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 442 [1/1] (0.00ns)   --->   "%conv7_i205_i = sext i64 %error_imag_V"   --->   Operation 442 'sext' 'conv7_i205_i' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 443 [2/2] (4.76ns)   --->   "%mul_ln1171_16 = mul i80 %conv7_i221_i, i80 %sext_ln1169_2"   --->   Operation 443 'mul' 'mul_ln1171_16' <Predicate = true> <Delay = 4.76> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 1> <II = 1> <Delay = 4.76> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 444 [2/2] (4.76ns)   --->   "%mul_ln1171_17 = mul i80 %conv7_i205_i, i80 %sext_ln1171_10"   --->   Operation 444 'mul' 'mul_ln1171_17' <Predicate = true> <Delay = 4.76> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 1> <II = 1> <Delay = 4.76> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 445 [2/2] (4.76ns)   --->   "%mul_ln1171_19 = mul i80 %conv7_i221_i, i80 %sext_ln1171_10"   --->   Operation 445 'mul' 'mul_ln1171_19' <Predicate = true> <Delay = 4.76> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 1> <II = 1> <Delay = 4.76> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 446 [2/2] (4.76ns)   --->   "%mul_ln1171_20 = mul i80 %conv7_i205_i, i80 %sext_ln1169_2"   --->   Operation 446 'mul' 'mul_ln1171_20' <Predicate = true> <Delay = 4.76> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 1> <II = 1> <Delay = 4.76> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 447 [2/2] (4.76ns)   --->   "%mul_ln1171_22 = mul i80 %conv7_i221_i, i80 %sext_ln1169_1"   --->   Operation 447 'mul' 'mul_ln1171_22' <Predicate = true> <Delay = 4.76> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 1> <II = 1> <Delay = 4.76> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 448 [2/2] (4.76ns)   --->   "%mul_ln1171_23 = mul i80 %conv7_i205_i, i80 %sext_ln1171_6"   --->   Operation 448 'mul' 'mul_ln1171_23' <Predicate = true> <Delay = 4.76> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 1> <II = 1> <Delay = 4.76> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 449 [2/2] (4.76ns)   --->   "%mul_ln1171_25 = mul i80 %conv7_i221_i, i80 %sext_ln1171_6"   --->   Operation 449 'mul' 'mul_ln1171_25' <Predicate = true> <Delay = 4.76> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 1> <II = 1> <Delay = 4.76> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 450 [2/2] (4.76ns)   --->   "%mul_ln1171_26 = mul i80 %conv7_i205_i, i80 %sext_ln1169_1"   --->   Operation 450 'mul' 'mul_ln1171_26' <Predicate = true> <Delay = 4.76> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 1> <II = 1> <Delay = 4.76> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 451 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_6)   --->   "%p_Val2_5 = partselect i16 @_ssdm_op_PartSelect.i16.i65.i32.i32, i65 %ret_V, i32 32, i32 47"   --->   Operation 451 'partselect' 'p_Val2_5' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 452 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_6)   --->   "%p_Result_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %ret_V, i32 31"   --->   Operation 452 'bitselect' 'p_Result_8' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 453 [1/1] (0.00ns) (grouped into LUT with out node carry_1)   --->   "%p_Result_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %ret_V, i32 47"   --->   Operation 453 'bitselect' 'p_Result_9' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 454 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_6)   --->   "%or_ln406 = or i1 %p_Result_s, i1 %r"   --->   Operation 454 'or' 'or_ln406' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 455 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_6)   --->   "%and_ln406 = and i1 %or_ln406, i1 %p_Result_8"   --->   Operation 455 'and' 'and_ln406' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 456 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_6)   --->   "%zext_ln415 = zext i1 %and_ln406"   --->   Operation 456 'zext' 'zext_ln415' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 457 [1/1] (1.63ns) (out node of the LUT)   --->   "%p_Val2_6 = add i16 %p_Val2_5, i16 %zext_ln415"   --->   Operation 457 'add' 'p_Val2_6' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 458 [1/1] (0.00ns)   --->   "%p_Result_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_6, i32 15"   --->   Operation 458 'bitselect' 'p_Result_10' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 459 [1/1] (0.00ns) (grouped into LUT with out node carry_1)   --->   "%xor_ln416 = xor i1 %p_Result_10, i1 1"   --->   Operation 459 'xor' 'xor_ln416' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 460 [1/1] (0.71ns) (out node of the LUT)   --->   "%carry_1 = and i1 %p_Result_9, i1 %xor_ln416"   --->   Operation 460 'and' 'carry_1' <Predicate = true> <Delay = 0.71> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 461 [1/1] (0.00ns)   --->   "%p_Result_s_18 = partselect i16 @_ssdm_op_PartSelect.i16.i65.i32.i32, i65 %ret_V, i32 49, i32 64"   --->   Operation 461 'partselect' 'p_Result_s_18' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 462 [1/1] (1.77ns)   --->   "%Range2_all_ones = icmp_eq  i16 %p_Result_s_18, i16 65535"   --->   Operation 462 'icmp' 'Range2_all_ones' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 463 [1/1] (0.00ns)   --->   "%p_Result_1 = partselect i17 @_ssdm_op_PartSelect.i17.i65.i32.i32, i65 %ret_V, i32 48, i32 64"   --->   Operation 463 'partselect' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 464 [1/1] (1.78ns)   --->   "%Range1_all_ones = icmp_eq  i17 %p_Result_1, i17 131071"   --->   Operation 464 'icmp' 'Range1_all_ones' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 465 [1/1] (1.78ns)   --->   "%Range1_all_zeros = icmp_eq  i17 %p_Result_1, i17 0"   --->   Operation 465 'icmp' 'Range1_all_zeros' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 466 [1/1] (0.00ns) (grouped into LUT with out node overflow_3)   --->   "%deleted_zeros = select i1 %carry_1, i1 %Range1_all_ones, i1 %Range1_all_zeros"   --->   Operation 466 'select' 'deleted_zeros' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_76 : Operation 467 [1/1] (0.00ns) (grouped into LUT with out node and_ln795)   --->   "%tmp_42 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %ret_V, i32 48"   --->   Operation 467 'bitselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 468 [1/1] (0.00ns) (grouped into LUT with out node and_ln795)   --->   "%xor_ln789 = xor i1 %tmp_42, i1 1"   --->   Operation 468 'xor' 'xor_ln789' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 469 [1/1] (0.00ns) (grouped into LUT with out node and_ln795)   --->   "%and_ln789 = and i1 %Range2_all_ones, i1 %xor_ln789"   --->   Operation 469 'and' 'and_ln789' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 470 [1/1] (0.00ns) (grouped into LUT with out node and_ln795)   --->   "%deleted_ones = select i1 %carry_1, i1 %and_ln789, i1 %Range1_all_ones"   --->   Operation 470 'select' 'deleted_ones' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_76 : Operation 471 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_6)   --->   "%and_ln790 = and i1 %carry_1, i1 %Range1_all_ones"   --->   Operation 471 'and' 'and_ln790' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 472 [1/1] (0.00ns) (grouped into LUT with out node overflow_3)   --->   "%xor_ln794_5 = xor i1 %deleted_zeros, i1 1"   --->   Operation 472 'xor' 'xor_ln794_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 473 [1/1] (0.00ns) (grouped into LUT with out node overflow_3)   --->   "%or_ln794_3 = or i1 %p_Result_10, i1 %xor_ln794_5"   --->   Operation 473 'or' 'or_ln794_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 474 [1/1] (0.72ns) (out node of the LUT)   --->   "%overflow_3 = and i1 %or_ln794_3, i1 %xor_ln794"   --->   Operation 474 'and' 'overflow_3' <Predicate = true> <Delay = 0.72> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 475 [1/1] (0.72ns) (out node of the LUT)   --->   "%and_ln795 = and i1 %p_Result_10, i1 %deleted_ones"   --->   Operation 475 'and' 'and_ln795' <Predicate = true> <Delay = 0.72> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 476 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_6)   --->   "%or_ln795_10 = or i1 %and_ln790, i1 %and_ln795"   --->   Operation 476 'or' 'or_ln795_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 477 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_6)   --->   "%xor_ln795_12 = xor i1 %or_ln795_10, i1 1"   --->   Operation 477 'xor' 'xor_ln795_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 478 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_6)   --->   "%underflow = and i1 %p_Result_s, i1 %xor_ln795_12"   --->   Operation 478 'and' 'underflow' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 479 [1/1] (0.00ns) (grouped into LUT with out node output_tmp_data_M_real_V)   --->   "%select_ln384_14 = select i1 %overflow_3, i16 32767, i16 32768"   --->   Operation 479 'select' 'select_ln384_14' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_76 : Operation 480 [1/1] (0.71ns) (out node of the LUT)   --->   "%or_ln384_6 = or i1 %overflow_3, i1 %underflow"   --->   Operation 480 'or' 'or_ln384_6' <Predicate = true> <Delay = 0.71> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 481 [1/1] (0.51ns) (out node of the LUT)   --->   "%output_tmp_data_M_real_V = select i1 %or_ln384_6, i16 %select_ln384_14, i16 %p_Val2_6"   --->   Operation 481 'select' 'output_tmp_data_M_real_V' <Predicate = true> <Delay = 0.51> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_76 : Operation 482 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9)   --->   "%p_Val2_8 = partselect i16 @_ssdm_op_PartSelect.i16.i65.i32.i32, i65 %ret_V_1, i32 32, i32 47"   --->   Operation 482 'partselect' 'p_Val2_8' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 483 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9)   --->   "%p_Result_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %ret_V_1, i32 31"   --->   Operation 483 'bitselect' 'p_Result_11' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 484 [1/1] (0.00ns) (grouped into LUT with out node carry_3)   --->   "%p_Result_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %ret_V_1, i32 47"   --->   Operation 484 'bitselect' 'p_Result_12' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 485 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9)   --->   "%or_ln406_1 = or i1 %p_Result_5, i1 %r_1"   --->   Operation 485 'or' 'or_ln406_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 486 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9)   --->   "%and_ln406_1 = and i1 %or_ln406_1, i1 %p_Result_11"   --->   Operation 486 'and' 'and_ln406_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 487 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9)   --->   "%zext_ln415_1 = zext i1 %and_ln406_1"   --->   Operation 487 'zext' 'zext_ln415_1' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 488 [1/1] (1.63ns) (out node of the LUT)   --->   "%p_Val2_9 = add i16 %p_Val2_8, i16 %zext_ln415_1"   --->   Operation 488 'add' 'p_Val2_9' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 489 [1/1] (0.00ns)   --->   "%p_Result_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_9, i32 15"   --->   Operation 489 'bitselect' 'p_Result_13' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 490 [1/1] (0.00ns) (grouped into LUT with out node carry_3)   --->   "%xor_ln416_1 = xor i1 %p_Result_13, i1 1"   --->   Operation 490 'xor' 'xor_ln416_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 491 [1/1] (0.71ns) (out node of the LUT)   --->   "%carry_3 = and i1 %p_Result_12, i1 %xor_ln416_1"   --->   Operation 491 'and' 'carry_3' <Predicate = true> <Delay = 0.71> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 492 [1/1] (0.00ns)   --->   "%p_Result_2 = partselect i16 @_ssdm_op_PartSelect.i16.i65.i32.i32, i65 %ret_V_1, i32 49, i32 64"   --->   Operation 492 'partselect' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 493 [1/1] (1.77ns)   --->   "%Range2_all_ones_1 = icmp_eq  i16 %p_Result_2, i16 65535"   --->   Operation 493 'icmp' 'Range2_all_ones_1' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 494 [1/1] (0.00ns)   --->   "%p_Result_3 = partselect i17 @_ssdm_op_PartSelect.i17.i65.i32.i32, i65 %ret_V_1, i32 48, i32 64"   --->   Operation 494 'partselect' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 495 [1/1] (1.78ns)   --->   "%Range1_all_ones_3 = icmp_eq  i17 %p_Result_3, i17 131071"   --->   Operation 495 'icmp' 'Range1_all_ones_3' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 496 [1/1] (1.78ns)   --->   "%Range1_all_zeros_1 = icmp_eq  i17 %p_Result_3, i17 0"   --->   Operation 496 'icmp' 'Range1_all_zeros_1' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 497 [1/1] (0.00ns) (grouped into LUT with out node overflow_4)   --->   "%deleted_zeros_1 = select i1 %carry_3, i1 %Range1_all_ones_3, i1 %Range1_all_zeros_1"   --->   Operation 497 'select' 'deleted_zeros_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_76 : Operation 498 [1/1] (0.00ns) (grouped into LUT with out node and_ln795_2)   --->   "%tmp_46 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %ret_V_1, i32 48"   --->   Operation 498 'bitselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 499 [1/1] (0.00ns) (grouped into LUT with out node and_ln795_2)   --->   "%xor_ln789_1 = xor i1 %tmp_46, i1 1"   --->   Operation 499 'xor' 'xor_ln789_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 500 [1/1] (0.00ns) (grouped into LUT with out node and_ln795_2)   --->   "%and_ln789_1 = and i1 %Range2_all_ones_1, i1 %xor_ln789_1"   --->   Operation 500 'and' 'and_ln789_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 501 [1/1] (0.00ns) (grouped into LUT with out node and_ln795_2)   --->   "%deleted_ones_3 = select i1 %carry_3, i1 %and_ln789_1, i1 %Range1_all_ones_3"   --->   Operation 501 'select' 'deleted_ones_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_76 : Operation 502 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_7)   --->   "%and_ln790_1 = and i1 %carry_3, i1 %Range1_all_ones_3"   --->   Operation 502 'and' 'and_ln790_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 503 [1/1] (0.00ns) (grouped into LUT with out node overflow_4)   --->   "%xor_ln794_6 = xor i1 %deleted_zeros_1, i1 1"   --->   Operation 503 'xor' 'xor_ln794_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 504 [1/1] (0.00ns) (grouped into LUT with out node overflow_4)   --->   "%or_ln794_4 = or i1 %p_Result_13, i1 %xor_ln794_6"   --->   Operation 504 'or' 'or_ln794_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 505 [1/1] (0.72ns) (out node of the LUT)   --->   "%overflow_4 = and i1 %or_ln794_4, i1 %xor_ln794_1"   --->   Operation 505 'and' 'overflow_4' <Predicate = true> <Delay = 0.72> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 506 [1/1] (0.72ns) (out node of the LUT)   --->   "%and_ln795_2 = and i1 %p_Result_13, i1 %deleted_ones_3"   --->   Operation 506 'and' 'and_ln795_2' <Predicate = true> <Delay = 0.72> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 507 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_7)   --->   "%or_ln795_11 = or i1 %and_ln790_1, i1 %and_ln795_2"   --->   Operation 507 'or' 'or_ln795_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 508 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_7)   --->   "%xor_ln795_13 = xor i1 %or_ln795_11, i1 1"   --->   Operation 508 'xor' 'xor_ln795_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 509 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_7)   --->   "%underflow_1 = and i1 %p_Result_5, i1 %xor_ln795_13"   --->   Operation 509 'and' 'underflow_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 510 [1/1] (0.00ns) (grouped into LUT with out node output_tmp_data_M_imag_V)   --->   "%select_ln384_16 = select i1 %overflow_4, i16 32767, i16 32768"   --->   Operation 510 'select' 'select_ln384_16' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_76 : Operation 511 [1/1] (0.71ns) (out node of the LUT)   --->   "%or_ln384_7 = or i1 %overflow_4, i1 %underflow_1"   --->   Operation 511 'or' 'or_ln384_7' <Predicate = true> <Delay = 0.71> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 512 [1/1] (0.51ns) (out node of the LUT)   --->   "%output_tmp_data_M_imag_V = select i1 %or_ln384_7, i16 %select_ln384_16, i16 %p_Val2_9"   --->   Operation 512 'select' 'output_tmp_data_M_imag_V' <Predicate = true> <Delay = 0.51> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_76 : Operation 513 [1/1] (0.00ns)   --->   "%p_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %output_tmp_data_M_imag_V, i16 %output_tmp_data_M_real_V"   --->   Operation 513 'bitconcatenate' 'p_2' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 514 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %output_V_data_V, i4 %output_V_keep_V, i4 %output_V_strb_V, i1 %output_V_last_V, i32 %p_2, i4 0, i4 0, i1 %p_s"   --->   Operation 514 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 77 <SV = 76> <Delay = 4.76>
ST_77 : Operation 515 [1/1] (0.00ns)   --->   "%mu_cast = zext i32 %mu_read"   --->   Operation 515 'zext' 'mu_cast' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 516 [1/1] (0.00ns)   --->   "%select_ln340_cast = zext i63 %select_ln340"   --->   Operation 516 'zext' 'select_ln340_cast' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 517 [2/2] (4.76ns)   --->   "%r_V_8 = mul i95 %select_ln340_cast, i95 %mu_cast"   --->   Operation 517 'mul' 'r_V_8' <Predicate = true> <Delay = 4.76> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 1> <II = 1> <Delay = 4.76> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 518 [1/2] (4.76ns)   --->   "%mul_ln1171_16 = mul i80 %conv7_i221_i, i80 %sext_ln1169_2"   --->   Operation 518 'mul' 'mul_ln1171_16' <Predicate = true> <Delay = 4.76> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 1> <II = 1> <Delay = 4.76> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 519 [1/2] (4.76ns)   --->   "%mul_ln1171_17 = mul i80 %conv7_i205_i, i80 %sext_ln1171_10"   --->   Operation 519 'mul' 'mul_ln1171_17' <Predicate = true> <Delay = 4.76> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 1> <II = 1> <Delay = 4.76> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 520 [1/2] (4.76ns)   --->   "%mul_ln1171_19 = mul i80 %conv7_i221_i, i80 %sext_ln1171_10"   --->   Operation 520 'mul' 'mul_ln1171_19' <Predicate = true> <Delay = 4.76> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 1> <II = 1> <Delay = 4.76> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 521 [1/2] (4.76ns)   --->   "%mul_ln1171_20 = mul i80 %conv7_i205_i, i80 %sext_ln1169_2"   --->   Operation 521 'mul' 'mul_ln1171_20' <Predicate = true> <Delay = 4.76> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 1> <II = 1> <Delay = 4.76> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 522 [1/2] (4.76ns)   --->   "%mul_ln1171_22 = mul i80 %conv7_i221_i, i80 %sext_ln1169_1"   --->   Operation 522 'mul' 'mul_ln1171_22' <Predicate = true> <Delay = 4.76> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 1> <II = 1> <Delay = 4.76> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 523 [1/2] (4.76ns)   --->   "%mul_ln1171_23 = mul i80 %conv7_i205_i, i80 %sext_ln1171_6"   --->   Operation 523 'mul' 'mul_ln1171_23' <Predicate = true> <Delay = 4.76> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 1> <II = 1> <Delay = 4.76> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 524 [1/2] (4.76ns)   --->   "%mul_ln1171_25 = mul i80 %conv7_i221_i, i80 %sext_ln1171_6"   --->   Operation 524 'mul' 'mul_ln1171_25' <Predicate = true> <Delay = 4.76> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 1> <II = 1> <Delay = 4.76> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 525 [1/2] (4.76ns)   --->   "%mul_ln1171_26 = mul i80 %conv7_i205_i, i80 %sext_ln1169_1"   --->   Operation 525 'mul' 'mul_ln1171_26' <Predicate = true> <Delay = 4.76> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 1> <II = 1> <Delay = 4.76> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 526 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %output_V_data_V, i4 %output_V_keep_V, i4 %output_V_strb_V, i1 %output_V_last_V, i32 %p_2, i4 0, i4 0, i1 %p_s"   --->   Operation 526 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 78 <SV = 77> <Delay = 4.76>
ST_78 : Operation 527 [1/2] (4.76ns)   --->   "%r_V_8 = mul i95 %select_ln340_cast, i95 %mu_cast"   --->   Operation 527 'mul' 'r_V_8' <Predicate = true> <Delay = 4.76> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 1> <II = 1> <Delay = 4.76> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 528 [1/1] (0.00ns)   --->   "%sext_ln712_9 = sext i80 %mul_ln1171_16"   --->   Operation 528 'sext' 'sext_ln712_9' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 529 [1/1] (0.00ns)   --->   "%sext_ln712_10 = sext i80 %mul_ln1171_17"   --->   Operation 529 'sext' 'sext_ln712_10' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 530 [1/1] (3.01ns)   --->   "%add_ln1245_7 = add i81 %sext_ln712_10, i81 %sext_ln712_9"   --->   Operation 530 'add' 'add_ln1245_7' <Predicate = true> <Delay = 3.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 531 [1/1] (3.01ns)   --->   "%sub_ln1246_5 = sub i80 %mul_ln1171_19, i80 %mul_ln1171_20"   --->   Operation 531 'sub' 'sub_ln1246_5' <Predicate = true> <Delay = 3.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 532 [1/1] (0.00ns)   --->   "%sext_ln712_13 = sext i80 %mul_ln1171_22"   --->   Operation 532 'sext' 'sext_ln712_13' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 533 [1/1] (0.00ns)   --->   "%sext_ln712_14 = sext i80 %mul_ln1171_23"   --->   Operation 533 'sext' 'sext_ln712_14' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 534 [1/1] (3.01ns)   --->   "%add_ln1245_10 = add i81 %sext_ln712_14, i81 %sext_ln712_13"   --->   Operation 534 'add' 'add_ln1245_10' <Predicate = true> <Delay = 3.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 535 [1/1] (3.01ns)   --->   "%sub_ln1246_6 = sub i80 %mul_ln1171_25, i80 %mul_ln1171_26"   --->   Operation 535 'sub' 'sub_ln1246_6' <Predicate = true> <Delay = 3.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 4.76>
ST_79 : Operation 536 [1/1] (0.00ns)   --->   "%zext_ln1171 = zext i95 %r_V_8"   --->   Operation 536 'zext' 'zext_ln1171' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 537 [1/1] (0.00ns)   --->   "%sext_ln1171_15 = sext i81 %add_ln1245_7"   --->   Operation 537 'sext' 'sext_ln1171_15' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 538 [2/2] (4.76ns)   --->   "%mul_ln1171_18 = mul i175 %zext_ln1171, i175 %sext_ln1171_15"   --->   Operation 538 'mul' 'mul_ln1171_18' <Predicate = true> <Delay = 4.76> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 1> <II = 1> <Delay = 4.76> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 539 [1/1] (0.00ns)   --->   "%sext_ln1171_16 = sext i80 %sub_ln1246_5"   --->   Operation 539 'sext' 'sext_ln1171_16' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 540 [2/2] (4.76ns)   --->   "%mul_ln1171_21 = mul i175 %zext_ln1171, i175 %sext_ln1171_16"   --->   Operation 540 'mul' 'mul_ln1171_21' <Predicate = true> <Delay = 4.76> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 1> <II = 1> <Delay = 4.76> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 541 [1/1] (0.00ns)   --->   "%sext_ln1171_17 = sext i81 %add_ln1245_10"   --->   Operation 541 'sext' 'sext_ln1171_17' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 542 [2/2] (4.76ns)   --->   "%mul_ln1171_24 = mul i175 %zext_ln1171, i175 %sext_ln1171_17"   --->   Operation 542 'mul' 'mul_ln1171_24' <Predicate = true> <Delay = 4.76> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 1> <II = 1> <Delay = 4.76> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 543 [1/1] (0.00ns)   --->   "%sext_ln1171_18 = sext i80 %sub_ln1246_6"   --->   Operation 543 'sext' 'sext_ln1171_18' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 544 [2/2] (4.76ns)   --->   "%mul_ln1171_27 = mul i175 %zext_ln1171, i175 %sext_ln1171_18"   --->   Operation 544 'mul' 'mul_ln1171_27' <Predicate = true> <Delay = 4.76> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 1> <II = 1> <Delay = 4.76> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 4.76>
ST_80 : Operation 545 [1/2] (4.76ns)   --->   "%mul_ln1171_18 = mul i175 %zext_ln1171, i175 %sext_ln1171_15"   --->   Operation 545 'mul' 'mul_ln1171_18' <Predicate = true> <Delay = 4.76> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 1> <II = 1> <Delay = 4.76> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 546 [1/2] (4.76ns)   --->   "%mul_ln1171_21 = mul i175 %zext_ln1171, i175 %sext_ln1171_16"   --->   Operation 546 'mul' 'mul_ln1171_21' <Predicate = true> <Delay = 4.76> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 1> <II = 1> <Delay = 4.76> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 547 [1/2] (4.76ns)   --->   "%mul_ln1171_24 = mul i175 %zext_ln1171, i175 %sext_ln1171_17"   --->   Operation 547 'mul' 'mul_ln1171_24' <Predicate = true> <Delay = 4.76> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 1> <II = 1> <Delay = 4.76> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 548 [1/2] (4.76ns)   --->   "%mul_ln1171_27 = mul i175 %zext_ln1171, i175 %sext_ln1171_18"   --->   Operation 548 'mul' 'mul_ln1171_27' <Predicate = true> <Delay = 4.76> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 1> <II = 1> <Delay = 4.76> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 2.72>
ST_81 : Operation 549 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i64.i64, i64 %lms_weights_real_V_0_load, i64 0"   --->   Operation 549 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 550 [1/1] (0.00ns)   --->   "%sext_ln712_11 = sext i128 %shl_ln"   --->   Operation 550 'sext' 'sext_ln712_11' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 551 [2/2] (2.72ns)   --->   "%add_ln1245_8 = add i175 %sext_ln712_11, i175 %mul_ln1171_18"   --->   Operation 551 'add' 'add_ln1245_8' <Predicate = true> <Delay = 2.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 552 [1/1] (0.00ns)   --->   "%shl_ln737_1 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i64.i64, i64 %lms_weights_imag_V_0_load, i64 0"   --->   Operation 552 'bitconcatenate' 'shl_ln737_1' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 553 [1/1] (0.00ns)   --->   "%sext_ln712_12 = sext i128 %shl_ln737_1"   --->   Operation 553 'sext' 'sext_ln712_12' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 554 [2/2] (2.72ns)   --->   "%add_ln1245_9 = add i175 %sext_ln712_12, i175 %mul_ln1171_21"   --->   Operation 554 'add' 'add_ln1245_9' <Predicate = true> <Delay = 2.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 555 [1/1] (0.00ns)   --->   "%shl_ln737_2 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i64.i64, i64 %lms_weights_real_V_1_load, i64 0"   --->   Operation 555 'bitconcatenate' 'shl_ln737_2' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 556 [1/1] (0.00ns)   --->   "%sext_ln712_15 = sext i128 %shl_ln737_2"   --->   Operation 556 'sext' 'sext_ln712_15' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 557 [2/2] (2.72ns)   --->   "%add_ln1245_11 = add i175 %sext_ln712_15, i175 %mul_ln1171_24"   --->   Operation 557 'add' 'add_ln1245_11' <Predicate = true> <Delay = 2.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 558 [1/1] (0.00ns)   --->   "%shl_ln737_3 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i64.i64, i64 %lms_weights_imag_V_1_load, i64 0"   --->   Operation 558 'bitconcatenate' 'shl_ln737_3' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 559 [1/1] (0.00ns)   --->   "%sext_ln712_16 = sext i128 %shl_ln737_3"   --->   Operation 559 'sext' 'sext_ln712_16' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 560 [2/2] (2.72ns)   --->   "%add_ln1245_12 = add i175 %sext_ln712_16, i175 %mul_ln1171_27"   --->   Operation 560 'add' 'add_ln1245_12' <Predicate = true> <Delay = 2.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 4.75>
ST_82 : Operation 561 [1/2] (2.72ns)   --->   "%add_ln1245_8 = add i175 %sext_ln712_11, i175 %mul_ln1171_18"   --->   Operation 561 'add' 'add_ln1245_8' <Predicate = true> <Delay = 2.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 562 [1/1] (0.00ns)   --->   "%tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i175.i32, i175 %add_ln1245_8, i32 174"   --->   Operation 562 'bitselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 563 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i64 @_ssdm_op_PartSelect.i64.i175.i32.i32, i175 %add_ln1245_8, i32 64, i32 127"   --->   Operation 563 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 564 [1/1] (0.00ns)   --->   "%tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i175.i32, i175 %add_ln1245_8, i32 127"   --->   Operation 564 'bitselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 565 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i47 @_ssdm_op_PartSelect.i47.i175.i32.i32, i175 %add_ln1245_8, i32 128, i32 174"   --->   Operation 565 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 566 [1/1] (2.03ns)   --->   "%icmp_ln777_6 = icmp_ne  i47 %tmp_8, i47 0"   --->   Operation 566 'icmp' 'icmp_ln777_6' <Predicate = true> <Delay = 2.03> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 567 [1/1] (2.03ns)   --->   "%icmp_ln795_6 = icmp_ne  i47 %tmp_8, i47 140737488355327"   --->   Operation 567 'icmp' 'icmp_ln795_6' <Predicate = true> <Delay = 2.03> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 568 [1/2] (2.72ns)   --->   "%add_ln1245_9 = add i175 %sext_ln712_12, i175 %mul_ln1171_21"   --->   Operation 568 'add' 'add_ln1245_9' <Predicate = true> <Delay = 2.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 569 [1/1] (0.00ns)   --->   "%tmp_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i175.i32, i175 %add_ln1245_9, i32 174"   --->   Operation 569 'bitselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 570 [1/1] (0.00ns)   --->   "%trunc_ln717_1 = partselect i64 @_ssdm_op_PartSelect.i64.i175.i32.i32, i175 %add_ln1245_9, i32 64, i32 127"   --->   Operation 570 'partselect' 'trunc_ln717_1' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 571 [1/1] (0.00ns)   --->   "%tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i175.i32, i175 %add_ln1245_9, i32 127"   --->   Operation 571 'bitselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 572 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i47 @_ssdm_op_PartSelect.i47.i175.i32.i32, i175 %add_ln1245_9, i32 128, i32 174"   --->   Operation 572 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 573 [1/1] (2.03ns)   --->   "%icmp_ln777_7 = icmp_ne  i47 %tmp_9, i47 0"   --->   Operation 573 'icmp' 'icmp_ln777_7' <Predicate = true> <Delay = 2.03> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 574 [1/1] (2.03ns)   --->   "%icmp_ln795_7 = icmp_ne  i47 %tmp_9, i47 140737488355327"   --->   Operation 574 'icmp' 'icmp_ln795_7' <Predicate = true> <Delay = 2.03> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 575 [1/2] (2.72ns)   --->   "%add_ln1245_11 = add i175 %sext_ln712_15, i175 %mul_ln1171_24"   --->   Operation 575 'add' 'add_ln1245_11' <Predicate = true> <Delay = 2.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 576 [1/1] (0.00ns)   --->   "%tmp_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i175.i32, i175 %add_ln1245_11, i32 174"   --->   Operation 576 'bitselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 577 [1/1] (0.00ns)   --->   "%trunc_ln717_2 = partselect i64 @_ssdm_op_PartSelect.i64.i175.i32.i32, i175 %add_ln1245_11, i32 64, i32 127"   --->   Operation 577 'partselect' 'trunc_ln717_2' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 578 [1/1] (0.00ns)   --->   "%tmp_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i175.i32, i175 %add_ln1245_11, i32 127"   --->   Operation 578 'bitselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 579 [1/1] (0.00ns)   --->   "%tmp_s = partselect i47 @_ssdm_op_PartSelect.i47.i175.i32.i32, i175 %add_ln1245_11, i32 128, i32 174"   --->   Operation 579 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 580 [1/1] (2.03ns)   --->   "%icmp_ln777_8 = icmp_ne  i47 %tmp_s, i47 0"   --->   Operation 580 'icmp' 'icmp_ln777_8' <Predicate = true> <Delay = 2.03> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 581 [1/1] (2.03ns)   --->   "%icmp_ln795_8 = icmp_ne  i47 %tmp_s, i47 140737488355327"   --->   Operation 581 'icmp' 'icmp_ln795_8' <Predicate = true> <Delay = 2.03> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 582 [1/2] (2.72ns)   --->   "%add_ln1245_12 = add i175 %sext_ln712_16, i175 %mul_ln1171_27"   --->   Operation 582 'add' 'add_ln1245_12' <Predicate = true> <Delay = 2.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 583 [1/1] (0.00ns)   --->   "%tmp_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i175.i32, i175 %add_ln1245_12, i32 174"   --->   Operation 583 'bitselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 584 [1/1] (0.00ns)   --->   "%trunc_ln717_3 = partselect i64 @_ssdm_op_PartSelect.i64.i175.i32.i32, i175 %add_ln1245_12, i32 64, i32 127"   --->   Operation 584 'partselect' 'trunc_ln717_3' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 585 [1/1] (0.00ns)   --->   "%tmp_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i175.i32, i175 %add_ln1245_12, i32 127"   --->   Operation 585 'bitselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 586 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i47 @_ssdm_op_PartSelect.i47.i175.i32.i32, i175 %add_ln1245_12, i32 128, i32 174"   --->   Operation 586 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 587 [1/1] (2.03ns)   --->   "%icmp_ln777_9 = icmp_ne  i47 %tmp_10, i47 0"   --->   Operation 587 'icmp' 'icmp_ln777_9' <Predicate = true> <Delay = 2.03> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 588 [1/1] (2.03ns)   --->   "%icmp_ln795_9 = icmp_ne  i47 %tmp_10, i47 140737488355327"   --->   Operation 588 'icmp' 'icmp_ln795_9' <Predicate = true> <Delay = 2.03> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 2.99>
ST_83 : Operation 589 [1/1] (0.00ns) (grouped into LUT with out node and_ln794_8)   --->   "%or_ln794_8 = or i1 %tmp_28, i1 %icmp_ln777_6"   --->   Operation 589 'or' 'or_ln794_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 590 [1/1] (0.00ns) (grouped into LUT with out node and_ln794_8)   --->   "%xor_ln794_10 = xor i1 %tmp_27, i1 1"   --->   Operation 590 'xor' 'xor_ln794_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 591 [1/1] (0.71ns) (out node of the LUT)   --->   "%and_ln794_8 = and i1 %or_ln794_8, i1 %xor_ln794_10"   --->   Operation 591 'and' 'and_ln794_8' <Predicate = true> <Delay = 0.71> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 592 [1/1] (0.00ns) (grouped into LUT with out node and_ln795_8)   --->   "%xor_ln795_6 = xor i1 %tmp_28, i1 1"   --->   Operation 592 'xor' 'xor_ln795_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 593 [1/1] (0.00ns) (grouped into LUT with out node and_ln795_8)   --->   "%or_ln795_6 = or i1 %icmp_ln795_6, i1 %xor_ln795_6"   --->   Operation 593 'or' 'or_ln795_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 594 [1/1] (0.71ns) (out node of the LUT)   --->   "%and_ln795_8 = and i1 %or_ln795_6, i1 %tmp_27"   --->   Operation 594 'and' 'and_ln795_8' <Predicate = true> <Delay = 0.71> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 595 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_3)   --->   "%or_ln340 = or i1 %and_ln795_8, i1 %and_ln794_8"   --->   Operation 595 'or' 'or_ln340' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 596 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_9)   --->   "%xor_ln340_2 = xor i1 %and_ln795_8, i1 1"   --->   Operation 596 'xor' 'xor_ln340_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 597 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_9)   --->   "%or_ln340_4 = or i1 %and_ln794_8, i1 %xor_ln340_2"   --->   Operation 597 'or' 'or_ln340_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 598 [1/1] (1.14ns) (out node of the LUT)   --->   "%select_ln340_3 = select i1 %or_ln340, i64 9223372036854775807, i64 %trunc_ln4"   --->   Operation 598 'select' 'select_ln340_3' <Predicate = true> <Delay = 1.14> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 599 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_9)   --->   "%select_ln388 = select i1 %and_ln795_8, i64 9223372036854775808, i64 %trunc_ln4"   --->   Operation 599 'select' 'select_ln388' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 600 [1/1] (1.14ns) (out node of the LUT)   --->   "%select_ln340_9 = select i1 %or_ln340_4, i64 %select_ln340_3, i64 %select_ln388"   --->   Operation 600 'select' 'select_ln340_9' <Predicate = true> <Delay = 1.14> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 601 [1/1] (0.00ns) (grouped into LUT with out node and_ln794_9)   --->   "%or_ln794_9 = or i1 %tmp_30, i1 %icmp_ln777_7"   --->   Operation 601 'or' 'or_ln794_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 602 [1/1] (0.00ns) (grouped into LUT with out node and_ln794_9)   --->   "%xor_ln794_11 = xor i1 %tmp_29, i1 1"   --->   Operation 602 'xor' 'xor_ln794_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 603 [1/1] (0.71ns) (out node of the LUT)   --->   "%and_ln794_9 = and i1 %or_ln794_9, i1 %xor_ln794_11"   --->   Operation 603 'and' 'and_ln794_9' <Predicate = true> <Delay = 0.71> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 604 [1/1] (0.00ns) (grouped into LUT with out node and_ln795_9)   --->   "%xor_ln795_7 = xor i1 %tmp_30, i1 1"   --->   Operation 604 'xor' 'xor_ln795_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 605 [1/1] (0.00ns) (grouped into LUT with out node and_ln795_9)   --->   "%or_ln795_7 = or i1 %icmp_ln795_7, i1 %xor_ln795_7"   --->   Operation 605 'or' 'or_ln795_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 606 [1/1] (0.71ns) (out node of the LUT)   --->   "%and_ln795_9 = and i1 %or_ln795_7, i1 %tmp_29"   --->   Operation 606 'and' 'and_ln795_9' <Predicate = true> <Delay = 0.71> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 607 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_4)   --->   "%or_ln340_1 = or i1 %and_ln795_9, i1 %and_ln794_9"   --->   Operation 607 'or' 'or_ln340_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 608 [1/1] (0.00ns)   --->   "%store_ln717 = store i64 %select_ln340_9, i64 %lms_weights_real_V_0"   --->   Operation 608 'store' 'store_ln717' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 609 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_10)   --->   "%xor_ln340_3 = xor i1 %and_ln795_9, i1 1"   --->   Operation 609 'xor' 'xor_ln340_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 610 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_10)   --->   "%or_ln340_5 = or i1 %and_ln794_9, i1 %xor_ln340_3"   --->   Operation 610 'or' 'or_ln340_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 611 [1/1] (1.14ns) (out node of the LUT)   --->   "%select_ln340_4 = select i1 %or_ln340_1, i64 9223372036854775807, i64 %trunc_ln717_1"   --->   Operation 611 'select' 'select_ln340_4' <Predicate = true> <Delay = 1.14> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 612 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_10)   --->   "%select_ln388_1 = select i1 %and_ln795_9, i64 9223372036854775808, i64 %trunc_ln717_1"   --->   Operation 612 'select' 'select_ln388_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 613 [1/1] (1.14ns) (out node of the LUT)   --->   "%select_ln340_10 = select i1 %or_ln340_5, i64 %select_ln340_4, i64 %select_ln388_1"   --->   Operation 613 'select' 'select_ln340_10' <Predicate = true> <Delay = 1.14> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 614 [1/1] (0.00ns) (grouped into LUT with out node and_ln794_10)   --->   "%or_ln794_10 = or i1 %tmp_32, i1 %icmp_ln777_8"   --->   Operation 614 'or' 'or_ln794_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 615 [1/1] (0.00ns) (grouped into LUT with out node and_ln794_10)   --->   "%xor_ln794_12 = xor i1 %tmp_31, i1 1"   --->   Operation 615 'xor' 'xor_ln794_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 616 [1/1] (0.71ns) (out node of the LUT)   --->   "%and_ln794_10 = and i1 %or_ln794_10, i1 %xor_ln794_12"   --->   Operation 616 'and' 'and_ln794_10' <Predicate = true> <Delay = 0.71> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 617 [1/1] (0.00ns) (grouped into LUT with out node and_ln795_10)   --->   "%xor_ln795_8 = xor i1 %tmp_32, i1 1"   --->   Operation 617 'xor' 'xor_ln795_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 618 [1/1] (0.00ns) (grouped into LUT with out node and_ln795_10)   --->   "%or_ln795_8 = or i1 %icmp_ln795_8, i1 %xor_ln795_8"   --->   Operation 618 'or' 'or_ln795_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 619 [1/1] (0.71ns) (out node of the LUT)   --->   "%and_ln795_10 = and i1 %or_ln795_8, i1 %tmp_31"   --->   Operation 619 'and' 'and_ln795_10' <Predicate = true> <Delay = 0.71> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 620 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_5)   --->   "%or_ln340_2 = or i1 %and_ln795_10, i1 %and_ln794_10"   --->   Operation 620 'or' 'or_ln340_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 621 [1/1] (0.00ns)   --->   "%store_ln717 = store i64 %select_ln340_10, i64 %lms_weights_imag_V_0"   --->   Operation 621 'store' 'store_ln717' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 622 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_11)   --->   "%xor_ln340_4 = xor i1 %and_ln795_10, i1 1"   --->   Operation 622 'xor' 'xor_ln340_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 623 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_11)   --->   "%or_ln340_6 = or i1 %and_ln794_10, i1 %xor_ln340_4"   --->   Operation 623 'or' 'or_ln340_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 624 [1/1] (1.14ns) (out node of the LUT)   --->   "%select_ln340_5 = select i1 %or_ln340_2, i64 9223372036854775807, i64 %trunc_ln717_2"   --->   Operation 624 'select' 'select_ln340_5' <Predicate = true> <Delay = 1.14> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 625 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_11)   --->   "%select_ln388_2 = select i1 %and_ln795_10, i64 9223372036854775808, i64 %trunc_ln717_2"   --->   Operation 625 'select' 'select_ln388_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 626 [1/1] (1.14ns) (out node of the LUT)   --->   "%select_ln340_11 = select i1 %or_ln340_6, i64 %select_ln340_5, i64 %select_ln388_2"   --->   Operation 626 'select' 'select_ln340_11' <Predicate = true> <Delay = 1.14> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 627 [1/1] (0.00ns) (grouped into LUT with out node and_ln794_11)   --->   "%or_ln794_11 = or i1 %tmp_34, i1 %icmp_ln777_9"   --->   Operation 627 'or' 'or_ln794_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 628 [1/1] (0.00ns) (grouped into LUT with out node and_ln794_11)   --->   "%xor_ln794_13 = xor i1 %tmp_33, i1 1"   --->   Operation 628 'xor' 'xor_ln794_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 629 [1/1] (0.71ns) (out node of the LUT)   --->   "%and_ln794_11 = and i1 %or_ln794_11, i1 %xor_ln794_13"   --->   Operation 629 'and' 'and_ln794_11' <Predicate = true> <Delay = 0.71> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 630 [1/1] (0.00ns) (grouped into LUT with out node and_ln795_11)   --->   "%xor_ln795_9 = xor i1 %tmp_34, i1 1"   --->   Operation 630 'xor' 'xor_ln795_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 631 [1/1] (0.00ns) (grouped into LUT with out node and_ln795_11)   --->   "%or_ln795_9 = or i1 %icmp_ln795_9, i1 %xor_ln795_9"   --->   Operation 631 'or' 'or_ln795_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 632 [1/1] (0.71ns) (out node of the LUT)   --->   "%and_ln795_11 = and i1 %or_ln795_9, i1 %tmp_33"   --->   Operation 632 'and' 'and_ln795_11' <Predicate = true> <Delay = 0.71> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 633 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_6)   --->   "%or_ln340_3 = or i1 %and_ln795_11, i1 %and_ln794_11"   --->   Operation 633 'or' 'or_ln340_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 634 [1/1] (0.00ns)   --->   "%store_ln717 = store i64 %select_ln340_11, i64 %lms_weights_real_V_1"   --->   Operation 634 'store' 'store_ln717' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 635 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_12)   --->   "%xor_ln340_5 = xor i1 %and_ln795_11, i1 1"   --->   Operation 635 'xor' 'xor_ln340_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 636 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_12)   --->   "%or_ln340_7 = or i1 %and_ln794_11, i1 %xor_ln340_5"   --->   Operation 636 'or' 'or_ln340_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 637 [1/1] (1.14ns) (out node of the LUT)   --->   "%select_ln340_6 = select i1 %or_ln340_3, i64 9223372036854775807, i64 %trunc_ln717_3"   --->   Operation 637 'select' 'select_ln340_6' <Predicate = true> <Delay = 1.14> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 638 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_12)   --->   "%select_ln388_3 = select i1 %and_ln795_11, i64 9223372036854775808, i64 %trunc_ln717_3"   --->   Operation 638 'select' 'select_ln388_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 639 [1/1] (1.14ns) (out node of the LUT)   --->   "%select_ln340_12 = select i1 %or_ln340_7, i64 %select_ln340_6, i64 %select_ln388_3"   --->   Operation 639 'select' 'select_ln340_12' <Predicate = true> <Delay = 1.14> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 640 [1/1] (0.00ns)   --->   "%store_ln717 = store i64 %select_ln340_12, i64 %lms_weights_imag_V_1"   --->   Operation 640 'store' 'store_ln717' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 641 [1/1] (0.00ns)   --->   "%ret_ln83 = ret" [nlms.cpp:83]   --->   Operation 641 'ret' 'ret_ln83' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.05ns.

 <State 1>: 4.77ns
The critical path consists of the following:
	'load' operation ('lms_aux_reg_M_real_V_1_load', ./adaptive_filter.h:65) on static variable 'lms_aux_reg_M_real_V_1' [52]  (0 ns)
	'mul' operation ('mul_ln1171') [57]  (4.77 ns)

 <State 2>: 4.77ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171') [57]  (4.77 ns)

 <State 3>: 4.79ns
The critical path consists of the following:
	'sub' operation ('sub_ln1245') [85]  (3.01 ns)
	'icmp' operation ('icmp_ln777_1') [90]  (1.77 ns)

 <State 4>: 4.8ns
The critical path consists of the following:
	'sub' operation ('sub_ln1246') [67]  (3.01 ns)
	'icmp' operation ('icmp_ln777') [72]  (1.78 ns)

 <State 5>: 1.85ns
The critical path consists of the following:
	'or' operation ('or_ln794') [73]  (0 ns)
	'and' operation ('and_ln794') [75]  (0.712 ns)
	'select' operation ('select_ln384') [80]  (0 ns)
	'select' operation ('select_ln384_1') [82]  (1.14 ns)

 <State 6>: 3.46ns
The critical path consists of the following:
	'add' operation of DSP[250] ('add_ln1245_5') [250]  (1.54 ns)
	'add' operation ('add_ln1245_6') [251]  (1.92 ns)

 <State 7>: 3.91ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln712') [257]  (3.91 ns)

 <State 8>: 3.91ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln712') [257]  (3.91 ns)

 <State 9>: 3.91ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln712') [257]  (3.91 ns)

 <State 10>: 3.91ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln712') [257]  (3.91 ns)

 <State 11>: 3.91ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln712') [257]  (3.91 ns)

 <State 12>: 3.91ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln712') [257]  (3.91 ns)

 <State 13>: 3.91ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln712') [257]  (3.91 ns)

 <State 14>: 3.91ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln712') [257]  (3.91 ns)

 <State 15>: 3.91ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln712') [257]  (3.91 ns)

 <State 16>: 3.91ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln712') [257]  (3.91 ns)

 <State 17>: 3.91ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln712') [257]  (3.91 ns)

 <State 18>: 3.91ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln712') [257]  (3.91 ns)

 <State 19>: 3.91ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln712') [257]  (3.91 ns)

 <State 20>: 3.91ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln712') [257]  (3.91 ns)

 <State 21>: 3.91ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln712') [257]  (3.91 ns)

 <State 22>: 3.91ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln712') [257]  (3.91 ns)

 <State 23>: 3.91ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln712') [257]  (3.91 ns)

 <State 24>: 3.91ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln712') [257]  (3.91 ns)

 <State 25>: 3.91ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln712') [257]  (3.91 ns)

 <State 26>: 3.91ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln712') [257]  (3.91 ns)

 <State 27>: 3.91ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln712') [257]  (3.91 ns)

 <State 28>: 3.91ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln712') [257]  (3.91 ns)

 <State 29>: 3.91ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln712') [257]  (3.91 ns)

 <State 30>: 3.91ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln712') [257]  (3.91 ns)

 <State 31>: 3.91ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln712') [257]  (3.91 ns)

 <State 32>: 3.91ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln712') [257]  (3.91 ns)

 <State 33>: 3.91ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln712') [257]  (3.91 ns)

 <State 34>: 3.91ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln712') [257]  (3.91 ns)

 <State 35>: 3.91ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln712') [257]  (3.91 ns)

 <State 36>: 3.91ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln712') [257]  (3.91 ns)

 <State 37>: 3.91ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln712') [257]  (3.91 ns)

 <State 38>: 3.91ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln712') [257]  (3.91 ns)

 <State 39>: 3.91ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln712') [257]  (3.91 ns)

 <State 40>: 3.91ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln712') [257]  (3.91 ns)

 <State 41>: 3.91ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln712') [257]  (3.91 ns)

 <State 42>: 3.91ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln712') [257]  (3.91 ns)

 <State 43>: 3.91ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln712') [257]  (3.91 ns)

 <State 44>: 3.91ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln712') [257]  (3.91 ns)

 <State 45>: 3.91ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln712') [257]  (3.91 ns)

 <State 46>: 3.91ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln712') [257]  (3.91 ns)

 <State 47>: 3.91ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln712') [257]  (3.91 ns)

 <State 48>: 3.91ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln712') [257]  (3.91 ns)

 <State 49>: 3.91ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln712') [257]  (3.91 ns)

 <State 50>: 3.91ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln712') [257]  (3.91 ns)

 <State 51>: 3.91ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln712') [257]  (3.91 ns)

 <State 52>: 3.91ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln712') [257]  (3.91 ns)

 <State 53>: 3.91ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln712') [257]  (3.91 ns)

 <State 54>: 3.91ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln712') [257]  (3.91 ns)

 <State 55>: 3.91ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln712') [257]  (3.91 ns)

 <State 56>: 3.91ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln712') [257]  (3.91 ns)

 <State 57>: 3.91ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln712') [257]  (3.91 ns)

 <State 58>: 3.91ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln712') [257]  (3.91 ns)

 <State 59>: 3.91ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln712') [257]  (3.91 ns)

 <State 60>: 3.91ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln712') [257]  (3.91 ns)

 <State 61>: 3.91ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln712') [257]  (3.91 ns)

 <State 62>: 3.91ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln712') [257]  (3.91 ns)

 <State 63>: 3.91ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln712') [257]  (3.91 ns)

 <State 64>: 3.91ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln712') [257]  (3.91 ns)

 <State 65>: 3.91ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln712') [257]  (3.91 ns)

 <State 66>: 3.91ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln712') [257]  (3.91 ns)

 <State 67>: 3.91ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln712') [257]  (3.91 ns)

 <State 68>: 4.77ns
The critical path consists of the following:
	'load' operation ('lms_weights_imag_V_1_load') on static variable 'lms_weights_imag_V_1' [109]  (0 ns)
	'mul' operation ('mul_ln1171_5') [114]  (4.77 ns)

 <State 69>: 4.77ns
The critical path consists of the following:
	'load' operation ('lms_weights_real_V_1_load') on static variable 'lms_weights_real_V_1' [106]  (0 ns)
	'mul' operation ('mul_ln1171_4') [108]  (4.77 ns)

 <State 70>: 4.77ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_4') [108]  (4.77 ns)

 <State 71>: 3.91ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln712') [257]  (3.91 ns)

 <State 72>: 4.82ns
The critical path consists of the following:
	'add' operation ('add_ln1245') [121]  (3.04 ns)
	'icmp' operation ('icmp_ln777_3') [126]  (1.78 ns)

 <State 73>: 4.89ns
The critical path consists of the following:
	'or' operation ('or_ln794_2') [127]  (0 ns)
	'and' operation ('and_ln794_2') [129]  (0.712 ns)
	'select' operation ('select_ln384_4') [134]  (0 ns)
	'select' operation ('select_ln384_5') [136]  (1.14 ns)
	'add' operation ('add_ln1245_2') [177]  (3.04 ns)

 <State 74>: 3.91ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln712') [257]  (3.91 ns)

 <State 75>: 4.56ns
The critical path consists of the following:
	'sub' operation ('ret.V') [219]  (2.65 ns)
	'icmp' operation ('r') [407]  (1.91 ns)

 <State 76>: 4.77ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_16') [271]  (4.77 ns)

 <State 77>: 4.77ns
The critical path consists of the following:
	'mul' operation ('r.V') [267]  (4.77 ns)

 <State 78>: 4.77ns
The critical path consists of the following:
	'mul' operation ('r.V') [267]  (4.77 ns)

 <State 79>: 4.77ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_18') [277]  (4.77 ns)

 <State 80>: 4.77ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_18') [277]  (4.77 ns)

 <State 81>: 2.72ns
The critical path consists of the following:
	'add' operation ('add_ln1245_8') [280]  (2.72 ns)

 <State 82>: 4.75ns
The critical path consists of the following:
	'add' operation ('add_ln1245_8') [280]  (2.72 ns)
	'icmp' operation ('icmp_ln777_6') [285]  (2.03 ns)

 <State 83>: 3ns
The critical path consists of the following:
	'or' operation ('or_ln794_8') [286]  (0 ns)
	'and' operation ('and_ln794_8') [288]  (0.712 ns)
	'or' operation ('or_ln340') [293]  (0 ns)
	'select' operation ('select_ln340_3') [296]  (1.14 ns)
	'select' operation ('select_ln340_9') [298]  (1.14 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
