<HTML>
<HEAD>
<link type="text/css" rel="stylesheet" href="resources/imc.css"></link>
<script type="text/javascript" src="resources/sortable.js"></script>
<TITLE>IMC Report: coverage-full.wr15339</TITLE></HEAD>
<BODY>
<A NAME="_topcov"></A>
<P class="summary_title">Coverage   Summary Report, Instance-Based</P>

<P class="fs"><A STYLE="float: left" class="namet" HREF="./index.html">Top Level Summary</A><A STYLE="float: right" class="namet" HREF="./resources/legend.html">Legend and Help</A></P>
<BR>
<TABLE class="detail_header"><TR class="detail"><TD>

<B>Instance name: </B>calc1_sn.calculator.out_stage2<BR>

<B>Type name: </B>alu_output_stage<BR>

<B>File name: </B><A HREF="/home/fe15/wr15339/linux/DV_A1/coms31700-a2-e-code/alu_output_stage.v" TARGET="_blank">/home/fe15/wr15339/linux/DV_A1/coms31700-a2-e-code/alu_output_stage.v</A><BR>

</TD></TR></TABLE>

<BR>
<P class="subtitle">Coverage Summary Report, Instance-Based</P>
<TABLE class="sortable sml summary_table" id="totalTable">


<TR><TH class="wht">Overall</TH>
<TH class="wht">Overall Covered</TH>
<TH class="wht">Block</TH>
<TH class="wht">Expression</TH>
<TH class="wht">Toggle</TH>
<TH class="wht">FSM&nbsp;State</TH>
<TH class="wht">FSM&nbsp;Transition</TH>
<TH class="wht">Assertion</TH>
<TH class="wht">CoverGroup</TH>
<TH class="wht">CoverGroup Covered</TH>
<TH class="wht">name</TH>

</TR>

<TR><TD class="range60to64"><A HREF="">61.26%</A></TD>
<TD class="range60to64"><A HREF="">61.26%&nbsp;(155/253)</A></TD>
<TD class="rangenone">n/a</TD>
<TD class="rangenone">n/a</TD>
<TD class="range60to64"><A HREF="#_Togglecov">61.26%&nbsp;(155/253)</A></TD>
<TD class="rangenone">n/a</TD>
<TD class="rangenone">n/a</TD>
<TD class="rangenone">n/a</TD>
<TD class="rangenone">n/a</TD>
<TD class="rangenone">n/a</TD>
<TD class="namecell">out_stage2</TD>

</TR>


</TABLE>
<BR><BR><A NAME="_Blockcov"></A>
<P class="detail_title">     Uncovered Block Detail Report, Instance Based</P>
<P class="fs"><A STYLE="float: right" class="namet" HREF="#_topcov">To Top</A></P><BR>

<TABLE class="detail_header"><TR class="detail"><TD>
<B>Instance name: </B>calc1_sn.calculator.out_stage2<BR>
<B>Type name: </B>alu_output_stage<BR>
<B>File name: </B><A HREF="/home/fe15/wr15339/linux/DV_A1/coms31700-a2-e-code/alu_output_stage.v" TARGET="_blank">/home/fe15/wr15339/linux/DV_A1/coms31700-a2-e-code/alu_output_stage.v</A><BR><B>Number of uncovered blocks: </B>0 of 0<BR>
<B>Number of unreachable blocks: </B>0<BR>


</TD></TR></TABLE>

<PRE class="detail_report_text">
Count  Block Line  Kind                 Origin Source Code                    
------------------------------------------------------------------------------

0 items found

</PRE>
<A NAME="_Expressioncov"></A>
<P class="detail_title">     Uncovered Expression Detail Report, Instance Based</P>
<P class="fs"><A STYLE="float: right" class="namet" HREF="#_topcov">To Top</A></P><BR>

<TABLE class="detail_header"><TR class="detail"><TD>
<B>Instance name: </B>calc1_sn.calculator.out_stage2<BR>
<B>Type name: </B>alu_output_stage<BR>
<B>File name: </B><A HREF="/home/fe15/wr15339/linux/DV_A1/coms31700-a2-e-code/alu_output_stage.v" TARGET="_blank">/home/fe15/wr15339/linux/DV_A1/coms31700-a2-e-code/alu_output_stage.v</A><BR><B>Number of uncovered expressions: </B>0 of 0<BR>
<B>Number of unreachable expressions: </B>0<BR>


</TD></TR></TABLE>

<PRE class="detail_report_text">
index  | grade         | line   | expression                                         
-------------------------------------------------------------------------------------


0 items found

</PRE>
<A NAME="_Togglecov"></A>
<P class="detail_title">     Uncovered Toggle Detail Report, Instance Based</P>
<P class="fs"><A STYLE="float: right" class="namet" HREF="#_topcov">To Top</A></P><BR>

<TABLE class="detail_header"><TR class="detail"><TD>
<B>Instance name: </B>calc1_sn.calculator.out_stage2<BR>
<B>Type name: </B>alu_output_stage<BR>
<B>File name: </B><A HREF="/home/fe15/wr15339/linux/DV_A1/coms31700-a2-e-code/alu_output_stage.v" TARGET="_blank">/home/fe15/wr15339/linux/DV_A1/coms31700-a2-e-code/alu_output_stage.v</A><BR><B>Number of uncovered signal bits: </B>98 of 253<BR>
<B>Number of unreachable signal bits: </B>0<BR>
<B>Number of signal bits partially toggled(rise): </B>0 of 253<BR>
<B>Number of signal bits partially toggled(fall): </B>4 of 253<BR>


</TD></TR></TABLE>

<PRE class="detail_report_text">
Hit(Full)  Hit(Rise)  Hit(Fall)  Signal                    
-----------------------------------------------------------
0          0          0          out_data1[0]              
0          0          0          out_data1[5]              
0          0          0          out_data1[8]              
0          0          0          out_data1[10]             
0          0          0          out_data1[11]             
0          0          0          out_data1[12]             
0          0          0          out_data1[13]             
0          0          0          out_data1[29]             
0          0          0          out_data2[0]              
0          0          0          out_data2[5]              
0          0          0          out_data2[8]              
0          0          0          out_data2[10]             
0          0          0          out_data2[11]             
0          0          0          out_data2[12]             
0          0          0          out_data2[13]             
0          0          0          out_data2[29]             
0          0          0          out_data3[0]              
0          0          0          out_data3[5]              
0          0          0          out_data3[8]              
0          0          0          out_data3[10]             
0          0          0          out_data3[11]             
0          0          0          out_data3[12]             
0          0          0          out_data3[13]             
0          0          0          out_data3[29]             
0          0          0          out_data4[0]              
0          0          0          out_data4[5]              
0          0          0          out_data4[8]              
0          0          0          out_data4[10]             
0          0          0          out_data4[11]             
0          0          0          out_data4[12]             
0          0          0          out_data4[13]             
0          0          0          out_data4[29]             
0          0          0          out_resp1[0]              
0          0          0          out_resp2[0]              
0          0          0          out_resp3[0]              
0          0          0          out_resp4[0]              
0          0          0          scan_out                  
0          0          0          alu_result[0]             
0          0          0          alu_result[1]             
0          0          0          alu_result[2]             
0          0          0          alu_result[3]             
0          0          0          alu_result[4]             
0          0          0          alu_result[5]             
0          0          0          alu_result[6]             
0          0          0          alu_result[7]             
0          0          0          alu_result[8]             
0          0          0          alu_result[9]             
0          0          0          alu_result[10]            
0          0          0          alu_result[11]            
0          0          0          alu_result[12]            
0          0          0          alu_result[13]            
0          0          0          alu_result[14]            
0          0          0          alu_result[15]            
0          0          0          alu_result[16]            
0          0          0          alu_result[17]            
0          0          0          alu_result[18]            
0          0          0          alu_result[19]            
0          0          0          alu_result[20]            
0          0          0          alu_result[21]            
0          0          0          alu_result[22]            
0          0          0          alu_result[23]            
0          0          0          alu_result[24]            
0          0          0          alu_result[25]            
0          0          0          alu_result[26]            
0          0          0          alu_result[27]            
0          0          0          alu_result[28]            
0          0          0          alu_result[29]            
0          0          0          alu_result[30]            
0          0          0          alu_result[31]            
0          0          0          alu_result[32]            
0          0          0          alu_result[37]            
0          0          0          alu_result[40]            
0          0          0          alu_result[42]            
0          0          0          alu_result[43]            
0          0          0          alu_result[44]            
0          0          0          alu_result[45]            
0          0          0          alu_result[61]            
0          0          1          reset[1]                  
0          0          0          reset[2]                  
0          0          0          reset[3]                  
0          0          0          reset[4]                  
0          0          1          reset[5]                  
0          0          1          reset[6]                  
0          0          1          reset[7]                  
0          0          0          a_clk                     
0          0          0          b_clk                     
0          0          0          alu_overflow              
0          0          0          local_error_found         
0          0          0          scan_in                   
0          0          0          hold_data[0]              
0          0          0          hold_data[5]              
0          0          0          hold_data[8]              
0          0          0          hold_data[10]             
0          0          0          hold_data[11]             
0          0          0          hold_data[12]             
0          0          0          hold_data[13]             
0          0          0          hold_data[29]             
0          0          0          hold_resp[0]              

</PRE>
<A NAME="_Fsmcov"></A>
<P class="detail_title">     Uncovered Fsm Detail Report, Instance Based</P>
<P class="fs"><A STYLE="float: right" class="namet" HREF="#_topcov">To Top</A></P><BR>

<TABLE class="detail_header"><TR class="detail"><TD>
<B>Instance name: </B>calc1_sn.calculator.out_stage2<BR>
<B>Type name: </B>alu_output_stage<BR>
<B>File name: </B><A HREF="/home/fe15/wr15339/linux/DV_A1/coms31700-a2-e-code/alu_output_stage.v" TARGET="_blank">/home/fe15/wr15339/linux/DV_A1/coms31700-a2-e-code/alu_output_stage.v</A><BR>

</TD></TR></TABLE>

<PRE class="detail_report_text">

0 items found

</PRE>
<A NAME="_Assertioncov"></A>
<P class="detail_title">     Uncovered Assertion Detail Report, Instance Based</P>
<P class="fs"><A STYLE="float: right" class="namet" HREF="#_topcov">To Top</A></P><BR>

<TABLE class="detail_header"><TR class="detail"><TD>
<B>Instance name: </B>calc1_sn.calculator.out_stage2<BR>
<B>Type name: </B>alu_output_stage<BR>
<B>File name: </B><A HREF="/home/fe15/wr15339/linux/DV_A1/coms31700-a2-e-code/alu_output_stage.v" TARGET="_blank">/home/fe15/wr15339/linux/DV_A1/coms31700-a2-e-code/alu_output_stage.v</A><BR><B>Number of uncovered assertions: </B>0 of 0<BR>


</TD></TR></TABLE>

<PRE class="detail_report_text">
Finished Failed Assertion                      Line  Source Code                    
------------------------------------------------------------------------------------

0 items found

</PRE>
<A NAME="_CoverGroupcov"></A>
<P class="detail_title">     Uncovered CoverGroup Detail Report, Instance Based</P>
<P class="fs"><A STYLE="float: right" class="namet" HREF="#_topcov">To Top</A></P><BR>

<TABLE class="detail_header"><TR class="detail"><TD>
<B>Instance name: </B>calc1_sn.calculator.out_stage2<BR>
<B>Type name: </B>alu_output_stage<BR>
<B>File name: </B><A HREF="/home/fe15/wr15339/linux/DV_A1/coms31700-a2-e-code/alu_output_stage.v" TARGET="_blank">/home/fe15/wr15339/linux/DV_A1/coms31700-a2-e-code/alu_output_stage.v</A><BR><B>Number of uncovered cover bins: </B>0 of 0<BR>


</TD></TR></TABLE>

</TD></TR></TABLE>

<PRE class="detail_report_text">

0 items found

</PRE>
