\hypertarget{drv__adc_8c_source}{}\doxysection{drv\+\_\+adc.\+c}
\label{drv__adc_8c_source}\index{/Users/jeremywolfe/Documents/STM32CubeIDE/Autodrone32/Src/drv/drv\_adc.c@{/Users/jeremywolfe/Documents/STM32CubeIDE/Autodrone32/Src/drv/drv\_adc.c}}
\mbox{\hyperlink{drv__adc_8c}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{\Hypertarget{drv__adc_8c_source_l00001}00001 }
\DoxyCodeLine{\Hypertarget{drv__adc_8c_source_l00009}00009 \textcolor{comment}{/* Includes */}}
\DoxyCodeLine{\Hypertarget{drv__adc_8c_source_l00010}00010 \textcolor{preprocessor}{\#include "{}\mbox{\hyperlink{board_8h}{board.h}}"{}}}
\DoxyCodeLine{\Hypertarget{drv__adc_8c_source_l00011}00011 }
\DoxyCodeLine{\Hypertarget{drv__adc_8c_source_l00012}00012 \textcolor{comment}{/* Global Variables */}}
\DoxyCodeLine{\Hypertarget{drv__adc_8c_source_l00013}\mbox{\hyperlink{drv__adc_8c_a5af95b023f58b843986d1f74f3f71df8}{00013}} uint16\_t *\mbox{\hyperlink{drv__adc_8c_a5af95b023f58b843986d1f74f3f71df8}{rawADC}} = (uint16\_t*)0x20010000;}
\DoxyCodeLine{\Hypertarget{drv__adc_8c_source_l00014}00014 }
\DoxyCodeLine{\Hypertarget{drv__adc_8c_source_l00019}00019 \textcolor{keywordtype}{void}}
\DoxyCodeLine{\Hypertarget{drv__adc_8c_source_l00020}\mbox{\hyperlink{drv__adc_8c_a7c16ba5c3fef890dc74bb9b9f9b14360}{00020}} \mbox{\hyperlink{drv__adc_8c_a7c16ba5c3fef890dc74bb9b9f9b14360}{adc1Ch8Init}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{drv__adc_8c_source_l00021}00021 \{}
\DoxyCodeLine{\Hypertarget{drv__adc_8c_source_l00022}00022     \textcolor{comment}{/* RCC Init */}}
\DoxyCodeLine{\Hypertarget{drv__adc_8c_source_l00023}00023     RCC-\/>AHB1ENR    |= RCC\_AHB1ENR\_GPIOBEN;}
\DoxyCodeLine{\Hypertarget{drv__adc_8c_source_l00024}00024     RCC-\/>APB2ENR    |= RCC\_APB2ENR\_ADC1EN;}
\DoxyCodeLine{\Hypertarget{drv__adc_8c_source_l00025}00025 }
\DoxyCodeLine{\Hypertarget{drv__adc_8c_source_l00026}00026     \textcolor{comment}{/* GPIO Init */}}
\DoxyCodeLine{\Hypertarget{drv__adc_8c_source_l00027}00027     GPIOB-\/>MODER    \&= \string~GPIO\_MODER\_MODER0;}
\DoxyCodeLine{\Hypertarget{drv__adc_8c_source_l00028}00028     GPIOB-\/>MODER    |= GPIO\_MODER\_MODER0;}
\DoxyCodeLine{\Hypertarget{drv__adc_8c_source_l00029}00029     GPIOB-\/>OTYPER   \&= \string~GPIO\_OTYPER\_OT0;}
\DoxyCodeLine{\Hypertarget{drv__adc_8c_source_l00030}00030     GPIOB-\/>PUPDR    \&= \string~GPIO\_PUPDR\_PUPDR0;}
\DoxyCodeLine{\Hypertarget{drv__adc_8c_source_l00031}00031 }
\DoxyCodeLine{\Hypertarget{drv__adc_8c_source_l00032}00032     GPIOB-\/>MODER    \&= \string~GPIO\_MODER\_MODER1;}
\DoxyCodeLine{\Hypertarget{drv__adc_8c_source_l00033}00033     GPIOB-\/>MODER    |= GPIO\_MODER\_MODER1;}
\DoxyCodeLine{\Hypertarget{drv__adc_8c_source_l00034}00034     GPIOB-\/>OTYPER   \&= \string~GPIO\_OTYPER\_OT1;}
\DoxyCodeLine{\Hypertarget{drv__adc_8c_source_l00035}00035     GPIOB-\/>PUPDR    \&= \string~GPIO\_PUPDR\_PUPDR1;}
\DoxyCodeLine{\Hypertarget{drv__adc_8c_source_l00036}00036 }
\DoxyCodeLine{\Hypertarget{drv__adc_8c_source_l00037}00037     \textcolor{comment}{/* DMA Init */}}
\DoxyCodeLine{\Hypertarget{drv__adc_8c_source_l00038}00038     DMA2\_Stream4-\/>CR    \&= \string~(DMA\_SxCR\_EN);}
\DoxyCodeLine{\Hypertarget{drv__adc_8c_source_l00039}00039     \textcolor{keywordflow}{while}(DMA2\_Stream4-\/>CR \& DMA\_SxCR\_EN);}
\DoxyCodeLine{\Hypertarget{drv__adc_8c_source_l00040}00040 }
\DoxyCodeLine{\Hypertarget{drv__adc_8c_source_l00041}00041     DMA2\_Stream4-\/>CR    \&= \string~(0x0 << 25U);}
\DoxyCodeLine{\Hypertarget{drv__adc_8c_source_l00042}00042     DMA2\_Stream4-\/>CR    \&= \string~DMA\_SxCR\_DIR;}
\DoxyCodeLine{\Hypertarget{drv__adc_8c_source_l00043}00043     DMA2\_Stream4-\/>CR    \&= \string~DMA\_SxCR\_PL;}
\DoxyCodeLine{\Hypertarget{drv__adc_8c_source_l00044}00044     DMA2\_Stream4-\/>CR    |= DMA\_SxCR\_CIRC;}
\DoxyCodeLine{\Hypertarget{drv__adc_8c_source_l00045}00045     DMA2\_Stream4-\/>CR    \&= \string~DMA\_SxCR\_PINC;}
\DoxyCodeLine{\Hypertarget{drv__adc_8c_source_l00046}00046     DMA2\_Stream4-\/>CR    |= DMA\_SxCR\_MINC;}
\DoxyCodeLine{\Hypertarget{drv__adc_8c_source_l00047}00047     DMA2\_Stream4-\/>CR    |= DMA\_SxCR\_PSIZE\_0;}
\DoxyCodeLine{\Hypertarget{drv__adc_8c_source_l00048}00048     DMA2\_Stream4-\/>CR    |= DMA\_SxCR\_MSIZE\_0;}
\DoxyCodeLine{\Hypertarget{drv__adc_8c_source_l00049}00049     DMA2\_Stream4-\/>FCR   \&= \string~DMA\_SxFCR\_DMDIS;}
\DoxyCodeLine{\Hypertarget{drv__adc_8c_source_l00050}00050 }
\DoxyCodeLine{\Hypertarget{drv__adc_8c_source_l00051}00051     \textcolor{comment}{/* ADC1 interrupt Init */}}
\DoxyCodeLine{\Hypertarget{drv__adc_8c_source_l00052}00052     NVIC\_SetPriority(ADC\_IRQn, NVIC\_EncodePriority(NVIC\_GetPriorityGrouping(),0, 0));}
\DoxyCodeLine{\Hypertarget{drv__adc_8c_source_l00053}00053     NVIC\_EnableIRQ(ADC\_IRQn);}
\DoxyCodeLine{\Hypertarget{drv__adc_8c_source_l00054}00054 }
\DoxyCodeLine{\Hypertarget{drv__adc_8c_source_l00055}00055     ADC1-\/>CR1   \&= \string~ADC\_CR2\_ADON;   \textcolor{comment}{// turn off the ADC}}
\DoxyCodeLine{\Hypertarget{drv__adc_8c_source_l00056}00056 }
\DoxyCodeLine{\Hypertarget{drv__adc_8c_source_l00057}00057     ADC1-\/>CR1   \&= \string~ADC\_CR1\_RES;    \textcolor{comment}{// 12 bits of resolution}}
\DoxyCodeLine{\Hypertarget{drv__adc_8c_source_l00058}00058     ADC1-\/>CR1   \&= \string~ADC\_CR1\_SCAN;   \textcolor{comment}{// scan mode enable}}
\DoxyCodeLine{\Hypertarget{drv__adc_8c_source_l00059}00059     ADC1-\/>CR2   \&= \string~ADC\_CR2\_ALIGN;  \textcolor{comment}{// data alignment right}}
\DoxyCodeLine{\Hypertarget{drv__adc_8c_source_l00060}00060 }
\DoxyCodeLine{\Hypertarget{drv__adc_8c_source_l00061}00061     ADC1-\/>CR1   \&= \string~ADC\_CR1\_DISCEN; \textcolor{comment}{// disable discontinuous mode}}
\DoxyCodeLine{\Hypertarget{drv__adc_8c_source_l00062}00062 }
\DoxyCodeLine{\Hypertarget{drv__adc_8c_source_l00063}00063     ADC1-\/>CR2   \&= \string~ADC\_CR2\_EXTEN;  \textcolor{comment}{// software trigger}}
\DoxyCodeLine{\Hypertarget{drv__adc_8c_source_l00064}00064     ADC1-\/>CR2   \&= \string~ADC\_CR2\_EXTSEL;}
\DoxyCodeLine{\Hypertarget{drv__adc_8c_source_l00065}00065     ADC1-\/>CR2   \&= \string~ADC\_CR2\_CONT;   \textcolor{comment}{// continuous mode}}
\DoxyCodeLine{\Hypertarget{drv__adc_8c_source_l00066}00066     ADC1-\/>CR2   |= ADC\_CR2\_DMA;     \textcolor{comment}{// dma mode}}
\DoxyCodeLine{\Hypertarget{drv__adc_8c_source_l00067}00067     ADC1-\/>CR2   |= ADC\_CR2\_DDS;}
\DoxyCodeLine{\Hypertarget{drv__adc_8c_source_l00068}00068 }
\DoxyCodeLine{\Hypertarget{drv__adc_8c_source_l00069}00069     ADC1-\/>SQR1  \&= \string~ADC\_SQR1\_L; \textcolor{comment}{// 1 conversions}}
\DoxyCodeLine{\Hypertarget{drv__adc_8c_source_l00070}00070 }
\DoxyCodeLine{\Hypertarget{drv__adc_8c_source_l00071}00071     ADC1-\/>CR2   \&= \string~ADC\_CR2\_EOCS;}
\DoxyCodeLine{\Hypertarget{drv__adc_8c_source_l00072}00072 }
\DoxyCodeLine{\Hypertarget{drv__adc_8c_source_l00073}00073     ADC123\_COMMON-\/>CCR  |= ADC\_CCR\_ADCPRE\_0;    \textcolor{comment}{// clock div 4}}
\DoxyCodeLine{\Hypertarget{drv__adc_8c_source_l00074}00074     ADC123\_COMMON-\/>CCR  \&= \string~ADC\_CCR\_MULTI;}
\DoxyCodeLine{\Hypertarget{drv__adc_8c_source_l00075}00075     ADC123\_COMMON-\/>CCR  \&= \string~ADC\_CCR\_DMA;}
\DoxyCodeLine{\Hypertarget{drv__adc_8c_source_l00076}00076     ADC123\_COMMON-\/>CCR  \&= \string~ADC\_CCR\_DDS;}
\DoxyCodeLine{\Hypertarget{drv__adc_8c_source_l00077}00077     ADC123\_COMMON-\/>CCR  \&= \string~ADC\_CCR\_DELAY;}
\DoxyCodeLine{\Hypertarget{drv__adc_8c_source_l00078}00078 }
\DoxyCodeLine{\Hypertarget{drv__adc_8c_source_l00079}00079 }
\DoxyCodeLine{\Hypertarget{drv__adc_8c_source_l00080}00080     ADC1-\/>SQR3  |= (8U << 0U);}
\DoxyCodeLine{\Hypertarget{drv__adc_8c_source_l00081}00081     ADC1-\/>SMPR2 |= ADC\_SMPR2\_SMP8;}
\DoxyCodeLine{\Hypertarget{drv__adc_8c_source_l00082}00082 }
\DoxyCodeLine{\Hypertarget{drv__adc_8c_source_l00083}00083     DMA2\_Stream4-\/>CR    |= DMA\_SxCR\_TCIE |}
\DoxyCodeLine{\Hypertarget{drv__adc_8c_source_l00084}00084                            DMA\_SxCR\_TEIE;}
\DoxyCodeLine{\Hypertarget{drv__adc_8c_source_l00085}00085     DMA2\_Stream4-\/>PAR = (uint32\_t)(\&(ADC1-\/>DR));        \textcolor{comment}{// setting the ADC data register as the peripheral address}}
\DoxyCodeLine{\Hypertarget{drv__adc_8c_source_l00086}00086     DMA2\_Stream4-\/>M0AR = (uint32\_t)\mbox{\hyperlink{drv__adc_8c_a5af95b023f58b843986d1f74f3f71df8}{rawADC}};                \textcolor{comment}{// setting the "{}rawADC"{} array as the memory location}}
\DoxyCodeLine{\Hypertarget{drv__adc_8c_source_l00087}00087     DMA2\_Stream4-\/>NDTR = 1;}
\DoxyCodeLine{\Hypertarget{drv__adc_8c_source_l00088}00088 }
\DoxyCodeLine{\Hypertarget{drv__adc_8c_source_l00089}00089     DMA2\_Stream4-\/>CR    |= DMA\_SxCR\_EN;}
\DoxyCodeLine{\Hypertarget{drv__adc_8c_source_l00090}00090 }
\DoxyCodeLine{\Hypertarget{drv__adc_8c_source_l00091}00091     ADC1-\/>CR1   |= ADC\_CR1\_EOCIE |}
\DoxyCodeLine{\Hypertarget{drv__adc_8c_source_l00092}00092                    ADC\_CR1\_OVRIE;}
\DoxyCodeLine{\Hypertarget{drv__adc_8c_source_l00093}00093     ADC1-\/>CR2   |= ADC\_CR2\_ADON;}
\DoxyCodeLine{\Hypertarget{drv__adc_8c_source_l00094}00094 \}}
\DoxyCodeLine{\Hypertarget{drv__adc_8c_source_l00095}00095 }
\DoxyCodeLine{\Hypertarget{drv__adc_8c_source_l00100}00100 \textcolor{keywordtype}{void}}
\DoxyCodeLine{\Hypertarget{drv__adc_8c_source_l00101}\mbox{\hyperlink{drv__adc_8c_a27db3660a4a85bd60564505cdad37fb0}{00101}} \mbox{\hyperlink{drv__adc_8c_a27db3660a4a85bd60564505cdad37fb0}{adc1Ch8Start}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{drv__adc_8c_source_l00102}00102 \{}
\DoxyCodeLine{\Hypertarget{drv__adc_8c_source_l00103}00103     ADC1-\/>CR2   |= ADC\_CR2\_SWSTART;}
\DoxyCodeLine{\Hypertarget{drv__adc_8c_source_l00104}00104 \}}
\DoxyCodeLine{\Hypertarget{drv__adc_8c_source_l00105}00105 }
\DoxyCodeLine{\Hypertarget{drv__adc_8c_source_l00110}00110 \textcolor{keywordtype}{void}}
\DoxyCodeLine{\Hypertarget{drv__adc_8c_source_l00111}\mbox{\hyperlink{drv__adc_8c_a06406eadf297fa89a6eaf9586b227a69}{00111}} \mbox{\hyperlink{drv__adc_8c_a06406eadf297fa89a6eaf9586b227a69}{ADC\_IRQHandler}}(\textcolor{keywordtype}{void})\{}
\DoxyCodeLine{\Hypertarget{drv__adc_8c_source_l00112}00112     \textcolor{keywordflow}{if}(ADC1-\/>SR \& ADC\_SR\_OVR)   \textcolor{comment}{// data overrun}}
\DoxyCodeLine{\Hypertarget{drv__adc_8c_source_l00113}00113     \{}
\DoxyCodeLine{\Hypertarget{drv__adc_8c_source_l00114}00114         DMA2\_Stream4-\/>PAR = (uint32\_t)(\&(ADC1-\/>DR));        \textcolor{comment}{// setting the ADC data register as the peripheral address}}
\DoxyCodeLine{\Hypertarget{drv__adc_8c_source_l00115}00115         DMA2\_Stream4-\/>M0AR = (uint32\_t)\mbox{\hyperlink{drv__adc_8c_a5af95b023f58b843986d1f74f3f71df8}{rawADC}};                \textcolor{comment}{// setting the "{}rawADC"{} array as the memory location}}
\DoxyCodeLine{\Hypertarget{drv__adc_8c_source_l00116}00116         DMA2\_Stream4-\/>NDTR = 1;}
\DoxyCodeLine{\Hypertarget{drv__adc_8c_source_l00117}00117 }
\DoxyCodeLine{\Hypertarget{drv__adc_8c_source_l00118}00118         ADC1-\/>SR    |= ADC\_SR\_OVR;}
\DoxyCodeLine{\Hypertarget{drv__adc_8c_source_l00119}00119         ADC1-\/>CR2   |= ADC\_CR2\_SWSTART;}
\DoxyCodeLine{\Hypertarget{drv__adc_8c_source_l00120}00120     \}}
\DoxyCodeLine{\Hypertarget{drv__adc_8c_source_l00121}00121     \textcolor{keywordflow}{if}(ADC1-\/>SR \& ADC\_SR\_EOC)           \textcolor{comment}{// end of conversion}}
\DoxyCodeLine{\Hypertarget{drv__adc_8c_source_l00122}00122         ADC1-\/>SR |= ADC\_SR\_EOC;}
\DoxyCodeLine{\Hypertarget{drv__adc_8c_source_l00123}00123 }
\DoxyCodeLine{\Hypertarget{drv__adc_8c_source_l00124}00124 \}}
\DoxyCodeLine{\Hypertarget{drv__adc_8c_source_l00125}00125 }
\DoxyCodeLine{\Hypertarget{drv__adc_8c_source_l00130}00130 \textcolor{keywordtype}{void}}
\DoxyCodeLine{\Hypertarget{drv__adc_8c_source_l00131}\mbox{\hyperlink{drv__adc_8c_a295198ed574625d416158a5fc54205ea}{00131}} \mbox{\hyperlink{drv__adc_8c_a295198ed574625d416158a5fc54205ea}{DMA2\_Stream4\_IRQHandler}}(\textcolor{keywordtype}{void})\{}
\DoxyCodeLine{\Hypertarget{drv__adc_8c_source_l00132}00132     \textcolor{keywordflow}{if}(DMA2-\/>HISR \& DMA\_HISR\_TEIF4)     \textcolor{comment}{// transmission error}}
\DoxyCodeLine{\Hypertarget{drv__adc_8c_source_l00133}00133         DMA2-\/>HIFCR |= DMA\_HIFCR\_CTEIF4;}
\DoxyCodeLine{\Hypertarget{drv__adc_8c_source_l00134}00134 }
\DoxyCodeLine{\Hypertarget{drv__adc_8c_source_l00135}00135     \textcolor{keywordflow}{if}(DMA2-\/>HISR \& DMA\_HISR\_TCIF4)     \textcolor{comment}{// transmission complete}}
\DoxyCodeLine{\Hypertarget{drv__adc_8c_source_l00136}00136         DMA2-\/>HIFCR |= DMA\_HIFCR\_CTCIF4;}
\DoxyCodeLine{\Hypertarget{drv__adc_8c_source_l00137}00137 \}}
\DoxyCodeLine{\Hypertarget{drv__adc_8c_source_l00138}00138 }
\DoxyCodeLine{\Hypertarget{drv__adc_8c_source_l00139}00139 }
\DoxyCodeLine{\Hypertarget{drv__adc_8c_source_l00140}00140 }
\DoxyCodeLine{\Hypertarget{drv__adc_8c_source_l00141}00141 }
\DoxyCodeLine{\Hypertarget{drv__adc_8c_source_l00142}00142 }
\DoxyCodeLine{\Hypertarget{drv__adc_8c_source_l00143}00143 }
\DoxyCodeLine{\Hypertarget{drv__adc_8c_source_l00144}00144 }
\DoxyCodeLine{\Hypertarget{drv__adc_8c_source_l00145}00145 }
\DoxyCodeLine{\Hypertarget{drv__adc_8c_source_l00146}00146 }
\DoxyCodeLine{\Hypertarget{drv__adc_8c_source_l00147}00147 }
\DoxyCodeLine{\Hypertarget{drv__adc_8c_source_l00148}00148 }
\DoxyCodeLine{\Hypertarget{drv__adc_8c_source_l00149}00149 }

\end{DoxyCode}
