
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v' to AST representation.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462'.
Generating RTLIL representation for module `\td_fused_top_start_for_tdf9_readFilters64_U0'.
Generating RTLIL representation for module `\td_fused_top_start_for_tdf9_readFilters64_U0_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1098.13-1098.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1099.13-1099.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1100.16-1100.24.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1096.1-1102.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w16_d2_S_x6'.
Generating RTLIL representation for module `\td_fused_top_fifo_w16_d2_S_x6_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1218.13-1218.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1219.13-1219.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1220.16-1220.24.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1216.1-1222.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w8_d7_S_x'.
Generating RTLIL representation for module `\td_fused_top_fifo_w8_d7_S_x_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1343.13-1343.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1344.13-1344.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1345.13-1345.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1346.13-1346.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1347.13-1347.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1348.13-1348.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1349.13-1349.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1350.16-1350.24.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1341.1-1352.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w4_d7_S'.
Generating RTLIL representation for module `\td_fused_top_fifo_w4_d7_S_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1473.13-1473.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1474.13-1474.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1475.13-1475.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1476.13-1476.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1477.13-1477.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1478.13-1478.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1479.13-1479.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1480.16-1480.24.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1471.1-1482.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w6_d7_S'.
Generating RTLIL representation for module `\td_fused_top_fifo_w6_d7_S_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1603.13-1603.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1604.13-1604.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1605.13-1605.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1606.13-1606.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1607.13-1607.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1608.13-1608.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1609.13-1609.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1610.16-1610.24.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1601.1-1612.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w6_d2_S_x0'.
Generating RTLIL representation for module `\td_fused_top_fifo_w6_d2_S_x0_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1728.13-1728.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1729.13-1729.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1730.16-1730.24.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1726.1-1732.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_tdf9_writeOutputs_unaligned'.
Generating RTLIL representation for module `\td_fused_top_tdf9_adjust'.
Generating RTLIL representation for module `\td_fused_top_Block_entry_proc_proc550'.
Generating RTLIL representation for module `\td_fused_top_tdf9_accum_2'.
Generating RTLIL representation for module `\td_fused_top_tdf9_accum_1'.
Generating RTLIL representation for module `\td_fused_top_tdf9_dot_product'.
Generating RTLIL representation for module `\td_fused_top_tdf9_readFilters64'.
Generating RTLIL representation for module `\td_fused_top_tdf9_readInputs'.
Generating RTLIL representation for module `\td_fused_top_tdf9_get_next_ijk'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore_ram'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore_ram'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore_ram'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore_ram'.
Generating RTLIL representation for module `\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Generating RTLIL representation for module `\td_fused_top_ap_hadd_6_full_dsp_16'.
Generating RTLIL representation for module `\FPAddSub'.
Generating RTLIL representation for module `\FPAddSub_ExceptionModule'.
Generating RTLIL representation for module `\FPAddSub_RoundModule'.
Generating RTLIL representation for module `\FPAddSub_NormalizeShift2'.
Generating RTLIL representation for module `\FPAddSub_NormalizeShift1'.
Generating RTLIL representation for module `\FPAddSub_NormalizeModule'.
Generating RTLIL representation for module `\FPAddSub_ExecutionModule'.
Generating RTLIL representation for module `\FPAddSub_AlignShift2'.
Generating RTLIL representation for module `\FPAddSub_AlignShift1'.
Generating RTLIL representation for module `\FPAddSub_AlignModule'.
Generating RTLIL representation for module `\FPAddSub_PrealignModule'.
Generating RTLIL representation for module `\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Generating RTLIL representation for module `\td_fused_top_ap_hmul_3_max_dsp_16'.
Generating RTLIL representation for module `\FPMult_16'.
Generating RTLIL representation for module `\FPMult_RoundModule'.
Generating RTLIL representation for module `\FPMult_NormalizeModule'.
Generating RTLIL representation for module `\FPMult_ExecuteModule'.
Generating RTLIL representation for module `\FPMult_PrepModule'.
Generating RTLIL representation for module `\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   3 design levels: td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1
root of   0 design levels: FPMult_PrepModule   
root of   0 design levels: FPMult_ExecuteModule
root of   0 design levels: FPMult_NormalizeModule
root of   0 design levels: FPMult_RoundModule  
root of   1 design levels: FPMult_16           
root of   2 design levels: td_fused_top_ap_hmul_3_max_dsp_16
root of   3 design levels: td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1
root of   0 design levels: FPAddSub_PrealignModule
root of   0 design levels: FPAddSub_AlignModule
root of   0 design levels: FPAddSub_AlignShift1
root of   0 design levels: FPAddSub_AlignShift2
root of   0 design levels: FPAddSub_ExecutionModule
root of   0 design levels: FPAddSub_NormalizeModule
root of   0 design levels: FPAddSub_NormalizeShift1
root of   0 design levels: FPAddSub_NormalizeShift2
root of   0 design levels: FPAddSub_RoundModule
root of   0 design levels: FPAddSub_ExceptionModule
root of   1 design levels: FPAddSub            
root of   2 design levels: td_fused_top_ap_hadd_6_full_dsp_16
root of   3 design levels: td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1
root of   0 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore_ram
root of   1 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore
root of   2 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0
root of   0 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore_ram
root of   1 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore
root of   2 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0
root of   0 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore_ram
root of   1 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore
root of   2 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0
root of   0 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore_ram
root of   1 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore
root of   2 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0
root of   0 design levels: td_fused_top_tdf9_get_next_ijk
root of   0 design levels: td_fused_top_tdf9_readInputs
root of   0 design levels: td_fused_top_tdf9_readFilters64
root of   4 design levels: td_fused_top_tdf9_dot_product
root of   4 design levels: td_fused_top_tdf9_accum_1
root of   4 design levels: td_fused_top_tdf9_accum_2
root of   0 design levels: td_fused_top_Block_entry_proc_proc550
root of   4 design levels: td_fused_top_tdf9_adjust
root of   0 design levels: td_fused_top_tdf9_writeOutputs_unaligned
root of   0 design levels: td_fused_top_fifo_w6_d2_S_x0_shiftReg
root of   1 design levels: td_fused_top_fifo_w6_d2_S_x0
root of   0 design levels: td_fused_top_fifo_w6_d7_S_shiftReg
root of   1 design levels: td_fused_top_fifo_w6_d7_S
root of   0 design levels: td_fused_top_fifo_w4_d7_S_shiftReg
root of   1 design levels: td_fused_top_fifo_w4_d7_S
root of   0 design levels: td_fused_top_fifo_w8_d7_S_x_shiftReg
root of   1 design levels: td_fused_top_fifo_w8_d7_S_x
root of   0 design levels: td_fused_top_fifo_w16_d2_S_x6_shiftReg
root of   1 design levels: td_fused_top_fifo_w16_d2_S_x6
root of   0 design levels: td_fused_top_start_for_tdf9_readFilters64_U0_shiftReg
root of   1 design levels: td_fused_top_start_for_tdf9_readFilters64_U0
root of   5 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48462
Automatically selected td_fused_top_dataflow_in_loop_TOP_LOOP48462 as design top module.

2.2. Analyzing design hierarchy..
Top module:  \td_fused_top_dataflow_in_loop_TOP_LOOP48462
Used module:     \td_fused_top_start_for_tdf9_readFilters64_U0
Used module:         \td_fused_top_start_for_tdf9_readFilters64_U0_shiftReg
Used module:     \td_fused_top_fifo_w16_d2_S_x6
Used module:         \td_fused_top_fifo_w16_d2_S_x6_shiftReg
Used module:     \td_fused_top_fifo_w8_d7_S_x
Used module:         \td_fused_top_fifo_w8_d7_S_x_shiftReg
Used module:     \td_fused_top_fifo_w4_d7_S
Used module:         \td_fused_top_fifo_w4_d7_S_shiftReg
Used module:     \td_fused_top_fifo_w6_d7_S
Used module:         \td_fused_top_fifo_w6_d7_S_shiftReg
Used module:     \td_fused_top_fifo_w6_d2_S_x0
Used module:         \td_fused_top_fifo_w6_d2_S_x0_shiftReg
Used module:     \td_fused_top_tdf9_writeOutputs_unaligned
Used module:     \td_fused_top_tdf9_adjust
Used module:         \td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1
Used module:             \td_fused_top_ap_hmul_3_max_dsp_16
Used module:                 \FPMult_16
Used module:                     \FPMult_RoundModule
Used module:                     \FPMult_NormalizeModule
Used module:                     \FPMult_ExecuteModule
Used module:                     \FPMult_PrepModule
Used module:         \td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1
Used module:             \td_fused_top_ap_hadd_6_full_dsp_16
Used module:                 \FPAddSub
Used module:                     \FPAddSub_ExceptionModule
Used module:                     \FPAddSub_RoundModule
Used module:                     \FPAddSub_NormalizeShift2
Used module:                     \FPAddSub_NormalizeShift1
Used module:                     \FPAddSub_NormalizeModule
Used module:                     \FPAddSub_ExecutionModule
Used module:                     \FPAddSub_AlignShift2
Used module:                     \FPAddSub_AlignShift1
Used module:                     \FPAddSub_AlignModule
Used module:                     \FPAddSub_PrealignModule
Used module:         \td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1
Used module:     \td_fused_top_Block_entry_proc_proc550
Used module:     \td_fused_top_tdf9_accum_2
Used module:     \td_fused_top_tdf9_accum_1
Used module:     \td_fused_top_tdf9_dot_product
Used module:     \td_fused_top_tdf9_readFilters64
Used module:     \td_fused_top_tdf9_readInputs
Used module:     \td_fused_top_tdf9_get_next_ijk
Used module:     \td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0
Used module:         \td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore_ram
Used module:     \td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0
Used module:         \td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore_ram
Used module:     \td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0
Used module:         \td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore_ram
Used module:     \td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0
Used module:         \td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore_ram
Parameter \DataWidth = 16
Parameter \AddressRange = 8
Parameter \AddressWidth = 3

2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 8
Parameter \AddressWidth = 3
Generating RTLIL representation for module `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 256
Parameter \AddressWidth = 8

2.4. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 256
Parameter \AddressWidth = 8
Generating RTLIL representation for module `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 256
Parameter \AddressWidth = 8

2.5. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 256
Parameter \AddressWidth = 8
Generating RTLIL representation for module `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 256
Parameter \AddressWidth = 8

2.6. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 256
Parameter \AddressWidth = 8
Generating RTLIL representation for module `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16

2.7. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Generating RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16

2.8. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Generating RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 7
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16

2.9. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 7
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Generating RTLIL representation for module `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.

2.10. Analyzing design hierarchy..
Top module:  \td_fused_top_dataflow_in_loop_TOP_LOOP48462
Used module:     \td_fused_top_start_for_tdf9_readFilters64_U0
Used module:         \td_fused_top_start_for_tdf9_readFilters64_U0_shiftReg
Used module:     \td_fused_top_fifo_w16_d2_S_x6
Used module:         \td_fused_top_fifo_w16_d2_S_x6_shiftReg
Used module:     \td_fused_top_fifo_w8_d7_S_x
Used module:         \td_fused_top_fifo_w8_d7_S_x_shiftReg
Used module:     \td_fused_top_fifo_w4_d7_S
Used module:         \td_fused_top_fifo_w4_d7_S_shiftReg
Used module:     \td_fused_top_fifo_w6_d7_S
Used module:         \td_fused_top_fifo_w6_d7_S_shiftReg
Used module:     \td_fused_top_fifo_w6_d2_S_x0
Used module:         \td_fused_top_fifo_w6_d2_S_x0_shiftReg
Used module:     \td_fused_top_tdf9_writeOutputs_unaligned
Used module:     \td_fused_top_tdf9_adjust
Used module:         $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1
Used module:             \td_fused_top_ap_hmul_3_max_dsp_16
Used module:                 \FPMult_16
Used module:                     \FPMult_RoundModule
Used module:                     \FPMult_NormalizeModule
Used module:                     \FPMult_ExecuteModule
Used module:                     \FPMult_PrepModule
Used module:         $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1
Used module:             \td_fused_top_ap_hadd_6_full_dsp_16
Used module:                 \FPAddSub
Used module:                     \FPAddSub_ExceptionModule
Used module:                     \FPAddSub_RoundModule
Used module:                     \FPAddSub_NormalizeShift2
Used module:                     \FPAddSub_NormalizeShift1
Used module:                     \FPAddSub_NormalizeModule
Used module:                     \FPAddSub_ExecutionModule
Used module:                     \FPAddSub_AlignShift2
Used module:                     \FPAddSub_AlignShift1
Used module:                     \FPAddSub_AlignModule
Used module:                     \FPAddSub_PrealignModule
Used module:         $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1
Used module:     \td_fused_top_Block_entry_proc_proc550
Used module:     \td_fused_top_tdf9_accum_2
Used module:     \td_fused_top_tdf9_accum_1
Used module:     \td_fused_top_tdf9_dot_product
Used module:     \td_fused_top_tdf9_readFilters64
Used module:     \td_fused_top_tdf9_readInputs
Used module:     \td_fused_top_tdf9_get_next_ijk
Used module:     $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0
Used module:         \td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore_ram
Used module:     $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0
Used module:         \td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore_ram
Used module:     $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0
Used module:         \td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore_ram
Used module:     $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0
Used module:         \td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore_ram

2.11. Analyzing design hierarchy..
Top module:  \td_fused_top_dataflow_in_loop_TOP_LOOP48462
Used module:     \td_fused_top_start_for_tdf9_readFilters64_U0
Used module:         \td_fused_top_start_for_tdf9_readFilters64_U0_shiftReg
Used module:     \td_fused_top_fifo_w16_d2_S_x6
Used module:         \td_fused_top_fifo_w16_d2_S_x6_shiftReg
Used module:     \td_fused_top_fifo_w8_d7_S_x
Used module:         \td_fused_top_fifo_w8_d7_S_x_shiftReg
Used module:     \td_fused_top_fifo_w4_d7_S
Used module:         \td_fused_top_fifo_w4_d7_S_shiftReg
Used module:     \td_fused_top_fifo_w6_d7_S
Used module:         \td_fused_top_fifo_w6_d7_S_shiftReg
Used module:     \td_fused_top_fifo_w6_d2_S_x0
Used module:         \td_fused_top_fifo_w6_d2_S_x0_shiftReg
Used module:     \td_fused_top_tdf9_writeOutputs_unaligned
Used module:     \td_fused_top_tdf9_adjust
Used module:         $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1
Used module:             \td_fused_top_ap_hmul_3_max_dsp_16
Used module:                 \FPMult_16
Used module:                     \FPMult_RoundModule
Used module:                     \FPMult_NormalizeModule
Used module:                     \FPMult_ExecuteModule
Used module:                     \FPMult_PrepModule
Used module:         $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1
Used module:             \td_fused_top_ap_hadd_6_full_dsp_16
Used module:                 \FPAddSub
Used module:                     \FPAddSub_ExceptionModule
Used module:                     \FPAddSub_RoundModule
Used module:                     \FPAddSub_NormalizeShift2
Used module:                     \FPAddSub_NormalizeShift1
Used module:                     \FPAddSub_NormalizeModule
Used module:                     \FPAddSub_ExecutionModule
Used module:                     \FPAddSub_AlignShift2
Used module:                     \FPAddSub_AlignShift1
Used module:                     \FPAddSub_AlignModule
Used module:                     \FPAddSub_PrealignModule
Used module:         $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1
Used module:     \td_fused_top_Block_entry_proc_proc550
Used module:     \td_fused_top_tdf9_accum_2
Used module:     \td_fused_top_tdf9_accum_1
Used module:     \td_fused_top_tdf9_dot_product
Used module:     \td_fused_top_tdf9_readFilters64
Used module:     \td_fused_top_tdf9_readInputs
Used module:     \td_fused_top_tdf9_get_next_ijk
Used module:     $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0
Used module:         \td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore_ram
Used module:     $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0
Used module:         \td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore_ram
Used module:     $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0
Used module:         \td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore_ram
Used module:     $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0
Used module:         \td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore_ram
Removing unused module `\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1'.
Removing unused module `\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Removing unused module `\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Removing unused module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0'.
Removing unused module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0'.
Removing unused module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0'.
Removing unused module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0'.
Removed 7 unused modules.
Mapping positional arguments of cell FPMult_16.RoundModule (FPMult_RoundModule).
Mapping positional arguments of cell FPMult_16.NormalizeModule (FPMult_NormalizeModule).
Mapping positional arguments of cell FPMult_16.ExecuteModule (FPMult_ExecuteModule).
Mapping positional arguments of cell FPMult_16.PrepModule (FPMult_PrepModule).
Mapping positional arguments of cell FPAddSub.Exceptionmodule (FPAddSub_ExceptionModule).
Mapping positional arguments of cell FPAddSub.RoundModule (FPAddSub_RoundModule).
Mapping positional arguments of cell FPAddSub.NormalizeShift2 (FPAddSub_NormalizeShift2).
Mapping positional arguments of cell FPAddSub.NormalizeShift1 (FPAddSub_NormalizeShift1).
Mapping positional arguments of cell FPAddSub.NormalizeModule (FPAddSub_NormalizeModule).
Mapping positional arguments of cell FPAddSub.ExecutionModule (FPAddSub_ExecutionModule).
Mapping positional arguments of cell FPAddSub.AlignShift2 (FPAddSub_AlignShift2).
Mapping positional arguments of cell FPAddSub.AlignShift1 (FPAddSub_AlignShift1).
Mapping positional arguments of cell FPAddSub.AlignModule (FPAddSub_AlignModule).
Mapping positional arguments of cell FPAddSub.PrealignModule (FPAddSub_PrealignModule).

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3829$1015'.
Cleaned up 1 empty switch.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:7603$2578 in module FPMult_16.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:7311$2542 in module FPAddSub_AlignShift1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:7311$2542 in module FPAddSub_AlignShift1.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:7266$2539 in module FPAddSub_AlignShift2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:7266$2539 in module FPAddSub_AlignShift2.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:7137$2515 in module FPAddSub_NormalizeShift1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:7137$2515 in module FPAddSub_NormalizeShift1.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:7118$2514 in module FPAddSub_NormalizeShift1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:7118$2514 in module FPAddSub_NormalizeShift1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6815$2467 in module FPAddSub.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6548$2452 in module td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore_ram.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6538$2441 in module td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore_ram.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6460$3025 in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6450$3017 in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6440$3009 in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6427$3002 in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6418$3000 in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6409$2998 in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6397$2994 in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6385$2990 in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6238$2297 in module td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore_ram.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6228$2286 in module td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore_ram.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6146$2900 in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6136$2892 in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6126$2884 in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6114$2880 in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6102$2876 in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6008$2226 in module td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore_ram.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5934$2849 in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5924$2841 in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5914$2833 in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5901$2826 in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5888$2819 in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5879$2817 in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5870$2815 in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5858$2811 in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5846$2807 in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5709$2088 in module td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore_ram.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5699$2077 in module td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore_ram.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5621$2722 in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5611$2714 in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5601$2706 in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5588$2699 in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5579$2697 in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5570$2695 in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5558$2691 in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5546$2687 in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5364$1919 in module td_fused_top_tdf9_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5356$1915 in module td_fused_top_tdf9_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5348$1911 in module td_fused_top_tdf9_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5340$1896 in module td_fused_top_tdf9_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5332$1881 in module td_fused_top_tdf9_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5324$1874 in module td_fused_top_tdf9_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5316$1859 in module td_fused_top_tdf9_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5308$1852 in module td_fused_top_tdf9_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5300$1837 in module td_fused_top_tdf9_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5292$1830 in module td_fused_top_tdf9_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5284$1815 in module td_fused_top_tdf9_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5276$1808 in module td_fused_top_tdf9_get_next_ijk.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5266$1793 in module td_fused_top_tdf9_get_next_ijk.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5252$1787 in module td_fused_top_tdf9_get_next_ijk.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5242$1772 in module td_fused_top_tdf9_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5234$1768 in module td_fused_top_tdf9_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5226$1753 in module td_fused_top_tdf9_get_next_ijk.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5196$1696 in module td_fused_top_tdf9_get_next_ijk.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5184$1679 in module td_fused_top_tdf9_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5176$1677 in module td_fused_top_tdf9_get_next_ijk.
Marked 6 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4918$1589 in module td_fused_top_tdf9_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4910$1574 in module td_fused_top_tdf9_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4902$1559 in module td_fused_top_tdf9_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4894$1552 in module td_fused_top_tdf9_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4886$1545 in module td_fused_top_tdf9_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4878$1530 in module td_fused_top_tdf9_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4870$1515 in module td_fused_top_tdf9_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4862$1508 in module td_fused_top_tdf9_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4854$1501 in module td_fused_top_tdf9_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4846$1495 in module td_fused_top_tdf9_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4838$1479 in module td_fused_top_tdf9_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4830$1463 in module td_fused_top_tdf9_readInputs.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4816$1455 in module td_fused_top_tdf9_readInputs.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4802$1447 in module td_fused_top_tdf9_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4794$1435 in module td_fused_top_tdf9_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4786$1423 in module td_fused_top_tdf9_readInputs.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4772$1415 in module td_fused_top_tdf9_readInputs.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4758$1407 in module td_fused_top_tdf9_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4750$1405 in module td_fused_top_tdf9_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4742$1397 in module td_fused_top_tdf9_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4734$1393 in module td_fused_top_tdf9_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4726$1389 in module td_fused_top_tdf9_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4718$1387 in module td_fused_top_tdf9_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4710$1385 in module td_fused_top_tdf9_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4660$1348 in module td_fused_top_tdf9_readInputs.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4648$1342 in module td_fused_top_tdf9_readInputs.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4636$1334 in module td_fused_top_tdf9_readInputs.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4624$1330 in module td_fused_top_tdf9_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4616$1328 in module td_fused_top_tdf9_readInputs.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4363$1295 in module td_fused_top_tdf9_readFilters64.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4355$1287 in module td_fused_top_tdf9_readFilters64.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4347$1281 in module td_fused_top_tdf9_readFilters64.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4339$1272 in module td_fused_top_tdf9_readFilters64.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4331$1265 in module td_fused_top_tdf9_readFilters64.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4323$1259 in module td_fused_top_tdf9_readFilters64.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4315$1257 in module td_fused_top_tdf9_readFilters64.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4307$1249 in module td_fused_top_tdf9_readFilters64.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4299$1245 in module td_fused_top_tdf9_readFilters64.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4291$1241 in module td_fused_top_tdf9_readFilters64.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4283$1239 in module td_fused_top_tdf9_readFilters64.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4275$1237 in module td_fused_top_tdf9_readFilters64.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4249$1209 in module td_fused_top_tdf9_readFilters64.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4235$1194 in module td_fused_top_tdf9_readFilters64.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4223$1179 in module td_fused_top_tdf9_readFilters64.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4211$1175 in module td_fused_top_tdf9_readFilters64.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4203$1173 in module td_fused_top_tdf9_readFilters64.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4027$1128 in module td_fused_top_tdf9_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4019$1122 in module td_fused_top_tdf9_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4011$1116 in module td_fused_top_tdf9_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4003$1112 in module td_fused_top_tdf9_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3995$1106 in module td_fused_top_tdf9_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3987$1104 in module td_fused_top_tdf9_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3979$1088 in module td_fused_top_tdf9_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3971$1084 in module td_fused_top_tdf9_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3963$1082 in module td_fused_top_tdf9_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3955$1080 in module td_fused_top_tdf9_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3905$1044 in module td_fused_top_tdf9_dot_product.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3893$1035 in module td_fused_top_tdf9_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3883$1032 in module td_fused_top_tdf9_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3873$1029 in module td_fused_top_tdf9_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3863$1026 in module td_fused_top_tdf9_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3853$1023 in module td_fused_top_tdf9_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3843$1020 in module td_fused_top_tdf9_dot_product.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3829$1015 in module td_fused_top_tdf9_dot_product.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3817$1002 in module td_fused_top_tdf9_dot_product.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3805$998 in module td_fused_top_tdf9_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3797$996 in module td_fused_top_tdf9_dot_product.
Marked 12 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3405$910 in module td_fused_top_tdf9_accum_1.
Marked 5 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3387$896 in module td_fused_top_tdf9_accum_1.
Marked 5 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3369$882 in module td_fused_top_tdf9_accum_1.
Marked 5 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3351$868 in module td_fused_top_tdf9_accum_1.
Marked 5 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3333$854 in module td_fused_top_tdf9_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3325$852 in module td_fused_top_tdf9_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3317$844 in module td_fused_top_tdf9_accum_1.
Marked 5 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3299$836 in module td_fused_top_tdf9_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3291$832 in module td_fused_top_tdf9_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3283$828 in module td_fused_top_tdf9_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3275$826 in module td_fused_top_tdf9_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3267$824 in module td_fused_top_tdf9_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3259$820 in module td_fused_top_tdf9_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3251$816 in module td_fused_top_tdf9_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3243$814 in module td_fused_top_tdf9_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3235$812 in module td_fused_top_tdf9_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3227$788 in module td_fused_top_tdf9_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3219$764 in module td_fused_top_tdf9_accum_1.
Marked 5 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3201$750 in module td_fused_top_tdf9_accum_1.
Marked 5 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3183$736 in module td_fused_top_tdf9_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3100$640 in module td_fused_top_tdf9_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3092$635 in module td_fused_top_tdf9_accum_1.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3080$618 in module td_fused_top_tdf9_accum_1.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3068$605 in module td_fused_top_tdf9_accum_1.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3056$601 in module td_fused_top_tdf9_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3048$599 in module td_fused_top_tdf9_accum_1.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2746$581 in module td_fused_top_tdf9_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2738$577 in module td_fused_top_tdf9_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2730$573 in module td_fused_top_tdf9_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2722$569 in module td_fused_top_tdf9_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2714$567 in module td_fused_top_tdf9_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2706$563 in module td_fused_top_tdf9_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2698$559 in module td_fused_top_tdf9_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2678$547 in module td_fused_top_tdf9_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2670$539 in module td_fused_top_tdf9_accum_2.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2658$533 in module td_fused_top_tdf9_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2650$531 in module td_fused_top_tdf9_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2640$526 in module td_fused_top_tdf9_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2533$520 in module td_fused_top_Block_entry_proc_proc550.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2525$513 in module td_fused_top_Block_entry_proc_proc550.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2517$506 in module td_fused_top_Block_entry_proc_proc550.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2509$502 in module td_fused_top_Block_entry_proc_proc550.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2501$495 in module td_fused_top_Block_entry_proc_proc550.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2491$487 in module td_fused_top_Block_entry_proc_proc550.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2479$478 in module td_fused_top_Block_entry_proc_proc550.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2471$476 in module td_fused_top_Block_entry_proc_proc550.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2305$458 in module td_fused_top_tdf9_adjust.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2297$449 in module td_fused_top_tdf9_adjust.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2289$442 in module td_fused_top_tdf9_adjust.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2281$440 in module td_fused_top_tdf9_adjust.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2273$436 in module td_fused_top_tdf9_adjust.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2265$434 in module td_fused_top_tdf9_adjust.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2257$425 in module td_fused_top_tdf9_adjust.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2219$413 in module td_fused_top_tdf9_adjust.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2211$411 in module td_fused_top_tdf9_adjust.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1989$379 in module td_fused_top_tdf9_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1981$375 in module td_fused_top_tdf9_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1973$373 in module td_fused_top_tdf9_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1965$362 in module td_fused_top_tdf9_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1957$355 in module td_fused_top_tdf9_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1949$344 in module td_fused_top_tdf9_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1941$337 in module td_fused_top_tdf9_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1933$335 in module td_fused_top_tdf9_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1925$331 in module td_fused_top_tdf9_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1917$327 in module td_fused_top_tdf9_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1909$325 in module td_fused_top_tdf9_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1858$249 in module td_fused_top_tdf9_writeOutputs_unaligned.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1846$245 in module td_fused_top_tdf9_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1838$243 in module td_fused_top_tdf9_writeOutputs_unaligned.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1726$242 in module td_fused_top_fifo_w6_d2_S_x0_shiftReg.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1726$242 in module td_fused_top_fifo_w6_d2_S_x0_shiftReg.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1655$210 in module td_fused_top_fifo_w6_d2_S_x0.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1601$209 in module td_fused_top_fifo_w6_d7_S_shiftReg.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1525$177 in module td_fused_top_fifo_w6_d7_S.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1471$176 in module td_fused_top_fifo_w4_d7_S_shiftReg.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1395$144 in module td_fused_top_fifo_w4_d7_S.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1341$143 in module td_fused_top_fifo_w8_d7_S_x_shiftReg.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1265$111 in module td_fused_top_fifo_w8_d7_S_x.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1216$110 in module td_fused_top_fifo_w16_d2_S_x6_shiftReg.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1216$110 in module td_fused_top_fifo_w16_d2_S_x6_shiftReg.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1145$78 in module td_fused_top_fifo_w16_d2_S_x6.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1096$77 in module td_fused_top_start_for_tdf9_readFilters64_U0_shiftReg.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1096$77 in module td_fused_top_start_for_tdf9_readFilters64_U0_shiftReg.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1025$45 in module td_fused_top_start_for_tdf9_readFilters64_U0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:784$10 in module td_fused_top_dataflow_in_loop_TOP_LOOP48462.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:772$6 in module td_fused_top_dataflow_in_loop_TOP_LOOP48462.
Removed a total of 7 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 19 redundant assignments.
Promoted 284 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6300$3046'.
  Set init value: \empty_n = 1'0
Found init rule in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6299$3045'.
  Set init value: \full_n = 1'1
Found init rule in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6298$3044'.
  Set init value: \count = 2'00
Found init rule in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6295$3041'.
  Set init value: \reg_valid0 = 1'0
Found init rule in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6294$3040'.
  Set init value: \reg_q0 = 16'0000000000000000
Found init rule in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6293$3039'.
  Set init value: \prev_tptr = 1'0
Found init rule in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6292$3038'.
  Set init value: \prev_iptr = 1'0
Found init rule in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6291$3037'.
  Set init value: \tptr = 1'0
Found init rule in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6290$3036'.
  Set init value: \iptr = 1'0
Found init rule in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6063$2915'.
  Set init value: \empty_n = 1'0
Found init rule in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6062$2914'.
  Set init value: \full_n = 1'1
Found init rule in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6061$2913'.
  Set init value: \count = 2'00
Found init rule in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6060$2912'.
  Set init value: \tptr = 1'0
Found init rule in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6059$2911'.
  Set init value: \iptr = 1'0
Found init rule in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5768$2870'.
  Set init value: \empty_n = 1'0
Found init rule in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5767$2869'.
  Set init value: \full_n = 1'1
Found init rule in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5766$2868'.
  Set init value: \count = 2'00
Found init rule in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5765$2867'.
  Set init value: \reg_valid1 = 1'0
Found init rule in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5764$2866'.
  Set init value: \reg_q1 = 16'0000000000000000
Found init rule in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5763$2865'.
  Set init value: \reg_valid0 = 1'0
Found init rule in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5762$2864'.
  Set init value: \reg_q0 = 16'0000000000000000
Found init rule in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5761$2863'.
  Set init value: \prev_tptr = 1'0
Found init rule in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5760$2862'.
  Set init value: \prev_iptr = 1'0
Found init rule in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5759$2861'.
  Set init value: \tptr = 1'0
Found init rule in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5758$2860'.
  Set init value: \iptr = 1'0
Found init rule in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5461$2743'.
  Set init value: \empty_n = 1'0
Found init rule in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5460$2742'.
  Set init value: \full_n = 1'1
Found init rule in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5459$2741'.
  Set init value: \count = 2'00
Found init rule in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5456$2738'.
  Set init value: \reg_valid0 = 1'0
Found init rule in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5455$2737'.
  Set init value: \reg_q0 = 16'0000000000000000
Found init rule in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5454$2736'.
  Set init value: \prev_tptr = 1'0
Found init rule in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5453$2735'.
  Set init value: \prev_iptr = 1'0
Found init rule in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5452$2734'.
  Set init value: \tptr = 1'0
Found init rule in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5451$2733'.
  Set init value: \iptr = 1'0
Found init rule in `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:0$1943'.
  Set init value: \i = 16'0000000000000000
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 1'1
  Set init value: \start_once_reg = 1'0
  Set init value: \j = 16'0000000000000000
  Set init value: \k = 16'0000000000000000
Found init rule in `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:0$1676'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 5'00001
  Set init value: \ap_enable_reg_pp0_iter0 = 1'0
  Set init value: \ap_enable_reg_pp0_iter1 = 1'0
Found init rule in `\td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:0$1327'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 3'001
  Set init value: \ap_enable_reg_pp0_iter0 = 1'0
  Set init value: \ap_enable_reg_pp0_iter1 = 1'0
Found init rule in `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:0$1172'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 3'001
  Set init value: \ap_enable_reg_pp0_iter0 = 1'0
  Set init value: \ap_enable_reg_pp0_iter1 = 1'0
  Set init value: \ap_enable_reg_pp0_iter2 = 1'0
  Set init value: \ap_enable_reg_pp0_iter3 = 1'0
  Set init value: \ap_enable_reg_pp0_iter4 = 1'0
  Set init value: \ap_enable_reg_pp0_iter5 = 1'0
  Set init value: \ap_enable_reg_pp0_iter6 = 1'0
  Set init value: \ap_enable_reg_pp0_iter7 = 1'0
Found init rule in `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:0$995'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 11'00000000001
  Set init value: \ap_enable_reg_pp0_iter0 = 1'0
  Set init value: \ap_enable_reg_pp0_iter1 = 1'0
Found init rule in `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:0$598'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 11'00000000001
  Set init value: \accum_in_2_preg = 16'0000000000000000
Found init rule in `\td_fused_top_Block_entry_proc_proc550.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:0$525'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 1'1
  Set init value: \ap_return_preg = 16'0000000000000000
Found init rule in `\td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:0$475'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 23'00000000000000000000001
Found init rule in `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:0$410'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 2'01
  Set init value: \outputCount = 16'0000000000000000
  Set init value: \outputChanIdx = 16'0000000000000000
  Set init value: \outputRow_0 = 16'0000000000000000
  Set init value: \outputRow_1 = 16'0000000000000000
  Set init value: \outputRow_2 = 16'0000000000000000
  Set init value: \outputRow = 16'0000000000000000
Found init rule in `\td_fused_top_fifo_w6_d2_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1648$240'.
  Set init value: \internal_full_n = 1'1
Found init rule in `\td_fused_top_fifo_w6_d2_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1647$239'.
  Set init value: \internal_empty_n = 1'0
Found init rule in `\td_fused_top_fifo_w6_d2_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1646$238'.
  Set init value: \mOutPtr = 2'11
Found init rule in `\td_fused_top_fifo_w6_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1518$207'.
  Set init value: \internal_full_n = 1'1
Found init rule in `\td_fused_top_fifo_w6_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1517$206'.
  Set init value: \internal_empty_n = 1'0
Found init rule in `\td_fused_top_fifo_w6_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1516$205'.
  Set init value: \mOutPtr = 4'1111
Found init rule in `\td_fused_top_fifo_w4_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1388$174'.
  Set init value: \internal_full_n = 1'1
Found init rule in `\td_fused_top_fifo_w4_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1387$173'.
  Set init value: \internal_empty_n = 1'0
Found init rule in `\td_fused_top_fifo_w4_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1386$172'.
  Set init value: \mOutPtr = 4'1111
Found init rule in `\td_fused_top_fifo_w8_d7_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1258$141'.
  Set init value: \internal_full_n = 1'1
Found init rule in `\td_fused_top_fifo_w8_d7_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1257$140'.
  Set init value: \internal_empty_n = 1'0
Found init rule in `\td_fused_top_fifo_w8_d7_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1256$139'.
  Set init value: \mOutPtr = 4'1111
Found init rule in `\td_fused_top_fifo_w16_d2_S_x6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1138$108'.
  Set init value: \internal_full_n = 1'1
Found init rule in `\td_fused_top_fifo_w16_d2_S_x6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1137$107'.
  Set init value: \internal_empty_n = 1'0
Found init rule in `\td_fused_top_fifo_w16_d2_S_x6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1136$106'.
  Set init value: \mOutPtr = 2'11
Found init rule in `\td_fused_top_start_for_tdf9_readFilters64_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1018$75'.
  Set init value: \internal_full_n = 1'1
Found init rule in `\td_fused_top_start_for_tdf9_readFilters64_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1017$74'.
  Set init value: \internal_empty_n = 1'0
Found init rule in `\td_fused_top_start_for_tdf9_readFilters64_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1016$73'.
  Set init value: \mOutPtr = 2'11
Found init rule in `\td_fused_top_dataflow_in_loop_TOP_LOOP48462.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:0$44'.
  Set init value: \ap_sync_reg_tdf9_get_next_ijk_U0_ap_ready = 1'0
  Set init value: \ap_sync_reg_tdf9_readInputs_U0_ap_ready = 1'0

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:7901$3057'.
     1/1: $0\dout_r[15:0]
Creating decoders for process `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:7897$3056'.
Creating decoders for process `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:7890$3055'.
     1/2: $0\din1_buf1[15:0]
     2/2: $0\din0_buf1[15:0]
Creating decoders for process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:7603$2578'.
     1/5: $1\pipe_4[20:0]
     2/5: $1\pipe_3[40:0]
     3/5: $1\pipe_2[22:0]
     4/5: $1\pipe_1[47:0]
     5/5: $1\pipe_0[31:0]
Creating decoders for process `\td_fused_top_ap_hmul_3_max_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:7513$2577'.
     1/3: $0\res_reg[15:0]
     2/3: $0\b_reg[15:0]
     3/3: $0\a_reg[15:0]
Creating decoders for process `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6619$3053'.
     1/1: $0\dout_r[15:0]
Creating decoders for process `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6615$3052'.
Creating decoders for process `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6608$3051'.
     1/2: $0\din1_buf1[15:0]
     2/2: $0\din0_buf1[15:0]
Creating decoders for process `\FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:7311$2542'.
     1/12: $0\Lvl2[10:0] [10]
     2/12: $0\Lvl2[10:0] [8]
     3/12: $0\Lvl2[10:0] [7]
     4/12: $0\Lvl2[10:0] [6]
     5/12: $0\Lvl2[10:0] [5]
     6/12: $0\Lvl2[10:0] [4]
     7/12: $0\Lvl2[10:0] [3]
     8/12: $0\Lvl2[10:0] [2]
     9/12: $0\Lvl2[10:0] [1]
    10/12: $0\Lvl2[10:0] [0]
    11/12: $0\Lvl2[10:0] [9]
    12/12: $1\i[31:0]
Creating decoders for process `\FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:7302$2540'.
Creating decoders for process `\FPAddSub_AlignShift2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:7266$2539'.
     1/12: $0\Lvl3[10:0] [10]
     2/12: $0\Lvl3[10:0] [9]
     3/12: $0\Lvl3[10:0] [8]
     4/12: $0\Lvl3[10:0] [7]
     5/12: $0\Lvl3[10:0] [6]
     6/12: $0\Lvl3[10:0] [5]
     7/12: $0\Lvl3[10:0] [4]
     8/12: $0\Lvl3[10:0] [3]
     9/12: $0\Lvl3[10:0] [2]
    10/12: $0\Lvl3[10:0] [1]
    11/12: $0\Lvl3[10:0] [0]
    12/12: $1\j[31:0]
Creating decoders for process `\FPAddSub_NormalizeModule.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:7203$2529'.
Creating decoders for process `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:7137$2515'.
     1/4: $1\Lvl3[16:0] [16:15]
     2/4: $1\Lvl3[16:0] [12:0]
     3/4: $1\Lvl3[16:0] [14]
     4/4: $1\Lvl3[16:0] [13]
Creating decoders for process `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:7118$2514'.
     1/4: $1\Lvl2[16:0] [16:12]
     2/4: $1\Lvl2[16:0] [3:0]
     3/4: $1\Lvl2[16:0] [11:8]
     4/4: $1\Lvl2[16:0] [7:4]
Creating decoders for process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6815$2467'.
     1/9: $1\pipe_9[24:0]
     2/9: $1\pipe_8[35:0]
     3/9: $1\pipe_7[37:0]
     4/9: $1\pipe_6[37:0]
     5/9: $1\pipe_5[32:0]
     6/9: $1\pipe_4[40:0]
     7/9: $1\pipe_3[39:0]
     8/9: $1\pipe_2[38:0]
     9/9: $1\pipe_1[47:0]
Creating decoders for process `\td_fused_top_ap_hadd_6_full_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6641$2466'.
     1/3: $0\res_reg[15:0]
     2/3: $0\b_reg[15:0]
     3/3: $0\a_reg[15:0]
Creating decoders for process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:7492$3049'.
     1/1: $0\dout_r[15:0]
Creating decoders for process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:7488$3048'.
Creating decoders for process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:7481$3047'.
     1/2: $0\din1_buf1[15:0]
     2/2: $0\din0_buf1[15:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6548$2452'.
     1/6: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6552$2440_EN[15:0]$2461
     2/6: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6552$2440_DATA[15:0]$2460
     3/6: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6552$2440_ADDR[7:0]$2459
     4/6: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6552$2440_EN[15:0]$2458
     5/6: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6552$2440_DATA[15:0]$2457
     6/6: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6552$2440_ADDR[7:0]$2456
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6538$2441'.
     1/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6542$2439_EN[15:0]$2450
     2/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6542$2439_DATA[15:0]$2449
     3/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6542$2439_ADDR[7:0]$2448
     4/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6542$2439_EN[15:0]$2447
     5/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6542$2439_DATA[15:0]$2446
     6/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6542$2439_ADDR[7:0]$2445
     7/7: $0\q0[15:0]
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6300$3046'.
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6299$3045'.
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6298$3044'.
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6297$3043'.
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6296$3042'.
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6295$3041'.
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6294$3040'.
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6293$3039'.
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6292$3038'.
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6291$3037'.
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6290$3036'.
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6460$3025'.
     1/1: $0\empty_n[0:0]
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6450$3017'.
     1/1: $0\full_n[0:0]
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6440$3009'.
     1/1: $0\count[1:0]
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6427$3002'.
     1/2: $0\reg_valid0[0:0]
     2/2: $0\reg_q0[15:0]
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6418$3000'.
     1/1: $0\prev_tptr[0:0]
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6409$2998'.
     1/1: $0\prev_iptr[0:0]
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6397$2994'.
     1/1: $0\tptr[0:0]
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6385$2990'.
     1/1: $0\iptr[0:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6238$2297'.
     1/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6242$2285_EN[15:0]$2306
     2/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6242$2285_DATA[15:0]$2305
     3/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6242$2285_ADDR[8:0]$2304
     4/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6242$2285_EN[15:0]$2303
     5/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6242$2285_DATA[15:0]$2302
     6/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6242$2285_ADDR[8:0]$2301
     7/7: $0\q1[15:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6228$2286'.
     1/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6232$2284_EN[15:0]$2295
     2/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6232$2284_DATA[15:0]$2294
     3/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6232$2284_ADDR[8:0]$2293
     4/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6232$2284_EN[15:0]$2292
     5/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6232$2284_DATA[15:0]$2291
     6/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6232$2284_ADDR[8:0]$2290
     7/7: $0\q0[15:0]
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6063$2915'.
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6062$2914'.
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6061$2913'.
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6060$2912'.
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6059$2911'.
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6146$2900'.
     1/1: $0\empty_n[0:0]
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6136$2892'.
     1/1: $0\full_n[0:0]
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6126$2884'.
     1/1: $0\count[1:0]
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6114$2880'.
     1/1: $0\tptr[0:0]
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6102$2876'.
     1/1: $0\iptr[0:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6018$2237'.
     1/1: $0\q1[15:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6008$2226'.
     1/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6012$2225_EN[15:0]$2235
     2/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6012$2225_DATA[15:0]$2234
     3/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6012$2225_ADDR[7:0]$2233
     4/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6012$2225_EN[15:0]$2232
     5/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6012$2225_DATA[15:0]$2231
     6/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6012$2225_ADDR[7:0]$2230
     7/7: $0\q0[15:0]
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5768$2870'.
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5767$2869'.
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5766$2868'.
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5765$2867'.
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5764$2866'.
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5763$2865'.
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5762$2864'.
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5761$2863'.
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5760$2862'.
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5759$2861'.
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5758$2860'.
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5934$2849'.
     1/1: $0\empty_n[0:0]
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5924$2841'.
     1/1: $0\full_n[0:0]
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5914$2833'.
     1/1: $0\count[1:0]
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5901$2826'.
     1/2: $0\reg_valid1[0:0]
     2/2: $0\reg_q1[15:0]
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5888$2819'.
     1/2: $0\reg_valid0[0:0]
     2/2: $0\reg_q0[15:0]
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5879$2817'.
     1/1: $0\prev_tptr[0:0]
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5870$2815'.
     1/1: $0\prev_iptr[0:0]
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5858$2811'.
     1/1: $0\tptr[0:0]
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5846$2807'.
     1/1: $0\iptr[0:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5709$2088'.
     1/6: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5713$2076_EN[15:0]$2097
     2/6: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5713$2076_DATA[15:0]$2096
     3/6: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5713$2076_ADDR[2:0]$2095
     4/6: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5713$2076_EN[15:0]$2094
     5/6: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5713$2076_DATA[15:0]$2093
     6/6: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5713$2076_ADDR[2:0]$2092
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5699$2077'.
     1/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5703$2075_EN[15:0]$2086
     2/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5703$2075_DATA[15:0]$2085
     3/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5703$2075_ADDR[2:0]$2084
     4/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5703$2075_EN[15:0]$2083
     5/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5703$2075_DATA[15:0]$2082
     6/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5703$2075_ADDR[2:0]$2081
     7/7: $0\q0[15:0]
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5461$2743'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5460$2742'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5459$2741'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5458$2740'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5457$2739'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5456$2738'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5455$2737'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5454$2736'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5453$2735'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5452$2734'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5451$2733'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5621$2722'.
     1/1: $0\empty_n[0:0]
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5611$2714'.
     1/1: $0\full_n[0:0]
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5601$2706'.
     1/1: $0\count[1:0]
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5588$2699'.
     1/2: $0\reg_valid0[0:0]
     2/2: $0\reg_q0[15:0]
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5579$2697'.
     1/1: $0\prev_tptr[0:0]
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5570$2695'.
     1/1: $0\prev_iptr[0:0]
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5558$2691'.
     1/1: $0\tptr[0:0]
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5546$2687'.
     1/1: $0\iptr[0:0]
Creating decoders for process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:0$1943'.
Creating decoders for process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5383$1923'.
Creating decoders for process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5364$1919'.
     1/1: $1\ap_NS_fsm[0:0]
Creating decoders for process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5356$1915'.
     1/1: $1\start_write[0:0]
Creating decoders for process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5348$1911'.
     1/1: $1\real_start[0:0]
Creating decoders for process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5340$1896'.
     1/1: $1\internal_ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5332$1881'.
     1/1: $1\indices_2_out_write[0:0]
Creating decoders for process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5324$1874'.
     1/1: $1\indices_2_out_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5316$1859'.
     1/1: $1\indices_2_out1_write[0:0]
Creating decoders for process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5308$1852'.
     1/1: $1\indices_2_out1_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5300$1837'.
     1/1: $1\indices_1_write[0:0]
Creating decoders for process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5292$1830'.
     1/1: $1\indices_1_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5284$1815'.
     1/1: $1\indices_0_write[0:0]
Creating decoders for process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5276$1808'.
     1/1: $1\indices_0_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5266$1793'.
     1/2: $2\ap_phi_mux_k_new_0_i_phi_fu_104_p6[15:0]
     2/2: $1\ap_phi_mux_k_new_0_i_phi_fu_104_p6[15:0]
Creating decoders for process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5252$1787'.
     1/3: $3\ap_phi_mux_j_new_0_i_phi_fu_91_p6[15:0]
     2/3: $2\ap_phi_mux_j_new_0_i_phi_fu_91_p6[15:0]
     3/3: $1\ap_phi_mux_j_new_0_i_phi_fu_91_p6[15:0]
Creating decoders for process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5242$1772'.
     1/2: $2\ap_phi_mux_j_flag_0_i_phi_fu_77_p6[0:0]
     2/2: $1\ap_phi_mux_j_flag_0_i_phi_fu_77_p6[0:0]
Creating decoders for process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5234$1768'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5226$1753'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5220$1738'.
     1/1: $0\k[15:0]
Creating decoders for process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5214$1721'.
     1/1: $0\j[15:0]
Creating decoders for process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5208$1702'.
     1/1: $0\i[15:0]
Creating decoders for process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5196$1696'.
     1/1: $0\start_once_reg[0:0]
Creating decoders for process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5184$1679'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5176$1677'.
     1/1: $0\ap_CS_fsm[0:0]
Creating decoders for process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:0$1676'.
Creating decoders for process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4983$1640'.
Creating decoders for process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4918$1589'.
     1/6: $6\ap_NS_fsm[4:0]
     2/6: $5\ap_NS_fsm[4:0]
     3/6: $4\ap_NS_fsm[4:0]
     4/6: $3\ap_NS_fsm[4:0]
     5/6: $2\ap_NS_fsm[4:0]
     6/6: $1\ap_NS_fsm[4:0]
Creating decoders for process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4910$1574'.
     1/1: $1\indices_12_read[0:0]
Creating decoders for process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4902$1559'.
     1/1: $1\indices_12_out_write[0:0]
Creating decoders for process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4894$1552'.
     1/1: $1\indices_12_out_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4886$1545'.
     1/1: $1\indices_12_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4878$1530'.
     1/1: $1\indices_01_read[0:0]
Creating decoders for process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4870$1515'.
     1/1: $1\indices_01_out_write[0:0]
Creating decoders for process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4862$1508'.
     1/1: $1\indices_01_out_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4854$1501'.
     1/1: $1\indices_01_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4846$1495'.
     1/1: $1\in_data_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4838$1479'.
     1/1: $1\ifmap_vec_0_0_we1[0:0]
Creating decoders for process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4830$1463'.
     1/1: $1\ifmap_vec_0_0_we0[0:0]
Creating decoders for process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4816$1455'.
     1/3: $3\ifmap_vec_0_0_d1[15:0]
     2/3: $2\ifmap_vec_0_0_d1[15:0]
     3/3: $1\ifmap_vec_0_0_d1[15:0]
Creating decoders for process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4802$1447'.
     1/3: $3\ifmap_vec_0_0_d0[15:0]
     2/3: $2\ifmap_vec_0_0_d0[15:0]
     3/3: $1\ifmap_vec_0_0_d0[15:0]
Creating decoders for process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4794$1435'.
     1/1: $1\ifmap_vec_0_0_ce1[0:0]
Creating decoders for process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4786$1423'.
     1/1: $1\ifmap_vec_0_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4772$1415'.
     1/3: $3\ifmap_vec_0_0_address1[7:0]
     2/3: $2\ifmap_vec_0_0_address1[7:0]
     3/3: $1\ifmap_vec_0_0_address1[7:0]
Creating decoders for process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4758$1407'.
     1/3: $3\ifmap_vec_0_0_address0[7:0]
     2/3: $2\ifmap_vec_0_0_address0[7:0]
     3/3: $1\ifmap_vec_0_0_address0[7:0]
Creating decoders for process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4750$1405'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4742$1397'.
     1/1: $1\ap_phi_mux_kk_0_i_i_phi_fu_184_p4[8:0]
Creating decoders for process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4734$1393'.
     1/1: $1\ap_idle_pp0[0:0]
Creating decoders for process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4726$1389'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4718$1387'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4710$1385'.
     1/1: $1\ap_condition_pp0_exit_iter0_state3[0:0]
Creating decoders for process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4701$1379'.
     1/4: $0\select_ln33_3_reg_486[15:0]
     2/4: $0\select_ln33_2_reg_481[15:0]
     3/4: $0\select_ln33_1_reg_476[15:0]
     4/4: $0\select_ln33_reg_471[15:0]
Creating decoders for process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4694$1375'.
     1/2: $0\icmp_ln25_reg_457_pp0_iter1_reg[0:0]
     2/2: $0\icmp_ln25_reg_457[0:0]
Creating decoders for process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4688$1369'.
     1/1: $0\empty_68_reg_491[7:0]
Creating decoders for process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4680$1367'.
     1/3: $0\is_padding_reg_442[0:0]
     2/3: $0\col_coord_reg_437[15:0]
     3/3: $0\trunc_ln135_reg_432[3:0]
Creating decoders for process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4674$1365'.
     1/1: $0\add_ln32_reg_452[9:0]
Creating decoders for process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4668$1357'.
     1/1: $0\add_ln25_reg_466[8:0]
Creating decoders for process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4660$1348'.
     1/1: $0\kk_0_i_i_reg_180[8:0]
Creating decoders for process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4648$1342'.
     1/1: $0\ap_enable_reg_pp0_iter1[0:0]
Creating decoders for process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4636$1334'.
     1/1: $0\ap_enable_reg_pp0_iter0[0:0]
Creating decoders for process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4624$1330'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4616$1328'.
     1/1: $0\ap_CS_fsm[4:0]
Creating decoders for process `\td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:0$1327'.
Creating decoders for process `\td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4432$1326'.
Creating decoders for process `\td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4406$1317'.
Creating decoders for process `\td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4363$1295'.
     1/4: $4\ap_NS_fsm[2:0]
     2/4: $3\ap_NS_fsm[2:0]
     3/4: $2\ap_NS_fsm[2:0]
     4/4: $1\ap_NS_fsm[2:0]
Creating decoders for process `\td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4355$1287'.
     1/1: $1\weight_vecs_0_0_0_we0[0:0]
Creating decoders for process `\td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4347$1281'.
     1/1: $1\weight_vecs_0_0_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4339$1272'.
     1/1: $1\indices_23_read[0:0]
Creating decoders for process `\td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4331$1265'.
     1/1: $1\indices_23_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4323$1259'.
     1/1: $1\filter_data_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4315$1257'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4307$1249'.
     1/1: $1\ap_phi_mux_kk_0_0_i_i_phi_fu_97_p4[8:0]
Creating decoders for process `\td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4299$1245'.
     1/1: $1\ap_idle_pp0[0:0]
Creating decoders for process `\td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4291$1241'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4283$1239'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4275$1237'.
     1/1: $1\ap_condition_pp0_exit_iter0_state2[0:0]
Creating decoders for process `\td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4269$1235'.
     1/1: $0\tmp_reg_144[13:8]
Creating decoders for process `\td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4263$1231'.
     1/1: $0\icmp_ln49_reg_154[0:0]
Creating decoders for process `\td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4257$1225'.
     1/1: $0\add_ln49_reg_149[8:0]
Creating decoders for process `\td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4249$1209'.
     1/1: $0\kk_0_0_i_i_reg_93[8:0]
Creating decoders for process `\td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4235$1194'.
     1/1: $0\ap_enable_reg_pp0_iter1[0:0]
Creating decoders for process `\td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4223$1179'.
     1/1: $0\ap_enable_reg_pp0_iter0[0:0]
Creating decoders for process `\td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4211$1175'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4203$1173'.
     1/1: $0\ap_CS_fsm[2:0]
Creating decoders for process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:0$1172'.
Creating decoders for process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4102$1171'.
Creating decoders for process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4068$1164'.
Creating decoders for process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4027$1128'.
     1/4: $4\ap_NS_fsm[2:0]
     2/4: $3\ap_NS_fsm[2:0]
     3/4: $2\ap_NS_fsm[2:0]
     4/4: $1\ap_NS_fsm[2:0]
Creating decoders for process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4019$1122'.
     1/1: $1\weight_vecs_0_0_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4011$1116'.
     1/1: $1\products_0_we0[0:0]
Creating decoders for process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4003$1112'.
     1/1: $1\products_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3995$1106'.
     1/1: $1\ifmap_vec_0_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3987$1104'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3979$1088'.
     1/1: $1\ap_idle_pp0[0:0]
Creating decoders for process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3971$1084'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3963$1082'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3955$1080'.
     1/1: $1\ap_condition_pp0_exit_iter0_state2[0:0]
Creating decoders for process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3949$1076'.
     1/1: $0\mul_reg_136[15:0]
Creating decoders for process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3942$1070'.
     1/2: $0\weight_vecs_0_0_0_load_reg_131[15:0]
     2/2: $0\ifmap_vec_0_0_load_reg_126[15:0]
Creating decoders for process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3936$1064'.
     1/1: $0\idxprom17_0_0_reg_111[8:0]
Creating decoders for process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3921$1062'.
     1/10: $0\idxprom17_0_0_reg_111_pp0_iter6_reg[8:0]
     2/10: $0\idxprom17_0_0_reg_111_pp0_iter5_reg[8:0]
     3/10: $0\idxprom17_0_0_reg_111_pp0_iter4_reg[8:0]
     4/10: $0\idxprom17_0_0_reg_111_pp0_iter3_reg[8:0]
     5/10: $0\idxprom17_0_0_reg_111_pp0_iter2_reg[8:0]
     6/10: $0\icmp_ln149_reg_107_pp0_iter6_reg[0:0]
     7/10: $0\icmp_ln149_reg_107_pp0_iter5_reg[0:0]
     8/10: $0\icmp_ln149_reg_107_pp0_iter4_reg[0:0]
     9/10: $0\icmp_ln149_reg_107_pp0_iter3_reg[0:0]
    10/10: $0\icmp_ln149_reg_107_pp0_iter2_reg[0:0]
Creating decoders for process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3913$1058'.
     1/3: $0\idxprom17_0_0_reg_111_pp0_iter1_reg[8:0]
     2/3: $0\icmp_ln149_reg_107_pp0_iter1_reg[0:0]
     3/3: $0\icmp_ln149_reg_107[0:0]
Creating decoders for process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3905$1044'.
     1/1: $0\ic_0_0_reg_69[8:0]
Creating decoders for process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3893$1035'.
     1/1: $0\ap_enable_reg_pp0_iter7[0:0]
Creating decoders for process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3883$1032'.
     1/1: $0\ap_enable_reg_pp0_iter6[0:0]
Creating decoders for process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3873$1029'.
     1/1: $0\ap_enable_reg_pp0_iter5[0:0]
Creating decoders for process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3863$1026'.
     1/1: $0\ap_enable_reg_pp0_iter4[0:0]
Creating decoders for process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3853$1023'.
     1/1: $0\ap_enable_reg_pp0_iter3[0:0]
Creating decoders for process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3843$1020'.
     1/1: $0\ap_enable_reg_pp0_iter2[0:0]
Creating decoders for process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3829$1015'.
     1/1: $0\ap_enable_reg_pp0_iter1[0:0]
Creating decoders for process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3817$1002'.
     1/1: $0\ap_enable_reg_pp0_iter0[0:0]
Creating decoders for process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3805$998'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3797$996'.
     1/1: $0\ap_CS_fsm[2:0]
Creating decoders for process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:0$995'.
Creating decoders for process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3592$967'.
Creating decoders for process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3562$963'.
Creating decoders for process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3405$910'.
     1/12: $12\ap_NS_fsm[10:0]
     2/12: $11\ap_NS_fsm[10:0]
     3/12: $10\ap_NS_fsm[10:0]
     4/12: $9\ap_NS_fsm[10:0]
     5/12: $8\ap_NS_fsm[10:0]
     6/12: $7\ap_NS_fsm[10:0]
     7/12: $6\ap_NS_fsm[10:0]
     8/12: $5\ap_NS_fsm[10:0]
     9/12: $4\ap_NS_fsm[10:0]
    10/12: $3\ap_NS_fsm[10:0]
    11/12: $2\ap_NS_fsm[10:0]
    12/12: $1\ap_NS_fsm[10:0]
Creating decoders for process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3387$896'.
     1/5: $5\grp_fu_312_p1[15:0]
     2/5: $4\grp_fu_312_p1[15:0]
     3/5: $3\grp_fu_312_p1[15:0]
     4/5: $2\grp_fu_312_p1[15:0]
     5/5: $1\grp_fu_312_p1[15:0]
Creating decoders for process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3369$882'.
     1/5: $5\grp_fu_312_p0[15:0]
     2/5: $4\grp_fu_312_p0[15:0]
     3/5: $3\grp_fu_312_p0[15:0]
     4/5: $2\grp_fu_312_p0[15:0]
     5/5: $1\grp_fu_312_p0[15:0]
Creating decoders for process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3351$868'.
     1/5: $5\grp_fu_307_p1[15:0]
     2/5: $4\grp_fu_307_p1[15:0]
     3/5: $3\grp_fu_307_p1[15:0]
     4/5: $2\grp_fu_307_p1[15:0]
     5/5: $1\grp_fu_307_p1[15:0]
Creating decoders for process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3333$854'.
     1/5: $5\grp_fu_307_p0[15:0]
     2/5: $4\grp_fu_307_p0[15:0]
     3/5: $3\grp_fu_307_p0[15:0]
     4/5: $2\grp_fu_307_p0[15:0]
     5/5: $1\grp_fu_307_p0[15:0]
Creating decoders for process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3325$852'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3317$844'.
     1/1: $1\ap_phi_mux_x_phi_fu_174_p4[8:0]
Creating decoders for process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3299$836'.
     1/5: $5\ap_phi_mux_phi_ln45_phi_fu_292_p8[15:0]
     2/5: $4\ap_phi_mux_phi_ln45_phi_fu_292_p8[15:0]
     3/5: $3\ap_phi_mux_phi_ln45_phi_fu_292_p8[15:0]
     4/5: $2\ap_phi_mux_phi_ln45_phi_fu_292_p8[15:0]
     5/5: $1\ap_phi_mux_phi_ln45_phi_fu_292_p8[15:0]
Creating decoders for process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3291$832'.
     1/1: $1\ap_idle_pp0[0:0]
Creating decoders for process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3283$828'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3275$826'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3267$824'.
     1/1: $1\ap_condition_pp0_exit_iter0_state4[0:0]
Creating decoders for process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3259$820'.
     1/1: $1\accum_out_we1[0:0]
Creating decoders for process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3251$816'.
     1/1: $1\accum_out_we0[0:0]
Creating decoders for process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3243$814'.
     1/1: $1\accum_out_ce1[0:0]
Creating decoders for process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3235$812'.
     1/1: $1\accum_out_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3227$788'.
     1/1: $1\accum_in_0_ce1[0:0]
Creating decoders for process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3219$764'.
     1/1: $1\accum_in_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3201$750'.
     1/5: $5\accum_in_0_address1[7:0]
     2/5: $4\accum_in_0_address1[7:0]
     3/5: $3\accum_in_0_address1[7:0]
     4/5: $2\accum_in_0_address1[7:0]
     5/5: $1\accum_in_0_address1[7:0]
Creating decoders for process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3183$736'.
     1/5: $5\accum_in_0_address0[7:0]
     2/5: $4\accum_in_0_address0[7:0]
     3/5: $3\accum_in_0_address0[7:0]
     4/5: $2\accum_in_0_address0[7:0]
     5/5: $1\accum_in_0_address0[7:0]
Creating decoders for process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3177$730'.
     1/1: $0\trunc_ln25_reg_498[7:0]
Creating decoders for process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3170$726'.
     1/2: $0\tmp_reg_494_pp0_iter1_reg[0:0]
     2/2: $0\tmp_reg_494[0:0]
Creating decoders for process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3163$718'.
     1/2: $0\psum_6_07_reg_194[15:0]
     2/2: $0\psum_7_08_reg_182[15:0]
Creating decoders for process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3156$710'.
     1/2: $0\psum_4_05_reg_218[15:0]
     2/2: $0\psum_5_06_reg_206[15:0]
Creating decoders for process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3149$702'.
     1/2: $0\psum_2_03_reg_242[15:0]
     2/2: $0\psum_3_04_reg_230[15:0]
Creating decoders for process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3142$694'.
     1/2: $0\psum_0_01_reg_266[15:0]
     2/2: $0\psum_1_02_reg_254[15:0]
Creating decoders for process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3136$686'.
     1/1: $0\add_ln25_reg_588[8:0]
Creating decoders for process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3129$678'.
     1/2: $0\accum_in_0_load_7_reg_583[15:0]
     2/2: $0\accum_in_0_load_6_reg_578[15:0]
Creating decoders for process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3122$670'.
     1/2: $0\accum_in_0_load_5_reg_563[15:0]
     2/2: $0\accum_in_0_load_4_reg_558[15:0]
Creating decoders for process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3115$662'.
     1/2: $0\accum_in_0_load_3_reg_543[15:0]
     2/2: $0\accum_in_0_load_2_reg_538[15:0]
Creating decoders for process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3108$654'.
     1/2: $0\accum_in_0_load_1_reg_523[15:0]
     2/2: $0\accum_in_0_load_reg_518[15:0]
Creating decoders for process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3100$640'.
     1/1: $0\x_reg_170[8:0]
Creating decoders for process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3092$635'.
     1/1: $0\q_reg_278[3:0]
Creating decoders for process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3080$618'.
     1/1: $0\ap_enable_reg_pp0_iter1[0:0]
Creating decoders for process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3068$605'.
     1/1: $0\ap_enable_reg_pp0_iter0[0:0]
Creating decoders for process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3056$601'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3048$599'.
     1/1: $0\ap_CS_fsm[10:0]
Creating decoders for process `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:0$598'.
Creating decoders for process `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2809$592'.
Creating decoders for process `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2746$581'.
     1/3: $3\ap_NS_fsm[10:0]
     2/3: $2\ap_NS_fsm[10:0]
     3/3: $1\ap_NS_fsm[10:0]
Creating decoders for process `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2738$577'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2730$573'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2722$569'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2714$567'.
     1/1: $1\accum_in_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2706$563'.
     1/1: $1\accum_in_2_ap_vld[0:0]
Creating decoders for process `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2698$559'.
     1/1: $1\accum_in_2[15:0]
Creating decoders for process `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2692$557'.
     1/1: $0\add_ln57_reg_90[3:0]
Creating decoders for process `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2686$555'.
     1/1: $0\accum_in_load_reg_103[15:0]
Creating decoders for process `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2678$547'.
     1/1: $0\sum_reg_55[15:0]
Creating decoders for process `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2670$539'.
     1/1: $0\i_1_1_reg_44[3:0]
Creating decoders for process `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2658$533'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2650$531'.
     1/1: $0\ap_CS_fsm[10:0]
Creating decoders for process `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2640$526'.
     1/1: $0\accum_in_2_preg[15:0]
Creating decoders for process `\td_fused_top_Block_entry_proc_proc550.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:0$525'.
Creating decoders for process `\td_fused_top_Block_entry_proc_proc550.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2546$521'.
Creating decoders for process `\td_fused_top_Block_entry_proc_proc550.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2533$520'.
     1/1: $1\ap_NS_fsm[0:0]
Creating decoders for process `\td_fused_top_Block_entry_proc_proc550.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2525$513'.
     1/1: $1\ap_return[15:0]
Creating decoders for process `\td_fused_top_Block_entry_proc_proc550.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2517$506'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_Block_entry_proc_proc550.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2509$502'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_Block_entry_proc_proc550.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2501$495'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_Block_entry_proc_proc550.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2491$487'.
     1/1: $0\ap_return_preg[15:0]
Creating decoders for process `\td_fused_top_Block_entry_proc_proc550.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2479$478'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_Block_entry_proc_proc550.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2471$476'.
     1/1: $0\ap_CS_fsm[0:0]
Creating decoders for process `\td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:0$475'.
Creating decoders for process `\td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2406$467'.
Creating decoders for process `\td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2305$458'.
     1/2: $2\ap_NS_fsm[22:0]
     2/2: $1\ap_NS_fsm[22:0]
Creating decoders for process `\td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2297$449'.
     1/1: $1\indices_23_read[0:0]
Creating decoders for process `\td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2289$442'.
     1/1: $1\indices_23_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2281$440'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2273$436'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2265$434'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2257$425'.
     1/1: $1\adjustments_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2249$423'.
     1/3: $0\tmp_8_i_i_reg_164[15:0]
     2/3: $0\tmp_7_i_i_reg_159[15:0]
     3/3: $0\trunc_ln220_reg_154[15:0]
Creating decoders for process `\td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2243$421'.
     1/1: $0\sub_i_i_i_reg_179[15:0]
Creating decoders for process `\td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2237$419'.
     1/1: $0\mul_i_i_i_reg_189[15:0]
Creating decoders for process `\td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2231$417'.
     1/1: $0\add_i_i_i_reg_199[15:0]
Creating decoders for process `\td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2219$413'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2211$411'.
     1/1: $0\ap_CS_fsm[22:0]
Creating decoders for process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:0$410'.
Creating decoders for process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2059$409'.
Creating decoders for process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2019$394'.
Creating decoders for process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1989$379'.
     1/2: $2\ap_NS_fsm[1:0]
     2/2: $1\ap_NS_fsm[1:0]
Creating decoders for process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1981$375'.
     1/1: $1\out_data_we1[0:0]
Creating decoders for process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1973$373'.
     1/1: $1\out_data_ce1[0:0]
Creating decoders for process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1965$362'.
     1/1: $1\indices_12_read[0:0]
Creating decoders for process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1957$355'.
     1/1: $1\indices_12_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1949$344'.
     1/1: $1\indices_01_read[0:0]
Creating decoders for process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1941$337'.
     1/1: $1\indices_01_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1933$335'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1925$331'.
     1/1: $1\ap_phi_mux_empty_phi_fu_114_p4[15:0]
Creating decoders for process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1917$327'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1909$325'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1903$312'.
     1/1: $0\outputRow_2[15:0]
Creating decoders for process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1897$299'.
     1/1: $0\outputRow_1[15:0]
Creating decoders for process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1891$286'.
     1/1: $0\outputRow_0[15:0]
Creating decoders for process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1885$273'.
     1/1: $0\outputRow[15:0]
Creating decoders for process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1879$271'.
     1/1: $0\outputCount[15:0]
Creating decoders for process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1873$267'.
     1/1: $0\outputChanIdx[15:0]
Creating decoders for process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1866$265'.
     1/2: $0\icmp_ln88_reg_317[0:0]
     2/2: $0\tmp_3_cast_reg_304[11:4]
Creating decoders for process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1858$249'.
     1/1: $0\empty_reg_111[15:0]
Creating decoders for process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1846$245'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1838$243'.
     1/1: $0\ap_CS_fsm[1:0]
Creating decoders for process `\td_fused_top_fifo_w6_d2_S_x0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1726$242'.
     1/1: $1\q[5:0]
Creating decoders for process `\td_fused_top_fifo_w6_d2_S_x0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1715$241'.
     1/2: $0\sr_1[5:0]
     2/2: $0\sr_0[5:0]
Creating decoders for process `\td_fused_top_fifo_w6_d2_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1648$240'.
Creating decoders for process `\td_fused_top_fifo_w6_d2_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1647$239'.
Creating decoders for process `\td_fused_top_fifo_w6_d2_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1646$238'.
Creating decoders for process `\td_fused_top_fifo_w6_d2_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1655$210'.
     1/3: $0\internal_full_n[0:0]
     2/3: $0\internal_empty_n[0:0]
     3/3: $0\mOutPtr[1:0]
Creating decoders for process `\td_fused_top_fifo_w6_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1601$209'.
     1/1: $1\q[5:0]
Creating decoders for process `\td_fused_top_fifo_w6_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1585$208'.
     1/7: $0\sr_6[5:0]
     2/7: $0\sr_5[5:0]
     3/7: $0\sr_4[5:0]
     4/7: $0\sr_3[5:0]
     5/7: $0\sr_2[5:0]
     6/7: $0\sr_1[5:0]
     7/7: $0\sr_0[5:0]
Creating decoders for process `\td_fused_top_fifo_w6_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1518$207'.
Creating decoders for process `\td_fused_top_fifo_w6_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1517$206'.
Creating decoders for process `\td_fused_top_fifo_w6_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1516$205'.
Creating decoders for process `\td_fused_top_fifo_w6_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1525$177'.
     1/3: $0\internal_full_n[0:0]
     2/3: $0\internal_empty_n[0:0]
     3/3: $0\mOutPtr[3:0]
Creating decoders for process `\td_fused_top_fifo_w4_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1471$176'.
     1/1: $1\q[3:0]
Creating decoders for process `\td_fused_top_fifo_w4_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1455$175'.
     1/7: $0\sr_6[3:0]
     2/7: $0\sr_5[3:0]
     3/7: $0\sr_4[3:0]
     4/7: $0\sr_3[3:0]
     5/7: $0\sr_2[3:0]
     6/7: $0\sr_1[3:0]
     7/7: $0\sr_0[3:0]
Creating decoders for process `\td_fused_top_fifo_w4_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1388$174'.
Creating decoders for process `\td_fused_top_fifo_w4_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1387$173'.
Creating decoders for process `\td_fused_top_fifo_w4_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1386$172'.
Creating decoders for process `\td_fused_top_fifo_w4_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1395$144'.
     1/3: $0\internal_full_n[0:0]
     2/3: $0\internal_empty_n[0:0]
     3/3: $0\mOutPtr[3:0]
Creating decoders for process `\td_fused_top_fifo_w8_d7_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1341$143'.
     1/1: $1\q[7:0]
Creating decoders for process `\td_fused_top_fifo_w8_d7_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1325$142'.
     1/7: $0\sr_6[7:0]
     2/7: $0\sr_5[7:0]
     3/7: $0\sr_4[7:0]
     4/7: $0\sr_3[7:0]
     5/7: $0\sr_2[7:0]
     6/7: $0\sr_1[7:0]
     7/7: $0\sr_0[7:0]
Creating decoders for process `\td_fused_top_fifo_w8_d7_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1258$141'.
Creating decoders for process `\td_fused_top_fifo_w8_d7_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1257$140'.
Creating decoders for process `\td_fused_top_fifo_w8_d7_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1256$139'.
Creating decoders for process `\td_fused_top_fifo_w8_d7_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1265$111'.
     1/3: $0\internal_full_n[0:0]
     2/3: $0\internal_empty_n[0:0]
     3/3: $0\mOutPtr[3:0]
Creating decoders for process `\td_fused_top_fifo_w16_d2_S_x6_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1216$110'.
     1/1: $1\q[15:0]
Creating decoders for process `\td_fused_top_fifo_w16_d2_S_x6_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1205$109'.
     1/2: $0\sr_1[15:0]
     2/2: $0\sr_0[15:0]
Creating decoders for process `\td_fused_top_fifo_w16_d2_S_x6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1138$108'.
Creating decoders for process `\td_fused_top_fifo_w16_d2_S_x6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1137$107'.
Creating decoders for process `\td_fused_top_fifo_w16_d2_S_x6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1136$106'.
Creating decoders for process `\td_fused_top_fifo_w16_d2_S_x6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1145$78'.
     1/3: $0\internal_full_n[0:0]
     2/3: $0\internal_empty_n[0:0]
     3/3: $0\mOutPtr[1:0]
Creating decoders for process `\td_fused_top_start_for_tdf9_readFilters64_U0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1096$77'.
     1/1: $1\q[0:0]
Creating decoders for process `\td_fused_top_start_for_tdf9_readFilters64_U0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1085$76'.
     1/2: $0\sr_1[0:0]
     2/2: $0\sr_0[0:0]
Creating decoders for process `\td_fused_top_start_for_tdf9_readFilters64_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1018$75'.
Creating decoders for process `\td_fused_top_start_for_tdf9_readFilters64_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1017$74'.
Creating decoders for process `\td_fused_top_start_for_tdf9_readFilters64_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1016$73'.
Creating decoders for process `\td_fused_top_start_for_tdf9_readFilters64_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1025$45'.
     1/3: $0\internal_full_n[0:0]
     2/3: $0\internal_empty_n[0:0]
     3/3: $0\mOutPtr[1:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP48462.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:0$44'.
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP48462.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:784$10'.
     1/1: $0\ap_sync_reg_tdf9_readInputs_U0_ap_ready[0:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP48462.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:772$6'.
     1/1: $0\ap_sync_reg_tdf9_get_next_ijk_U0_ap_ready[0:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\FPMult_16.\pipe_1' from process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:7603$2578'.
No latch inferred for signal `\FPMult_16.\pipe_2' from process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:7603$2578'.
No latch inferred for signal `\FPMult_16.\pipe_3' from process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:7603$2578'.
No latch inferred for signal `\FPMult_16.\pipe_4' from process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:7603$2578'.
No latch inferred for signal `\FPMult_16.\pipe_0' from process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:7603$2578'.
No latch inferred for signal `\FPAddSub_AlignShift1.\Lvl2' from process `\FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:7311$2542'.
Latch inferred for signal `\FPAddSub_AlignShift1.\i' from process `\FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:7311$2542': $auto$proc_dlatch.cc:427:proc_dlatch$5481
No latch inferred for signal `\FPAddSub_AlignShift1.\Lvl1' from process `\FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:7302$2540'.
No latch inferred for signal `\FPAddSub_AlignShift2.\Lvl3' from process `\FPAddSub_AlignShift2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:7266$2539'.
Latch inferred for signal `\FPAddSub_AlignShift2.\j' from process `\FPAddSub_AlignShift2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:7266$2539': $auto$proc_dlatch.cc:427:proc_dlatch$5490
No latch inferred for signal `\FPAddSub_NormalizeModule.\Lvl1' from process `\FPAddSub_NormalizeModule.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:7203$2529'.
No latch inferred for signal `\FPAddSub_NormalizeShift1.\Lvl3' from process `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:7137$2515'.
No latch inferred for signal `\FPAddSub_NormalizeShift1.\Lvl2' from process `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:7118$2514'.
No latch inferred for signal `\FPAddSub.\pipe_1' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6815$2467'.
No latch inferred for signal `\FPAddSub.\pipe_2' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6815$2467'.
No latch inferred for signal `\FPAddSub.\pipe_3' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6815$2467'.
No latch inferred for signal `\FPAddSub.\pipe_4' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6815$2467'.
No latch inferred for signal `\FPAddSub.\pipe_5' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6815$2467'.
No latch inferred for signal `\FPAddSub.\pipe_6' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6815$2467'.
No latch inferred for signal `\FPAddSub.\pipe_7' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6815$2467'.
No latch inferred for signal `\FPAddSub.\pipe_8' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6815$2467'.
No latch inferred for signal `\FPAddSub.\pipe_9' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6815$2467'.
No latch inferred for signal `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.\reg_valid1' from process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6297$3043'.
No latch inferred for signal `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.\reg_q1' from process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6296$3042'.
No latch inferred for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.\reg_valid1' from process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5458$2740'.
No latch inferred for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.\reg_q1' from process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5457$2739'.
No latch inferred for signal `\td_fused_top_tdf9_get_next_ijk.\ap_block_state1' from process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5383$1923'.
No latch inferred for signal `\td_fused_top_tdf9_get_next_ijk.\ap_NS_fsm' from process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5364$1919'.
No latch inferred for signal `\td_fused_top_tdf9_get_next_ijk.\start_write' from process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5356$1915'.
No latch inferred for signal `\td_fused_top_tdf9_get_next_ijk.\real_start' from process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5348$1911'.
No latch inferred for signal `\td_fused_top_tdf9_get_next_ijk.\internal_ap_ready' from process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5340$1896'.
No latch inferred for signal `\td_fused_top_tdf9_get_next_ijk.\indices_2_out_write' from process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5332$1881'.
No latch inferred for signal `\td_fused_top_tdf9_get_next_ijk.\indices_2_out_blk_n' from process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5324$1874'.
No latch inferred for signal `\td_fused_top_tdf9_get_next_ijk.\indices_2_out1_write' from process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5316$1859'.
No latch inferred for signal `\td_fused_top_tdf9_get_next_ijk.\indices_2_out1_blk_n' from process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5308$1852'.
No latch inferred for signal `\td_fused_top_tdf9_get_next_ijk.\indices_1_write' from process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5300$1837'.
No latch inferred for signal `\td_fused_top_tdf9_get_next_ijk.\indices_1_blk_n' from process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5292$1830'.
No latch inferred for signal `\td_fused_top_tdf9_get_next_ijk.\indices_0_write' from process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5284$1815'.
No latch inferred for signal `\td_fused_top_tdf9_get_next_ijk.\indices_0_blk_n' from process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5276$1808'.
No latch inferred for signal `\td_fused_top_tdf9_get_next_ijk.\ap_phi_mux_k_new_0_i_phi_fu_104_p6' from process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5266$1793'.
No latch inferred for signal `\td_fused_top_tdf9_get_next_ijk.\ap_phi_mux_j_new_0_i_phi_fu_91_p6' from process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5252$1787'.
No latch inferred for signal `\td_fused_top_tdf9_get_next_ijk.\ap_phi_mux_j_flag_0_i_phi_fu_77_p6' from process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5242$1772'.
No latch inferred for signal `\td_fused_top_tdf9_get_next_ijk.\ap_idle' from process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5234$1768'.
No latch inferred for signal `\td_fused_top_tdf9_get_next_ijk.\ap_done' from process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5226$1753'.
No latch inferred for signal `\td_fused_top_tdf9_readInputs.\ap_block_state1' from process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4983$1640'.
No latch inferred for signal `\td_fused_top_tdf9_readInputs.\ap_NS_fsm' from process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4918$1589'.
No latch inferred for signal `\td_fused_top_tdf9_readInputs.\indices_12_read' from process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4910$1574'.
No latch inferred for signal `\td_fused_top_tdf9_readInputs.\indices_12_out_write' from process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4902$1559'.
No latch inferred for signal `\td_fused_top_tdf9_readInputs.\indices_12_out_blk_n' from process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4894$1552'.
No latch inferred for signal `\td_fused_top_tdf9_readInputs.\indices_12_blk_n' from process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4886$1545'.
No latch inferred for signal `\td_fused_top_tdf9_readInputs.\indices_01_read' from process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4878$1530'.
No latch inferred for signal `\td_fused_top_tdf9_readInputs.\indices_01_out_write' from process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4870$1515'.
No latch inferred for signal `\td_fused_top_tdf9_readInputs.\indices_01_out_blk_n' from process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4862$1508'.
No latch inferred for signal `\td_fused_top_tdf9_readInputs.\indices_01_blk_n' from process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4854$1501'.
No latch inferred for signal `\td_fused_top_tdf9_readInputs.\in_data_ce0' from process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4846$1495'.
No latch inferred for signal `\td_fused_top_tdf9_readInputs.\ifmap_vec_0_0_we1' from process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4838$1479'.
No latch inferred for signal `\td_fused_top_tdf9_readInputs.\ifmap_vec_0_0_we0' from process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4830$1463'.
No latch inferred for signal `\td_fused_top_tdf9_readInputs.\ifmap_vec_0_0_d1' from process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4816$1455'.
No latch inferred for signal `\td_fused_top_tdf9_readInputs.\ifmap_vec_0_0_d0' from process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4802$1447'.
No latch inferred for signal `\td_fused_top_tdf9_readInputs.\ifmap_vec_0_0_ce1' from process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4794$1435'.
No latch inferred for signal `\td_fused_top_tdf9_readInputs.\ifmap_vec_0_0_ce0' from process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4786$1423'.
No latch inferred for signal `\td_fused_top_tdf9_readInputs.\ifmap_vec_0_0_address1' from process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4772$1415'.
No latch inferred for signal `\td_fused_top_tdf9_readInputs.\ifmap_vec_0_0_address0' from process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4758$1407'.
No latch inferred for signal `\td_fused_top_tdf9_readInputs.\ap_ready' from process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4750$1405'.
No latch inferred for signal `\td_fused_top_tdf9_readInputs.\ap_phi_mux_kk_0_i_i_phi_fu_184_p4' from process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4742$1397'.
No latch inferred for signal `\td_fused_top_tdf9_readInputs.\ap_idle_pp0' from process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4734$1393'.
No latch inferred for signal `\td_fused_top_tdf9_readInputs.\ap_idle' from process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4726$1389'.
No latch inferred for signal `\td_fused_top_tdf9_readInputs.\ap_done' from process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4718$1387'.
No latch inferred for signal `\td_fused_top_tdf9_readInputs.\ap_condition_pp0_exit_iter0_state3' from process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4710$1385'.
No latch inferred for signal `\td_fused_top_tdf9_readFilters64.\ap_block_state1' from process `\td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4406$1317'.
No latch inferred for signal `\td_fused_top_tdf9_readFilters64.\ap_NS_fsm' from process `\td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4363$1295'.
No latch inferred for signal `\td_fused_top_tdf9_readFilters64.\weight_vecs_0_0_0_we0' from process `\td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4355$1287'.
No latch inferred for signal `\td_fused_top_tdf9_readFilters64.\weight_vecs_0_0_0_ce0' from process `\td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4347$1281'.
No latch inferred for signal `\td_fused_top_tdf9_readFilters64.\indices_23_read' from process `\td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4339$1272'.
No latch inferred for signal `\td_fused_top_tdf9_readFilters64.\indices_23_blk_n' from process `\td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4331$1265'.
No latch inferred for signal `\td_fused_top_tdf9_readFilters64.\filter_data_ce0' from process `\td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4323$1259'.
No latch inferred for signal `\td_fused_top_tdf9_readFilters64.\ap_ready' from process `\td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4315$1257'.
No latch inferred for signal `\td_fused_top_tdf9_readFilters64.\ap_phi_mux_kk_0_0_i_i_phi_fu_97_p4' from process `\td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4307$1249'.
No latch inferred for signal `\td_fused_top_tdf9_readFilters64.\ap_idle_pp0' from process `\td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4299$1245'.
No latch inferred for signal `\td_fused_top_tdf9_readFilters64.\ap_idle' from process `\td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4291$1241'.
No latch inferred for signal `\td_fused_top_tdf9_readFilters64.\ap_done' from process `\td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4283$1239'.
No latch inferred for signal `\td_fused_top_tdf9_readFilters64.\ap_condition_pp0_exit_iter0_state2' from process `\td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4275$1237'.
No latch inferred for signal `\td_fused_top_tdf9_dot_product.\ap_block_state1' from process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4068$1164'.
No latch inferred for signal `\td_fused_top_tdf9_dot_product.\ap_NS_fsm' from process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4027$1128'.
No latch inferred for signal `\td_fused_top_tdf9_dot_product.\weight_vecs_0_0_0_ce0' from process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4019$1122'.
No latch inferred for signal `\td_fused_top_tdf9_dot_product.\products_0_we0' from process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4011$1116'.
No latch inferred for signal `\td_fused_top_tdf9_dot_product.\products_0_ce0' from process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4003$1112'.
No latch inferred for signal `\td_fused_top_tdf9_dot_product.\ifmap_vec_0_0_ce0' from process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3995$1106'.
No latch inferred for signal `\td_fused_top_tdf9_dot_product.\ap_ready' from process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3987$1104'.
No latch inferred for signal `\td_fused_top_tdf9_dot_product.\ap_idle_pp0' from process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3979$1088'.
No latch inferred for signal `\td_fused_top_tdf9_dot_product.\ap_idle' from process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3971$1084'.
No latch inferred for signal `\td_fused_top_tdf9_dot_product.\ap_done' from process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3963$1082'.
No latch inferred for signal `\td_fused_top_tdf9_dot_product.\ap_condition_pp0_exit_iter0_state2' from process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3955$1080'.
No latch inferred for signal `\td_fused_top_tdf9_accum_1.\ap_condition_570' from process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3592$967'.
No latch inferred for signal `\td_fused_top_tdf9_accum_1.\ap_block_state1' from process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3562$963'.
No latch inferred for signal `\td_fused_top_tdf9_accum_1.\ap_NS_fsm' from process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3405$910'.
No latch inferred for signal `\td_fused_top_tdf9_accum_1.\grp_fu_312_p1' from process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3387$896'.
No latch inferred for signal `\td_fused_top_tdf9_accum_1.\grp_fu_312_p0' from process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3369$882'.
No latch inferred for signal `\td_fused_top_tdf9_accum_1.\grp_fu_307_p1' from process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3351$868'.
No latch inferred for signal `\td_fused_top_tdf9_accum_1.\grp_fu_307_p0' from process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3333$854'.
No latch inferred for signal `\td_fused_top_tdf9_accum_1.\ap_ready' from process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3325$852'.
No latch inferred for signal `\td_fused_top_tdf9_accum_1.\ap_phi_mux_x_phi_fu_174_p4' from process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3317$844'.
No latch inferred for signal `\td_fused_top_tdf9_accum_1.\ap_phi_mux_phi_ln45_phi_fu_292_p8' from process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3299$836'.
No latch inferred for signal `\td_fused_top_tdf9_accum_1.\ap_idle_pp0' from process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3291$832'.
No latch inferred for signal `\td_fused_top_tdf9_accum_1.\ap_idle' from process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3283$828'.
No latch inferred for signal `\td_fused_top_tdf9_accum_1.\ap_done' from process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3275$826'.
No latch inferred for signal `\td_fused_top_tdf9_accum_1.\ap_condition_pp0_exit_iter0_state4' from process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3267$824'.
No latch inferred for signal `\td_fused_top_tdf9_accum_1.\accum_out_we1' from process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3259$820'.
No latch inferred for signal `\td_fused_top_tdf9_accum_1.\accum_out_we0' from process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3251$816'.
No latch inferred for signal `\td_fused_top_tdf9_accum_1.\accum_out_ce1' from process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3243$814'.
No latch inferred for signal `\td_fused_top_tdf9_accum_1.\accum_out_ce0' from process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3235$812'.
No latch inferred for signal `\td_fused_top_tdf9_accum_1.\accum_in_0_ce1' from process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3227$788'.
No latch inferred for signal `\td_fused_top_tdf9_accum_1.\accum_in_0_ce0' from process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3219$764'.
No latch inferred for signal `\td_fused_top_tdf9_accum_1.\accum_in_0_address1' from process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3201$750'.
No latch inferred for signal `\td_fused_top_tdf9_accum_1.\accum_in_0_address0' from process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3183$736'.
No latch inferred for signal `\td_fused_top_tdf9_accum_2.\ap_block_state1' from process `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2809$592'.
No latch inferred for signal `\td_fused_top_tdf9_accum_2.\ap_NS_fsm' from process `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2746$581'.
No latch inferred for signal `\td_fused_top_tdf9_accum_2.\ap_ready' from process `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2738$577'.
No latch inferred for signal `\td_fused_top_tdf9_accum_2.\ap_idle' from process `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2730$573'.
No latch inferred for signal `\td_fused_top_tdf9_accum_2.\ap_done' from process `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2722$569'.
No latch inferred for signal `\td_fused_top_tdf9_accum_2.\accum_in_ce0' from process `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2714$567'.
No latch inferred for signal `\td_fused_top_tdf9_accum_2.\accum_in_2_ap_vld' from process `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2706$563'.
No latch inferred for signal `\td_fused_top_tdf9_accum_2.\accum_in_2' from process `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2698$559'.
No latch inferred for signal `\td_fused_top_Block_entry_proc_proc550.\ap_block_state1' from process `\td_fused_top_Block_entry_proc_proc550.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2546$521'.
No latch inferred for signal `\td_fused_top_Block_entry_proc_proc550.\ap_NS_fsm' from process `\td_fused_top_Block_entry_proc_proc550.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2533$520'.
No latch inferred for signal `\td_fused_top_Block_entry_proc_proc550.\ap_return' from process `\td_fused_top_Block_entry_proc_proc550.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2525$513'.
No latch inferred for signal `\td_fused_top_Block_entry_proc_proc550.\ap_ready' from process `\td_fused_top_Block_entry_proc_proc550.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2517$506'.
No latch inferred for signal `\td_fused_top_Block_entry_proc_proc550.\ap_idle' from process `\td_fused_top_Block_entry_proc_proc550.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2509$502'.
No latch inferred for signal `\td_fused_top_Block_entry_proc_proc550.\ap_done' from process `\td_fused_top_Block_entry_proc_proc550.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2501$495'.
No latch inferred for signal `\td_fused_top_tdf9_adjust.\ap_block_state1' from process `\td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2406$467'.
No latch inferred for signal `\td_fused_top_tdf9_adjust.\ap_NS_fsm' from process `\td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2305$458'.
No latch inferred for signal `\td_fused_top_tdf9_adjust.\indices_23_read' from process `\td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2297$449'.
No latch inferred for signal `\td_fused_top_tdf9_adjust.\indices_23_blk_n' from process `\td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2289$442'.
No latch inferred for signal `\td_fused_top_tdf9_adjust.\ap_ready' from process `\td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2281$440'.
No latch inferred for signal `\td_fused_top_tdf9_adjust.\ap_idle' from process `\td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2273$436'.
No latch inferred for signal `\td_fused_top_tdf9_adjust.\ap_done' from process `\td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2265$434'.
No latch inferred for signal `\td_fused_top_tdf9_adjust.\adjustments_ce0' from process `\td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2257$425'.
No latch inferred for signal `\td_fused_top_tdf9_writeOutputs_unaligned.\ap_block_state1' from process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2019$394'.
No latch inferred for signal `\td_fused_top_tdf9_writeOutputs_unaligned.\ap_NS_fsm' from process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1989$379'.
No latch inferred for signal `\td_fused_top_tdf9_writeOutputs_unaligned.\out_data_we1' from process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1981$375'.
No latch inferred for signal `\td_fused_top_tdf9_writeOutputs_unaligned.\out_data_ce1' from process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1973$373'.
No latch inferred for signal `\td_fused_top_tdf9_writeOutputs_unaligned.\indices_12_read' from process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1965$362'.
No latch inferred for signal `\td_fused_top_tdf9_writeOutputs_unaligned.\indices_12_blk_n' from process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1957$355'.
No latch inferred for signal `\td_fused_top_tdf9_writeOutputs_unaligned.\indices_01_read' from process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1949$344'.
No latch inferred for signal `\td_fused_top_tdf9_writeOutputs_unaligned.\indices_01_blk_n' from process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1941$337'.
No latch inferred for signal `\td_fused_top_tdf9_writeOutputs_unaligned.\ap_ready' from process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1933$335'.
No latch inferred for signal `\td_fused_top_tdf9_writeOutputs_unaligned.\ap_phi_mux_empty_phi_fu_114_p4' from process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1925$331'.
No latch inferred for signal `\td_fused_top_tdf9_writeOutputs_unaligned.\ap_idle' from process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1917$327'.
No latch inferred for signal `\td_fused_top_tdf9_writeOutputs_unaligned.\ap_done' from process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1909$325'.
No latch inferred for signal `\td_fused_top_fifo_w6_d2_S_x0_shiftReg.\q' from process `\td_fused_top_fifo_w6_d2_S_x0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1726$242'.
No latch inferred for signal `\td_fused_top_fifo_w6_d7_S_shiftReg.\q' from process `\td_fused_top_fifo_w6_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1601$209'.
No latch inferred for signal `\td_fused_top_fifo_w4_d7_S_shiftReg.\q' from process `\td_fused_top_fifo_w4_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1471$176'.
No latch inferred for signal `\td_fused_top_fifo_w8_d7_S_x_shiftReg.\q' from process `\td_fused_top_fifo_w8_d7_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1341$143'.
No latch inferred for signal `\td_fused_top_fifo_w16_d2_S_x6_shiftReg.\q' from process `\td_fused_top_fifo_w16_d2_S_x6_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1216$110'.
No latch inferred for signal `\td_fused_top_start_for_tdf9_readFilters64_U0_shiftReg.\q' from process `\td_fused_top_start_for_tdf9_readFilters64_U0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1096$77'.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.\dout_r' using process `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:7901$3057'.
  created $dff cell `$procdff$5491' with positive edge clock.
Creating register for signal `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.\ce_r' using process `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:7897$3056'.
  created $dff cell `$procdff$5492' with positive edge clock.
Creating register for signal `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.\din0_buf1' using process `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:7890$3055'.
  created $dff cell `$procdff$5493' with positive edge clock.
Creating register for signal `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.\din1_buf1' using process `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:7890$3055'.
  created $dff cell `$procdff$5494' with positive edge clock.
Creating register for signal `\td_fused_top_ap_hmul_3_max_dsp_16.\a_reg' using process `\td_fused_top_ap_hmul_3_max_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:7513$2577'.
  created $dff cell `$procdff$5495' with positive edge clock.
Creating register for signal `\td_fused_top_ap_hmul_3_max_dsp_16.\b_reg' using process `\td_fused_top_ap_hmul_3_max_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:7513$2577'.
  created $dff cell `$procdff$5496' with positive edge clock.
Creating register for signal `\td_fused_top_ap_hmul_3_max_dsp_16.\res_reg' using process `\td_fused_top_ap_hmul_3_max_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:7513$2577'.
  created $dff cell `$procdff$5497' with positive edge clock.
Creating register for signal `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.\dout_r' using process `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6619$3053'.
  created $dff cell `$procdff$5498' with positive edge clock.
Creating register for signal `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.\ce_r' using process `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6615$3052'.
  created $dff cell `$procdff$5499' with positive edge clock.
Creating register for signal `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.\din0_buf1' using process `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6608$3051'.
  created $dff cell `$procdff$5500' with positive edge clock.
Creating register for signal `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.\din1_buf1' using process `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6608$3051'.
  created $dff cell `$procdff$5501' with positive edge clock.
Creating register for signal `\td_fused_top_ap_hadd_6_full_dsp_16.\a_reg' using process `\td_fused_top_ap_hadd_6_full_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6641$2466'.
  created $dff cell `$procdff$5502' with positive edge clock.
Creating register for signal `\td_fused_top_ap_hadd_6_full_dsp_16.\b_reg' using process `\td_fused_top_ap_hadd_6_full_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6641$2466'.
  created $dff cell `$procdff$5503' with positive edge clock.
Creating register for signal `\td_fused_top_ap_hadd_6_full_dsp_16.\res_reg' using process `\td_fused_top_ap_hadd_6_full_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6641$2466'.
  created $dff cell `$procdff$5504' with positive edge clock.
Creating register for signal `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.\dout_r' using process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:7492$3049'.
  created $dff cell `$procdff$5505' with positive edge clock.
Creating register for signal `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.\ce_r' using process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:7488$3048'.
  created $dff cell `$procdff$5506' with positive edge clock.
Creating register for signal `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.\din0_buf1' using process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:7481$3047'.
  created $dff cell `$procdff$5507' with positive edge clock.
Creating register for signal `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.\din1_buf1' using process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:7481$3047'.
  created $dff cell `$procdff$5508' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6552$2440_ADDR' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6548$2452'.
  created $dff cell `$procdff$5509' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6552$2440_DATA' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6548$2452'.
  created $dff cell `$procdff$5510' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6552$2440_EN' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6548$2452'.
  created $dff cell `$procdff$5511' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore_ram.\q0' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6538$2441'.
  created $dff cell `$procdff$5512' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6542$2439_ADDR' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6538$2441'.
  created $dff cell `$procdff$5513' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6542$2439_DATA' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6538$2441'.
  created $dff cell `$procdff$5514' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6542$2439_EN' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6538$2441'.
  created $dff cell `$procdff$5515' with positive edge clock.
Creating register for signal `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.\empty_n' using process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6460$3025'.
  created $dff cell `$procdff$5516' with positive edge clock.
Creating register for signal `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.\full_n' using process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6450$3017'.
  created $dff cell `$procdff$5517' with positive edge clock.
Creating register for signal `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.\count' using process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6440$3009'.
  created $dff cell `$procdff$5518' with positive edge clock.
Creating register for signal `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.\reg_q0' using process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6427$3002'.
  created $dff cell `$procdff$5519' with positive edge clock.
Creating register for signal `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.\reg_valid0' using process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6427$3002'.
  created $dff cell `$procdff$5520' with positive edge clock.
Creating register for signal `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.\prev_tptr' using process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6418$3000'.
  created $dff cell `$procdff$5521' with positive edge clock.
Creating register for signal `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.\prev_iptr' using process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6409$2998'.
  created $dff cell `$procdff$5522' with positive edge clock.
Creating register for signal `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.\tptr' using process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6397$2994'.
  created $dff cell `$procdff$5523' with positive edge clock.
Creating register for signal `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.\iptr' using process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6385$2990'.
  created $dff cell `$procdff$5524' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore_ram.\q1' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6238$2297'.
  created $dff cell `$procdff$5525' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6242$2285_ADDR' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6238$2297'.
  created $dff cell `$procdff$5526' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6242$2285_DATA' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6238$2297'.
  created $dff cell `$procdff$5527' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6242$2285_EN' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6238$2297'.
  created $dff cell `$procdff$5528' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore_ram.\q0' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6228$2286'.
  created $dff cell `$procdff$5529' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6232$2284_ADDR' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6228$2286'.
  created $dff cell `$procdff$5530' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6232$2284_DATA' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6228$2286'.
  created $dff cell `$procdff$5531' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6232$2284_EN' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6228$2286'.
  created $dff cell `$procdff$5532' with positive edge clock.
Creating register for signal `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0.\empty_n' using process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6146$2900'.
  created $dff cell `$procdff$5533' with positive edge clock.
Creating register for signal `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0.\full_n' using process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6136$2892'.
  created $dff cell `$procdff$5534' with positive edge clock.
Creating register for signal `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0.\count' using process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6126$2884'.
  created $dff cell `$procdff$5535' with positive edge clock.
Creating register for signal `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0.\tptr' using process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6114$2880'.
  created $dff cell `$procdff$5536' with positive edge clock.
Creating register for signal `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0.\iptr' using process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6102$2876'.
  created $dff cell `$procdff$5537' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore_ram.\q1' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6018$2237'.
  created $dff cell `$procdff$5538' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore_ram.\q0' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6008$2226'.
  created $dff cell `$procdff$5539' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6012$2225_ADDR' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6008$2226'.
  created $dff cell `$procdff$5540' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6012$2225_DATA' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6008$2226'.
  created $dff cell `$procdff$5541' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6012$2225_EN' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6008$2226'.
  created $dff cell `$procdff$5542' with positive edge clock.
Creating register for signal `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.\empty_n' using process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5934$2849'.
  created $dff cell `$procdff$5543' with positive edge clock.
Creating register for signal `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.\full_n' using process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5924$2841'.
  created $dff cell `$procdff$5544' with positive edge clock.
Creating register for signal `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.\count' using process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5914$2833'.
  created $dff cell `$procdff$5545' with positive edge clock.
Creating register for signal `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.\reg_q1' using process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5901$2826'.
  created $dff cell `$procdff$5546' with positive edge clock.
Creating register for signal `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.\reg_valid1' using process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5901$2826'.
  created $dff cell `$procdff$5547' with positive edge clock.
Creating register for signal `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.\reg_q0' using process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5888$2819'.
  created $dff cell `$procdff$5548' with positive edge clock.
Creating register for signal `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.\reg_valid0' using process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5888$2819'.
  created $dff cell `$procdff$5549' with positive edge clock.
Creating register for signal `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.\prev_tptr' using process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5879$2817'.
  created $dff cell `$procdff$5550' with positive edge clock.
Creating register for signal `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.\prev_iptr' using process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5870$2815'.
  created $dff cell `$procdff$5551' with positive edge clock.
Creating register for signal `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.\tptr' using process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5858$2811'.
  created $dff cell `$procdff$5552' with positive edge clock.
Creating register for signal `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.\iptr' using process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5846$2807'.
  created $dff cell `$procdff$5553' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5713$2076_ADDR' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5709$2088'.
  created $dff cell `$procdff$5554' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5713$2076_DATA' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5709$2088'.
  created $dff cell `$procdff$5555' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5713$2076_EN' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5709$2088'.
  created $dff cell `$procdff$5556' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore_ram.\q0' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5699$2077'.
  created $dff cell `$procdff$5557' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5703$2075_ADDR' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5699$2077'.
  created $dff cell `$procdff$5558' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5703$2075_DATA' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5699$2077'.
  created $dff cell `$procdff$5559' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5703$2075_EN' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5699$2077'.
  created $dff cell `$procdff$5560' with positive edge clock.
Creating register for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.\empty_n' using process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5621$2722'.
  created $dff cell `$procdff$5561' with positive edge clock.
Creating register for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.\full_n' using process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5611$2714'.
  created $dff cell `$procdff$5562' with positive edge clock.
Creating register for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.\count' using process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5601$2706'.
  created $dff cell `$procdff$5563' with positive edge clock.
Creating register for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.\reg_q0' using process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5588$2699'.
  created $dff cell `$procdff$5564' with positive edge clock.
Creating register for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.\reg_valid0' using process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5588$2699'.
  created $dff cell `$procdff$5565' with positive edge clock.
Creating register for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.\prev_tptr' using process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5579$2697'.
  created $dff cell `$procdff$5566' with positive edge clock.
Creating register for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.\prev_iptr' using process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5570$2695'.
  created $dff cell `$procdff$5567' with positive edge clock.
Creating register for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.\tptr' using process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5558$2691'.
  created $dff cell `$procdff$5568' with positive edge clock.
Creating register for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.\iptr' using process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5546$2687'.
  created $dff cell `$procdff$5569' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_get_next_ijk.\k' using process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5220$1738'.
  created $dff cell `$procdff$5570' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_get_next_ijk.\j' using process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5214$1721'.
  created $dff cell `$procdff$5571' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_get_next_ijk.\i' using process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5208$1702'.
  created $dff cell `$procdff$5572' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_get_next_ijk.\start_once_reg' using process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5196$1696'.
  created $dff cell `$procdff$5573' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_get_next_ijk.\ap_done_reg' using process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5184$1679'.
  created $dff cell `$procdff$5574' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_get_next_ijk.\ap_CS_fsm' using process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5176$1677'.
  created $dff cell `$procdff$5575' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_readInputs.\select_ln33_reg_471' using process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4701$1379'.
  created $dff cell `$procdff$5576' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_readInputs.\select_ln33_1_reg_476' using process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4701$1379'.
  created $dff cell `$procdff$5577' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_readInputs.\select_ln33_2_reg_481' using process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4701$1379'.
  created $dff cell `$procdff$5578' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_readInputs.\select_ln33_3_reg_486' using process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4701$1379'.
  created $dff cell `$procdff$5579' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_readInputs.\icmp_ln25_reg_457' using process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4694$1375'.
  created $dff cell `$procdff$5580' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_readInputs.\icmp_ln25_reg_457_pp0_iter1_reg' using process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4694$1375'.
  created $dff cell `$procdff$5581' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_readInputs.\empty_68_reg_491' using process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4688$1369'.
  created $dff cell `$procdff$5582' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_readInputs.\trunc_ln135_reg_432' using process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4680$1367'.
  created $dff cell `$procdff$5583' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_readInputs.\col_coord_reg_437' using process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4680$1367'.
  created $dff cell `$procdff$5584' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_readInputs.\is_padding_reg_442' using process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4680$1367'.
  created $dff cell `$procdff$5585' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_readInputs.\add_ln32_reg_452' using process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4674$1365'.
  created $dff cell `$procdff$5586' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_readInputs.\add_ln25_reg_466' using process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4668$1357'.
  created $dff cell `$procdff$5587' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_readInputs.\kk_0_i_i_reg_180' using process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4660$1348'.
  created $dff cell `$procdff$5588' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_readInputs.\ap_enable_reg_pp0_iter1' using process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4648$1342'.
  created $dff cell `$procdff$5589' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_readInputs.\ap_enable_reg_pp0_iter0' using process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4636$1334'.
  created $dff cell `$procdff$5590' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_readInputs.\ap_done_reg' using process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4624$1330'.
  created $dff cell `$procdff$5591' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_readInputs.\ap_CS_fsm' using process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4616$1328'.
  created $dff cell `$procdff$5592' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_readFilters64.\tmp_reg_144 [7:0]' using process `\td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4432$1326'.
  created $dff cell `$procdff$5593' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_readFilters64.\tmp_reg_144 [13:8]' using process `\td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4269$1235'.
  created $dff cell `$procdff$5594' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_readFilters64.\icmp_ln49_reg_154' using process `\td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4263$1231'.
  created $dff cell `$procdff$5595' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_readFilters64.\add_ln49_reg_149' using process `\td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4257$1225'.
  created $dff cell `$procdff$5596' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_readFilters64.\kk_0_0_i_i_reg_93' using process `\td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4249$1209'.
  created $dff cell `$procdff$5597' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_readFilters64.\ap_enable_reg_pp0_iter1' using process `\td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4235$1194'.
  created $dff cell `$procdff$5598' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_readFilters64.\ap_enable_reg_pp0_iter0' using process `\td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4223$1179'.
  created $dff cell `$procdff$5599' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_readFilters64.\ap_done_reg' using process `\td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4211$1175'.
  created $dff cell `$procdff$5600' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_readFilters64.\ap_CS_fsm' using process `\td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4203$1173'.
  created $dff cell `$procdff$5601' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_dot_product.\idxprom17_0_0_reg_111 [63:9]' using process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4102$1171'.
  created $dff cell `$procdff$5602' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_dot_product.\idxprom17_0_0_reg_111_pp0_iter1_reg [63:9]' using process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4102$1171'.
  created $dff cell `$procdff$5603' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_dot_product.\idxprom17_0_0_reg_111_pp0_iter2_reg [63:9]' using process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4102$1171'.
  created $dff cell `$procdff$5604' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_dot_product.\idxprom17_0_0_reg_111_pp0_iter3_reg [63:9]' using process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4102$1171'.
  created $dff cell `$procdff$5605' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_dot_product.\idxprom17_0_0_reg_111_pp0_iter4_reg [63:9]' using process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4102$1171'.
  created $dff cell `$procdff$5606' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_dot_product.\idxprom17_0_0_reg_111_pp0_iter5_reg [63:9]' using process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4102$1171'.
  created $dff cell `$procdff$5607' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_dot_product.\idxprom17_0_0_reg_111_pp0_iter6_reg [63:9]' using process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4102$1171'.
  created $dff cell `$procdff$5608' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_dot_product.\mul_reg_136' using process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3949$1076'.
  created $dff cell `$procdff$5609' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_dot_product.\ifmap_vec_0_0_load_reg_126' using process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3942$1070'.
  created $dff cell `$procdff$5610' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_dot_product.\weight_vecs_0_0_0_load_reg_131' using process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3942$1070'.
  created $dff cell `$procdff$5611' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_dot_product.\idxprom17_0_0_reg_111 [8:0]' using process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3936$1064'.
  created $dff cell `$procdff$5612' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_dot_product.\icmp_ln149_reg_107_pp0_iter2_reg' using process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3921$1062'.
  created $dff cell `$procdff$5613' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_dot_product.\icmp_ln149_reg_107_pp0_iter3_reg' using process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3921$1062'.
  created $dff cell `$procdff$5614' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_dot_product.\icmp_ln149_reg_107_pp0_iter4_reg' using process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3921$1062'.
  created $dff cell `$procdff$5615' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_dot_product.\icmp_ln149_reg_107_pp0_iter5_reg' using process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3921$1062'.
  created $dff cell `$procdff$5616' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_dot_product.\icmp_ln149_reg_107_pp0_iter6_reg' using process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3921$1062'.
  created $dff cell `$procdff$5617' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_dot_product.\idxprom17_0_0_reg_111_pp0_iter2_reg [8:0]' using process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3921$1062'.
  created $dff cell `$procdff$5618' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_dot_product.\idxprom17_0_0_reg_111_pp0_iter3_reg [8:0]' using process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3921$1062'.
  created $dff cell `$procdff$5619' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_dot_product.\idxprom17_0_0_reg_111_pp0_iter4_reg [8:0]' using process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3921$1062'.
  created $dff cell `$procdff$5620' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_dot_product.\idxprom17_0_0_reg_111_pp0_iter5_reg [8:0]' using process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3921$1062'.
  created $dff cell `$procdff$5621' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_dot_product.\idxprom17_0_0_reg_111_pp0_iter6_reg [8:0]' using process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3921$1062'.
  created $dff cell `$procdff$5622' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_dot_product.\icmp_ln149_reg_107' using process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3913$1058'.
  created $dff cell `$procdff$5623' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_dot_product.\icmp_ln149_reg_107_pp0_iter1_reg' using process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3913$1058'.
  created $dff cell `$procdff$5624' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_dot_product.\idxprom17_0_0_reg_111_pp0_iter1_reg [8:0]' using process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3913$1058'.
  created $dff cell `$procdff$5625' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_dot_product.\ic_0_0_reg_69' using process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3905$1044'.
  created $dff cell `$procdff$5626' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_dot_product.\ap_enable_reg_pp0_iter7' using process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3893$1035'.
  created $dff cell `$procdff$5627' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_dot_product.\ap_enable_reg_pp0_iter6' using process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3883$1032'.
  created $dff cell `$procdff$5628' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_dot_product.\ap_enable_reg_pp0_iter5' using process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3873$1029'.
  created $dff cell `$procdff$5629' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_dot_product.\ap_enable_reg_pp0_iter4' using process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3863$1026'.
  created $dff cell `$procdff$5630' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_dot_product.\ap_enable_reg_pp0_iter3' using process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3853$1023'.
  created $dff cell `$procdff$5631' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_dot_product.\ap_enable_reg_pp0_iter2' using process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3843$1020'.
  created $dff cell `$procdff$5632' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_dot_product.\ap_enable_reg_pp0_iter1' using process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3829$1015'.
  created $dff cell `$procdff$5633' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_dot_product.\ap_enable_reg_pp0_iter0' using process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3817$1002'.
  created $dff cell `$procdff$5634' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_dot_product.\ap_done_reg' using process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3805$998'.
  created $dff cell `$procdff$5635' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_dot_product.\ap_CS_fsm' using process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3797$996'.
  created $dff cell `$procdff$5636' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_accum_1.\trunc_ln25_reg_498' using process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3177$730'.
  created $dff cell `$procdff$5637' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_accum_1.\tmp_reg_494' using process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3170$726'.
  created $dff cell `$procdff$5638' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_accum_1.\tmp_reg_494_pp0_iter1_reg' using process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3170$726'.
  created $dff cell `$procdff$5639' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_accum_1.\psum_7_08_reg_182' using process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3163$718'.
  created $dff cell `$procdff$5640' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_accum_1.\psum_6_07_reg_194' using process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3163$718'.
  created $dff cell `$procdff$5641' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_accum_1.\psum_5_06_reg_206' using process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3156$710'.
  created $dff cell `$procdff$5642' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_accum_1.\psum_4_05_reg_218' using process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3156$710'.
  created $dff cell `$procdff$5643' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_accum_1.\psum_3_04_reg_230' using process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3149$702'.
  created $dff cell `$procdff$5644' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_accum_1.\psum_2_03_reg_242' using process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3149$702'.
  created $dff cell `$procdff$5645' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_accum_1.\psum_1_02_reg_254' using process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3142$694'.
  created $dff cell `$procdff$5646' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_accum_1.\psum_0_01_reg_266' using process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3142$694'.
  created $dff cell `$procdff$5647' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_accum_1.\add_ln25_reg_588' using process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3136$686'.
  created $dff cell `$procdff$5648' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_accum_1.\accum_in_0_load_6_reg_578' using process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3129$678'.
  created $dff cell `$procdff$5649' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_accum_1.\accum_in_0_load_7_reg_583' using process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3129$678'.
  created $dff cell `$procdff$5650' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_accum_1.\accum_in_0_load_4_reg_558' using process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3122$670'.
  created $dff cell `$procdff$5651' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_accum_1.\accum_in_0_load_5_reg_563' using process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3122$670'.
  created $dff cell `$procdff$5652' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_accum_1.\accum_in_0_load_2_reg_538' using process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3115$662'.
  created $dff cell `$procdff$5653' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_accum_1.\accum_in_0_load_3_reg_543' using process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3115$662'.
  created $dff cell `$procdff$5654' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_accum_1.\accum_in_0_load_reg_518' using process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3108$654'.
  created $dff cell `$procdff$5655' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_accum_1.\accum_in_0_load_1_reg_523' using process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3108$654'.
  created $dff cell `$procdff$5656' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_accum_1.\x_reg_170' using process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3100$640'.
  created $dff cell `$procdff$5657' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_accum_1.\q_reg_278' using process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3092$635'.
  created $dff cell `$procdff$5658' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_accum_1.\ap_enable_reg_pp0_iter1' using process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3080$618'.
  created $dff cell `$procdff$5659' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_accum_1.\ap_enable_reg_pp0_iter0' using process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3068$605'.
  created $dff cell `$procdff$5660' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_accum_1.\ap_done_reg' using process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3056$601'.
  created $dff cell `$procdff$5661' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_accum_1.\ap_CS_fsm' using process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3048$599'.
  created $dff cell `$procdff$5662' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_accum_2.\add_ln57_reg_90' using process `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2692$557'.
  created $dff cell `$procdff$5663' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_accum_2.\accum_in_load_reg_103' using process `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2686$555'.
  created $dff cell `$procdff$5664' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_accum_2.\sum_reg_55' using process `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2678$547'.
  created $dff cell `$procdff$5665' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_accum_2.\i_1_1_reg_44' using process `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2670$539'.
  created $dff cell `$procdff$5666' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_accum_2.\ap_done_reg' using process `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2658$533'.
  created $dff cell `$procdff$5667' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_accum_2.\ap_CS_fsm' using process `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2650$531'.
  created $dff cell `$procdff$5668' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_accum_2.\accum_in_2_preg' using process `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2640$526'.
  created $dff cell `$procdff$5669' with positive edge clock.
Creating register for signal `\td_fused_top_Block_entry_proc_proc550.\ap_return_preg' using process `\td_fused_top_Block_entry_proc_proc550.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2491$487'.
  created $dff cell `$procdff$5670' with positive edge clock.
Creating register for signal `\td_fused_top_Block_entry_proc_proc550.\ap_done_reg' using process `\td_fused_top_Block_entry_proc_proc550.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2479$478'.
  created $dff cell `$procdff$5671' with positive edge clock.
Creating register for signal `\td_fused_top_Block_entry_proc_proc550.\ap_CS_fsm' using process `\td_fused_top_Block_entry_proc_proc550.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2471$476'.
  created $dff cell `$procdff$5672' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_adjust.\trunc_ln220_reg_154' using process `\td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2249$423'.
  created $dff cell `$procdff$5673' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_adjust.\tmp_7_i_i_reg_159' using process `\td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2249$423'.
  created $dff cell `$procdff$5674' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_adjust.\tmp_8_i_i_reg_164' using process `\td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2249$423'.
  created $dff cell `$procdff$5675' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_adjust.\sub_i_i_i_reg_179' using process `\td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2243$421'.
  created $dff cell `$procdff$5676' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_adjust.\mul_i_i_i_reg_189' using process `\td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2237$419'.
  created $dff cell `$procdff$5677' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_adjust.\add_i_i_i_reg_199' using process `\td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2231$417'.
  created $dff cell `$procdff$5678' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_adjust.\ap_done_reg' using process `\td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2219$413'.
  created $dff cell `$procdff$5679' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_adjust.\ap_CS_fsm' using process `\td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2211$411'.
  created $dff cell `$procdff$5680' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_writeOutputs_unaligned.\tmp_3_cast_reg_304 [3:0]' using process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2059$409'.
  created $dff cell `$procdff$5681' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_writeOutputs_unaligned.\outputRow_2' using process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1903$312'.
  created $dff cell `$procdff$5682' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_writeOutputs_unaligned.\outputRow_1' using process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1897$299'.
  created $dff cell `$procdff$5683' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_writeOutputs_unaligned.\outputRow_0' using process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1891$286'.
  created $dff cell `$procdff$5684' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_writeOutputs_unaligned.\outputRow' using process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1885$273'.
  created $dff cell `$procdff$5685' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_writeOutputs_unaligned.\outputCount' using process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1879$271'.
  created $dff cell `$procdff$5686' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_writeOutputs_unaligned.\outputChanIdx' using process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1873$267'.
  created $dff cell `$procdff$5687' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_writeOutputs_unaligned.\tmp_3_cast_reg_304 [11:4]' using process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1866$265'.
  created $dff cell `$procdff$5688' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_writeOutputs_unaligned.\icmp_ln88_reg_317' using process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1866$265'.
  created $dff cell `$procdff$5689' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_writeOutputs_unaligned.\empty_reg_111' using process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1858$249'.
  created $dff cell `$procdff$5690' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_writeOutputs_unaligned.\ap_done_reg' using process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1846$245'.
  created $dff cell `$procdff$5691' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_writeOutputs_unaligned.\ap_CS_fsm' using process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1838$243'.
  created $dff cell `$procdff$5692' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w6_d2_S_x0_shiftReg.\sr_0' using process `\td_fused_top_fifo_w6_d2_S_x0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1715$241'.
  created $dff cell `$procdff$5693' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w6_d2_S_x0_shiftReg.\sr_1' using process `\td_fused_top_fifo_w6_d2_S_x0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1715$241'.
  created $dff cell `$procdff$5694' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w6_d2_S_x0.\mOutPtr' using process `\td_fused_top_fifo_w6_d2_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1655$210'.
  created $dff cell `$procdff$5695' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w6_d2_S_x0.\internal_empty_n' using process `\td_fused_top_fifo_w6_d2_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1655$210'.
  created $dff cell `$procdff$5696' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w6_d2_S_x0.\internal_full_n' using process `\td_fused_top_fifo_w6_d2_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1655$210'.
  created $dff cell `$procdff$5697' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w6_d7_S_shiftReg.\sr_0' using process `\td_fused_top_fifo_w6_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1585$208'.
  created $dff cell `$procdff$5698' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w6_d7_S_shiftReg.\sr_1' using process `\td_fused_top_fifo_w6_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1585$208'.
  created $dff cell `$procdff$5699' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w6_d7_S_shiftReg.\sr_2' using process `\td_fused_top_fifo_w6_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1585$208'.
  created $dff cell `$procdff$5700' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w6_d7_S_shiftReg.\sr_3' using process `\td_fused_top_fifo_w6_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1585$208'.
  created $dff cell `$procdff$5701' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w6_d7_S_shiftReg.\sr_4' using process `\td_fused_top_fifo_w6_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1585$208'.
  created $dff cell `$procdff$5702' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w6_d7_S_shiftReg.\sr_5' using process `\td_fused_top_fifo_w6_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1585$208'.
  created $dff cell `$procdff$5703' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w6_d7_S_shiftReg.\sr_6' using process `\td_fused_top_fifo_w6_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1585$208'.
  created $dff cell `$procdff$5704' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w6_d7_S.\mOutPtr' using process `\td_fused_top_fifo_w6_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1525$177'.
  created $dff cell `$procdff$5705' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w6_d7_S.\internal_empty_n' using process `\td_fused_top_fifo_w6_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1525$177'.
  created $dff cell `$procdff$5706' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w6_d7_S.\internal_full_n' using process `\td_fused_top_fifo_w6_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1525$177'.
  created $dff cell `$procdff$5707' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w4_d7_S_shiftReg.\sr_0' using process `\td_fused_top_fifo_w4_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1455$175'.
  created $dff cell `$procdff$5708' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w4_d7_S_shiftReg.\sr_1' using process `\td_fused_top_fifo_w4_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1455$175'.
  created $dff cell `$procdff$5709' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w4_d7_S_shiftReg.\sr_2' using process `\td_fused_top_fifo_w4_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1455$175'.
  created $dff cell `$procdff$5710' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w4_d7_S_shiftReg.\sr_3' using process `\td_fused_top_fifo_w4_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1455$175'.
  created $dff cell `$procdff$5711' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w4_d7_S_shiftReg.\sr_4' using process `\td_fused_top_fifo_w4_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1455$175'.
  created $dff cell `$procdff$5712' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w4_d7_S_shiftReg.\sr_5' using process `\td_fused_top_fifo_w4_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1455$175'.
  created $dff cell `$procdff$5713' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w4_d7_S_shiftReg.\sr_6' using process `\td_fused_top_fifo_w4_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1455$175'.
  created $dff cell `$procdff$5714' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w4_d7_S.\mOutPtr' using process `\td_fused_top_fifo_w4_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1395$144'.
  created $dff cell `$procdff$5715' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w4_d7_S.\internal_empty_n' using process `\td_fused_top_fifo_w4_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1395$144'.
  created $dff cell `$procdff$5716' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w4_d7_S.\internal_full_n' using process `\td_fused_top_fifo_w4_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1395$144'.
  created $dff cell `$procdff$5717' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w8_d7_S_x_shiftReg.\sr_0' using process `\td_fused_top_fifo_w8_d7_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1325$142'.
  created $dff cell `$procdff$5718' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w8_d7_S_x_shiftReg.\sr_1' using process `\td_fused_top_fifo_w8_d7_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1325$142'.
  created $dff cell `$procdff$5719' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w8_d7_S_x_shiftReg.\sr_2' using process `\td_fused_top_fifo_w8_d7_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1325$142'.
  created $dff cell `$procdff$5720' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w8_d7_S_x_shiftReg.\sr_3' using process `\td_fused_top_fifo_w8_d7_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1325$142'.
  created $dff cell `$procdff$5721' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w8_d7_S_x_shiftReg.\sr_4' using process `\td_fused_top_fifo_w8_d7_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1325$142'.
  created $dff cell `$procdff$5722' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w8_d7_S_x_shiftReg.\sr_5' using process `\td_fused_top_fifo_w8_d7_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1325$142'.
  created $dff cell `$procdff$5723' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w8_d7_S_x_shiftReg.\sr_6' using process `\td_fused_top_fifo_w8_d7_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1325$142'.
  created $dff cell `$procdff$5724' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w8_d7_S_x.\mOutPtr' using process `\td_fused_top_fifo_w8_d7_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1265$111'.
  created $dff cell `$procdff$5725' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w8_d7_S_x.\internal_empty_n' using process `\td_fused_top_fifo_w8_d7_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1265$111'.
  created $dff cell `$procdff$5726' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w8_d7_S_x.\internal_full_n' using process `\td_fused_top_fifo_w8_d7_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1265$111'.
  created $dff cell `$procdff$5727' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w16_d2_S_x6_shiftReg.\sr_0' using process `\td_fused_top_fifo_w16_d2_S_x6_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1205$109'.
  created $dff cell `$procdff$5728' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w16_d2_S_x6_shiftReg.\sr_1' using process `\td_fused_top_fifo_w16_d2_S_x6_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1205$109'.
  created $dff cell `$procdff$5729' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w16_d2_S_x6.\mOutPtr' using process `\td_fused_top_fifo_w16_d2_S_x6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1145$78'.
  created $dff cell `$procdff$5730' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w16_d2_S_x6.\internal_empty_n' using process `\td_fused_top_fifo_w16_d2_S_x6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1145$78'.
  created $dff cell `$procdff$5731' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w16_d2_S_x6.\internal_full_n' using process `\td_fused_top_fifo_w16_d2_S_x6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1145$78'.
  created $dff cell `$procdff$5732' with positive edge clock.
Creating register for signal `\td_fused_top_start_for_tdf9_readFilters64_U0_shiftReg.\sr_0' using process `\td_fused_top_start_for_tdf9_readFilters64_U0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1085$76'.
  created $dff cell `$procdff$5733' with positive edge clock.
Creating register for signal `\td_fused_top_start_for_tdf9_readFilters64_U0_shiftReg.\sr_1' using process `\td_fused_top_start_for_tdf9_readFilters64_U0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1085$76'.
  created $dff cell `$procdff$5734' with positive edge clock.
Creating register for signal `\td_fused_top_start_for_tdf9_readFilters64_U0.\mOutPtr' using process `\td_fused_top_start_for_tdf9_readFilters64_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1025$45'.
  created $dff cell `$procdff$5735' with positive edge clock.
Creating register for signal `\td_fused_top_start_for_tdf9_readFilters64_U0.\internal_empty_n' using process `\td_fused_top_start_for_tdf9_readFilters64_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1025$45'.
  created $dff cell `$procdff$5736' with positive edge clock.
Creating register for signal `\td_fused_top_start_for_tdf9_readFilters64_U0.\internal_full_n' using process `\td_fused_top_start_for_tdf9_readFilters64_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1025$45'.
  created $dff cell `$procdff$5737' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48462.\ap_sync_reg_tdf9_readInputs_U0_ap_ready' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48462.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:784$10'.
  created $dff cell `$procdff$5738' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48462.\ap_sync_reg_tdf9_get_next_ijk_U0_ap_ready' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48462.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:772$6'.
  created $dff cell `$procdff$5739' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:7901$3057'.
Removing empty process `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:7901$3057'.
Removing empty process `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:7897$3056'.
Found and cleaned up 1 empty switch in `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:7890$3055'.
Removing empty process `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:7890$3055'.
Found and cleaned up 1 empty switch in `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:7603$2578'.
Removing empty process `FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:7603$2578'.
Found and cleaned up 1 empty switch in `\td_fused_top_ap_hmul_3_max_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:7513$2577'.
Removing empty process `td_fused_top_ap_hmul_3_max_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:7513$2577'.
Found and cleaned up 1 empty switch in `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6619$3053'.
Removing empty process `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6619$3053'.
Removing empty process `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6615$3052'.
Found and cleaned up 1 empty switch in `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6608$3051'.
Removing empty process `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6608$3051'.
Found and cleaned up 1 empty switch in `\FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:7311$2542'.
Removing empty process `FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:7311$2542'.
Removing empty process `FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:7302$2540'.
Found and cleaned up 1 empty switch in `\FPAddSub_AlignShift2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:7266$2539'.
Removing empty process `FPAddSub_AlignShift2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:7266$2539'.
Removing empty process `FPAddSub_NormalizeModule.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:7203$2529'.
Found and cleaned up 1 empty switch in `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:7137$2515'.
Removing empty process `FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:7137$2515'.
Found and cleaned up 1 empty switch in `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:7118$2514'.
Removing empty process `FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:7118$2514'.
Found and cleaned up 1 empty switch in `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6815$2467'.
Removing empty process `FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6815$2467'.
Found and cleaned up 1 empty switch in `\td_fused_top_ap_hadd_6_full_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6641$2466'.
Removing empty process `td_fused_top_ap_hadd_6_full_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6641$2466'.
Found and cleaned up 1 empty switch in `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:7492$3049'.
Removing empty process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:7492$3049'.
Removing empty process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:7488$3048'.
Found and cleaned up 1 empty switch in `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:7481$3047'.
Removing empty process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:7481$3047'.
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6548$2452'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6548$2452'.
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6538$2441'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6538$2441'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6300$3046'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6299$3045'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6298$3044'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6297$3043'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6296$3042'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6295$3041'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6294$3040'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6293$3039'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6292$3038'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6291$3037'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6290$3036'.
Found and cleaned up 3 empty switches in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6460$3025'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6460$3025'.
Found and cleaned up 3 empty switches in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6450$3017'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6450$3017'.
Found and cleaned up 3 empty switches in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6440$3009'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6440$3009'.
Found and cleaned up 3 empty switches in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6427$3002'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6427$3002'.
Found and cleaned up 1 empty switch in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6418$3000'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6418$3000'.
Found and cleaned up 1 empty switch in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6409$2998'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6409$2998'.
Found and cleaned up 3 empty switches in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6397$2994'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6397$2994'.
Found and cleaned up 3 empty switches in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6385$2990'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6385$2990'.
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6238$2297'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6238$2297'.
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6228$2286'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6228$2286'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6063$2915'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6062$2914'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6061$2913'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6060$2912'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6059$2911'.
Found and cleaned up 3 empty switches in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6146$2900'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6146$2900'.
Found and cleaned up 3 empty switches in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6136$2892'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6136$2892'.
Found and cleaned up 3 empty switches in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6126$2884'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6126$2884'.
Found and cleaned up 3 empty switches in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6114$2880'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6114$2880'.
Found and cleaned up 3 empty switches in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6102$2876'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6102$2876'.
Found and cleaned up 1 empty switch in `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6018$2237'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6018$2237'.
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6008$2226'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6008$2226'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5768$2870'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5767$2869'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5766$2868'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5765$2867'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5764$2866'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5763$2865'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5762$2864'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5761$2863'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5760$2862'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5759$2861'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5758$2860'.
Found and cleaned up 3 empty switches in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5934$2849'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5934$2849'.
Found and cleaned up 3 empty switches in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5924$2841'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5924$2841'.
Found and cleaned up 3 empty switches in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5914$2833'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5914$2833'.
Found and cleaned up 3 empty switches in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5901$2826'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5901$2826'.
Found and cleaned up 3 empty switches in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5888$2819'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5888$2819'.
Found and cleaned up 1 empty switch in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5879$2817'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5879$2817'.
Found and cleaned up 1 empty switch in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5870$2815'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5870$2815'.
Found and cleaned up 3 empty switches in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5858$2811'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5858$2811'.
Found and cleaned up 3 empty switches in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5846$2807'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5846$2807'.
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5709$2088'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5709$2088'.
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5699$2077'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5699$2077'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5461$2743'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5460$2742'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5459$2741'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5458$2740'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5457$2739'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5456$2738'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5455$2737'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5454$2736'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5453$2735'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5452$2734'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5451$2733'.
Found and cleaned up 3 empty switches in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5621$2722'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5621$2722'.
Found and cleaned up 3 empty switches in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5611$2714'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5611$2714'.
Found and cleaned up 3 empty switches in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5601$2706'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5601$2706'.
Found and cleaned up 3 empty switches in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5588$2699'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5588$2699'.
Found and cleaned up 1 empty switch in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5579$2697'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5579$2697'.
Found and cleaned up 1 empty switch in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5570$2695'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5570$2695'.
Found and cleaned up 3 empty switches in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5558$2691'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5558$2691'.
Found and cleaned up 3 empty switches in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5546$2687'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5546$2687'.
Removing empty process `td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:0$1943'.
Removing empty process `td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5383$1923'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5364$1919'.
Removing empty process `td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5364$1919'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5356$1915'.
Removing empty process `td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5356$1915'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5348$1911'.
Removing empty process `td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5348$1911'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5340$1896'.
Removing empty process `td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5340$1896'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5332$1881'.
Removing empty process `td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5332$1881'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5324$1874'.
Removing empty process `td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5324$1874'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5316$1859'.
Removing empty process `td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5316$1859'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5308$1852'.
Removing empty process `td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5308$1852'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5300$1837'.
Removing empty process `td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5300$1837'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5292$1830'.
Removing empty process `td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5292$1830'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5284$1815'.
Removing empty process `td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5284$1815'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5276$1808'.
Removing empty process `td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5276$1808'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5266$1793'.
Removing empty process `td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5266$1793'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5252$1787'.
Removing empty process `td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5252$1787'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5242$1772'.
Removing empty process `td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5242$1772'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5234$1768'.
Removing empty process `td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5234$1768'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5226$1753'.
Removing empty process `td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5226$1753'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5220$1738'.
Removing empty process `td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5220$1738'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5214$1721'.
Removing empty process `td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5214$1721'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5208$1702'.
Removing empty process `td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5208$1702'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5196$1696'.
Removing empty process `td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5196$1696'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5184$1679'.
Removing empty process `td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5184$1679'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5176$1677'.
Removing empty process `td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5176$1677'.
Removing empty process `td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:0$1676'.
Removing empty process `td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4983$1640'.
Found and cleaned up 6 empty switches in `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4918$1589'.
Removing empty process `td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4918$1589'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4910$1574'.
Removing empty process `td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4910$1574'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4902$1559'.
Removing empty process `td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4902$1559'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4894$1552'.
Removing empty process `td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4894$1552'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4886$1545'.
Removing empty process `td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4886$1545'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4878$1530'.
Removing empty process `td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4878$1530'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4870$1515'.
Removing empty process `td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4870$1515'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4862$1508'.
Removing empty process `td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4862$1508'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4854$1501'.
Removing empty process `td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4854$1501'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4846$1495'.
Removing empty process `td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4846$1495'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4838$1479'.
Removing empty process `td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4838$1479'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4830$1463'.
Removing empty process `td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4830$1463'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4816$1455'.
Removing empty process `td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4816$1455'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4802$1447'.
Removing empty process `td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4802$1447'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4794$1435'.
Removing empty process `td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4794$1435'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4786$1423'.
Removing empty process `td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4786$1423'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4772$1415'.
Removing empty process `td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4772$1415'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4758$1407'.
Removing empty process `td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4758$1407'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4750$1405'.
Removing empty process `td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4750$1405'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4742$1397'.
Removing empty process `td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4742$1397'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4734$1393'.
Removing empty process `td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4734$1393'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4726$1389'.
Removing empty process `td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4726$1389'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4718$1387'.
Removing empty process `td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4718$1387'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4710$1385'.
Removing empty process `td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4710$1385'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4701$1379'.
Removing empty process `td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4701$1379'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4694$1375'.
Removing empty process `td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4694$1375'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4688$1369'.
Removing empty process `td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4688$1369'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4680$1367'.
Removing empty process `td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4680$1367'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4674$1365'.
Removing empty process `td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4674$1365'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4668$1357'.
Removing empty process `td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4668$1357'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4660$1348'.
Removing empty process `td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4660$1348'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4648$1342'.
Removing empty process `td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4648$1342'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4636$1334'.
Removing empty process `td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4636$1334'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4624$1330'.
Removing empty process `td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4624$1330'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4616$1328'.
Removing empty process `td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4616$1328'.
Removing empty process `td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:0$1327'.
Removing empty process `td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4432$1326'.
Removing empty process `td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4406$1317'.
Found and cleaned up 4 empty switches in `\td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4363$1295'.
Removing empty process `td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4363$1295'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4355$1287'.
Removing empty process `td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4355$1287'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4347$1281'.
Removing empty process `td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4347$1281'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4339$1272'.
Removing empty process `td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4339$1272'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4331$1265'.
Removing empty process `td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4331$1265'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4323$1259'.
Removing empty process `td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4323$1259'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4315$1257'.
Removing empty process `td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4315$1257'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4307$1249'.
Removing empty process `td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4307$1249'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4299$1245'.
Removing empty process `td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4299$1245'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4291$1241'.
Removing empty process `td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4291$1241'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4283$1239'.
Removing empty process `td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4283$1239'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4275$1237'.
Removing empty process `td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4275$1237'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4269$1235'.
Removing empty process `td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4269$1235'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4263$1231'.
Removing empty process `td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4263$1231'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4257$1225'.
Removing empty process `td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4257$1225'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4249$1209'.
Removing empty process `td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4249$1209'.
Found and cleaned up 4 empty switches in `\td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4235$1194'.
Removing empty process `td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4235$1194'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4223$1179'.
Removing empty process `td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4223$1179'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4211$1175'.
Removing empty process `td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4211$1175'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4203$1173'.
Removing empty process `td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4203$1173'.
Removing empty process `td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:0$1172'.
Removing empty process `td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4102$1171'.
Removing empty process `td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4068$1164'.
Found and cleaned up 4 empty switches in `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4027$1128'.
Removing empty process `td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4027$1128'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4019$1122'.
Removing empty process `td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4019$1122'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4011$1116'.
Removing empty process `td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4011$1116'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4003$1112'.
Removing empty process `td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4003$1112'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3995$1106'.
Removing empty process `td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3995$1106'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3987$1104'.
Removing empty process `td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3987$1104'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3979$1088'.
Removing empty process `td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3979$1088'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3971$1084'.
Removing empty process `td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3971$1084'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3963$1082'.
Removing empty process `td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3963$1082'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3955$1080'.
Removing empty process `td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3955$1080'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3949$1076'.
Removing empty process `td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3949$1076'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3942$1070'.
Removing empty process `td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3942$1070'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3936$1064'.
Removing empty process `td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3936$1064'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3921$1062'.
Removing empty process `td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3921$1062'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3913$1058'.
Removing empty process `td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3913$1058'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3905$1044'.
Removing empty process `td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3905$1044'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3893$1035'.
Removing empty process `td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3893$1035'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3883$1032'.
Removing empty process `td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3883$1032'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3873$1029'.
Removing empty process `td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3873$1029'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3863$1026'.
Removing empty process `td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3863$1026'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3853$1023'.
Removing empty process `td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3853$1023'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3843$1020'.
Removing empty process `td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3843$1020'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3829$1015'.
Removing empty process `td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3829$1015'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3817$1002'.
Removing empty process `td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3817$1002'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3805$998'.
Removing empty process `td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3805$998'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3797$996'.
Removing empty process `td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3797$996'.
Removing empty process `td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:0$995'.
Removing empty process `td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3592$967'.
Removing empty process `td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3562$963'.
Found and cleaned up 12 empty switches in `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3405$910'.
Removing empty process `td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3405$910'.
Found and cleaned up 5 empty switches in `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3387$896'.
Removing empty process `td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3387$896'.
Found and cleaned up 5 empty switches in `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3369$882'.
Removing empty process `td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3369$882'.
Found and cleaned up 5 empty switches in `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3351$868'.
Removing empty process `td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3351$868'.
Found and cleaned up 5 empty switches in `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3333$854'.
Removing empty process `td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3333$854'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3325$852'.
Removing empty process `td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3325$852'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3317$844'.
Removing empty process `td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3317$844'.
Found and cleaned up 5 empty switches in `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3299$836'.
Removing empty process `td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3299$836'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3291$832'.
Removing empty process `td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3291$832'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3283$828'.
Removing empty process `td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3283$828'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3275$826'.
Removing empty process `td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3275$826'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3267$824'.
Removing empty process `td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3267$824'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3259$820'.
Removing empty process `td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3259$820'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3251$816'.
Removing empty process `td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3251$816'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3243$814'.
Removing empty process `td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3243$814'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3235$812'.
Removing empty process `td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3235$812'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3227$788'.
Removing empty process `td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3227$788'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3219$764'.
Removing empty process `td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3219$764'.
Found and cleaned up 5 empty switches in `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3201$750'.
Removing empty process `td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3201$750'.
Found and cleaned up 5 empty switches in `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3183$736'.
Removing empty process `td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3183$736'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3177$730'.
Removing empty process `td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3177$730'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3170$726'.
Removing empty process `td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3170$726'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3163$718'.
Removing empty process `td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3163$718'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3156$710'.
Removing empty process `td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3156$710'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3149$702'.
Removing empty process `td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3149$702'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3142$694'.
Removing empty process `td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3142$694'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3136$686'.
Removing empty process `td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3136$686'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3129$678'.
Removing empty process `td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3129$678'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3122$670'.
Removing empty process `td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3122$670'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3115$662'.
Removing empty process `td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3115$662'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3108$654'.
Removing empty process `td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3108$654'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3100$640'.
Removing empty process `td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3100$640'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3092$635'.
Removing empty process `td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3092$635'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3080$618'.
Removing empty process `td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3080$618'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3068$605'.
Removing empty process `td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3068$605'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3056$601'.
Removing empty process `td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3056$601'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3048$599'.
Removing empty process `td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3048$599'.
Removing empty process `td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:0$598'.
Removing empty process `td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2809$592'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2746$581'.
Removing empty process `td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2746$581'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2738$577'.
Removing empty process `td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2738$577'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2730$573'.
Removing empty process `td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2730$573'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2722$569'.
Removing empty process `td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2722$569'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2714$567'.
Removing empty process `td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2714$567'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2706$563'.
Removing empty process `td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2706$563'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2698$559'.
Removing empty process `td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2698$559'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2692$557'.
Removing empty process `td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2692$557'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2686$555'.
Removing empty process `td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2686$555'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2678$547'.
Removing empty process `td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2678$547'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2670$539'.
Removing empty process `td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2670$539'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2658$533'.
Removing empty process `td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2658$533'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2650$531'.
Removing empty process `td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2650$531'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2640$526'.
Removing empty process `td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2640$526'.
Removing empty process `td_fused_top_Block_entry_proc_proc550.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:0$525'.
Removing empty process `td_fused_top_Block_entry_proc_proc550.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2546$521'.
Found and cleaned up 1 empty switch in `\td_fused_top_Block_entry_proc_proc550.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2533$520'.
Removing empty process `td_fused_top_Block_entry_proc_proc550.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2533$520'.
Found and cleaned up 1 empty switch in `\td_fused_top_Block_entry_proc_proc550.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2525$513'.
Removing empty process `td_fused_top_Block_entry_proc_proc550.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2525$513'.
Found and cleaned up 1 empty switch in `\td_fused_top_Block_entry_proc_proc550.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2517$506'.
Removing empty process `td_fused_top_Block_entry_proc_proc550.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2517$506'.
Found and cleaned up 1 empty switch in `\td_fused_top_Block_entry_proc_proc550.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2509$502'.
Removing empty process `td_fused_top_Block_entry_proc_proc550.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2509$502'.
Found and cleaned up 1 empty switch in `\td_fused_top_Block_entry_proc_proc550.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2501$495'.
Removing empty process `td_fused_top_Block_entry_proc_proc550.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2501$495'.
Found and cleaned up 2 empty switches in `\td_fused_top_Block_entry_proc_proc550.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2491$487'.
Removing empty process `td_fused_top_Block_entry_proc_proc550.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2491$487'.
Found and cleaned up 3 empty switches in `\td_fused_top_Block_entry_proc_proc550.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2479$478'.
Removing empty process `td_fused_top_Block_entry_proc_proc550.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2479$478'.
Found and cleaned up 1 empty switch in `\td_fused_top_Block_entry_proc_proc550.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2471$476'.
Removing empty process `td_fused_top_Block_entry_proc_proc550.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2471$476'.
Removing empty process `td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:0$475'.
Removing empty process `td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2406$467'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2305$458'.
Removing empty process `td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2305$458'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2297$449'.
Removing empty process `td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2297$449'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2289$442'.
Removing empty process `td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2289$442'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2281$440'.
Removing empty process `td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2281$440'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2273$436'.
Removing empty process `td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2273$436'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2265$434'.
Removing empty process `td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2265$434'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2257$425'.
Removing empty process `td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2257$425'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2249$423'.
Removing empty process `td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2249$423'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2243$421'.
Removing empty process `td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2243$421'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2237$419'.
Removing empty process `td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2237$419'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2231$417'.
Removing empty process `td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2231$417'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2219$413'.
Removing empty process `td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2219$413'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2211$411'.
Removing empty process `td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2211$411'.
Removing empty process `td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:0$410'.
Removing empty process `td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2059$409'.
Removing empty process `td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2019$394'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1989$379'.
Removing empty process `td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1989$379'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1981$375'.
Removing empty process `td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1981$375'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1973$373'.
Removing empty process `td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1973$373'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1965$362'.
Removing empty process `td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1965$362'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1957$355'.
Removing empty process `td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1957$355'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1949$344'.
Removing empty process `td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1949$344'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1941$337'.
Removing empty process `td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1941$337'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1933$335'.
Removing empty process `td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1933$335'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1925$331'.
Removing empty process `td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1925$331'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1917$327'.
Removing empty process `td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1917$327'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1909$325'.
Removing empty process `td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1909$325'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1903$312'.
Removing empty process `td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1903$312'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1897$299'.
Removing empty process `td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1897$299'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1891$286'.
Removing empty process `td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1891$286'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1885$273'.
Removing empty process `td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1885$273'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1879$271'.
Removing empty process `td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1879$271'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1873$267'.
Removing empty process `td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1873$267'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1866$265'.
Removing empty process `td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1866$265'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1858$249'.
Removing empty process `td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1858$249'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1846$245'.
Removing empty process `td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1846$245'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1838$243'.
Removing empty process `td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1838$243'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w6_d2_S_x0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1726$242'.
Removing empty process `td_fused_top_fifo_w6_d2_S_x0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1726$242'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w6_d2_S_x0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1715$241'.
Removing empty process `td_fused_top_fifo_w6_d2_S_x0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1715$241'.
Removing empty process `td_fused_top_fifo_w6_d2_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1648$240'.
Removing empty process `td_fused_top_fifo_w6_d2_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1647$239'.
Removing empty process `td_fused_top_fifo_w6_d2_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1646$238'.
Found and cleaned up 5 empty switches in `\td_fused_top_fifo_w6_d2_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1655$210'.
Removing empty process `td_fused_top_fifo_w6_d2_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1655$210'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w6_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1601$209'.
Removing empty process `td_fused_top_fifo_w6_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1601$209'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w6_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1585$208'.
Removing empty process `td_fused_top_fifo_w6_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1585$208'.
Removing empty process `td_fused_top_fifo_w6_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1518$207'.
Removing empty process `td_fused_top_fifo_w6_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1517$206'.
Removing empty process `td_fused_top_fifo_w6_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1516$205'.
Found and cleaned up 5 empty switches in `\td_fused_top_fifo_w6_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1525$177'.
Removing empty process `td_fused_top_fifo_w6_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1525$177'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w4_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1471$176'.
Removing empty process `td_fused_top_fifo_w4_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1471$176'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w4_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1455$175'.
Removing empty process `td_fused_top_fifo_w4_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1455$175'.
Removing empty process `td_fused_top_fifo_w4_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1388$174'.
Removing empty process `td_fused_top_fifo_w4_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1387$173'.
Removing empty process `td_fused_top_fifo_w4_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1386$172'.
Found and cleaned up 5 empty switches in `\td_fused_top_fifo_w4_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1395$144'.
Removing empty process `td_fused_top_fifo_w4_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1395$144'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w8_d7_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1341$143'.
Removing empty process `td_fused_top_fifo_w8_d7_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1341$143'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w8_d7_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1325$142'.
Removing empty process `td_fused_top_fifo_w8_d7_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1325$142'.
Removing empty process `td_fused_top_fifo_w8_d7_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1258$141'.
Removing empty process `td_fused_top_fifo_w8_d7_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1257$140'.
Removing empty process `td_fused_top_fifo_w8_d7_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1256$139'.
Found and cleaned up 5 empty switches in `\td_fused_top_fifo_w8_d7_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1265$111'.
Removing empty process `td_fused_top_fifo_w8_d7_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1265$111'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w16_d2_S_x6_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1216$110'.
Removing empty process `td_fused_top_fifo_w16_d2_S_x6_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1216$110'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w16_d2_S_x6_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1205$109'.
Removing empty process `td_fused_top_fifo_w16_d2_S_x6_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1205$109'.
Removing empty process `td_fused_top_fifo_w16_d2_S_x6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1138$108'.
Removing empty process `td_fused_top_fifo_w16_d2_S_x6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1137$107'.
Removing empty process `td_fused_top_fifo_w16_d2_S_x6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1136$106'.
Found and cleaned up 5 empty switches in `\td_fused_top_fifo_w16_d2_S_x6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1145$78'.
Removing empty process `td_fused_top_fifo_w16_d2_S_x6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1145$78'.
Found and cleaned up 1 empty switch in `\td_fused_top_start_for_tdf9_readFilters64_U0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1096$77'.
Removing empty process `td_fused_top_start_for_tdf9_readFilters64_U0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1096$77'.
Found and cleaned up 1 empty switch in `\td_fused_top_start_for_tdf9_readFilters64_U0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1085$76'.
Removing empty process `td_fused_top_start_for_tdf9_readFilters64_U0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1085$76'.
Removing empty process `td_fused_top_start_for_tdf9_readFilters64_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1018$75'.
Removing empty process `td_fused_top_start_for_tdf9_readFilters64_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1017$74'.
Removing empty process `td_fused_top_start_for_tdf9_readFilters64_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1016$73'.
Found and cleaned up 5 empty switches in `\td_fused_top_start_for_tdf9_readFilters64_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1025$45'.
Removing empty process `td_fused_top_start_for_tdf9_readFilters64_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:1025$45'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP48462.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:0$44'.
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP48462.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:784$10'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP48462.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:784$10'.
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP48462.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:772$6'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP48462.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:772$6'.
Cleaned up 470 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_RoundModule.
Optimizing module FPMult_16.
Optimizing module td_fused_top_ap_hmul_3_max_dsp_16.
Optimizing module $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.
Optimizing module FPAddSub_PrealignModule.
Optimizing module FPAddSub_AlignModule.
Optimizing module FPAddSub_AlignShift1.
<suppressed ~17 debug messages>
Optimizing module FPAddSub_AlignShift2.
<suppressed ~16 debug messages>
Optimizing module FPAddSub_ExecutionModule.
Optimizing module FPAddSub_NormalizeModule.
Optimizing module FPAddSub_NormalizeShift1.
<suppressed ~8 debug messages>
Optimizing module FPAddSub_NormalizeShift2.
Optimizing module FPAddSub_RoundModule.
<suppressed ~1 debug messages>
Optimizing module FPAddSub_ExceptionModule.
Optimizing module FPAddSub.
Optimizing module td_fused_top_ap_hadd_6_full_dsp_16.
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore.
Optimizing module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.
<suppressed ~43 debug messages>
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore.
Optimizing module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0.
<suppressed ~9 debug messages>
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore.
Optimizing module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.
<suppressed ~40 debug messages>
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore.
Optimizing module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.
<suppressed ~43 debug messages>
Optimizing module td_fused_top_tdf9_get_next_ijk.
<suppressed ~127 debug messages>
Optimizing module td_fused_top_tdf9_readInputs.
<suppressed ~238 debug messages>
Optimizing module td_fused_top_tdf9_readFilters64.
<suppressed ~103 debug messages>
Optimizing module td_fused_top_tdf9_dot_product.
<suppressed ~146 debug messages>
Optimizing module td_fused_top_tdf9_accum_1.
<suppressed ~327 debug messages>
Optimizing module td_fused_top_tdf9_accum_2.
<suppressed ~36 debug messages>
Optimizing module td_fused_top_Block_entry_proc_proc550.
<suppressed ~23 debug messages>
Optimizing module td_fused_top_tdf9_adjust.
<suppressed ~31 debug messages>
Optimizing module td_fused_top_tdf9_writeOutputs_unaligned.
<suppressed ~72 debug messages>
Optimizing module td_fused_top_fifo_w6_d2_S_x0_shiftReg.
<suppressed ~1 debug messages>
Optimizing module td_fused_top_fifo_w6_d2_S_x0.
<suppressed ~11 debug messages>
Optimizing module td_fused_top_fifo_w6_d7_S_shiftReg.
<suppressed ~1 debug messages>
Optimizing module td_fused_top_fifo_w6_d7_S.
<suppressed ~10 debug messages>
Optimizing module td_fused_top_fifo_w4_d7_S_shiftReg.
<suppressed ~1 debug messages>
Optimizing module td_fused_top_fifo_w4_d7_S.
<suppressed ~10 debug messages>
Optimizing module td_fused_top_fifo_w8_d7_S_x_shiftReg.
<suppressed ~1 debug messages>
Optimizing module td_fused_top_fifo_w8_d7_S_x.
<suppressed ~10 debug messages>
Optimizing module td_fused_top_fifo_w16_d2_S_x6_shiftReg.
<suppressed ~1 debug messages>
Optimizing module td_fused_top_fifo_w16_d2_S_x6.
<suppressed ~11 debug messages>
Optimizing module td_fused_top_start_for_tdf9_readFilters64_U0_shiftReg.
<suppressed ~1 debug messages>
Optimizing module td_fused_top_start_for_tdf9_readFilters64_U0.
<suppressed ~11 debug messages>
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48462.
<suppressed ~13 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_RoundModule.
Optimizing module FPMult_16.
Optimizing module td_fused_top_ap_hmul_3_max_dsp_16.
Optimizing module $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.
Optimizing module FPAddSub_PrealignModule.
Optimizing module FPAddSub_AlignModule.
Optimizing module FPAddSub_AlignShift1.
Optimizing module FPAddSub_AlignShift2.
Optimizing module FPAddSub_ExecutionModule.
Optimizing module FPAddSub_NormalizeModule.
Optimizing module FPAddSub_NormalizeShift1.
Optimizing module FPAddSub_NormalizeShift2.
Optimizing module FPAddSub_RoundModule.
Optimizing module FPAddSub_ExceptionModule.
Optimizing module FPAddSub.
Optimizing module td_fused_top_ap_hadd_6_full_dsp_16.
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore.
Optimizing module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore.
Optimizing module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore.
Optimizing module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore.
Optimizing module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.
Optimizing module td_fused_top_tdf9_get_next_ijk.
Optimizing module td_fused_top_tdf9_readInputs.
Optimizing module td_fused_top_tdf9_readFilters64.
Optimizing module td_fused_top_tdf9_dot_product.
Optimizing module td_fused_top_tdf9_accum_1.
Optimizing module td_fused_top_tdf9_accum_2.
Optimizing module td_fused_top_Block_entry_proc_proc550.
Optimizing module td_fused_top_tdf9_adjust.
Optimizing module td_fused_top_tdf9_writeOutputs_unaligned.
Optimizing module td_fused_top_fifo_w6_d2_S_x0_shiftReg.
Optimizing module td_fused_top_fifo_w6_d2_S_x0.
Optimizing module td_fused_top_fifo_w6_d7_S_shiftReg.
Optimizing module td_fused_top_fifo_w6_d7_S.
Optimizing module td_fused_top_fifo_w4_d7_S_shiftReg.
Optimizing module td_fused_top_fifo_w4_d7_S.
Optimizing module td_fused_top_fifo_w8_d7_S_x_shiftReg.
Optimizing module td_fused_top_fifo_w8_d7_S_x.
Optimizing module td_fused_top_fifo_w16_d2_S_x6_shiftReg.
Optimizing module td_fused_top_fifo_w16_d2_S_x6.
Optimizing module td_fused_top_start_for_tdf9_readFilters64_U0_shiftReg.
Optimizing module td_fused_top_start_for_tdf9_readFilters64_U0.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48462.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1'.
Finding identical cells in module `\FPMult_PrepModule'.
<suppressed ~9 debug messages>
Finding identical cells in module `\FPMult_ExecuteModule'.
Finding identical cells in module `\FPMult_NormalizeModule'.
Finding identical cells in module `\FPMult_RoundModule'.
Finding identical cells in module `\FPMult_16'.
Finding identical cells in module `\td_fused_top_ap_hmul_3_max_dsp_16'.
Finding identical cells in module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Finding identical cells in module `\FPAddSub_PrealignModule'.
<suppressed ~12 debug messages>
Finding identical cells in module `\FPAddSub_AlignModule'.
Finding identical cells in module `\FPAddSub_AlignShift1'.
<suppressed ~132 debug messages>
Finding identical cells in module `\FPAddSub_AlignShift2'.
<suppressed ~132 debug messages>
Finding identical cells in module `\FPAddSub_ExecutionModule'.
<suppressed ~6 debug messages>
Finding identical cells in module `\FPAddSub_NormalizeModule'.
Finding identical cells in module `\FPAddSub_NormalizeShift1'.
<suppressed ~72 debug messages>
Finding identical cells in module `\FPAddSub_NormalizeShift2'.
<suppressed ~3 debug messages>
Finding identical cells in module `\FPAddSub_RoundModule'.
Finding identical cells in module `\FPAddSub_ExceptionModule'.
<suppressed ~3 debug messages>
Finding identical cells in module `\FPAddSub'.
Finding identical cells in module `\td_fused_top_ap_hadd_6_full_dsp_16'.
Finding identical cells in module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore'.
Finding identical cells in module `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0'.
<suppressed ~93 debug messages>
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore'.
Finding identical cells in module `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0'.
<suppressed ~21 debug messages>
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore'.
Finding identical cells in module `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0'.
<suppressed ~72 debug messages>
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore'.
Finding identical cells in module `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0'.
<suppressed ~93 debug messages>
Finding identical cells in module `\td_fused_top_tdf9_get_next_ijk'.
<suppressed ~420 debug messages>
Finding identical cells in module `\td_fused_top_tdf9_readInputs'.
<suppressed ~321 debug messages>
Finding identical cells in module `\td_fused_top_tdf9_readFilters64'.
<suppressed ~123 debug messages>
Finding identical cells in module `\td_fused_top_tdf9_dot_product'.
<suppressed ~99 debug messages>
Finding identical cells in module `\td_fused_top_tdf9_accum_1'.
<suppressed ~201 debug messages>
Finding identical cells in module `\td_fused_top_tdf9_accum_2'.
<suppressed ~57 debug messages>
Finding identical cells in module `\td_fused_top_Block_entry_proc_proc550'.
<suppressed ~57 debug messages>
Finding identical cells in module `\td_fused_top_tdf9_adjust'.
<suppressed ~57 debug messages>
Finding identical cells in module `\td_fused_top_tdf9_writeOutputs_unaligned'.
<suppressed ~201 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w6_d2_S_x0_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w6_d2_S_x0'.
<suppressed ~9 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w6_d7_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w6_d7_S'.
<suppressed ~6 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w4_d7_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w4_d7_S'.
<suppressed ~6 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w8_d7_S_x_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w8_d7_S_x'.
<suppressed ~6 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x6_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x6'.
<suppressed ~9 debug messages>
Finding identical cells in module `\td_fused_top_start_for_tdf9_readFilters64_U0_shiftReg'.
Finding identical cells in module `\td_fused_top_start_for_tdf9_readFilters64_U0'.
<suppressed ~9 debug messages>
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462'.
<suppressed ~3 debug messages>
Removed a total of 744 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_PrepModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_ExecuteModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_NormalizeModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:7688$2580: \PreShiftM -> { 1'0 \PreShiftM [9:0] }
      Replacing known input bits on port B of cell $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:7688$2580: { 1'0 \PreShiftM [10:1] } -> { 2'01 \PreShiftM [9:1] }
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_ap_hmul_3_max_dsp_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_PrealignModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_AlignModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_ExecutionModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_ExceptionModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_ap_hadd_6_full_dsp_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$3334.
    dead port 2/2 on $mux $procmux$3328.
    dead port 2/2 on $mux $procmux$3322.
    dead port 2/2 on $mux $procmux$3307.
    dead port 2/2 on $mux $procmux$3301.
    dead port 2/2 on $mux $procmux$3295.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$3454.
    dead port 2/2 on $mux $procmux$3448.
    dead port 2/2 on $mux $procmux$3442.
    dead port 2/2 on $mux $procmux$3424.
    dead port 2/2 on $mux $procmux$3418.
    dead port 2/2 on $mux $procmux$3412.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$3526.
    dead port 2/2 on $mux $procmux$3520.
    dead port 2/2 on $mux $procmux$3514.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$3657.
    dead port 2/2 on $mux $procmux$3651.
    dead port 2/2 on $mux $procmux$3645.
    dead port 2/2 on $mux $procmux$3630.
    dead port 2/2 on $mux $procmux$3624.
    dead port 2/2 on $mux $procmux$3618.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf9_get_next_ijk..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$3778.
    dead port 1/2 on $mux $procmux$3771.
    dead port 1/2 on $mux $procmux$3759.
    dead port 2/2 on $mux $procmux$3759.
    dead port 2/2 on $mux $procmux$3781.
    dead port 2/2 on $mux $procmux$3783.
    dead port 2/2 on $mux $procmux$3789.
    dead port 1/2 on $mux $procmux$3747.
    dead port 2/2 on $mux $procmux$3747.
    dead port 1/2 on $mux $procmux$3765.
    dead port 2/2 on $mux $procmux$3765.
    dead port 1/2 on $mux $procmux$3753.
    dead port 2/2 on $mux $procmux$3753.
    dead port 1/2 on $mux $procmux$3798.
Running muxtree optimizer on module \td_fused_top_tdf9_readInputs..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$3927.
    dead port 1/2 on $mux $procmux$3967.
    dead port 2/2 on $mux $procmux$3969.
    dead port 2/2 on $mux $procmux$3975.
    dead port 1/2 on $mux $procmux$3985.
    dead port 2/2 on $mux $procmux$3987.
    dead port 2/2 on $mux $procmux$3933.
    dead port 2/2 on $mux $procmux$3993.
    dead port 1/2 on $mux $procmux$3943.
    dead port 1/2 on $mux $procmux$3909.
    dead port 2/2 on $mux $procmux$3909.
    dead port 2/2 on $mux $procmux$3837.
    dead port 2/2 on $mux $procmux$3945.
    dead port 2/2 on $mux $procmux$3868.
    dead port 1/2 on $mux $procmux$3897.
    dead port 2/2 on $mux $procmux$3897.
    dead port 2/2 on $mux $procmux$3840.
    dead port 2/2 on $mux $procmux$3951.
    dead port 2/2 on $mux $procmux$3842.
    dead port 2/2 on $mux $procmux$3849.
    dead port 2/2 on $mux $procmux$3855.
    dead port 1/2 on $mux $procmux$3925.
    dead port 2/2 on $mux $procmux$3858.
    dead port 1/2 on $mux $procmux$3906.
    dead port 2/2 on $mux $procmux$3906.
    dead port 2/2 on $mux $procmux$3860.
    dead port 1/2 on $mux $procmux$3894.
    dead port 2/2 on $mux $procmux$3894.
    dead port 2/2 on $mux $procmux$3878.
Running muxtree optimizer on module \td_fused_top_tdf9_readFilters64..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$4080.
    dead port 2/2 on $mux $procmux$4087.
    dead port 1/2 on $mux $procmux$4146.
    dead port 2/2 on $mux $procmux$4146.
    dead port 2/2 on $mux $procmux$4095.
    dead port 1/2 on $mux $procmux$4112.
    dead port 2/2 on $mux $procmux$4112.
    dead port 2/2 on $mux $procmux$4075.
    dead port 2/2 on $mux $procmux$4078.
Running muxtree optimizer on module \td_fused_top_tdf9_dot_product..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$4199.
    dead port 1/2 on $mux $procmux$4272.
    dead port 2/2 on $mux $procmux$4272.
    dead port 1/2 on $mux $procmux$4182.
    dead port 2/2 on $mux $procmux$4191.
    dead port 2/2 on $mux $procmux$4184.
Running muxtree optimizer on module \td_fused_top_tdf9_accum_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$4680.
    dead port 2/2 on $mux $procmux$4380.
    dead port 2/2 on $mux $procmux$4392.
    dead port 2/2 on $mux $procmux$4403.
    dead port 2/2 on $mux $procmux$4406.
    dead port 2/2 on $mux $procmux$4408.
    dead port 2/2 on $mux $procmux$4421.
    dead port 2/2 on $mux $procmux$4435.
    dead port 1/2 on $mux $procmux$4747.
    dead port 2/2 on $mux $procmux$4450.
    dead port 1/2 on $mux $procmux$4750.
    dead port 1/2 on $mux $procmux$4753.
    dead port 2/2 on $mux $procmux$4466.
    dead port 2/2 on $mux $procmux$4755.
    dead port 1/2 on $mux $procmux$4762.
    dead port 1/2 on $mux $procmux$4765.
    dead port 2/2 on $mux $procmux$4767.
    dead port 1/2 on $mux $procmux$4774.
    dead port 2/2 on $mux $procmux$4776.
    dead port 1/2 on $mux $procmux$4582.
    dead port 2/2 on $mux $procmux$4584.
    dead port 2/2 on $mux $procmux$4782.
    dead port 1/2 on $mux $procmux$4792.
    dead port 1/2 on $mux $procmux$4795.
    dead port 1/2 on $mux $procmux$4675.
    dead port 1/2 on $mux $procmux$4798.
    dead port 2/2 on $mux $procmux$4800.
    dead port 1/2 on $mux $procmux$4807.
    dead port 1/2 on $mux $procmux$4810.
    dead port 1/2 on $mux $procmux$4486.
    dead port 2/2 on $mux $procmux$4812.
    dead port 1/2 on $mux $procmux$4489.
    dead port 1/2 on $mux $procmux$4492.
    dead port 1/2 on $mux $procmux$4819.
    dead port 2/2 on $mux $procmux$4494.
    dead port 2/2 on $mux $procmux$4821.
    dead port 1/2 on $mux $procmux$4501.
    dead port 2/2 on $mux $procmux$4827.
    dead port 1/2 on $mux $procmux$4504.
    dead port 2/2 on $mux $procmux$4506.
    dead port 2/2 on $mux $procmux$4359.
    dead port 1/2 on $mux $procmux$4513.
    dead port 2/2 on $mux $procmux$4515.
    dead port 1/2 on $mux $procmux$4699.
    dead port 2/2 on $mux $procmux$4521.
    dead port 1/2 on $mux $procmux$4531.
    dead port 1/2 on $mux $procmux$4534.
    dead port 1/2 on $mux $procmux$4537.
    dead port 2/2 on $mux $procmux$4539.
    dead port 1/2 on $mux $procmux$4546.
    dead port 1/2 on $mux $procmux$4549.
    dead port 2/2 on $mux $procmux$4551.
    dead port 1/2 on $mux $procmux$4558.
    dead port 2/2 on $mux $procmux$4560.
    dead port 2/2 on $mux $procmux$4566.
    dead port 1/2 on $mux $procmux$4576.
    dead port 1/2 on $mux $procmux$4579.
    dead port 1/2 on $mux $procmux$4591.
    dead port 1/2 on $mux $procmux$4594.
    dead port 2/2 on $mux $procmux$4596.
    dead port 2/2 on $mux $procmux$4346.
    dead port 1/2 on $mux $procmux$4603.
    dead port 2/2 on $mux $procmux$4605.
    dead port 1/2 on $mux $procmux$4687.
    dead port 2/2 on $mux $procmux$4354.
    dead port 2/2 on $mux $procmux$4611.
    dead port 1/2 on $mux $procmux$4678.
    dead port 1/2 on $mux $procmux$4621.
    dead port 1/2 on $mux $procmux$4624.
    dead port 1/2 on $mux $procmux$4627.
    dead port 2/2 on $mux $procmux$4629.
    dead port 1/2 on $mux $procmux$4636.
    dead port 1/2 on $mux $procmux$4639.
    dead port 1/2 on $mux $procmux$4690.
    dead port 2/2 on $mux $procmux$4641.
    dead port 1/2 on $mux $procmux$4648.
    dead port 2/2 on $mux $procmux$4701.
    dead port 2/2 on $mux $procmux$4692.
    dead port 2/2 on $mux $procmux$4650.
    dead port 2/2 on $mux $procmux$4707.
    dead port 2/2 on $mux $procmux$4357.
    dead port 2/2 on $mux $procmux$4337.
    dead port 2/2 on $mux $procmux$4656.
    dead port 2/2 on $mux $procmux$4369.
    dead port 1/2 on $mux $procmux$4672.
Running muxtree optimizer on module \td_fused_top_tdf9_accum_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$4938.
    dead port 2/2 on $mux $procmux$4922.
Running muxtree optimizer on module \td_fused_top_Block_entry_proc_proc550..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf9_adjust..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2410$474: \add_i_i_i_reg_199 -> { 1'0 \add_i_i_i_reg_199 [14:0] }
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$5058.
    dead port 1/2 on $mux $procmux$5089.
    dead port 2/2 on $mux $procmux$5089.
Running muxtree optimizer on module \td_fused_top_tdf9_writeOutputs_unaligned..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$5147.
    dead port 2/2 on $mux $procmux$5147.
    dead port 2/2 on $mux $procmux$5131.
    dead port 1/2 on $mux $procmux$5153.
    dead port 2/2 on $mux $procmux$5153.
Running muxtree optimizer on module \td_fused_top_fifo_w6_d2_S_x0_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w6_d2_S_x0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w6_d7_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w6_d7_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w4_d7_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w4_d7_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w8_d7_S_x_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w8_d7_S_x..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w16_d2_S_x6_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w16_d2_S_x6..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_start_for_tdf9_readFilters64_U0_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_start_for_tdf9_readFilters64_U0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48462..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 174 multiplexer ports.
<suppressed ~463 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.
  Optimizing cells in module \FPMult_PrepModule.
  Optimizing cells in module \FPMult_ExecuteModule.
  Optimizing cells in module \FPMult_NormalizeModule.
  Optimizing cells in module \FPMult_RoundModule.
  Optimizing cells in module \FPMult_16.
  Optimizing cells in module \td_fused_top_ap_hmul_3_max_dsp_16.
  Optimizing cells in module $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.
  Optimizing cells in module \FPAddSub_PrealignModule.
  Optimizing cells in module \FPAddSub_AlignModule.
  Optimizing cells in module \FPAddSub_AlignShift1.
    New ctrl vector for $pmux cell $procmux$3107: { $procmux$3151_CMP $procmux$3150_CMP $auto$opt_reduce.cc:134:opt_mux$5778 }
    New ctrl vector for $pmux cell $procmux$3122: { $procmux$3151_CMP $procmux$3150_CMP $auto$opt_reduce.cc:134:opt_mux$5780 }
    New ctrl vector for $pmux cell $procmux$3102: { $procmux$3151_CMP $auto$opt_reduce.cc:134:opt_mux$5782 }
    New ctrl vector for $pmux cell $procmux$3142: { $procmux$3151_CMP $auto$opt_reduce.cc:134:opt_mux$5784 }
    New ctrl vector for $pmux cell $procmux$3117: { $procmux$3151_CMP $procmux$3150_CMP $auto$opt_reduce.cc:134:opt_mux$5786 }
    New ctrl vector for $pmux cell $procmux$3097: { $procmux$3151_CMP $auto$opt_reduce.cc:134:opt_mux$5788 }
    New ctrl vector for $pmux cell $procmux$3112: { $procmux$3151_CMP $procmux$3150_CMP $auto$opt_reduce.cc:134:opt_mux$5790 }
    New ctrl vector for $pmux cell $procmux$3147: { }
    New ctrl vector for $pmux cell $procmux$3092: { $procmux$3151_CMP $auto$opt_reduce.cc:134:opt_mux$5792 }
  Optimizing cells in module \FPAddSub_AlignShift1.
  Optimizing cells in module \FPAddSub_AlignShift2.
    New ctrl vector for $pmux cell $procmux$3207: { }
    New ctrl vector for $pmux cell $procmux$3157: { $procmux$3211_CMP $procmux$3210_CMP $auto$opt_reduce.cc:134:opt_mux$5794 }
    New ctrl vector for $pmux cell $procmux$3152: { $procmux$3211_CMP $auto$opt_reduce.cc:134:opt_mux$5796 }
  Optimizing cells in module \FPAddSub_AlignShift2.
  Optimizing cells in module \FPAddSub_ExecutionModule.
  Optimizing cells in module \FPAddSub_NormalizeModule.
  Optimizing cells in module \FPAddSub_NormalizeShift1.
    New ctrl vector for $pmux cell $procmux$3242: { $procmux$3251_CMP $procmux$3249_CMP $auto$opt_reduce.cc:134:opt_mux$5798 }
    New ctrl vector for $pmux cell $procmux$3247: { $procmux$3251_CMP $auto$opt_reduce.cc:134:opt_mux$5800 $procmux$3248_CMP }
    New ctrl vector for $pmux cell $procmux$3232: { $procmux$3251_CMP $procmux$3250_CMP $auto$opt_reduce.cc:134:opt_mux$5802 }
    New ctrl vector for $pmux cell $procmux$3227: { $procmux$3231_CMP $auto$opt_reduce.cc:134:opt_mux$5804 $procmux$3228_CMP }
  Optimizing cells in module \FPAddSub_NormalizeShift1.
  Optimizing cells in module \FPAddSub_NormalizeShift2.
  Optimizing cells in module \FPAddSub_RoundModule.
  Optimizing cells in module \FPAddSub_ExceptionModule.
  Optimizing cells in module \FPAddSub.
  Optimizing cells in module \td_fused_top_ap_hadd_6_full_dsp_16.
  Optimizing cells in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore_ram.
    Consolidated identical input bits for $mux cell $procmux$3320:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$3320_Y
      New ports: A=1'0, B=1'1, Y=$procmux$3320_Y [0]
      New connections: $procmux$3320_Y [15:1] = { $procmux$3320_Y [0] $procmux$3320_Y [0] $procmux$3320_Y [0] $procmux$3320_Y [0] $procmux$3320_Y [0] $procmux$3320_Y [0] $procmux$3320_Y [0] $procmux$3320_Y [0] $procmux$3320_Y [0] $procmux$3320_Y [0] $procmux$3320_Y [0] $procmux$3320_Y [0] $procmux$3320_Y [0] $procmux$3320_Y [0] $procmux$3320_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$3293:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$3293_Y
      New ports: A=1'0, B=1'1, Y=$procmux$3293_Y [0]
      New connections: $procmux$3293_Y [15:1] = { $procmux$3293_Y [0] $procmux$3293_Y [0] $procmux$3293_Y [0] $procmux$3293_Y [0] $procmux$3293_Y [0] $procmux$3293_Y [0] $procmux$3293_Y [0] $procmux$3293_Y [0] $procmux$3293_Y [0] $procmux$3293_Y [0] $procmux$3293_Y [0] $procmux$3293_Y [0] $procmux$3293_Y [0] $procmux$3293_Y [0] $procmux$3293_Y [0] }
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore_ram.
    Consolidated identical input bits for $mux cell $procmux$3337:
      Old ports: A=16'0000000000000000, B=$procmux$3320_Y, Y=$procmux$3337_Y
      New ports: A=1'0, B=$procmux$3320_Y [0], Y=$procmux$3337_Y [0]
      New connections: $procmux$3337_Y [15:1] = { $procmux$3337_Y [0] $procmux$3337_Y [0] $procmux$3337_Y [0] $procmux$3337_Y [0] $procmux$3337_Y [0] $procmux$3337_Y [0] $procmux$3337_Y [0] $procmux$3337_Y [0] $procmux$3337_Y [0] $procmux$3337_Y [0] $procmux$3337_Y [0] $procmux$3337_Y [0] $procmux$3337_Y [0] $procmux$3337_Y [0] $procmux$3337_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$3310:
      Old ports: A=16'0000000000000000, B=$procmux$3293_Y, Y=$procmux$3310_Y
      New ports: A=1'0, B=$procmux$3293_Y [0], Y=$procmux$3310_Y [0]
      New connections: $procmux$3310_Y [15:1] = { $procmux$3310_Y [0] $procmux$3310_Y [0] $procmux$3310_Y [0] $procmux$3310_Y [0] $procmux$3310_Y [0] $procmux$3310_Y [0] $procmux$3310_Y [0] $procmux$3310_Y [0] $procmux$3310_Y [0] $procmux$3310_Y [0] $procmux$3310_Y [0] $procmux$3310_Y [0] $procmux$3310_Y [0] $procmux$3310_Y [0] $procmux$3310_Y [0] }
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore.
  Optimizing cells in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore_ram.
    Consolidated identical input bits for $mux cell $procmux$3440:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$3440_Y
      New ports: A=1'0, B=1'1, Y=$procmux$3440_Y [0]
      New connections: $procmux$3440_Y [15:1] = { $procmux$3440_Y [0] $procmux$3440_Y [0] $procmux$3440_Y [0] $procmux$3440_Y [0] $procmux$3440_Y [0] $procmux$3440_Y [0] $procmux$3440_Y [0] $procmux$3440_Y [0] $procmux$3440_Y [0] $procmux$3440_Y [0] $procmux$3440_Y [0] $procmux$3440_Y [0] $procmux$3440_Y [0] $procmux$3440_Y [0] $procmux$3440_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$3410:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$3410_Y
      New ports: A=1'0, B=1'1, Y=$procmux$3410_Y [0]
      New connections: $procmux$3410_Y [15:1] = { $procmux$3410_Y [0] $procmux$3410_Y [0] $procmux$3410_Y [0] $procmux$3410_Y [0] $procmux$3410_Y [0] $procmux$3410_Y [0] $procmux$3410_Y [0] $procmux$3410_Y [0] $procmux$3410_Y [0] $procmux$3410_Y [0] $procmux$3410_Y [0] $procmux$3410_Y [0] $procmux$3410_Y [0] $procmux$3410_Y [0] $procmux$3410_Y [0] }
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore_ram.
    Consolidated identical input bits for $mux cell $procmux$3457:
      Old ports: A=16'0000000000000000, B=$procmux$3440_Y, Y=$procmux$3457_Y
      New ports: A=1'0, B=$procmux$3440_Y [0], Y=$procmux$3457_Y [0]
      New connections: $procmux$3457_Y [15:1] = { $procmux$3457_Y [0] $procmux$3457_Y [0] $procmux$3457_Y [0] $procmux$3457_Y [0] $procmux$3457_Y [0] $procmux$3457_Y [0] $procmux$3457_Y [0] $procmux$3457_Y [0] $procmux$3457_Y [0] $procmux$3457_Y [0] $procmux$3457_Y [0] $procmux$3457_Y [0] $procmux$3457_Y [0] $procmux$3457_Y [0] $procmux$3457_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$3427:
      Old ports: A=16'0000000000000000, B=$procmux$3410_Y, Y=$procmux$3427_Y
      New ports: A=1'0, B=$procmux$3410_Y [0], Y=$procmux$3427_Y [0]
      New connections: $procmux$3427_Y [15:1] = { $procmux$3427_Y [0] $procmux$3427_Y [0] $procmux$3427_Y [0] $procmux$3427_Y [0] $procmux$3427_Y [0] $procmux$3427_Y [0] $procmux$3427_Y [0] $procmux$3427_Y [0] $procmux$3427_Y [0] $procmux$3427_Y [0] $procmux$3427_Y [0] $procmux$3427_Y [0] $procmux$3427_Y [0] $procmux$3427_Y [0] $procmux$3427_Y [0] }
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore.
  Optimizing cells in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore_ram.
    Consolidated identical input bits for $mux cell $procmux$3512:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$3512_Y
      New ports: A=1'0, B=1'1, Y=$procmux$3512_Y [0]
      New connections: $procmux$3512_Y [15:1] = { $procmux$3512_Y [0] $procmux$3512_Y [0] $procmux$3512_Y [0] $procmux$3512_Y [0] $procmux$3512_Y [0] $procmux$3512_Y [0] $procmux$3512_Y [0] $procmux$3512_Y [0] $procmux$3512_Y [0] $procmux$3512_Y [0] $procmux$3512_Y [0] $procmux$3512_Y [0] $procmux$3512_Y [0] $procmux$3512_Y [0] $procmux$3512_Y [0] }
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore_ram.
    Consolidated identical input bits for $mux cell $procmux$3529:
      Old ports: A=16'0000000000000000, B=$procmux$3512_Y, Y=$procmux$3529_Y
      New ports: A=1'0, B=$procmux$3512_Y [0], Y=$procmux$3529_Y [0]
      New connections: $procmux$3529_Y [15:1] = { $procmux$3529_Y [0] $procmux$3529_Y [0] $procmux$3529_Y [0] $procmux$3529_Y [0] $procmux$3529_Y [0] $procmux$3529_Y [0] $procmux$3529_Y [0] $procmux$3529_Y [0] $procmux$3529_Y [0] $procmux$3529_Y [0] $procmux$3529_Y [0] $procmux$3529_Y [0] $procmux$3529_Y [0] $procmux$3529_Y [0] $procmux$3529_Y [0] }
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore.
  Optimizing cells in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore_ram.
    Consolidated identical input bits for $mux cell $procmux$3643:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$3643_Y
      New ports: A=1'0, B=1'1, Y=$procmux$3643_Y [0]
      New connections: $procmux$3643_Y [15:1] = { $procmux$3643_Y [0] $procmux$3643_Y [0] $procmux$3643_Y [0] $procmux$3643_Y [0] $procmux$3643_Y [0] $procmux$3643_Y [0] $procmux$3643_Y [0] $procmux$3643_Y [0] $procmux$3643_Y [0] $procmux$3643_Y [0] $procmux$3643_Y [0] $procmux$3643_Y [0] $procmux$3643_Y [0] $procmux$3643_Y [0] $procmux$3643_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$3616:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$3616_Y
      New ports: A=1'0, B=1'1, Y=$procmux$3616_Y [0]
      New connections: $procmux$3616_Y [15:1] = { $procmux$3616_Y [0] $procmux$3616_Y [0] $procmux$3616_Y [0] $procmux$3616_Y [0] $procmux$3616_Y [0] $procmux$3616_Y [0] $procmux$3616_Y [0] $procmux$3616_Y [0] $procmux$3616_Y [0] $procmux$3616_Y [0] $procmux$3616_Y [0] $procmux$3616_Y [0] $procmux$3616_Y [0] $procmux$3616_Y [0] $procmux$3616_Y [0] }
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore_ram.
    Consolidated identical input bits for $mux cell $procmux$3660:
      Old ports: A=16'0000000000000000, B=$procmux$3643_Y, Y=$procmux$3660_Y
      New ports: A=1'0, B=$procmux$3643_Y [0], Y=$procmux$3660_Y [0]
      New connections: $procmux$3660_Y [15:1] = { $procmux$3660_Y [0] $procmux$3660_Y [0] $procmux$3660_Y [0] $procmux$3660_Y [0] $procmux$3660_Y [0] $procmux$3660_Y [0] $procmux$3660_Y [0] $procmux$3660_Y [0] $procmux$3660_Y [0] $procmux$3660_Y [0] $procmux$3660_Y [0] $procmux$3660_Y [0] $procmux$3660_Y [0] $procmux$3660_Y [0] $procmux$3660_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$3633:
      Old ports: A=16'0000000000000000, B=$procmux$3616_Y, Y=$procmux$3633_Y
      New ports: A=1'0, B=$procmux$3616_Y [0], Y=$procmux$3633_Y [0]
      New connections: $procmux$3633_Y [15:1] = { $procmux$3633_Y [0] $procmux$3633_Y [0] $procmux$3633_Y [0] $procmux$3633_Y [0] $procmux$3633_Y [0] $procmux$3633_Y [0] $procmux$3633_Y [0] $procmux$3633_Y [0] $procmux$3633_Y [0] $procmux$3633_Y [0] $procmux$3633_Y [0] $procmux$3633_Y [0] $procmux$3633_Y [0] $procmux$3633_Y [0] $procmux$3633_Y [0] }
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore.
  Optimizing cells in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.
  Optimizing cells in module \td_fused_top_tdf9_get_next_ijk.
  Optimizing cells in module \td_fused_top_tdf9_readInputs.
  Optimizing cells in module \td_fused_top_tdf9_readFilters64.
  Optimizing cells in module \td_fused_top_tdf9_dot_product.
  Optimizing cells in module \td_fused_top_tdf9_accum_1.
  Optimizing cells in module \td_fused_top_tdf9_accum_2.
  Optimizing cells in module \td_fused_top_Block_entry_proc_proc550.
  Optimizing cells in module \td_fused_top_tdf9_adjust.
  Optimizing cells in module \td_fused_top_tdf9_writeOutputs_unaligned.
  Optimizing cells in module \td_fused_top_fifo_w6_d2_S_x0_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w6_d2_S_x0.
  Optimizing cells in module \td_fused_top_fifo_w6_d7_S_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w6_d7_S.
  Optimizing cells in module \td_fused_top_fifo_w4_d7_S_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w4_d7_S.
  Optimizing cells in module \td_fused_top_fifo_w8_d7_S_x_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w8_d7_S_x.
  Optimizing cells in module \td_fused_top_fifo_w16_d2_S_x6_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w16_d2_S_x6.
  Optimizing cells in module \td_fused_top_start_for_tdf9_readFilters64_U0_shiftReg.
  Optimizing cells in module \td_fused_top_start_for_tdf9_readFilters64_U0.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462.
Performed a total of 30 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1'.
<suppressed ~3 debug messages>
Finding identical cells in module `\FPMult_PrepModule'.
Finding identical cells in module `\FPMult_ExecuteModule'.
Finding identical cells in module `\FPMult_NormalizeModule'.
Finding identical cells in module `\FPMult_RoundModule'.
Finding identical cells in module `\FPMult_16'.
Finding identical cells in module `\td_fused_top_ap_hmul_3_max_dsp_16'.
Finding identical cells in module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
<suppressed ~3 debug messages>
Finding identical cells in module `\FPAddSub_PrealignModule'.
Finding identical cells in module `\FPAddSub_AlignModule'.
Finding identical cells in module `\FPAddSub_AlignShift1'.
<suppressed ~18 debug messages>
Finding identical cells in module `\FPAddSub_AlignShift2'.
Finding identical cells in module `\FPAddSub_ExecutionModule'.
Finding identical cells in module `\FPAddSub_NormalizeModule'.
Finding identical cells in module `\FPAddSub_NormalizeShift1'.
Finding identical cells in module `\FPAddSub_NormalizeShift2'.
Finding identical cells in module `\FPAddSub_RoundModule'.
Finding identical cells in module `\FPAddSub_ExceptionModule'.
Finding identical cells in module `\FPAddSub'.
Finding identical cells in module `\td_fused_top_ap_hadd_6_full_dsp_16'.
Finding identical cells in module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore'.
Finding identical cells in module `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore'.
Finding identical cells in module `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore'.
Finding identical cells in module `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0'.
<suppressed ~6 debug messages>
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore'.
Finding identical cells in module `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_tdf9_get_next_ijk'.
<suppressed ~15 debug messages>
Finding identical cells in module `\td_fused_top_tdf9_readInputs'.
<suppressed ~18 debug messages>
Finding identical cells in module `\td_fused_top_tdf9_readFilters64'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_tdf9_dot_product'.
<suppressed ~6 debug messages>
Finding identical cells in module `\td_fused_top_tdf9_accum_1'.
<suppressed ~12 debug messages>
Finding identical cells in module `\td_fused_top_tdf9_accum_2'.
<suppressed ~9 debug messages>
Finding identical cells in module `\td_fused_top_Block_entry_proc_proc550'.
<suppressed ~6 debug messages>
Finding identical cells in module `\td_fused_top_tdf9_adjust'.
<suppressed ~6 debug messages>
Finding identical cells in module `\td_fused_top_tdf9_writeOutputs_unaligned'.
<suppressed ~9 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w6_d2_S_x0_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w6_d2_S_x0'.
Finding identical cells in module `\td_fused_top_fifo_w6_d7_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w6_d7_S'.
Finding identical cells in module `\td_fused_top_fifo_w4_d7_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w4_d7_S'.
Finding identical cells in module `\td_fused_top_fifo_w8_d7_S_x_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w8_d7_S_x'.
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x6_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x6'.
Finding identical cells in module `\td_fused_top_start_for_tdf9_readFilters64_U0_shiftReg'.
Finding identical cells in module `\td_fused_top_start_for_tdf9_readFilters64_U0'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462'.
Removed a total of 41 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$5494 ($dff) from module $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1 (D = \din1, Q = \din1_buf1).
Adding EN signal on $procdff$5493 ($dff) from module $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1 (D = \din0, Q = \din0_buf1).
Adding EN signal on $procdff$5495 ($dff) from module td_fused_top_ap_hmul_3_max_dsp_16 (D = \s_axis_a_tdata, Q = \a_reg).
Adding EN signal on $procdff$5496 ($dff) from module td_fused_top_ap_hmul_3_max_dsp_16 (D = \s_axis_b_tdata, Q = \b_reg).
Adding EN signal on $procdff$5497 ($dff) from module td_fused_top_ap_hmul_3_max_dsp_16 (D = \res, Q = \res_reg).
Adding EN signal on $procdff$5501 ($dff) from module $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1 (D = \din1, Q = \din1_buf1).
Adding EN signal on $procdff$5500 ($dff) from module $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1 (D = \din0, Q = \din0_buf1).
Adding EN signal on $procdff$5502 ($dff) from module td_fused_top_ap_hadd_6_full_dsp_16 (D = \s_axis_a_tdata, Q = \a_reg).
Adding EN signal on $procdff$5503 ($dff) from module td_fused_top_ap_hadd_6_full_dsp_16 (D = \s_axis_b_tdata, Q = \b_reg).
Adding EN signal on $procdff$5504 ($dff) from module td_fused_top_ap_hadd_6_full_dsp_16 (D = \res, Q = \res_reg).
Adding EN signal on $procdff$5508 ($dff) from module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1 (D = \din1, Q = \din1_buf1).
Adding EN signal on $procdff$5507 ($dff) from module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1 (D = \din0, Q = \din0_buf1).
Adding EN signal on $procdff$5512 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore_ram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6543$2451_DATA, Q = \q0).
Adding SRST signal on $procdff$5516 ($dff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0 (D = $procmux$3348_Y, Q = \empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5818 ($sdff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0 (D = 1'1, Q = \empty_n).
Adding SRST signal on $procdff$5524 ($dff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0 (D = $procmux$3403_Y, Q = \iptr, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5822 ($sdff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0 (D = $procmux$3401_Y, Q = \iptr).
Adding SRST signal on $procdff$5522 ($dff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0 (D = \iptr, Q = \prev_iptr, rval = 1'0).
Adding SRST signal on $procdff$5523 ($dff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0 (D = $procmux$3395_Y, Q = \tptr, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5825 ($sdff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0 (D = $procmux$3393_Y, Q = \tptr).
Adding SRST signal on $procdff$5521 ($dff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0 (D = \tptr, Q = \prev_tptr, rval = 1'0).
Adding SRST signal on $procdff$5519 ($dff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0 (D = $procmux$3381_Y, Q = \reg_q0, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$5828 ($sdff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6432$3008_Y, Q = \reg_q0).
Adding SRST signal on $procdff$5520 ($dff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0 (D = $procmux$3375_Y, Q = \reg_valid0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5830 ($sdff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0 (D = $procmux$3375_Y, Q = \reg_valid0).
Adding SRST signal on $procdff$5518 ($dff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0 (D = $procmux$3367_Y, Q = \count, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$5834 ($sdff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0 (D = $procmux$3367_Y, Q = \count).
Adding SRST signal on $procdff$5517 ($dff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0 (D = $procmux$3359_Y, Q = \full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$5838 ($sdff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0 (D = $procmux$3359_Y, Q = \full_n).
Adding EN signal on $procdff$5529 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore_ram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6233$2296_DATA, Q = \q0).
Adding EN signal on $procdff$5525 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore_ram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6243$2307_DATA, Q = \q1).
Adding SRST signal on $procdff$5536 ($dff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0 (D = $procmux$3495_Y, Q = \tptr, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5844 ($sdff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0 (D = $procmux$3493_Y, Q = \tptr).
Adding SRST signal on $procdff$5537 ($dff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0 (D = $procmux$3503_Y, Q = \iptr, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5846 ($sdff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0 (D = $procmux$3501_Y, Q = \iptr).
Adding SRST signal on $procdff$5534 ($dff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0 (D = $procmux$3479_Y, Q = \full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$5848 ($sdff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0 (D = $procmux$3479_Y, Q = \full_n).
Adding SRST signal on $procdff$5535 ($dff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0 (D = $procmux$3487_Y, Q = \count, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$5852 ($sdff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0 (D = $procmux$3487_Y, Q = \count).
Adding SRST signal on $procdff$5533 ($dff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0 (D = $procmux$3468_Y, Q = \empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5856 ($sdff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0 (D = 1'1, Q = \empty_n).
Adding EN signal on $procdff$5538 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore_ram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6021$2238_DATA, Q = \q1).
Adding EN signal on $procdff$5539 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore_ram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:6013$2236_DATA, Q = \q0).
Adding SRST signal on $procdff$5553 ($dff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0 (D = $procmux$3609_Y, Q = \iptr, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5862 ($sdff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0 (D = $procmux$3607_Y, Q = \iptr).
Adding SRST signal on $procdff$5551 ($dff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0 (D = \iptr, Q = \prev_iptr, rval = 1'0).
Adding SRST signal on $procdff$5552 ($dff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0 (D = $procmux$3601_Y, Q = \tptr, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5865 ($sdff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0 (D = $procmux$3599_Y, Q = \tptr).
Adding SRST signal on $procdff$5549 ($dff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0 (D = $procmux$3581_Y, Q = \reg_valid0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5867 ($sdff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0 (D = $procmux$3581_Y, Q = \reg_valid0).
Adding SRST signal on $procdff$5550 ($dff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0 (D = \tptr, Q = \prev_tptr, rval = 1'0).
Adding SRST signal on $procdff$5548 ($dff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0 (D = $procmux$3587_Y, Q = \reg_q0, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$5872 ($sdff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5893$2825_Y, Q = \reg_q0).
Adding SRST signal on $procdff$5547 ($dff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0 (D = $procmux$3567_Y, Q = \reg_valid1, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5874 ($sdff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0 (D = $procmux$3567_Y, Q = \reg_valid1).
Adding SRST signal on $procdff$5545 ($dff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0 (D = $procmux$3559_Y, Q = \count, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$5878 ($sdff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0 (D = $procmux$3559_Y, Q = \count).
Adding SRST signal on $procdff$5546 ($dff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0 (D = $procmux$3573_Y, Q = \reg_q1, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$5882 ($sdff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5906$2832_Y, Q = \reg_q1).
Adding SRST signal on $procdff$5543 ($dff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0 (D = $procmux$3540_Y, Q = \empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5884 ($sdff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0 (D = 1'1, Q = \empty_n).
Adding SRST signal on $procdff$5544 ($dff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0 (D = $procmux$3551_Y, Q = \full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$5888 ($sdff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0 (D = $procmux$3551_Y, Q = \full_n).
Adding EN signal on $procdff$5557 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore_ram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5704$2087_DATA, Q = \q0).
Adding SRST signal on $procdff$5567 ($dff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0 (D = \iptr, Q = \prev_iptr, rval = 1'0).
Adding SRST signal on $procdff$5569 ($dff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0 (D = $procmux$3726_Y, Q = \iptr, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5894 ($sdff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0 (D = $procmux$3724_Y, Q = \iptr).
Adding SRST signal on $procdff$5568 ($dff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0 (D = $procmux$3718_Y, Q = \tptr, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5896 ($sdff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0 (D = $procmux$3716_Y, Q = \tptr).
Adding SRST signal on $procdff$5566 ($dff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0 (D = \tptr, Q = \prev_tptr, rval = 1'0).
Adding SRST signal on $procdff$5565 ($dff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0 (D = $procmux$3698_Y, Q = \reg_valid0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5899 ($sdff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0 (D = $procmux$3698_Y, Q = \reg_valid0).
Adding SRST signal on $procdff$5564 ($dff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0 (D = $procmux$3704_Y, Q = \reg_q0, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$5903 ($sdff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5593$2705_Y, Q = \reg_q0).
Adding SRST signal on $procdff$5563 ($dff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0 (D = $procmux$3690_Y, Q = \count, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$5905 ($sdff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0 (D = $procmux$3690_Y, Q = \count).
Adding SRST signal on $procdff$5562 ($dff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0 (D = $procmux$3682_Y, Q = \full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$5909 ($sdff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0 (D = $procmux$3682_Y, Q = \full_n).
Adding SRST signal on $procdff$5561 ($dff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0 (D = $procmux$3671_Y, Q = \empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5913 ($sdff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0 (D = 1'1, Q = \empty_n).
Adding SRST signal on $procdff$5575 ($dff) from module td_fused_top_tdf9_get_next_ijk (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 1'1).
Adding SRST signal on $procdff$5574 ($dff) from module td_fused_top_tdf9_get_next_ijk (D = $procmux$3823_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$5573 ($dff) from module td_fused_top_tdf9_get_next_ijk (D = $procmux$3818_Y, Q = \start_once_reg, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5921 ($sdff) from module td_fused_top_tdf9_get_next_ijk (D = $procmux$3818_Y, Q = \start_once_reg).
Adding EN signal on $procdff$5572 ($dff) from module td_fused_top_tdf9_get_next_ijk (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5403$1942_Y, Q = \i).
Adding SRST signal on $auto$ff.cc:262:slice$5925 ($dffe) from module td_fused_top_tdf9_get_next_ijk (D = \add_ln83_fu_160_p2, Q = \i, rval = 16'0000000000000000).
Adding EN signal on $procdff$5571 ($dff) from module td_fused_top_tdf9_get_next_ijk (D = $procmux$3792_Y, Q = \j).
Adding EN signal on $procdff$5570 ($dff) from module td_fused_top_tdf9_get_next_ijk (D = $procmux$3774_Y, Q = \k).
Adding SRST signal on $procdff$5592 ($dff) from module td_fused_top_tdf9_readInputs (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 5'00001).
Adding SRST signal on $procdff$5591 ($dff) from module td_fused_top_tdf9_readInputs (D = $procmux$4061_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$5590 ($dff) from module td_fused_top_tdf9_readInputs (D = $procmux$4053_Y, Q = \ap_enable_reg_pp0_iter0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5933 ($sdff) from module td_fused_top_tdf9_readInputs (D = 1'1, Q = \ap_enable_reg_pp0_iter0).
Adding SRST signal on $procdff$5589 ($dff) from module td_fused_top_tdf9_readInputs (D = $procmux$4048_Y, Q = \ap_enable_reg_pp0_iter1, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5937 ($sdff) from module td_fused_top_tdf9_readInputs (D = $procmux$4048_Y, Q = \ap_enable_reg_pp0_iter1).
Adding EN signal on $procdff$5588 ($dff) from module td_fused_top_tdf9_readInputs (D = $procmux$4043_Y, Q = \kk_0_i_i_reg_180).
Adding EN signal on $procdff$5587 ($dff) from module td_fused_top_tdf9_readInputs (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4957$1638_Y, Q = \add_ln25_reg_466).
Adding EN signal on $procdff$5583 ($dff) from module td_fused_top_tdf9_readInputs (D = \indices_01_dout [3:0], Q = \trunc_ln135_reg_432).
Adding EN signal on $procdff$5582 ($dff) from module td_fused_top_tdf9_readInputs (D = \kk_0_i_i_reg_180 [7:0], Q = \empty_68_reg_491).
Adding EN signal on $procdff$5581 ($dff) from module td_fused_top_tdf9_readInputs (D = \icmp_ln25_reg_457, Q = \icmp_ln25_reg_457_pp0_iter1_reg).
Adding EN signal on $procdff$5580 ($dff) from module td_fused_top_tdf9_readInputs (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5015$1660_Y, Q = \icmp_ln25_reg_457).
Adding EN signal on $procdff$5579 ($dff) from module td_fused_top_tdf9_readInputs (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5039$1672_Y, Q = \select_ln33_3_reg_486).
Adding SRST signal on $auto$ff.cc:262:slice$5949 ($dffe) from module td_fused_top_tdf9_readInputs (D = \bitcast_ln32_3_fu_381_p1, Q = \select_ln33_3_reg_486, rval = 16'0000000000000000).
Adding EN signal on $procdff$5578 ($dff) from module td_fused_top_tdf9_readInputs (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5037$1670_Y, Q = \select_ln33_2_reg_481).
Adding SRST signal on $auto$ff.cc:262:slice$5951 ($dffe) from module td_fused_top_tdf9_readInputs (D = \bitcast_ln32_2_fu_360_p1, Q = \select_ln33_2_reg_481, rval = 16'0000000000000000).
Adding EN signal on $procdff$5577 ($dff) from module td_fused_top_tdf9_readInputs (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5035$1668_Y, Q = \select_ln33_1_reg_476).
Adding SRST signal on $auto$ff.cc:262:slice$5953 ($dffe) from module td_fused_top_tdf9_readInputs (D = \bitcast_ln32_1_fu_339_p1, Q = \select_ln33_1_reg_476, rval = 16'0000000000000000).
Adding EN signal on $procdff$5576 ($dff) from module td_fused_top_tdf9_readInputs (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5041$1674_Y, Q = \select_ln33_reg_471).
Adding SRST signal on $auto$ff.cc:262:slice$5955 ($dffe) from module td_fused_top_tdf9_readInputs (D = \bitcast_ln32_fu_318_p1, Q = \select_ln33_reg_471, rval = 16'0000000000000000).
Adding EN signal on $procdff$5584 ($dff) from module td_fused_top_tdf9_readInputs (D = \indices_12_dout, Q = \col_coord_reg_437).
Adding EN signal on $procdff$5586 ($dff) from module td_fused_top_tdf9_readInputs (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4959$1639_Y, Q = \add_ln32_reg_452).
Adding EN signal on $procdff$5585 ($dff) from module td_fused_top_tdf9_readInputs (D = $or$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:5023$1661_Y, Q = \is_padding_reg_442).
Adding SRST signal on $procdff$5601 ($dff) from module td_fused_top_tdf9_readFilters64 (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 3'001).
Adding SRST signal on $procdff$5600 ($dff) from module td_fused_top_tdf9_readFilters64 (D = $procmux$4165_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$5599 ($dff) from module td_fused_top_tdf9_readFilters64 (D = $procmux$4157_Y, Q = \ap_enable_reg_pp0_iter0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5964 ($sdff) from module td_fused_top_tdf9_readFilters64 (D = 1'1, Q = \ap_enable_reg_pp0_iter0).
Adding SRST signal on $procdff$5598 ($dff) from module td_fused_top_tdf9_readFilters64 (D = $procmux$4152_Y, Q = \ap_enable_reg_pp0_iter1, rval = 1'0).
Adding EN signal on $procdff$5597 ($dff) from module td_fused_top_tdf9_readFilters64 (D = $procmux$4144_Y, Q = \kk_0_0_i_i_reg_93).
Setting constant 0-bit at position 0 on $procdff$5593 ($dff) from module td_fused_top_tdf9_readFilters64.
Setting constant 0-bit at position 1 on $procdff$5593 ($dff) from module td_fused_top_tdf9_readFilters64.
Setting constant 0-bit at position 2 on $procdff$5593 ($dff) from module td_fused_top_tdf9_readFilters64.
Setting constant 0-bit at position 3 on $procdff$5593 ($dff) from module td_fused_top_tdf9_readFilters64.
Setting constant 0-bit at position 4 on $procdff$5593 ($dff) from module td_fused_top_tdf9_readFilters64.
Setting constant 0-bit at position 5 on $procdff$5593 ($dff) from module td_fused_top_tdf9_readFilters64.
Setting constant 0-bit at position 6 on $procdff$5593 ($dff) from module td_fused_top_tdf9_readFilters64.
Setting constant 0-bit at position 7 on $procdff$5593 ($dff) from module td_fused_top_tdf9_readFilters64.
Adding EN signal on $procdff$5595 ($dff) from module td_fused_top_tdf9_readFilters64 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4418$1325_Y, Q = \icmp_ln49_reg_154).
Adding EN signal on $procdff$5594 ($dff) from module td_fused_top_tdf9_readFilters64 (D = \indices_23_dout, Q = \tmp_reg_144 [13:8]).
Adding EN signal on $procdff$5596 ($dff) from module td_fused_top_tdf9_readFilters64 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4390$1315_Y, Q = \add_ln49_reg_149).
Adding SRST signal on $procdff$5636 ($dff) from module td_fused_top_tdf9_dot_product (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 3'001).
Adding SRST signal on $procdff$5635 ($dff) from module td_fused_top_tdf9_dot_product (D = $procmux$4321_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$5634 ($dff) from module td_fused_top_tdf9_dot_product (D = $procmux$4313_Y, Q = \ap_enable_reg_pp0_iter0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5979 ($sdff) from module td_fused_top_tdf9_dot_product (D = 1'1, Q = \ap_enable_reg_pp0_iter0).
Adding SRST signal on $procdff$5633 ($dff) from module td_fused_top_tdf9_dot_product (D = $procmux$4308_Y, Q = \ap_enable_reg_pp0_iter1, rval = 1'0).
Adding SRST signal on $procdff$5632 ($dff) from module td_fused_top_tdf9_dot_product (D = $procmux$4300_Y, Q = \ap_enable_reg_pp0_iter2, rval = 1'0).
Adding SRST signal on $procdff$5631 ($dff) from module td_fused_top_tdf9_dot_product (D = $procmux$4295_Y, Q = \ap_enable_reg_pp0_iter3, rval = 1'0).
Adding SRST signal on $procdff$5629 ($dff) from module td_fused_top_tdf9_dot_product (D = $procmux$4285_Y, Q = \ap_enable_reg_pp0_iter5, rval = 1'0).
Adding SRST signal on $procdff$5628 ($dff) from module td_fused_top_tdf9_dot_product (D = $procmux$4280_Y, Q = \ap_enable_reg_pp0_iter6, rval = 1'0).
Adding SRST signal on $procdff$5627 ($dff) from module td_fused_top_tdf9_dot_product (D = $procmux$4275_Y, Q = \ap_enable_reg_pp0_iter7, rval = 1'0).
Adding EN signal on $procdff$5626 ($dff) from module td_fused_top_tdf9_dot_product (D = $procmux$4270_Y, Q = \ic_0_0_reg_69).
Adding EN signal on $procdff$5625 ($dff) from module td_fused_top_tdf9_dot_product (D = \idxprom17_0_0_reg_111 [8:0], Q = \idxprom17_0_0_reg_111_pp0_iter1_reg [8:0]).
Adding EN signal on $procdff$5624 ($dff) from module td_fused_top_tdf9_dot_product (D = \icmp_ln149_reg_107, Q = \icmp_ln149_reg_107_pp0_iter1_reg).
Adding EN signal on $procdff$5623 ($dff) from module td_fused_top_tdf9_dot_product (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:4090$1170_Y, Q = \icmp_ln149_reg_107).
Adding EN signal on $procdff$5612 ($dff) from module td_fused_top_tdf9_dot_product (D = \ic_0_0_reg_69, Q = \idxprom17_0_0_reg_111 [8:0]).
Adding EN signal on $procdff$5611 ($dff) from module td_fused_top_tdf9_dot_product (D = \weight_vecs_0_0_0_q0, Q = \weight_vecs_0_0_0_load_reg_131).
Adding EN signal on $procdff$5610 ($dff) from module td_fused_top_tdf9_dot_product (D = \ifmap_vec_0_0_q0, Q = \ifmap_vec_0_0_load_reg_126).
Adding SRST signal on $procdff$5630 ($dff) from module td_fused_top_tdf9_dot_product (D = $procmux$4290_Y, Q = \ap_enable_reg_pp0_iter4, rval = 1'0).
Adding EN signal on $procdff$5609 ($dff) from module td_fused_top_tdf9_dot_product (D = \grp_fu_80_p2, Q = \mul_reg_136).
Setting constant 0-bit at position 0 on $procdff$5602 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 1 on $procdff$5602 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 2 on $procdff$5602 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 3 on $procdff$5602 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 4 on $procdff$5602 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 5 on $procdff$5602 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 6 on $procdff$5602 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 7 on $procdff$5602 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 8 on $procdff$5602 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 9 on $procdff$5602 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 10 on $procdff$5602 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 11 on $procdff$5602 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 12 on $procdff$5602 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 13 on $procdff$5602 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 14 on $procdff$5602 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 15 on $procdff$5602 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 16 on $procdff$5602 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 17 on $procdff$5602 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 18 on $procdff$5602 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 19 on $procdff$5602 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 20 on $procdff$5602 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 21 on $procdff$5602 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 22 on $procdff$5602 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 23 on $procdff$5602 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 24 on $procdff$5602 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 25 on $procdff$5602 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 26 on $procdff$5602 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 27 on $procdff$5602 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 28 on $procdff$5602 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 29 on $procdff$5602 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 30 on $procdff$5602 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 31 on $procdff$5602 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 32 on $procdff$5602 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 33 on $procdff$5602 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 34 on $procdff$5602 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 35 on $procdff$5602 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 36 on $procdff$5602 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 37 on $procdff$5602 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 38 on $procdff$5602 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 39 on $procdff$5602 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 40 on $procdff$5602 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 41 on $procdff$5602 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 42 on $procdff$5602 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 43 on $procdff$5602 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 44 on $procdff$5602 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 45 on $procdff$5602 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 46 on $procdff$5602 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 47 on $procdff$5602 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 48 on $procdff$5602 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 49 on $procdff$5602 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 50 on $procdff$5602 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 51 on $procdff$5602 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 52 on $procdff$5602 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 53 on $procdff$5602 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 54 on $procdff$5602 ($dff) from module td_fused_top_tdf9_dot_product.
Adding SRST signal on $procdff$5662 ($dff) from module td_fused_top_tdf9_accum_1 (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 11'00000000001).
Adding SRST signal on $procdff$5661 ($dff) from module td_fused_top_tdf9_accum_1 (D = $procmux$4898_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$5660 ($dff) from module td_fused_top_tdf9_accum_1 (D = $procmux$4890_Y, Q = \ap_enable_reg_pp0_iter0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6004 ($sdff) from module td_fused_top_tdf9_accum_1 (D = 1'1, Q = \ap_enable_reg_pp0_iter0).
Adding SRST signal on $procdff$5659 ($dff) from module td_fused_top_tdf9_accum_1 (D = $procmux$4885_Y, Q = \ap_enable_reg_pp0_iter1, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6008 ($sdff) from module td_fused_top_tdf9_accum_1 (D = $procmux$4885_Y, Q = \ap_enable_reg_pp0_iter1).
Adding SRST signal on $procdff$5658 ($dff) from module td_fused_top_tdf9_accum_1 (D = $procmux$4877_Y, Q = \q_reg_278, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$6012 ($sdff) from module td_fused_top_tdf9_accum_1 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3496$962_Y, Q = \q_reg_278).
Adding EN signal on $procdff$5656 ($dff) from module td_fused_top_tdf9_accum_1 (D = \accum_in_0_q0, Q = \accum_in_0_load_1_reg_523).
Adding EN signal on $procdff$5655 ($dff) from module td_fused_top_tdf9_accum_1 (D = \accum_in_0_q1, Q = \accum_in_0_load_reg_518).
Adding EN signal on $procdff$5654 ($dff) from module td_fused_top_tdf9_accum_1 (D = \accum_in_0_q0, Q = \accum_in_0_load_3_reg_543).
Adding EN signal on $procdff$5653 ($dff) from module td_fused_top_tdf9_accum_1 (D = \accum_in_0_q1, Q = \accum_in_0_load_2_reg_538).
Adding EN signal on $procdff$5652 ($dff) from module td_fused_top_tdf9_accum_1 (D = \accum_in_0_q0, Q = \accum_in_0_load_5_reg_563).
Adding EN signal on $procdff$5651 ($dff) from module td_fused_top_tdf9_accum_1 (D = \accum_in_0_q1, Q = \accum_in_0_load_4_reg_558).
Adding EN signal on $procdff$5650 ($dff) from module td_fused_top_tdf9_accum_1 (D = \accum_in_0_q0, Q = \accum_in_0_load_7_reg_583).
Adding EN signal on $procdff$5657 ($dff) from module td_fused_top_tdf9_accum_1 (D = $procmux$4875_Y, Q = \x_reg_170).
Adding EN signal on $procdff$5649 ($dff) from module td_fused_top_tdf9_accum_1 (D = \accum_in_0_q1, Q = \accum_in_0_load_6_reg_578).
Adding EN signal on $procdff$5648 ($dff) from module td_fused_top_tdf9_accum_1 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:3494$961_Y, Q = \add_ln25_reg_588).
Adding EN signal on $procdff$5647 ($dff) from module td_fused_top_tdf9_accum_1 (D = \grp_fu_307_p2, Q = \psum_0_01_reg_266).
Adding EN signal on $procdff$5646 ($dff) from module td_fused_top_tdf9_accum_1 (D = \grp_fu_312_p2, Q = \psum_1_02_reg_254).
Adding EN signal on $procdff$5645 ($dff) from module td_fused_top_tdf9_accum_1 (D = \grp_fu_307_p2, Q = \psum_2_03_reg_242).
Adding EN signal on $procdff$5644 ($dff) from module td_fused_top_tdf9_accum_1 (D = \grp_fu_312_p2, Q = \psum_3_04_reg_230).
Adding EN signal on $procdff$5643 ($dff) from module td_fused_top_tdf9_accum_1 (D = \grp_fu_307_p2, Q = \psum_4_05_reg_218).
Adding EN signal on $procdff$5642 ($dff) from module td_fused_top_tdf9_accum_1 (D = \grp_fu_312_p2, Q = \psum_5_06_reg_206).
Adding EN signal on $procdff$5641 ($dff) from module td_fused_top_tdf9_accum_1 (D = \grp_fu_307_p2, Q = \psum_6_07_reg_194).
Adding EN signal on $procdff$5640 ($dff) from module td_fused_top_tdf9_accum_1 (D = \grp_fu_312_p2, Q = \psum_7_08_reg_182).
Adding EN signal on $procdff$5639 ($dff) from module td_fused_top_tdf9_accum_1 (D = \tmp_reg_494, Q = \tmp_reg_494_pp0_iter1_reg).
Adding EN signal on $procdff$5638 ($dff) from module td_fused_top_tdf9_accum_1 (D = $procmux$4665_Y [8], Q = \tmp_reg_494).
Adding EN signal on $procdff$5637 ($dff) from module td_fused_top_tdf9_accum_1 (D = $procmux$4665_Y [7:0], Q = \trunc_ln25_reg_498).
Adding SRST signal on $procdff$5669 ($dff) from module td_fused_top_tdf9_accum_2 (D = $procmux$4996_Y, Q = \accum_in_2_preg, rval = 16'0000000000000000).
Adding SRST signal on $procdff$5668 ($dff) from module td_fused_top_tdf9_accum_2 (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 11'00000000001).
Adding SRST signal on $procdff$5667 ($dff) from module td_fused_top_tdf9_accum_2 (D = $procmux$4985_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$5666 ($dff) from module td_fused_top_tdf9_accum_2 (D = $procmux$4980_Y, Q = \i_1_1_reg_44, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$6042 ($sdff) from module td_fused_top_tdf9_accum_2 (D = \add_ln57_reg_90, Q = \i_1_1_reg_44).
Adding SRST signal on $procdff$5665 ($dff) from module td_fused_top_tdf9_accum_2 (D = $procmux$4975_Y, Q = \sum_reg_55, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$6044 ($sdff) from module td_fused_top_tdf9_accum_2 (D = \grp_fu_68_p2, Q = \sum_reg_55).
Adding EN signal on $procdff$5664 ($dff) from module td_fused_top_tdf9_accum_2 (D = \accum_in_q0, Q = \accum_in_load_reg_103).
Adding EN signal on $procdff$5663 ($dff) from module td_fused_top_tdf9_accum_2 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2797$591_Y, Q = \add_ln57_reg_90).
Adding SRST signal on $procdff$5672 ($dff) from module td_fused_top_Block_entry_proc_proc550 (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 1'1).
Adding SRST signal on $procdff$5671 ($dff) from module td_fused_top_Block_entry_proc_proc550 (D = $procmux$5021_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$5670 ($dff) from module td_fused_top_Block_entry_proc_proc550 (D = $procmux$5016_Y, Q = \ap_return_preg, rval = 16'0000000000000000).
Adding SRST signal on $procdff$5680 ($dff) from module td_fused_top_tdf9_adjust (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 23'00000000000000000000001).
Adding SRST signal on $procdff$5679 ($dff) from module td_fused_top_tdf9_adjust (D = $procmux$5115_Y, Q = \ap_done_reg, rval = 1'0).
Adding EN signal on $procdff$5678 ($dff) from module td_fused_top_tdf9_adjust (D = \grp_fu_77_p2, Q = \add_i_i_i_reg_199).
Adding EN signal on $procdff$5677 ($dff) from module td_fused_top_tdf9_adjust (D = \grp_fu_86_p2, Q = \mul_i_i_i_reg_189).
Adding EN signal on $procdff$5676 ($dff) from module td_fused_top_tdf9_adjust (D = \grp_fu_81_p2, Q = \sub_i_i_i_reg_179).
Adding EN signal on $procdff$5675 ($dff) from module td_fused_top_tdf9_adjust (D = \adjustments_q0 [47:32], Q = \tmp_8_i_i_reg_164).
Adding EN signal on $procdff$5674 ($dff) from module td_fused_top_tdf9_adjust (D = \adjustments_q0 [31:16], Q = \tmp_7_i_i_reg_159).
Adding EN signal on $procdff$5673 ($dff) from module td_fused_top_tdf9_adjust (D = \adjustments_q0 [15:0], Q = \trunc_ln220_reg_154).
Adding SRST signal on $procdff$5692 ($dff) from module td_fused_top_tdf9_writeOutputs_unaligned (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 2'01).
Adding SRST signal on $procdff$5691 ($dff) from module td_fused_top_tdf9_writeOutputs_unaligned (D = $procmux$5188_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$5690 ($dff) from module td_fused_top_tdf9_writeOutputs_unaligned (D = $procmux$5183_Y, Q = \empty_reg_111, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$6067 ($sdff) from module td_fused_top_tdf9_writeOutputs_unaligned (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2007$390_Y, Q = \empty_reg_111).
Adding EN signal on $procdff$5689 ($dff) from module td_fused_top_tdf9_writeOutputs_unaligned (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2031$403_Y, Q = \icmp_ln88_reg_317).
Adding EN signal on $procdff$5688 ($dff) from module td_fused_top_tdf9_writeOutputs_unaligned (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2011$392_Y, Q = \tmp_3_cast_reg_304 [11:4]).
Adding EN signal on $procdff$5687 ($dff) from module td_fused_top_tdf9_writeOutputs_unaligned (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:2039$407_Y, Q = \outputChanIdx).
Adding SRST signal on $auto$ff.cc:262:slice$6071 ($dffe) from module td_fused_top_tdf9_writeOutputs_unaligned (D = \add_ln96_fu_272_p2, Q = \outputChanIdx, rval = 16'0000000000000000).
Adding EN signal on $procdff$5686 ($dff) from module td_fused_top_tdf9_writeOutputs_unaligned (D = $procmux$5159_Y, Q = \outputCount).
Adding SRST signal on $auto$ff.cc:262:slice$6073 ($dffe) from module td_fused_top_tdf9_writeOutputs_unaligned (D = \empty_reg_111, Q = \outputCount, rval = 16'0000000000000000).
Adding EN signal on $procdff$5685 ($dff) from module td_fused_top_tdf9_writeOutputs_unaligned (D = \p_read, Q = \outputRow).
Adding EN signal on $procdff$5684 ($dff) from module td_fused_top_tdf9_writeOutputs_unaligned (D = \p_read, Q = \outputRow_0).
Adding EN signal on $procdff$5683 ($dff) from module td_fused_top_tdf9_writeOutputs_unaligned (D = \p_read, Q = \outputRow_1).
Adding EN signal on $procdff$5682 ($dff) from module td_fused_top_tdf9_writeOutputs_unaligned (D = \p_read, Q = \outputRow_2).
Setting constant 0-bit at position 0 on $procdff$5681 ($dff) from module td_fused_top_tdf9_writeOutputs_unaligned.
Setting constant 0-bit at position 1 on $procdff$5681 ($dff) from module td_fused_top_tdf9_writeOutputs_unaligned.
Setting constant 0-bit at position 2 on $procdff$5681 ($dff) from module td_fused_top_tdf9_writeOutputs_unaligned.
Setting constant 0-bit at position 3 on $procdff$5681 ($dff) from module td_fused_top_tdf9_writeOutputs_unaligned.
Adding EN signal on $procdff$5693 ($dff) from module td_fused_top_fifo_w6_d2_S_x0_shiftReg (D = \data, Q = \sr_0).
Adding EN signal on $procdff$5694 ($dff) from module td_fused_top_fifo_w6_d2_S_x0_shiftReg (D = \sr_0, Q = \sr_1).
Adding SRST signal on $procdff$5697 ($dff) from module td_fused_top_fifo_w6_d2_S_x0 (D = $procmux$5208_Y, Q = \internal_full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$6081 ($sdff) from module td_fused_top_fifo_w6_d2_S_x0 (D = 1'0, Q = \internal_full_n).
Adding SRST signal on $procdff$5696 ($dff) from module td_fused_top_fifo_w6_d2_S_x0 (D = $procmux$5221_Y, Q = \internal_empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6087 ($sdff) from module td_fused_top_fifo_w6_d2_S_x0 (D = $procmux$5221_Y, Q = \internal_empty_n).
Adding SRST signal on $procdff$5695 ($dff) from module td_fused_top_fifo_w6_d2_S_x0 (D = $procmux$5229_Y, Q = \mOutPtr, rval = 2'11).
Adding EN signal on $auto$ff.cc:262:slice$6095 ($sdff) from module td_fused_top_fifo_w6_d2_S_x0 (D = $procmux$5229_Y, Q = \mOutPtr).
Adding EN signal on $procdff$5698 ($dff) from module td_fused_top_fifo_w6_d7_S_shiftReg (D = \data, Q = \sr_0).
Adding EN signal on $procdff$5699 ($dff) from module td_fused_top_fifo_w6_d7_S_shiftReg (D = \sr_0, Q = \sr_1).
Adding EN signal on $procdff$5700 ($dff) from module td_fused_top_fifo_w6_d7_S_shiftReg (D = \sr_1, Q = \sr_2).
Adding EN signal on $procdff$5701 ($dff) from module td_fused_top_fifo_w6_d7_S_shiftReg (D = \sr_2, Q = \sr_3).
Adding EN signal on $procdff$5702 ($dff) from module td_fused_top_fifo_w6_d7_S_shiftReg (D = \sr_3, Q = \sr_4).
Adding EN signal on $procdff$5703 ($dff) from module td_fused_top_fifo_w6_d7_S_shiftReg (D = \sr_4, Q = \sr_5).
Adding EN signal on $procdff$5704 ($dff) from module td_fused_top_fifo_w6_d7_S_shiftReg (D = \sr_5, Q = \sr_6).
Adding SRST signal on $procdff$5707 ($dff) from module td_fused_top_fifo_w6_d7_S (D = $procmux$5259_Y, Q = \internal_full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$6106 ($sdff) from module td_fused_top_fifo_w6_d7_S (D = 1'0, Q = \internal_full_n).
Adding SRST signal on $procdff$5706 ($dff) from module td_fused_top_fifo_w6_d7_S (D = $procmux$5272_Y, Q = \internal_empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6112 ($sdff) from module td_fused_top_fifo_w6_d7_S (D = $procmux$5272_Y, Q = \internal_empty_n).
Adding SRST signal on $procdff$5705 ($dff) from module td_fused_top_fifo_w6_d7_S (D = $procmux$5280_Y, Q = \mOutPtr, rval = 4'1111).
Adding EN signal on $auto$ff.cc:262:slice$6120 ($sdff) from module td_fused_top_fifo_w6_d7_S (D = $procmux$5280_Y, Q = \mOutPtr).
Adding EN signal on $procdff$5708 ($dff) from module td_fused_top_fifo_w4_d7_S_shiftReg (D = \data, Q = \sr_0).
Adding EN signal on $procdff$5709 ($dff) from module td_fused_top_fifo_w4_d7_S_shiftReg (D = \sr_0, Q = \sr_1).
Adding EN signal on $procdff$5710 ($dff) from module td_fused_top_fifo_w4_d7_S_shiftReg (D = \sr_1, Q = \sr_2).
Adding EN signal on $procdff$5711 ($dff) from module td_fused_top_fifo_w4_d7_S_shiftReg (D = \sr_2, Q = \sr_3).
Adding EN signal on $procdff$5712 ($dff) from module td_fused_top_fifo_w4_d7_S_shiftReg (D = \sr_3, Q = \sr_4).
Adding EN signal on $procdff$5713 ($dff) from module td_fused_top_fifo_w4_d7_S_shiftReg (D = \sr_4, Q = \sr_5).
Adding EN signal on $procdff$5714 ($dff) from module td_fused_top_fifo_w4_d7_S_shiftReg (D = \sr_5, Q = \sr_6).
Adding SRST signal on $procdff$5717 ($dff) from module td_fused_top_fifo_w4_d7_S (D = $procmux$5310_Y, Q = \internal_full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$6131 ($sdff) from module td_fused_top_fifo_w4_d7_S (D = 1'0, Q = \internal_full_n).
Adding SRST signal on $procdff$5716 ($dff) from module td_fused_top_fifo_w4_d7_S (D = $procmux$5323_Y, Q = \internal_empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6137 ($sdff) from module td_fused_top_fifo_w4_d7_S (D = $procmux$5323_Y, Q = \internal_empty_n).
Adding SRST signal on $procdff$5715 ($dff) from module td_fused_top_fifo_w4_d7_S (D = $procmux$5331_Y, Q = \mOutPtr, rval = 4'1111).
Adding EN signal on $auto$ff.cc:262:slice$6145 ($sdff) from module td_fused_top_fifo_w4_d7_S (D = $procmux$5331_Y, Q = \mOutPtr).
Adding EN signal on $procdff$5718 ($dff) from module td_fused_top_fifo_w8_d7_S_x_shiftReg (D = \data, Q = \sr_0).
Adding EN signal on $procdff$5719 ($dff) from module td_fused_top_fifo_w8_d7_S_x_shiftReg (D = \sr_0, Q = \sr_1).
Adding EN signal on $procdff$5720 ($dff) from module td_fused_top_fifo_w8_d7_S_x_shiftReg (D = \sr_1, Q = \sr_2).
Adding EN signal on $procdff$5721 ($dff) from module td_fused_top_fifo_w8_d7_S_x_shiftReg (D = \sr_2, Q = \sr_3).
Adding EN signal on $procdff$5722 ($dff) from module td_fused_top_fifo_w8_d7_S_x_shiftReg (D = \sr_3, Q = \sr_4).
Adding EN signal on $procdff$5723 ($dff) from module td_fused_top_fifo_w8_d7_S_x_shiftReg (D = \sr_4, Q = \sr_5).
Adding EN signal on $procdff$5724 ($dff) from module td_fused_top_fifo_w8_d7_S_x_shiftReg (D = \sr_5, Q = \sr_6).
Adding SRST signal on $procdff$5727 ($dff) from module td_fused_top_fifo_w8_d7_S_x (D = $procmux$5361_Y, Q = \internal_full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$6156 ($sdff) from module td_fused_top_fifo_w8_d7_S_x (D = 1'0, Q = \internal_full_n).
Adding SRST signal on $procdff$5726 ($dff) from module td_fused_top_fifo_w8_d7_S_x (D = $procmux$5374_Y, Q = \internal_empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6162 ($sdff) from module td_fused_top_fifo_w8_d7_S_x (D = $procmux$5374_Y, Q = \internal_empty_n).
Adding SRST signal on $procdff$5725 ($dff) from module td_fused_top_fifo_w8_d7_S_x (D = $procmux$5382_Y, Q = \mOutPtr, rval = 4'1111).
Adding EN signal on $auto$ff.cc:262:slice$6170 ($sdff) from module td_fused_top_fifo_w8_d7_S_x (D = $procmux$5382_Y, Q = \mOutPtr).
Adding EN signal on $procdff$5728 ($dff) from module td_fused_top_fifo_w16_d2_S_x6_shiftReg (D = \data, Q = \sr_0).
Adding EN signal on $procdff$5729 ($dff) from module td_fused_top_fifo_w16_d2_S_x6_shiftReg (D = \sr_0, Q = \sr_1).
Adding SRST signal on $procdff$5732 ($dff) from module td_fused_top_fifo_w16_d2_S_x6 (D = $procmux$5396_Y, Q = \internal_full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$6176 ($sdff) from module td_fused_top_fifo_w16_d2_S_x6 (D = 1'0, Q = \internal_full_n).
Adding SRST signal on $procdff$5731 ($dff) from module td_fused_top_fifo_w16_d2_S_x6 (D = $procmux$5409_Y, Q = \internal_empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6182 ($sdff) from module td_fused_top_fifo_w16_d2_S_x6 (D = $procmux$5409_Y, Q = \internal_empty_n).
Adding SRST signal on $procdff$5730 ($dff) from module td_fused_top_fifo_w16_d2_S_x6 (D = $procmux$5417_Y, Q = \mOutPtr, rval = 2'11).
Adding EN signal on $auto$ff.cc:262:slice$6190 ($sdff) from module td_fused_top_fifo_w16_d2_S_x6 (D = $procmux$5417_Y, Q = \mOutPtr).
Adding EN signal on $procdff$5733 ($dff) from module td_fused_top_start_for_tdf9_readFilters64_U0_shiftReg (D = \data, Q = \sr_0).
Adding EN signal on $procdff$5734 ($dff) from module td_fused_top_start_for_tdf9_readFilters64_U0_shiftReg (D = \sr_0, Q = \sr_1).
Adding SRST signal on $procdff$5737 ($dff) from module td_fused_top_start_for_tdf9_readFilters64_U0 (D = $procmux$5431_Y, Q = \internal_full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$6196 ($sdff) from module td_fused_top_start_for_tdf9_readFilters64_U0 (D = 1'0, Q = \internal_full_n).
Adding SRST signal on $procdff$5736 ($dff) from module td_fused_top_start_for_tdf9_readFilters64_U0 (D = $procmux$5444_Y, Q = \internal_empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6202 ($sdff) from module td_fused_top_start_for_tdf9_readFilters64_U0 (D = $procmux$5444_Y, Q = \internal_empty_n).
Adding SRST signal on $procdff$5735 ($dff) from module td_fused_top_start_for_tdf9_readFilters64_U0 (D = $procmux$5452_Y, Q = \mOutPtr, rval = 2'11).
Adding EN signal on $auto$ff.cc:262:slice$6210 ($sdff) from module td_fused_top_start_for_tdf9_readFilters64_U0 (D = $procmux$5452_Y, Q = \mOutPtr).
Adding SRST signal on $procdff$5739 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP48462 (D = $or$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:846$37_Y, Q = \ap_sync_reg_tdf9_get_next_ijk_U0_ap_ready, rval = 1'0).
Adding SRST signal on $procdff$5738 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP48462 (D = $or$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v:848$38_Y, Q = \ap_sync_reg_tdf9_readInputs_U0_ap_ready, rval = 1'0).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1..
Finding unused cells or wires in module \FPMult_PrepModule..
Finding unused cells or wires in module \FPMult_ExecuteModule..
Finding unused cells or wires in module \FPMult_NormalizeModule..
Finding unused cells or wires in module \FPMult_RoundModule..
Finding unused cells or wires in module \FPMult_16..
Finding unused cells or wires in module \td_fused_top_ap_hmul_3_max_dsp_16..
Finding unused cells or wires in module $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1..
Finding unused cells or wires in module \FPAddSub_PrealignModule..
Finding unused cells or wires in module \FPAddSub_AlignModule..
Finding unused cells or wires in module \FPAddSub_AlignShift1..
Finding unused cells or wires in module \FPAddSub_AlignShift2..
Finding unused cells or wires in module \FPAddSub_ExecutionModule..
Finding unused cells or wires in module \FPAddSub_NormalizeModule..
Finding unused cells or wires in module \FPAddSub_NormalizeShift1..
Finding unused cells or wires in module \FPAddSub_NormalizeShift2..
Finding unused cells or wires in module \FPAddSub_RoundModule..
Finding unused cells or wires in module \FPAddSub_ExceptionModule..
Finding unused cells or wires in module \FPAddSub..
Finding unused cells or wires in module \td_fused_top_ap_hadd_6_full_dsp_16..
Finding unused cells or wires in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore..
Finding unused cells or wires in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore..
Finding unused cells or wires in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore..
Finding unused cells or wires in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore..
Finding unused cells or wires in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0..
Finding unused cells or wires in module \td_fused_top_tdf9_get_next_ijk..
Finding unused cells or wires in module \td_fused_top_tdf9_readInputs..
Finding unused cells or wires in module \td_fused_top_tdf9_readFilters64..
Finding unused cells or wires in module \td_fused_top_tdf9_dot_product..
Finding unused cells or wires in module \td_fused_top_tdf9_accum_1..
Finding unused cells or wires in module \td_fused_top_tdf9_accum_2..
Finding unused cells or wires in module \td_fused_top_Block_entry_proc_proc550..
Finding unused cells or wires in module \td_fused_top_tdf9_adjust..
Finding unused cells or wires in module \td_fused_top_tdf9_writeOutputs_unaligned..
Finding unused cells or wires in module \td_fused_top_fifo_w6_d2_S_x0_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w6_d2_S_x0..
Finding unused cells or wires in module \td_fused_top_fifo_w6_d7_S_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w6_d7_S..
Finding unused cells or wires in module \td_fused_top_fifo_w4_d7_S_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w4_d7_S..
Finding unused cells or wires in module \td_fused_top_fifo_w8_d7_S_x_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w8_d7_S_x..
Finding unused cells or wires in module \td_fused_top_fifo_w16_d2_S_x6_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w16_d2_S_x6..
Finding unused cells or wires in module \td_fused_top_start_for_tdf9_readFilters64_U0_shiftReg..
Finding unused cells or wires in module \td_fused_top_start_for_tdf9_readFilters64_U0..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462..
Removed 349 unused cells and 3963 unused wires.
<suppressed ~450 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.
Optimizing module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.
<suppressed ~3 debug messages>
Optimizing module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.
<suppressed ~3 debug messages>
Optimizing module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.
<suppressed ~4 debug messages>
Optimizing module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0.
<suppressed ~2 debug messages>
Optimizing module $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.
Optimizing module $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.
Optimizing module FPAddSub.
Optimizing module FPAddSub_AlignModule.
Optimizing module FPAddSub_AlignShift1.
Optimizing module FPAddSub_AlignShift2.
Optimizing module FPAddSub_ExceptionModule.
Optimizing module FPAddSub_ExecutionModule.
Optimizing module FPAddSub_NormalizeModule.
Optimizing module FPAddSub_NormalizeShift1.
Optimizing module FPAddSub_NormalizeShift2.
Optimizing module FPAddSub_PrealignModule.
Optimizing module FPAddSub_RoundModule.
Optimizing module FPMult_16.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_RoundModule.
Optimizing module td_fused_top_Block_entry_proc_proc550.
Optimizing module td_fused_top_ap_hadd_6_full_dsp_16.
Optimizing module td_fused_top_ap_hmul_3_max_dsp_16.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48462.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore_ram.
Optimizing module td_fused_top_fifo_w16_d2_S_x6.
<suppressed ~2 debug messages>
Optimizing module td_fused_top_fifo_w16_d2_S_x6_shiftReg.
Optimizing module td_fused_top_fifo_w4_d7_S.
<suppressed ~2 debug messages>
Optimizing module td_fused_top_fifo_w4_d7_S_shiftReg.
Optimizing module td_fused_top_fifo_w6_d2_S_x0.
<suppressed ~2 debug messages>
Optimizing module td_fused_top_fifo_w6_d2_S_x0_shiftReg.
Optimizing module td_fused_top_fifo_w6_d7_S.
<suppressed ~2 debug messages>
Optimizing module td_fused_top_fifo_w6_d7_S_shiftReg.
Optimizing module td_fused_top_fifo_w8_d7_S_x.
<suppressed ~2 debug messages>
Optimizing module td_fused_top_fifo_w8_d7_S_x_shiftReg.
Optimizing module td_fused_top_start_for_tdf9_readFilters64_U0.
<suppressed ~2 debug messages>
Optimizing module td_fused_top_start_for_tdf9_readFilters64_U0_shiftReg.
Optimizing module td_fused_top_tdf9_accum_1.
<suppressed ~2 debug messages>
Optimizing module td_fused_top_tdf9_accum_2.
Optimizing module td_fused_top_tdf9_adjust.
Optimizing module td_fused_top_tdf9_dot_product.
<suppressed ~1 debug messages>
Optimizing module td_fused_top_tdf9_get_next_ijk.
<suppressed ~1 debug messages>
Optimizing module td_fused_top_tdf9_readFilters64.
<suppressed ~1 debug messages>
Optimizing module td_fused_top_tdf9_readInputs.
<suppressed ~2 debug messages>
Optimizing module td_fused_top_tdf9_writeOutputs_unaligned.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_ExceptionModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_ExecutionModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_PrealignModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_ExecuteModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_NormalizeModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_PrepModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_Block_entry_proc_proc550..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_ap_hadd_6_full_dsp_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_ap_hmul_3_max_dsp_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48462..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w16_d2_S_x6..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w16_d2_S_x6_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w4_d7_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w4_d7_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w6_d2_S_x0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w6_d2_S_x0_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w6_d7_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w6_d7_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w8_d7_S_x..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w8_d7_S_x_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_start_for_tdf9_readFilters64_U0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_start_for_tdf9_readFilters64_U0_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf9_accum_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf9_accum_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf9_adjust..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf9_dot_product..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf9_get_next_ijk..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf9_readFilters64..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf9_readInputs..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf9_writeOutputs_unaligned..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~290 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.
  Optimizing cells in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.
  Optimizing cells in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.
  Optimizing cells in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.
  Optimizing cells in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0.
  Optimizing cells in module $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.
  Optimizing cells in module $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.
  Optimizing cells in module \FPAddSub.
  Optimizing cells in module \FPAddSub_AlignModule.
  Optimizing cells in module \FPAddSub_AlignShift1.
  Optimizing cells in module \FPAddSub_AlignShift2.
  Optimizing cells in module \FPAddSub_ExceptionModule.
  Optimizing cells in module \FPAddSub_ExecutionModule.
  Optimizing cells in module \FPAddSub_NormalizeModule.
  Optimizing cells in module \FPAddSub_NormalizeShift1.
  Optimizing cells in module \FPAddSub_NormalizeShift2.
  Optimizing cells in module \FPAddSub_PrealignModule.
  Optimizing cells in module \FPAddSub_RoundModule.
  Optimizing cells in module \FPMult_16.
  Optimizing cells in module \FPMult_ExecuteModule.
  Optimizing cells in module \FPMult_NormalizeModule.
  Optimizing cells in module \FPMult_PrepModule.
  Optimizing cells in module \FPMult_RoundModule.
  Optimizing cells in module \td_fused_top_Block_entry_proc_proc550.
  Optimizing cells in module \td_fused_top_ap_hadd_6_full_dsp_16.
  Optimizing cells in module \td_fused_top_ap_hmul_3_max_dsp_16.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore_ram.
  Optimizing cells in module \td_fused_top_fifo_w16_d2_S_x6.
  Optimizing cells in module \td_fused_top_fifo_w16_d2_S_x6_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w4_d7_S.
  Optimizing cells in module \td_fused_top_fifo_w4_d7_S_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w6_d2_S_x0.
  Optimizing cells in module \td_fused_top_fifo_w6_d2_S_x0_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w6_d7_S.
  Optimizing cells in module \td_fused_top_fifo_w6_d7_S_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w8_d7_S_x.
  Optimizing cells in module \td_fused_top_fifo_w8_d7_S_x_shiftReg.
  Optimizing cells in module \td_fused_top_start_for_tdf9_readFilters64_U0.
  Optimizing cells in module \td_fused_top_start_for_tdf9_readFilters64_U0_shiftReg.
  Optimizing cells in module \td_fused_top_tdf9_accum_1.
  Optimizing cells in module \td_fused_top_tdf9_accum_2.
  Optimizing cells in module \td_fused_top_tdf9_adjust.
  Optimizing cells in module \td_fused_top_tdf9_dot_product.
  Optimizing cells in module \td_fused_top_tdf9_get_next_ijk.
  Optimizing cells in module \td_fused_top_tdf9_readFilters64.
  Optimizing cells in module \td_fused_top_tdf9_readInputs.
  Optimizing cells in module \td_fused_top_tdf9_writeOutputs_unaligned.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Finding identical cells in module `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0'.
Finding identical cells in module `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0'.
Finding identical cells in module `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0'.
Finding identical cells in module `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0'.
Finding identical cells in module `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1'.
Finding identical cells in module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Finding identical cells in module `\FPAddSub'.
Finding identical cells in module `\FPAddSub_AlignModule'.
Finding identical cells in module `\FPAddSub_AlignShift1'.
Finding identical cells in module `\FPAddSub_AlignShift2'.
Finding identical cells in module `\FPAddSub_ExceptionModule'.
Finding identical cells in module `\FPAddSub_ExecutionModule'.
Finding identical cells in module `\FPAddSub_NormalizeModule'.
Finding identical cells in module `\FPAddSub_NormalizeShift1'.
Finding identical cells in module `\FPAddSub_NormalizeShift2'.
Finding identical cells in module `\FPAddSub_PrealignModule'.
Finding identical cells in module `\FPAddSub_RoundModule'.
Finding identical cells in module `\FPMult_16'.
Finding identical cells in module `\FPMult_ExecuteModule'.
Finding identical cells in module `\FPMult_NormalizeModule'.
Finding identical cells in module `\FPMult_PrepModule'.
Finding identical cells in module `\FPMult_RoundModule'.
Finding identical cells in module `\td_fused_top_Block_entry_proc_proc550'.
Finding identical cells in module `\td_fused_top_ap_hadd_6_full_dsp_16'.
Finding identical cells in module `\td_fused_top_ap_hmul_3_max_dsp_16'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x6'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x6_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w4_d7_S'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w4_d7_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w6_d2_S_x0'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w6_d2_S_x0_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w6_d7_S'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w6_d7_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w8_d7_S_x'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w8_d7_S_x_shiftReg'.
Finding identical cells in module `\td_fused_top_start_for_tdf9_readFilters64_U0'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_start_for_tdf9_readFilters64_U0_shiftReg'.
Finding identical cells in module `\td_fused_top_tdf9_accum_1'.
Finding identical cells in module `\td_fused_top_tdf9_accum_2'.
Finding identical cells in module `\td_fused_top_tdf9_adjust'.
Finding identical cells in module `\td_fused_top_tdf9_dot_product'.
Finding identical cells in module `\td_fused_top_tdf9_get_next_ijk'.
Finding identical cells in module `\td_fused_top_tdf9_readFilters64'.
Finding identical cells in module `\td_fused_top_tdf9_readInputs'.
Finding identical cells in module `\td_fused_top_tdf9_writeOutputs_unaligned'.
Removed a total of 7 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:262:slice$6048 ($sdff) from module td_fused_top_Block_entry_proc_proc550 (D = 1'x, Q = \ap_CS_fsm, rval = 1'1).
Setting constant 1-bit at position 0 on $auto$ff.cc:262:slice$6220 ($sdff) from module td_fused_top_Block_entry_proc_proc550.
Adding SRST signal on $auto$ff.cc:262:slice$5917 ($sdff) from module td_fused_top_tdf9_get_next_ijk (D = 1'x, Q = \ap_CS_fsm, rval = 1'1).
Setting constant 1-bit at position 0 on $auto$ff.cc:262:slice$6223 ($sdff) from module td_fused_top_tdf9_get_next_ijk.

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1..
Finding unused cells or wires in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0..
Finding unused cells or wires in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0..
Finding unused cells or wires in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0..
Finding unused cells or wires in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0..
Finding unused cells or wires in module $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1..
Finding unused cells or wires in module $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1..
Finding unused cells or wires in module \FPAddSub..
Finding unused cells or wires in module \FPAddSub_AlignModule..
Finding unused cells or wires in module \FPAddSub_AlignShift1..
Finding unused cells or wires in module \FPAddSub_AlignShift2..
Finding unused cells or wires in module \FPAddSub_ExceptionModule..
Finding unused cells or wires in module \FPAddSub_ExecutionModule..
Finding unused cells or wires in module \FPAddSub_NormalizeModule..
Finding unused cells or wires in module \FPAddSub_NormalizeShift1..
Finding unused cells or wires in module \FPAddSub_NormalizeShift2..
Finding unused cells or wires in module \FPAddSub_PrealignModule..
Finding unused cells or wires in module \FPAddSub_RoundModule..
Finding unused cells or wires in module \FPMult_16..
Finding unused cells or wires in module \FPMult_ExecuteModule..
Finding unused cells or wires in module \FPMult_NormalizeModule..
Finding unused cells or wires in module \FPMult_PrepModule..
Finding unused cells or wires in module \FPMult_RoundModule..
Finding unused cells or wires in module \td_fused_top_Block_entry_proc_proc550..
Finding unused cells or wires in module \td_fused_top_ap_hadd_6_full_dsp_16..
Finding unused cells or wires in module \td_fused_top_ap_hmul_3_max_dsp_16..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_fifo_w16_d2_S_x6..
Finding unused cells or wires in module \td_fused_top_fifo_w16_d2_S_x6_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w4_d7_S..
Finding unused cells or wires in module \td_fused_top_fifo_w4_d7_S_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w6_d2_S_x0..
Finding unused cells or wires in module \td_fused_top_fifo_w6_d2_S_x0_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w6_d7_S..
Finding unused cells or wires in module \td_fused_top_fifo_w6_d7_S_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w8_d7_S_x..
Finding unused cells or wires in module \td_fused_top_fifo_w8_d7_S_x_shiftReg..
Finding unused cells or wires in module \td_fused_top_start_for_tdf9_readFilters64_U0..
Finding unused cells or wires in module \td_fused_top_start_for_tdf9_readFilters64_U0_shiftReg..
Finding unused cells or wires in module \td_fused_top_tdf9_accum_1..
Finding unused cells or wires in module \td_fused_top_tdf9_accum_2..
Finding unused cells or wires in module \td_fused_top_tdf9_adjust..
Finding unused cells or wires in module \td_fused_top_tdf9_dot_product..
Finding unused cells or wires in module \td_fused_top_tdf9_get_next_ijk..
Finding unused cells or wires in module \td_fused_top_tdf9_readFilters64..
Finding unused cells or wires in module \td_fused_top_tdf9_readInputs..
Finding unused cells or wires in module \td_fused_top_tdf9_writeOutputs_unaligned..
Removed 4 unused cells and 11 unused wires.
<suppressed ~15 debug messages>

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.
Optimizing module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.
Optimizing module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.
Optimizing module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.
Optimizing module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0.
Optimizing module $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.
Optimizing module $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.
Optimizing module FPAddSub.
Optimizing module FPAddSub_AlignModule.
Optimizing module FPAddSub_AlignShift1.
Optimizing module FPAddSub_AlignShift2.
Optimizing module FPAddSub_ExceptionModule.
Optimizing module FPAddSub_ExecutionModule.
Optimizing module FPAddSub_NormalizeModule.
Optimizing module FPAddSub_NormalizeShift1.
Optimizing module FPAddSub_NormalizeShift2.
Optimizing module FPAddSub_PrealignModule.
Optimizing module FPAddSub_RoundModule.
Optimizing module FPMult_16.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_RoundModule.
Optimizing module td_fused_top_Block_entry_proc_proc550.
<suppressed ~6 debug messages>
Optimizing module td_fused_top_ap_hadd_6_full_dsp_16.
Optimizing module td_fused_top_ap_hmul_3_max_dsp_16.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48462.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore_ram.
Optimizing module td_fused_top_fifo_w16_d2_S_x6.
Optimizing module td_fused_top_fifo_w16_d2_S_x6_shiftReg.
Optimizing module td_fused_top_fifo_w4_d7_S.
Optimizing module td_fused_top_fifo_w4_d7_S_shiftReg.
Optimizing module td_fused_top_fifo_w6_d2_S_x0.
Optimizing module td_fused_top_fifo_w6_d2_S_x0_shiftReg.
Optimizing module td_fused_top_fifo_w6_d7_S.
Optimizing module td_fused_top_fifo_w6_d7_S_shiftReg.
Optimizing module td_fused_top_fifo_w8_d7_S_x.
Optimizing module td_fused_top_fifo_w8_d7_S_x_shiftReg.
Optimizing module td_fused_top_start_for_tdf9_readFilters64_U0.
Optimizing module td_fused_top_start_for_tdf9_readFilters64_U0_shiftReg.
Optimizing module td_fused_top_tdf9_accum_1.
Optimizing module td_fused_top_tdf9_accum_2.
Optimizing module td_fused_top_tdf9_adjust.
Optimizing module td_fused_top_tdf9_dot_product.
Optimizing module td_fused_top_tdf9_get_next_ijk.
<suppressed ~16 debug messages>
Optimizing module td_fused_top_tdf9_readFilters64.
Optimizing module td_fused_top_tdf9_readInputs.
Optimizing module td_fused_top_tdf9_writeOutputs_unaligned.

4.16. Rerunning OPT passes. (Maybe there is more to do..)

4.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_ExceptionModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_ExecutionModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_PrealignModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_ExecuteModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_NormalizeModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_PrepModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_Block_entry_proc_proc550..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_ap_hadd_6_full_dsp_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_ap_hmul_3_max_dsp_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48462..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w16_d2_S_x6..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w16_d2_S_x6_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w4_d7_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w4_d7_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w6_d2_S_x0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w6_d2_S_x0_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w6_d7_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w6_d7_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w8_d7_S_x..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w8_d7_S_x_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_start_for_tdf9_readFilters64_U0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_start_for_tdf9_readFilters64_U0_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf9_accum_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf9_accum_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf9_adjust..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf9_dot_product..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf9_get_next_ijk..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf9_readFilters64..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf9_readInputs..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf9_writeOutputs_unaligned..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~288 debug messages>

4.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.
  Optimizing cells in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.
  Optimizing cells in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.
  Optimizing cells in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.
  Optimizing cells in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0.
  Optimizing cells in module $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.
  Optimizing cells in module $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.
  Optimizing cells in module \FPAddSub.
  Optimizing cells in module \FPAddSub_AlignModule.
  Optimizing cells in module \FPAddSub_AlignShift1.
  Optimizing cells in module \FPAddSub_AlignShift2.
  Optimizing cells in module \FPAddSub_ExceptionModule.
  Optimizing cells in module \FPAddSub_ExecutionModule.
  Optimizing cells in module \FPAddSub_NormalizeModule.
  Optimizing cells in module \FPAddSub_NormalizeShift1.
  Optimizing cells in module \FPAddSub_NormalizeShift2.
  Optimizing cells in module \FPAddSub_PrealignModule.
  Optimizing cells in module \FPAddSub_RoundModule.
  Optimizing cells in module \FPMult_16.
  Optimizing cells in module \FPMult_ExecuteModule.
  Optimizing cells in module \FPMult_NormalizeModule.
  Optimizing cells in module \FPMult_PrepModule.
  Optimizing cells in module \FPMult_RoundModule.
  Optimizing cells in module \td_fused_top_Block_entry_proc_proc550.
  Optimizing cells in module \td_fused_top_ap_hadd_6_full_dsp_16.
  Optimizing cells in module \td_fused_top_ap_hmul_3_max_dsp_16.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore_ram.
  Optimizing cells in module \td_fused_top_fifo_w16_d2_S_x6.
  Optimizing cells in module \td_fused_top_fifo_w16_d2_S_x6_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w4_d7_S.
  Optimizing cells in module \td_fused_top_fifo_w4_d7_S_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w6_d2_S_x0.
  Optimizing cells in module \td_fused_top_fifo_w6_d2_S_x0_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w6_d7_S.
  Optimizing cells in module \td_fused_top_fifo_w6_d7_S_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w8_d7_S_x.
  Optimizing cells in module \td_fused_top_fifo_w8_d7_S_x_shiftReg.
  Optimizing cells in module \td_fused_top_start_for_tdf9_readFilters64_U0.
  Optimizing cells in module \td_fused_top_start_for_tdf9_readFilters64_U0_shiftReg.
  Optimizing cells in module \td_fused_top_tdf9_accum_1.
  Optimizing cells in module \td_fused_top_tdf9_accum_2.
  Optimizing cells in module \td_fused_top_tdf9_adjust.
  Optimizing cells in module \td_fused_top_tdf9_dot_product.
  Optimizing cells in module \td_fused_top_tdf9_get_next_ijk.
  Optimizing cells in module \td_fused_top_tdf9_readFilters64.
  Optimizing cells in module \td_fused_top_tdf9_readInputs.
  Optimizing cells in module \td_fused_top_tdf9_writeOutputs_unaligned.
Performed a total of 0 changes.

4.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Finding identical cells in module `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0'.
Finding identical cells in module `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0'.
Finding identical cells in module `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0'.
Finding identical cells in module `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0'.
Finding identical cells in module `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1'.
Finding identical cells in module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Finding identical cells in module `\FPAddSub'.
Finding identical cells in module `\FPAddSub_AlignModule'.
Finding identical cells in module `\FPAddSub_AlignShift1'.
Finding identical cells in module `\FPAddSub_AlignShift2'.
Finding identical cells in module `\FPAddSub_ExceptionModule'.
Finding identical cells in module `\FPAddSub_ExecutionModule'.
Finding identical cells in module `\FPAddSub_NormalizeModule'.
Finding identical cells in module `\FPAddSub_NormalizeShift1'.
Finding identical cells in module `\FPAddSub_NormalizeShift2'.
Finding identical cells in module `\FPAddSub_PrealignModule'.
Finding identical cells in module `\FPAddSub_RoundModule'.
Finding identical cells in module `\FPMult_16'.
Finding identical cells in module `\FPMult_ExecuteModule'.
Finding identical cells in module `\FPMult_NormalizeModule'.
Finding identical cells in module `\FPMult_PrepModule'.
Finding identical cells in module `\FPMult_RoundModule'.
Finding identical cells in module `\td_fused_top_Block_entry_proc_proc550'.
Finding identical cells in module `\td_fused_top_ap_hadd_6_full_dsp_16'.
Finding identical cells in module `\td_fused_top_ap_hmul_3_max_dsp_16'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x6'.
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x6_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w4_d7_S'.
Finding identical cells in module `\td_fused_top_fifo_w4_d7_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w6_d2_S_x0'.
Finding identical cells in module `\td_fused_top_fifo_w6_d2_S_x0_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w6_d7_S'.
Finding identical cells in module `\td_fused_top_fifo_w6_d7_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w8_d7_S_x'.
Finding identical cells in module `\td_fused_top_fifo_w8_d7_S_x_shiftReg'.
Finding identical cells in module `\td_fused_top_start_for_tdf9_readFilters64_U0'.
Finding identical cells in module `\td_fused_top_start_for_tdf9_readFilters64_U0_shiftReg'.
Finding identical cells in module `\td_fused_top_tdf9_accum_1'.
Finding identical cells in module `\td_fused_top_tdf9_accum_2'.
Finding identical cells in module `\td_fused_top_tdf9_adjust'.
Finding identical cells in module `\td_fused_top_tdf9_dot_product'.
Finding identical cells in module `\td_fused_top_tdf9_get_next_ijk'.
Finding identical cells in module `\td_fused_top_tdf9_readFilters64'.
Finding identical cells in module `\td_fused_top_tdf9_readInputs'.
Finding identical cells in module `\td_fused_top_tdf9_writeOutputs_unaligned'.
Removed a total of 0 cells.

4.20. Executing OPT_DFF pass (perform DFF optimizations).

4.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1..
Finding unused cells or wires in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0..
Finding unused cells or wires in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0..
Finding unused cells or wires in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0..
Finding unused cells or wires in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0..
Finding unused cells or wires in module $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1..
Finding unused cells or wires in module $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1..
Finding unused cells or wires in module \FPAddSub..
Finding unused cells or wires in module \FPAddSub_AlignModule..
Finding unused cells or wires in module \FPAddSub_AlignShift1..
Finding unused cells or wires in module \FPAddSub_AlignShift2..
Finding unused cells or wires in module \FPAddSub_ExceptionModule..
Finding unused cells or wires in module \FPAddSub_ExecutionModule..
Finding unused cells or wires in module \FPAddSub_NormalizeModule..
Finding unused cells or wires in module \FPAddSub_NormalizeShift1..
Finding unused cells or wires in module \FPAddSub_NormalizeShift2..
Finding unused cells or wires in module \FPAddSub_PrealignModule..
Finding unused cells or wires in module \FPAddSub_RoundModule..
Finding unused cells or wires in module \FPMult_16..
Finding unused cells or wires in module \FPMult_ExecuteModule..
Finding unused cells or wires in module \FPMult_NormalizeModule..
Finding unused cells or wires in module \FPMult_PrepModule..
Finding unused cells or wires in module \FPMult_RoundModule..
Finding unused cells or wires in module \td_fused_top_Block_entry_proc_proc550..
Finding unused cells or wires in module \td_fused_top_ap_hadd_6_full_dsp_16..
Finding unused cells or wires in module \td_fused_top_ap_hmul_3_max_dsp_16..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_fifo_w16_d2_S_x6..
Finding unused cells or wires in module \td_fused_top_fifo_w16_d2_S_x6_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w4_d7_S..
Finding unused cells or wires in module \td_fused_top_fifo_w4_d7_S_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w6_d2_S_x0..
Finding unused cells or wires in module \td_fused_top_fifo_w6_d2_S_x0_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w6_d7_S..
Finding unused cells or wires in module \td_fused_top_fifo_w6_d7_S_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w8_d7_S_x..
Finding unused cells or wires in module \td_fused_top_fifo_w8_d7_S_x_shiftReg..
Finding unused cells or wires in module \td_fused_top_start_for_tdf9_readFilters64_U0..
Finding unused cells or wires in module \td_fused_top_start_for_tdf9_readFilters64_U0_shiftReg..
Finding unused cells or wires in module \td_fused_top_tdf9_accum_1..
Finding unused cells or wires in module \td_fused_top_tdf9_accum_2..
Finding unused cells or wires in module \td_fused_top_tdf9_adjust..
Finding unused cells or wires in module \td_fused_top_tdf9_dot_product..
Finding unused cells or wires in module \td_fused_top_tdf9_get_next_ijk..
Finding unused cells or wires in module \td_fused_top_tdf9_readFilters64..
Finding unused cells or wires in module \td_fused_top_tdf9_readInputs..
Finding unused cells or wires in module \td_fused_top_tdf9_writeOutputs_unaligned..
Removed 2 unused cells and 13 unused wires.
<suppressed ~4 debug messages>

4.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.
Optimizing module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.
Optimizing module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.
Optimizing module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.
Optimizing module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0.
Optimizing module $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.
Optimizing module $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.
Optimizing module FPAddSub.
Optimizing module FPAddSub_AlignModule.
Optimizing module FPAddSub_AlignShift1.
Optimizing module FPAddSub_AlignShift2.
Optimizing module FPAddSub_ExceptionModule.
Optimizing module FPAddSub_ExecutionModule.
Optimizing module FPAddSub_NormalizeModule.
Optimizing module FPAddSub_NormalizeShift1.
Optimizing module FPAddSub_NormalizeShift2.
Optimizing module FPAddSub_PrealignModule.
Optimizing module FPAddSub_RoundModule.
Optimizing module FPMult_16.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_RoundModule.
Optimizing module td_fused_top_Block_entry_proc_proc550.
Optimizing module td_fused_top_ap_hadd_6_full_dsp_16.
Optimizing module td_fused_top_ap_hmul_3_max_dsp_16.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48462.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore_ram.
Optimizing module td_fused_top_fifo_w16_d2_S_x6.
Optimizing module td_fused_top_fifo_w16_d2_S_x6_shiftReg.
Optimizing module td_fused_top_fifo_w4_d7_S.
Optimizing module td_fused_top_fifo_w4_d7_S_shiftReg.
Optimizing module td_fused_top_fifo_w6_d2_S_x0.
Optimizing module td_fused_top_fifo_w6_d2_S_x0_shiftReg.
Optimizing module td_fused_top_fifo_w6_d7_S.
Optimizing module td_fused_top_fifo_w6_d7_S_shiftReg.
Optimizing module td_fused_top_fifo_w8_d7_S_x.
Optimizing module td_fused_top_fifo_w8_d7_S_x_shiftReg.
Optimizing module td_fused_top_start_for_tdf9_readFilters64_U0.
Optimizing module td_fused_top_start_for_tdf9_readFilters64_U0_shiftReg.
Optimizing module td_fused_top_tdf9_accum_1.
Optimizing module td_fused_top_tdf9_accum_2.
Optimizing module td_fused_top_tdf9_adjust.
Optimizing module td_fused_top_tdf9_dot_product.
Optimizing module td_fused_top_tdf9_get_next_ijk.
Optimizing module td_fused_top_tdf9_readFilters64.
Optimizing module td_fused_top_tdf9_readInputs.
Optimizing module td_fused_top_tdf9_writeOutputs_unaligned.

4.23. Rerunning OPT passes. (Maybe there is more to do..)

4.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_ExceptionModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_ExecutionModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_PrealignModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_ExecuteModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_NormalizeModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_PrepModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_Block_entry_proc_proc550..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_ap_hadd_6_full_dsp_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_ap_hmul_3_max_dsp_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48462..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w16_d2_S_x6..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w16_d2_S_x6_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w4_d7_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w4_d7_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w6_d2_S_x0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w6_d2_S_x0_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w6_d7_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w6_d7_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w8_d7_S_x..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w8_d7_S_x_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_start_for_tdf9_readFilters64_U0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_start_for_tdf9_readFilters64_U0_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf9_accum_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf9_accum_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf9_adjust..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf9_dot_product..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf9_get_next_ijk..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf9_readFilters64..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf9_readInputs..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf9_writeOutputs_unaligned..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~288 debug messages>

4.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.
  Optimizing cells in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.
  Optimizing cells in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.
  Optimizing cells in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.
  Optimizing cells in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0.
  Optimizing cells in module $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.
  Optimizing cells in module $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.
  Optimizing cells in module \FPAddSub.
  Optimizing cells in module \FPAddSub_AlignModule.
  Optimizing cells in module \FPAddSub_AlignShift1.
  Optimizing cells in module \FPAddSub_AlignShift2.
  Optimizing cells in module \FPAddSub_ExceptionModule.
  Optimizing cells in module \FPAddSub_ExecutionModule.
  Optimizing cells in module \FPAddSub_NormalizeModule.
  Optimizing cells in module \FPAddSub_NormalizeShift1.
  Optimizing cells in module \FPAddSub_NormalizeShift2.
  Optimizing cells in module \FPAddSub_PrealignModule.
  Optimizing cells in module \FPAddSub_RoundModule.
  Optimizing cells in module \FPMult_16.
  Optimizing cells in module \FPMult_ExecuteModule.
  Optimizing cells in module \FPMult_NormalizeModule.
  Optimizing cells in module \FPMult_PrepModule.
  Optimizing cells in module \FPMult_RoundModule.
  Optimizing cells in module \td_fused_top_Block_entry_proc_proc550.
  Optimizing cells in module \td_fused_top_ap_hadd_6_full_dsp_16.
  Optimizing cells in module \td_fused_top_ap_hmul_3_max_dsp_16.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore_ram.
  Optimizing cells in module \td_fused_top_fifo_w16_d2_S_x6.
  Optimizing cells in module \td_fused_top_fifo_w16_d2_S_x6_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w4_d7_S.
  Optimizing cells in module \td_fused_top_fifo_w4_d7_S_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w6_d2_S_x0.
  Optimizing cells in module \td_fused_top_fifo_w6_d2_S_x0_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w6_d7_S.
  Optimizing cells in module \td_fused_top_fifo_w6_d7_S_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w8_d7_S_x.
  Optimizing cells in module \td_fused_top_fifo_w8_d7_S_x_shiftReg.
  Optimizing cells in module \td_fused_top_start_for_tdf9_readFilters64_U0.
  Optimizing cells in module \td_fused_top_start_for_tdf9_readFilters64_U0_shiftReg.
  Optimizing cells in module \td_fused_top_tdf9_accum_1.
  Optimizing cells in module \td_fused_top_tdf9_accum_2.
  Optimizing cells in module \td_fused_top_tdf9_adjust.
  Optimizing cells in module \td_fused_top_tdf9_dot_product.
  Optimizing cells in module \td_fused_top_tdf9_get_next_ijk.
  Optimizing cells in module \td_fused_top_tdf9_readFilters64.
  Optimizing cells in module \td_fused_top_tdf9_readInputs.
  Optimizing cells in module \td_fused_top_tdf9_writeOutputs_unaligned.
Performed a total of 0 changes.

4.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Finding identical cells in module `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0'.
Finding identical cells in module `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0'.
Finding identical cells in module `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0'.
Finding identical cells in module `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0'.
Finding identical cells in module `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1'.
Finding identical cells in module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Finding identical cells in module `\FPAddSub'.
Finding identical cells in module `\FPAddSub_AlignModule'.
Finding identical cells in module `\FPAddSub_AlignShift1'.
Finding identical cells in module `\FPAddSub_AlignShift2'.
Finding identical cells in module `\FPAddSub_ExceptionModule'.
Finding identical cells in module `\FPAddSub_ExecutionModule'.
Finding identical cells in module `\FPAddSub_NormalizeModule'.
Finding identical cells in module `\FPAddSub_NormalizeShift1'.
Finding identical cells in module `\FPAddSub_NormalizeShift2'.
Finding identical cells in module `\FPAddSub_PrealignModule'.
Finding identical cells in module `\FPAddSub_RoundModule'.
Finding identical cells in module `\FPMult_16'.
Finding identical cells in module `\FPMult_ExecuteModule'.
Finding identical cells in module `\FPMult_NormalizeModule'.
Finding identical cells in module `\FPMult_PrepModule'.
Finding identical cells in module `\FPMult_RoundModule'.
Finding identical cells in module `\td_fused_top_Block_entry_proc_proc550'.
Finding identical cells in module `\td_fused_top_ap_hadd_6_full_dsp_16'.
Finding identical cells in module `\td_fused_top_ap_hmul_3_max_dsp_16'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x6'.
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x6_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w4_d7_S'.
Finding identical cells in module `\td_fused_top_fifo_w4_d7_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w6_d2_S_x0'.
Finding identical cells in module `\td_fused_top_fifo_w6_d2_S_x0_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w6_d7_S'.
Finding identical cells in module `\td_fused_top_fifo_w6_d7_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w8_d7_S_x'.
Finding identical cells in module `\td_fused_top_fifo_w8_d7_S_x_shiftReg'.
Finding identical cells in module `\td_fused_top_start_for_tdf9_readFilters64_U0'.
Finding identical cells in module `\td_fused_top_start_for_tdf9_readFilters64_U0_shiftReg'.
Finding identical cells in module `\td_fused_top_tdf9_accum_1'.
Finding identical cells in module `\td_fused_top_tdf9_accum_2'.
Finding identical cells in module `\td_fused_top_tdf9_adjust'.
Finding identical cells in module `\td_fused_top_tdf9_dot_product'.
Finding identical cells in module `\td_fused_top_tdf9_get_next_ijk'.
Finding identical cells in module `\td_fused_top_tdf9_readFilters64'.
Finding identical cells in module `\td_fused_top_tdf9_readInputs'.
Finding identical cells in module `\td_fused_top_tdf9_writeOutputs_unaligned'.
Removed a total of 0 cells.

4.27. Executing OPT_DFF pass (perform DFF optimizations).

4.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1..
Finding unused cells or wires in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0..
Finding unused cells or wires in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0..
Finding unused cells or wires in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0..
Finding unused cells or wires in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0..
Finding unused cells or wires in module $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1..
Finding unused cells or wires in module $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1..
Finding unused cells or wires in module \FPAddSub..
Finding unused cells or wires in module \FPAddSub_AlignModule..
Finding unused cells or wires in module \FPAddSub_AlignShift1..
Finding unused cells or wires in module \FPAddSub_AlignShift2..
Finding unused cells or wires in module \FPAddSub_ExceptionModule..
Finding unused cells or wires in module \FPAddSub_ExecutionModule..
Finding unused cells or wires in module \FPAddSub_NormalizeModule..
Finding unused cells or wires in module \FPAddSub_NormalizeShift1..
Finding unused cells or wires in module \FPAddSub_NormalizeShift2..
Finding unused cells or wires in module \FPAddSub_PrealignModule..
Finding unused cells or wires in module \FPAddSub_RoundModule..
Finding unused cells or wires in module \FPMult_16..
Finding unused cells or wires in module \FPMult_ExecuteModule..
Finding unused cells or wires in module \FPMult_NormalizeModule..
Finding unused cells or wires in module \FPMult_PrepModule..
Finding unused cells or wires in module \FPMult_RoundModule..
Finding unused cells or wires in module \td_fused_top_Block_entry_proc_proc550..
Finding unused cells or wires in module \td_fused_top_ap_hadd_6_full_dsp_16..
Finding unused cells or wires in module \td_fused_top_ap_hmul_3_max_dsp_16..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_fifo_w16_d2_S_x6..
Finding unused cells or wires in module \td_fused_top_fifo_w16_d2_S_x6_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w4_d7_S..
Finding unused cells or wires in module \td_fused_top_fifo_w4_d7_S_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w6_d2_S_x0..
Finding unused cells or wires in module \td_fused_top_fifo_w6_d2_S_x0_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w6_d7_S..
Finding unused cells or wires in module \td_fused_top_fifo_w6_d7_S_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w8_d7_S_x..
Finding unused cells or wires in module \td_fused_top_fifo_w8_d7_S_x_shiftReg..
Finding unused cells or wires in module \td_fused_top_start_for_tdf9_readFilters64_U0..
Finding unused cells or wires in module \td_fused_top_start_for_tdf9_readFilters64_U0_shiftReg..
Finding unused cells or wires in module \td_fused_top_tdf9_accum_1..
Finding unused cells or wires in module \td_fused_top_tdf9_accum_2..
Finding unused cells or wires in module \td_fused_top_tdf9_adjust..
Finding unused cells or wires in module \td_fused_top_tdf9_dot_product..
Finding unused cells or wires in module \td_fused_top_tdf9_get_next_ijk..
Finding unused cells or wires in module \td_fused_top_tdf9_readFilters64..
Finding unused cells or wires in module \td_fused_top_tdf9_readInputs..
Finding unused cells or wires in module \td_fused_top_tdf9_writeOutputs_unaligned..

4.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.
Optimizing module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.
Optimizing module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.
Optimizing module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.
Optimizing module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0.
Optimizing module $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.
Optimizing module $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.
Optimizing module FPAddSub.
Optimizing module FPAddSub_AlignModule.
Optimizing module FPAddSub_AlignShift1.
Optimizing module FPAddSub_AlignShift2.
Optimizing module FPAddSub_ExceptionModule.
Optimizing module FPAddSub_ExecutionModule.
Optimizing module FPAddSub_NormalizeModule.
Optimizing module FPAddSub_NormalizeShift1.
Optimizing module FPAddSub_NormalizeShift2.
Optimizing module FPAddSub_PrealignModule.
Optimizing module FPAddSub_RoundModule.
Optimizing module FPMult_16.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_RoundModule.
Optimizing module td_fused_top_Block_entry_proc_proc550.
Optimizing module td_fused_top_ap_hadd_6_full_dsp_16.
Optimizing module td_fused_top_ap_hmul_3_max_dsp_16.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48462.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore_ram.
Optimizing module td_fused_top_fifo_w16_d2_S_x6.
Optimizing module td_fused_top_fifo_w16_d2_S_x6_shiftReg.
Optimizing module td_fused_top_fifo_w4_d7_S.
Optimizing module td_fused_top_fifo_w4_d7_S_shiftReg.
Optimizing module td_fused_top_fifo_w6_d2_S_x0.
Optimizing module td_fused_top_fifo_w6_d2_S_x0_shiftReg.
Optimizing module td_fused_top_fifo_w6_d7_S.
Optimizing module td_fused_top_fifo_w6_d7_S_shiftReg.
Optimizing module td_fused_top_fifo_w8_d7_S_x.
Optimizing module td_fused_top_fifo_w8_d7_S_x_shiftReg.
Optimizing module td_fused_top_start_for_tdf9_readFilters64_U0.
Optimizing module td_fused_top_start_for_tdf9_readFilters64_U0_shiftReg.
Optimizing module td_fused_top_tdf9_accum_1.
Optimizing module td_fused_top_tdf9_accum_2.
Optimizing module td_fused_top_tdf9_adjust.
Optimizing module td_fused_top_tdf9_dot_product.
Optimizing module td_fused_top_tdf9_get_next_ijk.
Optimizing module td_fused_top_tdf9_readFilters64.
Optimizing module td_fused_top_tdf9_readInputs.
Optimizing module td_fused_top_tdf9_writeOutputs_unaligned.

4.30. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1 ===

   Number of wires:                 19
   Number of wire bits:            169
   Number of public wires:          19
   Number of public wire bits:     169
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $dff                           17
     $dffe                          32
     $mux                           16

=== $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0 ===

   Number of wires:                 99
   Number of wire bits:            349
   Number of public wires:          54
   Number of public wire bits:     285
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 77
     $add                            4
     $and                            4
     $eq                             2
     $logic_and                     10
     $logic_not                      7
     $logic_or                       1
     $mux                          150
     $not                            1
     $reduce_bool                    6
     $reduce_or                      2
     $sdff                           2
     $sdffe                         23
     $sub                            2

=== $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0 ===

   Number of wires:                 99
   Number of wire bits:            389
   Number of public wires:          54
   Number of public wire bits:     325
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 77
     $add                            4
     $and                            4
     $eq                             2
     $logic_and                     10
     $logic_not                      7
     $logic_or                       1
     $mux                          170
     $not                            1
     $reduce_bool                    6
     $reduce_or                      2
     $sdff                           2
     $sdffe                         23
     $sub                            2

=== $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0 ===

   Number of wires:                101
   Number of wire bits:            405
   Number of public wires:          51
   Number of public wire bits:     321
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 82
     $add                            4
     $and                            4
     $eq                             2
     $logic_and                     11
     $logic_not                      9
     $logic_or                       1
     $mux                          184
     $not                            1
     $reduce_bool                    8
     $reduce_or                      2
     $sdff                           2
     $sdffe                         40
     $sub                            2

=== $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0 ===

   Number of wires:                 55
   Number of wire bits:            150
   Number of public wires:          28
   Number of public wire bits:     119
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 36
     $add                            4
     $and                            4
     $eq                             2
     $logic_and                      7
     $logic_not                      5
     $logic_or                       1
     $mux                            8
     $reduce_bool                    4
     $reduce_or                      2
     $sdffe                          6
     $sub                            2

=== $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1 ===

   Number of wires:                 19
   Number of wire bits:            169
   Number of public wires:          19
   Number of public wire bits:     169
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $dff                           17
     $dffe                          32
     $mux                           16

=== $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1 ===

   Number of wires:                 19
   Number of wire bits:            169
   Number of public wires:          19
   Number of public wire bits:     169
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $dff                           17
     $dffe                          32
     $mux                           16

=== FPAddSub ===

   Number of wires:                 45
   Number of wire bits:            591
   Number of public wires:          45
   Number of public wire bits:     591
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $mux                          338

=== FPAddSub_AlignModule ===

   Number of wires:                  8
   Number of wire bits:             71
   Number of public wires:           8
   Number of public wire bits:      71
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $lt                            15
     $mux                           30

=== FPAddSub_AlignShift1 ===

   Number of wires:                 12
   Number of wire bits:             74
   Number of public wires:           6
   Number of public wire bits:      68
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     $eq                             6
     $logic_not                      2
     $mux                           11
     $pmux                          11
     $reduce_or                      5

=== FPAddSub_AlignShift2 ===

   Number of wires:                 11
   Number of wire bits:             63
   Number of public wires:           5
   Number of public wire bits:      57
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 17
     $eq                             6
     $logic_not                      2
     $pmux                          11
     $reduce_or                      5

=== FPAddSub_ExceptionModule ===

   Number of wires:                 23
   Number of wire bits:             61
   Number of public wires:          13
   Number of public wire bits:      51
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $and                            4
     $logic_not                      1
     $not                            2
     $or                             5
     $reduce_and                     5
     $reduce_or                      8

=== FPAddSub_ExecutionModule ===

   Number of wires:                 12
   Number of wire bits:             79
   Number of public wires:           9
   Number of public wire bits:      44
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $add                           17
     $mux                           18
     $sub                           17
     $xor                            2

=== FPAddSub_NormalizeModule ===

   Number of wires:                 16
   Number of wire bits:            116
   Number of public wires:           4
   Number of public wire bits:      56
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $mux                           82

=== FPAddSub_NormalizeShift1 ===

   Number of wires:                 19
   Number of wire bits:            152
   Number of public wires:           7
   Number of public wire bits:     140
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 20
     $eq                            12
     $logic_not                      4
     $pmux                          34
     $reduce_or                      8

=== FPAddSub_NormalizeShift2 ===

   Number of wires:                 14
   Number of wire bits:             62
   Number of public wires:          13
   Number of public wire bits:      61
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $add                            6
     $logic_not                      1
     $mux                            6
     $reduce_or                     21
     $sub                            6

=== FPAddSub_PrealignModule ===

   Number of wires:                 30
   Number of wire bits:            295
   Number of public wires:          16
   Number of public wire bits:      95
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $add                          128
     $and                            4
     $logic_not                      2
     $not                           64
     $or                             3
     $reduce_and                    10
     $reduce_or                     20

=== FPAddSub_RoundModule ===

   Number of wires:                 35
   Number of wire bits:            124
   Number of public wires:          19
   Number of public wire bits:      72
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 22
     $add                           38
     $and                            7
     $mux                           18
     $not                            2
     $or                             5
     $xor                            2

=== FPMult_16 ===

   Number of wires:                 27
   Number of wire bits:            348
   Number of public wires:          27
   Number of public wire bits:     348
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $mux                          165

=== FPMult_ExecuteModule ===

   Number of wires:                 15
   Number of wire bits:            103
   Number of public wires:          12
   Number of public wire bits:      95
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $add                           12
     $and                            1
     $mux                           10
     $or                             1
     $reduce_or                     10
     $xor                            1

=== FPMult_NormalizeModule ===

   Number of wires:                  8
   Number of wire bits:            114
   Number of public wires:           6
   Number of public wire bits:      50
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $sub                           64

=== FPMult_PrepModule ===

   Number of wires:                 23
   Number of wire bits:             86
   Number of public wires:          14
   Number of public wire bits:      77
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $and                            4
     $logic_not                      2
     $mul                           22
     $or                             3
     $reduce_and                    10
     $reduce_or                     20

=== FPMult_RoundModule ===

   Number of wires:                 12
   Number of wire bits:             90
   Number of public wires:          12
   Number of public wire bits:      90
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $mux                           28

=== td_fused_top_Block_entry_proc_proc550 ===

   Number of wires:                 16
   Number of wire bits:             61
   Number of public wires:          14
   Number of public wire bits:      59
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $mux                           19
     $not                            1
     $or                             1
     $reduce_or                      2
     $sdff                          17

=== td_fused_top_ap_hadd_6_full_dsp_16 ===

   Number of wires:                 12
   Number of wire bits:            117
   Number of public wires:          12
   Number of public wire bits:     117
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe                          48

=== td_fused_top_ap_hmul_3_max_dsp_16 ===

   Number of wires:                 12
   Number of wire bits:            117
   Number of public wires:          12
   Number of public wire bits:     117
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe                          48

=== td_fused_top_dataflow_in_loop_TOP_LOOP48462 ===

   Number of wires:                278
   Number of wire bits:           1726
   Number of public wires:         253
   Number of public wire bits:    1701
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 57
     $and                           20
     $not                            9
     $or                             2
     $reduce_or                      2
     $sdff                           2

=== td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore ===

   Number of wires:                 11
   Number of wire bits:             60
   Number of public wires:          11
   Number of public wire bits:      60
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1

=== td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore_ram ===

   Number of wires:                 23
   Number of wire bits:            215
   Number of public wires:          10
   Number of public wire bits:      59
   Number of memories:               1
   Number of memory bits:          128
   Number of processes:              0
   Number of cells:                 16
     $dffe                          16
     $mux                           80

=== td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore ===

   Number of wires:                 11
   Number of wire bits:             70
   Number of public wires:          11
   Number of public wire bits:      70
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1

=== td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore_ram ===

   Number of wires:                 23
   Number of wire bits:            245
   Number of public wires:          10
   Number of public wire bits:      69
   Number of memories:               1
   Number of memory bits:         4096
   Number of processes:              0
   Number of cells:                 16
     $dffe                          16
     $mux                          100

=== td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore ===

   Number of wires:                 10
   Number of wire bits:             69
   Number of public wires:          10
   Number of public wire bits:      69
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1

=== td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore_ram ===

   Number of wires:                 17
   Number of wire bits:            180
   Number of public wires:           9
   Number of public wire bits:      68
   Number of memories:               1
   Number of memory bits:         4096
   Number of processes:              0
   Number of cells:                 11
     $dffe                          32
     $mux                           50

=== td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore ===

   Number of wires:                 12
   Number of wire bits:             88
   Number of public wires:          12
   Number of public wire bits:      88
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1

=== td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore_ram ===

   Number of wires:                 25
   Number of wire bits:            283
   Number of public wires:          11
   Number of public wire bits:      87
   Number of memories:               1
   Number of memory bits:         8192
   Number of processes:              0
   Number of cells:                 18
     $dffe                          32
     $mux                          104

=== td_fused_top_fifo_w16_d2_S_x6 ===

   Number of wires:                 45
   Number of wire bits:            172
   Number of public wires:          17
   Number of public wire bits:      78
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 34
     $add                            2
     $and                           68
     $eq                            64
     $logic_and                      2
     $logic_not                     66
     $mux                            8
     $ne                             2
     $not                            2
     $or                             2
     $reduce_and                     4
     $reduce_bool                    2
     $reduce_or                      2
     $sdffe                          4
     $sub                            2

=== td_fused_top_fifo_w16_d2_S_x6_shiftReg ===

   Number of wires:                  8
   Number of wire bits:             68
   Number of public wires:           7
   Number of public wire bits:      67
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe                          32
     $not                            1
     $pmux                          16

=== td_fused_top_fifo_w4_d7_S ===

   Number of wires:                 46
   Number of wire bits:            137
   Number of public wires:          17
   Number of public wire bits:      34
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 35
     $add                            4
     $and                           68
     $eq                            68
     $logic_and                      2
     $logic_not                     68
     $mux                           14
     $ne                             2
     $not                            2
     $or                             2
     $reduce_and                     4
     $reduce_bool                    2
     $reduce_or                      2
     $sdffe                          6
     $sub                            4

=== td_fused_top_fifo_w4_d7_S_shiftReg ===

   Number of wires:                 18
   Number of wire bits:             47
   Number of public wires:          12
   Number of public wire bits:      41
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $dffe                          28
     $eq                            15
     $logic_not                      3
     $pmux                           4

=== td_fused_top_fifo_w6_d2_S_x0 ===

   Number of wires:                 45
   Number of wire bits:            132
   Number of public wires:          17
   Number of public wire bits:      38
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 34
     $add                            2
     $and                           68
     $eq                            64
     $logic_and                      2
     $logic_not                     66
     $mux                            8
     $ne                             2
     $not                            2
     $or                             2
     $reduce_and                     4
     $reduce_bool                    2
     $reduce_or                      2
     $sdffe                          4
     $sub                            2

=== td_fused_top_fifo_w6_d2_S_x0_shiftReg ===

   Number of wires:                  8
   Number of wire bits:             28
   Number of public wires:           7
   Number of public wire bits:      27
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe                          12
     $not                            1
     $pmux                           6

=== td_fused_top_fifo_w6_d7_S ===

   Number of wires:                 46
   Number of wire bits:            145
   Number of public wires:          17
   Number of public wire bits:      42
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 35
     $add                            4
     $and                           68
     $eq                            68
     $logic_and                      2
     $logic_not                     68
     $mux                           14
     $ne                             2
     $not                            2
     $or                             2
     $reduce_and                     4
     $reduce_bool                    2
     $reduce_or                      2
     $sdffe                          6
     $sub                            4

=== td_fused_top_fifo_w6_d7_S_shiftReg ===

   Number of wires:                 18
   Number of wire bits:             65
   Number of public wires:          12
   Number of public wire bits:      59
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $dffe                          42
     $eq                            15
     $logic_not                      3
     $pmux                           6

=== td_fused_top_fifo_w8_d7_S_x ===

   Number of wires:                 46
   Number of wire bits:            153
   Number of public wires:          17
   Number of public wire bits:      50
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 35
     $add                            4
     $and                           68
     $eq                            68
     $logic_and                      2
     $logic_not                     68
     $mux                           14
     $ne                             2
     $not                            2
     $or                             2
     $reduce_and                     4
     $reduce_bool                    2
     $reduce_or                      2
     $sdffe                          6
     $sub                            4

=== td_fused_top_fifo_w8_d7_S_x_shiftReg ===

   Number of wires:                 18
   Number of wire bits:             83
   Number of public wires:          12
   Number of public wire bits:      77
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $dffe                          56
     $eq                            15
     $logic_not                      3
     $pmux                           8

=== td_fused_top_start_for_tdf9_readFilters64_U0 ===

   Number of wires:                 45
   Number of wire bits:            112
   Number of public wires:          17
   Number of public wire bits:      18
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 34
     $add                            2
     $and                           68
     $eq                            64
     $logic_and                      2
     $logic_not                     66
     $mux                            8
     $ne                             2
     $not                            2
     $or                             2
     $reduce_and                     4
     $reduce_bool                    2
     $reduce_or                      2
     $sdffe                          4
     $sub                            2

=== td_fused_top_start_for_tdf9_readFilters64_U0_shiftReg ===

   Number of wires:                  8
   Number of wire bits:              8
   Number of public wires:           7
   Number of public wire bits:       7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe                           2
     $not                            1
     $pmux                           1

=== td_fused_top_tdf9_accum_1 ===

   Number of wires:                243
   Number of wire bits:           1953
   Number of public wires:         139
   Number of public wire bits:    1437
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                166
     $add                           13
     $and                           33
     $dffe                         284
     $eq                           136
     $logic_not                      3
     $mux                          611
     $not                           11
     $or                            64
     $pmux                          11
     $reduce_bool                    4
     $reduce_or                      4
     $sdff                          12
     $sdffe                          6

=== td_fused_top_tdf9_accum_2 ===

   Number of wires:                 50
   Number of wire bits:            254
   Number of public wires:          30
   Number of public wire bits:     214
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 37
     $add                            4
     $and                            3
     $dffe                          20
     $eq                           125
     $mux                           43
     $not                            2
     $or                             1
     $pmux                          11
     $reduce_or                      2
     $sdff                          28
     $sdffe                         20

=== td_fused_top_tdf9_adjust ===

   Number of wires:                 75
   Number of wire bits:            501
   Number of public wires:          44
   Number of public wire bits:     448
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 49
     $and                            2
     $dffe                          96
     $eq                           529
     $mux                           43
     $not                            3
     $or                             2
     $pmux                          23
     $reduce_or                      2
     $sdff                          24

=== td_fused_top_tdf9_dot_product ===

   Number of wires:                103
   Number of wire bits:            775
   Number of public wires:          66
   Number of public wire bits:     716
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 77
     $add                            9
     $and                           13
     $dff                           50
     $dffe                          77
     $eq                            18
     $mux                           36
     $not                           10
     $or                             2
     $pmux                           3
     $reduce_bool                    2
     $reduce_or                      4
     $sdff                          11
     $sdffe                          1

=== td_fused_top_tdf9_get_next_ijk ===

   Number of wires:                 74
   Number of wire bits:            269
   Number of public wires:          42
   Number of public wire bits:     207
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 52
     $add                           48
     $and                            8
     $dffe                          32
     $eq                            48
     $mux                           76
     $not                            9
     $or                             6
     $reduce_bool                    2
     $reduce_or                      2
     $sdff                           1
     $sdffce                        16
     $sdffe                          1

=== td_fused_top_tdf9_readFilters64 ===

   Number of wires:                 70
   Number of wire bits:            359
   Number of public wires:          44
   Number of public wire bits:     313
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 48
     $add                           23
     $and                            8
     $dffe                          25
     $eq                            18
     $mux                           43
     $not                            5
     $or                             2
     $pmux                           3
     $reduce_bool                    2
     $reduce_or                      4
     $sdff                           5
     $sdffe                          1

=== td_fused_top_tdf9_readInputs ===

   Number of wires:                160
   Number of wire bits:           1127
   Number of public wires:         102
   Number of public wire bits:     953
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                102
     $add                           19
     $and                           15
     $dffe                          59
     $eq                            34
     $gt                            32
     $mux                          207
     $not                           10
     $or                            32
     $pmux                           5
     $reduce_bool                    4
     $reduce_or                      4
     $sdff                           6
     $sdffce                        64
     $sdffe                          2
     $sub                            9

=== td_fused_top_tdf9_writeOutputs_unaligned ===

   Number of wires:                 82
   Number of wire bits:            524
   Number of public wires:          52
   Number of public wire bits:     493
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 55
     $add                           52
     $and                           13
     $dffe                          73
     $eq                            42
     $logic_not                      2
     $mux                            9
     $not                            5
     $or                             3
     $pmux                           2
     $reduce_or                      2
     $sdff                           3
     $sdffce                        32
     $sdffe                         16
     $sub                            8

=== design hierarchy ===

   td_fused_top_dataflow_in_loop_TOP_LOOP48462      1
     $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0      0
       td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore      0
         td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore_ram      0
     $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0      0
       td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore      0
         td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore_ram      0
     $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0      0
       td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore      0
         td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore_ram      0
     $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0      0
       td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore      0
         td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore_ram      0
     td_fused_top_Block_entry_proc_proc550      0
     td_fused_top_fifo_w16_d2_S_x6      0
       td_fused_top_fifo_w16_d2_S_x6_shiftReg      0
     td_fused_top_fifo_w4_d7_S       0
       td_fused_top_fifo_w4_d7_S_shiftReg      0
     td_fused_top_fifo_w6_d2_S_x0      0
       td_fused_top_fifo_w6_d2_S_x0_shiftReg      0
     td_fused_top_fifo_w6_d7_S       0
       td_fused_top_fifo_w6_d7_S_shiftReg      0
     td_fused_top_fifo_w8_d7_S_x      0
       td_fused_top_fifo_w8_d7_S_x_shiftReg      0
     td_fused_top_start_for_tdf9_readFilters64_U0      0
       td_fused_top_start_for_tdf9_readFilters64_U0_shiftReg      0
     td_fused_top_tdf9_accum_1       0
       $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      0
         td_fused_top_ap_hadd_6_full_dsp_16      0
           FPAddSub                  0
             FPAddSub_AlignModule      0
             FPAddSub_AlignShift1      0
             FPAddSub_AlignShift2      0
             FPAddSub_ExceptionModule      0
             FPAddSub_ExecutionModule      0
             FPAddSub_NormalizeModule      0
             FPAddSub_NormalizeShift1      0
             FPAddSub_NormalizeShift2      0
             FPAddSub_PrealignModule      0
             FPAddSub_RoundModule      0
     td_fused_top_tdf9_accum_2       0
       $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      0
         td_fused_top_ap_hadd_6_full_dsp_16      0
           FPAddSub                  0
             FPAddSub_AlignModule      0
             FPAddSub_AlignShift1      0
             FPAddSub_AlignShift2      0
             FPAddSub_ExceptionModule      0
             FPAddSub_ExecutionModule      0
             FPAddSub_NormalizeModule      0
             FPAddSub_NormalizeShift1      0
             FPAddSub_NormalizeShift2      0
             FPAddSub_PrealignModule      0
             FPAddSub_RoundModule      0
     td_fused_top_tdf9_adjust        0
       $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1      0
         td_fused_top_ap_hmul_3_max_dsp_16      0
           FPMult_16                 0
             FPMult_ExecuteModule      0
             FPMult_NormalizeModule      0
             FPMult_PrepModule       0
             FPMult_RoundModule      0
       $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1      0
         td_fused_top_ap_hadd_6_full_dsp_16      0
           FPAddSub                  0
             FPAddSub_AlignModule      0
             FPAddSub_AlignShift1      0
             FPAddSub_AlignShift2      0
             FPAddSub_ExceptionModule      0
             FPAddSub_ExecutionModule      0
             FPAddSub_NormalizeModule      0
             FPAddSub_NormalizeShift1      0
             FPAddSub_NormalizeShift2      0
             FPAddSub_PrealignModule      0
             FPAddSub_RoundModule      0
       $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      0
         td_fused_top_ap_hadd_6_full_dsp_16      0
           FPAddSub                  0
             FPAddSub_AlignModule      0
             FPAddSub_AlignShift1      0
             FPAddSub_AlignShift2      0
             FPAddSub_ExceptionModule      0
             FPAddSub_ExecutionModule      0
             FPAddSub_NormalizeModule      0
             FPAddSub_NormalizeShift1      0
             FPAddSub_NormalizeShift2      0
             FPAddSub_PrealignModule      0
             FPAddSub_RoundModule      0
     td_fused_top_tdf9_dot_product      0
       $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1      0
         td_fused_top_ap_hmul_3_max_dsp_16      0
           FPMult_16                 0
             FPMult_ExecuteModule      0
             FPMult_NormalizeModule      0
             FPMult_PrepModule       0
             FPMult_RoundModule      0
     td_fused_top_tdf9_get_next_ijk      0
     td_fused_top_tdf9_readFilters64      0
     td_fused_top_tdf9_readInputs      0
     td_fused_top_tdf9_writeOutputs_unaligned      0

   Number of wires:                278
   Number of wire bits:           1726
   Number of public wires:         253
   Number of public wire bits:    1701
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 57
     $and                           20
     $not                            9
     $or                             2
     $reduce_or                      2
     $sdff                           2

Warnings: 33 unique messages, 33 total
End of script. Logfile hash: 05ae78951d, CPU: user 2.04s system 0.02s, MEM: 53.33 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 24% 6x opt_expr (0 sec), 18% 2x read_verilog (0 sec), ...
