#! /usr/local/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x556ad5a5d2c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x556ad5a5ca20 .scope module, "spi_tb" "spi_tb" 3 4;
 .timescale -9 -12;
v0x556ad5aaa860_0 .var "axiid", 16 0;
v0x556ad5aaa940_0 .var "axiiv", 0 0;
v0x556ad5aaaa10_0 .var "clk", 0 0;
v0x556ad5aaab10_0 .var "rst", 0 0;
v0x556ad5aaabe0_0 .var "spi_din", 0 0;
S_0x556ad5a4a590 .scope module, "spi_inst" "spi_controller" 3 18, 4 4 0, S_0x556ad5a5ca20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "axiiv";
    .port_info 3 /INPUT 17 "axiid";
    .port_info 4 /OUTPUT 1 "axiov";
    .port_info 5 /OUTPUT 17 "axiod";
    .port_info 6 /OUTPUT 1 "axiready";
    .port_info 7 /OUTPUT 1 "spi_cs_n";
    .port_info 8 /OUTPUT 1 "spi_clk";
    .port_info 9 /OUTPUT 1 "spi_dout";
    .port_info 10 /INPUT 1 "spi_din";
P_0x556ad5a85400 .param/l "CLOCK_DIVISION" 0 4 4, +C4<00000000000000000000000001100100>;
P_0x556ad5a85440 .param/l "CLOCK_DIVISION_COUNT_MAX" 1 4 26, +C4<000000000000000000000000000110001>;
P_0x556ad5a85480 .param/l "STATE_IDLE" 1 4 32, C4<0001>;
P_0x556ad5a854c0 .param/l "STATE_RECEIVE" 1 4 33, C4<0010>;
P_0x556ad5a85500 .param/l "STATE_TRANSMIT" 1 4 34, C4<0100>;
P_0x556ad5a85540 .param/l "STATE_WAIT" 1 4 35, C4<1000>;
P_0x556ad5a85580 .param/l "TRANSACTION_LENGTH_BITS" 0 4 4, +C4<00000000000000000000000000010001>;
v0x556ad5a72680_0 .net "axiid", 16 0, v0x556ad5aaa860_0;  1 drivers
v0x556ad5aa99a0_0 .net "axiiv", 0 0, v0x556ad5aaa940_0;  1 drivers
v0x556ad5aa9a60_0 .var "axiod", 16 0;
v0x556ad5aa9b50_0 .var "axiov", 0 0;
v0x556ad5aa9c10_0 .var "axiready", 0 0;
v0x556ad5aa9d20_0 .var "bits_counter", 4 0;
v0x556ad5aa9e00_0 .net "clk", 0 0, v0x556ad5aaaa10_0;  1 drivers
v0x556ad5aa9ec0_0 .var "clock_divider", 6 0;
v0x556ad5aa9fa0_0 .var "data_to_send", 16 0;
v0x556ad5aaa080_0 .net "rst", 0 0, v0x556ad5aaab10_0;  1 drivers
v0x556ad5aaa140_0 .var "spi_clk", 0 0;
v0x556ad5aaa200_0 .var "spi_cs_n", 0 0;
v0x556ad5aaa2c0_0 .net "spi_din", 0 0, v0x556ad5aaabe0_0;  1 drivers
v0x556ad5aaa380_0 .var "spi_din_buffer_1", 0 0;
v0x556ad5aaa440_0 .var "spi_din_buffered", 0 0;
v0x556ad5aaa500_0 .var "spi_dout", 0 0;
v0x556ad5aaa5c0_0 .var "state", 3 0;
E_0x556ad5a88250 .event posedge, v0x556ad5aa9e00_0;
    .scope S_0x556ad5a4a590;
T_0 ;
    %wait E_0x556ad5a88250;
    %load/vec4 v0x556ad5aaa2c0_0;
    %assign/vec4 v0x556ad5aaa380_0, 0;
    %load/vec4 v0x556ad5aaa380_0;
    %assign/vec4 v0x556ad5aaa440_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x556ad5a4a590;
T_1 ;
    %wait E_0x556ad5a88250;
    %load/vec4 v0x556ad5aaa080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x556ad5aa9ec0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x556ad5aa9d20_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x556ad5aaa5c0_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x556ad5aa9a60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556ad5aa9b50_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x556ad5aaa5c0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x556ad5aaa5c0_0, 0;
    %jmp T_1.7;
T_1.2 ;
    %load/vec4 v0x556ad5aa99a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556ad5aaa200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556ad5aa9c10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556ad5aaa140_0, 0;
    %load/vec4 v0x556ad5a72680_0;
    %pad/u 1;
    %assign/vec4 v0x556ad5aaa500_0, 0;
    %load/vec4 v0x556ad5a72680_0;
    %assign/vec4 v0x556ad5aa9fa0_0, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x556ad5aa9d20_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x556ad5aa9ec0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x556ad5aaa5c0_0, 0;
    %jmp T_1.9;
T_1.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556ad5aaa200_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556ad5aa9c10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556ad5aaa140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556ad5aaa500_0, 0;
T_1.9 ;
    %jmp T_1.7;
T_1.3 ;
    %load/vec4 v0x556ad5aa9ec0_0;
    %pad/u 33;
    %cmpi/e 49, 0, 33;
    %jmp/0xz  T_1.10, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556ad5aaa140_0, 0;
    %load/vec4 v0x556ad5aa9a60_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x556ad5aaa440_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x556ad5aa9a60_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x556ad5aa9ec0_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x556ad5aaa5c0_0, 0;
    %jmp T_1.11;
T_1.10 ;
    %load/vec4 v0x556ad5aa9ec0_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x556ad5aa9ec0_0, 0;
T_1.11 ;
    %jmp T_1.7;
T_1.4 ;
    %load/vec4 v0x556ad5aa9d20_0;
    %pad/u 32;
    %cmpi/e 17, 0, 32;
    %jmp/0xz  T_1.12, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556ad5aaa200_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556ad5aa9b50_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x556ad5aaa5c0_0, 0;
    %jmp T_1.13;
T_1.12 ;
    %load/vec4 v0x556ad5aa9ec0_0;
    %pad/u 33;
    %cmpi/e 49, 0, 33;
    %jmp/0xz  T_1.14, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556ad5aaa140_0, 0;
    %load/vec4 v0x556ad5aa9fa0_0;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v0x556ad5aa9d20_0;
    %pad/u 32;
    %sub;
    %part/u 1;
    %assign/vec4 v0x556ad5aaa500_0, 0;
    %load/vec4 v0x556ad5aa9d20_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x556ad5aa9d20_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x556ad5aa9ec0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x556ad5aaa5c0_0, 0;
    %jmp T_1.15;
T_1.14 ;
    %load/vec4 v0x556ad5aa9ec0_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x556ad5aa9ec0_0, 0;
T_1.15 ;
T_1.13 ;
    %jmp T_1.7;
T_1.5 ;
    %load/vec4 v0x556ad5aa9ec0_0;
    %pad/u 32;
    %cmpi/e 100, 0, 32;
    %jmp/0xz  T_1.16, 4;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x556ad5aaa5c0_0, 0;
    %jmp T_1.17;
T_1.16 ;
    %load/vec4 v0x556ad5aa9ec0_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x556ad5aa9ec0_0, 0;
T_1.17 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556ad5aa9b50_0, 0;
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x556ad5a5ca20;
T_2 ;
    %delay 5000, 0;
    %load/vec4 v0x556ad5aaaa10_0;
    %inv;
    %store/vec4 v0x556ad5aaaa10_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x556ad5a5ca20;
T_3 ;
    %vpi_call/w 3 30 "$dumpfile", "spi.vcd" {0 0 0};
    %vpi_call/w 3 31 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x556ad5a5ca20 {0 0 0};
    %vpi_call/w 3 32 "$display", "Starting sim..." {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556ad5aaaa10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556ad5aaab10_0, 0, 1;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x556ad5aaa860_0, 0, 17;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556ad5aaa940_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556ad5aaab10_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556ad5aaab10_0, 0, 1;
    %pushi/vec4 87381, 0, 17;
    %store/vec4 v0x556ad5aaa860_0, 0, 17;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556ad5aaa940_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556ad5aaa940_0, 0, 1;
    %delay 1485000, 0;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x556ad5aaabe0_0, 0, 1;
    %delay 500000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556ad5aaabe0_0, 0, 1;
    %delay 100000000, 0;
    %vpi_call/w 3 55 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "sim/spi_tb.sv";
    "src/spi_controller.sv";
