module module_0 (
    output id_1,
    input logic id_2,
    input [id_1 : id_2] id_3,
    output logic [id_3[id_2[id_1]] : id_2] id_4,
    output id_5,
    output logic id_6
);
  id_7 id_8 (
      .id_4(id_5),
      .id_6(id_4),
      .id_5(id_2),
      .id_1((id_3) && id_1),
      .id_4(id_6),
      .id_5(1),
      .id_5(id_4),
      .id_2(id_5),
      .id_5(id_2)
  );
  id_9 id_10 (
      .id_2(id_5),
      .id_5(id_1),
      .id_8(id_6),
      .id_2(id_6)
  );
  id_11 id_12 (
      .id_4 (id_6),
      .id_10(id_2)
  );
endmodule
module module_1 (
    input id_1,
    output logic id_2,
    output [id_1 : id_2] id_3,
    input logic id_4,
    input logic id_5,
    output logic [id_1 : 1] id_6,
    output logic [id_3 : id_3] id_7,
    input id_8,
    output logic id_9,
    input id_10,
    output logic id_11,
    input logic id_12,
    output logic [id_1 : id_4] id_13,
    inout id_14,
    output logic id_15,
    input id_16
);
  id_17 id_18 (
      .id_11(id_14),
      .id_4 (id_7)
  );
  assign id_8[id_15] = id_6;
endmodule
