 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 50
        -capacitance
Design : lsu
Version: T-2022.03-SP3
Date   : Thu Jun  8 16:26:17 2023
****************************************

Operating Conditions: slow   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: inst_i[3] (input port clocked by clk_i)
  Endpoint: dmem_wmask_o[2]
            (output port clocked by clk_i)
  Path Group: Feedthroughs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  inst_i[3] (in)                                     0.02       0.12 f
  inst_i[3] (net)                1         1.80      0.00       0.12 f
  U155/ZN (NOR2_X1)                                  0.12       0.23 r
  n94 (net)                      1         1.91      0.00       0.23 r
  U156/ZN (NAND3_X1)                                 0.08       0.31 f
  n95 (net)                      1         1.79      0.00       0.31 f
  U157/ZN (NOR3_X1)                                  0.32       0.63 r
  N34 (net)                      3         5.39      0.00       0.63 r
  U158/ZN (NAND2_X1)                                 0.30       0.93 f
  dmem_csb_write_o (net)         4        33.62      0.00       0.93 f
  U143/ZN (INV_X1)                                   0.12       1.05 r
  n99 (net)                      1         1.92      0.00       1.05 r
  U168/ZN (OAI21_X1)                                 0.08       1.13 f
  n101 (net)                     2         3.56      0.00       1.13 f
  U170/ZN (OAI22_X1)                                 0.12       1.25 r
  n102 (net)                     1         1.95      0.00       1.25 r
  U144/ZN (INV_X1)                                   0.05       1.30 f
  n103 (net)                     1         1.66      0.00       1.30 f
  U171/ZN (AOI221_X1)                                0.20       1.50 r
  n104 (net)                     1         1.91      0.00       1.50 r
  U172/ZN (OAI211_X1)                                0.19       1.69 f
  n132 (net)                     3         8.75      0.00       1.69 f
  U136/ZN (AOI211_X2)                                0.66       2.35 r
  dmem_wmask_o[3] (net)          2        26.15      0.00       2.35 r
  U173/Z (CLKBUF_X1)                                 0.42       2.77 r
  dmem_wmask_o[2] (net)          1        25.00      0.00       2.77 r
  dmem_wmask_o[2] (out)                              0.16       2.93 r
  data arrival time                                             2.93

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -2.93
  ---------------------------------------------------------------------
  slack (MET)                                                   6.92


  Startpoint: inst_i[3] (input port clocked by clk_i)
  Endpoint: dmem_wmask_o[0]
            (output port clocked by clk_i)
  Path Group: Feedthroughs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  inst_i[3] (in)                                     0.02       0.12 f
  inst_i[3] (net)                1         1.80      0.00       0.12 f
  U155/ZN (NOR2_X1)                                  0.12       0.23 r
  n94 (net)                      1         1.91      0.00       0.23 r
  U156/ZN (NAND3_X1)                                 0.08       0.31 f
  n95 (net)                      1         1.79      0.00       0.31 f
  U157/ZN (NOR3_X1)                                  0.32       0.63 r
  N34 (net)                      3         5.39      0.00       0.63 r
  U158/ZN (NAND2_X1)                                 0.30       0.93 f
  dmem_csb_write_o (net)         4        33.62      0.00       0.93 f
  U143/ZN (INV_X1)                                   0.12       1.05 r
  n99 (net)                      1         1.92      0.00       1.05 r
  U168/ZN (OAI21_X1)                                 0.08       1.13 f
  n101 (net)                     2         3.56      0.00       1.13 f
  U170/ZN (OAI22_X1)                                 0.12       1.25 r
  n102 (net)                     1         1.95      0.00       1.25 r
  U144/ZN (INV_X1)                                   0.05       1.30 f
  n103 (net)                     1         1.66      0.00       1.30 f
  U171/ZN (AOI221_X1)                                0.20       1.50 r
  n104 (net)                     1         1.91      0.00       1.50 r
  U172/ZN (OAI211_X1)                                0.19       1.69 f
  n132 (net)                     3         8.75      0.00       1.69 f
  U135/ZN (NOR3_X2)                                  0.61       2.30 r
  dmem_wmask_o[1] (net)          2        26.15      0.00       2.30 r
  U174/Z (CLKBUF_X1)                                 0.42       2.71 r
  dmem_wmask_o[0] (net)          1        25.00      0.00       2.71 r
  dmem_wmask_o[0] (out)                              0.16       2.87 r
  data arrival time                                             2.87

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -2.87
  ---------------------------------------------------------------------
  slack (MET)                                                   6.98


  Startpoint: rs1_value_i[0]
              (input port clocked by clk_i)
  Endpoint: dmem_waddr_o[5]
            (output port clocked by clk_i)
  Path Group: Feedthroughs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  rs1_value_i[0] (in)                                0.04       0.14 f
  rs1_value_i[0] (net)           3         4.85      0.00       0.14 f
  U165/ZN (AND2_X1)                                  0.14       0.28 f
  intadd_0/CI (net)              2         4.75      0.00       0.28 f
  intadd_0/U5/CO (FA_X1)                             0.29       0.57 f
  intadd_0/n4 (net)              1         2.94      0.00       0.57 f
  intadd_0/U4/CO (FA_X1)                             0.30       0.86 f
  intadd_0/n3 (net)              1         2.94      0.00       0.86 f
  intadd_0/U3/CO (FA_X1)                             0.30       1.16 f
  intadd_0/n2 (net)              1         2.94      0.00       1.16 f
  intadd_0/U2/CO (FA_X1)                             0.31       1.47 f
  intadd_0/n1 (net)              2         4.28      0.00       1.47 f
  U213/ZN (AOI22_X1)                                 0.24       1.70 r
  n128 (net)                     2         4.46      0.00       1.70 r
  U246/ZN (OAI21_X1)                                 0.10       1.80 f
  n130 (net)                     1         2.61      0.00       1.80 f
  U247/ZN (XNOR2_X1)                                 0.60       2.40 r
  dmem_waddr_o[5] (net)          1        25.00      0.00       2.40 r
  dmem_waddr_o[5] (out)                              0.16       2.56 r
  data arrival time                                             2.56

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -2.56
  ---------------------------------------------------------------------
  slack (MET)                                                   7.29


  Startpoint: inst_i[3] (input port clocked by clk_i)
  Endpoint: dmem_wmask_o[3]
            (output port clocked by clk_i)
  Path Group: Feedthroughs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  inst_i[3] (in)                                     0.02       0.12 f
  inst_i[3] (net)                1         1.80      0.00       0.12 f
  U155/ZN (NOR2_X1)                                  0.12       0.23 r
  n94 (net)                      1         1.91      0.00       0.23 r
  U156/ZN (NAND3_X1)                                 0.08       0.31 f
  n95 (net)                      1         1.79      0.00       0.31 f
  U157/ZN (NOR3_X1)                                  0.32       0.63 r
  N34 (net)                      3         5.39      0.00       0.63 r
  U158/ZN (NAND2_X1)                                 0.30       0.93 f
  dmem_csb_write_o (net)         4        33.62      0.00       0.93 f
  U143/ZN (INV_X1)                                   0.12       1.05 r
  n99 (net)                      1         1.92      0.00       1.05 r
  U168/ZN (OAI21_X1)                                 0.08       1.13 f
  n101 (net)                     2         3.56      0.00       1.13 f
  U170/ZN (OAI22_X1)                                 0.12       1.25 r
  n102 (net)                     1         1.95      0.00       1.25 r
  U144/ZN (INV_X1)                                   0.05       1.30 f
  n103 (net)                     1         1.66      0.00       1.30 f
  U171/ZN (AOI221_X1)                                0.20       1.50 r
  n104 (net)                     1         1.91      0.00       1.50 r
  U172/ZN (OAI211_X1)                                0.19       1.69 f
  n132 (net)                     3         8.75      0.00       1.69 f
  U136/ZN (AOI211_X2)                                0.66       2.35 r
  dmem_wmask_o[3] (net)          2        26.15      0.00       2.35 r
  dmem_wmask_o[3] (out)                              0.18       2.53 r
  data arrival time                                             2.53

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -2.53
  ---------------------------------------------------------------------
  slack (MET)                                                   7.32


  Startpoint: inst_i[3] (input port clocked by clk_i)
  Endpoint: dmem_wmask_o[1]
            (output port clocked by clk_i)
  Path Group: Feedthroughs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  inst_i[3] (in)                                     0.02       0.12 f
  inst_i[3] (net)                1         1.80      0.00       0.12 f
  U155/ZN (NOR2_X1)                                  0.12       0.23 r
  n94 (net)                      1         1.91      0.00       0.23 r
  U156/ZN (NAND3_X1)                                 0.08       0.31 f
  n95 (net)                      1         1.79      0.00       0.31 f
  U157/ZN (NOR3_X1)                                  0.32       0.63 r
  N34 (net)                      3         5.39      0.00       0.63 r
  U158/ZN (NAND2_X1)                                 0.30       0.93 f
  dmem_csb_write_o (net)         4        33.62      0.00       0.93 f
  U143/ZN (INV_X1)                                   0.12       1.05 r
  n99 (net)                      1         1.92      0.00       1.05 r
  U168/ZN (OAI21_X1)                                 0.08       1.13 f
  n101 (net)                     2         3.56      0.00       1.13 f
  U170/ZN (OAI22_X1)                                 0.12       1.25 r
  n102 (net)                     1         1.95      0.00       1.25 r
  U144/ZN (INV_X1)                                   0.05       1.30 f
  n103 (net)                     1         1.66      0.00       1.30 f
  U171/ZN (AOI221_X1)                                0.20       1.50 r
  n104 (net)                     1         1.91      0.00       1.50 r
  U172/ZN (OAI211_X1)                                0.19       1.69 f
  n132 (net)                     3         8.75      0.00       1.69 f
  U135/ZN (NOR3_X2)                                  0.61       2.30 r
  dmem_wmask_o[1] (net)          2        26.15      0.00       2.30 r
  dmem_wmask_o[1] (out)                              0.18       2.47 r
  data arrival time                                             2.47

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -2.47
  ---------------------------------------------------------------------
  slack (MET)                                                   7.38


  Startpoint: rs1_value_i[0]
              (input port clocked by clk_i)
  Endpoint: dmem_raddr_o[5]
            (output port clocked by clk_i)
  Path Group: Feedthroughs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  rs1_value_i[0] (in)                                0.04       0.14 f
  rs1_value_i[0] (net)           3         4.85      0.00       0.14 f
  U159/ZN (INV_X1)                                   0.09       0.23 r
  n97 (net)                      2         3.94      0.00       0.23 r
  U161/ZN (NOR2_X1)                                  0.05       0.28 f
  intadd_1/CI (net)              2         4.80      0.00       0.28 f
  intadd_1/U5/CO (FA_X1)                             0.29       0.57 f
  intadd_1/n4 (net)              1         2.94      0.00       0.57 f
  intadd_1/U4/CO (FA_X1)                             0.30       0.86 f
  intadd_1/n3 (net)              1         2.94      0.00       0.86 f
  intadd_1/U3/CO (FA_X1)                             0.30       1.16 f
  intadd_1/n2 (net)              1         2.94      0.00       1.16 f
  intadd_1/U2/CO (FA_X1)                             0.32       1.48 f
  intadd_1/n1 (net)              2         5.93      0.00       1.48 f
  U204/ZN (AOI22_X1)                                 0.27       1.75 r
  n109 (net)                     2         6.24      0.00       1.75 r
  U211/ZN (OAI21_X1)                                 0.13       1.88 f
  n110 (net)                     1         4.62      0.00       1.88 f
  U138/ZN (XNOR2_X2)                                 0.40       2.28 r
  dmem_raddr_o[5] (net)          2        27.04      0.00       2.28 r
  dmem_raddr_o[5] (out)                              0.18       2.45 r
  data arrival time                                             2.45

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -2.45
  ---------------------------------------------------------------------
  slack (MET)                                                   7.40


  Startpoint: rs1_value_i[0]
              (input port clocked by clk_i)
  Endpoint: dmem_waddr_o[4]
            (output port clocked by clk_i)
  Path Group: Feedthroughs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  rs1_value_i[0] (in)                                0.04       0.14 f
  rs1_value_i[0] (net)           3         4.85      0.00       0.14 f
  U165/ZN (AND2_X1)                                  0.14       0.28 f
  intadd_0/CI (net)              2         4.75      0.00       0.28 f
  intadd_0/U5/CO (FA_X1)                             0.29       0.57 f
  intadd_0/n4 (net)              1         2.94      0.00       0.57 f
  intadd_0/U4/CO (FA_X1)                             0.30       0.86 f
  intadd_0/n3 (net)              1         2.94      0.00       0.86 f
  intadd_0/U3/CO (FA_X1)                             0.30       1.16 f
  intadd_0/n2 (net)              1         2.94      0.00       1.16 f
  intadd_0/U2/CO (FA_X1)                             0.31       1.47 f
  intadd_0/n1 (net)              2         4.28      0.00       1.47 f
  U213/ZN (AOI22_X1)                                 0.24       1.70 r
  n128 (net)                     2         4.46      0.00       1.70 r
  U214/ZN (XNOR2_X1)                                 0.37       2.07 r
  dmem_waddr_o[4] (net)          1        25.00      0.00       2.07 r
  dmem_waddr_o[4] (out)                              0.16       2.23 r
  data arrival time                                             2.23

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -2.23
  ---------------------------------------------------------------------
  slack (MET)                                                   7.62


  Startpoint: rs1_value_i[0]
              (input port clocked by clk_i)
  Endpoint: dmem_raddr_o[4]
            (output port clocked by clk_i)
  Path Group: Feedthroughs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  rs1_value_i[0] (in)                                0.04       0.14 f
  rs1_value_i[0] (net)           3         4.85      0.00       0.14 f
  U159/ZN (INV_X1)                                   0.09       0.23 r
  n97 (net)                      2         3.94      0.00       0.23 r
  U161/ZN (NOR2_X1)                                  0.05       0.28 f
  intadd_1/CI (net)              2         4.80      0.00       0.28 f
  intadd_1/U5/CO (FA_X1)                             0.29       0.57 f
  intadd_1/n4 (net)              1         2.94      0.00       0.57 f
  intadd_1/U4/CO (FA_X1)                             0.30       0.86 f
  intadd_1/n3 (net)              1         2.94      0.00       0.86 f
  intadd_1/U3/CO (FA_X1)                             0.30       1.16 f
  intadd_1/n2 (net)              1         2.94      0.00       1.16 f
  intadd_1/U2/CO (FA_X1)                             0.32       1.48 f
  intadd_1/n1 (net)              2         5.93      0.00       1.48 f
  U204/ZN (AOI22_X1)                                 0.27       1.75 r
  n109 (net)                     2         6.24      0.00       1.75 r
  U139/ZN (XNOR2_X2)                                 0.29       2.04 r
  dmem_raddr_o[4] (net)          2        27.04      0.00       2.04 r
  dmem_raddr_o[4] (out)                              0.18       2.22 r
  data arrival time                                             2.22

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -2.22
  ---------------------------------------------------------------------
  slack (MET)                                                   7.63


  Startpoint: rs1_value_i[0]
              (input port clocked by clk_i)
  Endpoint: dmem_waddr_o[3]
            (output port clocked by clk_i)
  Path Group: Feedthroughs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  rs1_value_i[0] (in)                                0.04       0.14 f
  rs1_value_i[0] (net)           3         4.85      0.00       0.14 f
  U165/ZN (AND2_X1)                                  0.14       0.28 f
  intadd_0/CI (net)              2         4.75      0.00       0.28 f
  intadd_0/U5/CO (FA_X1)                             0.29       0.57 f
  intadd_0/n4 (net)              1         2.94      0.00       0.57 f
  intadd_0/U4/CO (FA_X1)                             0.30       0.86 f
  intadd_0/n3 (net)              1         2.94      0.00       0.86 f
  intadd_0/U3/CO (FA_X1)                             0.30       1.16 f
  intadd_0/n2 (net)              1         2.94      0.00       1.16 f
  intadd_0/U2/CO (FA_X1)                             0.31       1.47 f
  intadd_0/n1 (net)              2         4.28      0.00       1.47 f
  U212/ZN (XNOR2_X1)                                 0.59       2.05 r
  dmem_waddr_o[3] (net)          1        25.00      0.00       2.05 r
  dmem_waddr_o[3] (out)                              0.16       2.21 r
  data arrival time                                             2.21

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -2.21
  ---------------------------------------------------------------------
  slack (MET)                                                   7.64


  Startpoint: rs1_value_i[0]
              (input port clocked by clk_i)
  Endpoint: dmem_raddr_o[3]
            (output port clocked by clk_i)
  Path Group: Feedthroughs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  rs1_value_i[0] (in)                                0.04       0.14 f
  rs1_value_i[0] (net)           3         4.85      0.00       0.14 f
  U159/ZN (INV_X1)                                   0.09       0.23 r
  n97 (net)                      2         3.94      0.00       0.23 r
  U161/ZN (NOR2_X1)                                  0.05       0.28 f
  intadd_1/CI (net)              2         4.80      0.00       0.28 f
  intadd_1/U5/CO (FA_X1)                             0.29       0.57 f
  intadd_1/n4 (net)              1         2.94      0.00       0.57 f
  intadd_1/U4/CO (FA_X1)                             0.30       0.86 f
  intadd_1/n3 (net)              1         2.94      0.00       0.86 f
  intadd_1/U3/CO (FA_X1)                             0.30       1.16 f
  intadd_1/n2 (net)              1         2.94      0.00       1.16 f
  intadd_1/U2/CO (FA_X1)                             0.32       1.48 f
  intadd_1/n1 (net)              2         5.93      0.00       1.48 f
  U140/ZN (XNOR2_X2)                                 0.38       1.85 r
  dmem_raddr_o[3] (net)          2        27.04      0.00       1.85 r
  dmem_raddr_o[3] (out)                              0.18       2.03 r
  data arrival time                                             2.03

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -2.03
  ---------------------------------------------------------------------
  slack (MET)                                                   7.82


  Startpoint: rs1_value_i[0]
              (input port clocked by clk_i)
  Endpoint: dmem_raddr_o[2]
            (output port clocked by clk_i)
  Path Group: Feedthroughs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  rs1_value_i[0] (in)                                0.04       0.14 f
  rs1_value_i[0] (net)           3         4.85      0.00       0.14 f
  U159/ZN (INV_X1)                                   0.09       0.23 r
  n97 (net)                      2         3.94      0.00       0.23 r
  U161/ZN (NOR2_X1)                                  0.05       0.28 f
  intadd_1/CI (net)              2         4.80      0.00       0.28 f
  intadd_1/U5/CO (FA_X1)                             0.29       0.57 f
  intadd_1/n4 (net)              1         2.94      0.00       0.57 f
  intadd_1/U4/CO (FA_X1)                             0.30       0.86 f
  intadd_1/n3 (net)              1         2.94      0.00       0.86 f
  intadd_1/U3/CO (FA_X1)                             0.30       1.16 f
  intadd_1/n2 (net)              1         2.94      0.00       1.16 f
  intadd_1/U2/S (FA_X1)                              0.63       1.79 r
  dmem_raddr_o[2] (net)          2        27.04      0.00       1.79 r
  dmem_raddr_o[2] (out)                              0.18       1.96 r
  data arrival time                                             1.96

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -1.96
  ---------------------------------------------------------------------
  slack (MET)                                                   7.89


  Startpoint: rs1_value_i[0]
              (input port clocked by clk_i)
  Endpoint: dmem_waddr_o[2]
            (output port clocked by clk_i)
  Path Group: Feedthroughs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  rs1_value_i[0] (in)                                0.04       0.14 f
  rs1_value_i[0] (net)           3         4.85      0.00       0.14 f
  U165/ZN (AND2_X1)                                  0.14       0.28 f
  intadd_0/CI (net)              2         4.75      0.00       0.28 f
  intadd_0/U5/CO (FA_X1)                             0.29       0.57 f
  intadd_0/n4 (net)              1         2.94      0.00       0.57 f
  intadd_0/U4/CO (FA_X1)                             0.30       0.86 f
  intadd_0/n3 (net)              1         2.94      0.00       0.86 f
  intadd_0/U3/CO (FA_X1)                             0.30       1.16 f
  intadd_0/n2 (net)              1         2.94      0.00       1.16 f
  intadd_0/U2/S (FA_X1)                              0.61       1.77 r
  dmem_waddr_o[2] (net)          1        25.00      0.00       1.77 r
  dmem_waddr_o[2] (out)                              0.16       1.93 r
  data arrival time                                             1.93

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -1.93
  ---------------------------------------------------------------------
  slack (MET)                                                   7.92


  Startpoint: rs1_value_i[0]
              (input port clocked by clk_i)
  Endpoint: dmem_raddr_o[1]
            (output port clocked by clk_i)
  Path Group: Feedthroughs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  rs1_value_i[0] (in)                                0.04       0.14 f
  rs1_value_i[0] (net)           3         4.85      0.00       0.14 f
  U159/ZN (INV_X1)                                   0.09       0.23 r
  n97 (net)                      2         3.94      0.00       0.23 r
  U161/ZN (NOR2_X1)                                  0.05       0.28 f
  intadd_1/CI (net)              2         4.80      0.00       0.28 f
  intadd_1/U5/CO (FA_X1)                             0.29       0.57 f
  intadd_1/n4 (net)              1         2.94      0.00       0.57 f
  intadd_1/U4/CO (FA_X1)                             0.30       0.86 f
  intadd_1/n3 (net)              1         2.94      0.00       0.86 f
  intadd_1/U3/S (FA_X1)                              0.63       1.49 r
  dmem_raddr_o[1] (net)          2        27.04      0.00       1.49 r
  dmem_raddr_o[1] (out)                              0.18       1.67 r
  data arrival time                                             1.67

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -1.67
  ---------------------------------------------------------------------
  slack (MET)                                                   8.18


  Startpoint: rs1_value_i[0]
              (input port clocked by clk_i)
  Endpoint: dmem_waddr_o[1]
            (output port clocked by clk_i)
  Path Group: Feedthroughs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  rs1_value_i[0] (in)                                0.04       0.14 f
  rs1_value_i[0] (net)           3         4.85      0.00       0.14 f
  U165/ZN (AND2_X1)                                  0.14       0.28 f
  intadd_0/CI (net)              2         4.75      0.00       0.28 f
  intadd_0/U5/CO (FA_X1)                             0.29       0.57 f
  intadd_0/n4 (net)              1         2.94      0.00       0.57 f
  intadd_0/U4/CO (FA_X1)                             0.30       0.86 f
  intadd_0/n3 (net)              1         2.94      0.00       0.86 f
  intadd_0/U3/S (FA_X1)                              0.61       1.48 r
  dmem_waddr_o[1] (net)          1        25.00      0.00       1.48 r
  dmem_waddr_o[1] (out)                              0.16       1.63 r
  data arrival time                                             1.63

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -1.63
  ---------------------------------------------------------------------
  slack (MET)                                                   8.22


  Startpoint: rs1_value_i[0]
              (input port clocked by clk_i)
  Endpoint: dmem_raddr_o[0]
            (output port clocked by clk_i)
  Path Group: Feedthroughs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  rs1_value_i[0] (in)                                0.04       0.14 f
  rs1_value_i[0] (net)           3         4.85      0.00       0.14 f
  U159/ZN (INV_X1)                                   0.09       0.23 r
  n97 (net)                      2         3.94      0.00       0.23 r
  U161/ZN (NOR2_X1)                                  0.05       0.28 f
  intadd_1/CI (net)              2         4.80      0.00       0.28 f
  intadd_1/U5/CO (FA_X1)                             0.29       0.57 f
  intadd_1/n4 (net)              1         2.94      0.00       0.57 f
  intadd_1/U4/S (FA_X1)                              0.63       1.20 r
  dmem_raddr_o[0] (net)          2        27.04      0.00       1.20 r
  dmem_raddr_o[0] (out)                              0.18       1.37 r
  data arrival time                                             1.37

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -1.37
  ---------------------------------------------------------------------
  slack (MET)                                                   8.48


  Startpoint: rs1_value_i[0]
              (input port clocked by clk_i)
  Endpoint: dmem_waddr_o[0]
            (output port clocked by clk_i)
  Path Group: Feedthroughs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  rs1_value_i[0] (in)                                0.04       0.14 f
  rs1_value_i[0] (net)           3         4.85      0.00       0.14 f
  U165/ZN (AND2_X1)                                  0.14       0.28 f
  intadd_0/CI (net)              2         4.75      0.00       0.28 f
  intadd_0/U5/CO (FA_X1)                             0.29       0.57 f
  intadd_0/n4 (net)              1         2.94      0.00       0.57 f
  intadd_0/U4/S (FA_X1)                              0.61       1.18 r
  dmem_waddr_o[0] (net)          1        25.00      0.00       1.18 r
  dmem_waddr_o[0] (out)                              0.16       1.34 r
  data arrival time                                             1.34

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -1.34
  ---------------------------------------------------------------------
  slack (MET)                                                   8.51


  Startpoint: inst_i[3] (input port clocked by clk_i)
  Endpoint: dmem_csb_write_o
            (output port clocked by clk_i)
  Path Group: Feedthroughs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  inst_i[3] (in)                                     0.02       0.12 f
  inst_i[3] (net)                1         1.80      0.00       0.12 f
  U155/ZN (NOR2_X1)                                  0.12       0.23 r
  n94 (net)                      1         1.91      0.00       0.23 r
  U156/ZN (NAND3_X1)                                 0.08       0.31 f
  n95 (net)                      1         1.79      0.00       0.31 f
  U157/ZN (NOR3_X1)                                  0.32       0.63 r
  N34 (net)                      3         5.39      0.00       0.63 r
  U158/ZN (NAND2_X1)                                 0.30       0.93 f
  dmem_csb_write_o (net)         4        33.62      0.00       0.93 f
  dmem_csb_write_o (out)                             0.21       1.14 f
  data arrival time                                             1.14

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -1.14
  ---------------------------------------------------------------------
  slack (MET)                                                   8.71


  Startpoint: inst_i[3] (input port clocked by clk_i)
  Endpoint: dmem_csb_read_o
            (output port clocked by clk_i)
  Path Group: Feedthroughs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  inst_i[3] (in)                                     0.02       0.12 f
  inst_i[3] (net)                1         1.80      0.00       0.12 f
  U155/ZN (NOR2_X1)                                  0.12       0.23 r
  n94 (net)                      1         1.91      0.00       0.23 r
  U156/ZN (NAND3_X1)                                 0.08       0.31 f
  n95 (net)                      1         1.79      0.00       0.31 f
  U157/ZN (NOR3_X1)                                  0.32       0.63 r
  N34 (net)                      3         5.39      0.00       0.63 r
  U164/ZN (NAND2_X1)                                 0.28       0.92 f
  dmem_csb_read_o (net)          4        30.57      0.00       0.92 f
  dmem_csb_read_o (out)                              0.21       1.13 f
  data arrival time                                             1.13

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -1.13
  ---------------------------------------------------------------------
  slack (MET)                                                   8.72


  Startpoint: dmem_dout_i[15]
              (input port clocked by clk_i)
  Endpoint: writeback_value_o[23]
            (output port clocked by clk_i)
  Path Group: Feedthroughs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  dmem_dout_i[15] (in)                               0.05       0.15 r
  dmem_dout_i[15] (net)          3         5.30      0.00       0.15 r
  U228/ZN (NAND2_X1)                                 0.07       0.22 f
  n175 (net)                     2         3.68      0.00       0.22 f
  U229/ZN (NOR2_X1)                                  0.17       0.39 r
  n157 (net)                     2         3.88      0.00       0.39 r
  U230/ZN (NAND2_X1)                                 0.15       0.54 f
  n125 (net)                     8        15.52      0.00       0.54 f
  U241/ZN (NAND2_X1)                                 0.30       0.84 r
  writeback_value_o[23] (net)     1       25.00      0.00       0.84 r
  writeback_value_o[23] (out)                        0.16       1.00 r
  data arrival time                                             1.00

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -1.00
  ---------------------------------------------------------------------
  slack (MET)                                                   8.85


  Startpoint: dmem_dout_i[15]
              (input port clocked by clk_i)
  Endpoint: writeback_value_o[22]
            (output port clocked by clk_i)
  Path Group: Feedthroughs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  dmem_dout_i[15] (in)                               0.05       0.15 r
  dmem_dout_i[15] (net)          3         5.30      0.00       0.15 r
  U228/ZN (NAND2_X1)                                 0.07       0.22 f
  n175 (net)                     2         3.68      0.00       0.22 f
  U229/ZN (NOR2_X1)                                  0.17       0.39 r
  n157 (net)                     2         3.88      0.00       0.39 r
  U230/ZN (NAND2_X1)                                 0.15       0.54 f
  n125 (net)                     8        15.52      0.00       0.54 f
  U231/ZN (NAND2_X1)                                 0.30       0.84 r
  writeback_value_o[22] (net)     1       25.00      0.00       0.84 r
  writeback_value_o[22] (out)                        0.16       1.00 r
  data arrival time                                             1.00

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -1.00
  ---------------------------------------------------------------------
  slack (MET)                                                   8.85


  Startpoint: dmem_dout_i[15]
              (input port clocked by clk_i)
  Endpoint: writeback_value_o[21]
            (output port clocked by clk_i)
  Path Group: Feedthroughs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  dmem_dout_i[15] (in)                               0.05       0.15 r
  dmem_dout_i[15] (net)          3         5.30      0.00       0.15 r
  U228/ZN (NAND2_X1)                                 0.07       0.22 f
  n175 (net)                     2         3.68      0.00       0.22 f
  U229/ZN (NOR2_X1)                                  0.17       0.39 r
  n157 (net)                     2         3.88      0.00       0.39 r
  U230/ZN (NAND2_X1)                                 0.15       0.54 f
  n125 (net)                     8        15.52      0.00       0.54 f
  U245/ZN (NAND2_X1)                                 0.30       0.84 r
  writeback_value_o[21] (net)     1       25.00      0.00       0.84 r
  writeback_value_o[21] (out)                        0.16       1.00 r
  data arrival time                                             1.00

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -1.00
  ---------------------------------------------------------------------
  slack (MET)                                                   8.85


  Startpoint: dmem_dout_i[15]
              (input port clocked by clk_i)
  Endpoint: writeback_value_o[20]
            (output port clocked by clk_i)
  Path Group: Feedthroughs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  dmem_dout_i[15] (in)                               0.05       0.15 r
  dmem_dout_i[15] (net)          3         5.30      0.00       0.15 r
  U228/ZN (NAND2_X1)                                 0.07       0.22 f
  n175 (net)                     2         3.68      0.00       0.22 f
  U229/ZN (NOR2_X1)                                  0.17       0.39 r
  n157 (net)                     2         3.88      0.00       0.39 r
  U230/ZN (NAND2_X1)                                 0.15       0.54 f
  n125 (net)                     8        15.52      0.00       0.54 f
  U237/ZN (NAND2_X1)                                 0.30       0.84 r
  writeback_value_o[20] (net)     1       25.00      0.00       0.84 r
  writeback_value_o[20] (out)                        0.16       1.00 r
  data arrival time                                             1.00

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -1.00
  ---------------------------------------------------------------------
  slack (MET)                                                   8.85


  Startpoint: dmem_dout_i[15]
              (input port clocked by clk_i)
  Endpoint: writeback_value_o[19]
            (output port clocked by clk_i)
  Path Group: Feedthroughs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  dmem_dout_i[15] (in)                               0.05       0.15 r
  dmem_dout_i[15] (net)          3         5.30      0.00       0.15 r
  U228/ZN (NAND2_X1)                                 0.07       0.22 f
  n175 (net)                     2         3.68      0.00       0.22 f
  U229/ZN (NOR2_X1)                                  0.17       0.39 r
  n157 (net)                     2         3.88      0.00       0.39 r
  U230/ZN (NAND2_X1)                                 0.15       0.54 f
  n125 (net)                     8        15.52      0.00       0.54 f
  U239/ZN (NAND2_X1)                                 0.30       0.84 r
  writeback_value_o[19] (net)     1       25.00      0.00       0.84 r
  writeback_value_o[19] (out)                        0.16       1.00 r
  data arrival time                                             1.00

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -1.00
  ---------------------------------------------------------------------
  slack (MET)                                                   8.85


  Startpoint: dmem_dout_i[15]
              (input port clocked by clk_i)
  Endpoint: writeback_value_o[18]
            (output port clocked by clk_i)
  Path Group: Feedthroughs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  dmem_dout_i[15] (in)                               0.05       0.15 r
  dmem_dout_i[15] (net)          3         5.30      0.00       0.15 r
  U228/ZN (NAND2_X1)                                 0.07       0.22 f
  n175 (net)                     2         3.68      0.00       0.22 f
  U229/ZN (NOR2_X1)                                  0.17       0.39 r
  n157 (net)                     2         3.88      0.00       0.39 r
  U230/ZN (NAND2_X1)                                 0.15       0.54 f
  n125 (net)                     8        15.52      0.00       0.54 f
  U243/ZN (NAND2_X1)                                 0.30       0.84 r
  writeback_value_o[18] (net)     1       25.00      0.00       0.84 r
  writeback_value_o[18] (out)                        0.16       1.00 r
  data arrival time                                             1.00

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -1.00
  ---------------------------------------------------------------------
  slack (MET)                                                   8.85


  Startpoint: dmem_dout_i[15]
              (input port clocked by clk_i)
  Endpoint: writeback_value_o[17]
            (output port clocked by clk_i)
  Path Group: Feedthroughs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  dmem_dout_i[15] (in)                               0.05       0.15 r
  dmem_dout_i[15] (net)          3         5.30      0.00       0.15 r
  U228/ZN (NAND2_X1)                                 0.07       0.22 f
  n175 (net)                     2         3.68      0.00       0.22 f
  U229/ZN (NOR2_X1)                                  0.17       0.39 r
  n157 (net)                     2         3.88      0.00       0.39 r
  U230/ZN (NAND2_X1)                                 0.15       0.54 f
  n125 (net)                     8        15.52      0.00       0.54 f
  U235/ZN (NAND2_X1)                                 0.30       0.84 r
  writeback_value_o[17] (net)     1       25.00      0.00       0.84 r
  writeback_value_o[17] (out)                        0.16       1.00 r
  data arrival time                                             1.00

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -1.00
  ---------------------------------------------------------------------
  slack (MET)                                                   8.85


  Startpoint: dmem_dout_i[15]
              (input port clocked by clk_i)
  Endpoint: writeback_value_o[16]
            (output port clocked by clk_i)
  Path Group: Feedthroughs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  dmem_dout_i[15] (in)                               0.05       0.15 r
  dmem_dout_i[15] (net)          3         5.30      0.00       0.15 r
  U228/ZN (NAND2_X1)                                 0.07       0.22 f
  n175 (net)                     2         3.68      0.00       0.22 f
  U229/ZN (NOR2_X1)                                  0.17       0.39 r
  n157 (net)                     2         3.88      0.00       0.39 r
  U230/ZN (NAND2_X1)                                 0.15       0.54 f
  n125 (net)                     8        15.52      0.00       0.54 f
  U233/ZN (NAND2_X1)                                 0.30       0.84 r
  writeback_value_o[16] (net)     1       25.00      0.00       0.84 r
  writeback_value_o[16] (out)                        0.16       1.00 r
  data arrival time                                             1.00

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -1.00
  ---------------------------------------------------------------------
  slack (MET)                                                   8.85


  Startpoint: dmem_dout_i[15]
              (input port clocked by clk_i)
  Endpoint: writeback_value_o[30]
            (output port clocked by clk_i)
  Path Group: Feedthroughs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  dmem_dout_i[15] (in)                               0.05       0.15 r
  dmem_dout_i[15] (net)          3         5.30      0.00       0.15 r
  U228/ZN (NAND2_X1)                                 0.07       0.22 f
  n175 (net)                     2         3.68      0.00       0.22 f
  U229/ZN (NOR2_X1)                                  0.17       0.39 r
  n157 (net)                     2         3.88      0.00       0.39 r
  U283/ZN (NAND2_X1)                                 0.14       0.53 f
  n170 (net)                     7        13.36      0.00       0.53 f
  U227/ZN (NAND2_X1)                                 0.30       0.83 r
  writeback_value_o[30] (net)     1       25.00      0.00       0.83 r
  writeback_value_o[30] (out)                        0.16       0.98 r
  data arrival time                                             0.98

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.98
  ---------------------------------------------------------------------
  slack (MET)                                                   8.87


  Startpoint: dmem_dout_i[15]
              (input port clocked by clk_i)
  Endpoint: writeback_value_o[29]
            (output port clocked by clk_i)
  Path Group: Feedthroughs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  dmem_dout_i[15] (in)                               0.05       0.15 r
  dmem_dout_i[15] (net)          3         5.30      0.00       0.15 r
  U228/ZN (NAND2_X1)                                 0.07       0.22 f
  n175 (net)                     2         3.68      0.00       0.22 f
  U229/ZN (NOR2_X1)                                  0.17       0.39 r
  n157 (net)                     2         3.88      0.00       0.39 r
  U283/ZN (NAND2_X1)                                 0.14       0.53 f
  n170 (net)                     7        13.36      0.00       0.53 f
  U251/ZN (NAND2_X1)                                 0.30       0.83 r
  writeback_value_o[29] (net)     1       25.00      0.00       0.83 r
  writeback_value_o[29] (out)                        0.16       0.98 r
  data arrival time                                             0.98

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.98
  ---------------------------------------------------------------------
  slack (MET)                                                   8.87


  Startpoint: dmem_dout_i[15]
              (input port clocked by clk_i)
  Endpoint: writeback_value_o[28]
            (output port clocked by clk_i)
  Path Group: Feedthroughs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  dmem_dout_i[15] (in)                               0.05       0.15 r
  dmem_dout_i[15] (net)          3         5.30      0.00       0.15 r
  U228/ZN (NAND2_X1)                                 0.07       0.22 f
  n175 (net)                     2         3.68      0.00       0.22 f
  U229/ZN (NOR2_X1)                                  0.17       0.39 r
  n157 (net)                     2         3.88      0.00       0.39 r
  U283/ZN (NAND2_X1)                                 0.14       0.53 f
  n170 (net)                     7        13.36      0.00       0.53 f
  U268/ZN (NAND2_X1)                                 0.30       0.83 r
  writeback_value_o[28] (net)     1       25.00      0.00       0.83 r
  writeback_value_o[28] (out)                        0.16       0.98 r
  data arrival time                                             0.98

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.98
  ---------------------------------------------------------------------
  slack (MET)                                                   8.87


  Startpoint: dmem_dout_i[15]
              (input port clocked by clk_i)
  Endpoint: writeback_value_o[27]
            (output port clocked by clk_i)
  Path Group: Feedthroughs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  dmem_dout_i[15] (in)                               0.05       0.15 r
  dmem_dout_i[15] (net)          3         5.30      0.00       0.15 r
  U228/ZN (NAND2_X1)                                 0.07       0.22 f
  n175 (net)                     2         3.68      0.00       0.22 f
  U229/ZN (NOR2_X1)                                  0.17       0.39 r
  n157 (net)                     2         3.88      0.00       0.39 r
  U283/ZN (NAND2_X1)                                 0.14       0.53 f
  n170 (net)                     7        13.36      0.00       0.53 f
  U271/ZN (NAND2_X1)                                 0.30       0.83 r
  writeback_value_o[27] (net)     1       25.00      0.00       0.83 r
  writeback_value_o[27] (out)                        0.16       0.98 r
  data arrival time                                             0.98

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.98
  ---------------------------------------------------------------------
  slack (MET)                                                   8.87


  Startpoint: dmem_dout_i[15]
              (input port clocked by clk_i)
  Endpoint: writeback_value_o[26]
            (output port clocked by clk_i)
  Path Group: Feedthroughs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  dmem_dout_i[15] (in)                               0.05       0.15 r
  dmem_dout_i[15] (net)          3         5.30      0.00       0.15 r
  U228/ZN (NAND2_X1)                                 0.07       0.22 f
  n175 (net)                     2         3.68      0.00       0.22 f
  U229/ZN (NOR2_X1)                                  0.17       0.39 r
  n157 (net)                     2         3.88      0.00       0.39 r
  U283/ZN (NAND2_X1)                                 0.14       0.53 f
  n170 (net)                     7        13.36      0.00       0.53 f
  U272/ZN (NAND2_X1)                                 0.30       0.83 r
  writeback_value_o[26] (net)     1       25.00      0.00       0.83 r
  writeback_value_o[26] (out)                        0.16       0.98 r
  data arrival time                                             0.98

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.98
  ---------------------------------------------------------------------
  slack (MET)                                                   8.87


  Startpoint: dmem_dout_i[15]
              (input port clocked by clk_i)
  Endpoint: writeback_value_o[25]
            (output port clocked by clk_i)
  Path Group: Feedthroughs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  dmem_dout_i[15] (in)                               0.05       0.15 r
  dmem_dout_i[15] (net)          3         5.30      0.00       0.15 r
  U228/ZN (NAND2_X1)                                 0.07       0.22 f
  n175 (net)                     2         3.68      0.00       0.22 f
  U229/ZN (NOR2_X1)                                  0.17       0.39 r
  n157 (net)                     2         3.88      0.00       0.39 r
  U283/ZN (NAND2_X1)                                 0.14       0.53 f
  n170 (net)                     7        13.36      0.00       0.53 f
  U273/ZN (NAND2_X1)                                 0.30       0.83 r
  writeback_value_o[25] (net)     1       25.00      0.00       0.83 r
  writeback_value_o[25] (out)                        0.16       0.98 r
  data arrival time                                             0.98

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.98
  ---------------------------------------------------------------------
  slack (MET)                                                   8.87


  Startpoint: dmem_dout_i[15]
              (input port clocked by clk_i)
  Endpoint: writeback_value_o[24]
            (output port clocked by clk_i)
  Path Group: Feedthroughs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  dmem_dout_i[15] (in)                               0.05       0.15 r
  dmem_dout_i[15] (net)          3         5.30      0.00       0.15 r
  U228/ZN (NAND2_X1)                                 0.07       0.22 f
  n175 (net)                     2         3.68      0.00       0.22 f
  U229/ZN (NOR2_X1)                                  0.17       0.39 r
  n157 (net)                     2         3.88      0.00       0.39 r
  U283/ZN (NAND2_X1)                                 0.14       0.53 f
  n170 (net)                     7        13.36      0.00       0.53 f
  U274/ZN (NAND2_X1)                                 0.30       0.83 r
  writeback_value_o[24] (net)     1       25.00      0.00       0.83 r
  writeback_value_o[24] (out)                        0.16       0.98 r
  data arrival time                                             0.98

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.98
  ---------------------------------------------------------------------
  slack (MET)                                                   8.87


  Startpoint: dmem_dout_i[7]
              (input port clocked by clk_i)
  Endpoint: writeback_value_o[7]
            (output port clocked by clk_i)
  Path Group: Feedthroughs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  dmem_dout_i[7] (in)                                0.03       0.13 r
  dmem_dout_i[7] (net)           2         3.99      0.00       0.13 r
  U266/ZN (INV_X1)                                   0.04       0.17 f
  n183 (net)                     1         1.80      0.00       0.17 f
  U267/ZN (NOR2_X1)                                  0.56       0.74 r
  writeback_value_o[7] (net)     1        25.00      0.00       0.74 r
  writeback_value_o[7] (out)                         0.16       0.89 r
  data arrival time                                             0.89

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.89
  ---------------------------------------------------------------------
  slack (MET)                                                   8.96


  Startpoint: dmem_dout_i[6]
              (input port clocked by clk_i)
  Endpoint: writeback_value_o[6]
            (output port clocked by clk_i)
  Path Group: Feedthroughs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  dmem_dout_i[6] (in)                                0.03       0.13 r
  dmem_dout_i[6] (net)           2         3.99      0.00       0.13 r
  U264/ZN (INV_X1)                                   0.04       0.17 f
  n172 (net)                     1         1.80      0.00       0.17 f
  U265/ZN (NOR2_X1)                                  0.56       0.74 r
  writeback_value_o[6] (net)     1        25.00      0.00       0.74 r
  writeback_value_o[6] (out)                         0.16       0.89 r
  data arrival time                                             0.89

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.89
  ---------------------------------------------------------------------
  slack (MET)                                                   8.96


  Startpoint: dmem_dout_i[5]
              (input port clocked by clk_i)
  Endpoint: writeback_value_o[5]
            (output port clocked by clk_i)
  Path Group: Feedthroughs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  dmem_dout_i[5] (in)                                0.03       0.13 r
  dmem_dout_i[5] (net)           2         3.99      0.00       0.13 r
  U262/ZN (INV_X1)                                   0.04       0.17 f
  n169 (net)                     1         1.80      0.00       0.17 f
  U263/ZN (NOR2_X1)                                  0.56       0.74 r
  writeback_value_o[5] (net)     1        25.00      0.00       0.74 r
  writeback_value_o[5] (out)                         0.16       0.89 r
  data arrival time                                             0.89

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.89
  ---------------------------------------------------------------------
  slack (MET)                                                   8.96


  Startpoint: dmem_dout_i[4]
              (input port clocked by clk_i)
  Endpoint: writeback_value_o[4]
            (output port clocked by clk_i)
  Path Group: Feedthroughs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  dmem_dout_i[4] (in)                                0.03       0.13 r
  dmem_dout_i[4] (net)           2         3.99      0.00       0.13 r
  U260/ZN (INV_X1)                                   0.04       0.17 f
  n167 (net)                     1         1.80      0.00       0.17 f
  U261/ZN (NOR2_X1)                                  0.56       0.74 r
  writeback_value_o[4] (net)     1        25.00      0.00       0.74 r
  writeback_value_o[4] (out)                         0.16       0.89 r
  data arrival time                                             0.89

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.89
  ---------------------------------------------------------------------
  slack (MET)                                                   8.96


  Startpoint: dmem_dout_i[3]
              (input port clocked by clk_i)
  Endpoint: writeback_value_o[3]
            (output port clocked by clk_i)
  Path Group: Feedthroughs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  dmem_dout_i[3] (in)                                0.03       0.13 r
  dmem_dout_i[3] (net)           2         3.99      0.00       0.13 r
  U258/ZN (INV_X1)                                   0.04       0.17 f
  n165 (net)                     1         1.80      0.00       0.17 f
  U259/ZN (NOR2_X1)                                  0.56       0.74 r
  writeback_value_o[3] (net)     1        25.00      0.00       0.74 r
  writeback_value_o[3] (out)                         0.16       0.89 r
  data arrival time                                             0.89

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.89
  ---------------------------------------------------------------------
  slack (MET)                                                   8.96


  Startpoint: dmem_dout_i[2]
              (input port clocked by clk_i)
  Endpoint: writeback_value_o[2]
            (output port clocked by clk_i)
  Path Group: Feedthroughs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  dmem_dout_i[2] (in)                                0.03       0.13 r
  dmem_dout_i[2] (net)           2         3.99      0.00       0.13 r
  U256/ZN (INV_X1)                                   0.04       0.17 f
  n163 (net)                     1         1.80      0.00       0.17 f
  U257/ZN (NOR2_X1)                                  0.56       0.74 r
  writeback_value_o[2] (net)     1        25.00      0.00       0.74 r
  writeback_value_o[2] (out)                         0.16       0.89 r
  data arrival time                                             0.89

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.89
  ---------------------------------------------------------------------
  slack (MET)                                                   8.96


  Startpoint: dmem_dout_i[1]
              (input port clocked by clk_i)
  Endpoint: writeback_value_o[1]
            (output port clocked by clk_i)
  Path Group: Feedthroughs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  dmem_dout_i[1] (in)                                0.03       0.13 r
  dmem_dout_i[1] (net)           2         3.99      0.00       0.13 r
  U254/ZN (INV_X1)                                   0.04       0.17 f
  n161 (net)                     1         1.80      0.00       0.17 f
  U255/ZN (NOR2_X1)                                  0.56       0.74 r
  writeback_value_o[1] (net)     1        25.00      0.00       0.74 r
  writeback_value_o[1] (out)                         0.16       0.89 r
  data arrival time                                             0.89

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.89
  ---------------------------------------------------------------------
  slack (MET)                                                   8.96


  Startpoint: dmem_dout_i[0]
              (input port clocked by clk_i)
  Endpoint: writeback_value_o[0]
            (output port clocked by clk_i)
  Path Group: Feedthroughs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  dmem_dout_i[0] (in)                                0.03       0.13 r
  dmem_dout_i[0] (net)           2         3.99      0.00       0.13 r
  U250/ZN (INV_X1)                                   0.04       0.17 f
  n159 (net)                     1         1.68      0.00       0.17 f
  U253/ZN (NOR2_X1)                                  0.55       0.72 r
  writeback_value_o[0] (net)     1        25.00      0.00       0.72 r
  writeback_value_o[0] (out)                         0.16       0.88 r
  data arrival time                                             0.88

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.88
  ---------------------------------------------------------------------
  slack (MET)                                                   8.97


  Startpoint: dmem_dout_i[15]
              (input port clocked by clk_i)
  Endpoint: writeback_value_o[31]
            (output port clocked by clk_i)
  Path Group: Feedthroughs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  dmem_dout_i[15] (in)                               0.05       0.15 r
  dmem_dout_i[15] (net)          3         5.30      0.00       0.15 r
  U228/ZN (NAND2_X1)                                 0.07       0.22 f
  n175 (net)                     2         3.68      0.00       0.22 f
  U275/ZN (NOR2_X1)                                  0.13       0.35 r
  n179 (net)                     1         1.88      0.00       0.35 r
  U282/ZN (NAND2_X1)                                 0.06       0.41 f
  n181 (net)                     1         1.75      0.00       0.41 f
  U226/ZN (NAND2_X1)                                 0.27       0.67 r
  writeback_value_o[31] (net)     1       25.00      0.00       0.67 r
  writeback_value_o[31] (out)                        0.16       0.83 r
  data arrival time                                             0.83

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.83
  ---------------------------------------------------------------------
  slack (MET)                                                   9.02


  Startpoint: dmem_dout_i[15]
              (input port clocked by clk_i)
  Endpoint: writeback_value_o[15]
            (output port clocked by clk_i)
  Path Group: Feedthroughs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  dmem_dout_i[15] (in)                               0.05       0.15 r
  dmem_dout_i[15] (net)          3         5.30      0.00       0.15 r
  U130/ZN (AND2_X1)                                  0.31       0.45 r
  writeback_value_o[15] (net)     1       25.00      0.00       0.45 r
  writeback_value_o[15] (out)                        0.16       0.61 r
  data arrival time                                             0.61

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.61
  ---------------------------------------------------------------------
  slack (MET)                                                   9.24


  Startpoint: dmem_dout_i[14]
              (input port clocked by clk_i)
  Endpoint: writeback_value_o[14]
            (output port clocked by clk_i)
  Path Group: Feedthroughs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  dmem_dout_i[14] (in)                               0.03       0.13 r
  dmem_dout_i[14] (net)          2         3.22      0.00       0.13 r
  U129/ZN (AND2_X1)                                  0.30       0.43 r
  writeback_value_o[14] (net)     1       25.00      0.00       0.43 r
  writeback_value_o[14] (out)                        0.16       0.58 r
  data arrival time                                             0.58

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.58
  ---------------------------------------------------------------------
  slack (MET)                                                   9.27


  Startpoint: dmem_dout_i[13]
              (input port clocked by clk_i)
  Endpoint: writeback_value_o[13]
            (output port clocked by clk_i)
  Path Group: Feedthroughs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  dmem_dout_i[13] (in)                               0.03       0.13 r
  dmem_dout_i[13] (net)          2         3.22      0.00       0.13 r
  U132/ZN (AND2_X1)                                  0.30       0.43 r
  writeback_value_o[13] (net)     1       25.00      0.00       0.43 r
  writeback_value_o[13] (out)                        0.16       0.58 r
  data arrival time                                             0.58

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.58
  ---------------------------------------------------------------------
  slack (MET)                                                   9.27


  Startpoint: dmem_dout_i[12]
              (input port clocked by clk_i)
  Endpoint: writeback_value_o[12]
            (output port clocked by clk_i)
  Path Group: Feedthroughs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  dmem_dout_i[12] (in)                               0.03       0.13 r
  dmem_dout_i[12] (net)          2         3.22      0.00       0.13 r
  U128/ZN (AND2_X1)                                  0.30       0.43 r
  writeback_value_o[12] (net)     1       25.00      0.00       0.43 r
  writeback_value_o[12] (out)                        0.16       0.58 r
  data arrival time                                             0.58

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.58
  ---------------------------------------------------------------------
  slack (MET)                                                   9.27


  Startpoint: dmem_dout_i[11]
              (input port clocked by clk_i)
  Endpoint: writeback_value_o[11]
            (output port clocked by clk_i)
  Path Group: Feedthroughs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  dmem_dout_i[11] (in)                               0.03       0.13 r
  dmem_dout_i[11] (net)          2         3.22      0.00       0.13 r
  U127/ZN (AND2_X1)                                  0.30       0.43 r
  writeback_value_o[11] (net)     1       25.00      0.00       0.43 r
  writeback_value_o[11] (out)                        0.16       0.58 r
  data arrival time                                             0.58

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.58
  ---------------------------------------------------------------------
  slack (MET)                                                   9.27


  Startpoint: dmem_dout_i[10]
              (input port clocked by clk_i)
  Endpoint: writeback_value_o[10]
            (output port clocked by clk_i)
  Path Group: Feedthroughs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  dmem_dout_i[10] (in)                               0.03       0.13 r
  dmem_dout_i[10] (net)          2         3.22      0.00       0.13 r
  U126/ZN (AND2_X1)                                  0.30       0.43 r
  writeback_value_o[10] (net)     1       25.00      0.00       0.43 r
  writeback_value_o[10] (out)                        0.16       0.58 r
  data arrival time                                             0.58

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.58
  ---------------------------------------------------------------------
  slack (MET)                                                   9.27


  Startpoint: dmem_dout_i[9]
              (input port clocked by clk_i)
  Endpoint: writeback_value_o[9]
            (output port clocked by clk_i)
  Path Group: Feedthroughs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  dmem_dout_i[9] (in)                                0.03       0.13 r
  dmem_dout_i[9] (net)           2         3.22      0.00       0.13 r
  U131/ZN (AND2_X1)                                  0.30       0.43 r
  writeback_value_o[9] (net)     1        25.00      0.00       0.43 r
  writeback_value_o[9] (out)                         0.16       0.58 r
  data arrival time                                             0.58

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.58
  ---------------------------------------------------------------------
  slack (MET)                                                   9.27


  Startpoint: dmem_dout_i[8]
              (input port clocked by clk_i)
  Endpoint: writeback_value_o[8]
            (output port clocked by clk_i)
  Path Group: Feedthroughs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  dmem_dout_i[8] (in)                                0.03       0.13 r
  dmem_dout_i[8] (net)           2         3.22      0.00       0.13 r
  U125/ZN (AND2_X1)                                  0.30       0.43 r
  writeback_value_o[8] (net)     1        25.00      0.00       0.43 r
  writeback_value_o[8] (out)                         0.16       0.58 r
  data arrival time                                             0.58

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.58
  ---------------------------------------------------------------------
  slack (MET)                                                   9.27


  Startpoint: rs1_value_i[0]
              (input port clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[3][11]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  rs1_value_i[0] (in)                                               0.04       0.14 f
  rs1_value_i[0] (net)                          3         4.85      0.00       0.14 f
  U159/ZN (INV_X1)                                                  0.09       0.23 r
  n97 (net)                                     2         3.94      0.00       0.23 r
  U161/ZN (NOR2_X1)                                                 0.05       0.28 f
  intadd_1/CI (net)                             2         4.80      0.00       0.28 f
  intadd_1/U5/CO (FA_X1)                                            0.29       0.57 f
  intadd_1/n4 (net)                             1         2.94      0.00       0.57 f
  intadd_1/U4/CO (FA_X1)                                            0.30       0.86 f
  intadd_1/n3 (net)                             1         2.94      0.00       0.86 f
  intadd_1/U3/CO (FA_X1)                                            0.30       1.16 f
  intadd_1/n2 (net)                             1         2.94      0.00       1.16 f
  intadd_1/U2/CO (FA_X1)                                            0.32       1.48 f
  intadd_1/n1 (net)                             2         5.93      0.00       1.48 f
  U204/ZN (AOI22_X1)                                                0.27       1.75 r
  n109 (net)                                    2         6.24      0.00       1.75 r
  U211/ZN (OAI21_X1)                                                0.13       1.88 f
  n110 (net)                                    1         4.62      0.00       1.88 f
  U138/ZN (XNOR2_X2)                                                0.40       2.28 r
  dmem_raddr_o[5] (net)                         2        27.04      0.00       2.28 r
  lsu_fifo/data_in_i[11] (fifo_WIDTH12_DEPTH4_ADDR_LEN2)            0.00       2.28 r
  lsu_fifo/data_in_i[11] (net)                           27.04      0.00       2.28 r
  lsu_fifo/U11/ZN (INV_X1)                                          0.12       2.39 f
  lsu_fifo/n46 (net)                            4         7.36      0.00       2.39 f
  lsu_fifo/U75/ZN (OAI22_X1)                                        0.19       2.59 r
  lsu_fifo/n64 (net)                            1         1.42      0.00       2.59 r
  lsu_fifo/mem_reg[3][11]/D (DFF_X1)                                0.01       2.60 r
  data arrival time                                                            2.60

  clock clk_i (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock reconvergence pessimism                                     0.00      10.00
  clock uncertainty                                                -0.05       9.95
  lsu_fifo/mem_reg[3][11]/CK (DFF_X1)                               0.00       9.95 r
  library setup time                                               -0.10       9.85
  data required time                                                           9.85
  ------------------------------------------------------------------------------------
  data required time                                                           9.85
  data arrival time                                                           -2.60
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  7.26


  Startpoint: rs1_value_i[0]
              (input port clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[0][11]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  rs1_value_i[0] (in)                                               0.04       0.14 f
  rs1_value_i[0] (net)                          3         4.85      0.00       0.14 f
  U159/ZN (INV_X1)                                                  0.09       0.23 r
  n97 (net)                                     2         3.94      0.00       0.23 r
  U161/ZN (NOR2_X1)                                                 0.05       0.28 f
  intadd_1/CI (net)                             2         4.80      0.00       0.28 f
  intadd_1/U5/CO (FA_X1)                                            0.29       0.57 f
  intadd_1/n4 (net)                             1         2.94      0.00       0.57 f
  intadd_1/U4/CO (FA_X1)                                            0.30       0.86 f
  intadd_1/n3 (net)                             1         2.94      0.00       0.86 f
  intadd_1/U3/CO (FA_X1)                                            0.30       1.16 f
  intadd_1/n2 (net)                             1         2.94      0.00       1.16 f
  intadd_1/U2/CO (FA_X1)                                            0.32       1.48 f
  intadd_1/n1 (net)                             2         5.93      0.00       1.48 f
  U204/ZN (AOI22_X1)                                                0.27       1.75 r
  n109 (net)                                    2         6.24      0.00       1.75 r
  U211/ZN (OAI21_X1)                                                0.13       1.88 f
  n110 (net)                                    1         4.62      0.00       1.88 f
  U138/ZN (XNOR2_X2)                                                0.40       2.28 r
  dmem_raddr_o[5] (net)                         2        27.04      0.00       2.28 r
  lsu_fifo/data_in_i[11] (fifo_WIDTH12_DEPTH4_ADDR_LEN2)            0.00       2.28 r
  lsu_fifo/data_in_i[11] (net)                           27.04      0.00       2.28 r
  lsu_fifo/U11/ZN (INV_X1)                                          0.12       2.39 f
  lsu_fifo/n46 (net)                            4         7.36      0.00       2.39 f
  lsu_fifo/U114/ZN (OAI22_X1)                                       0.13       2.53 r
  lsu_fifo/n100 (net)                           1         1.42      0.00       2.53 r
  lsu_fifo/mem_reg[0][11]/D (DFF_X1)                                0.01       2.54 r
  data arrival time                                                            2.54

  clock clk_i (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock reconvergence pessimism                                     0.00      10.00
  clock uncertainty                                                -0.05       9.95
  lsu_fifo/mem_reg[0][11]/CK (DFF_X1)                               0.00       9.95 r
  library setup time                                               -0.09       9.86
  data required time                                                           9.86
  ------------------------------------------------------------------------------------
  data required time                                                           9.86
  data arrival time                                                           -2.54
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  7.32


  Startpoint: rs1_value_i[0]
              (input port clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[2][11]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  rs1_value_i[0] (in)                                               0.04       0.14 f
  rs1_value_i[0] (net)                          3         4.85      0.00       0.14 f
  U159/ZN (INV_X1)                                                  0.09       0.23 r
  n97 (net)                                     2         3.94      0.00       0.23 r
  U161/ZN (NOR2_X1)                                                 0.05       0.28 f
  intadd_1/CI (net)                             2         4.80      0.00       0.28 f
  intadd_1/U5/CO (FA_X1)                                            0.29       0.57 f
  intadd_1/n4 (net)                             1         2.94      0.00       0.57 f
  intadd_1/U4/CO (FA_X1)                                            0.30       0.86 f
  intadd_1/n3 (net)                             1         2.94      0.00       0.86 f
  intadd_1/U3/CO (FA_X1)                                            0.30       1.16 f
  intadd_1/n2 (net)                             1         2.94      0.00       1.16 f
  intadd_1/U2/CO (FA_X1)                                            0.32       1.48 f
  intadd_1/n1 (net)                             2         5.93      0.00       1.48 f
  U204/ZN (AOI22_X1)                                                0.27       1.75 r
  n109 (net)                                    2         6.24      0.00       1.75 r
  U211/ZN (OAI21_X1)                                                0.13       1.88 f
  n110 (net)                                    1         4.62      0.00       1.88 f
  U138/ZN (XNOR2_X2)                                                0.40       2.28 r
  dmem_raddr_o[5] (net)                         2        27.04      0.00       2.28 r
  lsu_fifo/data_in_i[11] (fifo_WIDTH12_DEPTH4_ADDR_LEN2)            0.00       2.28 r
  lsu_fifo/data_in_i[11] (net)                           27.04      0.00       2.28 r
  lsu_fifo/U11/ZN (INV_X1)                                          0.12       2.39 f
  lsu_fifo/n46 (net)                            4         7.36      0.00       2.39 f
  lsu_fifo/U87/ZN (OAI22_X1)                                        0.13       2.53 r
  lsu_fifo/n76 (net)                            1         1.42      0.00       2.53 r
  lsu_fifo/mem_reg[2][11]/D (DFF_X1)                                0.01       2.54 r
  data arrival time                                                            2.54

  clock clk_i (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock reconvergence pessimism                                     0.00      10.00
  clock uncertainty                                                -0.05       9.95
  lsu_fifo/mem_reg[2][11]/CK (DFF_X1)                               0.00       9.95 r
  library setup time                                               -0.09       9.86
  data required time                                                           9.86
  ------------------------------------------------------------------------------------
  data required time                                                           9.86
  data arrival time                                                           -2.54
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  7.32


  Startpoint: rs1_value_i[0]
              (input port clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[1][11]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  rs1_value_i[0] (in)                                               0.04       0.14 f
  rs1_value_i[0] (net)                          3         4.85      0.00       0.14 f
  U159/ZN (INV_X1)                                                  0.09       0.23 r
  n97 (net)                                     2         3.94      0.00       0.23 r
  U161/ZN (NOR2_X1)                                                 0.05       0.28 f
  intadd_1/CI (net)                             2         4.80      0.00       0.28 f
  intadd_1/U5/CO (FA_X1)                                            0.29       0.57 f
  intadd_1/n4 (net)                             1         2.94      0.00       0.57 f
  intadd_1/U4/CO (FA_X1)                                            0.30       0.86 f
  intadd_1/n3 (net)                             1         2.94      0.00       0.86 f
  intadd_1/U3/CO (FA_X1)                                            0.30       1.16 f
  intadd_1/n2 (net)                             1         2.94      0.00       1.16 f
  intadd_1/U2/CO (FA_X1)                                            0.32       1.48 f
  intadd_1/n1 (net)                             2         5.93      0.00       1.48 f
  U204/ZN (AOI22_X1)                                                0.27       1.75 r
  n109 (net)                                    2         6.24      0.00       1.75 r
  U211/ZN (OAI21_X1)                                                0.13       1.88 f
  n110 (net)                                    1         4.62      0.00       1.88 f
  U138/ZN (XNOR2_X2)                                                0.40       2.28 r
  dmem_raddr_o[5] (net)                         2        27.04      0.00       2.28 r
  lsu_fifo/data_in_i[11] (fifo_WIDTH12_DEPTH4_ADDR_LEN2)            0.00       2.28 r
  lsu_fifo/data_in_i[11] (net)                           27.04      0.00       2.28 r
  lsu_fifo/U11/ZN (INV_X1)                                          0.12       2.39 f
  lsu_fifo/n46 (net)                            4         7.36      0.00       2.39 f
  lsu_fifo/U101/ZN (OAI22_X1)                                       0.13       2.53 r
  lsu_fifo/n88 (net)                            1         1.42      0.00       2.53 r
  lsu_fifo/mem_reg[1][11]/D (DFF_X1)                                0.01       2.54 r
  data arrival time                                                            2.54

  clock clk_i (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock reconvergence pessimism                                     0.00      10.00
  clock uncertainty                                                -0.05       9.95
  lsu_fifo/mem_reg[1][11]/CK (DFF_X1)                               0.00       9.95 r
  library setup time                                               -0.09       9.86
  data required time                                                           9.86
  ------------------------------------------------------------------------------------
  data required time                                                           9.86
  data arrival time                                                           -2.54
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  7.32


  Startpoint: rs1_value_i[0]
              (input port clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[3][10]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  rs1_value_i[0] (in)                                               0.04       0.14 f
  rs1_value_i[0] (net)                          3         4.85      0.00       0.14 f
  U159/ZN (INV_X1)                                                  0.09       0.23 r
  n97 (net)                                     2         3.94      0.00       0.23 r
  U161/ZN (NOR2_X1)                                                 0.05       0.28 f
  intadd_1/CI (net)                             2         4.80      0.00       0.28 f
  intadd_1/U5/CO (FA_X1)                                            0.29       0.57 f
  intadd_1/n4 (net)                             1         2.94      0.00       0.57 f
  intadd_1/U4/CO (FA_X1)                                            0.30       0.86 f
  intadd_1/n3 (net)                             1         2.94      0.00       0.86 f
  intadd_1/U3/CO (FA_X1)                                            0.30       1.16 f
  intadd_1/n2 (net)                             1         2.94      0.00       1.16 f
  intadd_1/U2/CO (FA_X1)                                            0.32       1.48 f
  intadd_1/n1 (net)                             2         5.93      0.00       1.48 f
  U204/ZN (AOI22_X1)                                                0.27       1.75 r
  n109 (net)                                    2         6.24      0.00       1.75 r
  U139/ZN (XNOR2_X2)                                                0.29       2.04 r
  dmem_raddr_o[4] (net)                         2        27.04      0.00       2.04 r
  lsu_fifo/data_in_i[10] (fifo_WIDTH12_DEPTH4_ADDR_LEN2)            0.00       2.04 r
  lsu_fifo/data_in_i[10] (net)                           27.04      0.00       2.04 r
  lsu_fifo/U73/ZN (INV_X1)                                          0.12       2.16 f
  lsu_fifo/n43 (net)                            4         7.36      0.00       2.16 f
  lsu_fifo/U74/ZN (OAI22_X1)                                        0.19       2.35 r
  lsu_fifo/n63 (net)                            1         1.42      0.00       2.35 r
  lsu_fifo/mem_reg[3][10]/D (DFF_X1)                                0.01       2.36 r
  data arrival time                                                            2.36

  clock clk_i (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock reconvergence pessimism                                     0.00      10.00
  clock uncertainty                                                -0.05       9.95
  lsu_fifo/mem_reg[3][10]/CK (DFF_X1)                               0.00       9.95 r
  library setup time                                               -0.10       9.85
  data required time                                                           9.85
  ------------------------------------------------------------------------------------
  data required time                                                           9.85
  data arrival time                                                           -2.36
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  7.49


  Startpoint: rs1_value_i[0]
              (input port clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[0][10]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  rs1_value_i[0] (in)                                               0.04       0.14 f
  rs1_value_i[0] (net)                          3         4.85      0.00       0.14 f
  U159/ZN (INV_X1)                                                  0.09       0.23 r
  n97 (net)                                     2         3.94      0.00       0.23 r
  U161/ZN (NOR2_X1)                                                 0.05       0.28 f
  intadd_1/CI (net)                             2         4.80      0.00       0.28 f
  intadd_1/U5/CO (FA_X1)                                            0.29       0.57 f
  intadd_1/n4 (net)                             1         2.94      0.00       0.57 f
  intadd_1/U4/CO (FA_X1)                                            0.30       0.86 f
  intadd_1/n3 (net)                             1         2.94      0.00       0.86 f
  intadd_1/U3/CO (FA_X1)                                            0.30       1.16 f
  intadd_1/n2 (net)                             1         2.94      0.00       1.16 f
  intadd_1/U2/CO (FA_X1)                                            0.32       1.48 f
  intadd_1/n1 (net)                             2         5.93      0.00       1.48 f
  U204/ZN (AOI22_X1)                                                0.27       1.75 r
  n109 (net)                                    2         6.24      0.00       1.75 r
  U139/ZN (XNOR2_X2)                                                0.29       2.04 r
  dmem_raddr_o[4] (net)                         2        27.04      0.00       2.04 r
  lsu_fifo/data_in_i[10] (fifo_WIDTH12_DEPTH4_ADDR_LEN2)            0.00       2.04 r
  lsu_fifo/data_in_i[10] (net)                           27.04      0.00       2.04 r
  lsu_fifo/U73/ZN (INV_X1)                                          0.12       2.16 f
  lsu_fifo/n43 (net)                            4         7.36      0.00       2.16 f
  lsu_fifo/U113/ZN (OAI22_X1)                                       0.13       2.29 r
  lsu_fifo/n99 (net)                            1         1.42      0.00       2.29 r
  lsu_fifo/mem_reg[0][10]/D (DFF_X1)                                0.01       2.30 r
  data arrival time                                                            2.30

  clock clk_i (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock reconvergence pessimism                                     0.00      10.00
  clock uncertainty                                                -0.05       9.95
  lsu_fifo/mem_reg[0][10]/CK (DFF_X1)                               0.00       9.95 r
  library setup time                                               -0.09       9.86
  data required time                                                           9.86
  ------------------------------------------------------------------------------------
  data required time                                                           9.86
  data arrival time                                                           -2.30
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  7.56


  Startpoint: rs1_value_i[0]
              (input port clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[2][10]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  rs1_value_i[0] (in)                                               0.04       0.14 f
  rs1_value_i[0] (net)                          3         4.85      0.00       0.14 f
  U159/ZN (INV_X1)                                                  0.09       0.23 r
  n97 (net)                                     2         3.94      0.00       0.23 r
  U161/ZN (NOR2_X1)                                                 0.05       0.28 f
  intadd_1/CI (net)                             2         4.80      0.00       0.28 f
  intadd_1/U5/CO (FA_X1)                                            0.29       0.57 f
  intadd_1/n4 (net)                             1         2.94      0.00       0.57 f
  intadd_1/U4/CO (FA_X1)                                            0.30       0.86 f
  intadd_1/n3 (net)                             1         2.94      0.00       0.86 f
  intadd_1/U3/CO (FA_X1)                                            0.30       1.16 f
  intadd_1/n2 (net)                             1         2.94      0.00       1.16 f
  intadd_1/U2/CO (FA_X1)                                            0.32       1.48 f
  intadd_1/n1 (net)                             2         5.93      0.00       1.48 f
  U204/ZN (AOI22_X1)                                                0.27       1.75 r
  n109 (net)                                    2         6.24      0.00       1.75 r
  U139/ZN (XNOR2_X2)                                                0.29       2.04 r
  dmem_raddr_o[4] (net)                         2        27.04      0.00       2.04 r
  lsu_fifo/data_in_i[10] (fifo_WIDTH12_DEPTH4_ADDR_LEN2)            0.00       2.04 r
  lsu_fifo/data_in_i[10] (net)                           27.04      0.00       2.04 r
  lsu_fifo/U73/ZN (INV_X1)                                          0.12       2.16 f
  lsu_fifo/n43 (net)                            4         7.36      0.00       2.16 f
  lsu_fifo/U86/ZN (OAI22_X1)                                        0.13       2.29 r
  lsu_fifo/n75 (net)                            1         1.42      0.00       2.29 r
  lsu_fifo/mem_reg[2][10]/D (DFF_X1)                                0.01       2.30 r
  data arrival time                                                            2.30

  clock clk_i (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock reconvergence pessimism                                     0.00      10.00
  clock uncertainty                                                -0.05       9.95
  lsu_fifo/mem_reg[2][10]/CK (DFF_X1)                               0.00       9.95 r
  library setup time                                               -0.09       9.86
  data required time                                                           9.86
  ------------------------------------------------------------------------------------
  data required time                                                           9.86
  data arrival time                                                           -2.30
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  7.56


  Startpoint: rs1_value_i[0]
              (input port clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[1][10]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  rs1_value_i[0] (in)                                               0.04       0.14 f
  rs1_value_i[0] (net)                          3         4.85      0.00       0.14 f
  U159/ZN (INV_X1)                                                  0.09       0.23 r
  n97 (net)                                     2         3.94      0.00       0.23 r
  U161/ZN (NOR2_X1)                                                 0.05       0.28 f
  intadd_1/CI (net)                             2         4.80      0.00       0.28 f
  intadd_1/U5/CO (FA_X1)                                            0.29       0.57 f
  intadd_1/n4 (net)                             1         2.94      0.00       0.57 f
  intadd_1/U4/CO (FA_X1)                                            0.30       0.86 f
  intadd_1/n3 (net)                             1         2.94      0.00       0.86 f
  intadd_1/U3/CO (FA_X1)                                            0.30       1.16 f
  intadd_1/n2 (net)                             1         2.94      0.00       1.16 f
  intadd_1/U2/CO (FA_X1)                                            0.32       1.48 f
  intadd_1/n1 (net)                             2         5.93      0.00       1.48 f
  U204/ZN (AOI22_X1)                                                0.27       1.75 r
  n109 (net)                                    2         6.24      0.00       1.75 r
  U139/ZN (XNOR2_X2)                                                0.29       2.04 r
  dmem_raddr_o[4] (net)                         2        27.04      0.00       2.04 r
  lsu_fifo/data_in_i[10] (fifo_WIDTH12_DEPTH4_ADDR_LEN2)            0.00       2.04 r
  lsu_fifo/data_in_i[10] (net)                           27.04      0.00       2.04 r
  lsu_fifo/U73/ZN (INV_X1)                                          0.12       2.16 f
  lsu_fifo/n43 (net)                            4         7.36      0.00       2.16 f
  lsu_fifo/U100/ZN (OAI22_X1)                                       0.13       2.29 r
  lsu_fifo/n87 (net)                            1         1.42      0.00       2.29 r
  lsu_fifo/mem_reg[1][10]/D (DFF_X1)                                0.01       2.30 r
  data arrival time                                                            2.30

  clock clk_i (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock reconvergence pessimism                                     0.00      10.00
  clock uncertainty                                                -0.05       9.95
  lsu_fifo/mem_reg[1][10]/CK (DFF_X1)                               0.00       9.95 r
  library setup time                                               -0.09       9.86
  data required time                                                           9.86
  ------------------------------------------------------------------------------------
  data required time                                                           9.86
  data arrival time                                                           -2.30
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  7.56


  Startpoint: inst_i[3] (input port clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[3][2]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  inst_i[3] (in)                                                    0.02       0.12 f
  inst_i[3] (net)                               1         1.80      0.00       0.12 f
  U155/ZN (NOR2_X1)                                                 0.12       0.23 r
  n94 (net)                                     1         1.91      0.00       0.23 r
  U156/ZN (NAND3_X1)                                                0.08       0.31 f
  n95 (net)                                     1         1.79      0.00       0.31 f
  U157/ZN (NOR3_X1)                                                 0.32       0.63 r
  N34 (net)                                     3         5.39      0.00       0.63 r
  U158/ZN (NAND2_X1)                                                0.30       0.93 f
  dmem_csb_write_o (net)                        4        33.62      0.00       0.93 f
  U143/ZN (INV_X1)                                                  0.12       1.05 r
  n99 (net)                                     1         1.92      0.00       1.05 r
  U168/ZN (OAI21_X1)                                                0.08       1.13 f
  n101 (net)                                    2         3.56      0.00       1.13 f
  U170/ZN (OAI22_X1)                                                0.12       1.25 r
  n102 (net)                                    1         1.95      0.00       1.25 r
  U144/ZN (INV_X1)                                                  0.05       1.30 f
  n103 (net)                                    1         1.66      0.00       1.30 f
  U171/ZN (AOI221_X1)                                               0.20       1.50 r
  n104 (net)                                    1         1.91      0.00       1.50 r
  U172/ZN (OAI211_X1)                                               0.19       1.69 f
  n132 (net)                                    3         8.75      0.00       1.69 f
  U248/ZN (NOR2_X1)                                                 0.18       1.87 r
  mem_ls (net)                                  2         3.28      0.00       1.87 r
  U142/ZN (AND2_X1)                                                 0.13       2.00 r
  n93 (net)                                     1         1.95      0.00       2.00 r
  lsu_fifo/data_in_i[1] (fifo_WIDTH12_DEPTH4_ADDR_LEN2)             0.00       2.00 r
  lsu_fifo/data_in_i[1] (net)                             1.95      0.00       2.00 r
  lsu_fifo/U10/ZN (INV_X1)                                          0.07       2.07 f
  lsu_fifo/n34 (net)                            8        15.47      0.00       2.07 f
  lsu_fifo/U58/ZN (OAI22_X1)                                        0.18       2.25 r
  lsu_fifo/n55 (net)                            1         1.42      0.00       2.25 r
  lsu_fifo/mem_reg[3][2]/D (DFF_X1)                                 0.01       2.26 r
  data arrival time                                                            2.26

  clock clk_i (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock reconvergence pessimism                                     0.00      10.00
  clock uncertainty                                                -0.05       9.95
  lsu_fifo/mem_reg[3][2]/CK (DFF_X1)                                0.00       9.95 r
  library setup time                                               -0.10       9.85
  data required time                                                           9.85
  ------------------------------------------------------------------------------------
  data required time                                                           9.85
  data arrival time                                                           -2.26
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  7.59


  Startpoint: inst_i[3] (input port clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[3][1]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  inst_i[3] (in)                                                    0.02       0.12 f
  inst_i[3] (net)                               1         1.80      0.00       0.12 f
  U155/ZN (NOR2_X1)                                                 0.12       0.23 r
  n94 (net)                                     1         1.91      0.00       0.23 r
  U156/ZN (NAND3_X1)                                                0.08       0.31 f
  n95 (net)                                     1         1.79      0.00       0.31 f
  U157/ZN (NOR3_X1)                                                 0.32       0.63 r
  N34 (net)                                     3         5.39      0.00       0.63 r
  U158/ZN (NAND2_X1)                                                0.30       0.93 f
  dmem_csb_write_o (net)                        4        33.62      0.00       0.93 f
  U143/ZN (INV_X1)                                                  0.12       1.05 r
  n99 (net)                                     1         1.92      0.00       1.05 r
  U168/ZN (OAI21_X1)                                                0.08       1.13 f
  n101 (net)                                    2         3.56      0.00       1.13 f
  U170/ZN (OAI22_X1)                                                0.12       1.25 r
  n102 (net)                                    1         1.95      0.00       1.25 r
  U144/ZN (INV_X1)                                                  0.05       1.30 f
  n103 (net)                                    1         1.66      0.00       1.30 f
  U171/ZN (AOI221_X1)                                               0.20       1.50 r
  n104 (net)                                    1         1.91      0.00       1.50 r
  U172/ZN (OAI211_X1)                                               0.19       1.69 f
  n132 (net)                                    3         8.75      0.00       1.69 f
  U248/ZN (NOR2_X1)                                                 0.18       1.87 r
  mem_ls (net)                                  2         3.28      0.00       1.87 r
  U142/ZN (AND2_X1)                                                 0.13       2.00 r
  n93 (net)                                     1         1.95      0.00       2.00 r
  lsu_fifo/data_in_i[1] (fifo_WIDTH12_DEPTH4_ADDR_LEN2)             0.00       2.00 r
  lsu_fifo/data_in_i[1] (net)                             1.95      0.00       2.00 r
  lsu_fifo/U10/ZN (INV_X1)                                          0.07       2.07 f
  lsu_fifo/n34 (net)                            8        15.47      0.00       2.07 f
  lsu_fifo/U56/ZN (OAI22_X1)                                        0.18       2.25 r
  lsu_fifo/n54 (net)                            1         1.42      0.00       2.25 r
  lsu_fifo/mem_reg[3][1]/D (DFF_X1)                                 0.01       2.26 r
  data arrival time                                                            2.26

  clock clk_i (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock reconvergence pessimism                                     0.00      10.00
  clock uncertainty                                                -0.05       9.95
  lsu_fifo/mem_reg[3][1]/CK (DFF_X1)                                0.00       9.95 r
  library setup time                                               -0.10       9.85
  data required time                                                           9.85
  ------------------------------------------------------------------------------------
  data required time                                                           9.85
  data arrival time                                                           -2.26
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  7.59


  Startpoint: inst_i[3] (input port clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[0][2]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  inst_i[3] (in)                                                    0.02       0.12 f
  inst_i[3] (net)                               1         1.80      0.00       0.12 f
  U155/ZN (NOR2_X1)                                                 0.12       0.23 r
  n94 (net)                                     1         1.91      0.00       0.23 r
  U156/ZN (NAND3_X1)                                                0.08       0.31 f
  n95 (net)                                     1         1.79      0.00       0.31 f
  U157/ZN (NOR3_X1)                                                 0.32       0.63 r
  N34 (net)                                     3         5.39      0.00       0.63 r
  U158/ZN (NAND2_X1)                                                0.30       0.93 f
  dmem_csb_write_o (net)                        4        33.62      0.00       0.93 f
  U143/ZN (INV_X1)                                                  0.12       1.05 r
  n99 (net)                                     1         1.92      0.00       1.05 r
  U168/ZN (OAI21_X1)                                                0.08       1.13 f
  n101 (net)                                    2         3.56      0.00       1.13 f
  U170/ZN (OAI22_X1)                                                0.12       1.25 r
  n102 (net)                                    1         1.95      0.00       1.25 r
  U144/ZN (INV_X1)                                                  0.05       1.30 f
  n103 (net)                                    1         1.66      0.00       1.30 f
  U171/ZN (AOI221_X1)                                               0.20       1.50 r
  n104 (net)                                    1         1.91      0.00       1.50 r
  U172/ZN (OAI211_X1)                                               0.19       1.69 f
  n132 (net)                                    3         8.75      0.00       1.69 f
  U248/ZN (NOR2_X1)                                                 0.18       1.87 r
  mem_ls (net)                                  2         3.28      0.00       1.87 r
  U142/ZN (AND2_X1)                                                 0.13       2.00 r
  n93 (net)                                     1         1.95      0.00       2.00 r
  lsu_fifo/data_in_i[1] (fifo_WIDTH12_DEPTH4_ADDR_LEN2)             0.00       2.00 r
  lsu_fifo/data_in_i[1] (net)                             1.95      0.00       2.00 r
  lsu_fifo/U10/ZN (INV_X1)                                          0.07       2.07 f
  lsu_fifo/n34 (net)                            8        15.47      0.00       2.07 f
  lsu_fifo/U105/ZN (OAI22_X1)                                       0.12       2.19 r
  lsu_fifo/n91 (net)                            1         1.42      0.00       2.19 r
  lsu_fifo/mem_reg[0][2]/D (DFF_X1)                                 0.01       2.20 r
  data arrival time                                                            2.20

  clock clk_i (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock reconvergence pessimism                                     0.00      10.00
  clock uncertainty                                                -0.05       9.95
  lsu_fifo/mem_reg[0][2]/CK (DFF_X1)                                0.00       9.95 r
  library setup time                                               -0.09       9.86
  data required time                                                           9.86
  ------------------------------------------------------------------------------------
  data required time                                                           9.86
  data arrival time                                                           -2.20
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  7.66


  Startpoint: inst_i[3] (input port clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[0][1]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  inst_i[3] (in)                                                    0.02       0.12 f
  inst_i[3] (net)                               1         1.80      0.00       0.12 f
  U155/ZN (NOR2_X1)                                                 0.12       0.23 r
  n94 (net)                                     1         1.91      0.00       0.23 r
  U156/ZN (NAND3_X1)                                                0.08       0.31 f
  n95 (net)                                     1         1.79      0.00       0.31 f
  U157/ZN (NOR3_X1)                                                 0.32       0.63 r
  N34 (net)                                     3         5.39      0.00       0.63 r
  U158/ZN (NAND2_X1)                                                0.30       0.93 f
  dmem_csb_write_o (net)                        4        33.62      0.00       0.93 f
  U143/ZN (INV_X1)                                                  0.12       1.05 r
  n99 (net)                                     1         1.92      0.00       1.05 r
  U168/ZN (OAI21_X1)                                                0.08       1.13 f
  n101 (net)                                    2         3.56      0.00       1.13 f
  U170/ZN (OAI22_X1)                                                0.12       1.25 r
  n102 (net)                                    1         1.95      0.00       1.25 r
  U144/ZN (INV_X1)                                                  0.05       1.30 f
  n103 (net)                                    1         1.66      0.00       1.30 f
  U171/ZN (AOI221_X1)                                               0.20       1.50 r
  n104 (net)                                    1         1.91      0.00       1.50 r
  U172/ZN (OAI211_X1)                                               0.19       1.69 f
  n132 (net)                                    3         8.75      0.00       1.69 f
  U248/ZN (NOR2_X1)                                                 0.18       1.87 r
  mem_ls (net)                                  2         3.28      0.00       1.87 r
  U142/ZN (AND2_X1)                                                 0.13       2.00 r
  n93 (net)                                     1         1.95      0.00       2.00 r
  lsu_fifo/data_in_i[1] (fifo_WIDTH12_DEPTH4_ADDR_LEN2)             0.00       2.00 r
  lsu_fifo/data_in_i[1] (net)                             1.95      0.00       2.00 r
  lsu_fifo/U10/ZN (INV_X1)                                          0.07       2.07 f
  lsu_fifo/n34 (net)                            8        15.47      0.00       2.07 f
  lsu_fifo/U104/ZN (OAI22_X1)                                       0.12       2.19 r
  lsu_fifo/n90 (net)                            1         1.42      0.00       2.19 r
  lsu_fifo/mem_reg[0][1]/D (DFF_X1)                                 0.01       2.20 r
  data arrival time                                                            2.20

  clock clk_i (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock reconvergence pessimism                                     0.00      10.00
  clock uncertainty                                                -0.05       9.95
  lsu_fifo/mem_reg[0][1]/CK (DFF_X1)                                0.00       9.95 r
  library setup time                                               -0.09       9.86
  data required time                                                           9.86
  ------------------------------------------------------------------------------------
  data required time                                                           9.86
  data arrival time                                                           -2.20
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  7.66


  Startpoint: inst_i[3] (input port clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[2][2]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  inst_i[3] (in)                                                    0.02       0.12 f
  inst_i[3] (net)                               1         1.80      0.00       0.12 f
  U155/ZN (NOR2_X1)                                                 0.12       0.23 r
  n94 (net)                                     1         1.91      0.00       0.23 r
  U156/ZN (NAND3_X1)                                                0.08       0.31 f
  n95 (net)                                     1         1.79      0.00       0.31 f
  U157/ZN (NOR3_X1)                                                 0.32       0.63 r
  N34 (net)                                     3         5.39      0.00       0.63 r
  U158/ZN (NAND2_X1)                                                0.30       0.93 f
  dmem_csb_write_o (net)                        4        33.62      0.00       0.93 f
  U143/ZN (INV_X1)                                                  0.12       1.05 r
  n99 (net)                                     1         1.92      0.00       1.05 r
  U168/ZN (OAI21_X1)                                                0.08       1.13 f
  n101 (net)                                    2         3.56      0.00       1.13 f
  U170/ZN (OAI22_X1)                                                0.12       1.25 r
  n102 (net)                                    1         1.95      0.00       1.25 r
  U144/ZN (INV_X1)                                                  0.05       1.30 f
  n103 (net)                                    1         1.66      0.00       1.30 f
  U171/ZN (AOI221_X1)                                               0.20       1.50 r
  n104 (net)                                    1         1.91      0.00       1.50 r
  U172/ZN (OAI211_X1)                                               0.19       1.69 f
  n132 (net)                                    3         8.75      0.00       1.69 f
  U248/ZN (NOR2_X1)                                                 0.18       1.87 r
  mem_ls (net)                                  2         3.28      0.00       1.87 r
  U142/ZN (AND2_X1)                                                 0.13       2.00 r
  n93 (net)                                     1         1.95      0.00       2.00 r
  lsu_fifo/data_in_i[1] (fifo_WIDTH12_DEPTH4_ADDR_LEN2)             0.00       2.00 r
  lsu_fifo/data_in_i[1] (net)                             1.95      0.00       2.00 r
  lsu_fifo/U10/ZN (INV_X1)                                          0.07       2.07 f
  lsu_fifo/n34 (net)                            8        15.47      0.00       2.07 f
  lsu_fifo/U78/ZN (OAI22_X1)                                        0.12       2.19 r
  lsu_fifo/n67 (net)                            1         1.42      0.00       2.19 r
  lsu_fifo/mem_reg[2][2]/D (DFF_X1)                                 0.01       2.20 r
  data arrival time                                                            2.20

  clock clk_i (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock reconvergence pessimism                                     0.00      10.00
  clock uncertainty                                                -0.05       9.95
  lsu_fifo/mem_reg[2][2]/CK (DFF_X1)                                0.00       9.95 r
  library setup time                                               -0.09       9.86
  data required time                                                           9.86
  ------------------------------------------------------------------------------------
  data required time                                                           9.86
  data arrival time                                                           -2.20
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  7.66


  Startpoint: inst_i[3] (input port clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[2][1]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  inst_i[3] (in)                                                    0.02       0.12 f
  inst_i[3] (net)                               1         1.80      0.00       0.12 f
  U155/ZN (NOR2_X1)                                                 0.12       0.23 r
  n94 (net)                                     1         1.91      0.00       0.23 r
  U156/ZN (NAND3_X1)                                                0.08       0.31 f
  n95 (net)                                     1         1.79      0.00       0.31 f
  U157/ZN (NOR3_X1)                                                 0.32       0.63 r
  N34 (net)                                     3         5.39      0.00       0.63 r
  U158/ZN (NAND2_X1)                                                0.30       0.93 f
  dmem_csb_write_o (net)                        4        33.62      0.00       0.93 f
  U143/ZN (INV_X1)                                                  0.12       1.05 r
  n99 (net)                                     1         1.92      0.00       1.05 r
  U168/ZN (OAI21_X1)                                                0.08       1.13 f
  n101 (net)                                    2         3.56      0.00       1.13 f
  U170/ZN (OAI22_X1)                                                0.12       1.25 r
  n102 (net)                                    1         1.95      0.00       1.25 r
  U144/ZN (INV_X1)                                                  0.05       1.30 f
  n103 (net)                                    1         1.66      0.00       1.30 f
  U171/ZN (AOI221_X1)                                               0.20       1.50 r
  n104 (net)                                    1         1.91      0.00       1.50 r
  U172/ZN (OAI211_X1)                                               0.19       1.69 f
  n132 (net)                                    3         8.75      0.00       1.69 f
  U248/ZN (NOR2_X1)                                                 0.18       1.87 r
  mem_ls (net)                                  2         3.28      0.00       1.87 r
  U142/ZN (AND2_X1)                                                 0.13       2.00 r
  n93 (net)                                     1         1.95      0.00       2.00 r
  lsu_fifo/data_in_i[1] (fifo_WIDTH12_DEPTH4_ADDR_LEN2)             0.00       2.00 r
  lsu_fifo/data_in_i[1] (net)                             1.95      0.00       2.00 r
  lsu_fifo/U10/ZN (INV_X1)                                          0.07       2.07 f
  lsu_fifo/n34 (net)                            8        15.47      0.00       2.07 f
  lsu_fifo/U77/ZN (OAI22_X1)                                        0.12       2.19 r
  lsu_fifo/n66 (net)                            1         1.42      0.00       2.19 r
  lsu_fifo/mem_reg[2][1]/D (DFF_X1)                                 0.01       2.20 r
  data arrival time                                                            2.20

  clock clk_i (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock reconvergence pessimism                                     0.00      10.00
  clock uncertainty                                                -0.05       9.95
  lsu_fifo/mem_reg[2][1]/CK (DFF_X1)                                0.00       9.95 r
  library setup time                                               -0.09       9.86
  data required time                                                           9.86
  ------------------------------------------------------------------------------------
  data required time                                                           9.86
  data arrival time                                                           -2.20
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  7.66


  Startpoint: inst_i[3] (input port clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[1][2]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  inst_i[3] (in)                                                    0.02       0.12 f
  inst_i[3] (net)                               1         1.80      0.00       0.12 f
  U155/ZN (NOR2_X1)                                                 0.12       0.23 r
  n94 (net)                                     1         1.91      0.00       0.23 r
  U156/ZN (NAND3_X1)                                                0.08       0.31 f
  n95 (net)                                     1         1.79      0.00       0.31 f
  U157/ZN (NOR3_X1)                                                 0.32       0.63 r
  N34 (net)                                     3         5.39      0.00       0.63 r
  U158/ZN (NAND2_X1)                                                0.30       0.93 f
  dmem_csb_write_o (net)                        4        33.62      0.00       0.93 f
  U143/ZN (INV_X1)                                                  0.12       1.05 r
  n99 (net)                                     1         1.92      0.00       1.05 r
  U168/ZN (OAI21_X1)                                                0.08       1.13 f
  n101 (net)                                    2         3.56      0.00       1.13 f
  U170/ZN (OAI22_X1)                                                0.12       1.25 r
  n102 (net)                                    1         1.95      0.00       1.25 r
  U144/ZN (INV_X1)                                                  0.05       1.30 f
  n103 (net)                                    1         1.66      0.00       1.30 f
  U171/ZN (AOI221_X1)                                               0.20       1.50 r
  n104 (net)                                    1         1.91      0.00       1.50 r
  U172/ZN (OAI211_X1)                                               0.19       1.69 f
  n132 (net)                                    3         8.75      0.00       1.69 f
  U248/ZN (NOR2_X1)                                                 0.18       1.87 r
  mem_ls (net)                                  2         3.28      0.00       1.87 r
  U142/ZN (AND2_X1)                                                 0.13       2.00 r
  n93 (net)                                     1         1.95      0.00       2.00 r
  lsu_fifo/data_in_i[1] (fifo_WIDTH12_DEPTH4_ADDR_LEN2)             0.00       2.00 r
  lsu_fifo/data_in_i[1] (net)                             1.95      0.00       2.00 r
  lsu_fifo/U10/ZN (INV_X1)                                          0.07       2.07 f
  lsu_fifo/n34 (net)                            8        15.47      0.00       2.07 f
  lsu_fifo/U92/ZN (OAI22_X1)                                        0.12       2.19 r
  lsu_fifo/n79 (net)                            1         1.42      0.00       2.19 r
  lsu_fifo/mem_reg[1][2]/D (DFF_X1)                                 0.01       2.20 r
  data arrival time                                                            2.20

  clock clk_i (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock reconvergence pessimism                                     0.00      10.00
  clock uncertainty                                                -0.05       9.95
  lsu_fifo/mem_reg[1][2]/CK (DFF_X1)                                0.00       9.95 r
  library setup time                                               -0.09       9.86
  data required time                                                           9.86
  ------------------------------------------------------------------------------------
  data required time                                                           9.86
  data arrival time                                                           -2.20
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  7.66


  Startpoint: inst_i[3] (input port clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[1][1]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  inst_i[3] (in)                                                    0.02       0.12 f
  inst_i[3] (net)                               1         1.80      0.00       0.12 f
  U155/ZN (NOR2_X1)                                                 0.12       0.23 r
  n94 (net)                                     1         1.91      0.00       0.23 r
  U156/ZN (NAND3_X1)                                                0.08       0.31 f
  n95 (net)                                     1         1.79      0.00       0.31 f
  U157/ZN (NOR3_X1)                                                 0.32       0.63 r
  N34 (net)                                     3         5.39      0.00       0.63 r
  U158/ZN (NAND2_X1)                                                0.30       0.93 f
  dmem_csb_write_o (net)                        4        33.62      0.00       0.93 f
  U143/ZN (INV_X1)                                                  0.12       1.05 r
  n99 (net)                                     1         1.92      0.00       1.05 r
  U168/ZN (OAI21_X1)                                                0.08       1.13 f
  n101 (net)                                    2         3.56      0.00       1.13 f
  U170/ZN (OAI22_X1)                                                0.12       1.25 r
  n102 (net)                                    1         1.95      0.00       1.25 r
  U144/ZN (INV_X1)                                                  0.05       1.30 f
  n103 (net)                                    1         1.66      0.00       1.30 f
  U171/ZN (AOI221_X1)                                               0.20       1.50 r
  n104 (net)                                    1         1.91      0.00       1.50 r
  U172/ZN (OAI211_X1)                                               0.19       1.69 f
  n132 (net)                                    3         8.75      0.00       1.69 f
  U248/ZN (NOR2_X1)                                                 0.18       1.87 r
  mem_ls (net)                                  2         3.28      0.00       1.87 r
  U142/ZN (AND2_X1)                                                 0.13       2.00 r
  n93 (net)                                     1         1.95      0.00       2.00 r
  lsu_fifo/data_in_i[1] (fifo_WIDTH12_DEPTH4_ADDR_LEN2)             0.00       2.00 r
  lsu_fifo/data_in_i[1] (net)                             1.95      0.00       2.00 r
  lsu_fifo/U10/ZN (INV_X1)                                          0.07       2.07 f
  lsu_fifo/n34 (net)                            8        15.47      0.00       2.07 f
  lsu_fifo/U91/ZN (OAI22_X1)                                        0.12       2.19 r
  lsu_fifo/n78 (net)                            1         1.42      0.00       2.19 r
  lsu_fifo/mem_reg[1][1]/D (DFF_X1)                                 0.01       2.20 r
  data arrival time                                                            2.20

  clock clk_i (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock reconvergence pessimism                                     0.00      10.00
  clock uncertainty                                                -0.05       9.95
  lsu_fifo/mem_reg[1][1]/CK (DFF_X1)                                0.00       9.95 r
  library setup time                                               -0.09       9.86
  data required time                                                           9.86
  ------------------------------------------------------------------------------------
  data required time                                                           9.86
  data arrival time                                                           -2.20
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  7.66


  Startpoint: rs1_value_i[0]
              (input port clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[3][9]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  rs1_value_i[0] (in)                                               0.04       0.14 f
  rs1_value_i[0] (net)                          3         4.85      0.00       0.14 f
  U159/ZN (INV_X1)                                                  0.09       0.23 r
  n97 (net)                                     2         3.94      0.00       0.23 r
  U161/ZN (NOR2_X1)                                                 0.05       0.28 f
  intadd_1/CI (net)                             2         4.80      0.00       0.28 f
  intadd_1/U5/CO (FA_X1)                                            0.29       0.57 f
  intadd_1/n4 (net)                             1         2.94      0.00       0.57 f
  intadd_1/U4/CO (FA_X1)                                            0.30       0.86 f
  intadd_1/n3 (net)                             1         2.94      0.00       0.86 f
  intadd_1/U3/CO (FA_X1)                                            0.30       1.16 f
  intadd_1/n2 (net)                             1         2.94      0.00       1.16 f
  intadd_1/U2/CO (FA_X1)                                            0.32       1.48 f
  intadd_1/n1 (net)                             2         5.93      0.00       1.48 f
  U140/ZN (XNOR2_X2)                                                0.38       1.85 r
  dmem_raddr_o[3] (net)                         2        27.04      0.00       1.85 r
  lsu_fifo/data_in_i[9] (fifo_WIDTH12_DEPTH4_ADDR_LEN2)             0.00       1.85 r
  lsu_fifo/data_in_i[9] (net)                            27.04      0.00       1.85 r
  lsu_fifo/U71/ZN (INV_X1)                                          0.12       1.97 f
  lsu_fifo/n42 (net)                            4         7.36      0.00       1.97 f
  lsu_fifo/U72/ZN (OAI22_X1)                                        0.19       2.17 r
  lsu_fifo/n62 (net)                            1         1.42      0.00       2.17 r
  lsu_fifo/mem_reg[3][9]/D (DFF_X1)                                 0.01       2.18 r
  data arrival time                                                            2.18

  clock clk_i (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock reconvergence pessimism                                     0.00      10.00
  clock uncertainty                                                -0.05       9.95
  lsu_fifo/mem_reg[3][9]/CK (DFF_X1)                                0.00       9.95 r
  library setup time                                               -0.10       9.85
  data required time                                                           9.85
  ------------------------------------------------------------------------------------
  data required time                                                           9.85
  data arrival time                                                           -2.18
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  7.68


  Startpoint: inst_i[3] (input port clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[3][3]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  inst_i[3] (in)                                                    0.02       0.12 f
  inst_i[3] (net)                               1         1.80      0.00       0.12 f
  U155/ZN (NOR2_X1)                                                 0.12       0.23 r
  n94 (net)                                     1         1.91      0.00       0.23 r
  U156/ZN (NAND3_X1)                                                0.08       0.31 f
  n95 (net)                                     1         1.79      0.00       0.31 f
  U157/ZN (NOR3_X1)                                                 0.32       0.63 r
  N34 (net)                                     3         5.39      0.00       0.63 r
  U158/ZN (NAND2_X1)                                                0.30       0.93 f
  dmem_csb_write_o (net)                        4        33.62      0.00       0.93 f
  U143/ZN (INV_X1)                                                  0.12       1.05 r
  n99 (net)                                     1         1.92      0.00       1.05 r
  U168/ZN (OAI21_X1)                                                0.08       1.13 f
  n101 (net)                                    2         3.56      0.00       1.13 f
  U170/ZN (OAI22_X1)                                                0.12       1.25 r
  n102 (net)                                    1         1.95      0.00       1.25 r
  U144/ZN (INV_X1)                                                  0.05       1.30 f
  n103 (net)                                    1         1.66      0.00       1.30 f
  U171/ZN (AOI221_X1)                                               0.20       1.50 r
  n104 (net)                                    1         1.91      0.00       1.50 r
  U172/ZN (OAI211_X1)                                               0.19       1.69 f
  n132 (net)                                    3         8.75      0.00       1.69 f
  U248/ZN (NOR2_X1)                                                 0.18       1.87 r
  mem_ls (net)                                  2         3.28      0.00       1.87 r
  lsu_fifo/data_in_i[3] (fifo_WIDTH12_DEPTH4_ADDR_LEN2)             0.00       1.87 r
  lsu_fifo/data_in_i[3] (net)                             3.28      0.00       1.87 r
  lsu_fifo/U59/ZN (INV_X1)                                          0.08       1.95 f
  lsu_fifo/n36 (net)                            4         7.36      0.00       1.95 f
  lsu_fifo/U60/ZN (OAI22_X1)                                        0.17       2.13 r
  lsu_fifo/n56 (net)                            1         1.42      0.00       2.13 r
  lsu_fifo/mem_reg[3][3]/D (DFF_X1)                                 0.01       2.14 r
  data arrival time                                                            2.14

  clock clk_i (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock reconvergence pessimism                                     0.00      10.00
  clock uncertainty                                                -0.05       9.95
  lsu_fifo/mem_reg[3][3]/CK (DFF_X1)                                0.00       9.95 r
  library setup time                                               -0.10       9.85
  data required time                                                           9.85
  ------------------------------------------------------------------------------------
  data required time                                                           9.85
  data arrival time                                                           -2.14
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  7.72


  Startpoint: rs1_value_i[0]
              (input port clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[0][9]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  rs1_value_i[0] (in)                                               0.04       0.14 f
  rs1_value_i[0] (net)                          3         4.85      0.00       0.14 f
  U159/ZN (INV_X1)                                                  0.09       0.23 r
  n97 (net)                                     2         3.94      0.00       0.23 r
  U161/ZN (NOR2_X1)                                                 0.05       0.28 f
  intadd_1/CI (net)                             2         4.80      0.00       0.28 f
  intadd_1/U5/CO (FA_X1)                                            0.29       0.57 f
  intadd_1/n4 (net)                             1         2.94      0.00       0.57 f
  intadd_1/U4/CO (FA_X1)                                            0.30       0.86 f
  intadd_1/n3 (net)                             1         2.94      0.00       0.86 f
  intadd_1/U3/CO (FA_X1)                                            0.30       1.16 f
  intadd_1/n2 (net)                             1         2.94      0.00       1.16 f
  intadd_1/U2/CO (FA_X1)                                            0.32       1.48 f
  intadd_1/n1 (net)                             2         5.93      0.00       1.48 f
  U140/ZN (XNOR2_X2)                                                0.38       1.85 r
  dmem_raddr_o[3] (net)                         2        27.04      0.00       1.85 r
  lsu_fifo/data_in_i[9] (fifo_WIDTH12_DEPTH4_ADDR_LEN2)             0.00       1.85 r
  lsu_fifo/data_in_i[9] (net)                            27.04      0.00       1.85 r
  lsu_fifo/U71/ZN (INV_X1)                                          0.12       1.97 f
  lsu_fifo/n42 (net)                            4         7.36      0.00       1.97 f
  lsu_fifo/U112/ZN (OAI22_X1)                                       0.13       2.11 r
  lsu_fifo/n98 (net)                            1         1.42      0.00       2.11 r
  lsu_fifo/mem_reg[0][9]/D (DFF_X1)                                 0.01       2.12 r
  data arrival time                                                            2.12

  clock clk_i (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock reconvergence pessimism                                     0.00      10.00
  clock uncertainty                                                -0.05       9.95
  lsu_fifo/mem_reg[0][9]/CK (DFF_X1)                                0.00       9.95 r
  library setup time                                               -0.09       9.86
  data required time                                                           9.86
  ------------------------------------------------------------------------------------
  data required time                                                           9.86
  data arrival time                                                           -2.12
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  7.74


  Startpoint: rs1_value_i[0]
              (input port clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[2][9]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  rs1_value_i[0] (in)                                               0.04       0.14 f
  rs1_value_i[0] (net)                          3         4.85      0.00       0.14 f
  U159/ZN (INV_X1)                                                  0.09       0.23 r
  n97 (net)                                     2         3.94      0.00       0.23 r
  U161/ZN (NOR2_X1)                                                 0.05       0.28 f
  intadd_1/CI (net)                             2         4.80      0.00       0.28 f
  intadd_1/U5/CO (FA_X1)                                            0.29       0.57 f
  intadd_1/n4 (net)                             1         2.94      0.00       0.57 f
  intadd_1/U4/CO (FA_X1)                                            0.30       0.86 f
  intadd_1/n3 (net)                             1         2.94      0.00       0.86 f
  intadd_1/U3/CO (FA_X1)                                            0.30       1.16 f
  intadd_1/n2 (net)                             1         2.94      0.00       1.16 f
  intadd_1/U2/CO (FA_X1)                                            0.32       1.48 f
  intadd_1/n1 (net)                             2         5.93      0.00       1.48 f
  U140/ZN (XNOR2_X2)                                                0.38       1.85 r
  dmem_raddr_o[3] (net)                         2        27.04      0.00       1.85 r
  lsu_fifo/data_in_i[9] (fifo_WIDTH12_DEPTH4_ADDR_LEN2)             0.00       1.85 r
  lsu_fifo/data_in_i[9] (net)                            27.04      0.00       1.85 r
  lsu_fifo/U71/ZN (INV_X1)                                          0.12       1.97 f
  lsu_fifo/n42 (net)                            4         7.36      0.00       1.97 f
  lsu_fifo/U85/ZN (OAI22_X1)                                        0.13       2.11 r
  lsu_fifo/n74 (net)                            1         1.42      0.00       2.11 r
  lsu_fifo/mem_reg[2][9]/D (DFF_X1)                                 0.01       2.12 r
  data arrival time                                                            2.12

  clock clk_i (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock reconvergence pessimism                                     0.00      10.00
  clock uncertainty                                                -0.05       9.95
  lsu_fifo/mem_reg[2][9]/CK (DFF_X1)                                0.00       9.95 r
  library setup time                                               -0.09       9.86
  data required time                                                           9.86
  ------------------------------------------------------------------------------------
  data required time                                                           9.86
  data arrival time                                                           -2.12
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  7.74


  Startpoint: rs1_value_i[0]
              (input port clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[1][9]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  rs1_value_i[0] (in)                                               0.04       0.14 f
  rs1_value_i[0] (net)                          3         4.85      0.00       0.14 f
  U159/ZN (INV_X1)                                                  0.09       0.23 r
  n97 (net)                                     2         3.94      0.00       0.23 r
  U161/ZN (NOR2_X1)                                                 0.05       0.28 f
  intadd_1/CI (net)                             2         4.80      0.00       0.28 f
  intadd_1/U5/CO (FA_X1)                                            0.29       0.57 f
  intadd_1/n4 (net)                             1         2.94      0.00       0.57 f
  intadd_1/U4/CO (FA_X1)                                            0.30       0.86 f
  intadd_1/n3 (net)                             1         2.94      0.00       0.86 f
  intadd_1/U3/CO (FA_X1)                                            0.30       1.16 f
  intadd_1/n2 (net)                             1         2.94      0.00       1.16 f
  intadd_1/U2/CO (FA_X1)                                            0.32       1.48 f
  intadd_1/n1 (net)                             2         5.93      0.00       1.48 f
  U140/ZN (XNOR2_X2)                                                0.38       1.85 r
  dmem_raddr_o[3] (net)                         2        27.04      0.00       1.85 r
  lsu_fifo/data_in_i[9] (fifo_WIDTH12_DEPTH4_ADDR_LEN2)             0.00       1.85 r
  lsu_fifo/data_in_i[9] (net)                            27.04      0.00       1.85 r
  lsu_fifo/U71/ZN (INV_X1)                                          0.12       1.97 f
  lsu_fifo/n42 (net)                            4         7.36      0.00       1.97 f
  lsu_fifo/U99/ZN (OAI22_X1)                                        0.13       2.11 r
  lsu_fifo/n86 (net)                            1         1.42      0.00       2.11 r
  lsu_fifo/mem_reg[1][9]/D (DFF_X1)                                 0.01       2.12 r
  data arrival time                                                            2.12

  clock clk_i (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock reconvergence pessimism                                     0.00      10.00
  clock uncertainty                                                -0.05       9.95
  lsu_fifo/mem_reg[1][9]/CK (DFF_X1)                                0.00       9.95 r
  library setup time                                               -0.09       9.86
  data required time                                                           9.86
  ------------------------------------------------------------------------------------
  data required time                                                           9.86
  data arrival time                                                           -2.12
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  7.74


  Startpoint: rs1_value_i[0]
              (input port clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[3][8]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  rs1_value_i[0] (in)                                               0.04       0.14 f
  rs1_value_i[0] (net)                          3         4.85      0.00       0.14 f
  U159/ZN (INV_X1)                                                  0.09       0.23 r
  n97 (net)                                     2         3.94      0.00       0.23 r
  U161/ZN (NOR2_X1)                                                 0.05       0.28 f
  intadd_1/CI (net)                             2         4.80      0.00       0.28 f
  intadd_1/U5/CO (FA_X1)                                            0.29       0.57 f
  intadd_1/n4 (net)                             1         2.94      0.00       0.57 f
  intadd_1/U4/CO (FA_X1)                                            0.30       0.86 f
  intadd_1/n3 (net)                             1         2.94      0.00       0.86 f
  intadd_1/U3/CO (FA_X1)                                            0.30       1.16 f
  intadd_1/n2 (net)                             1         2.94      0.00       1.16 f
  intadd_1/U2/S (FA_X1)                                             0.63       1.79 r
  dmem_raddr_o[2] (net)                         2        27.04      0.00       1.79 r
  lsu_fifo/data_in_i[8] (fifo_WIDTH12_DEPTH4_ADDR_LEN2)             0.00       1.79 r
  lsu_fifo/data_in_i[8] (net)                            27.04      0.00       1.79 r
  lsu_fifo/U69/ZN (INV_X1)                                          0.11       1.90 f
  lsu_fifo/n41 (net)                            4         7.36      0.00       1.90 f
  lsu_fifo/U70/ZN (OAI22_X1)                                        0.19       2.09 r
  lsu_fifo/n61 (net)                            1         1.42      0.00       2.09 r
  lsu_fifo/mem_reg[3][8]/D (DFF_X1)                                 0.01       2.10 r
  data arrival time                                                            2.10

  clock clk_i (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock reconvergence pessimism                                     0.00      10.00
  clock uncertainty                                                -0.05       9.95
  lsu_fifo/mem_reg[3][8]/CK (DFF_X1)                                0.00       9.95 r
  library setup time                                               -0.10       9.85
  data required time                                                           9.85
  ------------------------------------------------------------------------------------
  data required time                                                           9.85
  data arrival time                                                           -2.10
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  7.76


  Startpoint: inst_i[3] (input port clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[0][3]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  inst_i[3] (in)                                                    0.02       0.12 f
  inst_i[3] (net)                               1         1.80      0.00       0.12 f
  U155/ZN (NOR2_X1)                                                 0.12       0.23 r
  n94 (net)                                     1         1.91      0.00       0.23 r
  U156/ZN (NAND3_X1)                                                0.08       0.31 f
  n95 (net)                                     1         1.79      0.00       0.31 f
  U157/ZN (NOR3_X1)                                                 0.32       0.63 r
  N34 (net)                                     3         5.39      0.00       0.63 r
  U158/ZN (NAND2_X1)                                                0.30       0.93 f
  dmem_csb_write_o (net)                        4        33.62      0.00       0.93 f
  U143/ZN (INV_X1)                                                  0.12       1.05 r
  n99 (net)                                     1         1.92      0.00       1.05 r
  U168/ZN (OAI21_X1)                                                0.08       1.13 f
  n101 (net)                                    2         3.56      0.00       1.13 f
  U170/ZN (OAI22_X1)                                                0.12       1.25 r
  n102 (net)                                    1         1.95      0.00       1.25 r
  U144/ZN (INV_X1)                                                  0.05       1.30 f
  n103 (net)                                    1         1.66      0.00       1.30 f
  U171/ZN (AOI221_X1)                                               0.20       1.50 r
  n104 (net)                                    1         1.91      0.00       1.50 r
  U172/ZN (OAI211_X1)                                               0.19       1.69 f
  n132 (net)                                    3         8.75      0.00       1.69 f
  U248/ZN (NOR2_X1)                                                 0.18       1.87 r
  mem_ls (net)                                  2         3.28      0.00       1.87 r
  lsu_fifo/data_in_i[3] (fifo_WIDTH12_DEPTH4_ADDR_LEN2)             0.00       1.87 r
  lsu_fifo/data_in_i[3] (net)                             3.28      0.00       1.87 r
  lsu_fifo/U59/ZN (INV_X1)                                          0.08       1.95 f
  lsu_fifo/n36 (net)                            4         7.36      0.00       1.95 f
  lsu_fifo/U106/ZN (OAI22_X1)                                       0.11       2.07 r
  lsu_fifo/n92 (net)                            1         1.42      0.00       2.07 r
  lsu_fifo/mem_reg[0][3]/D (DFF_X1)                                 0.01       2.08 r
  data arrival time                                                            2.08

  clock clk_i (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock reconvergence pessimism                                     0.00      10.00
  clock uncertainty                                                -0.05       9.95
  lsu_fifo/mem_reg[0][3]/CK (DFF_X1)                                0.00       9.95 r
  library setup time                                               -0.09       9.86
  data required time                                                           9.86
  ------------------------------------------------------------------------------------
  data required time                                                           9.86
  data arrival time                                                           -2.08
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  7.78


  Startpoint: inst_i[3] (input port clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  inst_i[3] (in)                                                    0.02       0.12 f
  inst_i[3] (net)                               1         1.80      0.00       0.12 f
  U155/ZN (NOR2_X1)                                                 0.12       0.23 r
  n94 (net)                                     1         1.91      0.00       0.23 r
  U156/ZN (NAND3_X1)                                                0.08       0.31 f
  n95 (net)                                     1         1.79      0.00       0.31 f
  U157/ZN (NOR3_X1)                                                 0.32       0.63 r
  N34 (net)                                     3         5.39      0.00       0.63 r
  U158/ZN (NAND2_X1)                                                0.30       0.93 f
  dmem_csb_write_o (net)                        4        33.62      0.00       0.93 f
  U143/ZN (INV_X1)                                                  0.12       1.05 r
  n99 (net)                                     1         1.92      0.00       1.05 r
  U168/ZN (OAI21_X1)                                                0.08       1.13 f
  n101 (net)                                    2         3.56      0.00       1.13 f
  U170/ZN (OAI22_X1)                                                0.12       1.25 r
  n102 (net)                                    1         1.95      0.00       1.25 r
  U144/ZN (INV_X1)                                                  0.05       1.30 f
  n103 (net)                                    1         1.66      0.00       1.30 f
  U171/ZN (AOI221_X1)                                               0.20       1.50 r
  n104 (net)                                    1         1.91      0.00       1.50 r
  U172/ZN (OAI211_X1)                                               0.19       1.69 f
  n132 (net)                                    3         8.75      0.00       1.69 f
  U248/ZN (NOR2_X1)                                                 0.18       1.87 r
  mem_ls (net)                                  2         3.28      0.00       1.87 r
  lsu_fifo/data_in_i[3] (fifo_WIDTH12_DEPTH4_ADDR_LEN2)             0.00       1.87 r
  lsu_fifo/data_in_i[3] (net)                             3.28      0.00       1.87 r
  lsu_fifo/U59/ZN (INV_X1)                                          0.08       1.95 f
  lsu_fifo/n36 (net)                            4         7.36      0.00       1.95 f
  lsu_fifo/U79/ZN (OAI22_X1)                                        0.11       2.07 r
  lsu_fifo/n68 (net)                            1         1.42      0.00       2.07 r
  lsu_fifo/mem_reg[2][3]/D (DFF_X1)                                 0.01       2.08 r
  data arrival time                                                            2.08

  clock clk_i (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock reconvergence pessimism                                     0.00      10.00
  clock uncertainty                                                -0.05       9.95
  lsu_fifo/mem_reg[2][3]/CK (DFF_X1)                                0.00       9.95 r
  library setup time                                               -0.09       9.86
  data required time                                                           9.86
  ------------------------------------------------------------------------------------
  data required time                                                           9.86
  data arrival time                                                           -2.08
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  7.78


  Startpoint: inst_i[3] (input port clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[1][3]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  inst_i[3] (in)                                                    0.02       0.12 f
  inst_i[3] (net)                               1         1.80      0.00       0.12 f
  U155/ZN (NOR2_X1)                                                 0.12       0.23 r
  n94 (net)                                     1         1.91      0.00       0.23 r
  U156/ZN (NAND3_X1)                                                0.08       0.31 f
  n95 (net)                                     1         1.79      0.00       0.31 f
  U157/ZN (NOR3_X1)                                                 0.32       0.63 r
  N34 (net)                                     3         5.39      0.00       0.63 r
  U158/ZN (NAND2_X1)                                                0.30       0.93 f
  dmem_csb_write_o (net)                        4        33.62      0.00       0.93 f
  U143/ZN (INV_X1)                                                  0.12       1.05 r
  n99 (net)                                     1         1.92      0.00       1.05 r
  U168/ZN (OAI21_X1)                                                0.08       1.13 f
  n101 (net)                                    2         3.56      0.00       1.13 f
  U170/ZN (OAI22_X1)                                                0.12       1.25 r
  n102 (net)                                    1         1.95      0.00       1.25 r
  U144/ZN (INV_X1)                                                  0.05       1.30 f
  n103 (net)                                    1         1.66      0.00       1.30 f
  U171/ZN (AOI221_X1)                                               0.20       1.50 r
  n104 (net)                                    1         1.91      0.00       1.50 r
  U172/ZN (OAI211_X1)                                               0.19       1.69 f
  n132 (net)                                    3         8.75      0.00       1.69 f
  U248/ZN (NOR2_X1)                                                 0.18       1.87 r
  mem_ls (net)                                  2         3.28      0.00       1.87 r
  lsu_fifo/data_in_i[3] (fifo_WIDTH12_DEPTH4_ADDR_LEN2)             0.00       1.87 r
  lsu_fifo/data_in_i[3] (net)                             3.28      0.00       1.87 r
  lsu_fifo/U59/ZN (INV_X1)                                          0.08       1.95 f
  lsu_fifo/n36 (net)                            4         7.36      0.00       1.95 f
  lsu_fifo/U93/ZN (OAI22_X1)                                        0.11       2.07 r
  lsu_fifo/n80 (net)                            1         1.42      0.00       2.07 r
  lsu_fifo/mem_reg[1][3]/D (DFF_X1)                                 0.01       2.08 r
  data arrival time                                                            2.08

  clock clk_i (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock reconvergence pessimism                                     0.00      10.00
  clock uncertainty                                                -0.05       9.95
  lsu_fifo/mem_reg[1][3]/CK (DFF_X1)                                0.00       9.95 r
  library setup time                                               -0.09       9.86
  data required time                                                           9.86
  ------------------------------------------------------------------------------------
  data required time                                                           9.86
  data arrival time                                                           -2.08
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  7.78


  Startpoint: rs1_value_i[0]
              (input port clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[0][8]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  rs1_value_i[0] (in)                                               0.04       0.14 f
  rs1_value_i[0] (net)                          3         4.85      0.00       0.14 f
  U159/ZN (INV_X1)                                                  0.09       0.23 r
  n97 (net)                                     2         3.94      0.00       0.23 r
  U161/ZN (NOR2_X1)                                                 0.05       0.28 f
  intadd_1/CI (net)                             2         4.80      0.00       0.28 f
  intadd_1/U5/CO (FA_X1)                                            0.29       0.57 f
  intadd_1/n4 (net)                             1         2.94      0.00       0.57 f
  intadd_1/U4/CO (FA_X1)                                            0.30       0.86 f
  intadd_1/n3 (net)                             1         2.94      0.00       0.86 f
  intadd_1/U3/CO (FA_X1)                                            0.30       1.16 f
  intadd_1/n2 (net)                             1         2.94      0.00       1.16 f
  intadd_1/U2/S (FA_X1)                                             0.63       1.79 r
  dmem_raddr_o[2] (net)                         2        27.04      0.00       1.79 r
  lsu_fifo/data_in_i[8] (fifo_WIDTH12_DEPTH4_ADDR_LEN2)             0.00       1.79 r
  lsu_fifo/data_in_i[8] (net)                            27.04      0.00       1.79 r
  lsu_fifo/U69/ZN (INV_X1)                                          0.11       1.90 f
  lsu_fifo/n41 (net)                            4         7.36      0.00       1.90 f
  lsu_fifo/U111/ZN (OAI22_X1)                                       0.13       2.03 r
  lsu_fifo/n97 (net)                            1         1.42      0.00       2.03 r
  lsu_fifo/mem_reg[0][8]/D (DFF_X1)                                 0.01       2.04 r
  data arrival time                                                            2.04

  clock clk_i (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock reconvergence pessimism                                     0.00      10.00
  clock uncertainty                                                -0.05       9.95
  lsu_fifo/mem_reg[0][8]/CK (DFF_X1)                                0.00       9.95 r
  library setup time                                               -0.09       9.86
  data required time                                                           9.86
  ------------------------------------------------------------------------------------
  data required time                                                           9.86
  data arrival time                                                           -2.04
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  7.82


  Startpoint: rs1_value_i[0]
              (input port clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[2][8]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  rs1_value_i[0] (in)                                               0.04       0.14 f
  rs1_value_i[0] (net)                          3         4.85      0.00       0.14 f
  U159/ZN (INV_X1)                                                  0.09       0.23 r
  n97 (net)                                     2         3.94      0.00       0.23 r
  U161/ZN (NOR2_X1)                                                 0.05       0.28 f
  intadd_1/CI (net)                             2         4.80      0.00       0.28 f
  intadd_1/U5/CO (FA_X1)                                            0.29       0.57 f
  intadd_1/n4 (net)                             1         2.94      0.00       0.57 f
  intadd_1/U4/CO (FA_X1)                                            0.30       0.86 f
  intadd_1/n3 (net)                             1         2.94      0.00       0.86 f
  intadd_1/U3/CO (FA_X1)                                            0.30       1.16 f
  intadd_1/n2 (net)                             1         2.94      0.00       1.16 f
  intadd_1/U2/S (FA_X1)                                             0.63       1.79 r
  dmem_raddr_o[2] (net)                         2        27.04      0.00       1.79 r
  lsu_fifo/data_in_i[8] (fifo_WIDTH12_DEPTH4_ADDR_LEN2)             0.00       1.79 r
  lsu_fifo/data_in_i[8] (net)                            27.04      0.00       1.79 r
  lsu_fifo/U69/ZN (INV_X1)                                          0.11       1.90 f
  lsu_fifo/n41 (net)                            4         7.36      0.00       1.90 f
  lsu_fifo/U84/ZN (OAI22_X1)                                        0.13       2.03 r
  lsu_fifo/n73 (net)                            1         1.42      0.00       2.03 r
  lsu_fifo/mem_reg[2][8]/D (DFF_X1)                                 0.01       2.04 r
  data arrival time                                                            2.04

  clock clk_i (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock reconvergence pessimism                                     0.00      10.00
  clock uncertainty                                                -0.05       9.95
  lsu_fifo/mem_reg[2][8]/CK (DFF_X1)                                0.00       9.95 r
  library setup time                                               -0.09       9.86
  data required time                                                           9.86
  ------------------------------------------------------------------------------------
  data required time                                                           9.86
  data arrival time                                                           -2.04
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  7.82


  Startpoint: rs1_value_i[0]
              (input port clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[1][8]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  rs1_value_i[0] (in)                                               0.04       0.14 f
  rs1_value_i[0] (net)                          3         4.85      0.00       0.14 f
  U159/ZN (INV_X1)                                                  0.09       0.23 r
  n97 (net)                                     2         3.94      0.00       0.23 r
  U161/ZN (NOR2_X1)                                                 0.05       0.28 f
  intadd_1/CI (net)                             2         4.80      0.00       0.28 f
  intadd_1/U5/CO (FA_X1)                                            0.29       0.57 f
  intadd_1/n4 (net)                             1         2.94      0.00       0.57 f
  intadd_1/U4/CO (FA_X1)                                            0.30       0.86 f
  intadd_1/n3 (net)                             1         2.94      0.00       0.86 f
  intadd_1/U3/CO (FA_X1)                                            0.30       1.16 f
  intadd_1/n2 (net)                             1         2.94      0.00       1.16 f
  intadd_1/U2/S (FA_X1)                                             0.63       1.79 r
  dmem_raddr_o[2] (net)                         2        27.04      0.00       1.79 r
  lsu_fifo/data_in_i[8] (fifo_WIDTH12_DEPTH4_ADDR_LEN2)             0.00       1.79 r
  lsu_fifo/data_in_i[8] (net)                            27.04      0.00       1.79 r
  lsu_fifo/U69/ZN (INV_X1)                                          0.11       1.90 f
  lsu_fifo/n41 (net)                            4         7.36      0.00       1.90 f
  lsu_fifo/U98/ZN (OAI22_X1)                                        0.13       2.03 r
  lsu_fifo/n85 (net)                            1         1.42      0.00       2.03 r
  lsu_fifo/mem_reg[1][8]/D (DFF_X1)                                 0.01       2.04 r
  data arrival time                                                            2.04

  clock clk_i (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock reconvergence pessimism                                     0.00      10.00
  clock uncertainty                                                -0.05       9.95
  lsu_fifo/mem_reg[1][8]/CK (DFF_X1)                                0.00       9.95 r
  library setup time                                               -0.09       9.86
  data required time                                                           9.86
  ------------------------------------------------------------------------------------
  data required time                                                           9.86
  data arrival time                                                           -2.04
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  7.82


  Startpoint: rs1_value_i[0]
              (input port clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[3][7]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  rs1_value_i[0] (in)                                               0.04       0.14 f
  rs1_value_i[0] (net)                          3         4.85      0.00       0.14 f
  U159/ZN (INV_X1)                                                  0.09       0.23 r
  n97 (net)                                     2         3.94      0.00       0.23 r
  U161/ZN (NOR2_X1)                                                 0.05       0.28 f
  intadd_1/CI (net)                             2         4.80      0.00       0.28 f
  intadd_1/U5/CO (FA_X1)                                            0.29       0.57 f
  intadd_1/n4 (net)                             1         2.94      0.00       0.57 f
  intadd_1/U4/CO (FA_X1)                                            0.30       0.86 f
  intadd_1/n3 (net)                             1         2.94      0.00       0.86 f
  intadd_1/U3/S (FA_X1)                                             0.63       1.49 r
  dmem_raddr_o[1] (net)                         2        27.04      0.00       1.49 r
  lsu_fifo/data_in_i[7] (fifo_WIDTH12_DEPTH4_ADDR_LEN2)             0.00       1.49 r
  lsu_fifo/data_in_i[7] (net)                            27.04      0.00       1.49 r
  lsu_fifo/U67/ZN (INV_X1)                                          0.11       1.60 f
  lsu_fifo/n40 (net)                            4         7.36      0.00       1.60 f
  lsu_fifo/U68/ZN (OAI22_X1)                                        0.19       1.79 r
  lsu_fifo/n60 (net)                            1         1.42      0.00       1.79 r
  lsu_fifo/mem_reg[3][7]/D (DFF_X1)                                 0.01       1.80 r
  data arrival time                                                            1.80

  clock clk_i (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock reconvergence pessimism                                     0.00      10.00
  clock uncertainty                                                -0.05       9.95
  lsu_fifo/mem_reg[3][7]/CK (DFF_X1)                                0.00       9.95 r
  library setup time                                               -0.10       9.85
  data required time                                                           9.85
  ------------------------------------------------------------------------------------
  data required time                                                           9.85
  data arrival time                                                           -1.80
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  8.05


  Startpoint: rs1_value_i[0]
              (input port clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[0][7]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  rs1_value_i[0] (in)                                               0.04       0.14 f
  rs1_value_i[0] (net)                          3         4.85      0.00       0.14 f
  U159/ZN (INV_X1)                                                  0.09       0.23 r
  n97 (net)                                     2         3.94      0.00       0.23 r
  U161/ZN (NOR2_X1)                                                 0.05       0.28 f
  intadd_1/CI (net)                             2         4.80      0.00       0.28 f
  intadd_1/U5/CO (FA_X1)                                            0.29       0.57 f
  intadd_1/n4 (net)                             1         2.94      0.00       0.57 f
  intadd_1/U4/CO (FA_X1)                                            0.30       0.86 f
  intadd_1/n3 (net)                             1         2.94      0.00       0.86 f
  intadd_1/U3/S (FA_X1)                                             0.63       1.49 r
  dmem_raddr_o[1] (net)                         2        27.04      0.00       1.49 r
  lsu_fifo/data_in_i[7] (fifo_WIDTH12_DEPTH4_ADDR_LEN2)             0.00       1.49 r
  lsu_fifo/data_in_i[7] (net)                            27.04      0.00       1.49 r
  lsu_fifo/U67/ZN (INV_X1)                                          0.11       1.60 f
  lsu_fifo/n40 (net)                            4         7.36      0.00       1.60 f
  lsu_fifo/U110/ZN (OAI22_X1)                                       0.13       1.73 r
  lsu_fifo/n96 (net)                            1         1.42      0.00       1.73 r
  lsu_fifo/mem_reg[0][7]/D (DFF_X1)                                 0.01       1.74 r
  data arrival time                                                            1.74

  clock clk_i (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock reconvergence pessimism                                     0.00      10.00
  clock uncertainty                                                -0.05       9.95
  lsu_fifo/mem_reg[0][7]/CK (DFF_X1)                                0.00       9.95 r
  library setup time                                               -0.09       9.86
  data required time                                                           9.86
  ------------------------------------------------------------------------------------
  data required time                                                           9.86
  data arrival time                                                           -1.74
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  8.11


  Startpoint: rs1_value_i[0]
              (input port clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[2][7]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  rs1_value_i[0] (in)                                               0.04       0.14 f
  rs1_value_i[0] (net)                          3         4.85      0.00       0.14 f
  U159/ZN (INV_X1)                                                  0.09       0.23 r
  n97 (net)                                     2         3.94      0.00       0.23 r
  U161/ZN (NOR2_X1)                                                 0.05       0.28 f
  intadd_1/CI (net)                             2         4.80      0.00       0.28 f
  intadd_1/U5/CO (FA_X1)                                            0.29       0.57 f
  intadd_1/n4 (net)                             1         2.94      0.00       0.57 f
  intadd_1/U4/CO (FA_X1)                                            0.30       0.86 f
  intadd_1/n3 (net)                             1         2.94      0.00       0.86 f
  intadd_1/U3/S (FA_X1)                                             0.63       1.49 r
  dmem_raddr_o[1] (net)                         2        27.04      0.00       1.49 r
  lsu_fifo/data_in_i[7] (fifo_WIDTH12_DEPTH4_ADDR_LEN2)             0.00       1.49 r
  lsu_fifo/data_in_i[7] (net)                            27.04      0.00       1.49 r
  lsu_fifo/U67/ZN (INV_X1)                                          0.11       1.60 f
  lsu_fifo/n40 (net)                            4         7.36      0.00       1.60 f
  lsu_fifo/U83/ZN (OAI22_X1)                                        0.13       1.73 r
  lsu_fifo/n72 (net)                            1         1.42      0.00       1.73 r
  lsu_fifo/mem_reg[2][7]/D (DFF_X1)                                 0.01       1.74 r
  data arrival time                                                            1.74

  clock clk_i (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock reconvergence pessimism                                     0.00      10.00
  clock uncertainty                                                -0.05       9.95
  lsu_fifo/mem_reg[2][7]/CK (DFF_X1)                                0.00       9.95 r
  library setup time                                               -0.09       9.86
  data required time                                                           9.86
  ------------------------------------------------------------------------------------
  data required time                                                           9.86
  data arrival time                                                           -1.74
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  8.11


  Startpoint: rs1_value_i[0]
              (input port clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[1][7]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  rs1_value_i[0] (in)                                               0.04       0.14 f
  rs1_value_i[0] (net)                          3         4.85      0.00       0.14 f
  U159/ZN (INV_X1)                                                  0.09       0.23 r
  n97 (net)                                     2         3.94      0.00       0.23 r
  U161/ZN (NOR2_X1)                                                 0.05       0.28 f
  intadd_1/CI (net)                             2         4.80      0.00       0.28 f
  intadd_1/U5/CO (FA_X1)                                            0.29       0.57 f
  intadd_1/n4 (net)                             1         2.94      0.00       0.57 f
  intadd_1/U4/CO (FA_X1)                                            0.30       0.86 f
  intadd_1/n3 (net)                             1         2.94      0.00       0.86 f
  intadd_1/U3/S (FA_X1)                                             0.63       1.49 r
  dmem_raddr_o[1] (net)                         2        27.04      0.00       1.49 r
  lsu_fifo/data_in_i[7] (fifo_WIDTH12_DEPTH4_ADDR_LEN2)             0.00       1.49 r
  lsu_fifo/data_in_i[7] (net)                            27.04      0.00       1.49 r
  lsu_fifo/U67/ZN (INV_X1)                                          0.11       1.60 f
  lsu_fifo/n40 (net)                            4         7.36      0.00       1.60 f
  lsu_fifo/U97/ZN (OAI22_X1)                                        0.13       1.73 r
  lsu_fifo/n84 (net)                            1         1.42      0.00       1.73 r
  lsu_fifo/mem_reg[1][7]/D (DFF_X1)                                 0.01       1.74 r
  data arrival time                                                            1.74

  clock clk_i (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock reconvergence pessimism                                     0.00      10.00
  clock uncertainty                                                -0.05       9.95
  lsu_fifo/mem_reg[1][7]/CK (DFF_X1)                                0.00       9.95 r
  library setup time                                               -0.09       9.86
  data required time                                                           9.86
  ------------------------------------------------------------------------------------
  data required time                                                           9.86
  data arrival time                                                           -1.74
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  8.11


  Startpoint: rs1_value_i[0]
              (input port clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[3][6]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  rs1_value_i[0] (in)                                               0.04       0.14 f
  rs1_value_i[0] (net)                          3         4.85      0.00       0.14 f
  U159/ZN (INV_X1)                                                  0.09       0.23 r
  n97 (net)                                     2         3.94      0.00       0.23 r
  U161/ZN (NOR2_X1)                                                 0.05       0.28 f
  intadd_1/CI (net)                             2         4.80      0.00       0.28 f
  intadd_1/U5/CO (FA_X1)                                            0.29       0.57 f
  intadd_1/n4 (net)                             1         2.94      0.00       0.57 f
  intadd_1/U4/S (FA_X1)                                             0.63       1.20 r
  dmem_raddr_o[0] (net)                         2        27.04      0.00       1.20 r
  lsu_fifo/data_in_i[6] (fifo_WIDTH12_DEPTH4_ADDR_LEN2)             0.00       1.20 r
  lsu_fifo/data_in_i[6] (net)                            27.04      0.00       1.20 r
  lsu_fifo/U65/ZN (INV_X1)                                          0.11       1.31 f
  lsu_fifo/n39 (net)                            4         7.36      0.00       1.31 f
  lsu_fifo/U66/ZN (OAI22_X1)                                        0.19       1.50 r
  lsu_fifo/n59 (net)                            1         1.42      0.00       1.50 r
  lsu_fifo/mem_reg[3][6]/D (DFF_X1)                                 0.01       1.51 r
  data arrival time                                                            1.51

  clock clk_i (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock reconvergence pessimism                                     0.00      10.00
  clock uncertainty                                                -0.05       9.95
  lsu_fifo/mem_reg[3][6]/CK (DFF_X1)                                0.00       9.95 r
  library setup time                                               -0.10       9.85
  data required time                                                           9.85
  ------------------------------------------------------------------------------------
  data required time                                                           9.85
  data arrival time                                                           -1.51
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  8.35


  Startpoint: rs1_value_i[0]
              (input port clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[0][6]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  rs1_value_i[0] (in)                                               0.04       0.14 f
  rs1_value_i[0] (net)                          3         4.85      0.00       0.14 f
  U159/ZN (INV_X1)                                                  0.09       0.23 r
  n97 (net)                                     2         3.94      0.00       0.23 r
  U161/ZN (NOR2_X1)                                                 0.05       0.28 f
  intadd_1/CI (net)                             2         4.80      0.00       0.28 f
  intadd_1/U5/CO (FA_X1)                                            0.29       0.57 f
  intadd_1/n4 (net)                             1         2.94      0.00       0.57 f
  intadd_1/U4/S (FA_X1)                                             0.63       1.20 r
  dmem_raddr_o[0] (net)                         2        27.04      0.00       1.20 r
  lsu_fifo/data_in_i[6] (fifo_WIDTH12_DEPTH4_ADDR_LEN2)             0.00       1.20 r
  lsu_fifo/data_in_i[6] (net)                            27.04      0.00       1.20 r
  lsu_fifo/U65/ZN (INV_X1)                                          0.11       1.31 f
  lsu_fifo/n39 (net)                            4         7.36      0.00       1.31 f
  lsu_fifo/U109/ZN (OAI22_X1)                                       0.13       1.44 r
  lsu_fifo/n95 (net)                            1         1.42      0.00       1.44 r
  lsu_fifo/mem_reg[0][6]/D (DFF_X1)                                 0.01       1.45 r
  data arrival time                                                            1.45

  clock clk_i (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock reconvergence pessimism                                     0.00      10.00
  clock uncertainty                                                -0.05       9.95
  lsu_fifo/mem_reg[0][6]/CK (DFF_X1)                                0.00       9.95 r
  library setup time                                               -0.09       9.86
  data required time                                                           9.86
  ------------------------------------------------------------------------------------
  data required time                                                           9.86
  data arrival time                                                           -1.45
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  8.41


  Startpoint: rs1_value_i[0]
              (input port clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[2][6]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  rs1_value_i[0] (in)                                               0.04       0.14 f
  rs1_value_i[0] (net)                          3         4.85      0.00       0.14 f
  U159/ZN (INV_X1)                                                  0.09       0.23 r
  n97 (net)                                     2         3.94      0.00       0.23 r
  U161/ZN (NOR2_X1)                                                 0.05       0.28 f
  intadd_1/CI (net)                             2         4.80      0.00       0.28 f
  intadd_1/U5/CO (FA_X1)                                            0.29       0.57 f
  intadd_1/n4 (net)                             1         2.94      0.00       0.57 f
  intadd_1/U4/S (FA_X1)                                             0.63       1.20 r
  dmem_raddr_o[0] (net)                         2        27.04      0.00       1.20 r
  lsu_fifo/data_in_i[6] (fifo_WIDTH12_DEPTH4_ADDR_LEN2)             0.00       1.20 r
  lsu_fifo/data_in_i[6] (net)                            27.04      0.00       1.20 r
  lsu_fifo/U65/ZN (INV_X1)                                          0.11       1.31 f
  lsu_fifo/n39 (net)                            4         7.36      0.00       1.31 f
  lsu_fifo/U82/ZN (OAI22_X1)                                        0.13       1.44 r
  lsu_fifo/n71 (net)                            1         1.42      0.00       1.44 r
  lsu_fifo/mem_reg[2][6]/D (DFF_X1)                                 0.01       1.45 r
  data arrival time                                                            1.45

  clock clk_i (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock reconvergence pessimism                                     0.00      10.00
  clock uncertainty                                                -0.05       9.95
  lsu_fifo/mem_reg[2][6]/CK (DFF_X1)                                0.00       9.95 r
  library setup time                                               -0.09       9.86
  data required time                                                           9.86
  ------------------------------------------------------------------------------------
  data required time                                                           9.86
  data arrival time                                                           -1.45
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  8.41


  Startpoint: rs1_value_i[0]
              (input port clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[1][6]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  rs1_value_i[0] (in)                                               0.04       0.14 f
  rs1_value_i[0] (net)                          3         4.85      0.00       0.14 f
  U159/ZN (INV_X1)                                                  0.09       0.23 r
  n97 (net)                                     2         3.94      0.00       0.23 r
  U161/ZN (NOR2_X1)                                                 0.05       0.28 f
  intadd_1/CI (net)                             2         4.80      0.00       0.28 f
  intadd_1/U5/CO (FA_X1)                                            0.29       0.57 f
  intadd_1/n4 (net)                             1         2.94      0.00       0.57 f
  intadd_1/U4/S (FA_X1)                                             0.63       1.20 r
  dmem_raddr_o[0] (net)                         2        27.04      0.00       1.20 r
  lsu_fifo/data_in_i[6] (fifo_WIDTH12_DEPTH4_ADDR_LEN2)             0.00       1.20 r
  lsu_fifo/data_in_i[6] (net)                            27.04      0.00       1.20 r
  lsu_fifo/U65/ZN (INV_X1)                                          0.11       1.31 f
  lsu_fifo/n39 (net)                            4         7.36      0.00       1.31 f
  lsu_fifo/U96/ZN (OAI22_X1)                                        0.13       1.44 r
  lsu_fifo/n83 (net)                            1         1.42      0.00       1.44 r
  lsu_fifo/mem_reg[1][6]/D (DFF_X1)                                 0.01       1.45 r
  data arrival time                                                            1.45

  clock clk_i (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock reconvergence pessimism                                     0.00      10.00
  clock uncertainty                                                -0.05       9.95
  lsu_fifo/mem_reg[1][6]/CK (DFF_X1)                                0.00       9.95 r
  library setup time                                               -0.09       9.86
  data required time                                                           9.86
  ------------------------------------------------------------------------------------
  data required time                                                           9.86
  data arrival time                                                           -1.45
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  8.41


  Startpoint: lsu_request_i
              (input port clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[3][5]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  lsu_request_i (in)                                                0.09       0.19 r
  lsu_request_i (net)                           5        10.04      0.00       0.19 r
  lsu_fifo/wr_i (fifo_WIDTH12_DEPTH4_ADDR_LEN2)                     0.00       0.19 r
  lsu_fifo/wr_i (net)                                    10.04      0.00       0.19 r
  lsu_fifo/U54/ZN (NAND2_X1)                                        0.09       0.27 f
  lsu_fifo/n29 (net)                            2         3.68      0.00       0.27 f
  lsu_fifo/U9/ZN (OAI21_X1)                                         0.59       0.87 r
  lsu_fifo/n28 (net)                           12        25.09      0.00       0.87 r
  lsu_fifo/U55/ZN (NAND2_X1)                                        0.31       1.18 f
  lsu_fifo/n27 (net)                           11        19.96      0.00       1.18 f
  lsu_fifo/U64/ZN (OAI22_X1)                                        0.21       1.39 r
  lsu_fifo/n58 (net)                            1         1.42      0.00       1.39 r
  lsu_fifo/mem_reg[3][5]/D (DFF_X1)                                 0.01       1.40 r
  data arrival time                                                            1.40

  clock clk_i (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock reconvergence pessimism                                     0.00      10.00
  clock uncertainty                                                -0.05       9.95
  lsu_fifo/mem_reg[3][5]/CK (DFF_X1)                                0.00       9.95 r
  library setup time                                               -0.10       9.85
  data required time                                                           9.85
  ------------------------------------------------------------------------------------
  data required time                                                           9.85
  data arrival time                                                           -1.40
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  8.45


  Startpoint: lsu_request_i
              (input port clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[3][4]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  lsu_request_i (in)                                                0.09       0.19 r
  lsu_request_i (net)                           5        10.04      0.00       0.19 r
  lsu_fifo/wr_i (fifo_WIDTH12_DEPTH4_ADDR_LEN2)                     0.00       0.19 r
  lsu_fifo/wr_i (net)                                    10.04      0.00       0.19 r
  lsu_fifo/U54/ZN (NAND2_X1)                                        0.09       0.27 f
  lsu_fifo/n29 (net)                            2         3.68      0.00       0.27 f
  lsu_fifo/U9/ZN (OAI21_X1)                                         0.59       0.87 r
  lsu_fifo/n28 (net)                           12        25.09      0.00       0.87 r
  lsu_fifo/U55/ZN (NAND2_X1)                                        0.31       1.18 f
  lsu_fifo/n27 (net)                           11        19.96      0.00       1.18 f
  lsu_fifo/U62/ZN (OAI22_X1)                                        0.21       1.39 r
  lsu_fifo/n57 (net)                            1         1.42      0.00       1.39 r
  lsu_fifo/mem_reg[3][4]/D (DFF_X1)                                 0.01       1.40 r
  data arrival time                                                            1.40

  clock clk_i (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock reconvergence pessimism                                     0.00      10.00
  clock uncertainty                                                -0.05       9.95
  lsu_fifo/mem_reg[3][4]/CK (DFF_X1)                                0.00       9.95 r
  library setup time                                               -0.10       9.85
  data required time                                                           9.85
  ------------------------------------------------------------------------------------
  data required time                                                           9.85
  data arrival time                                                           -1.40
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  8.45


  Startpoint: lsu_request_i
              (input port clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[0][5]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  lsu_request_i (in)                                                0.09       0.19 r
  lsu_request_i (net)                           5        10.04      0.00       0.19 r
  lsu_fifo/wr_i (fifo_WIDTH12_DEPTH4_ADDR_LEN2)                     0.00       0.19 r
  lsu_fifo/wr_i (net)                                    10.04      0.00       0.19 r
  lsu_fifo/U102/ZN (NAND2_X1)                                       0.10       0.28 f
  lsu_fifo/n49 (net)                            3         5.50      0.00       0.28 f
  lsu_fifo/U8/ZN (OAI21_X1)                                         0.59       0.88 r
  lsu_fifo/n44 (net)                           12        24.90      0.00       0.88 r
  lsu_fifo/U103/ZN (NAND2_X1)                                       0.32       1.20 f
  lsu_fifo/n45 (net)                           11        21.26      0.00       1.20 f
  lsu_fifo/U108/ZN (OAI22_X1)                                       0.19       1.39 r
  lsu_fifo/n94 (net)                            1         1.42      0.00       1.39 r
  lsu_fifo/mem_reg[0][5]/D (DFF_X1)                                 0.01       1.40 r
  data arrival time                                                            1.40

  clock clk_i (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock reconvergence pessimism                                     0.00      10.00
  clock uncertainty                                                -0.05       9.95
  lsu_fifo/mem_reg[0][5]/CK (DFF_X1)                                0.00       9.95 r
  library setup time                                               -0.09       9.86
  data required time                                                           9.86
  ------------------------------------------------------------------------------------
  data required time                                                           9.86
  data arrival time                                                           -1.40
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  8.46


  Startpoint: lsu_request_i
              (input port clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[0][4]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  lsu_request_i (in)                                                0.09       0.19 r
  lsu_request_i (net)                           5        10.04      0.00       0.19 r
  lsu_fifo/wr_i (fifo_WIDTH12_DEPTH4_ADDR_LEN2)                     0.00       0.19 r
  lsu_fifo/wr_i (net)                                    10.04      0.00       0.19 r
  lsu_fifo/U102/ZN (NAND2_X1)                                       0.10       0.28 f
  lsu_fifo/n49 (net)                            3         5.50      0.00       0.28 f
  lsu_fifo/U8/ZN (OAI21_X1)                                         0.59       0.88 r
  lsu_fifo/n44 (net)                           12        24.90      0.00       0.88 r
  lsu_fifo/U103/ZN (NAND2_X1)                                       0.32       1.20 f
  lsu_fifo/n45 (net)                           11        21.26      0.00       1.20 f
  lsu_fifo/U107/ZN (OAI22_X1)                                       0.19       1.39 r
  lsu_fifo/n93 (net)                            1         1.42      0.00       1.39 r
  lsu_fifo/mem_reg[0][4]/D (DFF_X1)                                 0.01       1.40 r
  data arrival time                                                            1.40

  clock clk_i (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock reconvergence pessimism                                     0.00      10.00
  clock uncertainty                                                -0.05       9.95
  lsu_fifo/mem_reg[0][4]/CK (DFF_X1)                                0.00       9.95 r
  library setup time                                               -0.09       9.86
  data required time                                                           9.86
  ------------------------------------------------------------------------------------
  data required time                                                           9.86
  data arrival time                                                           -1.40
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  8.46


  Startpoint: lsu_request_i
              (input port clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[2][5]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  lsu_request_i (in)                                                0.09       0.19 r
  lsu_request_i (net)                           5        10.04      0.00       0.19 r
  lsu_fifo/wr_i (fifo_WIDTH12_DEPTH4_ADDR_LEN2)                     0.00       0.19 r
  lsu_fifo/wr_i (net)                                    10.04      0.00       0.19 r
  lsu_fifo/U54/ZN (NAND2_X1)                                        0.09       0.27 f
  lsu_fifo/n29 (net)                            2         3.68      0.00       0.27 f
  lsu_fifo/U7/ZN (OAI21_X1)                                         0.59       0.86 r
  lsu_fifo/n30 (net)                           12        24.90      0.00       0.86 r
  lsu_fifo/U76/ZN (NAND2_X1)                                        0.32       1.19 f
  lsu_fifo/n31 (net)                           11        21.26      0.00       1.19 f
  lsu_fifo/U81/ZN (OAI22_X1)                                        0.19       1.37 r
  lsu_fifo/n70 (net)                            1         1.42      0.00       1.37 r
  lsu_fifo/mem_reg[2][5]/D (DFF_X1)                                 0.01       1.38 r
  data arrival time                                                            1.38

  clock clk_i (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock reconvergence pessimism                                     0.00      10.00
  clock uncertainty                                                -0.05       9.95
  lsu_fifo/mem_reg[2][5]/CK (DFF_X1)                                0.00       9.95 r
  library setup time                                               -0.09       9.86
  data required time                                                           9.86
  ------------------------------------------------------------------------------------
  data required time                                                           9.86
  data arrival time                                                           -1.38
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  8.47


  Startpoint: lsu_request_i
              (input port clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[2][4]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  lsu_request_i (in)                                                0.09       0.19 r
  lsu_request_i (net)                           5        10.04      0.00       0.19 r
  lsu_fifo/wr_i (fifo_WIDTH12_DEPTH4_ADDR_LEN2)                     0.00       0.19 r
  lsu_fifo/wr_i (net)                                    10.04      0.00       0.19 r
  lsu_fifo/U54/ZN (NAND2_X1)                                        0.09       0.27 f
  lsu_fifo/n29 (net)                            2         3.68      0.00       0.27 f
  lsu_fifo/U7/ZN (OAI21_X1)                                         0.59       0.86 r
  lsu_fifo/n30 (net)                           12        24.90      0.00       0.86 r
  lsu_fifo/U76/ZN (NAND2_X1)                                        0.32       1.19 f
  lsu_fifo/n31 (net)                           11        21.26      0.00       1.19 f
  lsu_fifo/U80/ZN (OAI22_X1)                                        0.19       1.37 r
  lsu_fifo/n69 (net)                            1         1.42      0.00       1.37 r
  lsu_fifo/mem_reg[2][4]/D (DFF_X1)                                 0.01       1.38 r
  data arrival time                                                            1.38

  clock clk_i (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock reconvergence pessimism                                     0.00      10.00
  clock uncertainty                                                -0.05       9.95
  lsu_fifo/mem_reg[2][4]/CK (DFF_X1)                                0.00       9.95 r
  library setup time                                               -0.09       9.86
  data required time                                                           9.86
  ------------------------------------------------------------------------------------
  data required time                                                           9.86
  data arrival time                                                           -1.38
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  8.47


  Startpoint: lsu_request_i
              (input port clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[1][5]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  lsu_request_i (in)                                                0.09       0.19 r
  lsu_request_i (net)                           5        10.04      0.00       0.19 r
  lsu_fifo/wr_i (fifo_WIDTH12_DEPTH4_ADDR_LEN2)                     0.00       0.19 r
  lsu_fifo/wr_i (net)                                    10.04      0.00       0.19 r
  lsu_fifo/U88/ZN (NAND3_X1)                                        0.13       0.31 f
  lsu_fifo/n47 (net)                            3         5.44      0.00       0.31 f
  lsu_fifo/U89/ZN (NAND2_X1)                                        0.28       0.60 r
  lsu_fifo/n32 (net)                           12        24.90      0.00       0.60 r
  lsu_fifo/U90/ZN (NAND2_X1)                                        0.24       0.84 f
  lsu_fifo/n33 (net)                           11        21.26      0.00       0.84 f
  lsu_fifo/U95/ZN (OAI22_X1)                                        0.17       1.01 r
  lsu_fifo/n82 (net)                            1         1.42      0.00       1.01 r
  lsu_fifo/mem_reg[1][5]/D (DFF_X1)                                 0.01       1.02 r
  data arrival time                                                            1.02

  clock clk_i (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock reconvergence pessimism                                     0.00      10.00
  clock uncertainty                                                -0.05       9.95
  lsu_fifo/mem_reg[1][5]/CK (DFF_X1)                                0.00       9.95 r
  library setup time                                               -0.09       9.86
  data required time                                                           9.86
  ------------------------------------------------------------------------------------
  data required time                                                           9.86
  data arrival time                                                           -1.02
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  8.84


  Startpoint: lsu_request_i
              (input port clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[1][4]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  lsu_request_i (in)                                                0.09       0.19 r
  lsu_request_i (net)                           5        10.04      0.00       0.19 r
  lsu_fifo/wr_i (fifo_WIDTH12_DEPTH4_ADDR_LEN2)                     0.00       0.19 r
  lsu_fifo/wr_i (net)                                    10.04      0.00       0.19 r
  lsu_fifo/U88/ZN (NAND3_X1)                                        0.13       0.31 f
  lsu_fifo/n47 (net)                            3         5.44      0.00       0.31 f
  lsu_fifo/U89/ZN (NAND2_X1)                                        0.28       0.60 r
  lsu_fifo/n32 (net)                           12        24.90      0.00       0.60 r
  lsu_fifo/U90/ZN (NAND2_X1)                                        0.24       0.84 f
  lsu_fifo/n33 (net)                           11        21.26      0.00       0.84 f
  lsu_fifo/U94/ZN (OAI22_X1)                                        0.17       1.01 r
  lsu_fifo/n81 (net)                            1         1.42      0.00       1.01 r
  lsu_fifo/mem_reg[1][4]/D (DFF_X1)                                 0.01       1.02 r
  data arrival time                                                            1.02

  clock clk_i (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock reconvergence pessimism                                     0.00      10.00
  clock uncertainty                                                -0.05       9.95
  lsu_fifo/mem_reg[1][4]/CK (DFF_X1)                                0.00       9.95 r
  library setup time                                               -0.09       9.86
  data required time                                                           9.86
  ------------------------------------------------------------------------------------
  data required time                                                           9.86
  data arrival time                                                           -1.02
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  8.84


  Startpoint: inst_i[3] (input port clocked by clk_i)
  Endpoint: mem_load_success_reg
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  inst_i[3] (in)                                     0.02       0.12 f
  inst_i[3] (net)                1         1.80      0.00       0.12 f
  U155/ZN (NOR2_X1)                                  0.12       0.23 r
  n94 (net)                      1         1.91      0.00       0.23 r
  U156/ZN (NAND3_X1)                                 0.08       0.31 f
  n95 (net)                      1         1.79      0.00       0.31 f
  U157/ZN (NOR3_X1)                                  0.32       0.63 r
  N34 (net)                      3         5.39      0.00       0.63 r
  mem_load_success_reg/D (DFF_X1)                    0.01       0.65 r
  data arrival time                                             0.65

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  mem_load_success_reg/CK (DFF_X1)                   0.00       9.95 r
  library setup time                                -0.12       9.83
  data required time                                            9.83
  ---------------------------------------------------------------------
  data required time                                            9.83
  data arrival time                                            -0.65
  ---------------------------------------------------------------------
  slack (MET)                                                   9.19


  Startpoint: lsu_request_i
              (input port clocked by clk_i)
  Endpoint: lsu_fifo/wr_ptr_reg[1]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  lsu_request_i (in)                                                0.09       0.19 r
  lsu_request_i (net)                           5        10.04      0.00       0.19 r
  lsu_fifo/wr_i (fifo_WIDTH12_DEPTH4_ADDR_LEN2)                     0.00       0.19 r
  lsu_fifo/wr_i (net)                                    10.04      0.00       0.19 r
  lsu_fifo/U88/ZN (NAND3_X1)                                        0.13       0.31 f
  lsu_fifo/n47 (net)                            3         5.44      0.00       0.31 f
  lsu_fifo/U117/ZN (AOI221_X1)                                      0.32       0.64 r
  lsu_fifo/n101 (net)                           1         1.42      0.00       0.64 r
  lsu_fifo/wr_ptr_reg[1]/D (DFF_X1)                                 0.01       0.64 r
  data arrival time                                                            0.64

  clock clk_i (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock reconvergence pessimism                                     0.00      10.00
  clock uncertainty                                                -0.05       9.95
  lsu_fifo/wr_ptr_reg[1]/CK (DFF_X1)                                0.00       9.95 r
  library setup time                                               -0.11       9.84
  data required time                                                           9.84
  ------------------------------------------------------------------------------------
  data required time                                                           9.84
  data arrival time                                                           -0.64
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  9.20


  Startpoint: lsu_request_i
              (input port clocked by clk_i)
  Endpoint: lsu_fifo/wr_ptr_reg[0]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  lsu_request_i (in)                                                0.09       0.19 r
  lsu_request_i (net)                           5        10.04      0.00       0.19 r
  lsu_fifo/wr_i (fifo_WIDTH12_DEPTH4_ADDR_LEN2)                     0.00       0.19 r
  lsu_fifo/wr_i (net)                                    10.04      0.00       0.19 r
  lsu_fifo/U102/ZN (NAND2_X1)                                       0.10       0.28 f
  lsu_fifo/n49 (net)                            3         5.50      0.00       0.28 f
  lsu_fifo/U118/ZN (AOI221_X1)                                      0.32       0.60 r
  lsu_fifo/n102 (net)                           1         1.42      0.00       0.60 r
  lsu_fifo/wr_ptr_reg[0]/D (DFF_X1)                                 0.01       0.61 r
  data arrival time                                                            0.61

  clock clk_i (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock reconvergence pessimism                                     0.00      10.00
  clock uncertainty                                                -0.05       9.95
  lsu_fifo/wr_ptr_reg[0]/CK (DFF_X1)                                0.00       9.95 r
  library setup time                                               -0.11       9.84
  data required time                                                           9.84
  ------------------------------------------------------------------------------------
  data required time                                                           9.84
  data arrival time                                                           -0.61
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  9.23


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: lsu_fifo/rd_ptr_reg[0]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  reset_i (in)                                                      0.00       0.10 f
  reset_i (net)                                 5         0.00      0.00       0.10 f
  lsu_fifo/reset_i (fifo_WIDTH12_DEPTH4_ADDR_LEN2)                  0.00       0.10 f
  lsu_fifo/reset_i (net)                                  0.00      0.00       0.10 f
  lsu_fifo/U122/ZN (AOI221_X1)                                      0.26       0.36 r
  lsu_fifo/n104 (net)                           1         1.42      0.00       0.36 r
  lsu_fifo/rd_ptr_reg[0]/D (DFF_X1)                                 0.01       0.37 r
  data arrival time                                                            0.37

  clock clk_i (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock reconvergence pessimism                                     0.00      10.00
  clock uncertainty                                                -0.05       9.95
  lsu_fifo/rd_ptr_reg[0]/CK (DFF_X1)                                0.00       9.95 r
  library setup time                                               -0.11       9.84
  data required time                                                           9.84
  ------------------------------------------------------------------------------------
  data required time                                                           9.84
  data arrival time                                                           -0.37
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  9.47


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: lsu_fifo/rd_ptr_reg[1]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  reset_i (in)                                                      0.00       0.10 f
  reset_i (net)                                 5         0.00      0.00       0.10 f
  lsu_fifo/reset_i (fifo_WIDTH12_DEPTH4_ADDR_LEN2)                  0.00       0.10 f
  lsu_fifo/reset_i (net)                                  0.00      0.00       0.10 f
  lsu_fifo/U121/ZN (AOI221_X1)                                      0.26       0.36 r
  lsu_fifo/n103 (net)                           1         1.42      0.00       0.36 r
  lsu_fifo/rd_ptr_reg[1]/D (DFF_X1)                                 0.01       0.37 r
  data arrival time                                                            0.37

  clock clk_i (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock reconvergence pessimism                                     0.00      10.00
  clock uncertainty                                                -0.05       9.95
  lsu_fifo/rd_ptr_reg[1]/CK (DFF_X1)                                0.00       9.95 r
  library setup time                                               -0.11       9.84
  data required time                                                           9.84
  ------------------------------------------------------------------------------------
  data required time                                                           9.84
  data arrival time                                                           -0.37
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  9.47


  Startpoint: rob_idx_i[0]
              (input port clocked by clk_i)
  Endpoint: rob_idx_o_reg[0]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  rob_idx_i[0] (in)                                  0.01       0.11 f
  rob_idx_i[0] (net)             1         1.34      0.00       0.11 f
  rob_idx_o_reg[0]/D (DFF_X1)                        0.01       0.12 f
  data arrival time                                             0.12

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  rob_idx_o_reg[0]/CK (DFF_X1)                       0.00       9.95 r
  library setup time                                -0.13       9.82
  data required time                                            9.82
  ---------------------------------------------------------------------
  data required time                                            9.82
  data arrival time                                            -0.12
  ---------------------------------------------------------------------
  slack (MET)                                                   9.70


  Startpoint: lsu_fifo/rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: writeback_value_o[23]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu_fifo/rd_ptr_reg[1]/CK (DFF_X1)                                0.00       0.00 r
  lsu_fifo/rd_ptr_reg[1]/Q (DFF_X1)                                 0.28       0.28 f
  lsu_fifo/rd_ptr[1] (net)                      3         5.53      0.00       0.28 f
  lsu_fifo/U13/ZN (NOR2_X1)                                         0.58       0.86 r
  lsu_fifo/n25 (net)                           12        25.02      0.00       0.86 r
  lsu_fifo/U47/ZN (AOI21_X1)                                        0.12       0.98 f
  lsu_fifo/n22 (net)                            1         1.76      0.00       0.98 f
  lsu_fifo/U48/ZN (OAI21_X1)                                        0.15       1.13 r
  lsu_fifo/data_out_o[1] (net)                  3         6.00      0.00       1.13 r
  lsu_fifo/data_out_o[1] (fifo_WIDTH12_DEPTH4_ADDR_LEN2)            0.00       1.13 r
  lsu_out_h (net)                                         6.00      0.00       1.13 r
  U216/ZN (INV_X1)                                                  0.10       1.22 f
  n114 (net)                                    3         7.10      0.00       1.22 f
  U141/ZN (NOR3_X2)                                                 0.48       1.70 r
  n174 (net)                                    9        19.30      0.00       1.70 r
  U281/ZN (INV_X1)                                                  0.07       1.77 f
  n115 (net)                                    1         1.79      0.00       1.77 f
  U148/ZN (INV_X1)                                                  0.21       1.98 r
  n124 (net)                                    8        17.04      0.00       1.98 r
  U240/ZN (AOI22_X1)                                                0.10       2.07 f
  n122 (net)                                    1         1.76      0.00       2.07 f
  U241/ZN (NAND2_X1)                                                0.29       2.36 r
  writeback_value_o[23] (net)                   1        25.00      0.00       2.36 r
  writeback_value_o[23] (out)                                       0.16       2.52 r
  data arrival time                                                            2.52

  clock clk_i (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock reconvergence pessimism                                     0.00      10.00
  clock uncertainty                                                -0.05       9.95
  output external delay                                            -0.10       9.85
  data required time                                                           9.85
  ------------------------------------------------------------------------------------
  data required time                                                           9.85
  data arrival time                                                           -2.52
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  7.33


  Startpoint: lsu_fifo/rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: writeback_value_o[22]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu_fifo/rd_ptr_reg[1]/CK (DFF_X1)                                0.00       0.00 r
  lsu_fifo/rd_ptr_reg[1]/Q (DFF_X1)                                 0.28       0.28 f
  lsu_fifo/rd_ptr[1] (net)                      3         5.53      0.00       0.28 f
  lsu_fifo/U13/ZN (NOR2_X1)                                         0.58       0.86 r
  lsu_fifo/n25 (net)                           12        25.02      0.00       0.86 r
  lsu_fifo/U47/ZN (AOI21_X1)                                        0.12       0.98 f
  lsu_fifo/n22 (net)                            1         1.76      0.00       0.98 f
  lsu_fifo/U48/ZN (OAI21_X1)                                        0.15       1.13 r
  lsu_fifo/data_out_o[1] (net)                  3         6.00      0.00       1.13 r
  lsu_fifo/data_out_o[1] (fifo_WIDTH12_DEPTH4_ADDR_LEN2)            0.00       1.13 r
  lsu_out_h (net)                                         6.00      0.00       1.13 r
  U216/ZN (INV_X1)                                                  0.10       1.22 f
  n114 (net)                                    3         7.10      0.00       1.22 f
  U141/ZN (NOR3_X2)                                                 0.48       1.70 r
  n174 (net)                                    9        19.30      0.00       1.70 r
  U281/ZN (INV_X1)                                                  0.07       1.77 f
  n115 (net)                                    1         1.79      0.00       1.77 f
  U148/ZN (INV_X1)                                                  0.21       1.98 r
  n124 (net)                                    8        17.04      0.00       1.98 r
  U225/ZN (AOI22_X1)                                                0.10       2.07 f
  n117 (net)                                    1         1.76      0.00       2.07 f
  U231/ZN (NAND2_X1)                                                0.29       2.36 r
  writeback_value_o[22] (net)                   1        25.00      0.00       2.36 r
  writeback_value_o[22] (out)                                       0.16       2.52 r
  data arrival time                                                            2.52

  clock clk_i (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock reconvergence pessimism                                     0.00      10.00
  clock uncertainty                                                -0.05       9.95
  output external delay                                            -0.10       9.85
  data required time                                                           9.85
  ------------------------------------------------------------------------------------
  data required time                                                           9.85
  data arrival time                                                           -2.52
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  7.33


  Startpoint: lsu_fifo/rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: writeback_value_o[21]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu_fifo/rd_ptr_reg[1]/CK (DFF_X1)                                0.00       0.00 r
  lsu_fifo/rd_ptr_reg[1]/Q (DFF_X1)                                 0.28       0.28 f
  lsu_fifo/rd_ptr[1] (net)                      3         5.53      0.00       0.28 f
  lsu_fifo/U13/ZN (NOR2_X1)                                         0.58       0.86 r
  lsu_fifo/n25 (net)                           12        25.02      0.00       0.86 r
  lsu_fifo/U47/ZN (AOI21_X1)                                        0.12       0.98 f
  lsu_fifo/n22 (net)                            1         1.76      0.00       0.98 f
  lsu_fifo/U48/ZN (OAI21_X1)                                        0.15       1.13 r
  lsu_fifo/data_out_o[1] (net)                  3         6.00      0.00       1.13 r
  lsu_fifo/data_out_o[1] (fifo_WIDTH12_DEPTH4_ADDR_LEN2)            0.00       1.13 r
  lsu_out_h (net)                                         6.00      0.00       1.13 r
  U216/ZN (INV_X1)                                                  0.10       1.22 f
  n114 (net)                                    3         7.10      0.00       1.22 f
  U141/ZN (NOR3_X2)                                                 0.48       1.70 r
  n174 (net)                                    9        19.30      0.00       1.70 r
  U281/ZN (INV_X1)                                                  0.07       1.77 f
  n115 (net)                                    1         1.79      0.00       1.77 f
  U148/ZN (INV_X1)                                                  0.21       1.98 r
  n124 (net)                                    8        17.04      0.00       1.98 r
  U244/ZN (AOI22_X1)                                                0.10       2.07 f
  n126 (net)                                    1         1.76      0.00       2.07 f
  U245/ZN (NAND2_X1)                                                0.29       2.36 r
  writeback_value_o[21] (net)                   1        25.00      0.00       2.36 r
  writeback_value_o[21] (out)                                       0.16       2.52 r
  data arrival time                                                            2.52

  clock clk_i (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock reconvergence pessimism                                     0.00      10.00
  clock uncertainty                                                -0.05       9.95
  output external delay                                            -0.10       9.85
  data required time                                                           9.85
  ------------------------------------------------------------------------------------
  data required time                                                           9.85
  data arrival time                                                           -2.52
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  7.33


  Startpoint: lsu_fifo/rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: writeback_value_o[20]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu_fifo/rd_ptr_reg[1]/CK (DFF_X1)                                0.00       0.00 r
  lsu_fifo/rd_ptr_reg[1]/Q (DFF_X1)                                 0.28       0.28 f
  lsu_fifo/rd_ptr[1] (net)                      3         5.53      0.00       0.28 f
  lsu_fifo/U13/ZN (NOR2_X1)                                         0.58       0.86 r
  lsu_fifo/n25 (net)                           12        25.02      0.00       0.86 r
  lsu_fifo/U47/ZN (AOI21_X1)                                        0.12       0.98 f
  lsu_fifo/n22 (net)                            1         1.76      0.00       0.98 f
  lsu_fifo/U48/ZN (OAI21_X1)                                        0.15       1.13 r
  lsu_fifo/data_out_o[1] (net)                  3         6.00      0.00       1.13 r
  lsu_fifo/data_out_o[1] (fifo_WIDTH12_DEPTH4_ADDR_LEN2)            0.00       1.13 r
  lsu_out_h (net)                                         6.00      0.00       1.13 r
  U216/ZN (INV_X1)                                                  0.10       1.22 f
  n114 (net)                                    3         7.10      0.00       1.22 f
  U141/ZN (NOR3_X2)                                                 0.48       1.70 r
  n174 (net)                                    9        19.30      0.00       1.70 r
  U281/ZN (INV_X1)                                                  0.07       1.77 f
  n115 (net)                                    1         1.79      0.00       1.77 f
  U148/ZN (INV_X1)                                                  0.21       1.98 r
  n124 (net)                                    8        17.04      0.00       1.98 r
  U236/ZN (AOI22_X1)                                                0.10       2.07 f
  n120 (net)                                    1         1.76      0.00       2.07 f
  U237/ZN (NAND2_X1)                                                0.29       2.36 r
  writeback_value_o[20] (net)                   1        25.00      0.00       2.36 r
  writeback_value_o[20] (out)                                       0.16       2.52 r
  data arrival time                                                            2.52

  clock clk_i (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock reconvergence pessimism                                     0.00      10.00
  clock uncertainty                                                -0.05       9.95
  output external delay                                            -0.10       9.85
  data required time                                                           9.85
  ------------------------------------------------------------------------------------
  data required time                                                           9.85
  data arrival time                                                           -2.52
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  7.33


  Startpoint: lsu_fifo/rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: writeback_value_o[19]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu_fifo/rd_ptr_reg[1]/CK (DFF_X1)                                0.00       0.00 r
  lsu_fifo/rd_ptr_reg[1]/Q (DFF_X1)                                 0.28       0.28 f
  lsu_fifo/rd_ptr[1] (net)                      3         5.53      0.00       0.28 f
  lsu_fifo/U13/ZN (NOR2_X1)                                         0.58       0.86 r
  lsu_fifo/n25 (net)                           12        25.02      0.00       0.86 r
  lsu_fifo/U47/ZN (AOI21_X1)                                        0.12       0.98 f
  lsu_fifo/n22 (net)                            1         1.76      0.00       0.98 f
  lsu_fifo/U48/ZN (OAI21_X1)                                        0.15       1.13 r
  lsu_fifo/data_out_o[1] (net)                  3         6.00      0.00       1.13 r
  lsu_fifo/data_out_o[1] (fifo_WIDTH12_DEPTH4_ADDR_LEN2)            0.00       1.13 r
  lsu_out_h (net)                                         6.00      0.00       1.13 r
  U216/ZN (INV_X1)                                                  0.10       1.22 f
  n114 (net)                                    3         7.10      0.00       1.22 f
  U141/ZN (NOR3_X2)                                                 0.48       1.70 r
  n174 (net)                                    9        19.30      0.00       1.70 r
  U281/ZN (INV_X1)                                                  0.07       1.77 f
  n115 (net)                                    1         1.79      0.00       1.77 f
  U148/ZN (INV_X1)                                                  0.21       1.98 r
  n124 (net)                                    8        17.04      0.00       1.98 r
  U238/ZN (AOI22_X1)                                                0.10       2.07 f
  n121 (net)                                    1         1.76      0.00       2.07 f
  U239/ZN (NAND2_X1)                                                0.29       2.36 r
  writeback_value_o[19] (net)                   1        25.00      0.00       2.36 r
  writeback_value_o[19] (out)                                       0.16       2.52 r
  data arrival time                                                            2.52

  clock clk_i (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock reconvergence pessimism                                     0.00      10.00
  clock uncertainty                                                -0.05       9.95
  output external delay                                            -0.10       9.85
  data required time                                                           9.85
  ------------------------------------------------------------------------------------
  data required time                                                           9.85
  data arrival time                                                           -2.52
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  7.33


  Startpoint: lsu_fifo/rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: writeback_value_o[18]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu_fifo/rd_ptr_reg[1]/CK (DFF_X1)                                0.00       0.00 r
  lsu_fifo/rd_ptr_reg[1]/Q (DFF_X1)                                 0.28       0.28 f
  lsu_fifo/rd_ptr[1] (net)                      3         5.53      0.00       0.28 f
  lsu_fifo/U13/ZN (NOR2_X1)                                         0.58       0.86 r
  lsu_fifo/n25 (net)                           12        25.02      0.00       0.86 r
  lsu_fifo/U47/ZN (AOI21_X1)                                        0.12       0.98 f
  lsu_fifo/n22 (net)                            1         1.76      0.00       0.98 f
  lsu_fifo/U48/ZN (OAI21_X1)                                        0.15       1.13 r
  lsu_fifo/data_out_o[1] (net)                  3         6.00      0.00       1.13 r
  lsu_fifo/data_out_o[1] (fifo_WIDTH12_DEPTH4_ADDR_LEN2)            0.00       1.13 r
  lsu_out_h (net)                                         6.00      0.00       1.13 r
  U216/ZN (INV_X1)                                                  0.10       1.22 f
  n114 (net)                                    3         7.10      0.00       1.22 f
  U141/ZN (NOR3_X2)                                                 0.48       1.70 r
  n174 (net)                                    9        19.30      0.00       1.70 r
  U281/ZN (INV_X1)                                                  0.07       1.77 f
  n115 (net)                                    1         1.79      0.00       1.77 f
  U148/ZN (INV_X1)                                                  0.21       1.98 r
  n124 (net)                                    8        17.04      0.00       1.98 r
  U242/ZN (AOI22_X1)                                                0.10       2.07 f
  n123 (net)                                    1         1.76      0.00       2.07 f
  U243/ZN (NAND2_X1)                                                0.29       2.36 r
  writeback_value_o[18] (net)                   1        25.00      0.00       2.36 r
  writeback_value_o[18] (out)                                       0.16       2.52 r
  data arrival time                                                            2.52

  clock clk_i (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock reconvergence pessimism                                     0.00      10.00
  clock uncertainty                                                -0.05       9.95
  output external delay                                            -0.10       9.85
  data required time                                                           9.85
  ------------------------------------------------------------------------------------
  data required time                                                           9.85
  data arrival time                                                           -2.52
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  7.33


  Startpoint: lsu_fifo/rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: writeback_value_o[17]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu_fifo/rd_ptr_reg[1]/CK (DFF_X1)                                0.00       0.00 r
  lsu_fifo/rd_ptr_reg[1]/Q (DFF_X1)                                 0.28       0.28 f
  lsu_fifo/rd_ptr[1] (net)                      3         5.53      0.00       0.28 f
  lsu_fifo/U13/ZN (NOR2_X1)                                         0.58       0.86 r
  lsu_fifo/n25 (net)                           12        25.02      0.00       0.86 r
  lsu_fifo/U47/ZN (AOI21_X1)                                        0.12       0.98 f
  lsu_fifo/n22 (net)                            1         1.76      0.00       0.98 f
  lsu_fifo/U48/ZN (OAI21_X1)                                        0.15       1.13 r
  lsu_fifo/data_out_o[1] (net)                  3         6.00      0.00       1.13 r
  lsu_fifo/data_out_o[1] (fifo_WIDTH12_DEPTH4_ADDR_LEN2)            0.00       1.13 r
  lsu_out_h (net)                                         6.00      0.00       1.13 r
  U216/ZN (INV_X1)                                                  0.10       1.22 f
  n114 (net)                                    3         7.10      0.00       1.22 f
  U141/ZN (NOR3_X2)                                                 0.48       1.70 r
  n174 (net)                                    9        19.30      0.00       1.70 r
  U281/ZN (INV_X1)                                                  0.07       1.77 f
  n115 (net)                                    1         1.79      0.00       1.77 f
  U148/ZN (INV_X1)                                                  0.21       1.98 r
  n124 (net)                                    8        17.04      0.00       1.98 r
  U234/ZN (AOI22_X1)                                                0.10       2.07 f
  n119 (net)                                    1         1.76      0.00       2.07 f
  U235/ZN (NAND2_X1)                                                0.29       2.36 r
  writeback_value_o[17] (net)                   1        25.00      0.00       2.36 r
  writeback_value_o[17] (out)                                       0.16       2.52 r
  data arrival time                                                            2.52

  clock clk_i (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock reconvergence pessimism                                     0.00      10.00
  clock uncertainty                                                -0.05       9.95
  output external delay                                            -0.10       9.85
  data required time                                                           9.85
  ------------------------------------------------------------------------------------
  data required time                                                           9.85
  data arrival time                                                           -2.52
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  7.33


  Startpoint: lsu_fifo/rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: writeback_value_o[16]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu_fifo/rd_ptr_reg[1]/CK (DFF_X1)                                0.00       0.00 r
  lsu_fifo/rd_ptr_reg[1]/Q (DFF_X1)                                 0.28       0.28 f
  lsu_fifo/rd_ptr[1] (net)                      3         5.53      0.00       0.28 f
  lsu_fifo/U13/ZN (NOR2_X1)                                         0.58       0.86 r
  lsu_fifo/n25 (net)                           12        25.02      0.00       0.86 r
  lsu_fifo/U47/ZN (AOI21_X1)                                        0.12       0.98 f
  lsu_fifo/n22 (net)                            1         1.76      0.00       0.98 f
  lsu_fifo/U48/ZN (OAI21_X1)                                        0.15       1.13 r
  lsu_fifo/data_out_o[1] (net)                  3         6.00      0.00       1.13 r
  lsu_fifo/data_out_o[1] (fifo_WIDTH12_DEPTH4_ADDR_LEN2)            0.00       1.13 r
  lsu_out_h (net)                                         6.00      0.00       1.13 r
  U216/ZN (INV_X1)                                                  0.10       1.22 f
  n114 (net)                                    3         7.10      0.00       1.22 f
  U141/ZN (NOR3_X2)                                                 0.48       1.70 r
  n174 (net)                                    9        19.30      0.00       1.70 r
  U281/ZN (INV_X1)                                                  0.07       1.77 f
  n115 (net)                                    1         1.79      0.00       1.77 f
  U148/ZN (INV_X1)                                                  0.21       1.98 r
  n124 (net)                                    8        17.04      0.00       1.98 r
  U232/ZN (AOI22_X1)                                                0.10       2.07 f
  n118 (net)                                    1         1.76      0.00       2.07 f
  U233/ZN (NAND2_X1)                                                0.29       2.36 r
  writeback_value_o[16] (net)                   1        25.00      0.00       2.36 r
  writeback_value_o[16] (out)                                       0.16       2.52 r
  data arrival time                                                            2.52

  clock clk_i (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock reconvergence pessimism                                     0.00      10.00
  clock uncertainty                                                -0.05       9.95
  output external delay                                            -0.10       9.85
  data required time                                                           9.85
  ------------------------------------------------------------------------------------
  data required time                                                           9.85
  data arrival time                                                           -2.52
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  7.33


  Startpoint: lsu_fifo/rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: writeback_value_o[30]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu_fifo/rd_ptr_reg[1]/CK (DFF_X1)                                0.00       0.00 r
  lsu_fifo/rd_ptr_reg[1]/Q (DFF_X1)                                 0.28       0.28 f
  lsu_fifo/rd_ptr[1] (net)                      3         5.53      0.00       0.28 f
  lsu_fifo/U13/ZN (NOR2_X1)                                         0.58       0.86 r
  lsu_fifo/n25 (net)                           12        25.02      0.00       0.86 r
  lsu_fifo/U41/ZN (AOI21_X1)                                        0.12       0.98 f
  lsu_fifo/n18 (net)                            1         1.76      0.00       0.98 f
  lsu_fifo/U42/ZN (OAI21_X1)                                        0.11       1.09 r
  lsu_fifo/data_out_o[3] (net)                  1         1.92      0.00       1.09 r
  lsu_fifo/data_out_o[3] (fifo_WIDTH12_DEPTH4_ADDR_LEN2)            0.00       1.09 r
  lsu_out_ls (net)                                        1.92      0.00       1.09 r
  U215/ZN (NAND2_X1)                                                0.08       1.17 f
  n140 (net)                                    2         4.76      0.00       1.17 f
  U149/ZN (INV_X1)                                                  0.18       1.35 r
  n178 (net)                                    6        12.18      0.00       1.35 r
  U223/ZN (NAND2_X1)                                                0.09       1.45 f
  n141 (net)                                    2         3.63      0.00       1.45 f
  U224/ZN (INV_X1)                                                  0.34       1.78 r
  n173 (net)                                   16        34.00      0.00       1.78 r
  U303/ZN (AOI22_X1)                                                0.14       1.93 f
  n171 (net)                                    1         1.76      0.00       1.93 f
  U227/ZN (NAND2_X1)                                                0.30       2.22 r
  writeback_value_o[30] (net)                   1        25.00      0.00       2.22 r
  writeback_value_o[30] (out)                                       0.16       2.38 r
  data arrival time                                                            2.38

  clock clk_i (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock reconvergence pessimism                                     0.00      10.00
  clock uncertainty                                                -0.05       9.95
  output external delay                                            -0.10       9.85
  data required time                                                           9.85
  ------------------------------------------------------------------------------------
  data required time                                                           9.85
  data arrival time                                                           -2.38
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  7.47


  Startpoint: lsu_fifo/rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: writeback_value_o[29]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu_fifo/rd_ptr_reg[1]/CK (DFF_X1)                                0.00       0.00 r
  lsu_fifo/rd_ptr_reg[1]/Q (DFF_X1)                                 0.28       0.28 f
  lsu_fifo/rd_ptr[1] (net)                      3         5.53      0.00       0.28 f
  lsu_fifo/U13/ZN (NOR2_X1)                                         0.58       0.86 r
  lsu_fifo/n25 (net)                           12        25.02      0.00       0.86 r
  lsu_fifo/U41/ZN (AOI21_X1)                                        0.12       0.98 f
  lsu_fifo/n18 (net)                            1         1.76      0.00       0.98 f
  lsu_fifo/U42/ZN (OAI21_X1)                                        0.11       1.09 r
  lsu_fifo/data_out_o[3] (net)                  1         1.92      0.00       1.09 r
  lsu_fifo/data_out_o[3] (fifo_WIDTH12_DEPTH4_ADDR_LEN2)            0.00       1.09 r
  lsu_out_ls (net)                                        1.92      0.00       1.09 r
  U215/ZN (NAND2_X1)                                                0.08       1.17 f
  n140 (net)                                    2         4.76      0.00       1.17 f
  U149/ZN (INV_X1)                                                  0.18       1.35 r
  n178 (net)                                    6        12.18      0.00       1.35 r
  U223/ZN (NAND2_X1)                                                0.09       1.45 f
  n141 (net)                                    2         3.63      0.00       1.45 f
  U224/ZN (INV_X1)                                                  0.34       1.78 r
  n173 (net)                                   16        34.00      0.00       1.78 r
  U301/ZN (AOI22_X1)                                                0.14       1.93 f
  n168 (net)                                    1         1.76      0.00       1.93 f
  U251/ZN (NAND2_X1)                                                0.30       2.22 r
  writeback_value_o[29] (net)                   1        25.00      0.00       2.22 r
  writeback_value_o[29] (out)                                       0.16       2.38 r
  data arrival time                                                            2.38

  clock clk_i (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock reconvergence pessimism                                     0.00      10.00
  clock uncertainty                                                -0.05       9.95
  output external delay                                            -0.10       9.85
  data required time                                                           9.85
  ------------------------------------------------------------------------------------
  data required time                                                           9.85
  data arrival time                                                           -2.38
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  7.47


  Startpoint: lsu_fifo/rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: writeback_value_o[28]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu_fifo/rd_ptr_reg[1]/CK (DFF_X1)                                0.00       0.00 r
  lsu_fifo/rd_ptr_reg[1]/Q (DFF_X1)                                 0.28       0.28 f
  lsu_fifo/rd_ptr[1] (net)                      3         5.53      0.00       0.28 f
  lsu_fifo/U13/ZN (NOR2_X1)                                         0.58       0.86 r
  lsu_fifo/n25 (net)                           12        25.02      0.00       0.86 r
  lsu_fifo/U41/ZN (AOI21_X1)                                        0.12       0.98 f
  lsu_fifo/n18 (net)                            1         1.76      0.00       0.98 f
  lsu_fifo/U42/ZN (OAI21_X1)                                        0.11       1.09 r
  lsu_fifo/data_out_o[3] (net)                  1         1.92      0.00       1.09 r
  lsu_fifo/data_out_o[3] (fifo_WIDTH12_DEPTH4_ADDR_LEN2)            0.00       1.09 r
  lsu_out_ls (net)                                        1.92      0.00       1.09 r
  U215/ZN (NAND2_X1)                                                0.08       1.17 f
  n140 (net)                                    2         4.76      0.00       1.17 f
  U149/ZN (INV_X1)                                                  0.18       1.35 r
  n178 (net)                                    6        12.18      0.00       1.35 r
  U223/ZN (NAND2_X1)                                                0.09       1.45 f
  n141 (net)                                    2         3.63      0.00       1.45 f
  U224/ZN (INV_X1)                                                  0.34       1.78 r
  n173 (net)                                   16        34.00      0.00       1.78 r
  U299/ZN (AOI22_X1)                                                0.14       1.93 f
  n166 (net)                                    1         1.76      0.00       1.93 f
  U268/ZN (NAND2_X1)                                                0.30       2.22 r
  writeback_value_o[28] (net)                   1        25.00      0.00       2.22 r
  writeback_value_o[28] (out)                                       0.16       2.38 r
  data arrival time                                                            2.38

  clock clk_i (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock reconvergence pessimism                                     0.00      10.00
  clock uncertainty                                                -0.05       9.95
  output external delay                                            -0.10       9.85
  data required time                                                           9.85
  ------------------------------------------------------------------------------------
  data required time                                                           9.85
  data arrival time                                                           -2.38
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  7.47


  Startpoint: lsu_fifo/rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: writeback_value_o[27]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu_fifo/rd_ptr_reg[1]/CK (DFF_X1)                                0.00       0.00 r
  lsu_fifo/rd_ptr_reg[1]/Q (DFF_X1)                                 0.28       0.28 f
  lsu_fifo/rd_ptr[1] (net)                      3         5.53      0.00       0.28 f
  lsu_fifo/U13/ZN (NOR2_X1)                                         0.58       0.86 r
  lsu_fifo/n25 (net)                           12        25.02      0.00       0.86 r
  lsu_fifo/U41/ZN (AOI21_X1)                                        0.12       0.98 f
  lsu_fifo/n18 (net)                            1         1.76      0.00       0.98 f
  lsu_fifo/U42/ZN (OAI21_X1)                                        0.11       1.09 r
  lsu_fifo/data_out_o[3] (net)                  1         1.92      0.00       1.09 r
  lsu_fifo/data_out_o[3] (fifo_WIDTH12_DEPTH4_ADDR_LEN2)            0.00       1.09 r
  lsu_out_ls (net)                                        1.92      0.00       1.09 r
  U215/ZN (NAND2_X1)                                                0.08       1.17 f
  n140 (net)                                    2         4.76      0.00       1.17 f
  U149/ZN (INV_X1)                                                  0.18       1.35 r
  n178 (net)                                    6        12.18      0.00       1.35 r
  U223/ZN (NAND2_X1)                                                0.09       1.45 f
  n141 (net)                                    2         3.63      0.00       1.45 f
  U224/ZN (INV_X1)                                                  0.34       1.78 r
  n173 (net)                                   16        34.00      0.00       1.78 r
  U297/ZN (AOI22_X1)                                                0.14       1.93 f
  n164 (net)                                    1         1.76      0.00       1.93 f
  U271/ZN (NAND2_X1)                                                0.30       2.22 r
  writeback_value_o[27] (net)                   1        25.00      0.00       2.22 r
  writeback_value_o[27] (out)                                       0.16       2.38 r
  data arrival time                                                            2.38

  clock clk_i (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock reconvergence pessimism                                     0.00      10.00
  clock uncertainty                                                -0.05       9.95
  output external delay                                            -0.10       9.85
  data required time                                                           9.85
  ------------------------------------------------------------------------------------
  data required time                                                           9.85
  data arrival time                                                           -2.38
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  7.47


  Startpoint: lsu_fifo/rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: writeback_value_o[26]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu_fifo/rd_ptr_reg[1]/CK (DFF_X1)                                0.00       0.00 r
  lsu_fifo/rd_ptr_reg[1]/Q (DFF_X1)                                 0.28       0.28 f
  lsu_fifo/rd_ptr[1] (net)                      3         5.53      0.00       0.28 f
  lsu_fifo/U13/ZN (NOR2_X1)                                         0.58       0.86 r
  lsu_fifo/n25 (net)                           12        25.02      0.00       0.86 r
  lsu_fifo/U41/ZN (AOI21_X1)                                        0.12       0.98 f
  lsu_fifo/n18 (net)                            1         1.76      0.00       0.98 f
  lsu_fifo/U42/ZN (OAI21_X1)                                        0.11       1.09 r
  lsu_fifo/data_out_o[3] (net)                  1         1.92      0.00       1.09 r
  lsu_fifo/data_out_o[3] (fifo_WIDTH12_DEPTH4_ADDR_LEN2)            0.00       1.09 r
  lsu_out_ls (net)                                        1.92      0.00       1.09 r
  U215/ZN (NAND2_X1)                                                0.08       1.17 f
  n140 (net)                                    2         4.76      0.00       1.17 f
  U149/ZN (INV_X1)                                                  0.18       1.35 r
  n178 (net)                                    6        12.18      0.00       1.35 r
  U223/ZN (NAND2_X1)                                                0.09       1.45 f
  n141 (net)                                    2         3.63      0.00       1.45 f
  U224/ZN (INV_X1)                                                  0.34       1.78 r
  n173 (net)                                   16        34.00      0.00       1.78 r
  U295/ZN (AOI22_X1)                                                0.14       1.93 f
  n162 (net)                                    1         1.76      0.00       1.93 f
  U272/ZN (NAND2_X1)                                                0.30       2.22 r
  writeback_value_o[26] (net)                   1        25.00      0.00       2.22 r
  writeback_value_o[26] (out)                                       0.16       2.38 r
  data arrival time                                                            2.38

  clock clk_i (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock reconvergence pessimism                                     0.00      10.00
  clock uncertainty                                                -0.05       9.95
  output external delay                                            -0.10       9.85
  data required time                                                           9.85
  ------------------------------------------------------------------------------------
  data required time                                                           9.85
  data arrival time                                                           -2.38
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  7.47


  Startpoint: lsu_fifo/rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: writeback_value_o[25]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu_fifo/rd_ptr_reg[1]/CK (DFF_X1)                                0.00       0.00 r
  lsu_fifo/rd_ptr_reg[1]/Q (DFF_X1)                                 0.28       0.28 f
  lsu_fifo/rd_ptr[1] (net)                      3         5.53      0.00       0.28 f
  lsu_fifo/U13/ZN (NOR2_X1)                                         0.58       0.86 r
  lsu_fifo/n25 (net)                           12        25.02      0.00       0.86 r
  lsu_fifo/U41/ZN (AOI21_X1)                                        0.12       0.98 f
  lsu_fifo/n18 (net)                            1         1.76      0.00       0.98 f
  lsu_fifo/U42/ZN (OAI21_X1)                                        0.11       1.09 r
  lsu_fifo/data_out_o[3] (net)                  1         1.92      0.00       1.09 r
  lsu_fifo/data_out_o[3] (fifo_WIDTH12_DEPTH4_ADDR_LEN2)            0.00       1.09 r
  lsu_out_ls (net)                                        1.92      0.00       1.09 r
  U215/ZN (NAND2_X1)                                                0.08       1.17 f
  n140 (net)                                    2         4.76      0.00       1.17 f
  U149/ZN (INV_X1)                                                  0.18       1.35 r
  n178 (net)                                    6        12.18      0.00       1.35 r
  U223/ZN (NAND2_X1)                                                0.09       1.45 f
  n141 (net)                                    2         3.63      0.00       1.45 f
  U224/ZN (INV_X1)                                                  0.34       1.78 r
  n173 (net)                                   16        34.00      0.00       1.78 r
  U293/ZN (AOI22_X1)                                                0.14       1.93 f
  n160 (net)                                    1         1.76      0.00       1.93 f
  U273/ZN (NAND2_X1)                                                0.30       2.22 r
  writeback_value_o[25] (net)                   1        25.00      0.00       2.22 r
  writeback_value_o[25] (out)                                       0.16       2.38 r
  data arrival time                                                            2.38

  clock clk_i (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock reconvergence pessimism                                     0.00      10.00
  clock uncertainty                                                -0.05       9.95
  output external delay                                            -0.10       9.85
  data required time                                                           9.85
  ------------------------------------------------------------------------------------
  data required time                                                           9.85
  data arrival time                                                           -2.38
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  7.47


  Startpoint: lsu_fifo/rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: writeback_value_o[24]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu_fifo/rd_ptr_reg[1]/CK (DFF_X1)                                0.00       0.00 r
  lsu_fifo/rd_ptr_reg[1]/Q (DFF_X1)                                 0.28       0.28 f
  lsu_fifo/rd_ptr[1] (net)                      3         5.53      0.00       0.28 f
  lsu_fifo/U13/ZN (NOR2_X1)                                         0.58       0.86 r
  lsu_fifo/n25 (net)                           12        25.02      0.00       0.86 r
  lsu_fifo/U41/ZN (AOI21_X1)                                        0.12       0.98 f
  lsu_fifo/n18 (net)                            1         1.76      0.00       0.98 f
  lsu_fifo/U42/ZN (OAI21_X1)                                        0.11       1.09 r
  lsu_fifo/data_out_o[3] (net)                  1         1.92      0.00       1.09 r
  lsu_fifo/data_out_o[3] (fifo_WIDTH12_DEPTH4_ADDR_LEN2)            0.00       1.09 r
  lsu_out_ls (net)                                        1.92      0.00       1.09 r
  U215/ZN (NAND2_X1)                                                0.08       1.17 f
  n140 (net)                                    2         4.76      0.00       1.17 f
  U149/ZN (INV_X1)                                                  0.18       1.35 r
  n178 (net)                                    6        12.18      0.00       1.35 r
  U223/ZN (NAND2_X1)                                                0.09       1.45 f
  n141 (net)                                    2         3.63      0.00       1.45 f
  U224/ZN (INV_X1)                                                  0.34       1.78 r
  n173 (net)                                   16        34.00      0.00       1.78 r
  U290/ZN (AOI22_X1)                                                0.14       1.93 f
  n158 (net)                                    1         1.76      0.00       1.93 f
  U274/ZN (NAND2_X1)                                                0.30       2.22 r
  writeback_value_o[24] (net)                   1        25.00      0.00       2.22 r
  writeback_value_o[24] (out)                                       0.16       2.38 r
  data arrival time                                                            2.38

  clock clk_i (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock reconvergence pessimism                                     0.00      10.00
  clock uncertainty                                                -0.05       9.95
  output external delay                                            -0.10       9.85
  data required time                                                           9.85
  ------------------------------------------------------------------------------------
  data required time                                                           9.85
  data arrival time                                                           -2.38
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  7.47


  Startpoint: lsu_fifo/rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: writeback_value_o[31]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu_fifo/rd_ptr_reg[1]/CK (DFF_X1)                                0.00       0.00 r
  lsu_fifo/rd_ptr_reg[1]/Q (DFF_X1)                                 0.28       0.28 f
  lsu_fifo/rd_ptr[1] (net)                      3         5.53      0.00       0.28 f
  lsu_fifo/U13/ZN (NOR2_X1)                                         0.58       0.86 r
  lsu_fifo/n25 (net)                           12        25.02      0.00       0.86 r
  lsu_fifo/U41/ZN (AOI21_X1)                                        0.12       0.98 f
  lsu_fifo/n18 (net)                            1         1.76      0.00       0.98 f
  lsu_fifo/U42/ZN (OAI21_X1)                                        0.11       1.09 r
  lsu_fifo/data_out_o[3] (net)                  1         1.92      0.00       1.09 r
  lsu_fifo/data_out_o[3] (fifo_WIDTH12_DEPTH4_ADDR_LEN2)            0.00       1.09 r
  lsu_out_ls (net)                                        1.92      0.00       1.09 r
  U215/ZN (NAND2_X1)                                                0.08       1.17 f
  n140 (net)                                    2         4.76      0.00       1.17 f
  U149/ZN (INV_X1)                                                  0.18       1.35 r
  n178 (net)                                    6        12.18      0.00       1.35 r
  U223/ZN (NAND2_X1)                                                0.09       1.45 f
  n141 (net)                                    2         3.63      0.00       1.45 f
  U224/ZN (INV_X1)                                                  0.34       1.78 r
  n173 (net)                                   16        34.00      0.00       1.78 r
  U305/ZN (AOI22_X1)                                                0.14       1.93 f
  n182 (net)                                    1         1.76      0.00       1.93 f
  U226/ZN (NAND2_X1)                                                0.29       2.22 r
  writeback_value_o[31] (net)                   1        25.00      0.00       2.22 r
  writeback_value_o[31] (out)                                       0.16       2.37 r
  data arrival time                                                            2.37

  clock clk_i (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock reconvergence pessimism                                     0.00      10.00
  clock uncertainty                                                -0.05       9.95
  output external delay                                            -0.10       9.85
  data required time                                                           9.85
  ------------------------------------------------------------------------------------
  data required time                                                           9.85
  data arrival time                                                           -2.37
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  7.48


  Startpoint: lsu_fifo/rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: writeback_value_o[15]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu_fifo/rd_ptr_reg[1]/CK (DFF_X1)                                0.00       0.00 r
  lsu_fifo/rd_ptr_reg[1]/Q (DFF_X1)                                 0.28       0.28 f
  lsu_fifo/rd_ptr[1] (net)                      3         5.53      0.00       0.28 f
  lsu_fifo/U13/ZN (NOR2_X1)                                         0.58       0.86 r
  lsu_fifo/n25 (net)                           12        25.02      0.00       0.86 r
  lsu_fifo/U41/ZN (AOI21_X1)                                        0.12       0.98 f
  lsu_fifo/n18 (net)                            1         1.76      0.00       0.98 f
  lsu_fifo/U42/ZN (OAI21_X1)                                        0.11       1.09 r
  lsu_fifo/data_out_o[3] (net)                  1         1.92      0.00       1.09 r
  lsu_fifo/data_out_o[3] (fifo_WIDTH12_DEPTH4_ADDR_LEN2)            0.00       1.09 r
  lsu_out_ls (net)                                        1.92      0.00       1.09 r
  U215/ZN (NAND2_X1)                                                0.08       1.17 f
  n140 (net)                                    2         4.76      0.00       1.17 f
  U149/ZN (INV_X1)                                                  0.18       1.35 r
  n178 (net)                                    6        12.18      0.00       1.35 r
  U269/ZN (NAND2_X1)                                                0.08       1.43 f
  n142 (net)                                    1         1.80      0.00       1.43 f
  U270/ZN (OAI21_X1)                                                0.33       1.76 r
  n152 (net)                                    8        11.54      0.00       1.76 r
  U130/ZN (AND2_X1)                                                 0.38       2.13 r
  writeback_value_o[15] (net)                   1        25.00      0.00       2.13 r
  writeback_value_o[15] (out)                                       0.16       2.29 r
  data arrival time                                                            2.29

  clock clk_i (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock reconvergence pessimism                                     0.00      10.00
  clock uncertainty                                                -0.05       9.95
  output external delay                                            -0.10       9.85
  data required time                                                           9.85
  ------------------------------------------------------------------------------------
  data required time                                                           9.85
  data arrival time                                                           -2.29
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  7.56


  Startpoint: lsu_fifo/rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: writeback_value_o[14]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu_fifo/rd_ptr_reg[1]/CK (DFF_X1)                                0.00       0.00 r
  lsu_fifo/rd_ptr_reg[1]/Q (DFF_X1)                                 0.28       0.28 f
  lsu_fifo/rd_ptr[1] (net)                      3         5.53      0.00       0.28 f
  lsu_fifo/U13/ZN (NOR2_X1)                                         0.58       0.86 r
  lsu_fifo/n25 (net)                           12        25.02      0.00       0.86 r
  lsu_fifo/U41/ZN (AOI21_X1)                                        0.12       0.98 f
  lsu_fifo/n18 (net)                            1         1.76      0.00       0.98 f
  lsu_fifo/U42/ZN (OAI21_X1)                                        0.11       1.09 r
  lsu_fifo/data_out_o[3] (net)                  1         1.92      0.00       1.09 r
  lsu_fifo/data_out_o[3] (fifo_WIDTH12_DEPTH4_ADDR_LEN2)            0.00       1.09 r
  lsu_out_ls (net)                                        1.92      0.00       1.09 r
  U215/ZN (NAND2_X1)                                                0.08       1.17 f
  n140 (net)                                    2         4.76      0.00       1.17 f
  U149/ZN (INV_X1)                                                  0.18       1.35 r
  n178 (net)                                    6        12.18      0.00       1.35 r
  U269/ZN (NAND2_X1)                                                0.08       1.43 f
  n142 (net)                                    1         1.80      0.00       1.43 f
  U270/ZN (OAI21_X1)                                                0.33       1.76 r
  n152 (net)                                    8        11.54      0.00       1.76 r
  U129/ZN (AND2_X1)                                                 0.38       2.13 r
  writeback_value_o[14] (net)                   1        25.00      0.00       2.13 r
  writeback_value_o[14] (out)                                       0.16       2.29 r
  data arrival time                                                            2.29

  clock clk_i (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock reconvergence pessimism                                     0.00      10.00
  clock uncertainty                                                -0.05       9.95
  output external delay                                            -0.10       9.85
  data required time                                                           9.85
  ------------------------------------------------------------------------------------
  data required time                                                           9.85
  data arrival time                                                           -2.29
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  7.56


  Startpoint: lsu_fifo/rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: writeback_value_o[13]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu_fifo/rd_ptr_reg[1]/CK (DFF_X1)                                0.00       0.00 r
  lsu_fifo/rd_ptr_reg[1]/Q (DFF_X1)                                 0.28       0.28 f
  lsu_fifo/rd_ptr[1] (net)                      3         5.53      0.00       0.28 f
  lsu_fifo/U13/ZN (NOR2_X1)                                         0.58       0.86 r
  lsu_fifo/n25 (net)                           12        25.02      0.00       0.86 r
  lsu_fifo/U41/ZN (AOI21_X1)                                        0.12       0.98 f
  lsu_fifo/n18 (net)                            1         1.76      0.00       0.98 f
  lsu_fifo/U42/ZN (OAI21_X1)                                        0.11       1.09 r
  lsu_fifo/data_out_o[3] (net)                  1         1.92      0.00       1.09 r
  lsu_fifo/data_out_o[3] (fifo_WIDTH12_DEPTH4_ADDR_LEN2)            0.00       1.09 r
  lsu_out_ls (net)                                        1.92      0.00       1.09 r
  U215/ZN (NAND2_X1)                                                0.08       1.17 f
  n140 (net)                                    2         4.76      0.00       1.17 f
  U149/ZN (INV_X1)                                                  0.18       1.35 r
  n178 (net)                                    6        12.18      0.00       1.35 r
  U269/ZN (NAND2_X1)                                                0.08       1.43 f
  n142 (net)                                    1         1.80      0.00       1.43 f
  U270/ZN (OAI21_X1)                                                0.33       1.76 r
  n152 (net)                                    8        11.54      0.00       1.76 r
  U132/ZN (AND2_X1)                                                 0.38       2.13 r
  writeback_value_o[13] (net)                   1        25.00      0.00       2.13 r
  writeback_value_o[13] (out)                                       0.16       2.29 r
  data arrival time                                                            2.29

  clock clk_i (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock reconvergence pessimism                                     0.00      10.00
  clock uncertainty                                                -0.05       9.95
  output external delay                                            -0.10       9.85
  data required time                                                           9.85
  ------------------------------------------------------------------------------------
  data required time                                                           9.85
  data arrival time                                                           -2.29
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  7.56


  Startpoint: lsu_fifo/rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: writeback_value_o[12]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu_fifo/rd_ptr_reg[1]/CK (DFF_X1)                                0.00       0.00 r
  lsu_fifo/rd_ptr_reg[1]/Q (DFF_X1)                                 0.28       0.28 f
  lsu_fifo/rd_ptr[1] (net)                      3         5.53      0.00       0.28 f
  lsu_fifo/U13/ZN (NOR2_X1)                                         0.58       0.86 r
  lsu_fifo/n25 (net)                           12        25.02      0.00       0.86 r
  lsu_fifo/U41/ZN (AOI21_X1)                                        0.12       0.98 f
  lsu_fifo/n18 (net)                            1         1.76      0.00       0.98 f
  lsu_fifo/U42/ZN (OAI21_X1)                                        0.11       1.09 r
  lsu_fifo/data_out_o[3] (net)                  1         1.92      0.00       1.09 r
  lsu_fifo/data_out_o[3] (fifo_WIDTH12_DEPTH4_ADDR_LEN2)            0.00       1.09 r
  lsu_out_ls (net)                                        1.92      0.00       1.09 r
  U215/ZN (NAND2_X1)                                                0.08       1.17 f
  n140 (net)                                    2         4.76      0.00       1.17 f
  U149/ZN (INV_X1)                                                  0.18       1.35 r
  n178 (net)                                    6        12.18      0.00       1.35 r
  U269/ZN (NAND2_X1)                                                0.08       1.43 f
  n142 (net)                                    1         1.80      0.00       1.43 f
  U270/ZN (OAI21_X1)                                                0.33       1.76 r
  n152 (net)                                    8        11.54      0.00       1.76 r
  U128/ZN (AND2_X1)                                                 0.38       2.13 r
  writeback_value_o[12] (net)                   1        25.00      0.00       2.13 r
  writeback_value_o[12] (out)                                       0.16       2.29 r
  data arrival time                                                            2.29

  clock clk_i (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock reconvergence pessimism                                     0.00      10.00
  clock uncertainty                                                -0.05       9.95
  output external delay                                            -0.10       9.85
  data required time                                                           9.85
  ------------------------------------------------------------------------------------
  data required time                                                           9.85
  data arrival time                                                           -2.29
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  7.56


  Startpoint: lsu_fifo/rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: writeback_value_o[11]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu_fifo/rd_ptr_reg[1]/CK (DFF_X1)                                0.00       0.00 r
  lsu_fifo/rd_ptr_reg[1]/Q (DFF_X1)                                 0.28       0.28 f
  lsu_fifo/rd_ptr[1] (net)                      3         5.53      0.00       0.28 f
  lsu_fifo/U13/ZN (NOR2_X1)                                         0.58       0.86 r
  lsu_fifo/n25 (net)                           12        25.02      0.00       0.86 r
  lsu_fifo/U41/ZN (AOI21_X1)                                        0.12       0.98 f
  lsu_fifo/n18 (net)                            1         1.76      0.00       0.98 f
  lsu_fifo/U42/ZN (OAI21_X1)                                        0.11       1.09 r
  lsu_fifo/data_out_o[3] (net)                  1         1.92      0.00       1.09 r
  lsu_fifo/data_out_o[3] (fifo_WIDTH12_DEPTH4_ADDR_LEN2)            0.00       1.09 r
  lsu_out_ls (net)                                        1.92      0.00       1.09 r
  U215/ZN (NAND2_X1)                                                0.08       1.17 f
  n140 (net)                                    2         4.76      0.00       1.17 f
  U149/ZN (INV_X1)                                                  0.18       1.35 r
  n178 (net)                                    6        12.18      0.00       1.35 r
  U269/ZN (NAND2_X1)                                                0.08       1.43 f
  n142 (net)                                    1         1.80      0.00       1.43 f
  U270/ZN (OAI21_X1)                                                0.33       1.76 r
  n152 (net)                                    8        11.54      0.00       1.76 r
  U127/ZN (AND2_X1)                                                 0.38       2.13 r
  writeback_value_o[11] (net)                   1        25.00      0.00       2.13 r
  writeback_value_o[11] (out)                                       0.16       2.29 r
  data arrival time                                                            2.29

  clock clk_i (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock reconvergence pessimism                                     0.00      10.00
  clock uncertainty                                                -0.05       9.95
  output external delay                                            -0.10       9.85
  data required time                                                           9.85
  ------------------------------------------------------------------------------------
  data required time                                                           9.85
  data arrival time                                                           -2.29
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  7.56


  Startpoint: lsu_fifo/rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: writeback_value_o[10]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu_fifo/rd_ptr_reg[1]/CK (DFF_X1)                                0.00       0.00 r
  lsu_fifo/rd_ptr_reg[1]/Q (DFF_X1)                                 0.28       0.28 f
  lsu_fifo/rd_ptr[1] (net)                      3         5.53      0.00       0.28 f
  lsu_fifo/U13/ZN (NOR2_X1)                                         0.58       0.86 r
  lsu_fifo/n25 (net)                           12        25.02      0.00       0.86 r
  lsu_fifo/U41/ZN (AOI21_X1)                                        0.12       0.98 f
  lsu_fifo/n18 (net)                            1         1.76      0.00       0.98 f
  lsu_fifo/U42/ZN (OAI21_X1)                                        0.11       1.09 r
  lsu_fifo/data_out_o[3] (net)                  1         1.92      0.00       1.09 r
  lsu_fifo/data_out_o[3] (fifo_WIDTH12_DEPTH4_ADDR_LEN2)            0.00       1.09 r
  lsu_out_ls (net)                                        1.92      0.00       1.09 r
  U215/ZN (NAND2_X1)                                                0.08       1.17 f
  n140 (net)                                    2         4.76      0.00       1.17 f
  U149/ZN (INV_X1)                                                  0.18       1.35 r
  n178 (net)                                    6        12.18      0.00       1.35 r
  U269/ZN (NAND2_X1)                                                0.08       1.43 f
  n142 (net)                                    1         1.80      0.00       1.43 f
  U270/ZN (OAI21_X1)                                                0.33       1.76 r
  n152 (net)                                    8        11.54      0.00       1.76 r
  U126/ZN (AND2_X1)                                                 0.38       2.13 r
  writeback_value_o[10] (net)                   1        25.00      0.00       2.13 r
  writeback_value_o[10] (out)                                       0.16       2.29 r
  data arrival time                                                            2.29

  clock clk_i (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock reconvergence pessimism                                     0.00      10.00
  clock uncertainty                                                -0.05       9.95
  output external delay                                            -0.10       9.85
  data required time                                                           9.85
  ------------------------------------------------------------------------------------
  data required time                                                           9.85
  data arrival time                                                           -2.29
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  7.56


  Startpoint: lsu_fifo/rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: writeback_value_o[9]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu_fifo/rd_ptr_reg[1]/CK (DFF_X1)                                0.00       0.00 r
  lsu_fifo/rd_ptr_reg[1]/Q (DFF_X1)                                 0.28       0.28 f
  lsu_fifo/rd_ptr[1] (net)                      3         5.53      0.00       0.28 f
  lsu_fifo/U13/ZN (NOR2_X1)                                         0.58       0.86 r
  lsu_fifo/n25 (net)                           12        25.02      0.00       0.86 r
  lsu_fifo/U41/ZN (AOI21_X1)                                        0.12       0.98 f
  lsu_fifo/n18 (net)                            1         1.76      0.00       0.98 f
  lsu_fifo/U42/ZN (OAI21_X1)                                        0.11       1.09 r
  lsu_fifo/data_out_o[3] (net)                  1         1.92      0.00       1.09 r
  lsu_fifo/data_out_o[3] (fifo_WIDTH12_DEPTH4_ADDR_LEN2)            0.00       1.09 r
  lsu_out_ls (net)                                        1.92      0.00       1.09 r
  U215/ZN (NAND2_X1)                                                0.08       1.17 f
  n140 (net)                                    2         4.76      0.00       1.17 f
  U149/ZN (INV_X1)                                                  0.18       1.35 r
  n178 (net)                                    6        12.18      0.00       1.35 r
  U269/ZN (NAND2_X1)                                                0.08       1.43 f
  n142 (net)                                    1         1.80      0.00       1.43 f
  U270/ZN (OAI21_X1)                                                0.33       1.76 r
  n152 (net)                                    8        11.54      0.00       1.76 r
  U131/ZN (AND2_X1)                                                 0.38       2.13 r
  writeback_value_o[9] (net)                    1        25.00      0.00       2.13 r
  writeback_value_o[9] (out)                                        0.16       2.29 r
  data arrival time                                                            2.29

  clock clk_i (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock reconvergence pessimism                                     0.00      10.00
  clock uncertainty                                                -0.05       9.95
  output external delay                                            -0.10       9.85
  data required time                                                           9.85
  ------------------------------------------------------------------------------------
  data required time                                                           9.85
  data arrival time                                                           -2.29
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  7.56


  Startpoint: lsu_fifo/rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: writeback_value_o[8]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu_fifo/rd_ptr_reg[1]/CK (DFF_X1)                                0.00       0.00 r
  lsu_fifo/rd_ptr_reg[1]/Q (DFF_X1)                                 0.28       0.28 f
  lsu_fifo/rd_ptr[1] (net)                      3         5.53      0.00       0.28 f
  lsu_fifo/U13/ZN (NOR2_X1)                                         0.58       0.86 r
  lsu_fifo/n25 (net)                           12        25.02      0.00       0.86 r
  lsu_fifo/U41/ZN (AOI21_X1)                                        0.12       0.98 f
  lsu_fifo/n18 (net)                            1         1.76      0.00       0.98 f
  lsu_fifo/U42/ZN (OAI21_X1)                                        0.11       1.09 r
  lsu_fifo/data_out_o[3] (net)                  1         1.92      0.00       1.09 r
  lsu_fifo/data_out_o[3] (fifo_WIDTH12_DEPTH4_ADDR_LEN2)            0.00       1.09 r
  lsu_out_ls (net)                                        1.92      0.00       1.09 r
  U215/ZN (NAND2_X1)                                                0.08       1.17 f
  n140 (net)                                    2         4.76      0.00       1.17 f
  U149/ZN (INV_X1)                                                  0.18       1.35 r
  n178 (net)                                    6        12.18      0.00       1.35 r
  U269/ZN (NAND2_X1)                                                0.08       1.43 f
  n142 (net)                                    1         1.80      0.00       1.43 f
  U270/ZN (OAI21_X1)                                                0.33       1.76 r
  n152 (net)                                    8        11.54      0.00       1.76 r
  U125/ZN (AND2_X1)                                                 0.38       2.13 r
  writeback_value_o[8] (net)                    1        25.00      0.00       2.13 r
  writeback_value_o[8] (out)                                        0.16       2.29 r
  data arrival time                                                            2.29

  clock clk_i (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock reconvergence pessimism                                     0.00      10.00
  clock uncertainty                                                -0.05       9.95
  output external delay                                            -0.10       9.85
  data required time                                                           9.85
  ------------------------------------------------------------------------------------
  data required time                                                           9.85
  data arrival time                                                           -2.29
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  7.56


  Startpoint: lsu_fifo/rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: writeback_value_o[0]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu_fifo/rd_ptr_reg[1]/CK (DFF_X1)                                0.00       0.00 r
  lsu_fifo/rd_ptr_reg[1]/Q (DFF_X1)                                 0.28       0.28 f
  lsu_fifo/rd_ptr[1] (net)                      3         5.53      0.00       0.28 f
  lsu_fifo/U13/ZN (NOR2_X1)                                         0.58       0.86 r
  lsu_fifo/n25 (net)                           12        25.02      0.00       0.86 r
  lsu_fifo/U41/ZN (AOI21_X1)                                        0.12       0.98 f
  lsu_fifo/n18 (net)                            1         1.76      0.00       0.98 f
  lsu_fifo/U42/ZN (OAI21_X1)                                        0.11       1.09 r
  lsu_fifo/data_out_o[3] (net)                  1         1.92      0.00       1.09 r
  lsu_fifo/data_out_o[3] (fifo_WIDTH12_DEPTH4_ADDR_LEN2)            0.00       1.09 r
  lsu_out_ls (net)                                        1.92      0.00       1.09 r
  U215/ZN (NAND2_X1)                                                0.08       1.17 f
  n140 (net)                                    2         4.76      0.00       1.17 f
  U149/ZN (INV_X1)                                                  0.18       1.35 r
  n178 (net)                                    6        12.18      0.00       1.35 r
  U252/ZN (OAI21_X1)                                                0.17       1.52 f
  n137 (net)                                    8        15.11      0.00       1.52 f
  U253/ZN (NOR2_X1)                                                 0.61       2.13 r
  writeback_value_o[0] (net)                    1        25.00      0.00       2.13 r
  writeback_value_o[0] (out)                                        0.16       2.29 r
  data arrival time                                                            2.29

  clock clk_i (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock reconvergence pessimism                                     0.00      10.00
  clock uncertainty                                                -0.05       9.95
  output external delay                                            -0.10       9.85
  data required time                                                           9.85
  ------------------------------------------------------------------------------------
  data required time                                                           9.85
  data arrival time                                                           -2.29
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  7.56


  Startpoint: lsu_fifo/rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: writeback_value_o[7]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu_fifo/rd_ptr_reg[1]/CK (DFF_X1)                                0.00       0.00 r
  lsu_fifo/rd_ptr_reg[1]/Q (DFF_X1)                                 0.28       0.28 f
  lsu_fifo/rd_ptr[1] (net)                      3         5.53      0.00       0.28 f
  lsu_fifo/U13/ZN (NOR2_X1)                                         0.58       0.86 r
  lsu_fifo/n25 (net)                           12        25.02      0.00       0.86 r
  lsu_fifo/U41/ZN (AOI21_X1)                                        0.12       0.98 f
  lsu_fifo/n18 (net)                            1         1.76      0.00       0.98 f
  lsu_fifo/U42/ZN (OAI21_X1)                                        0.11       1.09 r
  lsu_fifo/data_out_o[3] (net)                  1         1.92      0.00       1.09 r
  lsu_fifo/data_out_o[3] (fifo_WIDTH12_DEPTH4_ADDR_LEN2)            0.00       1.09 r
  lsu_out_ls (net)                                        1.92      0.00       1.09 r
  U215/ZN (NAND2_X1)                                                0.08       1.17 f
  n140 (net)                                    2         4.76      0.00       1.17 f
  U149/ZN (INV_X1)                                                  0.18       1.35 r
  n178 (net)                                    6        12.18      0.00       1.35 r
  U252/ZN (OAI21_X1)                                                0.17       1.52 f
  n137 (net)                                    8        15.11      0.00       1.52 f
  U267/ZN (NOR2_X1)                                                 0.59       2.11 r
  writeback_value_o[7] (net)                    1        25.00      0.00       2.11 r
  writeback_value_o[7] (out)                                        0.16       2.26 r
  data arrival time                                                            2.26

  clock clk_i (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock reconvergence pessimism                                     0.00      10.00
  clock uncertainty                                                -0.05       9.95
  output external delay                                            -0.10       9.85
  data required time                                                           9.85
  ------------------------------------------------------------------------------------
  data required time                                                           9.85
  data arrival time                                                           -2.26
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  7.59


  Startpoint: lsu_fifo/rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: writeback_value_o[6]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu_fifo/rd_ptr_reg[1]/CK (DFF_X1)                                0.00       0.00 r
  lsu_fifo/rd_ptr_reg[1]/Q (DFF_X1)                                 0.28       0.28 f
  lsu_fifo/rd_ptr[1] (net)                      3         5.53      0.00       0.28 f
  lsu_fifo/U13/ZN (NOR2_X1)                                         0.58       0.86 r
  lsu_fifo/n25 (net)                           12        25.02      0.00       0.86 r
  lsu_fifo/U41/ZN (AOI21_X1)                                        0.12       0.98 f
  lsu_fifo/n18 (net)                            1         1.76      0.00       0.98 f
  lsu_fifo/U42/ZN (OAI21_X1)                                        0.11       1.09 r
  lsu_fifo/data_out_o[3] (net)                  1         1.92      0.00       1.09 r
  lsu_fifo/data_out_o[3] (fifo_WIDTH12_DEPTH4_ADDR_LEN2)            0.00       1.09 r
  lsu_out_ls (net)                                        1.92      0.00       1.09 r
  U215/ZN (NAND2_X1)                                                0.08       1.17 f
  n140 (net)                                    2         4.76      0.00       1.17 f
  U149/ZN (INV_X1)                                                  0.18       1.35 r
  n178 (net)                                    6        12.18      0.00       1.35 r
  U252/ZN (OAI21_X1)                                                0.17       1.52 f
  n137 (net)                                    8        15.11      0.00       1.52 f
  U265/ZN (NOR2_X1)                                                 0.59       2.11 r
  writeback_value_o[6] (net)                    1        25.00      0.00       2.11 r
  writeback_value_o[6] (out)                                        0.16       2.26 r
  data arrival time                                                            2.26

  clock clk_i (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock reconvergence pessimism                                     0.00      10.00
  clock uncertainty                                                -0.05       9.95
  output external delay                                            -0.10       9.85
  data required time                                                           9.85
  ------------------------------------------------------------------------------------
  data required time                                                           9.85
  data arrival time                                                           -2.26
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  7.59


  Startpoint: lsu_fifo/rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: writeback_value_o[5]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu_fifo/rd_ptr_reg[1]/CK (DFF_X1)                                0.00       0.00 r
  lsu_fifo/rd_ptr_reg[1]/Q (DFF_X1)                                 0.28       0.28 f
  lsu_fifo/rd_ptr[1] (net)                      3         5.53      0.00       0.28 f
  lsu_fifo/U13/ZN (NOR2_X1)                                         0.58       0.86 r
  lsu_fifo/n25 (net)                           12        25.02      0.00       0.86 r
  lsu_fifo/U41/ZN (AOI21_X1)                                        0.12       0.98 f
  lsu_fifo/n18 (net)                            1         1.76      0.00       0.98 f
  lsu_fifo/U42/ZN (OAI21_X1)                                        0.11       1.09 r
  lsu_fifo/data_out_o[3] (net)                  1         1.92      0.00       1.09 r
  lsu_fifo/data_out_o[3] (fifo_WIDTH12_DEPTH4_ADDR_LEN2)            0.00       1.09 r
  lsu_out_ls (net)                                        1.92      0.00       1.09 r
  U215/ZN (NAND2_X1)                                                0.08       1.17 f
  n140 (net)                                    2         4.76      0.00       1.17 f
  U149/ZN (INV_X1)                                                  0.18       1.35 r
  n178 (net)                                    6        12.18      0.00       1.35 r
  U252/ZN (OAI21_X1)                                                0.17       1.52 f
  n137 (net)                                    8        15.11      0.00       1.52 f
  U263/ZN (NOR2_X1)                                                 0.59       2.11 r
  writeback_value_o[5] (net)                    1        25.00      0.00       2.11 r
  writeback_value_o[5] (out)                                        0.16       2.26 r
  data arrival time                                                            2.26

  clock clk_i (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock reconvergence pessimism                                     0.00      10.00
  clock uncertainty                                                -0.05       9.95
  output external delay                                            -0.10       9.85
  data required time                                                           9.85
  ------------------------------------------------------------------------------------
  data required time                                                           9.85
  data arrival time                                                           -2.26
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  7.59


  Startpoint: lsu_fifo/rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: writeback_value_o[4]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu_fifo/rd_ptr_reg[1]/CK (DFF_X1)                                0.00       0.00 r
  lsu_fifo/rd_ptr_reg[1]/Q (DFF_X1)                                 0.28       0.28 f
  lsu_fifo/rd_ptr[1] (net)                      3         5.53      0.00       0.28 f
  lsu_fifo/U13/ZN (NOR2_X1)                                         0.58       0.86 r
  lsu_fifo/n25 (net)                           12        25.02      0.00       0.86 r
  lsu_fifo/U41/ZN (AOI21_X1)                                        0.12       0.98 f
  lsu_fifo/n18 (net)                            1         1.76      0.00       0.98 f
  lsu_fifo/U42/ZN (OAI21_X1)                                        0.11       1.09 r
  lsu_fifo/data_out_o[3] (net)                  1         1.92      0.00       1.09 r
  lsu_fifo/data_out_o[3] (fifo_WIDTH12_DEPTH4_ADDR_LEN2)            0.00       1.09 r
  lsu_out_ls (net)                                        1.92      0.00       1.09 r
  U215/ZN (NAND2_X1)                                                0.08       1.17 f
  n140 (net)                                    2         4.76      0.00       1.17 f
  U149/ZN (INV_X1)                                                  0.18       1.35 r
  n178 (net)                                    6        12.18      0.00       1.35 r
  U252/ZN (OAI21_X1)                                                0.17       1.52 f
  n137 (net)                                    8        15.11      0.00       1.52 f
  U261/ZN (NOR2_X1)                                                 0.59       2.11 r
  writeback_value_o[4] (net)                    1        25.00      0.00       2.11 r
  writeback_value_o[4] (out)                                        0.16       2.26 r
  data arrival time                                                            2.26

  clock clk_i (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock reconvergence pessimism                                     0.00      10.00
  clock uncertainty                                                -0.05       9.95
  output external delay                                            -0.10       9.85
  data required time                                                           9.85
  ------------------------------------------------------------------------------------
  data required time                                                           9.85
  data arrival time                                                           -2.26
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  7.59


  Startpoint: lsu_fifo/rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: writeback_value_o[3]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu_fifo/rd_ptr_reg[1]/CK (DFF_X1)                                0.00       0.00 r
  lsu_fifo/rd_ptr_reg[1]/Q (DFF_X1)                                 0.28       0.28 f
  lsu_fifo/rd_ptr[1] (net)                      3         5.53      0.00       0.28 f
  lsu_fifo/U13/ZN (NOR2_X1)                                         0.58       0.86 r
  lsu_fifo/n25 (net)                           12        25.02      0.00       0.86 r
  lsu_fifo/U41/ZN (AOI21_X1)                                        0.12       0.98 f
  lsu_fifo/n18 (net)                            1         1.76      0.00       0.98 f
  lsu_fifo/U42/ZN (OAI21_X1)                                        0.11       1.09 r
  lsu_fifo/data_out_o[3] (net)                  1         1.92      0.00       1.09 r
  lsu_fifo/data_out_o[3] (fifo_WIDTH12_DEPTH4_ADDR_LEN2)            0.00       1.09 r
  lsu_out_ls (net)                                        1.92      0.00       1.09 r
  U215/ZN (NAND2_X1)                                                0.08       1.17 f
  n140 (net)                                    2         4.76      0.00       1.17 f
  U149/ZN (INV_X1)                                                  0.18       1.35 r
  n178 (net)                                    6        12.18      0.00       1.35 r
  U252/ZN (OAI21_X1)                                                0.17       1.52 f
  n137 (net)                                    8        15.11      0.00       1.52 f
  U259/ZN (NOR2_X1)                                                 0.59       2.11 r
  writeback_value_o[3] (net)                    1        25.00      0.00       2.11 r
  writeback_value_o[3] (out)                                        0.16       2.26 r
  data arrival time                                                            2.26

  clock clk_i (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock reconvergence pessimism                                     0.00      10.00
  clock uncertainty                                                -0.05       9.95
  output external delay                                            -0.10       9.85
  data required time                                                           9.85
  ------------------------------------------------------------------------------------
  data required time                                                           9.85
  data arrival time                                                           -2.26
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  7.59


  Startpoint: lsu_fifo/rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: writeback_value_o[2]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu_fifo/rd_ptr_reg[1]/CK (DFF_X1)                                0.00       0.00 r
  lsu_fifo/rd_ptr_reg[1]/Q (DFF_X1)                                 0.28       0.28 f
  lsu_fifo/rd_ptr[1] (net)                      3         5.53      0.00       0.28 f
  lsu_fifo/U13/ZN (NOR2_X1)                                         0.58       0.86 r
  lsu_fifo/n25 (net)                           12        25.02      0.00       0.86 r
  lsu_fifo/U41/ZN (AOI21_X1)                                        0.12       0.98 f
  lsu_fifo/n18 (net)                            1         1.76      0.00       0.98 f
  lsu_fifo/U42/ZN (OAI21_X1)                                        0.11       1.09 r
  lsu_fifo/data_out_o[3] (net)                  1         1.92      0.00       1.09 r
  lsu_fifo/data_out_o[3] (fifo_WIDTH12_DEPTH4_ADDR_LEN2)            0.00       1.09 r
  lsu_out_ls (net)                                        1.92      0.00       1.09 r
  U215/ZN (NAND2_X1)                                                0.08       1.17 f
  n140 (net)                                    2         4.76      0.00       1.17 f
  U149/ZN (INV_X1)                                                  0.18       1.35 r
  n178 (net)                                    6        12.18      0.00       1.35 r
  U252/ZN (OAI21_X1)                                                0.17       1.52 f
  n137 (net)                                    8        15.11      0.00       1.52 f
  U257/ZN (NOR2_X1)                                                 0.59       2.11 r
  writeback_value_o[2] (net)                    1        25.00      0.00       2.11 r
  writeback_value_o[2] (out)                                        0.16       2.26 r
  data arrival time                                                            2.26

  clock clk_i (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock reconvergence pessimism                                     0.00      10.00
  clock uncertainty                                                -0.05       9.95
  output external delay                                            -0.10       9.85
  data required time                                                           9.85
  ------------------------------------------------------------------------------------
  data required time                                                           9.85
  data arrival time                                                           -2.26
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  7.59


  Startpoint: lsu_fifo/rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: writeback_value_o[1]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu_fifo/rd_ptr_reg[1]/CK (DFF_X1)                                0.00       0.00 r
  lsu_fifo/rd_ptr_reg[1]/Q (DFF_X1)                                 0.28       0.28 f
  lsu_fifo/rd_ptr[1] (net)                      3         5.53      0.00       0.28 f
  lsu_fifo/U13/ZN (NOR2_X1)                                         0.58       0.86 r
  lsu_fifo/n25 (net)                           12        25.02      0.00       0.86 r
  lsu_fifo/U41/ZN (AOI21_X1)                                        0.12       0.98 f
  lsu_fifo/n18 (net)                            1         1.76      0.00       0.98 f
  lsu_fifo/U42/ZN (OAI21_X1)                                        0.11       1.09 r
  lsu_fifo/data_out_o[3] (net)                  1         1.92      0.00       1.09 r
  lsu_fifo/data_out_o[3] (fifo_WIDTH12_DEPTH4_ADDR_LEN2)            0.00       1.09 r
  lsu_out_ls (net)                                        1.92      0.00       1.09 r
  U215/ZN (NAND2_X1)                                                0.08       1.17 f
  n140 (net)                                    2         4.76      0.00       1.17 f
  U149/ZN (INV_X1)                                                  0.18       1.35 r
  n178 (net)                                    6        12.18      0.00       1.35 r
  U252/ZN (OAI21_X1)                                                0.17       1.52 f
  n137 (net)                                    8        15.11      0.00       1.52 f
  U255/ZN (NOR2_X1)                                                 0.59       2.11 r
  writeback_value_o[1] (net)                    1        25.00      0.00       2.11 r
  writeback_value_o[1] (out)                                        0.16       2.26 r
  data arrival time                                                            2.26

  clock clk_i (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock reconvergence pessimism                                     0.00      10.00
  clock uncertainty                                                -0.05       9.95
  output external delay                                            -0.10       9.85
  data required time                                                           9.85
  ------------------------------------------------------------------------------------
  data required time                                                           9.85
  data arrival time                                                           -2.26
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  7.59


  Startpoint: mem_load_success_reg
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: writeback_valid_o
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  mem_load_success_reg/CK (DFF_X1)                   0.00       0.00 r
  mem_load_success_reg/Q (DFF_X1)                    0.58       0.58 r
  writeback_valid_o (net)        5        33.12      0.00       0.58 r
  writeback_valid_o (out)                            0.21       0.79 r
  data arrival time                                             0.79

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.79
  ---------------------------------------------------------------------
  slack (MET)                                                   9.06


  Startpoint: rob_idx_o_reg[4]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: rob_idx_o[4]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  rob_idx_o_reg[4]/CK (DFF_X1)                       0.00       0.00 r
  rob_idx_o_reg[4]/Q (DFF_X1)                        0.51       0.51 r
  rob_idx_o[4] (net)             1        25.00      0.00       0.51 r
  rob_idx_o[4] (out)                                 0.16       0.66 r
  data arrival time                                             0.66

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.66
  ---------------------------------------------------------------------
  slack (MET)                                                   9.19


  Startpoint: rob_idx_o_reg[3]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: rob_idx_o[3]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  rob_idx_o_reg[3]/CK (DFF_X1)                       0.00       0.00 r
  rob_idx_o_reg[3]/Q (DFF_X1)                        0.51       0.51 r
  rob_idx_o[3] (net)             1        25.00      0.00       0.51 r
  rob_idx_o[3] (out)                                 0.16       0.66 r
  data arrival time                                             0.66

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.66
  ---------------------------------------------------------------------
  slack (MET)                                                   9.19


  Startpoint: rob_idx_o_reg[2]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: rob_idx_o[2]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  rob_idx_o_reg[2]/CK (DFF_X1)                       0.00       0.00 r
  rob_idx_o_reg[2]/Q (DFF_X1)                        0.51       0.51 r
  rob_idx_o[2] (net)             1        25.00      0.00       0.51 r
  rob_idx_o[2] (out)                                 0.16       0.66 r
  data arrival time                                             0.66

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.66
  ---------------------------------------------------------------------
  slack (MET)                                                   9.19


  Startpoint: rob_idx_o_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: rob_idx_o[1]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  rob_idx_o_reg[1]/CK (DFF_X1)                       0.00       0.00 r
  rob_idx_o_reg[1]/Q (DFF_X1)                        0.51       0.51 r
  rob_idx_o[1] (net)             1        25.00      0.00       0.51 r
  rob_idx_o[1] (out)                                 0.16       0.66 r
  data arrival time                                             0.66

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.66
  ---------------------------------------------------------------------
  slack (MET)                                                   9.19


  Startpoint: rob_idx_o_reg[0]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: rob_idx_o[0]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  rob_idx_o_reg[0]/CK (DFF_X1)                       0.00       0.00 r
  rob_idx_o_reg[0]/Q (DFF_X1)                        0.51       0.51 r
  rob_idx_o[0] (net)             1        25.00      0.00       0.51 r
  rob_idx_o[0] (out)                                 0.16       0.66 r
  data arrival time                                             0.66

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.66
  ---------------------------------------------------------------------
  slack (MET)                                                   9.19


  Startpoint: lsu_fifo/wr_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[3][11]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  lsu_fifo/wr_ptr_reg[1]/CK (DFF_X1)                 0.00       0.00 r
  lsu_fifo/wr_ptr_reg[1]/Q (DFF_X1)                  0.34       0.34 r
  lsu_fifo/wr_ptr[1] (net)       2         3.93      0.00       0.34 r
  lsu_fifo/U54/ZN (NAND2_X1)                         0.07       0.41 f
  lsu_fifo/n29 (net)             2         3.68      0.00       0.41 f
  lsu_fifo/U9/ZN (OAI21_X1)                          0.59       1.00 r
  lsu_fifo/n28 (net)            12        25.09      0.00       1.00 r
  lsu_fifo/U55/ZN (NAND2_X1)                         0.31       1.32 f
  lsu_fifo/n27 (net)            11        19.96      0.00       1.32 f
  lsu_fifo/U75/ZN (OAI22_X1)                         0.21       1.53 r
  lsu_fifo/n64 (net)             1         1.42      0.00       1.53 r
  lsu_fifo/mem_reg[3][11]/D (DFF_X1)                 0.01       1.54 r
  data arrival time                                             1.54

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  lsu_fifo/mem_reg[3][11]/CK (DFF_X1)                0.00       9.95 r
  library setup time                                -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -1.54
  ---------------------------------------------------------------------
  slack (MET)                                                   8.31


  Startpoint: lsu_fifo/wr_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[3][10]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  lsu_fifo/wr_ptr_reg[1]/CK (DFF_X1)                 0.00       0.00 r
  lsu_fifo/wr_ptr_reg[1]/Q (DFF_X1)                  0.34       0.34 r
  lsu_fifo/wr_ptr[1] (net)       2         3.93      0.00       0.34 r
  lsu_fifo/U54/ZN (NAND2_X1)                         0.07       0.41 f
  lsu_fifo/n29 (net)             2         3.68      0.00       0.41 f
  lsu_fifo/U9/ZN (OAI21_X1)                          0.59       1.00 r
  lsu_fifo/n28 (net)            12        25.09      0.00       1.00 r
  lsu_fifo/U55/ZN (NAND2_X1)                         0.31       1.32 f
  lsu_fifo/n27 (net)            11        19.96      0.00       1.32 f
  lsu_fifo/U74/ZN (OAI22_X1)                         0.21       1.53 r
  lsu_fifo/n63 (net)             1         1.42      0.00       1.53 r
  lsu_fifo/mem_reg[3][10]/D (DFF_X1)                 0.01       1.54 r
  data arrival time                                             1.54

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  lsu_fifo/mem_reg[3][10]/CK (DFF_X1)                0.00       9.95 r
  library setup time                                -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -1.54
  ---------------------------------------------------------------------
  slack (MET)                                                   8.31


  Startpoint: lsu_fifo/wr_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[3][9]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  lsu_fifo/wr_ptr_reg[1]/CK (DFF_X1)                 0.00       0.00 r
  lsu_fifo/wr_ptr_reg[1]/Q (DFF_X1)                  0.34       0.34 r
  lsu_fifo/wr_ptr[1] (net)       2         3.93      0.00       0.34 r
  lsu_fifo/U54/ZN (NAND2_X1)                         0.07       0.41 f
  lsu_fifo/n29 (net)             2         3.68      0.00       0.41 f
  lsu_fifo/U9/ZN (OAI21_X1)                          0.59       1.00 r
  lsu_fifo/n28 (net)            12        25.09      0.00       1.00 r
  lsu_fifo/U55/ZN (NAND2_X1)                         0.31       1.32 f
  lsu_fifo/n27 (net)            11        19.96      0.00       1.32 f
  lsu_fifo/U72/ZN (OAI22_X1)                         0.21       1.53 r
  lsu_fifo/n62 (net)             1         1.42      0.00       1.53 r
  lsu_fifo/mem_reg[3][9]/D (DFF_X1)                  0.01       1.54 r
  data arrival time                                             1.54

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  lsu_fifo/mem_reg[3][9]/CK (DFF_X1)                 0.00       9.95 r
  library setup time                                -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -1.54
  ---------------------------------------------------------------------
  slack (MET)                                                   8.31


  Startpoint: lsu_fifo/wr_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[3][8]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  lsu_fifo/wr_ptr_reg[1]/CK (DFF_X1)                 0.00       0.00 r
  lsu_fifo/wr_ptr_reg[1]/Q (DFF_X1)                  0.34       0.34 r
  lsu_fifo/wr_ptr[1] (net)       2         3.93      0.00       0.34 r
  lsu_fifo/U54/ZN (NAND2_X1)                         0.07       0.41 f
  lsu_fifo/n29 (net)             2         3.68      0.00       0.41 f
  lsu_fifo/U9/ZN (OAI21_X1)                          0.59       1.00 r
  lsu_fifo/n28 (net)            12        25.09      0.00       1.00 r
  lsu_fifo/U55/ZN (NAND2_X1)                         0.31       1.32 f
  lsu_fifo/n27 (net)            11        19.96      0.00       1.32 f
  lsu_fifo/U70/ZN (OAI22_X1)                         0.21       1.53 r
  lsu_fifo/n61 (net)             1         1.42      0.00       1.53 r
  lsu_fifo/mem_reg[3][8]/D (DFF_X1)                  0.01       1.54 r
  data arrival time                                             1.54

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  lsu_fifo/mem_reg[3][8]/CK (DFF_X1)                 0.00       9.95 r
  library setup time                                -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -1.54
  ---------------------------------------------------------------------
  slack (MET)                                                   8.31


  Startpoint: lsu_fifo/wr_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[3][7]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  lsu_fifo/wr_ptr_reg[1]/CK (DFF_X1)                 0.00       0.00 r
  lsu_fifo/wr_ptr_reg[1]/Q (DFF_X1)                  0.34       0.34 r
  lsu_fifo/wr_ptr[1] (net)       2         3.93      0.00       0.34 r
  lsu_fifo/U54/ZN (NAND2_X1)                         0.07       0.41 f
  lsu_fifo/n29 (net)             2         3.68      0.00       0.41 f
  lsu_fifo/U9/ZN (OAI21_X1)                          0.59       1.00 r
  lsu_fifo/n28 (net)            12        25.09      0.00       1.00 r
  lsu_fifo/U55/ZN (NAND2_X1)                         0.31       1.32 f
  lsu_fifo/n27 (net)            11        19.96      0.00       1.32 f
  lsu_fifo/U68/ZN (OAI22_X1)                         0.21       1.53 r
  lsu_fifo/n60 (net)             1         1.42      0.00       1.53 r
  lsu_fifo/mem_reg[3][7]/D (DFF_X1)                  0.01       1.54 r
  data arrival time                                             1.54

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  lsu_fifo/mem_reg[3][7]/CK (DFF_X1)                 0.00       9.95 r
  library setup time                                -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -1.54
  ---------------------------------------------------------------------
  slack (MET)                                                   8.31


  Startpoint: lsu_fifo/wr_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[3][6]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  lsu_fifo/wr_ptr_reg[1]/CK (DFF_X1)                 0.00       0.00 r
  lsu_fifo/wr_ptr_reg[1]/Q (DFF_X1)                  0.34       0.34 r
  lsu_fifo/wr_ptr[1] (net)       2         3.93      0.00       0.34 r
  lsu_fifo/U54/ZN (NAND2_X1)                         0.07       0.41 f
  lsu_fifo/n29 (net)             2         3.68      0.00       0.41 f
  lsu_fifo/U9/ZN (OAI21_X1)                          0.59       1.00 r
  lsu_fifo/n28 (net)            12        25.09      0.00       1.00 r
  lsu_fifo/U55/ZN (NAND2_X1)                         0.31       1.32 f
  lsu_fifo/n27 (net)            11        19.96      0.00       1.32 f
  lsu_fifo/U66/ZN (OAI22_X1)                         0.21       1.53 r
  lsu_fifo/n59 (net)             1         1.42      0.00       1.53 r
  lsu_fifo/mem_reg[3][6]/D (DFF_X1)                  0.01       1.54 r
  data arrival time                                             1.54

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  lsu_fifo/mem_reg[3][6]/CK (DFF_X1)                 0.00       9.95 r
  library setup time                                -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -1.54
  ---------------------------------------------------------------------
  slack (MET)                                                   8.31


  Startpoint: lsu_fifo/wr_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[3][5]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  lsu_fifo/wr_ptr_reg[1]/CK (DFF_X1)                 0.00       0.00 r
  lsu_fifo/wr_ptr_reg[1]/Q (DFF_X1)                  0.34       0.34 r
  lsu_fifo/wr_ptr[1] (net)       2         3.93      0.00       0.34 r
  lsu_fifo/U54/ZN (NAND2_X1)                         0.07       0.41 f
  lsu_fifo/n29 (net)             2         3.68      0.00       0.41 f
  lsu_fifo/U9/ZN (OAI21_X1)                          0.59       1.00 r
  lsu_fifo/n28 (net)            12        25.09      0.00       1.00 r
  lsu_fifo/U55/ZN (NAND2_X1)                         0.31       1.32 f
  lsu_fifo/n27 (net)            11        19.96      0.00       1.32 f
  lsu_fifo/U64/ZN (OAI22_X1)                         0.21       1.53 r
  lsu_fifo/n58 (net)             1         1.42      0.00       1.53 r
  lsu_fifo/mem_reg[3][5]/D (DFF_X1)                  0.01       1.54 r
  data arrival time                                             1.54

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  lsu_fifo/mem_reg[3][5]/CK (DFF_X1)                 0.00       9.95 r
  library setup time                                -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -1.54
  ---------------------------------------------------------------------
  slack (MET)                                                   8.31


  Startpoint: lsu_fifo/wr_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[3][4]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  lsu_fifo/wr_ptr_reg[1]/CK (DFF_X1)                 0.00       0.00 r
  lsu_fifo/wr_ptr_reg[1]/Q (DFF_X1)                  0.34       0.34 r
  lsu_fifo/wr_ptr[1] (net)       2         3.93      0.00       0.34 r
  lsu_fifo/U54/ZN (NAND2_X1)                         0.07       0.41 f
  lsu_fifo/n29 (net)             2         3.68      0.00       0.41 f
  lsu_fifo/U9/ZN (OAI21_X1)                          0.59       1.00 r
  lsu_fifo/n28 (net)            12        25.09      0.00       1.00 r
  lsu_fifo/U55/ZN (NAND2_X1)                         0.31       1.32 f
  lsu_fifo/n27 (net)            11        19.96      0.00       1.32 f
  lsu_fifo/U62/ZN (OAI22_X1)                         0.21       1.53 r
  lsu_fifo/n57 (net)             1         1.42      0.00       1.53 r
  lsu_fifo/mem_reg[3][4]/D (DFF_X1)                  0.01       1.54 r
  data arrival time                                             1.54

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  lsu_fifo/mem_reg[3][4]/CK (DFF_X1)                 0.00       9.95 r
  library setup time                                -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -1.54
  ---------------------------------------------------------------------
  slack (MET)                                                   8.31


  Startpoint: lsu_fifo/wr_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[3][3]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  lsu_fifo/wr_ptr_reg[1]/CK (DFF_X1)                 0.00       0.00 r
  lsu_fifo/wr_ptr_reg[1]/Q (DFF_X1)                  0.34       0.34 r
  lsu_fifo/wr_ptr[1] (net)       2         3.93      0.00       0.34 r
  lsu_fifo/U54/ZN (NAND2_X1)                         0.07       0.41 f
  lsu_fifo/n29 (net)             2         3.68      0.00       0.41 f
  lsu_fifo/U9/ZN (OAI21_X1)                          0.59       1.00 r
  lsu_fifo/n28 (net)            12        25.09      0.00       1.00 r
  lsu_fifo/U55/ZN (NAND2_X1)                         0.31       1.32 f
  lsu_fifo/n27 (net)            11        19.96      0.00       1.32 f
  lsu_fifo/U60/ZN (OAI22_X1)                         0.21       1.53 r
  lsu_fifo/n56 (net)             1         1.42      0.00       1.53 r
  lsu_fifo/mem_reg[3][3]/D (DFF_X1)                  0.01       1.54 r
  data arrival time                                             1.54

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  lsu_fifo/mem_reg[3][3]/CK (DFF_X1)                 0.00       9.95 r
  library setup time                                -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -1.54
  ---------------------------------------------------------------------
  slack (MET)                                                   8.31


  Startpoint: lsu_fifo/wr_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[3][2]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  lsu_fifo/wr_ptr_reg[1]/CK (DFF_X1)                 0.00       0.00 r
  lsu_fifo/wr_ptr_reg[1]/Q (DFF_X1)                  0.34       0.34 r
  lsu_fifo/wr_ptr[1] (net)       2         3.93      0.00       0.34 r
  lsu_fifo/U54/ZN (NAND2_X1)                         0.07       0.41 f
  lsu_fifo/n29 (net)             2         3.68      0.00       0.41 f
  lsu_fifo/U9/ZN (OAI21_X1)                          0.59       1.00 r
  lsu_fifo/n28 (net)            12        25.09      0.00       1.00 r
  lsu_fifo/U55/ZN (NAND2_X1)                         0.31       1.32 f
  lsu_fifo/n27 (net)            11        19.96      0.00       1.32 f
  lsu_fifo/U58/ZN (OAI22_X1)                         0.21       1.53 r
  lsu_fifo/n55 (net)             1         1.42      0.00       1.53 r
  lsu_fifo/mem_reg[3][2]/D (DFF_X1)                  0.01       1.54 r
  data arrival time                                             1.54

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  lsu_fifo/mem_reg[3][2]/CK (DFF_X1)                 0.00       9.95 r
  library setup time                                -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -1.54
  ---------------------------------------------------------------------
  slack (MET)                                                   8.31


  Startpoint: lsu_fifo/wr_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[3][1]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  lsu_fifo/wr_ptr_reg[1]/CK (DFF_X1)                 0.00       0.00 r
  lsu_fifo/wr_ptr_reg[1]/Q (DFF_X1)                  0.34       0.34 r
  lsu_fifo/wr_ptr[1] (net)       2         3.93      0.00       0.34 r
  lsu_fifo/U54/ZN (NAND2_X1)                         0.07       0.41 f
  lsu_fifo/n29 (net)             2         3.68      0.00       0.41 f
  lsu_fifo/U9/ZN (OAI21_X1)                          0.59       1.00 r
  lsu_fifo/n28 (net)            12        25.09      0.00       1.00 r
  lsu_fifo/U55/ZN (NAND2_X1)                         0.31       1.32 f
  lsu_fifo/n27 (net)            11        19.96      0.00       1.32 f
  lsu_fifo/U56/ZN (OAI22_X1)                         0.21       1.53 r
  lsu_fifo/n54 (net)             1         1.42      0.00       1.53 r
  lsu_fifo/mem_reg[3][1]/D (DFF_X1)                  0.01       1.54 r
  data arrival time                                             1.54

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  lsu_fifo/mem_reg[3][1]/CK (DFF_X1)                 0.00       9.95 r
  library setup time                                -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -1.54
  ---------------------------------------------------------------------
  slack (MET)                                                   8.31


  Startpoint: lsu_fifo/wr_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[2][11]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  lsu_fifo/wr_ptr_reg[1]/CK (DFF_X1)                 0.00       0.00 r
  lsu_fifo/wr_ptr_reg[1]/Q (DFF_X1)                  0.34       0.34 r
  lsu_fifo/wr_ptr[1] (net)       2         3.93      0.00       0.34 r
  lsu_fifo/U54/ZN (NAND2_X1)                         0.07       0.41 f
  lsu_fifo/n29 (net)             2         3.68      0.00       0.41 f
  lsu_fifo/U7/ZN (OAI21_X1)                          0.59       1.00 r
  lsu_fifo/n30 (net)            12        24.90      0.00       1.00 r
  lsu_fifo/U76/ZN (NAND2_X1)                         0.32       1.32 f
  lsu_fifo/n31 (net)            11        21.26      0.00       1.32 f
  lsu_fifo/U87/ZN (OAI22_X1)                         0.19       1.51 r
  lsu_fifo/n76 (net)             1         1.42      0.00       1.51 r
  lsu_fifo/mem_reg[2][11]/D (DFF_X1)                 0.01       1.52 r
  data arrival time                                             1.52

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  lsu_fifo/mem_reg[2][11]/CK (DFF_X1)                0.00       9.95 r
  library setup time                                -0.09       9.86
  data required time                                            9.86
  ---------------------------------------------------------------------
  data required time                                            9.86
  data arrival time                                            -1.52
  ---------------------------------------------------------------------
  slack (MET)                                                   8.34


  Startpoint: lsu_fifo/wr_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[2][10]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  lsu_fifo/wr_ptr_reg[1]/CK (DFF_X1)                 0.00       0.00 r
  lsu_fifo/wr_ptr_reg[1]/Q (DFF_X1)                  0.34       0.34 r
  lsu_fifo/wr_ptr[1] (net)       2         3.93      0.00       0.34 r
  lsu_fifo/U54/ZN (NAND2_X1)                         0.07       0.41 f
  lsu_fifo/n29 (net)             2         3.68      0.00       0.41 f
  lsu_fifo/U7/ZN (OAI21_X1)                          0.59       1.00 r
  lsu_fifo/n30 (net)            12        24.90      0.00       1.00 r
  lsu_fifo/U76/ZN (NAND2_X1)                         0.32       1.32 f
  lsu_fifo/n31 (net)            11        21.26      0.00       1.32 f
  lsu_fifo/U86/ZN (OAI22_X1)                         0.19       1.51 r
  lsu_fifo/n75 (net)             1         1.42      0.00       1.51 r
  lsu_fifo/mem_reg[2][10]/D (DFF_X1)                 0.01       1.52 r
  data arrival time                                             1.52

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  lsu_fifo/mem_reg[2][10]/CK (DFF_X1)                0.00       9.95 r
  library setup time                                -0.09       9.86
  data required time                                            9.86
  ---------------------------------------------------------------------
  data required time                                            9.86
  data arrival time                                            -1.52
  ---------------------------------------------------------------------
  slack (MET)                                                   8.34


  Startpoint: lsu_fifo/wr_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[2][9]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  lsu_fifo/wr_ptr_reg[1]/CK (DFF_X1)                 0.00       0.00 r
  lsu_fifo/wr_ptr_reg[1]/Q (DFF_X1)                  0.34       0.34 r
  lsu_fifo/wr_ptr[1] (net)       2         3.93      0.00       0.34 r
  lsu_fifo/U54/ZN (NAND2_X1)                         0.07       0.41 f
  lsu_fifo/n29 (net)             2         3.68      0.00       0.41 f
  lsu_fifo/U7/ZN (OAI21_X1)                          0.59       1.00 r
  lsu_fifo/n30 (net)            12        24.90      0.00       1.00 r
  lsu_fifo/U76/ZN (NAND2_X1)                         0.32       1.32 f
  lsu_fifo/n31 (net)            11        21.26      0.00       1.32 f
  lsu_fifo/U85/ZN (OAI22_X1)                         0.19       1.51 r
  lsu_fifo/n74 (net)             1         1.42      0.00       1.51 r
  lsu_fifo/mem_reg[2][9]/D (DFF_X1)                  0.01       1.52 r
  data arrival time                                             1.52

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  lsu_fifo/mem_reg[2][9]/CK (DFF_X1)                 0.00       9.95 r
  library setup time                                -0.09       9.86
  data required time                                            9.86
  ---------------------------------------------------------------------
  data required time                                            9.86
  data arrival time                                            -1.52
  ---------------------------------------------------------------------
  slack (MET)                                                   8.34


  Startpoint: lsu_fifo/wr_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[2][8]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  lsu_fifo/wr_ptr_reg[1]/CK (DFF_X1)                 0.00       0.00 r
  lsu_fifo/wr_ptr_reg[1]/Q (DFF_X1)                  0.34       0.34 r
  lsu_fifo/wr_ptr[1] (net)       2         3.93      0.00       0.34 r
  lsu_fifo/U54/ZN (NAND2_X1)                         0.07       0.41 f
  lsu_fifo/n29 (net)             2         3.68      0.00       0.41 f
  lsu_fifo/U7/ZN (OAI21_X1)                          0.59       1.00 r
  lsu_fifo/n30 (net)            12        24.90      0.00       1.00 r
  lsu_fifo/U76/ZN (NAND2_X1)                         0.32       1.32 f
  lsu_fifo/n31 (net)            11        21.26      0.00       1.32 f
  lsu_fifo/U84/ZN (OAI22_X1)                         0.19       1.51 r
  lsu_fifo/n73 (net)             1         1.42      0.00       1.51 r
  lsu_fifo/mem_reg[2][8]/D (DFF_X1)                  0.01       1.52 r
  data arrival time                                             1.52

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  lsu_fifo/mem_reg[2][8]/CK (DFF_X1)                 0.00       9.95 r
  library setup time                                -0.09       9.86
  data required time                                            9.86
  ---------------------------------------------------------------------
  data required time                                            9.86
  data arrival time                                            -1.52
  ---------------------------------------------------------------------
  slack (MET)                                                   8.34


  Startpoint: lsu_fifo/wr_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[2][7]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  lsu_fifo/wr_ptr_reg[1]/CK (DFF_X1)                 0.00       0.00 r
  lsu_fifo/wr_ptr_reg[1]/Q (DFF_X1)                  0.34       0.34 r
  lsu_fifo/wr_ptr[1] (net)       2         3.93      0.00       0.34 r
  lsu_fifo/U54/ZN (NAND2_X1)                         0.07       0.41 f
  lsu_fifo/n29 (net)             2         3.68      0.00       0.41 f
  lsu_fifo/U7/ZN (OAI21_X1)                          0.59       1.00 r
  lsu_fifo/n30 (net)            12        24.90      0.00       1.00 r
  lsu_fifo/U76/ZN (NAND2_X1)                         0.32       1.32 f
  lsu_fifo/n31 (net)            11        21.26      0.00       1.32 f
  lsu_fifo/U83/ZN (OAI22_X1)                         0.19       1.51 r
  lsu_fifo/n72 (net)             1         1.42      0.00       1.51 r
  lsu_fifo/mem_reg[2][7]/D (DFF_X1)                  0.01       1.52 r
  data arrival time                                             1.52

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  lsu_fifo/mem_reg[2][7]/CK (DFF_X1)                 0.00       9.95 r
  library setup time                                -0.09       9.86
  data required time                                            9.86
  ---------------------------------------------------------------------
  data required time                                            9.86
  data arrival time                                            -1.52
  ---------------------------------------------------------------------
  slack (MET)                                                   8.34


  Startpoint: lsu_fifo/wr_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[2][6]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  lsu_fifo/wr_ptr_reg[1]/CK (DFF_X1)                 0.00       0.00 r
  lsu_fifo/wr_ptr_reg[1]/Q (DFF_X1)                  0.34       0.34 r
  lsu_fifo/wr_ptr[1] (net)       2         3.93      0.00       0.34 r
  lsu_fifo/U54/ZN (NAND2_X1)                         0.07       0.41 f
  lsu_fifo/n29 (net)             2         3.68      0.00       0.41 f
  lsu_fifo/U7/ZN (OAI21_X1)                          0.59       1.00 r
  lsu_fifo/n30 (net)            12        24.90      0.00       1.00 r
  lsu_fifo/U76/ZN (NAND2_X1)                         0.32       1.32 f
  lsu_fifo/n31 (net)            11        21.26      0.00       1.32 f
  lsu_fifo/U82/ZN (OAI22_X1)                         0.19       1.51 r
  lsu_fifo/n71 (net)             1         1.42      0.00       1.51 r
  lsu_fifo/mem_reg[2][6]/D (DFF_X1)                  0.01       1.52 r
  data arrival time                                             1.52

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  lsu_fifo/mem_reg[2][6]/CK (DFF_X1)                 0.00       9.95 r
  library setup time                                -0.09       9.86
  data required time                                            9.86
  ---------------------------------------------------------------------
  data required time                                            9.86
  data arrival time                                            -1.52
  ---------------------------------------------------------------------
  slack (MET)                                                   8.34


  Startpoint: lsu_fifo/wr_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[2][5]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  lsu_fifo/wr_ptr_reg[1]/CK (DFF_X1)                 0.00       0.00 r
  lsu_fifo/wr_ptr_reg[1]/Q (DFF_X1)                  0.34       0.34 r
  lsu_fifo/wr_ptr[1] (net)       2         3.93      0.00       0.34 r
  lsu_fifo/U54/ZN (NAND2_X1)                         0.07       0.41 f
  lsu_fifo/n29 (net)             2         3.68      0.00       0.41 f
  lsu_fifo/U7/ZN (OAI21_X1)                          0.59       1.00 r
  lsu_fifo/n30 (net)            12        24.90      0.00       1.00 r
  lsu_fifo/U76/ZN (NAND2_X1)                         0.32       1.32 f
  lsu_fifo/n31 (net)            11        21.26      0.00       1.32 f
  lsu_fifo/U81/ZN (OAI22_X1)                         0.19       1.51 r
  lsu_fifo/n70 (net)             1         1.42      0.00       1.51 r
  lsu_fifo/mem_reg[2][5]/D (DFF_X1)                  0.01       1.52 r
  data arrival time                                             1.52

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  lsu_fifo/mem_reg[2][5]/CK (DFF_X1)                 0.00       9.95 r
  library setup time                                -0.09       9.86
  data required time                                            9.86
  ---------------------------------------------------------------------
  data required time                                            9.86
  data arrival time                                            -1.52
  ---------------------------------------------------------------------
  slack (MET)                                                   8.34


  Startpoint: lsu_fifo/wr_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[2][4]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  lsu_fifo/wr_ptr_reg[1]/CK (DFF_X1)                 0.00       0.00 r
  lsu_fifo/wr_ptr_reg[1]/Q (DFF_X1)                  0.34       0.34 r
  lsu_fifo/wr_ptr[1] (net)       2         3.93      0.00       0.34 r
  lsu_fifo/U54/ZN (NAND2_X1)                         0.07       0.41 f
  lsu_fifo/n29 (net)             2         3.68      0.00       0.41 f
  lsu_fifo/U7/ZN (OAI21_X1)                          0.59       1.00 r
  lsu_fifo/n30 (net)            12        24.90      0.00       1.00 r
  lsu_fifo/U76/ZN (NAND2_X1)                         0.32       1.32 f
  lsu_fifo/n31 (net)            11        21.26      0.00       1.32 f
  lsu_fifo/U80/ZN (OAI22_X1)                         0.19       1.51 r
  lsu_fifo/n69 (net)             1         1.42      0.00       1.51 r
  lsu_fifo/mem_reg[2][4]/D (DFF_X1)                  0.01       1.52 r
  data arrival time                                             1.52

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  lsu_fifo/mem_reg[2][4]/CK (DFF_X1)                 0.00       9.95 r
  library setup time                                -0.09       9.86
  data required time                                            9.86
  ---------------------------------------------------------------------
  data required time                                            9.86
  data arrival time                                            -1.52
  ---------------------------------------------------------------------
  slack (MET)                                                   8.34


  Startpoint: lsu_fifo/wr_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  lsu_fifo/wr_ptr_reg[1]/CK (DFF_X1)                 0.00       0.00 r
  lsu_fifo/wr_ptr_reg[1]/Q (DFF_X1)                  0.34       0.34 r
  lsu_fifo/wr_ptr[1] (net)       2         3.93      0.00       0.34 r
  lsu_fifo/U54/ZN (NAND2_X1)                         0.07       0.41 f
  lsu_fifo/n29 (net)             2         3.68      0.00       0.41 f
  lsu_fifo/U7/ZN (OAI21_X1)                          0.59       1.00 r
  lsu_fifo/n30 (net)            12        24.90      0.00       1.00 r
  lsu_fifo/U76/ZN (NAND2_X1)                         0.32       1.32 f
  lsu_fifo/n31 (net)            11        21.26      0.00       1.32 f
  lsu_fifo/U79/ZN (OAI22_X1)                         0.19       1.51 r
  lsu_fifo/n68 (net)             1         1.42      0.00       1.51 r
  lsu_fifo/mem_reg[2][3]/D (DFF_X1)                  0.01       1.52 r
  data arrival time                                             1.52

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  lsu_fifo/mem_reg[2][3]/CK (DFF_X1)                 0.00       9.95 r
  library setup time                                -0.09       9.86
  data required time                                            9.86
  ---------------------------------------------------------------------
  data required time                                            9.86
  data arrival time                                            -1.52
  ---------------------------------------------------------------------
  slack (MET)                                                   8.34


  Startpoint: lsu_fifo/wr_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[2][2]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  lsu_fifo/wr_ptr_reg[1]/CK (DFF_X1)                 0.00       0.00 r
  lsu_fifo/wr_ptr_reg[1]/Q (DFF_X1)                  0.34       0.34 r
  lsu_fifo/wr_ptr[1] (net)       2         3.93      0.00       0.34 r
  lsu_fifo/U54/ZN (NAND2_X1)                         0.07       0.41 f
  lsu_fifo/n29 (net)             2         3.68      0.00       0.41 f
  lsu_fifo/U7/ZN (OAI21_X1)                          0.59       1.00 r
  lsu_fifo/n30 (net)            12        24.90      0.00       1.00 r
  lsu_fifo/U76/ZN (NAND2_X1)                         0.32       1.32 f
  lsu_fifo/n31 (net)            11        21.26      0.00       1.32 f
  lsu_fifo/U78/ZN (OAI22_X1)                         0.19       1.51 r
  lsu_fifo/n67 (net)             1         1.42      0.00       1.51 r
  lsu_fifo/mem_reg[2][2]/D (DFF_X1)                  0.01       1.52 r
  data arrival time                                             1.52

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  lsu_fifo/mem_reg[2][2]/CK (DFF_X1)                 0.00       9.95 r
  library setup time                                -0.09       9.86
  data required time                                            9.86
  ---------------------------------------------------------------------
  data required time                                            9.86
  data arrival time                                            -1.52
  ---------------------------------------------------------------------
  slack (MET)                                                   8.34


  Startpoint: lsu_fifo/wr_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[2][1]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  lsu_fifo/wr_ptr_reg[1]/CK (DFF_X1)                 0.00       0.00 r
  lsu_fifo/wr_ptr_reg[1]/Q (DFF_X1)                  0.34       0.34 r
  lsu_fifo/wr_ptr[1] (net)       2         3.93      0.00       0.34 r
  lsu_fifo/U54/ZN (NAND2_X1)                         0.07       0.41 f
  lsu_fifo/n29 (net)             2         3.68      0.00       0.41 f
  lsu_fifo/U7/ZN (OAI21_X1)                          0.59       1.00 r
  lsu_fifo/n30 (net)            12        24.90      0.00       1.00 r
  lsu_fifo/U76/ZN (NAND2_X1)                         0.32       1.32 f
  lsu_fifo/n31 (net)            11        21.26      0.00       1.32 f
  lsu_fifo/U77/ZN (OAI22_X1)                         0.19       1.51 r
  lsu_fifo/n66 (net)             1         1.42      0.00       1.51 r
  lsu_fifo/mem_reg[2][1]/D (DFF_X1)                  0.01       1.52 r
  data arrival time                                             1.52

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  lsu_fifo/mem_reg[2][1]/CK (DFF_X1)                 0.00       9.95 r
  library setup time                                -0.09       9.86
  data required time                                            9.86
  ---------------------------------------------------------------------
  data required time                                            9.86
  data arrival time                                            -1.52
  ---------------------------------------------------------------------
  slack (MET)                                                   8.34


  Startpoint: lsu_fifo/wr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[0][11]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  lsu_fifo/wr_ptr_reg[0]/CK (DFF_X1)                 0.00       0.00 r
  lsu_fifo/wr_ptr_reg[0]/QN (DFF_X1)                 0.27       0.27 r
  lsu_fifo/n139 (net)            4         8.04      0.00       0.27 r
  lsu_fifo/U102/ZN (NAND2_X1)                        0.10       0.36 f
  lsu_fifo/n49 (net)             3         5.50      0.00       0.36 f
  lsu_fifo/U8/ZN (OAI21_X1)                          0.59       0.96 r
  lsu_fifo/n44 (net)            12        24.90      0.00       0.96 r
  lsu_fifo/U103/ZN (NAND2_X1)                        0.32       1.28 f
  lsu_fifo/n45 (net)            11        21.26      0.00       1.28 f
  lsu_fifo/U114/ZN (OAI22_X1)                        0.19       1.47 r
  lsu_fifo/n100 (net)            1         1.42      0.00       1.47 r
  lsu_fifo/mem_reg[0][11]/D (DFF_X1)                 0.01       1.48 r
  data arrival time                                             1.48

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  lsu_fifo/mem_reg[0][11]/CK (DFF_X1)                0.00       9.95 r
  library setup time                                -0.09       9.86
  data required time                                            9.86
  ---------------------------------------------------------------------
  data required time                                            9.86
  data arrival time                                            -1.48
  ---------------------------------------------------------------------
  slack (MET)                                                   8.38


  Startpoint: lsu_fifo/wr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[0][10]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  lsu_fifo/wr_ptr_reg[0]/CK (DFF_X1)                 0.00       0.00 r
  lsu_fifo/wr_ptr_reg[0]/QN (DFF_X1)                 0.27       0.27 r
  lsu_fifo/n139 (net)            4         8.04      0.00       0.27 r
  lsu_fifo/U102/ZN (NAND2_X1)                        0.10       0.36 f
  lsu_fifo/n49 (net)             3         5.50      0.00       0.36 f
  lsu_fifo/U8/ZN (OAI21_X1)                          0.59       0.96 r
  lsu_fifo/n44 (net)            12        24.90      0.00       0.96 r
  lsu_fifo/U103/ZN (NAND2_X1)                        0.32       1.28 f
  lsu_fifo/n45 (net)            11        21.26      0.00       1.28 f
  lsu_fifo/U113/ZN (OAI22_X1)                        0.19       1.47 r
  lsu_fifo/n99 (net)             1         1.42      0.00       1.47 r
  lsu_fifo/mem_reg[0][10]/D (DFF_X1)                 0.01       1.48 r
  data arrival time                                             1.48

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  lsu_fifo/mem_reg[0][10]/CK (DFF_X1)                0.00       9.95 r
  library setup time                                -0.09       9.86
  data required time                                            9.86
  ---------------------------------------------------------------------
  data required time                                            9.86
  data arrival time                                            -1.48
  ---------------------------------------------------------------------
  slack (MET)                                                   8.38


  Startpoint: lsu_fifo/wr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[0][9]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  lsu_fifo/wr_ptr_reg[0]/CK (DFF_X1)                 0.00       0.00 r
  lsu_fifo/wr_ptr_reg[0]/QN (DFF_X1)                 0.27       0.27 r
  lsu_fifo/n139 (net)            4         8.04      0.00       0.27 r
  lsu_fifo/U102/ZN (NAND2_X1)                        0.10       0.36 f
  lsu_fifo/n49 (net)             3         5.50      0.00       0.36 f
  lsu_fifo/U8/ZN (OAI21_X1)                          0.59       0.96 r
  lsu_fifo/n44 (net)            12        24.90      0.00       0.96 r
  lsu_fifo/U103/ZN (NAND2_X1)                        0.32       1.28 f
  lsu_fifo/n45 (net)            11        21.26      0.00       1.28 f
  lsu_fifo/U112/ZN (OAI22_X1)                        0.19       1.47 r
  lsu_fifo/n98 (net)             1         1.42      0.00       1.47 r
  lsu_fifo/mem_reg[0][9]/D (DFF_X1)                  0.01       1.48 r
  data arrival time                                             1.48

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  lsu_fifo/mem_reg[0][9]/CK (DFF_X1)                 0.00       9.95 r
  library setup time                                -0.09       9.86
  data required time                                            9.86
  ---------------------------------------------------------------------
  data required time                                            9.86
  data arrival time                                            -1.48
  ---------------------------------------------------------------------
  slack (MET)                                                   8.38


  Startpoint: lsu_fifo/wr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[0][8]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  lsu_fifo/wr_ptr_reg[0]/CK (DFF_X1)                 0.00       0.00 r
  lsu_fifo/wr_ptr_reg[0]/QN (DFF_X1)                 0.27       0.27 r
  lsu_fifo/n139 (net)            4         8.04      0.00       0.27 r
  lsu_fifo/U102/ZN (NAND2_X1)                        0.10       0.36 f
  lsu_fifo/n49 (net)             3         5.50      0.00       0.36 f
  lsu_fifo/U8/ZN (OAI21_X1)                          0.59       0.96 r
  lsu_fifo/n44 (net)            12        24.90      0.00       0.96 r
  lsu_fifo/U103/ZN (NAND2_X1)                        0.32       1.28 f
  lsu_fifo/n45 (net)            11        21.26      0.00       1.28 f
  lsu_fifo/U111/ZN (OAI22_X1)                        0.19       1.47 r
  lsu_fifo/n97 (net)             1         1.42      0.00       1.47 r
  lsu_fifo/mem_reg[0][8]/D (DFF_X1)                  0.01       1.48 r
  data arrival time                                             1.48

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  lsu_fifo/mem_reg[0][8]/CK (DFF_X1)                 0.00       9.95 r
  library setup time                                -0.09       9.86
  data required time                                            9.86
  ---------------------------------------------------------------------
  data required time                                            9.86
  data arrival time                                            -1.48
  ---------------------------------------------------------------------
  slack (MET)                                                   8.38


  Startpoint: lsu_fifo/wr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[0][7]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  lsu_fifo/wr_ptr_reg[0]/CK (DFF_X1)                 0.00       0.00 r
  lsu_fifo/wr_ptr_reg[0]/QN (DFF_X1)                 0.27       0.27 r
  lsu_fifo/n139 (net)            4         8.04      0.00       0.27 r
  lsu_fifo/U102/ZN (NAND2_X1)                        0.10       0.36 f
  lsu_fifo/n49 (net)             3         5.50      0.00       0.36 f
  lsu_fifo/U8/ZN (OAI21_X1)                          0.59       0.96 r
  lsu_fifo/n44 (net)            12        24.90      0.00       0.96 r
  lsu_fifo/U103/ZN (NAND2_X1)                        0.32       1.28 f
  lsu_fifo/n45 (net)            11        21.26      0.00       1.28 f
  lsu_fifo/U110/ZN (OAI22_X1)                        0.19       1.47 r
  lsu_fifo/n96 (net)             1         1.42      0.00       1.47 r
  lsu_fifo/mem_reg[0][7]/D (DFF_X1)                  0.01       1.48 r
  data arrival time                                             1.48

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  lsu_fifo/mem_reg[0][7]/CK (DFF_X1)                 0.00       9.95 r
  library setup time                                -0.09       9.86
  data required time                                            9.86
  ---------------------------------------------------------------------
  data required time                                            9.86
  data arrival time                                            -1.48
  ---------------------------------------------------------------------
  slack (MET)                                                   8.38


  Startpoint: lsu_fifo/wr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[0][6]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  lsu_fifo/wr_ptr_reg[0]/CK (DFF_X1)                 0.00       0.00 r
  lsu_fifo/wr_ptr_reg[0]/QN (DFF_X1)                 0.27       0.27 r
  lsu_fifo/n139 (net)            4         8.04      0.00       0.27 r
  lsu_fifo/U102/ZN (NAND2_X1)                        0.10       0.36 f
  lsu_fifo/n49 (net)             3         5.50      0.00       0.36 f
  lsu_fifo/U8/ZN (OAI21_X1)                          0.59       0.96 r
  lsu_fifo/n44 (net)            12        24.90      0.00       0.96 r
  lsu_fifo/U103/ZN (NAND2_X1)                        0.32       1.28 f
  lsu_fifo/n45 (net)            11        21.26      0.00       1.28 f
  lsu_fifo/U109/ZN (OAI22_X1)                        0.19       1.47 r
  lsu_fifo/n95 (net)             1         1.42      0.00       1.47 r
  lsu_fifo/mem_reg[0][6]/D (DFF_X1)                  0.01       1.48 r
  data arrival time                                             1.48

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  lsu_fifo/mem_reg[0][6]/CK (DFF_X1)                 0.00       9.95 r
  library setup time                                -0.09       9.86
  data required time                                            9.86
  ---------------------------------------------------------------------
  data required time                                            9.86
  data arrival time                                            -1.48
  ---------------------------------------------------------------------
  slack (MET)                                                   8.38


  Startpoint: lsu_fifo/wr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[0][5]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  lsu_fifo/wr_ptr_reg[0]/CK (DFF_X1)                 0.00       0.00 r
  lsu_fifo/wr_ptr_reg[0]/QN (DFF_X1)                 0.27       0.27 r
  lsu_fifo/n139 (net)            4         8.04      0.00       0.27 r
  lsu_fifo/U102/ZN (NAND2_X1)                        0.10       0.36 f
  lsu_fifo/n49 (net)             3         5.50      0.00       0.36 f
  lsu_fifo/U8/ZN (OAI21_X1)                          0.59       0.96 r
  lsu_fifo/n44 (net)            12        24.90      0.00       0.96 r
  lsu_fifo/U103/ZN (NAND2_X1)                        0.32       1.28 f
  lsu_fifo/n45 (net)            11        21.26      0.00       1.28 f
  lsu_fifo/U108/ZN (OAI22_X1)                        0.19       1.47 r
  lsu_fifo/n94 (net)             1         1.42      0.00       1.47 r
  lsu_fifo/mem_reg[0][5]/D (DFF_X1)                  0.01       1.48 r
  data arrival time                                             1.48

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  lsu_fifo/mem_reg[0][5]/CK (DFF_X1)                 0.00       9.95 r
  library setup time                                -0.09       9.86
  data required time                                            9.86
  ---------------------------------------------------------------------
  data required time                                            9.86
  data arrival time                                            -1.48
  ---------------------------------------------------------------------
  slack (MET)                                                   8.38


  Startpoint: lsu_fifo/wr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[0][4]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  lsu_fifo/wr_ptr_reg[0]/CK (DFF_X1)                 0.00       0.00 r
  lsu_fifo/wr_ptr_reg[0]/QN (DFF_X1)                 0.27       0.27 r
  lsu_fifo/n139 (net)            4         8.04      0.00       0.27 r
  lsu_fifo/U102/ZN (NAND2_X1)                        0.10       0.36 f
  lsu_fifo/n49 (net)             3         5.50      0.00       0.36 f
  lsu_fifo/U8/ZN (OAI21_X1)                          0.59       0.96 r
  lsu_fifo/n44 (net)            12        24.90      0.00       0.96 r
  lsu_fifo/U103/ZN (NAND2_X1)                        0.32       1.28 f
  lsu_fifo/n45 (net)            11        21.26      0.00       1.28 f
  lsu_fifo/U107/ZN (OAI22_X1)                        0.19       1.47 r
  lsu_fifo/n93 (net)             1         1.42      0.00       1.47 r
  lsu_fifo/mem_reg[0][4]/D (DFF_X1)                  0.01       1.48 r
  data arrival time                                             1.48

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  lsu_fifo/mem_reg[0][4]/CK (DFF_X1)                 0.00       9.95 r
  library setup time                                -0.09       9.86
  data required time                                            9.86
  ---------------------------------------------------------------------
  data required time                                            9.86
  data arrival time                                            -1.48
  ---------------------------------------------------------------------
  slack (MET)                                                   8.38


  Startpoint: lsu_fifo/wr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[0][3]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  lsu_fifo/wr_ptr_reg[0]/CK (DFF_X1)                 0.00       0.00 r
  lsu_fifo/wr_ptr_reg[0]/QN (DFF_X1)                 0.27       0.27 r
  lsu_fifo/n139 (net)            4         8.04      0.00       0.27 r
  lsu_fifo/U102/ZN (NAND2_X1)                        0.10       0.36 f
  lsu_fifo/n49 (net)             3         5.50      0.00       0.36 f
  lsu_fifo/U8/ZN (OAI21_X1)                          0.59       0.96 r
  lsu_fifo/n44 (net)            12        24.90      0.00       0.96 r
  lsu_fifo/U103/ZN (NAND2_X1)                        0.32       1.28 f
  lsu_fifo/n45 (net)            11        21.26      0.00       1.28 f
  lsu_fifo/U106/ZN (OAI22_X1)                        0.19       1.47 r
  lsu_fifo/n92 (net)             1         1.42      0.00       1.47 r
  lsu_fifo/mem_reg[0][3]/D (DFF_X1)                  0.01       1.48 r
  data arrival time                                             1.48

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  lsu_fifo/mem_reg[0][3]/CK (DFF_X1)                 0.00       9.95 r
  library setup time                                -0.09       9.86
  data required time                                            9.86
  ---------------------------------------------------------------------
  data required time                                            9.86
  data arrival time                                            -1.48
  ---------------------------------------------------------------------
  slack (MET)                                                   8.38


  Startpoint: lsu_fifo/wr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[0][2]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  lsu_fifo/wr_ptr_reg[0]/CK (DFF_X1)                 0.00       0.00 r
  lsu_fifo/wr_ptr_reg[0]/QN (DFF_X1)                 0.27       0.27 r
  lsu_fifo/n139 (net)            4         8.04      0.00       0.27 r
  lsu_fifo/U102/ZN (NAND2_X1)                        0.10       0.36 f
  lsu_fifo/n49 (net)             3         5.50      0.00       0.36 f
  lsu_fifo/U8/ZN (OAI21_X1)                          0.59       0.96 r
  lsu_fifo/n44 (net)            12        24.90      0.00       0.96 r
  lsu_fifo/U103/ZN (NAND2_X1)                        0.32       1.28 f
  lsu_fifo/n45 (net)            11        21.26      0.00       1.28 f
  lsu_fifo/U105/ZN (OAI22_X1)                        0.19       1.47 r
  lsu_fifo/n91 (net)             1         1.42      0.00       1.47 r
  lsu_fifo/mem_reg[0][2]/D (DFF_X1)                  0.01       1.48 r
  data arrival time                                             1.48

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  lsu_fifo/mem_reg[0][2]/CK (DFF_X1)                 0.00       9.95 r
  library setup time                                -0.09       9.86
  data required time                                            9.86
  ---------------------------------------------------------------------
  data required time                                            9.86
  data arrival time                                            -1.48
  ---------------------------------------------------------------------
  slack (MET)                                                   8.38


  Startpoint: lsu_fifo/wr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[0][1]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  lsu_fifo/wr_ptr_reg[0]/CK (DFF_X1)                 0.00       0.00 r
  lsu_fifo/wr_ptr_reg[0]/QN (DFF_X1)                 0.27       0.27 r
  lsu_fifo/n139 (net)            4         8.04      0.00       0.27 r
  lsu_fifo/U102/ZN (NAND2_X1)                        0.10       0.36 f
  lsu_fifo/n49 (net)             3         5.50      0.00       0.36 f
  lsu_fifo/U8/ZN (OAI21_X1)                          0.59       0.96 r
  lsu_fifo/n44 (net)            12        24.90      0.00       0.96 r
  lsu_fifo/U103/ZN (NAND2_X1)                        0.32       1.28 f
  lsu_fifo/n45 (net)            11        21.26      0.00       1.28 f
  lsu_fifo/U104/ZN (OAI22_X1)                        0.19       1.47 r
  lsu_fifo/n90 (net)             1         1.42      0.00       1.47 r
  lsu_fifo/mem_reg[0][1]/D (DFF_X1)                  0.01       1.48 r
  data arrival time                                             1.48

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  lsu_fifo/mem_reg[0][1]/CK (DFF_X1)                 0.00       9.95 r
  library setup time                                -0.09       9.86
  data required time                                            9.86
  ---------------------------------------------------------------------
  data required time                                            9.86
  data arrival time                                            -1.48
  ---------------------------------------------------------------------
  slack (MET)                                                   8.38


  Startpoint: lsu_fifo/wr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[1][11]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  lsu_fifo/wr_ptr_reg[0]/CK (DFF_X1)                 0.00       0.00 r
  lsu_fifo/wr_ptr_reg[0]/Q (DFF_X1)                  0.34       0.34 r
  lsu_fifo/wr_ptr[0] (net)       2         3.89      0.00       0.34 r
  lsu_fifo/U88/ZN (NAND3_X1)                         0.10       0.44 f
  lsu_fifo/n47 (net)             3         5.44      0.00       0.44 f
  lsu_fifo/U89/ZN (NAND2_X1)                         0.28       0.72 r
  lsu_fifo/n32 (net)            12        24.90      0.00       0.72 r
  lsu_fifo/U90/ZN (NAND2_X1)                         0.24       0.96 f
  lsu_fifo/n33 (net)            11        21.26      0.00       0.96 f
  lsu_fifo/U101/ZN (OAI22_X1)                        0.17       1.13 r
  lsu_fifo/n88 (net)             1         1.42      0.00       1.13 r
  lsu_fifo/mem_reg[1][11]/D (DFF_X1)                 0.01       1.14 r
  data arrival time                                             1.14

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  lsu_fifo/mem_reg[1][11]/CK (DFF_X1)                0.00       9.95 r
  library setup time                                -0.09       9.86
  data required time                                            9.86
  ---------------------------------------------------------------------
  data required time                                            9.86
  data arrival time                                            -1.14
  ---------------------------------------------------------------------
  slack (MET)                                                   8.72


  Startpoint: lsu_fifo/wr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[1][10]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  lsu_fifo/wr_ptr_reg[0]/CK (DFF_X1)                 0.00       0.00 r
  lsu_fifo/wr_ptr_reg[0]/Q (DFF_X1)                  0.34       0.34 r
  lsu_fifo/wr_ptr[0] (net)       2         3.89      0.00       0.34 r
  lsu_fifo/U88/ZN (NAND3_X1)                         0.10       0.44 f
  lsu_fifo/n47 (net)             3         5.44      0.00       0.44 f
  lsu_fifo/U89/ZN (NAND2_X1)                         0.28       0.72 r
  lsu_fifo/n32 (net)            12        24.90      0.00       0.72 r
  lsu_fifo/U90/ZN (NAND2_X1)                         0.24       0.96 f
  lsu_fifo/n33 (net)            11        21.26      0.00       0.96 f
  lsu_fifo/U100/ZN (OAI22_X1)                        0.17       1.13 r
  lsu_fifo/n87 (net)             1         1.42      0.00       1.13 r
  lsu_fifo/mem_reg[1][10]/D (DFF_X1)                 0.01       1.14 r
  data arrival time                                             1.14

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  lsu_fifo/mem_reg[1][10]/CK (DFF_X1)                0.00       9.95 r
  library setup time                                -0.09       9.86
  data required time                                            9.86
  ---------------------------------------------------------------------
  data required time                                            9.86
  data arrival time                                            -1.14
  ---------------------------------------------------------------------
  slack (MET)                                                   8.72


  Startpoint: lsu_fifo/wr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[1][9]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  lsu_fifo/wr_ptr_reg[0]/CK (DFF_X1)                 0.00       0.00 r
  lsu_fifo/wr_ptr_reg[0]/Q (DFF_X1)                  0.34       0.34 r
  lsu_fifo/wr_ptr[0] (net)       2         3.89      0.00       0.34 r
  lsu_fifo/U88/ZN (NAND3_X1)                         0.10       0.44 f
  lsu_fifo/n47 (net)             3         5.44      0.00       0.44 f
  lsu_fifo/U89/ZN (NAND2_X1)                         0.28       0.72 r
  lsu_fifo/n32 (net)            12        24.90      0.00       0.72 r
  lsu_fifo/U90/ZN (NAND2_X1)                         0.24       0.96 f
  lsu_fifo/n33 (net)            11        21.26      0.00       0.96 f
  lsu_fifo/U99/ZN (OAI22_X1)                         0.17       1.13 r
  lsu_fifo/n86 (net)             1         1.42      0.00       1.13 r
  lsu_fifo/mem_reg[1][9]/D (DFF_X1)                  0.01       1.14 r
  data arrival time                                             1.14

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  lsu_fifo/mem_reg[1][9]/CK (DFF_X1)                 0.00       9.95 r
  library setup time                                -0.09       9.86
  data required time                                            9.86
  ---------------------------------------------------------------------
  data required time                                            9.86
  data arrival time                                            -1.14
  ---------------------------------------------------------------------
  slack (MET)                                                   8.72


  Startpoint: lsu_fifo/wr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[1][8]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  lsu_fifo/wr_ptr_reg[0]/CK (DFF_X1)                 0.00       0.00 r
  lsu_fifo/wr_ptr_reg[0]/Q (DFF_X1)                  0.34       0.34 r
  lsu_fifo/wr_ptr[0] (net)       2         3.89      0.00       0.34 r
  lsu_fifo/U88/ZN (NAND3_X1)                         0.10       0.44 f
  lsu_fifo/n47 (net)             3         5.44      0.00       0.44 f
  lsu_fifo/U89/ZN (NAND2_X1)                         0.28       0.72 r
  lsu_fifo/n32 (net)            12        24.90      0.00       0.72 r
  lsu_fifo/U90/ZN (NAND2_X1)                         0.24       0.96 f
  lsu_fifo/n33 (net)            11        21.26      0.00       0.96 f
  lsu_fifo/U98/ZN (OAI22_X1)                         0.17       1.13 r
  lsu_fifo/n85 (net)             1         1.42      0.00       1.13 r
  lsu_fifo/mem_reg[1][8]/D (DFF_X1)                  0.01       1.14 r
  data arrival time                                             1.14

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  lsu_fifo/mem_reg[1][8]/CK (DFF_X1)                 0.00       9.95 r
  library setup time                                -0.09       9.86
  data required time                                            9.86
  ---------------------------------------------------------------------
  data required time                                            9.86
  data arrival time                                            -1.14
  ---------------------------------------------------------------------
  slack (MET)                                                   8.72


  Startpoint: lsu_fifo/wr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[1][7]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  lsu_fifo/wr_ptr_reg[0]/CK (DFF_X1)                 0.00       0.00 r
  lsu_fifo/wr_ptr_reg[0]/Q (DFF_X1)                  0.34       0.34 r
  lsu_fifo/wr_ptr[0] (net)       2         3.89      0.00       0.34 r
  lsu_fifo/U88/ZN (NAND3_X1)                         0.10       0.44 f
  lsu_fifo/n47 (net)             3         5.44      0.00       0.44 f
  lsu_fifo/U89/ZN (NAND2_X1)                         0.28       0.72 r
  lsu_fifo/n32 (net)            12        24.90      0.00       0.72 r
  lsu_fifo/U90/ZN (NAND2_X1)                         0.24       0.96 f
  lsu_fifo/n33 (net)            11        21.26      0.00       0.96 f
  lsu_fifo/U97/ZN (OAI22_X1)                         0.17       1.13 r
  lsu_fifo/n84 (net)             1         1.42      0.00       1.13 r
  lsu_fifo/mem_reg[1][7]/D (DFF_X1)                  0.01       1.14 r
  data arrival time                                             1.14

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  lsu_fifo/mem_reg[1][7]/CK (DFF_X1)                 0.00       9.95 r
  library setup time                                -0.09       9.86
  data required time                                            9.86
  ---------------------------------------------------------------------
  data required time                                            9.86
  data arrival time                                            -1.14
  ---------------------------------------------------------------------
  slack (MET)                                                   8.72


  Startpoint: lsu_fifo/wr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[1][6]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  lsu_fifo/wr_ptr_reg[0]/CK (DFF_X1)                 0.00       0.00 r
  lsu_fifo/wr_ptr_reg[0]/Q (DFF_X1)                  0.34       0.34 r
  lsu_fifo/wr_ptr[0] (net)       2         3.89      0.00       0.34 r
  lsu_fifo/U88/ZN (NAND3_X1)                         0.10       0.44 f
  lsu_fifo/n47 (net)             3         5.44      0.00       0.44 f
  lsu_fifo/U89/ZN (NAND2_X1)                         0.28       0.72 r
  lsu_fifo/n32 (net)            12        24.90      0.00       0.72 r
  lsu_fifo/U90/ZN (NAND2_X1)                         0.24       0.96 f
  lsu_fifo/n33 (net)            11        21.26      0.00       0.96 f
  lsu_fifo/U96/ZN (OAI22_X1)                         0.17       1.13 r
  lsu_fifo/n83 (net)             1         1.42      0.00       1.13 r
  lsu_fifo/mem_reg[1][6]/D (DFF_X1)                  0.01       1.14 r
  data arrival time                                             1.14

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  lsu_fifo/mem_reg[1][6]/CK (DFF_X1)                 0.00       9.95 r
  library setup time                                -0.09       9.86
  data required time                                            9.86
  ---------------------------------------------------------------------
  data required time                                            9.86
  data arrival time                                            -1.14
  ---------------------------------------------------------------------
  slack (MET)                                                   8.72


  Startpoint: lsu_fifo/wr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[1][5]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  lsu_fifo/wr_ptr_reg[0]/CK (DFF_X1)                 0.00       0.00 r
  lsu_fifo/wr_ptr_reg[0]/Q (DFF_X1)                  0.34       0.34 r
  lsu_fifo/wr_ptr[0] (net)       2         3.89      0.00       0.34 r
  lsu_fifo/U88/ZN (NAND3_X1)                         0.10       0.44 f
  lsu_fifo/n47 (net)             3         5.44      0.00       0.44 f
  lsu_fifo/U89/ZN (NAND2_X1)                         0.28       0.72 r
  lsu_fifo/n32 (net)            12        24.90      0.00       0.72 r
  lsu_fifo/U90/ZN (NAND2_X1)                         0.24       0.96 f
  lsu_fifo/n33 (net)            11        21.26      0.00       0.96 f
  lsu_fifo/U95/ZN (OAI22_X1)                         0.17       1.13 r
  lsu_fifo/n82 (net)             1         1.42      0.00       1.13 r
  lsu_fifo/mem_reg[1][5]/D (DFF_X1)                  0.01       1.14 r
  data arrival time                                             1.14

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  lsu_fifo/mem_reg[1][5]/CK (DFF_X1)                 0.00       9.95 r
  library setup time                                -0.09       9.86
  data required time                                            9.86
  ---------------------------------------------------------------------
  data required time                                            9.86
  data arrival time                                            -1.14
  ---------------------------------------------------------------------
  slack (MET)                                                   8.72


  Startpoint: lsu_fifo/wr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[1][4]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  lsu_fifo/wr_ptr_reg[0]/CK (DFF_X1)                 0.00       0.00 r
  lsu_fifo/wr_ptr_reg[0]/Q (DFF_X1)                  0.34       0.34 r
  lsu_fifo/wr_ptr[0] (net)       2         3.89      0.00       0.34 r
  lsu_fifo/U88/ZN (NAND3_X1)                         0.10       0.44 f
  lsu_fifo/n47 (net)             3         5.44      0.00       0.44 f
  lsu_fifo/U89/ZN (NAND2_X1)                         0.28       0.72 r
  lsu_fifo/n32 (net)            12        24.90      0.00       0.72 r
  lsu_fifo/U90/ZN (NAND2_X1)                         0.24       0.96 f
  lsu_fifo/n33 (net)            11        21.26      0.00       0.96 f
  lsu_fifo/U94/ZN (OAI22_X1)                         0.17       1.13 r
  lsu_fifo/n81 (net)             1         1.42      0.00       1.13 r
  lsu_fifo/mem_reg[1][4]/D (DFF_X1)                  0.01       1.14 r
  data arrival time                                             1.14

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  lsu_fifo/mem_reg[1][4]/CK (DFF_X1)                 0.00       9.95 r
  library setup time                                -0.09       9.86
  data required time                                            9.86
  ---------------------------------------------------------------------
  data required time                                            9.86
  data arrival time                                            -1.14
  ---------------------------------------------------------------------
  slack (MET)                                                   8.72


  Startpoint: lsu_fifo/wr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[1][3]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  lsu_fifo/wr_ptr_reg[0]/CK (DFF_X1)                 0.00       0.00 r
  lsu_fifo/wr_ptr_reg[0]/Q (DFF_X1)                  0.34       0.34 r
  lsu_fifo/wr_ptr[0] (net)       2         3.89      0.00       0.34 r
  lsu_fifo/U88/ZN (NAND3_X1)                         0.10       0.44 f
  lsu_fifo/n47 (net)             3         5.44      0.00       0.44 f
  lsu_fifo/U89/ZN (NAND2_X1)                         0.28       0.72 r
  lsu_fifo/n32 (net)            12        24.90      0.00       0.72 r
  lsu_fifo/U90/ZN (NAND2_X1)                         0.24       0.96 f
  lsu_fifo/n33 (net)            11        21.26      0.00       0.96 f
  lsu_fifo/U93/ZN (OAI22_X1)                         0.17       1.13 r
  lsu_fifo/n80 (net)             1         1.42      0.00       1.13 r
  lsu_fifo/mem_reg[1][3]/D (DFF_X1)                  0.01       1.14 r
  data arrival time                                             1.14

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  lsu_fifo/mem_reg[1][3]/CK (DFF_X1)                 0.00       9.95 r
  library setup time                                -0.09       9.86
  data required time                                            9.86
  ---------------------------------------------------------------------
  data required time                                            9.86
  data arrival time                                            -1.14
  ---------------------------------------------------------------------
  slack (MET)                                                   8.72


  Startpoint: lsu_fifo/wr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[1][2]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  lsu_fifo/wr_ptr_reg[0]/CK (DFF_X1)                 0.00       0.00 r
  lsu_fifo/wr_ptr_reg[0]/Q (DFF_X1)                  0.34       0.34 r
  lsu_fifo/wr_ptr[0] (net)       2         3.89      0.00       0.34 r
  lsu_fifo/U88/ZN (NAND3_X1)                         0.10       0.44 f
  lsu_fifo/n47 (net)             3         5.44      0.00       0.44 f
  lsu_fifo/U89/ZN (NAND2_X1)                         0.28       0.72 r
  lsu_fifo/n32 (net)            12        24.90      0.00       0.72 r
  lsu_fifo/U90/ZN (NAND2_X1)                         0.24       0.96 f
  lsu_fifo/n33 (net)            11        21.26      0.00       0.96 f
  lsu_fifo/U92/ZN (OAI22_X1)                         0.17       1.13 r
  lsu_fifo/n79 (net)             1         1.42      0.00       1.13 r
  lsu_fifo/mem_reg[1][2]/D (DFF_X1)                  0.01       1.14 r
  data arrival time                                             1.14

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  lsu_fifo/mem_reg[1][2]/CK (DFF_X1)                 0.00       9.95 r
  library setup time                                -0.09       9.86
  data required time                                            9.86
  ---------------------------------------------------------------------
  data required time                                            9.86
  data arrival time                                            -1.14
  ---------------------------------------------------------------------
  slack (MET)                                                   8.72


  Startpoint: lsu_fifo/wr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[1][1]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  lsu_fifo/wr_ptr_reg[0]/CK (DFF_X1)                 0.00       0.00 r
  lsu_fifo/wr_ptr_reg[0]/Q (DFF_X1)                  0.34       0.34 r
  lsu_fifo/wr_ptr[0] (net)       2         3.89      0.00       0.34 r
  lsu_fifo/U88/ZN (NAND3_X1)                         0.10       0.44 f
  lsu_fifo/n47 (net)             3         5.44      0.00       0.44 f
  lsu_fifo/U89/ZN (NAND2_X1)                         0.28       0.72 r
  lsu_fifo/n32 (net)            12        24.90      0.00       0.72 r
  lsu_fifo/U90/ZN (NAND2_X1)                         0.24       0.96 f
  lsu_fifo/n33 (net)            11        21.26      0.00       0.96 f
  lsu_fifo/U91/ZN (OAI22_X1)                         0.17       1.13 r
  lsu_fifo/n78 (net)             1         1.42      0.00       1.13 r
  lsu_fifo/mem_reg[1][1]/D (DFF_X1)                  0.01       1.14 r
  data arrival time                                             1.14

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  lsu_fifo/mem_reg[1][1]/CK (DFF_X1)                 0.00       9.95 r
  library setup time                                -0.09       9.86
  data required time                                            9.86
  ---------------------------------------------------------------------
  data required time                                            9.86
  data arrival time                                            -1.14
  ---------------------------------------------------------------------
  slack (MET)                                                   8.72


  Startpoint: lsu_fifo/rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu_fifo/rd_ptr_reg[1]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  lsu_fifo/rd_ptr_reg[0]/CK (DFF_X1)                 0.00       0.00 r
  lsu_fifo/rd_ptr_reg[0]/Q (DFF_X1)                  0.37       0.37 r
  lsu_fifo/rd_ptr[0] (net)       4         8.00      0.00       0.37 r
  lsu_fifo/U15/ZN (NAND2_X1)                         0.18       0.55 f
  lsu_fifo/n50 (net)            12        22.96      0.00       0.55 f
  lsu_fifo/U119/ZN (AND2_X1)                         0.17       0.72 f
  lsu_fifo/n52 (net)             1         1.80      0.00       0.72 f
  lsu_fifo/U121/ZN (AOI221_X1)                       0.30       1.02 r
  lsu_fifo/n103 (net)            1         1.42      0.00       1.02 r
  lsu_fifo/rd_ptr_reg[1]/D (DFF_X1)                  0.01       1.03 r
  data arrival time                                             1.03

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  lsu_fifo/rd_ptr_reg[1]/CK (DFF_X1)                 0.00       9.95 r
  library setup time                                -0.11       9.84
  data required time                                            9.84
  ---------------------------------------------------------------------
  data required time                                            9.84
  data arrival time                                            -1.03
  ---------------------------------------------------------------------
  slack (MET)                                                   8.82


  Startpoint: mem_load_success_reg
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu_fifo/rd_ptr_reg[0]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  mem_load_success_reg/CK (DFF_X1)                                  0.00       0.00 r
  mem_load_success_reg/Q (DFF_X1)                                   0.58       0.58 r
  writeback_valid_o (net)                       5        33.12      0.00       0.58 r
  lsu_fifo/rd_i (fifo_WIDTH12_DEPTH4_ADDR_LEN2)                     0.00       0.58 r
  lsu_fifo/rd_i (net)                                    33.12      0.00       0.58 r
  lsu_fifo/U120/ZN (INV_X1)                                         0.08       0.66 f
  lsu_fifo/n77 (net)                            2         3.41      0.00       0.66 f
  lsu_fifo/U122/ZN (AOI221_X1)                                      0.20       0.86 r
  lsu_fifo/n104 (net)                           1         1.42      0.00       0.86 r
  lsu_fifo/rd_ptr_reg[0]/D (DFF_X1)                                 0.01       0.86 r
  data arrival time                                                            0.86

  clock clk_i (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock reconvergence pessimism                                     0.00      10.00
  clock uncertainty                                                -0.05       9.95
  lsu_fifo/rd_ptr_reg[0]/CK (DFF_X1)                                0.00       9.95 r
  library setup time                                               -0.11       9.84
  data required time                                                           9.84
  ------------------------------------------------------------------------------------
  data required time                                                           9.84
  data arrival time                                                           -0.86
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  8.98


  Startpoint: lsu_fifo/wr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu_fifo/wr_ptr_reg[1]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  lsu_fifo/wr_ptr_reg[0]/CK (DFF_X1)                 0.00       0.00 r
  lsu_fifo/wr_ptr_reg[0]/Q (DFF_X1)                  0.34       0.34 r
  lsu_fifo/wr_ptr[0] (net)       2         3.89      0.00       0.34 r
  lsu_fifo/U88/ZN (NAND3_X1)                         0.10       0.44 f
  lsu_fifo/n47 (net)             3         5.44      0.00       0.44 f
  lsu_fifo/U117/ZN (AOI221_X1)                       0.32       0.76 r
  lsu_fifo/n101 (net)            1         1.42      0.00       0.76 r
  lsu_fifo/wr_ptr_reg[1]/D (DFF_X1)                  0.01       0.77 r
  data arrival time                                             0.77

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  lsu_fifo/wr_ptr_reg[1]/CK (DFF_X1)                 0.00       9.95 r
  library setup time                                -0.11       9.84
  data required time                                            9.84
  ---------------------------------------------------------------------
  data required time                                            9.84
  data arrival time                                            -0.77
  ---------------------------------------------------------------------
  slack (MET)                                                   9.07


  Startpoint: lsu_fifo/wr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu_fifo/wr_ptr_reg[0]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  lsu_fifo/wr_ptr_reg[0]/CK (DFF_X1)                 0.00       0.00 r
  lsu_fifo/wr_ptr_reg[0]/QN (DFF_X1)                 0.27       0.27 r
  lsu_fifo/n139 (net)            4         8.04      0.00       0.27 r
  lsu_fifo/U102/ZN (NAND2_X1)                        0.10       0.36 f
  lsu_fifo/n49 (net)             3         5.50      0.00       0.36 f
  lsu_fifo/U118/ZN (AOI221_X1)                       0.32       0.68 r
  lsu_fifo/n102 (net)            1         1.42      0.00       0.68 r
  lsu_fifo/wr_ptr_reg[0]/D (DFF_X1)                  0.01       0.69 r
  data arrival time                                             0.69

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  lsu_fifo/wr_ptr_reg[0]/CK (DFF_X1)                 0.00       9.95 r
  library setup time                                -0.11       9.84
  data required time                                            9.84
  ---------------------------------------------------------------------
  data required time                                            9.84
  data arrival time                                            -0.69
  ---------------------------------------------------------------------
  slack (MET)                                                   9.15


1
