Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Jun 10 22:32:22 2023
| Host         : LAPTOP-CQ49DMED running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Processor_control_sets_placed.rpt
| Design       : Processor
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |     4 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      6 |            1 |
|      8 |            4 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              70 |           11 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              40 |           15 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+----------------------------------+-------------------------------------+------------------+----------------+
|     Clock Signal     |           Enable Signal          |           Set/Reset Signal          | Slice Load Count | Bel Load Count |
+----------------------+----------------------------------+-------------------------------------+------------------+----------------+
|  Clk_IBUF_BUFG       |                                  |                                     |                1 |              6 |
|  slow_down_clock/CLK |                                  | Reset_IBUF                          |                3 |              8 |
|  slow_down_clock/CLK | Programcounter/D_FF_0/Q_reg[3]_9 | Programcounter/D_FF_3/Q_reg[0]_3[0] |                3 |              8 |
|  slow_down_clock/CLK | Programcounter/D_FF_0/Q_reg[3]_6 | Programcounter/D_FF_3/SR[0]         |                2 |              8 |
|  slow_down_clock/CLK | Programcounter/D_FF_0/Q_reg[3]_8 | Programcounter/D_FF_3/Q_reg[0]_2[0] |                3 |              8 |
|  slow_down_clock/CLK | Programcounter/D_FF_0/Q_reg[3]_7 | Programcounter/D_FF_3/Q_reg[0]_1[0] |                7 |             16 |
|  Clk_IBUF_BUFG       |                                  | slow_down_clock/count[31]_i_1_n_0   |                8 |             62 |
+----------------------+----------------------------------+-------------------------------------+------------------+----------------+


