Classic Timing Analyzer report for skeleton
Wed Nov 27 05:53:04 2013
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                              ;
+------------------------------+-------+---------------+----------------------------------+-----------------------------------------------+-------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                          ; To                                  ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+-----------------------------------------------+-------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.261 ns                         ; input[31]                                     ; razor_dflipflop:\G1:31:d31_1|output ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 10.457 ns                        ; reg_32:shadow_latch|dflipflop:\G1:10:d|output ; shadow_out[10]                      ; clock      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.680 ns                         ; write_enable                                  ; razor_dflipflop:\G1:17:d31_1|output ; --         ; clock    ; 0            ;
; Clock Setup: 'clock'         ; N/A   ; None          ; 21.33 MHz ( period = 46.876 ns ) ; reg_32:shadow_latch|dflipflop:\G1:12:d|output ; razor_dflipflop:\G1:14:d31_1|output ; clock      ; clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                               ;                                     ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+-----------------------------------------------+-------------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C35F672C7       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                                            ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------+-------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                          ; To                                  ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------+-------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 21.33 MHz ( period = 46.876 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:12:d|output ; razor_dflipflop:\G1:14:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 23.182 ns               ;
; N/A                                     ; 21.33 MHz ( period = 46.874 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:12:d|output ; razor_dflipflop:\G1:12:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 23.181 ns               ;
; N/A                                     ; 21.41 MHz ( period = 46.712 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:12:d|output ; razor_dflipflop:\G1:10:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 23.363 ns               ;
; N/A                                     ; 21.41 MHz ( period = 46.698 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:12:d|output ; razor_dflipflop:\G1:6:d31_1|output  ; clock      ; clock    ; None                        ; None                      ; 23.399 ns               ;
; N/A                                     ; 21.41 MHz ( period = 46.698 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:12:d|output ; razor_dflipflop:\G1:5:d31_1|output  ; clock      ; clock    ; None                        ; None                      ; 23.399 ns               ;
; N/A                                     ; 21.41 MHz ( period = 46.698 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:12:d|output ; razor_dflipflop:\G1:4:d31_1|output  ; clock      ; clock    ; None                        ; None                      ; 23.399 ns               ;
; N/A                                     ; 21.42 MHz ( period = 46.696 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:12:d|output ; razor_dflipflop:\G1:8:d31_1|output  ; clock      ; clock    ; None                        ; None                      ; 23.398 ns               ;
; N/A                                     ; 21.42 MHz ( period = 46.696 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:12:d|output ; razor_dflipflop:\G1:9:d31_1|output  ; clock      ; clock    ; None                        ; None                      ; 23.398 ns               ;
; N/A                                     ; 21.42 MHz ( period = 46.694 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:12:d|output ; razor_dflipflop:\G1:31:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 23.397 ns               ;
; N/A                                     ; 21.47 MHz ( period = 46.566 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:15:d|output ; razor_dflipflop:\G1:14:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 22.556 ns               ;
; N/A                                     ; 21.48 MHz ( period = 46.564 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:15:d|output ; razor_dflipflop:\G1:12:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 22.555 ns               ;
; N/A                                     ; 21.48 MHz ( period = 46.550 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:12:d|output ; razor_dflipflop:\G1:13:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 23.311 ns               ;
; N/A                                     ; 21.51 MHz ( period = 46.494 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:12:d|output ; razor_dflipflop:\G1:17:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 23.411 ns               ;
; N/A                                     ; 21.51 MHz ( period = 46.484 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:12:d|output ; razor_dflipflop:\G1:18:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 23.406 ns               ;
; N/A                                     ; 21.51 MHz ( period = 46.482 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:12:d|output ; razor_dflipflop:\G1:7:d31_1|output  ; clock      ; clock    ; None                        ; None                      ; 23.298 ns               ;
; N/A                                     ; 21.53 MHz ( period = 46.446 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:12:d|output ; razor_dflipflop:\G1:3:d31_1|output  ; clock      ; clock    ; None                        ; None                      ; 23.294 ns               ;
; N/A                                     ; 21.55 MHz ( period = 46.402 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:15:d|output ; razor_dflipflop:\G1:10:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 22.737 ns               ;
; N/A                                     ; 21.56 MHz ( period = 46.388 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:15:d|output ; razor_dflipflop:\G1:6:d31_1|output  ; clock      ; clock    ; None                        ; None                      ; 22.773 ns               ;
; N/A                                     ; 21.56 MHz ( period = 46.388 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:15:d|output ; razor_dflipflop:\G1:5:d31_1|output  ; clock      ; clock    ; None                        ; None                      ; 22.773 ns               ;
; N/A                                     ; 21.56 MHz ( period = 46.388 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:15:d|output ; razor_dflipflop:\G1:4:d31_1|output  ; clock      ; clock    ; None                        ; None                      ; 22.773 ns               ;
; N/A                                     ; 21.56 MHz ( period = 46.386 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:15:d|output ; razor_dflipflop:\G1:8:d31_1|output  ; clock      ; clock    ; None                        ; None                      ; 22.772 ns               ;
; N/A                                     ; 21.56 MHz ( period = 46.386 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:15:d|output ; razor_dflipflop:\G1:9:d31_1|output  ; clock      ; clock    ; None                        ; None                      ; 22.772 ns               ;
; N/A                                     ; 21.56 MHz ( period = 46.384 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:15:d|output ; razor_dflipflop:\G1:31:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 22.771 ns               ;
; N/A                                     ; 21.56 MHz ( period = 46.376 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:12:d|output ; razor_dflipflop:\G1:22:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 23.314 ns               ;
; N/A                                     ; 21.57 MHz ( period = 46.366 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:12:d|output ; razor_dflipflop:\G1:20:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 23.309 ns               ;
; N/A                                     ; 21.57 MHz ( period = 46.364 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:12:d|output ; razor_dflipflop:\G1:19:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 23.308 ns               ;
; N/A                                     ; 21.57 MHz ( period = 46.362 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:12:d|output ; razor_dflipflop:\G1:24:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 23.295 ns               ;
; N/A                                     ; 21.58 MHz ( period = 46.342 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:14:d|output ; razor_dflipflop:\G1:14:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 22.444 ns               ;
; N/A                                     ; 21.58 MHz ( period = 46.340 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:14:d|output ; razor_dflipflop:\G1:12:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 22.443 ns               ;
; N/A                                     ; 21.62 MHz ( period = 46.254 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:13:d|output ; razor_dflipflop:\G1:14:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 22.400 ns               ;
; N/A                                     ; 21.62 MHz ( period = 46.252 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:13:d|output ; razor_dflipflop:\G1:12:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 22.399 ns               ;
; N/A                                     ; 21.63 MHz ( period = 46.240 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:15:d|output ; razor_dflipflop:\G1:13:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 22.685 ns               ;
; N/A                                     ; 21.65 MHz ( period = 46.184 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:12:d|output ; razor_dflipflop:\G1:2:d31_1|output  ; clock      ; clock    ; None                        ; None                      ; 23.312 ns               ;
; N/A                                     ; 21.65 MHz ( period = 46.184 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:12:d|output ; razor_dflipflop:d1|output           ; clock      ; clock    ; None                        ; None                      ; 23.312 ns               ;
; N/A                                     ; 21.65 MHz ( period = 46.184 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:15:d|output ; razor_dflipflop:\G1:17:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 22.785 ns               ;
; N/A                                     ; 21.66 MHz ( period = 46.178 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:14:d|output ; razor_dflipflop:\G1:10:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 22.625 ns               ;
; N/A                                     ; 21.66 MHz ( period = 46.174 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:15:d|output ; razor_dflipflop:\G1:18:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 22.780 ns               ;
; N/A                                     ; 21.66 MHz ( period = 46.172 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:15:d|output ; razor_dflipflop:\G1:7:d31_1|output  ; clock      ; clock    ; None                        ; None                      ; 22.672 ns               ;
; N/A                                     ; 21.66 MHz ( period = 46.164 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:14:d|output ; razor_dflipflop:\G1:6:d31_1|output  ; clock      ; clock    ; None                        ; None                      ; 22.661 ns               ;
; N/A                                     ; 21.66 MHz ( period = 46.164 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:14:d|output ; razor_dflipflop:\G1:5:d31_1|output  ; clock      ; clock    ; None                        ; None                      ; 22.661 ns               ;
; N/A                                     ; 21.66 MHz ( period = 46.164 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:14:d|output ; razor_dflipflop:\G1:4:d31_1|output  ; clock      ; clock    ; None                        ; None                      ; 22.661 ns               ;
; N/A                                     ; 21.66 MHz ( period = 46.162 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:14:d|output ; razor_dflipflop:\G1:8:d31_1|output  ; clock      ; clock    ; None                        ; None                      ; 22.660 ns               ;
; N/A                                     ; 21.66 MHz ( period = 46.162 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:14:d|output ; razor_dflipflop:\G1:9:d31_1|output  ; clock      ; clock    ; None                        ; None                      ; 22.660 ns               ;
; N/A                                     ; 21.66 MHz ( period = 46.160 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:11:d|output ; razor_dflipflop:\G1:14:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 22.824 ns               ;
; N/A                                     ; 21.66 MHz ( period = 46.160 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:14:d|output ; razor_dflipflop:\G1:31:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 22.659 ns               ;
; N/A                                     ; 21.66 MHz ( period = 46.158 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:11:d|output ; razor_dflipflop:\G1:12:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 22.823 ns               ;
; N/A                                     ; 21.68 MHz ( period = 46.136 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:15:d|output ; razor_dflipflop:\G1:3:d31_1|output  ; clock      ; clock    ; None                        ; None                      ; 22.668 ns               ;
; N/A                                     ; 21.68 MHz ( period = 46.134 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:12:d|output ; razor_dflipflop:\G1:15:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 23.251 ns               ;
; N/A                                     ; 21.69 MHz ( period = 46.096 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:12:d|output ; razor_dflipflop:\G1:21:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 23.161 ns               ;
; N/A                                     ; 21.70 MHz ( period = 46.090 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:13:d|output ; razor_dflipflop:\G1:10:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 22.581 ns               ;
; N/A                                     ; 21.70 MHz ( period = 46.090 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:12:d|output ; razor_dflipflop:\G1:23:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 23.158 ns               ;
; N/A                                     ; 21.70 MHz ( period = 46.086 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:12:d|output ; razor_dflipflop:\G1:25:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 23.156 ns               ;
; N/A                                     ; 21.70 MHz ( period = 46.076 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:13:d|output ; razor_dflipflop:\G1:6:d31_1|output  ; clock      ; clock    ; None                        ; None                      ; 22.617 ns               ;
; N/A                                     ; 21.70 MHz ( period = 46.076 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:13:d|output ; razor_dflipflop:\G1:5:d31_1|output  ; clock      ; clock    ; None                        ; None                      ; 22.617 ns               ;
; N/A                                     ; 21.70 MHz ( period = 46.076 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:13:d|output ; razor_dflipflop:\G1:4:d31_1|output  ; clock      ; clock    ; None                        ; None                      ; 22.617 ns               ;
; N/A                                     ; 21.70 MHz ( period = 46.074 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:13:d|output ; razor_dflipflop:\G1:8:d31_1|output  ; clock      ; clock    ; None                        ; None                      ; 22.616 ns               ;
; N/A                                     ; 21.70 MHz ( period = 46.074 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:13:d|output ; razor_dflipflop:\G1:9:d31_1|output  ; clock      ; clock    ; None                        ; None                      ; 22.616 ns               ;
; N/A                                     ; 21.71 MHz ( period = 46.072 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:13:d|output ; razor_dflipflop:\G1:31:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 22.615 ns               ;
; N/A                                     ; 21.71 MHz ( period = 46.066 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:15:d|output ; razor_dflipflop:\G1:22:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 22.688 ns               ;
; N/A                                     ; 21.71 MHz ( period = 46.056 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:15:d|output ; razor_dflipflop:\G1:20:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 22.683 ns               ;
; N/A                                     ; 21.71 MHz ( period = 46.054 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:15:d|output ; razor_dflipflop:\G1:19:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 22.682 ns               ;
; N/A                                     ; 21.71 MHz ( period = 46.052 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:15:d|output ; razor_dflipflop:\G1:24:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 22.669 ns               ;
; N/A                                     ; 21.73 MHz ( period = 46.016 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:14:d|output ; razor_dflipflop:\G1:13:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 22.573 ns               ;
; N/A                                     ; 21.74 MHz ( period = 45.996 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:11:d|output ; razor_dflipflop:\G1:10:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 23.005 ns               ;
; N/A                                     ; 21.75 MHz ( period = 45.982 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:11:d|output ; razor_dflipflop:\G1:6:d31_1|output  ; clock      ; clock    ; None                        ; None                      ; 23.041 ns               ;
; N/A                                     ; 21.75 MHz ( period = 45.982 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:11:d|output ; razor_dflipflop:\G1:5:d31_1|output  ; clock      ; clock    ; None                        ; None                      ; 23.041 ns               ;
; N/A                                     ; 21.75 MHz ( period = 45.982 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:11:d|output ; razor_dflipflop:\G1:4:d31_1|output  ; clock      ; clock    ; None                        ; None                      ; 23.041 ns               ;
; N/A                                     ; 21.75 MHz ( period = 45.980 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:11:d|output ; razor_dflipflop:\G1:8:d31_1|output  ; clock      ; clock    ; None                        ; None                      ; 23.040 ns               ;
; N/A                                     ; 21.75 MHz ( period = 45.980 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:11:d|output ; razor_dflipflop:\G1:9:d31_1|output  ; clock      ; clock    ; None                        ; None                      ; 23.040 ns               ;
; N/A                                     ; 21.75 MHz ( period = 45.978 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:11:d|output ; razor_dflipflop:\G1:31:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 23.039 ns               ;
; N/A                                     ; 21.76 MHz ( period = 45.962 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:12:d|output ; razor_dflipflop:\G1:11:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 23.063 ns               ;
; N/A                                     ; 21.76 MHz ( period = 45.960 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:14:d|output ; razor_dflipflop:\G1:17:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 22.673 ns               ;
; N/A                                     ; 21.76 MHz ( period = 45.950 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:14:d|output ; razor_dflipflop:\G1:18:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 22.668 ns               ;
; N/A                                     ; 21.76 MHz ( period = 45.948 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:14:d|output ; razor_dflipflop:\G1:7:d31_1|output  ; clock      ; clock    ; None                        ; None                      ; 22.560 ns               ;
; N/A                                     ; 21.76 MHz ( period = 45.946 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:12:d|output ; razor_dflipflop:\G1:16:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 23.079 ns               ;
; N/A                                     ; 21.77 MHz ( period = 45.938 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:12:d|output ; razor_dflipflop:\G1:26:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 23.069 ns               ;
; N/A                                     ; 21.77 MHz ( period = 45.938 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:12:d|output ; razor_dflipflop:\G1:29:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 23.069 ns               ;
; N/A                                     ; 21.77 MHz ( period = 45.928 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:12:d|output ; razor_dflipflop:\G1:28:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 23.064 ns               ;
; N/A                                     ; 21.77 MHz ( period = 45.928 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:12:d|output ; razor_dflipflop:\G1:27:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 23.064 ns               ;
; N/A                                     ; 21.77 MHz ( period = 45.928 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:13:d|output ; razor_dflipflop:\G1:13:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 22.529 ns               ;
; N/A                                     ; 21.78 MHz ( period = 45.920 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:12:d|output ; razor_dflipflop:\G1:30:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 23.060 ns               ;
; N/A                                     ; 21.78 MHz ( period = 45.912 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:14:d|output ; razor_dflipflop:\G1:3:d31_1|output  ; clock      ; clock    ; None                        ; None                      ; 22.556 ns               ;
; N/A                                     ; 21.80 MHz ( period = 45.874 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:15:d|output ; razor_dflipflop:\G1:2:d31_1|output  ; clock      ; clock    ; None                        ; None                      ; 22.686 ns               ;
; N/A                                     ; 21.80 MHz ( period = 45.874 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:15:d|output ; razor_dflipflop:d1|output           ; clock      ; clock    ; None                        ; None                      ; 22.686 ns               ;
; N/A                                     ; 21.80 MHz ( period = 45.872 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:13:d|output ; razor_dflipflop:\G1:17:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 22.629 ns               ;
; N/A                                     ; 21.80 MHz ( period = 45.862 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:13:d|output ; razor_dflipflop:\G1:18:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 22.624 ns               ;
; N/A                                     ; 21.81 MHz ( period = 45.860 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:13:d|output ; razor_dflipflop:\G1:7:d31_1|output  ; clock      ; clock    ; None                        ; None                      ; 22.516 ns               ;
; N/A                                     ; 21.81 MHz ( period = 45.842 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:14:d|output ; razor_dflipflop:\G1:22:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 22.576 ns               ;
; N/A                                     ; 21.82 MHz ( period = 45.834 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:11:d|output ; razor_dflipflop:\G1:13:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 22.953 ns               ;
; N/A                                     ; 21.82 MHz ( period = 45.832 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:14:d|output ; razor_dflipflop:\G1:20:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 22.571 ns               ;
; N/A                                     ; 21.82 MHz ( period = 45.830 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:14:d|output ; razor_dflipflop:\G1:19:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 22.570 ns               ;
; N/A                                     ; 21.82 MHz ( period = 45.828 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:14:d|output ; razor_dflipflop:\G1:24:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 22.557 ns               ;
; N/A                                     ; 21.82 MHz ( period = 45.824 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:13:d|output ; razor_dflipflop:\G1:3:d31_1|output  ; clock      ; clock    ; None                        ; None                      ; 22.512 ns               ;
; N/A                                     ; 21.82 MHz ( period = 45.824 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:15:d|output ; razor_dflipflop:\G1:15:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 22.625 ns               ;
; N/A                                     ; 21.82 MHz ( period = 45.822 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:17:d|output ; razor_dflipflop:\G1:14:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 22.310 ns               ;
; N/A                                     ; 21.82 MHz ( period = 45.820 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:17:d|output ; razor_dflipflop:\G1:12:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 22.309 ns               ;
; N/A                                     ; 21.84 MHz ( period = 45.786 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:15:d|output ; razor_dflipflop:\G1:21:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 22.535 ns               ;
; N/A                                     ; 21.84 MHz ( period = 45.780 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:15:d|output ; razor_dflipflop:\G1:23:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 22.532 ns               ;
; N/A                                     ; 21.84 MHz ( period = 45.778 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:11:d|output ; razor_dflipflop:\G1:17:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 23.053 ns               ;
; N/A                                     ; 21.85 MHz ( period = 45.776 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:15:d|output ; razor_dflipflop:\G1:25:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 22.530 ns               ;
; N/A                                     ; 21.85 MHz ( period = 45.768 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:11:d|output ; razor_dflipflop:\G1:18:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 23.048 ns               ;
; N/A                                     ; 21.85 MHz ( period = 45.766 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:11:d|output ; razor_dflipflop:\G1:7:d31_1|output  ; clock      ; clock    ; None                        ; None                      ; 22.940 ns               ;
; N/A                                     ; 21.86 MHz ( period = 45.754 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:13:d|output ; razor_dflipflop:\G1:22:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 22.532 ns               ;
; N/A                                     ; 21.86 MHz ( period = 45.744 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:13:d|output ; razor_dflipflop:\G1:20:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 22.527 ns               ;
; N/A                                     ; 21.86 MHz ( period = 45.742 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:13:d|output ; razor_dflipflop:\G1:19:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 22.526 ns               ;
; N/A                                     ; 21.86 MHz ( period = 45.740 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:13:d|output ; razor_dflipflop:\G1:24:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 22.513 ns               ;
; N/A                                     ; 21.87 MHz ( period = 45.730 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:11:d|output ; razor_dflipflop:\G1:3:d31_1|output  ; clock      ; clock    ; None                        ; None                      ; 22.936 ns               ;
; N/A                                     ; 21.90 MHz ( period = 45.660 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:11:d|output ; razor_dflipflop:\G1:22:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 22.956 ns               ;
; N/A                                     ; 21.90 MHz ( period = 45.658 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:17:d|output ; razor_dflipflop:\G1:10:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 22.491 ns               ;
; N/A                                     ; 21.90 MHz ( period = 45.652 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:15:d|output ; razor_dflipflop:\G1:11:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 22.437 ns               ;
; N/A                                     ; 21.91 MHz ( period = 45.650 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:14:d|output ; razor_dflipflop:\G1:2:d31_1|output  ; clock      ; clock    ; None                        ; None                      ; 22.574 ns               ;
; N/A                                     ; 21.91 MHz ( period = 45.650 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:14:d|output ; razor_dflipflop:d1|output           ; clock      ; clock    ; None                        ; None                      ; 22.574 ns               ;
; N/A                                     ; 21.91 MHz ( period = 45.650 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:11:d|output ; razor_dflipflop:\G1:20:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 22.951 ns               ;
; N/A                                     ; 21.91 MHz ( period = 45.648 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:11:d|output ; razor_dflipflop:\G1:19:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 22.950 ns               ;
; N/A                                     ; 21.91 MHz ( period = 45.646 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:11:d|output ; razor_dflipflop:\G1:24:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 22.937 ns               ;
; N/A                                     ; 21.91 MHz ( period = 45.644 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:17:d|output ; razor_dflipflop:\G1:6:d31_1|output  ; clock      ; clock    ; None                        ; None                      ; 22.527 ns               ;
; N/A                                     ; 21.91 MHz ( period = 45.644 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:17:d|output ; razor_dflipflop:\G1:5:d31_1|output  ; clock      ; clock    ; None                        ; None                      ; 22.527 ns               ;
; N/A                                     ; 21.91 MHz ( period = 45.644 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:17:d|output ; razor_dflipflop:\G1:4:d31_1|output  ; clock      ; clock    ; None                        ; None                      ; 22.527 ns               ;
; N/A                                     ; 21.91 MHz ( period = 45.642 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:17:d|output ; razor_dflipflop:\G1:8:d31_1|output  ; clock      ; clock    ; None                        ; None                      ; 22.526 ns               ;
; N/A                                     ; 21.91 MHz ( period = 45.642 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:17:d|output ; razor_dflipflop:\G1:9:d31_1|output  ; clock      ; clock    ; None                        ; None                      ; 22.526 ns               ;
; N/A                                     ; 21.91 MHz ( period = 45.640 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:17:d|output ; razor_dflipflop:\G1:31:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 22.525 ns               ;
; N/A                                     ; 21.91 MHz ( period = 45.636 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:15:d|output ; razor_dflipflop:\G1:16:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 22.453 ns               ;
; N/A                                     ; 21.92 MHz ( period = 45.628 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:15:d|output ; razor_dflipflop:\G1:26:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 22.443 ns               ;
; N/A                                     ; 21.92 MHz ( period = 45.628 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:15:d|output ; razor_dflipflop:\G1:29:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 22.443 ns               ;
; N/A                                     ; 21.92 MHz ( period = 45.618 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:15:d|output ; razor_dflipflop:\G1:28:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 22.438 ns               ;
; N/A                                     ; 21.92 MHz ( period = 45.618 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:15:d|output ; razor_dflipflop:\G1:27:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 22.438 ns               ;
; N/A                                     ; 21.93 MHz ( period = 45.610 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:15:d|output ; razor_dflipflop:\G1:30:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 22.434 ns               ;
; N/A                                     ; 21.93 MHz ( period = 45.600 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:14:d|output ; razor_dflipflop:\G1:15:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 22.513 ns               ;
; N/A                                     ; 21.95 MHz ( period = 45.562 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:13:d|output ; razor_dflipflop:\G1:2:d31_1|output  ; clock      ; clock    ; None                        ; None                      ; 22.530 ns               ;
; N/A                                     ; 21.95 MHz ( period = 45.562 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:13:d|output ; razor_dflipflop:d1|output           ; clock      ; clock    ; None                        ; None                      ; 22.530 ns               ;
; N/A                                     ; 21.95 MHz ( period = 45.562 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:14:d|output ; razor_dflipflop:\G1:21:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 22.423 ns               ;
; N/A                                     ; 21.95 MHz ( period = 45.556 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:14:d|output ; razor_dflipflop:\G1:23:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 22.420 ns               ;
; N/A                                     ; 21.95 MHz ( period = 45.552 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:14:d|output ; razor_dflipflop:\G1:25:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 22.418 ns               ;
; N/A                                     ; 21.97 MHz ( period = 45.512 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:13:d|output ; razor_dflipflop:\G1:15:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 22.469 ns               ;
; N/A                                     ; 21.98 MHz ( period = 45.496 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:17:d|output ; razor_dflipflop:\G1:13:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 22.439 ns               ;
; N/A                                     ; 21.99 MHz ( period = 45.474 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:13:d|output ; razor_dflipflop:\G1:21:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 22.379 ns               ;
; N/A                                     ; 21.99 MHz ( period = 45.468 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:11:d|output ; razor_dflipflop:\G1:2:d31_1|output  ; clock      ; clock    ; None                        ; None                      ; 22.954 ns               ;
; N/A                                     ; 21.99 MHz ( period = 45.468 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:11:d|output ; razor_dflipflop:d1|output           ; clock      ; clock    ; None                        ; None                      ; 22.954 ns               ;
; N/A                                     ; 21.99 MHz ( period = 45.468 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:13:d|output ; razor_dflipflop:\G1:23:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 22.376 ns               ;
; N/A                                     ; 22.00 MHz ( period = 45.464 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:13:d|output ; razor_dflipflop:\G1:25:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 22.374 ns               ;
; N/A                                     ; 22.01 MHz ( period = 45.440 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:17:d|output ; razor_dflipflop:\G1:17:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 22.539 ns               ;
; N/A                                     ; 22.01 MHz ( period = 45.430 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:17:d|output ; razor_dflipflop:\G1:18:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 22.534 ns               ;
; N/A                                     ; 22.01 MHz ( period = 45.428 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:17:d|output ; razor_dflipflop:\G1:7:d31_1|output  ; clock      ; clock    ; None                        ; None                      ; 22.426 ns               ;
; N/A                                     ; 22.01 MHz ( period = 45.428 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:14:d|output ; razor_dflipflop:\G1:11:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 22.325 ns               ;
; N/A                                     ; 22.02 MHz ( period = 45.418 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:11:d|output ; razor_dflipflop:\G1:15:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 22.893 ns               ;
; N/A                                     ; 22.02 MHz ( period = 45.412 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:14:d|output ; razor_dflipflop:\G1:16:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 22.341 ns               ;
; N/A                                     ; 22.02 MHz ( period = 45.404 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:14:d|output ; razor_dflipflop:\G1:26:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 22.331 ns               ;
; N/A                                     ; 22.02 MHz ( period = 45.404 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:14:d|output ; razor_dflipflop:\G1:29:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 22.331 ns               ;
; N/A                                     ; 22.03 MHz ( period = 45.394 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:14:d|output ; razor_dflipflop:\G1:28:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 22.326 ns               ;
; N/A                                     ; 22.03 MHz ( period = 45.394 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:14:d|output ; razor_dflipflop:\G1:27:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 22.326 ns               ;
; N/A                                     ; 22.03 MHz ( period = 45.392 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:17:d|output ; razor_dflipflop:\G1:3:d31_1|output  ; clock      ; clock    ; None                        ; None                      ; 22.422 ns               ;
; N/A                                     ; 22.03 MHz ( period = 45.386 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:14:d|output ; razor_dflipflop:\G1:30:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 22.322 ns               ;
; N/A                                     ; 22.04 MHz ( period = 45.380 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:11:d|output ; razor_dflipflop:\G1:21:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 22.803 ns               ;
; N/A                                     ; 22.04 MHz ( period = 45.374 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:11:d|output ; razor_dflipflop:\G1:23:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 22.800 ns               ;
; N/A                                     ; 22.04 MHz ( period = 45.370 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:11:d|output ; razor_dflipflop:\G1:25:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 22.798 ns               ;
; N/A                                     ; 22.06 MHz ( period = 45.340 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:13:d|output ; razor_dflipflop:\G1:11:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 22.281 ns               ;
; N/A                                     ; 22.06 MHz ( period = 45.324 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:13:d|output ; razor_dflipflop:\G1:16:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 22.297 ns               ;
; N/A                                     ; 22.06 MHz ( period = 45.322 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:17:d|output ; razor_dflipflop:\G1:22:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 22.442 ns               ;
; N/A                                     ; 22.07 MHz ( period = 45.316 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:13:d|output ; razor_dflipflop:\G1:26:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 22.287 ns               ;
; N/A                                     ; 22.07 MHz ( period = 45.316 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:13:d|output ; razor_dflipflop:\G1:29:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 22.287 ns               ;
; N/A                                     ; 22.07 MHz ( period = 45.312 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:17:d|output ; razor_dflipflop:\G1:20:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 22.437 ns               ;
; N/A                                     ; 22.07 MHz ( period = 45.310 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:17:d|output ; razor_dflipflop:\G1:19:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 22.436 ns               ;
; N/A                                     ; 22.07 MHz ( period = 45.308 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:17:d|output ; razor_dflipflop:\G1:24:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 22.423 ns               ;
; N/A                                     ; 22.07 MHz ( period = 45.306 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:13:d|output ; razor_dflipflop:\G1:28:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 22.282 ns               ;
; N/A                                     ; 22.07 MHz ( period = 45.306 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:13:d|output ; razor_dflipflop:\G1:27:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 22.282 ns               ;
; N/A                                     ; 22.08 MHz ( period = 45.298 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:13:d|output ; razor_dflipflop:\G1:30:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 22.278 ns               ;
; N/A                                     ; 22.10 MHz ( period = 45.246 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:11:d|output ; razor_dflipflop:\G1:11:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 22.705 ns               ;
; N/A                                     ; 22.11 MHz ( period = 45.230 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:11:d|output ; razor_dflipflop:\G1:16:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 22.721 ns               ;
; N/A                                     ; 22.11 MHz ( period = 45.222 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:11:d|output ; razor_dflipflop:\G1:26:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 22.711 ns               ;
; N/A                                     ; 22.11 MHz ( period = 45.222 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:11:d|output ; razor_dflipflop:\G1:29:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 22.711 ns               ;
; N/A                                     ; 22.12 MHz ( period = 45.212 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:11:d|output ; razor_dflipflop:\G1:28:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 22.706 ns               ;
; N/A                                     ; 22.12 MHz ( period = 45.212 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:11:d|output ; razor_dflipflop:\G1:27:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 22.706 ns               ;
; N/A                                     ; 22.12 MHz ( period = 45.204 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:11:d|output ; razor_dflipflop:\G1:30:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 22.702 ns               ;
; N/A                                     ; 22.16 MHz ( period = 45.130 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:17:d|output ; razor_dflipflop:\G1:2:d31_1|output  ; clock      ; clock    ; None                        ; None                      ; 22.440 ns               ;
; N/A                                     ; 22.16 MHz ( period = 45.130 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:17:d|output ; razor_dflipflop:d1|output           ; clock      ; clock    ; None                        ; None                      ; 22.440 ns               ;
; N/A                                     ; 22.16 MHz ( period = 45.124 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:18:d|output ; razor_dflipflop:\G1:14:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 21.961 ns               ;
; N/A                                     ; 22.16 MHz ( period = 45.122 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:18:d|output ; razor_dflipflop:\G1:12:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 21.960 ns               ;
; N/A                                     ; 22.18 MHz ( period = 45.080 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:17:d|output ; razor_dflipflop:\G1:15:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 22.379 ns               ;
; N/A                                     ; 22.20 MHz ( period = 45.042 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:17:d|output ; razor_dflipflop:\G1:21:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 22.289 ns               ;
; N/A                                     ; 22.20 MHz ( period = 45.036 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:17:d|output ; razor_dflipflop:\G1:23:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 22.286 ns               ;
; N/A                                     ; 22.21 MHz ( period = 45.032 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:17:d|output ; razor_dflipflop:\G1:25:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 22.284 ns               ;
; N/A                                     ; 22.24 MHz ( period = 44.960 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:18:d|output ; razor_dflipflop:\G1:10:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 22.142 ns               ;
; N/A                                     ; 22.25 MHz ( period = 44.946 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:18:d|output ; razor_dflipflop:\G1:6:d31_1|output  ; clock      ; clock    ; None                        ; None                      ; 22.178 ns               ;
; N/A                                     ; 22.25 MHz ( period = 44.946 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:18:d|output ; razor_dflipflop:\G1:5:d31_1|output  ; clock      ; clock    ; None                        ; None                      ; 22.178 ns               ;
; N/A                                     ; 22.25 MHz ( period = 44.946 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:18:d|output ; razor_dflipflop:\G1:4:d31_1|output  ; clock      ; clock    ; None                        ; None                      ; 22.178 ns               ;
; N/A                                     ; 22.25 MHz ( period = 44.944 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:18:d|output ; razor_dflipflop:\G1:8:d31_1|output  ; clock      ; clock    ; None                        ; None                      ; 22.177 ns               ;
; N/A                                     ; 22.25 MHz ( period = 44.944 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:18:d|output ; razor_dflipflop:\G1:9:d31_1|output  ; clock      ; clock    ; None                        ; None                      ; 22.177 ns               ;
; N/A                                     ; 22.25 MHz ( period = 44.942 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:18:d|output ; razor_dflipflop:\G1:31:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 22.176 ns               ;
; N/A                                     ; 22.27 MHz ( period = 44.908 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:17:d|output ; razor_dflipflop:\G1:11:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 22.191 ns               ;
; N/A                                     ; 22.28 MHz ( period = 44.892 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:17:d|output ; razor_dflipflop:\G1:16:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 22.207 ns               ;
; N/A                                     ; 22.28 MHz ( period = 44.884 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:17:d|output ; razor_dflipflop:\G1:26:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 22.197 ns               ;
; N/A                                     ; 22.28 MHz ( period = 44.884 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:17:d|output ; razor_dflipflop:\G1:29:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 22.197 ns               ;
; N/A                                     ; 22.28 MHz ( period = 44.874 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:17:d|output ; razor_dflipflop:\G1:28:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 22.192 ns               ;
; N/A                                     ; 22.28 MHz ( period = 44.874 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:17:d|output ; razor_dflipflop:\G1:27:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 22.192 ns               ;
; N/A                                     ; 22.29 MHz ( period = 44.866 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:17:d|output ; razor_dflipflop:\G1:30:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 22.188 ns               ;
; N/A                                     ; 22.31 MHz ( period = 44.814 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:12:d|output ; razor_dflipflop:d0|output           ; clock      ; clock    ; None                        ; None                      ; 22.467 ns               ;
; N/A                                     ; 22.32 MHz ( period = 44.798 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:18:d|output ; razor_dflipflop:\G1:13:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 22.090 ns               ;
; N/A                                     ; 22.35 MHz ( period = 44.742 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:18:d|output ; razor_dflipflop:\G1:17:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 22.190 ns               ;
; N/A                                     ; 22.36 MHz ( period = 44.732 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:18:d|output ; razor_dflipflop:\G1:18:d31_1|output ; clock      ; clock    ; None                        ; None                      ; 22.185 ns               ;
; N/A                                     ; 22.36 MHz ( period = 44.730 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:18:d|output ; razor_dflipflop:\G1:7:d31_1|output  ; clock      ; clock    ; None                        ; None                      ; 22.077 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                               ;                                     ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------+-------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                         ;
+-------+--------------+------------+--------------+-----------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From         ; To                                            ; To Clock ;
+-------+--------------+------------+--------------+-----------------------------------------------+----------+
; N/A   ; None         ; 4.261 ns   ; input[31]    ; razor_dflipflop:\G1:31:d31_1|output           ; clock    ;
; N/A   ; None         ; 4.161 ns   ; input[6]     ; razor_dflipflop:\G1:6:d31_1|output            ; clock    ;
; N/A   ; None         ; 4.157 ns   ; input[5]     ; razor_dflipflop:\G1:5:d31_1|output            ; clock    ;
; N/A   ; None         ; 4.140 ns   ; input[17]    ; reg_32:shadow_latch|dflipflop:\G1:17:d|output ; clock    ;
; N/A   ; None         ; 4.071 ns   ; input[12]    ; razor_dflipflop:\G1:12:d31_1|output           ; clock    ;
; N/A   ; None         ; 4.016 ns   ; input[31]    ; reg_32:shadow_latch|dflipflop:\G1:31:d|output ; clock    ;
; N/A   ; None         ; 3.961 ns   ; input[21]    ; razor_dflipflop:\G1:21:d31_1|output           ; clock    ;
; N/A   ; None         ; 3.952 ns   ; input[21]    ; reg_32:shadow_latch|dflipflop:\G1:21:d|output ; clock    ;
; N/A   ; None         ; 3.907 ns   ; input[28]    ; reg_32:shadow_latch|dflipflop:\G1:28:d|output ; clock    ;
; N/A   ; None         ; 3.864 ns   ; input[18]    ; reg_32:shadow_latch|dflipflop:\G1:18:d|output ; clock    ;
; N/A   ; None         ; 3.851 ns   ; input[14]    ; reg_32:shadow_latch|dflipflop:\G1:14:d|output ; clock    ;
; N/A   ; None         ; 3.813 ns   ; input[12]    ; reg_32:shadow_latch|dflipflop:\G1:12:d|output ; clock    ;
; N/A   ; None         ; 3.791 ns   ; input[14]    ; razor_dflipflop:\G1:14:d31_1|output           ; clock    ;
; N/A   ; None         ; 3.777 ns   ; input[18]    ; razor_dflipflop:\G1:18:d31_1|output           ; clock    ;
; N/A   ; None         ; 3.730 ns   ; input[4]     ; reg_32:shadow_latch|dflipflop:\G1:4:d|output  ; clock    ;
; N/A   ; None         ; 3.675 ns   ; input[1]     ; razor_dflipflop:d1|output                     ; clock    ;
; N/A   ; None         ; 3.647 ns   ; input[3]     ; reg_32:shadow_latch|dflipflop:\G1:3:d|output  ; clock    ;
; N/A   ; None         ; 3.644 ns   ; input[13]    ; razor_dflipflop:\G1:13:d31_1|output           ; clock    ;
; N/A   ; None         ; 3.601 ns   ; input[6]     ; reg_32:shadow_latch|dflipflop:\G1:6:d|output  ; clock    ;
; N/A   ; None         ; 3.571 ns   ; input[26]    ; razor_dflipflop:\G1:26:d31_1|output           ; clock    ;
; N/A   ; None         ; 3.541 ns   ; input[28]    ; razor_dflipflop:\G1:28:d31_1|output           ; clock    ;
; N/A   ; None         ; 3.530 ns   ; input[5]     ; reg_32:shadow_latch|dflipflop:\G1:5:d|output  ; clock    ;
; N/A   ; None         ; 3.522 ns   ; input[15]    ; razor_dflipflop:\G1:15:d31_1|output           ; clock    ;
; N/A   ; None         ; 3.521 ns   ; input[30]    ; reg_32:shadow_latch|dflipflop:\G1:30:d|output ; clock    ;
; N/A   ; None         ; 3.499 ns   ; input[9]     ; razor_dflipflop:\G1:9:d31_1|output            ; clock    ;
; N/A   ; None         ; 3.498 ns   ; input[15]    ; reg_32:shadow_latch|dflipflop:\G1:15:d|output ; clock    ;
; N/A   ; None         ; 3.498 ns   ; input[3]     ; razor_dflipflop:\G1:3:d31_1|output            ; clock    ;
; N/A   ; None         ; 3.470 ns   ; input[24]    ; razor_dflipflop:\G1:24:d31_1|output           ; clock    ;
; N/A   ; None         ; 3.469 ns   ; input[10]    ; reg_32:shadow_latch|dflipflop:\G1:10:d|output ; clock    ;
; N/A   ; None         ; 3.450 ns   ; input[1]     ; reg_32:shadow_latch|dflipflop:\G1:1:d|output  ; clock    ;
; N/A   ; None         ; 3.442 ns   ; input[29]    ; reg_32:shadow_latch|dflipflop:\G1:29:d|output ; clock    ;
; N/A   ; None         ; 3.399 ns   ; input[17]    ; razor_dflipflop:\G1:17:d31_1|output           ; clock    ;
; N/A   ; None         ; 3.394 ns   ; input[30]    ; razor_dflipflop:\G1:30:d31_1|output           ; clock    ;
; N/A   ; None         ; 3.379 ns   ; input[25]    ; razor_dflipflop:\G1:25:d31_1|output           ; clock    ;
; N/A   ; None         ; 3.361 ns   ; input[23]    ; razor_dflipflop:\G1:23:d31_1|output           ; clock    ;
; N/A   ; None         ; 3.360 ns   ; input[23]    ; reg_32:shadow_latch|dflipflop:\G1:23:d|output ; clock    ;
; N/A   ; None         ; 3.347 ns   ; input[19]    ; razor_dflipflop:\G1:19:d31_1|output           ; clock    ;
; N/A   ; None         ; 3.337 ns   ; input[11]    ; reg_32:shadow_latch|dflipflop:\G1:11:d|output ; clock    ;
; N/A   ; None         ; 3.329 ns   ; input[20]    ; reg_32:shadow_latch|dflipflop:\G1:20:d|output ; clock    ;
; N/A   ; None         ; 3.271 ns   ; input[29]    ; razor_dflipflop:\G1:29:d31_1|output           ; clock    ;
; N/A   ; None         ; 3.257 ns   ; input[7]     ; razor_dflipflop:\G1:7:d31_1|output            ; clock    ;
; N/A   ; None         ; 3.256 ns   ; input[16]    ; razor_dflipflop:\G1:16:d31_1|output           ; clock    ;
; N/A   ; None         ; 3.252 ns   ; input[7]     ; reg_32:shadow_latch|dflipflop:\G1:7:d|output  ; clock    ;
; N/A   ; None         ; 3.232 ns   ; input[8]     ; razor_dflipflop:\G1:8:d31_1|output            ; clock    ;
; N/A   ; None         ; 3.231 ns   ; input[4]     ; razor_dflipflop:\G1:4:d31_1|output            ; clock    ;
; N/A   ; None         ; 3.230 ns   ; input[19]    ; reg_32:shadow_latch|dflipflop:\G1:19:d|output ; clock    ;
; N/A   ; None         ; 3.226 ns   ; input[8]     ; reg_32:shadow_latch|dflipflop:\G1:8:d|output  ; clock    ;
; N/A   ; None         ; 3.223 ns   ; input[10]    ; razor_dflipflop:\G1:10:d31_1|output           ; clock    ;
; N/A   ; None         ; 3.214 ns   ; input[13]    ; reg_32:shadow_latch|dflipflop:\G1:13:d|output ; clock    ;
; N/A   ; None         ; 3.189 ns   ; input[22]    ; razor_dflipflop:\G1:22:d31_1|output           ; clock    ;
; N/A   ; None         ; 3.165 ns   ; input[16]    ; reg_32:shadow_latch|dflipflop:\G1:16:d|output ; clock    ;
; N/A   ; None         ; 3.150 ns   ; input[20]    ; razor_dflipflop:\G1:20:d31_1|output           ; clock    ;
; N/A   ; None         ; 3.132 ns   ; input[25]    ; reg_32:shadow_latch|dflipflop:\G1:25:d|output ; clock    ;
; N/A   ; None         ; 3.108 ns   ; input[9]     ; reg_32:shadow_latch|dflipflop:\G1:9:d|output  ; clock    ;
; N/A   ; None         ; 3.106 ns   ; input[27]    ; razor_dflipflop:\G1:27:d31_1|output           ; clock    ;
; N/A   ; None         ; 3.103 ns   ; input[27]    ; reg_32:shadow_latch|dflipflop:\G1:27:d|output ; clock    ;
; N/A   ; None         ; 3.082 ns   ; input[2]     ; razor_dflipflop:\G1:2:d31_1|output            ; clock    ;
; N/A   ; None         ; 3.075 ns   ; input[24]    ; reg_32:shadow_latch|dflipflop:\G1:24:d|output ; clock    ;
; N/A   ; None         ; 3.075 ns   ; input[2]     ; reg_32:shadow_latch|dflipflop:\G1:2:d|output  ; clock    ;
; N/A   ; None         ; 3.059 ns   ; input[22]    ; reg_32:shadow_latch|dflipflop:\G1:22:d|output ; clock    ;
; N/A   ; None         ; 3.057 ns   ; input[11]    ; razor_dflipflop:\G1:11:d31_1|output           ; clock    ;
; N/A   ; None         ; 2.985 ns   ; input[26]    ; reg_32:shadow_latch|dflipflop:\G1:26:d|output ; clock    ;
; N/A   ; None         ; 1.654 ns   ; write_enable ; razor_dflipflop:\G1:10:d31_1|output           ; clock    ;
; N/A   ; None         ; 0.824 ns   ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:28:d|output ; clock    ;
; N/A   ; None         ; 0.824 ns   ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:30:d|output ; clock    ;
; N/A   ; None         ; 0.824 ns   ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:29:d|output ; clock    ;
; N/A   ; None         ; 0.736 ns   ; write_enable ; razor_dflipflop:\G1:24:d31_1|output           ; clock    ;
; N/A   ; None         ; 0.626 ns   ; write_enable ; razor_dflipflop:\G1:13:d31_1|output           ; clock    ;
; N/A   ; None         ; 0.609 ns   ; write_enable ; razor_dflipflop:\G1:28:d31_1|output           ; clock    ;
; N/A   ; None         ; 0.609 ns   ; write_enable ; razor_dflipflop:\G1:26:d31_1|output           ; clock    ;
; N/A   ; None         ; 0.609 ns   ; write_enable ; razor_dflipflop:\G1:30:d31_1|output           ; clock    ;
; N/A   ; None         ; 0.609 ns   ; write_enable ; razor_dflipflop:\G1:27:d31_1|output           ; clock    ;
; N/A   ; None         ; 0.609 ns   ; write_enable ; razor_dflipflop:\G1:29:d31_1|output           ; clock    ;
; N/A   ; None         ; 0.605 ns   ; write_enable ; razor_dflipflop:\G1:8:d31_1|output            ; clock    ;
; N/A   ; None         ; 0.605 ns   ; write_enable ; razor_dflipflop:\G1:6:d31_1|output            ; clock    ;
; N/A   ; None         ; 0.605 ns   ; write_enable ; razor_dflipflop:\G1:5:d31_1|output            ; clock    ;
; N/A   ; None         ; 0.605 ns   ; write_enable ; razor_dflipflop:\G1:9:d31_1|output            ; clock    ;
; N/A   ; None         ; 0.605 ns   ; write_enable ; razor_dflipflop:\G1:4:d31_1|output            ; clock    ;
; N/A   ; None         ; 0.605 ns   ; write_enable ; razor_dflipflop:\G1:31:d31_1|output           ; clock    ;
; N/A   ; None         ; 0.552 ns   ; write_enable ; razor_dflipflop:\G1:12:d31_1|output           ; clock    ;
; N/A   ; None         ; 0.552 ns   ; write_enable ; razor_dflipflop:\G1:14:d31_1|output           ; clock    ;
; N/A   ; None         ; 0.533 ns   ; write_enable ; razor_dflipflop:\G1:16:d31_1|output           ; clock    ;
; N/A   ; None         ; 0.418 ns   ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:16:d|output ; clock    ;
; N/A   ; None         ; 0.418 ns   ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:14:d|output ; clock    ;
; N/A   ; None         ; 0.418 ns   ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:13:d|output ; clock    ;
; N/A   ; None         ; 0.418 ns   ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:15:d|output ; clock    ;
; N/A   ; None         ; 0.261 ns   ; write_enable ; razor_dflipflop:\G1:17:d31_1|output           ; clock    ;
; N/A   ; None         ; 0.261 ns   ; write_enable ; razor_dflipflop:\G1:18:d31_1|output           ; clock    ;
; N/A   ; None         ; 0.239 ns   ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:11:d|output ; clock    ;
; N/A   ; None         ; 0.239 ns   ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:12:d|output ; clock    ;
; N/A   ; None         ; 0.219 ns   ; write_enable ; razor_dflipflop:\G1:3:d31_1|output            ; clock    ;
; N/A   ; None         ; 0.218 ns   ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:6:d|output  ; clock    ;
; N/A   ; None         ; 0.218 ns   ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:5:d|output  ; clock    ;
; N/A   ; None         ; 0.218 ns   ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:4:d|output  ; clock    ;
; N/A   ; None         ; 0.205 ns   ; write_enable ; razor_dflipflop:\G1:11:d31_1|output           ; clock    ;
; N/A   ; None         ; 0.192 ns   ; write_enable ; razor_dflipflop:\G1:25:d31_1|output           ; clock    ;
; N/A   ; None         ; 0.192 ns   ; write_enable ; razor_dflipflop:\G1:23:d31_1|output           ; clock    ;
; N/A   ; None         ; 0.192 ns   ; write_enable ; razor_dflipflop:\G1:21:d31_1|output           ; clock    ;
; N/A   ; None         ; 0.189 ns   ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:25:d|output ; clock    ;
; N/A   ; None         ; 0.189 ns   ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:26:d|output ; clock    ;
; N/A   ; None         ; 0.189 ns   ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:27:d|output ; clock    ;
; N/A   ; None         ; 0.167 ns   ; input[0]     ; razor_dflipflop:d0|output                     ; clock    ;
; N/A   ; None         ; 0.167 ns   ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:17:d|output ; clock    ;
; N/A   ; None         ; 0.167 ns   ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:18:d|output ; clock    ;
; N/A   ; None         ; 0.167 ns   ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:19:d|output ; clock    ;
; N/A   ; None         ; 0.167 ns   ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:20:d|output ; clock    ;
; N/A   ; None         ; 0.166 ns   ; write_enable ; razor_dflipflop:\G1:22:d31_1|output           ; clock    ;
; N/A   ; None         ; 0.166 ns   ; write_enable ; razor_dflipflop:\G1:19:d31_1|output           ; clock    ;
; N/A   ; None         ; 0.166 ns   ; write_enable ; razor_dflipflop:\G1:20:d31_1|output           ; clock    ;
; N/A   ; None         ; 0.071 ns   ; write_enable ; razor_dflipflop:\G1:15:d31_1|output           ; clock    ;
; N/A   ; None         ; 0.042 ns   ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:0:d|output  ; clock    ;
; N/A   ; None         ; 0.042 ns   ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:2:d|output  ; clock    ;
; N/A   ; None         ; 0.042 ns   ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:3:d|output  ; clock    ;
; N/A   ; None         ; 0.042 ns   ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:1:d|output  ; clock    ;
; N/A   ; None         ; 0.040 ns   ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:10:d|output ; clock    ;
; N/A   ; None         ; 0.040 ns   ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:9:d|output  ; clock    ;
; N/A   ; None         ; 0.040 ns   ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:31:d|output ; clock    ;
; N/A   ; None         ; -0.057 ns  ; write_enable ; razor_dflipflop:d0|output                     ; clock    ;
; N/A   ; None         ; -0.057 ns  ; write_enable ; razor_dflipflop:d0|restore                    ; clock    ;
; N/A   ; None         ; -0.060 ns  ; write_enable ; razor_dflipflop:\G1:7:d31_1|output            ; clock    ;
; N/A   ; None         ; -0.063 ns  ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:8:d|output  ; clock    ;
; N/A   ; None         ; -0.063 ns  ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:7:d|output  ; clock    ;
; N/A   ; None         ; -0.070 ns  ; write_enable ; razor_dflipflop:\G1:2:d31_1|output            ; clock    ;
; N/A   ; None         ; -0.070 ns  ; write_enable ; razor_dflipflop:d1|output                     ; clock    ;
; N/A   ; None         ; -0.126 ns  ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:21:d|output ; clock    ;
; N/A   ; None         ; -0.139 ns  ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:24:d|output ; clock    ;
; N/A   ; None         ; -0.139 ns  ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:23:d|output ; clock    ;
; N/A   ; None         ; -0.139 ns  ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:22:d|output ; clock    ;
; N/A   ; None         ; -0.311 ns  ; input[0]     ; reg_32:shadow_latch|dflipflop:\G1:0:d|output  ; clock    ;
+-------+--------------+------------+--------------+-----------------------------------------------+----------+


+-----------------------------------------------------------------------------------------------------------------+
; tco                                                                                                             ;
+-------+--------------+------------+-----------------------------------------------+----------------+------------+
; Slack ; Required tco ; Actual tco ; From                                          ; To             ; From Clock ;
+-------+--------------+------------+-----------------------------------------------+----------------+------------+
; N/A   ; None         ; 10.457 ns  ; reg_32:shadow_latch|dflipflop:\G1:10:d|output ; shadow_out[10] ; clock      ;
; N/A   ; None         ; 10.432 ns  ; reg_32:shadow_latch|dflipflop:\G1:15:d|output ; shadow_out[15] ; clock      ;
; N/A   ; None         ; 10.065 ns  ; reg_32:shadow_latch|dflipflop:\G1:20:d|output ; shadow_out[20] ; clock      ;
; N/A   ; None         ; 9.982 ns   ; razor_dflipflop:\G1:16:d31_1|output           ; output[16]     ; clock      ;
; N/A   ; None         ; 9.954 ns   ; razor_dflipflop:\G1:11:d31_1|output           ; output[11]     ; clock      ;
; N/A   ; None         ; 9.947 ns   ; razor_dflipflop:\G1:5:d31_1|output            ; output[5]      ; clock      ;
; N/A   ; None         ; 9.930 ns   ; razor_dflipflop:d0|restore                    ; restore        ; clock      ;
; N/A   ; None         ; 9.901 ns   ; razor_dflipflop:\G1:15:d31_1|output           ; output[15]     ; clock      ;
; N/A   ; None         ; 9.889 ns   ; reg_32:shadow_latch|dflipflop:\G1:26:d|output ; shadow_out[26] ; clock      ;
; N/A   ; None         ; 9.878 ns   ; reg_32:shadow_latch|dflipflop:\G1:13:d|output ; shadow_out[13] ; clock      ;
; N/A   ; None         ; 9.840 ns   ; reg_32:shadow_latch|dflipflop:\G1:0:d|output  ; shadow_out[0]  ; clock      ;
; N/A   ; None         ; 9.798 ns   ; reg_32:shadow_latch|dflipflop:\G1:1:d|output  ; shadow_out[1]  ; clock      ;
; N/A   ; None         ; 9.792 ns   ; reg_32:shadow_latch|dflipflop:\G1:2:d|output  ; shadow_out[2]  ; clock      ;
; N/A   ; None         ; 9.770 ns   ; reg_32:shadow_latch|dflipflop:\G1:19:d|output ; shadow_out[19] ; clock      ;
; N/A   ; None         ; 9.721 ns   ; reg_32:shadow_latch|dflipflop:\G1:16:d|output ; shadow_out[16] ; clock      ;
; N/A   ; None         ; 9.664 ns   ; reg_32:shadow_latch|dflipflop:\G1:31:d|output ; shadow_out[31] ; clock      ;
; N/A   ; None         ; 9.625 ns   ; reg_32:shadow_latch|dflipflop:\G1:18:d|output ; shadow_out[18] ; clock      ;
; N/A   ; None         ; 9.605 ns   ; razor_dflipflop:\G1:3:d31_1|output            ; output[3]      ; clock      ;
; N/A   ; None         ; 9.585 ns   ; reg_32:shadow_latch|dflipflop:\G1:6:d|output  ; shadow_out[6]  ; clock      ;
; N/A   ; None         ; 9.506 ns   ; reg_32:shadow_latch|dflipflop:\G1:3:d|output  ; shadow_out[3]  ; clock      ;
; N/A   ; None         ; 9.494 ns   ; razor_dflipflop:\G1:13:d31_1|output           ; output[13]     ; clock      ;
; N/A   ; None         ; 9.487 ns   ; razor_dflipflop:d1|output                     ; output[1]      ; clock      ;
; N/A   ; None         ; 9.464 ns   ; reg_32:shadow_latch|dflipflop:\G1:17:d|output ; shadow_out[17] ; clock      ;
; N/A   ; None         ; 9.462 ns   ; razor_dflipflop:\G1:27:d31_1|output           ; output[27]     ; clock      ;
; N/A   ; None         ; 9.457 ns   ; razor_dflipflop:\G1:31:d31_1|output           ; output[31]     ; clock      ;
; N/A   ; None         ; 9.452 ns   ; reg_32:shadow_latch|dflipflop:\G1:14:d|output ; shadow_out[14] ; clock      ;
; N/A   ; None         ; 9.450 ns   ; razor_dflipflop:\G1:26:d31_1|output           ; output[26]     ; clock      ;
; N/A   ; None         ; 9.415 ns   ; razor_dflipflop:\G1:17:d31_1|output           ; output[17]     ; clock      ;
; N/A   ; None         ; 9.380 ns   ; razor_dflipflop:\G1:9:d31_1|output            ; output[9]      ; clock      ;
; N/A   ; None         ; 9.364 ns   ; razor_dflipflop:\G1:24:d31_1|output           ; output[24]     ; clock      ;
; N/A   ; None         ; 9.363 ns   ; razor_dflipflop:\G1:8:d31_1|output            ; output[8]      ; clock      ;
; N/A   ; None         ; 9.358 ns   ; razor_dflipflop:\G1:30:d31_1|output           ; output[30]     ; clock      ;
; N/A   ; None         ; 9.356 ns   ; reg_32:shadow_latch|dflipflop:\G1:12:d|output ; shadow_out[12] ; clock      ;
; N/A   ; None         ; 9.352 ns   ; reg_32:shadow_latch|dflipflop:\G1:8:d|output  ; shadow_out[8]  ; clock      ;
; N/A   ; None         ; 9.329 ns   ; razor_dflipflop:\G1:21:d31_1|output           ; output[21]     ; clock      ;
; N/A   ; None         ; 9.319 ns   ; razor_dflipflop:\G1:19:d31_1|output           ; output[19]     ; clock      ;
; N/A   ; None         ; 9.313 ns   ; reg_32:shadow_latch|dflipflop:\G1:27:d|output ; shadow_out[27] ; clock      ;
; N/A   ; None         ; 9.312 ns   ; reg_32:shadow_latch|dflipflop:\G1:23:d|output ; shadow_out[23] ; clock      ;
; N/A   ; None         ; 9.273 ns   ; reg_32:shadow_latch|dflipflop:\G1:11:d|output ; shadow_out[11] ; clock      ;
; N/A   ; None         ; 9.271 ns   ; razor_dflipflop:\G1:2:d31_1|output            ; output[2]      ; clock      ;
; N/A   ; None         ; 9.269 ns   ; reg_32:shadow_latch|dflipflop:\G1:5:d|output  ; shadow_out[5]  ; clock      ;
; N/A   ; None         ; 9.263 ns   ; razor_dflipflop:\G1:10:d31_1|output           ; output[10]     ; clock      ;
; N/A   ; None         ; 9.187 ns   ; reg_32:shadow_latch|dflipflop:\G1:9:d|output  ; shadow_out[9]  ; clock      ;
; N/A   ; None         ; 9.134 ns   ; razor_dflipflop:\G1:6:d31_1|output            ; output[6]      ; clock      ;
; N/A   ; None         ; 9.124 ns   ; razor_dflipflop:\G1:18:d31_1|output           ; output[18]     ; clock      ;
; N/A   ; None         ; 9.100 ns   ; reg_32:shadow_latch|dflipflop:\G1:21:d|output ; shadow_out[21] ; clock      ;
; N/A   ; None         ; 9.079 ns   ; razor_dflipflop:\G1:28:d31_1|output           ; output[28]     ; clock      ;
; N/A   ; None         ; 9.061 ns   ; razor_dflipflop:\G1:23:d31_1|output           ; output[23]     ; clock      ;
; N/A   ; None         ; 9.059 ns   ; reg_32:shadow_latch|dflipflop:\G1:30:d|output ; shadow_out[30] ; clock      ;
; N/A   ; None         ; 9.057 ns   ; reg_32:shadow_latch|dflipflop:\G1:24:d|output ; shadow_out[24] ; clock      ;
; N/A   ; None         ; 9.039 ns   ; razor_dflipflop:d0|output                     ; output[0]      ; clock      ;
; N/A   ; None         ; 9.018 ns   ; razor_dflipflop:\G1:29:d31_1|output           ; output[29]     ; clock      ;
; N/A   ; None         ; 9.007 ns   ; reg_32:shadow_latch|dflipflop:\G1:25:d|output ; shadow_out[25] ; clock      ;
; N/A   ; None         ; 9.005 ns   ; razor_dflipflop:\G1:14:d31_1|output           ; output[14]     ; clock      ;
; N/A   ; None         ; 8.997 ns   ; razor_dflipflop:\G1:22:d31_1|output           ; output[22]     ; clock      ;
; N/A   ; None         ; 8.991 ns   ; razor_dflipflop:\G1:20:d31_1|output           ; output[20]     ; clock      ;
; N/A   ; None         ; 8.967 ns   ; razor_dflipflop:\G1:25:d31_1|output           ; output[25]     ; clock      ;
; N/A   ; None         ; 8.935 ns   ; reg_32:shadow_latch|dflipflop:\G1:22:d|output ; shadow_out[22] ; clock      ;
; N/A   ; None         ; 8.890 ns   ; razor_dflipflop:\G1:12:d31_1|output           ; output[12]     ; clock      ;
; N/A   ; None         ; 8.855 ns   ; reg_32:shadow_latch|dflipflop:\G1:7:d|output  ; shadow_out[7]  ; clock      ;
; N/A   ; None         ; 8.716 ns   ; razor_dflipflop:\G1:4:d31_1|output            ; output[4]      ; clock      ;
; N/A   ; None         ; 8.698 ns   ; reg_32:shadow_latch|dflipflop:\G1:4:d|output  ; shadow_out[4]  ; clock      ;
; N/A   ; None         ; 8.657 ns   ; reg_32:shadow_latch|dflipflop:\G1:29:d|output ; shadow_out[29] ; clock      ;
; N/A   ; None         ; 8.352 ns   ; razor_dflipflop:\G1:7:d31_1|output            ; output[7]      ; clock      ;
; N/A   ; None         ; 8.241 ns   ; reg_32:shadow_latch|dflipflop:\G1:28:d|output ; shadow_out[28] ; clock      ;
+-------+--------------+------------+-----------------------------------------------+----------------+------------+


+-------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                ;
+---------------+-------------+-----------+--------------+-----------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From         ; To                                            ; To Clock ;
+---------------+-------------+-----------+--------------+-----------------------------------------------+----------+
; N/A           ; None        ; 0.680 ns  ; write_enable ; razor_dflipflop:\G1:17:d31_1|output           ; clock    ;
; N/A           ; None        ; 0.654 ns  ; write_enable ; razor_dflipflop:\G1:3:d31_1|output            ; clock    ;
; N/A           ; None        ; 0.613 ns  ; write_enable ; razor_dflipflop:d0|output                     ; clock    ;
; N/A           ; None        ; 0.559 ns  ; input[0]     ; reg_32:shadow_latch|dflipflop:\G1:0:d|output  ; clock    ;
; N/A           ; None        ; 0.504 ns  ; write_enable ; razor_dflipflop:\G1:2:d31_1|output            ; clock    ;
; N/A           ; None        ; 0.504 ns  ; write_enable ; razor_dflipflop:d1|output                     ; clock    ;
; N/A           ; None        ; 0.481 ns  ; write_enable ; razor_dflipflop:\G1:18:d31_1|output           ; clock    ;
; N/A           ; None        ; 0.456 ns  ; write_enable ; razor_dflipflop:\G1:22:d31_1|output           ; clock    ;
; N/A           ; None        ; 0.456 ns  ; write_enable ; razor_dflipflop:\G1:20:d31_1|output           ; clock    ;
; N/A           ; None        ; 0.455 ns  ; write_enable ; razor_dflipflop:\G1:19:d31_1|output           ; clock    ;
; N/A           ; None        ; 0.437 ns  ; write_enable ; razor_dflipflop:\G1:12:d31_1|output           ; clock    ;
; N/A           ; None        ; 0.389 ns  ; write_enable ; razor_dflipflop:\G1:16:d31_1|output           ; clock    ;
; N/A           ; None        ; 0.387 ns  ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:24:d|output ; clock    ;
; N/A           ; None        ; 0.387 ns  ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:23:d|output ; clock    ;
; N/A           ; None        ; 0.387 ns  ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:22:d|output ; clock    ;
; N/A           ; None        ; 0.380 ns  ; write_enable ; razor_dflipflop:\G1:7:d31_1|output            ; clock    ;
; N/A           ; None        ; 0.374 ns  ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:21:d|output ; clock    ;
; N/A           ; None        ; 0.366 ns  ; write_enable ; razor_dflipflop:\G1:21:d31_1|output           ; clock    ;
; N/A           ; None        ; 0.364 ns  ; write_enable ; razor_dflipflop:\G1:10:d31_1|output           ; clock    ;
; N/A           ; None        ; 0.364 ns  ; write_enable ; razor_dflipflop:\G1:23:d31_1|output           ; clock    ;
; N/A           ; None        ; 0.361 ns  ; write_enable ; razor_dflipflop:\G1:25:d31_1|output           ; clock    ;
; N/A           ; None        ; 0.329 ns  ; write_enable ; razor_dflipflop:\G1:13:d31_1|output           ; clock    ;
; N/A           ; None        ; 0.327 ns  ; write_enable ; razor_dflipflop:\G1:29:d31_1|output           ; clock    ;
; N/A           ; None        ; 0.322 ns  ; write_enable ; razor_dflipflop:\G1:8:d31_1|output            ; clock    ;
; N/A           ; None        ; 0.322 ns  ; write_enable ; razor_dflipflop:\G1:6:d31_1|output            ; clock    ;
; N/A           ; None        ; 0.322 ns  ; write_enable ; razor_dflipflop:\G1:9:d31_1|output            ; clock    ;
; N/A           ; None        ; 0.321 ns  ; write_enable ; razor_dflipflop:\G1:31:d31_1|output           ; clock    ;
; N/A           ; None        ; 0.319 ns  ; write_enable ; razor_dflipflop:\G1:30:d31_1|output           ; clock    ;
; N/A           ; None        ; 0.318 ns  ; write_enable ; razor_dflipflop:\G1:5:d31_1|output            ; clock    ;
; N/A           ; None        ; 0.318 ns  ; write_enable ; razor_dflipflop:\G1:4:d31_1|output            ; clock    ;
; N/A           ; None        ; 0.311 ns  ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:8:d|output  ; clock    ;
; N/A           ; None        ; 0.311 ns  ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:7:d|output  ; clock    ;
; N/A           ; None        ; 0.305 ns  ; write_enable ; razor_dflipflop:d0|restore                    ; clock    ;
; N/A           ; None        ; 0.247 ns  ; write_enable ; razor_dflipflop:\G1:15:d31_1|output           ; clock    ;
; N/A           ; None        ; 0.208 ns  ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:10:d|output ; clock    ;
; N/A           ; None        ; 0.208 ns  ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:9:d|output  ; clock    ;
; N/A           ; None        ; 0.208 ns  ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:31:d|output ; clock    ;
; N/A           ; None        ; 0.206 ns  ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:0:d|output  ; clock    ;
; N/A           ; None        ; 0.206 ns  ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:2:d|output  ; clock    ;
; N/A           ; None        ; 0.206 ns  ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:3:d|output  ; clock    ;
; N/A           ; None        ; 0.206 ns  ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:1:d|output  ; clock    ;
; N/A           ; None        ; 0.174 ns  ; write_enable ; razor_dflipflop:\G1:11:d31_1|output           ; clock    ;
; N/A           ; None        ; 0.112 ns  ; write_enable ; razor_dflipflop:\G1:24:d31_1|output           ; clock    ;
; N/A           ; None        ; 0.094 ns  ; write_enable ; razor_dflipflop:\G1:26:d31_1|output           ; clock    ;
; N/A           ; None        ; 0.083 ns  ; write_enable ; razor_dflipflop:\G1:28:d31_1|output           ; clock    ;
; N/A           ; None        ; 0.082 ns  ; write_enable ; razor_dflipflop:\G1:27:d31_1|output           ; clock    ;
; N/A           ; None        ; 0.081 ns  ; input[0]     ; razor_dflipflop:d0|output                     ; clock    ;
; N/A           ; None        ; 0.081 ns  ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:17:d|output ; clock    ;
; N/A           ; None        ; 0.081 ns  ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:18:d|output ; clock    ;
; N/A           ; None        ; 0.081 ns  ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:19:d|output ; clock    ;
; N/A           ; None        ; 0.081 ns  ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:20:d|output ; clock    ;
; N/A           ; None        ; 0.059 ns  ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:25:d|output ; clock    ;
; N/A           ; None        ; 0.059 ns  ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:26:d|output ; clock    ;
; N/A           ; None        ; 0.059 ns  ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:27:d|output ; clock    ;
; N/A           ; None        ; 0.030 ns  ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:6:d|output  ; clock    ;
; N/A           ; None        ; 0.030 ns  ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:5:d|output  ; clock    ;
; N/A           ; None        ; 0.030 ns  ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:4:d|output  ; clock    ;
; N/A           ; None        ; 0.009 ns  ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:11:d|output ; clock    ;
; N/A           ; None        ; 0.009 ns  ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:12:d|output ; clock    ;
; N/A           ; None        ; -0.170 ns ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:16:d|output ; clock    ;
; N/A           ; None        ; -0.170 ns ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:14:d|output ; clock    ;
; N/A           ; None        ; -0.170 ns ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:13:d|output ; clock    ;
; N/A           ; None        ; -0.170 ns ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:15:d|output ; clock    ;
; N/A           ; None        ; -0.194 ns ; write_enable ; razor_dflipflop:\G1:14:d31_1|output           ; clock    ;
; N/A           ; None        ; -0.576 ns ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:28:d|output ; clock    ;
; N/A           ; None        ; -0.576 ns ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:30:d|output ; clock    ;
; N/A           ; None        ; -0.576 ns ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:29:d|output ; clock    ;
; N/A           ; None        ; -2.737 ns ; input[26]    ; reg_32:shadow_latch|dflipflop:\G1:26:d|output ; clock    ;
; N/A           ; None        ; -2.809 ns ; input[11]    ; razor_dflipflop:\G1:11:d31_1|output           ; clock    ;
; N/A           ; None        ; -2.811 ns ; input[22]    ; reg_32:shadow_latch|dflipflop:\G1:22:d|output ; clock    ;
; N/A           ; None        ; -2.827 ns ; input[24]    ; reg_32:shadow_latch|dflipflop:\G1:24:d|output ; clock    ;
; N/A           ; None        ; -2.827 ns ; input[2]     ; reg_32:shadow_latch|dflipflop:\G1:2:d|output  ; clock    ;
; N/A           ; None        ; -2.834 ns ; input[2]     ; razor_dflipflop:\G1:2:d31_1|output            ; clock    ;
; N/A           ; None        ; -2.855 ns ; input[27]    ; reg_32:shadow_latch|dflipflop:\G1:27:d|output ; clock    ;
; N/A           ; None        ; -2.858 ns ; input[27]    ; razor_dflipflop:\G1:27:d31_1|output           ; clock    ;
; N/A           ; None        ; -2.860 ns ; input[9]     ; reg_32:shadow_latch|dflipflop:\G1:9:d|output  ; clock    ;
; N/A           ; None        ; -2.884 ns ; input[25]    ; reg_32:shadow_latch|dflipflop:\G1:25:d|output ; clock    ;
; N/A           ; None        ; -2.902 ns ; input[20]    ; razor_dflipflop:\G1:20:d31_1|output           ; clock    ;
; N/A           ; None        ; -2.917 ns ; input[16]    ; reg_32:shadow_latch|dflipflop:\G1:16:d|output ; clock    ;
; N/A           ; None        ; -2.941 ns ; input[22]    ; razor_dflipflop:\G1:22:d31_1|output           ; clock    ;
; N/A           ; None        ; -2.966 ns ; input[13]    ; reg_32:shadow_latch|dflipflop:\G1:13:d|output ; clock    ;
; N/A           ; None        ; -2.975 ns ; input[10]    ; razor_dflipflop:\G1:10:d31_1|output           ; clock    ;
; N/A           ; None        ; -2.978 ns ; input[8]     ; reg_32:shadow_latch|dflipflop:\G1:8:d|output  ; clock    ;
; N/A           ; None        ; -2.982 ns ; input[19]    ; reg_32:shadow_latch|dflipflop:\G1:19:d|output ; clock    ;
; N/A           ; None        ; -2.983 ns ; input[4]     ; razor_dflipflop:\G1:4:d31_1|output            ; clock    ;
; N/A           ; None        ; -2.984 ns ; input[8]     ; razor_dflipflop:\G1:8:d31_1|output            ; clock    ;
; N/A           ; None        ; -3.004 ns ; input[7]     ; reg_32:shadow_latch|dflipflop:\G1:7:d|output  ; clock    ;
; N/A           ; None        ; -3.008 ns ; input[16]    ; razor_dflipflop:\G1:16:d31_1|output           ; clock    ;
; N/A           ; None        ; -3.009 ns ; input[7]     ; razor_dflipflop:\G1:7:d31_1|output            ; clock    ;
; N/A           ; None        ; -3.023 ns ; input[29]    ; razor_dflipflop:\G1:29:d31_1|output           ; clock    ;
; N/A           ; None        ; -3.081 ns ; input[20]    ; reg_32:shadow_latch|dflipflop:\G1:20:d|output ; clock    ;
; N/A           ; None        ; -3.089 ns ; input[11]    ; reg_32:shadow_latch|dflipflop:\G1:11:d|output ; clock    ;
; N/A           ; None        ; -3.099 ns ; input[19]    ; razor_dflipflop:\G1:19:d31_1|output           ; clock    ;
; N/A           ; None        ; -3.112 ns ; input[23]    ; reg_32:shadow_latch|dflipflop:\G1:23:d|output ; clock    ;
; N/A           ; None        ; -3.113 ns ; input[23]    ; razor_dflipflop:\G1:23:d31_1|output           ; clock    ;
; N/A           ; None        ; -3.131 ns ; input[25]    ; razor_dflipflop:\G1:25:d31_1|output           ; clock    ;
; N/A           ; None        ; -3.146 ns ; input[30]    ; razor_dflipflop:\G1:30:d31_1|output           ; clock    ;
; N/A           ; None        ; -3.151 ns ; input[17]    ; razor_dflipflop:\G1:17:d31_1|output           ; clock    ;
; N/A           ; None        ; -3.194 ns ; input[29]    ; reg_32:shadow_latch|dflipflop:\G1:29:d|output ; clock    ;
; N/A           ; None        ; -3.202 ns ; input[1]     ; reg_32:shadow_latch|dflipflop:\G1:1:d|output  ; clock    ;
; N/A           ; None        ; -3.221 ns ; input[10]    ; reg_32:shadow_latch|dflipflop:\G1:10:d|output ; clock    ;
; N/A           ; None        ; -3.222 ns ; input[24]    ; razor_dflipflop:\G1:24:d31_1|output           ; clock    ;
; N/A           ; None        ; -3.250 ns ; input[15]    ; reg_32:shadow_latch|dflipflop:\G1:15:d|output ; clock    ;
; N/A           ; None        ; -3.250 ns ; input[3]     ; razor_dflipflop:\G1:3:d31_1|output            ; clock    ;
; N/A           ; None        ; -3.251 ns ; input[9]     ; razor_dflipflop:\G1:9:d31_1|output            ; clock    ;
; N/A           ; None        ; -3.273 ns ; input[30]    ; reg_32:shadow_latch|dflipflop:\G1:30:d|output ; clock    ;
; N/A           ; None        ; -3.274 ns ; input[15]    ; razor_dflipflop:\G1:15:d31_1|output           ; clock    ;
; N/A           ; None        ; -3.282 ns ; input[5]     ; reg_32:shadow_latch|dflipflop:\G1:5:d|output  ; clock    ;
; N/A           ; None        ; -3.293 ns ; input[28]    ; razor_dflipflop:\G1:28:d31_1|output           ; clock    ;
; N/A           ; None        ; -3.323 ns ; input[26]    ; razor_dflipflop:\G1:26:d31_1|output           ; clock    ;
; N/A           ; None        ; -3.353 ns ; input[6]     ; reg_32:shadow_latch|dflipflop:\G1:6:d|output  ; clock    ;
; N/A           ; None        ; -3.396 ns ; input[13]    ; razor_dflipflop:\G1:13:d31_1|output           ; clock    ;
; N/A           ; None        ; -3.399 ns ; input[3]     ; reg_32:shadow_latch|dflipflop:\G1:3:d|output  ; clock    ;
; N/A           ; None        ; -3.427 ns ; input[1]     ; razor_dflipflop:d1|output                     ; clock    ;
; N/A           ; None        ; -3.482 ns ; input[4]     ; reg_32:shadow_latch|dflipflop:\G1:4:d|output  ; clock    ;
; N/A           ; None        ; -3.529 ns ; input[18]    ; razor_dflipflop:\G1:18:d31_1|output           ; clock    ;
; N/A           ; None        ; -3.543 ns ; input[14]    ; razor_dflipflop:\G1:14:d31_1|output           ; clock    ;
; N/A           ; None        ; -3.565 ns ; input[12]    ; reg_32:shadow_latch|dflipflop:\G1:12:d|output ; clock    ;
; N/A           ; None        ; -3.603 ns ; input[14]    ; reg_32:shadow_latch|dflipflop:\G1:14:d|output ; clock    ;
; N/A           ; None        ; -3.616 ns ; input[18]    ; reg_32:shadow_latch|dflipflop:\G1:18:d|output ; clock    ;
; N/A           ; None        ; -3.659 ns ; input[28]    ; reg_32:shadow_latch|dflipflop:\G1:28:d|output ; clock    ;
; N/A           ; None        ; -3.704 ns ; input[21]    ; reg_32:shadow_latch|dflipflop:\G1:21:d|output ; clock    ;
; N/A           ; None        ; -3.713 ns ; input[21]    ; razor_dflipflop:\G1:21:d31_1|output           ; clock    ;
; N/A           ; None        ; -3.768 ns ; input[31]    ; reg_32:shadow_latch|dflipflop:\G1:31:d|output ; clock    ;
; N/A           ; None        ; -3.823 ns ; input[12]    ; razor_dflipflop:\G1:12:d31_1|output           ; clock    ;
; N/A           ; None        ; -3.892 ns ; input[17]    ; reg_32:shadow_latch|dflipflop:\G1:17:d|output ; clock    ;
; N/A           ; None        ; -3.909 ns ; input[5]     ; razor_dflipflop:\G1:5:d31_1|output            ; clock    ;
; N/A           ; None        ; -3.913 ns ; input[6]     ; razor_dflipflop:\G1:6:d31_1|output            ; clock    ;
; N/A           ; None        ; -4.013 ns ; input[31]    ; razor_dflipflop:\G1:31:d31_1|output           ; clock    ;
+---------------+-------------+-----------+--------------+-----------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed Nov 27 05:53:03 2013
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off skeleton -c skeleton --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Info: Clock "clock" has Internal fmax of 21.33 MHz between source register "reg_32:shadow_latch|dflipflop:\G1:12:d|output" and destination register "razor_dflipflop:\G1:14:d31_1|output" (period= 46.876 ns)
    Info: + Longest register to register delay is 23.182 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X46_Y17_N29; Fanout = 8; REG Node = 'reg_32:shadow_latch|dflipflop:\G1:12:d|output'
        Info: 2: + IC(0.391 ns) + CELL(0.516 ns) = 0.907 ns; Loc. = LCCOMB_X46_Y17_N8; Fanout = 1; COMB Node = 'comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:30:IFF3:12:G2:halfadder3|carryout~1'
        Info: 3: + IC(0.889 ns) + CELL(0.177 ns) = 1.973 ns; Loc. = LCCOMB_X47_Y19_N18; Fanout = 2; COMB Node = 'comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:30:IFF3:12:G2:halfadder3|carryout~2'
        Info: 4: + IC(1.168 ns) + CELL(0.178 ns) = 3.319 ns; Loc. = LCCOMB_X46_Y17_N20; Fanout = 3; COMB Node = 'comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:29:IFF3:12:G2:halfadder3|carryout~1'
        Info: 5: + IC(0.317 ns) + CELL(0.322 ns) = 3.958 ns; Loc. = LCCOMB_X46_Y17_N26; Fanout = 1; COMB Node = 'comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:28:IFF3:12:G2:halfadder3|carryout'
        Info: 6: + IC(0.313 ns) + CELL(0.521 ns) = 4.792 ns; Loc. = LCCOMB_X46_Y17_N12; Fanout = 5; COMB Node = 'comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:27:IFF3:12:G2:halfadder3|carryout'
        Info: 7: + IC(0.907 ns) + CELL(0.178 ns) = 5.877 ns; Loc. = LCCOMB_X46_Y19_N8; Fanout = 2; COMB Node = 'comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:25:IFF3:12:G2:halfadder3|carryout~3'
        Info: 8: + IC(0.301 ns) + CELL(0.322 ns) = 6.500 ns; Loc. = LCCOMB_X46_Y19_N0; Fanout = 3; COMB Node = 'comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:23:IFF3:12:G2:halfadder3|sum~1'
        Info: 9: + IC(0.301 ns) + CELL(0.178 ns) = 6.979 ns; Loc. = LCCOMB_X46_Y19_N2; Fanout = 4; COMB Node = 'comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:23:IFF3:12:G2:halfadder3|sum~2'
        Info: 10: + IC(0.913 ns) + CELL(0.513 ns) = 8.405 ns; Loc. = LCCOMB_X47_Y17_N16; Fanout = 1; COMB Node = 'comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:20:IFF3:9:G2:halfadder3|carryout~3'
        Info: 11: + IC(0.302 ns) + CELL(0.322 ns) = 9.029 ns; Loc. = LCCOMB_X47_Y17_N26; Fanout = 6; COMB Node = 'comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:20:IFF3:9:G2:halfadder3|carryout~4'
        Info: 12: + IC(0.576 ns) + CELL(0.521 ns) = 10.126 ns; Loc. = LCCOMB_X48_Y17_N22; Fanout = 1; COMB Node = 'comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:18:IFF3:9:G2:halfadder3|sum~1'
        Info: 13: + IC(1.173 ns) + CELL(0.178 ns) = 11.477 ns; Loc. = LCCOMB_X50_Y19_N20; Fanout = 5; COMB Node = 'comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:18:IFF3:9:G2:halfadder3|sum~2'
        Info: 14: + IC(1.816 ns) + CELL(0.322 ns) = 13.615 ns; Loc. = LCCOMB_X47_Y15_N12; Fanout = 1; COMB Node = 'comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:14:IFF3:6:G2:halfadder3|sum~2'
        Info: 15: + IC(0.299 ns) + CELL(0.178 ns) = 14.092 ns; Loc. = LCCOMB_X47_Y15_N22; Fanout = 8; COMB Node = 'comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:14:IFF3:6:G2:halfadder3|sum~3'
        Info: 16: + IC(0.333 ns) + CELL(0.485 ns) = 14.910 ns; Loc. = LCCOMB_X47_Y15_N8; Fanout = 1; COMB Node = 'comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:11:IFF3:3:G2:halfadder3|carryout~5'
        Info: 17: + IC(0.903 ns) + CELL(0.178 ns) = 15.991 ns; Loc. = LCCOMB_X48_Y18_N20; Fanout = 4; COMB Node = 'comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:11:IFF3:3:G2:halfadder3|carryout~6'
        Info: 18: + IC(0.336 ns) + CELL(0.545 ns) = 16.872 ns; Loc. = LCCOMB_X48_Y18_N6; Fanout = 1; COMB Node = 'comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:9:IFF3:3:G2:halfadder3|carryout~3'
        Info: 19: + IC(0.301 ns) + CELL(0.178 ns) = 17.351 ns; Loc. = LCCOMB_X48_Y18_N16; Fanout = 3; COMB Node = 'comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:9:IFF3:3:G2:halfadder3|carryout~4'
        Info: 20: + IC(0.341 ns) + CELL(0.542 ns) = 18.234 ns; Loc. = LCCOMB_X48_Y18_N2; Fanout = 1; COMB Node = 'comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:7:IFF3:3:G2:halfadder3|carryout~3'
        Info: 21: + IC(0.299 ns) + CELL(0.178 ns) = 18.711 ns; Loc. = LCCOMB_X48_Y18_N12; Fanout = 3; COMB Node = 'comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:7:IFF3:3:G2:halfadder3|carryout~4'
        Info: 22: + IC(0.333 ns) + CELL(0.545 ns) = 19.589 ns; Loc. = LCCOMB_X48_Y18_N0; Fanout = 2; COMB Node = 'comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:5:IFF3:3:G2:halfadder3|sum'
        Info: 23: + IC(0.558 ns) + CELL(0.455 ns) = 20.602 ns; Loc. = LCCOMB_X48_Y18_N26; Fanout = 1; COMB Node = 'comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:1:IFF3:0:G2:halfadder3|sum~1'
        Info: 24: + IC(0.289 ns) + CELL(0.178 ns) = 21.069 ns; Loc. = LCCOMB_X48_Y18_N28; Fanout = 1; COMB Node = 'comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:1:IFF3:0:G2:halfadder3|sum'
        Info: 25: + IC(0.294 ns) + CELL(0.521 ns) = 21.884 ns; Loc. = LCCOMB_X48_Y18_N18; Fanout = 33; COMB Node = 'enable_comb[0]~0'
        Info: 26: + IC(0.880 ns) + CELL(0.322 ns) = 23.086 ns; Loc. = LCCOMB_X48_Y17_N2; Fanout = 1; COMB Node = 'razor_dflipflop:\G1:14:d31_1|output~2'
        Info: 27: + IC(0.000 ns) + CELL(0.096 ns) = 23.182 ns; Loc. = LCFF_X48_Y17_N3; Fanout = 9; REG Node = 'razor_dflipflop:\G1:14:d31_1|output'
        Info: Total cell delay = 8.649 ns ( 37.31 % )
        Info: Total interconnect delay = 14.533 ns ( 62.69 % )
    Info: - Smallest clock skew is -0.017 ns
        Info: + Shortest clock path from clock "clock" to destination register is 3.524 ns
            Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 65; CLK Node = 'clock'
            Info: 2: + IC(2.038 ns) + CELL(0.602 ns) = 3.524 ns; Loc. = LCFF_X48_Y17_N3; Fanout = 9; REG Node = 'razor_dflipflop:\G1:14:d31_1|output'
            Info: Total cell delay = 1.486 ns ( 42.17 % )
            Info: Total interconnect delay = 2.038 ns ( 57.83 % )
        Info: - Longest clock path from clock "clock" to source register is 3.541 ns
            Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 65; CLK Node = 'clock'
            Info: 2: + IC(2.055 ns) + CELL(0.602 ns) = 3.541 ns; Loc. = LCFF_X46_Y17_N29; Fanout = 8; REG Node = 'reg_32:shadow_latch|dflipflop:\G1:12:d|output'
            Info: Total cell delay = 1.486 ns ( 41.97 % )
            Info: Total interconnect delay = 2.055 ns ( 58.03 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Micro setup delay of destination is -0.038 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "razor_dflipflop:\G1:31:d31_1|output" (data pin = "input[31]", clock pin = "clock") is 4.261 ns
    Info: + Longest pin to register delay is 8.129 ns
        Info: 1: + IC(0.000 ns) + CELL(0.863 ns) = 0.863 ns; Loc. = PIN_C15; Fanout = 2; PIN Node = 'input[31]'
        Info: 2: + IC(6.625 ns) + CELL(0.545 ns) = 8.033 ns; Loc. = LCCOMB_X43_Y17_N26; Fanout = 1; COMB Node = 'razor_dflipflop:\G1:31:d31_1|output~2'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 8.129 ns; Loc. = LCFF_X43_Y17_N27; Fanout = 1; REG Node = 'razor_dflipflop:\G1:31:d31_1|output'
        Info: Total cell delay = 1.504 ns ( 18.50 % )
        Info: Total interconnect delay = 6.625 ns ( 81.50 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "clock" to destination register is 3.830 ns
        Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 65; CLK Node = 'clock'
        Info: 2: + IC(2.344 ns) + CELL(0.602 ns) = 3.830 ns; Loc. = LCFF_X43_Y17_N27; Fanout = 1; REG Node = 'razor_dflipflop:\G1:31:d31_1|output'
        Info: Total cell delay = 1.486 ns ( 38.80 % )
        Info: Total interconnect delay = 2.344 ns ( 61.20 % )
Info: tco from clock "clock" to destination pin "shadow_out[10]" through register "reg_32:shadow_latch|dflipflop:\G1:10:d|output" is 10.457 ns
    Info: + Longest clock path from clock "clock" to source register is 3.832 ns
        Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 65; CLK Node = 'clock'
        Info: 2: + IC(2.346 ns) + CELL(0.602 ns) = 3.832 ns; Loc. = LCFF_X43_Y17_N15; Fanout = 9; REG Node = 'reg_32:shadow_latch|dflipflop:\G1:10:d|output'
        Info: Total cell delay = 1.486 ns ( 38.78 % )
        Info: Total interconnect delay = 2.346 ns ( 61.22 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 6.348 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X43_Y17_N15; Fanout = 9; REG Node = 'reg_32:shadow_latch|dflipflop:\G1:10:d|output'
        Info: 2: + IC(3.508 ns) + CELL(2.840 ns) = 6.348 ns; Loc. = PIN_T24; Fanout = 0; PIN Node = 'shadow_out[10]'
        Info: Total cell delay = 2.840 ns ( 44.74 % )
        Info: Total interconnect delay = 3.508 ns ( 55.26 % )
Info: th for register "razor_dflipflop:\G1:17:d31_1|output" (data pin = "write_enable", clock pin = "clock") is 0.680 ns
    Info: + Longest clock path from clock "clock" to destination register is 3.944 ns
        Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 65; CLK Node = 'clock'
        Info: 2: + IC(2.458 ns) + CELL(0.602 ns) = 3.944 ns; Loc. = LCFF_X49_Y22_N9; Fanout = 10; REG Node = 'razor_dflipflop:\G1:17:d31_1|output'
        Info: Total cell delay = 1.486 ns ( 37.68 % )
        Info: Total interconnect delay = 2.458 ns ( 62.32 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 3.550 ns
        Info: 1: + IC(0.000 ns) + CELL(1.016 ns) = 1.016 ns; Loc. = PIN_D13; Fanout = 97; PIN Node = 'write_enable'
        Info: 2: + IC(2.116 ns) + CELL(0.322 ns) = 3.454 ns; Loc. = LCCOMB_X49_Y22_N8; Fanout = 1; COMB Node = 'razor_dflipflop:\G1:17:d31_1|output~2'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 3.550 ns; Loc. = LCFF_X49_Y22_N9; Fanout = 10; REG Node = 'razor_dflipflop:\G1:17:d31_1|output'
        Info: Total cell delay = 1.434 ns ( 40.39 % )
        Info: Total interconnect delay = 2.116 ns ( 59.61 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 176 megabytes
    Info: Processing ended: Wed Nov 27 05:53:04 2013
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


