
*** Running vivado
    with args -log soc_hi_axi_smc_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source soc_hi_axi_smc_0.tcl


****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Tue Sep  2 10:33:43 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source soc_hi_axi_smc_0.tcl -notrace
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: soc_hi_axi_smc_0
Command: synth_design -top soc_hi_axi_smc_0 -part xc7a35tcpg236-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18570
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 1869.246 ; gain = 418.828 ; free physical = 172 ; free virtual = 8319
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'soc_hi_axi_smc_0' [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ip/soc_hi_axi_smc_0/synth/soc_hi_axi_smc_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_92f9' [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ip/soc_hi_axi_smc_0/bd_0/synth/bd_92f9.v:10]
INFO: [Synth 8-6157] synthesizing module 'clk_map_imp_1TZZDS6' [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ip/soc_hi_axi_smc_0/bd_0/synth/bd_92f9.v:584]
INFO: [Synth 8-6157] synthesizing module 'bd_92f9_one_0' [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ip/soc_hi_axi_smc_0/bd_0/ip/ip_0/synth/bd_92f9_one_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_9_xlconstant' [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ipshared/e2d2/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_9_xlconstant' (0#1) [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ipshared/e2d2/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'bd_92f9_one_0' (0#1) [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ip/soc_hi_axi_smc_0/bd_0/ip/ip_0/synth/bd_92f9_one_0.v:53]
INFO: [Synth 8-638] synthesizing module 'bd_92f9_psr_aclk_0' [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ip/soc_hi_axi_smc_0/bd_0/ip/ip_1/synth/bd_92f9_psr_aclk_0.vhd:74]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1271' bound to instance 'U0' of component 'proc_sys_reset' [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ip/soc_hi_axi_smc_0/bd_0/ip/ip_1/synth/bd_92f9_psr_aclk_0.vhd:139]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1399]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1415]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1441]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1464]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1488]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-3491] module 'SRL16' declared at '/home/user11/tools/Vivado/2024.2/scripts/rt/data/unisim_comp.v:149029' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:873]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [/home/user11/tools/Vivado/2024.2/scripts/rt/data/unisim_comp.v:149029]
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (0#1) [/home/user11/tools/Vivado/2024.2/scripts/rt/data/unisim_comp.v:149029]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (0#1) [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (0#1) [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:304]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (0#1) [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (0#1) [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:304]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (0#1) [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
INFO: [Synth 8-256] done synthesizing module 'bd_92f9_psr_aclk_0' (0#1) [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ip/soc_hi_axi_smc_0/bd_0/ip/ip_1/synth/bd_92f9_psr_aclk_0.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'bd_92f9_psr_aclk_0' is unconnected for instance 'psr_aclk' [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ip/soc_hi_axi_smc_0/bd_0/synth/bd_92f9.v:616]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'bd_92f9_psr_aclk_0' is unconnected for instance 'psr_aclk' [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ip/soc_hi_axi_smc_0/bd_0/synth/bd_92f9.v:616]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'bd_92f9_psr_aclk_0' is unconnected for instance 'psr_aclk' [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ip/soc_hi_axi_smc_0/bd_0/synth/bd_92f9.v:616]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'bd_92f9_psr_aclk_0' is unconnected for instance 'psr_aclk' [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ip/soc_hi_axi_smc_0/bd_0/synth/bd_92f9.v:616]
WARNING: [Synth 8-7023] instance 'psr_aclk' of module 'bd_92f9_psr_aclk_0' has 10 connections declared, but only 6 given [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ip/soc_hi_axi_smc_0/bd_0/synth/bd_92f9.v:616]
INFO: [Synth 8-6155] done synthesizing module 'clk_map_imp_1TZZDS6' (0#1) [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ip/soc_hi_axi_smc_0/bd_0/synth/bd_92f9.v:584]
INFO: [Synth 8-6157] synthesizing module 'm00_exit_pipeline_imp_5Y8ZML' [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ip/soc_hi_axi_smc_0/bd_0/synth/bd_92f9.v:625]
INFO: [Synth 8-6157] synthesizing module 'bd_92f9_m00e_0' [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ip/soc_hi_axi_smc_0/bd_0/ip/ip_12/synth/bd_92f9_m00e_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst' [/home/user11/tools/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst' (0#1) [/home/user11/tools/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'bd_92f9_m00e_0' (0#1) [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ip/soc_hi_axi_smc_0/bd_0/ip/ip_12/synth/bd_92f9_m00e_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm00_exit_pipeline_imp_5Y8ZML' (0#1) [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ip/soc_hi_axi_smc_0/bd_0/synth/bd_92f9.v:625]
INFO: [Synth 8-6157] synthesizing module 'bd_92f9_m00s2a_0' [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ip/soc_hi_axi_smc_0/bd_0/ip/ip_11/synth/bd_92f9_m00s2a_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_92f9_m00s2a_0' (0#1) [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ip/soc_hi_axi_smc_0/bd_0/ip/ip_11/synth/bd_92f9_m00s2a_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_92f9_s00a2s_0' [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ip/soc_hi_axi_smc_0/bd_0/ip/ip_5/synth/bd_92f9_s00a2s_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_92f9_s00a2s_0' (0#1) [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ip/soc_hi_axi_smc_0/bd_0/ip/ip_5/synth/bd_92f9_s00a2s_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 's00_entry_pipeline_imp_15PV2OU' [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ip/soc_hi_axi_smc_0/bd_0/synth/bd_92f9.v:867]
INFO: [Synth 8-6157] synthesizing module 'bd_92f9_s00mmu_0' [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ip/soc_hi_axi_smc_0/bd_0/ip/ip_2/synth/bd_92f9_s00mmu_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_92f9_s00mmu_0' (0#1) [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ip/soc_hi_axi_smc_0/bd_0/ip/ip_2/synth/bd_92f9_s00mmu_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_92f9_s00sic_0' [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ip/soc_hi_axi_smc_0/bd_0/ip/ip_4/synth/bd_92f9_s00sic_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_92f9_s00sic_0' (0#1) [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ip/soc_hi_axi_smc_0/bd_0/ip/ip_4/synth/bd_92f9_s00sic_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_92f9_s00tr_0' [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ip/soc_hi_axi_smc_0/bd_0/ip/ip_3/synth/bd_92f9_s00tr_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_92f9_s00tr_0' (0#1) [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ip/soc_hi_axi_smc_0/bd_0/ip/ip_3/synth/bd_92f9_s00tr_0.sv:53]
WARNING: [Synth 8-7071] port 'm_axi_awburst' of module 'bd_92f9_s00tr_0' is unconnected for instance 's00_transaction_regulator' [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ip/soc_hi_axi_smc_0/bd_0/synth/bd_92f9.v:1266]
WARNING: [Synth 8-7071] port 'm_axi_arburst' of module 'bd_92f9_s00tr_0' is unconnected for instance 's00_transaction_regulator' [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ip/soc_hi_axi_smc_0/bd_0/synth/bd_92f9.v:1266]
WARNING: [Synth 8-7023] instance 's00_transaction_regulator' of module 'bd_92f9_s00tr_0' has 82 connections declared, but only 80 given [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ip/soc_hi_axi_smc_0/bd_0/synth/bd_92f9.v:1266]
INFO: [Synth 8-6155] done synthesizing module 's00_entry_pipeline_imp_15PV2OU' (0#1) [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ip/soc_hi_axi_smc_0/bd_0/synth/bd_92f9.v:867]
INFO: [Synth 8-6157] synthesizing module 's00_nodes_imp_10LCPJ8' [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ip/soc_hi_axi_smc_0/bd_0/synth/bd_92f9.v:1349]
INFO: [Synth 8-6157] synthesizing module 'bd_92f9_sarn_0' [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ip/soc_hi_axi_smc_0/bd_0/ip/ip_6/synth/bd_92f9_sarn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_92f9_sarn_0' (0#1) [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ip/soc_hi_axi_smc_0/bd_0/ip/ip_6/synth/bd_92f9_sarn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_92f9_sawn_0' [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ip/soc_hi_axi_smc_0/bd_0/ip/ip_8/synth/bd_92f9_sawn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_92f9_sawn_0' (0#1) [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ip/soc_hi_axi_smc_0/bd_0/ip/ip_8/synth/bd_92f9_sawn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_92f9_sbn_0' [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ip/soc_hi_axi_smc_0/bd_0/ip/ip_10/synth/bd_92f9_sbn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_92f9_sbn_0' (0#1) [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ip/soc_hi_axi_smc_0/bd_0/ip/ip_10/synth/bd_92f9_sbn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_92f9_srn_0' [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ip/soc_hi_axi_smc_0/bd_0/ip/ip_7/synth/bd_92f9_srn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_92f9_srn_0' (0#1) [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ip/soc_hi_axi_smc_0/bd_0/ip/ip_7/synth/bd_92f9_srn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_92f9_swn_0' [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ip/soc_hi_axi_smc_0/bd_0/ip/ip_9/synth/bd_92f9_swn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_92f9_swn_0' (0#1) [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ip/soc_hi_axi_smc_0/bd_0/ip/ip_9/synth/bd_92f9_swn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 's00_nodes_imp_10LCPJ8' (0#1) [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ip/soc_hi_axi_smc_0/bd_0/synth/bd_92f9.v:1349]
INFO: [Synth 8-6155] done synthesizing module 'bd_92f9' (0#1) [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ip/soc_hi_axi_smc_0/bd_0/synth/bd_92f9.v:10]
INFO: [Synth 8-6155] done synthesizing module 'soc_hi_axi_smc_0' (0#1) [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ip/soc_hi_axi_smc_0/synth/soc_hi_axi_smc_0.v:53]
WARNING: [Synth 8-3848] Net aresetn_out in module/entity clk_map_imp_1TZZDS6 does not have driver. [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ip/soc_hi_axi_smc_0/bd_0/synth/bd_92f9.v:600]
WARNING: [Synth 8-7129] Port din[0] in module sc_util_v1_0_4_onehot_to_binary is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_pipeline__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_pipeline__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_util_v1_0_4_pipeline__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slow_clk in module sc_util_v1_0_4_sample_cycle_ratio is either unconnected or has no load
WARNING: [Synth 8-7129] Port fast_clk in module sc_util_v1_0_4_sample_cycle_ratio is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_pipeline__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_pipeline__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_util_v1_0_4_pipeline__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_node_v1_0_17_reg_slice3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_node_v1_0_17_reg_slice3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_node_v1_0_17_reg_slice3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_pipeline__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_pipeline__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_util_v1_0_4_pipeline__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_node_v1_0_17_si_handler__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_node_v1_0_17_si_handler__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_node_v1_0_17_si_handler__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_req[0] in module sc_node_v1_0_17_si_handler__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_info[0] in module sc_node_v1_0_17_si_handler__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tvalid in module sc_node_v1_0_17_si_handler__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[15] in module sc_node_v1_0_17_si_handler__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[14] in module sc_node_v1_0_17_si_handler__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[13] in module sc_node_v1_0_17_si_handler__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[12] in module sc_node_v1_0_17_si_handler__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[11] in module sc_node_v1_0_17_si_handler__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[10] in module sc_node_v1_0_17_si_handler__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[9] in module sc_node_v1_0_17_si_handler__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[8] in module sc_node_v1_0_17_si_handler__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[7] in module sc_node_v1_0_17_si_handler__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[6] in module sc_node_v1_0_17_si_handler__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[5] in module sc_node_v1_0_17_si_handler__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[4] in module sc_node_v1_0_17_si_handler__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[3] in module sc_node_v1_0_17_si_handler__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[2] in module sc_node_v1_0_17_si_handler__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[1] in module sc_node_v1_0_17_si_handler__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[0] in module sc_node_v1_0_17_si_handler__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_arb_tready in module sc_node_v1_0_17_si_handler__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_axic_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_util_v1_0_4_axic_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_axic_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_sc_aclken in module sc_node_v1_0_17_top__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_pipeline__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_pipeline__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_util_v1_0_4_pipeline__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_pipeline__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_pipeline__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_util_v1_0_4_pipeline__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_node_v1_0_17_si_handler__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_node_v1_0_17_si_handler__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_node_v1_0_17_si_handler__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_req[0] in module sc_node_v1_0_17_si_handler__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_info[0] in module sc_node_v1_0_17_si_handler__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tvalid in module sc_node_v1_0_17_si_handler__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[15] in module sc_node_v1_0_17_si_handler__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[14] in module sc_node_v1_0_17_si_handler__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[13] in module sc_node_v1_0_17_si_handler__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[12] in module sc_node_v1_0_17_si_handler__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[11] in module sc_node_v1_0_17_si_handler__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[10] in module sc_node_v1_0_17_si_handler__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[9] in module sc_node_v1_0_17_si_handler__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[8] in module sc_node_v1_0_17_si_handler__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[7] in module sc_node_v1_0_17_si_handler__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[6] in module sc_node_v1_0_17_si_handler__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[5] in module sc_node_v1_0_17_si_handler__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[4] in module sc_node_v1_0_17_si_handler__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[3] in module sc_node_v1_0_17_si_handler__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[2] in module sc_node_v1_0_17_si_handler__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[1] in module sc_node_v1_0_17_si_handler__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[0] in module sc_node_v1_0_17_si_handler__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_arb_tready in module sc_node_v1_0_17_si_handler__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_sc_aclken in module sc_node_v1_0_17_top__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_pipeline__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_pipeline__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_util_v1_0_4_pipeline__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_pipeline__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_pipeline__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_util_v1_0_4_pipeline__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_node_v1_0_17_si_handler__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_node_v1_0_17_si_handler__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_node_v1_0_17_si_handler__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_req[0] in module sc_node_v1_0_17_si_handler__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_info[0] in module sc_node_v1_0_17_si_handler__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tvalid in module sc_node_v1_0_17_si_handler__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[15] in module sc_node_v1_0_17_si_handler__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[14] in module sc_node_v1_0_17_si_handler__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[13] in module sc_node_v1_0_17_si_handler__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[12] in module sc_node_v1_0_17_si_handler__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[11] in module sc_node_v1_0_17_si_handler__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[10] in module sc_node_v1_0_17_si_handler__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[9] in module sc_node_v1_0_17_si_handler__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[8] in module sc_node_v1_0_17_si_handler__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[7] in module sc_node_v1_0_17_si_handler__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[6] in module sc_node_v1_0_17_si_handler__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[5] in module sc_node_v1_0_17_si_handler__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[4] in module sc_node_v1_0_17_si_handler__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[3] in module sc_node_v1_0_17_si_handler__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[2] in module sc_node_v1_0_17_si_handler__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[1] in module sc_node_v1_0_17_si_handler__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[0] in module sc_node_v1_0_17_si_handler__parameterized1 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 2013.184 ; gain = 562.766 ; free physical = 179 ; free virtual = 8046
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 2028.027 ; gain = 577.609 ; free physical = 170 ; free virtual = 8037
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 2028.027 ; gain = 577.609 ; free physical = 169 ; free virtual = 8036
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.81 . Memory (MB): peak = 2030.996 ; gain = 0.000 ; free physical = 206 ; free virtual = 8041
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ip/soc_hi_axi_smc_0/ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ip/soc_hi_axi_smc_0/ooc.xdc] for cell 'inst'
Parsing XDC File [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ip/soc_hi_axi_smc_0/bd_0/ip/ip_1/bd_92f9_psr_aclk_0_board.xdc] for cell 'inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ip/soc_hi_axi_smc_0/bd_0/ip/ip_1/bd_92f9_psr_aclk_0_board.xdc] for cell 'inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ip/soc_hi_axi_smc_0/bd_0/ip/ip_1/bd_92f9_psr_aclk_0.xdc] for cell 'inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ip/soc_hi_axi_smc_0/bd_0/ip/ip_1/bd_92f9_psr_aclk_0.xdc] for cell 'inst/clk_map/psr_aclk/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ip/soc_hi_axi_smc_0/bd_0/ip/ip_1/bd_92f9_psr_aclk_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/soc_hi_axi_smc_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/soc_hi_axi_smc_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ip/soc_hi_axi_smc_0/smartconnect.xdc] for cell 'inst'
Finished Parsing XDC File [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ip/soc_hi_axi_smc_0/smartconnect.xdc] for cell 'inst'
Parsing XDC File [/home/user11/work/test_18/test_18.runs/soc_hi_axi_smc_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/user11/work/test_18/test_18.runs/soc_hi_axi_smc_0_synth_1/dont_touch.xdc]
INFO: [Project 1-1714] 14 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2239.715 ; gain = 0.000 ; free physical = 187 ; free virtual = 7957
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  FDR => FDRE: 12 instances
  SRL16 => SRL16E: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2248.621 ; gain = 8.906 ; free physical = 187 ; free virtual = 7957
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:00:43 . Memory (MB): peak = 2248.621 ; gain = 798.203 ; free physical = 186 ; free virtual = 7705
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:00:43 . Memory (MB): peak = 2256.625 ; gain = 806.207 ; free physical = 186 ; free virtual = 7705
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/user11/work/test_18/test_18.runs/soc_hi_axi_smc_0_synth_1/dont_touch.xdc, line 71).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:43 . Memory (MB): peak = 2256.625 ; gain = 806.207 ; free physical = 186 ; free virtual = 7705
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:46 . Memory (MB): peak = 2256.625 ; gain = 806.207 ; free physical = 243 ; free virtual = 7683
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    7 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 5     
	   2 Input    1 Bit       Adders := 5     
	   3 Input    1 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 24    
+---Registers : 
	              156 Bit    Registers := 2     
	               70 Bit    Registers := 1     
	               69 Bit    Registers := 1     
	               47 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 17    
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 99    
+---Muxes : 
	   2 Input    7 Bit        Muxes := 10    
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 10    
	   2 Input    1 Bit        Muxes := 43    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module bd_92f9.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module bd_92f9.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module bd_92f9.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module bd_92f9.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module bd_92f9.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module bd_92f9.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module bd_92f9.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module bd_92f9.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/FDRE_inst) is unused and will be removed from module bd_92f9.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/BSR_OUT_DFF[0].FDRE_BSR) is unused and will be removed from module bd_92f9.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/PR_OUT_DFF[0].FDRE_PER) is unused and will be removed from module bd_92f9.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N) is unused and will be removed from module bd_92f9.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:52 . Memory (MB): peak = 2256.625 ; gain = 806.207 ; free physical = 413 ; free virtual = 7856
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:01:01 . Memory (MB): peak = 2256.625 ; gain = 806.207 ; free physical = 1556 ; free virtual = 9016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:01:01 . Memory (MB): peak = 2256.625 ; gain = 806.207 ; free physical = 1556 ; free virtual = 9016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:41 ; elapsed = 00:01:02 . Memory (MB): peak = 2256.625 ; gain = 806.207 ; free physical = 1532 ; free virtual = 8993
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:46 ; elapsed = 00:01:09 . Memory (MB): peak = 2373.438 ; gain = 923.020 ; free physical = 2275 ; free virtual = 9739
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:46 ; elapsed = 00:01:09 . Memory (MB): peak = 2373.438 ; gain = 923.020 ; free physical = 2268 ; free virtual = 9731
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:46 ; elapsed = 00:01:09 . Memory (MB): peak = 2373.438 ; gain = 923.020 ; free physical = 2265 ; free virtual = 9728
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:46 ; elapsed = 00:01:09 . Memory (MB): peak = 2373.438 ; gain = 923.020 ; free physical = 2265 ; free virtual = 9728
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:46 ; elapsed = 00:01:09 . Memory (MB): peak = 2373.438 ; gain = 923.020 ; free physical = 2257 ; free virtual = 9720
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:46 ; elapsed = 00:01:09 . Memory (MB): peak = 2373.438 ; gain = 923.020 ; free physical = 2257 ; free virtual = 9720
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |    51|
|2     |LUT2  |    31|
|3     |LUT3  |    14|
|4     |LUT4  |     7|
|5     |LUT5  |     3|
|6     |LUT6  |    34|
|7     |SRL16 |     1|
|8     |FDCE  |    42|
|9     |FDR   |     4|
|10    |FDRE  |   156|
|11    |FDSE  |     8|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:46 ; elapsed = 00:01:09 . Memory (MB): peak = 2373.438 ; gain = 923.020 ; free physical = 2257 ; free virtual = 9720
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 13498 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:38 ; elapsed = 00:00:59 . Memory (MB): peak = 2373.438 ; gain = 702.426 ; free physical = 2269 ; free virtual = 9732
Synthesis Optimization Complete : Time (s): cpu = 00:00:46 ; elapsed = 00:01:09 . Memory (MB): peak = 2373.445 ; gain = 923.020 ; free physical = 2269 ; free virtual = 9732
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2373.445 ; gain = 0.000 ; free physical = 2323 ; free virtual = 9768
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2397.449 ; gain = 0.000 ; free physical = 1954 ; free virtual = 9410
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  FDR => FDRE: 4 instances
  SRL16 => SRL16E: 1 instance 

Synth Design complete | Checksum: 4636296d
INFO: [Common 17-83] Releasing license: Synthesis
88 Infos, 122 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:55 ; elapsed = 00:01:19 . Memory (MB): peak = 2397.449 ; gain = 960.973 ; free physical = 1954 ; free virtual = 9410
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1424.201; main = 1424.201; forked = 208.883
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3177.480; main = 2397.453; forked = 920.852
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2421.461 ; gain = 16.008 ; free physical = 1953 ; free virtual = 9409
INFO: [Common 17-1381] The checkpoint '/home/user11/work/test_18/test_18.runs/soc_hi_axi_smc_0_synth_1/soc_hi_axi_smc_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP soc_hi_axi_smc_0, cache-ID = 6209d0b9a18fc593
INFO: [Coretcl 2-1174] Renamed 71 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2421.461 ; gain = 0.000 ; free physical = 1896 ; free virtual = 9367
INFO: [Common 17-1381] The checkpoint '/home/user11/work/test_18/test_18.runs/soc_hi_axi_smc_0_synth_1/soc_hi_axi_smc_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file soc_hi_axi_smc_0_utilization_synth.rpt -pb soc_hi_axi_smc_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Sep  2 10:35:13 2025...
