{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 215 05/29/2008 SJ Full Version " "Info: Version 8.0 Build 215 05/29/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 15 15:15:16 2020 " "Info: Processing started: Tue Dec 15 15:15:16 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off homework -c homework --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off homework -c homework --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clkin " "Info: Assuming node \"clkin\" is an undefined clock" {  } { { "Block1.bdf" "" { Schematic "F:/EDA/home/bigHomework/bigHomework/Block1.bdf" { { -192 -128 40 -176 "clkin" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "clkin" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "5 " "Warning: Found 5 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "fenpin10:inst5\|out " "Info: Detected ripple clock \"fenpin10:inst5\|out\" as buffer" {  } { { "fenpin10.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/fenpin10.v" 3 -1 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "fenpin10:inst5\|out" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "fenpin100:inst1\|out " "Info: Detected ripple clock \"fenpin100:inst1\|out\" as buffer" {  } { { "fenpin100.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/fenpin100.v" 3 -1 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "fenpin100:inst1\|out" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "fenpin50:inst3\|out " "Info: Detected ripple clock \"fenpin50:inst3\|out\" as buffer" {  } { { "fenpin50.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/fenpin50.v" 3 -1 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "fenpin50:inst3\|out" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "fenpin10:inst4\|out " "Info: Detected ripple clock \"fenpin10:inst4\|out\" as buffer" {  } { { "fenpin10.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/fenpin10.v" 3 -1 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "fenpin10:inst4\|out" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "fenpin100:inst2\|out " "Info: Detected ripple clock \"fenpin100:inst2\|out\" as buffer" {  } { { "fenpin100.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/fenpin100.v" 3 -1 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "fenpin100:inst2\|out" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clkin register qudou:inst6\|clkout register homework:inst\|win\[1\] 113.8 MHz 8.787 ns Internal " "Info: Clock \"clkin\" has Internal fmax of 113.8 MHz between source register \"qudou:inst6\|clkout\" and destination register \"homework:inst\|win\[1\]\" (period= 8.787 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.250 ns + Longest register register " "Info: + Longest register to register delay is 2.250 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns qudou:inst6\|clkout 1 REG LCFF_X58_Y20_N9 30 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X58_Y20_N9; Fanout = 30; REG Node = 'qudou:inst6\|clkout'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { qudou:inst6|clkout } "NODE_NAME" } } { "qudou.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/qudou.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.275 ns) 0.645 ns homework:inst\|win\[1\]~355 2 COMB LCCOMB_X58_Y20_N16 1 " "Info: 2: + IC(0.370 ns) + CELL(0.275 ns) = 0.645 ns; Loc. = LCCOMB_X58_Y20_N16; Fanout = 1; COMB Node = 'homework:inst\|win\[1\]~355'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.645 ns" { qudou:inst6|clkout homework:inst|win[1]~355 } "NODE_NAME" } } { "homework.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/homework.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.275 ns) 1.169 ns homework:inst\|win\[1\]~357 3 COMB LCCOMB_X58_Y20_N12 2 " "Info: 3: + IC(0.249 ns) + CELL(0.275 ns) = 1.169 ns; Loc. = LCCOMB_X58_Y20_N12; Fanout = 2; COMB Node = 'homework:inst\|win\[1\]~357'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.524 ns" { homework:inst|win[1]~355 homework:inst|win[1]~357 } "NODE_NAME" } } { "homework.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/homework.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.421 ns) + CELL(0.660 ns) 2.250 ns homework:inst\|win\[1\] 4 REG LCFF_X59_Y20_N1 7 " "Info: 4: + IC(0.421 ns) + CELL(0.660 ns) = 2.250 ns; Loc. = LCFF_X59_Y20_N1; Fanout = 7; REG Node = 'homework:inst\|win\[1\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.081 ns" { homework:inst|win[1]~357 homework:inst|win[1] } "NODE_NAME" } } { "homework.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/homework.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.210 ns ( 53.78 % ) " "Info: Total cell delay = 1.210 ns ( 53.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.040 ns ( 46.22 % ) " "Info: Total interconnect delay = 1.040 ns ( 46.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.250 ns" { qudou:inst6|clkout homework:inst|win[1]~355 homework:inst|win[1]~357 homework:inst|win[1] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.250 ns" { qudou:inst6|clkout {} homework:inst|win[1]~355 {} homework:inst|win[1]~357 {} homework:inst|win[1] {} } { 0.000ns 0.370ns 0.249ns 0.421ns } { 0.000ns 0.275ns 0.275ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.323 ns - Smallest " "Info: - Smallest clock skew is -6.323 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkin destination 2.686 ns + Shortest register " "Info: + Shortest clock path from clock \"clkin\" to destination register is 2.686 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clkin 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clkin'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkin } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "F:/EDA/home/bigHomework/bigHomework/Block1.bdf" { { -192 -128 40 -176 "clkin" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clkin~clkctrl 2 COMB CLKCTRL_G2 48 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 48; COMB Node = 'clkin~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clkin clkin~clkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "F:/EDA/home/bigHomework/bigHomework/Block1.bdf" { { -192 -128 40 -176 "clkin" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.537 ns) 2.686 ns homework:inst\|win\[1\] 3 REG LCFF_X59_Y20_N1 7 " "Info: 3: + IC(1.032 ns) + CELL(0.537 ns) = 2.686 ns; Loc. = LCFF_X59_Y20_N1; Fanout = 7; REG Node = 'homework:inst\|win\[1\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { clkin~clkctrl homework:inst|win[1] } "NODE_NAME" } } { "homework.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/homework.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.19 % ) " "Info: Total cell delay = 1.536 ns ( 57.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.150 ns ( 42.81 % ) " "Info: Total interconnect delay = 1.150 ns ( 42.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.686 ns" { clkin clkin~clkctrl homework:inst|win[1] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.686 ns" { clkin {} clkin~combout {} clkin~clkctrl {} homework:inst|win[1] {} } { 0.000ns 0.000ns 0.118ns 1.032ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkin source 9.009 ns - Longest register " "Info: - Longest clock path from clock \"clkin\" to source register is 9.009 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clkin 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clkin'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkin } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "F:/EDA/home/bigHomework/bigHomework/Block1.bdf" { { -192 -128 40 -176 "clkin" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.787 ns) 2.117 ns fenpin100:inst1\|out 2 REG LCFF_X1_Y18_N25 3 " "Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N25; Fanout = 3; REG Node = 'fenpin100:inst1\|out'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { clkin fenpin100:inst1|out } "NODE_NAME" } } { "fenpin100.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/fenpin100.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.168 ns) + CELL(0.787 ns) 5.072 ns fenpin50:inst3\|out 3 REG LCFF_X30_Y1_N1 3 " "Info: 3: + IC(2.168 ns) + CELL(0.787 ns) = 5.072 ns; Loc. = LCFF_X30_Y1_N1; Fanout = 3; REG Node = 'fenpin50:inst3\|out'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.955 ns" { fenpin100:inst1|out fenpin50:inst3|out } "NODE_NAME" } } { "fenpin50.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/fenpin50.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.703 ns) + CELL(0.787 ns) 6.562 ns fenpin10:inst4\|out 4 REG LCFF_X32_Y1_N25 3 " "Info: 4: + IC(0.703 ns) + CELL(0.787 ns) = 6.562 ns; Loc. = LCFF_X32_Y1_N25; Fanout = 3; REG Node = 'fenpin10:inst4\|out'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { fenpin50:inst3|out fenpin10:inst4|out } "NODE_NAME" } } { "fenpin10.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/fenpin10.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.893 ns) + CELL(0.000 ns) 7.455 ns fenpin10:inst4\|out~clkctrl 5 COMB CLKCTRL_G14 23 " "Info: 5: + IC(0.893 ns) + CELL(0.000 ns) = 7.455 ns; Loc. = CLKCTRL_G14; Fanout = 23; COMB Node = 'fenpin10:inst4\|out~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.893 ns" { fenpin10:inst4|out fenpin10:inst4|out~clkctrl } "NODE_NAME" } } { "fenpin10.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/fenpin10.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.017 ns) + CELL(0.537 ns) 9.009 ns qudou:inst6\|clkout 6 REG LCFF_X58_Y20_N9 30 " "Info: 6: + IC(1.017 ns) + CELL(0.537 ns) = 9.009 ns; Loc. = LCFF_X58_Y20_N9; Fanout = 30; REG Node = 'qudou:inst6\|clkout'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.554 ns" { fenpin10:inst4|out~clkctrl qudou:inst6|clkout } "NODE_NAME" } } { "qudou.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/qudou.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.897 ns ( 43.26 % ) " "Info: Total cell delay = 3.897 ns ( 43.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.112 ns ( 56.74 % ) " "Info: Total interconnect delay = 5.112 ns ( 56.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "9.009 ns" { clkin fenpin100:inst1|out fenpin50:inst3|out fenpin10:inst4|out fenpin10:inst4|out~clkctrl qudou:inst6|clkout } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "9.009 ns" { clkin {} clkin~combout {} fenpin100:inst1|out {} fenpin50:inst3|out {} fenpin10:inst4|out {} fenpin10:inst4|out~clkctrl {} qudou:inst6|clkout {} } { 0.000ns 0.000ns 0.331ns 2.168ns 0.703ns 0.893ns 1.017ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.686 ns" { clkin clkin~clkctrl homework:inst|win[1] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.686 ns" { clkin {} clkin~combout {} clkin~clkctrl {} homework:inst|win[1] {} } { 0.000ns 0.000ns 0.118ns 1.032ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "9.009 ns" { clkin fenpin100:inst1|out fenpin50:inst3|out fenpin10:inst4|out fenpin10:inst4|out~clkctrl qudou:inst6|clkout } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "9.009 ns" { clkin {} clkin~combout {} fenpin100:inst1|out {} fenpin50:inst3|out {} fenpin10:inst4|out {} fenpin10:inst4|out~clkctrl {} qudou:inst6|clkout {} } { 0.000ns 0.000ns 0.331ns 2.168ns 0.703ns 0.893ns 1.017ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "qudou.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/qudou.v" 3 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "homework.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/homework.v" 22 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.250 ns" { qudou:inst6|clkout homework:inst|win[1]~355 homework:inst|win[1]~357 homework:inst|win[1] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.250 ns" { qudou:inst6|clkout {} homework:inst|win[1]~355 {} homework:inst|win[1]~357 {} homework:inst|win[1] {} } { 0.000ns 0.370ns 0.249ns 0.421ns } { 0.000ns 0.275ns 0.275ns 0.660ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.686 ns" { clkin clkin~clkctrl homework:inst|win[1] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.686 ns" { clkin {} clkin~combout {} clkin~clkctrl {} homework:inst|win[1] {} } { 0.000ns 0.000ns 0.118ns 1.032ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "9.009 ns" { clkin fenpin100:inst1|out fenpin50:inst3|out fenpin10:inst4|out fenpin10:inst4|out~clkctrl qudou:inst6|clkout } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "9.009 ns" { clkin {} clkin~combout {} fenpin100:inst1|out {} fenpin50:inst3|out {} fenpin10:inst4|out {} fenpin10:inst4|out~clkctrl {} qudou:inst6|clkout {} } { 0.000ns 0.000ns 0.331ns 2.168ns 0.703ns 0.893ns 1.017ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clkin 198 " "Warning: Circuit may not operate. Detected 198 non-operational path(s) clocked by clock \"clkin\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "homework:inst\|sumb\[4\] yima:inst14\|out\[6\] clkin 7.744 ns " "Info: Found hold time violation between source  pin or register \"homework:inst\|sumb\[4\]\" and destination pin or register \"yima:inst14\|out\[6\]\" for clock \"clkin\" (Hold time is 7.744 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "8.747 ns + Largest " "Info: + Largest clock skew is 8.747 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkin destination 11.434 ns + Longest register " "Info: + Longest clock path from clock \"clkin\" to destination register is 11.434 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clkin 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clkin'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkin } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "F:/EDA/home/bigHomework/bigHomework/Block1.bdf" { { -192 -128 40 -176 "clkin" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.787 ns) 2.117 ns fenpin100:inst1\|out 2 REG LCFF_X1_Y18_N25 3 " "Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N25; Fanout = 3; REG Node = 'fenpin100:inst1\|out'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { clkin fenpin100:inst1|out } "NODE_NAME" } } { "fenpin100.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/fenpin100.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.168 ns) + CELL(0.787 ns) 5.072 ns fenpin50:inst3\|out 3 REG LCFF_X30_Y1_N1 3 " "Info: 3: + IC(2.168 ns) + CELL(0.787 ns) = 5.072 ns; Loc. = LCFF_X30_Y1_N1; Fanout = 3; REG Node = 'fenpin50:inst3\|out'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.955 ns" { fenpin100:inst1|out fenpin50:inst3|out } "NODE_NAME" } } { "fenpin50.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/fenpin50.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.703 ns) + CELL(0.787 ns) 6.562 ns fenpin10:inst4\|out 4 REG LCFF_X32_Y1_N25 3 " "Info: 4: + IC(0.703 ns) + CELL(0.787 ns) = 6.562 ns; Loc. = LCFF_X32_Y1_N25; Fanout = 3; REG Node = 'fenpin10:inst4\|out'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { fenpin50:inst3|out fenpin10:inst4|out } "NODE_NAME" } } { "fenpin10.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/fenpin10.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.493 ns) + CELL(0.787 ns) 7.842 ns fenpin100:inst2\|out 5 REG LCFF_X33_Y1_N25 3 " "Info: 5: + IC(0.493 ns) + CELL(0.787 ns) = 7.842 ns; Loc. = LCFF_X33_Y1_N25; Fanout = 3; REG Node = 'fenpin100:inst2\|out'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.280 ns" { fenpin10:inst4|out fenpin100:inst2|out } "NODE_NAME" } } { "fenpin100.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/fenpin100.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.493 ns) + CELL(0.787 ns) 9.122 ns fenpin10:inst5\|out 6 REG LCFF_X34_Y1_N17 2 " "Info: 6: + IC(0.493 ns) + CELL(0.787 ns) = 9.122 ns; Loc. = LCFF_X34_Y1_N17; Fanout = 2; REG Node = 'fenpin10:inst5\|out'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.280 ns" { fenpin100:inst2|out fenpin10:inst5|out } "NODE_NAME" } } { "fenpin10.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/fenpin10.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.736 ns) + CELL(0.000 ns) 9.858 ns fenpin10:inst5\|out~clkctrl 7 COMB CLKCTRL_G15 44 " "Info: 7: + IC(0.736 ns) + CELL(0.000 ns) = 9.858 ns; Loc. = CLKCTRL_G15; Fanout = 44; COMB Node = 'fenpin10:inst5\|out~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.736 ns" { fenpin10:inst5|out fenpin10:inst5|out~clkctrl } "NODE_NAME" } } { "fenpin10.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/fenpin10.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.039 ns) + CELL(0.537 ns) 11.434 ns yima:inst14\|out\[6\] 8 REG LCFF_X57_Y18_N1 4 " "Info: 8: + IC(1.039 ns) + CELL(0.537 ns) = 11.434 ns; Loc. = LCFF_X57_Y18_N1; Fanout = 4; REG Node = 'yima:inst14\|out\[6\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.576 ns" { fenpin10:inst5|out~clkctrl yima:inst14|out[6] } "NODE_NAME" } } { "yima.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/yima.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.471 ns ( 47.85 % ) " "Info: Total cell delay = 5.471 ns ( 47.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.963 ns ( 52.15 % ) " "Info: Total interconnect delay = 5.963 ns ( 52.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "11.434 ns" { clkin fenpin100:inst1|out fenpin50:inst3|out fenpin10:inst4|out fenpin100:inst2|out fenpin10:inst5|out fenpin10:inst5|out~clkctrl yima:inst14|out[6] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "11.434 ns" { clkin {} clkin~combout {} fenpin100:inst1|out {} fenpin50:inst3|out {} fenpin10:inst4|out {} fenpin100:inst2|out {} fenpin10:inst5|out {} fenpin10:inst5|out~clkctrl {} yima:inst14|out[6] {} } { 0.000ns 0.000ns 0.331ns 2.168ns 0.703ns 0.493ns 0.493ns 0.736ns 1.039ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkin source 2.687 ns - Shortest register " "Info: - Shortest clock path from clock \"clkin\" to source register is 2.687 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clkin 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clkin'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkin } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "F:/EDA/home/bigHomework/bigHomework/Block1.bdf" { { -192 -128 40 -176 "clkin" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clkin~clkctrl 2 COMB CLKCTRL_G2 48 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 48; COMB Node = 'clkin~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clkin clkin~clkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "F:/EDA/home/bigHomework/bigHomework/Block1.bdf" { { -192 -128 40 -176 "clkin" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.033 ns) + CELL(0.537 ns) 2.687 ns homework:inst\|sumb\[4\] 3 REG LCFF_X57_Y19_N21 6 " "Info: 3: + IC(1.033 ns) + CELL(0.537 ns) = 2.687 ns; Loc. = LCFF_X57_Y19_N21; Fanout = 6; REG Node = 'homework:inst\|sumb\[4\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { clkin~clkctrl homework:inst|sumb[4] } "NODE_NAME" } } { "homework.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/homework.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.16 % ) " "Info: Total cell delay = 1.536 ns ( 57.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.151 ns ( 42.84 % ) " "Info: Total interconnect delay = 1.151 ns ( 42.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.687 ns" { clkin clkin~clkctrl homework:inst|sumb[4] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.687 ns" { clkin {} clkin~combout {} clkin~clkctrl {} homework:inst|sumb[4] {} } { 0.000ns 0.000ns 0.118ns 1.033ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "11.434 ns" { clkin fenpin100:inst1|out fenpin50:inst3|out fenpin10:inst4|out fenpin100:inst2|out fenpin10:inst5|out fenpin10:inst5|out~clkctrl yima:inst14|out[6] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "11.434 ns" { clkin {} clkin~combout {} fenpin100:inst1|out {} fenpin50:inst3|out {} fenpin10:inst4|out {} fenpin100:inst2|out {} fenpin10:inst5|out {} fenpin10:inst5|out~clkctrl {} yima:inst14|out[6] {} } { 0.000ns 0.000ns 0.331ns 2.168ns 0.703ns 0.493ns 0.493ns 0.736ns 1.039ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.687 ns" { clkin clkin~clkctrl homework:inst|sumb[4] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.687 ns" { clkin {} clkin~combout {} clkin~clkctrl {} homework:inst|sumb[4] {} } { 0.000ns 0.000ns 0.118ns 1.033ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "homework.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/homework.v" 22 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.019 ns - Shortest register register " "Info: - Shortest register to register delay is 1.019 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns homework:inst\|sumb\[4\] 1 REG LCFF_X57_Y19_N21 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X57_Y19_N21; Fanout = 6; REG Node = 'homework:inst\|sumb\[4\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { homework:inst|sumb[4] } "NODE_NAME" } } { "homework.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/homework.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.786 ns) + CELL(0.149 ns) 0.935 ns flag:inst19\|LessThan0~59 2 COMB LCCOMB_X57_Y18_N0 6 " "Info: 2: + IC(0.786 ns) + CELL(0.149 ns) = 0.935 ns; Loc. = LCCOMB_X57_Y18_N0; Fanout = 6; COMB Node = 'flag:inst19\|LessThan0~59'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.935 ns" { homework:inst|sumb[4] flag:inst19|LessThan0~59 } "NODE_NAME" } } { "flag.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/flag.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.019 ns yima:inst14\|out\[6\] 3 REG LCFF_X57_Y18_N1 4 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 1.019 ns; Loc. = LCFF_X57_Y18_N1; Fanout = 4; REG Node = 'yima:inst14\|out\[6\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { flag:inst19|LessThan0~59 yima:inst14|out[6] } "NODE_NAME" } } { "yima.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/yima.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.233 ns ( 22.87 % ) " "Info: Total cell delay = 0.233 ns ( 22.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.786 ns ( 77.13 % ) " "Info: Total interconnect delay = 0.786 ns ( 77.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.019 ns" { homework:inst|sumb[4] flag:inst19|LessThan0~59 yima:inst14|out[6] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "1.019 ns" { homework:inst|sumb[4] {} flag:inst19|LessThan0~59 {} yima:inst14|out[6] {} } { 0.000ns 0.786ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "yima.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/yima.v" 6 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "11.434 ns" { clkin fenpin100:inst1|out fenpin50:inst3|out fenpin10:inst4|out fenpin100:inst2|out fenpin10:inst5|out fenpin10:inst5|out~clkctrl yima:inst14|out[6] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "11.434 ns" { clkin {} clkin~combout {} fenpin100:inst1|out {} fenpin50:inst3|out {} fenpin10:inst4|out {} fenpin100:inst2|out {} fenpin10:inst5|out {} fenpin10:inst5|out~clkctrl {} yima:inst14|out[6] {} } { 0.000ns 0.000ns 0.331ns 2.168ns 0.703ns 0.493ns 0.493ns 0.736ns 1.039ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.687 ns" { clkin clkin~clkctrl homework:inst|sumb[4] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.687 ns" { clkin {} clkin~combout {} clkin~clkctrl {} homework:inst|sumb[4] {} } { 0.000ns 0.000ns 0.118ns 1.033ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.019 ns" { homework:inst|sumb[4] flag:inst19|LessThan0~59 yima:inst14|out[6] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "1.019 ns" { homework:inst|sumb[4] {} flag:inst19|LessThan0~59 {} yima:inst14|out[6] {} } { 0.000ns 0.786ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "qudou:inst6\|clkout rst clkin -1.724 ns register " "Info: tsu for register \"qudou:inst6\|clkout\" (data pin = \"rst\", clock pin = \"clkin\") is -1.724 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.321 ns + Longest pin register " "Info: + Longest pin to register delay is 7.321 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns rst 1 PIN PIN_W26 6 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_W26; Fanout = 6; PIN Node = 'rst'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "F:/EDA/home/bigHomework/bigHomework/Block1.bdf" { { -8 -96 72 8 "rst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.937 ns) + CELL(0.438 ns) 7.237 ns qudou:inst6\|clkout~47 2 COMB LCCOMB_X58_Y20_N8 1 " "Info: 2: + IC(5.937 ns) + CELL(0.438 ns) = 7.237 ns; Loc. = LCCOMB_X58_Y20_N8; Fanout = 1; COMB Node = 'qudou:inst6\|clkout~47'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.375 ns" { rst qudou:inst6|clkout~47 } "NODE_NAME" } } { "qudou.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/qudou.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.321 ns qudou:inst6\|clkout 3 REG LCFF_X58_Y20_N9 30 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 7.321 ns; Loc. = LCFF_X58_Y20_N9; Fanout = 30; REG Node = 'qudou:inst6\|clkout'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { qudou:inst6|clkout~47 qudou:inst6|clkout } "NODE_NAME" } } { "qudou.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/qudou.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.384 ns ( 18.90 % ) " "Info: Total cell delay = 1.384 ns ( 18.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.937 ns ( 81.10 % ) " "Info: Total interconnect delay = 5.937 ns ( 81.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "7.321 ns" { rst qudou:inst6|clkout~47 qudou:inst6|clkout } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "7.321 ns" { rst {} rst~combout {} qudou:inst6|clkout~47 {} qudou:inst6|clkout {} } { 0.000ns 0.000ns 5.937ns 0.000ns } { 0.000ns 0.862ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "qudou.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/qudou.v" 3 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkin destination 9.009 ns - Shortest register " "Info: - Shortest clock path from clock \"clkin\" to destination register is 9.009 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clkin 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clkin'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkin } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "F:/EDA/home/bigHomework/bigHomework/Block1.bdf" { { -192 -128 40 -176 "clkin" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.787 ns) 2.117 ns fenpin100:inst1\|out 2 REG LCFF_X1_Y18_N25 3 " "Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N25; Fanout = 3; REG Node = 'fenpin100:inst1\|out'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { clkin fenpin100:inst1|out } "NODE_NAME" } } { "fenpin100.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/fenpin100.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.168 ns) + CELL(0.787 ns) 5.072 ns fenpin50:inst3\|out 3 REG LCFF_X30_Y1_N1 3 " "Info: 3: + IC(2.168 ns) + CELL(0.787 ns) = 5.072 ns; Loc. = LCFF_X30_Y1_N1; Fanout = 3; REG Node = 'fenpin50:inst3\|out'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.955 ns" { fenpin100:inst1|out fenpin50:inst3|out } "NODE_NAME" } } { "fenpin50.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/fenpin50.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.703 ns) + CELL(0.787 ns) 6.562 ns fenpin10:inst4\|out 4 REG LCFF_X32_Y1_N25 3 " "Info: 4: + IC(0.703 ns) + CELL(0.787 ns) = 6.562 ns; Loc. = LCFF_X32_Y1_N25; Fanout = 3; REG Node = 'fenpin10:inst4\|out'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { fenpin50:inst3|out fenpin10:inst4|out } "NODE_NAME" } } { "fenpin10.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/fenpin10.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.893 ns) + CELL(0.000 ns) 7.455 ns fenpin10:inst4\|out~clkctrl 5 COMB CLKCTRL_G14 23 " "Info: 5: + IC(0.893 ns) + CELL(0.000 ns) = 7.455 ns; Loc. = CLKCTRL_G14; Fanout = 23; COMB Node = 'fenpin10:inst4\|out~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.893 ns" { fenpin10:inst4|out fenpin10:inst4|out~clkctrl } "NODE_NAME" } } { "fenpin10.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/fenpin10.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.017 ns) + CELL(0.537 ns) 9.009 ns qudou:inst6\|clkout 6 REG LCFF_X58_Y20_N9 30 " "Info: 6: + IC(1.017 ns) + CELL(0.537 ns) = 9.009 ns; Loc. = LCFF_X58_Y20_N9; Fanout = 30; REG Node = 'qudou:inst6\|clkout'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.554 ns" { fenpin10:inst4|out~clkctrl qudou:inst6|clkout } "NODE_NAME" } } { "qudou.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/qudou.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.897 ns ( 43.26 % ) " "Info: Total cell delay = 3.897 ns ( 43.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.112 ns ( 56.74 % ) " "Info: Total interconnect delay = 5.112 ns ( 56.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "9.009 ns" { clkin fenpin100:inst1|out fenpin50:inst3|out fenpin10:inst4|out fenpin10:inst4|out~clkctrl qudou:inst6|clkout } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "9.009 ns" { clkin {} clkin~combout {} fenpin100:inst1|out {} fenpin50:inst3|out {} fenpin10:inst4|out {} fenpin10:inst4|out~clkctrl {} qudou:inst6|clkout {} } { 0.000ns 0.000ns 0.331ns 2.168ns 0.703ns 0.893ns 1.017ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "7.321 ns" { rst qudou:inst6|clkout~47 qudou:inst6|clkout } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "7.321 ns" { rst {} rst~combout {} qudou:inst6|clkout~47 {} qudou:inst6|clkout {} } { 0.000ns 0.000ns 5.937ns 0.000ns } { 0.000ns 0.862ns 0.438ns 0.084ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "9.009 ns" { clkin fenpin100:inst1|out fenpin50:inst3|out fenpin10:inst4|out fenpin10:inst4|out~clkctrl qudou:inst6|clkout } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "9.009 ns" { clkin {} clkin~combout {} fenpin100:inst1|out {} fenpin50:inst3|out {} fenpin10:inst4|out {} fenpin10:inst4|out~clkctrl {} qudou:inst6|clkout {} } { 0.000ns 0.000ns 0.331ns 2.168ns 0.703ns 0.893ns 1.017ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clkin out7\[2\] yima:inst14\|out\[6\] 18.682 ns register " "Info: tco from clock \"clkin\" to destination pin \"out7\[2\]\" through register \"yima:inst14\|out\[6\]\" is 18.682 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkin source 11.434 ns + Longest register " "Info: + Longest clock path from clock \"clkin\" to source register is 11.434 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clkin 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clkin'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkin } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "F:/EDA/home/bigHomework/bigHomework/Block1.bdf" { { -192 -128 40 -176 "clkin" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.787 ns) 2.117 ns fenpin100:inst1\|out 2 REG LCFF_X1_Y18_N25 3 " "Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N25; Fanout = 3; REG Node = 'fenpin100:inst1\|out'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { clkin fenpin100:inst1|out } "NODE_NAME" } } { "fenpin100.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/fenpin100.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.168 ns) + CELL(0.787 ns) 5.072 ns fenpin50:inst3\|out 3 REG LCFF_X30_Y1_N1 3 " "Info: 3: + IC(2.168 ns) + CELL(0.787 ns) = 5.072 ns; Loc. = LCFF_X30_Y1_N1; Fanout = 3; REG Node = 'fenpin50:inst3\|out'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.955 ns" { fenpin100:inst1|out fenpin50:inst3|out } "NODE_NAME" } } { "fenpin50.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/fenpin50.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.703 ns) + CELL(0.787 ns) 6.562 ns fenpin10:inst4\|out 4 REG LCFF_X32_Y1_N25 3 " "Info: 4: + IC(0.703 ns) + CELL(0.787 ns) = 6.562 ns; Loc. = LCFF_X32_Y1_N25; Fanout = 3; REG Node = 'fenpin10:inst4\|out'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { fenpin50:inst3|out fenpin10:inst4|out } "NODE_NAME" } } { "fenpin10.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/fenpin10.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.493 ns) + CELL(0.787 ns) 7.842 ns fenpin100:inst2\|out 5 REG LCFF_X33_Y1_N25 3 " "Info: 5: + IC(0.493 ns) + CELL(0.787 ns) = 7.842 ns; Loc. = LCFF_X33_Y1_N25; Fanout = 3; REG Node = 'fenpin100:inst2\|out'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.280 ns" { fenpin10:inst4|out fenpin100:inst2|out } "NODE_NAME" } } { "fenpin100.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/fenpin100.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.493 ns) + CELL(0.787 ns) 9.122 ns fenpin10:inst5\|out 6 REG LCFF_X34_Y1_N17 2 " "Info: 6: + IC(0.493 ns) + CELL(0.787 ns) = 9.122 ns; Loc. = LCFF_X34_Y1_N17; Fanout = 2; REG Node = 'fenpin10:inst5\|out'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.280 ns" { fenpin100:inst2|out fenpin10:inst5|out } "NODE_NAME" } } { "fenpin10.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/fenpin10.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.736 ns) + CELL(0.000 ns) 9.858 ns fenpin10:inst5\|out~clkctrl 7 COMB CLKCTRL_G15 44 " "Info: 7: + IC(0.736 ns) + CELL(0.000 ns) = 9.858 ns; Loc. = CLKCTRL_G15; Fanout = 44; COMB Node = 'fenpin10:inst5\|out~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.736 ns" { fenpin10:inst5|out fenpin10:inst5|out~clkctrl } "NODE_NAME" } } { "fenpin10.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/fenpin10.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.039 ns) + CELL(0.537 ns) 11.434 ns yima:inst14\|out\[6\] 8 REG LCFF_X57_Y18_N1 4 " "Info: 8: + IC(1.039 ns) + CELL(0.537 ns) = 11.434 ns; Loc. = LCFF_X57_Y18_N1; Fanout = 4; REG Node = 'yima:inst14\|out\[6\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.576 ns" { fenpin10:inst5|out~clkctrl yima:inst14|out[6] } "NODE_NAME" } } { "yima.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/yima.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.471 ns ( 47.85 % ) " "Info: Total cell delay = 5.471 ns ( 47.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.963 ns ( 52.15 % ) " "Info: Total interconnect delay = 5.963 ns ( 52.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "11.434 ns" { clkin fenpin100:inst1|out fenpin50:inst3|out fenpin10:inst4|out fenpin100:inst2|out fenpin10:inst5|out fenpin10:inst5|out~clkctrl yima:inst14|out[6] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "11.434 ns" { clkin {} clkin~combout {} fenpin100:inst1|out {} fenpin50:inst3|out {} fenpin10:inst4|out {} fenpin100:inst2|out {} fenpin10:inst5|out {} fenpin10:inst5|out~clkctrl {} yima:inst14|out[6] {} } { 0.000ns 0.000ns 0.331ns 2.168ns 0.703ns 0.493ns 0.493ns 0.736ns 1.039ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "yima.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/yima.v" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.998 ns + Longest register pin " "Info: + Longest register to pin delay is 6.998 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns yima:inst14\|out\[6\] 1 REG LCFF_X57_Y18_N1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X57_Y18_N1; Fanout = 4; REG Node = 'yima:inst14\|out\[6\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { yima:inst14|out[6] } "NODE_NAME" } } { "yima.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/yima.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.356 ns) + CELL(2.642 ns) 6.998 ns out7\[2\] 2 PIN PIN_M3 0 " "Info: 2: + IC(4.356 ns) + CELL(2.642 ns) = 6.998 ns; Loc. = PIN_M3; Fanout = 0; PIN Node = 'out7\[2\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.998 ns" { yima:inst14|out[6] out7[2] } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "F:/EDA/home/bigHomework/bigHomework/Block1.bdf" { { 416 1576 1752 432 "out7\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.642 ns ( 37.75 % ) " "Info: Total cell delay = 2.642 ns ( 37.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.356 ns ( 62.25 % ) " "Info: Total interconnect delay = 4.356 ns ( 62.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.998 ns" { yima:inst14|out[6] out7[2] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.998 ns" { yima:inst14|out[6] {} out7[2] {} } { 0.000ns 4.356ns } { 0.000ns 2.642ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "11.434 ns" { clkin fenpin100:inst1|out fenpin50:inst3|out fenpin10:inst4|out fenpin100:inst2|out fenpin10:inst5|out fenpin10:inst5|out~clkctrl yima:inst14|out[6] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "11.434 ns" { clkin {} clkin~combout {} fenpin100:inst1|out {} fenpin50:inst3|out {} fenpin10:inst4|out {} fenpin100:inst2|out {} fenpin10:inst5|out {} fenpin10:inst5|out~clkctrl {} yima:inst14|out[6] {} } { 0.000ns 0.000ns 0.331ns 2.168ns 0.703ns 0.493ns 0.493ns 0.736ns 1.039ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.998 ns" { yima:inst14|out[6] out7[2] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.998 ns" { yima:inst14|out[6] {} out7[2] {} } { 0.000ns 4.356ns } { 0.000ns 2.642ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "qudou:inst16\|count\[1\] clkin3 clkin 3.168 ns register " "Info: th for register \"qudou:inst16\|count\[1\]\" (data pin = \"clkin3\", clock pin = \"clkin\") is 3.168 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkin destination 9.011 ns + Longest register " "Info: + Longest clock path from clock \"clkin\" to destination register is 9.011 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clkin 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clkin'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkin } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "F:/EDA/home/bigHomework/bigHomework/Block1.bdf" { { -192 -128 40 -176 "clkin" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.787 ns) 2.117 ns fenpin100:inst1\|out 2 REG LCFF_X1_Y18_N25 3 " "Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N25; Fanout = 3; REG Node = 'fenpin100:inst1\|out'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { clkin fenpin100:inst1|out } "NODE_NAME" } } { "fenpin100.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/fenpin100.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.168 ns) + CELL(0.787 ns) 5.072 ns fenpin50:inst3\|out 3 REG LCFF_X30_Y1_N1 3 " "Info: 3: + IC(2.168 ns) + CELL(0.787 ns) = 5.072 ns; Loc. = LCFF_X30_Y1_N1; Fanout = 3; REG Node = 'fenpin50:inst3\|out'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.955 ns" { fenpin100:inst1|out fenpin50:inst3|out } "NODE_NAME" } } { "fenpin50.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/fenpin50.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.703 ns) + CELL(0.787 ns) 6.562 ns fenpin10:inst4\|out 4 REG LCFF_X32_Y1_N25 3 " "Info: 4: + IC(0.703 ns) + CELL(0.787 ns) = 6.562 ns; Loc. = LCFF_X32_Y1_N25; Fanout = 3; REG Node = 'fenpin10:inst4\|out'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { fenpin50:inst3|out fenpin10:inst4|out } "NODE_NAME" } } { "fenpin10.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/fenpin10.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.893 ns) + CELL(0.000 ns) 7.455 ns fenpin10:inst4\|out~clkctrl 5 COMB CLKCTRL_G14 23 " "Info: 5: + IC(0.893 ns) + CELL(0.000 ns) = 7.455 ns; Loc. = CLKCTRL_G14; Fanout = 23; COMB Node = 'fenpin10:inst4\|out~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.893 ns" { fenpin10:inst4|out fenpin10:inst4|out~clkctrl } "NODE_NAME" } } { "fenpin10.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/fenpin10.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.019 ns) + CELL(0.537 ns) 9.011 ns qudou:inst16\|count\[1\] 6 REG LCFF_X62_Y20_N27 3 " "Info: 6: + IC(1.019 ns) + CELL(0.537 ns) = 9.011 ns; Loc. = LCFF_X62_Y20_N27; Fanout = 3; REG Node = 'qudou:inst16\|count\[1\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { fenpin10:inst4|out~clkctrl qudou:inst16|count[1] } "NODE_NAME" } } { "qudou.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/qudou.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.897 ns ( 43.25 % ) " "Info: Total cell delay = 3.897 ns ( 43.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.114 ns ( 56.75 % ) " "Info: Total interconnect delay = 5.114 ns ( 56.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "9.011 ns" { clkin fenpin100:inst1|out fenpin50:inst3|out fenpin10:inst4|out fenpin10:inst4|out~clkctrl qudou:inst16|count[1] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "9.011 ns" { clkin {} clkin~combout {} fenpin100:inst1|out {} fenpin50:inst3|out {} fenpin10:inst4|out {} fenpin10:inst4|out~clkctrl {} qudou:inst16|count[1] {} } { 0.000ns 0.000ns 0.331ns 2.168ns 0.703ns 0.893ns 1.019ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "qudou.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/qudou.v" 6 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.109 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.109 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns clkin3 1 PIN PIN_P23 5 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P23; Fanout = 5; PIN Node = 'clkin3'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkin3 } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "F:/EDA/home/bigHomework/bigHomework/Block1.bdf" { { 456 -96 72 472 "clkin3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.033 ns) + CELL(0.150 ns) 6.025 ns qudou:inst16\|count~214 2 COMB LCCOMB_X62_Y20_N26 1 " "Info: 2: + IC(5.033 ns) + CELL(0.150 ns) = 6.025 ns; Loc. = LCCOMB_X62_Y20_N26; Fanout = 1; COMB Node = 'qudou:inst16\|count~214'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.183 ns" { clkin3 qudou:inst16|count~214 } "NODE_NAME" } } { "qudou.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/qudou.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.109 ns qudou:inst16\|count\[1\] 3 REG LCFF_X62_Y20_N27 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 6.109 ns; Loc. = LCFF_X62_Y20_N27; Fanout = 3; REG Node = 'qudou:inst16\|count\[1\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { qudou:inst16|count~214 qudou:inst16|count[1] } "NODE_NAME" } } { "qudou.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/qudou.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.076 ns ( 17.61 % ) " "Info: Total cell delay = 1.076 ns ( 17.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.033 ns ( 82.39 % ) " "Info: Total interconnect delay = 5.033 ns ( 82.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.109 ns" { clkin3 qudou:inst16|count~214 qudou:inst16|count[1] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.109 ns" { clkin3 {} clkin3~combout {} qudou:inst16|count~214 {} qudou:inst16|count[1] {} } { 0.000ns 0.000ns 5.033ns 0.000ns } { 0.000ns 0.842ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "9.011 ns" { clkin fenpin100:inst1|out fenpin50:inst3|out fenpin10:inst4|out fenpin10:inst4|out~clkctrl qudou:inst16|count[1] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "9.011 ns" { clkin {} clkin~combout {} fenpin100:inst1|out {} fenpin50:inst3|out {} fenpin10:inst4|out {} fenpin10:inst4|out~clkctrl {} qudou:inst16|count[1] {} } { 0.000ns 0.000ns 0.331ns 2.168ns 0.703ns 0.893ns 1.019ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.109 ns" { clkin3 qudou:inst16|count~214 qudou:inst16|count[1] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.109 ns" { clkin3 {} clkin3~combout {} qudou:inst16|count~214 {} qudou:inst16|count[1] {} } { 0.000ns 0.000ns 5.033ns 0.000ns } { 0.000ns 0.842ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "191 " "Info: Peak virtual memory: 191 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 15 15:15:17 2020 " "Info: Processing ended: Tue Dec 15 15:15:17 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
