

================================================================
== Vitis HLS Report for 'convolution_Pipeline_VITIS_LOOP_27_2_VITIS_LOOP_28_3'
================================================================
* Date:           Sat May 17 11:44:30 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        Convolution
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    |                    Pipeline                   |
    |   min   |   max   |    min   |    max   |   min  |   max  |                      Type                     |
    +---------+---------+----------+----------+--------+--------+-----------------------------------------------+
    |   142903|   142903|  1.429 ms|  1.429 ms|  142893|  142893|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+--------+--------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_27_2_VITIS_LOOP_28_3  |   142901|   142901|        27|          9|          1|  15876|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    719|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    208|    -|
|Register         |        -|    -|     487|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     487|    959|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln27_1_fu_235_p2               |         +|   0|  0|  17|          14|           1|
    |add_ln27_fu_287_p2                 |         +|   0|  0|  14|           7|           1|
    |add_ln28_fu_428_p2                 |         +|   0|  0|  14|           7|           1|
    |add_ln33_1_fu_375_p2               |         +|   0|  0|  71|          64|          64|
    |add_ln33_2_fu_393_p2               |         +|   0|  0|  71|          64|          64|
    |add_ln33_3_fu_399_p2               |         +|   0|  0|  64|          64|          64|
    |add_ln33_4_fu_404_p2               |         +|   0|  0|  64|          64|          64|
    |add_ln33_5_fu_267_p2               |         +|   0|  0|  14|           7|           1|
    |add_ln33_6_fu_450_p2               |         +|   0|  0|  14|           9|           9|
    |add_ln33_7_fu_467_p2               |         +|   0|  0|  14|           9|           9|
    |add_ln33_8_fu_477_p2               |         +|   0|  0|  13|          10|          10|
    |add_ln33_fu_354_p2                 |         +|   0|  0|  71|          64|          64|
    |empty_21_fu_335_p2                 |         +|   0|  0|  71|          64|          64|
    |tmp_fu_325_p2                      |         +|   0|  0|  17|          14|           8|
    |sub_ln33_1_fu_512_p2               |         -|   0|  0|  12|          12|          12|
    |sub_ln33_2_fu_517_p2               |         -|   0|  0|  12|          12|          12|
    |sub_ln33_fu_498_p2                 |         -|   0|  0|  12|          12|          12|
    |sum_3_fu_530_p2                    |         -|   0|  0|  12|          12|          12|
    |sum_fu_535_p2                      |         -|   0|  0|  12|          12|          12|
    |ap_block_pp0_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage4_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage6_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage7_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_state27_pp0_stage8_iter2  |       and|   0|  0|   2|           1|           1|
    |ap_block_state6_io                 |       and|   0|  0|   2|           1|           1|
    |ap_condition_761                   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op92_writereq_state3  |       and|   0|  0|   2|           1|           1|
    |icmp_ln27_fu_229_p2                |      icmp|   0|  0|  17|          14|          10|
    |icmp_ln28_1_fu_281_p2              |      icmp|   0|  0|  14|           7|           2|
    |icmp_ln28_fu_247_p2                |      icmp|   0|  0|  14|           7|           2|
    |icmp_ln37_fu_571_p2                |      icmp|   0|  0|  11|           3|           1|
    |ap_block_pp0_stage2_11001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_11001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage5_11001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage8_11001          |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_io                 |        or|   0|  0|   2|           1|           1|
    |or_ln27_fu_253_p2                  |        or|   0|  0|   2|           1|           1|
    |select_ln27_1_fu_259_p3            |    select|   0|  0|   7|           1|           7|
    |select_ln27_fu_311_p3              |    select|   0|  0|   7|           1|           1|
    |select_ln33_fu_273_p3              |    select|   0|  0|   7|           1|           2|
    |select_ln38_fu_581_p3              |    select|   0|  0|   8|           1|           2|
    |sum_2_fu_553_p3                    |    select|   0|  0|  11|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 719|         574|         530|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  53|         10|    1|         10|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   14|         28|
    |ap_sig_allocacmp_indvar_load          |   9|          2|    7|         14|
    |ap_sig_allocacmp_j_1                  |   9|          2|    7|         14|
    |gmem_blk_n_AR                         |   9|          2|    1|          2|
    |gmem_blk_n_AW                         |   9|          2|    1|          2|
    |gmem_blk_n_B                          |   9|          2|    1|          2|
    |gmem_blk_n_R                          |   9|          2|    1|          2|
    |gmem_blk_n_W                          |   9|          2|    1|          2|
    |indvar48_fu_100                       |   9|          2|    7|         14|
    |indvar_flatten_fu_112                 |   9|          2|   14|         28|
    |indvar_fu_108                         |   9|          2|    7|         14|
    |j_fu_96                               |   9|          2|    7|         14|
    |m_axi_gmem_ARADDR                     |  20|          4|   64|        256|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 208|         44|  136|        408|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln271_fu_104                  |   7|   0|    7|          0|
    |add_ln33_6_reg_684                |   9|   0|    9|          0|
    |add_ln33_8_reg_689                |  10|   0|   10|          0|
    |ap_CS_fsm                         |   9|   0|    9|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |gmem_addr_1_read_1_reg_679        |   8|   0|    8|          0|
    |gmem_addr_1_reg_661               |  64|   0|   64|          0|
    |gmem_addr_2_reg_667               |  64|   0|   64|          0|
    |gmem_addr_3_read_2_reg_704        |   8|   0|    8|          0|
    |gmem_addr_3_reg_673               |  64|   0|   64|          0|
    |gmem_addr_reg_655                 |  64|   0|   64|          0|
    |icmp_ln27_reg_632                 |   1|   0|    1|          0|
    |icmp_ln28_1_reg_651               |   1|   0|    1|          0|
    |icmp_ln28_reg_636                 |   1|   0|    1|          0|
    |icmp_ln37_reg_709                 |   1|   0|    1|          0|
    |indvar48_fu_100                   |   7|   0|    7|          0|
    |indvar_flatten_fu_112             |  14|   0|   14|          0|
    |indvar_fu_108                     |   7|   0|    7|          0|
    |j_fu_96                           |   7|   0|    7|          0|
    |or_ln27_reg_641                   |   1|   0|    1|          0|
    |reg_191                           |   8|   0|    8|          0|
    |reg_195                           |   8|   0|    8|          0|
    |reg_199                           |   8|   0|    8|          0|
    |select_ln27_1_reg_645             |   7|   0|    7|          0|
    |select_ln38_reg_719               |   8|   0|    8|          0|
    |sub_ln33_2_reg_699                |  12|   0|   12|          0|
    |sub_ln33_reg_694                  |  12|   0|   12|          0|
    |trunc_ln38_reg_714                |   8|   0|    8|          0|
    |icmp_ln28_1_reg_651               |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 487|  32|  424|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+------------------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |                     Source Object                    |    C Type    |
+---------------------+-----+-----+------------+------------------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  convolution_Pipeline_VITIS_LOOP_27_2_VITIS_LOOP_28_3|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  convolution_Pipeline_VITIS_LOOP_27_2_VITIS_LOOP_28_3|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  convolution_Pipeline_VITIS_LOOP_27_2_VITIS_LOOP_28_3|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  convolution_Pipeline_VITIS_LOOP_27_2_VITIS_LOOP_28_3|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  convolution_Pipeline_VITIS_LOOP_27_2_VITIS_LOOP_28_3|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  convolution_Pipeline_VITIS_LOOP_27_2_VITIS_LOOP_28_3|  return value|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|                                                  gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|                                                  gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   64|       m_axi|                                                  gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|                                                  gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|   32|       m_axi|                                                  gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|                                                  gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|                                                  gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|                                                  gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|                                                  gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|                                                  gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|                                                  gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|                                                  gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|                                                  gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|                                                  gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|                                                  gmem|       pointer|
|m_axi_gmem_WDATA     |  out|    8|       m_axi|                                                  gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|    1|       m_axi|                                                  gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|                                                  gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|                                                  gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|                                                  gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|                                                  gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|                                                  gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   64|       m_axi|                                                  gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|                                                  gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|   32|       m_axi|                                                  gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|                                                  gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|                                                  gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|                                                  gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|                                                  gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|                                                  gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|                                                  gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|                                                  gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|                                                  gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|                                                  gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|                                                  gmem|       pointer|
|m_axi_gmem_RDATA     |   in|    8|       m_axi|                                                  gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|                                                  gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|                                                  gmem|       pointer|
|m_axi_gmem_RFIFONUM  |   in|   11|       m_axi|                                                  gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|                                                  gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|                                                  gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|                                                  gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|                                                  gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|                                                  gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|                                                  gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|                                                  gmem|       pointer|
|in_img               |   in|   64|     ap_none|                                                in_img|        scalar|
|out_img              |   in|   64|     ap_none|                                               out_img|        scalar|
+---------------------+-----+-----+------------+------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 9, depth = 27


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 27
* Pipeline : 1
  Pipeline-0 : II = 9, D = 27, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.32>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [Include/Convolution.c:28]   --->   Operation 30 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%indvar48 = alloca i32 1"   --->   Operation 31 'alloca' 'indvar48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%add_ln271 = alloca i32 1"   --->   Operation 32 'alloca' 'add_ln271' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%indvar = alloca i32 1"   --->   Operation 33 'alloca' 'indvar' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 34 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%out_img_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %out_img"   --->   Operation 36 'read' 'out_img_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%in_img_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %in_img"   --->   Operation 37 'read' 'in_img_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln0 = store i14 0, i14 %indvar_flatten"   --->   Operation 38 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 39 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %indvar"   --->   Operation 39 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 40 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %indvar48"   --->   Operation 40 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln28 = store i7 1, i7 %j" [Include/Convolution.c:28]   --->   Operation 41 'store' 'store_ln28' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 42 [1/1] (1.58ns)   --->   "%br_ln0 = br void %VITIS_LOOP_31_4"   --->   Operation 42 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%first_iter_0 = phi i1 1, void %newFuncRoot, i1 0, void %new.latch.VITIS_LOOP_31_4.split"   --->   Operation 43 'phi' 'first_iter_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%j_1 = load i7 %j" [Include/Convolution.c:33]   --->   Operation 44 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i14 %indvar_flatten" [Include/Convolution.c:27]   --->   Operation 45 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem"   --->   Operation 46 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (1.81ns)   --->   "%icmp_ln27 = icmp_eq  i14 %indvar_flatten_load, i14 15876" [Include/Convolution.c:27]   --->   Operation 47 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 1.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (1.81ns)   --->   "%add_ln27_1 = add i14 %indvar_flatten_load, i14 1" [Include/Convolution.c:27]   --->   Operation 48 'add' 'add_ln27_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %icmp_ln27, void %for.inc53, void %for.end55.exitStub" [Include/Convolution.c:27]   --->   Operation 49 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%add_ln271_load = load i7 %add_ln271" [Include/Convolution.c:27]   --->   Operation 50 'load' 'add_ln271_load' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%indvar_load = load i7 %indvar" [Include/Convolution.c:27]   --->   Operation 51 'load' 'indvar_load' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (1.87ns)   --->   "%icmp_ln28 = icmp_eq  i7 %j_1, i7 127" [Include/Convolution.c:28]   --->   Operation 52 'icmp' 'icmp_ln28' <Predicate = (!icmp_ln27)> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.97ns)   --->   "%or_ln27 = or i1 %icmp_ln28, i1 %first_iter_0" [Include/Convolution.c:27]   --->   Operation 53 'or' 'or_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.99ns)   --->   "%select_ln27_1 = select i1 %icmp_ln28, i7 %add_ln271_load, i7 %indvar_load" [Include/Convolution.c:27]   --->   Operation 54 'select' 'select_ln27_1' <Predicate = (!icmp_ln27)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln28 = br i1 %or_ln27, void %VITIS_LOOP_31_4.split, void %for.first.iter.VITIS_LOOP_31_4" [Include/Convolution.c:28]   --->   Operation 55 'br' 'br_ln28' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (1.87ns)   --->   "%add_ln33_5 = add i7 %j_1, i7 1" [Include/Convolution.c:33]   --->   Operation 56 'add' 'add_ln33_5' <Predicate = (!icmp_ln27)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.99ns)   --->   "%select_ln33 = select i1 %icmp_ln28, i7 2, i7 %add_ln33_5" [Include/Convolution.c:33]   --->   Operation 57 'select' 'select_ln33' <Predicate = (!icmp_ln27)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (1.87ns)   --->   "%icmp_ln28_1 = icmp_eq  i7 %select_ln33, i7 127" [Include/Convolution.c:28]   --->   Operation 58 'icmp' 'icmp_ln28_1' <Predicate = (!icmp_ln27)> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (1.87ns)   --->   "%add_ln27 = add i7 %select_ln27_1, i7 1" [Include/Convolution.c:27]   --->   Operation 59 'add' 'add_ln27' <Predicate = (!icmp_ln27)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln28 = br i1 %icmp_ln28_1, void %new.latch.VITIS_LOOP_31_4.split, void %last.iter.VITIS_LOOP_31_4.split" [Include/Convolution.c:28]   --->   Operation 60 'br' 'br_ln28' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (1.58ns)   --->   "%store_ln27 = store i14 %add_ln27_1, i14 %indvar_flatten" [Include/Convolution.c:27]   --->   Operation 61 'store' 'store_ln27' <Predicate = (!icmp_ln27)> <Delay = 1.58>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%store_ln27 = store i7 %add_ln27, i7 %add_ln271" [Include/Convolution.c:27]   --->   Operation 62 'store' 'store_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (1.58ns)   --->   "%store_ln28 = store i7 %select_ln33, i7 %j" [Include/Convolution.c:28]   --->   Operation 63 'store' 'store_ln28' <Predicate = (!icmp_ln27)> <Delay = 1.58>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln28 = br void %VITIS_LOOP_31_4" [Include/Convolution.c:28]   --->   Operation 64 'br' 'br_ln28' <Predicate = (!icmp_ln27)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.04>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%indvar48_load = load i7 %indvar48" [Include/Convolution.c:27]   --->   Operation 65 'load' 'indvar48_load' <Predicate = (!icmp_ln27 & !icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_27_2_VITIS_LOOP_28_3_str"   --->   Operation 66 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 15876, i64 15876, i64 15876"   --->   Operation 67 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.99ns)   --->   "%select_ln27 = select i1 %icmp_ln28, i7 0, i7 %indvar48_load" [Include/Convolution.c:27]   --->   Operation 68 'select' 'select_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %select_ln27_1, i7 0" [Include/Convolution.c:27]   --->   Operation 69 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (1.81ns)   --->   "%tmp = add i14 %tmp_1, i14 129" [Include/Convolution.c:27]   --->   Operation 70 'add' 'tmp' <Predicate = (!icmp_ln27)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_cast = zext i14 %tmp" [Include/Convolution.c:27]   --->   Operation 71 'zext' 'tmp_cast' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (3.52ns)   --->   "%empty_21 = add i64 %tmp_cast, i64 %out_img_read" [Include/Convolution.c:27]   --->   Operation 72 'add' 'empty_21' <Predicate = (!icmp_ln27)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i8 %gmem, i64 %empty_21" [Include/Convolution.c:28]   --->   Operation 73 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%p_cast = zext i14 %tmp_1" [Include/Convolution.c:27]   --->   Operation 74 'zext' 'p_cast' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i7 %select_ln27" [Include/Convolution.c:28]   --->   Operation 75 'zext' 'zext_ln28' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (3.52ns)   --->   "%add_ln33 = add i64 %p_cast, i64 %in_img_read" [Include/Convolution.c:33]   --->   Operation 76 'add' 'add_ln33' <Predicate = (!icmp_ln27)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i7 %select_ln27" [Include/Convolution.c:33]   --->   Operation 77 'zext' 'zext_ln33' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln33_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 1, i8 %zext_ln33" [Include/Convolution.c:33]   --->   Operation 78 'bitconcatenate' 'zext_ln33_cast' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln33_1 = zext i9 %zext_ln33_cast" [Include/Convolution.c:33]   --->   Operation 79 'zext' 'zext_ln33_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (3.52ns)   --->   "%add_ln33_1 = add i64 %zext_ln33_1, i64 %add_ln33" [Include/Convolution.c:33]   --->   Operation 80 'add' 'add_ln33_1' <Predicate = (!icmp_ln27)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln33_1_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %select_ln27" [Include/Convolution.c:33]   --->   Operation 81 'bitconcatenate' 'zext_ln33_1_cast' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln33_6 = zext i8 %zext_ln33_1_cast" [Include/Convolution.c:33]   --->   Operation 82 'zext' 'zext_ln33_6' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (3.52ns)   --->   "%add_ln33_2 = add i64 %zext_ln33_6, i64 %add_ln33" [Include/Convolution.c:33]   --->   Operation 83 'add' 'add_ln33_2' <Predicate = (!icmp_ln27)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln33_3 = add i64 %zext_ln28, i64 %in_img_read" [Include/Convolution.c:33]   --->   Operation 84 'add' 'add_ln33_3' <Predicate = (!icmp_ln27)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 85 [1/1] (5.30ns) (root node of TernaryAdder)   --->   "%add_ln33_4 = add i64 %add_ln33_3, i64 %p_cast" [Include/Convolution.c:33]   --->   Operation 85 'add' 'add_ln33_4' <Predicate = (!icmp_ln27)> <Delay = 5.30> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i8 %gmem, i64 %add_ln33_4" [Include/Convolution.c:33]   --->   Operation 86 'getelementptr' 'gmem_addr_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i8 %gmem, i64 %add_ln33_2" [Include/Convolution.c:33]   --->   Operation 87 'getelementptr' 'gmem_addr_2' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%gmem_addr_3 = getelementptr i8 %gmem, i64 %add_ln33_1" [Include/Convolution.c:33]   --->   Operation 88 'getelementptr' 'gmem_addr_3' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (1.87ns)   --->   "%add_ln28 = add i7 %select_ln27, i7 1" [Include/Convolution.c:28]   --->   Operation 89 'add' 'add_ln28' <Predicate = (!icmp_ln27)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (1.58ns)   --->   "%store_ln27 = store i7 %select_ln27_1, i7 %indvar" [Include/Convolution.c:27]   --->   Operation 90 'store' 'store_ln27' <Predicate = (!icmp_ln27)> <Delay = 1.58>
ST_2 : Operation 91 [1/1] (1.58ns)   --->   "%store_ln28 = store i7 %add_ln28, i7 %indvar48" [Include/Convolution.c:28]   --->   Operation 91 'store' 'store_ln28' <Predicate = (!icmp_ln27)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 92 [1/1] (7.30ns)   --->   "%empty_20 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i8, i64 %gmem_addr, i64 126" [Include/Convolution.c:28]   --->   Operation 92 'writereq' 'empty_20' <Predicate = (!icmp_ln27 & or_ln27)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln28 = br void %VITIS_LOOP_31_4.split" [Include/Convolution.c:28]   --->   Operation 93 'br' 'br_ln28' <Predicate = (!icmp_ln27 & or_ln27)> <Delay = 0.00>
ST_3 : Operation 94 [8/8] (7.30ns)   --->   "%empty_17 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem_addr_1, i64 3" [Include/Convolution.c:33]   --->   Operation 94 'readreq' 'empty_17' <Predicate = (!icmp_ln27)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 95 [7/8] (7.30ns)   --->   "%empty_17 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem_addr_1, i64 3" [Include/Convolution.c:33]   --->   Operation 95 'readreq' 'empty_17' <Predicate = (!icmp_ln27)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 96 [6/8] (7.30ns)   --->   "%empty_17 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem_addr_1, i64 3" [Include/Convolution.c:33]   --->   Operation 96 'readreq' 'empty_17' <Predicate = (!icmp_ln27)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 97 [5/8] (7.30ns)   --->   "%empty_17 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem_addr_1, i64 3" [Include/Convolution.c:33]   --->   Operation 97 'readreq' 'empty_17' <Predicate = (!icmp_ln27)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 98 [8/8] (7.30ns)   --->   "%empty_18 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem_addr_2, i64 3" [Include/Convolution.c:33]   --->   Operation 98 'readreq' 'empty_18' <Predicate = (!icmp_ln27)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 99 [4/8] (7.30ns)   --->   "%empty_17 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem_addr_1, i64 3" [Include/Convolution.c:33]   --->   Operation 99 'readreq' 'empty_17' <Predicate = (!icmp_ln27)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 100 [7/8] (7.30ns)   --->   "%empty_18 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem_addr_2, i64 3" [Include/Convolution.c:33]   --->   Operation 100 'readreq' 'empty_18' <Predicate = (!icmp_ln27)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 101 [3/8] (7.30ns)   --->   "%empty_17 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem_addr_1, i64 3" [Include/Convolution.c:33]   --->   Operation 101 'readreq' 'empty_17' <Predicate = (!icmp_ln27)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 102 [6/8] (7.30ns)   --->   "%empty_18 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem_addr_2, i64 3" [Include/Convolution.c:33]   --->   Operation 102 'readreq' 'empty_18' <Predicate = (!icmp_ln27)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 103 [2/8] (7.30ns)   --->   "%empty_17 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem_addr_1, i64 3" [Include/Convolution.c:33]   --->   Operation 103 'readreq' 'empty_17' <Predicate = (!icmp_ln27)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 104 [5/8] (7.30ns)   --->   "%empty_18 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem_addr_2, i64 3" [Include/Convolution.c:33]   --->   Operation 104 'readreq' 'empty_18' <Predicate = (!icmp_ln27)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 105 [8/8] (7.30ns)   --->   "%empty_19 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem_addr_3, i64 3" [Include/Convolution.c:33]   --->   Operation 105 'readreq' 'empty_19' <Predicate = (!icmp_ln27)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 106 [1/8] (7.30ns)   --->   "%empty_17 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem_addr_1, i64 3" [Include/Convolution.c:33]   --->   Operation 106 'readreq' 'empty_17' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 107 [4/8] (7.30ns)   --->   "%empty_18 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem_addr_2, i64 3" [Include/Convolution.c:33]   --->   Operation 107 'readreq' 'empty_18' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 108 [7/8] (7.30ns)   --->   "%empty_19 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem_addr_3, i64 3" [Include/Convolution.c:33]   --->   Operation 108 'readreq' 'empty_19' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 109 [1/1] (7.30ns)   --->   "%gmem_addr_1_read = read i8 @_ssdm_op_Read.m_axi.p1i8, i64 %gmem_addr_1" [Include/Convolution.c:33]   --->   Operation 109 'read' 'gmem_addr_1_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 110 [3/8] (7.30ns)   --->   "%empty_18 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem_addr_2, i64 3" [Include/Convolution.c:33]   --->   Operation 110 'readreq' 'empty_18' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 111 [6/8] (7.30ns)   --->   "%empty_19 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem_addr_3, i64 3" [Include/Convolution.c:33]   --->   Operation 111 'readreq' 'empty_19' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 112 [1/1] (7.30ns)   --->   "%gmem_addr_1_read_1 = read i8 @_ssdm_op_Read.m_axi.p1i8, i64 %gmem_addr_1" [Include/Convolution.c:33]   --->   Operation 112 'read' 'gmem_addr_1_read_1' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 113 [2/8] (7.30ns)   --->   "%empty_18 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem_addr_2, i64 3" [Include/Convolution.c:33]   --->   Operation 113 'readreq' 'empty_18' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 114 [5/8] (7.30ns)   --->   "%empty_19 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem_addr_3, i64 3" [Include/Convolution.c:33]   --->   Operation 114 'readreq' 'empty_19' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 115 [1/1] (7.30ns)   --->   "%gmem_addr_1_read_2 = read i8 @_ssdm_op_Read.m_axi.p1i8, i64 %gmem_addr_1" [Include/Convolution.c:33]   --->   Operation 115 'read' 'gmem_addr_1_read_2' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln33_2 = zext i8 %gmem_addr_1_read" [Include/Convolution.c:33]   --->   Operation 116 'zext' 'zext_ln33_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln33_3 = zext i8 %gmem_addr_1_read_1" [Include/Convolution.c:33]   --->   Operation 117 'zext' 'zext_ln33_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 118 [1/8] (7.30ns)   --->   "%empty_18 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem_addr_2, i64 3" [Include/Convolution.c:33]   --->   Operation 118 'readreq' 'empty_18' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 119 [4/8] (7.30ns)   --->   "%empty_19 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem_addr_3, i64 3" [Include/Convolution.c:33]   --->   Operation 119 'readreq' 'empty_19' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 120 [1/1] (1.91ns)   --->   "%add_ln33_6 = add i9 %zext_ln33_3, i9 %zext_ln33_2" [Include/Convolution.c:33]   --->   Operation 120 'add' 'add_ln33_6' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 121 [1/1] (7.30ns)   --->   "%gmem_addr_2_read = read i8 @_ssdm_op_Read.m_axi.p1i8, i64 %gmem_addr_2" [Include/Convolution.c:33]   --->   Operation 121 'read' 'gmem_addr_2_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 122 [3/8] (7.30ns)   --->   "%empty_19 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem_addr_3, i64 3" [Include/Convolution.c:33]   --->   Operation 122 'readreq' 'empty_19' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln33_4 = zext i8 %gmem_addr_1_read_2" [Include/Convolution.c:33]   --->   Operation 123 'zext' 'zext_ln33_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 124 [1/1] (7.30ns)   --->   "%gmem_addr_2_read_1 = read i8 @_ssdm_op_Read.m_axi.p1i8, i64 %gmem_addr_2" [Include/Convolution.c:33]   --->   Operation 124 'read' 'gmem_addr_2_read_1' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln33_5 = zext i8 %gmem_addr_2_read" [Include/Convolution.c:33]   --->   Operation 125 'zext' 'zext_ln33_5' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 126 [2/8] (7.30ns)   --->   "%empty_19 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem_addr_3, i64 3" [Include/Convolution.c:33]   --->   Operation 126 'readreq' 'empty_19' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln33_11 = zext i9 %add_ln33_6" [Include/Convolution.c:33]   --->   Operation 127 'zext' 'zext_ln33_11' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 128 [1/1] (1.91ns)   --->   "%add_ln33_7 = add i9 %zext_ln33_4, i9 %zext_ln33_5" [Include/Convolution.c:33]   --->   Operation 128 'add' 'add_ln33_7' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln33_12 = zext i9 %add_ln33_7" [Include/Convolution.c:33]   --->   Operation 129 'zext' 'zext_ln33_12' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 130 [1/1] (1.82ns)   --->   "%add_ln33_8 = add i10 %zext_ln33_12, i10 %zext_ln33_11" [Include/Convolution.c:33]   --->   Operation 130 'add' 'add_ln33_8' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 131 [1/1] (7.30ns)   --->   "%gmem_addr_2_read_2 = read i8 @_ssdm_op_Read.m_axi.p1i8, i64 %gmem_addr_2" [Include/Convolution.c:33]   --->   Operation 131 'read' 'gmem_addr_2_read_2' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 132 [1/8] (7.30ns)   --->   "%empty_19 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem_addr_3, i64 3" [Include/Convolution.c:33]   --->   Operation 132 'readreq' 'empty_19' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 133 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %gmem_addr_2_read_1, i3 0" [Include/Convolution.c:33]   --->   Operation 133 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i11 %shl_ln" [Include/Convolution.c:30]   --->   Operation 134 'zext' 'zext_ln30' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln33_13 = zext i10 %add_ln33_8" [Include/Convolution.c:33]   --->   Operation 135 'zext' 'zext_ln33_13' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 136 [1/1] (1.63ns)   --->   "%sub_ln33 = sub i12 %zext_ln30, i12 %zext_ln33_13" [Include/Convolution.c:33]   --->   Operation 136 'sub' 'sub_ln33' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 137 [1/1] (7.30ns)   --->   "%gmem_addr_3_read = read i8 @_ssdm_op_Read.m_axi.p1i8, i64 %gmem_addr_3" [Include/Convolution.c:33]   --->   Operation 137 'read' 'gmem_addr_3_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln33_7 = zext i8 %gmem_addr_2_read_2" [Include/Convolution.c:33]   --->   Operation 138 'zext' 'zext_ln33_7' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 139 [1/1] (7.30ns)   --->   "%gmem_addr_3_read_1 = read i8 @_ssdm_op_Read.m_axi.p1i8, i64 %gmem_addr_3" [Include/Convolution.c:33]   --->   Operation 139 'read' 'gmem_addr_3_read_1' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln33_8 = zext i8 %gmem_addr_3_read" [Include/Convolution.c:33]   --->   Operation 140 'zext' 'zext_ln33_8' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 141 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln33_1 = sub i12 %sub_ln33, i12 %zext_ln33_7" [Include/Convolution.c:33]   --->   Operation 141 'sub' 'sub_ln33_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 142 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%sub_ln33_2 = sub i12 %sub_ln33_1, i12 %zext_ln33_8" [Include/Convolution.c:33]   --->   Operation 142 'sub' 'sub_ln33_2' <Predicate = true> <Delay = 3.78> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 163 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 163 'ret' 'ret_ln0' <Predicate = (icmp_ln27)> <Delay = 1.58>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 143 [1/1] (7.30ns)   --->   "%gmem_addr_3_read_2 = read i8 @_ssdm_op_Read.m_axi.p1i8, i64 %gmem_addr_3" [Include/Convolution.c:33]   --->   Operation 143 'read' 'gmem_addr_3_read_2' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 6.12>
ST_20 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln33_9 = zext i8 %gmem_addr_3_read_1" [Include/Convolution.c:33]   --->   Operation 144 'zext' 'zext_ln33_9' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln33_10 = zext i8 %gmem_addr_3_read_2" [Include/Convolution.c:33]   --->   Operation 145 'zext' 'zext_ln33_10' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 146 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sum_3 = sub i12 %sub_ln33_2, i12 %zext_ln33_9" [Include/Convolution.c:33]   --->   Operation 146 'sub' 'sum_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 147 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%sum = sub i12 %sum_3, i12 %zext_ln33_10" [Include/Convolution.c:33]   --->   Operation 147 'sub' 'sum' <Predicate = true> <Delay = 3.78> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 148 [1/1] (0.00ns)   --->   "%trunc_ln30 = trunc i12 %sum" [Include/Convolution.c:30]   --->   Operation 148 'trunc' 'trunc_ln30' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %sum, i32 11" [Include/Convolution.c:36]   --->   Operation 149 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 150 [1/1] (0.69ns)   --->   "%sum_2 = select i1 %tmp_2, i11 0, i11 %trunc_ln30" [Include/Convolution.c:36]   --->   Operation 150 'select' 'sum_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i3 @_ssdm_op_PartSelect.i3.i11.i32.i32, i11 %sum_2, i32 8, i32 10" [Include/Convolution.c:37]   --->   Operation 151 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 152 [1/1] (1.65ns)   --->   "%icmp_ln37 = icmp_ne  i3 %tmp_3, i3 0" [Include/Convolution.c:37]   --->   Operation 152 'icmp' 'icmp_ln37' <Predicate = true> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 153 [1/1] (0.00ns)   --->   "%trunc_ln38 = trunc i11 %sum_2" [Include/Convolution.c:38]   --->   Operation 153 'trunc' 'trunc_ln38' <Predicate = true> <Delay = 0.00>

State 21 <SV = 20> <Delay = 1.24>
ST_21 : Operation 154 [1/1] (1.24ns)   --->   "%select_ln38 = select i1 %icmp_ln37, i8 255, i8 %trunc_ln38" [Include/Convolution.c:38]   --->   Operation 154 'select' 'select_ln38' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 155 [1/1] (0.00ns)   --->   "%specpipeline_ln29 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [Include/Convolution.c:29]   --->   Operation 155 'specpipeline' 'specpipeline_ln29' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 156 [1/1] (7.30ns)   --->   "%write_ln38 = write void @_ssdm_op_Write.m_axi.p1i8, i64 %gmem_addr, i8 %select_ln38, i1 1" [Include/Convolution.c:38]   --->   Operation 156 'write' 'write_ln38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 157 [5/5] (7.30ns)   --->   "%empty = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i64 %gmem_addr" [Include/Convolution.c:27]   --->   Operation 157 'writeresp' 'empty' <Predicate = (icmp_ln28_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 158 [4/5] (7.30ns)   --->   "%empty = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i64 %gmem_addr" [Include/Convolution.c:27]   --->   Operation 158 'writeresp' 'empty' <Predicate = (icmp_ln28_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 159 [3/5] (7.30ns)   --->   "%empty = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i64 %gmem_addr" [Include/Convolution.c:27]   --->   Operation 159 'writeresp' 'empty' <Predicate = (icmp_ln28_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 160 [2/5] (7.30ns)   --->   "%empty = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i64 %gmem_addr" [Include/Convolution.c:27]   --->   Operation 160 'writeresp' 'empty' <Predicate = (icmp_ln28_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 7.30>
ST_27 : Operation 161 [1/5] (7.30ns)   --->   "%empty = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i64 %gmem_addr" [Include/Convolution.c:27]   --->   Operation 161 'writeresp' 'empty' <Predicate = (icmp_ln28_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln28 = br void %new.latch.VITIS_LOOP_31_4.split" [Include/Convolution.c:28]   --->   Operation 162 'br' 'br_ln28' <Predicate = (icmp_ln28_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ in_img]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_img]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                     (alloca           ) [ 0100000000000000000000000000]
indvar48              (alloca           ) [ 0110000000000000000000000000]
add_ln271             (alloca           ) [ 0100000000000000000000000000]
indvar                (alloca           ) [ 0110000000000000000000000000]
indvar_flatten        (alloca           ) [ 0100000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000000000000000000]
out_img_read          (read             ) [ 0010000000000000000000000000]
in_img_read           (read             ) [ 0010000000000000000000000000]
store_ln0             (store            ) [ 0000000000000000000000000000]
store_ln0             (store            ) [ 0000000000000000000000000000]
store_ln0             (store            ) [ 0000000000000000000000000000]
store_ln28            (store            ) [ 0000000000000000000000000000]
br_ln0                (br               ) [ 0000000000000000000000000000]
first_iter_0          (phi              ) [ 0100000000000000000000000000]
j_1                   (load             ) [ 0000000000000000000000000000]
indvar_flatten_load   (load             ) [ 0000000000000000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 0000000000000000000000000000]
icmp_ln27             (icmp             ) [ 0111111111111111111111111111]
add_ln27_1            (add              ) [ 0000000000000000000000000000]
br_ln27               (br               ) [ 0000000000000000000000000000]
add_ln271_load        (load             ) [ 0000000000000000000000000000]
indvar_load           (load             ) [ 0000000000000000000000000000]
icmp_ln28             (icmp             ) [ 0010000000000000000000000000]
or_ln27               (or               ) [ 0011000000000000000000000000]
select_ln27_1         (select           ) [ 0010000000000000000000000000]
br_ln28               (br               ) [ 0000000000000000000000000000]
add_ln33_5            (add              ) [ 0000000000000000000000000000]
select_ln33           (select           ) [ 0000000000000000000000000000]
icmp_ln28_1           (icmp             ) [ 0111111111111111111111111111]
add_ln27              (add              ) [ 0000000000000000000000000000]
br_ln28               (br               ) [ 0000000000000000000000000000]
store_ln27            (store            ) [ 0000000000000000000000000000]
store_ln27            (store            ) [ 0000000000000000000000000000]
store_ln28            (store            ) [ 0000000000000000000000000000]
br_ln28               (br               ) [ 0100000000000000000000000000]
indvar48_load         (load             ) [ 0000000000000000000000000000]
specloopname_ln0      (specloopname     ) [ 0000000000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 0000000000000000000000000000]
select_ln27           (select           ) [ 0000000000000000000000000000]
tmp_1                 (bitconcatenate   ) [ 0000000000000000000000000000]
tmp                   (add              ) [ 0000000000000000000000000000]
tmp_cast              (zext             ) [ 0000000000000000000000000000]
empty_21              (add              ) [ 0000000000000000000000000000]
gmem_addr             (getelementptr    ) [ 0111111111111111111111111111]
p_cast                (zext             ) [ 0000000000000000000000000000]
zext_ln28             (zext             ) [ 0000000000000000000000000000]
add_ln33              (add              ) [ 0000000000000000000000000000]
zext_ln33             (zext             ) [ 0000000000000000000000000000]
zext_ln33_cast        (bitconcatenate   ) [ 0000000000000000000000000000]
zext_ln33_1           (zext             ) [ 0000000000000000000000000000]
add_ln33_1            (add              ) [ 0000000000000000000000000000]
zext_ln33_1_cast      (bitconcatenate   ) [ 0000000000000000000000000000]
zext_ln33_6           (zext             ) [ 0000000000000000000000000000]
add_ln33_2            (add              ) [ 0000000000000000000000000000]
add_ln33_3            (add              ) [ 0000000000000000000000000000]
add_ln33_4            (add              ) [ 0000000000000000000000000000]
gmem_addr_1           (getelementptr    ) [ 0111111111111100000000000000]
gmem_addr_2           (getelementptr    ) [ 0111111111111111100000000000]
gmem_addr_3           (getelementptr    ) [ 0111111111111111111100000000]
add_ln28              (add              ) [ 0000000000000000000000000000]
store_ln27            (store            ) [ 0000000000000000000000000000]
store_ln28            (store            ) [ 0000000000000000000000000000]
empty_20              (writereq         ) [ 0000000000000000000000000000]
br_ln28               (br               ) [ 0000000000000000000000000000]
empty_17              (readreq          ) [ 0000000000000000000000000000]
gmem_addr_1_read      (read             ) [ 0001100000001100000000000000]
gmem_addr_1_read_1    (read             ) [ 0000100000000100000000000000]
gmem_addr_1_read_2    (read             ) [ 0000011000000011000000000000]
zext_ln33_2           (zext             ) [ 0000000000000000000000000000]
zext_ln33_3           (zext             ) [ 0000000000000000000000000000]
empty_18              (readreq          ) [ 0000000000000000000000000000]
add_ln33_6            (add              ) [ 0000011000000011000000000000]
gmem_addr_2_read      (read             ) [ 0000001000000001000000000000]
zext_ln33_4           (zext             ) [ 0000000000000000000000000000]
gmem_addr_2_read_1    (read             ) [ 0000000100000000100000000000]
zext_ln33_5           (zext             ) [ 0000000000000000000000000000]
zext_ln33_11          (zext             ) [ 0000000000000000000000000000]
add_ln33_7            (add              ) [ 0000000000000000000000000000]
zext_ln33_12          (zext             ) [ 0000000000000000000000000000]
add_ln33_8            (add              ) [ 0000000100000000100000000000]
gmem_addr_2_read_2    (read             ) [ 0000000011000000011000000000]
empty_19              (readreq          ) [ 0000000000000000000000000000]
shl_ln                (bitconcatenate   ) [ 0000000000000000000000000000]
zext_ln30             (zext             ) [ 0000000000000000000000000000]
zext_ln33_13          (zext             ) [ 0000000000000000000000000000]
sub_ln33              (sub              ) [ 0000000011000000011000000000]
gmem_addr_3_read      (read             ) [ 0000000001000000001000000000]
zext_ln33_7           (zext             ) [ 0000000000000000000000000000]
gmem_addr_3_read_1    (read             ) [ 0110000000000000000110000000]
zext_ln33_8           (zext             ) [ 0000000000000000000000000000]
sub_ln33_1            (sub              ) [ 0000000000000000000000000000]
sub_ln33_2            (sub              ) [ 0110000000000000000110000000]
gmem_addr_3_read_2    (read             ) [ 0010000000000000000010000000]
zext_ln33_9           (zext             ) [ 0000000000000000000000000000]
zext_ln33_10          (zext             ) [ 0000000000000000000000000000]
sum_3                 (sub              ) [ 0000000000000000000000000000]
sum                   (sub              ) [ 0000000000000000000000000000]
trunc_ln30            (trunc            ) [ 0000000000000000000000000000]
tmp_2                 (bitselect        ) [ 0000000000000000000000000000]
sum_2                 (select           ) [ 0000000000000000000000000000]
tmp_3                 (partselect       ) [ 0000000000000000000000000000]
icmp_ln37             (icmp             ) [ 0001000000000000000001000000]
trunc_ln38            (trunc            ) [ 0001000000000000000001000000]
select_ln38           (select           ) [ 0000100000000000000000100000]
specpipeline_ln29     (specpipeline     ) [ 0000000000000000000000000000]
write_ln38            (write            ) [ 0000000000000000000000000000]
empty                 (writeresp        ) [ 0000000000000000000000000000]
br_ln28               (br               ) [ 0000000000000000000000000000]
ret_ln0               (ret              ) [ 0000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_img">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_img"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_img">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_img"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_27_2_VITIS_LOOP_28_3_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i7.i7"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i1.i8"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i1.i7"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i8"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i8"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i8"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i8"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i8"/></StgValue>
</bind>
</comp>

<comp id="96" class="1004" name="j_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="indvar48_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar48/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="add_ln271_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add_ln271/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="indvar_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="indvar_flatten_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="out_img_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="64" slack="0"/>
<pin id="118" dir="0" index="1" bw="64" slack="0"/>
<pin id="119" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_img_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="in_img_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="64" slack="0"/>
<pin id="124" dir="0" index="1" bw="64" slack="0"/>
<pin id="125" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_img_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_writeresp_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="0" index="1" bw="8" slack="1"/>
<pin id="131" dir="0" index="2" bw="8" slack="0"/>
<pin id="132" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_20/3 empty/23 "/>
</bind>
</comp>

<comp id="135" class="1004" name="grp_readreq_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="0"/>
<pin id="137" dir="0" index="1" bw="8" slack="1"/>
<pin id="138" dir="0" index="2" bw="3" slack="0"/>
<pin id="139" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_17/3 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_readreq_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="0" index="1" bw="8" slack="4"/>
<pin id="145" dir="0" index="2" bw="3" slack="0"/>
<pin id="146" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_18/6 "/>
</bind>
</comp>

<comp id="149" class="1004" name="grp_readreq_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="0"/>
<pin id="151" dir="0" index="1" bw="8" slack="7"/>
<pin id="152" dir="0" index="2" bw="3" slack="0"/>
<pin id="153" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_19/9 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="8" slack="0"/>
<pin id="158" dir="0" index="1" bw="8" slack="9"/>
<pin id="159" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_1_read/11 gmem_addr_1_read_1/12 gmem_addr_1_read_2/13 "/>
</bind>
</comp>

<comp id="161" class="1004" name="grp_read_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="8" slack="0"/>
<pin id="163" dir="0" index="1" bw="8" slack="12"/>
<pin id="164" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_2_read/14 gmem_addr_2_read_1/15 gmem_addr_2_read_2/16 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="8" slack="0"/>
<pin id="168" dir="0" index="1" bw="8" slack="15"/>
<pin id="169" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_3_read/17 gmem_addr_3_read_1/18 gmem_addr_3_read_2/19 "/>
</bind>
</comp>

<comp id="171" class="1004" name="write_ln38_write_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="0" slack="0"/>
<pin id="173" dir="0" index="1" bw="8" slack="20"/>
<pin id="174" dir="0" index="2" bw="8" slack="1"/>
<pin id="175" dir="0" index="3" bw="1" slack="0"/>
<pin id="176" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln38/22 "/>
</bind>
</comp>

<comp id="180" class="1005" name="first_iter_0_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="182" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="first_iter_0 (phireg) "/>
</bind>
</comp>

<comp id="183" class="1004" name="first_iter_0_phi_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="0"/>
<pin id="185" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="186" dir="0" index="2" bw="1" slack="0"/>
<pin id="187" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="first_iter_0/1 "/>
</bind>
</comp>

<comp id="191" class="1005" name="reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="8" slack="2"/>
<pin id="193" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_1_read gmem_addr_1_read_2 "/>
</bind>
</comp>

<comp id="195" class="1005" name="reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="8" slack="1"/>
<pin id="197" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_2_read gmem_addr_2_read_1 gmem_addr_2_read_2 "/>
</bind>
</comp>

<comp id="199" class="1005" name="reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="8" slack="1"/>
<pin id="201" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_3_read gmem_addr_3_read_1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="store_ln0_store_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="0"/>
<pin id="205" dir="0" index="1" bw="14" slack="0"/>
<pin id="206" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="store_ln0_store_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="0" index="1" bw="7" slack="0"/>
<pin id="211" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="store_ln0_store_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="0"/>
<pin id="215" dir="0" index="1" bw="7" slack="0"/>
<pin id="216" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="store_ln28_store_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="0" index="1" bw="7" slack="0"/>
<pin id="221" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="j_1_load_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="7" slack="0"/>
<pin id="225" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_1/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="indvar_flatten_load_load_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="14" slack="0"/>
<pin id="228" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="icmp_ln27_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="14" slack="0"/>
<pin id="231" dir="0" index="1" bw="14" slack="0"/>
<pin id="232" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="add_ln27_1_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="14" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_1/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="add_ln271_load_load_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="7" slack="0"/>
<pin id="243" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add_ln271_load/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="indvar_load_load_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="7" slack="0"/>
<pin id="246" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_load/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="icmp_ln28_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="7" slack="0"/>
<pin id="249" dir="0" index="1" bw="7" slack="0"/>
<pin id="250" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="or_ln27_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="0"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln27/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="select_ln27_1_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="0"/>
<pin id="261" dir="0" index="1" bw="7" slack="0"/>
<pin id="262" dir="0" index="2" bw="7" slack="0"/>
<pin id="263" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln27_1/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="add_ln33_5_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="7" slack="0"/>
<pin id="269" dir="0" index="1" bw="1" slack="0"/>
<pin id="270" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33_5/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="select_ln33_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="0"/>
<pin id="275" dir="0" index="1" bw="7" slack="0"/>
<pin id="276" dir="0" index="2" bw="7" slack="0"/>
<pin id="277" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln33/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="icmp_ln28_1_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="7" slack="0"/>
<pin id="283" dir="0" index="1" bw="7" slack="0"/>
<pin id="284" dir="1" index="2" bw="1" slack="22"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_1/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="add_ln27_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="7" slack="0"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27/1 "/>
</bind>
</comp>

<comp id="293" class="1004" name="store_ln27_store_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="14" slack="0"/>
<pin id="295" dir="0" index="1" bw="14" slack="0"/>
<pin id="296" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="store_ln27_store_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="7" slack="0"/>
<pin id="300" dir="0" index="1" bw="7" slack="0"/>
<pin id="301" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/1 "/>
</bind>
</comp>

<comp id="303" class="1004" name="store_ln28_store_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="7" slack="0"/>
<pin id="305" dir="0" index="1" bw="7" slack="0"/>
<pin id="306" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="indvar48_load_load_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="7" slack="1"/>
<pin id="310" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar48_load/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="select_ln27_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="1"/>
<pin id="313" dir="0" index="1" bw="7" slack="0"/>
<pin id="314" dir="0" index="2" bw="7" slack="0"/>
<pin id="315" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln27/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="tmp_1_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="14" slack="0"/>
<pin id="320" dir="0" index="1" bw="7" slack="1"/>
<pin id="321" dir="0" index="2" bw="1" slack="0"/>
<pin id="322" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="tmp_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="14" slack="0"/>
<pin id="327" dir="0" index="1" bw="9" slack="0"/>
<pin id="328" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="331" class="1004" name="tmp_cast_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="14" slack="0"/>
<pin id="333" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="empty_21_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="14" slack="0"/>
<pin id="337" dir="0" index="1" bw="64" slack="1"/>
<pin id="338" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_21/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="gmem_addr_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="64" slack="0"/>
<pin id="342" dir="0" index="1" bw="64" slack="0"/>
<pin id="343" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="p_cast_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="14" slack="0"/>
<pin id="348" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/2 "/>
</bind>
</comp>

<comp id="350" class="1004" name="zext_ln28_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="7" slack="0"/>
<pin id="352" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/2 "/>
</bind>
</comp>

<comp id="354" class="1004" name="add_ln33_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="14" slack="0"/>
<pin id="356" dir="0" index="1" bw="64" slack="1"/>
<pin id="357" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="zext_ln33_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="7" slack="0"/>
<pin id="361" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33/2 "/>
</bind>
</comp>

<comp id="363" class="1004" name="zext_ln33_cast_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="9" slack="0"/>
<pin id="365" dir="0" index="1" bw="1" slack="0"/>
<pin id="366" dir="0" index="2" bw="7" slack="0"/>
<pin id="367" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln33_cast/2 "/>
</bind>
</comp>

<comp id="371" class="1004" name="zext_ln33_1_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="9" slack="0"/>
<pin id="373" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33_1/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="add_ln33_1_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="9" slack="0"/>
<pin id="377" dir="0" index="1" bw="64" slack="0"/>
<pin id="378" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33_1/2 "/>
</bind>
</comp>

<comp id="381" class="1004" name="zext_ln33_1_cast_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="8" slack="0"/>
<pin id="383" dir="0" index="1" bw="1" slack="0"/>
<pin id="384" dir="0" index="2" bw="7" slack="0"/>
<pin id="385" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln33_1_cast/2 "/>
</bind>
</comp>

<comp id="389" class="1004" name="zext_ln33_6_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="8" slack="0"/>
<pin id="391" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33_6/2 "/>
</bind>
</comp>

<comp id="393" class="1004" name="add_ln33_2_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="8" slack="0"/>
<pin id="395" dir="0" index="1" bw="64" slack="0"/>
<pin id="396" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33_2/2 "/>
</bind>
</comp>

<comp id="399" class="1004" name="add_ln33_3_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="7" slack="0"/>
<pin id="401" dir="0" index="1" bw="64" slack="1"/>
<pin id="402" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33_3/2 "/>
</bind>
</comp>

<comp id="404" class="1004" name="add_ln33_4_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="64" slack="0"/>
<pin id="406" dir="0" index="1" bw="14" slack="0"/>
<pin id="407" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33_4/2 "/>
</bind>
</comp>

<comp id="410" class="1004" name="gmem_addr_1_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="64" slack="0"/>
<pin id="412" dir="0" index="1" bw="64" slack="0"/>
<pin id="413" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/2 "/>
</bind>
</comp>

<comp id="416" class="1004" name="gmem_addr_2_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="64" slack="0"/>
<pin id="418" dir="0" index="1" bw="64" slack="0"/>
<pin id="419" dir="1" index="2" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_2/2 "/>
</bind>
</comp>

<comp id="422" class="1004" name="gmem_addr_3_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="64" slack="0"/>
<pin id="424" dir="0" index="1" bw="64" slack="0"/>
<pin id="425" dir="1" index="2" bw="64" slack="7"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_3/2 "/>
</bind>
</comp>

<comp id="428" class="1004" name="add_ln28_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="7" slack="0"/>
<pin id="430" dir="0" index="1" bw="1" slack="0"/>
<pin id="431" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/2 "/>
</bind>
</comp>

<comp id="434" class="1004" name="store_ln27_store_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="7" slack="1"/>
<pin id="436" dir="0" index="1" bw="7" slack="1"/>
<pin id="437" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/2 "/>
</bind>
</comp>

<comp id="438" class="1004" name="store_ln28_store_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="7" slack="0"/>
<pin id="440" dir="0" index="1" bw="7" slack="1"/>
<pin id="441" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/2 "/>
</bind>
</comp>

<comp id="443" class="1004" name="zext_ln33_2_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="8" slack="2"/>
<pin id="445" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33_2/13 "/>
</bind>
</comp>

<comp id="447" class="1004" name="zext_ln33_3_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="8" slack="1"/>
<pin id="449" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33_3/13 "/>
</bind>
</comp>

<comp id="450" class="1004" name="add_ln33_6_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="8" slack="0"/>
<pin id="452" dir="0" index="1" bw="8" slack="0"/>
<pin id="453" dir="1" index="2" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33_6/13 "/>
</bind>
</comp>

<comp id="456" class="1004" name="zext_ln33_4_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="8" slack="2"/>
<pin id="458" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33_4/15 "/>
</bind>
</comp>

<comp id="460" class="1004" name="zext_ln33_5_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="8" slack="1"/>
<pin id="462" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33_5/15 "/>
</bind>
</comp>

<comp id="464" class="1004" name="zext_ln33_11_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="9" slack="2"/>
<pin id="466" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33_11/15 "/>
</bind>
</comp>

<comp id="467" class="1004" name="add_ln33_7_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="8" slack="0"/>
<pin id="469" dir="0" index="1" bw="8" slack="0"/>
<pin id="470" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33_7/15 "/>
</bind>
</comp>

<comp id="473" class="1004" name="zext_ln33_12_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="9" slack="0"/>
<pin id="475" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33_12/15 "/>
</bind>
</comp>

<comp id="477" class="1004" name="add_ln33_8_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="9" slack="0"/>
<pin id="479" dir="0" index="1" bw="9" slack="0"/>
<pin id="480" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33_8/15 "/>
</bind>
</comp>

<comp id="483" class="1004" name="shl_ln_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="11" slack="0"/>
<pin id="485" dir="0" index="1" bw="8" slack="1"/>
<pin id="486" dir="0" index="2" bw="1" slack="0"/>
<pin id="487" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/16 "/>
</bind>
</comp>

<comp id="491" class="1004" name="zext_ln30_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="11" slack="0"/>
<pin id="493" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30/16 "/>
</bind>
</comp>

<comp id="495" class="1004" name="zext_ln33_13_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="10" slack="1"/>
<pin id="497" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33_13/16 "/>
</bind>
</comp>

<comp id="498" class="1004" name="sub_ln33_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="11" slack="0"/>
<pin id="500" dir="0" index="1" bw="10" slack="0"/>
<pin id="501" dir="1" index="2" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln33/16 "/>
</bind>
</comp>

<comp id="504" class="1004" name="zext_ln33_7_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="8" slack="2"/>
<pin id="506" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33_7/18 "/>
</bind>
</comp>

<comp id="508" class="1004" name="zext_ln33_8_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="8" slack="1"/>
<pin id="510" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33_8/18 "/>
</bind>
</comp>

<comp id="512" class="1004" name="sub_ln33_1_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="12" slack="2"/>
<pin id="514" dir="0" index="1" bw="8" slack="0"/>
<pin id="515" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln33_1/18 "/>
</bind>
</comp>

<comp id="517" class="1004" name="sub_ln33_2_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="12" slack="0"/>
<pin id="519" dir="0" index="1" bw="8" slack="0"/>
<pin id="520" dir="1" index="2" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln33_2/18 "/>
</bind>
</comp>

<comp id="523" class="1004" name="zext_ln33_9_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="8" slack="2"/>
<pin id="525" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33_9/20 "/>
</bind>
</comp>

<comp id="527" class="1004" name="zext_ln33_10_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="8" slack="1"/>
<pin id="529" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33_10/20 "/>
</bind>
</comp>

<comp id="530" class="1004" name="sum_3_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="12" slack="2"/>
<pin id="532" dir="0" index="1" bw="8" slack="0"/>
<pin id="533" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sum_3/20 "/>
</bind>
</comp>

<comp id="535" class="1004" name="sum_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="12" slack="0"/>
<pin id="537" dir="0" index="1" bw="8" slack="0"/>
<pin id="538" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sum/20 "/>
</bind>
</comp>

<comp id="541" class="1004" name="trunc_ln30_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="12" slack="0"/>
<pin id="543" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln30/20 "/>
</bind>
</comp>

<comp id="545" class="1004" name="tmp_2_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="1" slack="0"/>
<pin id="547" dir="0" index="1" bw="12" slack="0"/>
<pin id="548" dir="0" index="2" bw="5" slack="0"/>
<pin id="549" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/20 "/>
</bind>
</comp>

<comp id="553" class="1004" name="sum_2_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="1" slack="0"/>
<pin id="555" dir="0" index="1" bw="11" slack="0"/>
<pin id="556" dir="0" index="2" bw="11" slack="0"/>
<pin id="557" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sum_2/20 "/>
</bind>
</comp>

<comp id="561" class="1004" name="tmp_3_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="3" slack="0"/>
<pin id="563" dir="0" index="1" bw="11" slack="0"/>
<pin id="564" dir="0" index="2" bw="5" slack="0"/>
<pin id="565" dir="0" index="3" bw="5" slack="0"/>
<pin id="566" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/20 "/>
</bind>
</comp>

<comp id="571" class="1004" name="icmp_ln37_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="3" slack="0"/>
<pin id="573" dir="0" index="1" bw="3" slack="0"/>
<pin id="574" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln37/20 "/>
</bind>
</comp>

<comp id="577" class="1004" name="trunc_ln38_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="11" slack="0"/>
<pin id="579" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln38/20 "/>
</bind>
</comp>

<comp id="581" class="1004" name="select_ln38_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="1" slack="1"/>
<pin id="583" dir="0" index="1" bw="8" slack="0"/>
<pin id="584" dir="0" index="2" bw="8" slack="1"/>
<pin id="585" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln38/21 "/>
</bind>
</comp>

<comp id="587" class="1005" name="j_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="7" slack="0"/>
<pin id="589" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="594" class="1005" name="indvar48_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="7" slack="0"/>
<pin id="596" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar48 "/>
</bind>
</comp>

<comp id="601" class="1005" name="add_ln271_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="7" slack="0"/>
<pin id="603" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln271 "/>
</bind>
</comp>

<comp id="607" class="1005" name="indvar_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="7" slack="0"/>
<pin id="609" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar "/>
</bind>
</comp>

<comp id="614" class="1005" name="indvar_flatten_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="14" slack="0"/>
<pin id="616" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="621" class="1005" name="out_img_read_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="64" slack="1"/>
<pin id="623" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="out_img_read "/>
</bind>
</comp>

<comp id="626" class="1005" name="in_img_read_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="64" slack="1"/>
<pin id="628" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="in_img_read "/>
</bind>
</comp>

<comp id="632" class="1005" name="icmp_ln27_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="1" slack="1"/>
<pin id="634" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln27 "/>
</bind>
</comp>

<comp id="636" class="1005" name="icmp_ln28_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="1" slack="1"/>
<pin id="638" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln28 "/>
</bind>
</comp>

<comp id="641" class="1005" name="or_ln27_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="1" slack="2"/>
<pin id="643" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln27 "/>
</bind>
</comp>

<comp id="645" class="1005" name="select_ln27_1_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="7" slack="1"/>
<pin id="647" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="select_ln27_1 "/>
</bind>
</comp>

<comp id="651" class="1005" name="icmp_ln28_1_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="1" slack="22"/>
<pin id="653" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln28_1 "/>
</bind>
</comp>

<comp id="655" class="1005" name="gmem_addr_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="8" slack="1"/>
<pin id="657" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="661" class="1005" name="gmem_addr_1_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="8" slack="1"/>
<pin id="663" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

<comp id="667" class="1005" name="gmem_addr_2_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="8" slack="4"/>
<pin id="669" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="gmem_addr_2 "/>
</bind>
</comp>

<comp id="673" class="1005" name="gmem_addr_3_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="8" slack="7"/>
<pin id="675" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="gmem_addr_3 "/>
</bind>
</comp>

<comp id="679" class="1005" name="gmem_addr_1_read_1_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="8" slack="1"/>
<pin id="681" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1_read_1 "/>
</bind>
</comp>

<comp id="684" class="1005" name="add_ln33_6_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="9" slack="2"/>
<pin id="686" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="add_ln33_6 "/>
</bind>
</comp>

<comp id="689" class="1005" name="add_ln33_8_reg_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="10" slack="1"/>
<pin id="691" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln33_8 "/>
</bind>
</comp>

<comp id="694" class="1005" name="sub_ln33_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="12" slack="2"/>
<pin id="696" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="sub_ln33 "/>
</bind>
</comp>

<comp id="699" class="1005" name="sub_ln33_2_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="12" slack="2"/>
<pin id="701" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="sub_ln33_2 "/>
</bind>
</comp>

<comp id="704" class="1005" name="gmem_addr_3_read_2_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="8" slack="1"/>
<pin id="706" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_3_read_2 "/>
</bind>
</comp>

<comp id="709" class="1005" name="icmp_ln37_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="1" slack="1"/>
<pin id="711" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln37 "/>
</bind>
</comp>

<comp id="714" class="1005" name="trunc_ln38_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="8" slack="1"/>
<pin id="716" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln38 "/>
</bind>
</comp>

<comp id="719" class="1005" name="select_ln38_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="8" slack="1"/>
<pin id="721" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln38 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="99"><net_src comp="6" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="6" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="6" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="6" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="6" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="120"><net_src comp="24" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="4" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="24" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="2" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="133"><net_src comp="62" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="64" pin="0"/><net_sink comp="128" pin=2"/></net>

<net id="140"><net_src comp="66" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="68" pin="0"/><net_sink comp="135" pin=2"/></net>

<net id="147"><net_src comp="66" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="68" pin="0"/><net_sink comp="142" pin=2"/></net>

<net id="154"><net_src comp="66" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="68" pin="0"/><net_sink comp="149" pin=2"/></net>

<net id="160"><net_src comp="70" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="165"><net_src comp="70" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="170"><net_src comp="70" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="177"><net_src comp="92" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="178"><net_src comp="32" pin="0"/><net_sink comp="171" pin=3"/></net>

<net id="179"><net_src comp="94" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="189"><net_src comp="32" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="190"><net_src comp="34" pin="0"/><net_sink comp="183" pin=2"/></net>

<net id="194"><net_src comp="156" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="198"><net_src comp="161" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="202"><net_src comp="166" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="207"><net_src comp="26" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="212"><net_src comp="28" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="217"><net_src comp="28" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="222"><net_src comp="30" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="233"><net_src comp="226" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="38" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="239"><net_src comp="226" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="40" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="251"><net_src comp="223" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="42" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="257"><net_src comp="247" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="183" pin="4"/><net_sink comp="253" pin=1"/></net>

<net id="264"><net_src comp="247" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="265"><net_src comp="241" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="266"><net_src comp="244" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="271"><net_src comp="223" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="30" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="278"><net_src comp="247" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="279"><net_src comp="44" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="280"><net_src comp="267" pin="2"/><net_sink comp="273" pin=2"/></net>

<net id="285"><net_src comp="273" pin="3"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="42" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="291"><net_src comp="259" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="30" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="297"><net_src comp="235" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="302"><net_src comp="287" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="307"><net_src comp="273" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="316"><net_src comp="28" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="317"><net_src comp="308" pin="1"/><net_sink comp="311" pin=2"/></net>

<net id="323"><net_src comp="54" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="324"><net_src comp="28" pin="0"/><net_sink comp="318" pin=2"/></net>

<net id="329"><net_src comp="318" pin="3"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="56" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="334"><net_src comp="325" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="339"><net_src comp="331" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="344"><net_src comp="0" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="335" pin="2"/><net_sink comp="340" pin=1"/></net>

<net id="349"><net_src comp="318" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="353"><net_src comp="311" pin="3"/><net_sink comp="350" pin=0"/></net>

<net id="358"><net_src comp="346" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="362"><net_src comp="311" pin="3"/><net_sink comp="359" pin=0"/></net>

<net id="368"><net_src comp="58" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="369"><net_src comp="32" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="370"><net_src comp="359" pin="1"/><net_sink comp="363" pin=2"/></net>

<net id="374"><net_src comp="363" pin="3"/><net_sink comp="371" pin=0"/></net>

<net id="379"><net_src comp="371" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="354" pin="2"/><net_sink comp="375" pin=1"/></net>

<net id="386"><net_src comp="60" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="387"><net_src comp="32" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="388"><net_src comp="311" pin="3"/><net_sink comp="381" pin=2"/></net>

<net id="392"><net_src comp="381" pin="3"/><net_sink comp="389" pin=0"/></net>

<net id="397"><net_src comp="389" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="354" pin="2"/><net_sink comp="393" pin=1"/></net>

<net id="403"><net_src comp="350" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="408"><net_src comp="399" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="346" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="414"><net_src comp="0" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="404" pin="2"/><net_sink comp="410" pin=1"/></net>

<net id="420"><net_src comp="0" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="393" pin="2"/><net_sink comp="416" pin=1"/></net>

<net id="426"><net_src comp="0" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="375" pin="2"/><net_sink comp="422" pin=1"/></net>

<net id="432"><net_src comp="311" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="30" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="442"><net_src comp="428" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="446"><net_src comp="191" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="454"><net_src comp="447" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="443" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="459"><net_src comp="191" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="463"><net_src comp="195" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="471"><net_src comp="456" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="472"><net_src comp="460" pin="1"/><net_sink comp="467" pin=1"/></net>

<net id="476"><net_src comp="467" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="481"><net_src comp="473" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="482"><net_src comp="464" pin="1"/><net_sink comp="477" pin=1"/></net>

<net id="488"><net_src comp="72" pin="0"/><net_sink comp="483" pin=0"/></net>

<net id="489"><net_src comp="195" pin="1"/><net_sink comp="483" pin=1"/></net>

<net id="490"><net_src comp="74" pin="0"/><net_sink comp="483" pin=2"/></net>

<net id="494"><net_src comp="483" pin="3"/><net_sink comp="491" pin=0"/></net>

<net id="502"><net_src comp="491" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="495" pin="1"/><net_sink comp="498" pin=1"/></net>

<net id="507"><net_src comp="195" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="511"><net_src comp="199" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="516"><net_src comp="504" pin="1"/><net_sink comp="512" pin=1"/></net>

<net id="521"><net_src comp="512" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="508" pin="1"/><net_sink comp="517" pin=1"/></net>

<net id="526"><net_src comp="199" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="534"><net_src comp="523" pin="1"/><net_sink comp="530" pin=1"/></net>

<net id="539"><net_src comp="530" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="540"><net_src comp="527" pin="1"/><net_sink comp="535" pin=1"/></net>

<net id="544"><net_src comp="535" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="550"><net_src comp="76" pin="0"/><net_sink comp="545" pin=0"/></net>

<net id="551"><net_src comp="535" pin="2"/><net_sink comp="545" pin=1"/></net>

<net id="552"><net_src comp="78" pin="0"/><net_sink comp="545" pin=2"/></net>

<net id="558"><net_src comp="545" pin="3"/><net_sink comp="553" pin=0"/></net>

<net id="559"><net_src comp="80" pin="0"/><net_sink comp="553" pin=1"/></net>

<net id="560"><net_src comp="541" pin="1"/><net_sink comp="553" pin=2"/></net>

<net id="567"><net_src comp="82" pin="0"/><net_sink comp="561" pin=0"/></net>

<net id="568"><net_src comp="553" pin="3"/><net_sink comp="561" pin=1"/></net>

<net id="569"><net_src comp="84" pin="0"/><net_sink comp="561" pin=2"/></net>

<net id="570"><net_src comp="86" pin="0"/><net_sink comp="561" pin=3"/></net>

<net id="575"><net_src comp="561" pin="4"/><net_sink comp="571" pin=0"/></net>

<net id="576"><net_src comp="74" pin="0"/><net_sink comp="571" pin=1"/></net>

<net id="580"><net_src comp="553" pin="3"/><net_sink comp="577" pin=0"/></net>

<net id="586"><net_src comp="88" pin="0"/><net_sink comp="581" pin=1"/></net>

<net id="590"><net_src comp="96" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="592"><net_src comp="587" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="593"><net_src comp="587" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="597"><net_src comp="100" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="599"><net_src comp="594" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="600"><net_src comp="594" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="604"><net_src comp="104" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="606"><net_src comp="601" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="610"><net_src comp="108" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="612"><net_src comp="607" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="613"><net_src comp="607" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="617"><net_src comp="112" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="619"><net_src comp="614" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="620"><net_src comp="614" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="624"><net_src comp="116" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="629"><net_src comp="122" pin="2"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="631"><net_src comp="626" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="635"><net_src comp="229" pin="2"/><net_sink comp="632" pin=0"/></net>

<net id="639"><net_src comp="247" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="644"><net_src comp="253" pin="2"/><net_sink comp="641" pin=0"/></net>

<net id="648"><net_src comp="259" pin="3"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="650"><net_src comp="645" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="654"><net_src comp="281" pin="2"/><net_sink comp="651" pin=0"/></net>

<net id="658"><net_src comp="340" pin="2"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="660"><net_src comp="655" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="664"><net_src comp="410" pin="2"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="666"><net_src comp="661" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="670"><net_src comp="416" pin="2"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="672"><net_src comp="667" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="676"><net_src comp="422" pin="2"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="678"><net_src comp="673" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="682"><net_src comp="156" pin="2"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="687"><net_src comp="450" pin="2"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="692"><net_src comp="477" pin="2"/><net_sink comp="689" pin=0"/></net>

<net id="693"><net_src comp="689" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="697"><net_src comp="498" pin="2"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="702"><net_src comp="517" pin="2"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="707"><net_src comp="166" pin="2"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="712"><net_src comp="571" pin="2"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="717"><net_src comp="577" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="581" pin=2"/></net>

<net id="722"><net_src comp="581" pin="3"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="171" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {3 22 23 24 25 26 27 }
 - Input state : 
	Port: convolution_Pipeline_VITIS_LOOP_27_2_VITIS_LOOP_28_3 : gmem | {3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 }
	Port: convolution_Pipeline_VITIS_LOOP_27_2_VITIS_LOOP_28_3 : in_img | {1 }
	Port: convolution_Pipeline_VITIS_LOOP_27_2_VITIS_LOOP_28_3 : out_img | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln28 : 1
		first_iter_0 : 1
		j_1 : 1
		indvar_flatten_load : 1
		icmp_ln27 : 2
		add_ln27_1 : 2
		br_ln27 : 3
		add_ln271_load : 1
		indvar_load : 1
		icmp_ln28 : 2
		or_ln27 : 3
		select_ln27_1 : 3
		br_ln28 : 3
		add_ln33_5 : 2
		select_ln33 : 3
		icmp_ln28_1 : 4
		add_ln27 : 4
		br_ln28 : 5
		store_ln27 : 3
		store_ln27 : 5
		store_ln28 : 4
	State 2
		select_ln27 : 1
		tmp : 1
		tmp_cast : 2
		empty_21 : 3
		gmem_addr : 4
		p_cast : 1
		zext_ln28 : 2
		add_ln33 : 2
		zext_ln33 : 2
		zext_ln33_cast : 3
		zext_ln33_1 : 4
		add_ln33_1 : 5
		zext_ln33_1_cast : 2
		zext_ln33_6 : 3
		add_ln33_2 : 4
		add_ln33_3 : 3
		add_ln33_4 : 4
		gmem_addr_1 : 5
		gmem_addr_2 : 5
		gmem_addr_3 : 6
		add_ln28 : 2
		store_ln28 : 3
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
		add_ln33_6 : 1
	State 14
	State 15
		add_ln33_7 : 1
		zext_ln33_12 : 2
		add_ln33_8 : 3
	State 16
		zext_ln30 : 1
		sub_ln33 : 2
	State 17
	State 18
		sub_ln33_1 : 1
		sub_ln33_2 : 2
	State 19
	State 20
		sum_3 : 1
		sum : 2
		trunc_ln30 : 3
		tmp_2 : 3
		sum_2 : 4
		tmp_3 : 5
		icmp_ln37 : 6
		trunc_ln38 : 5
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |     add_ln27_1_fu_235    |    0    |    17   |
|          |     add_ln33_5_fu_267    |    0    |    14   |
|          |      add_ln27_fu_287     |    0    |    14   |
|          |        tmp_fu_325        |    0    |    17   |
|          |      empty_21_fu_335     |    0    |    71   |
|          |      add_ln33_fu_354     |    0    |    71   |
|    add   |     add_ln33_1_fu_375    |    0    |    71   |
|          |     add_ln33_2_fu_393    |    0    |    71   |
|          |     add_ln33_3_fu_399    |    0    |    64   |
|          |     add_ln33_4_fu_404    |    0    |    64   |
|          |      add_ln28_fu_428     |    0    |    14   |
|          |     add_ln33_6_fu_450    |    0    |    15   |
|          |     add_ln33_7_fu_467    |    0    |    15   |
|          |     add_ln33_8_fu_477    |    0    |    14   |
|----------|--------------------------|---------|---------|
|          |      sub_ln33_fu_498     |    0    |    12   |
|          |     sub_ln33_1_fu_512    |    0    |    12   |
|    sub   |     sub_ln33_2_fu_517    |    0    |    12   |
|          |       sum_3_fu_530       |    0    |    12   |
|          |        sum_fu_535        |    0    |    12   |
|----------|--------------------------|---------|---------|
|          |     icmp_ln27_fu_229     |    0    |    17   |
|   icmp   |     icmp_ln28_fu_247     |    0    |    14   |
|          |    icmp_ln28_1_fu_281    |    0    |    14   |
|          |     icmp_ln37_fu_571     |    0    |    11   |
|----------|--------------------------|---------|---------|
|          |   select_ln27_1_fu_259   |    0    |    7    |
|          |    select_ln33_fu_273    |    0    |    7    |
|  select  |    select_ln27_fu_311    |    0    |    7    |
|          |       sum_2_fu_553       |    0    |    11   |
|          |    select_ln38_fu_581    |    0    |    8    |
|----------|--------------------------|---------|---------|
|    or    |      or_ln27_fu_253      |    0    |    2    |
|----------|--------------------------|---------|---------|
|          | out_img_read_read_fu_116 |    0    |    0    |
|          |  in_img_read_read_fu_122 |    0    |    0    |
|   read   |      grp_read_fu_156     |    0    |    0    |
|          |      grp_read_fu_161     |    0    |    0    |
|          |      grp_read_fu_166     |    0    |    0    |
|----------|--------------------------|---------|---------|
| writeresp|   grp_writeresp_fu_128   |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |    grp_readreq_fu_135    |    0    |    0    |
|  readreq |    grp_readreq_fu_142    |    0    |    0    |
|          |    grp_readreq_fu_149    |    0    |    0    |
|----------|--------------------------|---------|---------|
|   write  |  write_ln38_write_fu_171 |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |       tmp_1_fu_318       |    0    |    0    |
|bitconcatenate|   zext_ln33_cast_fu_363  |    0    |    0    |
|          |  zext_ln33_1_cast_fu_381 |    0    |    0    |
|          |       shl_ln_fu_483      |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |      tmp_cast_fu_331     |    0    |    0    |
|          |       p_cast_fu_346      |    0    |    0    |
|          |     zext_ln28_fu_350     |    0    |    0    |
|          |     zext_ln33_fu_359     |    0    |    0    |
|          |    zext_ln33_1_fu_371    |    0    |    0    |
|          |    zext_ln33_6_fu_389    |    0    |    0    |
|          |    zext_ln33_2_fu_443    |    0    |    0    |
|          |    zext_ln33_3_fu_447    |    0    |    0    |
|   zext   |    zext_ln33_4_fu_456    |    0    |    0    |
|          |    zext_ln33_5_fu_460    |    0    |    0    |
|          |    zext_ln33_11_fu_464   |    0    |    0    |
|          |    zext_ln33_12_fu_473   |    0    |    0    |
|          |     zext_ln30_fu_491     |    0    |    0    |
|          |    zext_ln33_13_fu_495   |    0    |    0    |
|          |    zext_ln33_7_fu_504    |    0    |    0    |
|          |    zext_ln33_8_fu_508    |    0    |    0    |
|          |    zext_ln33_9_fu_523    |    0    |    0    |
|          |    zext_ln33_10_fu_527   |    0    |    0    |
|----------|--------------------------|---------|---------|
|   trunc  |     trunc_ln30_fu_541    |    0    |    0    |
|          |     trunc_ln38_fu_577    |    0    |    0    |
|----------|--------------------------|---------|---------|
| bitselect|       tmp_2_fu_545       |    0    |    0    |
|----------|--------------------------|---------|---------|
|partselect|       tmp_3_fu_561       |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   690   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|     add_ln271_reg_601    |    7   |
|    add_ln33_6_reg_684    |    9   |
|    add_ln33_8_reg_689    |   10   |
|   first_iter_0_reg_180   |    1   |
|gmem_addr_1_read_1_reg_679|    8   |
|    gmem_addr_1_reg_661   |    8   |
|    gmem_addr_2_reg_667   |    8   |
|gmem_addr_3_read_2_reg_704|    8   |
|    gmem_addr_3_reg_673   |    8   |
|     gmem_addr_reg_655    |    8   |
|     icmp_ln27_reg_632    |    1   |
|    icmp_ln28_1_reg_651   |    1   |
|     icmp_ln28_reg_636    |    1   |
|     icmp_ln37_reg_709    |    1   |
|    in_img_read_reg_626   |   64   |
|     indvar48_reg_594     |    7   |
|  indvar_flatten_reg_614  |   14   |
|      indvar_reg_607      |    7   |
|         j_reg_587        |    7   |
|      or_ln27_reg_641     |    1   |
|   out_img_read_reg_621   |   64   |
|          reg_191         |    8   |
|          reg_195         |    8   |
|          reg_199         |    8   |
|   select_ln27_1_reg_645  |    7   |
|    select_ln38_reg_719   |    8   |
|    sub_ln33_2_reg_699    |   12   |
|     sub_ln33_reg_694     |   12   |
|    trunc_ln38_reg_714    |    8   |
+--------------------------+--------+
|           Total          |   314  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  |
|----------------------|------|------|------|--------||---------|
| grp_writeresp_fu_128 |  p0  |   2  |   1  |    2   |
|----------------------|------|------|------|--------||---------|
|         Total        |      |      |      |    2   ||  1.588  |
|----------------------|------|------|------|--------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   690  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    -   |
|  Register |    -   |   314  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   314  |   690  |
+-----------+--------+--------+--------+
