Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun Jun 29 02:55:08 2025
| Host         : DESKTOP-EFRMAI2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_wrapper_timing_summary_routed.rpt -pb top_wrapper_timing_summary_routed.pb -rpx top_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : top_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     36.241        0.000                      0                   97        0.094        0.000                      0                   97        3.000        0.000                       0                    53  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                        Waveform(ns)       Period(ns)      Frequency(MHz)
-----                        ------------       ----------      --------------
sys_clock                    {0.000 5.000}      10.000          100.000         
  clk_out25_top_clk_wiz_0_0  {0.000 20.000}     40.000          25.000          
  clkfbout_top_clk_wiz_0_0   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clock                                                                                                                                                                      3.000        0.000                       0                     1  
  clk_out25_top_clk_wiz_0_0       36.241        0.000                      0                   97        0.094        0.000                      0                   97       19.500        0.000                       0                    49  
  clkfbout_top_clk_wiz_0_0                                                                                                                                                     7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                 From Clock                 To Clock                 
----------                 ----------                 --------                 
(none)                     clk_out25_top_clk_wiz_0_0                             
(none)                     clkfbout_top_clk_wiz_0_0                              


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out25_top_clk_wiz_0_0
  To Clock:  clk_out25_top_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       36.241ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.241ns  (required time - arrival time)
  Source:                 top_i/VGA_Output_0/U0/vert_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            top_i/VGA_Output_0/U0/vert_counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out25_top_clk_wiz_0_0 rise@40.000ns - clk_out25_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.456ns  (logic 1.078ns (31.194%)  route 2.378ns (68.806%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 37.996 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=47, routed)          1.626    -2.393    top_i/VGA_Output_0/U0/clk
    SLICE_X7Y32          FDRE                                         r  top_i/VGA_Output_0/U0/vert_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y32          FDRE (Prop_fdre_C_Q)         0.419    -1.974 r  top_i/VGA_Output_0/U0/vert_counter_reg[2]/Q
                         net (fo=9, routed)           1.001    -0.972    top_i/VGA_Output_0/U0/vert_counter[2]
    SLICE_X4Y32          LUT4 (Prop_lut4_I1_O)        0.327    -0.645 r  top_i/VGA_Output_0/U0/vert_counter[9]_i_4/O
                         net (fo=1, routed)           0.737     0.091    top_i/VGA_Output_0/U0/vert_counter[9]_i_4_n_0
    SLICE_X4Y35          LUT6 (Prop_lut6_I1_O)        0.332     0.423 r  top_i/VGA_Output_0/U0/vert_counter[9]_i_1/O
                         net (fo=10, routed)          0.640     1.063    top_i/VGA_Output_0/U0/vert_counter_0
    SLICE_X7Y32          FDRE                                         r  top_i/VGA_Output_0/U0/vert_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=47, routed)          1.509    37.996    top_i/VGA_Output_0/U0/clk
    SLICE_X7Y32          FDRE                                         r  top_i/VGA_Output_0/U0/vert_counter_reg[0]/C
                         clock pessimism             -0.388    37.607    
                         clock uncertainty           -0.098    37.509    
    SLICE_X7Y32          FDRE (Setup_fdre_C_CE)      -0.205    37.304    top_i/VGA_Output_0/U0/vert_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         37.304    
                         arrival time                          -1.063    
  -------------------------------------------------------------------
                         slack                                 36.241    

Slack (MET) :             36.241ns  (required time - arrival time)
  Source:                 top_i/VGA_Output_0/U0/vert_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            top_i/VGA_Output_0/U0/vert_counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out25_top_clk_wiz_0_0 rise@40.000ns - clk_out25_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.456ns  (logic 1.078ns (31.194%)  route 2.378ns (68.806%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 37.996 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=47, routed)          1.626    -2.393    top_i/VGA_Output_0/U0/clk
    SLICE_X7Y32          FDRE                                         r  top_i/VGA_Output_0/U0/vert_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y32          FDRE (Prop_fdre_C_Q)         0.419    -1.974 r  top_i/VGA_Output_0/U0/vert_counter_reg[2]/Q
                         net (fo=9, routed)           1.001    -0.972    top_i/VGA_Output_0/U0/vert_counter[2]
    SLICE_X4Y32          LUT4 (Prop_lut4_I1_O)        0.327    -0.645 r  top_i/VGA_Output_0/U0/vert_counter[9]_i_4/O
                         net (fo=1, routed)           0.737     0.091    top_i/VGA_Output_0/U0/vert_counter[9]_i_4_n_0
    SLICE_X4Y35          LUT6 (Prop_lut6_I1_O)        0.332     0.423 r  top_i/VGA_Output_0/U0/vert_counter[9]_i_1/O
                         net (fo=10, routed)          0.640     1.063    top_i/VGA_Output_0/U0/vert_counter_0
    SLICE_X7Y32          FDRE                                         r  top_i/VGA_Output_0/U0/vert_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=47, routed)          1.509    37.996    top_i/VGA_Output_0/U0/clk
    SLICE_X7Y32          FDRE                                         r  top_i/VGA_Output_0/U0/vert_counter_reg[1]/C
                         clock pessimism             -0.388    37.607    
                         clock uncertainty           -0.098    37.509    
    SLICE_X7Y32          FDRE (Setup_fdre_C_CE)      -0.205    37.304    top_i/VGA_Output_0/U0/vert_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         37.304    
                         arrival time                          -1.063    
  -------------------------------------------------------------------
                         slack                                 36.241    

Slack (MET) :             36.241ns  (required time - arrival time)
  Source:                 top_i/VGA_Output_0/U0/vert_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            top_i/VGA_Output_0/U0/vert_counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out25_top_clk_wiz_0_0 rise@40.000ns - clk_out25_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.456ns  (logic 1.078ns (31.194%)  route 2.378ns (68.806%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 37.996 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=47, routed)          1.626    -2.393    top_i/VGA_Output_0/U0/clk
    SLICE_X7Y32          FDRE                                         r  top_i/VGA_Output_0/U0/vert_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y32          FDRE (Prop_fdre_C_Q)         0.419    -1.974 r  top_i/VGA_Output_0/U0/vert_counter_reg[2]/Q
                         net (fo=9, routed)           1.001    -0.972    top_i/VGA_Output_0/U0/vert_counter[2]
    SLICE_X4Y32          LUT4 (Prop_lut4_I1_O)        0.327    -0.645 r  top_i/VGA_Output_0/U0/vert_counter[9]_i_4/O
                         net (fo=1, routed)           0.737     0.091    top_i/VGA_Output_0/U0/vert_counter[9]_i_4_n_0
    SLICE_X4Y35          LUT6 (Prop_lut6_I1_O)        0.332     0.423 r  top_i/VGA_Output_0/U0/vert_counter[9]_i_1/O
                         net (fo=10, routed)          0.640     1.063    top_i/VGA_Output_0/U0/vert_counter_0
    SLICE_X7Y32          FDRE                                         r  top_i/VGA_Output_0/U0/vert_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=47, routed)          1.509    37.996    top_i/VGA_Output_0/U0/clk
    SLICE_X7Y32          FDRE                                         r  top_i/VGA_Output_0/U0/vert_counter_reg[2]/C
                         clock pessimism             -0.388    37.607    
                         clock uncertainty           -0.098    37.509    
    SLICE_X7Y32          FDRE (Setup_fdre_C_CE)      -0.205    37.304    top_i/VGA_Output_0/U0/vert_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         37.304    
                         arrival time                          -1.063    
  -------------------------------------------------------------------
                         slack                                 36.241    

Slack (MET) :             36.246ns  (required time - arrival time)
  Source:                 top_i/VGA_Output_0/U0/vert_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            top_i/VGA_Output_0/U0/vert_counter_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out25_top_clk_wiz_0_0 rise@40.000ns - clk_out25_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.465ns  (logic 1.078ns (31.112%)  route 2.387ns (68.888%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 37.996 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=47, routed)          1.626    -2.393    top_i/VGA_Output_0/U0/clk
    SLICE_X7Y32          FDRE                                         r  top_i/VGA_Output_0/U0/vert_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y32          FDRE (Prop_fdre_C_Q)         0.419    -1.974 r  top_i/VGA_Output_0/U0/vert_counter_reg[2]/Q
                         net (fo=9, routed)           1.001    -0.972    top_i/VGA_Output_0/U0/vert_counter[2]
    SLICE_X4Y32          LUT4 (Prop_lut4_I1_O)        0.327    -0.645 r  top_i/VGA_Output_0/U0/vert_counter[9]_i_4/O
                         net (fo=1, routed)           0.737     0.091    top_i/VGA_Output_0/U0/vert_counter[9]_i_4_n_0
    SLICE_X4Y35          LUT6 (Prop_lut6_I1_O)        0.332     0.423 r  top_i/VGA_Output_0/U0/vert_counter[9]_i_1/O
                         net (fo=10, routed)          0.649     1.072    top_i/VGA_Output_0/U0/vert_counter_0
    SLICE_X6Y32          FDRE                                         r  top_i/VGA_Output_0/U0/vert_counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=47, routed)          1.509    37.996    top_i/VGA_Output_0/U0/clk
    SLICE_X6Y32          FDRE                                         r  top_i/VGA_Output_0/U0/vert_counter_reg[5]/C
                         clock pessimism             -0.410    37.585    
                         clock uncertainty           -0.098    37.487    
    SLICE_X6Y32          FDRE (Setup_fdre_C_CE)      -0.169    37.318    top_i/VGA_Output_0/U0/vert_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         37.318    
                         arrival time                          -1.072    
  -------------------------------------------------------------------
                         slack                                 36.246    

Slack (MET) :             36.246ns  (required time - arrival time)
  Source:                 top_i/VGA_Output_0/U0/vert_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            top_i/VGA_Output_0/U0/vert_counter_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out25_top_clk_wiz_0_0 rise@40.000ns - clk_out25_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.465ns  (logic 1.078ns (31.112%)  route 2.387ns (68.888%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 37.996 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=47, routed)          1.626    -2.393    top_i/VGA_Output_0/U0/clk
    SLICE_X7Y32          FDRE                                         r  top_i/VGA_Output_0/U0/vert_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y32          FDRE (Prop_fdre_C_Q)         0.419    -1.974 r  top_i/VGA_Output_0/U0/vert_counter_reg[2]/Q
                         net (fo=9, routed)           1.001    -0.972    top_i/VGA_Output_0/U0/vert_counter[2]
    SLICE_X4Y32          LUT4 (Prop_lut4_I1_O)        0.327    -0.645 r  top_i/VGA_Output_0/U0/vert_counter[9]_i_4/O
                         net (fo=1, routed)           0.737     0.091    top_i/VGA_Output_0/U0/vert_counter[9]_i_4_n_0
    SLICE_X4Y35          LUT6 (Prop_lut6_I1_O)        0.332     0.423 r  top_i/VGA_Output_0/U0/vert_counter[9]_i_1/O
                         net (fo=10, routed)          0.649     1.072    top_i/VGA_Output_0/U0/vert_counter_0
    SLICE_X6Y32          FDRE                                         r  top_i/VGA_Output_0/U0/vert_counter_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=47, routed)          1.509    37.996    top_i/VGA_Output_0/U0/clk
    SLICE_X6Y32          FDRE                                         r  top_i/VGA_Output_0/U0/vert_counter_reg[9]/C
                         clock pessimism             -0.410    37.585    
                         clock uncertainty           -0.098    37.487    
    SLICE_X6Y32          FDRE (Setup_fdre_C_CE)      -0.169    37.318    top_i/VGA_Output_0/U0/vert_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         37.318    
                         arrival time                          -1.072    
  -------------------------------------------------------------------
                         slack                                 36.246    

Slack (MET) :             36.362ns  (required time - arrival time)
  Source:                 top_i/VGA_Output_0/U0/vert_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            top_i/VGA_Output_0/U0/vert_counter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out25_top_clk_wiz_0_0 rise@40.000ns - clk_out25_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.311ns  (logic 1.078ns (32.559%)  route 2.233ns (67.441%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 37.996 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=47, routed)          1.626    -2.393    top_i/VGA_Output_0/U0/clk
    SLICE_X7Y32          FDRE                                         r  top_i/VGA_Output_0/U0/vert_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y32          FDRE (Prop_fdre_C_Q)         0.419    -1.974 r  top_i/VGA_Output_0/U0/vert_counter_reg[2]/Q
                         net (fo=9, routed)           1.001    -0.972    top_i/VGA_Output_0/U0/vert_counter[2]
    SLICE_X4Y32          LUT4 (Prop_lut4_I1_O)        0.327    -0.645 r  top_i/VGA_Output_0/U0/vert_counter[9]_i_4/O
                         net (fo=1, routed)           0.737     0.091    top_i/VGA_Output_0/U0/vert_counter[9]_i_4_n_0
    SLICE_X4Y35          LUT6 (Prop_lut6_I1_O)        0.332     0.423 r  top_i/VGA_Output_0/U0/vert_counter[9]_i_1/O
                         net (fo=10, routed)          0.495     0.918    top_i/VGA_Output_0/U0/vert_counter_0
    SLICE_X5Y32          FDRE                                         r  top_i/VGA_Output_0/U0/vert_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=47, routed)          1.509    37.996    top_i/VGA_Output_0/U0/clk
    SLICE_X5Y32          FDRE                                         r  top_i/VGA_Output_0/U0/vert_counter_reg[3]/C
                         clock pessimism             -0.412    37.583    
                         clock uncertainty           -0.098    37.485    
    SLICE_X5Y32          FDRE (Setup_fdre_C_CE)      -0.205    37.280    top_i/VGA_Output_0/U0/vert_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         37.280    
                         arrival time                          -0.918    
  -------------------------------------------------------------------
                         slack                                 36.362    

Slack (MET) :             36.362ns  (required time - arrival time)
  Source:                 top_i/VGA_Output_0/U0/vert_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            top_i/VGA_Output_0/U0/vert_counter_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out25_top_clk_wiz_0_0 rise@40.000ns - clk_out25_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.311ns  (logic 1.078ns (32.559%)  route 2.233ns (67.441%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 37.996 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=47, routed)          1.626    -2.393    top_i/VGA_Output_0/U0/clk
    SLICE_X7Y32          FDRE                                         r  top_i/VGA_Output_0/U0/vert_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y32          FDRE (Prop_fdre_C_Q)         0.419    -1.974 r  top_i/VGA_Output_0/U0/vert_counter_reg[2]/Q
                         net (fo=9, routed)           1.001    -0.972    top_i/VGA_Output_0/U0/vert_counter[2]
    SLICE_X4Y32          LUT4 (Prop_lut4_I1_O)        0.327    -0.645 r  top_i/VGA_Output_0/U0/vert_counter[9]_i_4/O
                         net (fo=1, routed)           0.737     0.091    top_i/VGA_Output_0/U0/vert_counter[9]_i_4_n_0
    SLICE_X4Y35          LUT6 (Prop_lut6_I1_O)        0.332     0.423 r  top_i/VGA_Output_0/U0/vert_counter[9]_i_1/O
                         net (fo=10, routed)          0.495     0.918    top_i/VGA_Output_0/U0/vert_counter_0
    SLICE_X5Y32          FDRE                                         r  top_i/VGA_Output_0/U0/vert_counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=47, routed)          1.509    37.996    top_i/VGA_Output_0/U0/clk
    SLICE_X5Y32          FDRE                                         r  top_i/VGA_Output_0/U0/vert_counter_reg[4]/C
                         clock pessimism             -0.412    37.583    
                         clock uncertainty           -0.098    37.485    
    SLICE_X5Y32          FDRE (Setup_fdre_C_CE)      -0.205    37.280    top_i/VGA_Output_0/U0/vert_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         37.280    
                         arrival time                          -0.918    
  -------------------------------------------------------------------
                         slack                                 36.362    

Slack (MET) :             36.362ns  (required time - arrival time)
  Source:                 top_i/VGA_Output_0/U0/vert_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            top_i/VGA_Output_0/U0/vert_counter_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out25_top_clk_wiz_0_0 rise@40.000ns - clk_out25_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.311ns  (logic 1.078ns (32.559%)  route 2.233ns (67.441%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 37.996 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=47, routed)          1.626    -2.393    top_i/VGA_Output_0/U0/clk
    SLICE_X7Y32          FDRE                                         r  top_i/VGA_Output_0/U0/vert_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y32          FDRE (Prop_fdre_C_Q)         0.419    -1.974 r  top_i/VGA_Output_0/U0/vert_counter_reg[2]/Q
                         net (fo=9, routed)           1.001    -0.972    top_i/VGA_Output_0/U0/vert_counter[2]
    SLICE_X4Y32          LUT4 (Prop_lut4_I1_O)        0.327    -0.645 r  top_i/VGA_Output_0/U0/vert_counter[9]_i_4/O
                         net (fo=1, routed)           0.737     0.091    top_i/VGA_Output_0/U0/vert_counter[9]_i_4_n_0
    SLICE_X4Y35          LUT6 (Prop_lut6_I1_O)        0.332     0.423 r  top_i/VGA_Output_0/U0/vert_counter[9]_i_1/O
                         net (fo=10, routed)          0.495     0.918    top_i/VGA_Output_0/U0/vert_counter_0
    SLICE_X5Y32          FDRE                                         r  top_i/VGA_Output_0/U0/vert_counter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=47, routed)          1.509    37.996    top_i/VGA_Output_0/U0/clk
    SLICE_X5Y32          FDRE                                         r  top_i/VGA_Output_0/U0/vert_counter_reg[6]/C
                         clock pessimism             -0.412    37.583    
                         clock uncertainty           -0.098    37.485    
    SLICE_X5Y32          FDRE (Setup_fdre_C_CE)      -0.205    37.280    top_i/VGA_Output_0/U0/vert_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         37.280    
                         arrival time                          -0.918    
  -------------------------------------------------------------------
                         slack                                 36.362    

Slack (MET) :             36.362ns  (required time - arrival time)
  Source:                 top_i/VGA_Output_0/U0/vert_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            top_i/VGA_Output_0/U0/vert_counter_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out25_top_clk_wiz_0_0 rise@40.000ns - clk_out25_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.311ns  (logic 1.078ns (32.559%)  route 2.233ns (67.441%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 37.996 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=47, routed)          1.626    -2.393    top_i/VGA_Output_0/U0/clk
    SLICE_X7Y32          FDRE                                         r  top_i/VGA_Output_0/U0/vert_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y32          FDRE (Prop_fdre_C_Q)         0.419    -1.974 r  top_i/VGA_Output_0/U0/vert_counter_reg[2]/Q
                         net (fo=9, routed)           1.001    -0.972    top_i/VGA_Output_0/U0/vert_counter[2]
    SLICE_X4Y32          LUT4 (Prop_lut4_I1_O)        0.327    -0.645 r  top_i/VGA_Output_0/U0/vert_counter[9]_i_4/O
                         net (fo=1, routed)           0.737     0.091    top_i/VGA_Output_0/U0/vert_counter[9]_i_4_n_0
    SLICE_X4Y35          LUT6 (Prop_lut6_I1_O)        0.332     0.423 r  top_i/VGA_Output_0/U0/vert_counter[9]_i_1/O
                         net (fo=10, routed)          0.495     0.918    top_i/VGA_Output_0/U0/vert_counter_0
    SLICE_X5Y32          FDRE                                         r  top_i/VGA_Output_0/U0/vert_counter_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=47, routed)          1.509    37.996    top_i/VGA_Output_0/U0/clk
    SLICE_X5Y32          FDRE                                         r  top_i/VGA_Output_0/U0/vert_counter_reg[7]/C
                         clock pessimism             -0.412    37.583    
                         clock uncertainty           -0.098    37.485    
    SLICE_X5Y32          FDRE (Setup_fdre_C_CE)      -0.205    37.280    top_i/VGA_Output_0/U0/vert_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         37.280    
                         arrival time                          -0.918    
  -------------------------------------------------------------------
                         slack                                 36.362    

Slack (MET) :             36.362ns  (required time - arrival time)
  Source:                 top_i/VGA_Output_0/U0/vert_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            top_i/VGA_Output_0/U0/vert_counter_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out25_top_clk_wiz_0_0 rise@40.000ns - clk_out25_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.311ns  (logic 1.078ns (32.559%)  route 2.233ns (67.441%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 37.996 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=47, routed)          1.626    -2.393    top_i/VGA_Output_0/U0/clk
    SLICE_X7Y32          FDRE                                         r  top_i/VGA_Output_0/U0/vert_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y32          FDRE (Prop_fdre_C_Q)         0.419    -1.974 r  top_i/VGA_Output_0/U0/vert_counter_reg[2]/Q
                         net (fo=9, routed)           1.001    -0.972    top_i/VGA_Output_0/U0/vert_counter[2]
    SLICE_X4Y32          LUT4 (Prop_lut4_I1_O)        0.327    -0.645 r  top_i/VGA_Output_0/U0/vert_counter[9]_i_4/O
                         net (fo=1, routed)           0.737     0.091    top_i/VGA_Output_0/U0/vert_counter[9]_i_4_n_0
    SLICE_X4Y35          LUT6 (Prop_lut6_I1_O)        0.332     0.423 r  top_i/VGA_Output_0/U0/vert_counter[9]_i_1/O
                         net (fo=10, routed)          0.495     0.918    top_i/VGA_Output_0/U0/vert_counter_0
    SLICE_X5Y32          FDRE                                         r  top_i/VGA_Output_0/U0/vert_counter_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=47, routed)          1.509    37.996    top_i/VGA_Output_0/U0/clk
    SLICE_X5Y32          FDRE                                         r  top_i/VGA_Output_0/U0/vert_counter_reg[8]/C
                         clock pessimism             -0.412    37.583    
                         clock uncertainty           -0.098    37.485    
    SLICE_X5Y32          FDRE (Setup_fdre_C_CE)      -0.205    37.280    top_i/VGA_Output_0/U0/vert_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         37.280    
                         arrival time                          -0.918    
  -------------------------------------------------------------------
                         slack                                 36.362    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 top_i/BRAM_reader_0/U0/current_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out25_top_clk_wiz_0_0 rise@0.000ns - clk_out25_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.164ns (48.596%)  route 0.173ns (51.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=47, routed)          0.562    -0.567    top_i/BRAM_reader_0/U0/clk
    SLICE_X8Y36          FDRE                                         r  top_i/BRAM_reader_0/U0/current_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y36          FDRE (Prop_fdre_C_Q)         0.164    -0.403 r  top_i/BRAM_reader_0/U0/current_addr_reg[3]/Q
                         net (fo=5, routed)           0.173    -0.230    top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X0Y14         RAMB18E1                                     r  top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=47, routed)          0.876    -0.292    top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y14         RAMB18E1                                     r  top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.215    -0.507    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.324    top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 top_i/BRAM_reader_0/U0/current_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out25_top_clk_wiz_0_0 rise@0.000ns - clk_out25_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.164ns (43.770%)  route 0.211ns (56.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=47, routed)          0.562    -0.567    top_i/BRAM_reader_0/U0/clk
    SLICE_X8Y35          FDRE                                         r  top_i/BRAM_reader_0/U0/current_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDRE (Prop_fdre_C_Q)         0.164    -0.403 r  top_i/BRAM_reader_0/U0/current_addr_reg[6]/Q
                         net (fo=5, routed)           0.211    -0.193    top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X0Y14         RAMB18E1                                     r  top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=47, routed)          0.876    -0.292    top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y14         RAMB18E1                                     r  top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.215    -0.507    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.324    top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 top_i/BRAM_reader_0/U0/current_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out25_top_clk_wiz_0_0 rise@0.000ns - clk_out25_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.164ns (43.447%)  route 0.213ns (56.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=47, routed)          0.562    -0.567    top_i/BRAM_reader_0/U0/clk
    SLICE_X8Y35          FDRE                                         r  top_i/BRAM_reader_0/U0/current_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDRE (Prop_fdre_C_Q)         0.164    -0.403 r  top_i/BRAM_reader_0/U0/current_addr_reg[8]/Q
                         net (fo=3, routed)           0.213    -0.190    top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB18_X0Y14         RAMB18E1                                     r  top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=47, routed)          0.876    -0.292    top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y14         RAMB18E1                                     r  top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.215    -0.507    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.324    top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 top_i/BRAM_reader_0/U0/current_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out25_top_clk_wiz_0_0 rise@0.000ns - clk_out25_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.164ns (41.778%)  route 0.229ns (58.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=47, routed)          0.562    -0.567    top_i/BRAM_reader_0/U0/clk
    SLICE_X8Y35          FDRE                                         r  top_i/BRAM_reader_0/U0/current_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDRE (Prop_fdre_C_Q)         0.164    -0.403 r  top_i/BRAM_reader_0/U0/current_addr_reg[5]/Q
                         net (fo=3, routed)           0.229    -0.175    top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X0Y14         RAMB18E1                                     r  top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=47, routed)          0.876    -0.292    top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y14         RAMB18E1                                     r  top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.215    -0.507    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.324    top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 top_i/BRAM_reader_0/U0/current_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out25_top_clk_wiz_0_0 rise@0.000ns - clk_out25_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.164ns (40.931%)  route 0.237ns (59.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=47, routed)          0.562    -0.567    top_i/BRAM_reader_0/U0/clk
    SLICE_X8Y36          FDRE                                         r  top_i/BRAM_reader_0/U0/current_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y36          FDRE (Prop_fdre_C_Q)         0.164    -0.403 r  top_i/BRAM_reader_0/U0/current_addr_reg[1]/Q
                         net (fo=7, routed)           0.237    -0.167    top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X0Y14         RAMB18E1                                     r  top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=47, routed)          0.876    -0.292    top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y14         RAMB18E1                                     r  top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.215    -0.507    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.324    top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 top_i/BRAM_reader_0/U0/current_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out25_top_clk_wiz_0_0 rise@0.000ns - clk_out25_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.164ns (40.546%)  route 0.240ns (59.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=47, routed)          0.562    -0.567    top_i/BRAM_reader_0/U0/clk
    SLICE_X8Y36          FDRE                                         r  top_i/BRAM_reader_0/U0/current_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y36          FDRE (Prop_fdre_C_Q)         0.164    -0.403 r  top_i/BRAM_reader_0/U0/current_addr_reg[0]/Q
                         net (fo=8, routed)           0.240    -0.163    top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X0Y14         RAMB18E1                                     r  top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=47, routed)          0.876    -0.292    top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y14         RAMB18E1                                     r  top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.215    -0.507    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.324    top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 top_i/BRAM_reader_0/U0/current_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out25_top_clk_wiz_0_0 rise@0.000ns - clk_out25_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.148ns (39.190%)  route 0.230ns (60.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=47, routed)          0.562    -0.567    top_i/BRAM_reader_0/U0/clk
    SLICE_X8Y35          FDRE                                         r  top_i/BRAM_reader_0/U0/current_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDRE (Prop_fdre_C_Q)         0.148    -0.419 r  top_i/BRAM_reader_0/U0/current_addr_reg[7]/Q
                         net (fo=4, routed)           0.230    -0.190    top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X0Y14         RAMB18E1                                     r  top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=47, routed)          0.876    -0.292    top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y14         RAMB18E1                                     r  top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.215    -0.507    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.130    -0.377    top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 top_i/BRAM_reader_0/U0/current_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out25_top_clk_wiz_0_0 rise@0.000ns - clk_out25_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.148ns (39.166%)  route 0.230ns (60.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=47, routed)          0.562    -0.567    top_i/BRAM_reader_0/U0/clk
    SLICE_X8Y36          FDRE                                         r  top_i/BRAM_reader_0/U0/current_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y36          FDRE (Prop_fdre_C_Q)         0.148    -0.419 r  top_i/BRAM_reader_0/U0/current_addr_reg[2]/Q
                         net (fo=6, routed)           0.230    -0.189    top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y14         RAMB18E1                                     r  top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=47, routed)          0.876    -0.292    top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y14         RAMB18E1                                     r  top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.215    -0.507    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.130    -0.377    top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 top_i/BRAM_reader_0/U0/current_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out25_top_clk_wiz_0_0 rise@0.000ns - clk_out25_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.148ns (39.237%)  route 0.229ns (60.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=47, routed)          0.562    -0.567    top_i/BRAM_reader_0/U0/clk
    SLICE_X8Y35          FDRE                                         r  top_i/BRAM_reader_0/U0/current_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDRE (Prop_fdre_C_Q)         0.148    -0.419 r  top_i/BRAM_reader_0/U0/current_addr_reg[9]/Q
                         net (fo=2, routed)           0.229    -0.190    top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB18_X0Y14         RAMB18E1                                     r  top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=47, routed)          0.876    -0.292    top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y14         RAMB18E1                                     r  top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.215    -0.507    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.129    -0.378    top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 top_i/BRAM_reader_0/U0/current_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out25_top_clk_wiz_0_0 rise@0.000ns - clk_out25_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.148ns (38.214%)  route 0.239ns (61.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=47, routed)          0.562    -0.567    top_i/BRAM_reader_0/U0/clk
    SLICE_X8Y36          FDRE                                         r  top_i/BRAM_reader_0/U0/current_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y36          FDRE (Prop_fdre_C_Q)         0.148    -0.419 r  top_i/BRAM_reader_0/U0/current_addr_reg[4]/Q
                         net (fo=4, routed)           0.239    -0.180    top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X0Y14         RAMB18E1                                     r  top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=47, routed)          0.876    -0.292    top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y14         RAMB18E1                                     r  top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.215    -0.507    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.129    -0.378    top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.198    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out25_top_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y14    top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y14    top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0   top_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1   n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y0  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X8Y36     top_i/BRAM_reader_0/U0/current_addr_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X8Y36     top_i/BRAM_reader_0/U0/current_addr_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X8Y36     top_i/BRAM_reader_0/U0/current_addr_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X8Y36     top_i/BRAM_reader_0/U0/current_addr_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X8Y36     top_i/BRAM_reader_0/U0/current_addr_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X8Y35     top_i/BRAM_reader_0/U0/current_addr_reg[5]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y0  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y36     top_i/BRAM_reader_0/U0/current_addr_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y36     top_i/BRAM_reader_0/U0/current_addr_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y36     top_i/BRAM_reader_0/U0/current_addr_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y36     top_i/BRAM_reader_0/U0/current_addr_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y36     top_i/BRAM_reader_0/U0/current_addr_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y36     top_i/BRAM_reader_0/U0/current_addr_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y36     top_i/BRAM_reader_0/U0/current_addr_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y36     top_i/BRAM_reader_0/U0/current_addr_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y36     top_i/BRAM_reader_0/U0/current_addr_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y36     top_i/BRAM_reader_0/U0/current_addr_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y36     top_i/BRAM_reader_0/U0/current_addr_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y36     top_i/BRAM_reader_0/U0/current_addr_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y36     top_i/BRAM_reader_0/U0/current_addr_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y36     top_i/BRAM_reader_0/U0/current_addr_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y36     top_i/BRAM_reader_0/U0/current_addr_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y36     top_i/BRAM_reader_0/U0/current_addr_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y36     top_i/BRAM_reader_0/U0/current_addr_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y36     top_i/BRAM_reader_0/U0/current_addr_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y36     top_i/BRAM_reader_0/U0/current_addr_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y36     top_i/BRAM_reader_0/U0/current_addr_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_top_clk_wiz_0_0
  To Clock:  clkfbout_top_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_top_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { top_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1   top_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out25_top_clk_wiz_0_0
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/VGA_Output_0/U0/R_out_reg[3]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.103ns  (logic 4.048ns (66.334%)  route 2.055ns (33.666%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=47, routed)          1.633    -2.386    top_i/VGA_Output_0/U0/clk
    SLICE_X2Y36          FDRE                                         r  top_i/VGA_Output_0/U0/R_out_reg[3]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDRE (Prop_fdre_C_Q)         0.518    -1.868 r  top_i/VGA_Output_0/U0/R_out_reg[3]_lopt_replica_2/Q
                         net (fo=1, routed)           2.055     0.187    lopt_10
    D17                  OBUF (Prop_obuf_I_O)         3.530     3.718 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.718    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/VGA_Output_0/U0/R_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.899ns  (logic 4.042ns (68.515%)  route 1.857ns (31.485%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=47, routed)          1.633    -2.386    top_i/VGA_Output_0/U0/clk
    SLICE_X2Y36          FDRE                                         r  top_i/VGA_Output_0/U0/R_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDRE (Prop_fdre_C_Q)         0.518    -1.868 r  top_i/VGA_Output_0/U0/R_out_reg[0]/Q
                         net (fo=1, routed)           1.857    -0.010    vgaBlue_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524     3.514 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.514    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/VGA_Output_0/U0/R_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.895ns  (logic 4.037ns (68.491%)  route 1.857ns (31.509%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=47, routed)          1.634    -2.385    top_i/VGA_Output_0/U0/clk
    SLICE_X2Y37          FDRE                                         r  top_i/VGA_Output_0/U0/R_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.518    -1.867 r  top_i/VGA_Output_0/U0/R_out_reg[1]/Q
                         net (fo=1, routed)           1.857    -0.009    vgaBlue_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         3.519     3.510 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.510    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/VGA_Output_0/U0/R_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.885ns  (logic 4.020ns (68.320%)  route 1.864ns (31.680%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=47, routed)          1.631    -2.388    top_i/VGA_Output_0/U0/clk
    SLICE_X2Y34          FDRE                                         r  top_i/VGA_Output_0/U0/R_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDRE (Prop_fdre_C_Q)         0.518    -1.870 r  top_i/VGA_Output_0/U0/R_out_reg[3]/Q
                         net (fo=1, routed)           1.864    -0.005    vgaBlue_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         3.502     3.497 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.497    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/VGA_Output_0/U0/R_out_reg[1]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.870ns  (logic 4.023ns (68.543%)  route 1.846ns (31.457%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=47, routed)          1.634    -2.385    top_i/VGA_Output_0/U0/clk
    SLICE_X2Y37          FDRE                                         r  top_i/VGA_Output_0/U0/R_out_reg[1]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.518    -1.867 r  top_i/VGA_Output_0/U0/R_out_reg[1]_lopt_replica_2/Q
                         net (fo=1, routed)           1.846    -0.020    lopt_4
    H17                  OBUF (Prop_obuf_I_O)         3.505     3.485 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.485    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/VGA_Output_0/U0/Hp_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.863ns  (logic 4.015ns (68.472%)  route 1.848ns (31.528%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=47, routed)          1.633    -2.386    top_i/VGA_Output_0/U0/clk
    SLICE_X2Y35          FDRE                                         r  top_i/VGA_Output_0/U0/Hp_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDRE (Prop_fdre_C_Q)         0.518    -1.868 r  top_i/VGA_Output_0/U0/Hp_out_reg/Q
                         net (fo=1, routed)           1.848    -0.019    Hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497     3.478 r  Hsync_OBUF_inst/O
                         net (fo=0)                   0.000     3.478    Hsync
    P19                                                               r  Hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/VGA_Output_0/U0/Vp_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.838ns  (logic 3.959ns (67.817%)  route 1.879ns (32.183%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=47, routed)          1.626    -2.393    top_i/VGA_Output_0/U0/clk
    SLICE_X4Y32          FDRE                                         r  top_i/VGA_Output_0/U0/Vp_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.456    -1.937 r  top_i/VGA_Output_0/U0/Vp_out_reg/Q
                         net (fo=1, routed)           1.879    -0.058    Vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.503     3.446 r  Vsync_OBUF_inst/O
                         net (fo=0)                   0.000     3.446    Vsync
    R19                                                               r  Vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/VGA_Output_0/U0/R_out_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.769ns  (logic 3.951ns (68.494%)  route 1.818ns (31.506%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=47, routed)          1.631    -2.388    top_i/VGA_Output_0/U0/clk
    SLICE_X3Y34          FDRE                                         r  top_i/VGA_Output_0/U0/R_out_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDRE (Prop_fdre_C_Q)         0.456    -1.932 r  top_i/VGA_Output_0/U0/R_out_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           1.818    -0.114    lopt
    N18                  OBUF (Prop_obuf_I_O)         3.495     3.381 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.381    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/VGA_Output_0/U0/R_out_reg[2]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.763ns  (logic 4.047ns (70.226%)  route 1.716ns (29.774%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=47, routed)          1.633    -2.386    top_i/VGA_Output_0/U0/clk
    SLICE_X2Y36          FDRE                                         r  top_i/VGA_Output_0/U0/R_out_reg[2]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDRE (Prop_fdre_C_Q)         0.518    -1.868 r  top_i/VGA_Output_0/U0/R_out_reg[2]_lopt_replica_2/Q
                         net (fo=1, routed)           1.716    -0.152    lopt_7
    G17                  OBUF (Prop_obuf_I_O)         3.529     3.377 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.377    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/VGA_Output_0/U0/R_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.719ns  (logic 4.042ns (70.680%)  route 1.677ns (29.320%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=47, routed)          1.633    -2.386    top_i/VGA_Output_0/U0/clk
    SLICE_X2Y36          FDRE                                         r  top_i/VGA_Output_0/U0/R_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDRE (Prop_fdre_C_Q)         0.518    -1.868 r  top_i/VGA_Output_0/U0/R_out_reg[2]/Q
                         net (fo=1, routed)           1.677    -0.191    vgaBlue_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.524     3.333 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.333    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/VGA_Output_0/U0/R_out_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.696ns  (logic 1.369ns (80.695%)  route 0.327ns (19.305%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=47, routed)          0.591    -0.538    top_i/VGA_Output_0/U0/clk
    SLICE_X2Y34          FDRE                                         r  top_i/VGA_Output_0/U0/R_out_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDRE (Prop_fdre_C_Q)         0.164    -0.374 r  top_i/VGA_Output_0/U0/R_out_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.327    -0.047    lopt_3
    L18                  OBUF (Prop_obuf_I_O)         1.205     1.158 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.158    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/VGA_Output_0/U0/R_out_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.710ns  (logic 1.384ns (80.933%)  route 0.326ns (19.067%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=47, routed)          0.591    -0.538    top_i/VGA_Output_0/U0/clk
    SLICE_X2Y34          FDRE                                         r  top_i/VGA_Output_0/U0/R_out_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDRE (Prop_fdre_C_Q)         0.164    -0.374 r  top_i/VGA_Output_0/U0/R_out_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.326    -0.048    lopt_6
    K18                  OBUF (Prop_obuf_I_O)         1.220     1.171 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.171    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/VGA_Output_0/U0/R_out_reg[0]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.713ns  (logic 1.363ns (79.565%)  route 0.350ns (20.435%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=47, routed)          0.591    -0.538    top_i/VGA_Output_0/U0/clk
    SLICE_X3Y34          FDRE                                         r  top_i/VGA_Output_0/U0/R_out_reg[0]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  top_i/VGA_Output_0/U0/R_out_reg[0]_lopt_replica_2/Q
                         net (fo=1, routed)           0.350    -0.047    lopt_1
    J17                  OBUF (Prop_obuf_I_O)         1.222     1.175 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.175    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/VGA_Output_0/U0/R_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.715ns  (logic 1.389ns (81.006%)  route 0.326ns (18.994%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=47, routed)          0.591    -0.538    top_i/VGA_Output_0/U0/clk
    SLICE_X2Y36          FDRE                                         r  top_i/VGA_Output_0/U0/R_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDRE (Prop_fdre_C_Q)         0.164    -0.374 r  top_i/VGA_Output_0/U0/R_out_reg[2]/Q
                         net (fo=1, routed)           0.326    -0.049    vgaBlue_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         1.225     1.176 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.176    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/VGA_Output_0/U0/R_out_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.717ns  (logic 1.338ns (77.896%)  route 0.380ns (22.104%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=47, routed)          0.591    -0.538    top_i/VGA_Output_0/U0/clk
    SLICE_X3Y34          FDRE                                         r  top_i/VGA_Output_0/U0/R_out_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  top_i/VGA_Output_0/U0/R_out_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.380    -0.018    lopt
    N18                  OBUF (Prop_obuf_I_O)         1.197     1.179 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.179    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/VGA_Output_0/U0/R_out_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.717ns  (logic 1.390ns (80.916%)  route 0.328ns (19.084%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=47, routed)          0.591    -0.538    top_i/VGA_Output_0/U0/clk
    SLICE_X2Y34          FDRE                                         r  top_i/VGA_Output_0/U0/R_out_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDRE (Prop_fdre_C_Q)         0.164    -0.374 r  top_i/VGA_Output_0/U0/R_out_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.328    -0.047    lopt_9
    J18                  OBUF (Prop_obuf_I_O)         1.226     1.179 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.179    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/VGA_Output_0/U0/R_out_reg[2]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.741ns  (logic 1.394ns (80.074%)  route 0.347ns (19.926%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=47, routed)          0.591    -0.538    top_i/VGA_Output_0/U0/clk
    SLICE_X2Y36          FDRE                                         r  top_i/VGA_Output_0/U0/R_out_reg[2]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDRE (Prop_fdre_C_Q)         0.164    -0.374 r  top_i/VGA_Output_0/U0/R_out_reg[2]_lopt_replica_2/Q
                         net (fo=1, routed)           0.347    -0.027    lopt_7
    G17                  OBUF (Prop_obuf_I_O)         1.230     1.203 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.203    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/VGA_Output_0/U0/Vp_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.760ns  (logic 1.345ns (76.430%)  route 0.415ns (23.570%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=47, routed)          0.587    -0.542    top_i/VGA_Output_0/U0/clk
    SLICE_X4Y32          FDRE                                         r  top_i/VGA_Output_0/U0/Vp_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  top_i/VGA_Output_0/U0/Vp_out_reg/Q
                         net (fo=1, routed)           0.415     0.014    Vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.204     1.218 r  Vsync_OBUF_inst/O
                         net (fo=0)                   0.000     1.218    Vsync
    R19                                                               r  Vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/VGA_Output_0/U0/Hp_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.765ns  (logic 1.362ns (77.142%)  route 0.403ns (22.858%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=47, routed)          0.591    -0.538    top_i/VGA_Output_0/U0/clk
    SLICE_X2Y35          FDRE                                         r  top_i/VGA_Output_0/U0/Hp_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDRE (Prop_fdre_C_Q)         0.164    -0.374 r  top_i/VGA_Output_0/U0/Hp_out_reg/Q
                         net (fo=1, routed)           0.403     0.029    Hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     1.227 r  Hsync_OBUF_inst/O
                         net (fo=0)                   0.000     1.227    Hsync
    P19                                                               r  Hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/VGA_Output_0/U0/R_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.767ns  (logic 1.368ns (77.401%)  route 0.399ns (22.599%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=47, routed)          0.591    -0.538    top_i/VGA_Output_0/U0/clk
    SLICE_X2Y34          FDRE                                         r  top_i/VGA_Output_0/U0/R_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDRE (Prop_fdre_C_Q)         0.164    -0.374 r  top_i/VGA_Output_0/U0/R_out_reg[3]/Q
                         net (fo=1, routed)           0.399     0.025    vgaBlue_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         1.204     1.229 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.229    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_top_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_top_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_top_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     5.895    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.638     3.257 f  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.546     3.803    top_i/clk_wiz_0/inst/clkfbout_top_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.832 f  top_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.822     4.653    top_i/clk_wiz_0/inst/clkfbout_buf_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    f  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_top_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.146ns  (logic 0.091ns (2.892%)  route 3.055ns (97.108%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.750    -5.181 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.576    -3.604    top_i/clk_wiz_0/inst/clkfbout_top_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  top_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.479    -2.034    top_i/clk_wiz_0/inst/clkfbout_buf_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





