{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1605685663752 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1605685663757 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 18 02:47:43 2020 " "Processing started: Wed Nov 18 02:47:43 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1605685663757 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605685663757 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mejia_arr_mult2_Nov17 -c mejia_arr_mult2_Nov17 " "Command: quartus_map --read_settings_files=on --write_settings_files=off mejia_arr_mult2_Nov17 -c mejia_arr_mult2_Nov17" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605685663757 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1605685664069 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1605685664069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_and_nov16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_and_nov16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_and_Nov16-arch " "Found design unit 1: mejia_and_Nov16-arch" {  } { { "mejia_and_Nov16.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/3 - Array Multiplier (nbadder)/mejia_and_Nov16.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605685672523 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_and_Nov16 " "Found entity 1: mejia_and_Nov16" {  } { { "mejia_and_Nov16.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/3 - Array Multiplier (nbadder)/mejia_and_Nov16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605685672523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605685672523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_and32_nov16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_and32_nov16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_and32_Nov16-arch " "Found design unit 1: mejia_and32_Nov16-arch" {  } { { "mejia_and32_Nov16.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/3 - Array Multiplier (nbadder)/mejia_and32_Nov16.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605685672525 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_and32_Nov16 " "Found entity 1: mejia_and32_Nov16" {  } { { "mejia_and32_Nov16.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/3 - Array Multiplier (nbadder)/mejia_and32_Nov16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605685672525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605685672525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_register32_nov16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_register32_nov16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_register32_Nov16-arch " "Found design unit 1: mejia_register32_Nov16-arch" {  } { { "mejia_register32_Nov16.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/3 - Array Multiplier (nbadder)/mejia_register32_Nov16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605685672525 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_register32_Nov16 " "Found entity 1: mejia_register32_Nov16" {  } { { "mejia_register32_Nov16.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/3 - Array Multiplier (nbadder)/mejia_register32_Nov16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605685672525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605685672525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_regsiter64_nov16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_regsiter64_nov16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_register64_Nov16-arch " "Found design unit 1: mejia_register64_Nov16-arch" {  } { { "mejia_regsiter64_Nov16.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/3 - Array Multiplier (nbadder)/mejia_regsiter64_Nov16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605685672526 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_register64_Nov16 " "Found entity 1: mejia_register64_Nov16" {  } { { "mejia_regsiter64_Nov16.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/3 - Array Multiplier (nbadder)/mejia_regsiter64_Nov16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605685672526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605685672526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_nbadder_nov17.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_nbadder_nov17.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_nbadder_nov17-SYN " "Found design unit 1: mejia_nbadder_nov17-SYN" {  } { { "mejia_nbadder_Nov17.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/3 - Array Multiplier (nbadder)/mejia_nbadder_Nov17.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605685672527 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_nbadder_Nov17 " "Found entity 1: mejia_nbadder_Nov17" {  } { { "mejia_nbadder_Nov17.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/3 - Array Multiplier (nbadder)/mejia_nbadder_Nov17.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605685672527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605685672527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_arr_mult2_nov17.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_arr_mult2_nov17.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_arr_mult2_Nov17-arch " "Found design unit 1: mejia_arr_mult2_Nov17-arch" {  } { { "mejia_arr_mult2_Nov17.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/3 - Array Multiplier (nbadder)/mejia_arr_mult2_Nov17.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605685672529 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_arr_mult2_Nov17 " "Found entity 1: mejia_arr_mult2_Nov17" {  } { { "mejia_arr_mult2_Nov17.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/3 - Array Multiplier (nbadder)/mejia_arr_mult2_Nov17.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605685672529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605685672529 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "mejia_shift_Nov17 mejia_arr_mult2_Nov17.vhd(76) " "VHDL error at mejia_arr_mult2_Nov17.vhd(76): object \"mejia_shift_Nov17\" is used but not declared" {  } { { "mejia_arr_mult2_Nov17.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/3 - Array Multiplier (nbadder)/mejia_arr_mult2_Nov17.vhd" 76 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1605685672530 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4839 " "Peak virtual memory: 4839 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1605685672636 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov 18 02:47:52 2020 " "Processing ended: Wed Nov 18 02:47:52 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1605685672636 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1605685672636 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1605685672636 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1605685672636 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1605685673333 ""}
