{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1762462148922 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1762462148944 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1762462148944 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Question1 10M50DAF484C6GES " "Selected device 10M50DAF484C6GES for design \"Question1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1762462148971 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1762462149018 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1762462149019 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "HDMI:u_HDMI\|VGAGenerator:u_VGAGenerator\|PLL_VGA:u_PLL_VGA\|altpll:altpll_component\|PLL_VGA_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"HDMI:u_HDMI\|VGAGenerator:u_VGAGenerator\|PLL_VGA:u_PLL_VGA\|altpll:altpll_component\|PLL_VGA_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "HDMI:u_HDMI\|VGAGenerator:u_VGAGenerator\|PLL_VGA:u_PLL_VGA\|altpll:altpll_component\|PLL_VGA_altpll:auto_generated\|wire_pll1_clk\[0\] 13 20 0 0 " "Implementing clock multiplication of 13, clock division of 20, and phase shift of 0 degrees (0 ps) for HDMI:u_HDMI\|VGAGenerator:u_VGAGenerator\|PLL_VGA:u_PLL_VGA\|altpll:altpll_component\|PLL_VGA_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/PLL_VGA_altpll.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/PLL_VGA_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/" { { 0 { 0 ""} 0 796 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1762462149071 ""}  } { { "db/PLL_VGA_altpll.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/PLL_VGA_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/" { { 0 { 0 ""} 0 796 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1762462149071 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_pll0:pll0\|altpll:upll_memphy\|altpll_t0j3:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_pll0:pll0\|altpll:upll_memphy\|altpll_t0j3:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_pll0:pll0\|altpll:upll_memphy\|altpll_t0j3:auto_generated\|clk\[0\] 6 1 0 0 " "Implementing clock multiplication of 6, clock division of 1, and phase shift of 0 degrees (0 ps) for MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_pll0:pll0\|altpll:upll_memphy\|altpll_t0j3:auto_generated\|clk\[0\] port" {  } { { "db/altpll_t0j3.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/altpll_t0j3.tdf" 43 2 0 } } { "" "" { Generic "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/" { { 0 { 0 ""} 0 6672 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1762462149072 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_pll0:pll0\|altpll:upll_memphy\|altpll_t0j3:auto_generated\|clk\[1\] 6 1 270 2500 " "Implementing clock multiplication of 6, clock division of 1, and phase shift of 270 degrees (2500 ps) for MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_pll0:pll0\|altpll:upll_memphy\|altpll_t0j3:auto_generated\|clk\[1\] port" {  } { { "db/altpll_t0j3.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/altpll_t0j3.tdf" 43 2 0 } } { "" "" { Generic "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/" { { 0 { 0 ""} 0 6673 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1762462149072 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_pll0:pll0\|altpll:upll_memphy\|altpll_t0j3:auto_generated\|clk\[2\] 6 1 0 0 " "Implementing clock multiplication of 6, clock division of 1, and phase shift of 0 degrees (0 ps) for MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_pll0:pll0\|altpll:upll_memphy\|altpll_t0j3:auto_generated\|clk\[2\] port" {  } { { "db/altpll_t0j3.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/altpll_t0j3.tdf" 43 2 0 } } { "" "" { Generic "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/" { { 0 { 0 ""} 0 6674 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1762462149072 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_pll0:pll0\|altpll:upll_memphy\|altpll_t0j3:auto_generated\|clk\[3\] 6 1 270 2500 " "Implementing clock multiplication of 6, clock division of 1, and phase shift of 270 degrees (2500 ps) for MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_pll0:pll0\|altpll:upll_memphy\|altpll_t0j3:auto_generated\|clk\[3\] port" {  } { { "db/altpll_t0j3.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/altpll_t0j3.tdf" 43 2 0 } } { "" "" { Generic "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/" { { 0 { 0 ""} 0 6675 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1762462149072 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_pll0:pll0\|altpll:upll_memphy\|altpll_t0j3:auto_generated\|clk\[4\] 3 1 0 0 " "Implementing clock multiplication of 3, clock division of 1, and phase shift of 0 degrees (0 ps) for MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_pll0:pll0\|altpll:upll_memphy\|altpll_t0j3:auto_generated\|clk\[4\] port" {  } { { "db/altpll_t0j3.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/altpll_t0j3.tdf" 43 2 0 } } { "" "" { Generic "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/" { { 0 { 0 ""} 0 6676 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1762462149072 ""}  } { { "db/altpll_t0j3.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/altpll_t0j3.tdf" 43 2 0 } } { "" "" { Generic "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/" { { 0 { 0 ""} 0 6672 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1762462149072 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL50:u_PLL50\|altpll:altpll_component\|PLL50_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"PLL50:u_PLL50\|altpll:altpll_component\|PLL50_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL50:u_PLL50\|altpll:altpll_component\|PLL50_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for PLL50:u_PLL50\|altpll:altpll_component\|PLL50_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/PLL50_altpll.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/PLL50_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/" { { 0 { 0 ""} 0 7085 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1762462149072 ""}  } { { "db/PLL50_altpll.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/PLL50_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/" { { 0 { 0 ""} 0 7085 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1762462149072 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1762462149298 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I6G " "Device 10M16DAF484I6G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1762462150149 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I6G " "Device 10M25DAF484I6G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1762462150149 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I6G " "Device 10M50DAF484I6G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1762462150149 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I6G " "Device 10M40DAF484I6G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1762462150149 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1762462150149 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "/home/hextex/altera_standard/25.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hextex/altera_standard/25.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/" { { 0 { 0 ""} 0 23371 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1762462150165 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "/home/hextex/altera_standard/25.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hextex/altera_standard/25.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/" { { 0 { 0 ""} 0 23373 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1762462150165 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "/home/hextex/altera_standard/25.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hextex/altera_standard/25.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/" { { 0 { 0 ""} 0 23375 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1762462150165 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "/home/hextex/altera_standard/25.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hextex/altera_standard/25.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/" { { 0 { 0 ""} 0 23377 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1762462150165 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1762462150165 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1762462150165 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1762462150165 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1762462150165 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1762462150165 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1762462150168 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1762462150625 ""}
{ "Info" "IFOCT_FSAC_OCT_CREATED" "termination_blk0 " "Created termination control block termination_blk0" {  } {  } 0 174000 "Created termination control block %1!s!" 0 0 "Fitter" 0 -1 1762462150846 ""}
{ "Info" "IFOCT_FSAC_OCT_CHANGED_BANK_VCCIO" "5 1.5V termination_blk0 " "The VCCIO requirement of I/O bank 5 is set to 1.5V for OCT control block termination_blk0" {  } { { "temporary_test_loc" "" { Generic "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/" { { 0 { 0 ""} 0 23380 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174002 "The VCCIO requirement of I/O bank %1!s! is set to %2!s! for OCT control block %3!s!" 0 0 "Fitter" 0 -1 1762462150846 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL50:u_PLL50\|altpll:altpll_component\|PLL50_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"PLL50:u_PLL50\|altpll:altpll_component\|PLL50_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL50:u_PLL50\|altpll:altpll_component\|PLL50_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for PLL50:u_PLL50\|altpll:altpll_component\|PLL50_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/PLL50_altpll.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/PLL50_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/" { { 0 { 0 ""} 0 7085 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1762462151223 ""}  } { { "db/PLL50_altpll.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/PLL50_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/" { { 0 { 0 ""} 0 7085 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1762462151223 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "HDMI:u_HDMI\|VGAGenerator:u_VGAGenerator\|PLL_VGA:u_PLL_VGA\|altpll:altpll_component\|PLL_VGA_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"HDMI:u_HDMI\|VGAGenerator:u_VGAGenerator\|PLL_VGA:u_PLL_VGA\|altpll:altpll_component\|PLL_VGA_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "HDMI:u_HDMI\|VGAGenerator:u_VGAGenerator\|PLL_VGA:u_PLL_VGA\|altpll:altpll_component\|PLL_VGA_altpll:auto_generated\|wire_pll1_clk\[0\] 13 20 0 0 " "Implementing clock multiplication of 13, clock division of 20, and phase shift of 0 degrees (0 ps) for HDMI:u_HDMI\|VGAGenerator:u_VGAGenerator\|PLL_VGA:u_PLL_VGA\|altpll:altpll_component\|PLL_VGA_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/PLL_VGA_altpll.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/PLL_VGA_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/" { { 0 { 0 ""} 0 796 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1762462151226 ""}  } { { "db/PLL_VGA_altpll.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/PLL_VGA_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/" { { 0 { 0 ""} 0 796 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1762462151226 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altpll_t0j3 " "Entity altpll_t0j3" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from ** -to *phasedone_state*  " "set_false_path -from ** -to *phasedone_state* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1762462152056 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from ** -to *internal_phasestep*  " "set_false_path -from ** -to *internal_phasestep* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1762462152056 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1762462152056 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_o9k1 " "Entity dcfifo_o9k1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_kd9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_kd9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1762462152056 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_jd9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_jd9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1762462152056 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1762462152056 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_q9k1 " "Entity dcfifo_q9k1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe19\|dffe20a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe19\|dffe20a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1762462152056 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_gd9:dffpipe15\|dffe16a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_gd9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1762462152056 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1762462152056 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1762462152056 ""}
{ "Info" "ISTA_SDC_FOUND" "ddr3_qsys/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'ddr3_qsys/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1762462152129 ""}
{ "Info" "ISTA_SDC_FOUND" "ddr3_qsys/synthesis/submodules/altera_avalon_dc_fifo.sdc " "Reading SDC File: 'ddr3_qsys/synthesis/submodules/altera_avalon_dc_fifo.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1762462152174 ""}
{ "Info" "ISTA_SDC_FOUND" "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0.sdc " "Reading SDC File: 'ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1762462152293 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1762462152295 ""}
{ "Info" "ISTA_SDC_FOUND" "../sdc/Question1.sdc " "Reading SDC File: '../sdc/Question1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1762462152510 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_PLL50\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{u_PLL50\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1762462152513 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 20 -multiply_by 13 -duty_cycle 50.00 -name \{u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 20 -multiply_by 13 -duty_cycle 50.00 -name \{u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1762462152513 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1762462152513 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\] " " You called derive_pll_clocks. User-defined clock found on pll: u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Fitter" 0 -1 1762462152513 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\] " " You called derive_pll_clocks. User-defined clock found on pll: u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Fitter" 0 -1 1762462152513 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\] " " You called derive_pll_clocks. User-defined clock found on pll: u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Fitter" 0 -1 1762462152513 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\] " " You called derive_pll_clocks. User-defined clock found on pll: u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Fitter" 0 -1 1762462152513 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\] " " You called derive_pll_clocks. User-defined clock found on pll: u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Fitter" 0 -1 1762462152513 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1762462152513 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1762462152588 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1762462152589 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk (Rise) DDR3_CK_p\[0\] (Rise) 0.025 0.100 " "Setup clock transfer from u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk (Rise) to DDR3_CK_p\[0\] (Rise) has uncertainty 0.025 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1762462152591 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk (Rise) DDR3_CK_p\[0\] (Rise) 0.025 0.100 " "Hold clock transfer from u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk (Rise) to DDR3_CK_p\[0\] (Rise) has uncertainty 0.025 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1762462152591 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk (Fall) DDR3_CK_p\[0\] (Rise) 0.025 0.100 " "Setup clock transfer from u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk (Fall) to DDR3_CK_p\[0\] (Rise) has uncertainty 0.025 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1762462152591 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk (Fall) DDR3_CK_p\[0\] (Rise) 0.025 0.100 " "Hold clock transfer from u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk (Fall) to DDR3_CK_p\[0\] (Rise) has uncertainty 0.025 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1762462152591 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1762462152591 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1762462152591 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 19 clocks " "Found 19 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1762462152591 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1762462152591 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000        Clk50 " "  20.000        Clk50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1762462152591 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 DDR3_CK_n\[0\] " "   3.333 DDR3_CK_n\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1762462152591 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 DDR3_CK_p\[0\] " "   3.333 DDR3_CK_p\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1762462152591 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000  DDR3_CLK_50 " "  20.000  DDR3_CLK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1762462152591 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 DDR3_DQS_n\[0\]_OUT " "   3.333 DDR3_DQS_n\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1762462152591 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 DDR3_DQS_n\[1\]_OUT " "   3.333 DDR3_DQS_n\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1762462152591 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 DDR3_DQS_p\[0\]_IN " "   3.333 DDR3_DQS_p\[0\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1762462152591 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 DDR3_DQS_p\[0\]_OUT " "   3.333 DDR3_DQS_p\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1762462152591 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 DDR3_DQS_p\[1\]_IN " "   3.333 DDR3_DQS_p\[1\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1762462152591 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 DDR3_DQS_p\[1\]_OUT " "   3.333 DDR3_DQS_p\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1762462152591 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  15.384 u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  15.384 u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1762462152591 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_0 " "   6.666 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_0" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1762462152591 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_1 " "   6.666 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_1" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1762462152591 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk " "   3.333 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1762462152591 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]_dq_write_clk " "   3.333 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]_dq_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1762462152591 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]_resync_clk " "   3.333 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]_resync_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1762462152591 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]_tracking_clk " "   3.333 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]_tracking_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1762462152591 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]_afi_clk " "   6.666 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]_afi_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1762462152591 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  10.000 u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1762462152591 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1762462152591 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clk50~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L36n, DIFFOUT_L36n, High_Speed)) " "Automatically promoted node Clk50~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L36n, DIFFOUT_L36n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1762462153425 ""}  } { { "../hdl/Question1.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/Question1.vhd" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/" { { 0 { 0 ""} 0 23342 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1762462153425 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DDR3_CLK_50~input (placed in PIN N15 (CLK2n, DIFFIO_RX_R38n, DIFFOUT_R38n, High_Speed)) " "Automatically promoted node DDR3_CLK_50~input (placed in PIN N15 (CLK2n, DIFFIO_RX_R38n, DIFFOUT_R38n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1762462153425 ""}  } { { "../hdl/Question1.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/Question1.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/" { { 0 { 0 ""} 0 23341 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1762462153425 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "HDMI:u_HDMI\|VGAGenerator:u_VGAGenerator\|PLL_VGA:u_PLL_VGA\|altpll:altpll_component\|PLL_VGA_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3) " "Automatically promoted node HDMI:u_HDMI\|VGAGenerator:u_VGAGenerator\|PLL_VGA:u_PLL_VGA\|altpll:altpll_component\|PLL_VGA_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1762462153425 ""}  } { { "db/PLL_VGA_altpll.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/PLL_VGA_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/" { { 0 { 0 ""} 0 796 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1762462153425 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_pll0:pll0\|altpll:upll_memphy\|altpll_t0j3:auto_generated\|clk\[0\] (placed in counter C0 of PLL_2) " "Automatically promoted node MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_pll0:pll0\|altpll:upll_memphy\|altpll_t0j3:auto_generated\|clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1762462153426 ""}  } { { "db/altpll_t0j3.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/altpll_t0j3.tdf" 63 2 0 } } { "temporary_test_loc" "" { Generic "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/" { { 0 { 0 ""} 0 6672 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1762462153426 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_pll0:pll0\|altpll:upll_memphy\|altpll_t0j3:auto_generated\|clk\[3\] (placed in counter C3 of PLL_2) " "Automatically promoted node MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_pll0:pll0\|altpll:upll_memphy\|altpll_t0j3:auto_generated\|clk\[3\] (placed in counter C3 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1762462153426 ""}  } { { "db/altpll_t0j3.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/altpll_t0j3.tdf" 63 2 0 } } { "temporary_test_loc" "" { Generic "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/" { { 0 { 0 ""} 0 6672 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1762462153426 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_pll0:pll0\|altpll:upll_memphy\|altpll_t0j3:auto_generated\|clk\[4\] (placed in counter C4 of PLL_2) " "Automatically promoted node MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_pll0:pll0\|altpll:upll_memphy\|altpll_t0j3:auto_generated\|clk\[4\] (placed in counter C4 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1762462153426 ""}  } { { "db/altpll_t0j3.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/altpll_t0j3.tdf" 63 2 0 } } { "temporary_test_loc" "" { Generic "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/" { { 0 { 0 ""} 0 6672 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1762462153426 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL50:u_PLL50\|altpll:altpll_component\|PLL50_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node PLL50:u_PLL50\|altpll:altpll_component\|PLL50_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1762462153426 ""}  } { { "db/PLL50_altpll.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/PLL50_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/" { { 0 { 0 ""} 0 7085 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1762462153426 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1762462153426 ""}  } { { "ddr3_qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/" { { 0 { 0 ""} 0 7253 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1762462153426 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|altera_mem_if_sequencer_rst:sequencer_rst\|r_sync_rst  " "Automatically promoted node MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|altera_mem_if_sequencer_rst:sequencer_rst\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1762462153426 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|state.STATE_RW_EXEC " "Destination node MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|state.STATE_RW_EXEC" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" 143 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/" { { 0 { 0 ""} 0 5518 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1762462153426 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|altera_mem_if_sequencer_rst:sequencer_rst\|WideOr0~0 " "Destination node MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|altera_mem_if_sequencer_rst:sequencer_rst\|WideOr0~0" {  } { { "ddr3_qsys/synthesis/submodules/altera_mem_if_sequencer_rst.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/altera_mem_if_sequencer_rst.sv" 95 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/" { { 0 { 0 ""} 0 11745 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1762462153426 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_cmd_demux:cmd_demux\|sink_ready~1 " "Destination node MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_cmd_demux:cmd_demux\|sink_ready~1" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_cmd_demux.sv" 53 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/" { { 0 { 0 ""} 0 12027 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1762462153426 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_cmd_demux:cmd_demux\|sink_ready~2 " "Destination node MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_cmd_demux:cmd_demux\|sink_ready~2" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_cmd_demux.sv" 53 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/" { { 0 { 0 ""} 0 12028 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1762462153426 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_cmd_demux:cmd_demux\|sink_ready~5 " "Destination node MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_cmd_demux:cmd_demux\|sink_ready~5" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_cmd_demux.sv" 53 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/" { { 0 { 0 ""} 0 12145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1762462153426 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|avl_waitrequest~0 " "Destination node MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|avl_waitrequest~0" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" 94 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/" { { 0 { 0 ""} 0 13116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1762462153426 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|state~44 " "Destination node MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|state~44" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" 143 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/" { { 0 { 0 ""} 0 14437 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1762462153426 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|state~45 " "Destination node MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|state~45" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" 143 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/" { { 0 { 0 ""} 0 15450 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1762462153426 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1762462153426 ""}  } { { "ddr3_qsys/synthesis/submodules/altera_mem_if_sequencer_rst.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/altera_mem_if_sequencer_rst.sv" 91 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/" { { 0 { 0 ""} 0 6059 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1762462153426 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1762462153426 ""}  } { { "ddr3_qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/" { { 0 { 0 ""} 0 1317 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1762462153426 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_soft_reset_n  " "Automatically promoted node MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_soft_reset_n " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1762462153426 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|PC~0 " "Destination node MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|PC~0" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_core.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_core.sv" 157 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/" { { 0 { 0 ""} 0 13386 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1762462153426 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|PC~1 " "Destination node MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|PC~1" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_core.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_core.sv" 157 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/" { { 0 { 0 ""} 0 13387 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1762462153426 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|PC~2 " "Destination node MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|PC~2" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_core.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_core.sv" 157 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/" { { 0 { 0 ""} 0 13388 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1762462153426 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|PC~3 " "Destination node MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|PC~3" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_core.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_core.sv" 157 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/" { { 0 { 0 ""} 0 13389 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1762462153426 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|PC~4 " "Destination node MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|PC~4" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_core.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_core.sv" 157 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/" { { 0 { 0 ""} 0 13390 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1762462153426 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|PC~5 " "Destination node MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|PC~5" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_core.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_core.sv" 157 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/" { { 0 { 0 ""} 0 13399 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1762462153426 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|PC~6 " "Destination node MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|PC~6" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_core.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_core.sv" 157 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/" { { 0 { 0 ""} 0 13526 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1762462153426 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1762462153426 ""}  } { { "ddr3_qsys/synthesis/submodules/rw_manager_core.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_core.sv" 328 -1 0 } } { "/home/hextex/altera_standard/25.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hextex/altera_standard/25.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_soft_reset_n" } } } } { "temporary_test_loc" "" { Generic "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/" { { 0 { 0 ""} 0 5458 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1762462153426 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rSysRstB  " "Automatically promoted node rSysRstB " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1762462153427 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "HDMI:u_HDMI\|HDMIConfig:u_HDMIConfig\|I2CCtrl:u_I2CCtrl1\|rI2CSCL " "Destination node HDMI:u_HDMI\|HDMIConfig:u_HDMIConfig\|I2CCtrl:u_I2CCtrl1\|rI2CSCL" {  } { { "../hdl/HDMI/I2CCtrl.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/HDMI/I2CCtrl.vhd" 311 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/" { { 0 { 0 ""} 0 953 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1762462153427 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "HDMI:u_HDMI\|HDMIConfig:u_HDMIConfig\|rRomAddrCnt\[2\] " "Destination node HDMI:u_HDMI\|HDMIConfig:u_HDMIConfig\|rRomAddrCnt\[2\]" {  } { { "../hdl/HDMI/HDMIConfig.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/HDMI/HDMIConfig.vhd" 242 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/" { { 0 { 0 ""} 0 971 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1762462153427 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "HDMI:u_HDMI\|HDMIConfig:u_HDMIConfig\|rRomAddrCnt\[1\] " "Destination node HDMI:u_HDMI\|HDMIConfig:u_HDMIConfig\|rRomAddrCnt\[1\]" {  } { { "../hdl/HDMI/HDMIConfig.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/HDMI/HDMIConfig.vhd" 242 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/" { { 0 { 0 ""} 0 972 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1762462153427 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "HDMI:u_HDMI\|HDMIConfig:u_HDMIConfig\|rRomAddrCnt\[0\] " "Destination node HDMI:u_HDMI\|HDMIConfig:u_HDMIConfig\|rRomAddrCnt\[0\]" {  } { { "../hdl/HDMI/HDMIConfig.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/HDMI/HDMIConfig.vhd" 242 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/" { { 0 { 0 ""} 0 974 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1762462153427 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "HDMI:u_HDMI\|HDMIConfig:u_HDMIConfig\|rRomAddrCnt\[3\] " "Destination node HDMI:u_HDMI\|HDMIConfig:u_HDMIConfig\|rRomAddrCnt\[3\]" {  } { { "../hdl/HDMI/HDMIConfig.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/HDMI/HDMIConfig.vhd" 242 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/" { { 0 { 0 ""} 0 975 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1762462153427 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "HDMI:u_HDMI\|HDMIConfig:u_HDMIConfig\|rRomAddrCnt\[4\] " "Destination node HDMI:u_HDMI\|HDMIConfig:u_HDMIConfig\|rRomAddrCnt\[4\]" {  } { { "../hdl/HDMI/HDMIConfig.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/HDMI/HDMIConfig.vhd" 242 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/" { { 0 { 0 ""} 0 976 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1762462153427 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "HDMI:u_HDMI\|HDMIConfig:u_HDMIConfig\|I2CCtrl:u_I2CCtrl1\|rDivEn " "Destination node HDMI:u_HDMI\|HDMIConfig:u_HDMIConfig\|I2CCtrl:u_I2CCtrl1\|rDivEn" {  } { { "../hdl/HDMI/I2CCtrl.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/HDMI/I2CCtrl.vhd" 113 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/" { { 0 { 0 ""} 0 950 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1762462153427 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "HDMI:u_HDMI\|HDMIConfig:u_HDMIConfig\|rI2CCmdReq " "Destination node HDMI:u_HDMI\|HDMIConfig:u_HDMIConfig\|rI2CCmdReq" {  } { { "../hdl/HDMI/HDMIConfig.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/HDMI/HDMIConfig.vhd" 119 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/" { { 0 { 0 ""} 0 986 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1762462153427 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "HDMI:u_HDMI\|HDMIConfig:u_HDMIConfig\|I2CCtrl:u_I2CCtrl1\|rDataCnt\[0\] " "Destination node HDMI:u_HDMI\|HDMIConfig:u_HDMIConfig\|I2CCtrl:u_I2CCtrl1\|rDataCnt\[0\]" {  } { { "../hdl/HDMI/I2CCtrl.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/HDMI/I2CCtrl.vhd" 238 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/" { { 0 { 0 ""} 0 903 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1762462153427 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "HDMI:u_HDMI\|HDMIConfig:u_HDMIConfig\|I2CCtrl:u_I2CCtrl1\|rDataCnt\[1\] " "Destination node HDMI:u_HDMI\|HDMIConfig:u_HDMIConfig\|I2CCtrl:u_I2CCtrl1\|rDataCnt\[1\]" {  } { { "../hdl/HDMI/I2CCtrl.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/HDMI/I2CCtrl.vhd" 238 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/" { { 0 { 0 ""} 0 936 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1762462153427 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1762462153427 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1762462153427 ""}  } { { "../hdl/Question1.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/Question1.vhd" 287 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/" { { 0 { 0 ""} 0 7169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1762462153427 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MtDdr:u_MtDdr\|rMemRstB\[1\]  " "Automatically promoted node MtDdr:u_MtDdr\|rMemRstB\[1\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1762462153428 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy\|ddr3_qsys_ddr3_controller_p0_reset_m10:ureset\|phy_reset_n " "Destination node MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy\|ddr3_qsys_ddr3_controller_p0_reset_m10:ureset\|phy_reset_n" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_reset_m10.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_reset_m10.v" 49 -1 0 } } { "/home/hextex/altera_standard/25.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hextex/altera_standard/25.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy\|ddr3_qsys_ddr3_controller_p0_reset_m10:ureset\|phy_reset_n" } } } } { "temporary_test_loc" "" { Generic "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/" { { 0 { 0 ""} 0 6619 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1762462153428 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_pll0:pll0\|altpll:upll_memphy\|altpll_t0j3:auto_generated\|_~0 " "Destination node MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_pll0:pll0\|altpll:upll_memphy\|altpll_t0j3:auto_generated\|_~0" {  } { { "altpll.tdf" "" { Text "/home/hextex/altera_standard/25.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } } { "temporary_test_loc" "" { Generic "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/" { { 0 { 0 ""} 0 11751 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1762462153428 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1762462153428 ""}  } { { "../hdl/MtDdr/MtDdr.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/MtDdr/MtDdr.vhd" 256 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/" { { 0 { 0 ""} 0 6702 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1762462153428 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_pll0:pll0\|altpll:upll_memphy\|altpll_t0j3:auto_generated\|_~0  " "Automatically promoted node MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_pll0:pll0\|altpll:upll_memphy\|altpll_t0j3:auto_generated\|_~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1762462153428 ""}  } { { "altpll.tdf" "" { Text "/home/hextex/altera_standard/25.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } } { "temporary_test_loc" "" { Generic "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/" { { 0 { 0 ""} 0 11751 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1762462153428 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "HDMI:u_HDMI\|VGAGenerator:u_VGAGenerator\|rPLLRstBCnt\[3\]  " "Automatically promoted node HDMI:u_HDMI\|VGAGenerator:u_VGAGenerator\|rPLLRstBCnt\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1762462153428 ""}  } { { "../hdl/HDMI/VGAGenerator.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/HDMI/VGAGenerator.vhd" 209 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/" { { 0 { 0 ""} 0 864 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1762462153428 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rPLL50RstBCnt\[3\]  " "Automatically promoted node rPLL50RstBCnt\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1762462153428 ""}  } { { "../hdl/Question1.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/Question1.vhd" 369 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/" { { 0 { 0 ""} 0 7168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1762462153428 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1762462154490 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1762462154501 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1762462154502 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1762462154515 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1762462154543 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1762462154575 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1762462154575 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1762462154585 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1762462155366 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "288 Block RAM " "Packed 288 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1762462155379 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1762462155379 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "HDMI:u_HDMI\|VGAGenerator:u_VGAGenerator\|PLL_VGA:u_PLL_VGA\|altpll:altpll_component\|PLL_VGA_altpll:auto_generated\|pll1 0 " "PLL \"HDMI:u_HDMI\|VGAGenerator:u_VGAGenerator\|PLL_VGA:u_PLL_VGA\|altpll:altpll_component\|PLL_VGA_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] HDMI:u_HDMI\|VGAGenerator:u_VGAGenerator\|PLL_VGA:u_PLL_VGA\|altpll:altpll_component\|PLL_VGA_altpll:auto_generated\|pll1 driven by PLL50:u_PLL50\|altpll:altpll_component\|PLL50_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl which is OUTCLK output port of Clock control block type node PLL50:u_PLL50\|altpll:altpll_component\|PLL50_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl " "Input port INCLK\[0\] of node \"HDMI:u_HDMI\|VGAGenerator:u_VGAGenerator\|PLL_VGA:u_PLL_VGA\|altpll:altpll_component\|PLL_VGA_altpll:auto_generated\|pll1\" is driven by PLL50:u_PLL50\|altpll:altpll_component\|PLL50_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl which is OUTCLK output port of Clock control block type node PLL50:u_PLL50\|altpll:altpll_component\|PLL50_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl" {  } { { "db/PLL_VGA_altpll.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/PLL_VGA_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "/home/hextex/altera_standard/25.1std/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "../quartusip/PLL_VGA.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartusip/PLL_VGA.v" 103 0 0 } } { "../hdl/HDMI/VGAGenerator.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/HDMI/VGAGenerator.vhd" 224 0 0 } } { "../hdl/HDMI/HDMI.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/HDMI/HDMI.vhd" 164 0 0 } } { "../hdl/Question1.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/Question1.vhd" 627 0 0 } } { "db/PLL50_altpll.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/PLL50_altpll.v" 51 -1 0 } } { "../quartusip/PLL50.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartusip/PLL50.v" 103 0 0 } } { "../hdl/Question1.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/Question1.vhd" 376 0 0 } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Design Software" 0 -1 1762462155534 ""}  } { { "db/PLL_VGA_altpll.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/PLL_VGA_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "/home/hextex/altera_standard/25.1std/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "../quartusip/PLL_VGA.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartusip/PLL_VGA.v" 103 0 0 } } { "../hdl/HDMI/VGAGenerator.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/HDMI/VGAGenerator.vhd" 224 0 0 } } { "../hdl/HDMI/HDMI.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/HDMI/HDMI.vhd" 164 0 0 } } { "../hdl/Question1.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/Question1.vhd" 627 0 0 } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1762462155534 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "HDMI:u_HDMI\|VGAGenerator:u_VGAGenerator\|PLL_VGA:u_PLL_VGA\|altpll:altpll_component\|PLL_VGA_altpll:auto_generated\|pll1 clk\[0\] HDMI_TX_CLK~output " "PLL \"HDMI:u_HDMI\|VGAGenerator:u_VGAGenerator\|PLL_VGA:u_PLL_VGA\|altpll:altpll_component\|PLL_VGA_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"HDMI_TX_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/PLL_VGA_altpll.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/PLL_VGA_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "/home/hextex/altera_standard/25.1std/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "../quartusip/PLL_VGA.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartusip/PLL_VGA.v" 103 0 0 } } { "../hdl/HDMI/VGAGenerator.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/HDMI/VGAGenerator.vhd" 224 0 0 } } { "../hdl/HDMI/HDMI.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/HDMI/HDMI.vhd" 164 0 0 } } { "../hdl/Question1.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/Question1.vhd" 627 0 0 } } { "../hdl/Question1.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/Question1.vhd" 57 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1762462155535 ""}
{ "Warning" "WCUT_PLL_NON_ZDB_COMP_CLK_FEEDING_IO" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_pll0:pll0\|altpll:upll_memphy\|altpll_t0j3:auto_generated\|pll1 compensate_clock 1 " "PLL \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_pll0:pll0\|altpll:upll_memphy\|altpll_t0j3:auto_generated\|pll1\" is in normal or source synchronous mode with output clock \"compensate_clock\" set to clk\[1\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" {  } { { "db/altpll_t0j3.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/altpll_t0j3.tdf" 43 2 0 } } { "altpll.tdf" "" { Text "/home/hextex/altera_standard/25.1std/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_pll0.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_pll0.sv" 140 0 0 } } { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" 159 0 0 } } { "ddr3_qsys/synthesis/ddr3_qsys.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/ddr3_qsys.v" 126 0 0 } } { "../hdl/MtDdr/MtDdr.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/MtDdr/MtDdr.vhd" 261 0 0 } } { "../hdl/Question1.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/Question1.vhd" 532 0 0 } }  } 0 15058 "PLL \"%1!s!\" is in normal or source synchronous mode with output clock \"%2!s!\" set to clk\[%3!d!\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" 0 0 "Fitter" 0 -1 1762462155539 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1762462156057 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:02 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:02" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1762462158205 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_I2S\[0\] " "Node \"HDMI_I2S\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/hextex/altera_standard/25.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hextex/altera_standard/25.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HDMI_I2S\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762462158356 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_I2S\[1\] " "Node \"HDMI_I2S\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/hextex/altera_standard/25.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hextex/altera_standard/25.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HDMI_I2S\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762462158356 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_I2S\[2\] " "Node \"HDMI_I2S\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/hextex/altera_standard/25.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hextex/altera_standard/25.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HDMI_I2S\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762462158356 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_I2S\[3\] " "Node \"HDMI_I2S\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/hextex/altera_standard/25.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hextex/altera_standard/25.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HDMI_I2S\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762462158356 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_LRCLK " "Node \"HDMI_LRCLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/hextex/altera_standard/25.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hextex/altera_standard/25.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HDMI_LRCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762462158356 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_MCLK " "Node \"HDMI_MCLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/hextex/altera_standard/25.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hextex/altera_standard/25.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HDMI_MCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762462158356 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_SCLK " "Node \"HDMI_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/hextex/altera_standard/25.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hextex/altera_standard/25.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HDMI_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762462158356 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RESERVED\[0\] " "Node \"RESERVED\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/hextex/altera_standard/25.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hextex/altera_standard/25.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "RESERVED\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762462158356 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RESERVED\[1\] " "Node \"RESERVED\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/hextex/altera_standard/25.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hextex/altera_standard/25.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "RESERVED\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762462158356 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RxSerData " "Node \"RxSerData\" is assigned to location or region, but does not exist in design" {  } { { "/home/hextex/altera_standard/25.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hextex/altera_standard/25.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "RxSerData" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762462158356 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1762462158356 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:08 " "Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1762462158357 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1762462158367 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1762462159686 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1762462161178 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1762462161250 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1762462175866 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:15 " "Fitter placement operations ending: elapsed time is 00:00:15" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1762462175866 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1762462177390 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "17 X67_Y33 X78_Y43 " "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X67_Y33 to location X78_Y43" {  } { { "loc" "" { Generic "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X67_Y33 to location X78_Y43"} { { 12 { 0 ""} 67 33 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1762462185506 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1762462185506 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:19 " "Fitter routing operations ending: elapsed time is 00:00:19" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1762462197243 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 19.42 " "Total time spent on timing analysis during the Fitter is 19.42 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1762462197580 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1762462197663 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1762462197663 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1762462198728 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1762462198734 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1762462198734 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1762462199790 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1762462202927 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1762462203675 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "2 " "Following 2 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DDR3_CK_n\[0\] a permanently enabled " "Pin DDR3_CK_n\[0\] has a permanently enabled output enable" {  } { { "/home/hextex/altera_standard/25.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hextex/altera_standard/25.1std/quartus/linux64/pin_planner.ppl" { DDR3_CK_n[0] } } } { "../hdl/Question1.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/Question1.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/" { { 0 { 0 ""} 0 688 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1762462203699 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DDR3_CK_p\[0\] a permanently enabled " "Pin DDR3_CK_p\[0\] has a permanently enabled output enable" {  } { { "/home/hextex/altera_standard/25.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hextex/altera_standard/25.1std/quartus/linux64/pin_planner.ppl" { DDR3_CK_p[0] } } } { "../hdl/Question1.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/Question1.vhd" 40 0 0 } } { "temporary_test_loc" "" { Generic "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/" { { 0 { 0 ""} 0 689 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1762462203699 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1762462203699 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/output_files/Question1.fit.smsg " "Generated suppressed messages file /home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/output_files/Question1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1762462204225 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 20 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2256 " "Peak virtual memory: 2256 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1762462205468 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov  7 03:50:05 2025 " "Processing ended: Fri Nov  7 03:50:05 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1762462205468 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:58 " "Elapsed time: 00:00:58" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1762462205468 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:16 " "Total CPU time (on all processors): 00:02:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1762462205468 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1762462205468 ""}
