#! c:/iverilog-x86/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_009e4a08 .scope module, "bic" "bic" 2 1;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "en"
    .port_info 2 /INPUT 4 "in"
    .port_info 3 /INPUT 1 "rst"
L_009f8c78 .functor AND 1, L_00a3aca0, L_00a3aeb0, C4<1>, C4<1>;
L_009f8b58 .functor OR 1, L_00a3b118, L_00a3a778, C4<0>, C4<0>;
L_00a3c780 .functor BUFT 1, C4<0111>, C4<0>, C4<0>, C4<0>;
v00a382b8_0 .net/2u *"_s0", 3 0, L_00a3c780;  1 drivers
L_00a3c7f8 .functor BUFT 1, C4<0111>, C4<0>, C4<0>, C4<0>;
v00a38890_0 .net/2u *"_s10", 3 0, L_00a3c7f8;  1 drivers
v00a38680_0 .net *"_s12", 0 0, L_00a3aca0;  1 drivers
L_00a3c820 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v00a38368_0 .net/2u *"_s14", 3 0, L_00a3c820;  1 drivers
v00a38998_0 .net *"_s16", 0 0, L_00a3aeb0;  1 drivers
v00a38b50_0 .net *"_s18", 0 0, L_009f8c78;  1 drivers
v00a38d08_0 .net *"_s2", 0 0, L_00a3ab40;  1 drivers
L_00a3c848 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00a38c00_0 .net/2u *"_s20", 0 0, L_00a3c848;  1 drivers
L_00a3c870 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00a38a48_0 .net/2u *"_s22", 0 0, L_00a3c870;  1 drivers
v00a38aa0_0 .net *"_s26", 31 0, L_00a3b170;  1 drivers
L_00a3c898 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00a386d8_0 .net *"_s29", 27 0, L_00a3c898;  1 drivers
L_00a3c8c0 .functor BUFT 1, C4<00000000000000000000000000001001>, C4<0>, C4<0>, C4<0>;
v00a38af8_0 .net/2u *"_s30", 31 0, L_00a3c8c0;  1 drivers
v00a38ba8_0 .net *"_s32", 0 0, L_00a3b118;  1 drivers
v00a38c58_0 .net *"_s35", 0 0, L_00a3a778;  1 drivers
v00a38d60_0 .net *"_s36", 0 0, L_009f8b58;  1 drivers
L_00a3c8e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00a384c8_0 .net/2u *"_s38", 0 0, L_00a3c8e8;  1 drivers
L_00a3c7a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00a383c0_0 .net/2u *"_s4", 0 0, L_00a3c7a8;  1 drivers
L_00a3c7d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00a38cb0_0 .net/2u *"_s6", 0 0, L_00a3c7d0;  1 drivers
v00a38418_0 .net "bitClk", 0 0, L_00a3ae58;  1 drivers
v00a38470_0 .net "bitCounterOut", 3 0, L_00a3afb8;  1 drivers
v00a38730_0 .net "bitRst", 0 0, L_00a3a7d0;  1 drivers
o00a07704 .functor BUFZ 1, C4<z>; HiZ drive
v00a38520_0 .net "en", 0 0, o00a07704;  0 drivers
o00a0771c .functor BUFZ 4, C4<zzzz>; HiZ drive
v00a38788_0 .net "in", 3 0, o00a0771c;  0 drivers
v00a385d0_0 .net "out", 0 0, L_00a3acf8;  1 drivers
o00a0774c .functor BUFZ 1, C4<z>; HiZ drive
v00a38628_0 .net "rst", 0 0, o00a0774c;  0 drivers
L_00a3ab40 .cmp/eq 4, o00a0771c, L_00a3c780;
L_00a3ae58 .functor MUXZ 1, L_00a3c7d0, L_00a3c7a8, L_00a3ab40, C4<>;
L_00a3aca0 .cmp/eq 4, L_00a3afb8, L_00a3c7f8;
L_00a3aeb0 .cmp/eq 4, o00a0771c, L_00a3c820;
L_00a3acf8 .functor MUXZ 1, L_00a3c870, L_00a3c848, L_009f8c78, C4<>;
L_00a3b170 .concat [ 4 28 0 0], L_00a3afb8, L_00a3c898;
L_00a3b118 .cmp/eq 32, L_00a3b170, L_00a3c8c0;
L_00a3a778 .reduce/nor o00a07704;
L_00a3a7d0 .functor MUXZ 1, o00a0774c, L_00a3c8e8, L_009f8b58, C4<>;
S_008e3a08 .scope module, "bitCounter" "up_counter" 2 11, 3 1 0, S_009e4a08;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "out"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
v009dc740_0 .net "clk", 0 0, L_00a3ae58;  alias, 1 drivers
v009dc848_0 .net "out", 3 0, L_00a3afb8;  alias, 1 drivers
v009dc8f8_0 .net "q0_bar", 0 0, L_009f8d98;  1 drivers
v00a38310_0 .net "q1_bar", 0 0, L_009f8888;  1 drivers
v00a38578_0 .net "q2_bar", 0 0, L_009f8be8;  1 drivers
v00a38940_0 .net "q3_bar", 0 0, L_009f8fd8;  1 drivers
v00a389f0_0 .net "rst", 0 0, L_00a3a7d0;  alias, 1 drivers
L_00a3afb8 .concat8 [ 1 1 1 1], v009dc480_0, v009dbfb0_0, v009dc8a0_0, v009dc638_0;
S_008e3ad8 .scope module, "dff0" "dflipflop" 3 5, 4 7 0, S_008e3a08;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "qBar"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
L_009f8d98 .functor NOT 1, v009dc480_0, C4<0>, C4<0>, C4<0>;
v009dc428_0 .net "D", 0 0, L_009f8d98;  alias, 1 drivers
v009dc218_0 .net "clk", 0 0, L_00a3ae58;  alias, 1 drivers
v009dc480_0 .var "q", 0 0;
v009dbea8_0 .net "qBar", 0 0, L_009f8d98;  alias, 1 drivers
v009dc1c0_0 .net "rst", 0 0, L_00a3a7d0;  alias, 1 drivers
E_00a06478/0 .event negedge, v009dc1c0_0;
E_00a06478/1 .event posedge, v009dc218_0;
E_00a06478 .event/or E_00a06478/0, E_00a06478/1;
S_009e86b8 .scope module, "dff1" "dflipflop" 3 6, 4 7 0, S_008e3a08;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "qBar"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
L_009f8888 .functor NOT 1, v009dbfb0_0, C4<0>, C4<0>, C4<0>;
v009dbf00_0 .net "D", 0 0, L_009f8888;  alias, 1 drivers
v009dbf58_0 .net "clk", 0 0, L_009f8d98;  alias, 1 drivers
v009dbfb0_0 .var "q", 0 0;
v009dc0b8_0 .net "qBar", 0 0, L_009f8888;  alias, 1 drivers
v009dca00_0 .net "rst", 0 0, L_00a3a7d0;  alias, 1 drivers
E_00a060b8/0 .event negedge, v009dc1c0_0;
E_00a060b8/1 .event posedge, v009dc428_0;
E_00a060b8 .event/or E_00a060b8/0, E_00a060b8/1;
S_009e8788 .scope module, "dff2" "dflipflop" 3 7, 4 7 0, S_008e3a08;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "qBar"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
L_009f8be8 .functor NOT 1, v009dc8a0_0, C4<0>, C4<0>, C4<0>;
v009dc9a8_0 .net "D", 0 0, L_009f8be8;  alias, 1 drivers
v009dc950_0 .net "clk", 0 0, L_009f8888;  alias, 1 drivers
v009dc8a0_0 .var "q", 0 0;
v009dc798_0 .net "qBar", 0 0, L_009f8be8;  alias, 1 drivers
v009dca58_0 .net "rst", 0 0, L_00a3a7d0;  alias, 1 drivers
E_00a062e8/0 .event negedge, v009dc1c0_0;
E_00a062e8/1 .event posedge, v009dbf00_0;
E_00a062e8 .event/or E_00a062e8/0, E_00a062e8/1;
S_009e7a28 .scope module, "dff3" "dflipflop" 3 8, 4 7 0, S_008e3a08;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "qBar"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
L_009f8fd8 .functor NOT 1, v009dc638_0, C4<0>, C4<0>, C4<0>;
v009dc7f0_0 .net "D", 0 0, L_009f8fd8;  alias, 1 drivers
v009dcab0_0 .net "clk", 0 0, L_009f8be8;  alias, 1 drivers
v009dc638_0 .var "q", 0 0;
v009dc690_0 .net "qBar", 0 0, L_009f8fd8;  alias, 1 drivers
v009dc6e8_0 .net "rst", 0 0, L_00a3a7d0;  alias, 1 drivers
E_00a06310/0 .event negedge, v009dc1c0_0;
E_00a06310/1 .event posedge, v009dc9a8_0;
E_00a06310 .event/or E_00a06310/0, E_00a06310/1;
S_009e4ad8 .scope module, "testbench" "testbench" 5 8;
 .timescale 0 0;
v00a3aae8_0 .net "character_sent", 0 0, v00a3a130_0;  1 drivers
v00a3af08_0 .net "data_in", 7 0, v00a38e10_0;  1 drivers
v00a3b068_0 .net "data_out", 0 0, v00a39420_0;  1 drivers
v00a3ad50_0 .net "load", 0 0, v00a38f18_0;  1 drivers
v00a3b0c0_0 .net "majorClk", 0 0, v00a39230_0;  1 drivers
v00a3a6c8_0 .net "minorClk", 0 0, v00a38f70_0;  1 drivers
v00a3af60_0 .net "rst", 0 0, v00a39020_0;  1 drivers
v00a3ae00_0 .net "transmit_enable", 0 0, v00a391d8_0;  1 drivers
S_009e7af8 .scope module, "tester" "tester" 5 18, 5 26 0, S_009e4ad8;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data_out"
    .port_info 1 /INPUT 1 "character_sent"
    .port_info 2 /OUTPUT 8 "data_in"
    .port_info 3 /OUTPUT 1 "load"
    .port_info 4 /OUTPUT 1 "transmit_enable"
    .port_info 5 /OUTPUT 1 "minorClk"
    .port_info 6 /OUTPUT 1 "majorClk"
    .port_info 7 /OUTPUT 1 "rst"
P_00a06130 .param/l "stimDelay" 0 5 32, +C4<00000000000000000000000000010100>;
v00a387e0_0 .net "character_sent", 0 0, v00a3a130_0;  alias, 1 drivers
v00a38838_0 .var "data0", 7 0;
v00a388e8_0 .var "data1", 7 0;
v00a39078_0 .var "data2", 7 0;
v00a38ec0_0 .var "data3", 7 0;
v00a38e10_0 .var "data_in", 7 0;
v00a390d0_0 .net "data_out", 0 0, v00a39420_0;  alias, 1 drivers
v00a39128_0 .var/i "i", 31 0;
v00a39180_0 .var/i "j", 31 0;
v00a38f18_0 .var "load", 0 0;
v00a39230_0 .var "majorClk", 0 0;
v00a38f70_0 .var "minorClk", 0 0;
v00a39020_0 .var "rst", 0 0;
v00a391d8_0 .var "transmit_enable", 0 0;
S_008e5700 .scope module, "transmitter" "transmitter" 5 17, 6 1 0, S_009e4ad8;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "data_out"
    .port_info 1 /OUTPUT 1 "character_sent"
    .port_info 2 /INPUT 8 "data_in"
    .port_info 3 /INPUT 1 "load"
    .port_info 4 /INPUT 1 "transmit_enable"
    .port_info 5 /INPUT 1 "minorClk"
    .port_info 6 /INPUT 1 "majorClk"
    .port_info 7 /INPUT 1 "rst"
v00a39948_0 .net "character_sent", 0 0, v00a3a130_0;  alias, 1 drivers
v00a399f8_0 .net "counter", 3 0, L_009f8f90;  1 drivers
v00a3b010_0 .net "data_in", 7 0, v00a38e10_0;  alias, 1 drivers
v00a3a9e0_0 .net "data_out", 0 0, v00a39420_0;  alias, 1 drivers
v00a3a880_0 .net "load", 0 0, v00a38f18_0;  alias, 1 drivers
v00a3aa38_0 .net "majorClk", 0 0, v00a39230_0;  alias, 1 drivers
v00a3a720_0 .net "minorClk", 0 0, v00a38f70_0;  alias, 1 drivers
v00a3aa90_0 .net "rst", 0 0, v00a39020_0;  alias, 1 drivers
v00a3ada8_0 .net "transmit_enable", 0 0, v00a391d8_0;  alias, 1 drivers
S_009e6df8 .scope module, "bic" "bic_tr" 6 28, 2 22 0, S_008e5700;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "en"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "rst"
P_009f8a38 .param/l "OP_COUNTING" 0 2 33, +C4<00000000000000000000000000000001>;
P_009f8a58 .param/l "OP_NOP" 0 2 32, +C4<00000000000000000000000000000000>;
L_009f8d50 .functor BUFZ 1, v00a391d8_0, C4<0>, C4<0>, C4<0>;
v00a38db8_0 .net "clk", 0 0, v00a39230_0;  alias, 1 drivers
v00a38e68_0 .var "counter", 3 0;
v00a38fc8_0 .net "en", 0 0, v00a391d8_0;  alias, 1 drivers
v00a3a130_0 .var "out", 0 0;
v00a3a080_0 .net "rst", 0 0, v00a39020_0;  alias, 1 drivers
v00a3a238_0 .net "state", 0 0, L_009f8d50;  1 drivers
E_00a069a0 .event posedge, v00a39230_0;
S_009e6ec8 .scope module, "bsc" "bsc" 6 21, 7 1 0, S_008e5700;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "out"
    .port_info 1 /INPUT 1 "en"
    .port_info 2 /INPUT 1 "minorClk"
    .port_info 3 /INPUT 1 "rst"
L_009f8f90 .functor BUFZ 4, L_00a3a828, C4<0000>, C4<0000>, C4<0000>;
L_00a3c910 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00a39630_0 .net/2u *"_s2", 0 0, L_00a3c910;  1 drivers
v00a39cb8_0 .net "clockCounterOut", 3 0, L_00a3a828;  1 drivers
v00a39c60_0 .net "clockRst", 0 0, L_00a3ac48;  1 drivers
v00a398f0_0 .net "en", 0 0, v00a391d8_0;  alias, 1 drivers
v00a39d10_0 .net "minorClk", 0 0, v00a38f70_0;  alias, 1 drivers
v00a397e8_0 .net "out", 3 0, L_009f8f90;  alias, 1 drivers
v00a39d68_0 .net "rst", 0 0, v00a39020_0;  alias, 1 drivers
L_00a3ac48 .functor MUXZ 1, L_00a3c910, v00a39020_0, v00a391d8_0, C4<>;
S_009e3868 .scope module, "clockCounter" "up_counter" 7 7, 3 1 0, S_009e6ec8;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "out"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
v00a39b58_0 .net "clk", 0 0, v00a38f70_0;  alias, 1 drivers
v00a396e0_0 .net "out", 3 0, L_00a3a828;  alias, 1 drivers
v00a39738_0 .net "q0_bar", 0 0, L_009f8d08;  1 drivers
v00a39bb0_0 .net "q1_bar", 0 0, L_009f89f0;  1 drivers
v00a39790_0 .net "q2_bar", 0 0, L_009f8f48;  1 drivers
v00a39580_0 .net "q3_bar", 0 0, L_009f8b10;  1 drivers
v00a39898_0 .net "rst", 0 0, L_00a3ac48;  alias, 1 drivers
L_00a3a828 .concat8 [ 1 1 1 1], v00a3a0d8_0, v00a39e18_0, v00a39b00_0, v00a39688_0;
S_009e3938 .scope module, "dff0" "dflipflop" 3 5, 4 7 0, S_009e3868;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "qBar"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
L_009f8d08 .functor NOT 1, v00a3a0d8_0, C4<0>, C4<0>, C4<0>;
v00a39f78_0 .net "D", 0 0, L_009f8d08;  alias, 1 drivers
v00a3a188_0 .net "clk", 0 0, v00a38f70_0;  alias, 1 drivers
v00a3a0d8_0 .var "q", 0 0;
v00a3a028_0 .net "qBar", 0 0, L_009f8d08;  alias, 1 drivers
v00a3a1e0_0 .net "rst", 0 0, L_00a3ac48;  alias, 1 drivers
E_00a06568/0 .event negedge, v00a3a1e0_0;
E_00a06568/1 .event posedge, v00a38f70_0;
E_00a06568 .event/or E_00a06568/0, E_00a06568/1;
S_008ee630 .scope module, "dff1" "dflipflop" 3 6, 4 7 0, S_009e3868;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "qBar"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
L_009f89f0 .functor NOT 1, v00a39e18_0, C4<0>, C4<0>, C4<0>;
v00a39dc0_0 .net "D", 0 0, L_009f89f0;  alias, 1 drivers
v00a39fd0_0 .net "clk", 0 0, L_009f8d08;  alias, 1 drivers
v00a39e18_0 .var "q", 0 0;
v00a39e70_0 .net "qBar", 0 0, L_009f89f0;  alias, 1 drivers
v00a39ec8_0 .net "rst", 0 0, L_00a3ac48;  alias, 1 drivers
E_00a06950/0 .event negedge, v00a3a1e0_0;
E_00a06950/1 .event posedge, v00a39f78_0;
E_00a06950 .event/or E_00a06950/0, E_00a06950/1;
S_008ee700 .scope module, "dff2" "dflipflop" 3 7, 4 7 0, S_009e3868;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "qBar"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
L_009f8f48 .functor NOT 1, v00a39b00_0, C4<0>, C4<0>, C4<0>;
v00a39f20_0 .net "D", 0 0, L_009f8f48;  alias, 1 drivers
v00a39aa8_0 .net "clk", 0 0, L_009f89f0;  alias, 1 drivers
v00a39b00_0 .var "q", 0 0;
v00a399a0_0 .net "qBar", 0 0, L_009f8f48;  alias, 1 drivers
v00a39c08_0 .net "rst", 0 0, L_00a3ac48;  alias, 1 drivers
E_00a06630/0 .event negedge, v00a3a1e0_0;
E_00a06630/1 .event posedge, v00a39dc0_0;
E_00a06630 .event/or E_00a06630/0, E_00a06630/1;
S_008ecdb8 .scope module, "dff3" "dflipflop" 3 8, 4 7 0, S_009e3868;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "qBar"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
L_009f8b10 .functor NOT 1, v00a39688_0, C4<0>, C4<0>, C4<0>;
v00a395d8_0 .net "D", 0 0, L_009f8b10;  alias, 1 drivers
v00a392c0_0 .net "clk", 0 0, L_009f8f48;  alias, 1 drivers
v00a39688_0 .var "q", 0 0;
v00a39318_0 .net "qBar", 0 0, L_009f8b10;  alias, 1 drivers
v00a39a50_0 .net "rst", 0 0, L_00a3ac48;  alias, 1 drivers
E_00a068d8/0 .event negedge, v00a3a1e0_0;
E_00a068d8/1 .event posedge, v00a39f20_0;
E_00a068d8 .event/or E_00a068d8/0, E_00a068d8/1;
S_009e19b8 .scope module, "pts" "parallel_to_serial" 6 11, 8 1 0, S_008e5700;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "data_out"
    .port_info 1 /INPUT 8 "data_in"
    .port_info 2 /INPUT 4 "counter"
    .port_info 3 /INPUT 1 "load"
    .port_info 4 /INPUT 1 "clk"
    .port_info 5 /INPUT 1 "rst"
v00a39370_0 .net "clk", 0 0, v00a39230_0;  alias, 1 drivers
v00a393c8_0 .net "counter", 3 0, L_009f8f90;  alias, 1 drivers
v00a39840_0 .net "data_in", 7 0, v00a38e10_0;  alias, 1 drivers
v00a39420_0 .var "data_out", 0 0;
v00a39478_0 .net "load", 0 0, v00a38f18_0;  alias, 1 drivers
v00a394d0_0 .net "rst", 0 0, v00a39020_0;  alias, 1 drivers
v00a39528_0 .var "temp", 9 0;
E_00a06748/0 .event edge, v00a39020_0, v00a38f18_0, v00a38e10_0, v00a397e8_0;
E_00a06748/1 .event edge, v00a39528_0;
E_00a06748 .event/or E_00a06748/0, E_00a06748/1;
    .scope S_008e3ad8;
T_0 ;
    %wait E_00a06478;
    %load/vec4 v009dc1c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v009dc480_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v009dc428_0;
    %store/vec4 v009dc480_0, 0, 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_009e86b8;
T_1 ;
    %wait E_00a060b8;
    %load/vec4 v009dca00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v009dbfb0_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v009dbf00_0;
    %store/vec4 v009dbfb0_0, 0, 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_009e8788;
T_2 ;
    %wait E_00a062e8;
    %load/vec4 v009dca58_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v009dc8a0_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v009dc9a8_0;
    %store/vec4 v009dc8a0_0, 0, 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_009e7a28;
T_3 ;
    %wait E_00a06310;
    %load/vec4 v009dc6e8_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v009dc638_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v009dc7f0_0;
    %store/vec4 v009dc638_0, 0, 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_009e19b8;
T_4 ;
    %wait E_00a06748;
    %load/vec4 v00a394d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00a39420_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v00a39528_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00a39478_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v00a39840_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %assign/vec4 v00a39528_0, 0;
T_4.2 ;
    %load/vec4 v00a393c8_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_4.4, 4;
    %load/vec4 v00a39528_0;
    %parti/s 1, 9, 5;
    %assign/vec4 v00a39420_0, 0;
    %load/vec4 v00a39528_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v00a39528_0, 0;
T_4.4 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_009e3938;
T_5 ;
    %wait E_00a06568;
    %load/vec4 v00a3a1e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00a3a0d8_0, 0, 1;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00a39f78_0;
    %store/vec4 v00a3a0d8_0, 0, 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_008ee630;
T_6 ;
    %wait E_00a06950;
    %load/vec4 v00a39ec8_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00a39e18_0, 0, 1;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v00a39dc0_0;
    %store/vec4 v00a39e18_0, 0, 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_008ee700;
T_7 ;
    %wait E_00a06630;
    %load/vec4 v00a39c08_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00a39b00_0, 0, 1;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00a39f20_0;
    %store/vec4 v00a39b00_0, 0, 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_008ecdb8;
T_8 ;
    %wait E_00a068d8;
    %load/vec4 v00a39a50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00a39688_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v00a395d8_0;
    %store/vec4 v00a39688_0, 0, 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_009e6df8;
T_9 ;
    %wait E_00a069a0;
    %load/vec4 v00a3a080_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00a38e68_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00a3a130_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00a3a130_0, 0;
    %load/vec4 v00a3a238_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %jmp T_9.4;
T_9.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00a38e68_0, 0;
    %jmp T_9.4;
T_9.3 ;
    %load/vec4 v00a38e68_0;
    %addi 1, 0, 4;
    %assign/vec4 v00a38e68_0, 0;
    %load/vec4 v00a38e68_0;
    %pad/u 32;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_9.5, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00a3a130_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00a38e68_0, 0;
T_9.5 ;
    %jmp T_9.4;
T_9.4 ;
    %pop/vec4 1;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_009e7af8;
T_10 ;
    %pushi/vec4 116, 0, 8;
    %store/vec4 v00a38838_0, 0, 8;
    %end;
    .thread T_10;
    .scope S_009e7af8;
T_11 ;
    %pushi/vec4 101, 0, 8;
    %store/vec4 v00a388e8_0, 0, 8;
    %end;
    .thread T_11;
    .scope S_009e7af8;
T_12 ;
    %pushi/vec4 115, 0, 8;
    %store/vec4 v00a39078_0, 0, 8;
    %end;
    .thread T_12;
    .scope S_009e7af8;
T_13 ;
    %pushi/vec4 116, 0, 8;
    %store/vec4 v00a38ec0_0, 0, 8;
    %end;
    .thread T_13;
    .scope S_009e7af8;
T_14 ;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00a391d8_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00a39128_0, 0, 32;
T_14.0 ;
    %load/vec4 v00a39128_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_14.1, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00a39230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00a39020_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00a39180_0, 0, 32;
T_14.2 ;
    %load/vec4 v00a39180_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_14.3, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00a38f70_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00a38f70_0, 0, 1;
    %delay 20, 0;
    %load/vec4 v00a39180_0;
    %addi 1, 0, 32;
    %store/vec4 v00a39180_0, 0, 32;
    %jmp T_14.2;
T_14.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00a39230_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00a39180_0, 0, 32;
T_14.4 ;
    %load/vec4 v00a39180_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_14.5, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00a38f70_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00a38f70_0, 0, 1;
    %delay 20, 0;
    %load/vec4 v00a39180_0;
    %addi 1, 0, 32;
    %store/vec4 v00a39180_0, 0, 32;
    %jmp T_14.4;
T_14.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00a39020_0, 0, 1;
    %load/vec4 v00a39128_0;
    %addi 1, 0, 32;
    %store/vec4 v00a39128_0, 0, 32;
    %jmp T_14.0;
T_14.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00a38f18_0, 0, 1;
    %load/vec4 v00a38838_0;
    %store/vec4 v00a38e10_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00a39230_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00a39180_0, 0, 32;
T_14.6 ;
    %load/vec4 v00a39180_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_14.7, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00a38f70_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00a38f70_0, 0, 1;
    %delay 20, 0;
    %load/vec4 v00a39180_0;
    %addi 1, 0, 32;
    %store/vec4 v00a39180_0, 0, 32;
    %jmp T_14.6;
T_14.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00a39230_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00a39180_0, 0, 32;
T_14.8 ;
    %load/vec4 v00a39180_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_14.9, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00a38f70_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00a38f70_0, 0, 1;
    %delay 20, 0;
    %load/vec4 v00a39180_0;
    %addi 1, 0, 32;
    %store/vec4 v00a39180_0, 0, 32;
    %jmp T_14.8;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00a38f18_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00a39128_0, 0, 32;
T_14.10 ;
    %load/vec4 v00a39128_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_14.11, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00a39230_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00a39180_0, 0, 32;
T_14.12 ;
    %load/vec4 v00a39180_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_14.13, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00a38f70_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00a38f70_0, 0, 1;
    %delay 20, 0;
    %load/vec4 v00a39180_0;
    %addi 1, 0, 32;
    %store/vec4 v00a39180_0, 0, 32;
    %jmp T_14.12;
T_14.13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00a39230_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00a39180_0, 0, 32;
T_14.14 ;
    %load/vec4 v00a39180_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_14.15, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00a38f70_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00a38f70_0, 0, 1;
    %delay 20, 0;
    %load/vec4 v00a39180_0;
    %addi 1, 0, 32;
    %store/vec4 v00a39180_0, 0, 32;
    %jmp T_14.14;
T_14.15 ;
    %load/vec4 v00a39128_0;
    %addi 1, 0, 32;
    %store/vec4 v00a39128_0, 0, 32;
    %jmp T_14.10;
T_14.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00a38f18_0, 0, 1;
    %load/vec4 v00a388e8_0;
    %store/vec4 v00a38e10_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00a39230_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00a39180_0, 0, 32;
T_14.16 ;
    %load/vec4 v00a39180_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_14.17, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00a38f70_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00a38f70_0, 0, 1;
    %delay 20, 0;
    %load/vec4 v00a39180_0;
    %addi 1, 0, 32;
    %store/vec4 v00a39180_0, 0, 32;
    %jmp T_14.16;
T_14.17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00a39230_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00a39180_0, 0, 32;
T_14.18 ;
    %load/vec4 v00a39180_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_14.19, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00a38f70_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00a38f70_0, 0, 1;
    %delay 20, 0;
    %load/vec4 v00a39180_0;
    %addi 1, 0, 32;
    %store/vec4 v00a39180_0, 0, 32;
    %jmp T_14.18;
T_14.19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00a38f18_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00a39128_0, 0, 32;
T_14.20 ;
    %load/vec4 v00a39128_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_14.21, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00a39230_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00a39180_0, 0, 32;
T_14.22 ;
    %load/vec4 v00a39180_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_14.23, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00a38f70_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00a38f70_0, 0, 1;
    %delay 20, 0;
    %load/vec4 v00a39180_0;
    %addi 1, 0, 32;
    %store/vec4 v00a39180_0, 0, 32;
    %jmp T_14.22;
T_14.23 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00a39230_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00a39180_0, 0, 32;
T_14.24 ;
    %load/vec4 v00a39180_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_14.25, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00a38f70_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00a38f70_0, 0, 1;
    %delay 20, 0;
    %load/vec4 v00a39180_0;
    %addi 1, 0, 32;
    %store/vec4 v00a39180_0, 0, 32;
    %jmp T_14.24;
T_14.25 ;
    %load/vec4 v00a39128_0;
    %addi 1, 0, 32;
    %store/vec4 v00a39128_0, 0, 32;
    %jmp T_14.20;
T_14.21 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00a38f18_0, 0, 1;
    %load/vec4 v00a39078_0;
    %store/vec4 v00a38e10_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00a39230_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00a39180_0, 0, 32;
T_14.26 ;
    %load/vec4 v00a39180_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_14.27, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00a38f70_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00a38f70_0, 0, 1;
    %delay 20, 0;
    %load/vec4 v00a39180_0;
    %addi 1, 0, 32;
    %store/vec4 v00a39180_0, 0, 32;
    %jmp T_14.26;
T_14.27 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00a39230_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00a39180_0, 0, 32;
T_14.28 ;
    %load/vec4 v00a39180_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_14.29, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00a38f70_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00a38f70_0, 0, 1;
    %delay 20, 0;
    %load/vec4 v00a39180_0;
    %addi 1, 0, 32;
    %store/vec4 v00a39180_0, 0, 32;
    %jmp T_14.28;
T_14.29 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00a38f18_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00a39128_0, 0, 32;
T_14.30 ;
    %load/vec4 v00a39128_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_14.31, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00a39230_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00a39180_0, 0, 32;
T_14.32 ;
    %load/vec4 v00a39180_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_14.33, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00a38f70_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00a38f70_0, 0, 1;
    %delay 20, 0;
    %load/vec4 v00a39180_0;
    %addi 1, 0, 32;
    %store/vec4 v00a39180_0, 0, 32;
    %jmp T_14.32;
T_14.33 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00a39230_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00a39180_0, 0, 32;
T_14.34 ;
    %load/vec4 v00a39180_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_14.35, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00a38f70_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00a38f70_0, 0, 1;
    %delay 20, 0;
    %load/vec4 v00a39180_0;
    %addi 1, 0, 32;
    %store/vec4 v00a39180_0, 0, 32;
    %jmp T_14.34;
T_14.35 ;
    %load/vec4 v00a39128_0;
    %addi 1, 0, 32;
    %store/vec4 v00a39128_0, 0, 32;
    %jmp T_14.30;
T_14.31 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00a38f18_0, 0, 1;
    %load/vec4 v00a38ec0_0;
    %store/vec4 v00a38e10_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00a39230_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00a39180_0, 0, 32;
T_14.36 ;
    %load/vec4 v00a39180_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_14.37, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00a38f70_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00a38f70_0, 0, 1;
    %delay 20, 0;
    %load/vec4 v00a39180_0;
    %addi 1, 0, 32;
    %store/vec4 v00a39180_0, 0, 32;
    %jmp T_14.36;
T_14.37 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00a39230_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00a39180_0, 0, 32;
T_14.38 ;
    %load/vec4 v00a39180_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_14.39, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00a38f70_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00a38f70_0, 0, 1;
    %delay 20, 0;
    %load/vec4 v00a39180_0;
    %addi 1, 0, 32;
    %store/vec4 v00a39180_0, 0, 32;
    %jmp T_14.38;
T_14.39 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00a38f18_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00a39128_0, 0, 32;
T_14.40 ;
    %load/vec4 v00a39128_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_14.41, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00a39230_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00a39180_0, 0, 32;
T_14.42 ;
    %load/vec4 v00a39180_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_14.43, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00a38f70_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00a38f70_0, 0, 1;
    %delay 20, 0;
    %load/vec4 v00a39180_0;
    %addi 1, 0, 32;
    %store/vec4 v00a39180_0, 0, 32;
    %jmp T_14.42;
T_14.43 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00a39230_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00a39180_0, 0, 32;
T_14.44 ;
    %load/vec4 v00a39180_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_14.45, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00a38f70_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00a38f70_0, 0, 1;
    %delay 20, 0;
    %load/vec4 v00a39180_0;
    %addi 1, 0, 32;
    %store/vec4 v00a39180_0, 0, 32;
    %jmp T_14.44;
T_14.45 ;
    %load/vec4 v00a39128_0;
    %addi 1, 0, 32;
    %store/vec4 v00a39128_0, 0, 32;
    %jmp T_14.40;
T_14.41 ;
    %end;
    .thread T_14;
    .scope S_009e4ad8;
T_15 ;
    %vpi_call 5 21 "$dumpfile", "transmitter.vcd" {0 0 0};
    %vpi_call 5 22 "$dumpvars" {0 0 0};
    %end;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "./bic.v";
    "./up_counter.v";
    "./dflipflop.v";
    "transmitter_testbench.v";
    "./transmitter.v";
    "./bsc.v";
    "./parallel_to_serial.v";
