#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Sep  8 07:58:38 2023
# Process ID: 14248
# Current directory: C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.runs/synth_1
# Command line: vivado.exe -log Program_Counter.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Program_Counter.tcl
# Log file: C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.runs/synth_1/Program_Counter.vds
# Journal file: C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Program_Counter.tcl -notrace
Command: synth_design -top Program_Counter -part xc7vh580thcg1155-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vh580t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vh580t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11020 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 403.363 ; gain = 102.262
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Program_Counter' [C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Program_Counter.v:25]
INFO: [Synth 8-256] done synthesizing module 'Program_Counter' (1#1) [C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Program_Counter.v:25]
WARNING: [Synth 8-3331] design Program_Counter has unconnected port clk
WARNING: [Synth 8-3331] design Program_Counter has unconnected port Inc_EN
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 455.441 ; gain = 154.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 455.441 ; gain = 154.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vh580thcg1155-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 455.441 ; gain = 154.340
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vh580thcg1155-2
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 455.441 ; gain = 154.340
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Program_Counter 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1680 (col length:40)
BRAMs: 1880 (col length: RAMB18 120 RAMB36 60)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design Program_Counter has unconnected port clk
WARNING: [Synth 8-3331] design Program_Counter has unconnected port Inc_EN
INFO: [Synth 8-3886] merging instance 'Read_EN_reg' (FD) to 'i_32'
INFO: [Synth 8-3886] merging instance 'i_32' (FD) to 'i_31'
INFO: [Synth 8-3886] merging instance 'Address_Bus_retimed_reg[0]' (FD) to 'Address_Bus_retimed_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_31' (FD) to 'i_30'
INFO: [Synth 8-3886] merging instance 'Address_Bus_retimed_reg[1]' (FD) to 'Address_Bus_retimed_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_30' (FD) to 'i_29'
INFO: [Synth 8-3886] merging instance 'Address_Bus_retimed_reg[2]' (FD) to 'Address_Bus_retimed_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_29' (FD) to 'i_28'
INFO: [Synth 8-3886] merging instance 'Address_Bus_retimed_reg[3]' (FD) to 'Address_Bus_retimed_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_28' (FD) to 'i_27'
INFO: [Synth 8-3886] merging instance 'Address_Bus_retimed_reg[4]' (FD) to 'Address_Bus_retimed_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_27' (FD) to 'i_26'
INFO: [Synth 8-3886] merging instance 'Address_Bus_retimed_reg[5]' (FD) to 'Address_Bus_retimed_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_26' (FD) to 'i_25'
INFO: [Synth 8-3886] merging instance 'Address_Bus_retimed_reg[6]' (FD) to 'Address_Bus_retimed_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_25' (FD) to 'i_24'
INFO: [Synth 8-3886] merging instance 'Address_Bus_retimed_reg[7]' (FD) to 'Address_Bus_retimed_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_24' (FD) to 'i_23'
INFO: [Synth 8-3886] merging instance 'Address_Bus_retimed_reg[8]' (FD) to 'Address_Bus_retimed_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_23' (FD) to 'i_22'
INFO: [Synth 8-3886] merging instance 'Address_Bus_retimed_reg[9]' (FD) to 'Address_Bus_retimed_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_22' (FD) to 'i_21'
INFO: [Synth 8-3886] merging instance 'Address_Bus_retimed_reg[10]' (FD) to 'Address_Bus_retimed_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_21' (FD) to 'i_20'
INFO: [Synth 8-3886] merging instance 'Address_Bus_retimed_reg[11]' (FD) to 'Address_Bus_retimed_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_20' (FD) to 'i_19'
INFO: [Synth 8-3886] merging instance 'Address_Bus_retimed_reg[12]' (FD) to 'Address_Bus_retimed_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_19' (FD) to 'i_18'
INFO: [Synth 8-3886] merging instance 'Address_Bus_retimed_reg[13]' (FD) to 'Address_Bus_retimed_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_18' (FD) to 'i_17'
INFO: [Synth 8-3886] merging instance 'Address_Bus_retimed_reg[14]' (FD) to 'Address_Bus_retimed_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_17)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Address_Bus_retimed_reg[15] )
WARNING: [Synth 8-3332] Sequential element (Address_Bus_retimed_reg[15]) is unused and will be removed from module Program_Counter.
WARNING: [Synth 8-3332] Sequential element (i_17) is unused and will be removed from module Program_Counter.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 938.566 ; gain = 637.465
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 938.566 ; gain = 637.465
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 944.844 ; gain = 643.742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 944.844 ; gain = 643.742
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 944.844 ; gain = 643.742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 944.844 ; gain = 643.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 944.844 ; gain = 643.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 944.844 ; gain = 643.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 944.844 ; gain = 643.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |    16|
|2     |OBUF  |     1|
|3     |OBUFT |    16|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    33|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 944.844 ; gain = 643.742
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 944.844 ; gain = 643.742
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 944.844 ; gain = 643.742
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1092.711 ; gain = 804.266
INFO: [Common 17-1381] The checkpoint 'C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.runs/synth_1/Program_Counter.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Program_Counter_utilization_synth.rpt -pb Program_Counter_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.253 . Memory (MB): peak = 1092.711 ; gain = 0.000
source D:/Xilinx/Vivado/Alarm.tcl
INFO: [Common 17-206] Exiting Vivado at Fri Sep  8 07:59:03 2023...
