LISTING FOR LOGIC DESCRIPTION FILE: gal16v8.pld                      Page 1

ADVANCED PLD: Universal Compiler for Programmable Logic
Copyright (c) 1998, Protel International Pty Ltd
Created Fri Mar 30 17:29:31 2012

  1:Name        PLDDesign            ;
  2:Partno                           ;
  3:Revision    1                    ;
  4:Date        1/18/2012            ;
  5:Designer                         ;
  6:Company     Protel International ;
  7:Assembly                         ;
  8:Location                         ;
  9:Device      g16v8                ;
 10:Format      jedec                ;
 11:
 12:
 13:/** Inputs  **/
 14:Pin [1..8]   =  [A0..7]  ;
 15:Pin 9  =  !RD_N ;
 16:Pin 18  =  !WR_N ;
 17:Pin 11  =  !IORQ_N ;
 18:Pin 12  =  !PIC_WAIT_N ;
 19:
 20:
 21:/* not used but connected */
 22:Pin 16 = BUS_INT_N ;
 23:Pin 17 = SPARE1 ;
 24:
 25:/** Outputs **/
 26:Pin 13  =  !PIC_SEL_N ;
 27:Pin 19  =  !STAT_OE_N ;
 28:Pin 14  =  !EXTIO_SEL_N ;
 29:Pin 15  =  !WAIT_N ;
 30:
 31:
 32:/** Logic Equations **/
 33:
 34:/* we are selected when address is 1100....  and IORQ is asserted */
 35:sel = A7 & A6 & !A5 & !A4 & IORQ_N ;
 36:
 37:/* status register is at address 11001111 */
 38:status = A3 & A2 & A1 & A0 ;
 39:stat_sel = sel & status & RD_N ;
 40:pic_sel = (sel & status & WR_N) # (sel & !status & (RD_N # WR_N)) ;
 41:
 42:/* the PIC handles all requests except reading the status */
 43:STAT_OE_N = stat_sel ;
 44:PIC_SEL_N = pic_sel ;
 45:
 46:/* WAIT_N is generated by the PIC */
 47:WAIT_N = pic_sel & PIC_WAIT_N ;
 48:
 49:/* EXTIOSEL allows the TRS80 to read */
 50:EXTIO_SEL_N = sel & RD_N ;
 51:
 52:



Jedec Fuse Checksum       (2e0d)
Jedec Transmit Checksum   (bad1)
