#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fc589c15c50 .scope module, "tb" "tb" 2 11;
 .timescale -9 -9;
v0x7fc589c2d580_0 .var "D", 3 0;
v0x7fc589c2d610_0 .net "Q", 3 0, L_0x7fc589c2f180;  1 drivers
v0x7fc589c2d6c0_0 .var "clk", 0 0;
v0x7fc589c2d770_0 .var "clrN", 0 0;
v0x7fc589c2d800_0 .var/i "ii", 31 0;
v0x7fc589c2d8d0_0 .var/i "jj", 31 0;
v0x7fc589c2d980_0 .var/i "seed", 31 0;
S_0x7fc589c156c0 .scope module, "DUT" "reg4d" 2 21, 2 83 0, S_0x7fc589c15c50;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 4 "q_bus";
    .port_info 1 /INPUT 4 "d_bus";
    .port_info 2 /INPUT 1 "clrN";
    .port_info 3 /INPUT 1 "clk";
v0x7fc589c2d240_0 .net "clk", 0 0, v0x7fc589c2d6c0_0;  1 drivers
v0x7fc589c2d350_0 .net "clrN", 0 0, v0x7fc589c2d770_0;  1 drivers
v0x7fc589c2d460_0 .net "d_bus", 3 0, v0x7fc589c2d580_0;  1 drivers
v0x7fc589c2d4f0_0 .net "q_bus", 3 0, L_0x7fc589c2f180;  alias, 1 drivers
L_0x7fc589c2df70 .part v0x7fc589c2d580_0, 0, 1;
L_0x7fc589c2e5a0 .part v0x7fc589c2d580_0, 1, 1;
L_0x7fc589c2ec30 .part v0x7fc589c2d580_0, 2, 1;
L_0x7fc589c2f180 .concat8 [ 1 1 1 1], L_0x7fc589c2df00, L_0x7fc589c2e530, L_0x7fc589c2eac0, L_0x7fc589c2f110;
L_0x7fc589c2f390 .part v0x7fc589c2d580_0, 3, 1;
S_0x7fc589c04720 .scope module, "dff_0" "dFF_struct" 2 90, 2 124 0, S_0x7fc589c156c0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "outQ";
    .port_info 1 /INPUT 1 "inD";
    .port_info 2 /INPUT 1 "clearN";
    .port_info 3 /INPUT 1 "clock";
L_0x7fc589c2da30 .functor NOT 1, L_0x7fc589c2df70, C4<0>, C4<0>, C4<0>;
L_0x7fc589c2dad0 .functor AND 1, L_0x7fc589c2da30, v0x7fc589c2d6c0_0, C4<1>, C4<1>;
L_0x7fc589c2dbc0 .functor AND 1, L_0x7fc589c2df70, v0x7fc589c2d6c0_0, C4<1>, C4<1>;
L_0x7fc589c2dc90 .functor NOR 1, L_0x7fc589c2dad0, L_0x7fc589c2dd80, C4<0>, C4<0>;
L_0x7fc589c2dd80 .functor NOR 1, L_0x7fc589c2dbc0, L_0x7fc589c2dc90, C4<0>, C4<0>;
L_0x7fc589c2df00 .functor AND 1, L_0x7fc589c2dc90, v0x7fc589c2d770_0, C4<1>, C4<1>;
v0x7fc589c17870_0 .net "clearN", 0 0, v0x7fc589c2d770_0;  alias, 1 drivers
v0x7fc589c2b240_0 .net "clock", 0 0, v0x7fc589c2d6c0_0;  alias, 1 drivers
v0x7fc589c2b2e0_0 .net "inD", 0 0, L_0x7fc589c2df70;  1 drivers
v0x7fc589c2b390_0 .net "outQ", 0 0, L_0x7fc589c2df00;  1 drivers
v0x7fc589c2b430_0 .net "w_and1", 0 0, L_0x7fc589c2dad0;  1 drivers
v0x7fc589c2b510_0 .net "w_and2", 0 0, L_0x7fc589c2dbc0;  1 drivers
v0x7fc589c2b5b0_0 .net "w_nor1", 0 0, L_0x7fc589c2dc90;  1 drivers
v0x7fc589c2b650_0 .net "w_nor2", 0 0, L_0x7fc589c2dd80;  1 drivers
v0x7fc589c2b6f0_0 .net "w_not", 0 0, L_0x7fc589c2da30;  1 drivers
S_0x7fc589c2b850 .scope module, "dff_1" "dFF_struct" 2 97, 2 124 0, S_0x7fc589c156c0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "outQ";
    .port_info 1 /INPUT 1 "inD";
    .port_info 2 /INPUT 1 "clearN";
    .port_info 3 /INPUT 1 "clock";
L_0x7fc589c2e050 .functor NOT 1, L_0x7fc589c2e5a0, C4<0>, C4<0>, C4<0>;
L_0x7fc589c2e0c0 .functor AND 1, L_0x7fc589c2e050, v0x7fc589c2d6c0_0, C4<1>, C4<1>;
L_0x7fc589c2e290 .functor AND 1, L_0x7fc589c2e5a0, v0x7fc589c2d6c0_0, C4<1>, C4<1>;
L_0x7fc589c2e320 .functor NOR 1, L_0x7fc589c2e0c0, L_0x7fc589c2e3d0, C4<0>, C4<0>;
L_0x7fc589c2e3d0 .functor NOR 1, L_0x7fc589c2e290, L_0x7fc589c2e320, C4<0>, C4<0>;
L_0x7fc589c2e530 .functor AND 1, L_0x7fc589c2e320, v0x7fc589c2d770_0, C4<1>, C4<1>;
v0x7fc589c2ba70_0 .net "clearN", 0 0, v0x7fc589c2d770_0;  alias, 1 drivers
v0x7fc589c2bb00_0 .net "clock", 0 0, v0x7fc589c2d6c0_0;  alias, 1 drivers
v0x7fc589c2bbb0_0 .net "inD", 0 0, L_0x7fc589c2e5a0;  1 drivers
v0x7fc589c2bc60_0 .net "outQ", 0 0, L_0x7fc589c2e530;  1 drivers
v0x7fc589c2bcf0_0 .net "w_and1", 0 0, L_0x7fc589c2e0c0;  1 drivers
v0x7fc589c2bdc0_0 .net "w_and2", 0 0, L_0x7fc589c2e290;  1 drivers
v0x7fc589c2be50_0 .net "w_nor1", 0 0, L_0x7fc589c2e320;  1 drivers
v0x7fc589c2bef0_0 .net "w_nor2", 0 0, L_0x7fc589c2e3d0;  1 drivers
v0x7fc589c2bf90_0 .net "w_not", 0 0, L_0x7fc589c2e050;  1 drivers
S_0x7fc589c2c0f0 .scope module, "dff_2" "dFF_struct" 2 104, 2 124 0, S_0x7fc589c156c0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "outQ";
    .port_info 1 /INPUT 1 "inD";
    .port_info 2 /INPUT 1 "clearN";
    .port_info 3 /INPUT 1 "clock";
L_0x7fc589c2e640 .functor NOT 1, L_0x7fc589c2ec30, C4<0>, C4<0>, C4<0>;
L_0x7fc589c2e6b0 .functor AND 1, L_0x7fc589c2e640, v0x7fc589c2d6c0_0, C4<1>, C4<1>;
L_0x7fc589c2e7a0 .functor AND 1, L_0x7fc589c2ec30, v0x7fc589c2d6c0_0, C4<1>, C4<1>;
L_0x7fc589c2e870 .functor NOR 1, L_0x7fc589c2e6b0, L_0x7fc589c2e940, C4<0>, C4<0>;
L_0x7fc589c2e940 .functor NOR 1, L_0x7fc589c2e7a0, L_0x7fc589c2e870, C4<0>, C4<0>;
L_0x7fc589c2eac0 .functor AND 1, L_0x7fc589c2e870, v0x7fc589c2d770_0, C4<1>, C4<1>;
v0x7fc589c2c310_0 .net "clearN", 0 0, v0x7fc589c2d770_0;  alias, 1 drivers
v0x7fc589c2c3e0_0 .net "clock", 0 0, v0x7fc589c2d6c0_0;  alias, 1 drivers
v0x7fc589c2c4b0_0 .net "inD", 0 0, L_0x7fc589c2ec30;  1 drivers
v0x7fc589c2c540_0 .net "outQ", 0 0, L_0x7fc589c2eac0;  1 drivers
v0x7fc589c2c5d0_0 .net "w_and1", 0 0, L_0x7fc589c2e6b0;  1 drivers
v0x7fc589c2c6a0_0 .net "w_and2", 0 0, L_0x7fc589c2e7a0;  1 drivers
v0x7fc589c2c730_0 .net "w_nor1", 0 0, L_0x7fc589c2e870;  1 drivers
v0x7fc589c2c7c0_0 .net "w_nor2", 0 0, L_0x7fc589c2e940;  1 drivers
v0x7fc589c2c860_0 .net "w_not", 0 0, L_0x7fc589c2e640;  1 drivers
S_0x7fc589c2c9c0 .scope module, "dff_3" "dFF_struct" 2 111, 2 124 0, S_0x7fc589c156c0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "outQ";
    .port_info 1 /INPUT 1 "inD";
    .port_info 2 /INPUT 1 "clearN";
    .port_info 3 /INPUT 1 "clock";
L_0x7fc589c2ecd0 .functor NOT 1, L_0x7fc589c2f390, C4<0>, C4<0>, C4<0>;
L_0x7fc589c2ed40 .functor AND 1, L_0x7fc589c2ecd0, v0x7fc589c2d6c0_0, C4<1>, C4<1>;
L_0x7fc589c2edf0 .functor AND 1, L_0x7fc589c2f390, v0x7fc589c2d6c0_0, C4<1>, C4<1>;
L_0x7fc589c2eec0 .functor NOR 1, L_0x7fc589c2ed40, L_0x7fc589c2ef90, C4<0>, C4<0>;
L_0x7fc589c2ef90 .functor NOR 1, L_0x7fc589c2edf0, L_0x7fc589c2eec0, C4<0>, C4<0>;
L_0x7fc589c2f110 .functor AND 1, L_0x7fc589c2eec0, v0x7fc589c2d770_0, C4<1>, C4<1>;
v0x7fc589c2cbe0_0 .net "clearN", 0 0, v0x7fc589c2d770_0;  alias, 1 drivers
v0x7fc589c2cc70_0 .net "clock", 0 0, v0x7fc589c2d6c0_0;  alias, 1 drivers
v0x7fc589c2cd00_0 .net "inD", 0 0, L_0x7fc589c2f390;  1 drivers
v0x7fc589c2cd90_0 .net "outQ", 0 0, L_0x7fc589c2f110;  1 drivers
v0x7fc589c2ce20_0 .net "w_and1", 0 0, L_0x7fc589c2ed40;  1 drivers
v0x7fc589c2cf00_0 .net "w_and2", 0 0, L_0x7fc589c2edf0;  1 drivers
v0x7fc589c2cfa0_0 .net "w_nor1", 0 0, L_0x7fc589c2eec0;  1 drivers
v0x7fc589c2d040_0 .net "w_nor2", 0 0, L_0x7fc589c2ef90;  1 drivers
v0x7fc589c2d0e0_0 .net "w_not", 0 0, L_0x7fc589c2ecd0;  1 drivers
    .scope S_0x7fc589c15c50;
T_0 ;
    %delay 5, 0;
    %load/vec4 v0x7fc589c2d6c0_0;
    %inv;
    %store/vec4 v0x7fc589c2d6c0_0, 0, 1;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fc589c15c50;
T_1 ;
    %vpi_call 2 34 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 35 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fc589c15c50 {0 0 0};
    %vpi_call 2 36 "$write", "\012test the structural Dff, in 4-bit reg\012\012" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc589c2d770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc589c2d6c0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fc589c2d580_0, 0, 4;
    %pushi/vec4 888, 0, 32;
    %store/vec4 v0x7fc589c2d980_0, 0, 32;
    %vpi_call 2 41 "$write", " clrN    D   |   Q \012" {0 0 0};
    %vpi_call 2 42 "$write", " --------------------\012\012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc589c2d800_0, 0, 32;
T_1.0 ;
    %load/vec4 v0x7fc589c2d800_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc589c2d8d0_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x7fc589c2d8d0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_1.3, 5;
    %vpi_func 2 46 "$random" 32, v0x7fc589c2d980_0 {0 0 0};
    %pushi/vec4 2, 0, 32;
    %mod/s;
    %pad/s 1;
    %ix/getv/s 4, v0x7fc589c2d8d0_0;
    %store/vec4 v0x7fc589c2d580_0, 4, 1;
    %load/vec4 v0x7fc589c2d8d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fc589c2d8d0_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %delay 4, 0;
    %vpi_call 2 49 "$write", "  %1b    %4b  |  %4b      %3t ns  before edge\012", v0x7fc589c2d770_0, v0x7fc589c2d580_0, v0x7fc589c2d610_0, $time {0 0 0};
    %delay 2, 0;
    %vpi_call 2 52 "$write", "  %1b    %1b  |  %4b      %3t ns  after edge\012\012", v0x7fc589c2d770_0, v0x7fc589c2d580_0, v0x7fc589c2d610_0, $time {0 0 0};
    %delay 4, 0;
    %load/vec4 v0x7fc589c2d800_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fc589c2d800_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc589c2d770_0, 0, 1;
    %vpi_call 2 58 "$write", " --------------------\012\012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc589c2d800_0, 0, 32;
T_1.4 ;
    %load/vec4 v0x7fc589c2d800_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_1.5, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc589c2d8d0_0, 0, 32;
T_1.6 ;
    %load/vec4 v0x7fc589c2d8d0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_1.7, 5;
    %vpi_func 2 61 "$random" 32, v0x7fc589c2d980_0 {0 0 0};
    %pushi/vec4 2, 0, 32;
    %mod/s;
    %pad/s 1;
    %ix/getv/s 4, v0x7fc589c2d8d0_0;
    %store/vec4 v0x7fc589c2d580_0, 4, 1;
    %load/vec4 v0x7fc589c2d8d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fc589c2d8d0_0, 0, 32;
    %jmp T_1.6;
T_1.7 ;
    %delay 4, 0;
    %vpi_call 2 64 "$write", "  %1b    %4b  |  %4b      %3t ns  before edge\012", v0x7fc589c2d770_0, v0x7fc589c2d580_0, v0x7fc589c2d610_0, $time {0 0 0};
    %delay 2, 0;
    %vpi_call 2 67 "$write", "  %1b    %1b  |  %4b      %3t ns  after edge\012\012", v0x7fc589c2d770_0, v0x7fc589c2d580_0, v0x7fc589c2d610_0, $time {0 0 0};
    %delay 4, 0;
    %load/vec4 v0x7fc589c2d800_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fc589c2d800_0, 0, 32;
    %jmp T_1.4;
T_1.5 ;
    %vpi_call 2 73 "$write", "\012\012\011\011 ~ ~ ~ TEST COMPLETE ~ ~ ~\012\012" {0 0 0};
    %vpi_call 2 74 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "reg4d.v";
