[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1   2848       tick          5355          1251           355          5355 
      2   2848       tick            41             0             0            41 
      3   2848       tick            41             1             2            41 
      4   2848       tick            35             0             0            35 
      5   2848       tick            37             0             0            37 
      6   2848       tick            35             0             0            35 
      7   2848       tick            41             0             0            41 
      8   2848       tick            41             0             0            41 
      9   2848       tick            35             0             0            35 
     10   2848       tick            32             0             0            32 
     11   2848       tick            50             0             0            50 
     12   2848       tick            37             0             0            37 
     13   2848       tick            38             0             0            38 
     14   2848       tick            44             1             1            44 
     15   2848       tick            36             0             0            36 
     16   2848       tick            46             0             0            46 
     17   2848       tick            30             0             0            30 
     18   2848       tick            44             0             0            44 
     19   2848       tick            42             0             0            42 
     20   2848       tick            41             0             0            41 
     21   2848       tick            53             0             0            53 
     22   2848       tick            44             0             0            44 
     23   2848       tick            35             0             0            35 
     24   2848       tick            28             0             0            28 
     25   2848       tick            35             0             0            35 
     26   2848       tick            47             0             0            47 
     27   2848       tick            33             0             0            33 
     28   2848       tick            33             0             0            33 
     29   2848       tick            39             0             0            39 
     30   2848       tick            37             0             0            37 
     31   2848       tick            49             0             0            49 
     32   2848       tick            47             0             0            47 
     33   2848       tick            33             0             0            33 
     34   2848       tick            45             0             0            45 
     35   2848       tick            29             0             0            29 
     36   2848       tick            36             0             0            36 
     37   2848       tick            39             0             0            39 
     38   2848       tick            35             0             0            35 
     39   2848       tick            29             0             0            29 
     40   2848       tick            41             0             0            41 
     41   2848       tick            37             0             0            37 
     42   2848       tick            40             0             0            40 
     43   2848       tick            30             0             0            30 
     44   2848       tick            33             0             0            33 
     45   2848       exit           323            91             6           323 
