--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml blinking_led.twx blinking_led.ncd -o blinking_led.twr
blinking_led.pcf -ucf blinking_led.ucf

Design file:              blinking_led.ncd
Physical constraint file: blinking_led.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1688 paths analyzed, 69 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.366ns.
--------------------------------------------------------------------------------

Paths for end point counter_6 (SLICE_X24Y85.SR), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.634ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_8 (FF)
  Destination:          counter_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.365ns (Levels of Logic = 3)
  Clock Path Skew:      -0.001ns (0.038 - 0.039)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_8 to counter_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y82.YQ      Tcko                  0.652   counter<9>
                                                       counter_8
    SLICE_X27Y82.F2      net (fanout=2)        0.783   counter<8>
    SLICE_X27Y82.X       Tilo                  0.704   counter_and000046
                                                       counter_and000046
    SLICE_X24Y87.F2      net (fanout=1)        0.634   counter_and000046
    SLICE_X24Y87.X       Tilo                  0.759   counter_and0000
                                                       counter_and000060
    SLICE_X22Y86.F3      net (fanout=4)        0.713   counter_and0000
    SLICE_X22Y86.X       Tilo                  0.759   N2
                                                       counter_mux0000<11>149
    SLICE_X24Y85.SR      net (fanout=7)        1.451   N2
    SLICE_X24Y85.CLK     Tsrck                 0.910   counter<6>
                                                       counter_6
    -------------------------------------------------  ---------------------------
    Total                                      7.365ns (3.784ns logic, 3.581ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.691ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_0 (FF)
  Destination:          counter_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.309ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_0 to counter_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y82.XQ      Tcko                  0.592   counter<0>
                                                       counter_0
    SLICE_X24Y80.F4      net (fanout=2)        0.708   counter<0>
    SLICE_X24Y80.X       Tilo                  0.759   counter_and000033
                                                       counter_and000033
    SLICE_X24Y87.F1      net (fanout=1)        0.658   counter_and000033
    SLICE_X24Y87.X       Tilo                  0.759   counter_and0000
                                                       counter_and000060
    SLICE_X22Y86.F3      net (fanout=4)        0.713   counter_and0000
    SLICE_X22Y86.X       Tilo                  0.759   N2
                                                       counter_mux0000<11>149
    SLICE_X24Y85.SR      net (fanout=7)        1.451   N2
    SLICE_X24Y85.CLK     Tsrck                 0.910   counter<6>
                                                       counter_6
    -------------------------------------------------  ---------------------------
    Total                                      7.309ns (3.779ns logic, 3.530ns route)
                                                       (51.7% logic, 48.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.744ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_9 (FF)
  Destination:          counter_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.255ns (Levels of Logic = 3)
  Clock Path Skew:      -0.001ns (0.038 - 0.039)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_9 to counter_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y82.XQ      Tcko                  0.592   counter<9>
                                                       counter_9
    SLICE_X27Y82.F4      net (fanout=2)        0.733   counter<9>
    SLICE_X27Y82.X       Tilo                  0.704   counter_and000046
                                                       counter_and000046
    SLICE_X24Y87.F2      net (fanout=1)        0.634   counter_and000046
    SLICE_X24Y87.X       Tilo                  0.759   counter_and0000
                                                       counter_and000060
    SLICE_X22Y86.F3      net (fanout=4)        0.713   counter_and0000
    SLICE_X22Y86.X       Tilo                  0.759   N2
                                                       counter_mux0000<11>149
    SLICE_X24Y85.SR      net (fanout=7)        1.451   N2
    SLICE_X24Y85.CLK     Tsrck                 0.910   counter<6>
                                                       counter_6
    -------------------------------------------------  ---------------------------
    Total                                      7.255ns (3.724ns logic, 3.531ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------

Paths for end point counter_14 (SLICE_X24Y85.SR), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.634ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_8 (FF)
  Destination:          counter_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.365ns (Levels of Logic = 3)
  Clock Path Skew:      -0.001ns (0.038 - 0.039)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_8 to counter_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y82.YQ      Tcko                  0.652   counter<9>
                                                       counter_8
    SLICE_X27Y82.F2      net (fanout=2)        0.783   counter<8>
    SLICE_X27Y82.X       Tilo                  0.704   counter_and000046
                                                       counter_and000046
    SLICE_X24Y87.F2      net (fanout=1)        0.634   counter_and000046
    SLICE_X24Y87.X       Tilo                  0.759   counter_and0000
                                                       counter_and000060
    SLICE_X22Y86.F3      net (fanout=4)        0.713   counter_and0000
    SLICE_X22Y86.X       Tilo                  0.759   N2
                                                       counter_mux0000<11>149
    SLICE_X24Y85.SR      net (fanout=7)        1.451   N2
    SLICE_X24Y85.CLK     Tsrck                 0.910   counter<6>
                                                       counter_14
    -------------------------------------------------  ---------------------------
    Total                                      7.365ns (3.784ns logic, 3.581ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.691ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_0 (FF)
  Destination:          counter_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.309ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_0 to counter_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y82.XQ      Tcko                  0.592   counter<0>
                                                       counter_0
    SLICE_X24Y80.F4      net (fanout=2)        0.708   counter<0>
    SLICE_X24Y80.X       Tilo                  0.759   counter_and000033
                                                       counter_and000033
    SLICE_X24Y87.F1      net (fanout=1)        0.658   counter_and000033
    SLICE_X24Y87.X       Tilo                  0.759   counter_and0000
                                                       counter_and000060
    SLICE_X22Y86.F3      net (fanout=4)        0.713   counter_and0000
    SLICE_X22Y86.X       Tilo                  0.759   N2
                                                       counter_mux0000<11>149
    SLICE_X24Y85.SR      net (fanout=7)        1.451   N2
    SLICE_X24Y85.CLK     Tsrck                 0.910   counter<6>
                                                       counter_14
    -------------------------------------------------  ---------------------------
    Total                                      7.309ns (3.779ns logic, 3.530ns route)
                                                       (51.7% logic, 48.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.744ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_9 (FF)
  Destination:          counter_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.255ns (Levels of Logic = 3)
  Clock Path Skew:      -0.001ns (0.038 - 0.039)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_9 to counter_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y82.XQ      Tcko                  0.592   counter<9>
                                                       counter_9
    SLICE_X27Y82.F4      net (fanout=2)        0.733   counter<9>
    SLICE_X27Y82.X       Tilo                  0.704   counter_and000046
                                                       counter_and000046
    SLICE_X24Y87.F2      net (fanout=1)        0.634   counter_and000046
    SLICE_X24Y87.X       Tilo                  0.759   counter_and0000
                                                       counter_and000060
    SLICE_X22Y86.F3      net (fanout=4)        0.713   counter_and0000
    SLICE_X22Y86.X       Tilo                  0.759   N2
                                                       counter_mux0000<11>149
    SLICE_X24Y85.SR      net (fanout=7)        1.451   N2
    SLICE_X24Y85.CLK     Tsrck                 0.910   counter<6>
                                                       counter_14
    -------------------------------------------------  ---------------------------
    Total                                      7.255ns (3.724ns logic, 3.531ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------

Paths for end point counter_22 (SLICE_X24Y89.G1), 36 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.635ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_18 (FF)
  Destination:          counter_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.365ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_18 to counter_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y88.YQ      Tcko                  0.652   counter<19>
                                                       counter_18
    SLICE_X23Y84.G3      net (fanout=5)        0.798   counter<18>
    SLICE_X23Y84.Y       Tilo                  0.704   led0_mux0000127
                                                       led0_mux000014
    SLICE_X23Y84.F2      net (fanout=1)        0.998   led0_mux000014/O
    SLICE_X23Y84.X       Tilo                  0.704   led0_mux0000127
                                                       led0_mux0000127
    SLICE_X22Y82.G1      net (fanout=2)        0.709   led0_mux0000127
    SLICE_X22Y82.Y       Tilo                  0.759   counter<0>
                                                       led0_mux0000199
    SLICE_X24Y89.G1      net (fanout=13)       1.149   N01
    SLICE_X24Y89.CLK     Tgck                  0.892   counter<16>
                                                       counter_mux0000<3>11
                                                       counter_22
    -------------------------------------------------  ---------------------------
    Total                                      7.365ns (3.711ns logic, 3.654ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.652ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_16 (FF)
  Destination:          counter_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.348ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_16 to counter_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y89.XQ      Tcko                  0.592   counter<16>
                                                       counter_16
    SLICE_X23Y84.G4      net (fanout=5)        0.841   counter<16>
    SLICE_X23Y84.Y       Tilo                  0.704   led0_mux0000127
                                                       led0_mux000014
    SLICE_X23Y84.F2      net (fanout=1)        0.998   led0_mux000014/O
    SLICE_X23Y84.X       Tilo                  0.704   led0_mux0000127
                                                       led0_mux0000127
    SLICE_X22Y82.G1      net (fanout=2)        0.709   led0_mux0000127
    SLICE_X22Y82.Y       Tilo                  0.759   counter<0>
                                                       led0_mux0000199
    SLICE_X24Y89.G1      net (fanout=13)       1.149   N01
    SLICE_X24Y89.CLK     Tgck                  0.892   counter<16>
                                                       counter_mux0000<3>11
                                                       counter_22
    -------------------------------------------------  ---------------------------
    Total                                      7.348ns (3.651ns logic, 3.697ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.732ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_11 (FF)
  Destination:          counter_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.268ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_11 to counter_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y85.YQ      Tcko                  0.652   counter<24>
                                                       counter_11
    SLICE_X23Y84.G1      net (fanout=5)        0.701   counter<11>
    SLICE_X23Y84.Y       Tilo                  0.704   led0_mux0000127
                                                       led0_mux000014
    SLICE_X23Y84.F2      net (fanout=1)        0.998   led0_mux000014/O
    SLICE_X23Y84.X       Tilo                  0.704   led0_mux0000127
                                                       led0_mux0000127
    SLICE_X22Y82.G1      net (fanout=2)        0.709   led0_mux0000127
    SLICE_X22Y82.Y       Tilo                  0.759   counter<0>
                                                       led0_mux0000199
    SLICE_X24Y89.G1      net (fanout=13)       1.149   N01
    SLICE_X24Y89.CLK     Tgck                  0.892   counter<16>
                                                       counter_mux0000<3>11
                                                       counter_22
    -------------------------------------------------  ---------------------------
    Total                                      7.268ns (3.711ns logic, 3.557ns route)
                                                       (51.1% logic, 48.9% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point led0 (SLICE_X24Y86.F3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.382ns (requirement - (clock path skew + uncertainty - data path))
  Source:               led0 (FF)
  Destination:          led0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.382ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: led0 to led0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y86.XQ      Tcko                  0.474   led0_OBUF
                                                       led0
    SLICE_X24Y86.F3      net (fanout=2)        0.348   led0_OBUF
    SLICE_X24Y86.CLK     Tckf        (-Th)    -0.560   led0_OBUF
                                                       led0_mux000065
                                                       led0
    -------------------------------------------------  ---------------------------
    Total                                      1.382ns (1.034ns logic, 0.348ns route)
                                                       (74.8% logic, 25.2% route)

--------------------------------------------------------------------------------

Paths for end point led0 (SLICE_X24Y86.F4), 10 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.269ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_7 (FF)
  Destination:          led0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.274ns (Levels of Logic = 2)
  Clock Path Skew:      0.005ns (0.014 - 0.009)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: counter_7 to led0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y83.XQ      Tcko                  0.474   counter<7>
                                                       counter_7
    SLICE_X24Y86.G4      net (fanout=5)        0.615   counter<7>
    SLICE_X24Y86.Y       Tilo                  0.607   led0_OBUF
                                                       led0_mux000035
    SLICE_X24Y86.F4      net (fanout=1)        0.018   led0_mux000035/O
    SLICE_X24Y86.CLK     Tckf        (-Th)    -0.560   led0_OBUF
                                                       led0_mux000065
                                                       led0
    -------------------------------------------------  ---------------------------
    Total                                      2.274ns (1.641ns logic, 0.633ns route)
                                                       (72.2% logic, 27.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      2.349ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_6 (FF)
  Destination:          led0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.351ns (Levels of Logic = 2)
  Clock Path Skew:      0.002ns (0.014 - 0.012)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: counter_6 to led0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y85.XQ      Tcko                  0.474   counter<6>
                                                       counter_6
    SLICE_X24Y86.G3      net (fanout=5)        0.692   counter<6>
    SLICE_X24Y86.Y       Tilo                  0.607   led0_OBUF
                                                       led0_mux000035
    SLICE_X24Y86.F4      net (fanout=1)        0.018   led0_mux000035/O
    SLICE_X24Y86.CLK     Tckf        (-Th)    -0.560   led0_OBUF
                                                       led0_mux000065
                                                       led0
    -------------------------------------------------  ---------------------------
    Total                                      2.351ns (1.641ns logic, 0.710ns route)
                                                       (69.8% logic, 30.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      3.088ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_16 (FF)
  Destination:          led0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      3.086ns (Levels of Logic = 3)
  Clock Path Skew:      -0.002ns (0.014 - 0.016)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: counter_16 to led0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y89.XQ      Tcko                  0.474   counter<16>
                                                       counter_16
    SLICE_X22Y87.F3      net (fanout=5)        0.469   counter<16>
    SLICE_X22Y87.X       Tilo                  0.607   led0_mux000025
                                                       led0_mux000025
    SLICE_X24Y86.G1      net (fanout=1)        0.351   led0_mux000025
    SLICE_X24Y86.Y       Tilo                  0.607   led0_OBUF
                                                       led0_mux000035
    SLICE_X24Y86.F4      net (fanout=1)        0.018   led0_mux000035/O
    SLICE_X24Y86.CLK     Tckf        (-Th)    -0.560   led0_OBUF
                                                       led0_mux000065
                                                       led0
    -------------------------------------------------  ---------------------------
    Total                                      3.086ns (2.248ns logic, 0.838ns route)
                                                       (72.8% logic, 27.2% route)

--------------------------------------------------------------------------------

Paths for end point counter_4 (SLICE_X24Y81.G4), 5 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.332ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_4 (FF)
  Destination:          counter_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.332ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: counter_4 to counter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y81.YQ      Tcko                  0.522   counter<5>
                                                       counter_4
    SLICE_X25Y81.F4      net (fanout=2)        0.333   counter<4>
    SLICE_X25Y81.X       Topx                  0.848   counter_addsub0000<4>
                                                       counter<4>_rt
                                                       Madd_counter_addsub0000_xor<4>
    SLICE_X24Y81.G4      net (fanout=1)        0.069   counter_addsub0000<4>
    SLICE_X24Y81.CLK     Tckg        (-Th)    -0.560   counter<5>
                                                       counter_mux0000<21>1
                                                       counter_4
    -------------------------------------------------  ---------------------------
    Total                                      2.332ns (1.930ns logic, 0.402ns route)
                                                       (82.8% logic, 17.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      2.576ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_3 (FF)
  Destination:          counter_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.579ns (Levels of Logic = 3)
  Clock Path Skew:      0.003ns (0.005 - 0.002)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: counter_3 to counter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y78.XQ      Tcko                  0.474   counter<3>
                                                       counter_3
    SLICE_X25Y80.G4      net (fanout=2)        0.305   counter<3>
    SLICE_X25Y80.COUT    Topcyg                0.801   counter_addsub0000<2>
                                                       counter<3>_rt
                                                       Madd_counter_addsub0000_cy<3>
    SLICE_X25Y81.CIN     net (fanout=1)        0.000   Madd_counter_addsub0000_cy<3>
    SLICE_X25Y81.X       Tcinx                 0.370   counter_addsub0000<4>
                                                       Madd_counter_addsub0000_xor<4>
    SLICE_X24Y81.G4      net (fanout=1)        0.069   counter_addsub0000<4>
    SLICE_X24Y81.CLK     Tckg        (-Th)    -0.560   counter<5>
                                                       counter_mux0000<21>1
                                                       counter_4
    -------------------------------------------------  ---------------------------
    Total                                      2.579ns (2.205ns logic, 0.374ns route)
                                                       (85.5% logic, 14.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      2.710ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_2 (FF)
  Destination:          counter_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.706ns (Levels of Logic = 3)
  Clock Path Skew:      -0.004ns (0.005 - 0.009)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: counter_2 to counter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y82.XQ      Tcko                  0.474   counter<2>
                                                       counter_2
    SLICE_X25Y80.F3      net (fanout=2)        0.303   counter<2>
    SLICE_X25Y80.COUT    Topcyf                0.930   counter_addsub0000<2>
                                                       counter<2>_rt
                                                       Madd_counter_addsub0000_cy<2>
                                                       Madd_counter_addsub0000_cy<3>
    SLICE_X25Y81.CIN     net (fanout=1)        0.000   Madd_counter_addsub0000_cy<3>
    SLICE_X25Y81.X       Tcinx                 0.370   counter_addsub0000<4>
                                                       Madd_counter_addsub0000_xor<4>
    SLICE_X24Y81.G4      net (fanout=1)        0.069   counter_addsub0000<4>
    SLICE_X24Y81.CLK     Tckg        (-Th)    -0.560   counter<5>
                                                       counter_mux0000<21>1
                                                       counter_4
    -------------------------------------------------  ---------------------------
    Total                                      2.706ns (2.334ns logic, 0.372ns route)
                                                       (86.3% logic, 13.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: counter<0>/CLK
  Logical resource: counter_0/CK
  Location pin: SLICE_X22Y82.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: counter<0>/CLK
  Logical resource: counter_0/CK
  Location pin: SLICE_X22Y82.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.652ns (605.327MHz) (Tcp)
  Physical resource: counter<0>/CLK
  Logical resource: counter_0/CK
  Location pin: SLICE_X22Y82.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.366|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1688 paths, 0 nets, and 195 connections

Design statistics:
   Minimum period:   7.366ns{1}   (Maximum frequency: 135.759MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Jan 28 16:04:22 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 354 MB



