#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Feb 10 17:58:10 2023
# Process ID: 25786
# Current directory: /sim2/akashl/ember-fpga
# Command line: vivado ember-genesys2.xpr
# Log file: /sim2/akashl/ember-fpga/vivado.log
# Journal file: /sim2/akashl/ember-fpga/vivado.jou
#-----------------------------------------------------------
start_gui
open_project ember-genesys2.xpr
update_compile_order -fileset sources_1
open_bd_design {/sim2/akashl/ember-fpga/ember-genesys2.srcs/sources_1/bd/ember_fpga/ember_fpga.bd}
startgroup
set_property -dict [list CONFIG.CLKOUT2_USED {true} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {100} CONFIG.CLKOUT2_REQUESTED_DUTY_CYCLE {75} CONFIG.MMCM_CLKFBOUT_MULT_F {5.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {10.000} CONFIG.MMCM_CLKOUT1_DIVIDE {10} CONFIG.MMCM_CLKOUT1_DUTY_CYCLE {0.750} CONFIG.NUM_OUT_CLKS {2} CONFIG.CLKOUT1_JITTER {112.316} CONFIG.CLKOUT1_PHASE_ERROR {89.971} CONFIG.CLKOUT2_JITTER {112.316} CONFIG.CLKOUT2_PHASE_ERROR {89.971}] [get_bd_cells clk_wiz]
endgroup
connect_bd_net [get_bd_ports sa_en] [get_bd_pins clk_wiz/clk_out2]
connect_bd_net [get_bd_ports set_rst] [get_bd_pins xlconstant_0/dout]
regenerate_bd_layout
update_module_reference ember_fpga_rram_top_wrapper_0_0
regenerate_bd_layout
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:ila:6.2 ila_0
endgroup
set_property -dict [list CONFIG.C_PROBE0_TYPE {1} CONFIG.C_PROBE0_WIDTH {48} CONFIG.C_DATA_DEPTH {131072} CONFIG.C_NUM_OF_PROBES {3} CONFIG.C_ENABLE_ILA_AXI_MON {false} CONFIG.C_MONITOR_TYPE {Native}] [get_bd_cells ila_0]
connect_bd_net [get_bd_pins ila_0/clk] [get_bd_pins clk_wiz/clk_out1]
connect_bd_net [get_bd_ports sa_do] [get_bd_pins ila_0/probe0]
connect_bd_net [get_bd_ports sa_rdy] [get_bd_pins ila_0/probe1]
connect_bd_net [get_bd_ports rram_busy_in] [get_bd_pins ila_0/probe2]
regenerate_bd_layout
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_2
endgroup
set_property -dict [list CONFIG.CONST_WIDTH {4} CONFIG.CONST_VAL {7}] [get_bd_cells xlconstant_2]
connect_bd_net [get_bd_ports read_dac_config] [get_bd_pins xlconstant_2/dout]
create_bd_port -dir I -from 5 -to 0 sw
set_property location {-24 94} [get_bd_ports reset]
set_property location {-35 50} [get_bd_ports mclk_pause_in]
connect_bd_net [get_bd_ports read_ref] [get_bd_ports sw]
update_module_reference ember_fpga_rram_top_wrapper_0_0
connect_bd_net [get_bd_ports rram_addr] [get_bd_pins rram_top_wrapper_0/miso]
undo
connect_bd_net [get_bd_ports rram_addr] [get_bd_pins rram_top_wrapper_0/rram_addr]
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
save_bd_design
regenerate_bd_layout
regenerate_bd_layout
reset_run ember_fpga_clk_wiz_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 48
wait_on_run synth_1
regenerate_bd_layout
regenerate_bd_layout
set_msg_config -suppress -id {Synth 8-7023} -string {{WARNING: [Synth 8-7023] instance 'inst' of module 'rram_top' has 28 connections declared, but only 10 given [/sim2/akashl/ember-fpga/ember-genesys2.srcs/sources_1/imports/new/rram_top_wrapper.v:61]} } 
set_msg_config -suppress -id {Synth 8-7071} -string {{WARNING: [Synth 8-7071] port 'clk_nobuf' of module 'ila_v6_2_11_ila' is unconnected for instance 'inst' [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_ila_0_0/synth/ember_fpga_ila_0_0.v:3213]} } 
set_msg_config -suppress -id {Synth 8-7071} -string {{WARNING: [Synth 8-7071] port 'clkdiv_out' of module 'ila_v6_2_11_ila' is unconnected for instance 'inst' [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_ila_0_0/synth/ember_fpga_ila_0_0.v:3213]} } 
set_msg_config -suppress -id {Synth 8-7071} -string {{WARNING: [Synth 8-7071] port 'trig_in' of module 'ila_v6_2_11_ila' is unconnected for instance 'inst' [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_ila_0_0/synth/ember_fpga_ila_0_0.v:3213]} } 
set_msg_config -suppress -id {Synth 8-7071} -string {{WARNING: [Synth 8-7071] port 'trig_in_ack' of module 'ila_v6_2_11_ila' is unconnected for instance 'inst' [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_ila_0_0/synth/ember_fpga_ila_0_0.v:3213]} } 
set_msg_config -suppress -id {Synth 8-7071} -string {{WARNING: [Synth 8-7071] port 'trig_out' of module 'ila_v6_2_11_ila' is unconnected for instance 'inst' [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_ila_0_0/synth/ember_fpga_ila_0_0.v:3213]} } 
set_msg_config -suppress -id {Synth 8-7071} -string {{WARNING: [Synth 8-7071] port 'trig_out_ack' of module 'ila_v6_2_11_ila' is unconnected for instance 'inst' [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_ila_0_0/synth/ember_fpga_ila_0_0.v:3213]} } 
set_msg_config -suppress -id {Synth 8-7023} -string {{WARNING: [Synth 8-7023] instance 'inst' of module 'ila_v6_2_11_ila' has 1033 connections declared, but only 1027 given [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_ila_0_0/synth/ember_fpga_ila_0_0.v:3213]} } 
open_run synth_1 -name synth_1
report_methodology -name ultrafast_methodology_1
check_timing -verbose -name timing_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
close_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 48
wait_on_run impl_1
open_run synth_1 -name synth_1
check_timing -verbose -name timing_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
open_bd_design {/sim2/akashl/ember-fpga/ember-genesys2.srcs/sources_1/bd/ember_fpga/ember_fpga.bd}
disconnect_bd_net /clkmux_0_sclk_out [get_bd_ports sa_clk]
connect_bd_net [get_bd_ports sa_clk] [get_bd_pins clk_wiz/clk_out1]
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 48
wait_on_run impl_1
close_design
open_run synth_1 -name synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
open_bd_design {/sim2/akashl/ember-fpga/ember-genesys2.srcs/sources_1/bd/ember_fpga/ember_fpga.bd}
disconnect_bd_net /clk_wiz_clk_out1 [get_bd_ports sa_clk]
save_bd_design
regenerate_bd_layout
regenerate_bd_layout
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 48
wait_on_run impl_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_3
endgroup
startgroup
set_property -dict [list CONFIG.CONST_WIDTH {1}] [get_bd_cells xlconstant_0]
endgroup
set_property LEFT 1 [get_bd_ports /aclk]
set_property LEFT 0 [get_bd_ports /aclk]
set_property LEFT 0 [get_bd_ports /bsl_dac_en]
set_property -dict [list CONFIG.CONST_WIDTH {5} CONFIG.CONST_VAL {0}] [get_bd_cells xlconstant_3]
disconnect_bd_net /xlconstant_0_dout [get_bd_ports clamp_ref]
set_property -dict [list CONFIG.CONST_VAL {1}] [get_bd_cells xlconstant_3]
connect_bd_net [get_bd_ports clamp_ref] [get_bd_pins xlconstant_3/dout]
set_property LEFT 0 [get_bd_ports /set_rst]
set_property LEFT 0 [get_bd_ports /wl_dac_en]
set_property LEFT 0 [get_bd_ports /bleed_en]
set_property LEFT 0 [get_bd_ports /bl_en]
startgroup
set_property -dict [list CONFIG.CONST_WIDTH {1} CONFIG.CONST_VAL {1}] [get_bd_cells xlconstant_1]
endgroup
disconnect_bd_net /xlconstant_0_dout1 [get_bd_ports di]
set_property LEFT 0 [get_bd_ports /read_dac_en]
set_property LEFT 0 [get_bd_ports /sl_en]
set_property LEFT 0 [get_bd_ports /wl_en]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_4
endgroup
connect_bd_net [get_bd_ports di] [get_bd_pins xlconstant_4/dout]
startgroup
set_property -dict [list CONFIG.CONST_WIDTH {48} CONFIG.CONST_VAL {281474976710655}] [get_bd_cells xlconstant_4]
endgroup
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 48
wait_on_run impl_1
set_property LEFT 5 [get_bd_ports /clamp_ref]
reset_run impl_1
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 48
startgroup
set_property -dict [list CONFIG.CONST_WIDTH {6}] [get_bd_cells xlconstant_3]
endgroup
set_property LEFT 5 [get_bd_ports /clamp_ref]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 48
wait_on_run impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2
create_ip_run [get_files -of_objects [get_fileset sources_1] /sim2/akashl/ember-fpga/ember-genesys2.srcs/sources_1/bd/ember_fpga/ember_fpga.bd]
refresh_design
check_timing -verbose -name timing_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
report_methodology -name ultrafast_methodology_1
create_waiver -of_objects [get_methodology_violations -name ultrafast_methodology_1 {CKLD-1#1}] -user akashl -description {Debug core has low visibility}
report_drc -name drc_1 -ruledecks {default}
create_ip_run [get_files -of_objects [get_fileset sources_1] /sim2/akashl/ember-fpga/ember-genesys2.srcs/sources_1/bd/ember_fpga/ember_fpga.bd]
refresh_design
report_methodology -name ultrafast_methodology_1
create_waiver -of_objects [get_methodology_violations -name ultrafast_methodology_1 {CKLD-1#1}] -user akashl -description {Debug core has low visibility}
save_constraints
create_ip_run [get_files -of_objects [get_fileset sources_1] /sim2/akashl/ember-fpga/ember-genesys2.srcs/sources_1/bd/ember_fpga/ember_fpga.bd]
refresh_design
create_ip_run [get_files -of_objects [get_fileset sources_1] /sim2/akashl/ember-fpga/ember-genesys2.srcs/sources_1/bd/ember_fpga/ember_fpga.bd]
refresh_design
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
close_design
reset_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 48
wait_on_run impl_1
open_run synth_1 -name synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
report_methodology -name ultrafast_methodology_1
report_drc -name drc_1 -ruledecks {default}
open_bd_design {/sim2/akashl/ember-fpga/ember-genesys2.srcs/sources_1/bd/ember_fpga/ember_fpga.bd}
open_run impl_1
open_bd_design {/sim2/akashl/ember-fpga/ember-genesys2.srcs/sources_1/bd/ember_fpga/ember_fpga.bd}
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 48
wait_on_run impl_1
close_design
close_design
open_run impl_1
report_methodology -name ultrafast_methodology_1
create_waiver -of_objects [get_methodology_violations -name ultrafast_methodology_1 {PDRC-190#7}] -user akashl -description {Debug hub placement issue}
create_waiver -of_objects [get_methodology_violations -name ultrafast_methodology_1 {PDRC-190#3}] -user akashl -description {Debug hub placement issue}
create_waiver -of_objects [get_methodology_violations -name ultrafast_methodology_1 {PDRC-190#6}] -user akashl -description {Debug hub placement issue}
create_waiver -of_objects [get_methodology_violations -name ultrafast_methodology_1 {PDRC-190#4}] -user akashl -description {Debug hub placement issue}
create_waiver -of_objects [get_methodology_violations -name ultrafast_methodology_1 {PDRC-190#5}] -user akashl -description {Debug hub placement issue}
create_waiver -of_objects [get_methodology_violations -name ultrafast_methodology_1 {PDRC-190#1}] -user akashl -description {Debug hub placement issue}
create_waiver -of_objects [get_methodology_violations -name ultrafast_methodology_1 {PDRC-190#2}] -user akashl -description {Debug hub placement issue}
create_waiver -of_objects [get_methodology_violations -name ultrafast_methodology_1 {PDRC-190#8}] -user akashl -description {Debug hub placement issue}
create_waiver -of_objects [get_methodology_violations -name ultrafast_methodology_1 {PDRC-190#9}] -user akashl -description {Debug hub placement issue}
create_waiver -of_objects [get_methodology_violations -name ultrafast_methodology_1 {PDRC-190#10}] -user akashl -description {Debug hub placement issue}
report_drc -name drc_1 -ruledecks {default}
save_constraints
open_run synth_1 -name synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
report_methodology -name ultrafast_methodology_1
report_drc -name drc_1 -ruledecks {default}
current_design impl_1
report_methodology -name ultrafast_methodology_2
report_drc -name drc_2 -ruledecks {default}
open_bd_design {/sim2/akashl/ember-fpga/ember-genesys2.srcs/sources_1/bd/ember_fpga/ember_fpga.bd}
close_bd_design [get_bd_designs ember_fpga]
close_design
close_design
open_bd_design {/sim2/akashl/ember-fpga/ember-genesys2.srcs/sources_1/bd/ember_fpga/ember_fpga.bd}
regenerate_bd_layout
regenerate_bd_layout
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 48
wait_on_run impl_1
open_run impl_1
report_drc -name drc_1 -ruledecks {default}
report_methodology -name ultrafast_methodology_1
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 48
wait_on_run impl_1
close_design
open_run impl_1
report_methodology -name ultrafast_methodology_1
report_drc -name drc_1 -ruledecks {default}
open_bd_design {/sim2/akashl/ember-fpga/ember-genesys2.srcs/sources_1/bd/ember_fpga/ember_fpga.bd}
startgroup
set_property -dict [list CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {33.33333} CONFIG.CLKOUT2_REQUESTED_DUTY_CYCLE {66.7} CONFIG.MMCM_CLKOUT1_DIVIDE {30} CONFIG.MMCM_CLKOUT1_DUTY_CYCLE {0.667} CONFIG.CLKOUT2_JITTER {140.399}] [get_bd_cells clk_wiz]
endgroup
regenerate_bd_layout
save_bd_design
reset_run synth_1
reset_run ember_fpga_clk_wiz_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 48
wait_on_run impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
create_ip_run [get_files -of_objects [get_fileset sources_1] /sim2/akashl/ember-fpga/ember-genesys2.srcs/sources_1/bd/ember_fpga/ember_fpga.bd]
refresh_design
report_methodology -name ultrafast_methodology_1
report_drc -name drc_1 -ruledecks {default}
open_bd_design {/sim2/akashl/ember-fpga/ember-genesys2.srcs/sources_1/bd/ember_fpga/ember_fpga.bd}
connect_bd_net [get_bd_ports sa_clk] [get_bd_pins clk_wiz/clk_out1]
regenerate_bd_layout
regenerate_bd_layout
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 48
wait_on_run impl_1
startgroup
set_property -dict [list CONFIG.C_EN_STRG_QUAL {1} CONFIG.C_PROBE2_MU_CNT {2} CONFIG.C_PROBE1_MU_CNT {2} CONFIG.C_PROBE0_MU_CNT {2} CONFIG.ALL_PROBE_SAME_MU_CNT {2}] [get_bd_cells ila_0]
endgroup
save_bd_design
reset_run synth_1
reset_run ember_fpga_ila_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 48
wait_on_run impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
close_design
open_run impl_1
open_bd_design {/sim2/akashl/ember-fpga/ember-genesys2.srcs/sources_1/bd/ember_fpga/ember_fpga.bd}
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
open_bd_design {/sim2/akashl/ember-fpga/ember-genesys2.srcs/sources_1/bd/ember_fpga/ember_fpga.bd}
startgroup
set_property -dict [list CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {25} CONFIG.CLKOUT2_REQUESTED_DUTY_CYCLE {75} CONFIG.MMCM_CLKFBOUT_MULT_F {5.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {10.000} CONFIG.MMCM_CLKOUT1_DIVIDE {40} CONFIG.MMCM_CLKOUT1_DUTY_CYCLE {0.750} CONFIG.CLKOUT1_JITTER {112.316} CONFIG.CLKOUT1_PHASE_ERROR {89.971} CONFIG.CLKOUT2_JITTER {148.629} CONFIG.CLKOUT2_PHASE_ERROR {89.971}] [get_bd_cells clk_wiz]
endgroup
save_bd_design
reset_run synth_1
reset_run ember_fpga_clk_wiz_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 48
wait_on_run impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
close_design
open_run synth_1 -name synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
close_design
open_run impl_1
open_bd_design {/sim2/akashl/ember-fpga/ember-genesys2.srcs/sources_1/bd/ember_fpga/ember_fpga.bd}
startgroup
set_property -dict [list CONFIG.CONST_VAL {1}] [get_bd_cells xlconstant_2]
endgroup
startgroup
endgroup
startgroup
endgroup
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 48
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 48
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 48
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 48
wait_on_run impl_1
delete_bd_objs [get_bd_nets clk_wiz_clk_out2]
startgroup
set_property -dict [list CONFIG.CLKOUT2_USED {false} CONFIG.MMCM_CLKOUT1_DIVIDE {1} CONFIG.NUM_OUT_CLKS {1}] [get_bd_cells clk_wiz]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 util_vector_logic_1
endgroup
set_property -dict [list CONFIG.C_SIZE {1} CONFIG.C_OPERATION {not} CONFIG.LOGO_FILE {data/sym_notgate.png}] [get_bd_cells util_vector_logic_1]
connect_bd_net [get_bd_ports sa_en] [get_bd_pins util_vector_logic_1/Res]
connect_bd_net [get_bd_ports sa_rdy] [get_bd_pins util_vector_logic_1/Op1]
regenerate_bd_layout
regenerate_bd_layout
save_bd_design
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
reset_run ember_fpga_clk_wiz_0_synth_1
launch_runs ember_fpga_clk_wiz_0_synth_1
wait_on_run ember_fpga_clk_wiz_0_synth_1
close_design
reset_run ember_fpga_clk_wiz_0_synth_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 48
wait_on_run impl_1
open_run impl_1
