
build/debug/BLDC_FOC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002168  080001d8  080001d8  000011d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  08002340  08002340  00003340  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002380  08002380  0000400c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08002380  08002380  00003380  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002388  08002388  0000400c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002388  08002388  00003388  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800238c  0800238c  0000338c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08002390  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001ac  2000000c  0800239c  0000400c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200001b8  0800239c  000041b8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000400c  2**0
                  CONTENTS, READONLY
 12 .comment      00000026  00000000  00000000  0000403c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00010c7c  00000000  00000000  00004062  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000023e8  00000000  00000000  00014cde  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_loclists 00007f9d  00000000  00000000  000170c6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000c38  00000000  00000000  0001f068  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000944  00000000  00000000  0001fca0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000c442  00000000  00000000  000205e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00004a56  00000000  00000000  0002ca26  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00001b3c  00000000  00000000  0003147c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 000000fb  00000000  00000000  00032fb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <deregister_tm_clones>:
 80001d8:	4803      	ldr	r0, [pc, #12]	@ (80001e8 <deregister_tm_clones+0x10>)
 80001da:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <deregister_tm_clones+0x14>)
 80001dc:	4283      	cmp	r3, r0
 80001de:	d002      	beq.n	80001e6 <deregister_tm_clones+0xe>
 80001e0:	4b03      	ldr	r3, [pc, #12]	@ (80001f0 <deregister_tm_clones+0x18>)
 80001e2:	b103      	cbz	r3, 80001e6 <deregister_tm_clones+0xe>
 80001e4:	4718      	bx	r3
 80001e6:	4770      	bx	lr
 80001e8:	2000000c 	.word	0x2000000c
 80001ec:	2000000c 	.word	0x2000000c
 80001f0:	00000000 	.word	0x00000000

080001f4 <register_tm_clones>:
 80001f4:	4805      	ldr	r0, [pc, #20]	@ (800020c <register_tm_clones+0x18>)
 80001f6:	4b06      	ldr	r3, [pc, #24]	@ (8000210 <register_tm_clones+0x1c>)
 80001f8:	1a1b      	subs	r3, r3, r0
 80001fa:	0fd9      	lsrs	r1, r3, #31
 80001fc:	eb01 01a3 	add.w	r1, r1, r3, asr #2
 8000200:	1049      	asrs	r1, r1, #1
 8000202:	d002      	beq.n	800020a <register_tm_clones+0x16>
 8000204:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <register_tm_clones+0x20>)
 8000206:	b103      	cbz	r3, 800020a <register_tm_clones+0x16>
 8000208:	4718      	bx	r3
 800020a:	4770      	bx	lr
 800020c:	2000000c 	.word	0x2000000c
 8000210:	2000000c 	.word	0x2000000c
 8000214:	00000000 	.word	0x00000000

08000218 <__do_global_dtors_aux>:
 8000218:	b510      	push	{r4, lr}
 800021a:	4c06      	ldr	r4, [pc, #24]	@ (8000234 <__do_global_dtors_aux+0x1c>)
 800021c:	7823      	ldrb	r3, [r4, #0]
 800021e:	b943      	cbnz	r3, 8000232 <__do_global_dtors_aux+0x1a>
 8000220:	f7ff ffda 	bl	80001d8 <deregister_tm_clones>
 8000224:	4b04      	ldr	r3, [pc, #16]	@ (8000238 <__do_global_dtors_aux+0x20>)
 8000226:	b113      	cbz	r3, 800022e <__do_global_dtors_aux+0x16>
 8000228:	4804      	ldr	r0, [pc, #16]	@ (800023c <__do_global_dtors_aux+0x24>)
 800022a:	f3af 8000 	nop.w
 800022e:	2301      	movs	r3, #1
 8000230:	7023      	strb	r3, [r4, #0]
 8000232:	bd10      	pop	{r4, pc}
 8000234:	2000000c 	.word	0x2000000c
 8000238:	00000000 	.word	0x00000000
 800023c:	08002328 	.word	0x08002328

08000240 <frame_dummy>:
 8000240:	b508      	push	{r3, lr}
 8000242:	4b04      	ldr	r3, [pc, #16]	@ (8000254 <frame_dummy+0x14>)
 8000244:	b11b      	cbz	r3, 800024e <frame_dummy+0xe>
 8000246:	4904      	ldr	r1, [pc, #16]	@ (8000258 <frame_dummy+0x18>)
 8000248:	4804      	ldr	r0, [pc, #16]	@ (800025c <frame_dummy+0x1c>)
 800024a:	f3af 8000 	nop.w
 800024e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8000252:	e7cf      	b.n	80001f4 <register_tm_clones>
 8000254:	00000000 	.word	0x00000000
 8000258:	20000010 	.word	0x20000010
 800025c:	08002328 	.word	0x08002328

08000260 <__libc_init_array>:
 8000260:	b570      	push	{r4, r5, r6, lr}
 8000262:	4b0f      	ldr	r3, [pc, #60]	@ (80002a0 <__libc_init_array+0x40>)
 8000264:	4d0f      	ldr	r5, [pc, #60]	@ (80002a4 <__libc_init_array+0x44>)
 8000266:	42ab      	cmp	r3, r5
 8000268:	eba3 0605 	sub.w	r6, r3, r5
 800026c:	d007      	beq.n	800027e <__libc_init_array+0x1e>
 800026e:	10b6      	asrs	r6, r6, #2
 8000270:	2400      	movs	r4, #0
 8000272:	f855 3b04 	ldr.w	r3, [r5], #4
 8000276:	3401      	adds	r4, #1
 8000278:	4798      	blx	r3
 800027a:	42a6      	cmp	r6, r4
 800027c:	d8f9      	bhi.n	8000272 <__libc_init_array+0x12>
 800027e:	f002 f853 	bl	8002328 <_init>
 8000282:	4d09      	ldr	r5, [pc, #36]	@ (80002a8 <__libc_init_array+0x48>)
 8000284:	4b09      	ldr	r3, [pc, #36]	@ (80002ac <__libc_init_array+0x4c>)
 8000286:	1b5e      	subs	r6, r3, r5
 8000288:	42ab      	cmp	r3, r5
 800028a:	ea4f 06a6 	mov.w	r6, r6, asr #2
 800028e:	d006      	beq.n	800029e <__libc_init_array+0x3e>
 8000290:	2400      	movs	r4, #0
 8000292:	f855 3b04 	ldr.w	r3, [r5], #4
 8000296:	3401      	adds	r4, #1
 8000298:	4798      	blx	r3
 800029a:	42a6      	cmp	r6, r4
 800029c:	d8f9      	bhi.n	8000292 <__libc_init_array+0x32>
 800029e:	bd70      	pop	{r4, r5, r6, pc}
 80002a0:	08002388 	.word	0x08002388
 80002a4:	08002388 	.word	0x08002388
 80002a8:	08002388 	.word	0x08002388
 80002ac:	0800238c 	.word	0x0800238c

080002b0 <memset>:
 80002b0:	0783      	lsls	r3, r0, #30
 80002b2:	b530      	push	{r4, r5, lr}
 80002b4:	d047      	beq.n	8000346 <memset+0x96>
 80002b6:	1e54      	subs	r4, r2, #1
 80002b8:	2a00      	cmp	r2, #0
 80002ba:	d03e      	beq.n	800033a <memset+0x8a>
 80002bc:	b2ca      	uxtb	r2, r1
 80002be:	4603      	mov	r3, r0
 80002c0:	e001      	b.n	80002c6 <memset+0x16>
 80002c2:	3c01      	subs	r4, #1
 80002c4:	d339      	bcc.n	800033a <memset+0x8a>
 80002c6:	f803 2b01 	strb.w	r2, [r3], #1
 80002ca:	079d      	lsls	r5, r3, #30
 80002cc:	d1f9      	bne.n	80002c2 <memset+0x12>
 80002ce:	2c03      	cmp	r4, #3
 80002d0:	d92c      	bls.n	800032c <memset+0x7c>
 80002d2:	b2cd      	uxtb	r5, r1
 80002d4:	eb05 2505 	add.w	r5, r5, r5, lsl #8
 80002d8:	2c0f      	cmp	r4, #15
 80002da:	eb05 4505 	add.w	r5, r5, r5, lsl #16
 80002de:	d935      	bls.n	800034c <memset+0x9c>
 80002e0:	f1a4 0210 	sub.w	r2, r4, #16
 80002e4:	f022 0c0f 	bic.w	ip, r2, #15
 80002e8:	f103 0e10 	add.w	lr, r3, #16
 80002ec:	44e6      	add	lr, ip
 80002ee:	ea4f 1c12 	mov.w	ip, r2, lsr #4
 80002f2:	461a      	mov	r2, r3
 80002f4:	e9c2 5500 	strd	r5, r5, [r2]
 80002f8:	e9c2 5502 	strd	r5, r5, [r2, #8]
 80002fc:	3210      	adds	r2, #16
 80002fe:	4572      	cmp	r2, lr
 8000300:	d1f8      	bne.n	80002f4 <memset+0x44>
 8000302:	f10c 0201 	add.w	r2, ip, #1
 8000306:	f014 0f0c 	tst.w	r4, #12
 800030a:	eb03 1202 	add.w	r2, r3, r2, lsl #4
 800030e:	f004 0c0f 	and.w	ip, r4, #15
 8000312:	d013      	beq.n	800033c <memset+0x8c>
 8000314:	f1ac 0304 	sub.w	r3, ip, #4
 8000318:	f023 0303 	bic.w	r3, r3, #3
 800031c:	3304      	adds	r3, #4
 800031e:	4413      	add	r3, r2
 8000320:	f842 5b04 	str.w	r5, [r2], #4
 8000324:	4293      	cmp	r3, r2
 8000326:	d1fb      	bne.n	8000320 <memset+0x70>
 8000328:	f00c 0403 	and.w	r4, ip, #3
 800032c:	b12c      	cbz	r4, 800033a <memset+0x8a>
 800032e:	b2c9      	uxtb	r1, r1
 8000330:	441c      	add	r4, r3
 8000332:	f803 1b01 	strb.w	r1, [r3], #1
 8000336:	42a3      	cmp	r3, r4
 8000338:	d1fb      	bne.n	8000332 <memset+0x82>
 800033a:	bd30      	pop	{r4, r5, pc}
 800033c:	4664      	mov	r4, ip
 800033e:	4613      	mov	r3, r2
 8000340:	2c00      	cmp	r4, #0
 8000342:	d1f4      	bne.n	800032e <memset+0x7e>
 8000344:	e7f9      	b.n	800033a <memset+0x8a>
 8000346:	4603      	mov	r3, r0
 8000348:	4614      	mov	r4, r2
 800034a:	e7c0      	b.n	80002ce <memset+0x1e>
 800034c:	461a      	mov	r2, r3
 800034e:	46a4      	mov	ip, r4
 8000350:	e7e0      	b.n	8000314 <memset+0x64>
 8000352:	bf00      	nop

08000354 <__aeabi_uldivmod>:
 8000354:	b953      	cbnz	r3, 800036c <__aeabi_uldivmod+0x18>
 8000356:	b94a      	cbnz	r2, 800036c <__aeabi_uldivmod+0x18>
 8000358:	2900      	cmp	r1, #0
 800035a:	bf08      	it	eq
 800035c:	2800      	cmpeq	r0, #0
 800035e:	bf1c      	itt	ne
 8000360:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000364:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000368:	f000 b96a 	b.w	8000640 <__aeabi_idiv0>
 800036c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000370:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000374:	f000 f806 	bl	8000384 <__udivmoddi4>
 8000378:	f8dd e004 	ldr.w	lr, [sp, #4]
 800037c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000380:	b004      	add	sp, #16
 8000382:	4770      	bx	lr

08000384 <__udivmoddi4>:
 8000384:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000388:	9d08      	ldr	r5, [sp, #32]
 800038a:	460e      	mov	r6, r1
 800038c:	4604      	mov	r4, r0
 800038e:	460f      	mov	r7, r1
 8000390:	2b00      	cmp	r3, #0
 8000392:	d14a      	bne.n	800042a <__udivmoddi4+0xa6>
 8000394:	4694      	mov	ip, r2
 8000396:	458c      	cmp	ip, r1
 8000398:	fab2 f282 	clz	r2, r2
 800039c:	d960      	bls.n	8000460 <__udivmoddi4+0xdc>
 800039e:	b142      	cbz	r2, 80003b2 <__udivmoddi4+0x2e>
 80003a0:	f1c2 0320 	rsb	r3, r2, #32
 80003a4:	4097      	lsls	r7, r2
 80003a6:	fa20 f303 	lsr.w	r3, r0, r3
 80003aa:	fa0c fc02 	lsl.w	ip, ip, r2
 80003ae:	431f      	orrs	r7, r3
 80003b0:	4094      	lsls	r4, r2
 80003b2:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80003b6:	fa1f f68c 	uxth.w	r6, ip
 80003ba:	fbb7 f1fe 	udiv	r1, r7, lr
 80003be:	0c23      	lsrs	r3, r4, #16
 80003c0:	fb0e 7711 	mls	r7, lr, r1, r7
 80003c4:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80003c8:	fb01 f006 	mul.w	r0, r1, r6
 80003cc:	4298      	cmp	r0, r3
 80003ce:	d90a      	bls.n	80003e6 <__udivmoddi4+0x62>
 80003d0:	eb1c 0303 	adds.w	r3, ip, r3
 80003d4:	f101 37ff 	add.w	r7, r1, #4294967295	@ 0xffffffff
 80003d8:	f080 8115 	bcs.w	8000606 <__udivmoddi4+0x282>
 80003dc:	4298      	cmp	r0, r3
 80003de:	f240 8112 	bls.w	8000606 <__udivmoddi4+0x282>
 80003e2:	3902      	subs	r1, #2
 80003e4:	4463      	add	r3, ip
 80003e6:	1a1b      	subs	r3, r3, r0
 80003e8:	b2a4      	uxth	r4, r4
 80003ea:	fbb3 f0fe 	udiv	r0, r3, lr
 80003ee:	fb0e 3310 	mls	r3, lr, r0, r3
 80003f2:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80003f6:	fb00 f606 	mul.w	r6, r0, r6
 80003fa:	42a6      	cmp	r6, r4
 80003fc:	d90a      	bls.n	8000414 <__udivmoddi4+0x90>
 80003fe:	eb1c 0404 	adds.w	r4, ip, r4
 8000402:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8000406:	f080 8100 	bcs.w	800060a <__udivmoddi4+0x286>
 800040a:	42a6      	cmp	r6, r4
 800040c:	f240 80fd 	bls.w	800060a <__udivmoddi4+0x286>
 8000410:	4464      	add	r4, ip
 8000412:	3802      	subs	r0, #2
 8000414:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000418:	1ba4      	subs	r4, r4, r6
 800041a:	2100      	movs	r1, #0
 800041c:	b11d      	cbz	r5, 8000426 <__udivmoddi4+0xa2>
 800041e:	40d4      	lsrs	r4, r2
 8000420:	2300      	movs	r3, #0
 8000422:	e9c5 4300 	strd	r4, r3, [r5]
 8000426:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800042a:	428b      	cmp	r3, r1
 800042c:	d905      	bls.n	800043a <__udivmoddi4+0xb6>
 800042e:	b10d      	cbz	r5, 8000434 <__udivmoddi4+0xb0>
 8000430:	e9c5 0100 	strd	r0, r1, [r5]
 8000434:	2100      	movs	r1, #0
 8000436:	4608      	mov	r0, r1
 8000438:	e7f5      	b.n	8000426 <__udivmoddi4+0xa2>
 800043a:	fab3 f183 	clz	r1, r3
 800043e:	2900      	cmp	r1, #0
 8000440:	d146      	bne.n	80004d0 <__udivmoddi4+0x14c>
 8000442:	42b3      	cmp	r3, r6
 8000444:	d302      	bcc.n	800044c <__udivmoddi4+0xc8>
 8000446:	4282      	cmp	r2, r0
 8000448:	f200 80f5 	bhi.w	8000636 <__udivmoddi4+0x2b2>
 800044c:	1a84      	subs	r4, r0, r2
 800044e:	eb66 0203 	sbc.w	r2, r6, r3
 8000452:	2001      	movs	r0, #1
 8000454:	4617      	mov	r7, r2
 8000456:	2d00      	cmp	r5, #0
 8000458:	d0e5      	beq.n	8000426 <__udivmoddi4+0xa2>
 800045a:	e9c5 4700 	strd	r4, r7, [r5]
 800045e:	e7e2      	b.n	8000426 <__udivmoddi4+0xa2>
 8000460:	2a00      	cmp	r2, #0
 8000462:	f040 8093 	bne.w	800058c <__udivmoddi4+0x208>
 8000466:	eba1 030c 	sub.w	r3, r1, ip
 800046a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800046e:	fa1f fe8c 	uxth.w	lr, ip
 8000472:	2101      	movs	r1, #1
 8000474:	fbb3 f6f7 	udiv	r6, r3, r7
 8000478:	fb07 3016 	mls	r0, r7, r6, r3
 800047c:	0c23      	lsrs	r3, r4, #16
 800047e:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8000482:	fb0e f006 	mul.w	r0, lr, r6
 8000486:	4298      	cmp	r0, r3
 8000488:	d908      	bls.n	800049c <__udivmoddi4+0x118>
 800048a:	eb1c 0303 	adds.w	r3, ip, r3
 800048e:	f106 38ff 	add.w	r8, r6, #4294967295	@ 0xffffffff
 8000492:	d202      	bcs.n	800049a <__udivmoddi4+0x116>
 8000494:	4298      	cmp	r0, r3
 8000496:	f200 80d0 	bhi.w	800063a <__udivmoddi4+0x2b6>
 800049a:	4646      	mov	r6, r8
 800049c:	1a1b      	subs	r3, r3, r0
 800049e:	b2a4      	uxth	r4, r4
 80004a0:	fbb3 f0f7 	udiv	r0, r3, r7
 80004a4:	fb07 3310 	mls	r3, r7, r0, r3
 80004a8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80004ac:	fb0e fe00 	mul.w	lr, lr, r0
 80004b0:	45a6      	cmp	lr, r4
 80004b2:	d908      	bls.n	80004c6 <__udivmoddi4+0x142>
 80004b4:	eb1c 0404 	adds.w	r4, ip, r4
 80004b8:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 80004bc:	d202      	bcs.n	80004c4 <__udivmoddi4+0x140>
 80004be:	45a6      	cmp	lr, r4
 80004c0:	f200 80b6 	bhi.w	8000630 <__udivmoddi4+0x2ac>
 80004c4:	4618      	mov	r0, r3
 80004c6:	eba4 040e 	sub.w	r4, r4, lr
 80004ca:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80004ce:	e7a5      	b.n	800041c <__udivmoddi4+0x98>
 80004d0:	f1c1 0720 	rsb	r7, r1, #32
 80004d4:	408b      	lsls	r3, r1
 80004d6:	fa22 fc07 	lsr.w	ip, r2, r7
 80004da:	ea4c 0c03 	orr.w	ip, ip, r3
 80004de:	fa06 fe01 	lsl.w	lr, r6, r1
 80004e2:	fa20 f407 	lsr.w	r4, r0, r7
 80004e6:	fa26 f307 	lsr.w	r3, r6, r7
 80004ea:	ea44 040e 	orr.w	r4, r4, lr
 80004ee:	fa00 f801 	lsl.w	r8, r0, r1
 80004f2:	ea4f 401c 	mov.w	r0, ip, lsr #16
 80004f6:	ea4f 4914 	mov.w	r9, r4, lsr #16
 80004fa:	fbb3 fef0 	udiv	lr, r3, r0
 80004fe:	fa1f f68c 	uxth.w	r6, ip
 8000502:	fb00 331e 	mls	r3, r0, lr, r3
 8000506:	ea49 4303 	orr.w	r3, r9, r3, lsl #16
 800050a:	fb0e f906 	mul.w	r9, lr, r6
 800050e:	4599      	cmp	r9, r3
 8000510:	fa02 f201 	lsl.w	r2, r2, r1
 8000514:	d90b      	bls.n	800052e <__udivmoddi4+0x1aa>
 8000516:	eb1c 0303 	adds.w	r3, ip, r3
 800051a:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 800051e:	f080 8085 	bcs.w	800062c <__udivmoddi4+0x2a8>
 8000522:	4599      	cmp	r9, r3
 8000524:	f240 8082 	bls.w	800062c <__udivmoddi4+0x2a8>
 8000528:	f1ae 0e02 	sub.w	lr, lr, #2
 800052c:	4463      	add	r3, ip
 800052e:	eba3 0909 	sub.w	r9, r3, r9
 8000532:	b2a4      	uxth	r4, r4
 8000534:	fbb9 f3f0 	udiv	r3, r9, r0
 8000538:	fb00 9913 	mls	r9, r0, r3, r9
 800053c:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
 8000540:	fb03 f606 	mul.w	r6, r3, r6
 8000544:	42a6      	cmp	r6, r4
 8000546:	d908      	bls.n	800055a <__udivmoddi4+0x1d6>
 8000548:	eb1c 0404 	adds.w	r4, ip, r4
 800054c:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000550:	d268      	bcs.n	8000624 <__udivmoddi4+0x2a0>
 8000552:	42a6      	cmp	r6, r4
 8000554:	d966      	bls.n	8000624 <__udivmoddi4+0x2a0>
 8000556:	3b02      	subs	r3, #2
 8000558:	4464      	add	r4, ip
 800055a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 800055e:	1ba4      	subs	r4, r4, r6
 8000560:	fba0 e602 	umull	lr, r6, r0, r2
 8000564:	42b4      	cmp	r4, r6
 8000566:	4673      	mov	r3, lr
 8000568:	46b1      	mov	r9, r6
 800056a:	d352      	bcc.n	8000612 <__udivmoddi4+0x28e>
 800056c:	d04f      	beq.n	800060e <__udivmoddi4+0x28a>
 800056e:	b15d      	cbz	r5, 8000588 <__udivmoddi4+0x204>
 8000570:	ebb8 0203 	subs.w	r2, r8, r3
 8000574:	eb64 0409 	sbc.w	r4, r4, r9
 8000578:	fa04 f707 	lsl.w	r7, r4, r7
 800057c:	fa22 f301 	lsr.w	r3, r2, r1
 8000580:	431f      	orrs	r7, r3
 8000582:	40cc      	lsrs	r4, r1
 8000584:	e9c5 7400 	strd	r7, r4, [r5]
 8000588:	2100      	movs	r1, #0
 800058a:	e74c      	b.n	8000426 <__udivmoddi4+0xa2>
 800058c:	f1c2 0120 	rsb	r1, r2, #32
 8000590:	fa20 f301 	lsr.w	r3, r0, r1
 8000594:	fa0c fc02 	lsl.w	ip, ip, r2
 8000598:	fa26 f101 	lsr.w	r1, r6, r1
 800059c:	4096      	lsls	r6, r2
 800059e:	4333      	orrs	r3, r6
 80005a0:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80005a4:	fa1f fe8c 	uxth.w	lr, ip
 80005a8:	fbb1 f0f7 	udiv	r0, r1, r7
 80005ac:	fb07 1610 	mls	r6, r7, r0, r1
 80005b0:	0c19      	lsrs	r1, r3, #16
 80005b2:	ea41 4106 	orr.w	r1, r1, r6, lsl #16
 80005b6:	fb00 f60e 	mul.w	r6, r0, lr
 80005ba:	428e      	cmp	r6, r1
 80005bc:	fa04 f402 	lsl.w	r4, r4, r2
 80005c0:	d908      	bls.n	80005d4 <__udivmoddi4+0x250>
 80005c2:	eb1c 0101 	adds.w	r1, ip, r1
 80005c6:	f100 38ff 	add.w	r8, r0, #4294967295	@ 0xffffffff
 80005ca:	d22d      	bcs.n	8000628 <__udivmoddi4+0x2a4>
 80005cc:	428e      	cmp	r6, r1
 80005ce:	d92b      	bls.n	8000628 <__udivmoddi4+0x2a4>
 80005d0:	3802      	subs	r0, #2
 80005d2:	4461      	add	r1, ip
 80005d4:	1b89      	subs	r1, r1, r6
 80005d6:	b29b      	uxth	r3, r3
 80005d8:	fbb1 f6f7 	udiv	r6, r1, r7
 80005dc:	fb07 1116 	mls	r1, r7, r6, r1
 80005e0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80005e4:	fb06 f10e 	mul.w	r1, r6, lr
 80005e8:	4299      	cmp	r1, r3
 80005ea:	d908      	bls.n	80005fe <__udivmoddi4+0x27a>
 80005ec:	eb1c 0303 	adds.w	r3, ip, r3
 80005f0:	f106 38ff 	add.w	r8, r6, #4294967295	@ 0xffffffff
 80005f4:	d214      	bcs.n	8000620 <__udivmoddi4+0x29c>
 80005f6:	4299      	cmp	r1, r3
 80005f8:	d912      	bls.n	8000620 <__udivmoddi4+0x29c>
 80005fa:	3e02      	subs	r6, #2
 80005fc:	4463      	add	r3, ip
 80005fe:	1a5b      	subs	r3, r3, r1
 8000600:	ea46 4100 	orr.w	r1, r6, r0, lsl #16
 8000604:	e736      	b.n	8000474 <__udivmoddi4+0xf0>
 8000606:	4639      	mov	r1, r7
 8000608:	e6ed      	b.n	80003e6 <__udivmoddi4+0x62>
 800060a:	4618      	mov	r0, r3
 800060c:	e702      	b.n	8000414 <__udivmoddi4+0x90>
 800060e:	45f0      	cmp	r8, lr
 8000610:	d2ad      	bcs.n	800056e <__udivmoddi4+0x1ea>
 8000612:	ebbe 0302 	subs.w	r3, lr, r2
 8000616:	eb66 060c 	sbc.w	r6, r6, ip
 800061a:	3801      	subs	r0, #1
 800061c:	46b1      	mov	r9, r6
 800061e:	e7a6      	b.n	800056e <__udivmoddi4+0x1ea>
 8000620:	4646      	mov	r6, r8
 8000622:	e7ec      	b.n	80005fe <__udivmoddi4+0x27a>
 8000624:	4603      	mov	r3, r0
 8000626:	e798      	b.n	800055a <__udivmoddi4+0x1d6>
 8000628:	4640      	mov	r0, r8
 800062a:	e7d3      	b.n	80005d4 <__udivmoddi4+0x250>
 800062c:	46d6      	mov	lr, sl
 800062e:	e77e      	b.n	800052e <__udivmoddi4+0x1aa>
 8000630:	4464      	add	r4, ip
 8000632:	3802      	subs	r0, #2
 8000634:	e747      	b.n	80004c6 <__udivmoddi4+0x142>
 8000636:	4608      	mov	r0, r1
 8000638:	e70d      	b.n	8000456 <__udivmoddi4+0xd2>
 800063a:	3e02      	subs	r6, #2
 800063c:	4463      	add	r3, ip
 800063e:	e72d      	b.n	800049c <__udivmoddi4+0x118>

08000640 <__aeabi_idiv0>:
 8000640:	4770      	bx	lr
 8000642:	bf00      	nop

08000644 <MX_FDCAN1_Init>:

FDCAN_HandleTypeDef hfdcan1;

/* FDCAN1 init function */
void MX_FDCAN1_Init(void)
{
 8000644:	b508      	push	{r3, lr}
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8000646:	480f      	ldr	r0, [pc, #60]	@ (8000684 <MX_FDCAN1_Init+0x40>)
 8000648:	4b0f      	ldr	r3, [pc, #60]	@ (8000688 <MX_FDCAN1_Init+0x44>)
 800064a:	6003      	str	r3, [r0, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 800064c:	2300      	movs	r3, #0
 800064e:	6043      	str	r3, [r0, #4]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8000650:	6083      	str	r3, [r0, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8000652:	60c3      	str	r3, [r0, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 8000654:	7403      	strb	r3, [r0, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8000656:	7443      	strb	r3, [r0, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 8000658:	7483      	strb	r3, [r0, #18]
  hfdcan1.Init.NominalPrescaler = 16;
 800065a:	2210      	movs	r2, #16
 800065c:	6142      	str	r2, [r0, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 800065e:	2201      	movs	r2, #1
 8000660:	6182      	str	r2, [r0, #24]
  hfdcan1.Init.NominalTimeSeg1 = 1;
 8000662:	61c2      	str	r2, [r0, #28]
  hfdcan1.Init.NominalTimeSeg2 = 1;
 8000664:	6202      	str	r2, [r0, #32]
  hfdcan1.Init.DataPrescaler = 1;
 8000666:	6242      	str	r2, [r0, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 8000668:	6282      	str	r2, [r0, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 800066a:	62c2      	str	r2, [r0, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 800066c:	6302      	str	r2, [r0, #48]	@ 0x30
  hfdcan1.Init.StdFiltersNbr = 0;
 800066e:	6343      	str	r3, [r0, #52]	@ 0x34
  hfdcan1.Init.ExtFiltersNbr = 0;
 8000670:	6383      	str	r3, [r0, #56]	@ 0x38
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000672:	63c3      	str	r3, [r0, #60]	@ 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8000674:	f000 f99a 	bl	80009ac <HAL_FDCAN_Init>
 8000678:	b900      	cbnz	r0, 800067c <MX_FDCAN1_Init+0x38>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 800067a:	bd08      	pop	{r3, pc}
    Error_Handler();
 800067c:	f000 f866 	bl	800074c <Error_Handler>
}
 8000680:	e7fb      	b.n	800067a <MX_FDCAN1_Init+0x36>
 8000682:	bf00      	nop
 8000684:	20000028 	.word	0x20000028
 8000688:	40006400 	.word	0x40006400

0800068c <HAL_FDCAN_MspInit>:

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
{
 800068c:	b510      	push	{r4, lr}
 800068e:	b098      	sub	sp, #96	@ 0x60
 8000690:	4604      	mov	r4, r0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000692:	2100      	movs	r1, #0
 8000694:	9113      	str	r1, [sp, #76]	@ 0x4c
 8000696:	9114      	str	r1, [sp, #80]	@ 0x50
 8000698:	9115      	str	r1, [sp, #84]	@ 0x54
 800069a:	9116      	str	r1, [sp, #88]	@ 0x58
 800069c:	9117      	str	r1, [sp, #92]	@ 0x5c
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800069e:	2244      	movs	r2, #68	@ 0x44
 80006a0:	a802      	add	r0, sp, #8
 80006a2:	f7ff fe05 	bl	80002b0 <memset>
  if(fdcanHandle->Instance==FDCAN1)
 80006a6:	6822      	ldr	r2, [r4, #0]
 80006a8:	4b1a      	ldr	r3, [pc, #104]	@ (8000714 <HAL_FDCAN_MspInit+0x88>)
 80006aa:	429a      	cmp	r2, r3
 80006ac:	d001      	beq.n	80006b2 <HAL_FDCAN_MspInit+0x26>

  /* USER CODE BEGIN FDCAN1_MspInit 1 */

  /* USER CODE END FDCAN1_MspInit 1 */
  }
}
 80006ae:	b018      	add	sp, #96	@ 0x60
 80006b0:	bd10      	pop	{r4, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 80006b2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80006b6:	9302      	str	r3, [sp, #8]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 80006b8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80006bc:	930e      	str	r3, [sp, #56]	@ 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80006be:	a802      	add	r0, sp, #8
 80006c0:	f000 fffa 	bl	80016b8 <HAL_RCCEx_PeriphCLKConfig>
 80006c4:	bb10      	cbnz	r0, 800070c <HAL_FDCAN_MspInit+0x80>
    __HAL_RCC_FDCAN_CLK_ENABLE();
 80006c6:	4b14      	ldr	r3, [pc, #80]	@ (8000718 <HAL_FDCAN_MspInit+0x8c>)
 80006c8:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80006ca:	f042 7200 	orr.w	r2, r2, #33554432	@ 0x2000000
 80006ce:	659a      	str	r2, [r3, #88]	@ 0x58
 80006d0:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80006d2:	f002 7200 	and.w	r2, r2, #33554432	@ 0x2000000
 80006d6:	9200      	str	r2, [sp, #0]
 80006d8:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80006da:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80006dc:	f042 0201 	orr.w	r2, r2, #1
 80006e0:	64da      	str	r2, [r3, #76]	@ 0x4c
 80006e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006e4:	f003 0301 	and.w	r3, r3, #1
 80006e8:	9301      	str	r3, [sp, #4]
 80006ea:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80006ec:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80006f0:	9313      	str	r3, [sp, #76]	@ 0x4c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80006f2:	2302      	movs	r3, #2
 80006f4:	9314      	str	r3, [sp, #80]	@ 0x50
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006f6:	2300      	movs	r3, #0
 80006f8:	9315      	str	r3, [sp, #84]	@ 0x54
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006fa:	9316      	str	r3, [sp, #88]	@ 0x58
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 80006fc:	2309      	movs	r3, #9
 80006fe:	9317      	str	r3, [sp, #92]	@ 0x5c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000700:	a913      	add	r1, sp, #76	@ 0x4c
 8000702:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000706:	f000 fa3b 	bl	8000b80 <HAL_GPIO_Init>
}
 800070a:	e7d0      	b.n	80006ae <HAL_FDCAN_MspInit+0x22>
      Error_Handler();
 800070c:	f000 f81e 	bl	800074c <Error_Handler>
 8000710:	e7d9      	b.n	80006c6 <HAL_FDCAN_MspInit+0x3a>
 8000712:	bf00      	nop
 8000714:	40006400 	.word	0x40006400
 8000718:	40021000 	.word	0x40021000

0800071c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800071c:	b082      	sub	sp, #8

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800071e:	4b0a      	ldr	r3, [pc, #40]	@ (8000748 <MX_GPIO_Init+0x2c>)
 8000720:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000722:	f042 0220 	orr.w	r2, r2, #32
 8000726:	64da      	str	r2, [r3, #76]	@ 0x4c
 8000728:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800072a:	f002 0220 	and.w	r2, r2, #32
 800072e:	9200      	str	r2, [sp, #0]
 8000730:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000732:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000734:	f042 0201 	orr.w	r2, r2, #1
 8000738:	64da      	str	r2, [r3, #76]	@ 0x4c
 800073a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800073c:	f003 0301 	and.w	r3, r3, #1
 8000740:	9301      	str	r3, [sp, #4]
 8000742:	9b01      	ldr	r3, [sp, #4]

}
 8000744:	b002      	add	sp, #8
 8000746:	4770      	bx	lr
 8000748:	40021000 	.word	0x40021000

0800074c <Error_Handler>:
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800074c:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800074e:	e7fe      	b.n	800074e <Error_Handler+0x2>

08000750 <SystemClock_Config>:
{
 8000750:	b500      	push	{lr}
 8000752:	b095      	sub	sp, #84	@ 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000754:	2238      	movs	r2, #56	@ 0x38
 8000756:	2100      	movs	r1, #0
 8000758:	a806      	add	r0, sp, #24
 800075a:	f7ff fda9 	bl	80002b0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800075e:	2000      	movs	r0, #0
 8000760:	9001      	str	r0, [sp, #4]
 8000762:	9002      	str	r0, [sp, #8]
 8000764:	9003      	str	r0, [sp, #12]
 8000766:	9004      	str	r0, [sp, #16]
 8000768:	9005      	str	r0, [sp, #20]
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 800076a:	f000 fb0f 	bl	8000d8c <HAL_PWREx_ControlVoltageScaling>
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800076e:	2301      	movs	r3, #1
 8000770:	9306      	str	r3, [sp, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000772:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000776:	9307      	str	r3, [sp, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000778:	2302      	movs	r3, #2
 800077a:	930d      	str	r3, [sp, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800077c:	2203      	movs	r2, #3
 800077e:	920e      	str	r2, [sp, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 8000780:	930f      	str	r3, [sp, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8000782:	2255      	movs	r2, #85	@ 0x55
 8000784:	9210      	str	r2, [sp, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000786:	9311      	str	r3, [sp, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000788:	9312      	str	r3, [sp, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800078a:	9313      	str	r3, [sp, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800078c:	a806      	add	r0, sp, #24
 800078e:	f000 fbb7 	bl	8000f00 <HAL_RCC_OscConfig>
 8000792:	b980      	cbnz	r0, 80007b6 <SystemClock_Config+0x66>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000794:	230f      	movs	r3, #15
 8000796:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000798:	2303      	movs	r3, #3
 800079a:	9302      	str	r3, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800079c:	2300      	movs	r3, #0
 800079e:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80007a0:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80007a2:	9305      	str	r3, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80007a4:	2104      	movs	r1, #4
 80007a6:	eb0d 0001 	add.w	r0, sp, r1
 80007aa:	f000 fe5f 	bl	800146c <HAL_RCC_ClockConfig>
 80007ae:	b920      	cbnz	r0, 80007ba <SystemClock_Config+0x6a>
}
 80007b0:	b015      	add	sp, #84	@ 0x54
 80007b2:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 80007b6:	f7ff ffc9 	bl	800074c <Error_Handler>
    Error_Handler();
 80007ba:	f7ff ffc7 	bl	800074c <Error_Handler>

080007be <main>:
{
 80007be:	b508      	push	{r3, lr}
  HAL_Init();
 80007c0:	f000 f834 	bl	800082c <HAL_Init>
  SystemClock_Config();
 80007c4:	f7ff ffc4 	bl	8000750 <SystemClock_Config>
  MX_GPIO_Init();
 80007c8:	f7ff ffa8 	bl	800071c <MX_GPIO_Init>
  MX_FDCAN1_Init();
 80007cc:	f7ff ff3a 	bl	8000644 <MX_FDCAN1_Init>
  MX_USART1_UART_Init();
 80007d0:	f001 fca4 	bl	800211c <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 80007d4:	f001 fcd6 	bl	8002184 <MX_USART2_UART_Init>
  while (1)
 80007d8:	e7fe      	b.n	80007d8 <main+0x1a>
	...

080007dc <HAL_InitTick>:
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  HAL_StatusTypeDef  status = HAL_OK;

  if (uwTickFreq != 0U)
 80007dc:	4b10      	ldr	r3, [pc, #64]	@ (8000820 <HAL_InitTick+0x44>)
 80007de:	681b      	ldr	r3, [r3, #0]
 80007e0:	b90b      	cbnz	r3, 80007e6 <HAL_InitTick+0xa>
      status = HAL_ERROR;
    }
  }
  else
  {
    status = HAL_ERROR;
 80007e2:	2001      	movs	r0, #1
  }

  /* Return function status */
  return status;
}
 80007e4:	4770      	bx	lr
{
 80007e6:	b510      	push	{r4, lr}
 80007e8:	4604      	mov	r4, r0
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80007ea:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80007ee:	fbb0 f3f3 	udiv	r3, r0, r3
 80007f2:	4a0c      	ldr	r2, [pc, #48]	@ (8000824 <HAL_InitTick+0x48>)
 80007f4:	6810      	ldr	r0, [r2, #0]
 80007f6:	fbb0 f0f3 	udiv	r0, r0, r3
 80007fa:	f000 f88f 	bl	800091c <HAL_SYSTICK_Config>
 80007fe:	b968      	cbnz	r0, 800081c <HAL_InitTick+0x40>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000800:	2c0f      	cmp	r4, #15
 8000802:	d901      	bls.n	8000808 <HAL_InitTick+0x2c>
        status = HAL_ERROR;
 8000804:	2001      	movs	r0, #1
 8000806:	e00a      	b.n	800081e <HAL_InitTick+0x42>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000808:	2200      	movs	r2, #0
 800080a:	4621      	mov	r1, r4
 800080c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000810:	f000 f874 	bl	80008fc <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000814:	4b04      	ldr	r3, [pc, #16]	@ (8000828 <HAL_InitTick+0x4c>)
 8000816:	601c      	str	r4, [r3, #0]
  HAL_StatusTypeDef  status = HAL_OK;
 8000818:	2000      	movs	r0, #0
 800081a:	e000      	b.n	800081e <HAL_InitTick+0x42>
      status = HAL_ERROR;
 800081c:	2001      	movs	r0, #1
}
 800081e:	bd10      	pop	{r4, pc}
 8000820:	20000000 	.word	0x20000000
 8000824:	20000008 	.word	0x20000008
 8000828:	20000004 	.word	0x20000004

0800082c <HAL_Init>:
{
 800082c:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800082e:	2003      	movs	r0, #3
 8000830:	f000 f852 	bl	80008d8 <HAL_NVIC_SetPriorityGrouping>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000834:	200f      	movs	r0, #15
 8000836:	f7ff ffd1 	bl	80007dc <HAL_InitTick>
 800083a:	b110      	cbz	r0, 8000842 <HAL_Init+0x16>
    status = HAL_ERROR;
 800083c:	2401      	movs	r4, #1
}
 800083e:	4620      	mov	r0, r4
 8000840:	bd10      	pop	{r4, pc}
 8000842:	4604      	mov	r4, r0
    HAL_MspInit();
 8000844:	f000 fa86 	bl	8000d54 <HAL_MspInit>
 8000848:	e7f9      	b.n	800083e <HAL_Init+0x12>
	...

0800084c <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 800084c:	4a03      	ldr	r2, [pc, #12]	@ (800085c <HAL_IncTick+0x10>)
 800084e:	6813      	ldr	r3, [r2, #0]
 8000850:	4903      	ldr	r1, [pc, #12]	@ (8000860 <HAL_IncTick+0x14>)
 8000852:	6809      	ldr	r1, [r1, #0]
 8000854:	440b      	add	r3, r1
 8000856:	6013      	str	r3, [r2, #0]
}
 8000858:	4770      	bx	lr
 800085a:	bf00      	nop
 800085c:	2000008c 	.word	0x2000008c
 8000860:	20000000 	.word	0x20000000

08000864 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000864:	4b01      	ldr	r3, [pc, #4]	@ (800086c <HAL_GetTick+0x8>)
 8000866:	6818      	ldr	r0, [r3, #0]
}
 8000868:	4770      	bx	lr
 800086a:	bf00      	nop
 800086c:	2000008c 	.word	0x2000008c

08000870 <__NVIC_SetPriority>:
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
 8000870:	2800      	cmp	r0, #0
 8000872:	db08      	blt.n	8000886 <__NVIC_SetPriority+0x16>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000874:	0109      	lsls	r1, r1, #4
 8000876:	b2c9      	uxtb	r1, r1
 8000878:	f100 4060 	add.w	r0, r0, #3758096384	@ 0xe0000000
 800087c:	f500 4061 	add.w	r0, r0, #57600	@ 0xe100
 8000880:	f880 1300 	strb.w	r1, [r0, #768]	@ 0x300
 8000884:	4770      	bx	lr
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000886:	f000 000f 	and.w	r0, r0, #15
 800088a:	0109      	lsls	r1, r1, #4
 800088c:	b2c9      	uxtb	r1, r1
 800088e:	4b01      	ldr	r3, [pc, #4]	@ (8000894 <__NVIC_SetPriority+0x24>)
 8000890:	5419      	strb	r1, [r3, r0]
  }
}
 8000892:	4770      	bx	lr
 8000894:	e000ed14 	.word	0xe000ed14

08000898 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000898:	b500      	push	{lr}
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800089a:	f000 0007 	and.w	r0, r0, #7
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800089e:	f1c0 0c07 	rsb	ip, r0, #7
 80008a2:	f1bc 0f04 	cmp.w	ip, #4
 80008a6:	bf28      	it	cs
 80008a8:	f04f 0c04 	movcs.w	ip, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80008ac:	1d03      	adds	r3, r0, #4
 80008ae:	2b06      	cmp	r3, #6
 80008b0:	d90f      	bls.n	80008d2 <NVIC_EncodePriority+0x3a>
 80008b2:	1ec3      	subs	r3, r0, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80008b4:	f04f 3eff 	mov.w	lr, #4294967295	@ 0xffffffff
 80008b8:	fa0e f00c 	lsl.w	r0, lr, ip
 80008bc:	ea21 0100 	bic.w	r1, r1, r0
 80008c0:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80008c2:	fa0e fe03 	lsl.w	lr, lr, r3
 80008c6:	ea22 020e 	bic.w	r2, r2, lr
         );
}
 80008ca:	ea41 0002 	orr.w	r0, r1, r2
 80008ce:	f85d fb04 	ldr.w	pc, [sp], #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80008d2:	2300      	movs	r3, #0
 80008d4:	e7ee      	b.n	80008b4 <NVIC_EncodePriority+0x1c>
	...

080008d8 <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80008d8:	4a07      	ldr	r2, [pc, #28]	@ (80008f8 <HAL_NVIC_SetPriorityGrouping+0x20>)
 80008da:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80008dc:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80008e0:	041b      	lsls	r3, r3, #16
 80008e2:	0c1b      	lsrs	r3, r3, #16
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80008e4:	0200      	lsls	r0, r0, #8
 80008e6:	f400 60e0 	and.w	r0, r0, #1792	@ 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80008ea:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 80008ec:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80008f0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 80008f4:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 80008f6:	4770      	bx	lr
 80008f8:	e000ed00 	.word	0xe000ed00

080008fc <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80008fc:	b510      	push	{r4, lr}
 80008fe:	4604      	mov	r4, r0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000900:	4b05      	ldr	r3, [pc, #20]	@ (8000918 <HAL_NVIC_SetPriority+0x1c>)
 8000902:	68d8      	ldr	r0, [r3, #12]
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000904:	f3c0 2002 	ubfx	r0, r0, #8, #3
 8000908:	f7ff ffc6 	bl	8000898 <NVIC_EncodePriority>
 800090c:	4601      	mov	r1, r0
 800090e:	4620      	mov	r0, r4
 8000910:	f7ff ffae 	bl	8000870 <__NVIC_SetPriority>
}
 8000914:	bd10      	pop	{r4, pc}
 8000916:	bf00      	nop
 8000918:	e000ed00 	.word	0xe000ed00

0800091c <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800091c:	3801      	subs	r0, #1
 800091e:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000922:	d20b      	bcs.n	800093c <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000924:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8000928:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800092a:	4a05      	ldr	r2, [pc, #20]	@ (8000940 <HAL_SYSTICK_Config+0x24>)
 800092c:	21f0      	movs	r1, #240	@ 0xf0
 800092e:	f882 1023 	strb.w	r1, [r2, #35]	@ 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000932:	2000      	movs	r0, #0
 8000934:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000936:	2207      	movs	r2, #7
 8000938:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800093a:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 800093c:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 800093e:	4770      	bx	lr
 8000940:	e000ed00 	.word	0xe000ed00

08000944 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8000944:	b410      	push	{r4}
    SramCanInstanceBase += SRAMCAN_SIZE * 2U;
  }
#endif /* FDCAN3 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 8000946:	4b15      	ldr	r3, [pc, #84]	@ (800099c <FDCAN_CalcultateRamBlockAddresses+0x58>)
 8000948:	6403      	str	r3, [r0, #64]	@ 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 800094a:	6801      	ldr	r1, [r0, #0]
 800094c:	f8d1 2080 	ldr.w	r2, [r1, #128]	@ 0x80
 8000950:	f422 12f8 	bic.w	r2, r2, #2031616	@ 0x1f0000
 8000954:	6b44      	ldr	r4, [r0, #52]	@ 0x34
 8000956:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800095a:	f8c1 2080 	str.w	r2, [r1, #128]	@ 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 800095e:	4a10      	ldr	r2, [pc, #64]	@ (80009a0 <FDCAN_CalcultateRamBlockAddresses+0x5c>)
 8000960:	6442      	str	r2, [r0, #68]	@ 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 8000962:	6801      	ldr	r1, [r0, #0]
 8000964:	f8d1 2080 	ldr.w	r2, [r1, #128]	@ 0x80
 8000968:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800096c:	6b84      	ldr	r4, [r0, #56]	@ 0x38
 800096e:	ea42 6204 	orr.w	r2, r2, r4, lsl #24
 8000972:	f8c1 2080 	str.w	r2, [r1, #128]	@ 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 8000976:	4a0b      	ldr	r2, [pc, #44]	@ (80009a4 <FDCAN_CalcultateRamBlockAddresses+0x60>)
 8000978:	6482      	str	r2, [r0, #72]	@ 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 800097a:	32d8      	adds	r2, #216	@ 0xd8
 800097c:	64c2      	str	r2, [r0, #76]	@ 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 800097e:	32d8      	adds	r2, #216	@ 0xd8
 8000980:	6502      	str	r2, [r0, #80]	@ 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 8000982:	3218      	adds	r2, #24
 8000984:	6542      	str	r2, [r0, #84]	@ 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8000986:	e002      	b.n	800098e <FDCAN_CalcultateRamBlockAddresses+0x4a>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 8000988:	2200      	movs	r2, #0
 800098a:	f843 2b04 	str.w	r2, [r3], #4
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 800098e:	4a06      	ldr	r2, [pc, #24]	@ (80009a8 <FDCAN_CalcultateRamBlockAddresses+0x64>)
 8000990:	4293      	cmp	r3, r2
 8000992:	d9f9      	bls.n	8000988 <FDCAN_CalcultateRamBlockAddresses+0x44>
  }
}
 8000994:	f85d 4b04 	ldr.w	r4, [sp], #4
 8000998:	4770      	bx	lr
 800099a:	bf00      	nop
 800099c:	4000a400 	.word	0x4000a400
 80009a0:	4000a470 	.word	0x4000a470
 80009a4:	4000a4b0 	.word	0x4000a4b0
 80009a8:	4000a74f 	.word	0x4000a74f

080009ac <HAL_FDCAN_Init>:
  if (hfdcan == NULL)
 80009ac:	2800      	cmp	r0, #0
 80009ae:	f000 80e3 	beq.w	8000b78 <HAL_FDCAN_Init+0x1cc>
{
 80009b2:	b538      	push	{r3, r4, r5, lr}
 80009b4:	4604      	mov	r4, r0
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 80009b6:	f890 305c 	ldrb.w	r3, [r0, #92]	@ 0x5c
 80009ba:	b1d3      	cbz	r3, 80009f2 <HAL_FDCAN_Init+0x46>
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 80009bc:	6822      	ldr	r2, [r4, #0]
 80009be:	6993      	ldr	r3, [r2, #24]
 80009c0:	f023 0310 	bic.w	r3, r3, #16
 80009c4:	6193      	str	r3, [r2, #24]
  tickstart = HAL_GetTick();
 80009c6:	f7ff ff4d 	bl	8000864 <HAL_GetTick>
 80009ca:	4605      	mov	r5, r0
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80009cc:	6823      	ldr	r3, [r4, #0]
 80009ce:	699a      	ldr	r2, [r3, #24]
 80009d0:	f012 0f08 	tst.w	r2, #8
 80009d4:	d012      	beq.n	80009fc <HAL_FDCAN_Init+0x50>
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80009d6:	f7ff ff45 	bl	8000864 <HAL_GetTick>
 80009da:	1b40      	subs	r0, r0, r5
 80009dc:	280a      	cmp	r0, #10
 80009de:	d9f5      	bls.n	80009cc <HAL_FDCAN_Init+0x20>
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80009e0:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 80009e2:	f043 0301 	orr.w	r3, r3, #1
 80009e6:	6623      	str	r3, [r4, #96]	@ 0x60
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80009e8:	2303      	movs	r3, #3
 80009ea:	f884 305c 	strb.w	r3, [r4, #92]	@ 0x5c
      return HAL_ERROR;
 80009ee:	2001      	movs	r0, #1
}
 80009f0:	bd38      	pop	{r3, r4, r5, pc}
    hfdcan->Lock = HAL_UNLOCKED;
 80009f2:	f880 305d 	strb.w	r3, [r0, #93]	@ 0x5d
    HAL_FDCAN_MspInit(hfdcan);
 80009f6:	f7ff fe49 	bl	800068c <HAL_FDCAN_MspInit>
 80009fa:	e7df      	b.n	80009bc <HAL_FDCAN_Init+0x10>
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80009fc:	699a      	ldr	r2, [r3, #24]
 80009fe:	f042 0201 	orr.w	r2, r2, #1
 8000a02:	619a      	str	r2, [r3, #24]
  tickstart = HAL_GetTick();
 8000a04:	f7ff ff2e 	bl	8000864 <HAL_GetTick>
 8000a08:	4605      	mov	r5, r0
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8000a0a:	6823      	ldr	r3, [r4, #0]
 8000a0c:	699a      	ldr	r2, [r3, #24]
 8000a0e:	f012 0f01 	tst.w	r2, #1
 8000a12:	d10d      	bne.n	8000a30 <HAL_FDCAN_Init+0x84>
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8000a14:	f7ff ff26 	bl	8000864 <HAL_GetTick>
 8000a18:	1b40      	subs	r0, r0, r5
 8000a1a:	280a      	cmp	r0, #10
 8000a1c:	d9f5      	bls.n	8000a0a <HAL_FDCAN_Init+0x5e>
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8000a1e:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8000a20:	f043 0301 	orr.w	r3, r3, #1
 8000a24:	6623      	str	r3, [r4, #96]	@ 0x60
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8000a26:	2303      	movs	r3, #3
 8000a28:	f884 305c 	strb.w	r3, [r4, #92]	@ 0x5c
      return HAL_ERROR;
 8000a2c:	2001      	movs	r0, #1
 8000a2e:	e7df      	b.n	80009f0 <HAL_FDCAN_Init+0x44>
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8000a30:	699a      	ldr	r2, [r3, #24]
 8000a32:	f042 0202 	orr.w	r2, r2, #2
 8000a36:	619a      	str	r2, [r3, #24]
  if (hfdcan->Instance == FDCAN1)
 8000a38:	6822      	ldr	r2, [r4, #0]
 8000a3a:	4b50      	ldr	r3, [pc, #320]	@ (8000b7c <HAL_FDCAN_Init+0x1d0>)
 8000a3c:	429a      	cmp	r2, r3
 8000a3e:	d042      	beq.n	8000ac6 <HAL_FDCAN_Init+0x11a>
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8000a40:	7c23      	ldrb	r3, [r4, #16]
 8000a42:	2b01      	cmp	r3, #1
 8000a44:	d045      	beq.n	8000ad2 <HAL_FDCAN_Init+0x126>
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8000a46:	6822      	ldr	r2, [r4, #0]
 8000a48:	6993      	ldr	r3, [r2, #24]
 8000a4a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000a4e:	6193      	str	r3, [r2, #24]
  if (hfdcan->Init.TransmitPause == ENABLE)
 8000a50:	7c63      	ldrb	r3, [r4, #17]
 8000a52:	2b01      	cmp	r3, #1
 8000a54:	d043      	beq.n	8000ade <HAL_FDCAN_Init+0x132>
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8000a56:	6822      	ldr	r2, [r4, #0]
 8000a58:	6993      	ldr	r3, [r2, #24]
 8000a5a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8000a5e:	6193      	str	r3, [r2, #24]
  if (hfdcan->Init.ProtocolException == ENABLE)
 8000a60:	7ca3      	ldrb	r3, [r4, #18]
 8000a62:	2b01      	cmp	r3, #1
 8000a64:	d041      	beq.n	8000aea <HAL_FDCAN_Init+0x13e>
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8000a66:	6822      	ldr	r2, [r4, #0]
 8000a68:	6993      	ldr	r3, [r2, #24]
 8000a6a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000a6e:	6193      	str	r3, [r2, #24]
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8000a70:	6822      	ldr	r2, [r4, #0]
 8000a72:	6993      	ldr	r3, [r2, #24]
 8000a74:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8000a78:	68a1      	ldr	r1, [r4, #8]
 8000a7a:	430b      	orrs	r3, r1
 8000a7c:	6193      	str	r3, [r2, #24]
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8000a7e:	6822      	ldr	r2, [r4, #0]
 8000a80:	6993      	ldr	r3, [r2, #24]
 8000a82:	f023 03a4 	bic.w	r3, r3, #164	@ 0xa4
 8000a86:	6193      	str	r3, [r2, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8000a88:	6822      	ldr	r2, [r4, #0]
 8000a8a:	6913      	ldr	r3, [r2, #16]
 8000a8c:	f023 0310 	bic.w	r3, r3, #16
 8000a90:	6113      	str	r3, [r2, #16]
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8000a92:	68e3      	ldr	r3, [r4, #12]
 8000a94:	2b01      	cmp	r3, #1
 8000a96:	d02e      	beq.n	8000af6 <HAL_FDCAN_Init+0x14a>
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8000a98:	2b00      	cmp	r3, #0
 8000a9a:	d031      	beq.n	8000b00 <HAL_FDCAN_Init+0x154>
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8000a9c:	2b02      	cmp	r3, #2
 8000a9e:	d054      	beq.n	8000b4a <HAL_FDCAN_Init+0x19e>
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8000aa0:	6822      	ldr	r2, [r4, #0]
 8000aa2:	6993      	ldr	r3, [r2, #24]
 8000aa4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000aa8:	6193      	str	r3, [r2, #24]
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8000aaa:	6822      	ldr	r2, [r4, #0]
 8000aac:	6913      	ldr	r3, [r2, #16]
 8000aae:	f043 0310 	orr.w	r3, r3, #16
 8000ab2:	6113      	str	r3, [r2, #16]
      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8000ab4:	68e3      	ldr	r3, [r4, #12]
 8000ab6:	2b03      	cmp	r3, #3
 8000ab8:	d122      	bne.n	8000b00 <HAL_FDCAN_Init+0x154>
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8000aba:	6822      	ldr	r2, [r4, #0]
 8000abc:	6993      	ldr	r3, [r2, #24]
 8000abe:	f043 0320 	orr.w	r3, r3, #32
 8000ac2:	6193      	str	r3, [r2, #24]
 8000ac4:	e01c      	b.n	8000b00 <HAL_FDCAN_Init+0x154>
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 8000ac6:	6862      	ldr	r2, [r4, #4]
 8000ac8:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8000acc:	f8c3 2500 	str.w	r2, [r3, #1280]	@ 0x500
 8000ad0:	e7b6      	b.n	8000a40 <HAL_FDCAN_Init+0x94>
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8000ad2:	6822      	ldr	r2, [r4, #0]
 8000ad4:	6993      	ldr	r3, [r2, #24]
 8000ad6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8000ada:	6193      	str	r3, [r2, #24]
 8000adc:	e7b8      	b.n	8000a50 <HAL_FDCAN_Init+0xa4>
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8000ade:	6822      	ldr	r2, [r4, #0]
 8000ae0:	6993      	ldr	r3, [r2, #24]
 8000ae2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000ae6:	6193      	str	r3, [r2, #24]
 8000ae8:	e7ba      	b.n	8000a60 <HAL_FDCAN_Init+0xb4>
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8000aea:	6822      	ldr	r2, [r4, #0]
 8000aec:	6993      	ldr	r3, [r2, #24]
 8000aee:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000af2:	6193      	str	r3, [r2, #24]
 8000af4:	e7bc      	b.n	8000a70 <HAL_FDCAN_Init+0xc4>
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8000af6:	6822      	ldr	r2, [r4, #0]
 8000af8:	6993      	ldr	r3, [r2, #24]
 8000afa:	f043 0304 	orr.w	r3, r3, #4
 8000afe:	6193      	str	r3, [r2, #24]
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8000b00:	69a3      	ldr	r3, [r4, #24]
 8000b02:	1e5a      	subs	r2, r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8000b04:	69e3      	ldr	r3, [r4, #28]
 8000b06:	3b01      	subs	r3, #1
 8000b08:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8000b0a:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8000b0e:	6a22      	ldr	r2, [r4, #32]
 8000b10:	3a01      	subs	r2, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8000b12:	4313      	orrs	r3, r2
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8000b14:	6962      	ldr	r2, [r4, #20]
 8000b16:	3a01      	subs	r2, #1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8000b18:	6821      	ldr	r1, [r4, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8000b1a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8000b1e:	61cb      	str	r3, [r1, #28]
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8000b20:	68a3      	ldr	r3, [r4, #8]
 8000b22:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8000b26:	d016      	beq.n	8000b56 <HAL_FDCAN_Init+0x1aa>
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8000b28:	6822      	ldr	r2, [r4, #0]
 8000b2a:	f8d2 30c0 	ldr.w	r3, [r2, #192]	@ 0xc0
 8000b2e:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 8000b30:	430b      	orrs	r3, r1
 8000b32:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8000b36:	4620      	mov	r0, r4
 8000b38:	f7ff ff04 	bl	8000944 <FDCAN_CalcultateRamBlockAddresses>
  hfdcan->LatestTxFifoQRequest = 0U;
 8000b3c:	2000      	movs	r0, #0
 8000b3e:	65a0      	str	r0, [r4, #88]	@ 0x58
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8000b40:	6620      	str	r0, [r4, #96]	@ 0x60
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8000b42:	2301      	movs	r3, #1
 8000b44:	f884 305c 	strb.w	r3, [r4, #92]	@ 0x5c
  return HAL_OK;
 8000b48:	e752      	b.n	80009f0 <HAL_FDCAN_Init+0x44>
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8000b4a:	6822      	ldr	r2, [r4, #0]
 8000b4c:	6993      	ldr	r3, [r2, #24]
 8000b4e:	f043 0320 	orr.w	r3, r3, #32
 8000b52:	6193      	str	r3, [r2, #24]
 8000b54:	e7d4      	b.n	8000b00 <HAL_FDCAN_Init+0x154>
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8000b56:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8000b58:	3b01      	subs	r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8000b5a:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8000b5c:	3a01      	subs	r2, #1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8000b5e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8000b62:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8000b64:	3a01      	subs	r2, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8000b66:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8000b6a:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8000b6c:	3a01      	subs	r2, #1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8000b6e:	6821      	ldr	r1, [r4, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8000b70:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8000b74:	60cb      	str	r3, [r1, #12]
 8000b76:	e7d7      	b.n	8000b28 <HAL_FDCAN_Init+0x17c>
    return HAL_ERROR;
 8000b78:	2001      	movs	r0, #1
}
 8000b7a:	4770      	bx	lr
 8000b7c:	40006400 	.word	0x40006400

08000b80 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000b80:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000b82:	b083      	sub	sp, #12
  uint32_t position = 0x00U;
 8000b84:	2300      	movs	r3, #0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8000b86:	e062      	b.n	8000c4e <HAL_GPIO_Init+0xce>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000b88:	6885      	ldr	r5, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8000b8a:	005e      	lsls	r6, r3, #1
 8000b8c:	2403      	movs	r4, #3
 8000b8e:	40b4      	lsls	r4, r6
 8000b90:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000b94:	68cc      	ldr	r4, [r1, #12]
 8000b96:	40b4      	lsls	r4, r6
 8000b98:	432c      	orrs	r4, r5
        GPIOx->OSPEEDR = temp;
 8000b9a:	6084      	str	r4, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000b9c:	6845      	ldr	r5, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000b9e:	ea25 050c 	bic.w	r5, r5, ip
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000ba2:	684c      	ldr	r4, [r1, #4]
 8000ba4:	f3c4 1400 	ubfx	r4, r4, #4, #1
 8000ba8:	409c      	lsls	r4, r3
 8000baa:	432c      	orrs	r4, r5
        GPIOx->OTYPER = temp;
 8000bac:	6044      	str	r4, [r0, #4]
 8000bae:	e05f      	b.n	8000c70 <HAL_GPIO_Init+0xf0>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000bb0:	08dd      	lsrs	r5, r3, #3
 8000bb2:	3508      	adds	r5, #8
 8000bb4:	f850 4025 	ldr.w	r4, [r0, r5, lsl #2]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8000bb8:	f003 0c07 	and.w	ip, r3, #7
 8000bbc:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8000bc0:	f04f 0e0f 	mov.w	lr, #15
 8000bc4:	fa0e fe0c 	lsl.w	lr, lr, ip
 8000bc8:	ea24 0e0e 	bic.w	lr, r4, lr
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8000bcc:	690c      	ldr	r4, [r1, #16]
 8000bce:	fa04 f40c 	lsl.w	r4, r4, ip
 8000bd2:	ea44 040e 	orr.w	r4, r4, lr
        GPIOx->AFR[position >> 3U] = temp;
 8000bd6:	f840 4025 	str.w	r4, [r0, r5, lsl #2]
 8000bda:	e060      	b.n	8000c9e <HAL_GPIO_Init+0x11e>
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8000bdc:	2405      	movs	r4, #5
 8000bde:	e000      	b.n	8000be2 <HAL_GPIO_Init+0x62>
 8000be0:	2400      	movs	r4, #0
 8000be2:	fa04 f40e 	lsl.w	r4, r4, lr
 8000be6:	432c      	orrs	r4, r5
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000be8:	f10c 0c02 	add.w	ip, ip, #2
 8000bec:	4d55      	ldr	r5, [pc, #340]	@ (8000d44 <HAL_GPIO_Init+0x1c4>)
 8000bee:	f845 402c 	str.w	r4, [r5, ip, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000bf2:	4c55      	ldr	r4, [pc, #340]	@ (8000d48 <HAL_GPIO_Init+0x1c8>)
 8000bf4:	68a5      	ldr	r5, [r4, #8]
        temp &= ~(iocurrent);
 8000bf6:	43d4      	mvns	r4, r2
 8000bf8:	ea25 0602 	bic.w	r6, r5, r2
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000bfc:	684f      	ldr	r7, [r1, #4]
 8000bfe:	f417 1f80 	tst.w	r7, #1048576	@ 0x100000
 8000c02:	d001      	beq.n	8000c08 <HAL_GPIO_Init+0x88>
        {
          temp |= iocurrent;
 8000c04:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->RTSR1 = temp;
 8000c08:	4d4f      	ldr	r5, [pc, #316]	@ (8000d48 <HAL_GPIO_Init+0x1c8>)
 8000c0a:	60ae      	str	r6, [r5, #8]

        temp = EXTI->FTSR1;
 8000c0c:	68ed      	ldr	r5, [r5, #12]
        temp &= ~(iocurrent);
 8000c0e:	ea04 0605 	and.w	r6, r4, r5
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000c12:	684f      	ldr	r7, [r1, #4]
 8000c14:	f417 1f00 	tst.w	r7, #2097152	@ 0x200000
 8000c18:	d001      	beq.n	8000c1e <HAL_GPIO_Init+0x9e>
        {
          temp |= iocurrent;
 8000c1a:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->FTSR1 = temp;
 8000c1e:	4d4a      	ldr	r5, [pc, #296]	@ (8000d48 <HAL_GPIO_Init+0x1c8>)
 8000c20:	60ee      	str	r6, [r5, #12]

        temp = EXTI->EMR1;
 8000c22:	686d      	ldr	r5, [r5, #4]
        temp &= ~(iocurrent);
 8000c24:	ea04 0605 	and.w	r6, r4, r5
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8000c28:	684f      	ldr	r7, [r1, #4]
 8000c2a:	f417 3f00 	tst.w	r7, #131072	@ 0x20000
 8000c2e:	d001      	beq.n	8000c34 <HAL_GPIO_Init+0xb4>
        {
          temp |= iocurrent;
 8000c30:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->EMR1 = temp;
 8000c34:	4d44      	ldr	r5, [pc, #272]	@ (8000d48 <HAL_GPIO_Init+0x1c8>)
 8000c36:	606e      	str	r6, [r5, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8000c38:	682d      	ldr	r5, [r5, #0]
        temp &= ~(iocurrent);
 8000c3a:	402c      	ands	r4, r5
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8000c3c:	684e      	ldr	r6, [r1, #4]
 8000c3e:	f416 3f80 	tst.w	r6, #65536	@ 0x10000
 8000c42:	d001      	beq.n	8000c48 <HAL_GPIO_Init+0xc8>
        {
          temp |= iocurrent;
 8000c44:	ea42 0405 	orr.w	r4, r2, r5
        }
        EXTI->IMR1 = temp;
 8000c48:	4a3f      	ldr	r2, [pc, #252]	@ (8000d48 <HAL_GPIO_Init+0x1c8>)
 8000c4a:	6014      	str	r4, [r2, #0]
      }
    }

    position++;
 8000c4c:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0U)
 8000c4e:	680a      	ldr	r2, [r1, #0]
 8000c50:	fa32 f403 	lsrs.w	r4, r2, r3
 8000c54:	d074      	beq.n	8000d40 <HAL_GPIO_Init+0x1c0>
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8000c56:	f04f 0c01 	mov.w	ip, #1
 8000c5a:	fa0c fc03 	lsl.w	ip, ip, r3
    if (iocurrent != 0x00u)
 8000c5e:	ea1c 0202 	ands.w	r2, ip, r2
 8000c62:	d0f3      	beq.n	8000c4c <HAL_GPIO_Init+0xcc>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000c64:	684c      	ldr	r4, [r1, #4]
 8000c66:	f004 0403 	and.w	r4, r4, #3
 8000c6a:	3c01      	subs	r4, #1
 8000c6c:	2c01      	cmp	r4, #1
 8000c6e:	d98b      	bls.n	8000b88 <HAL_GPIO_Init+0x8>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000c70:	684c      	ldr	r4, [r1, #4]
 8000c72:	f004 0403 	and.w	r4, r4, #3
 8000c76:	2c03      	cmp	r4, #3
 8000c78:	d00c      	beq.n	8000c94 <HAL_GPIO_Init+0x114>
        temp = GPIOx->PUPDR;
 8000c7a:	68c4      	ldr	r4, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000c7c:	005d      	lsls	r5, r3, #1
 8000c7e:	f04f 0c03 	mov.w	ip, #3
 8000c82:	fa0c fc05 	lsl.w	ip, ip, r5
 8000c86:	ea24 0c0c 	bic.w	ip, r4, ip
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000c8a:	688c      	ldr	r4, [r1, #8]
 8000c8c:	40ac      	lsls	r4, r5
 8000c8e:	ea44 040c 	orr.w	r4, r4, ip
        GPIOx->PUPDR = temp;
 8000c92:	60c4      	str	r4, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000c94:	684c      	ldr	r4, [r1, #4]
 8000c96:	f004 0403 	and.w	r4, r4, #3
 8000c9a:	2c02      	cmp	r4, #2
 8000c9c:	d088      	beq.n	8000bb0 <HAL_GPIO_Init+0x30>
      temp = GPIOx->MODER;
 8000c9e:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8000ca0:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 8000ca4:	f04f 0c03 	mov.w	ip, #3
 8000ca8:	fa0c fc0e 	lsl.w	ip, ip, lr
 8000cac:	ea24 0c0c 	bic.w	ip, r4, ip
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000cb0:	684c      	ldr	r4, [r1, #4]
 8000cb2:	f004 0403 	and.w	r4, r4, #3
 8000cb6:	fa04 f40e 	lsl.w	r4, r4, lr
 8000cba:	ea44 040c 	orr.w	r4, r4, ip
      GPIOx->MODER = temp;
 8000cbe:	6004      	str	r4, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000cc0:	684c      	ldr	r4, [r1, #4]
 8000cc2:	f414 3f40 	tst.w	r4, #196608	@ 0x30000
 8000cc6:	d0c1      	beq.n	8000c4c <HAL_GPIO_Init+0xcc>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000cc8:	4c20      	ldr	r4, [pc, #128]	@ (8000d4c <HAL_GPIO_Init+0x1cc>)
 8000cca:	6e25      	ldr	r5, [r4, #96]	@ 0x60
 8000ccc:	f045 0501 	orr.w	r5, r5, #1
 8000cd0:	6625      	str	r5, [r4, #96]	@ 0x60
 8000cd2:	6e24      	ldr	r4, [r4, #96]	@ 0x60
 8000cd4:	f004 0401 	and.w	r4, r4, #1
 8000cd8:	9401      	str	r4, [sp, #4]
 8000cda:	9c01      	ldr	r4, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 8000cdc:	ea4f 0c93 	mov.w	ip, r3, lsr #2
 8000ce0:	f10c 0502 	add.w	r5, ip, #2
 8000ce4:	4c17      	ldr	r4, [pc, #92]	@ (8000d44 <HAL_GPIO_Init+0x1c4>)
 8000ce6:	f854 5025 	ldr.w	r5, [r4, r5, lsl #2]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8000cea:	f003 0e03 	and.w	lr, r3, #3
 8000cee:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 8000cf2:	240f      	movs	r4, #15
 8000cf4:	fa04 f40e 	lsl.w	r4, r4, lr
 8000cf8:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8000cfc:	f1b0 4f90 	cmp.w	r0, #1207959552	@ 0x48000000
 8000d00:	f43f af6e 	beq.w	8000be0 <HAL_GPIO_Init+0x60>
 8000d04:	4c12      	ldr	r4, [pc, #72]	@ (8000d50 <HAL_GPIO_Init+0x1d0>)
 8000d06:	42a0      	cmp	r0, r4
 8000d08:	d012      	beq.n	8000d30 <HAL_GPIO_Init+0x1b0>
 8000d0a:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8000d0e:	42a0      	cmp	r0, r4
 8000d10:	d010      	beq.n	8000d34 <HAL_GPIO_Init+0x1b4>
 8000d12:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8000d16:	42a0      	cmp	r0, r4
 8000d18:	d00e      	beq.n	8000d38 <HAL_GPIO_Init+0x1b8>
 8000d1a:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8000d1e:	42a0      	cmp	r0, r4
 8000d20:	d00c      	beq.n	8000d3c <HAL_GPIO_Init+0x1bc>
 8000d22:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8000d26:	42a0      	cmp	r0, r4
 8000d28:	f43f af58 	beq.w	8000bdc <HAL_GPIO_Init+0x5c>
 8000d2c:	2406      	movs	r4, #6
 8000d2e:	e758      	b.n	8000be2 <HAL_GPIO_Init+0x62>
 8000d30:	2401      	movs	r4, #1
 8000d32:	e756      	b.n	8000be2 <HAL_GPIO_Init+0x62>
 8000d34:	2402      	movs	r4, #2
 8000d36:	e754      	b.n	8000be2 <HAL_GPIO_Init+0x62>
 8000d38:	2403      	movs	r4, #3
 8000d3a:	e752      	b.n	8000be2 <HAL_GPIO_Init+0x62>
 8000d3c:	2404      	movs	r4, #4
 8000d3e:	e750      	b.n	8000be2 <HAL_GPIO_Init+0x62>
  }
}
 8000d40:	b003      	add	sp, #12
 8000d42:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000d44:	40010000 	.word	0x40010000
 8000d48:	40010400 	.word	0x40010400
 8000d4c:	40021000 	.word	0x40021000
 8000d50:	48000400 	.word	0x48000400

08000d54 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d54:	b500      	push	{lr}
 8000d56:	b083      	sub	sp, #12

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d58:	4b0b      	ldr	r3, [pc, #44]	@ (8000d88 <HAL_MspInit+0x34>)
 8000d5a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8000d5c:	f042 0201 	orr.w	r2, r2, #1
 8000d60:	661a      	str	r2, [r3, #96]	@ 0x60
 8000d62:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8000d64:	f002 0201 	and.w	r2, r2, #1
 8000d68:	9200      	str	r2, [sp, #0]
 8000d6a:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d6c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8000d6e:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8000d72:	659a      	str	r2, [r3, #88]	@ 0x58
 8000d74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d76:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000d7a:	9301      	str	r3, [sp, #4]
 8000d7c:	9b01      	ldr	r3, [sp, #4]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8000d7e:	f000 f88b 	bl	8000e98 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d82:	b003      	add	sp, #12
 8000d84:	f85d fb04 	ldr.w	pc, [sp], #4
 8000d88:	40021000 	.word	0x40021000

08000d8c <HAL_PWREx_ControlVoltageScaling>:
{
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8000d8c:	2800      	cmp	r0, #0
 8000d8e:	d136      	bne.n	8000dfe <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8000d90:	4b3e      	ldr	r3, [pc, #248]	@ (8000e8c <HAL_PWREx_ControlVoltageScaling+0x100>)
 8000d92:	681b      	ldr	r3, [r3, #0]
 8000d94:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8000d98:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000d9c:	d008      	beq.n	8000db0 <HAL_PWREx_ControlVoltageScaling+0x24>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8000d9e:	4a3b      	ldr	r2, [pc, #236]	@ (8000e8c <HAL_PWREx_ControlVoltageScaling+0x100>)
 8000da0:	f8d2 3080 	ldr.w	r3, [r2, #128]	@ 0x80
 8000da4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8000da8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8000dac:	2000      	movs	r0, #0
 8000dae:	4770      	bx	lr
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8000db0:	4a36      	ldr	r2, [pc, #216]	@ (8000e8c <HAL_PWREx_ControlVoltageScaling+0x100>)
 8000db2:	f8d2 3080 	ldr.w	r3, [r2, #128]	@ 0x80
 8000db6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8000dba:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8000dbe:	6813      	ldr	r3, [r2, #0]
 8000dc0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8000dc4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000dc8:	6013      	str	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8000dca:	4b31      	ldr	r3, [pc, #196]	@ (8000e90 <HAL_PWREx_ControlVoltageScaling+0x104>)
 8000dcc:	681b      	ldr	r3, [r3, #0]
 8000dce:	2232      	movs	r2, #50	@ 0x32
 8000dd0:	fb02 f303 	mul.w	r3, r2, r3
 8000dd4:	4a2f      	ldr	r2, [pc, #188]	@ (8000e94 <HAL_PWREx_ControlVoltageScaling+0x108>)
 8000dd6:	fba2 2303 	umull	r2, r3, r2, r3
 8000dda:	0c9b      	lsrs	r3, r3, #18
 8000ddc:	3301      	adds	r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000dde:	e000      	b.n	8000de2 <HAL_PWREx_ControlVoltageScaling+0x56>
        wait_loop_index--;
 8000de0:	3b01      	subs	r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000de2:	4a2a      	ldr	r2, [pc, #168]	@ (8000e8c <HAL_PWREx_ControlVoltageScaling+0x100>)
 8000de4:	6952      	ldr	r2, [r2, #20]
 8000de6:	f412 6f80 	tst.w	r2, #1024	@ 0x400
 8000dea:	d001      	beq.n	8000df0 <HAL_PWREx_ControlVoltageScaling+0x64>
 8000dec:	2b00      	cmp	r3, #0
 8000dee:	d1f7      	bne.n	8000de0 <HAL_PWREx_ControlVoltageScaling+0x54>
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000df0:	4b26      	ldr	r3, [pc, #152]	@ (8000e8c <HAL_PWREx_ControlVoltageScaling+0x100>)
 8000df2:	695b      	ldr	r3, [r3, #20]
 8000df4:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 8000df8:	d144      	bne.n	8000e84 <HAL_PWREx_ControlVoltageScaling+0xf8>
  return HAL_OK;
 8000dfa:	2000      	movs	r0, #0
 8000dfc:	4770      	bx	lr
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000dfe:	f5b0 7f00 	cmp.w	r0, #512	@ 0x200
 8000e02:	d008      	beq.n	8000e16 <HAL_PWREx_ControlVoltageScaling+0x8a>
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8000e04:	4a21      	ldr	r2, [pc, #132]	@ (8000e8c <HAL_PWREx_ControlVoltageScaling+0x100>)
 8000e06:	6813      	ldr	r3, [r2, #0]
 8000e08:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8000e0c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000e10:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 8000e12:	2000      	movs	r0, #0
 8000e14:	4770      	bx	lr
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8000e16:	4b1d      	ldr	r3, [pc, #116]	@ (8000e8c <HAL_PWREx_ControlVoltageScaling+0x100>)
 8000e18:	681b      	ldr	r3, [r3, #0]
 8000e1a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8000e1e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000e22:	d008      	beq.n	8000e36 <HAL_PWREx_ControlVoltageScaling+0xaa>
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8000e24:	4a19      	ldr	r2, [pc, #100]	@ (8000e8c <HAL_PWREx_ControlVoltageScaling+0x100>)
 8000e26:	f8d2 3080 	ldr.w	r3, [r2, #128]	@ 0x80
 8000e2a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000e2e:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
  return HAL_OK;
 8000e32:	2000      	movs	r0, #0
 8000e34:	4770      	bx	lr
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8000e36:	4a15      	ldr	r2, [pc, #84]	@ (8000e8c <HAL_PWREx_ControlVoltageScaling+0x100>)
 8000e38:	f8d2 3080 	ldr.w	r3, [r2, #128]	@ 0x80
 8000e3c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000e40:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8000e44:	6813      	ldr	r3, [r2, #0]
 8000e46:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8000e4a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000e4e:	6013      	str	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8000e50:	4b0f      	ldr	r3, [pc, #60]	@ (8000e90 <HAL_PWREx_ControlVoltageScaling+0x104>)
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	2232      	movs	r2, #50	@ 0x32
 8000e56:	fb02 f303 	mul.w	r3, r2, r3
 8000e5a:	4a0e      	ldr	r2, [pc, #56]	@ (8000e94 <HAL_PWREx_ControlVoltageScaling+0x108>)
 8000e5c:	fba2 2303 	umull	r2, r3, r2, r3
 8000e60:	0c9b      	lsrs	r3, r3, #18
 8000e62:	3301      	adds	r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000e64:	e000      	b.n	8000e68 <HAL_PWREx_ControlVoltageScaling+0xdc>
        wait_loop_index--;
 8000e66:	3b01      	subs	r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000e68:	4a08      	ldr	r2, [pc, #32]	@ (8000e8c <HAL_PWREx_ControlVoltageScaling+0x100>)
 8000e6a:	6952      	ldr	r2, [r2, #20]
 8000e6c:	f412 6f80 	tst.w	r2, #1024	@ 0x400
 8000e70:	d001      	beq.n	8000e76 <HAL_PWREx_ControlVoltageScaling+0xea>
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	d1f7      	bne.n	8000e66 <HAL_PWREx_ControlVoltageScaling+0xda>
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000e76:	4b05      	ldr	r3, [pc, #20]	@ (8000e8c <HAL_PWREx_ControlVoltageScaling+0x100>)
 8000e78:	695b      	ldr	r3, [r3, #20]
 8000e7a:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 8000e7e:	d103      	bne.n	8000e88 <HAL_PWREx_ControlVoltageScaling+0xfc>
  return HAL_OK;
 8000e80:	2000      	movs	r0, #0
 8000e82:	4770      	bx	lr
        return HAL_TIMEOUT;
 8000e84:	2003      	movs	r0, #3
 8000e86:	4770      	bx	lr
        return HAL_TIMEOUT;
 8000e88:	2003      	movs	r0, #3
}
 8000e8a:	4770      	bx	lr
 8000e8c:	40007000 	.word	0x40007000
 8000e90:	20000008 	.word	0x20000008
 8000e94:	431bde83 	.word	0x431bde83

08000e98 <HAL_PWREx_DisableUCPDDeadBattery>:
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8000e98:	4a02      	ldr	r2, [pc, #8]	@ (8000ea4 <HAL_PWREx_DisableUCPDDeadBattery+0xc>)
 8000e9a:	6893      	ldr	r3, [r2, #8]
 8000e9c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000ea0:	6093      	str	r3, [r2, #8]
}
 8000ea2:	4770      	bx	lr
 8000ea4:	40007000 	.word	0x40007000

08000ea8 <RCC_GetSysClockFreqFromPLLSource>:
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8000ea8:	4b12      	ldr	r3, [pc, #72]	@ (8000ef4 <RCC_GetSysClockFreqFromPLLSource+0x4c>)
 8000eaa:	68da      	ldr	r2, [r3, #12]
 8000eac:	f002 0203 	and.w	r2, r2, #3
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8000eb0:	68db      	ldr	r3, [r3, #12]
 8000eb2:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8000eb6:	3301      	adds	r3, #1

  switch (pllsource)
 8000eb8:	2a03      	cmp	r2, #3
 8000eba:	d011      	beq.n	8000ee0 <RCC_GetSysClockFreqFromPLLSource+0x38>
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
    break;

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8000ebc:	480e      	ldr	r0, [pc, #56]	@ (8000ef8 <RCC_GetSysClockFreqFromPLLSource+0x50>)
 8000ebe:	fbb0 f0f3 	udiv	r0, r0, r3
 8000ec2:	4b0c      	ldr	r3, [pc, #48]	@ (8000ef4 <RCC_GetSysClockFreqFromPLLSource+0x4c>)
 8000ec4:	68db      	ldr	r3, [r3, #12]
 8000ec6:	f3c3 2306 	ubfx	r3, r3, #8, #7
 8000eca:	fb03 f000 	mul.w	r0, r3, r0
    break;
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8000ece:	4b09      	ldr	r3, [pc, #36]	@ (8000ef4 <RCC_GetSysClockFreqFromPLLSource+0x4c>)
 8000ed0:	68db      	ldr	r3, [r3, #12]
 8000ed2:	f3c3 6341 	ubfx	r3, r3, #25, #2
 8000ed6:	3301      	adds	r3, #1
 8000ed8:	005b      	lsls	r3, r3, #1
  sysclockfreq = pllvco/pllr;

  return sysclockfreq;
}
 8000eda:	fbb0 f0f3 	udiv	r0, r0, r3
 8000ede:	4770      	bx	lr
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8000ee0:	4806      	ldr	r0, [pc, #24]	@ (8000efc <RCC_GetSysClockFreqFromPLLSource+0x54>)
 8000ee2:	fbb0 f0f3 	udiv	r0, r0, r3
 8000ee6:	4b03      	ldr	r3, [pc, #12]	@ (8000ef4 <RCC_GetSysClockFreqFromPLLSource+0x4c>)
 8000ee8:	68db      	ldr	r3, [r3, #12]
 8000eea:	f3c3 2306 	ubfx	r3, r3, #8, #7
 8000eee:	fb03 f000 	mul.w	r0, r3, r0
    break;
 8000ef2:	e7ec      	b.n	8000ece <RCC_GetSysClockFreqFromPLLSource+0x26>
 8000ef4:	40021000 	.word	0x40021000
 8000ef8:	00f42400 	.word	0x00f42400
 8000efc:	007a1200 	.word	0x007a1200

08000f00 <HAL_RCC_OscConfig>:
  if (RCC_OscInitStruct == NULL)
 8000f00:	2800      	cmp	r0, #0
 8000f02:	f000 824f 	beq.w	80013a4 <HAL_RCC_OscConfig+0x4a4>
{
 8000f06:	b570      	push	{r4, r5, r6, lr}
 8000f08:	b082      	sub	sp, #8
 8000f0a:	4604      	mov	r4, r0
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000f0c:	6803      	ldr	r3, [r0, #0]
 8000f0e:	f013 0f01 	tst.w	r3, #1
 8000f12:	d037      	beq.n	8000f84 <HAL_RCC_OscConfig+0x84>
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000f14:	4aa4      	ldr	r2, [pc, #656]	@ (80011a8 <HAL_RCC_OscConfig+0x2a8>)
 8000f16:	6893      	ldr	r3, [r2, #8]
 8000f18:	f003 030c 	and.w	r3, r3, #12
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000f1c:	68d2      	ldr	r2, [r2, #12]
 8000f1e:	f002 0203 	and.w	r2, r2, #3
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8000f22:	2b0c      	cmp	r3, #12
 8000f24:	d023      	beq.n	8000f6e <HAL_RCC_OscConfig+0x6e>
 8000f26:	2b08      	cmp	r3, #8
 8000f28:	d023      	beq.n	8000f72 <HAL_RCC_OscConfig+0x72>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000f2a:	6863      	ldr	r3, [r4, #4]
 8000f2c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000f30:	d04e      	beq.n	8000fd0 <HAL_RCC_OscConfig+0xd0>
 8000f32:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000f36:	d051      	beq.n	8000fdc <HAL_RCC_OscConfig+0xdc>
 8000f38:	4b9b      	ldr	r3, [pc, #620]	@ (80011a8 <HAL_RCC_OscConfig+0x2a8>)
 8000f3a:	681a      	ldr	r2, [r3, #0]
 8000f3c:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8000f40:	601a      	str	r2, [r3, #0]
 8000f42:	681a      	ldr	r2, [r3, #0]
 8000f44:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8000f48:	601a      	str	r2, [r3, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000f4a:	6863      	ldr	r3, [r4, #4]
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	d052      	beq.n	8000ff6 <HAL_RCC_OscConfig+0xf6>
        tickstart = HAL_GetTick();
 8000f50:	f7ff fc88 	bl	8000864 <HAL_GetTick>
 8000f54:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000f56:	4b94      	ldr	r3, [pc, #592]	@ (80011a8 <HAL_RCC_OscConfig+0x2a8>)
 8000f58:	681b      	ldr	r3, [r3, #0]
 8000f5a:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8000f5e:	d111      	bne.n	8000f84 <HAL_RCC_OscConfig+0x84>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000f60:	f7ff fc80 	bl	8000864 <HAL_GetTick>
 8000f64:	1b40      	subs	r0, r0, r5
 8000f66:	2864      	cmp	r0, #100	@ 0x64
 8000f68:	d9f5      	bls.n	8000f56 <HAL_RCC_OscConfig+0x56>
            return HAL_TIMEOUT;
 8000f6a:	2003      	movs	r0, #3
 8000f6c:	e223      	b.n	80013b6 <HAL_RCC_OscConfig+0x4b6>
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8000f6e:	2a03      	cmp	r2, #3
 8000f70:	d1d9      	bne.n	8000f26 <HAL_RCC_OscConfig+0x26>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f72:	4b8d      	ldr	r3, [pc, #564]	@ (80011a8 <HAL_RCC_OscConfig+0x2a8>)
 8000f74:	681b      	ldr	r3, [r3, #0]
 8000f76:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8000f7a:	d003      	beq.n	8000f84 <HAL_RCC_OscConfig+0x84>
 8000f7c:	6863      	ldr	r3, [r4, #4]
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	f000 8212 	beq.w	80013a8 <HAL_RCC_OscConfig+0x4a8>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000f84:	6823      	ldr	r3, [r4, #0]
 8000f86:	f013 0f02 	tst.w	r3, #2
 8000f8a:	d05d      	beq.n	8001048 <HAL_RCC_OscConfig+0x148>
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000f8c:	4a86      	ldr	r2, [pc, #536]	@ (80011a8 <HAL_RCC_OscConfig+0x2a8>)
 8000f8e:	6893      	ldr	r3, [r2, #8]
 8000f90:	f003 030c 	and.w	r3, r3, #12
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000f94:	68d2      	ldr	r2, [r2, #12]
 8000f96:	f002 0203 	and.w	r2, r2, #3
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8000f9a:	2b0c      	cmp	r3, #12
 8000f9c:	d03a      	beq.n	8001014 <HAL_RCC_OscConfig+0x114>
 8000f9e:	2b04      	cmp	r3, #4
 8000fa0:	d03a      	beq.n	8001018 <HAL_RCC_OscConfig+0x118>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000fa2:	68e3      	ldr	r3, [r4, #12]
 8000fa4:	2b00      	cmp	r3, #0
 8000fa6:	d075      	beq.n	8001094 <HAL_RCC_OscConfig+0x194>
        __HAL_RCC_HSI_ENABLE();
 8000fa8:	4a7f      	ldr	r2, [pc, #508]	@ (80011a8 <HAL_RCC_OscConfig+0x2a8>)
 8000faa:	6813      	ldr	r3, [r2, #0]
 8000fac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000fb0:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8000fb2:	f7ff fc57 	bl	8000864 <HAL_GetTick>
 8000fb6:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000fb8:	4b7b      	ldr	r3, [pc, #492]	@ (80011a8 <HAL_RCC_OscConfig+0x2a8>)
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 8000fc0:	d15f      	bne.n	8001082 <HAL_RCC_OscConfig+0x182>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000fc2:	f7ff fc4f 	bl	8000864 <HAL_GetTick>
 8000fc6:	1b40      	subs	r0, r0, r5
 8000fc8:	2802      	cmp	r0, #2
 8000fca:	d9f5      	bls.n	8000fb8 <HAL_RCC_OscConfig+0xb8>
            return HAL_TIMEOUT;
 8000fcc:	2003      	movs	r0, #3
 8000fce:	e1f2      	b.n	80013b6 <HAL_RCC_OscConfig+0x4b6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000fd0:	4a75      	ldr	r2, [pc, #468]	@ (80011a8 <HAL_RCC_OscConfig+0x2a8>)
 8000fd2:	6813      	ldr	r3, [r2, #0]
 8000fd4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000fd8:	6013      	str	r3, [r2, #0]
 8000fda:	e7b6      	b.n	8000f4a <HAL_RCC_OscConfig+0x4a>
 8000fdc:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8000fe0:	f5a3 333c 	sub.w	r3, r3, #192512	@ 0x2f000
 8000fe4:	681a      	ldr	r2, [r3, #0]
 8000fe6:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8000fea:	601a      	str	r2, [r3, #0]
 8000fec:	681a      	ldr	r2, [r3, #0]
 8000fee:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8000ff2:	601a      	str	r2, [r3, #0]
 8000ff4:	e7a9      	b.n	8000f4a <HAL_RCC_OscConfig+0x4a>
        tickstart = HAL_GetTick();
 8000ff6:	f7ff fc35 	bl	8000864 <HAL_GetTick>
 8000ffa:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000ffc:	4b6a      	ldr	r3, [pc, #424]	@ (80011a8 <HAL_RCC_OscConfig+0x2a8>)
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8001004:	d0be      	beq.n	8000f84 <HAL_RCC_OscConfig+0x84>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001006:	f7ff fc2d 	bl	8000864 <HAL_GetTick>
 800100a:	1b40      	subs	r0, r0, r5
 800100c:	2864      	cmp	r0, #100	@ 0x64
 800100e:	d9f5      	bls.n	8000ffc <HAL_RCC_OscConfig+0xfc>
            return HAL_TIMEOUT;
 8001010:	2003      	movs	r0, #3
 8001012:	e1d0      	b.n	80013b6 <HAL_RCC_OscConfig+0x4b6>
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8001014:	2a02      	cmp	r2, #2
 8001016:	d1c2      	bne.n	8000f9e <HAL_RCC_OscConfig+0x9e>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001018:	4b63      	ldr	r3, [pc, #396]	@ (80011a8 <HAL_RCC_OscConfig+0x2a8>)
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 8001020:	d003      	beq.n	800102a <HAL_RCC_OscConfig+0x12a>
 8001022:	68e3      	ldr	r3, [r4, #12]
 8001024:	2b00      	cmp	r3, #0
 8001026:	f000 81c1 	beq.w	80013ac <HAL_RCC_OscConfig+0x4ac>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800102a:	4a5f      	ldr	r2, [pc, #380]	@ (80011a8 <HAL_RCC_OscConfig+0x2a8>)
 800102c:	6853      	ldr	r3, [r2, #4]
 800102e:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8001032:	6921      	ldr	r1, [r4, #16]
 8001034:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8001038:	6053      	str	r3, [r2, #4]
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800103a:	4b5c      	ldr	r3, [pc, #368]	@ (80011ac <HAL_RCC_OscConfig+0x2ac>)
 800103c:	6818      	ldr	r0, [r3, #0]
 800103e:	f7ff fbcd 	bl	80007dc <HAL_InitTick>
 8001042:	2800      	cmp	r0, #0
 8001044:	f040 81b4 	bne.w	80013b0 <HAL_RCC_OscConfig+0x4b0>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001048:	6823      	ldr	r3, [r4, #0]
 800104a:	f013 0f08 	tst.w	r3, #8
 800104e:	d04c      	beq.n	80010ea <HAL_RCC_OscConfig+0x1ea>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001050:	6963      	ldr	r3, [r4, #20]
 8001052:	b39b      	cbz	r3, 80010bc <HAL_RCC_OscConfig+0x1bc>
      __HAL_RCC_LSI_ENABLE();
 8001054:	4a54      	ldr	r2, [pc, #336]	@ (80011a8 <HAL_RCC_OscConfig+0x2a8>)
 8001056:	f8d2 3094 	ldr.w	r3, [r2, #148]	@ 0x94
 800105a:	f043 0301 	orr.w	r3, r3, #1
 800105e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
      tickstart = HAL_GetTick();
 8001062:	f7ff fbff 	bl	8000864 <HAL_GetTick>
 8001066:	4605      	mov	r5, r0
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001068:	4b4f      	ldr	r3, [pc, #316]	@ (80011a8 <HAL_RCC_OscConfig+0x2a8>)
 800106a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800106e:	f013 0f02 	tst.w	r3, #2
 8001072:	d13a      	bne.n	80010ea <HAL_RCC_OscConfig+0x1ea>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001074:	f7ff fbf6 	bl	8000864 <HAL_GetTick>
 8001078:	1b40      	subs	r0, r0, r5
 800107a:	2802      	cmp	r0, #2
 800107c:	d9f4      	bls.n	8001068 <HAL_RCC_OscConfig+0x168>
          return HAL_TIMEOUT;
 800107e:	2003      	movs	r0, #3
 8001080:	e199      	b.n	80013b6 <HAL_RCC_OscConfig+0x4b6>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001082:	4a49      	ldr	r2, [pc, #292]	@ (80011a8 <HAL_RCC_OscConfig+0x2a8>)
 8001084:	6853      	ldr	r3, [r2, #4]
 8001086:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 800108a:	6921      	ldr	r1, [r4, #16]
 800108c:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8001090:	6053      	str	r3, [r2, #4]
 8001092:	e7d9      	b.n	8001048 <HAL_RCC_OscConfig+0x148>
        __HAL_RCC_HSI_DISABLE();
 8001094:	4a44      	ldr	r2, [pc, #272]	@ (80011a8 <HAL_RCC_OscConfig+0x2a8>)
 8001096:	6813      	ldr	r3, [r2, #0]
 8001098:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800109c:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 800109e:	f7ff fbe1 	bl	8000864 <HAL_GetTick>
 80010a2:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80010a4:	4b40      	ldr	r3, [pc, #256]	@ (80011a8 <HAL_RCC_OscConfig+0x2a8>)
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 80010ac:	d0cc      	beq.n	8001048 <HAL_RCC_OscConfig+0x148>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80010ae:	f7ff fbd9 	bl	8000864 <HAL_GetTick>
 80010b2:	1b40      	subs	r0, r0, r5
 80010b4:	2802      	cmp	r0, #2
 80010b6:	d9f5      	bls.n	80010a4 <HAL_RCC_OscConfig+0x1a4>
            return HAL_TIMEOUT;
 80010b8:	2003      	movs	r0, #3
 80010ba:	e17c      	b.n	80013b6 <HAL_RCC_OscConfig+0x4b6>
      __HAL_RCC_LSI_DISABLE();
 80010bc:	4a3a      	ldr	r2, [pc, #232]	@ (80011a8 <HAL_RCC_OscConfig+0x2a8>)
 80010be:	f8d2 3094 	ldr.w	r3, [r2, #148]	@ 0x94
 80010c2:	f023 0301 	bic.w	r3, r3, #1
 80010c6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
      tickstart = HAL_GetTick();
 80010ca:	f7ff fbcb 	bl	8000864 <HAL_GetTick>
 80010ce:	4605      	mov	r5, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80010d0:	4b35      	ldr	r3, [pc, #212]	@ (80011a8 <HAL_RCC_OscConfig+0x2a8>)
 80010d2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80010d6:	f013 0f02 	tst.w	r3, #2
 80010da:	d006      	beq.n	80010ea <HAL_RCC_OscConfig+0x1ea>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80010dc:	f7ff fbc2 	bl	8000864 <HAL_GetTick>
 80010e0:	1b40      	subs	r0, r0, r5
 80010e2:	2802      	cmp	r0, #2
 80010e4:	d9f4      	bls.n	80010d0 <HAL_RCC_OscConfig+0x1d0>
          return HAL_TIMEOUT;
 80010e6:	2003      	movs	r0, #3
 80010e8:	e165      	b.n	80013b6 <HAL_RCC_OscConfig+0x4b6>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80010ea:	6823      	ldr	r3, [r4, #0]
 80010ec:	f013 0f04 	tst.w	r3, #4
 80010f0:	f000 8081 	beq.w	80011f6 <HAL_RCC_OscConfig+0x2f6>
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80010f4:	4b2c      	ldr	r3, [pc, #176]	@ (80011a8 <HAL_RCC_OscConfig+0x2a8>)
 80010f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80010f8:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 80010fc:	d136      	bne.n	800116c <HAL_RCC_OscConfig+0x26c>
      __HAL_RCC_PWR_CLK_ENABLE();
 80010fe:	4b2a      	ldr	r3, [pc, #168]	@ (80011a8 <HAL_RCC_OscConfig+0x2a8>)
 8001100:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8001102:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8001106:	659a      	str	r2, [r3, #88]	@ 0x58
 8001108:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800110a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800110e:	9301      	str	r3, [sp, #4]
 8001110:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8001112:	2501      	movs	r5, #1
    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001114:	4b26      	ldr	r3, [pc, #152]	@ (80011b0 <HAL_RCC_OscConfig+0x2b0>)
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	f413 7f80 	tst.w	r3, #256	@ 0x100
 800111c:	d028      	beq.n	8001170 <HAL_RCC_OscConfig+0x270>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800111e:	68a3      	ldr	r3, [r4, #8]
 8001120:	2b01      	cmp	r3, #1
 8001122:	d039      	beq.n	8001198 <HAL_RCC_OscConfig+0x298>
 8001124:	2b05      	cmp	r3, #5
 8001126:	d045      	beq.n	80011b4 <HAL_RCC_OscConfig+0x2b4>
 8001128:	4b1f      	ldr	r3, [pc, #124]	@ (80011a8 <HAL_RCC_OscConfig+0x2a8>)
 800112a:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 800112e:	f022 0201 	bic.w	r2, r2, #1
 8001132:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
 8001136:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 800113a:	f022 0204 	bic.w	r2, r2, #4
 800113e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001142:	68a3      	ldr	r3, [r4, #8]
 8001144:	2b00      	cmp	r3, #0
 8001146:	d043      	beq.n	80011d0 <HAL_RCC_OscConfig+0x2d0>
      tickstart = HAL_GetTick();
 8001148:	f7ff fb8c 	bl	8000864 <HAL_GetTick>
 800114c:	4606      	mov	r6, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800114e:	4b16      	ldr	r3, [pc, #88]	@ (80011a8 <HAL_RCC_OscConfig+0x2a8>)
 8001150:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001154:	f013 0f02 	tst.w	r3, #2
 8001158:	d14c      	bne.n	80011f4 <HAL_RCC_OscConfig+0x2f4>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800115a:	f7ff fb83 	bl	8000864 <HAL_GetTick>
 800115e:	1b80      	subs	r0, r0, r6
 8001160:	f241 3388 	movw	r3, #5000	@ 0x1388
 8001164:	4298      	cmp	r0, r3
 8001166:	d9f2      	bls.n	800114e <HAL_RCC_OscConfig+0x24e>
          return HAL_TIMEOUT;
 8001168:	2003      	movs	r0, #3
 800116a:	e124      	b.n	80013b6 <HAL_RCC_OscConfig+0x4b6>
    FlagStatus       pwrclkchanged = RESET;
 800116c:	2500      	movs	r5, #0
 800116e:	e7d1      	b.n	8001114 <HAL_RCC_OscConfig+0x214>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001170:	4a0f      	ldr	r2, [pc, #60]	@ (80011b0 <HAL_RCC_OscConfig+0x2b0>)
 8001172:	6813      	ldr	r3, [r2, #0]
 8001174:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001178:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 800117a:	f7ff fb73 	bl	8000864 <HAL_GetTick>
 800117e:	4606      	mov	r6, r0
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001180:	4b0b      	ldr	r3, [pc, #44]	@ (80011b0 <HAL_RCC_OscConfig+0x2b0>)
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8001188:	d1c9      	bne.n	800111e <HAL_RCC_OscConfig+0x21e>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800118a:	f7ff fb6b 	bl	8000864 <HAL_GetTick>
 800118e:	1b80      	subs	r0, r0, r6
 8001190:	2802      	cmp	r0, #2
 8001192:	d9f5      	bls.n	8001180 <HAL_RCC_OscConfig+0x280>
          return HAL_TIMEOUT;
 8001194:	2003      	movs	r0, #3
 8001196:	e10e      	b.n	80013b6 <HAL_RCC_OscConfig+0x4b6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001198:	4a03      	ldr	r2, [pc, #12]	@ (80011a8 <HAL_RCC_OscConfig+0x2a8>)
 800119a:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 800119e:	f043 0301 	orr.w	r3, r3, #1
 80011a2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80011a6:	e7cc      	b.n	8001142 <HAL_RCC_OscConfig+0x242>
 80011a8:	40021000 	.word	0x40021000
 80011ac:	20000004 	.word	0x20000004
 80011b0:	40007000 	.word	0x40007000
 80011b4:	4b88      	ldr	r3, [pc, #544]	@ (80013d8 <HAL_RCC_OscConfig+0x4d8>)
 80011b6:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 80011ba:	f042 0204 	orr.w	r2, r2, #4
 80011be:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
 80011c2:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 80011c6:	f042 0201 	orr.w	r2, r2, #1
 80011ca:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
 80011ce:	e7b8      	b.n	8001142 <HAL_RCC_OscConfig+0x242>
      tickstart = HAL_GetTick();
 80011d0:	f7ff fb48 	bl	8000864 <HAL_GetTick>
 80011d4:	4606      	mov	r6, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80011d6:	4b80      	ldr	r3, [pc, #512]	@ (80013d8 <HAL_RCC_OscConfig+0x4d8>)
 80011d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80011dc:	f013 0f02 	tst.w	r3, #2
 80011e0:	d008      	beq.n	80011f4 <HAL_RCC_OscConfig+0x2f4>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80011e2:	f7ff fb3f 	bl	8000864 <HAL_GetTick>
 80011e6:	1b80      	subs	r0, r0, r6
 80011e8:	f241 3388 	movw	r3, #5000	@ 0x1388
 80011ec:	4298      	cmp	r0, r3
 80011ee:	d9f2      	bls.n	80011d6 <HAL_RCC_OscConfig+0x2d6>
          return HAL_TIMEOUT;
 80011f0:	2003      	movs	r0, #3
 80011f2:	e0e0      	b.n	80013b6 <HAL_RCC_OscConfig+0x4b6>
    if (pwrclkchanged == SET)
 80011f4:	b9e5      	cbnz	r5, 8001230 <HAL_RCC_OscConfig+0x330>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80011f6:	6823      	ldr	r3, [r4, #0]
 80011f8:	f013 0f20 	tst.w	r3, #32
 80011fc:	d035      	beq.n	800126a <HAL_RCC_OscConfig+0x36a>
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80011fe:	69a3      	ldr	r3, [r4, #24]
 8001200:	b1e3      	cbz	r3, 800123c <HAL_RCC_OscConfig+0x33c>
      __HAL_RCC_HSI48_ENABLE();
 8001202:	4a75      	ldr	r2, [pc, #468]	@ (80013d8 <HAL_RCC_OscConfig+0x4d8>)
 8001204:	f8d2 3098 	ldr.w	r3, [r2, #152]	@ 0x98
 8001208:	f043 0301 	orr.w	r3, r3, #1
 800120c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
      tickstart = HAL_GetTick();
 8001210:	f7ff fb28 	bl	8000864 <HAL_GetTick>
 8001214:	4605      	mov	r5, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001216:	4b70      	ldr	r3, [pc, #448]	@ (80013d8 <HAL_RCC_OscConfig+0x4d8>)
 8001218:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800121c:	f013 0f02 	tst.w	r3, #2
 8001220:	d123      	bne.n	800126a <HAL_RCC_OscConfig+0x36a>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001222:	f7ff fb1f 	bl	8000864 <HAL_GetTick>
 8001226:	1b40      	subs	r0, r0, r5
 8001228:	2802      	cmp	r0, #2
 800122a:	d9f4      	bls.n	8001216 <HAL_RCC_OscConfig+0x316>
          return HAL_TIMEOUT;
 800122c:	2003      	movs	r0, #3
 800122e:	e0c2      	b.n	80013b6 <HAL_RCC_OscConfig+0x4b6>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001230:	4a69      	ldr	r2, [pc, #420]	@ (80013d8 <HAL_RCC_OscConfig+0x4d8>)
 8001232:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8001234:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001238:	6593      	str	r3, [r2, #88]	@ 0x58
 800123a:	e7dc      	b.n	80011f6 <HAL_RCC_OscConfig+0x2f6>
      __HAL_RCC_HSI48_DISABLE();
 800123c:	4a66      	ldr	r2, [pc, #408]	@ (80013d8 <HAL_RCC_OscConfig+0x4d8>)
 800123e:	f8d2 3098 	ldr.w	r3, [r2, #152]	@ 0x98
 8001242:	f023 0301 	bic.w	r3, r3, #1
 8001246:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
      tickstart = HAL_GetTick();
 800124a:	f7ff fb0b 	bl	8000864 <HAL_GetTick>
 800124e:	4605      	mov	r5, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001250:	4b61      	ldr	r3, [pc, #388]	@ (80013d8 <HAL_RCC_OscConfig+0x4d8>)
 8001252:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001256:	f013 0f02 	tst.w	r3, #2
 800125a:	d006      	beq.n	800126a <HAL_RCC_OscConfig+0x36a>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800125c:	f7ff fb02 	bl	8000864 <HAL_GetTick>
 8001260:	1b40      	subs	r0, r0, r5
 8001262:	2802      	cmp	r0, #2
 8001264:	d9f4      	bls.n	8001250 <HAL_RCC_OscConfig+0x350>
          return HAL_TIMEOUT;
 8001266:	2003      	movs	r0, #3
 8001268:	e0a5      	b.n	80013b6 <HAL_RCC_OscConfig+0x4b6>
  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800126a:	69e3      	ldr	r3, [r4, #28]
 800126c:	2b00      	cmp	r3, #0
 800126e:	f000 80a1 	beq.w	80013b4 <HAL_RCC_OscConfig+0x4b4>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001272:	4a59      	ldr	r2, [pc, #356]	@ (80013d8 <HAL_RCC_OscConfig+0x4d8>)
 8001274:	6892      	ldr	r2, [r2, #8]
 8001276:	f002 020c 	and.w	r2, r2, #12
 800127a:	2a0c      	cmp	r2, #12
 800127c:	d064      	beq.n	8001348 <HAL_RCC_OscConfig+0x448>
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800127e:	2b02      	cmp	r3, #2
 8001280:	d013      	beq.n	80012aa <HAL_RCC_OscConfig+0x3aa>
        __HAL_RCC_PLL_DISABLE();
 8001282:	4a55      	ldr	r2, [pc, #340]	@ (80013d8 <HAL_RCC_OscConfig+0x4d8>)
 8001284:	6813      	ldr	r3, [r2, #0]
 8001286:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800128a:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 800128c:	f7ff faea 	bl	8000864 <HAL_GetTick>
 8001290:	4604      	mov	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001292:	4b51      	ldr	r3, [pc, #324]	@ (80013d8 <HAL_RCC_OscConfig+0x4d8>)
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 800129a:	d04e      	beq.n	800133a <HAL_RCC_OscConfig+0x43a>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800129c:	f7ff fae2 	bl	8000864 <HAL_GetTick>
 80012a0:	1b00      	subs	r0, r0, r4
 80012a2:	2802      	cmp	r0, #2
 80012a4:	d9f5      	bls.n	8001292 <HAL_RCC_OscConfig+0x392>
            return HAL_TIMEOUT;
 80012a6:	2003      	movs	r0, #3
 80012a8:	e085      	b.n	80013b6 <HAL_RCC_OscConfig+0x4b6>
        __HAL_RCC_PLL_DISABLE();
 80012aa:	4a4b      	ldr	r2, [pc, #300]	@ (80013d8 <HAL_RCC_OscConfig+0x4d8>)
 80012ac:	6813      	ldr	r3, [r2, #0]
 80012ae:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80012b2:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80012b4:	f7ff fad6 	bl	8000864 <HAL_GetTick>
 80012b8:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80012ba:	4b47      	ldr	r3, [pc, #284]	@ (80013d8 <HAL_RCC_OscConfig+0x4d8>)
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 80012c2:	d006      	beq.n	80012d2 <HAL_RCC_OscConfig+0x3d2>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80012c4:	f7ff face 	bl	8000864 <HAL_GetTick>
 80012c8:	1b40      	subs	r0, r0, r5
 80012ca:	2802      	cmp	r0, #2
 80012cc:	d9f5      	bls.n	80012ba <HAL_RCC_OscConfig+0x3ba>
            return HAL_TIMEOUT;
 80012ce:	2003      	movs	r0, #3
 80012d0:	e071      	b.n	80013b6 <HAL_RCC_OscConfig+0x4b6>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80012d2:	4a41      	ldr	r2, [pc, #260]	@ (80013d8 <HAL_RCC_OscConfig+0x4d8>)
 80012d4:	68d3      	ldr	r3, [r2, #12]
 80012d6:	4941      	ldr	r1, [pc, #260]	@ (80013dc <HAL_RCC_OscConfig+0x4dc>)
 80012d8:	4019      	ands	r1, r3
 80012da:	6a23      	ldr	r3, [r4, #32]
 80012dc:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 80012de:	3801      	subs	r0, #1
 80012e0:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
 80012e4:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 80012e6:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 80012ea:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 80012ec:	0840      	lsrs	r0, r0, #1
 80012ee:	3801      	subs	r0, #1
 80012f0:	ea43 5340 	orr.w	r3, r3, r0, lsl #21
 80012f4:	6b60      	ldr	r0, [r4, #52]	@ 0x34
 80012f6:	0840      	lsrs	r0, r0, #1
 80012f8:	3801      	subs	r0, #1
 80012fa:	ea43 6340 	orr.w	r3, r3, r0, lsl #25
 80012fe:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 8001300:	ea43 63c0 	orr.w	r3, r3, r0, lsl #27
 8001304:	4319      	orrs	r1, r3
 8001306:	60d1      	str	r1, [r2, #12]
        __HAL_RCC_PLL_ENABLE();
 8001308:	6813      	ldr	r3, [r2, #0]
 800130a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800130e:	6013      	str	r3, [r2, #0]
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001310:	68d3      	ldr	r3, [r2, #12]
 8001312:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001316:	60d3      	str	r3, [r2, #12]
        tickstart = HAL_GetTick();
 8001318:	f7ff faa4 	bl	8000864 <HAL_GetTick>
 800131c:	4604      	mov	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800131e:	4b2e      	ldr	r3, [pc, #184]	@ (80013d8 <HAL_RCC_OscConfig+0x4d8>)
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8001326:	d106      	bne.n	8001336 <HAL_RCC_OscConfig+0x436>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001328:	f7ff fa9c 	bl	8000864 <HAL_GetTick>
 800132c:	1b00      	subs	r0, r0, r4
 800132e:	2802      	cmp	r0, #2
 8001330:	d9f5      	bls.n	800131e <HAL_RCC_OscConfig+0x41e>
            return HAL_TIMEOUT;
 8001332:	2003      	movs	r0, #3
 8001334:	e03f      	b.n	80013b6 <HAL_RCC_OscConfig+0x4b6>
  return HAL_OK;
 8001336:	2000      	movs	r0, #0
 8001338:	e03d      	b.n	80013b6 <HAL_RCC_OscConfig+0x4b6>
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800133a:	4a27      	ldr	r2, [pc, #156]	@ (80013d8 <HAL_RCC_OscConfig+0x4d8>)
 800133c:	68d1      	ldr	r1, [r2, #12]
 800133e:	4b28      	ldr	r3, [pc, #160]	@ (80013e0 <HAL_RCC_OscConfig+0x4e0>)
 8001340:	400b      	ands	r3, r1
 8001342:	60d3      	str	r3, [r2, #12]
  return HAL_OK;
 8001344:	2000      	movs	r0, #0
 8001346:	e036      	b.n	80013b6 <HAL_RCC_OscConfig+0x4b6>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001348:	2b01      	cmp	r3, #1
 800134a:	d036      	beq.n	80013ba <HAL_RCC_OscConfig+0x4ba>
      temp_pllckcfg = RCC->PLLCFGR;
 800134c:	4b22      	ldr	r3, [pc, #136]	@ (80013d8 <HAL_RCC_OscConfig+0x4d8>)
 800134e:	68db      	ldr	r3, [r3, #12]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001350:	f003 0103 	and.w	r1, r3, #3
 8001354:	6a22      	ldr	r2, [r4, #32]
 8001356:	4291      	cmp	r1, r2
 8001358:	d131      	bne.n	80013be <HAL_RCC_OscConfig+0x4be>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800135a:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800135e:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8001360:	3901      	subs	r1, #1
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001362:	ebb2 1f01 	cmp.w	r2, r1, lsl #4
 8001366:	d12c      	bne.n	80013c2 <HAL_RCC_OscConfig+0x4c2>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8001368:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800136c:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800136e:	ebb2 2f01 	cmp.w	r2, r1, lsl #8
 8001372:	d128      	bne.n	80013c6 <HAL_RCC_OscConfig+0x4c6>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001374:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8001378:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800137a:	ebb2 6fc1 	cmp.w	r2, r1, lsl #27
 800137e:	d124      	bne.n	80013ca <HAL_RCC_OscConfig+0x4ca>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001380:	f403 01c0 	and.w	r1, r3, #6291456	@ 0x600000
 8001384:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8001386:	0852      	lsrs	r2, r2, #1
 8001388:	3a01      	subs	r2, #1
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800138a:	ebb1 5f42 	cmp.w	r1, r2, lsl #21
 800138e:	d11e      	bne.n	80013ce <HAL_RCC_OscConfig+0x4ce>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001390:	f003 63c0 	and.w	r3, r3, #100663296	@ 0x6000000
 8001394:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 8001396:	0852      	lsrs	r2, r2, #1
 8001398:	3a01      	subs	r2, #1
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800139a:	ebb3 6f42 	cmp.w	r3, r2, lsl #25
 800139e:	d118      	bne.n	80013d2 <HAL_RCC_OscConfig+0x4d2>
  return HAL_OK;
 80013a0:	2000      	movs	r0, #0
 80013a2:	e008      	b.n	80013b6 <HAL_RCC_OscConfig+0x4b6>
    return HAL_ERROR;
 80013a4:	2001      	movs	r0, #1
}
 80013a6:	4770      	bx	lr
        return HAL_ERROR;
 80013a8:	2001      	movs	r0, #1
 80013aa:	e004      	b.n	80013b6 <HAL_RCC_OscConfig+0x4b6>
        return HAL_ERROR;
 80013ac:	2001      	movs	r0, #1
 80013ae:	e002      	b.n	80013b6 <HAL_RCC_OscConfig+0x4b6>
          return HAL_ERROR;
 80013b0:	2001      	movs	r0, #1
 80013b2:	e000      	b.n	80013b6 <HAL_RCC_OscConfig+0x4b6>
  return HAL_OK;
 80013b4:	2000      	movs	r0, #0
}
 80013b6:	b002      	add	sp, #8
 80013b8:	bd70      	pop	{r4, r5, r6, pc}
        return HAL_ERROR;
 80013ba:	2001      	movs	r0, #1
 80013bc:	e7fb      	b.n	80013b6 <HAL_RCC_OscConfig+0x4b6>
        return HAL_ERROR;
 80013be:	2001      	movs	r0, #1
 80013c0:	e7f9      	b.n	80013b6 <HAL_RCC_OscConfig+0x4b6>
 80013c2:	2001      	movs	r0, #1
 80013c4:	e7f7      	b.n	80013b6 <HAL_RCC_OscConfig+0x4b6>
 80013c6:	2001      	movs	r0, #1
 80013c8:	e7f5      	b.n	80013b6 <HAL_RCC_OscConfig+0x4b6>
 80013ca:	2001      	movs	r0, #1
 80013cc:	e7f3      	b.n	80013b6 <HAL_RCC_OscConfig+0x4b6>
 80013ce:	2001      	movs	r0, #1
 80013d0:	e7f1      	b.n	80013b6 <HAL_RCC_OscConfig+0x4b6>
 80013d2:	2001      	movs	r0, #1
 80013d4:	e7ef      	b.n	80013b6 <HAL_RCC_OscConfig+0x4b6>
 80013d6:	bf00      	nop
 80013d8:	40021000 	.word	0x40021000
 80013dc:	019f800c 	.word	0x019f800c
 80013e0:	feeefffc 	.word	0xfeeefffc

080013e4 <HAL_RCC_GetSysClockFreq>:
  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80013e4:	4b1e      	ldr	r3, [pc, #120]	@ (8001460 <HAL_RCC_GetSysClockFreq+0x7c>)
 80013e6:	689b      	ldr	r3, [r3, #8]
 80013e8:	f003 030c 	and.w	r3, r3, #12
 80013ec:	2b04      	cmp	r3, #4
 80013ee:	d033      	beq.n	8001458 <HAL_RCC_GetSysClockFreq+0x74>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80013f0:	4b1b      	ldr	r3, [pc, #108]	@ (8001460 <HAL_RCC_GetSysClockFreq+0x7c>)
 80013f2:	689b      	ldr	r3, [r3, #8]
 80013f4:	f003 030c 	and.w	r3, r3, #12
 80013f8:	2b08      	cmp	r3, #8
 80013fa:	d02f      	beq.n	800145c <HAL_RCC_GetSysClockFreq+0x78>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80013fc:	4b18      	ldr	r3, [pc, #96]	@ (8001460 <HAL_RCC_GetSysClockFreq+0x7c>)
 80013fe:	689b      	ldr	r3, [r3, #8]
 8001400:	f003 030c 	and.w	r3, r3, #12
 8001404:	2b0c      	cmp	r3, #12
 8001406:	d001      	beq.n	800140c <HAL_RCC_GetSysClockFreq+0x28>
    sysclockfreq = 0U;
 8001408:	2000      	movs	r0, #0
}
 800140a:	4770      	bx	lr
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800140c:	4b14      	ldr	r3, [pc, #80]	@ (8001460 <HAL_RCC_GetSysClockFreq+0x7c>)
 800140e:	68da      	ldr	r2, [r3, #12]
 8001410:	f002 0203 	and.w	r2, r2, #3
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001414:	68db      	ldr	r3, [r3, #12]
 8001416:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800141a:	3301      	adds	r3, #1
    switch (pllsource)
 800141c:	2a03      	cmp	r2, #3
 800141e:	d011      	beq.n	8001444 <HAL_RCC_GetSysClockFreq+0x60>
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001420:	4810      	ldr	r0, [pc, #64]	@ (8001464 <HAL_RCC_GetSysClockFreq+0x80>)
 8001422:	fbb0 f0f3 	udiv	r0, r0, r3
 8001426:	4b0e      	ldr	r3, [pc, #56]	@ (8001460 <HAL_RCC_GetSysClockFreq+0x7c>)
 8001428:	68db      	ldr	r3, [r3, #12]
 800142a:	f3c3 2306 	ubfx	r3, r3, #8, #7
 800142e:	fb03 f000 	mul.w	r0, r3, r0
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001432:	4b0b      	ldr	r3, [pc, #44]	@ (8001460 <HAL_RCC_GetSysClockFreq+0x7c>)
 8001434:	68db      	ldr	r3, [r3, #12]
 8001436:	f3c3 6341 	ubfx	r3, r3, #25, #2
 800143a:	3301      	adds	r3, #1
 800143c:	005b      	lsls	r3, r3, #1
    sysclockfreq = pllvco/pllr;
 800143e:	fbb0 f0f3 	udiv	r0, r0, r3
 8001442:	4770      	bx	lr
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001444:	4808      	ldr	r0, [pc, #32]	@ (8001468 <HAL_RCC_GetSysClockFreq+0x84>)
 8001446:	fbb0 f0f3 	udiv	r0, r0, r3
 800144a:	4b05      	ldr	r3, [pc, #20]	@ (8001460 <HAL_RCC_GetSysClockFreq+0x7c>)
 800144c:	68db      	ldr	r3, [r3, #12]
 800144e:	f3c3 2306 	ubfx	r3, r3, #8, #7
 8001452:	fb03 f000 	mul.w	r0, r3, r0
      break;
 8001456:	e7ec      	b.n	8001432 <HAL_RCC_GetSysClockFreq+0x4e>
    sysclockfreq = HSI_VALUE;
 8001458:	4802      	ldr	r0, [pc, #8]	@ (8001464 <HAL_RCC_GetSysClockFreq+0x80>)
 800145a:	4770      	bx	lr
    sysclockfreq = HSE_VALUE;
 800145c:	4802      	ldr	r0, [pc, #8]	@ (8001468 <HAL_RCC_GetSysClockFreq+0x84>)
 800145e:	4770      	bx	lr
 8001460:	40021000 	.word	0x40021000
 8001464:	00f42400 	.word	0x00f42400
 8001468:	007a1200 	.word	0x007a1200

0800146c <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 800146c:	2800      	cmp	r0, #0
 800146e:	f000 80e6 	beq.w	800163e <HAL_RCC_ClockConfig+0x1d2>
{
 8001472:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001474:	460c      	mov	r4, r1
 8001476:	4605      	mov	r5, r0
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001478:	4b74      	ldr	r3, [pc, #464]	@ (800164c <HAL_RCC_ClockConfig+0x1e0>)
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	f003 030f 	and.w	r3, r3, #15
 8001480:	428b      	cmp	r3, r1
 8001482:	d20b      	bcs.n	800149c <HAL_RCC_ClockConfig+0x30>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001484:	4a71      	ldr	r2, [pc, #452]	@ (800164c <HAL_RCC_ClockConfig+0x1e0>)
 8001486:	6813      	ldr	r3, [r2, #0]
 8001488:	f023 030f 	bic.w	r3, r3, #15
 800148c:	430b      	orrs	r3, r1
 800148e:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001490:	6813      	ldr	r3, [r2, #0]
 8001492:	f003 030f 	and.w	r3, r3, #15
 8001496:	428b      	cmp	r3, r1
 8001498:	f040 80d3 	bne.w	8001642 <HAL_RCC_ClockConfig+0x1d6>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800149c:	682e      	ldr	r6, [r5, #0]
 800149e:	f016 0601 	ands.w	r6, r6, #1
 80014a2:	d05f      	beq.n	8001564 <HAL_RCC_ClockConfig+0xf8>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80014a4:	686b      	ldr	r3, [r5, #4]
 80014a6:	2b03      	cmp	r3, #3
 80014a8:	d02f      	beq.n	800150a <HAL_RCC_ClockConfig+0x9e>
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80014aa:	2b02      	cmp	r3, #2
 80014ac:	d04d      	beq.n	800154a <HAL_RCC_ClockConfig+0xde>
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80014ae:	4b68      	ldr	r3, [pc, #416]	@ (8001650 <HAL_RCC_ClockConfig+0x1e4>)
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 80014b6:	f000 80c6 	beq.w	8001646 <HAL_RCC_ClockConfig+0x1da>
      pllfreq = HAL_RCC_GetSysClockFreq();
 80014ba:	f7ff ff93 	bl	80013e4 <HAL_RCC_GetSysClockFreq>
      if(pllfreq > 80000000U)
 80014be:	4b65      	ldr	r3, [pc, #404]	@ (8001654 <HAL_RCC_ClockConfig+0x1e8>)
 80014c0:	4298      	cmp	r0, r3
 80014c2:	d94d      	bls.n	8001560 <HAL_RCC_ClockConfig+0xf4>
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80014c4:	4a62      	ldr	r2, [pc, #392]	@ (8001650 <HAL_RCC_ClockConfig+0x1e4>)
 80014c6:	6893      	ldr	r3, [r2, #8]
 80014c8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80014cc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80014d0:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80014d2:	2680      	movs	r6, #128	@ 0x80
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80014d4:	4a5e      	ldr	r2, [pc, #376]	@ (8001650 <HAL_RCC_ClockConfig+0x1e4>)
 80014d6:	6893      	ldr	r3, [r2, #8]
 80014d8:	f023 0303 	bic.w	r3, r3, #3
 80014dc:	6869      	ldr	r1, [r5, #4]
 80014de:	430b      	orrs	r3, r1
 80014e0:	6093      	str	r3, [r2, #8]
    tickstart = HAL_GetTick();
 80014e2:	f7ff f9bf 	bl	8000864 <HAL_GetTick>
 80014e6:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80014e8:	4b59      	ldr	r3, [pc, #356]	@ (8001650 <HAL_RCC_ClockConfig+0x1e4>)
 80014ea:	689b      	ldr	r3, [r3, #8]
 80014ec:	f003 030c 	and.w	r3, r3, #12
 80014f0:	686a      	ldr	r2, [r5, #4]
 80014f2:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 80014f6:	d035      	beq.n	8001564 <HAL_RCC_ClockConfig+0xf8>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80014f8:	f7ff f9b4 	bl	8000864 <HAL_GetTick>
 80014fc:	1bc0      	subs	r0, r0, r7
 80014fe:	f241 3388 	movw	r3, #5000	@ 0x1388
 8001502:	4298      	cmp	r0, r3
 8001504:	d9f0      	bls.n	80014e8 <HAL_RCC_ClockConfig+0x7c>
        return HAL_TIMEOUT;
 8001506:	2003      	movs	r0, #3
 8001508:	e078      	b.n	80015fc <HAL_RCC_ClockConfig+0x190>
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800150a:	4b51      	ldr	r3, [pc, #324]	@ (8001650 <HAL_RCC_ClockConfig+0x1e4>)
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8001512:	d101      	bne.n	8001518 <HAL_RCC_ClockConfig+0xac>
        return HAL_ERROR;
 8001514:	2001      	movs	r0, #1
 8001516:	e071      	b.n	80015fc <HAL_RCC_ClockConfig+0x190>
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8001518:	f7ff fcc6 	bl	8000ea8 <RCC_GetSysClockFreqFromPLLSource>
      if(pllfreq > 80000000U)
 800151c:	4b4d      	ldr	r3, [pc, #308]	@ (8001654 <HAL_RCC_ClockConfig+0x1e8>)
 800151e:	4298      	cmp	r0, r3
 8001520:	d91a      	bls.n	8001558 <HAL_RCC_ClockConfig+0xec>
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8001522:	4b4b      	ldr	r3, [pc, #300]	@ (8001650 <HAL_RCC_ClockConfig+0x1e4>)
 8001524:	689b      	ldr	r3, [r3, #8]
 8001526:	f013 0ff0 	tst.w	r3, #240	@ 0xf0
 800152a:	d005      	beq.n	8001538 <HAL_RCC_ClockConfig+0xcc>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800152c:	682e      	ldr	r6, [r5, #0]
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800152e:	f016 0602 	ands.w	r6, r6, #2
 8001532:	d0cf      	beq.n	80014d4 <HAL_RCC_ClockConfig+0x68>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8001534:	68ab      	ldr	r3, [r5, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8001536:	b98b      	cbnz	r3, 800155c <HAL_RCC_ClockConfig+0xf0>
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8001538:	4a45      	ldr	r2, [pc, #276]	@ (8001650 <HAL_RCC_ClockConfig+0x1e4>)
 800153a:	6893      	ldr	r3, [r2, #8]
 800153c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001540:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001544:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8001546:	2680      	movs	r6, #128	@ 0x80
 8001548:	e7c4      	b.n	80014d4 <HAL_RCC_ClockConfig+0x68>
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800154a:	4b41      	ldr	r3, [pc, #260]	@ (8001650 <HAL_RCC_ClockConfig+0x1e4>)
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8001552:	d1b2      	bne.n	80014ba <HAL_RCC_ClockConfig+0x4e>
          return HAL_ERROR;
 8001554:	2001      	movs	r0, #1
 8001556:	e051      	b.n	80015fc <HAL_RCC_ClockConfig+0x190>
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8001558:	2600      	movs	r6, #0
 800155a:	e7bb      	b.n	80014d4 <HAL_RCC_ClockConfig+0x68>
 800155c:	2600      	movs	r6, #0
 800155e:	e7b9      	b.n	80014d4 <HAL_RCC_ClockConfig+0x68>
 8001560:	2600      	movs	r6, #0
 8001562:	e7b7      	b.n	80014d4 <HAL_RCC_ClockConfig+0x68>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001564:	682b      	ldr	r3, [r5, #0]
 8001566:	f013 0f02 	tst.w	r3, #2
 800156a:	d048      	beq.n	80015fe <HAL_RCC_ClockConfig+0x192>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800156c:	f013 0f04 	tst.w	r3, #4
 8001570:	d004      	beq.n	800157c <HAL_RCC_ClockConfig+0x110>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001572:	4a37      	ldr	r2, [pc, #220]	@ (8001650 <HAL_RCC_ClockConfig+0x1e4>)
 8001574:	6893      	ldr	r3, [r2, #8]
 8001576:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800157a:	6093      	str	r3, [r2, #8]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800157c:	682b      	ldr	r3, [r5, #0]
 800157e:	f013 0f08 	tst.w	r3, #8
 8001582:	d006      	beq.n	8001592 <HAL_RCC_ClockConfig+0x126>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8001584:	4a32      	ldr	r2, [pc, #200]	@ (8001650 <HAL_RCC_ClockConfig+0x1e4>)
 8001586:	6893      	ldr	r3, [r2, #8]
 8001588:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800158c:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001590:	6093      	str	r3, [r2, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001592:	4a2f      	ldr	r2, [pc, #188]	@ (8001650 <HAL_RCC_ClockConfig+0x1e4>)
 8001594:	6893      	ldr	r3, [r2, #8]
 8001596:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800159a:	68a9      	ldr	r1, [r5, #8]
 800159c:	430b      	orrs	r3, r1
 800159e:	6093      	str	r3, [r2, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80015a0:	4b2a      	ldr	r3, [pc, #168]	@ (800164c <HAL_RCC_ClockConfig+0x1e0>)
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	f003 030f 	and.w	r3, r3, #15
 80015a8:	42a3      	cmp	r3, r4
 80015aa:	d830      	bhi.n	800160e <HAL_RCC_ClockConfig+0x1a2>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80015ac:	682b      	ldr	r3, [r5, #0]
 80015ae:	f013 0f04 	tst.w	r3, #4
 80015b2:	d006      	beq.n	80015c2 <HAL_RCC_ClockConfig+0x156>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80015b4:	4a26      	ldr	r2, [pc, #152]	@ (8001650 <HAL_RCC_ClockConfig+0x1e4>)
 80015b6:	6893      	ldr	r3, [r2, #8]
 80015b8:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80015bc:	68e9      	ldr	r1, [r5, #12]
 80015be:	430b      	orrs	r3, r1
 80015c0:	6093      	str	r3, [r2, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80015c2:	682b      	ldr	r3, [r5, #0]
 80015c4:	f013 0f08 	tst.w	r3, #8
 80015c8:	d007      	beq.n	80015da <HAL_RCC_ClockConfig+0x16e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80015ca:	4a21      	ldr	r2, [pc, #132]	@ (8001650 <HAL_RCC_ClockConfig+0x1e4>)
 80015cc:	6893      	ldr	r3, [r2, #8]
 80015ce:	f423 5360 	bic.w	r3, r3, #14336	@ 0x3800
 80015d2:	6929      	ldr	r1, [r5, #16]
 80015d4:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80015d8:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80015da:	f7ff ff03 	bl	80013e4 <HAL_RCC_GetSysClockFreq>
 80015de:	4b1c      	ldr	r3, [pc, #112]	@ (8001650 <HAL_RCC_ClockConfig+0x1e4>)
 80015e0:	689b      	ldr	r3, [r3, #8]
 80015e2:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80015e6:	4a1c      	ldr	r2, [pc, #112]	@ (8001658 <HAL_RCC_ClockConfig+0x1ec>)
 80015e8:	5cd3      	ldrb	r3, [r2, r3]
 80015ea:	f003 031f 	and.w	r3, r3, #31
 80015ee:	40d8      	lsrs	r0, r3
 80015f0:	4b1a      	ldr	r3, [pc, #104]	@ (800165c <HAL_RCC_ClockConfig+0x1f0>)
 80015f2:	6018      	str	r0, [r3, #0]
  return HAL_InitTick(uwTickPrio);
 80015f4:	4b1a      	ldr	r3, [pc, #104]	@ (8001660 <HAL_RCC_ClockConfig+0x1f4>)
 80015f6:	6818      	ldr	r0, [r3, #0]
 80015f8:	f7ff f8f0 	bl	80007dc <HAL_InitTick>
}
 80015fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if(hpre == RCC_SYSCLK_DIV2)
 80015fe:	2e80      	cmp	r6, #128	@ 0x80
 8001600:	d1ce      	bne.n	80015a0 <HAL_RCC_ClockConfig+0x134>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8001602:	4a13      	ldr	r2, [pc, #76]	@ (8001650 <HAL_RCC_ClockConfig+0x1e4>)
 8001604:	6893      	ldr	r3, [r2, #8]
 8001606:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800160a:	6093      	str	r3, [r2, #8]
 800160c:	e7c8      	b.n	80015a0 <HAL_RCC_ClockConfig+0x134>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800160e:	4a0f      	ldr	r2, [pc, #60]	@ (800164c <HAL_RCC_ClockConfig+0x1e0>)
 8001610:	6813      	ldr	r3, [r2, #0]
 8001612:	f023 030f 	bic.w	r3, r3, #15
 8001616:	4323      	orrs	r3, r4
 8001618:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 800161a:	f7ff f923 	bl	8000864 <HAL_GetTick>
 800161e:	4606      	mov	r6, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001620:	4b0a      	ldr	r3, [pc, #40]	@ (800164c <HAL_RCC_ClockConfig+0x1e0>)
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	f003 030f 	and.w	r3, r3, #15
 8001628:	42a3      	cmp	r3, r4
 800162a:	d0bf      	beq.n	80015ac <HAL_RCC_ClockConfig+0x140>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800162c:	f7ff f91a 	bl	8000864 <HAL_GetTick>
 8001630:	1b80      	subs	r0, r0, r6
 8001632:	f241 3388 	movw	r3, #5000	@ 0x1388
 8001636:	4298      	cmp	r0, r3
 8001638:	d9f2      	bls.n	8001620 <HAL_RCC_ClockConfig+0x1b4>
        return HAL_TIMEOUT;
 800163a:	2003      	movs	r0, #3
 800163c:	e7de      	b.n	80015fc <HAL_RCC_ClockConfig+0x190>
    return HAL_ERROR;
 800163e:	2001      	movs	r0, #1
}
 8001640:	4770      	bx	lr
      return HAL_ERROR;
 8001642:	2001      	movs	r0, #1
 8001644:	e7da      	b.n	80015fc <HAL_RCC_ClockConfig+0x190>
          return HAL_ERROR;
 8001646:	2001      	movs	r0, #1
 8001648:	e7d8      	b.n	80015fc <HAL_RCC_ClockConfig+0x190>
 800164a:	bf00      	nop
 800164c:	40022000 	.word	0x40022000
 8001650:	40021000 	.word	0x40021000
 8001654:	04c4b400 	.word	0x04c4b400
 8001658:	08002370 	.word	0x08002370
 800165c:	20000008 	.word	0x20000008
 8001660:	20000004 	.word	0x20000004

08001664 <HAL_RCC_GetHCLKFreq>:
}
 8001664:	4b01      	ldr	r3, [pc, #4]	@ (800166c <HAL_RCC_GetHCLKFreq+0x8>)
 8001666:	6818      	ldr	r0, [r3, #0]
 8001668:	4770      	bx	lr
 800166a:	bf00      	nop
 800166c:	20000008 	.word	0x20000008

08001670 <HAL_RCC_GetPCLK1Freq>:
{
 8001670:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8001672:	f7ff fff7 	bl	8001664 <HAL_RCC_GetHCLKFreq>
 8001676:	4b05      	ldr	r3, [pc, #20]	@ (800168c <HAL_RCC_GetPCLK1Freq+0x1c>)
 8001678:	689b      	ldr	r3, [r3, #8]
 800167a:	f3c3 2302 	ubfx	r3, r3, #8, #3
 800167e:	4a04      	ldr	r2, [pc, #16]	@ (8001690 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001680:	5cd3      	ldrb	r3, [r2, r3]
 8001682:	f003 031f 	and.w	r3, r3, #31
}
 8001686:	40d8      	lsrs	r0, r3
 8001688:	bd08      	pop	{r3, pc}
 800168a:	bf00      	nop
 800168c:	40021000 	.word	0x40021000
 8001690:	08002368 	.word	0x08002368

08001694 <HAL_RCC_GetPCLK2Freq>:
{
 8001694:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8001696:	f7ff ffe5 	bl	8001664 <HAL_RCC_GetHCLKFreq>
 800169a:	4b05      	ldr	r3, [pc, #20]	@ (80016b0 <HAL_RCC_GetPCLK2Freq+0x1c>)
 800169c:	689b      	ldr	r3, [r3, #8]
 800169e:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 80016a2:	4a04      	ldr	r2, [pc, #16]	@ (80016b4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80016a4:	5cd3      	ldrb	r3, [r2, r3]
 80016a6:	f003 031f 	and.w	r3, r3, #31
}
 80016aa:	40d8      	lsrs	r0, r3
 80016ac:	bd08      	pop	{r3, pc}
 80016ae:	bf00      	nop
 80016b0:	40021000 	.word	0x40021000
 80016b4:	08002368 	.word	0x08002368

080016b8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80016b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80016ba:	b083      	sub	sp, #12
 80016bc:	4604      	mov	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80016be:	6803      	ldr	r3, [r0, #0]
 80016c0:	f413 2f00 	tst.w	r3, #524288	@ 0x80000
 80016c4:	d069      	beq.n	800179a <HAL_RCCEx_PeriphCLKConfig+0xe2>
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80016c6:	4bae      	ldr	r3, [pc, #696]	@ (8001980 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 80016c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016ca:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 80016ce:	d11e      	bne.n	800170e <HAL_RCCEx_PeriphCLKConfig+0x56>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80016d0:	4bab      	ldr	r3, [pc, #684]	@ (8001980 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 80016d2:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80016d4:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 80016d8:	659a      	str	r2, [r3, #88]	@ 0x58
 80016da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016dc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80016e0:	9301      	str	r3, [sp, #4]
 80016e2:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80016e4:	2601      	movs	r6, #1
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80016e6:	4aa7      	ldr	r2, [pc, #668]	@ (8001984 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 80016e8:	6813      	ldr	r3, [r2, #0]
 80016ea:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80016ee:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80016f0:	f7ff f8b8 	bl	8000864 <HAL_GetTick>
 80016f4:	4605      	mov	r5, r0

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80016f6:	4ba3      	ldr	r3, [pc, #652]	@ (8001984 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	f413 7f80 	tst.w	r3, #256	@ 0x100
 80016fe:	d108      	bne.n	8001712 <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001700:	f7ff f8b0 	bl	8000864 <HAL_GetTick>
 8001704:	1b40      	subs	r0, r0, r5
 8001706:	2802      	cmp	r0, #2
 8001708:	d9f5      	bls.n	80016f6 <HAL_RCCEx_PeriphCLKConfig+0x3e>
      {
        ret = HAL_TIMEOUT;
 800170a:	2503      	movs	r5, #3
 800170c:	e002      	b.n	8001714 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    FlagStatus       pwrclkchanged = RESET;
 800170e:	2600      	movs	r6, #0
 8001710:	e7e9      	b.n	80016e6 <HAL_RCCEx_PeriphCLKConfig+0x2e>
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8001712:	2500      	movs	r5, #0
        break;
      }
    }

    if(ret == HAL_OK)
 8001714:	bb45      	cbnz	r5, 8001768 <HAL_RCCEx_PeriphCLKConfig+0xb0>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8001716:	4b9a      	ldr	r3, [pc, #616]	@ (8001980 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8001718:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800171c:	f413 7340 	ands.w	r3, r3, #768	@ 0x300
 8001720:	d015      	beq.n	800174e <HAL_RCCEx_PeriphCLKConfig+0x96>
 8001722:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8001724:	429a      	cmp	r2, r3
 8001726:	d012      	beq.n	800174e <HAL_RCCEx_PeriphCLKConfig+0x96>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8001728:	4a95      	ldr	r2, [pc, #596]	@ (8001980 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 800172a:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 800172e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8001732:	f8d2 1090 	ldr.w	r1, [r2, #144]	@ 0x90
 8001736:	f441 3180 	orr.w	r1, r1, #65536	@ 0x10000
 800173a:	f8c2 1090 	str.w	r1, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800173e:	f8d2 1090 	ldr.w	r1, [r2, #144]	@ 0x90
 8001742:	f421 3180 	bic.w	r1, r1, #65536	@ 0x10000
 8001746:	f8c2 1090 	str.w	r1, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800174a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800174e:	f013 0f01 	tst.w	r3, #1
 8001752:	d110      	bne.n	8001776 <HAL_RCCEx_PeriphCLKConfig+0xbe>
            break;
          }
        }
      }
      
      if(ret == HAL_OK)
 8001754:	b945      	cbnz	r5, 8001768 <HAL_RCCEx_PeriphCLKConfig+0xb0>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001756:	4a8a      	ldr	r2, [pc, #552]	@ (8001980 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8001758:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 800175c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001760:	6c21      	ldr	r1, [r4, #64]	@ 0x40
 8001762:	430b      	orrs	r3, r1
 8001764:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      /* set overall return value */
      status = ret;
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001768:	b1c6      	cbz	r6, 800179c <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800176a:	4a85      	ldr	r2, [pc, #532]	@ (8001980 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 800176c:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 800176e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001772:	6593      	str	r3, [r2, #88]	@ 0x58
 8001774:	e012      	b.n	800179c <HAL_RCCEx_PeriphCLKConfig+0xe4>
        tickstart = HAL_GetTick();
 8001776:	f7ff f875 	bl	8000864 <HAL_GetTick>
 800177a:	4607      	mov	r7, r0
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800177c:	4b80      	ldr	r3, [pc, #512]	@ (8001980 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 800177e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001782:	f013 0f02 	tst.w	r3, #2
 8001786:	d1e5      	bne.n	8001754 <HAL_RCCEx_PeriphCLKConfig+0x9c>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001788:	f7ff f86c 	bl	8000864 <HAL_GetTick>
 800178c:	1bc0      	subs	r0, r0, r7
 800178e:	f241 3388 	movw	r3, #5000	@ 0x1388
 8001792:	4298      	cmp	r0, r3
 8001794:	d9f2      	bls.n	800177c <HAL_RCCEx_PeriphCLKConfig+0xc4>
            ret = HAL_TIMEOUT;
 8001796:	2503      	movs	r5, #3
 8001798:	e7dc      	b.n	8001754 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800179a:	2500      	movs	r5, #0
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800179c:	6823      	ldr	r3, [r4, #0]
 800179e:	f013 0f01 	tst.w	r3, #1
 80017a2:	d008      	beq.n	80017b6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80017a4:	4a76      	ldr	r2, [pc, #472]	@ (8001980 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 80017a6:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 80017aa:	f023 0303 	bic.w	r3, r3, #3
 80017ae:	6861      	ldr	r1, [r4, #4]
 80017b0:	430b      	orrs	r3, r1
 80017b2:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80017b6:	6823      	ldr	r3, [r4, #0]
 80017b8:	f013 0f02 	tst.w	r3, #2
 80017bc:	d008      	beq.n	80017d0 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80017be:	4a70      	ldr	r2, [pc, #448]	@ (8001980 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 80017c0:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 80017c4:	f023 030c 	bic.w	r3, r3, #12
 80017c8:	68a1      	ldr	r1, [r4, #8]
 80017ca:	430b      	orrs	r3, r1
 80017cc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80017d0:	6823      	ldr	r3, [r4, #0]
 80017d2:	f013 0f04 	tst.w	r3, #4
 80017d6:	d008      	beq.n	80017ea <HAL_RCCEx_PeriphCLKConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80017d8:	4a69      	ldr	r2, [pc, #420]	@ (8001980 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 80017da:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 80017de:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80017e2:	68e1      	ldr	r1, [r4, #12]
 80017e4:	430b      	orrs	r3, r1
 80017e6:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80017ea:	6823      	ldr	r3, [r4, #0]
 80017ec:	f013 0f08 	tst.w	r3, #8
 80017f0:	d008      	beq.n	8001804 <HAL_RCCEx_PeriphCLKConfig+0x14c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80017f2:	4a63      	ldr	r2, [pc, #396]	@ (8001980 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 80017f4:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 80017f8:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80017fc:	6921      	ldr	r1, [r4, #16]
 80017fe:	430b      	orrs	r3, r1
 8001800:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8001804:	6823      	ldr	r3, [r4, #0]
 8001806:	f013 0f20 	tst.w	r3, #32
 800180a:	d008      	beq.n	800181e <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800180c:	4a5c      	ldr	r2, [pc, #368]	@ (8001980 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 800180e:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8001812:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8001816:	6961      	ldr	r1, [r4, #20]
 8001818:	430b      	orrs	r3, r1
 800181a:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800181e:	6823      	ldr	r3, [r4, #0]
 8001820:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8001824:	d008      	beq.n	8001838 <HAL_RCCEx_PeriphCLKConfig+0x180>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001826:	4a56      	ldr	r2, [pc, #344]	@ (8001980 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8001828:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 800182c:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001830:	69a1      	ldr	r1, [r4, #24]
 8001832:	430b      	orrs	r3, r1
 8001834:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8001838:	6823      	ldr	r3, [r4, #0]
 800183a:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800183e:	d008      	beq.n	8001852 <HAL_RCCEx_PeriphCLKConfig+0x19a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8001840:	4a4f      	ldr	r2, [pc, #316]	@ (8001980 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8001842:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8001846:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 800184a:	69e1      	ldr	r1, [r4, #28]
 800184c:	430b      	orrs	r3, r1
 800184e:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8001852:	6823      	ldr	r3, [r4, #0]
 8001854:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8001858:	d008      	beq.n	800186c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800185a:	4a49      	ldr	r2, [pc, #292]	@ (8001980 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 800185c:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8001860:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 8001864:	6a21      	ldr	r1, [r4, #32]
 8001866:	430b      	orrs	r3, r1
 8001868:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800186c:	6823      	ldr	r3, [r4, #0]
 800186e:	f413 7f00 	tst.w	r3, #512	@ 0x200
 8001872:	d008      	beq.n	8001886 <HAL_RCCEx_PeriphCLKConfig+0x1ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8001874:	4a42      	ldr	r2, [pc, #264]	@ (8001980 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8001876:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 800187a:	f423 2340 	bic.w	r3, r3, #786432	@ 0xc0000
 800187e:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8001880:	430b      	orrs	r3, r1
 8001882:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8001886:	6823      	ldr	r3, [r4, #0]
 8001888:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 800188c:	d00c      	beq.n	80018a8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800188e:	4a3c      	ldr	r2, [pc, #240]	@ (8001980 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8001890:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8001894:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8001898:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 800189a:	430b      	orrs	r3, r1
 800189c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80018a0:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80018a2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80018a6:	d057      	beq.n	8001958 <HAL_RCCEx_PeriphCLKConfig+0x2a0>

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80018a8:	6823      	ldr	r3, [r4, #0]
 80018aa:	f413 6f00 	tst.w	r3, #2048	@ 0x800
 80018ae:	d00c      	beq.n	80018ca <HAL_RCCEx_PeriphCLKConfig+0x212>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80018b0:	4a33      	ldr	r2, [pc, #204]	@ (8001980 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 80018b2:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 80018b6:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 80018ba:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80018bc:	430b      	orrs	r3, r1
 80018be:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80018c2:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 80018c4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80018c8:	d04b      	beq.n	8001962 <HAL_RCCEx_PeriphCLKConfig+0x2aa>

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80018ca:	6823      	ldr	r3, [r4, #0]
 80018cc:	f413 5f80 	tst.w	r3, #4096	@ 0x1000
 80018d0:	d00c      	beq.n	80018ec <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80018d2:	4a2b      	ldr	r2, [pc, #172]	@ (8001980 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 80018d4:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 80018d8:	f023 7340 	bic.w	r3, r3, #50331648	@ 0x3000000
 80018dc:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80018de:	430b      	orrs	r3, r1
 80018e0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80018e4:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80018e6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80018ea:	d03f      	beq.n	800196c <HAL_RCCEx_PeriphCLKConfig+0x2b4>
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80018ec:	6823      	ldr	r3, [r4, #0]
 80018ee:	f413 5f00 	tst.w	r3, #8192	@ 0x2000
 80018f2:	d00c      	beq.n	800190e <HAL_RCCEx_PeriphCLKConfig+0x256>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80018f4:	4a22      	ldr	r2, [pc, #136]	@ (8001980 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 80018f6:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 80018fa:	f023 6340 	bic.w	r3, r3, #201326592	@ 0xc000000
 80018fe:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8001900:	430b      	orrs	r3, r1
 8001902:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8001906:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8001908:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800190c:	d033      	beq.n	8001976 <HAL_RCCEx_PeriphCLKConfig+0x2be>
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800190e:	6823      	ldr	r3, [r4, #0]
 8001910:	f413 4f80 	tst.w	r3, #16384	@ 0x4000
 8001914:	d00c      	beq.n	8001930 <HAL_RCCEx_PeriphCLKConfig+0x278>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8001916:	4a1a      	ldr	r2, [pc, #104]	@ (8001980 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8001918:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 800191c:	f023 6340 	bic.w	r3, r3, #201326592	@ 0xc000000
 8001920:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8001922:	430b      	orrs	r3, r1
 8001924:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8001928:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800192a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800192e:	d02b      	beq.n	8001988 <HAL_RCCEx_PeriphCLKConfig+0x2d0>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8001930:	6823      	ldr	r3, [r4, #0]
 8001932:	f413 4f00 	tst.w	r3, #32768	@ 0x8000
 8001936:	d00c      	beq.n	8001952 <HAL_RCCEx_PeriphCLKConfig+0x29a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8001938:	4a11      	ldr	r2, [pc, #68]	@ (8001980 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 800193a:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 800193e:	f023 5340 	bic.w	r3, r3, #805306368	@ 0x30000000
 8001942:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 8001944:	430b      	orrs	r3, r1
 8001946:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800194a:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800194c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8001950:	d01f      	beq.n	8001992 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  }

#endif /* QUADSPI */

  return status;
}
 8001952:	4628      	mov	r0, r5
 8001954:	b003      	add	sp, #12
 8001956:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8001958:	68d3      	ldr	r3, [r2, #12]
 800195a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800195e:	60d3      	str	r3, [r2, #12]
 8001960:	e7a2      	b.n	80018a8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8001962:	68d3      	ldr	r3, [r2, #12]
 8001964:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001968:	60d3      	str	r3, [r2, #12]
 800196a:	e7ae      	b.n	80018ca <HAL_RCCEx_PeriphCLKConfig+0x212>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800196c:	68d3      	ldr	r3, [r2, #12]
 800196e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001972:	60d3      	str	r3, [r2, #12]
 8001974:	e7ba      	b.n	80018ec <HAL_RCCEx_PeriphCLKConfig+0x234>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8001976:	68d3      	ldr	r3, [r2, #12]
 8001978:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800197c:	60d3      	str	r3, [r2, #12]
 800197e:	e7c6      	b.n	800190e <HAL_RCCEx_PeriphCLKConfig+0x256>
 8001980:	40021000 	.word	0x40021000
 8001984:	40007000 	.word	0x40007000
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8001988:	68d3      	ldr	r3, [r2, #12]
 800198a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800198e:	60d3      	str	r3, [r2, #12]
 8001990:	e7ce      	b.n	8001930 <HAL_RCCEx_PeriphCLKConfig+0x278>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8001992:	68d3      	ldr	r3, [r2, #12]
 8001994:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001998:	60d3      	str	r3, [r2, #12]
 800199a:	e7da      	b.n	8001952 <HAL_RCCEx_PeriphCLKConfig+0x29a>

0800199c <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800199c:	6802      	ldr	r2, [r0, #0]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800199e:	e852 3f00 	ldrex	r3, [r2]
 80019a2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80019a6:	e842 3100 	strex	r1, r3, [r2]
 80019aa:	2900      	cmp	r1, #0
 80019ac:	d1f6      	bne.n	800199c <UART_EndRxTransfer>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80019ae:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80019b0:	f102 0308 	add.w	r3, r2, #8
 80019b4:	e853 3f00 	ldrex	r3, [r3]
 80019b8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80019bc:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80019c0:	3208      	adds	r2, #8
 80019c2:	e842 3100 	strex	r1, r3, [r2]
 80019c6:	2900      	cmp	r1, #0
 80019c8:	d1f1      	bne.n	80019ae <UART_EndRxTransfer+0x12>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80019ca:	6ec3      	ldr	r3, [r0, #108]	@ 0x6c
 80019cc:	2b01      	cmp	r3, #1
 80019ce:	d006      	beq.n	80019de <UART_EndRxTransfer+0x42>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80019d0:	2320      	movs	r3, #32
 80019d2:	f8c0 308c 	str.w	r3, [r0, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80019d6:	2300      	movs	r3, #0
 80019d8:	66c3      	str	r3, [r0, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80019da:	6743      	str	r3, [r0, #116]	@ 0x74
}
 80019dc:	4770      	bx	lr
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80019de:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80019e0:	e852 3f00 	ldrex	r3, [r2]
 80019e4:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80019e8:	e842 3100 	strex	r1, r3, [r2]
 80019ec:	2900      	cmp	r1, #0
 80019ee:	d1f6      	bne.n	80019de <UART_EndRxTransfer+0x42>
 80019f0:	e7ee      	b.n	80019d0 <UART_EndRxTransfer+0x34>
	...

080019f4 <UART_SetConfig>:
{
 80019f4:	b570      	push	{r4, r5, r6, lr}
 80019f6:	4604      	mov	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80019f8:	6883      	ldr	r3, [r0, #8]
 80019fa:	6902      	ldr	r2, [r0, #16]
 80019fc:	4313      	orrs	r3, r2
 80019fe:	6942      	ldr	r2, [r0, #20]
 8001a00:	4313      	orrs	r3, r2
 8001a02:	69c2      	ldr	r2, [r0, #28]
 8001a04:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8001a06:	6801      	ldr	r1, [r0, #0]
 8001a08:	6808      	ldr	r0, [r1, #0]
 8001a0a:	4a8b      	ldr	r2, [pc, #556]	@ (8001c38 <UART_SetConfig+0x244>)
 8001a0c:	4002      	ands	r2, r0
 8001a0e:	431a      	orrs	r2, r3
 8001a10:	600a      	str	r2, [r1, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001a12:	6822      	ldr	r2, [r4, #0]
 8001a14:	6853      	ldr	r3, [r2, #4]
 8001a16:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001a1a:	68e1      	ldr	r1, [r4, #12]
 8001a1c:	430b      	orrs	r3, r1
 8001a1e:	6053      	str	r3, [r2, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8001a20:	69a1      	ldr	r1, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8001a22:	6822      	ldr	r2, [r4, #0]
 8001a24:	4b85      	ldr	r3, [pc, #532]	@ (8001c3c <UART_SetConfig+0x248>)
 8001a26:	429a      	cmp	r2, r3
 8001a28:	d001      	beq.n	8001a2e <UART_SetConfig+0x3a>
    tmpreg |= huart->Init.OneBitSampling;
 8001a2a:	6a23      	ldr	r3, [r4, #32]
 8001a2c:	4319      	orrs	r1, r3
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8001a2e:	6893      	ldr	r3, [r2, #8]
 8001a30:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8001a34:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8001a38:	430b      	orrs	r3, r1
 8001a3a:	6093      	str	r3, [r2, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8001a3c:	6822      	ldr	r2, [r4, #0]
 8001a3e:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8001a40:	f023 030f 	bic.w	r3, r3, #15
 8001a44:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8001a46:	430b      	orrs	r3, r1
 8001a48:	62d3      	str	r3, [r2, #44]	@ 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001a4a:	6823      	ldr	r3, [r4, #0]
 8001a4c:	4a7c      	ldr	r2, [pc, #496]	@ (8001c40 <UART_SetConfig+0x24c>)
 8001a4e:	4293      	cmp	r3, r2
 8001a50:	d023      	beq.n	8001a9a <UART_SetConfig+0xa6>
 8001a52:	4a7c      	ldr	r2, [pc, #496]	@ (8001c44 <UART_SetConfig+0x250>)
 8001a54:	4293      	cmp	r3, r2
 8001a56:	d034      	beq.n	8001ac2 <UART_SetConfig+0xce>
 8001a58:	4a7b      	ldr	r2, [pc, #492]	@ (8001c48 <UART_SetConfig+0x254>)
 8001a5a:	4293      	cmp	r3, r2
 8001a5c:	d04a      	beq.n	8001af4 <UART_SetConfig+0x100>
 8001a5e:	4a7b      	ldr	r2, [pc, #492]	@ (8001c4c <UART_SetConfig+0x258>)
 8001a60:	4293      	cmp	r3, r2
 8001a62:	d059      	beq.n	8001b18 <UART_SetConfig+0x124>
 8001a64:	4a75      	ldr	r2, [pc, #468]	@ (8001c3c <UART_SetConfig+0x248>)
 8001a66:	4293      	cmp	r3, r2
 8001a68:	d068      	beq.n	8001b3c <UART_SetConfig+0x148>
 8001a6a:	2210      	movs	r2, #16
  if (UART_INSTANCE_LOWPOWER(huart))
 8001a6c:	4973      	ldr	r1, [pc, #460]	@ (8001c3c <UART_SetConfig+0x248>)
 8001a6e:	428b      	cmp	r3, r1
 8001a70:	f000 8095 	beq.w	8001b9e <UART_SetConfig+0x1aa>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001a74:	69e0      	ldr	r0, [r4, #28]
 8001a76:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8001a7a:	f000 80d2 	beq.w	8001c22 <UART_SetConfig+0x22e>
    switch (clocksource)
 8001a7e:	2a08      	cmp	r2, #8
 8001a80:	f200 814f 	bhi.w	8001d22 <UART_SetConfig+0x32e>
 8001a84:	e8df f012 	tbh	[pc, r2, lsl #1]
 8001a88:	01340112 	.word	0x01340112
 8001a8c:	014d0110 	.word	0x014d0110
 8001a90:	014d0137 	.word	0x014d0137
 8001a94:	014d014d 	.word	0x014d014d
 8001a98:	013a      	.short	0x013a
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001a9a:	f502 4258 	add.w	r2, r2, #55296	@ 0xd800
 8001a9e:	f8d2 2088 	ldr.w	r2, [r2, #136]	@ 0x88
 8001aa2:	f002 0203 	and.w	r2, r2, #3
 8001aa6:	2a03      	cmp	r2, #3
 8001aa8:	d809      	bhi.n	8001abe <UART_SetConfig+0xca>
 8001aaa:	e8df f002 	tbb	[pc, r2]
 8001aae:	0402      	.short	0x0402
 8001ab0:	065c      	.short	0x065c
 8001ab2:	2201      	movs	r2, #1
 8001ab4:	e7da      	b.n	8001a6c <UART_SetConfig+0x78>
 8001ab6:	2204      	movs	r2, #4
 8001ab8:	e7d8      	b.n	8001a6c <UART_SetConfig+0x78>
 8001aba:	2208      	movs	r2, #8
 8001abc:	e7d6      	b.n	8001a6c <UART_SetConfig+0x78>
 8001abe:	2210      	movs	r2, #16
 8001ac0:	e7d4      	b.n	8001a6c <UART_SetConfig+0x78>
 8001ac2:	f502 32e6 	add.w	r2, r2, #117760	@ 0x1cc00
 8001ac6:	f8d2 2088 	ldr.w	r2, [r2, #136]	@ 0x88
 8001aca:	f002 020c 	and.w	r2, r2, #12
 8001ace:	2a0c      	cmp	r2, #12
 8001ad0:	d80e      	bhi.n	8001af0 <UART_SetConfig+0xfc>
 8001ad2:	e8df f002 	tbb	[pc, r2]
 8001ad6:	0d07      	.short	0x0d07
 8001ad8:	0d090d0d 	.word	0x0d090d0d
 8001adc:	0d4a0d0d 	.word	0x0d4a0d0d
 8001ae0:	0d0d      	.short	0x0d0d
 8001ae2:	0b          	.byte	0x0b
 8001ae3:	00          	.byte	0x00
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	e7c1      	b.n	8001a6c <UART_SetConfig+0x78>
 8001ae8:	2204      	movs	r2, #4
 8001aea:	e7bf      	b.n	8001a6c <UART_SetConfig+0x78>
 8001aec:	2208      	movs	r2, #8
 8001aee:	e7bd      	b.n	8001a6c <UART_SetConfig+0x78>
 8001af0:	2210      	movs	r2, #16
 8001af2:	e7bb      	b.n	8001a6c <UART_SetConfig+0x78>
 8001af4:	f502 32e4 	add.w	r2, r2, #116736	@ 0x1c800
 8001af8:	f8d2 2088 	ldr.w	r2, [r2, #136]	@ 0x88
 8001afc:	f002 0230 	and.w	r2, r2, #48	@ 0x30
 8001b00:	2a20      	cmp	r2, #32
 8001b02:	d034      	beq.n	8001b6e <UART_SetConfig+0x17a>
 8001b04:	d804      	bhi.n	8001b10 <UART_SetConfig+0x11c>
 8001b06:	b3a2      	cbz	r2, 8001b72 <UART_SetConfig+0x17e>
 8001b08:	2a10      	cmp	r2, #16
 8001b0a:	d134      	bne.n	8001b76 <UART_SetConfig+0x182>
 8001b0c:	2204      	movs	r2, #4
 8001b0e:	e7ad      	b.n	8001a6c <UART_SetConfig+0x78>
 8001b10:	2a30      	cmp	r2, #48	@ 0x30
 8001b12:	d132      	bne.n	8001b7a <UART_SetConfig+0x186>
 8001b14:	2208      	movs	r2, #8
 8001b16:	e7a9      	b.n	8001a6c <UART_SetConfig+0x78>
 8001b18:	f502 32e2 	add.w	r2, r2, #115712	@ 0x1c400
 8001b1c:	f8d2 2088 	ldr.w	r2, [r2, #136]	@ 0x88
 8001b20:	f002 02c0 	and.w	r2, r2, #192	@ 0xc0
 8001b24:	2a80      	cmp	r2, #128	@ 0x80
 8001b26:	d02a      	beq.n	8001b7e <UART_SetConfig+0x18a>
 8001b28:	d804      	bhi.n	8001b34 <UART_SetConfig+0x140>
 8001b2a:	b352      	cbz	r2, 8001b82 <UART_SetConfig+0x18e>
 8001b2c:	2a40      	cmp	r2, #64	@ 0x40
 8001b2e:	d12a      	bne.n	8001b86 <UART_SetConfig+0x192>
 8001b30:	2204      	movs	r2, #4
 8001b32:	e79b      	b.n	8001a6c <UART_SetConfig+0x78>
 8001b34:	2ac0      	cmp	r2, #192	@ 0xc0
 8001b36:	d128      	bne.n	8001b8a <UART_SetConfig+0x196>
 8001b38:	2208      	movs	r2, #8
 8001b3a:	e797      	b.n	8001a6c <UART_SetConfig+0x78>
 8001b3c:	f502 32c8 	add.w	r2, r2, #102400	@ 0x19000
 8001b40:	f8d2 2088 	ldr.w	r2, [r2, #136]	@ 0x88
 8001b44:	f402 6240 	and.w	r2, r2, #3072	@ 0xc00
 8001b48:	f5b2 6f00 	cmp.w	r2, #2048	@ 0x800
 8001b4c:	d01f      	beq.n	8001b8e <UART_SetConfig+0x19a>
 8001b4e:	d805      	bhi.n	8001b5c <UART_SetConfig+0x168>
 8001b50:	b1fa      	cbz	r2, 8001b92 <UART_SetConfig+0x19e>
 8001b52:	f5b2 6f80 	cmp.w	r2, #1024	@ 0x400
 8001b56:	d11e      	bne.n	8001b96 <UART_SetConfig+0x1a2>
 8001b58:	2204      	movs	r2, #4
 8001b5a:	e787      	b.n	8001a6c <UART_SetConfig+0x78>
 8001b5c:	f5b2 6f40 	cmp.w	r2, #3072	@ 0xc00
 8001b60:	d11b      	bne.n	8001b9a <UART_SetConfig+0x1a6>
 8001b62:	2208      	movs	r2, #8
 8001b64:	e782      	b.n	8001a6c <UART_SetConfig+0x78>
 8001b66:	2202      	movs	r2, #2
 8001b68:	e780      	b.n	8001a6c <UART_SetConfig+0x78>
 8001b6a:	2202      	movs	r2, #2
 8001b6c:	e77e      	b.n	8001a6c <UART_SetConfig+0x78>
 8001b6e:	2202      	movs	r2, #2
 8001b70:	e77c      	b.n	8001a6c <UART_SetConfig+0x78>
 8001b72:	2200      	movs	r2, #0
 8001b74:	e77a      	b.n	8001a6c <UART_SetConfig+0x78>
 8001b76:	2210      	movs	r2, #16
 8001b78:	e778      	b.n	8001a6c <UART_SetConfig+0x78>
 8001b7a:	2210      	movs	r2, #16
 8001b7c:	e776      	b.n	8001a6c <UART_SetConfig+0x78>
 8001b7e:	2202      	movs	r2, #2
 8001b80:	e774      	b.n	8001a6c <UART_SetConfig+0x78>
 8001b82:	2200      	movs	r2, #0
 8001b84:	e772      	b.n	8001a6c <UART_SetConfig+0x78>
 8001b86:	2210      	movs	r2, #16
 8001b88:	e770      	b.n	8001a6c <UART_SetConfig+0x78>
 8001b8a:	2210      	movs	r2, #16
 8001b8c:	e76e      	b.n	8001a6c <UART_SetConfig+0x78>
 8001b8e:	2202      	movs	r2, #2
 8001b90:	e76c      	b.n	8001a6c <UART_SetConfig+0x78>
 8001b92:	2200      	movs	r2, #0
 8001b94:	e76a      	b.n	8001a6c <UART_SetConfig+0x78>
 8001b96:	2210      	movs	r2, #16
 8001b98:	e768      	b.n	8001a6c <UART_SetConfig+0x78>
 8001b9a:	2210      	movs	r2, #16
 8001b9c:	e766      	b.n	8001a6c <UART_SetConfig+0x78>
    switch (clocksource)
 8001b9e:	2a08      	cmp	r2, #8
 8001ba0:	f200 80af 	bhi.w	8001d02 <UART_SetConfig+0x30e>
 8001ba4:	e8df f002 	tbb	[pc, r2]
 8001ba8:	ad3bad08 	.word	0xad3bad08
 8001bac:	adadad38 	.word	0xadadad38
 8001bb0:	05          	.byte	0x05
 8001bb1:	00          	.byte	0x00
 8001bb2:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8001bb6:	e004      	b.n	8001bc2 <UART_SetConfig+0x1ce>
        pclk = HAL_RCC_GetPCLK1Freq();
 8001bb8:	f7ff fd5a 	bl	8001670 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8001bbc:	2800      	cmp	r0, #0
 8001bbe:	f000 80a2 	beq.w	8001d06 <UART_SetConfig+0x312>
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8001bc2:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8001bc4:	4b22      	ldr	r3, [pc, #136]	@ (8001c50 <UART_SetConfig+0x25c>)
 8001bc6:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 8001bca:	fbb0 f3f2 	udiv	r3, r0, r2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8001bce:	6865      	ldr	r5, [r4, #4]
 8001bd0:	eb05 0145 	add.w	r1, r5, r5, lsl #1
 8001bd4:	4299      	cmp	r1, r3
 8001bd6:	f200 8098 	bhi.w	8001d0a <UART_SetConfig+0x316>
 8001bda:	ebb3 3f05 	cmp.w	r3, r5, lsl #12
 8001bde:	f200 8096 	bhi.w	8001d0e <UART_SetConfig+0x31a>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8001be2:	2600      	movs	r6, #0
 8001be4:	4633      	mov	r3, r6
 8001be6:	4631      	mov	r1, r6
 8001be8:	f7fe fbb4 	bl	8000354 <__aeabi_uldivmod>
 8001bec:	0209      	lsls	r1, r1, #8
 8001bee:	ea41 6110 	orr.w	r1, r1, r0, lsr #24
 8001bf2:	0200      	lsls	r0, r0, #8
 8001bf4:	086b      	lsrs	r3, r5, #1
 8001bf6:	18c0      	adds	r0, r0, r3
 8001bf8:	462a      	mov	r2, r5
 8001bfa:	4633      	mov	r3, r6
 8001bfc:	f141 0100 	adc.w	r1, r1, #0
 8001c00:	f7fe fba8 	bl	8000354 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8001c04:	f5a0 7240 	sub.w	r2, r0, #768	@ 0x300
 8001c08:	4b12      	ldr	r3, [pc, #72]	@ (8001c54 <UART_SetConfig+0x260>)
 8001c0a:	429a      	cmp	r2, r3
 8001c0c:	f200 8081 	bhi.w	8001d12 <UART_SetConfig+0x31e>
          huart->Instance->BRR = usartdiv;
 8001c10:	6823      	ldr	r3, [r4, #0]
 8001c12:	60d8      	str	r0, [r3, #12]
 8001c14:	4630      	mov	r0, r6
 8001c16:	e062      	b.n	8001cde <UART_SetConfig+0x2ea>
        pclk = HAL_RCC_GetSysClockFreq();
 8001c18:	f7ff fbe4 	bl	80013e4 <HAL_RCC_GetSysClockFreq>
        break;
 8001c1c:	e7ce      	b.n	8001bbc <UART_SetConfig+0x1c8>
        pclk = (uint32_t) HSI_VALUE;
 8001c1e:	480e      	ldr	r0, [pc, #56]	@ (8001c58 <UART_SetConfig+0x264>)
 8001c20:	e7cf      	b.n	8001bc2 <UART_SetConfig+0x1ce>
    switch (clocksource)
 8001c22:	2a08      	cmp	r2, #8
 8001c24:	d877      	bhi.n	8001d16 <UART_SetConfig+0x322>
 8001c26:	e8df f002 	tbb	[pc, r2]
 8001c2a:	3919      	.short	0x3919
 8001c2c:	763c7605 	.word	0x763c7605
 8001c30:	7676      	.short	0x7676
 8001c32:	1d          	.byte	0x1d
 8001c33:	00          	.byte	0x00
 8001c34:	4808      	ldr	r0, [pc, #32]	@ (8001c58 <UART_SetConfig+0x264>)
 8001c36:	e015      	b.n	8001c64 <UART_SetConfig+0x270>
 8001c38:	cfff69f3 	.word	0xcfff69f3
 8001c3c:	40008000 	.word	0x40008000
 8001c40:	40013800 	.word	0x40013800
 8001c44:	40004400 	.word	0x40004400
 8001c48:	40004800 	.word	0x40004800
 8001c4c:	40004c00 	.word	0x40004c00
 8001c50:	08002340 	.word	0x08002340
 8001c54:	000ffcff 	.word	0x000ffcff
 8001c58:	00f42400 	.word	0x00f42400
        pclk = HAL_RCC_GetPCLK1Freq();
 8001c5c:	f7ff fd08 	bl	8001670 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8001c60:	2800      	cmp	r0, #0
 8001c62:	d05a      	beq.n	8001d1a <UART_SetConfig+0x326>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8001c64:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8001c66:	4b32      	ldr	r3, [pc, #200]	@ (8001d30 <UART_SetConfig+0x33c>)
 8001c68:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8001c6c:	fbb0 f0f3 	udiv	r0, r0, r3
 8001c70:	6862      	ldr	r2, [r4, #4]
 8001c72:	0853      	lsrs	r3, r2, #1
 8001c74:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 8001c78:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8001c7c:	f1a3 0110 	sub.w	r1, r3, #16
 8001c80:	f64f 72ef 	movw	r2, #65519	@ 0xffef
 8001c84:	4291      	cmp	r1, r2
 8001c86:	d84a      	bhi.n	8001d1e <UART_SetConfig+0x32a>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8001c88:	b29a      	uxth	r2, r3
 8001c8a:	f022 020f 	bic.w	r2, r2, #15
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8001c8e:	f3c3 0342 	ubfx	r3, r3, #1, #3
 8001c92:	4313      	orrs	r3, r2
        huart->Instance->BRR = brrtemp;
 8001c94:	6822      	ldr	r2, [r4, #0]
 8001c96:	60d3      	str	r3, [r2, #12]
 8001c98:	2000      	movs	r0, #0
 8001c9a:	e020      	b.n	8001cde <UART_SetConfig+0x2ea>
        pclk = HAL_RCC_GetPCLK2Freq();
 8001c9c:	f7ff fcfa 	bl	8001694 <HAL_RCC_GetPCLK2Freq>
        break;
 8001ca0:	e7de      	b.n	8001c60 <UART_SetConfig+0x26c>
        pclk = HAL_RCC_GetSysClockFreq();
 8001ca2:	f7ff fb9f 	bl	80013e4 <HAL_RCC_GetSysClockFreq>
        break;
 8001ca6:	e7db      	b.n	8001c60 <UART_SetConfig+0x26c>
    switch (clocksource)
 8001ca8:	4822      	ldr	r0, [pc, #136]	@ (8001d34 <UART_SetConfig+0x340>)
 8001caa:	e003      	b.n	8001cb4 <UART_SetConfig+0x2c0>
        pclk = HAL_RCC_GetPCLK1Freq();
 8001cac:	f7ff fce0 	bl	8001670 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8001cb0:	2800      	cmp	r0, #0
 8001cb2:	d038      	beq.n	8001d26 <UART_SetConfig+0x332>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8001cb4:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8001cb6:	4b1e      	ldr	r3, [pc, #120]	@ (8001d30 <UART_SetConfig+0x33c>)
 8001cb8:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8001cbc:	fbb0 f0f3 	udiv	r0, r0, r3
 8001cc0:	6863      	ldr	r3, [r4, #4]
 8001cc2:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 8001cc6:	fbb0 f0f3 	udiv	r0, r0, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8001cca:	f1a0 0210 	sub.w	r2, r0, #16
 8001cce:	f64f 73ef 	movw	r3, #65519	@ 0xffef
 8001cd2:	429a      	cmp	r2, r3
 8001cd4:	d829      	bhi.n	8001d2a <UART_SetConfig+0x336>
        huart->Instance->BRR = (uint16_t)usartdiv;
 8001cd6:	6823      	ldr	r3, [r4, #0]
 8001cd8:	b280      	uxth	r0, r0
 8001cda:	60d8      	str	r0, [r3, #12]
 8001cdc:	2000      	movs	r0, #0
  huart->NbTxDataToProcess = 1;
 8001cde:	2301      	movs	r3, #1
 8001ce0:	f8a4 306a 	strh.w	r3, [r4, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8001ce4:	f8a4 3068 	strh.w	r3, [r4, #104]	@ 0x68
  huart->RxISR = NULL;
 8001ce8:	2300      	movs	r3, #0
 8001cea:	6763      	str	r3, [r4, #116]	@ 0x74
  huart->TxISR = NULL;
 8001cec:	67a3      	str	r3, [r4, #120]	@ 0x78
}
 8001cee:	bd70      	pop	{r4, r5, r6, pc}
        pclk = HAL_RCC_GetPCLK2Freq();
 8001cf0:	f7ff fcd0 	bl	8001694 <HAL_RCC_GetPCLK2Freq>
        break;
 8001cf4:	e7dc      	b.n	8001cb0 <UART_SetConfig+0x2bc>
        pclk = HAL_RCC_GetSysClockFreq();
 8001cf6:	f7ff fb75 	bl	80013e4 <HAL_RCC_GetSysClockFreq>
        break;
 8001cfa:	e7d9      	b.n	8001cb0 <UART_SetConfig+0x2bc>
        pclk = (uint32_t) LSE_VALUE;
 8001cfc:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8001d00:	e7d8      	b.n	8001cb4 <UART_SetConfig+0x2c0>
    switch (clocksource)
 8001d02:	2001      	movs	r0, #1
 8001d04:	e7eb      	b.n	8001cde <UART_SetConfig+0x2ea>
 8001d06:	2000      	movs	r0, #0
 8001d08:	e7e9      	b.n	8001cde <UART_SetConfig+0x2ea>
        ret = HAL_ERROR;
 8001d0a:	2001      	movs	r0, #1
 8001d0c:	e7e7      	b.n	8001cde <UART_SetConfig+0x2ea>
 8001d0e:	2001      	movs	r0, #1
 8001d10:	e7e5      	b.n	8001cde <UART_SetConfig+0x2ea>
          ret = HAL_ERROR;
 8001d12:	2001      	movs	r0, #1
 8001d14:	e7e3      	b.n	8001cde <UART_SetConfig+0x2ea>
    switch (clocksource)
 8001d16:	2001      	movs	r0, #1
 8001d18:	e7e1      	b.n	8001cde <UART_SetConfig+0x2ea>
 8001d1a:	2000      	movs	r0, #0
 8001d1c:	e7df      	b.n	8001cde <UART_SetConfig+0x2ea>
        ret = HAL_ERROR;
 8001d1e:	2001      	movs	r0, #1
 8001d20:	e7dd      	b.n	8001cde <UART_SetConfig+0x2ea>
    switch (clocksource)
 8001d22:	2001      	movs	r0, #1
 8001d24:	e7db      	b.n	8001cde <UART_SetConfig+0x2ea>
 8001d26:	2000      	movs	r0, #0
 8001d28:	e7d9      	b.n	8001cde <UART_SetConfig+0x2ea>
        ret = HAL_ERROR;
 8001d2a:	2001      	movs	r0, #1
 8001d2c:	e7d7      	b.n	8001cde <UART_SetConfig+0x2ea>
 8001d2e:	bf00      	nop
 8001d30:	08002340 	.word	0x08002340
 8001d34:	00f42400 	.word	0x00f42400

08001d38 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8001d38:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8001d3a:	f013 0f08 	tst.w	r3, #8
 8001d3e:	d006      	beq.n	8001d4e <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8001d40:	6802      	ldr	r2, [r0, #0]
 8001d42:	6853      	ldr	r3, [r2, #4]
 8001d44:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8001d48:	6b81      	ldr	r1, [r0, #56]	@ 0x38
 8001d4a:	430b      	orrs	r3, r1
 8001d4c:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8001d4e:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8001d50:	f013 0f01 	tst.w	r3, #1
 8001d54:	d006      	beq.n	8001d64 <UART_AdvFeatureConfig+0x2c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8001d56:	6802      	ldr	r2, [r0, #0]
 8001d58:	6853      	ldr	r3, [r2, #4]
 8001d5a:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8001d5e:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 8001d60:	430b      	orrs	r3, r1
 8001d62:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8001d64:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8001d66:	f013 0f02 	tst.w	r3, #2
 8001d6a:	d006      	beq.n	8001d7a <UART_AdvFeatureConfig+0x42>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8001d6c:	6802      	ldr	r2, [r0, #0]
 8001d6e:	6853      	ldr	r3, [r2, #4]
 8001d70:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001d74:	6b01      	ldr	r1, [r0, #48]	@ 0x30
 8001d76:	430b      	orrs	r3, r1
 8001d78:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8001d7a:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8001d7c:	f013 0f04 	tst.w	r3, #4
 8001d80:	d006      	beq.n	8001d90 <UART_AdvFeatureConfig+0x58>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8001d82:	6802      	ldr	r2, [r0, #0]
 8001d84:	6853      	ldr	r3, [r2, #4]
 8001d86:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001d8a:	6b41      	ldr	r1, [r0, #52]	@ 0x34
 8001d8c:	430b      	orrs	r3, r1
 8001d8e:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8001d90:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8001d92:	f013 0f10 	tst.w	r3, #16
 8001d96:	d006      	beq.n	8001da6 <UART_AdvFeatureConfig+0x6e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8001d98:	6802      	ldr	r2, [r0, #0]
 8001d9a:	6893      	ldr	r3, [r2, #8]
 8001d9c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001da0:	6bc1      	ldr	r1, [r0, #60]	@ 0x3c
 8001da2:	430b      	orrs	r3, r1
 8001da4:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8001da6:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8001da8:	f013 0f20 	tst.w	r3, #32
 8001dac:	d006      	beq.n	8001dbc <UART_AdvFeatureConfig+0x84>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8001dae:	6802      	ldr	r2, [r0, #0]
 8001db0:	6893      	ldr	r3, [r2, #8]
 8001db2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8001db6:	6c01      	ldr	r1, [r0, #64]	@ 0x40
 8001db8:	430b      	orrs	r3, r1
 8001dba:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8001dbc:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8001dbe:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8001dc2:	d00a      	beq.n	8001dda <UART_AdvFeatureConfig+0xa2>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8001dc4:	6802      	ldr	r2, [r0, #0]
 8001dc6:	6853      	ldr	r3, [r2, #4]
 8001dc8:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8001dcc:	6c41      	ldr	r1, [r0, #68]	@ 0x44
 8001dce:	430b      	orrs	r3, r1
 8001dd0:	6053      	str	r3, [r2, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8001dd2:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 8001dd4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8001dd8:	d00b      	beq.n	8001df2 <UART_AdvFeatureConfig+0xba>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8001dda:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8001ddc:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8001de0:	d006      	beq.n	8001df0 <UART_AdvFeatureConfig+0xb8>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8001de2:	6802      	ldr	r2, [r0, #0]
 8001de4:	6853      	ldr	r3, [r2, #4]
 8001de6:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 8001dea:	6cc1      	ldr	r1, [r0, #76]	@ 0x4c
 8001dec:	430b      	orrs	r3, r1
 8001dee:	6053      	str	r3, [r2, #4]
}
 8001df0:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8001df2:	6802      	ldr	r2, [r0, #0]
 8001df4:	6853      	ldr	r3, [r2, #4]
 8001df6:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8001dfa:	6c81      	ldr	r1, [r0, #72]	@ 0x48
 8001dfc:	430b      	orrs	r3, r1
 8001dfe:	6053      	str	r3, [r2, #4]
 8001e00:	e7eb      	b.n	8001dda <UART_AdvFeatureConfig+0xa2>

08001e02 <UART_WaitOnFlagUntilTimeout>:
{
 8001e02:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001e06:	4605      	mov	r5, r0
 8001e08:	460e      	mov	r6, r1
 8001e0a:	4617      	mov	r7, r2
 8001e0c:	4699      	mov	r9, r3
 8001e0e:	f8dd 8020 	ldr.w	r8, [sp, #32]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001e12:	682b      	ldr	r3, [r5, #0]
 8001e14:	69dc      	ldr	r4, [r3, #28]
 8001e16:	ea36 0404 	bics.w	r4, r6, r4
 8001e1a:	bf0c      	ite	eq
 8001e1c:	2401      	moveq	r4, #1
 8001e1e:	2400      	movne	r4, #0
 8001e20:	42bc      	cmp	r4, r7
 8001e22:	d136      	bne.n	8001e92 <UART_WaitOnFlagUntilTimeout+0x90>
    if (Timeout != HAL_MAX_DELAY)
 8001e24:	f1b8 3fff 	cmp.w	r8, #4294967295	@ 0xffffffff
 8001e28:	d0f3      	beq.n	8001e12 <UART_WaitOnFlagUntilTimeout+0x10>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001e2a:	f7fe fd1b 	bl	8000864 <HAL_GetTick>
 8001e2e:	eba0 0009 	sub.w	r0, r0, r9
 8001e32:	4540      	cmp	r0, r8
 8001e34:	d830      	bhi.n	8001e98 <UART_WaitOnFlagUntilTimeout+0x96>
 8001e36:	f1b8 0f00 	cmp.w	r8, #0
 8001e3a:	d02f      	beq.n	8001e9c <UART_WaitOnFlagUntilTimeout+0x9a>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8001e3c:	682b      	ldr	r3, [r5, #0]
 8001e3e:	681a      	ldr	r2, [r3, #0]
 8001e40:	f012 0f04 	tst.w	r2, #4
 8001e44:	d0e5      	beq.n	8001e12 <UART_WaitOnFlagUntilTimeout+0x10>
 8001e46:	2e80      	cmp	r6, #128	@ 0x80
 8001e48:	d0e3      	beq.n	8001e12 <UART_WaitOnFlagUntilTimeout+0x10>
 8001e4a:	2e40      	cmp	r6, #64	@ 0x40
 8001e4c:	d0e1      	beq.n	8001e12 <UART_WaitOnFlagUntilTimeout+0x10>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8001e4e:	69da      	ldr	r2, [r3, #28]
 8001e50:	f012 0f08 	tst.w	r2, #8
 8001e54:	d111      	bne.n	8001e7a <UART_WaitOnFlagUntilTimeout+0x78>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8001e56:	69da      	ldr	r2, [r3, #28]
 8001e58:	f412 6f00 	tst.w	r2, #2048	@ 0x800
 8001e5c:	d0d9      	beq.n	8001e12 <UART_WaitOnFlagUntilTimeout+0x10>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8001e5e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001e62:	621a      	str	r2, [r3, #32]
          UART_EndRxTransfer(huart);
 8001e64:	4628      	mov	r0, r5
 8001e66:	f7ff fd99 	bl	800199c <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8001e6a:	2320      	movs	r3, #32
 8001e6c:	f8c5 3090 	str.w	r3, [r5, #144]	@ 0x90
          __HAL_UNLOCK(huart);
 8001e70:	2300      	movs	r3, #0
 8001e72:	f885 3084 	strb.w	r3, [r5, #132]	@ 0x84
          return HAL_TIMEOUT;
 8001e76:	2003      	movs	r0, #3
 8001e78:	e00c      	b.n	8001e94 <UART_WaitOnFlagUntilTimeout+0x92>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8001e7a:	2408      	movs	r4, #8
 8001e7c:	621c      	str	r4, [r3, #32]
          UART_EndRxTransfer(huart);
 8001e7e:	4628      	mov	r0, r5
 8001e80:	f7ff fd8c 	bl	800199c <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8001e84:	f8c5 4090 	str.w	r4, [r5, #144]	@ 0x90
          __HAL_UNLOCK(huart);
 8001e88:	2300      	movs	r3, #0
 8001e8a:	f885 3084 	strb.w	r3, [r5, #132]	@ 0x84
          return HAL_ERROR;
 8001e8e:	2001      	movs	r0, #1
 8001e90:	e000      	b.n	8001e94 <UART_WaitOnFlagUntilTimeout+0x92>
  return HAL_OK;
 8001e92:	2000      	movs	r0, #0
}
 8001e94:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        return HAL_TIMEOUT;
 8001e98:	2003      	movs	r0, #3
 8001e9a:	e7fb      	b.n	8001e94 <UART_WaitOnFlagUntilTimeout+0x92>
 8001e9c:	2003      	movs	r0, #3
 8001e9e:	e7f9      	b.n	8001e94 <UART_WaitOnFlagUntilTimeout+0x92>

08001ea0 <UART_CheckIdleState>:
{
 8001ea0:	b530      	push	{r4, r5, lr}
 8001ea2:	b083      	sub	sp, #12
 8001ea4:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001ea6:	2300      	movs	r3, #0
 8001ea8:	f8c0 3090 	str.w	r3, [r0, #144]	@ 0x90
  tickstart = HAL_GetTick();
 8001eac:	f7fe fcda 	bl	8000864 <HAL_GetTick>
 8001eb0:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8001eb2:	6822      	ldr	r2, [r4, #0]
 8001eb4:	6812      	ldr	r2, [r2, #0]
 8001eb6:	f012 0f08 	tst.w	r2, #8
 8001eba:	d110      	bne.n	8001ede <UART_CheckIdleState+0x3e>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8001ebc:	6823      	ldr	r3, [r4, #0]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	f013 0f04 	tst.w	r3, #4
 8001ec4:	d128      	bne.n	8001f18 <UART_CheckIdleState+0x78>
  huart->gState = HAL_UART_STATE_READY;
 8001ec6:	2320      	movs	r3, #32
 8001ec8:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8001ecc:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001ed0:	2000      	movs	r0, #0
 8001ed2:	66e0      	str	r0, [r4, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8001ed4:	6720      	str	r0, [r4, #112]	@ 0x70
  __HAL_UNLOCK(huart);
 8001ed6:	f884 0084 	strb.w	r0, [r4, #132]	@ 0x84
}
 8001eda:	b003      	add	sp, #12
 8001edc:	bd30      	pop	{r4, r5, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8001ede:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8001ee2:	9300      	str	r3, [sp, #0]
 8001ee4:	4603      	mov	r3, r0
 8001ee6:	2200      	movs	r2, #0
 8001ee8:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8001eec:	4620      	mov	r0, r4
 8001eee:	f7ff ff88 	bl	8001e02 <UART_WaitOnFlagUntilTimeout>
 8001ef2:	2800      	cmp	r0, #0
 8001ef4:	d0e2      	beq.n	8001ebc <UART_CheckIdleState+0x1c>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8001ef6:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001ef8:	e852 3f00 	ldrex	r3, [r2]
 8001efc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001f00:	e842 3100 	strex	r1, r3, [r2]
 8001f04:	2900      	cmp	r1, #0
 8001f06:	d1f6      	bne.n	8001ef6 <UART_CheckIdleState+0x56>
      huart->gState = HAL_UART_STATE_READY;
 8001f08:	2320      	movs	r3, #32
 8001f0a:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
      __HAL_UNLOCK(huart);
 8001f0e:	2300      	movs	r3, #0
 8001f10:	f884 3084 	strb.w	r3, [r4, #132]	@ 0x84
      return HAL_TIMEOUT;
 8001f14:	2003      	movs	r0, #3
 8001f16:	e7e0      	b.n	8001eda <UART_CheckIdleState+0x3a>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8001f18:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8001f1c:	9300      	str	r3, [sp, #0]
 8001f1e:	462b      	mov	r3, r5
 8001f20:	2200      	movs	r2, #0
 8001f22:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8001f26:	4620      	mov	r0, r4
 8001f28:	f7ff ff6b 	bl	8001e02 <UART_WaitOnFlagUntilTimeout>
 8001f2c:	2800      	cmp	r0, #0
 8001f2e:	d0ca      	beq.n	8001ec6 <UART_CheckIdleState+0x26>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8001f30:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001f32:	e852 3f00 	ldrex	r3, [r2]
 8001f36:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001f3a:	e842 3100 	strex	r1, r3, [r2]
 8001f3e:	2900      	cmp	r1, #0
 8001f40:	d1f6      	bne.n	8001f30 <UART_CheckIdleState+0x90>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001f42:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001f44:	f102 0308 	add.w	r3, r2, #8
 8001f48:	e853 3f00 	ldrex	r3, [r3]
 8001f4c:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001f50:	3208      	adds	r2, #8
 8001f52:	e842 3100 	strex	r1, r3, [r2]
 8001f56:	2900      	cmp	r1, #0
 8001f58:	d1f3      	bne.n	8001f42 <UART_CheckIdleState+0xa2>
      huart->RxState = HAL_UART_STATE_READY;
 8001f5a:	2320      	movs	r3, #32
 8001f5c:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
      __HAL_UNLOCK(huart);
 8001f60:	2300      	movs	r3, #0
 8001f62:	f884 3084 	strb.w	r3, [r4, #132]	@ 0x84
      return HAL_TIMEOUT;
 8001f66:	2003      	movs	r0, #3
 8001f68:	e7b7      	b.n	8001eda <UART_CheckIdleState+0x3a>

08001f6a <HAL_UART_Init>:
  if (huart == NULL)
 8001f6a:	b378      	cbz	r0, 8001fcc <HAL_UART_Init+0x62>
{
 8001f6c:	b510      	push	{r4, lr}
 8001f6e:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 8001f70:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
 8001f74:	b30b      	cbz	r3, 8001fba <HAL_UART_Init+0x50>
  huart->gState = HAL_UART_STATE_BUSY;
 8001f76:	2324      	movs	r3, #36	@ 0x24
 8001f78:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UART_DISABLE(huart);
 8001f7c:	6822      	ldr	r2, [r4, #0]
 8001f7e:	6813      	ldr	r3, [r2, #0]
 8001f80:	f023 0301 	bic.w	r3, r3, #1
 8001f84:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8001f86:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8001f88:	b9e3      	cbnz	r3, 8001fc4 <HAL_UART_Init+0x5a>
  if (UART_SetConfig(huart) == HAL_ERROR)
 8001f8a:	4620      	mov	r0, r4
 8001f8c:	f7ff fd32 	bl	80019f4 <UART_SetConfig>
 8001f90:	2801      	cmp	r0, #1
 8001f92:	d011      	beq.n	8001fb8 <HAL_UART_Init+0x4e>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001f94:	6822      	ldr	r2, [r4, #0]
 8001f96:	6853      	ldr	r3, [r2, #4]
 8001f98:	f423 4390 	bic.w	r3, r3, #18432	@ 0x4800
 8001f9c:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001f9e:	6822      	ldr	r2, [r4, #0]
 8001fa0:	6893      	ldr	r3, [r2, #8]
 8001fa2:	f023 032a 	bic.w	r3, r3, #42	@ 0x2a
 8001fa6:	6093      	str	r3, [r2, #8]
  __HAL_UART_ENABLE(huart);
 8001fa8:	6822      	ldr	r2, [r4, #0]
 8001faa:	6813      	ldr	r3, [r2, #0]
 8001fac:	f043 0301 	orr.w	r3, r3, #1
 8001fb0:	6013      	str	r3, [r2, #0]
  return (UART_CheckIdleState(huart));
 8001fb2:	4620      	mov	r0, r4
 8001fb4:	f7ff ff74 	bl	8001ea0 <UART_CheckIdleState>
}
 8001fb8:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 8001fba:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
    HAL_UART_MspInit(huart);
 8001fbe:	f000 f915 	bl	80021ec <HAL_UART_MspInit>
 8001fc2:	e7d8      	b.n	8001f76 <HAL_UART_Init+0xc>
    UART_AdvFeatureConfig(huart);
 8001fc4:	4620      	mov	r0, r4
 8001fc6:	f7ff feb7 	bl	8001d38 <UART_AdvFeatureConfig>
 8001fca:	e7de      	b.n	8001f8a <HAL_UART_Init+0x20>
    return HAL_ERROR;
 8001fcc:	2001      	movs	r0, #1
}
 8001fce:	4770      	bx	lr

08001fd0 <UARTEx_SetNbDataToProcess>:
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8001fd0:	6e43      	ldr	r3, [r0, #100]	@ 0x64
 8001fd2:	b92b      	cbnz	r3, 8001fe0 <UARTEx_SetNbDataToProcess+0x10>
  {
    huart->NbTxDataToProcess = 1U;
 8001fd4:	2301      	movs	r3, #1
 8001fd6:	f8a0 306a 	strh.w	r3, [r0, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8001fda:	f8a0 3068 	strh.w	r3, [r0, #104]	@ 0x68
 8001fde:	4770      	bx	lr
{
 8001fe0:	b430      	push	{r4, r5}
  }
  else
  {
    rx_fifo_depth = RX_FIFO_DEPTH;
    tx_fifo_depth = TX_FIFO_DEPTH;
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8001fe2:	6803      	ldr	r3, [r0, #0]
 8001fe4:	689a      	ldr	r2, [r3, #8]
 8001fe6:	f3c2 6242 	ubfx	r2, r2, #25, #3
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8001fea:	6899      	ldr	r1, [r3, #8]
 8001fec:	0f49      	lsrs	r1, r1, #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8001fee:	4d09      	ldr	r5, [pc, #36]	@ (8002014 <UARTEx_SetNbDataToProcess+0x44>)
 8001ff0:	5c6b      	ldrb	r3, [r5, r1]
 8001ff2:	00db      	lsls	r3, r3, #3
                               (uint16_t)denominator[tx_fifo_threshold];
 8001ff4:	4c08      	ldr	r4, [pc, #32]	@ (8002018 <UARTEx_SetNbDataToProcess+0x48>)
 8001ff6:	5c61      	ldrb	r1, [r4, r1]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8001ff8:	fb93 f3f1 	sdiv	r3, r3, r1
 8001ffc:	f8a0 306a 	strh.w	r3, [r0, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8002000:	5cab      	ldrb	r3, [r5, r2]
 8002002:	00db      	lsls	r3, r3, #3
                               (uint16_t)denominator[rx_fifo_threshold];
 8002004:	5ca2      	ldrb	r2, [r4, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8002006:	fb93 f3f2 	sdiv	r3, r3, r2
 800200a:	f8a0 3068 	strh.w	r3, [r0, #104]	@ 0x68
  }
}
 800200e:	bc30      	pop	{r4, r5}
 8002010:	4770      	bx	lr
 8002012:	bf00      	nop
 8002014:	08002360 	.word	0x08002360
 8002018:	08002358 	.word	0x08002358

0800201c <HAL_UARTEx_DisableFifoMode>:
  __HAL_LOCK(huart);
 800201c:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 8002020:	2b01      	cmp	r3, #1
 8002022:	d018      	beq.n	8002056 <HAL_UARTEx_DisableFifoMode+0x3a>
 8002024:	2301      	movs	r3, #1
 8002026:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 800202a:	2324      	movs	r3, #36	@ 0x24
 800202c:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8002030:	6803      	ldr	r3, [r0, #0]
 8002032:	681a      	ldr	r2, [r3, #0]
  __HAL_UART_DISABLE(huart);
 8002034:	6819      	ldr	r1, [r3, #0]
 8002036:	f021 0101 	bic.w	r1, r1, #1
 800203a:	6019      	str	r1, [r3, #0]
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800203c:	f022 5200 	bic.w	r2, r2, #536870912	@ 0x20000000
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8002040:	2300      	movs	r3, #0
 8002042:	6643      	str	r3, [r0, #100]	@ 0x64
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8002044:	6801      	ldr	r1, [r0, #0]
 8002046:	600a      	str	r2, [r1, #0]
  huart->gState = HAL_UART_STATE_READY;
 8002048:	2220      	movs	r2, #32
 800204a:	f8c0 2088 	str.w	r2, [r0, #136]	@ 0x88
  __HAL_UNLOCK(huart);
 800204e:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  return HAL_OK;
 8002052:	4618      	mov	r0, r3
 8002054:	4770      	bx	lr
  __HAL_LOCK(huart);
 8002056:	2002      	movs	r0, #2
}
 8002058:	4770      	bx	lr

0800205a <HAL_UARTEx_SetTxFifoThreshold>:
{
 800205a:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(huart);
 800205c:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 8002060:	2b01      	cmp	r3, #1
 8002062:	d01d      	beq.n	80020a0 <HAL_UARTEx_SetTxFifoThreshold+0x46>
 8002064:	4604      	mov	r4, r0
 8002066:	2301      	movs	r3, #1
 8002068:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 800206c:	2324      	movs	r3, #36	@ 0x24
 800206e:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8002072:	6803      	ldr	r3, [r0, #0]
 8002074:	681d      	ldr	r5, [r3, #0]
  __HAL_UART_DISABLE(huart);
 8002076:	681a      	ldr	r2, [r3, #0]
 8002078:	f022 0201 	bic.w	r2, r2, #1
 800207c:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800207e:	6802      	ldr	r2, [r0, #0]
 8002080:	6893      	ldr	r3, [r2, #8]
 8002082:	f023 4360 	bic.w	r3, r3, #3758096384	@ 0xe0000000
 8002086:	4319      	orrs	r1, r3
 8002088:	6091      	str	r1, [r2, #8]
  UARTEx_SetNbDataToProcess(huart);
 800208a:	f7ff ffa1 	bl	8001fd0 <UARTEx_SetNbDataToProcess>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800208e:	6823      	ldr	r3, [r4, #0]
 8002090:	601d      	str	r5, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 8002092:	2320      	movs	r3, #32
 8002094:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UNLOCK(huart);
 8002098:	2000      	movs	r0, #0
 800209a:	f884 0084 	strb.w	r0, [r4, #132]	@ 0x84
}
 800209e:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(huart);
 80020a0:	2002      	movs	r0, #2
 80020a2:	e7fc      	b.n	800209e <HAL_UARTEx_SetTxFifoThreshold+0x44>

080020a4 <HAL_UARTEx_SetRxFifoThreshold>:
{
 80020a4:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(huart);
 80020a6:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 80020aa:	2b01      	cmp	r3, #1
 80020ac:	d01d      	beq.n	80020ea <HAL_UARTEx_SetRxFifoThreshold+0x46>
 80020ae:	4604      	mov	r4, r0
 80020b0:	2301      	movs	r3, #1
 80020b2:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 80020b6:	2324      	movs	r3, #36	@ 0x24
 80020b8:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80020bc:	6803      	ldr	r3, [r0, #0]
 80020be:	681d      	ldr	r5, [r3, #0]
  __HAL_UART_DISABLE(huart);
 80020c0:	681a      	ldr	r2, [r3, #0]
 80020c2:	f022 0201 	bic.w	r2, r2, #1
 80020c6:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80020c8:	6802      	ldr	r2, [r0, #0]
 80020ca:	6893      	ldr	r3, [r2, #8]
 80020cc:	f023 6360 	bic.w	r3, r3, #234881024	@ 0xe000000
 80020d0:	4319      	orrs	r1, r3
 80020d2:	6091      	str	r1, [r2, #8]
  UARTEx_SetNbDataToProcess(huart);
 80020d4:	f7ff ff7c 	bl	8001fd0 <UARTEx_SetNbDataToProcess>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80020d8:	6823      	ldr	r3, [r4, #0]
 80020da:	601d      	str	r5, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 80020dc:	2320      	movs	r3, #32
 80020de:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UNLOCK(huart);
 80020e2:	2000      	movs	r0, #0
 80020e4:	f884 0084 	strb.w	r0, [r4, #132]	@ 0x84
}
 80020e8:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(huart);
 80020ea:	2002      	movs	r0, #2
 80020ec:	e7fc      	b.n	80020e8 <HAL_UARTEx_SetRxFifoThreshold+0x44>

080020ee <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80020ee:	e7fe      	b.n	80020ee <NMI_Handler>

080020f0 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80020f0:	e7fe      	b.n	80020f0 <HardFault_Handler>

080020f2 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80020f2:	e7fe      	b.n	80020f2 <MemManage_Handler>

080020f4 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80020f4:	e7fe      	b.n	80020f4 <BusFault_Handler>

080020f6 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80020f6:	e7fe      	b.n	80020f6 <UsageFault_Handler>

080020f8 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80020f8:	4770      	bx	lr

080020fa <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80020fa:	4770      	bx	lr

080020fc <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80020fc:	4770      	bx	lr

080020fe <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80020fe:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002100:	f7fe fba4 	bl	800084c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002104:	bd08      	pop	{r3, pc}
	...

08002108 <SystemInit>:

void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002108:	4a03      	ldr	r2, [pc, #12]	@ (8002118 <SystemInit+0x10>)
 800210a:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 800210e:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002112:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002116:	4770      	bx	lr
 8002118:	e000ed00 	.word	0xe000ed00

0800211c <MX_USART1_UART_Init>:
UART_HandleTypeDef huart2;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 800211c:	b508      	push	{r3, lr}
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800211e:	4817      	ldr	r0, [pc, #92]	@ (800217c <MX_USART1_UART_Init+0x60>)
 8002120:	4b17      	ldr	r3, [pc, #92]	@ (8002180 <MX_USART1_UART_Init+0x64>)
 8002122:	6003      	str	r3, [r0, #0]
  huart1.Init.BaudRate = 115200;
 8002124:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 8002128:	6043      	str	r3, [r0, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800212a:	2300      	movs	r3, #0
 800212c:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800212e:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002130:	6103      	str	r3, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002132:	220c      	movs	r2, #12
 8002134:	6142      	str	r2, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002136:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002138:	61c3      	str	r3, [r0, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800213a:	6203      	str	r3, [r0, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800213c:	6243      	str	r3, [r0, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800213e:	6283      	str	r3, [r0, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002140:	f7ff ff13 	bl	8001f6a <HAL_UART_Init>
 8002144:	b970      	cbnz	r0, 8002164 <MX_USART1_UART_Init+0x48>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002146:	2100      	movs	r1, #0
 8002148:	480c      	ldr	r0, [pc, #48]	@ (800217c <MX_USART1_UART_Init+0x60>)
 800214a:	f7ff ff86 	bl	800205a <HAL_UARTEx_SetTxFifoThreshold>
 800214e:	b960      	cbnz	r0, 800216a <MX_USART1_UART_Init+0x4e>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002150:	2100      	movs	r1, #0
 8002152:	480a      	ldr	r0, [pc, #40]	@ (800217c <MX_USART1_UART_Init+0x60>)
 8002154:	f7ff ffa6 	bl	80020a4 <HAL_UARTEx_SetRxFifoThreshold>
 8002158:	b950      	cbnz	r0, 8002170 <MX_USART1_UART_Init+0x54>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 800215a:	4808      	ldr	r0, [pc, #32]	@ (800217c <MX_USART1_UART_Init+0x60>)
 800215c:	f7ff ff5e 	bl	800201c <HAL_UARTEx_DisableFifoMode>
 8002160:	b948      	cbnz	r0, 8002176 <MX_USART1_UART_Init+0x5a>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002162:	bd08      	pop	{r3, pc}
    Error_Handler();
 8002164:	f7fe faf2 	bl	800074c <Error_Handler>
 8002168:	e7ed      	b.n	8002146 <MX_USART1_UART_Init+0x2a>
    Error_Handler();
 800216a:	f7fe faef 	bl	800074c <Error_Handler>
 800216e:	e7ef      	b.n	8002150 <MX_USART1_UART_Init+0x34>
    Error_Handler();
 8002170:	f7fe faec 	bl	800074c <Error_Handler>
 8002174:	e7f1      	b.n	800215a <MX_USART1_UART_Init+0x3e>
    Error_Handler();
 8002176:	f7fe fae9 	bl	800074c <Error_Handler>
}
 800217a:	e7f2      	b.n	8002162 <MX_USART1_UART_Init+0x46>
 800217c:	20000124 	.word	0x20000124
 8002180:	40013800 	.word	0x40013800

08002184 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002184:	b508      	push	{r3, lr}
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002186:	4817      	ldr	r0, [pc, #92]	@ (80021e4 <MX_USART2_UART_Init+0x60>)
 8002188:	4b17      	ldr	r3, [pc, #92]	@ (80021e8 <MX_USART2_UART_Init+0x64>)
 800218a:	6003      	str	r3, [r0, #0]
  huart2.Init.BaudRate = 115200;
 800218c:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 8002190:	6043      	str	r3, [r0, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002192:	2300      	movs	r3, #0
 8002194:	6083      	str	r3, [r0, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002196:	60c3      	str	r3, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002198:	6103      	str	r3, [r0, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800219a:	220c      	movs	r2, #12
 800219c:	6142      	str	r2, [r0, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800219e:	6183      	str	r3, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80021a0:	61c3      	str	r3, [r0, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80021a2:	6203      	str	r3, [r0, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80021a4:	6243      	str	r3, [r0, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80021a6:	6283      	str	r3, [r0, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80021a8:	f7ff fedf 	bl	8001f6a <HAL_UART_Init>
 80021ac:	b970      	cbnz	r0, 80021cc <MX_USART2_UART_Init+0x48>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80021ae:	2100      	movs	r1, #0
 80021b0:	480c      	ldr	r0, [pc, #48]	@ (80021e4 <MX_USART2_UART_Init+0x60>)
 80021b2:	f7ff ff52 	bl	800205a <HAL_UARTEx_SetTxFifoThreshold>
 80021b6:	b960      	cbnz	r0, 80021d2 <MX_USART2_UART_Init+0x4e>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80021b8:	2100      	movs	r1, #0
 80021ba:	480a      	ldr	r0, [pc, #40]	@ (80021e4 <MX_USART2_UART_Init+0x60>)
 80021bc:	f7ff ff72 	bl	80020a4 <HAL_UARTEx_SetRxFifoThreshold>
 80021c0:	b950      	cbnz	r0, 80021d8 <MX_USART2_UART_Init+0x54>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80021c2:	4808      	ldr	r0, [pc, #32]	@ (80021e4 <MX_USART2_UART_Init+0x60>)
 80021c4:	f7ff ff2a 	bl	800201c <HAL_UARTEx_DisableFifoMode>
 80021c8:	b948      	cbnz	r0, 80021de <MX_USART2_UART_Init+0x5a>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80021ca:	bd08      	pop	{r3, pc}
    Error_Handler();
 80021cc:	f7fe fabe 	bl	800074c <Error_Handler>
 80021d0:	e7ed      	b.n	80021ae <MX_USART2_UART_Init+0x2a>
    Error_Handler();
 80021d2:	f7fe fabb 	bl	800074c <Error_Handler>
 80021d6:	e7ef      	b.n	80021b8 <MX_USART2_UART_Init+0x34>
    Error_Handler();
 80021d8:	f7fe fab8 	bl	800074c <Error_Handler>
 80021dc:	e7f1      	b.n	80021c2 <MX_USART2_UART_Init+0x3e>
    Error_Handler();
 80021de:	f7fe fab5 	bl	800074c <Error_Handler>
}
 80021e2:	e7f2      	b.n	80021ca <MX_USART2_UART_Init+0x46>
 80021e4:	20000090 	.word	0x20000090
 80021e8:	40004400 	.word	0x40004400

080021ec <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80021ec:	b510      	push	{r4, lr}
 80021ee:	b09a      	sub	sp, #104	@ 0x68
 80021f0:	4604      	mov	r4, r0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021f2:	2100      	movs	r1, #0
 80021f4:	9115      	str	r1, [sp, #84]	@ 0x54
 80021f6:	9116      	str	r1, [sp, #88]	@ 0x58
 80021f8:	9117      	str	r1, [sp, #92]	@ 0x5c
 80021fa:	9118      	str	r1, [sp, #96]	@ 0x60
 80021fc:	9119      	str	r1, [sp, #100]	@ 0x64
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80021fe:	2244      	movs	r2, #68	@ 0x44
 8002200:	a804      	add	r0, sp, #16
 8002202:	f7fe f855 	bl	80002b0 <memset>
  if(uartHandle->Instance==USART1)
 8002206:	6823      	ldr	r3, [r4, #0]
 8002208:	4a2f      	ldr	r2, [pc, #188]	@ (80022c8 <HAL_UART_MspInit+0xdc>)
 800220a:	4293      	cmp	r3, r2
 800220c:	d004      	beq.n	8002218 <HAL_UART_MspInit+0x2c>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
  else if(uartHandle->Instance==USART2)
 800220e:	4a2f      	ldr	r2, [pc, #188]	@ (80022cc <HAL_UART_MspInit+0xe0>)
 8002210:	4293      	cmp	r3, r2
 8002212:	d02d      	beq.n	8002270 <HAL_UART_MspInit+0x84>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8002214:	b01a      	add	sp, #104	@ 0x68
 8002216:	bd10      	pop	{r4, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002218:	2301      	movs	r3, #1
 800221a:	9304      	str	r3, [sp, #16]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800221c:	a804      	add	r0, sp, #16
 800221e:	f7ff fa4b 	bl	80016b8 <HAL_RCCEx_PeriphCLKConfig>
 8002222:	bb10      	cbnz	r0, 800226a <HAL_UART_MspInit+0x7e>
    __HAL_RCC_USART1_CLK_ENABLE();
 8002224:	4b2a      	ldr	r3, [pc, #168]	@ (80022d0 <HAL_UART_MspInit+0xe4>)
 8002226:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002228:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800222c:	661a      	str	r2, [r3, #96]	@ 0x60
 800222e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002230:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 8002234:	9200      	str	r2, [sp, #0]
 8002236:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002238:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800223a:	f042 0201 	orr.w	r2, r2, #1
 800223e:	64da      	str	r2, [r3, #76]	@ 0x4c
 8002240:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002242:	f003 0301 	and.w	r3, r3, #1
 8002246:	9301      	str	r3, [sp, #4]
 8002248:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800224a:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 800224e:	9315      	str	r3, [sp, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002250:	2302      	movs	r3, #2
 8002252:	9316      	str	r3, [sp, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002254:	2300      	movs	r3, #0
 8002256:	9317      	str	r3, [sp, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002258:	9318      	str	r3, [sp, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800225a:	2307      	movs	r3, #7
 800225c:	9319      	str	r3, [sp, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800225e:	a915      	add	r1, sp, #84	@ 0x54
 8002260:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002264:	f7fe fc8c 	bl	8000b80 <HAL_GPIO_Init>
 8002268:	e7d4      	b.n	8002214 <HAL_UART_MspInit+0x28>
      Error_Handler();
 800226a:	f7fe fa6f 	bl	800074c <Error_Handler>
 800226e:	e7d9      	b.n	8002224 <HAL_UART_MspInit+0x38>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002270:	2302      	movs	r3, #2
 8002272:	9304      	str	r3, [sp, #16]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002274:	a804      	add	r0, sp, #16
 8002276:	f7ff fa1f 	bl	80016b8 <HAL_RCCEx_PeriphCLKConfig>
 800227a:	bb08      	cbnz	r0, 80022c0 <HAL_UART_MspInit+0xd4>
    __HAL_RCC_USART2_CLK_ENABLE();
 800227c:	4b14      	ldr	r3, [pc, #80]	@ (80022d0 <HAL_UART_MspInit+0xe4>)
 800227e:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002280:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8002284:	659a      	str	r2, [r3, #88]	@ 0x58
 8002286:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002288:	f402 3200 	and.w	r2, r2, #131072	@ 0x20000
 800228c:	9202      	str	r2, [sp, #8]
 800228e:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002290:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002292:	f042 0201 	orr.w	r2, r2, #1
 8002296:	64da      	str	r2, [r3, #76]	@ 0x4c
 8002298:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800229a:	f003 0301 	and.w	r3, r3, #1
 800229e:	9303      	str	r3, [sp, #12]
 80022a0:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80022a2:	230c      	movs	r3, #12
 80022a4:	9315      	str	r3, [sp, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022a6:	2302      	movs	r3, #2
 80022a8:	9316      	str	r3, [sp, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022aa:	2300      	movs	r3, #0
 80022ac:	9317      	str	r3, [sp, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022ae:	9318      	str	r3, [sp, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80022b0:	2307      	movs	r3, #7
 80022b2:	9319      	str	r3, [sp, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022b4:	a915      	add	r1, sp, #84	@ 0x54
 80022b6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80022ba:	f7fe fc61 	bl	8000b80 <HAL_GPIO_Init>
}
 80022be:	e7a9      	b.n	8002214 <HAL_UART_MspInit+0x28>
      Error_Handler();
 80022c0:	f7fe fa44 	bl	800074c <Error_Handler>
 80022c4:	e7da      	b.n	800227c <HAL_UART_MspInit+0x90>
 80022c6:	bf00      	nop
 80022c8:	40013800 	.word	0x40013800
 80022cc:	40004400 	.word	0x40004400
 80022d0:	40021000 	.word	0x40021000

080022d4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80022d4:	480d      	ldr	r0, [pc, #52]	@ (800230c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80022d6:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 80022d8:	f7ff ff16 	bl	8002108 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80022dc:	480c      	ldr	r0, [pc, #48]	@ (8002310 <LoopForever+0x6>)
  ldr r1, =_edata
 80022de:	490d      	ldr	r1, [pc, #52]	@ (8002314 <LoopForever+0xa>)
  ldr r2, =_sidata
 80022e0:	4a0d      	ldr	r2, [pc, #52]	@ (8002318 <LoopForever+0xe>)
  movs r3, #0
 80022e2:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80022e4:	e002      	b.n	80022ec <LoopCopyDataInit>

080022e6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80022e6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80022e8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80022ea:	3304      	adds	r3, #4

080022ec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80022ec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80022ee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80022f0:	d3f9      	bcc.n	80022e6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80022f2:	4a0a      	ldr	r2, [pc, #40]	@ (800231c <LoopForever+0x12>)
  ldr r4, =_ebss
 80022f4:	4c0a      	ldr	r4, [pc, #40]	@ (8002320 <LoopForever+0x16>)
  movs r3, #0
 80022f6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80022f8:	e001      	b.n	80022fe <LoopFillZerobss>

080022fa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80022fa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80022fc:	3204      	adds	r2, #4

080022fe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80022fe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002300:	d3fb      	bcc.n	80022fa <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8002302:	f7fd ffad 	bl	8000260 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002306:	f7fe fa5a 	bl	80007be <main>

0800230a <LoopForever>:

LoopForever:
    b LoopForever
 800230a:	e7fe      	b.n	800230a <LoopForever>
  ldr   r0, =_estack
 800230c:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8002310:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002314:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8002318:	08002390 	.word	0x08002390
  ldr r2, =_sbss
 800231c:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8002320:	200001b8 	.word	0x200001b8

08002324 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002324:	e7fe      	b.n	8002324 <ADC1_2_IRQHandler>
	...

08002328 <_init>:
 8002328:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800232a:	bf00      	nop
 800232c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800232e:	bc08      	pop	{r3}
 8002330:	469e      	mov	lr, r3
 8002332:	4770      	bx	lr

08002334 <_fini>:
 8002334:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002336:	bf00      	nop
 8002338:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800233a:	bc08      	pop	{r3}
 800233c:	469e      	mov	lr, r3
 800233e:	4770      	bx	lr
