

================================================================
== Vitis HLS Report for 'fn1'
================================================================
* Date:           Sat May  1 02:10:58 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        project_tmp
* Solution:       solution_tmp (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.340 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       80|       80|  0.800 us|  0.800 us|   81|   81|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     22|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|     897|    573|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    417|    -|
|Register         |        -|    -|     106|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    1003|   1012|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+--------------------------+---------+----+-----+-----+-----+
    |           Instance          |          Module          | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------+--------------------------+---------+----+-----+-----+-----+
    |mul_9ns_8s_16_1_1_U2         |mul_9ns_8s_16_1_1         |        0|   0|    0|   51|    0|
    |urem_64s_17ns_8_68_seq_1_U3  |urem_64s_17ns_8_68_seq_1  |        0|   0|  779|  469|    0|
    |urem_8ns_9ns_9_12_seq_1_U1   |urem_8ns_9ns_9_12_seq_1   |        0|   0|  118|   53|    0|
    +-----------------------------+--------------------------+---------+----+-----+-----+-----+
    |Total                        |                          |        0|   0|  897|  573|    0|
    +-----------------------------+--------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------+----------+----+---+----+------------+------------+
    | Variable Name| Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+----+---+----+------------+------------+
    |grp_fu_60_p1  |         +|   0|  0|  14|           9|           9|
    |v_fu_66_p2    |       xor|   0|  0|   8|           8|           2|
    +--------------+----------+----+---+----+------------+------------+
    |Total         |          |   0|  0|  22|          17|          11|
    +--------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+-----+-----------+-----+-----------+
    |    Name   | LUT | Input Size| Bits| Total Bits|
    +-----------+-----+-----------+-----+-----------+
    |ap_NS_fsm  |  417|         82|    1|         82|
    +-----------+-----+-----------+-----+-----------+
    |Total      |  417|         82|    1|         82|
    +-----------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |ap_CS_fsm          |  81|   0|   81|          0|
    |mul_ln20_reg_117   |  16|   0|   16|          0|
    |urem_ln20_reg_112  |   9|   0|    9|          0|
    +-------------------+----+----+-----+-----------+
    |Total              | 106|   0|  106|          0|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_return  |  out|    8|  ap_ctrl_hs|           fn1|  return value|
|p          |   in|    8|     ap_none|             p|        scalar|
|p_11       |   in|   16|     ap_none|          p_11|        scalar|
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 81
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.26>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%p_11_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_11" [dfg_199.c:7]   --->   Operation 82 'read' 'p_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%p_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p" [dfg_199.c:7]   --->   Operation 83 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%v_4 = trunc i16 %p_11_read" [dfg_199.c:17]   --->   Operation 84 'trunc' 'v_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln18 = sext i8 %p_read" [dfg_199.c:18]   --->   Operation 85 'sext' 'sext_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i8 %v_4" [dfg_199.c:21]   --->   Operation 86 'zext' 'zext_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (1.82ns)   --->   "%add_ln21 = add i9 %sext_ln18, i9 307" [dfg_199.c:21]   --->   Operation 87 'add' 'add_ln21' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [12/12] (3.44ns)   --->   "%urem_ln20 = urem i9 %zext_ln21, i9 %add_ln21" [dfg_199.c:20]   --->   Operation 88 'urem' 'urem_ln20' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 9> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.44>
ST_2 : Operation 89 [11/12] (3.44ns)   --->   "%urem_ln20 = urem i9 %zext_ln21, i9 %add_ln21" [dfg_199.c:20]   --->   Operation 89 'urem' 'urem_ln20' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 9> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.44>
ST_3 : Operation 90 [10/12] (3.44ns)   --->   "%urem_ln20 = urem i9 %zext_ln21, i9 %add_ln21" [dfg_199.c:20]   --->   Operation 90 'urem' 'urem_ln20' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 9> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.44>
ST_4 : Operation 91 [9/12] (3.44ns)   --->   "%urem_ln20 = urem i9 %zext_ln21, i9 %add_ln21" [dfg_199.c:20]   --->   Operation 91 'urem' 'urem_ln20' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 9> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.44>
ST_5 : Operation 92 [8/12] (3.44ns)   --->   "%urem_ln20 = urem i9 %zext_ln21, i9 %add_ln21" [dfg_199.c:20]   --->   Operation 92 'urem' 'urem_ln20' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 9> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.44>
ST_6 : Operation 93 [7/12] (3.44ns)   --->   "%urem_ln20 = urem i9 %zext_ln21, i9 %add_ln21" [dfg_199.c:20]   --->   Operation 93 'urem' 'urem_ln20' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 9> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.44>
ST_7 : Operation 94 [6/12] (3.44ns)   --->   "%urem_ln20 = urem i9 %zext_ln21, i9 %add_ln21" [dfg_199.c:20]   --->   Operation 94 'urem' 'urem_ln20' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 9> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.44>
ST_8 : Operation 95 [5/12] (3.44ns)   --->   "%urem_ln20 = urem i9 %zext_ln21, i9 %add_ln21" [dfg_199.c:20]   --->   Operation 95 'urem' 'urem_ln20' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 9> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.44>
ST_9 : Operation 96 [4/12] (3.44ns)   --->   "%urem_ln20 = urem i9 %zext_ln21, i9 %add_ln21" [dfg_199.c:20]   --->   Operation 96 'urem' 'urem_ln20' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 9> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.44>
ST_10 : Operation 97 [3/12] (3.44ns)   --->   "%urem_ln20 = urem i9 %zext_ln21, i9 %add_ln21" [dfg_199.c:20]   --->   Operation 97 'urem' 'urem_ln20' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 9> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.44>
ST_11 : Operation 98 [2/12] (3.44ns)   --->   "%urem_ln20 = urem i9 %zext_ln21, i9 %add_ln21" [dfg_199.c:20]   --->   Operation 98 'urem' 'urem_ln20' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 9> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.44>
ST_12 : Operation 99 [1/12] (3.44ns)   --->   "%urem_ln20 = urem i9 %zext_ln21, i9 %add_ln21" [dfg_199.c:20]   --->   Operation 99 'urem' 'urem_ln20' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 9> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 5.34>
ST_13 : Operation 100 [1/1] (0.99ns)   --->   "%v = xor i8 %p_read, i8 255" [dfg_199.c:18]   --->   Operation 100 'xor' 'v' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln13 = sext i8 %v" [dfg_199.c:13]   --->   Operation 101 'sext' 'sext_ln13' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i9 %urem_ln20" [dfg_199.c:20]   --->   Operation 102 'zext' 'zext_ln20' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 103 [1/1] (4.35ns)   --->   "%mul_ln20 = mul i16 %zext_ln20, i16 %sext_ln13" [dfg_199.c:20]   --->   Operation 103 'mul' 'mul_ln20' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 5.07>
ST_14 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln21 = sext i16 %mul_ln20" [dfg_199.c:21]   --->   Operation 104 'sext' 'sext_ln21' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 105 [68/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln21, i64 53147" [dfg_199.c:21]   --->   Operation 105 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 5.07>
ST_15 : Operation 106 [67/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln21, i64 53147" [dfg_199.c:21]   --->   Operation 106 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 5.07>
ST_16 : Operation 107 [66/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln21, i64 53147" [dfg_199.c:21]   --->   Operation 107 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 5.07>
ST_17 : Operation 108 [65/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln21, i64 53147" [dfg_199.c:21]   --->   Operation 108 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 5.07>
ST_18 : Operation 109 [64/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln21, i64 53147" [dfg_199.c:21]   --->   Operation 109 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.07>
ST_19 : Operation 110 [63/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln21, i64 53147" [dfg_199.c:21]   --->   Operation 110 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.07>
ST_20 : Operation 111 [62/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln21, i64 53147" [dfg_199.c:21]   --->   Operation 111 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 5.07>
ST_21 : Operation 112 [61/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln21, i64 53147" [dfg_199.c:21]   --->   Operation 112 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 5.07>
ST_22 : Operation 113 [60/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln21, i64 53147" [dfg_199.c:21]   --->   Operation 113 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 5.07>
ST_23 : Operation 114 [59/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln21, i64 53147" [dfg_199.c:21]   --->   Operation 114 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 5.07>
ST_24 : Operation 115 [58/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln21, i64 53147" [dfg_199.c:21]   --->   Operation 115 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 5.07>
ST_25 : Operation 116 [57/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln21, i64 53147" [dfg_199.c:21]   --->   Operation 116 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 5.07>
ST_26 : Operation 117 [56/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln21, i64 53147" [dfg_199.c:21]   --->   Operation 117 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 5.07>
ST_27 : Operation 118 [55/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln21, i64 53147" [dfg_199.c:21]   --->   Operation 118 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 5.07>
ST_28 : Operation 119 [54/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln21, i64 53147" [dfg_199.c:21]   --->   Operation 119 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 5.07>
ST_29 : Operation 120 [53/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln21, i64 53147" [dfg_199.c:21]   --->   Operation 120 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 5.07>
ST_30 : Operation 121 [52/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln21, i64 53147" [dfg_199.c:21]   --->   Operation 121 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 5.07>
ST_31 : Operation 122 [51/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln21, i64 53147" [dfg_199.c:21]   --->   Operation 122 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 5.07>
ST_32 : Operation 123 [50/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln21, i64 53147" [dfg_199.c:21]   --->   Operation 123 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 5.07>
ST_33 : Operation 124 [49/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln21, i64 53147" [dfg_199.c:21]   --->   Operation 124 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 5.07>
ST_34 : Operation 125 [48/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln21, i64 53147" [dfg_199.c:21]   --->   Operation 125 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 5.07>
ST_35 : Operation 126 [47/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln21, i64 53147" [dfg_199.c:21]   --->   Operation 126 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 5.07>
ST_36 : Operation 127 [46/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln21, i64 53147" [dfg_199.c:21]   --->   Operation 127 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 5.07>
ST_37 : Operation 128 [45/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln21, i64 53147" [dfg_199.c:21]   --->   Operation 128 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 5.07>
ST_38 : Operation 129 [44/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln21, i64 53147" [dfg_199.c:21]   --->   Operation 129 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 5.07>
ST_39 : Operation 130 [43/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln21, i64 53147" [dfg_199.c:21]   --->   Operation 130 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 5.07>
ST_40 : Operation 131 [42/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln21, i64 53147" [dfg_199.c:21]   --->   Operation 131 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 5.07>
ST_41 : Operation 132 [41/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln21, i64 53147" [dfg_199.c:21]   --->   Operation 132 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 5.07>
ST_42 : Operation 133 [40/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln21, i64 53147" [dfg_199.c:21]   --->   Operation 133 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 5.07>
ST_43 : Operation 134 [39/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln21, i64 53147" [dfg_199.c:21]   --->   Operation 134 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 5.07>
ST_44 : Operation 135 [38/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln21, i64 53147" [dfg_199.c:21]   --->   Operation 135 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 5.07>
ST_45 : Operation 136 [37/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln21, i64 53147" [dfg_199.c:21]   --->   Operation 136 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 5.07>
ST_46 : Operation 137 [36/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln21, i64 53147" [dfg_199.c:21]   --->   Operation 137 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 5.07>
ST_47 : Operation 138 [35/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln21, i64 53147" [dfg_199.c:21]   --->   Operation 138 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 5.07>
ST_48 : Operation 139 [34/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln21, i64 53147" [dfg_199.c:21]   --->   Operation 139 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 5.07>
ST_49 : Operation 140 [33/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln21, i64 53147" [dfg_199.c:21]   --->   Operation 140 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 5.07>
ST_50 : Operation 141 [32/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln21, i64 53147" [dfg_199.c:21]   --->   Operation 141 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 5.07>
ST_51 : Operation 142 [31/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln21, i64 53147" [dfg_199.c:21]   --->   Operation 142 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 5.07>
ST_52 : Operation 143 [30/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln21, i64 53147" [dfg_199.c:21]   --->   Operation 143 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 5.07>
ST_53 : Operation 144 [29/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln21, i64 53147" [dfg_199.c:21]   --->   Operation 144 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 5.07>
ST_54 : Operation 145 [28/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln21, i64 53147" [dfg_199.c:21]   --->   Operation 145 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 5.07>
ST_55 : Operation 146 [27/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln21, i64 53147" [dfg_199.c:21]   --->   Operation 146 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 5.07>
ST_56 : Operation 147 [26/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln21, i64 53147" [dfg_199.c:21]   --->   Operation 147 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 5.07>
ST_57 : Operation 148 [25/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln21, i64 53147" [dfg_199.c:21]   --->   Operation 148 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 5.07>
ST_58 : Operation 149 [24/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln21, i64 53147" [dfg_199.c:21]   --->   Operation 149 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 5.07>
ST_59 : Operation 150 [23/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln21, i64 53147" [dfg_199.c:21]   --->   Operation 150 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 5.07>
ST_60 : Operation 151 [22/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln21, i64 53147" [dfg_199.c:21]   --->   Operation 151 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 5.07>
ST_61 : Operation 152 [21/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln21, i64 53147" [dfg_199.c:21]   --->   Operation 152 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 5.07>
ST_62 : Operation 153 [20/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln21, i64 53147" [dfg_199.c:21]   --->   Operation 153 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 5.07>
ST_63 : Operation 154 [19/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln21, i64 53147" [dfg_199.c:21]   --->   Operation 154 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 5.07>
ST_64 : Operation 155 [18/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln21, i64 53147" [dfg_199.c:21]   --->   Operation 155 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 5.07>
ST_65 : Operation 156 [17/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln21, i64 53147" [dfg_199.c:21]   --->   Operation 156 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 5.07>
ST_66 : Operation 157 [16/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln21, i64 53147" [dfg_199.c:21]   --->   Operation 157 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 5.07>
ST_67 : Operation 158 [15/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln21, i64 53147" [dfg_199.c:21]   --->   Operation 158 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 5.07>
ST_68 : Operation 159 [14/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln21, i64 53147" [dfg_199.c:21]   --->   Operation 159 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 5.07>
ST_69 : Operation 160 [13/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln21, i64 53147" [dfg_199.c:21]   --->   Operation 160 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 5.07>
ST_70 : Operation 161 [12/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln21, i64 53147" [dfg_199.c:21]   --->   Operation 161 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 5.07>
ST_71 : Operation 162 [11/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln21, i64 53147" [dfg_199.c:21]   --->   Operation 162 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 5.07>
ST_72 : Operation 163 [10/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln21, i64 53147" [dfg_199.c:21]   --->   Operation 163 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 5.07>
ST_73 : Operation 164 [9/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln21, i64 53147" [dfg_199.c:21]   --->   Operation 164 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 5.07>
ST_74 : Operation 165 [8/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln21, i64 53147" [dfg_199.c:21]   --->   Operation 165 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 5.07>
ST_75 : Operation 166 [7/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln21, i64 53147" [dfg_199.c:21]   --->   Operation 166 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 5.07>
ST_76 : Operation 167 [6/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln21, i64 53147" [dfg_199.c:21]   --->   Operation 167 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 5.07>
ST_77 : Operation 168 [5/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln21, i64 53147" [dfg_199.c:21]   --->   Operation 168 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 5.07>
ST_78 : Operation 169 [4/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln21, i64 53147" [dfg_199.c:21]   --->   Operation 169 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 5.07>
ST_79 : Operation 170 [3/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln21, i64 53147" [dfg_199.c:21]   --->   Operation 170 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 5.07>
ST_80 : Operation 171 [2/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln21, i64 53147" [dfg_199.c:21]   --->   Operation 171 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 5.07>
ST_81 : Operation 172 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 0"   --->   Operation 172 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 173 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 173 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 174 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %p"   --->   Operation 174 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 175 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 175 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 176 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %p_11"   --->   Operation 176 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 177 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %p_11, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 177 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 178 [1/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln21, i64 53147" [dfg_199.c:21]   --->   Operation 178 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 179 [1/1] (0.00ns)   --->   "%result = trunc i8 %urem_ln21" [dfg_199.c:23]   --->   Operation 179 'trunc' 'result' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 180 [1/1] (0.00ns)   --->   "%ret_ln24 = ret i8 %result" [dfg_199.c:24]   --->   Operation 180 'ret' 'ret_ln24' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_11_read         (read         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_read            (read         ) [ 0011111111111100000000000000000000000000000000000000000000000000000000000000000000]
v_4               (trunc        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln18         (sext         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln21         (zext         ) [ 0011111111111000000000000000000000000000000000000000000000000000000000000000000000]
add_ln21          (add          ) [ 0011111111111000000000000000000000000000000000000000000000000000000000000000000000]
urem_ln20         (urem         ) [ 0000000000000100000000000000000000000000000000000000000000000000000000000000000000]
v                 (xor          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln13         (sext         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln20         (zext         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln20          (mul          ) [ 0000000000000010000000000000000000000000000000000000000000000000000000000000000000]
sext_ln21         (sext         ) [ 0000000000000001111111111111111111111111111111111111111111111111111111111111111111]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
spectopmodule_ln0 (spectopmodule) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
urem_ln21         (urem         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
result            (trunc        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln24          (ret          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_11">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_11"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="30" class="1004" name="p_11_read_read_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="16" slack="0"/>
<pin id="32" dir="0" index="1" bw="16" slack="0"/>
<pin id="33" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_11_read/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="p_read_read_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="8" slack="0"/>
<pin id="38" dir="0" index="1" bw="8" slack="0"/>
<pin id="39" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="v_4_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="16" slack="0"/>
<pin id="44" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="v_4/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="sext_ln18_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="8" slack="0"/>
<pin id="48" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="zext_ln21_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="8" slack="0"/>
<pin id="52" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="add_ln21_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="8" slack="0"/>
<pin id="56" dir="0" index="1" bw="9" slack="0"/>
<pin id="57" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="grp_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="8" slack="0"/>
<pin id="62" dir="0" index="1" bw="9" slack="0"/>
<pin id="63" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="urem_ln20/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="v_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="8" slack="12"/>
<pin id="68" dir="0" index="1" bw="8" slack="0"/>
<pin id="69" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="v/13 "/>
</bind>
</comp>

<comp id="71" class="1004" name="sext_ln13_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="8" slack="0"/>
<pin id="73" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln13/13 "/>
</bind>
</comp>

<comp id="75" class="1004" name="zext_ln20_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="9" slack="1"/>
<pin id="77" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20/13 "/>
</bind>
</comp>

<comp id="78" class="1004" name="mul_ln20_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="9" slack="0"/>
<pin id="80" dir="0" index="1" bw="8" slack="0"/>
<pin id="81" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln20/13 "/>
</bind>
</comp>

<comp id="84" class="1004" name="sext_ln21_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="16" slack="1"/>
<pin id="86" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln21/14 "/>
</bind>
</comp>

<comp id="87" class="1004" name="grp_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="64" slack="0"/>
<pin id="89" dir="0" index="1" bw="17" slack="0"/>
<pin id="90" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="urem_ln21/14 "/>
</bind>
</comp>

<comp id="93" class="1004" name="result_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="8" slack="0"/>
<pin id="95" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="result/81 "/>
</bind>
</comp>

<comp id="97" class="1005" name="p_read_reg_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="8" slack="12"/>
<pin id="99" dir="1" index="1" bw="8" slack="12"/>
</pin_list>
<bind>
<opset="p_read "/>
</bind>
</comp>

<comp id="102" class="1005" name="zext_ln21_reg_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="9" slack="1"/>
<pin id="104" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln21 "/>
</bind>
</comp>

<comp id="107" class="1005" name="add_ln21_reg_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="9" slack="1"/>
<pin id="109" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln21 "/>
</bind>
</comp>

<comp id="112" class="1005" name="urem_ln20_reg_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="9" slack="1"/>
<pin id="114" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="urem_ln20 "/>
</bind>
</comp>

<comp id="117" class="1005" name="mul_ln20_reg_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="16" slack="1"/>
<pin id="119" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln20 "/>
</bind>
</comp>

<comp id="122" class="1005" name="sext_ln21_reg_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="64" slack="1"/>
<pin id="124" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln21 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="34"><net_src comp="4" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="35"><net_src comp="2" pin="0"/><net_sink comp="30" pin=1"/></net>

<net id="40"><net_src comp="6" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="41"><net_src comp="0" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="45"><net_src comp="30" pin="2"/><net_sink comp="42" pin=0"/></net>

<net id="49"><net_src comp="36" pin="2"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="42" pin="1"/><net_sink comp="50" pin=0"/></net>

<net id="58"><net_src comp="46" pin="1"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="8" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="50" pin="1"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="54" pin="2"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="10" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="74"><net_src comp="66" pin="2"/><net_sink comp="71" pin=0"/></net>

<net id="82"><net_src comp="75" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="71" pin="1"/><net_sink comp="78" pin=1"/></net>

<net id="91"><net_src comp="84" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="92"><net_src comp="12" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="96"><net_src comp="87" pin="2"/><net_sink comp="93" pin=0"/></net>

<net id="100"><net_src comp="36" pin="2"/><net_sink comp="97" pin=0"/></net>

<net id="101"><net_src comp="97" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="105"><net_src comp="50" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="106"><net_src comp="102" pin="1"/><net_sink comp="60" pin=0"/></net>

<net id="110"><net_src comp="54" pin="2"/><net_sink comp="107" pin=0"/></net>

<net id="111"><net_src comp="107" pin="1"/><net_sink comp="60" pin=1"/></net>

<net id="115"><net_src comp="60" pin="2"/><net_sink comp="112" pin=0"/></net>

<net id="116"><net_src comp="112" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="120"><net_src comp="78" pin="2"/><net_sink comp="117" pin=0"/></net>

<net id="121"><net_src comp="117" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="125"><net_src comp="84" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="126"><net_src comp="122" pin="1"/><net_sink comp="87" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: fn1 : p | {1 }
	Port: fn1 : p_11 | {1 }
  - Chain level:
	State 1
		zext_ln21 : 1
		add_ln21 : 1
		urem_ln20 : 2
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
		mul_ln20 : 1
	State 14
		urem_ln21 : 1
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
		result : 1
		ret_ln24 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|   urem   |       grp_fu_60      |    0    |   118   |    53   |
|          |       grp_fu_87      |    0    |   779   |   469   |
|----------|----------------------|---------|---------|---------|
|    mul   |    mul_ln20_fu_78    |    0    |    0    |    51   |
|----------|----------------------|---------|---------|---------|
|    add   |    add_ln21_fu_54    |    0    |    0    |    14   |
|----------|----------------------|---------|---------|---------|
|    xor   |        v_fu_66       |    0    |    0    |    8    |
|----------|----------------------|---------|---------|---------|
|   read   | p_11_read_read_fu_30 |    0    |    0    |    0    |
|          |   p_read_read_fu_36  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   trunc  |       v_4_fu_42      |    0    |    0    |    0    |
|          |     result_fu_93     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |    sext_ln18_fu_46   |    0    |    0    |    0    |
|   sext   |    sext_ln13_fu_71   |    0    |    0    |    0    |
|          |    sext_ln21_fu_84   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   zext   |    zext_ln21_fu_50   |    0    |    0    |    0    |
|          |    zext_ln20_fu_75   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    0    |   897   |   595   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
| add_ln21_reg_107|    9   |
| mul_ln20_reg_117|   16   |
|  p_read_reg_97  |    8   |
|sext_ln21_reg_122|   64   |
|urem_ln20_reg_112|    9   |
|zext_ln21_reg_102|    9   |
+-----------------+--------+
|      Total      |   115  |
+-----------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------|------|------|------|--------||---------||---------|
| grp_fu_60 |  p0  |   2  |   8  |   16   ||    9    |
| grp_fu_60 |  p1  |   2  |   9  |   18   ||    9    |
| grp_fu_87 |  p0  |   2  |  64  |   128  ||    9    |
|-----------|------|------|------|--------||---------||---------|
|   Total   |      |      |      |   162  ||  4.764  ||    27   |
|-----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   897  |   595  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   27   |
|  Register |    -   |    -   |   115  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    4   |  1012  |   622  |
+-----------+--------+--------+--------+--------+
