// Copyright (c) 2025, Advanced Micro Devices, Inc. All rights reserved.
//
// See LICENSE for license information.

#pragma once

#include "primus_turbo/device/memory.cuh"
#include "primus_turbo/device/mfma.cuh"
#include "primus_turbo/device/register.cuh"
#include <cassert>
#include <cstdint>

namespace primus_turbo {
namespace turbo {

using dtype::float32x4;

// from device/register.cuh
using device::clobber_agpr_one;
using device::clobber_vgpr_one;
using device::read_agpr;
using device::reserve_agpr_range;
using device::reserve_vgpr_range;
using device::zero_agpr;
using device::zero_agpr_range;

// from device/memory.cuh
using device::BufferSRD;
using device::ds_read_pinned;
using device::load_gmem_to_smem_srd;
using device::wait_lgkmcnt;
using device::wait_vmcnt;

// ── Tile-index swizzle ──
// Distributes workgroups across 8 XCDs to maximize L2 locality.
// WGM (workgroup-M) controls the column-major grouping width.
template <uint32_t BLOCK_SIZE_M, uint32_t BLOCK_SIZE_N>
__device__ __forceinline__ void swizzle_pid_m_n(const int m, const int n, int &pid_m, int &pid_n) {
    const int NUM_WGS  = gridDim.x * gridDim.y;
    const int NUM_XCDS = 8;
    const int ntiles_n = (n + static_cast<int>(BLOCK_SIZE_N) - 1) / static_cast<int>(BLOCK_SIZE_N);
    const int WGM      = (ntiles_n > 32) ? 4 : 8;

    const int pid = static_cast<int>(blockIdx.x * gridDim.y + blockIdx.y);

    if (NUM_WGS < NUM_XCDS) {
        pid_m = static_cast<int>(blockIdx.x) * static_cast<int>(BLOCK_SIZE_M);
        pid_n = static_cast<int>(blockIdx.y) * static_cast<int>(BLOCK_SIZE_N);
        return;
    }

    const int q        = NUM_WGS / NUM_XCDS;
    const int r        = NUM_WGS % NUM_XCDS;
    const int xcd_id   = pid % NUM_XCDS;
    const int local_id = pid / NUM_XCDS;
    const int wgid     = xcd_id * q + local_id + min(xcd_id, r);

    const int num_pid_m = (m + static_cast<int>(BLOCK_SIZE_M) - 1) / static_cast<int>(BLOCK_SIZE_M);
    const int num_pid_n = (n + static_cast<int>(BLOCK_SIZE_N) - 1) / static_cast<int>(BLOCK_SIZE_N);
    const int num_wgid_in_group = WGM * num_pid_n;
    const int group_id          = int(wgid / num_wgid_in_group);
    const int first_pid_m       = group_id * WGM;
    const int group_size_m      = min(num_pid_m - first_pid_m, WGM);
    pid_m                       = first_pid_m + int((wgid % num_wgid_in_group) % group_size_m);
    pid_n                       = int((wgid % num_wgid_in_group) / group_size_m);
    pid_m *= static_cast<int>(BLOCK_SIZE_M);
    pid_n *= static_cast<int>(BLOCK_SIZE_N);
}

// ── GemmTile: tile-level GEMM operations for 256x256x128 MXFP8 ──
template <typename AType, typename BType, typename CType, typename AccType>
struct GEMM_Tile_MXFP8_NT_256x256x128_16x16x128_4_WAVE_GFX950 {
public:
    static constexpr uint32_t WARP_SIZE = 64;
    static constexpr uint32_t NUM_WARPS = 4;

    static constexpr uint32_t BLOCK_SIZE_M = 256;
    static constexpr uint32_t BLOCK_SIZE_N = 256;
    static constexpr uint32_t BLOCK_SIZE_K = 128;

    static constexpr uint32_t MFMA_SIZE_M = 16;
    static constexpr uint32_t MFMA_SIZE_N = 16;
    static constexpr uint32_t MFMA_SIZE_K = 128;

    static constexpr uint32_t MX_BLOCK_SIZE   = 32;
    static constexpr uint32_t SCALE_FRAG_SIZE = MFMA_SIZE_M * MFMA_SIZE_K / MX_BLOCK_SIZE;

    using Mfma = device::mfma_scale_f32_16x16x128_f8f6f4<AType, BType>;

    // Pinned register layout:
    //
    // VGPR (double-buffered A/B data + scale):
    //   v[0:111]   compiler-managed (addresses, pointers, loop vars)
    //   v[112:115] A scale buffer 0    (4 × uint32_t)
    //   v[116:119] A scale buffer 1    (4 × uint32_t)
    //   v[120:123] B scale buffer 0    (4 × uint32_t)
    //   v[124:127] B scale buffer 1    (4 × uint32_t)
    //   v[128:159] A data buffer 0     (4 frags × 8 VGPR = 32 VGPR)
    //   v[160:191] A data buffer 1     (4 frags × 8 VGPR = 32 VGPR)
    //   v[192:223] B data buffer 0     (4 frags × 8 VGPR = 32 VGPR)
    //   v[224:255] B data buffer 1     (4 frags × 8 VGPR = 32 VGPR)
    //
    // AGPR (C accumulator, 256 × fp32):
    //   a[0:255]   4 subtiles × 16 tiles × 4 fp32 = 256 AGPR
    static constexpr int PIN_AS0 = 112, PIN_AS1 = 116;
    static constexpr int PIN_BS0 = 120, PIN_BS1 = 124;
    static constexpr int PIN_A0 = 128, PIN_A1 = 160;
    static constexpr int PIN_B0 = 192, PIN_B1 = 224;

    // SMEM subtile: one warp's share of a double-buffered tile.
    // u32_ptr() returns LDS byte address for buffer_load_lds / ds_read.
    template <typename T, uint32_t N> struct SmemTile {
        T                   data[N];
        __device__ uint32_t u32_ptr() { return reinterpret_cast<uintptr_t>(data); }
    };

    using ASmemSubtile      = SmemTile<AType, 64 * BLOCK_SIZE_K>; // 64 rows x 128 cols
    using BSmemSubtile      = SmemTile<BType, 64 * BLOCK_SIZE_K>; // 64 rows x 128 cols
    using AScaleSmemSubtile = SmemTile<uint32_t, 64 * BLOCK_SIZE_K / MX_BLOCK_SIZE>; // 64 x 4
    using BScaleSmemSubtile = SmemTile<uint32_t, 64 * BLOCK_SIZE_K / MX_BLOCK_SIZE>; // 64 x 4

    const uint32_t lane_id;
    const uint32_t warp_id;
    const uint32_t warp_m, warp_n;
    const uint32_t m, n, k;

public:
    __device__ __forceinline__ GEMM_Tile_MXFP8_NT_256x256x128_16x16x128_4_WAVE_GFX950(uint32_t tid,
                                                                                      uint32_t m,
                                                                                      uint32_t n,
                                                                                      uint32_t k)
        : lane_id(tid % WARP_SIZE), warp_id(tid / WARP_SIZE), warp_m(tid / WARP_SIZE / 2),
          warp_n(tid / WARP_SIZE % 2), m(m), n(n), k(k) {}

    template <uint32_t H>
    __device__ __forceinline__ void
    load_a_gmem_to_smem_half_srd(const BufferSRD &a_srd, const uint32_t (&ldg_offsets)[2],
                                 ASmemSubtile (&a_smem_tile)[4], const uint32_t (&sts_offsets)[2],
                                 int32_t extra_soffset = 0) {
        static_assert(H < 2, "H must be 0 or 1");
        const uint32_t sts_warp_base = warp_id * MFMA_SIZE_M * MFMA_SIZE_K;
#pragma unroll
        for (uint32_t i = H * 2; i < H * 2 + 2; ++i) {
            int32_t soff = __builtin_amdgcn_readfirstlane(
                (int32_t) ((i * 64 + warp_id * MFMA_SIZE_M) * k) + extra_soffset);
            load_gmem_to_smem_srd<16>(a_srd, ldg_offsets[0],
                                      a_smem_tile[i].u32_ptr() + sts_warp_base + sts_offsets[0],
                                      soff);
            load_gmem_to_smem_srd<16>(a_srd, ldg_offsets[1],
                                      a_smem_tile[i].u32_ptr() + sts_warp_base + sts_offsets[1],
                                      soff);
        }
    }

    template <uint32_t H>
    __device__ __forceinline__ void
    load_b_gmem_to_smem_half_srd(const BufferSRD &b_srd, const uint32_t (&ldg_offsets)[2],
                                 BSmemSubtile (&b_smem_tile)[4], const uint32_t (&sts_offsets)[2],
                                 int32_t extra_soffset = 0) {
        static_assert(H < 2, "H must be 0 or 1");
        const uint32_t sts_warp_base = warp_id * MFMA_SIZE_M * MFMA_SIZE_K;
#pragma unroll
        for (uint32_t i = H * 2; i < H * 2 + 2; ++i) {
            int32_t soff = __builtin_amdgcn_readfirstlane(
                (int32_t) ((i * 64 + warp_id * MFMA_SIZE_N) * k) + extra_soffset);
            load_gmem_to_smem_srd<16>(b_srd, ldg_offsets[0],
                                      b_smem_tile[i].u32_ptr() + sts_warp_base + sts_offsets[0],
                                      soff);
            load_gmem_to_smem_srd<16>(b_srd, ldg_offsets[1],
                                      b_smem_tile[i].u32_ptr() + sts_warp_base + sts_offsets[1],
                                      soff);
        }
    }

    template <uint32_t H>
    __device__ __forceinline__ void load_a_scale_gmem_to_smem_half_srd(
        const BufferSRD &a_s_srd, const uint32_t scale_ldg_offset, AScaleSmemSubtile (&a_s_smem)[4],
        const uint32_t scale_sts_offset, const uint32_t scale_cols, int32_t extra_soffset = 0) {
        static_assert(H < 2, "H must be 0 or 1");
        const uint32_t gmem_byte_offset = scale_ldg_offset * sizeof(uint32_t);
        const uint32_t smem_byte_offset = (warp_id * 64 + scale_sts_offset) * sizeof(uint32_t);
#pragma unroll
        for (uint32_t i = H * 2; i < H * 2 + 2; ++i) {
            int32_t soff = __builtin_amdgcn_readfirstlane(
                (int32_t) ((i * 4 + warp_id) * (16 * scale_cols) * sizeof(uint32_t)) +
                extra_soffset);
            load_gmem_to_smem_srd<4>(a_s_srd, gmem_byte_offset,
                                     a_s_smem[i].u32_ptr() + smem_byte_offset, soff);
        }
    }

    template <uint32_t H>
    __device__ __forceinline__ void load_b_scale_gmem_to_smem_half_srd(
        const BufferSRD &b_s_srd, const uint32_t scale_ldg_offset, BScaleSmemSubtile (&b_s_smem)[4],
        const uint32_t scale_sts_offset, const uint32_t scale_cols, int32_t extra_soffset = 0) {
        static_assert(H < 2, "H must be 0 or 1");
        const uint32_t gmem_byte_offset = scale_ldg_offset * sizeof(uint32_t);
        const uint32_t smem_byte_offset = (warp_id * 64 + scale_sts_offset) * sizeof(uint32_t);
#pragma unroll
        for (uint32_t i = H * 2; i < H * 2 + 2; ++i) {
            int32_t soff = __builtin_amdgcn_readfirstlane(
                (int32_t) ((i * 4 + warp_id) * (16 * scale_cols) * sizeof(uint32_t)) +
                extra_soffset);
            load_gmem_to_smem_srd<4>(b_s_srd, gmem_byte_offset,
                                     b_s_smem[i].u32_ptr() + smem_byte_offset, soff);
        }
    }

    // Precompute per-subtile SRD soffsets (uniform across warp, lifted out of main loop).
    __device__ __forceinline__ void precompute_base_soff(int32_t (&base_data_soff)[4],
                                                         int32_t (&base_scale_soff)[4],
                                                         uint32_t scale_cols) {
#pragma unroll
        for (int i = 0; i < 4; i++) {
            base_data_soff[i] =
                __builtin_amdgcn_readfirstlane((int32_t) ((i * 64 + warp_id * MFMA_SIZE_M) * k));
            base_scale_soff[i] = __builtin_amdgcn_readfirstlane(
                (int32_t) ((i * 4 + warp_id) * (16 * scale_cols) * (int32_t) sizeof(uint32_t)));
        }
    }

    // Load a 64x128 data subtile from SMEM into 32 pinned VGPRs (8 ds_read_b128).
    template <int VSTART>
    __device__ __forceinline__ static void load_data_subtile_pinned(uint32_t subtile_addr,
                                                                    uint32_t (&lds_offsets)[2]) {
        uint32_t addr0 = subtile_addr + lds_offsets[0];
        uint32_t addr1 = subtile_addr + lds_offsets[1];
        ds_read_pinned<16, VSTART + 0, 0>(addr0);
        ds_read_pinned<16, VSTART + 4, 0>(addr1);
        ds_read_pinned<16, VSTART + 8, 2048>(addr0);
        ds_read_pinned<16, VSTART + 12, 2048>(addr1);
        ds_read_pinned<16, VSTART + 16, 4096>(addr0);
        ds_read_pinned<16, VSTART + 20, 4096>(addr1);
        ds_read_pinned<16, VSTART + 24, 6144>(addr0);
        ds_read_pinned<16, VSTART + 28, 6144>(addr1);
    }

    // Load a 64x4 scale subtile from SMEM into 4 pinned VGPRs (4 ds_read_b32).
    template <int VSTART>
    __device__ __forceinline__ static void load_scale_subtile_pinned(uint32_t scale_subtile_addr,
                                                                     uint32_t scale_lds_offset) {
        uint32_t base = scale_subtile_addr + scale_lds_offset * sizeof(uint32_t);
        ds_read_pinned<4, VSTART, 0>(base);
        ds_read_pinned<4, VSTART + 1, 256>(base);
        ds_read_pinned<4, VSTART + 2, 512>(base);
        ds_read_pinned<4, VSTART + 3, 768>(base);
    }

    __device__ __forceinline__ void zero_c_agpr() { zero_agpr_range<0, 255>(); }

    __device__ __forceinline__ void reserve_pinned_regs() {
        reserve_vgpr_range<PIN_AS0, 255>(); // v[112:255]: A/B data + scale double buffers
        reserve_agpr_range<0, 255>();       // a[0:255]:   C accumulator
    }

    template <int GR, int GC>
    __device__ __forceinline__ void read_c_subtile_from_agpr(float32x4 (&c_out)[4][4]) {
        constexpr int B = (GR * 2 + GC) * 64;
        c_out[0][0]     = read_agpr<float32x4, B + 0>();
        c_out[0][1]     = read_agpr<float32x4, B + 4>();
        c_out[0][2]     = read_agpr<float32x4, B + 8>();
        c_out[0][3]     = read_agpr<float32x4, B + 12>();
        c_out[1][0]     = read_agpr<float32x4, B + 16>();
        c_out[1][1]     = read_agpr<float32x4, B + 20>();
        c_out[1][2]     = read_agpr<float32x4, B + 24>();
        c_out[1][3]     = read_agpr<float32x4, B + 28>();
        c_out[2][0]     = read_agpr<float32x4, B + 32>();
        c_out[2][1]     = read_agpr<float32x4, B + 36>();
        c_out[2][2]     = read_agpr<float32x4, B + 40>();
        c_out[2][3]     = read_agpr<float32x4, B + 44>();
        c_out[3][0]     = read_agpr<float32x4, B + 48>();
        c_out[3][1]     = read_agpr<float32x4, B + 52>();
        c_out[3][2]     = read_agpr<float32x4, B + 56>();
        c_out[3][3]     = read_agpr<float32x4, B + 60>();
    }

    __device__ __forceinline__ void store_c_subtile(CType *c_stg_base_ptr, const int32_t n,
                                                    float32x4 (&c_frags)[4][4],
                                                    uint32_t (&c_stg_offsets)[4],
                                                    const int32_t valid_rows = 64,
                                                    const int32_t valid_cols = 64) {
#pragma unroll
        for (int tr = 0; tr < 4; ++tr) {
#pragma unroll
            for (int tc = 0; tc < 4; ++tc) {
                CType *c_stg_ptr = c_stg_base_ptr + tr * MFMA_SIZE_M * n + tc * MFMA_SIZE_N;
#pragma unroll
                for (int i = 0; i < 4; ++i) {
                    int32_t row = tr * MFMA_SIZE_M + lane_id / 16 * 4 + i;
                    int32_t col = tc * MFMA_SIZE_N + lane_id % 16;
                    if (row < valid_rows && col < valid_cols)
                        c_stg_ptr[c_stg_offsets[i]] = CType(c_frags[tr][tc][i]);
                }
            }
        }
    }

    __device__ __forceinline__ void compute_ldg_offsets(uint32_t (&ldg_offsets)[2],
                                                        const uint32_t stride) {
#pragma unroll
        for (int i = 0; i < 2; ++i) {
            uint32_t ldg_row = i * 8 + lane_id / 8;
            uint32_t ldg_col = swizzle_col_(ldg_row, lane_id % 8);
            ldg_offsets[i]   = ldg_row * stride + ldg_col * 16;
        }
    }

    __device__ __forceinline__ void compute_sts_offsets(uint32_t (&sts_offsets)[2]) {
#pragma unroll
        for (int i = 0; i < 2; ++i) {
            sts_offsets[i] = i * 1024 + lane_id * 16;
        }
    }

    __device__ __forceinline__ void compute_lds_offsets(uint32_t (&lds_offsets)[2]) {
#pragma unroll
        for (int i = 0; i < 2; ++i) {
            uint32_t lds_row = lane_id % 16;
            uint32_t lds_col = lane_id / 16 + i * 4;
            uint32_t swz_col = swizzle_col_(lds_row, lds_col);
            lds_offsets[i]   = lds_row * 128 + swz_col * 16;
        }
    }

    __device__ __forceinline__ void compute_stg_offsets(uint32_t (&c_stg_offsets)[4]) {
#pragma unroll
        for (int i = 0; i < 4; ++i) {
            c_stg_offsets[i] = (lane_id / 16 * 4 + i) * n + lane_id % 16;
        }
    }

    __device__ __forceinline__ uint32_t swizzle_col_(const uint32_t row, const uint32_t col) {
        return col ^ (row >> 1);
    }

    // ── Phase functions: interleaved MFMA + memory scheduling ──
    //
    // Each phase executes a 4x4 grid of MFMA instructions (16 total) on one
    // 64x64 subtile, optionally overlapping with LDS reads and/or GMEM prefetch.
    //
    // Variants (from lightest to heaviest memory overlap):
    //   phase_mfma_only    — 16 MFMA, no memory ops
    //   phase_mfma_lds     — 16 MFMA + LDS prefetch for next phase
    //   phase_mfma_lds_ldg — 16 MFMA + LDS prefetch + GMEM->SMEM prefetch

    template <int PIN_A, int PIN_B, int PIN_ACC, int PIN_SA, int PIN_SB>
    __device__ __forceinline__ static void mfma_scale_pinned() {
        Mfma::template run_pinned_acc_agpr<PIN_A, PIN_B, PIN_ACC, PIN_SA, PIN_SB>();
    }

    // 16 MFMA + LDS prefetch (no GMEM prefetch). Used in epilogue phases.
    template <int PIN_A, int PIN_SA, int PIN_B, int PIN_SB, int TILE_R, int TILE_C, int PIN_NEXT_D,
              int PIN_NEXT_S>
    __device__ __forceinline__ static void
    phase_mfma_lds(uint32_t lds_data_addr, uint32_t (&lds_offsets)[2], uint32_t lds_scale_addr,
                   uint32_t scale_lds_offset) {
        constexpr int ACC   = (TILE_R * 2 + TILE_C) * 64;
        uint32_t      da0   = lds_data_addr + lds_offsets[0];
        uint32_t      da1   = lds_data_addr + lds_offsets[1];
        uint32_t      sbase = lds_scale_addr + scale_lds_offset * sizeof(uint32_t);

        mfma_scale_pinned<PIN_A + 0, PIN_B + 0, ACC + 0, PIN_SA + 0, PIN_SB + 0>();
        ds_read_pinned<16, PIN_NEXT_D + 0, 0>(da0);
        ds_read_pinned<16, PIN_NEXT_D + 4, 0>(da1);
        mfma_scale_pinned<PIN_A + 0, PIN_B + 8, ACC + 4, PIN_SA + 0, PIN_SB + 1>();
        ds_read_pinned<16, PIN_NEXT_D + 8, 2048>(da0);
        ds_read_pinned<16, PIN_NEXT_D + 12, 2048>(da1);
        mfma_scale_pinned<PIN_A + 0, PIN_B + 16, ACC + 8, PIN_SA + 0, PIN_SB + 2>();
        ds_read_pinned<16, PIN_NEXT_D + 16, 4096>(da0);
        ds_read_pinned<16, PIN_NEXT_D + 20, 4096>(da1);
        mfma_scale_pinned<PIN_A + 0, PIN_B + 24, ACC + 12, PIN_SA + 0, PIN_SB + 3>();
        ds_read_pinned<16, PIN_NEXT_D + 24, 6144>(da0);
        ds_read_pinned<16, PIN_NEXT_D + 28, 6144>(da1);
        mfma_scale_pinned<PIN_A + 8, PIN_B + 0, ACC + 16, PIN_SA + 1, PIN_SB + 0>();
        ds_read_pinned<4, PIN_NEXT_S + 0, 0>(sbase);
        ds_read_pinned<4, PIN_NEXT_S + 1, 256>(sbase);
        mfma_scale_pinned<PIN_A + 8, PIN_B + 8, ACC + 20, PIN_SA + 1, PIN_SB + 1>();
        ds_read_pinned<4, PIN_NEXT_S + 2, 512>(sbase);
        ds_read_pinned<4, PIN_NEXT_S + 3, 768>(sbase);
        mfma_scale_pinned<PIN_A + 8, PIN_B + 16, ACC + 24, PIN_SA + 1, PIN_SB + 2>();
        mfma_scale_pinned<PIN_A + 8, PIN_B + 24, ACC + 28, PIN_SA + 1, PIN_SB + 3>();
        mfma_scale_pinned<PIN_A + 16, PIN_B + 0, ACC + 32, PIN_SA + 2, PIN_SB + 0>();
        mfma_scale_pinned<PIN_A + 16, PIN_B + 8, ACC + 36, PIN_SA + 2, PIN_SB + 1>();
        mfma_scale_pinned<PIN_A + 16, PIN_B + 16, ACC + 40, PIN_SA + 2, PIN_SB + 2>();
        mfma_scale_pinned<PIN_A + 16, PIN_B + 24, ACC + 44, PIN_SA + 2, PIN_SB + 3>();
        mfma_scale_pinned<PIN_A + 24, PIN_B + 0, ACC + 48, PIN_SA + 3, PIN_SB + 0>();
        mfma_scale_pinned<PIN_A + 24, PIN_B + 8, ACC + 52, PIN_SA + 3, PIN_SB + 1>();
        mfma_scale_pinned<PIN_A + 24, PIN_B + 16, ACC + 56, PIN_SA + 3, PIN_SB + 2>();
        mfma_scale_pinned<PIN_A + 24, PIN_B + 24, ACC + 60, PIN_SA + 3, PIN_SB + 3>();
    }

    // 16 MFMA only (no memory ops). Used for the final epilogue phases.
    template <int PIN_A, int PIN_SA, int PIN_B, int PIN_SB, int TILE_R, int TILE_C>
    __device__ __forceinline__ static void phase_mfma_only() {
        constexpr int ACC = (TILE_R * 2 + TILE_C) * 64;
        mfma_scale_pinned<PIN_A + 0, PIN_B + 0, ACC + 0, PIN_SA + 0, PIN_SB + 0>();
        mfma_scale_pinned<PIN_A + 0, PIN_B + 8, ACC + 4, PIN_SA + 0, PIN_SB + 1>();
        mfma_scale_pinned<PIN_A + 0, PIN_B + 16, ACC + 8, PIN_SA + 0, PIN_SB + 2>();
        mfma_scale_pinned<PIN_A + 0, PIN_B + 24, ACC + 12, PIN_SA + 0, PIN_SB + 3>();
        mfma_scale_pinned<PIN_A + 8, PIN_B + 0, ACC + 16, PIN_SA + 1, PIN_SB + 0>();
        mfma_scale_pinned<PIN_A + 8, PIN_B + 8, ACC + 20, PIN_SA + 1, PIN_SB + 1>();
        mfma_scale_pinned<PIN_A + 8, PIN_B + 16, ACC + 24, PIN_SA + 1, PIN_SB + 2>();
        mfma_scale_pinned<PIN_A + 8, PIN_B + 24, ACC + 28, PIN_SA + 1, PIN_SB + 3>();
        mfma_scale_pinned<PIN_A + 16, PIN_B + 0, ACC + 32, PIN_SA + 2, PIN_SB + 0>();
        mfma_scale_pinned<PIN_A + 16, PIN_B + 8, ACC + 36, PIN_SA + 2, PIN_SB + 1>();
        mfma_scale_pinned<PIN_A + 16, PIN_B + 16, ACC + 40, PIN_SA + 2, PIN_SB + 2>();
        mfma_scale_pinned<PIN_A + 16, PIN_B + 24, ACC + 44, PIN_SA + 2, PIN_SB + 3>();
        mfma_scale_pinned<PIN_A + 24, PIN_B + 0, ACC + 48, PIN_SA + 3, PIN_SB + 0>();
        mfma_scale_pinned<PIN_A + 24, PIN_B + 8, ACC + 52, PIN_SA + 3, PIN_SB + 1>();
        mfma_scale_pinned<PIN_A + 24, PIN_B + 16, ACC + 56, PIN_SA + 3, PIN_SB + 2>();
        mfma_scale_pinned<PIN_A + 24, PIN_B + 24, ACC + 60, PIN_SA + 3, PIN_SB + 3>();
    }

    // 16 MFMA + LDS prefetch + GMEM->SMEM prefetch.
    // Scheduling: MFMA #0-5 overlap ds_read, #6-11 overlap buffer_load_lds, #12-15 pure compute.
    template <int PIN_A, int PIN_SA, int PIN_B, int PIN_SB, int TILE_R, int TILE_C, int PIN_NEXT_D,
              int PIN_NEXT_S>
    __device__ __forceinline__ static void
    phase_mfma_lds_ldg(uint32_t lds_data_addr, uint32_t (&lds_offsets)[2], uint32_t lds_scale_addr,
                       uint32_t scale_lds_offset, const BufferSRD &data_srd,
                       const uint32_t (&ldg_offsets)[2], uint32_t data_m0_0, uint32_t data_m0_1,
                       int32_t data_soff_0, int32_t data_soff_1, const BufferSRD &scale_srd,
                       uint32_t scale_gmem_off, uint32_t scale_m0_0, uint32_t scale_m0_1,
                       int32_t scale_soff_0, int32_t scale_soff_1) {
        constexpr int ACC   = (TILE_R * 2 + TILE_C) * 64;
        uint32_t      da0   = lds_data_addr + lds_offsets[0];
        uint32_t      da1   = lds_data_addr + lds_offsets[1];
        uint32_t      sbase = lds_scale_addr + scale_lds_offset * sizeof(uint32_t);

        // MFMA #0-#5: interleaved with ds_read (data + scale prefetch for next phase)
        mfma_scale_pinned<PIN_A + 0, PIN_B + 0, ACC + 0, PIN_SA + 0, PIN_SB + 0>();
        ds_read_pinned<16, PIN_NEXT_D + 0, 0>(da0);
        ds_read_pinned<16, PIN_NEXT_D + 4, 0>(da1);
        mfma_scale_pinned<PIN_A + 0, PIN_B + 8, ACC + 4, PIN_SA + 0, PIN_SB + 1>();
        ds_read_pinned<16, PIN_NEXT_D + 8, 2048>(da0);
        ds_read_pinned<16, PIN_NEXT_D + 12, 2048>(da1);
        mfma_scale_pinned<PIN_A + 0, PIN_B + 16, ACC + 8, PIN_SA + 0, PIN_SB + 2>();
        ds_read_pinned<16, PIN_NEXT_D + 16, 4096>(da0);
        ds_read_pinned<16, PIN_NEXT_D + 20, 4096>(da1);
        mfma_scale_pinned<PIN_A + 0, PIN_B + 24, ACC + 12, PIN_SA + 0, PIN_SB + 3>();
        ds_read_pinned<16, PIN_NEXT_D + 24, 6144>(da0);
        ds_read_pinned<16, PIN_NEXT_D + 28, 6144>(da1);
        mfma_scale_pinned<PIN_A + 8, PIN_B + 0, ACC + 16, PIN_SA + 1, PIN_SB + 0>();
        ds_read_pinned<4, PIN_NEXT_S + 0, 0>(sbase);
        ds_read_pinned<4, PIN_NEXT_S + 1, 256>(sbase);
        mfma_scale_pinned<PIN_A + 8, PIN_B + 8, ACC + 20, PIN_SA + 1, PIN_SB + 1>();
        ds_read_pinned<4, PIN_NEXT_S + 2, 512>(sbase);
        ds_read_pinned<4, PIN_NEXT_S + 3, 768>(sbase);

        // WAR barrier
        __builtin_amdgcn_s_barrier();

        // MFMA #6-#15: GMEM->SMEM prefetch spread across MFMA gaps
        mfma_scale_pinned<PIN_A + 8, PIN_B + 16, ACC + 24, PIN_SA + 1, PIN_SB + 2>();
        load_gmem_to_smem_srd<16>(data_srd, ldg_offsets[0], data_m0_0, data_soff_0);
        mfma_scale_pinned<PIN_A + 8, PIN_B + 24, ACC + 28, PIN_SA + 1, PIN_SB + 3>();
        load_gmem_to_smem_srd<16>(data_srd, ldg_offsets[1], data_m0_0 + 1024, data_soff_0);
        mfma_scale_pinned<PIN_A + 16, PIN_B + 0, ACC + 32, PIN_SA + 2, PIN_SB + 0>();
        load_gmem_to_smem_srd<16>(data_srd, ldg_offsets[0], data_m0_1, data_soff_1);
        mfma_scale_pinned<PIN_A + 16, PIN_B + 8, ACC + 36, PIN_SA + 2, PIN_SB + 1>();
        load_gmem_to_smem_srd<16>(data_srd, ldg_offsets[1], data_m0_1 + 1024, data_soff_1);
        mfma_scale_pinned<PIN_A + 16, PIN_B + 16, ACC + 40, PIN_SA + 2, PIN_SB + 2>();
        load_gmem_to_smem_srd<4>(scale_srd, scale_gmem_off, scale_m0_0, scale_soff_0);
        mfma_scale_pinned<PIN_A + 16, PIN_B + 24, ACC + 44, PIN_SA + 2, PIN_SB + 3>();
        load_gmem_to_smem_srd<4>(scale_srd, scale_gmem_off, scale_m0_1, scale_soff_1);
        mfma_scale_pinned<PIN_A + 24, PIN_B + 0, ACC + 48, PIN_SA + 3, PIN_SB + 0>();
        mfma_scale_pinned<PIN_A + 24, PIN_B + 8, ACC + 52, PIN_SA + 3, PIN_SB + 1>();
        mfma_scale_pinned<PIN_A + 24, PIN_B + 16, ACC + 56, PIN_SA + 3, PIN_SB + 2>();
        mfma_scale_pinned<PIN_A + 24, PIN_B + 24, ACC + 60, PIN_SA + 3, PIN_SB + 3>();
    }
};

// ── MXFP8 NT GEMM Kernel (256x256x128, 4-warp, GFX950) ──
//
// Tiling:
//   Workgroup tile: 256M x 256N x 128K
//   Each workgroup has 4 warps (256 threads), arranged as 2M x 2N.
//   Each warp computes a 128M x 128N output subtile.
//   Within each warp, MFMA 16x16x128 tiles form a 4x4 grid (64x64 per phase).
//
// SMEM layout (double-buffered, 2 K-tiles in flight):
//   A: [2 buffers][4 subtiles] x 64 rows x 128K = 64KB per buffer
//   B: [2 buffers][4 subtiles] x 64 rows x 128K = 64KB per buffer
//   A_scale / B_scale: same structure, 64 rows x 4 (K/32)
//
// Pipeline (shifted-LDG, 1 barrier per K-iteration):
//   Each iteration has 4 phases, processing one 64x64 subtile each:
//     Phase 1: MFMA(A0 x B0) + LDS(B1) + LDG(ki+2 B)
//     Phase 2: MFMA(A0 x B1) + LDS(A1) + LDG(ki+2 A)
//     Phase 3: MFMA(A1 x B0) + LDS(A0') + LDG(ki+3 A)
//     Phase 4: MFMA(A1 x B1) + LDS(B0') + LDG(ki+3 B)
//   LDG writes to SMEM regions consumed by the previous phase's LDS,
//   giving ~512 cycles (16 MFMA x 32 cyc) of latency hiding.
template <typename AType, typename BType, typename CType, typename AccType = float>
__global__ __launch_bounds__(256, 1) void turbo_gemm_mxfp8_256x256x128_16x16x128_4wave_kernel(
    const AType *a_ptr, const BType *b_ptr, const uint32_t *a_s_ptr, const uint32_t *b_s_ptr,
    CType *c_ptr, const uint32_t m, const uint32_t n, const uint32_t k) {
#if !defined(__gfx950__)
    assert(false && "turbo_gemm_mxfp8 kernel requires gfx950");
    return;
#else
    using GemmTile =
        GEMM_Tile_MXFP8_NT_256x256x128_16x16x128_4_WAVE_GFX950<AType, BType, CType, AccType>;
    GemmTile tile(threadIdx.x, m, n, k);
    tile.reserve_pinned_regs();

    const uint32_t lane_id = tile.lane_id;
    const uint32_t warp_id = tile.warp_id;
    const uint32_t warp_m  = tile.warp_m;
    const uint32_t warp_n  = tile.warp_n;

    using ASmem                       = typename GemmTile::ASmemSubtile;
    using BSmem                       = typename GemmTile::BSmemSubtile;
    using ASSmem                      = typename GemmTile::AScaleSmemSubtile;
    using BSSmem                      = typename GemmTile::BScaleSmemSubtile;
    constexpr size_t SMEM_DATA_BYTES  = sizeof(ASmem) * 2 * 4 + sizeof(BSmem) * 2 * 4;
    constexpr size_t SMEM_SCALE_BYTES = sizeof(ASSmem) * 2 * 4 + sizeof(BSSmem) * 2 * 4;
    __shared__ char  smem_buf[SMEM_DATA_BYTES + SMEM_SCALE_BYTES];
    auto            *a_smem_tile = reinterpret_cast<ASmem(*)[4]>(smem_buf);
    auto            *b_smem_tile = reinterpret_cast<BSmem(*)[4]>(smem_buf + sizeof(ASmem) * 2 * 4);
    auto            *a_s_smem_tile = reinterpret_cast<ASSmem(*)[4]>(smem_buf + SMEM_DATA_BYTES);
    auto            *b_s_smem_tile =
        reinterpret_cast<BSSmem(*)[4]>(smem_buf + SMEM_DATA_BYTES + sizeof(ASSmem) * 2 * 4);

    int32_t pid_m, pid_n;
    swizzle_pid_m_n<GemmTile::BLOCK_SIZE_M, GemmTile::BLOCK_SIZE_N>(m, n, pid_m, pid_n);
    if (pid_m >= (int32_t) m || pid_n >= (int32_t) n)
        return;

    const AType    *a_base_ptr   = a_ptr + (int64_t) pid_m * k;
    const BType    *b_base_ptr   = b_ptr + (int64_t) pid_n * k;
    const uint32_t  scale_cols   = (k + GemmTile::MX_BLOCK_SIZE - 1) / GemmTile::MX_BLOCK_SIZE;
    const uint32_t *a_s_base_ptr = a_s_ptr + (int64_t) pid_m * scale_cols;
    const uint32_t *b_s_base_ptr = b_s_ptr + (int64_t) pid_n * scale_cols;

    uint32_t ldg_offsets[2];
    tile.compute_ldg_offsets(ldg_offsets, k);
    uint32_t sts_offsets[2];
    tile.compute_sts_offsets(sts_offsets);
    uint32_t lds_offsets[2];
    tile.compute_lds_offsets(lds_offsets);
    const uint32_t scale_ldg_offset = lane_id;
    const uint32_t scale_sts_offset = lane_id;
    const uint32_t scale_lds_offset = lane_id;

    const uint32_t  a_remaining  = (m - pid_m) * k * sizeof(AType);
    const uint32_t  b_remaining  = (n - pid_n) * k * sizeof(BType);
    const uint32_t  as_remaining = (m - pid_m) * scale_cols * sizeof(uint32_t);
    const uint32_t  bs_remaining = (n - pid_n) * scale_cols * sizeof(uint32_t);
    const BufferSRD a_srd(a_base_ptr, a_remaining);
    const BufferSRD b_srd(b_base_ptr, b_remaining);
    const BufferSRD a_s_srd(a_s_base_ptr, as_remaining);
    const BufferSRD b_s_srd(b_s_base_ptr, bs_remaining);

    constexpr int32_t DATA_STRIDE  = GemmTile::BLOCK_SIZE_K;
    constexpr int32_t SCALE_STRIDE = GemmTile::SCALE_FRAG_SIZE * sizeof(uint32_t);

    // ── Load tile 0 → smem[0], tile 1 → smem[1] ──
    tile.template load_a_gmem_to_smem_half_srd<0>(a_srd, ldg_offsets, a_smem_tile[0], sts_offsets);
    tile.template load_a_gmem_to_smem_half_srd<1>(a_srd, ldg_offsets, a_smem_tile[0], sts_offsets);
    tile.template load_b_gmem_to_smem_half_srd<0>(b_srd, ldg_offsets, b_smem_tile[0], sts_offsets);
    tile.template load_b_gmem_to_smem_half_srd<1>(b_srd, ldg_offsets, b_smem_tile[0], sts_offsets);
    tile.template load_a_scale_gmem_to_smem_half_srd<0>(a_s_srd, scale_ldg_offset, a_s_smem_tile[0],
                                                        scale_sts_offset, scale_cols);
    tile.template load_a_scale_gmem_to_smem_half_srd<1>(a_s_srd, scale_ldg_offset, a_s_smem_tile[0],
                                                        scale_sts_offset, scale_cols);
    tile.template load_b_scale_gmem_to_smem_half_srd<0>(b_s_srd, scale_ldg_offset, b_s_smem_tile[0],
                                                        scale_sts_offset, scale_cols);
    tile.template load_b_scale_gmem_to_smem_half_srd<1>(b_s_srd, scale_ldg_offset, b_s_smem_tile[0],
                                                        scale_sts_offset, scale_cols);

    tile.template load_a_gmem_to_smem_half_srd<0>(a_srd, ldg_offsets, a_smem_tile[1], sts_offsets,
                                                  DATA_STRIDE);
    tile.template load_a_gmem_to_smem_half_srd<1>(a_srd, ldg_offsets, a_smem_tile[1], sts_offsets,
                                                  DATA_STRIDE);
    tile.template load_b_gmem_to_smem_half_srd<0>(b_srd, ldg_offsets, b_smem_tile[1], sts_offsets,
                                                  DATA_STRIDE);
    tile.template load_b_gmem_to_smem_half_srd<1>(b_srd, ldg_offsets, b_smem_tile[1], sts_offsets,
                                                  DATA_STRIDE);
    tile.template load_a_scale_gmem_to_smem_half_srd<0>(a_s_srd, scale_ldg_offset, a_s_smem_tile[1],
                                                        scale_sts_offset, scale_cols, SCALE_STRIDE);
    tile.template load_a_scale_gmem_to_smem_half_srd<1>(a_s_srd, scale_ldg_offset, a_s_smem_tile[1],
                                                        scale_sts_offset, scale_cols, SCALE_STRIDE);
    tile.template load_b_scale_gmem_to_smem_half_srd<0>(b_s_srd, scale_ldg_offset, b_s_smem_tile[1],
                                                        scale_sts_offset, scale_cols, SCALE_STRIDE);
    tile.template load_b_scale_gmem_to_smem_half_srd<1>(b_s_srd, scale_ldg_offset, b_s_smem_tile[1],
                                                        scale_sts_offset, scale_cols, SCALE_STRIDE);

    tile.zero_c_agpr();
    wait_vmcnt<0>();
    __builtin_amdgcn_s_barrier();

    uint32_t       cur     = 0;
    uint32_t       next    = 1;
    const uint32_t k_iters = (k + GemmTile::BLOCK_SIZE_K - 1) / GemmTile::BLOCK_SIZE_K;

    // ── Prologue: issue LDS for A0/B0 ──
    GemmTile::template load_data_subtile_pinned<GemmTile::PIN_A0>(
        a_smem_tile[cur][warp_m].u32_ptr(), lds_offsets);
    GemmTile::template load_scale_subtile_pinned<GemmTile::PIN_AS0>(
        a_s_smem_tile[cur][warp_m].u32_ptr(), scale_lds_offset);
    GemmTile::template load_data_subtile_pinned<GemmTile::PIN_B0>(
        b_smem_tile[cur][warp_n].u32_ptr(), lds_offsets);
    GemmTile::template load_scale_subtile_pinned<GemmTile::PIN_BS0>(
        b_s_smem_tile[cur][warp_n].u32_ptr(), scale_lds_offset);

    if (k_iters > 2) {
        tile.template load_a_gmem_to_smem_half_srd<0>(a_srd, ldg_offsets, a_smem_tile[cur],
                                                      sts_offsets, 2 * DATA_STRIDE);
        tile.template load_a_scale_gmem_to_smem_half_srd<0>(a_s_srd, scale_ldg_offset,
                                                            a_s_smem_tile[cur], scale_sts_offset,
                                                            scale_cols, 2 * SCALE_STRIDE);
        tile.template load_b_gmem_to_smem_half_srd<0>(b_srd, ldg_offsets, b_smem_tile[cur],
                                                      sts_offsets, 2 * DATA_STRIDE);
        tile.template load_b_scale_gmem_to_smem_half_srd<0>(b_s_srd, scale_ldg_offset,
                                                            b_s_smem_tile[cur], scale_sts_offset,
                                                            scale_cols, 2 * SCALE_STRIDE);
    }
    wait_lgkmcnt<0>();

    int32_t base_data_soff[4], base_scale_soff[4];
    tile.precompute_base_soff(base_data_soff, base_scale_soff, scale_cols);

    const uint32_t sts_wb =
        __builtin_amdgcn_readfirstlane(warp_id * GemmTile::MFMA_SIZE_M * GemmTile::MFMA_SIZE_K);
    const uint32_t s_smem_off = __builtin_amdgcn_readfirstlane((warp_id * 64 + scale_sts_offset) *
                                                               (uint32_t) sizeof(uint32_t));
    const uint32_t scale_gmem_byte_off = scale_ldg_offset * (uint32_t) sizeof(uint32_t);

    // ── Main loop ──
    const uint32_t main_iters = k_iters > 3 ? k_iters - 3 : 0;
    int32_t        data_off = 2 * DATA_STRIDE, scale_off = 2 * SCALE_STRIDE;
    for (uint32_t ki = 0; ki < main_iters;
         ++ki, data_off += DATA_STRIDE, scale_off += SCALE_STRIDE) {
        const int32_t next_data_off  = data_off + DATA_STRIDE;
        const int32_t next_scale_off = scale_off + SCALE_STRIDE;

        // Phase 1: MFMA A0×B0, LDG B1→cur[2,3]
        {
            uint32_t dm0_0 = __builtin_amdgcn_readfirstlane(b_smem_tile[cur][2].u32_ptr()) + sts_wb;
            uint32_t dm0_1 = __builtin_amdgcn_readfirstlane(b_smem_tile[cur][3].u32_ptr()) + sts_wb;
            uint32_t sm0_0 =
                __builtin_amdgcn_readfirstlane(b_s_smem_tile[cur][2].u32_ptr()) + s_smem_off;
            uint32_t sm0_1 =
                __builtin_amdgcn_readfirstlane(b_s_smem_tile[cur][3].u32_ptr()) + s_smem_off;
            GemmTile::template phase_mfma_lds_ldg<GemmTile::PIN_A0, GemmTile::PIN_AS0,
                                                  GemmTile::PIN_B0, GemmTile::PIN_BS0, 0, 0,
                                                  GemmTile::PIN_B1, GemmTile::PIN_BS1>(
                b_smem_tile[cur][warp_n + 2].u32_ptr(), lds_offsets,
                b_s_smem_tile[cur][warp_n + 2].u32_ptr(), scale_lds_offset, b_srd, ldg_offsets,
                dm0_0, dm0_1, base_data_soff[2] + data_off, base_data_soff[3] + data_off, b_s_srd,
                scale_gmem_byte_off, sm0_0, sm0_1, base_scale_soff[2] + scale_off,
                base_scale_soff[3] + scale_off);
        }

        // Phase 2: MFMA A0×B1, LDG A1→cur[2,3]
        {
            uint32_t dm0_0 = __builtin_amdgcn_readfirstlane(a_smem_tile[cur][2].u32_ptr()) + sts_wb;
            uint32_t dm0_1 = __builtin_amdgcn_readfirstlane(a_smem_tile[cur][3].u32_ptr()) + sts_wb;
            uint32_t sm0_0 =
                __builtin_amdgcn_readfirstlane(a_s_smem_tile[cur][2].u32_ptr()) + s_smem_off;
            uint32_t sm0_1 =
                __builtin_amdgcn_readfirstlane(a_s_smem_tile[cur][3].u32_ptr()) + s_smem_off;
            GemmTile::template phase_mfma_lds_ldg<GemmTile::PIN_A0, GemmTile::PIN_AS0,
                                                  GemmTile::PIN_B1, GemmTile::PIN_BS1, 0, 1,
                                                  GemmTile::PIN_A1, GemmTile::PIN_AS1>(
                a_smem_tile[cur][warp_m + 2].u32_ptr(), lds_offsets,
                a_s_smem_tile[cur][warp_m + 2].u32_ptr(), scale_lds_offset, a_srd, ldg_offsets,
                dm0_0, dm0_1, base_data_soff[2] + data_off, base_data_soff[3] + data_off, a_s_srd,
                scale_gmem_byte_off, sm0_0, sm0_1, base_scale_soff[2] + scale_off,
                base_scale_soff[3] + scale_off);
        }

        // Phase 3: MFMA A1×B0, LDG A0→next[0,1]
        {
            uint32_t dm0_0 =
                __builtin_amdgcn_readfirstlane(a_smem_tile[next][0].u32_ptr()) + sts_wb;
            uint32_t dm0_1 =
                __builtin_amdgcn_readfirstlane(a_smem_tile[next][1].u32_ptr()) + sts_wb;
            uint32_t sm0_0 =
                __builtin_amdgcn_readfirstlane(a_s_smem_tile[next][0].u32_ptr()) + s_smem_off;
            uint32_t sm0_1 =
                __builtin_amdgcn_readfirstlane(a_s_smem_tile[next][1].u32_ptr()) + s_smem_off;
            GemmTile::template phase_mfma_lds_ldg<GemmTile::PIN_A1, GemmTile::PIN_AS1,
                                                  GemmTile::PIN_B0, GemmTile::PIN_BS0, 1, 0,
                                                  GemmTile::PIN_A0, GemmTile::PIN_AS0>(
                a_smem_tile[next][warp_m].u32_ptr(), lds_offsets,
                a_s_smem_tile[next][warp_m].u32_ptr(), scale_lds_offset, a_srd, ldg_offsets, dm0_0,
                dm0_1, base_data_soff[0] + next_data_off, base_data_soff[1] + next_data_off,
                a_s_srd, scale_gmem_byte_off, sm0_0, sm0_1, base_scale_soff[0] + next_scale_off,
                base_scale_soff[1] + next_scale_off);
        }

        // Phase 4: MFMA A1×B1, LDG B0→next[0,1]
        {
            uint32_t dm0_0 =
                __builtin_amdgcn_readfirstlane(b_smem_tile[next][0].u32_ptr()) + sts_wb;
            uint32_t dm0_1 =
                __builtin_amdgcn_readfirstlane(b_smem_tile[next][1].u32_ptr()) + sts_wb;
            uint32_t sm0_0 =
                __builtin_amdgcn_readfirstlane(b_s_smem_tile[next][0].u32_ptr()) + s_smem_off;
            uint32_t sm0_1 =
                __builtin_amdgcn_readfirstlane(b_s_smem_tile[next][1].u32_ptr()) + s_smem_off;
            GemmTile::template phase_mfma_lds_ldg<GemmTile::PIN_A1, GemmTile::PIN_AS1,
                                                  GemmTile::PIN_B1, GemmTile::PIN_BS1, 1, 1,
                                                  GemmTile::PIN_B0, GemmTile::PIN_BS0>(
                b_smem_tile[next][warp_n].u32_ptr(), lds_offsets,
                b_s_smem_tile[next][warp_n].u32_ptr(), scale_lds_offset, b_srd, ldg_offsets, dm0_0,
                dm0_1, base_data_soff[0] + next_data_off, base_data_soff[1] + next_data_off,
                b_s_srd, scale_gmem_byte_off, sm0_0, sm0_1, base_scale_soff[0] + next_scale_off,
                base_scale_soff[1] + next_scale_off);
        }

        wait_vmcnt<12>();
        __builtin_amdgcn_s_barrier();
        cur ^= 1;
        next ^= 1;
    }

    // ── Epilogue 1: last LDG tile — Phase 1+2 prefetch B1+A1, Phase 3+4 compute only ──
    {
        {
            uint32_t dm0_0 = __builtin_amdgcn_readfirstlane(b_smem_tile[cur][2].u32_ptr()) + sts_wb;
            uint32_t dm0_1 = __builtin_amdgcn_readfirstlane(b_smem_tile[cur][3].u32_ptr()) + sts_wb;
            uint32_t sm0_0 =
                __builtin_amdgcn_readfirstlane(b_s_smem_tile[cur][2].u32_ptr()) + s_smem_off;
            uint32_t sm0_1 =
                __builtin_amdgcn_readfirstlane(b_s_smem_tile[cur][3].u32_ptr()) + s_smem_off;
            GemmTile::template phase_mfma_lds_ldg<GemmTile::PIN_A0, GemmTile::PIN_AS0,
                                                  GemmTile::PIN_B0, GemmTile::PIN_BS0, 0, 0,
                                                  GemmTile::PIN_B1, GemmTile::PIN_BS1>(
                b_smem_tile[cur][warp_n + 2].u32_ptr(), lds_offsets,
                b_s_smem_tile[cur][warp_n + 2].u32_ptr(), scale_lds_offset, b_srd, ldg_offsets,
                dm0_0, dm0_1, base_data_soff[2] + data_off, base_data_soff[3] + data_off, b_s_srd,
                scale_gmem_byte_off, sm0_0, sm0_1, base_scale_soff[2] + scale_off,
                base_scale_soff[3] + scale_off);
        }

        {
            uint32_t dm0_0 = __builtin_amdgcn_readfirstlane(a_smem_tile[cur][2].u32_ptr()) + sts_wb;
            uint32_t dm0_1 = __builtin_amdgcn_readfirstlane(a_smem_tile[cur][3].u32_ptr()) + sts_wb;
            uint32_t sm0_0 =
                __builtin_amdgcn_readfirstlane(a_s_smem_tile[cur][2].u32_ptr()) + s_smem_off;
            uint32_t sm0_1 =
                __builtin_amdgcn_readfirstlane(a_s_smem_tile[cur][3].u32_ptr()) + s_smem_off;
            GemmTile::template phase_mfma_lds_ldg<GemmTile::PIN_A0, GemmTile::PIN_AS0,
                                                  GemmTile::PIN_B1, GemmTile::PIN_BS1, 0, 1,
                                                  GemmTile::PIN_A1, GemmTile::PIN_AS1>(
                a_smem_tile[cur][warp_m + 2].u32_ptr(), lds_offsets,
                a_s_smem_tile[cur][warp_m + 2].u32_ptr(), scale_lds_offset, a_srd, ldg_offsets,
                dm0_0, dm0_1, base_data_soff[2] + data_off, base_data_soff[3] + data_off, a_s_srd,
                scale_gmem_byte_off, sm0_0, sm0_1, base_scale_soff[2] + scale_off,
                base_scale_soff[3] + scale_off);
        }

        GemmTile::template phase_mfma_lds<GemmTile::PIN_A1, GemmTile::PIN_AS1, GemmTile::PIN_B0,
                                          GemmTile::PIN_BS0, 1, 0, GemmTile::PIN_A0,
                                          GemmTile::PIN_AS0>(
            a_smem_tile[next][warp_m].u32_ptr(), lds_offsets, a_s_smem_tile[next][warp_m].u32_ptr(),
            scale_lds_offset);
        GemmTile::template phase_mfma_lds<GemmTile::PIN_A1, GemmTile::PIN_AS1, GemmTile::PIN_B1,
                                          GemmTile::PIN_BS1, 1, 1, GemmTile::PIN_B0,
                                          GemmTile::PIN_BS0>(
            b_smem_tile[next][warp_n].u32_ptr(), lds_offsets, b_s_smem_tile[next][warp_n].u32_ptr(),
            scale_lds_offset);

        wait_vmcnt<6>();
        __builtin_amdgcn_s_barrier();
        cur ^= 1;
        next ^= 1;
    }

    // ── Epilogue 2: no LDG, LDS from both buffers ──
    {
        GemmTile::template phase_mfma_lds<GemmTile::PIN_A0, GemmTile::PIN_AS0, GemmTile::PIN_B0,
                                          GemmTile::PIN_BS0, 0, 0, GemmTile::PIN_B1,
                                          GemmTile::PIN_BS1>(
            b_smem_tile[cur][warp_n + 2].u32_ptr(), lds_offsets,
            b_s_smem_tile[cur][warp_n + 2].u32_ptr(), scale_lds_offset);

        GemmTile::template phase_mfma_lds<GemmTile::PIN_A0, GemmTile::PIN_AS0, GemmTile::PIN_B1,
                                          GemmTile::PIN_BS1, 0, 1, GemmTile::PIN_A1,
                                          GemmTile::PIN_AS1>(
            a_smem_tile[cur][warp_m + 2].u32_ptr(), lds_offsets,
            a_s_smem_tile[cur][warp_m + 2].u32_ptr(), scale_lds_offset);

        wait_vmcnt<0>();
        __builtin_amdgcn_s_barrier();

        GemmTile::template phase_mfma_lds<GemmTile::PIN_A1, GemmTile::PIN_AS1, GemmTile::PIN_B0,
                                          GemmTile::PIN_BS0, 1, 0, GemmTile::PIN_A0,
                                          GemmTile::PIN_AS0>(
            a_smem_tile[next][warp_m].u32_ptr(), lds_offsets, a_s_smem_tile[next][warp_m].u32_ptr(),
            scale_lds_offset);

        GemmTile::template phase_mfma_lds<GemmTile::PIN_A1, GemmTile::PIN_AS1, GemmTile::PIN_B1,
                                          GemmTile::PIN_BS1, 1, 1, GemmTile::PIN_B0,
                                          GemmTile::PIN_BS0>(
            b_smem_tile[next][warp_n].u32_ptr(), lds_offsets, b_s_smem_tile[next][warp_n].u32_ptr(),
            scale_lds_offset);

        cur ^= 1;
        next ^= 1;
    }

    // ── Epilogue 3: no LDG, no LDS from next ──
    {
        GemmTile::template phase_mfma_lds<GemmTile::PIN_A0, GemmTile::PIN_AS0, GemmTile::PIN_B0,
                                          GemmTile::PIN_BS0, 0, 0, GemmTile::PIN_B1,
                                          GemmTile::PIN_BS1>(
            b_smem_tile[cur][warp_n + 2].u32_ptr(), lds_offsets,
            b_s_smem_tile[cur][warp_n + 2].u32_ptr(), scale_lds_offset);

        GemmTile::template phase_mfma_lds<GemmTile::PIN_A0, GemmTile::PIN_AS0, GemmTile::PIN_B1,
                                          GemmTile::PIN_BS1, 0, 1, GemmTile::PIN_A1,
                                          GemmTile::PIN_AS1>(
            a_smem_tile[cur][warp_m + 2].u32_ptr(), lds_offsets,
            a_s_smem_tile[cur][warp_m + 2].u32_ptr(), scale_lds_offset);

        GemmTile::template phase_mfma_only<GemmTile::PIN_A1, GemmTile::PIN_AS1, GemmTile::PIN_B0,
                                           GemmTile::PIN_BS0, 1, 0>();
        GemmTile::template phase_mfma_only<GemmTile::PIN_A1, GemmTile::PIN_AS1, GemmTile::PIN_B1,
                                           GemmTile::PIN_BS1, 1, 1>();
    }

    // ── Store C ──
    __builtin_amdgcn_sched_barrier(0);
    uint32_t c_stg_offsets[4];
    tile.compute_stg_offsets(c_stg_offsets);
    CType *c_stg_base_ptr =
        c_ptr + (int64_t) pid_m * n + pid_n + warp_id / 2 * 64 * n + warp_id % 2 * 64;
    const bool is_boundary_tile = (pid_m + 256 > (int32_t) m) || (pid_n + 256 > (int32_t) n);

    if (!is_boundary_tile) {
        float32x4 c_tmp[4][4];
        tile.template read_c_subtile_from_agpr<0, 0>(c_tmp);
        tile.store_c_subtile(c_stg_base_ptr + 0 * 128 * n + 0 * 128, n, c_tmp, c_stg_offsets);
        tile.template read_c_subtile_from_agpr<0, 1>(c_tmp);
        tile.store_c_subtile(c_stg_base_ptr + 0 * 128 * n + 1 * 128, n, c_tmp, c_stg_offsets);
        tile.template read_c_subtile_from_agpr<1, 0>(c_tmp);
        tile.store_c_subtile(c_stg_base_ptr + 1 * 128 * n + 0 * 128, n, c_tmp, c_stg_offsets);
        tile.template read_c_subtile_from_agpr<1, 1>(c_tmp);
        tile.store_c_subtile(c_stg_base_ptr + 1 * 128 * n + 1 * 128, n, c_tmp, c_stg_offsets);
    } else {
        const int32_t warp_base_m  = warp_id / 2 * 64;
        const int32_t warp_base_n  = warp_id % 2 * 64;
        const int32_t tile_valid_m = min((int32_t) m - pid_m, 256) - warp_base_m;
        const int32_t tile_valid_n = min((int32_t) n - pid_n, 256) - warp_base_n;
        float32x4     c_tmp[4][4];
        tile.template read_c_subtile_from_agpr<0, 0>(c_tmp);
        tile.store_c_subtile(c_stg_base_ptr + 0 * 128 * n + 0 * 128, n, c_tmp, c_stg_offsets,
                             tile_valid_m, tile_valid_n);
        tile.template read_c_subtile_from_agpr<0, 1>(c_tmp);
        tile.store_c_subtile(c_stg_base_ptr + 0 * 128 * n + 1 * 128, n, c_tmp, c_stg_offsets,
                             tile_valid_m, tile_valid_n - 128);
        tile.template read_c_subtile_from_agpr<1, 0>(c_tmp);
        tile.store_c_subtile(c_stg_base_ptr + 1 * 128 * n + 0 * 128, n, c_tmp, c_stg_offsets,
                             tile_valid_m - 128, tile_valid_n);
        tile.template read_c_subtile_from_agpr<1, 1>(c_tmp);
        tile.store_c_subtile(c_stg_base_ptr + 1 * 128 * n + 1 * 128, n, c_tmp, c_stg_offsets,
                             tile_valid_m - 128, tile_valid_n - 128);
    }
#endif // __gfx950__
}

// ── Pre-shuffle E8M0 scale for MFMA consumption ──
// Reorders scale data into 16x4 column-major blocks to match the MFMA scale input layout.
// Also performs type conversion (e.g., E8M0 uint8 -> uint32 zero-extension).

template <typename InT, typename OutT>
__global__ void preshuffle_scale_16x4_kernel(const InT *in_scale_ptr, OutT *out_scale_ptr,
                                             const int rows, const int cols) {
    (void) rows;
    const int BLOCK_SIZE_ROW = 16;
    const int BLOCK_SIZE_COL = 4;
    const int tid            = threadIdx.x;
    const int bid            = blockIdx.x;

    in_scale_ptr  = in_scale_ptr + bid * BLOCK_SIZE_ROW * cols;
    out_scale_ptr = out_scale_ptr + bid * BLOCK_SIZE_ROW * cols;

    for (int i = 0; i < (cols / BLOCK_SIZE_COL); ++i) {
        const OutT val     = static_cast<OutT>(in_scale_ptr[tid % 16 * cols + tid / 16]);
        out_scale_ptr[tid] = val;
        in_scale_ptr += 4;
        out_scale_ptr += BLOCK_SIZE_ROW * BLOCK_SIZE_COL;
    }
}

} // namespace turbo
} // namespace primus_turbo
