

================================================================
== Vitis HLS Report for 'mm2_Pipeline_VITIS_LOOP_65_4_VITIS_LOOP_67_5'
================================================================
* Date:           Sat Mar  9 22:18:22 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        proj_mm2
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  14.600 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     7938|     7938|  0.159 ms|  0.159 ms|  7938|  7938|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_65_4_VITIS_LOOP_67_5  |     7936|     7936|        32|         31|          1|   256|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    2088|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    51|       0|     357|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     448|    -|
|Register         |        -|     -|    2542|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    51|    2542|    2893|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1590|  1260|  728400|  364200|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     4|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+---------------------+---------+----+---+----+-----+
    |         Instance        |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------------+---------------------+---------+----+---+----+-----+
    |mul_32s_32ns_45_1_1_U40  |mul_32s_32ns_45_1_1  |        0|   3|  0|  21|    0|
    |mul_32s_32ns_48_1_1_U41  |mul_32s_32ns_48_1_1  |        0|   3|  0|  21|    0|
    |mul_32s_32ns_48_1_1_U42  |mul_32s_32ns_48_1_1  |        0|   3|  0|  21|    0|
    |mul_32s_32ns_48_1_1_U43  |mul_32s_32ns_48_1_1  |        0|   3|  0|  21|    0|
    |mul_32s_32ns_48_1_1_U44  |mul_32s_32ns_48_1_1  |        0|   3|  0|  21|    0|
    |mul_32s_32ns_48_1_1_U45  |mul_32s_32ns_48_1_1  |        0|   3|  0|  21|    0|
    |mul_32s_32ns_48_1_1_U46  |mul_32s_32ns_48_1_1  |        0|   3|  0|  21|    0|
    |mul_32s_32ns_48_1_1_U47  |mul_32s_32ns_48_1_1  |        0|   3|  0|  21|    0|
    |mul_32s_32ns_48_1_1_U48  |mul_32s_32ns_48_1_1  |        0|   3|  0|  21|    0|
    |mul_32s_32ns_48_1_1_U49  |mul_32s_32ns_48_1_1  |        0|   3|  0|  21|    0|
    |mul_32s_32ns_48_1_1_U50  |mul_32s_32ns_48_1_1  |        0|   3|  0|  21|    0|
    |mul_32s_32ns_48_1_1_U51  |mul_32s_32ns_48_1_1  |        0|   3|  0|  21|    0|
    |mul_32s_32ns_48_1_1_U52  |mul_32s_32ns_48_1_1  |        0|   3|  0|  21|    0|
    |mul_32s_32ns_48_1_1_U53  |mul_32s_32ns_48_1_1  |        0|   3|  0|  21|    0|
    |mul_32s_32ns_48_1_1_U54  |mul_32s_32ns_48_1_1  |        0|   3|  0|  21|    0|
    |mul_32s_32ns_48_1_1_U55  |mul_32s_32ns_48_1_1  |        0|   3|  0|  21|    0|
    |mul_32s_32ns_48_1_1_U56  |mul_32s_32ns_48_1_1  |        0|   3|  0|  21|    0|
    +-------------------------+---------------------+---------+----+---+----+-----+
    |Total                    |                     |        0|  51|  0| 357|    0|
    +-------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add65_u0_32fixp_0_fu_1217_p2        |         +|   0|  0|  39|          32|          32|
    |add65_u0_32fixp_10_fu_1909_p2       |         +|   0|  0|  39|          32|          32|
    |add65_u0_32fixp_11_fu_1954_p2       |         +|   0|  0|  39|          32|          32|
    |add65_u0_32fixp_12_fu_1999_p2       |         +|   0|  0|  39|          32|          32|
    |add65_u0_32fixp_13_fu_2044_p2       |         +|   0|  0|  39|          32|          32|
    |add65_u0_32fixp_14_fu_2089_p2       |         +|   0|  0|  39|          32|          32|
    |add65_u0_32fixp_15_fu_2134_p2       |         +|   0|  0|  39|          32|          32|
    |add65_u0_32fixp_1_fu_1300_p2        |         +|   0|  0|  39|          32|          32|
    |add65_u0_32fixp_2_fu_1383_p2        |         +|   0|  0|  39|          32|          32|
    |add65_u0_32fixp_3_fu_1466_p2        |         +|   0|  0|  39|          32|          32|
    |add65_u0_32fixp_4_fu_1543_p2        |         +|   0|  0|  39|          32|          32|
    |add65_u0_32fixp_5_fu_1684_p2        |         +|   0|  0|  39|          32|          32|
    |add65_u0_32fixp_6_fu_1729_p2        |         +|   0|  0|  39|          32|          32|
    |add65_u0_32fixp_7_fu_1774_p2        |         +|   0|  0|  39|          32|          32|
    |add65_u0_32fixp_8_fu_1819_p2        |         +|   0|  0|  39|          32|          32|
    |add65_u0_32fixp_9_fu_1864_p2        |         +|   0|  0|  39|          32|          32|
    |empty_57_fu_677_p2                  |         +|   0|  0|  71|          64|          64|
    |empty_59_fu_739_p2                  |         +|   0|  0|  71|          64|          64|
    |empty_61_fu_797_p2                  |         +|   0|  0|  71|          64|          64|
    |empty_63_fu_855_p2                  |         +|   0|  0|  71|          64|          64|
    |empty_65_fu_907_p2                  |         +|   0|  0|  71|          64|          64|
    |empty_67_fu_965_p2                  |         +|   0|  0|  71|          64|          64|
    |empty_69_fu_1023_p2                 |         +|   0|  0|  71|          64|          64|
    |empty_71_fu_1075_p2                 |         +|   0|  0|  71|          64|          64|
    |empty_73_fu_1107_p2                 |         +|   0|  0|  71|          64|          64|
    |empty_75_fu_1163_p2                 |         +|   0|  0|  71|          64|          64|
    |empty_77_fu_1246_p2                 |         +|   0|  0|  71|          64|          64|
    |empty_79_fu_1329_p2                 |         +|   0|  0|  71|          64|          64|
    |empty_81_fu_1412_p2                 |         +|   0|  0|  71|          64|          64|
    |empty_83_fu_1489_p2                 |         +|   0|  0|  71|          64|          64|
    |empty_85_fu_1566_p2                 |         +|   0|  0|  71|          64|          64|
    |empty_87_fu_1598_p2                 |         +|   0|  0|  71|          64|          64|
    |empty_89_fu_1630_p2                 |         +|   0|  0|  71|          64|          64|
    |indvar_flatten_next331_fu_586_p2    |         +|   0|  0|  16|           9|           1|
    |indvars_iv_next12_fu_2159_p2        |         +|   0|  0|  13|           5|           1|
    |indvars_iv_next16_dup414_fu_609_p2  |         +|   0|  0|  13|           5|           1|
    |ap_block_pp0_stage0_11001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage10_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage11_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage12_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage13_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage14_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage15_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage16_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage17_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage18_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage25_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage26_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_11001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage4_11001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage5_11001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage6_11001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage7_11001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage8_11001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage9_11001           |       and|   0|  0|   2|           1|           1|
    |ap_block_state10_io                 |       and|   0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage9_iter0   |       and|   0|  0|   2|           1|           1|
    |ap_block_state26_io                 |       and|   0|  0|   2|           1|           1|
    |ap_block_state27_io                 |       and|   0|  0|   2|           1|           1|
    |exitcond142434_fu_595_p2            |      icmp|   0|  0|  10|           5|           6|
    |exitcond_flatten332_fu_580_p2       |      icmp|   0|  0|  11|           9|          10|
    |empty_26_fu_648_p2                  |        or|   0|  0|   8|           8|           1|
    |empty_28_fu_708_p2                  |        or|   0|  0|   8|           8|           2|
    |empty_30_fu_718_p2                  |        or|   0|  0|   8|           8|           2|
    |empty_32_fu_764_p2                  |        or|   0|  0|   8|           8|           3|
    |empty_34_fu_774_p2                  |        or|   0|  0|   8|           8|           3|
    |empty_36_fu_822_p2                  |        or|   0|  0|   8|           8|           3|
    |empty_38_fu_832_p2                  |        or|   0|  0|   8|           8|           3|
    |empty_40_fu_880_p2                  |        or|   0|  0|   8|           8|           4|
    |empty_42_fu_890_p2                  |        or|   0|  0|   8|           8|           4|
    |empty_44_fu_932_p2                  |        or|   0|  0|   8|           8|           4|
    |empty_46_fu_942_p2                  |        or|   0|  0|   8|           8|           4|
    |empty_48_fu_990_p2                  |        or|   0|  0|   8|           8|           4|
    |empty_50_fu_1000_p2                 |        or|   0|  0|   8|           8|           4|
    |empty_52_fu_1048_p2                 |        or|   0|  0|   8|           8|           4|
    |empty_54_fu_1058_p2                 |        or|   0|  0|   8|           8|           4|
    |empty_24_fu_635_p3                  |    select|   0|  0|   8|           1|           8|
    |indvars_iv11_mid2_fu_601_p3         |    select|   0|  0|   5|           1|           1|
    |indvars_iv15_cast_mid2_fu_619_p3    |    select|   0|  0|   4|           1|           4|
    |indvars_iv15_mid2_fu_2154_p3        |    select|   0|  0|   5|           1|           5|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0|2088|        1783|        1713|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+-----+-----------+-----+-----------+
    |                   Name                  | LUT | Input Size| Bits| Total Bits|
    +-----------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                |  153|         32|    1|         32|
    |ap_done_int                              |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg              |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                  |    9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten330_load  |    9|          2|    9|         18|
    |ap_sig_allocacmp_indvars_iv11_load       |    9|          2|    5|         10|
    |ap_sig_allocacmp_indvars_iv15_load       |    9|          2|    5|         10|
    |gmem_blk_n_AR                            |    9|          2|    1|          2|
    |gmem_blk_n_AW                            |    9|          2|    1|          2|
    |gmem_blk_n_B                             |    9|          2|    1|          2|
    |gmem_blk_n_R                             |    9|          2|    1|          2|
    |gmem_blk_n_W                             |    9|          2|    1|          2|
    |indvar_flatten330_fu_170                 |    9|          2|    9|         18|
    |indvars_iv11_fu_162                      |    9|          2|    5|         10|
    |indvars_iv15_fu_166                      |    9|          2|    5|         10|
    |m_axi_gmem_ARADDR                        |   86|         18|   64|       1152|
    |tmp_address0                             |   37|          9|    8|         72|
    |tmp_address1                             |   37|          9|    8|         72|
    +-----------------------------------------+-----+-----------+-----+-----------+
    |Total                                    |  448|         98|  128|       1422|
    +-----------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |  31|   0|   31|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |empty_24_reg_2244                  |   4|   0|    8|          4|
    |empty_25_reg_2292                  |  32|   0|   32|          0|
    |empty_27_reg_2297                  |  32|   0|   32|          0|
    |empty_29_reg_2318                  |  32|   0|   32|          0|
    |empty_31_reg_2323                  |  32|   0|   32|          0|
    |empty_33_reg_2351                  |  32|   0|   32|          0|
    |empty_35_reg_2356                  |  32|   0|   32|          0|
    |empty_37_reg_2383                  |  32|   0|   32|          0|
    |empty_39_reg_2388                  |  32|   0|   32|          0|
    |empty_41_reg_2409                  |  32|   0|   32|          0|
    |empty_43_reg_2414                  |  32|   0|   32|          0|
    |empty_45_reg_2440                  |  32|   0|   32|          0|
    |empty_47_reg_2445                  |  32|   0|   32|          0|
    |empty_49_reg_2471                  |  32|   0|   32|          0|
    |empty_51_reg_2476                  |  32|   0|   32|          0|
    |empty_53_reg_2497                  |  32|   0|   32|          0|
    |empty_55_reg_2502                  |  32|   0|   32|          0|
    |empty_56_reg_2272                  |   4|   0|    4|          0|
    |exitcond142434_reg_2229            |   1|   0|    1|          0|
    |exitcond_flatten332_reg_2225       |   1|   0|    1|          0|
    |gmem_addr_10_read_reg_2661         |  32|   0|   32|          0|
    |gmem_addr_10_reg_2544              |  64|   0|   64|          0|
    |gmem_addr_11_read_reg_2671         |  32|   0|   32|          0|
    |gmem_addr_11_reg_2560              |  64|   0|   64|          0|
    |gmem_addr_12_read_reg_2681         |  32|   0|   32|          0|
    |gmem_addr_12_reg_2576              |  64|   0|   64|          0|
    |gmem_addr_13_read_reg_2691         |  32|   0|   32|          0|
    |gmem_addr_13_reg_2592              |  64|   0|   64|          0|
    |gmem_addr_14_read_reg_2701         |  32|   0|   32|          0|
    |gmem_addr_14_reg_2608              |  64|   0|   64|          0|
    |gmem_addr_15_read_reg_2711         |  32|   0|   32|          0|
    |gmem_addr_15_reg_2614              |  64|   0|   64|          0|
    |gmem_addr_16_read_reg_2721         |  32|   0|   32|          0|
    |gmem_addr_16_reg_2620              |  64|   0|   64|          0|
    |gmem_addr_1_read_reg_2518          |  32|   0|   32|          0|
    |gmem_addr_1_reg_2312               |  64|   0|   64|          0|
    |gmem_addr_2_read_reg_2539          |  32|   0|   32|          0|
    |gmem_addr_2_reg_2345               |  64|   0|   64|          0|
    |gmem_addr_3_read_reg_2555          |  32|   0|   32|          0|
    |gmem_addr_3_reg_2377               |  64|   0|   64|          0|
    |gmem_addr_4_read_reg_2571          |  32|   0|   32|          0|
    |gmem_addr_4_reg_2403               |  64|   0|   64|          0|
    |gmem_addr_5_read_reg_2587          |  32|   0|   32|          0|
    |gmem_addr_5_reg_2434               |  64|   0|   64|          0|
    |gmem_addr_6_read_reg_2603          |  32|   0|   32|          0|
    |gmem_addr_6_reg_2465               |  64|   0|   64|          0|
    |gmem_addr_7_read_reg_2631          |  32|   0|   32|          0|
    |gmem_addr_7_reg_2491               |  64|   0|   64|          0|
    |gmem_addr_8_read_reg_2641          |  32|   0|   32|          0|
    |gmem_addr_8_reg_2512               |  64|   0|   64|          0|
    |gmem_addr_9_read_reg_2651          |  32|   0|   32|          0|
    |gmem_addr_9_reg_2528               |  64|   0|   64|          0|
    |gmem_addr_read_reg_2507            |  32|   0|   32|          0|
    |gmem_addr_reg_2285                 |  64|   0|   64|          0|
    |indvar_flatten330_fu_170           |   9|   0|    9|          0|
    |indvars_iv11_fu_162                |   5|   0|    5|          0|
    |indvars_iv11_mid2_reg_2234         |   5|   0|    5|          0|
    |indvars_iv15_fu_166                |   5|   0|    5|          0|
    |indvars_iv15_load_reg_2220         |   5|   0|    5|          0|
    |indvars_iv_next16_dup414_reg_2239  |   5|   0|    5|          0|
    |p_cast207_cast_reg_2338            |   4|   0|    7|          3|
    |p_cast208_cast_reg_2371            |   4|   0|    8|          4|
    |p_cast210_cast_reg_2429            |   4|   0|    9|          5|
    |p_cast211_cast_reg_2460            |   4|   0|    9|          5|
    |p_cast86_cast_reg_2215             |  32|   0|   45|         13|
    |tmp_11_reg_2582                    |  16|   0|   16|          0|
    |tmp_13_reg_2598                    |  16|   0|   16|          0|
    |tmp_15_reg_2626                    |  16|   0|   16|          0|
    |tmp_17_reg_2636                    |  16|   0|   16|          0|
    |tmp_19_reg_2646                    |  16|   0|   16|          0|
    |tmp_21_reg_2656                    |  16|   0|   16|          0|
    |tmp_23_reg_2666                    |  16|   0|   16|          0|
    |tmp_25_reg_2676                    |  16|   0|   16|          0|
    |tmp_27_reg_2686                    |  16|   0|   16|          0|
    |tmp_29_reg_2696                    |  16|   0|   16|          0|
    |tmp_31_reg_2706                    |  16|   0|   16|          0|
    |tmp_33_reg_2716                    |  16|   0|   16|          0|
    |tmp_35_reg_2726                    |  16|   0|   16|          0|
    |tmp_3_reg_2523                     |  16|   0|   16|          0|
    |tmp_5_reg_2534                     |  16|   0|   16|          0|
    |tmp_7_reg_2550                     |  16|   0|   16|          0|
    |tmp_9_reg_2566                     |  16|   0|   16|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |2542|   0| 2576|         34|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |                 Source Object                |    C Type    |
+---------------------+-----+-----+------------+----------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  mm2_Pipeline_VITIS_LOOP_65_4_VITIS_LOOP_67_5|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  mm2_Pipeline_VITIS_LOOP_65_4_VITIS_LOOP_67_5|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  mm2_Pipeline_VITIS_LOOP_65_4_VITIS_LOOP_67_5|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  mm2_Pipeline_VITIS_LOOP_65_4_VITIS_LOOP_67_5|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  mm2_Pipeline_VITIS_LOOP_65_4_VITIS_LOOP_67_5|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  mm2_Pipeline_VITIS_LOOP_65_4_VITIS_LOOP_67_5|  return value|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   64|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|   32|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_WDATA     |  out|   32|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|    4|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   64|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|   32|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_RDATA     |   in|   32|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_RFIFONUM  |   in|    9|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|                                          gmem|       pointer|
|tmp_address0         |  out|    8|   ap_memory|                                           tmp|         array|
|tmp_ce0              |  out|    1|   ap_memory|                                           tmp|         array|
|tmp_q0               |   in|   32|   ap_memory|                                           tmp|         array|
|tmp_address1         |  out|    8|   ap_memory|                                           tmp|         array|
|tmp_ce1              |  out|    1|   ap_memory|                                           tmp|         array|
|tmp_q1               |   in|   32|   ap_memory|                                           tmp|         array|
|D                    |   in|   64|     ap_none|                                             D|        scalar|
|p_cast86             |   in|   32|     ap_none|                                      p_cast86|        scalar|
|C                    |   in|   64|     ap_none|                                             C|        scalar|
+---------------------+-----+-----+------------+----------------------------------------------+--------------+

