

================================================================
== Vivado HLS Report for 'Loop_HConvH_proc8'
================================================================
* Date:           Fri Feb 22 08:55:04 2019

* Version:        2019.1.0 (Build 2455522 on Wed Feb 20 04:08:51 MST 2019)
* Project:        proj_2D_convolution_with_linebuffer
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.66|     5.745|        0.83|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- HConvH_HConvW  |    ?|    ?|         8|          1|          1|     ?|    yes   |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	13  / (icmp_ln168)
	6  / (!icmp_ln168)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	5  / true
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.91>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%hwin_1_1_i = alloca i32"   --->   Operation 14 'alloca' 'hwin_1_1_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%hwin_1 = alloca i32"   --->   Operation 15 'alloca' 'hwin_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%hwin_2 = alloca i32"   --->   Operation 16 'alloca' 'hwin_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%hwin_3 = alloca i32"   --->   Operation 17 'alloca' 'hwin_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%hwin_4 = alloca i32"   --->   Operation 18 'alloca' 'hwin_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%hwin_5 = alloca i32"   --->   Operation 19 'alloca' 'hwin_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%hwin_6 = alloca i32"   --->   Operation 20 'alloca' 'hwin_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%hwin_7 = alloca i32"   --->   Operation 21 'alloca' 'hwin_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%hwin_8 = alloca i32"   --->   Operation 22 'alloca' 'hwin_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%hwin_9 = alloca i32"   --->   Operation 23 'alloca' 'hwin_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (2.91ns)   --->   "%height_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %height)" [convolution.cpp:168->convolution.cpp:271]   --->   Operation 24 'read' 'height_read' <Predicate = true> <Delay = 2.91> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 25 [1/1] (2.91ns)   --->   "%width_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %width)" [convolution.cpp:169->convolution.cpp:271]   --->   Operation 25 'read' 'width_read' <Predicate = true> <Delay = 2.91> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 2 <SV = 1> <Delay = 5.74>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%cast = zext i32 %height_read to i64" [convolution.cpp:168->convolution.cpp:271]   --->   Operation 26 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%cast1 = zext i32 %width_read to i64" [convolution.cpp:169->convolution.cpp:271]   --->   Operation 27 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [3/3] (5.74ns)   --->   "%bound = mul i64 %cast1, %cast" [convolution.cpp:169->convolution.cpp:271]   --->   Operation 28 'mul' 'bound' <Predicate = true> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.74>
ST_3 : Operation 29 [2/3] (5.74ns)   --->   "%bound = mul i64 %cast1, %cast" [convolution.cpp:169->convolution.cpp:271]   --->   Operation 29 'mul' 'bound' <Predicate = true> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.74>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %src_V, [5 x i8]* @p_str5, i32 1, i32 1, [5 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 30 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %hconv_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %width, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %height, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/3] (5.74ns)   --->   "%bound = mul i64 %cast1, %cast" [convolution.cpp:169->convolution.cpp:271]   --->   Operation 34 'mul' 'bound' <Predicate = true> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (1.76ns)   --->   "br label %0"   --->   Operation 35 'br' <Predicate = true> <Delay = 1.76>

State 5 <SV = 4> <Delay = 5.74>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i64 [ 0, %entry ], [ %add_ln168, %HConvW_end ]" [convolution.cpp:168->convolution.cpp:271]   --->   Operation 36 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%row_0_i_i = phi i11 [ 0, %entry ], [ %row, %HConvW_end ]"   --->   Operation 37 'phi' 'row_0_i_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%hwin_1_1_i_load = load i32* %hwin_1_1_i" [convolution.cpp:176->convolution.cpp:271]   --->   Operation 38 'load' 'hwin_1_1_i_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%hwin_1_load = load i32* %hwin_1" [convolution.cpp:176->convolution.cpp:271]   --->   Operation 39 'load' 'hwin_1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%hwin_2_load = load i32* %hwin_2" [convolution.cpp:176->convolution.cpp:271]   --->   Operation 40 'load' 'hwin_2_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%hwin_3_load = load i32* %hwin_3" [convolution.cpp:176->convolution.cpp:271]   --->   Operation 41 'load' 'hwin_3_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%hwin_4_load = load i32* %hwin_4" [convolution.cpp:176->convolution.cpp:271]   --->   Operation 42 'load' 'hwin_4_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%hwin_5_load = load i32* %hwin_5" [convolution.cpp:176->convolution.cpp:271]   --->   Operation 43 'load' 'hwin_5_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%hwin_6_load = load i32* %hwin_6" [convolution.cpp:176->convolution.cpp:271]   --->   Operation 44 'load' 'hwin_6_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%hwin_7_load = load i32* %hwin_7" [convolution.cpp:176->convolution.cpp:271]   --->   Operation 45 'load' 'hwin_7_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%hwin_8_load = load i32* %hwin_8" [convolution.cpp:176->convolution.cpp:271]   --->   Operation 46 'load' 'hwin_8_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%hwin_9_load_1 = load i32* %hwin_9"   --->   Operation 47 'load' 'hwin_9_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln169 = zext i11 %row_0_i_i to i32" [convolution.cpp:169->convolution.cpp:271]   --->   Operation 48 'zext' 'zext_ln169' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (2.47ns)   --->   "%icmp_ln169 = icmp slt i32 %zext_ln169, %width_read" [convolution.cpp:169->convolution.cpp:271]   --->   Operation 49 'icmp' 'icmp_ln169' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (2.77ns)   --->   "%icmp_ln168 = icmp eq i64 %indvar_flatten, %bound" [convolution.cpp:168->convolution.cpp:271]   --->   Operation 50 'icmp' 'icmp_ln168' <Predicate = true> <Delay = 2.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (3.52ns)   --->   "%add_ln168 = add i64 %indvar_flatten, 1" [convolution.cpp:168->convolution.cpp:271]   --->   Operation 51 'add' 'add_ln168' <Predicate = true> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "store i32 %hwin_9_load_1, i32* %hwin_8"   --->   Operation 52 'store' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "store i32 %hwin_8_load, i32* %hwin_7" [convolution.cpp:176->convolution.cpp:271]   --->   Operation 53 'store' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "store i32 %hwin_7_load, i32* %hwin_6" [convolution.cpp:176->convolution.cpp:271]   --->   Operation 54 'store' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "store i32 %hwin_6_load, i32* %hwin_5" [convolution.cpp:176->convolution.cpp:271]   --->   Operation 55 'store' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "store i32 %hwin_5_load, i32* %hwin_4" [convolution.cpp:176->convolution.cpp:271]   --->   Operation 56 'store' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "store i32 %hwin_4_load, i32* %hwin_3" [convolution.cpp:176->convolution.cpp:271]   --->   Operation 57 'store' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "store i32 %hwin_3_load, i32* %hwin_2" [convolution.cpp:176->convolution.cpp:271]   --->   Operation 58 'store' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "store i32 %hwin_2_load, i32* %hwin_1" [convolution.cpp:176->convolution.cpp:271]   --->   Operation 59 'store' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "store i32 %hwin_1_load, i32* %hwin_1_1_i" [convolution.cpp:176->convolution.cpp:271]   --->   Operation 60 'store' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "br i1 %icmp_ln168, label %.exit, label %HConvW_begin" [convolution.cpp:168->convolution.cpp:271]   --->   Operation 61 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%hwin_9_load = load i32* %hwin_9" [convolution.cpp:176->convolution.cpp:271]   --->   Operation 62 'load' 'hwin_9_load' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.69ns)   --->   "%select_ln169 = select i1 %icmp_ln169, i11 %row_0_i_i, i11 0" [convolution.cpp:169->convolution.cpp:271]   --->   Operation 63 'select' 'select_ln169' <Predicate = (!icmp_ln168)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %src_V)" [convolution.cpp:171->convolution.cpp:271]   --->   Operation 64 'read' 'tmp_2' <Predicate = (!icmp_ln168)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 65 [3/3] (5.74ns)   --->   "%mul_ln176 = mul i32 111, %hwin_1_load" [convolution.cpp:176->convolution.cpp:271]   --->   Operation 65 'mul' 'mul_ln176' <Predicate = (!icmp_ln168)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [3/3] (5.74ns)   --->   "%mul_ln176_1 = mul i32 266, %hwin_2_load" [convolution.cpp:176->convolution.cpp:271]   --->   Operation 66 'mul' 'mul_ln176_1' <Predicate = (!icmp_ln168)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 67 [3/3] (5.74ns)   --->   "%mul_ln176_3 = mul i32 724, %hwin_4_load" [convolution.cpp:176->convolution.cpp:271]   --->   Operation 67 'mul' 'mul_ln176_3' <Predicate = (!icmp_ln168)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [3/3] (5.74ns)   --->   "%mul_ln176_4 = mul i32 821, %hwin_5_load" [convolution.cpp:176->convolution.cpp:271]   --->   Operation 68 'mul' 'mul_ln176_4' <Predicate = (!icmp_ln168)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [3/3] (5.74ns)   --->   "%mul_ln176_7 = mul i32 266, %hwin_8_load" [convolution.cpp:176->convolution.cpp:271]   --->   Operation 69 'mul' 'mul_ln176_7' <Predicate = (!icmp_ln168)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [3/3] (5.74ns)   --->   "%mul_ln176_8 = mul i32 111, %hwin_9_load" [convolution.cpp:176->convolution.cpp:271]   --->   Operation 70 'mul' 'mul_ln176_8' <Predicate = (!icmp_ln168)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (1.88ns)   --->   "%icmp_ln178 = icmp ugt i11 %select_ln169, 9" [convolution.cpp:178->convolution.cpp:271]   --->   Operation 71 'icmp' 'icmp_ln178' <Predicate = (!icmp_ln168)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "store i32 %tmp_2, i32* %hwin_9" [convolution.cpp:178->convolution.cpp:271]   --->   Operation 72 'store' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "br i1 %icmp_ln178, label %1, label %HConvW_end" [convolution.cpp:178->convolution.cpp:271]   --->   Operation 73 'br' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (1.63ns)   --->   "%row = add i11 %select_ln169, 1" [convolution.cpp:169->convolution.cpp:271]   --->   Operation 74 'add' 'row' <Predicate = (!icmp_ln168)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.74>
ST_6 : Operation 75 [2/3] (5.74ns)   --->   "%mul_ln176 = mul i32 111, %hwin_1_load" [convolution.cpp:176->convolution.cpp:271]   --->   Operation 75 'mul' 'mul_ln176' <Predicate = (!icmp_ln168)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 76 [2/3] (5.74ns)   --->   "%mul_ln176_1 = mul i32 266, %hwin_2_load" [convolution.cpp:176->convolution.cpp:271]   --->   Operation 76 'mul' 'mul_ln176_1' <Predicate = (!icmp_ln168)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 77 [2/3] (5.74ns)   --->   "%mul_ln176_3 = mul i32 724, %hwin_4_load" [convolution.cpp:176->convolution.cpp:271]   --->   Operation 77 'mul' 'mul_ln176_3' <Predicate = (!icmp_ln168)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [2/3] (5.74ns)   --->   "%mul_ln176_4 = mul i32 821, %hwin_5_load" [convolution.cpp:176->convolution.cpp:271]   --->   Operation 78 'mul' 'mul_ln176_4' <Predicate = (!icmp_ln168)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 79 [3/3] (5.74ns)   --->   "%mul_ln176_5 = mul i32 724, %hwin_6_load" [convolution.cpp:176->convolution.cpp:271]   --->   Operation 79 'mul' 'mul_ln176_5' <Predicate = (!icmp_ln168)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [3/3] (5.74ns)   --->   "%mul_ln176_6 = mul i32 498, %hwin_7_load" [convolution.cpp:176->convolution.cpp:271]   --->   Operation 80 'mul' 'mul_ln176_6' <Predicate = (!icmp_ln168)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [2/3] (5.74ns)   --->   "%mul_ln176_7 = mul i32 266, %hwin_8_load" [convolution.cpp:176->convolution.cpp:271]   --->   Operation 81 'mul' 'mul_ln176_7' <Predicate = (!icmp_ln168)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [2/3] (5.74ns)   --->   "%mul_ln176_8 = mul i32 111, %hwin_9_load" [convolution.cpp:176->convolution.cpp:271]   --->   Operation 82 'mul' 'mul_ln176_8' <Predicate = (!icmp_ln168)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.74>
ST_7 : Operation 83 [1/3] (5.74ns)   --->   "%mul_ln176 = mul i32 111, %hwin_1_load" [convolution.cpp:176->convolution.cpp:271]   --->   Operation 83 'mul' 'mul_ln176' <Predicate = (!icmp_ln168)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 84 [1/3] (5.74ns)   --->   "%mul_ln176_1 = mul i32 266, %hwin_2_load" [convolution.cpp:176->convolution.cpp:271]   --->   Operation 84 'mul' 'mul_ln176_1' <Predicate = (!icmp_ln168)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 85 [3/3] (5.74ns)   --->   "%mul_ln176_2 = mul i32 498, %hwin_3_load" [convolution.cpp:176->convolution.cpp:271]   --->   Operation 85 'mul' 'mul_ln176_2' <Predicate = (!icmp_ln168)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 86 [1/3] (5.74ns)   --->   "%mul_ln176_3 = mul i32 724, %hwin_4_load" [convolution.cpp:176->convolution.cpp:271]   --->   Operation 86 'mul' 'mul_ln176_3' <Predicate = (!icmp_ln168)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 87 [1/3] (5.74ns)   --->   "%mul_ln176_4 = mul i32 821, %hwin_5_load" [convolution.cpp:176->convolution.cpp:271]   --->   Operation 87 'mul' 'mul_ln176_4' <Predicate = (!icmp_ln168)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 88 [2/3] (5.74ns)   --->   "%mul_ln176_5 = mul i32 724, %hwin_6_load" [convolution.cpp:176->convolution.cpp:271]   --->   Operation 88 'mul' 'mul_ln176_5' <Predicate = (!icmp_ln168)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 89 [2/3] (5.74ns)   --->   "%mul_ln176_6 = mul i32 498, %hwin_7_load" [convolution.cpp:176->convolution.cpp:271]   --->   Operation 89 'mul' 'mul_ln176_6' <Predicate = (!icmp_ln168)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 90 [1/3] (5.74ns)   --->   "%mul_ln176_7 = mul i32 266, %hwin_8_load" [convolution.cpp:176->convolution.cpp:271]   --->   Operation 90 'mul' 'mul_ln176_7' <Predicate = (!icmp_ln168)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 91 [1/3] (5.74ns)   --->   "%mul_ln176_8 = mul i32 111, %hwin_9_load" [convolution.cpp:176->convolution.cpp:271]   --->   Operation 91 'mul' 'mul_ln176_8' <Predicate = (!icmp_ln168)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.74>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%shl_ln176 = shl i32 %hwin_1_1_i_load, 5" [convolution.cpp:176->convolution.cpp:271]   --->   Operation 92 'shl' 'shl_ln176' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%shl_ln176_1 = shl i32 %hwin_1_1_i_load, 2" [convolution.cpp:176->convolution.cpp:271]   --->   Operation 93 'shl' 'shl_ln176_1' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_8 : Operation 94 [2/3] (5.74ns)   --->   "%mul_ln176_2 = mul i32 498, %hwin_3_load" [convolution.cpp:176->convolution.cpp:271]   --->   Operation 94 'mul' 'mul_ln176_2' <Predicate = (!icmp_ln168)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 95 [1/3] (5.74ns)   --->   "%mul_ln176_5 = mul i32 724, %hwin_6_load" [convolution.cpp:176->convolution.cpp:271]   --->   Operation 95 'mul' 'mul_ln176_5' <Predicate = (!icmp_ln168)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 96 [1/3] (5.74ns)   --->   "%mul_ln176_6 = mul i32 498, %hwin_7_load" [convolution.cpp:176->convolution.cpp:271]   --->   Operation 96 'mul' 'mul_ln176_6' <Predicate = (!icmp_ln168)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%shl_ln176_2 = shl i32 %tmp_2, 5" [convolution.cpp:176->convolution.cpp:271]   --->   Operation 97 'shl' 'shl_ln176_2' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%shl_ln176_3 = shl i32 %tmp_2, 2" [convolution.cpp:176->convolution.cpp:271]   --->   Operation 98 'shl' 'shl_ln176_3' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln176 = add i32 %shl_ln176_2, %shl_ln176" [convolution.cpp:176->convolution.cpp:271]   --->   Operation 99 'add' 'add_ln176' <Predicate = (!icmp_ln168)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 85 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 100 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln176_1 = add i32 %add_ln176, %shl_ln176_3" [convolution.cpp:176->convolution.cpp:271]   --->   Operation 100 'add' 'add_ln176_1' <Predicate = (!icmp_ln168)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 85 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 101 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln176_2 = add i32 %mul_ln176, %mul_ln176_1" [convolution.cpp:176->convolution.cpp:271]   --->   Operation 101 'add' 'add_ln176_2' <Predicate = (!icmp_ln168)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 85 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 102 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln176_3 = add i32 %add_ln176_2, %shl_ln176_1" [convolution.cpp:176->convolution.cpp:271]   --->   Operation 102 'add' 'add_ln176_3' <Predicate = (!icmp_ln168)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 85 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 103 [1/1] (2.55ns)   --->   "%add_ln176_5 = add i32 %mul_ln176_3, %mul_ln176_4" [convolution.cpp:176->convolution.cpp:271]   --->   Operation 103 'add' 'add_ln176_5' <Predicate = (!icmp_ln168)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 104 [1/1] (2.55ns)   --->   "%add_ln176_8 = add i32 %mul_ln176_7, %mul_ln176_8" [convolution.cpp:176->convolution.cpp:271]   --->   Operation 104 'add' 'add_ln176_8' <Predicate = (!icmp_ln168)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.74>
ST_9 : Operation 105 [1/3] (5.74ns)   --->   "%mul_ln176_2 = mul i32 498, %hwin_3_load" [convolution.cpp:176->convolution.cpp:271]   --->   Operation 105 'mul' 'mul_ln176_2' <Predicate = (!icmp_ln168)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 106 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln176_7 = add i32 %mul_ln176_5, %mul_ln176_6" [convolution.cpp:176->convolution.cpp:271]   --->   Operation 106 'add' 'add_ln176_7' <Predicate = (!icmp_ln168)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 85 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 107 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln176_9 = add i32 %add_ln176_8, %add_ln176_7" [convolution.cpp:176->convolution.cpp:271]   --->   Operation 107 'add' 'add_ln176_9' <Predicate = (!icmp_ln168)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 85 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 4.37>
ST_10 : Operation 108 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln176_6 = add i32 %add_ln176_5, %mul_ln176_2" [convolution.cpp:176->convolution.cpp:271]   --->   Operation 108 'add' 'add_ln176_6' <Predicate = (!icmp_ln168)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 85 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 109 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln176_10 = add i32 %add_ln176_9, %add_ln176_6" [convolution.cpp:176->convolution.cpp:271]   --->   Operation 109 'add' 'add_ln176_10' <Predicate = (!icmp_ln168)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 85 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 4.37>
ST_11 : Operation 110 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln176_4 = add i32 %add_ln176_3, %add_ln176_1" [convolution.cpp:176->convolution.cpp:271]   --->   Operation 110 'add' 'add_ln176_4' <Predicate = (!icmp_ln168)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 85 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 111 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp = add i32 %add_ln176_10, %add_ln176_4" [convolution.cpp:176->convolution.cpp:271]   --->   Operation 111 'add' 'tmp' <Predicate = (!icmp_ln168)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 85 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 2.91>
ST_12 : Operation 112 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @HConvH_HConvW_str)"   --->   Operation 112 'specloopname' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_12 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str15) nounwind" [convolution.cpp:169->convolution.cpp:271]   --->   Operation 113 'specloopname' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_12 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_9_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str15)" [convolution.cpp:169->convolution.cpp:271]   --->   Operation 114 'specregionbegin' 'tmp_9_i' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_12 : Operation 115 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [convolution.cpp:170->convolution.cpp:271]   --->   Operation 115 'specpipeline' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_12 : Operation 116 [1/1] (2.91ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %hconv_V, i32 %tmp)" [convolution.cpp:179->convolution.cpp:271]   --->   Operation 116 'write' <Predicate = (icmp_ln178)> <Delay = 2.91> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_12 : Operation 117 [1/1] (0.00ns)   --->   "br label %HConvW_end" [convolution.cpp:179->convolution.cpp:271]   --->   Operation 117 'br' <Predicate = (icmp_ln178)> <Delay = 0.00>
ST_12 : Operation 118 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str15, i32 %tmp_9_i)" [convolution.cpp:180->convolution.cpp:271]   --->   Operation 118 'specregionend' 'empty' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_12 : Operation 119 [1/1] (0.00ns)   --->   "br label %0" [convolution.cpp:169->convolution.cpp:271]   --->   Operation 119 'br' <Predicate = (!icmp_ln168)> <Delay = 0.00>

State 13 <SV = 5> <Delay = 0.00>
ST_13 : Operation 120 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 120 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ height]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ width]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ src_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ hconv_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
hwin_1_1_i         (alloca         ) [ 00111111111110]
hwin_1             (alloca         ) [ 00111111111110]
hwin_2             (alloca         ) [ 00111111111110]
hwin_3             (alloca         ) [ 00111111111110]
hwin_4             (alloca         ) [ 00111111111110]
hwin_5             (alloca         ) [ 00111111111110]
hwin_6             (alloca         ) [ 00111111111110]
hwin_7             (alloca         ) [ 00111111111110]
hwin_8             (alloca         ) [ 00111111111110]
hwin_9             (alloca         ) [ 00111111111110]
height_read        (read           ) [ 00100000000000]
width_read         (read           ) [ 00111111111110]
cast               (zext           ) [ 00011000000000]
cast1              (zext           ) [ 00011000000000]
specinterface_ln0  (specinterface  ) [ 00000000000000]
specinterface_ln0  (specinterface  ) [ 00000000000000]
specinterface_ln0  (specinterface  ) [ 00000000000000]
specinterface_ln0  (specinterface  ) [ 00000000000000]
bound              (mul            ) [ 00000111111110]
br_ln0             (br             ) [ 00001111111110]
indvar_flatten     (phi            ) [ 00000100000000]
row_0_i_i          (phi            ) [ 00000100000000]
hwin_1_1_i_load    (load           ) [ 00000111100000]
hwin_1_load        (load           ) [ 00000111000000]
hwin_2_load        (load           ) [ 00000111000000]
hwin_3_load        (load           ) [ 00000111110000]
hwin_4_load        (load           ) [ 00000111000000]
hwin_5_load        (load           ) [ 00000111000000]
hwin_6_load        (load           ) [ 00000111100000]
hwin_7_load        (load           ) [ 00000111100000]
hwin_8_load        (load           ) [ 00000111000000]
hwin_9_load_1      (load           ) [ 00000000000000]
zext_ln169         (zext           ) [ 00000000000000]
icmp_ln169         (icmp           ) [ 00000000000000]
icmp_ln168         (icmp           ) [ 00000111111110]
add_ln168          (add            ) [ 00001111111110]
store_ln0          (store          ) [ 00000000000000]
store_ln176        (store          ) [ 00000000000000]
store_ln176        (store          ) [ 00000000000000]
store_ln176        (store          ) [ 00000000000000]
store_ln176        (store          ) [ 00000000000000]
store_ln176        (store          ) [ 00000000000000]
store_ln176        (store          ) [ 00000000000000]
store_ln176        (store          ) [ 00000000000000]
store_ln176        (store          ) [ 00000000000000]
br_ln168           (br             ) [ 00000000000000]
hwin_9_load        (load           ) [ 00000111000000]
select_ln169       (select         ) [ 00000000000000]
tmp_2              (read           ) [ 00000111100000]
icmp_ln178         (icmp           ) [ 00000111111110]
store_ln178        (store          ) [ 00000000000000]
br_ln178           (br             ) [ 00000000000000]
row                (add            ) [ 00001111111110]
mul_ln176          (mul            ) [ 00000100100000]
mul_ln176_1        (mul            ) [ 00000100100000]
mul_ln176_3        (mul            ) [ 00000100100000]
mul_ln176_4        (mul            ) [ 00000100100000]
mul_ln176_7        (mul            ) [ 00000100100000]
mul_ln176_8        (mul            ) [ 00000100100000]
shl_ln176          (shl            ) [ 00000000000000]
shl_ln176_1        (shl            ) [ 00000000000000]
mul_ln176_5        (mul            ) [ 00000100010000]
mul_ln176_6        (mul            ) [ 00000100010000]
shl_ln176_2        (shl            ) [ 00000000000000]
shl_ln176_3        (shl            ) [ 00000000000000]
add_ln176          (add            ) [ 00000000000000]
add_ln176_1        (add            ) [ 00000100011100]
add_ln176_2        (add            ) [ 00000000000000]
add_ln176_3        (add            ) [ 00000100011100]
add_ln176_5        (add            ) [ 00000100011000]
add_ln176_8        (add            ) [ 00000100010000]
mul_ln176_2        (mul            ) [ 00000100001000]
add_ln176_7        (add            ) [ 00000000000000]
add_ln176_9        (add            ) [ 00000100001000]
add_ln176_6        (add            ) [ 00000000000000]
add_ln176_10       (add            ) [ 00000100000100]
add_ln176_4        (add            ) [ 00000000000000]
tmp                (add            ) [ 00000100000010]
specloopname_ln0   (specloopname   ) [ 00000000000000]
specloopname_ln169 (specloopname   ) [ 00000000000000]
tmp_9_i            (specregionbegin) [ 00000000000000]
specpipeline_ln170 (specpipeline   ) [ 00000000000000]
write_ln179        (write          ) [ 00000000000000]
br_ln179           (br             ) [ 00000000000000]
empty              (specregionend  ) [ 00000000000000]
br_ln169           (br             ) [ 00001111111110]
ret_ln0            (ret            ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="height">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="height"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="width">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="width"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="src_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="hconv_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hconv_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="HConvH_HConvW_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str15"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="hwin_1_1_i_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hwin_1_1_i/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="hwin_1_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hwin_1/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="hwin_2_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hwin_2/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="hwin_3_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hwin_3/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="hwin_4_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hwin_4/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="hwin_5_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hwin_5/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="hwin_6_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hwin_6/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="hwin_7_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hwin_7/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="hwin_8_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hwin_8/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="hwin_9_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hwin_9/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="height_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="height_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="width_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="width_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="tmp_2_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_2/5 "/>
</bind>
</comp>

<comp id="130" class="1004" name="write_ln179_write_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="0" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="0" index="2" bw="32" slack="1"/>
<pin id="134" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln179/12 "/>
</bind>
</comp>

<comp id="137" class="1005" name="indvar_flatten_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="64" slack="1"/>
<pin id="139" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="141" class="1004" name="indvar_flatten_phi_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="1"/>
<pin id="143" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="64" slack="0"/>
<pin id="145" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/5 "/>
</bind>
</comp>

<comp id="148" class="1005" name="row_0_i_i_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="11" slack="1"/>
<pin id="150" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="row_0_i_i (phireg) "/>
</bind>
</comp>

<comp id="152" class="1004" name="row_0_i_i_phi_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="1"/>
<pin id="154" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="155" dir="0" index="2" bw="11" slack="0"/>
<pin id="156" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row_0_i_i/5 "/>
</bind>
</comp>

<comp id="159" class="1004" name="cast_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="1"/>
<pin id="161" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="cast1_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="1"/>
<pin id="164" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast1/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="grp_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="0"/>
<pin id="167" dir="0" index="1" bw="32" slack="0"/>
<pin id="168" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="hwin_1_1_i_load_load_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="4"/>
<pin id="173" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hwin_1_1_i_load/5 "/>
</bind>
</comp>

<comp id="174" class="1004" name="hwin_1_load_load_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="4"/>
<pin id="176" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hwin_1_load/5 "/>
</bind>
</comp>

<comp id="177" class="1004" name="hwin_2_load_load_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="4"/>
<pin id="179" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hwin_2_load/5 "/>
</bind>
</comp>

<comp id="180" class="1004" name="hwin_3_load_load_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="4"/>
<pin id="182" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hwin_3_load/5 "/>
</bind>
</comp>

<comp id="183" class="1004" name="hwin_4_load_load_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="4"/>
<pin id="185" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hwin_4_load/5 "/>
</bind>
</comp>

<comp id="186" class="1004" name="hwin_5_load_load_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="4"/>
<pin id="188" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hwin_5_load/5 "/>
</bind>
</comp>

<comp id="189" class="1004" name="hwin_6_load_load_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="4"/>
<pin id="191" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hwin_6_load/5 "/>
</bind>
</comp>

<comp id="192" class="1004" name="hwin_7_load_load_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="4"/>
<pin id="194" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hwin_7_load/5 "/>
</bind>
</comp>

<comp id="195" class="1004" name="hwin_8_load_load_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="4"/>
<pin id="197" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hwin_8_load/5 "/>
</bind>
</comp>

<comp id="198" class="1004" name="hwin_9_load_1_load_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="4"/>
<pin id="200" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hwin_9_load_1/5 "/>
</bind>
</comp>

<comp id="201" class="1004" name="zext_ln169_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="11" slack="0"/>
<pin id="203" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln169/5 "/>
</bind>
</comp>

<comp id="205" class="1004" name="icmp_ln169_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="11" slack="0"/>
<pin id="207" dir="0" index="1" bw="32" slack="4"/>
<pin id="208" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln169/5 "/>
</bind>
</comp>

<comp id="210" class="1004" name="icmp_ln168_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="64" slack="0"/>
<pin id="212" dir="0" index="1" bw="64" slack="1"/>
<pin id="213" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln168/5 "/>
</bind>
</comp>

<comp id="215" class="1004" name="add_ln168_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="64" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln168/5 "/>
</bind>
</comp>

<comp id="221" class="1004" name="store_ln0_store_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="0"/>
<pin id="223" dir="0" index="1" bw="32" slack="4"/>
<pin id="224" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/5 "/>
</bind>
</comp>

<comp id="226" class="1004" name="store_ln176_store_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="0"/>
<pin id="228" dir="0" index="1" bw="32" slack="4"/>
<pin id="229" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln176/5 "/>
</bind>
</comp>

<comp id="231" class="1004" name="store_ln176_store_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="0"/>
<pin id="233" dir="0" index="1" bw="32" slack="4"/>
<pin id="234" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln176/5 "/>
</bind>
</comp>

<comp id="236" class="1004" name="store_ln176_store_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="0"/>
<pin id="238" dir="0" index="1" bw="32" slack="4"/>
<pin id="239" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln176/5 "/>
</bind>
</comp>

<comp id="241" class="1004" name="store_ln176_store_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="0"/>
<pin id="243" dir="0" index="1" bw="32" slack="4"/>
<pin id="244" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln176/5 "/>
</bind>
</comp>

<comp id="246" class="1004" name="store_ln176_store_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="0"/>
<pin id="248" dir="0" index="1" bw="32" slack="4"/>
<pin id="249" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln176/5 "/>
</bind>
</comp>

<comp id="251" class="1004" name="store_ln176_store_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="0"/>
<pin id="253" dir="0" index="1" bw="32" slack="4"/>
<pin id="254" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln176/5 "/>
</bind>
</comp>

<comp id="256" class="1004" name="store_ln176_store_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="0"/>
<pin id="258" dir="0" index="1" bw="32" slack="4"/>
<pin id="259" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln176/5 "/>
</bind>
</comp>

<comp id="261" class="1004" name="store_ln176_store_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="0"/>
<pin id="263" dir="0" index="1" bw="32" slack="4"/>
<pin id="264" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln176/5 "/>
</bind>
</comp>

<comp id="266" class="1004" name="hwin_9_load_load_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="4"/>
<pin id="268" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hwin_9_load/5 "/>
</bind>
</comp>

<comp id="269" class="1004" name="select_ln169_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="0"/>
<pin id="271" dir="0" index="1" bw="11" slack="0"/>
<pin id="272" dir="0" index="2" bw="1" slack="0"/>
<pin id="273" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln169/5 "/>
</bind>
</comp>

<comp id="277" class="1004" name="grp_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="8" slack="0"/>
<pin id="279" dir="0" index="1" bw="32" slack="0"/>
<pin id="280" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln176/5 "/>
</bind>
</comp>

<comp id="283" class="1004" name="grp_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="10" slack="0"/>
<pin id="285" dir="0" index="1" bw="32" slack="0"/>
<pin id="286" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln176_1/5 "/>
</bind>
</comp>

<comp id="289" class="1004" name="grp_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="11" slack="0"/>
<pin id="291" dir="0" index="1" bw="32" slack="0"/>
<pin id="292" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln176_3/5 "/>
</bind>
</comp>

<comp id="295" class="1004" name="grp_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="11" slack="0"/>
<pin id="297" dir="0" index="1" bw="32" slack="0"/>
<pin id="298" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln176_4/5 "/>
</bind>
</comp>

<comp id="301" class="1004" name="grp_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="10" slack="0"/>
<pin id="303" dir="0" index="1" bw="32" slack="0"/>
<pin id="304" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln176_7/5 "/>
</bind>
</comp>

<comp id="307" class="1004" name="grp_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="8" slack="0"/>
<pin id="309" dir="0" index="1" bw="32" slack="0"/>
<pin id="310" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln176_8/5 "/>
</bind>
</comp>

<comp id="313" class="1004" name="icmp_ln178_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="11" slack="0"/>
<pin id="315" dir="0" index="1" bw="5" slack="0"/>
<pin id="316" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln178/5 "/>
</bind>
</comp>

<comp id="319" class="1004" name="store_ln178_store_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="0"/>
<pin id="321" dir="0" index="1" bw="32" slack="4"/>
<pin id="322" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/5 "/>
</bind>
</comp>

<comp id="324" class="1004" name="row_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="11" slack="0"/>
<pin id="326" dir="0" index="1" bw="1" slack="0"/>
<pin id="327" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row/5 "/>
</bind>
</comp>

<comp id="330" class="1004" name="grp_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="11" slack="0"/>
<pin id="332" dir="0" index="1" bw="32" slack="1"/>
<pin id="333" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln176_5/6 "/>
</bind>
</comp>

<comp id="335" class="1004" name="grp_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="10" slack="0"/>
<pin id="337" dir="0" index="1" bw="32" slack="1"/>
<pin id="338" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln176_6/6 "/>
</bind>
</comp>

<comp id="340" class="1004" name="grp_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="10" slack="0"/>
<pin id="342" dir="0" index="1" bw="32" slack="2"/>
<pin id="343" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln176_2/7 "/>
</bind>
</comp>

<comp id="345" class="1004" name="shl_ln176_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="3"/>
<pin id="347" dir="0" index="1" bw="4" slack="0"/>
<pin id="348" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln176/8 "/>
</bind>
</comp>

<comp id="350" class="1004" name="shl_ln176_1_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="3"/>
<pin id="352" dir="0" index="1" bw="3" slack="0"/>
<pin id="353" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln176_1/8 "/>
</bind>
</comp>

<comp id="355" class="1004" name="shl_ln176_2_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="32" slack="3"/>
<pin id="357" dir="0" index="1" bw="4" slack="0"/>
<pin id="358" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln176_2/8 "/>
</bind>
</comp>

<comp id="360" class="1004" name="shl_ln176_3_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="3"/>
<pin id="362" dir="0" index="1" bw="3" slack="0"/>
<pin id="363" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln176_3/8 "/>
</bind>
</comp>

<comp id="365" class="1004" name="add_ln176_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="32" slack="0"/>
<pin id="367" dir="0" index="1" bw="32" slack="0"/>
<pin id="368" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln176/8 "/>
</bind>
</comp>

<comp id="371" class="1004" name="add_ln176_1_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="32" slack="0"/>
<pin id="373" dir="0" index="1" bw="32" slack="0"/>
<pin id="374" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln176_1/8 "/>
</bind>
</comp>

<comp id="377" class="1004" name="add_ln176_2_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="32" slack="1"/>
<pin id="379" dir="0" index="1" bw="32" slack="1"/>
<pin id="380" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln176_2/8 "/>
</bind>
</comp>

<comp id="381" class="1004" name="add_ln176_3_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="0"/>
<pin id="383" dir="0" index="1" bw="32" slack="0"/>
<pin id="384" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln176_3/8 "/>
</bind>
</comp>

<comp id="387" class="1004" name="add_ln176_5_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="32" slack="1"/>
<pin id="389" dir="0" index="1" bw="32" slack="1"/>
<pin id="390" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln176_5/8 "/>
</bind>
</comp>

<comp id="391" class="1004" name="add_ln176_8_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="32" slack="1"/>
<pin id="393" dir="0" index="1" bw="32" slack="1"/>
<pin id="394" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln176_8/8 "/>
</bind>
</comp>

<comp id="395" class="1004" name="add_ln176_7_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="32" slack="1"/>
<pin id="397" dir="0" index="1" bw="32" slack="1"/>
<pin id="398" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln176_7/9 "/>
</bind>
</comp>

<comp id="399" class="1004" name="add_ln176_9_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="1"/>
<pin id="401" dir="0" index="1" bw="32" slack="0"/>
<pin id="402" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln176_9/9 "/>
</bind>
</comp>

<comp id="404" class="1004" name="add_ln176_6_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="2"/>
<pin id="406" dir="0" index="1" bw="32" slack="1"/>
<pin id="407" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln176_6/10 "/>
</bind>
</comp>

<comp id="408" class="1004" name="add_ln176_10_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="1"/>
<pin id="410" dir="0" index="1" bw="32" slack="0"/>
<pin id="411" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln176_10/10 "/>
</bind>
</comp>

<comp id="413" class="1004" name="add_ln176_4_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="32" slack="3"/>
<pin id="415" dir="0" index="1" bw="32" slack="3"/>
<pin id="416" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln176_4/11 "/>
</bind>
</comp>

<comp id="417" class="1004" name="tmp_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="32" slack="1"/>
<pin id="419" dir="0" index="1" bw="32" slack="0"/>
<pin id="420" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/11 "/>
</bind>
</comp>

<comp id="422" class="1005" name="hwin_1_1_i_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="4"/>
<pin id="424" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="hwin_1_1_i "/>
</bind>
</comp>

<comp id="428" class="1005" name="hwin_1_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="32" slack="4"/>
<pin id="430" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="hwin_1 "/>
</bind>
</comp>

<comp id="434" class="1005" name="hwin_2_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="32" slack="4"/>
<pin id="436" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="hwin_2 "/>
</bind>
</comp>

<comp id="440" class="1005" name="hwin_3_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="4"/>
<pin id="442" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="hwin_3 "/>
</bind>
</comp>

<comp id="446" class="1005" name="hwin_4_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="32" slack="4"/>
<pin id="448" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="hwin_4 "/>
</bind>
</comp>

<comp id="452" class="1005" name="hwin_5_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="32" slack="4"/>
<pin id="454" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="hwin_5 "/>
</bind>
</comp>

<comp id="458" class="1005" name="hwin_6_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="32" slack="4"/>
<pin id="460" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="hwin_6 "/>
</bind>
</comp>

<comp id="464" class="1005" name="hwin_7_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="32" slack="4"/>
<pin id="466" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="hwin_7 "/>
</bind>
</comp>

<comp id="470" class="1005" name="hwin_8_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="32" slack="4"/>
<pin id="472" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="hwin_8 "/>
</bind>
</comp>

<comp id="476" class="1005" name="hwin_9_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="32" slack="4"/>
<pin id="478" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="hwin_9 "/>
</bind>
</comp>

<comp id="483" class="1005" name="height_read_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="32" slack="1"/>
<pin id="485" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="height_read "/>
</bind>
</comp>

<comp id="488" class="1005" name="width_read_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="32" slack="1"/>
<pin id="490" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="width_read "/>
</bind>
</comp>

<comp id="494" class="1005" name="cast_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="64" slack="1"/>
<pin id="496" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="cast "/>
</bind>
</comp>

<comp id="499" class="1005" name="cast1_reg_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="64" slack="1"/>
<pin id="501" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="cast1 "/>
</bind>
</comp>

<comp id="504" class="1005" name="bound_reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="64" slack="1"/>
<pin id="506" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

<comp id="509" class="1005" name="hwin_1_1_i_load_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="32" slack="3"/>
<pin id="511" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="hwin_1_1_i_load "/>
</bind>
</comp>

<comp id="515" class="1005" name="hwin_1_load_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="32" slack="1"/>
<pin id="517" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="hwin_1_load "/>
</bind>
</comp>

<comp id="520" class="1005" name="hwin_2_load_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="32" slack="1"/>
<pin id="522" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="hwin_2_load "/>
</bind>
</comp>

<comp id="525" class="1005" name="hwin_3_load_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="32" slack="2"/>
<pin id="527" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="hwin_3_load "/>
</bind>
</comp>

<comp id="530" class="1005" name="hwin_4_load_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="32" slack="1"/>
<pin id="532" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="hwin_4_load "/>
</bind>
</comp>

<comp id="535" class="1005" name="hwin_5_load_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="32" slack="1"/>
<pin id="537" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="hwin_5_load "/>
</bind>
</comp>

<comp id="540" class="1005" name="hwin_6_load_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="32" slack="1"/>
<pin id="542" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="hwin_6_load "/>
</bind>
</comp>

<comp id="545" class="1005" name="hwin_7_load_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="32" slack="1"/>
<pin id="547" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="hwin_7_load "/>
</bind>
</comp>

<comp id="550" class="1005" name="hwin_8_load_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="32" slack="1"/>
<pin id="552" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="hwin_8_load "/>
</bind>
</comp>

<comp id="555" class="1005" name="icmp_ln168_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="1" slack="1"/>
<pin id="557" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln168 "/>
</bind>
</comp>

<comp id="559" class="1005" name="add_ln168_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="64" slack="0"/>
<pin id="561" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="add_ln168 "/>
</bind>
</comp>

<comp id="564" class="1005" name="hwin_9_load_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="32" slack="1"/>
<pin id="566" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="hwin_9_load "/>
</bind>
</comp>

<comp id="569" class="1005" name="tmp_2_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="32" slack="3"/>
<pin id="571" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="575" class="1005" name="icmp_ln178_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="1" slack="7"/>
<pin id="577" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln178 "/>
</bind>
</comp>

<comp id="579" class="1005" name="row_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="11" slack="0"/>
<pin id="581" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="row "/>
</bind>
</comp>

<comp id="584" class="1005" name="mul_ln176_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="32" slack="1"/>
<pin id="586" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln176 "/>
</bind>
</comp>

<comp id="589" class="1005" name="mul_ln176_1_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="32" slack="1"/>
<pin id="591" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln176_1 "/>
</bind>
</comp>

<comp id="594" class="1005" name="mul_ln176_3_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="32" slack="1"/>
<pin id="596" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln176_3 "/>
</bind>
</comp>

<comp id="599" class="1005" name="mul_ln176_4_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="32" slack="1"/>
<pin id="601" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln176_4 "/>
</bind>
</comp>

<comp id="604" class="1005" name="mul_ln176_7_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="32" slack="1"/>
<pin id="606" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln176_7 "/>
</bind>
</comp>

<comp id="609" class="1005" name="mul_ln176_8_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="32" slack="1"/>
<pin id="611" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln176_8 "/>
</bind>
</comp>

<comp id="614" class="1005" name="mul_ln176_5_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="32" slack="1"/>
<pin id="616" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln176_5 "/>
</bind>
</comp>

<comp id="619" class="1005" name="mul_ln176_6_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="32" slack="1"/>
<pin id="621" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln176_6 "/>
</bind>
</comp>

<comp id="624" class="1005" name="add_ln176_1_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="32" slack="3"/>
<pin id="626" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="add_ln176_1 "/>
</bind>
</comp>

<comp id="629" class="1005" name="add_ln176_3_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="32" slack="3"/>
<pin id="631" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="add_ln176_3 "/>
</bind>
</comp>

<comp id="634" class="1005" name="add_ln176_5_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="32" slack="2"/>
<pin id="636" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="add_ln176_5 "/>
</bind>
</comp>

<comp id="639" class="1005" name="add_ln176_8_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="32" slack="1"/>
<pin id="641" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln176_8 "/>
</bind>
</comp>

<comp id="644" class="1005" name="mul_ln176_2_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="32" slack="1"/>
<pin id="646" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln176_2 "/>
</bind>
</comp>

<comp id="649" class="1005" name="add_ln176_9_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="32" slack="1"/>
<pin id="651" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln176_9 "/>
</bind>
</comp>

<comp id="654" class="1005" name="add_ln176_10_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="32" slack="1"/>
<pin id="656" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln176_10 "/>
</bind>
</comp>

<comp id="659" class="1005" name="tmp_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="32" slack="1"/>
<pin id="661" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="8" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="8" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="8" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="8" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="8" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="8" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="8" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="8" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="8" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="8" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="116"><net_src comp="10" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="0" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="10" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="2" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="38" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="4" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="135"><net_src comp="68" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="6" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="32" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="147"><net_src comp="137" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="151"><net_src comp="34" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="158"><net_src comp="148" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="169"><net_src comp="162" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="159" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="204"><net_src comp="152" pin="4"/><net_sink comp="201" pin=0"/></net>

<net id="209"><net_src comp="201" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="214"><net_src comp="141" pin="4"/><net_sink comp="210" pin=0"/></net>

<net id="219"><net_src comp="141" pin="4"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="36" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="225"><net_src comp="198" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="230"><net_src comp="195" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="235"><net_src comp="192" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="240"><net_src comp="189" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="245"><net_src comp="186" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="250"><net_src comp="183" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="255"><net_src comp="180" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="260"><net_src comp="177" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="265"><net_src comp="174" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="274"><net_src comp="205" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="275"><net_src comp="152" pin="4"/><net_sink comp="269" pin=1"/></net>

<net id="276"><net_src comp="34" pin="0"/><net_sink comp="269" pin=2"/></net>

<net id="281"><net_src comp="40" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="174" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="287"><net_src comp="42" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="177" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="293"><net_src comp="44" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="183" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="299"><net_src comp="46" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="186" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="305"><net_src comp="42" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="195" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="311"><net_src comp="40" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="266" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="317"><net_src comp="269" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="48" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="323"><net_src comp="124" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="328"><net_src comp="269" pin="3"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="50" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="334"><net_src comp="44" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="339"><net_src comp="52" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="344"><net_src comp="52" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="349"><net_src comp="54" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="354"><net_src comp="26" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="359"><net_src comp="54" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="364"><net_src comp="26" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="369"><net_src comp="355" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="345" pin="2"/><net_sink comp="365" pin=1"/></net>

<net id="375"><net_src comp="365" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="360" pin="2"/><net_sink comp="371" pin=1"/></net>

<net id="385"><net_src comp="377" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="350" pin="2"/><net_sink comp="381" pin=1"/></net>

<net id="403"><net_src comp="395" pin="2"/><net_sink comp="399" pin=1"/></net>

<net id="412"><net_src comp="404" pin="2"/><net_sink comp="408" pin=1"/></net>

<net id="421"><net_src comp="413" pin="2"/><net_sink comp="417" pin=1"/></net>

<net id="425"><net_src comp="72" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="427"><net_src comp="422" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="431"><net_src comp="76" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="433"><net_src comp="428" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="437"><net_src comp="80" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="439"><net_src comp="434" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="443"><net_src comp="84" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="445"><net_src comp="440" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="449"><net_src comp="88" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="451"><net_src comp="446" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="455"><net_src comp="92" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="457"><net_src comp="452" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="461"><net_src comp="96" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="463"><net_src comp="458" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="467"><net_src comp="100" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="469"><net_src comp="464" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="473"><net_src comp="104" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="475"><net_src comp="470" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="479"><net_src comp="108" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="481"><net_src comp="476" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="482"><net_src comp="476" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="486"><net_src comp="112" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="491"><net_src comp="118" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="493"><net_src comp="488" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="497"><net_src comp="159" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="502"><net_src comp="162" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="503"><net_src comp="499" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="507"><net_src comp="165" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="512"><net_src comp="171" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="514"><net_src comp="509" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="518"><net_src comp="174" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="523"><net_src comp="177" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="528"><net_src comp="180" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="533"><net_src comp="183" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="538"><net_src comp="186" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="543"><net_src comp="189" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="548"><net_src comp="192" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="553"><net_src comp="195" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="558"><net_src comp="210" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="562"><net_src comp="215" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="567"><net_src comp="266" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="572"><net_src comp="124" pin="2"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="574"><net_src comp="569" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="578"><net_src comp="313" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="582"><net_src comp="324" pin="2"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="587"><net_src comp="277" pin="2"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="592"><net_src comp="283" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="597"><net_src comp="289" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="602"><net_src comp="295" pin="2"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="607"><net_src comp="301" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="612"><net_src comp="307" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="617"><net_src comp="330" pin="2"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="622"><net_src comp="335" pin="2"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="627"><net_src comp="371" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="413" pin=1"/></net>

<net id="632"><net_src comp="381" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="637"><net_src comp="387" pin="2"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="642"><net_src comp="391" pin="2"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="647"><net_src comp="340" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="652"><net_src comp="399" pin="2"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="657"><net_src comp="408" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="662"><net_src comp="417" pin="2"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="130" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: hconv_V | {12 }
 - Input state : 
	Port: Loop_HConvH_proc8 : height | {1 }
	Port: Loop_HConvH_proc8 : width | {1 }
	Port: Loop_HConvH_proc8 : src_V | {5 }
  - Chain level:
	State 1
	State 2
		bound : 1
	State 3
	State 4
	State 5
		zext_ln169 : 1
		icmp_ln169 : 2
		icmp_ln168 : 1
		add_ln168 : 1
		store_ln0 : 1
		store_ln176 : 1
		store_ln176 : 1
		store_ln176 : 1
		store_ln176 : 1
		store_ln176 : 1
		store_ln176 : 1
		store_ln176 : 1
		store_ln176 : 1
		br_ln168 : 2
		select_ln169 : 3
		mul_ln176 : 1
		mul_ln176_1 : 1
		mul_ln176_3 : 1
		mul_ln176_4 : 1
		mul_ln176_7 : 1
		mul_ln176_8 : 1
		icmp_ln178 : 4
		br_ln178 : 5
		row : 4
	State 6
	State 7
	State 8
		add_ln176_1 : 1
		add_ln176_3 : 1
	State 9
		add_ln176_9 : 1
	State 10
		add_ln176_10 : 1
	State 11
		tmp : 1
	State 12
		empty : 1
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|          |        grp_fu_165        |    4    |   166   |    49   |
|          |        grp_fu_277        |    2    |   166   |    49   |
|          |        grp_fu_283        |    2    |   166   |    49   |
|          |        grp_fu_289        |    2    |   166   |    49   |
|    mul   |        grp_fu_295        |    2    |   166   |    49   |
|          |        grp_fu_301        |    2    |   166   |    49   |
|          |        grp_fu_307        |    2    |   166   |    49   |
|          |        grp_fu_330        |    2    |   166   |    49   |
|          |        grp_fu_335        |    2    |   166   |    49   |
|          |        grp_fu_340        |    2    |   166   |    49   |
|----------|--------------------------|---------|---------|---------|
|          |     add_ln168_fu_215     |    0    |    0    |    71   |
|          |        row_fu_324        |    0    |    0    |    13   |
|          |     add_ln176_fu_365     |    0    |    0    |    32   |
|          |    add_ln176_1_fu_371    |    0    |    0    |    32   |
|          |    add_ln176_2_fu_377    |    0    |    0    |    32   |
|          |    add_ln176_3_fu_381    |    0    |    0    |    32   |
|    add   |    add_ln176_5_fu_387    |    0    |    0    |    39   |
|          |    add_ln176_8_fu_391    |    0    |    0    |    39   |
|          |    add_ln176_7_fu_395    |    0    |    0    |    32   |
|          |    add_ln176_9_fu_399    |    0    |    0    |    32   |
|          |    add_ln176_6_fu_404    |    0    |    0    |    32   |
|          |    add_ln176_10_fu_408   |    0    |    0    |    32   |
|          |    add_ln176_4_fu_413    |    0    |    0    |    32   |
|          |        tmp_fu_417        |    0    |    0    |    32   |
|----------|--------------------------|---------|---------|---------|
|          |     icmp_ln169_fu_205    |    0    |    0    |    18   |
|   icmp   |     icmp_ln168_fu_210    |    0    |    0    |    29   |
|          |     icmp_ln178_fu_313    |    0    |    0    |    13   |
|----------|--------------------------|---------|---------|---------|
|  select  |    select_ln169_fu_269   |    0    |    0    |    11   |
|----------|--------------------------|---------|---------|---------|
|          |  height_read_read_fu_112 |    0    |    0    |    0    |
|   read   |  width_read_read_fu_118  |    0    |    0    |    0    |
|          |     tmp_2_read_fu_124    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   write  | write_ln179_write_fu_130 |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |        cast_fu_159       |    0    |    0    |    0    |
|   zext   |       cast1_fu_162       |    0    |    0    |    0    |
|          |     zext_ln169_fu_201    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |     shl_ln176_fu_345     |    0    |    0    |    0    |
|    shl   |    shl_ln176_1_fu_350    |    0    |    0    |    0    |
|          |    shl_ln176_2_fu_355    |    0    |    0    |    0    |
|          |    shl_ln176_3_fu_360    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |    22   |   1660  |   1043  |
|----------|--------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|   add_ln168_reg_559   |   64   |
|  add_ln176_10_reg_654 |   32   |
|  add_ln176_1_reg_624  |   32   |
|  add_ln176_3_reg_629  |   32   |
|  add_ln176_5_reg_634  |   32   |
|  add_ln176_8_reg_639  |   32   |
|  add_ln176_9_reg_649  |   32   |
|     bound_reg_504     |   64   |
|     cast1_reg_499     |   64   |
|      cast_reg_494     |   64   |
|  height_read_reg_483  |   32   |
|hwin_1_1_i_load_reg_509|   32   |
|   hwin_1_1_i_reg_422  |   32   |
|  hwin_1_load_reg_515  |   32   |
|     hwin_1_reg_428    |   32   |
|  hwin_2_load_reg_520  |   32   |
|     hwin_2_reg_434    |   32   |
|  hwin_3_load_reg_525  |   32   |
|     hwin_3_reg_440    |   32   |
|  hwin_4_load_reg_530  |   32   |
|     hwin_4_reg_446    |   32   |
|  hwin_5_load_reg_535  |   32   |
|     hwin_5_reg_452    |   32   |
|  hwin_6_load_reg_540  |   32   |
|     hwin_6_reg_458    |   32   |
|  hwin_7_load_reg_545  |   32   |
|     hwin_7_reg_464    |   32   |
|  hwin_8_load_reg_550  |   32   |
|     hwin_8_reg_470    |   32   |
|  hwin_9_load_reg_564  |   32   |
|     hwin_9_reg_476    |   32   |
|   icmp_ln168_reg_555  |    1   |
|   icmp_ln178_reg_575  |    1   |
| indvar_flatten_reg_137|   64   |
|  mul_ln176_1_reg_589  |   32   |
|  mul_ln176_2_reg_644  |   32   |
|  mul_ln176_3_reg_594  |   32   |
|  mul_ln176_4_reg_599  |   32   |
|  mul_ln176_5_reg_614  |   32   |
|  mul_ln176_6_reg_619  |   32   |
|  mul_ln176_7_reg_604  |   32   |
|  mul_ln176_8_reg_609  |   32   |
|   mul_ln176_reg_584   |   32   |
|   row_0_i_i_reg_148   |   11   |
|      row_reg_579      |   11   |
|     tmp_2_reg_569     |   32   |
|      tmp_reg_659      |   32   |
|   width_read_reg_488  |   32   |
+-----------------------+--------+
|         Total         |  1592  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_165 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_165 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fu_277 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fu_283 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fu_289 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fu_295 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fu_301 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fu_307 |  p1  |   2  |  32  |   64   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   512  ||  14.152 ||    72   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   22   |    -   |  1660  |  1043  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   14   |    -   |   72   |
|  Register |    -   |    -   |  1592  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   22   |   14   |  3252  |  1115  |
+-----------+--------+--------+--------+--------+
