;redcode
;assert 1
	SPL 0, <332
	CMP -277, <-127
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	SLT #0, 0
	SUB @121, 106
	SUB 0, 1
	SUB 0, 0
	SLT <-31, 9
	SUB 0, 1
	CMP 52, 0
	SLT @121, 103
	CMP @121, 106
	SUB 22, 0
	SUB 0, 11
	MOV -1, <-20
	SUB 0, 11
	SPL 1, <332
	SUB 22, 0
	SUB 0, 11
	CMP 22, 0
	CMP 0, 11
	SLT @121, 103
	ADD 240, 60
	JMZ 220, 1
	ADD <-30, 9
	SLT #1, -0
	ADD 210, 60
	SLT #0, 0
	SLT #0, 0
	ADD <30, 1
	SLT #0, 0
	ADD <-30, 9
	SLT <30, 1
	SLT <30, 1
	SUB 2, <40
	SUB 0, 11
	CMP -277, <-127
	ADD #0, 15
	ADD #0, 15
	SUB #0, 0
	SLT 0, 832
	MOV -4, <-20
	MOV -4, <-20
	JMP <621, 106
	JMP @12, @250
	MOV #277, <1
	SUB 0, 0
	JMZ 220, 0
	SPL 0, <332
	DJN -1, @-20
