{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1621166360429 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621166360436 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 16 14:59:18 2021 " "Processing started: Sun May 16 14:59:18 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621166360436 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621166360436 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab_3 -c Lab_3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab_3 -c Lab_3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621166360438 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1621166361032 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1621166361032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generator.v 1 1 " "Found 1 design units, including 1 entities, in source file generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 generator " "Found entity 1: generator" {  } { { "generator.v" "" { Text "C:/Users/alvas/Documents/Univer/Mursaev/Lab_3 Quartus/generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621166373148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621166373148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "semisegment.v 1 1 " "Found 1 design units, including 1 entities, in source file semisegment.v" { { "Info" "ISGN_ENTITY_NAME" "1 semisegment " "Found entity 1: semisegment" {  } { { "semisegment.v" "" { Text "C:/Users/alvas/Documents/Univer/Mursaev/Lab_3 Quartus/semisegment.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621166373148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621166373148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb__l3.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb__l3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Tb__l3 " "Found entity 1: Tb__l3" {  } { { "Tb__l3.sv" "" { Text "C:/Users/alvas/Documents/Univer/Mursaev/Lab_3 Quartus/Tb__l3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621166373154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621166373154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "str_l3.sv 1 1 " "Found 1 design units, including 1 entities, in source file str_l3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 complex " "Found entity 1: complex" {  } { { "str_l3.sv" "" { Text "C:/Users/alvas/Documents/Univer/Mursaev/Lab_3 Quartus/str_l3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621166373156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621166373156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode.v 1 1 " "Found 1 design units, including 1 entities, in source file decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "decode.v" "" { Text "C:/Users/alvas/Documents/Univer/Mursaev/Lab_3 Quartus/decode.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621166373158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621166373158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "C:/Users/alvas/Documents/Univer/Mursaev/Lab_3 Quartus/counter.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621166373160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621166373160 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "dig Tb__l3.sv(14) " "Verilog HDL error at Tb__l3.sv(14): object \"dig\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Tb__l3.sv" "" { Text "C:/Users/alvas/Documents/Univer/Mursaev/Lab_3 Quartus/Tb__l3.sv" 14 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1621166373160 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "dig Tb__l3.sv(15) " "Verilog HDL error at Tb__l3.sv(15): object \"dig\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Tb__l3.sv" "" { Text "C:/Users/alvas/Documents/Univer/Mursaev/Lab_3 Quartus/Tb__l3.sv" 15 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1621166373160 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "dig Tb__l3.sv(16) " "Verilog HDL error at Tb__l3.sv(16): object \"dig\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Tb__l3.sv" "" { Text "C:/Users/alvas/Documents/Univer/Mursaev/Lab_3 Quartus/Tb__l3.sv" 16 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1621166373160 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "dig Tb__l3.sv(17) " "Verilog HDL error at Tb__l3.sv(17): object \"dig\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Tb__l3.sv" "" { Text "C:/Users/alvas/Documents/Univer/Mursaev/Lab_3 Quartus/Tb__l3.sv" 17 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1621166373160 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "str_l3.sv(17) " "Verilog HDL Instantiation warning at str_l3.sv(17): instance has no name" {  } { { "str_l3.sv" "" { Text "C:/Users/alvas/Documents/Univer/Mursaev/Lab_3 Quartus/str_l3.sv" 17 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1621166373160 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4707 " "Peak virtual memory: 4707 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621166373306 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun May 16 14:59:33 2021 " "Processing ended: Sun May 16 14:59:33 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621166373306 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621166373306 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621166373306 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1621166373306 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1621166374036 ""}
