{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 31 22:37:43 2019 " "Info: Processing started: Thu Oct 31 22:37:43 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off proj1 -c proj1 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off proj1 -c proj1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file rom_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_1-SYN " "Info: Found design unit 1: rom_1-SYN" {  } { { "rom_1.vhd" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/rom_1.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 rom_1 " "Info: Found entity 1: rom_1" {  } { { "rom_1.vhd" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/rom_1.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file proj1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 proj1 " "Info: Found entity 1: proj1" {  } { { "proj1.bdf" "" { Schematic "C:/Users/Thiago/Desktop/Temp/projeto1/proj1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conc.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file conc.v" { { "Info" "ISGN_ENTITY_NAME" "1 conc " "Info: Found entity 1: conc" {  } { { "conc.v" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/conc.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "concatenador.v " "Warning: Can't analyze file -- file concatenador.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "janela.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file janela.v" { { "Info" "ISGN_ENTITY_NAME" "1 janela " "Info: Found entity 1: janela" {  } { { "janela.v" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/janela.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "proc_d.v " "Warning: Can't analyze file -- file proc_d.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file proc.v" { { "Info" "ISGN_ENTITY_NAME" "1 proc " "Info: Found entity 1: proc" {  } { { "proc.v" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/proc.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_state.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file rom_state.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_state " "Info: Found entity 1: rom_state" {  } { { "rom_state.v" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/rom_state.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "y Y state_machine.v(5) " "Info (10281): Verilog HDL Declaration information at state_machine.v(5): object \"y\" differs only in case from object \"Y\" in the same scope" {  } { { "state_machine.v" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/state_machine.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a A state_machine.v(2) " "Info (10281): Verilog HDL Declaration information at state_machine.v(2): object \"a\" differs only in case from object \"A\" in the same scope" {  } { { "state_machine.v" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/state_machine.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state_machine.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file state_machine.v" { { "Info" "ISGN_ENTITY_NAME" "1 state_machine " "Info: Found entity 1: state_machine" {  } { { "state_machine.v" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/state_machine.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "mux000.v " "Warning: Can't analyze file -- file mux000.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "mux001.v " "Warning: Can't analyze file -- file mux001.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "mux010.v " "Warning: Can't analyze file -- file mux010.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "mux011.v " "Warning: Can't analyze file -- file mux011.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "proc2.v " "Warning: Can't analyze file -- file proc2.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "proc3.v " "Warning: Can't analyze file -- file proc3.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "proc4.v " "Warning: Can't analyze file -- file proc4.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "proc1.v " "Warning: Can't analyze file -- file proc1.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maqbruno.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file maqbruno.v" { { "Info" "ISGN_ENTITY_NAME" "1 maqBruno " "Info: Found entity 1: maqBruno" {  } { { "maqBruno.v" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/maqBruno.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maqeproc.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file maqeproc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 maqeproc " "Info: Found entity 1: maqeproc" {  } { { "maqeproc.bdf" "" { Schematic "C:/Users/Thiago/Desktop/Temp/projeto1/maqeproc.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_000.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux_000.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_000 " "Info: Found entity 1: mux_000" {  } { { "mux_000.v" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/mux_000.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_001.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_001 " "Info: Found entity 1: mux_001" {  } { { "mux_001.v" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/mux_001.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_010.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux_010.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_010 " "Info: Found entity 1: mux_010" {  } { { "mux_010.v" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/mux_010.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_011.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux_011.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_011 " "Info: Found entity 1: mux_011" {  } { { "mux_011.v" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/mux_011.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processamento.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file processamento.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 processamento " "Info: Found entity 1: processamento" {  } { { "processamento.bdf" "" { Schematic "C:/Users/Thiago/Desktop/Temp/projeto1/processamento.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ledizinhos.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ledizinhos.v" { { "Info" "ISGN_ENTITY_NAME" "1 ledizinhos " "Info: Found entity 1: ledizinhos" {  } { { "ledizinhos.v" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/ledizinhos.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "proj1 " "Info: Elaborating entity \"proj1\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "vga_sync.vhd 2 1 " "Warning: Using design file vga_sync.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_SYNC-a " "Info: Found design unit 1: VGA_SYNC-a" {  } { { "vga_sync.vhd" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/vga_sync.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 VGA_SYNC " "Info: Found entity 1: VGA_SYNC" {  } { { "vga_sync.vhd" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/vga_sync.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_SYNC VGA_SYNC:inst2 " "Info: Elaborating entity \"VGA_SYNC\" for hierarchy \"VGA_SYNC:inst2\"" {  } { { "proj1.bdf" "inst2" { Schematic "C:/Users/Thiago/Desktop/Temp/projeto1/proj1.bdf" { { -48 -400 -176 160 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "video_pll.vhd 2 1 " "Warning: Using design file video_pll.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 video_pll-SYN " "Info: Found design unit 1: video_pll-SYN" {  } { { "video_pll.vhd" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/video_pll.vhd" 48 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 video_PLL " "Info: Found entity 1: video_PLL" {  } { { "video_pll.vhd" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/video_pll.vhd" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_PLL VGA_SYNC:inst2\|video_PLL:video_PLL_inst " "Info: Elaborating entity \"video_PLL\" for hierarchy \"VGA_SYNC:inst2\|video_PLL:video_PLL_inst\"" {  } { { "vga_sync.vhd" "video_PLL_inst" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/vga_sync.vhd" 45 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll VGA_SYNC:inst2\|video_PLL:video_PLL_inst\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"VGA_SYNC:inst2\|video_PLL:video_PLL_inst\|altpll:altpll_component\"" {  } { { "video_pll.vhd" "altpll_component" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/video_pll.vhd" 86 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_SYNC:inst2\|video_PLL:video_PLL_inst\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"VGA_SYNC:inst2\|video_PLL:video_PLL_inst\|altpll:altpll_component\"" {  } { { "video_pll.vhd" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/video_pll.vhd" 86 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_SYNC:inst2\|video_PLL:video_PLL_inst\|altpll:altpll_component " "Info: Instantiated megafunction \"VGA_SYNC:inst2\|video_PLL:video_PLL_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Info: Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Info: Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Info: Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Info: Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "video_pll.vhd" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/video_pll.vhd" 86 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processamento processamento:inst24 " "Info: Elaborating entity \"processamento\" for hierarchy \"processamento:inst24\"" {  } { { "proj1.bdf" "inst24" { Schematic "C:/Users/Thiago/Desktop/Temp/projeto1/proj1.bdf" { { 504 288 448 664 "inst24" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc processamento:inst24\|proc:inst20 " "Info: Elaborating entity \"proc\" for hierarchy \"processamento:inst24\|proc:inst20\"" {  } { { "processamento.bdf" "inst20" { Schematic "C:/Users/Thiago/Desktop/Temp/projeto1/processamento.bdf" { { 40 1472 1568 168 "inst20" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "257 256 proc.v(16) " "Warning (10230): Verilog HDL assignment warning at proc.v(16): truncated value with size 257 to match size of target (256)" {  } { { "proc.v" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/proc.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "257 256 proc.v(17) " "Warning (10230): Verilog HDL assignment warning at proc.v(17): truncated value with size 257 to match size of target (256)" {  } { { "proc.v" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/proc.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 proc.v(18) " "Warning (10230): Verilog HDL assignment warning at proc.v(18): truncated value with size 4 to match size of target (3)" {  } { { "proc.v" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/proc.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state_machine processamento:inst24\|state_machine:inst " "Info: Elaborating entity \"state_machine\" for hierarchy \"processamento:inst24\|state_machine:inst\"" {  } { { "processamento.bdf" "inst" { Schematic "C:/Users/Thiago/Desktop/Temp/projeto1/processamento.bdf" { { 88 232 352 184 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_000 processamento:inst24\|mux_000:inst4 " "Info: Elaborating entity \"mux_000\" for hierarchy \"processamento:inst24\|mux_000:inst4\"" {  } { { "processamento.bdf" "inst4" { Schematic "C:/Users/Thiago/Desktop/Temp/projeto1/processamento.bdf" { { 88 720 840 184 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a mux_000.v(8) " "Warning (10235): Verilog HDL Always Construct warning at mux_000.v(8): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_000.v" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/mux_000.v" 8 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "saida mux_000.v(6) " "Warning (10240): Verilog HDL Always Construct warning at mux_000.v(6): inferring latch(es) for variable \"saida\", which holds its previous value in one or more paths through the always construct" {  } { { "mux_000.v" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/mux_000.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida mux_000.v(6) " "Info (10041): Inferred latch for \"saida\" at mux_000.v(6)" {  } { { "mux_000.v" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/mux_000.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_state processamento:inst24\|rom_state:inst6 " "Info: Elaborating entity \"rom_state\" for hierarchy \"processamento:inst24\|rom_state:inst6\"" {  } { { "processamento.bdf" "inst6" { Schematic "C:/Users/Thiago/Desktop/Temp/projeto1/processamento.bdf" { { 88 400 616 224 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram processamento:inst24\|rom_state:inst6\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"processamento:inst24\|rom_state:inst6\|altsyncram:altsyncram_component\"" {  } { { "rom_state.v" "altsyncram_component" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/rom_state.v" 81 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "processamento:inst24\|rom_state:inst6\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"processamento:inst24\|rom_state:inst6\|altsyncram:altsyncram_component\"" {  } { { "rom_state.v" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/rom_state.v" 81 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processamento:inst24\|rom_state:inst6\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"processamento:inst24\|rom_state:inst6\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file instru.mif " "Info: Parameter \"init_file\" = \"instru.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Info: Parameter \"numwords_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info: Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Info: Parameter \"widthad_a\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Info: Parameter \"width_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "rom_state.v" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/rom_state.v" 81 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a171.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_a171.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a171 " "Info: Found entity 1: altsyncram_a171" {  } { { "db/altsyncram_a171.tdf" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/db/altsyncram_a171.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_a171 processamento:inst24\|rom_state:inst6\|altsyncram:altsyncram_component\|altsyncram_a171:auto_generated " "Info: Elaborating entity \"altsyncram_a171\" for hierarchy \"processamento:inst24\|rom_state:inst6\|altsyncram:altsyncram_component\|altsyncram_a171:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_001 processamento:inst24\|mux_001:inst5 " "Info: Elaborating entity \"mux_001\" for hierarchy \"processamento:inst24\|mux_001:inst5\"" {  } { { "processamento.bdf" "inst5" { Schematic "C:/Users/Thiago/Desktop/Temp/projeto1/processamento.bdf" { { 216 720 840 312 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a mux_001.v(8) " "Warning (10235): Verilog HDL Always Construct warning at mux_001.v(8): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_001.v" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/mux_001.v" 8 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "saida mux_001.v(6) " "Warning (10240): Verilog HDL Always Construct warning at mux_001.v(6): inferring latch(es) for variable \"saida\", which holds its previous value in one or more paths through the always construct" {  } { { "mux_001.v" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/mux_001.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida mux_001.v(6) " "Info (10041): Inferred latch for \"saida\" at mux_001.v(6)" {  } { { "mux_001.v" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/mux_001.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_010 processamento:inst24\|mux_010:inst8 " "Info: Elaborating entity \"mux_010\" for hierarchy \"processamento:inst24\|mux_010:inst8\"" {  } { { "processamento.bdf" "inst8" { Schematic "C:/Users/Thiago/Desktop/Temp/projeto1/processamento.bdf" { { 344 720 840 440 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a mux_010.v(8) " "Warning (10235): Verilog HDL Always Construct warning at mux_010.v(8): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_010.v" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/mux_010.v" 8 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "saida mux_010.v(6) " "Warning (10240): Verilog HDL Always Construct warning at mux_010.v(6): inferring latch(es) for variable \"saida\", which holds its previous value in one or more paths through the always construct" {  } { { "mux_010.v" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/mux_010.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida mux_010.v(6) " "Info (10041): Inferred latch for \"saida\" at mux_010.v(6)" {  } { { "mux_010.v" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/mux_010.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_011 processamento:inst24\|mux_011:inst9 " "Info: Elaborating entity \"mux_011\" for hierarchy \"processamento:inst24\|mux_011:inst9\"" {  } { { "processamento.bdf" "inst9" { Schematic "C:/Users/Thiago/Desktop/Temp/projeto1/processamento.bdf" { { 472 720 840 568 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a mux_011.v(8) " "Warning (10235): Verilog HDL Always Construct warning at mux_011.v(8): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_011.v" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/mux_011.v" 8 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "saida mux_011.v(6) " "Warning (10240): Verilog HDL Always Construct warning at mux_011.v(6): inferring latch(es) for variable \"saida\", which holds its previous value in one or more paths through the always construct" {  } { { "mux_011.v" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/mux_011.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida mux_011.v(6) " "Info (10041): Inferred latch for \"saida\" at mux_011.v(6)" {  } { { "mux_011.v" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/mux_011.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledizinhos processamento:inst24\|ledizinhos:inst1 " "Info: Elaborating entity \"ledizinhos\" for hierarchy \"processamento:inst24\|ledizinhos:inst1\"" {  } { { "processamento.bdf" "inst1" { Schematic "C:/Users/Thiago/Desktop/Temp/projeto1/processamento.bdf" { { -152 344 472 -24 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "janela janela:inst5 " "Info: Elaborating entity \"janela\" for hierarchy \"janela:inst5\"" {  } { { "proj1.bdf" "inst5" { Schematic "C:/Users/Thiago/Desktop/Temp/projeto1/proj1.bdf" { { 256 -312 -144 336 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_1 rom_1:inst " "Info: Elaborating entity \"rom_1\" for hierarchy \"rom_1:inst\"" {  } { { "proj1.bdf" "inst" { Schematic "C:/Users/Thiago/Desktop/Temp/projeto1/proj1.bdf" { { 256 -656 -440 392 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rom_1:inst\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"rom_1:inst\|altsyncram:altsyncram_component\"" {  } { { "rom_1.vhd" "altsyncram_component" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/rom_1.vhd" 84 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "rom_1:inst\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"rom_1:inst\|altsyncram:altsyncram_component\"" {  } { { "rom_1.vhd" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/rom_1.vhd" 84 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom_1:inst\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"rom_1:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../matlab proj/sara.mif " "Info: Parameter \"init_file\" = \"../matlab proj/sara.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Info: Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info: Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Info: Parameter \"widthad_a\" = \"15\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Info: Parameter \"width_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "rom_1.vhd" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/rom_1.vhd" 84 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n981.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_n981.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n981 " "Info: Found entity 1: altsyncram_n981" {  } { { "db/altsyncram_n981.tdf" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/db/altsyncram_n981.tdf" 31 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n981 rom_1:inst\|altsyncram:altsyncram_component\|altsyncram_n981:auto_generated " "Info: Elaborating entity \"altsyncram_n981\" for hierarchy \"rom_1:inst\|altsyncram:altsyncram_component\|altsyncram_n981:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_9oa.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_9oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_9oa " "Info: Found entity 1: decode_9oa" {  } { { "db/decode_9oa.tdf" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/db/decode_9oa.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_9oa rom_1:inst\|altsyncram:altsyncram_component\|altsyncram_n981:auto_generated\|decode_9oa:deep_decode " "Info: Elaborating entity \"decode_9oa\" for hierarchy \"rom_1:inst\|altsyncram:altsyncram_component\|altsyncram_n981:auto_generated\|decode_9oa:deep_decode\"" {  } { { "db/altsyncram_n981.tdf" "deep_decode" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/db/altsyncram_n981.tdf" 40 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_iib.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_iib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_iib " "Info: Found entity 1: mux_iib" {  } { { "db/mux_iib.tdf" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/db/mux_iib.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_iib rom_1:inst\|altsyncram:altsyncram_component\|altsyncram_n981:auto_generated\|mux_iib:mux2 " "Info: Elaborating entity \"mux_iib\" for hierarchy \"rom_1:inst\|altsyncram:altsyncram_component\|altsyncram_n981:auto_generated\|mux_iib:mux2\"" {  } { { "db/altsyncram_n981.tdf" "mux2" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/db/altsyncram_n981.tdf" 41 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conc conc:inst1 " "Info: Elaborating entity \"conc\" for hierarchy \"conc:inst1\"" {  } { { "proj1.bdf" "inst1" { Schematic "C:/Users/Thiago/Desktop/Temp/projeto1/proj1.bdf" { { 64 -840 -688 144 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 4 " "Info: 4 registers lost all their fanouts during netlist optimizations. The first 4 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processamento:inst24\|state_machine:inst\|y~4 " "Info: Register \"processamento:inst24\|state_machine:inst\|y~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processamento:inst24\|state_machine:inst\|y~5 " "Info: Register \"processamento:inst24\|state_machine:inst\|y~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processamento:inst24\|state_machine:inst\|Y~3 " "Info: Register \"processamento:inst24\|state_machine:inst\|Y~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processamento:inst24\|state_machine:inst\|Y~4 " "Info: Register \"processamento:inst24\|state_machine:inst\|Y~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Thiago/Desktop/Temp/projeto1/output_files/proj1.map.smsg " "Info: Generated suppressed messages file C:/Users/Thiago/Desktop/Temp/projeto1/output_files/proj1.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2203 " "Info: Implemented 2203 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Info: Implemented 10 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "2179 " "Info: Implemented 2179 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "9 " "Info: Implemented 9 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 PLLs" {  } {  } 0 0 "Implemented %1!d! PLLs" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "272 " "Info: Peak virtual memory: 272 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 31 22:37:48 2019 " "Info: Processing ended: Thu Oct 31 22:37:48 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
