

================================================================
== Vitis HLS Report for 'DecodeHuffman_2'
================================================================
* Date:           Tue Jun 18 12:24:19 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        jpeg_ahls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.899 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------+-------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                      |                                           |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                       Instance                       |                   Module                  |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------------------------------------+-------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_DecodeHuffman_2_Pipeline_VITIS_LOOP_688_1_fu_143  |DecodeHuffman_2_Pipeline_VITIS_LOOP_688_1  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +------------------------------------------------------+-------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.75>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%Dhuff_ml_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %Dhuff_ml"   --->   Operation 9 'read' 'Dhuff_ml_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%code_6_loc = alloca i64 1"   --->   Operation 10 'alloca' 'code_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%l_loc = alloca i64 1"   --->   Operation 11 'alloca' 'l_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%read_position_load = load i32 %read_position" [benchmarks/chstone/jpeg/src/jpeg_decode.c:572->benchmarks/chstone/jpeg/src/jpeg_decode.c:687]   --->   Operation 12 'load' 'read_position_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %read_position_load, i32 31" [benchmarks/chstone/jpeg/src/jpeg_decode.c:572->benchmarks/chstone/jpeg/src/jpeg_decode.c:687]   --->   Operation 13 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.46ns)   --->   "%br_ln572 = br i1 %tmp, void %buf_getb.exit, void %if.then.i" [benchmarks/chstone/jpeg/src/jpeg_decode.c:572->benchmarks/chstone/jpeg/src/jpeg_decode.c:687]   --->   Operation 14 'br' 'br_ln572' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%temp = load i8 %CurHuffReadBuf" [benchmarks/chstone/jpeg/src/jpeg_decode.c:555->benchmarks/chstone/jpeg/src/jpeg_decode.c:573->benchmarks/chstone/jpeg/src/jpeg_decode.c:687]   --->   Operation 15 'load' 'temp' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.87ns)   --->   "%add_ln555 = add i8 %temp, i8 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:555->benchmarks/chstone/jpeg/src/jpeg_decode.c:573->benchmarks/chstone/jpeg/src/jpeg_decode.c:687]   --->   Operation 16 'add' 'add_ln555' <Predicate = (tmp)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln555 = zext i8 %temp" [benchmarks/chstone/jpeg/src/jpeg_decode.c:555->benchmarks/chstone/jpeg/src/jpeg_decode.c:573->benchmarks/chstone/jpeg/src/jpeg_decode.c:687]   --->   Operation 17 'zext' 'zext_ln555' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.87ns)   --->   "%icmp_ln555 = icmp_eq  i8 %temp, i8 255" [benchmarks/chstone/jpeg/src/jpeg_decode.c:555->benchmarks/chstone/jpeg/src/jpeg_decode.c:573->benchmarks/chstone/jpeg/src/jpeg_decode.c:687]   --->   Operation 18 'icmp' 'icmp_ln555' <Predicate = (tmp)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.40ns)   --->   "%select_ln555 = select i1 %icmp_ln555, i8 1, i8 %add_ln555" [benchmarks/chstone/jpeg/src/jpeg_decode.c:555->benchmarks/chstone/jpeg/src/jpeg_decode.c:573->benchmarks/chstone/jpeg/src/jpeg_decode.c:687]   --->   Operation 19 'select' 'select_ln555' <Predicate = (tmp)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%store_ln555 = store i8 %select_ln555, i8 %CurHuffReadBuf" [benchmarks/chstone/jpeg/src/jpeg_decode.c:555->benchmarks/chstone/jpeg/src/jpeg_decode.c:573->benchmarks/chstone/jpeg/src/jpeg_decode.c:687]   --->   Operation 20 'store' 'store_ln555' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%store_ln573 = store i32 %zext_ln555, i32 %current_read_byte" [benchmarks/chstone/jpeg/src/jpeg_decode.c:573->benchmarks/chstone/jpeg/src/jpeg_decode.c:687]   --->   Operation 21 'store' 'store_ln573' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.46ns)   --->   "%br_ln575 = br void %buf_getb.exit" [benchmarks/chstone/jpeg/src/jpeg_decode.c:575->benchmarks/chstone/jpeg/src/jpeg_decode.c:687]   --->   Operation 22 'br' 'br_ln575' <Predicate = (tmp)> <Delay = 0.46>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%empty = phi i32 7, void %if.then.i, i32 %read_position_load, void %entry" [benchmarks/chstone/jpeg/src/jpeg_decode.c:572->benchmarks/chstone/jpeg/src/jpeg_decode.c:687]   --->   Operation 23 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.14ns)   --->   "%add_ln577 = add i32 %empty, i32 4294967295" [benchmarks/chstone/jpeg/src/jpeg_decode.c:577->benchmarks/chstone/jpeg/src/jpeg_decode.c:687]   --->   Operation 24 'add' 'add_ln577' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%store_ln577 = store i32 %add_ln577, i32 %read_position" [benchmarks/chstone/jpeg/src/jpeg_decode.c:577->benchmarks/chstone/jpeg/src/jpeg_decode.c:687]   --->   Operation 25 'store' 'store_ln577' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln577 = zext i32 %empty" [benchmarks/chstone/jpeg/src/jpeg_decode.c:577->benchmarks/chstone/jpeg/src/jpeg_decode.c:687]   --->   Operation 26 'zext' 'zext_ln577' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%bit_set_mask_addr = getelementptr i32 %bit_set_mask, i64 0, i64 %zext_ln577" [benchmarks/chstone/jpeg/src/jpeg_decode.c:577->benchmarks/chstone/jpeg/src/jpeg_decode.c:687]   --->   Operation 27 'getelementptr' 'bit_set_mask_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (1.29ns)   --->   "%bit_set_mask_load = load i5 %bit_set_mask_addr" [benchmarks/chstone/jpeg/src/jpeg_decode.c:577->benchmarks/chstone/jpeg/src/jpeg_decode.c:687]   --->   Operation 28 'load' 'bit_set_mask_load' <Predicate = true> <Delay = 1.29> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 2 <SV = 1> <Delay = 2.43>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%current_read_byte_load = load i32 %current_read_byte" [benchmarks/chstone/jpeg/src/jpeg_decode.c:577->benchmarks/chstone/jpeg/src/jpeg_decode.c:687]   --->   Operation 29 'load' 'current_read_byte_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/2] (1.29ns)   --->   "%bit_set_mask_load = load i5 %bit_set_mask_addr" [benchmarks/chstone/jpeg/src/jpeg_decode.c:577->benchmarks/chstone/jpeg/src/jpeg_decode.c:687]   --->   Operation 30 'load' 'bit_set_mask_load' <Predicate = true> <Delay = 1.29> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node code)   --->   "%and_ln577 = and i32 %bit_set_mask_load, i32 %current_read_byte_load" [benchmarks/chstone/jpeg/src/jpeg_decode.c:577->benchmarks/chstone/jpeg/src/jpeg_decode.c:687]   --->   Operation 31 'and' 'and_ln577' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.14ns) (out node of the LUT)   --->   "%code = icmp_ne  i32 %and_ln577, i32 0" [benchmarks/chstone/jpeg/src/jpeg_decode.c:577->benchmarks/chstone/jpeg/src/jpeg_decode.c:687]   --->   Operation 32 'icmp' 'code' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 0.46>
ST_3 : Operation 33 [2/2] (0.46ns)   --->   "%call_ln577 = call void @DecodeHuffman.2_Pipeline_VITIS_LOOP_688_1, i1 %code, i7 %l_loc, i32 %code_6_loc, i32 %p_jinfo_ac_dhuff_tbl_maxcode, i32 %current_read_byte, i32 %read_position, i32 %bit_set_mask, i8 %CurHuffReadBuf" [benchmarks/chstone/jpeg/src/jpeg_decode.c:577->benchmarks/chstone/jpeg/src/jpeg_decode.c:687]   --->   Operation 33 'call' 'call_ln577' <Predicate = true> <Delay = 0.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 2.43>
ST_4 : Operation 34 [1/2] (2.43ns)   --->   "%call_ln577 = call void @DecodeHuffman.2_Pipeline_VITIS_LOOP_688_1, i1 %code, i7 %l_loc, i32 %code_6_loc, i32 %p_jinfo_ac_dhuff_tbl_maxcode, i32 %current_read_byte, i32 %read_position, i32 %bit_set_mask, i8 %CurHuffReadBuf" [benchmarks/chstone/jpeg/src/jpeg_decode.c:577->benchmarks/chstone/jpeg/src/jpeg_decode.c:687]   --->   Operation 34 'call' 'call_ln577' <Predicate = true> <Delay = 2.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 1.29>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%l_loc_load = load i7 %l_loc"   --->   Operation 35 'load' 'l_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%l_reload_cast = zext i7 %l_loc_load"   --->   Operation 36 'zext' 'l_reload_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%p_jinfo_ac_dhuff_tbl_mincode_addr = getelementptr i11 %p_jinfo_ac_dhuff_tbl_mincode, i64 0, i64 %l_reload_cast" [benchmarks/chstone/jpeg/src/jpeg_decode.c:693]   --->   Operation 37 'getelementptr' 'p_jinfo_ac_dhuff_tbl_mincode_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%p_jinfo_ac_dhuff_tbl_valptr_addr = getelementptr i11 %p_jinfo_ac_dhuff_tbl_valptr, i64 0, i64 %l_reload_cast" [benchmarks/chstone/jpeg/src/jpeg_decode.c:693]   --->   Operation 38 'getelementptr' 'p_jinfo_ac_dhuff_tbl_valptr_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln692 = zext i7 %Dhuff_ml_read" [benchmarks/chstone/jpeg/src/jpeg_decode.c:692]   --->   Operation 39 'zext' 'zext_ln692' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%p_jinfo_ac_dhuff_tbl_maxcode_addr = getelementptr i32 %p_jinfo_ac_dhuff_tbl_maxcode, i64 0, i64 %zext_ln692" [benchmarks/chstone/jpeg/src/jpeg_decode.c:692]   --->   Operation 40 'getelementptr' 'p_jinfo_ac_dhuff_tbl_maxcode_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [2/2] (1.29ns)   --->   "%p_jinfo_ac_dhuff_tbl_maxcode_load = load i7 %p_jinfo_ac_dhuff_tbl_maxcode_addr" [benchmarks/chstone/jpeg/src/jpeg_decode.c:692]   --->   Operation 41 'load' 'p_jinfo_ac_dhuff_tbl_maxcode_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 72> <RAM>
ST_5 : Operation 42 [2/2] (0.73ns)   --->   "%p_jinfo_ac_dhuff_tbl_valptr_load = load i7 %p_jinfo_ac_dhuff_tbl_valptr_addr" [benchmarks/chstone/jpeg/src/jpeg_decode.c:693]   --->   Operation 42 'load' 'p_jinfo_ac_dhuff_tbl_valptr_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>
ST_5 : Operation 43 [2/2] (0.73ns)   --->   "%p_jinfo_ac_dhuff_tbl_mincode_load = load i7 %p_jinfo_ac_dhuff_tbl_mincode_addr" [benchmarks/chstone/jpeg/src/jpeg_decode.c:693]   --->   Operation 43 'load' 'p_jinfo_ac_dhuff_tbl_mincode_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>

State 6 <SV = 5> <Delay = 2.43>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%code_6_loc_load = load i32 %code_6_loc"   --->   Operation 44 'load' 'code_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln685 = trunc i32 %code_6_loc_load" [benchmarks/chstone/jpeg/src/jpeg_decode.c:685]   --->   Operation 45 'trunc' 'trunc_ln685' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 46 [1/2] (1.29ns)   --->   "%p_jinfo_ac_dhuff_tbl_maxcode_load = load i7 %p_jinfo_ac_dhuff_tbl_maxcode_addr" [benchmarks/chstone/jpeg/src/jpeg_decode.c:692]   --->   Operation 46 'load' 'p_jinfo_ac_dhuff_tbl_maxcode_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 72> <RAM>
ST_6 : Operation 47 [1/1] (1.14ns)   --->   "%icmp_ln692 = icmp_slt  i32 %code_6_loc_load, i32 %p_jinfo_ac_dhuff_tbl_maxcode_load" [benchmarks/chstone/jpeg/src/jpeg_decode.c:692]   --->   Operation 47 'icmp' 'icmp_ln692' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 48 [1/2] (0.73ns)   --->   "%p_jinfo_ac_dhuff_tbl_valptr_load = load i7 %p_jinfo_ac_dhuff_tbl_valptr_addr" [benchmarks/chstone/jpeg/src/jpeg_decode.c:693]   --->   Operation 48 'load' 'p_jinfo_ac_dhuff_tbl_valptr_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>
ST_6 : Operation 49 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln693 = add i11 %p_jinfo_ac_dhuff_tbl_valptr_load, i11 %trunc_ln685" [benchmarks/chstone/jpeg/src/jpeg_decode.c:693]   --->   Operation 49 'add' 'add_ln693' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.47> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 50 [1/2] (0.73ns)   --->   "%p_jinfo_ac_dhuff_tbl_mincode_load = load i7 %p_jinfo_ac_dhuff_tbl_mincode_addr" [benchmarks/chstone/jpeg/src/jpeg_decode.c:693]   --->   Operation 50 'load' 'p_jinfo_ac_dhuff_tbl_mincode_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>
ST_6 : Operation 51 [1/1] (0.95ns) (root node of TernaryAdder)   --->   "%p = sub i11 %add_ln693, i11 %p_jinfo_ac_dhuff_tbl_mincode_load" [benchmarks/chstone/jpeg/src/jpeg_decode.c:693]   --->   Operation 51 'sub' 'p' <Predicate = true> <Delay = 0.95> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.47> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 2.32>
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %p, i2 0" [benchmarks/chstone/jpeg/src/jpeg_decode.c:694]   --->   Operation 52 'bitconcatenate' 'shl_ln' <Predicate = (icmp_ln692)> <Delay = 0.00>
ST_7 : Operation 53 [1/1] (1.02ns)   --->   "%add_ln694 = add i13 %shl_ln, i13 2560" [benchmarks/chstone/jpeg/src/jpeg_decode.c:694]   --->   Operation 53 'add' 'add_ln694' <Predicate = (icmp_ln692)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %add_ln694, i32 2, i32 12" [benchmarks/chstone/jpeg/src/jpeg_decode.c:694]   --->   Operation 54 'partselect' 'lshr_ln' <Predicate = (icmp_ln692)> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln694 = zext i11 %lshr_ln" [benchmarks/chstone/jpeg/src/jpeg_decode.c:694]   --->   Operation 55 'zext' 'zext_ln694' <Predicate = (icmp_ln692)> <Delay = 0.00>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%p_jinfo_ac_xhuff_tbl_huffval_addr = getelementptr i8 %p_jinfo_ac_xhuff_tbl_huffval, i64 0, i64 %zext_ln694" [benchmarks/chstone/jpeg/src/jpeg_decode.c:694]   --->   Operation 56 'getelementptr' 'p_jinfo_ac_xhuff_tbl_huffval_addr' <Predicate = (icmp_ln692)> <Delay = 0.00>
ST_7 : Operation 57 [2/2] (1.29ns)   --->   "%p_jinfo_ac_xhuff_tbl_huffval_load = load i11 %p_jinfo_ac_xhuff_tbl_huffval_addr" [benchmarks/chstone/jpeg/src/jpeg_decode.c:694]   --->   Operation 57 'load' 'p_jinfo_ac_xhuff_tbl_huffval_load' <Predicate = (icmp_ln692)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1154> <RAM>

State 8 <SV = 7> <Delay = 1.69>
ST_8 : Operation 58 [1/2] (1.29ns)   --->   "%p_jinfo_ac_xhuff_tbl_huffval_load = load i11 %p_jinfo_ac_xhuff_tbl_huffval_addr" [benchmarks/chstone/jpeg/src/jpeg_decode.c:694]   --->   Operation 58 'load' 'p_jinfo_ac_xhuff_tbl_huffval_load' <Predicate = (icmp_ln692)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1154> <RAM>
ST_8 : Operation 59 [1/1] (0.40ns)   --->   "%select_ln692 = select i1 %icmp_ln692, i8 %p_jinfo_ac_xhuff_tbl_huffval_load, i8 0" [benchmarks/chstone/jpeg/src/jpeg_decode.c:692]   --->   Operation 59 'select' 'select_ln692' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 60 [1/1] (0.00ns)   --->   "%ret_ln701 = ret i8 %select_ln692" [benchmarks/chstone/jpeg/src/jpeg_decode.c:701]   --->   Operation 60 'ret' 'ret_ln701' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ Dhuff_ml]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ read_position]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ CurHuffReadBuf]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ current_read_byte]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ bit_set_mask]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_jinfo_ac_dhuff_tbl_maxcode]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_jinfo_ac_dhuff_tbl_valptr]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_jinfo_ac_dhuff_tbl_mincode]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_jinfo_ac_xhuff_tbl_huffval]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
Dhuff_ml_read                     (read          ) [ 001111000]
code_6_loc                        (alloca        ) [ 001111100]
l_loc                             (alloca        ) [ 001111000]
read_position_load                (load          ) [ 000000000]
tmp                               (bitselect     ) [ 010000000]
br_ln572                          (br            ) [ 000000000]
temp                              (load          ) [ 000000000]
add_ln555                         (add           ) [ 000000000]
zext_ln555                        (zext          ) [ 000000000]
icmp_ln555                        (icmp          ) [ 000000000]
select_ln555                      (select        ) [ 000000000]
store_ln555                       (store         ) [ 000000000]
store_ln573                       (store         ) [ 000000000]
br_ln575                          (br            ) [ 000000000]
empty                             (phi           ) [ 000000000]
add_ln577                         (add           ) [ 000000000]
store_ln577                       (store         ) [ 000000000]
zext_ln577                        (zext          ) [ 000000000]
bit_set_mask_addr                 (getelementptr ) [ 001000000]
current_read_byte_load            (load          ) [ 000000000]
bit_set_mask_load                 (load          ) [ 000000000]
and_ln577                         (and           ) [ 000000000]
code                              (icmp          ) [ 000110000]
call_ln577                        (call          ) [ 000000000]
l_loc_load                        (load          ) [ 000000000]
l_reload_cast                     (zext          ) [ 000000000]
p_jinfo_ac_dhuff_tbl_mincode_addr (getelementptr ) [ 000000100]
p_jinfo_ac_dhuff_tbl_valptr_addr  (getelementptr ) [ 000000100]
zext_ln692                        (zext          ) [ 000000000]
p_jinfo_ac_dhuff_tbl_maxcode_addr (getelementptr ) [ 000000100]
code_6_loc_load                   (load          ) [ 000000000]
trunc_ln685                       (trunc         ) [ 000000000]
p_jinfo_ac_dhuff_tbl_maxcode_load (load          ) [ 000000000]
icmp_ln692                        (icmp          ) [ 000000011]
p_jinfo_ac_dhuff_tbl_valptr_load  (load          ) [ 000000000]
add_ln693                         (add           ) [ 000000000]
p_jinfo_ac_dhuff_tbl_mincode_load (load          ) [ 000000000]
p                                 (sub           ) [ 000000010]
shl_ln                            (bitconcatenate) [ 000000000]
add_ln694                         (add           ) [ 000000000]
lshr_ln                           (partselect    ) [ 000000000]
zext_ln694                        (zext          ) [ 000000000]
p_jinfo_ac_xhuff_tbl_huffval_addr (getelementptr ) [ 000000001]
p_jinfo_ac_xhuff_tbl_huffval_load (load          ) [ 000000000]
select_ln692                      (select        ) [ 000000000]
ret_ln701                         (ret           ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="Dhuff_ml">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Dhuff_ml"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="read_position">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="read_position"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="CurHuffReadBuf">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="CurHuffReadBuf"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="current_read_byte">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_read_byte"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="bit_set_mask">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bit_set_mask"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_jinfo_ac_dhuff_tbl_maxcode">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_jinfo_ac_dhuff_tbl_maxcode"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_jinfo_ac_dhuff_tbl_valptr">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_jinfo_ac_dhuff_tbl_valptr"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_jinfo_ac_dhuff_tbl_mincode">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_jinfo_ac_dhuff_tbl_mincode"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_jinfo_ac_xhuff_tbl_huffval">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_jinfo_ac_xhuff_tbl_huffval"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DecodeHuffman.2_Pipeline_VITIS_LOOP_688_1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i11.i2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="code_6_loc_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="code_6_loc/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="l_loc_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="l_loc/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="Dhuff_ml_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="7" slack="0"/>
<pin id="64" dir="0" index="1" bw="7" slack="0"/>
<pin id="65" dir="1" index="2" bw="7" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Dhuff_ml_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="bit_set_mask_addr_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="32" slack="0"/>
<pin id="72" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bit_set_mask_addr/1 "/>
</bind>
</comp>

<comp id="75" class="1004" name="grp_access_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="5" slack="0"/>
<pin id="77" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="78" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="79" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bit_set_mask_load/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="p_jinfo_ac_dhuff_tbl_mincode_addr_gep_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="11" slack="0"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="0" index="2" bw="7" slack="0"/>
<pin id="85" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_jinfo_ac_dhuff_tbl_mincode_addr/5 "/>
</bind>
</comp>

<comp id="88" class="1004" name="p_jinfo_ac_dhuff_tbl_valptr_addr_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="11" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="7" slack="0"/>
<pin id="92" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_jinfo_ac_dhuff_tbl_valptr_addr/5 "/>
</bind>
</comp>

<comp id="95" class="1004" name="p_jinfo_ac_dhuff_tbl_maxcode_addr_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="32" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="7" slack="0"/>
<pin id="99" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_jinfo_ac_dhuff_tbl_maxcode_addr/5 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_access_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="7" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="105" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_jinfo_ac_dhuff_tbl_maxcode_load/5 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_access_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="7" slack="0"/>
<pin id="110" dir="0" index="1" bw="11" slack="2147483647"/>
<pin id="111" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_jinfo_ac_dhuff_tbl_valptr_load/5 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_access_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="7" slack="0"/>
<pin id="116" dir="0" index="1" bw="11" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_jinfo_ac_dhuff_tbl_mincode_load/5 "/>
</bind>
</comp>

<comp id="120" class="1004" name="p_jinfo_ac_xhuff_tbl_huffval_addr_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="8" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="11" slack="0"/>
<pin id="124" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_jinfo_ac_xhuff_tbl_huffval_addr/7 "/>
</bind>
</comp>

<comp id="127" class="1004" name="grp_access_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="11" slack="0"/>
<pin id="129" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="130" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_jinfo_ac_xhuff_tbl_huffval_load/7 "/>
</bind>
</comp>

<comp id="133" class="1005" name="empty_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="135" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty (phireg) "/>
</bind>
</comp>

<comp id="136" class="1004" name="empty_phi_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="4" slack="0"/>
<pin id="138" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="139" dir="0" index="2" bw="32" slack="0"/>
<pin id="140" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="141" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_DecodeHuffman_2_Pipeline_VITIS_LOOP_688_1_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="0" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="1"/>
<pin id="146" dir="0" index="2" bw="7" slack="2"/>
<pin id="147" dir="0" index="3" bw="32" slack="2"/>
<pin id="148" dir="0" index="4" bw="32" slack="0"/>
<pin id="149" dir="0" index="5" bw="32" slack="0"/>
<pin id="150" dir="0" index="6" bw="32" slack="0"/>
<pin id="151" dir="0" index="7" bw="32" slack="0"/>
<pin id="152" dir="0" index="8" bw="8" slack="0"/>
<pin id="153" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln577/3 "/>
</bind>
</comp>

<comp id="160" class="1004" name="read_position_load_load_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="read_position_load/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="tmp_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="0"/>
<pin id="167" dir="0" index="1" bw="32" slack="0"/>
<pin id="168" dir="0" index="2" bw="6" slack="0"/>
<pin id="169" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="temp_load_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="8" slack="0"/>
<pin id="175" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="add_ln555_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="8" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln555/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="zext_ln555_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="8" slack="0"/>
<pin id="185" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln555/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="icmp_ln555_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="8" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln555/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="select_ln555_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="0" index="2" bw="8" slack="0"/>
<pin id="197" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln555/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="store_ln555_store_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="8" slack="0"/>
<pin id="203" dir="0" index="1" bw="8" slack="0"/>
<pin id="204" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln555/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="store_ln573_store_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="8" slack="0"/>
<pin id="209" dir="0" index="1" bw="32" slack="0"/>
<pin id="210" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln573/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="add_ln577_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln577/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="store_ln577_store_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="0"/>
<pin id="221" dir="0" index="1" bw="32" slack="0"/>
<pin id="222" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln577/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="zext_ln577_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="0"/>
<pin id="227" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln577/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="current_read_byte_load_load_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="0"/>
<pin id="232" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="current_read_byte_load/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="and_ln577_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="0"/>
<pin id="236" dir="0" index="1" bw="32" slack="0"/>
<pin id="237" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln577/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="code_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="code/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="l_loc_load_load_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="7" slack="4"/>
<pin id="248" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="l_loc_load/5 "/>
</bind>
</comp>

<comp id="249" class="1004" name="l_reload_cast_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="7" slack="0"/>
<pin id="251" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="l_reload_cast/5 "/>
</bind>
</comp>

<comp id="255" class="1004" name="zext_ln692_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="7" slack="4"/>
<pin id="257" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln692/5 "/>
</bind>
</comp>

<comp id="259" class="1004" name="code_6_loc_load_load_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="5"/>
<pin id="261" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="code_6_loc_load/6 "/>
</bind>
</comp>

<comp id="262" class="1004" name="trunc_ln685_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="0"/>
<pin id="264" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln685/6 "/>
</bind>
</comp>

<comp id="266" class="1004" name="icmp_ln692_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="0"/>
<pin id="268" dir="0" index="1" bw="32" slack="0"/>
<pin id="269" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln692/6 "/>
</bind>
</comp>

<comp id="272" class="1004" name="add_ln693_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="11" slack="0"/>
<pin id="274" dir="0" index="1" bw="11" slack="0"/>
<pin id="275" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln693/6 "/>
</bind>
</comp>

<comp id="278" class="1004" name="p_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="11" slack="0"/>
<pin id="280" dir="0" index="1" bw="11" slack="0"/>
<pin id="281" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p/6 "/>
</bind>
</comp>

<comp id="284" class="1004" name="shl_ln_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="13" slack="0"/>
<pin id="286" dir="0" index="1" bw="11" slack="1"/>
<pin id="287" dir="0" index="2" bw="1" slack="0"/>
<pin id="288" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/7 "/>
</bind>
</comp>

<comp id="291" class="1004" name="add_ln694_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="13" slack="0"/>
<pin id="293" dir="0" index="1" bw="13" slack="0"/>
<pin id="294" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln694/7 "/>
</bind>
</comp>

<comp id="297" class="1004" name="lshr_ln_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="11" slack="0"/>
<pin id="299" dir="0" index="1" bw="13" slack="0"/>
<pin id="300" dir="0" index="2" bw="3" slack="0"/>
<pin id="301" dir="0" index="3" bw="5" slack="0"/>
<pin id="302" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/7 "/>
</bind>
</comp>

<comp id="307" class="1004" name="zext_ln694_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="11" slack="0"/>
<pin id="309" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln694/7 "/>
</bind>
</comp>

<comp id="312" class="1004" name="select_ln692_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="2"/>
<pin id="314" dir="0" index="1" bw="8" slack="0"/>
<pin id="315" dir="0" index="2" bw="1" slack="0"/>
<pin id="316" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln692/8 "/>
</bind>
</comp>

<comp id="319" class="1005" name="Dhuff_ml_read_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="7" slack="4"/>
<pin id="321" dir="1" index="1" bw="7" slack="4"/>
</pin_list>
<bind>
<opset="Dhuff_ml_read "/>
</bind>
</comp>

<comp id="324" class="1005" name="code_6_loc_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="2"/>
<pin id="326" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="code_6_loc "/>
</bind>
</comp>

<comp id="330" class="1005" name="l_loc_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="7" slack="2"/>
<pin id="332" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="l_loc "/>
</bind>
</comp>

<comp id="339" class="1005" name="bit_set_mask_addr_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="5" slack="1"/>
<pin id="341" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="bit_set_mask_addr "/>
</bind>
</comp>

<comp id="344" class="1005" name="code_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="1"/>
<pin id="346" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="code "/>
</bind>
</comp>

<comp id="349" class="1005" name="p_jinfo_ac_dhuff_tbl_mincode_addr_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="7" slack="1"/>
<pin id="351" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="p_jinfo_ac_dhuff_tbl_mincode_addr "/>
</bind>
</comp>

<comp id="354" class="1005" name="p_jinfo_ac_dhuff_tbl_valptr_addr_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="7" slack="1"/>
<pin id="356" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="p_jinfo_ac_dhuff_tbl_valptr_addr "/>
</bind>
</comp>

<comp id="359" class="1005" name="p_jinfo_ac_dhuff_tbl_maxcode_addr_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="7" slack="1"/>
<pin id="361" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="p_jinfo_ac_dhuff_tbl_maxcode_addr "/>
</bind>
</comp>

<comp id="364" class="1005" name="icmp_ln692_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="1"/>
<pin id="366" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln692 "/>
</bind>
</comp>

<comp id="369" class="1005" name="p_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="11" slack="1"/>
<pin id="371" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p "/>
</bind>
</comp>

<comp id="374" class="1005" name="p_jinfo_ac_xhuff_tbl_huffval_addr_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="11" slack="1"/>
<pin id="376" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_jinfo_ac_xhuff_tbl_huffval_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="20" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="20" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="66"><net_src comp="18" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="0" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="73"><net_src comp="8" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="34" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="80"><net_src comp="68" pin="3"/><net_sink comp="75" pin=0"/></net>

<net id="86"><net_src comp="14" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="87"><net_src comp="34" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="93"><net_src comp="12" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="34" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="10" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="34" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="107"><net_src comp="95" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="113"><net_src comp="88" pin="3"/><net_sink comp="108" pin=0"/></net>

<net id="119"><net_src comp="81" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="125"><net_src comp="16" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="34" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="120" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="142"><net_src comp="30" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="154"><net_src comp="38" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="155"><net_src comp="10" pin="0"/><net_sink comp="143" pin=4"/></net>

<net id="156"><net_src comp="6" pin="0"/><net_sink comp="143" pin=5"/></net>

<net id="157"><net_src comp="2" pin="0"/><net_sink comp="143" pin=6"/></net>

<net id="158"><net_src comp="8" pin="0"/><net_sink comp="143" pin=7"/></net>

<net id="159"><net_src comp="4" pin="0"/><net_sink comp="143" pin=8"/></net>

<net id="163"><net_src comp="2" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="164"><net_src comp="160" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="170"><net_src comp="22" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="160" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="172"><net_src comp="24" pin="0"/><net_sink comp="165" pin=2"/></net>

<net id="176"><net_src comp="4" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="181"><net_src comp="173" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="26" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="186"><net_src comp="173" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="191"><net_src comp="173" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="28" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="198"><net_src comp="187" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="26" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="200"><net_src comp="177" pin="2"/><net_sink comp="193" pin=2"/></net>

<net id="205"><net_src comp="193" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="4" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="211"><net_src comp="183" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="6" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="217"><net_src comp="136" pin="4"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="32" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="223"><net_src comp="213" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="2" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="228"><net_src comp="136" pin="4"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="233"><net_src comp="6" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="238"><net_src comp="75" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="230" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="234" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="36" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="252"><net_src comp="246" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="254"><net_src comp="249" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="258"><net_src comp="255" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="265"><net_src comp="259" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="270"><net_src comp="259" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="102" pin="3"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="108" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="262" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="272" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="114" pin="3"/><net_sink comp="278" pin=1"/></net>

<net id="289"><net_src comp="40" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="42" pin="0"/><net_sink comp="284" pin=2"/></net>

<net id="295"><net_src comp="284" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="44" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="303"><net_src comp="46" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="304"><net_src comp="291" pin="2"/><net_sink comp="297" pin=1"/></net>

<net id="305"><net_src comp="48" pin="0"/><net_sink comp="297" pin=2"/></net>

<net id="306"><net_src comp="50" pin="0"/><net_sink comp="297" pin=3"/></net>

<net id="310"><net_src comp="297" pin="4"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="317"><net_src comp="127" pin="3"/><net_sink comp="312" pin=1"/></net>

<net id="318"><net_src comp="52" pin="0"/><net_sink comp="312" pin=2"/></net>

<net id="322"><net_src comp="62" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="327"><net_src comp="54" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="143" pin=3"/></net>

<net id="329"><net_src comp="324" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="333"><net_src comp="58" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="335"><net_src comp="330" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="342"><net_src comp="68" pin="3"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="347"><net_src comp="240" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="352"><net_src comp="81" pin="3"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="357"><net_src comp="88" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="362"><net_src comp="95" pin="3"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="367"><net_src comp="266" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="372"><net_src comp="278" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="377"><net_src comp="120" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="127" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: read_position | {1 3 4 }
	Port: CurHuffReadBuf | {1 3 4 }
	Port: current_read_byte | {1 3 4 }
 - Input state : 
	Port: DecodeHuffman.2 : Dhuff_ml | {1 }
	Port: DecodeHuffman.2 : read_position | {1 3 4 }
	Port: DecodeHuffman.2 : CurHuffReadBuf | {1 3 4 }
	Port: DecodeHuffman.2 : current_read_byte | {2 3 4 }
	Port: DecodeHuffman.2 : bit_set_mask | {1 2 3 4 }
	Port: DecodeHuffman.2 : p_jinfo_ac_dhuff_tbl_maxcode | {3 4 5 6 }
	Port: DecodeHuffman.2 : p_jinfo_ac_dhuff_tbl_valptr | {5 6 }
	Port: DecodeHuffman.2 : p_jinfo_ac_dhuff_tbl_mincode | {5 6 }
	Port: DecodeHuffman.2 : p_jinfo_ac_xhuff_tbl_huffval | {7 8 }
  - Chain level:
	State 1
		tmp : 1
		br_ln572 : 2
		add_ln555 : 1
		zext_ln555 : 1
		icmp_ln555 : 1
		select_ln555 : 2
		store_ln555 : 3
		store_ln573 : 2
		empty : 3
		add_ln577 : 4
		store_ln577 : 5
		zext_ln577 : 4
		bit_set_mask_addr : 5
		bit_set_mask_load : 6
	State 2
		and_ln577 : 1
		code : 1
	State 3
	State 4
	State 5
		l_reload_cast : 1
		p_jinfo_ac_dhuff_tbl_mincode_addr : 2
		p_jinfo_ac_dhuff_tbl_valptr_addr : 2
		p_jinfo_ac_dhuff_tbl_maxcode_addr : 1
		p_jinfo_ac_dhuff_tbl_maxcode_load : 2
		p_jinfo_ac_dhuff_tbl_valptr_load : 3
		p_jinfo_ac_dhuff_tbl_mincode_load : 3
	State 6
		trunc_ln685 : 1
		icmp_ln692 : 1
		add_ln693 : 2
		p : 3
	State 7
		add_ln694 : 1
		lshr_ln : 2
		zext_ln694 : 3
		p_jinfo_ac_xhuff_tbl_huffval_addr : 4
		p_jinfo_ac_xhuff_tbl_huffval_load : 5
	State 8
		select_ln692 : 1
		ret_ln701 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------------|---------|---------|---------|
| Operation|                    Functional Unit                   |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------------------|---------|---------|---------|
|   call   | grp_DecodeHuffman_2_Pipeline_VITIS_LOOP_688_1_fu_143 |   0.92  |   245   |   276   |
|----------|------------------------------------------------------|---------|---------|---------|
|          |                   icmp_ln555_fu_187                  |    0    |    0    |    15   |
|   icmp   |                      code_fu_240                     |    0    |    0    |    39   |
|          |                   icmp_ln692_fu_266                  |    0    |    0    |    39   |
|----------|------------------------------------------------------|---------|---------|---------|
|          |                   add_ln555_fu_177                   |    0    |    0    |    15   |
|    add   |                   add_ln577_fu_213                   |    0    |    0    |    39   |
|          |                   add_ln693_fu_272                   |    0    |    0    |    17   |
|          |                   add_ln694_fu_291                   |    0    |    0    |    20   |
|----------|------------------------------------------------------|---------|---------|---------|
|    and   |                   and_ln577_fu_234                   |    0    |    0    |    32   |
|----------|------------------------------------------------------|---------|---------|---------|
|    sub   |                       p_fu_278                       |    0    |    0    |    17   |
|----------|------------------------------------------------------|---------|---------|---------|
|  select  |                  select_ln555_fu_193                 |    0    |    0    |    8    |
|          |                  select_ln692_fu_312                 |    0    |    0    |    8    |
|----------|------------------------------------------------------|---------|---------|---------|
|   read   |               Dhuff_ml_read_read_fu_62               |    0    |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|---------|
| bitselect|                      tmp_fu_165                      |    0    |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|---------|
|          |                   zext_ln555_fu_183                  |    0    |    0    |    0    |
|          |                   zext_ln577_fu_225                  |    0    |    0    |    0    |
|   zext   |                 l_reload_cast_fu_249                 |    0    |    0    |    0    |
|          |                   zext_ln692_fu_255                  |    0    |    0    |    0    |
|          |                   zext_ln694_fu_307                  |    0    |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|---------|
|   trunc  |                  trunc_ln685_fu_262                  |    0    |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|---------|
|bitconcatenate|                     shl_ln_fu_284                    |    0    |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|---------|
|partselect|                    lshr_ln_fu_297                    |    0    |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|---------|
|   Total  |                                                      |   0.92  |   245   |   525   |
|----------|------------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------------------+--------+
|                                         |   FF   |
+-----------------------------------------+--------+
|          Dhuff_ml_read_reg_319          |    7   |
|        bit_set_mask_addr_reg_339        |    5   |
|            code_6_loc_reg_324           |   32   |
|               code_reg_344              |    1   |
|              empty_reg_133              |   32   |
|            icmp_ln692_reg_364           |    1   |
|              l_loc_reg_330              |    7   |
|p_jinfo_ac_dhuff_tbl_maxcode_addr_reg_359|    7   |
|p_jinfo_ac_dhuff_tbl_mincode_addr_reg_349|    7   |
| p_jinfo_ac_dhuff_tbl_valptr_addr_reg_354|    7   |
|p_jinfo_ac_xhuff_tbl_huffval_addr_reg_374|   11   |
|                p_reg_369                |   11   |
+-----------------------------------------+--------+
|                  Total                  |   128  |
+-----------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_75 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_102 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_108 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_114 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_127 |  p0  |   2  |  11  |   22   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   74   ||   2.3   ||    45   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    0   |   245  |   525  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    -   |   45   |
|  Register |    -   |   128  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   373  |   570  |
+-----------+--------+--------+--------+
