#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x13f606a10 .scope module, "RefModule" "RefModule" 2 2;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /OUTPUT 1 "p";
    .port_info 3 /OUTPUT 1 "q";
o0x130030010 .functor BUFZ 1, C4<z>; HiZ drive
v0x13f606b80_0 .net "a", 0 0, o0x130030010;  0 drivers
o0x130030040 .functor BUFZ 1, C4<z>; HiZ drive
v0x13f618dd0_0 .net "clock", 0 0, o0x130030040;  0 drivers
v0x13f618e70_0 .var "p", 0 0;
v0x13f618f00_0 .var "q", 0 0;
E_0x13f606e00 .event anyedge, v0x13f618dd0_0, v0x13f606b80_0;
E_0x13f606e40 .event negedge, v0x13f618dd0_0;
    .scope S_0x13f606a10;
T_0 ;
    %wait E_0x13f606e40;
    %load/vec4 v0x13f606b80_0;
    %assign/vec4 v0x13f618f00_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x13f606a10;
T_1 ;
    %wait E_0x13f606e00;
    %load/vec4 v0x13f618dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x13f606b80_0;
    %store/vec4 v0x13f618e70_0, 0, 1;
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "./dataset-macro-out/Prob145_circuit8_ref.sv";
