{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1447568193043 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1447568193050 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 15 01:16:32 2015 " "Processing started: Sun Nov 15 01:16:32 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1447568193050 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1447568193050 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test -c test " "Command: quartus_map --read_settings_files=on --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1447568193050 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1447568193510 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 test.v(217) " "Verilog HDL Expression warning at test.v(217): truncated literal to match 1 bits" {  } { { "test.v" "" { Text "C:/Users/hp/Documents/GitHub/Drug-Dispenser/test.v" 217 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1447568208192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.v 10 10 " "Found 10 design units, including 10 entities, in source file test.v" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.v" "" { Text "C:/Users/hp/Documents/GitHub/Drug-Dispenser/test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447568208195 ""} { "Info" "ISGN_ENTITY_NAME" "2 SecondCounter " "Found entity 2: SecondCounter" {  } { { "test.v" "" { Text "C:/Users/hp/Documents/GitHub/Drug-Dispenser/test.v" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447568208195 ""} { "Info" "ISGN_ENTITY_NAME" "3 MinuteCounter " "Found entity 3: MinuteCounter" {  } { { "test.v" "" { Text "C:/Users/hp/Documents/GitHub/Drug-Dispenser/test.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447568208195 ""} { "Info" "ISGN_ENTITY_NAME" "4 HourCounter " "Found entity 4: HourCounter" {  } { { "test.v" "" { Text "C:/Users/hp/Documents/GitHub/Drug-Dispenser/test.v" 127 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447568208195 ""} { "Info" "ISGN_ENTITY_NAME" "5 Hours " "Found entity 5: Hours" {  } { { "test.v" "" { Text "C:/Users/hp/Documents/GitHub/Drug-Dispenser/test.v" 155 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447568208195 ""} { "Info" "ISGN_ENTITY_NAME" "6 hex " "Found entity 6: hex" {  } { { "test.v" "" { Text "C:/Users/hp/Documents/GitHub/Drug-Dispenser/test.v" 179 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447568208195 ""} { "Info" "ISGN_ENTITY_NAME" "7 clockControlFSM " "Found entity 7: clockControlFSM" {  } { { "test.v" "" { Text "C:/Users/hp/Documents/GitHub/Drug-Dispenser/test.v" 204 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447568208195 ""} { "Info" "ISGN_ENTITY_NAME" "8 setTime " "Found entity 8: setTime" {  } { { "test.v" "" { Text "C:/Users/hp/Documents/GitHub/Drug-Dispenser/test.v" 266 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447568208195 ""} { "Info" "ISGN_ENTITY_NAME" "9 circuitControlFSM " "Found entity 9: circuitControlFSM" {  } { { "test.v" "" { Text "C:/Users/hp/Documents/GitHub/Drug-Dispenser/test.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447568208195 ""} { "Info" "ISGN_ENTITY_NAME" "10 dispenseTime " "Found entity 10: dispenseTime" {  } { { "test.v" "" { Text "C:/Users/hp/Documents/GitHub/Drug-Dispenser/test.v" 407 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447568208195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447568208195 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clock test.v(55) " "Verilog HDL Implicit Net warning at test.v(55): created implicit net for \"clock\"" {  } { { "test.v" "" { Text "C:/Users/hp/Documents/GitHub/Drug-Dispenser/test.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1447568208196 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "test.v(54) " "Verilog HDL Instantiation warning at test.v(54): instance has no name" {  } { { "test.v" "" { Text "C:/Users/hp/Documents/GitHub/Drug-Dispenser/test.v" 54 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1447568208197 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "test.v(55) " "Verilog HDL Instantiation warning at test.v(55): instance has no name" {  } { { "test.v" "" { Text "C:/Users/hp/Documents/GitHub/Drug-Dispenser/test.v" 55 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1447568208197 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test " "Elaborating entity \"test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1447568208232 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..6\] test.v(14) " "Output port \"LEDR\[9..6\]\" at test.v(14) has no driver" {  } { { "test.v" "" { Text "C:/Users/hp/Documents/GitHub/Drug-Dispenser/test.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1447568208235 "|test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SecondCounter SecondCounter:Sc " "Elaborating entity \"SecondCounter\" for hierarchy \"SecondCounter:Sc\"" {  } { { "test.v" "Sc" { Text "C:/Users/hp/Documents/GitHub/Drug-Dispenser/test.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447568208250 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 test.v(93) " "Verilog HDL assignment warning at test.v(93): truncated value with size 32 to match size of target (31)" {  } { { "test.v" "" { Text "C:/Users/hp/Documents/GitHub/Drug-Dispenser/test.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1447568208251 "|test|SecondCounter:Sc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MinuteCounter MinuteCounter:Mc " "Elaborating entity \"MinuteCounter\" for hierarchy \"MinuteCounter:Mc\"" {  } { { "test.v" "Mc" { Text "C:/Users/hp/Documents/GitHub/Drug-Dispenser/test.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447568208264 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 test.v(118) " "Verilog HDL assignment warning at test.v(118): truncated value with size 32 to match size of target (6)" {  } { { "test.v" "" { Text "C:/Users/hp/Documents/GitHub/Drug-Dispenser/test.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1447568208264 "|test|MinuteCounter:Mc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HourCounter HourCounter:Hc " "Elaborating entity \"HourCounter\" for hierarchy \"HourCounter:Hc\"" {  } { { "test.v" "Hc" { Text "C:/Users/hp/Documents/GitHub/Drug-Dispenser/test.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447568208275 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 test.v(146) " "Verilog HDL assignment warning at test.v(146): truncated value with size 32 to match size of target (6)" {  } { { "test.v" "" { Text "C:/Users/hp/Documents/GitHub/Drug-Dispenser/test.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1447568208276 "|test|HourCounter:Hc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hours Hours:H " "Elaborating entity \"Hours\" for hierarchy \"Hours:H\"" {  } { { "test.v" "H" { Text "C:/Users/hp/Documents/GitHub/Drug-Dispenser/test.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447568208326 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 test.v(173) " "Verilog HDL assignment warning at test.v(173): truncated value with size 32 to match size of target (5)" {  } { { "test.v" "" { Text "C:/Users/hp/Documents/GitHub/Drug-Dispenser/test.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1447568208326 "|test|Hours:H"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "setTime setTime:setT " "Elaborating entity \"setTime\" for hierarchy \"setTime:setT\"" {  } { { "test.v" "setT" { Text "C:/Users/hp/Documents/GitHub/Drug-Dispenser/test.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447568208336 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 test.v(300) " "Verilog HDL assignment warning at test.v(300): truncated value with size 32 to match size of target (6)" {  } { { "test.v" "" { Text "C:/Users/hp/Documents/GitHub/Drug-Dispenser/test.v" 300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1447568208337 "|test|setTime:setT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 test.v(309) " "Verilog HDL assignment warning at test.v(309): truncated value with size 32 to match size of target (6)" {  } { { "test.v" "" { Text "C:/Users/hp/Documents/GitHub/Drug-Dispenser/test.v" 309 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1447568208337 "|test|setTime:setT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 test.v(318) " "Verilog HDL assignment warning at test.v(318): truncated value with size 32 to match size of target (5)" {  } { { "test.v" "" { Text "C:/Users/hp/Documents/GitHub/Drug-Dispenser/test.v" 318 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1447568208338 "|test|setTime:setT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 test.v(330) " "Verilog HDL assignment warning at test.v(330): truncated value with size 32 to match size of target (1)" {  } { { "test.v" "" { Text "C:/Users/hp/Documents/GitHub/Drug-Dispenser/test.v" 330 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1447568208338 "|test|setTime:setT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 test.v(337) " "Verilog HDL assignment warning at test.v(337): truncated value with size 32 to match size of target (1)" {  } { { "test.v" "" { Text "C:/Users/hp/Documents/GitHub/Drug-Dispenser/test.v" 337 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1447568208338 "|test|setTime:setT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockControlFSM clockControlFSM:FSMClk " "Elaborating entity \"clockControlFSM\" for hierarchy \"clockControlFSM:FSMClk\"" {  } { { "test.v" "FSMClk" { Text "C:/Users/hp/Documents/GitHub/Drug-Dispenser/test.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447568208353 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "test.v(238) " "Verilog HDL Case Statement warning at test.v(238): case item expression covers a value already covered by a previous case item" {  } { { "test.v" "" { Text "C:/Users/hp/Documents/GitHub/Drug-Dispenser/test.v" 238 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1447568208354 "|test|clockControlFSM:FSMClk"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "test.v(261) " "Verilog HDL Case Statement warning at test.v(261): case item expression covers a value already covered by a previous case item" {  } { { "test.v" "" { Text "C:/Users/hp/Documents/GitHub/Drug-Dispenser/test.v" 261 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1447568208354 "|test|clockControlFSM:FSMClk"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dispenseTime dispenseTime:comb_3 " "Elaborating entity \"dispenseTime\" for hierarchy \"dispenseTime:comb_3\"" {  } { { "test.v" "comb_3" { Text "C:/Users/hp/Documents/GitHub/Drug-Dispenser/test.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447568208365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "circuitControlFSM circuitControlFSM:comb_4 " "Elaborating entity \"circuitControlFSM\" for hierarchy \"circuitControlFSM:comb_4\"" {  } { { "test.v" "comb_4" { Text "C:/Users/hp/Documents/GitHub/Drug-Dispenser/test.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447568208377 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "test.v(370) " "Verilog HDL Case Statement warning at test.v(370): case item expression never matches the case expression" {  } { { "test.v" "" { Text "C:/Users/hp/Documents/GitHub/Drug-Dispenser/test.v" 370 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1447568208378 "|test|circuitControlFSM:comb_4"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "test.v(376) " "Verilog HDL Case Statement warning at test.v(376): case item expression never matches the case expression" {  } { { "test.v" "" { Text "C:/Users/hp/Documents/GitHub/Drug-Dispenser/test.v" 376 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1447568208378 "|test|circuitControlFSM:comb_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 test.v(399) " "Verilog HDL assignment warning at test.v(399): truncated value with size 3 to match size of target (1)" {  } { { "test.v" "" { Text "C:/Users/hp/Documents/GitHub/Drug-Dispenser/test.v" 399 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1447568208379 "|test|circuitControlFSM:comb_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 test.v(400) " "Verilog HDL assignment warning at test.v(400): truncated value with size 3 to match size of target (1)" {  } { { "test.v" "" { Text "C:/Users/hp/Documents/GitHub/Drug-Dispenser/test.v" 400 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1447568208379 "|test|circuitControlFSM:comb_4"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "test.v(401) " "Verilog HDL Case Statement warning at test.v(401): case item expression never matches the case expression" {  } { { "test.v" "" { Text "C:/Users/hp/Documents/GitHub/Drug-Dispenser/test.v" 401 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1447568208379 "|test|circuitControlFSM:comb_4"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "test.v(402) " "Verilog HDL Case Statement warning at test.v(402): case item expression never matches the case expression" {  } { { "test.v" "" { Text "C:/Users/hp/Documents/GitHub/Drug-Dispenser/test.v" 402 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1447568208379 "|test|circuitControlFSM:comb_4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex hex:h0 " "Elaborating entity \"hex\" for hierarchy \"hex:h0\"" {  } { { "test.v" "h0" { Text "C:/Users/hp/Documents/GitHub/Drug-Dispenser/test.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447568208401 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "LEDR\[3\] LEDR\[3\] " "Net \"LEDR\[3\]\", which fans out to \"LEDR\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SecondCounter:Sc\|LED " "Net is fed by \"SecondCounter:Sc\|LED\"" {  } { { "test.v" "LED" { Text "C:/Users/hp/Documents/GitHub/Drug-Dispenser/test.v" 75 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1447568208528 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "circuitControlFSM:comb_4\|dispenseMorning " "Net is fed by \"circuitControlFSM:comb_4\|dispenseMorning\"" {  } { { "test.v" "dispenseMorning" { Text "C:/Users/hp/Documents/GitHub/Drug-Dispenser/test.v" 349 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1447568208528 ""}  } { { "test.v" "LEDR\[3\]" { Text "C:/Users/hp/Documents/GitHub/Drug-Dispenser/test.v" 14 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1447568208528 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1447568208529 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 24 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 24 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "715 " "Peak virtual memory: 715 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1447568208744 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Nov 15 01:16:48 2015 " "Processing ended: Sun Nov 15 01:16:48 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1447568208744 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1447568208744 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1447568208744 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1447568208744 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 24 s " "Quartus II Full Compilation was unsuccessful. 5 errors, 24 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1447568209434 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1447568193043 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1447568193050 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 15 01:16:32 2015 " "Processing started: Sun Nov 15 01:16:32 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1447568193050 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1447568193050 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test -c test " "Command: quartus_map --read_settings_files=on --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1447568193050 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1447568193510 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 test.v(217) " "Verilog HDL Expression warning at test.v(217): truncated literal to match 1 bits" {  } { { "test.v" "" { Text "C:/Users/hp/Documents/GitHub/Drug-Dispenser/test.v" 217 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1447568208192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.v 10 10 " "Found 10 design units, including 10 entities, in source file test.v" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.v" "" { Text "C:/Users/hp/Documents/GitHub/Drug-Dispenser/test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447568208195 ""} { "Info" "ISGN_ENTITY_NAME" "2 SecondCounter " "Found entity 2: SecondCounter" {  } { { "test.v" "" { Text "C:/Users/hp/Documents/GitHub/Drug-Dispenser/test.v" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447568208195 ""} { "Info" "ISGN_ENTITY_NAME" "3 MinuteCounter " "Found entity 3: MinuteCounter" {  } { { "test.v" "" { Text "C:/Users/hp/Documents/GitHub/Drug-Dispenser/test.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447568208195 ""} { "Info" "ISGN_ENTITY_NAME" "4 HourCounter " "Found entity 4: HourCounter" {  } { { "test.v" "" { Text "C:/Users/hp/Documents/GitHub/Drug-Dispenser/test.v" 127 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447568208195 ""} { "Info" "ISGN_ENTITY_NAME" "5 Hours " "Found entity 5: Hours" {  } { { "test.v" "" { Text "C:/Users/hp/Documents/GitHub/Drug-Dispenser/test.v" 155 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447568208195 ""} { "Info" "ISGN_ENTITY_NAME" "6 hex " "Found entity 6: hex" {  } { { "test.v" "" { Text "C:/Users/hp/Documents/GitHub/Drug-Dispenser/test.v" 179 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447568208195 ""} { "Info" "ISGN_ENTITY_NAME" "7 clockControlFSM " "Found entity 7: clockControlFSM" {  } { { "test.v" "" { Text "C:/Users/hp/Documents/GitHub/Drug-Dispenser/test.v" 204 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447568208195 ""} { "Info" "ISGN_ENTITY_NAME" "8 setTime " "Found entity 8: setTime" {  } { { "test.v" "" { Text "C:/Users/hp/Documents/GitHub/Drug-Dispenser/test.v" 266 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447568208195 ""} { "Info" "ISGN_ENTITY_NAME" "9 circuitControlFSM " "Found entity 9: circuitControlFSM" {  } { { "test.v" "" { Text "C:/Users/hp/Documents/GitHub/Drug-Dispenser/test.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447568208195 ""} { "Info" "ISGN_ENTITY_NAME" "10 dispenseTime " "Found entity 10: dispenseTime" {  } { { "test.v" "" { Text "C:/Users/hp/Documents/GitHub/Drug-Dispenser/test.v" 407 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447568208195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447568208195 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clock test.v(55) " "Verilog HDL Implicit Net warning at test.v(55): created implicit net for \"clock\"" {  } { { "test.v" "" { Text "C:/Users/hp/Documents/GitHub/Drug-Dispenser/test.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1447568208196 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "test.v(54) " "Verilog HDL Instantiation warning at test.v(54): instance has no name" {  } { { "test.v" "" { Text "C:/Users/hp/Documents/GitHub/Drug-Dispenser/test.v" 54 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1447568208197 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "test.v(55) " "Verilog HDL Instantiation warning at test.v(55): instance has no name" {  } { { "test.v" "" { Text "C:/Users/hp/Documents/GitHub/Drug-Dispenser/test.v" 55 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1447568208197 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test " "Elaborating entity \"test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1447568208232 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..6\] test.v(14) " "Output port \"LEDR\[9..6\]\" at test.v(14) has no driver" {  } { { "test.v" "" { Text "C:/Users/hp/Documents/GitHub/Drug-Dispenser/test.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1447568208235 "|test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SecondCounter SecondCounter:Sc " "Elaborating entity \"SecondCounter\" for hierarchy \"SecondCounter:Sc\"" {  } { { "test.v" "Sc" { Text "C:/Users/hp/Documents/GitHub/Drug-Dispenser/test.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447568208250 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 test.v(93) " "Verilog HDL assignment warning at test.v(93): truncated value with size 32 to match size of target (31)" {  } { { "test.v" "" { Text "C:/Users/hp/Documents/GitHub/Drug-Dispenser/test.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1447568208251 "|test|SecondCounter:Sc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MinuteCounter MinuteCounter:Mc " "Elaborating entity \"MinuteCounter\" for hierarchy \"MinuteCounter:Mc\"" {  } { { "test.v" "Mc" { Text "C:/Users/hp/Documents/GitHub/Drug-Dispenser/test.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447568208264 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 test.v(118) " "Verilog HDL assignment warning at test.v(118): truncated value with size 32 to match size of target (6)" {  } { { "test.v" "" { Text "C:/Users/hp/Documents/GitHub/Drug-Dispenser/test.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1447568208264 "|test|MinuteCounter:Mc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HourCounter HourCounter:Hc " "Elaborating entity \"HourCounter\" for hierarchy \"HourCounter:Hc\"" {  } { { "test.v" "Hc" { Text "C:/Users/hp/Documents/GitHub/Drug-Dispenser/test.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447568208275 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 test.v(146) " "Verilog HDL assignment warning at test.v(146): truncated value with size 32 to match size of target (6)" {  } { { "test.v" "" { Text "C:/Users/hp/Documents/GitHub/Drug-Dispenser/test.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1447568208276 "|test|HourCounter:Hc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hours Hours:H " "Elaborating entity \"Hours\" for hierarchy \"Hours:H\"" {  } { { "test.v" "H" { Text "C:/Users/hp/Documents/GitHub/Drug-Dispenser/test.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447568208326 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 test.v(173) " "Verilog HDL assignment warning at test.v(173): truncated value with size 32 to match size of target (5)" {  } { { "test.v" "" { Text "C:/Users/hp/Documents/GitHub/Drug-Dispenser/test.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1447568208326 "|test|Hours:H"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "setTime setTime:setT " "Elaborating entity \"setTime\" for hierarchy \"setTime:setT\"" {  } { { "test.v" "setT" { Text "C:/Users/hp/Documents/GitHub/Drug-Dispenser/test.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447568208336 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 test.v(300) " "Verilog HDL assignment warning at test.v(300): truncated value with size 32 to match size of target (6)" {  } { { "test.v" "" { Text "C:/Users/hp/Documents/GitHub/Drug-Dispenser/test.v" 300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1447568208337 "|test|setTime:setT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 test.v(309) " "Verilog HDL assignment warning at test.v(309): truncated value with size 32 to match size of target (6)" {  } { { "test.v" "" { Text "C:/Users/hp/Documents/GitHub/Drug-Dispenser/test.v" 309 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1447568208337 "|test|setTime:setT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 test.v(318) " "Verilog HDL assignment warning at test.v(318): truncated value with size 32 to match size of target (5)" {  } { { "test.v" "" { Text "C:/Users/hp/Documents/GitHub/Drug-Dispenser/test.v" 318 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1447568208338 "|test|setTime:setT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 test.v(330) " "Verilog HDL assignment warning at test.v(330): truncated value with size 32 to match size of target (1)" {  } { { "test.v" "" { Text "C:/Users/hp/Documents/GitHub/Drug-Dispenser/test.v" 330 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1447568208338 "|test|setTime:setT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 test.v(337) " "Verilog HDL assignment warning at test.v(337): truncated value with size 32 to match size of target (1)" {  } { { "test.v" "" { Text "C:/Users/hp/Documents/GitHub/Drug-Dispenser/test.v" 337 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1447568208338 "|test|setTime:setT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockControlFSM clockControlFSM:FSMClk " "Elaborating entity \"clockControlFSM\" for hierarchy \"clockControlFSM:FSMClk\"" {  } { { "test.v" "FSMClk" { Text "C:/Users/hp/Documents/GitHub/Drug-Dispenser/test.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447568208353 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "test.v(238) " "Verilog HDL Case Statement warning at test.v(238): case item expression covers a value already covered by a previous case item" {  } { { "test.v" "" { Text "C:/Users/hp/Documents/GitHub/Drug-Dispenser/test.v" 238 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1447568208354 "|test|clockControlFSM:FSMClk"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "test.v(261) " "Verilog HDL Case Statement warning at test.v(261): case item expression covers a value already covered by a previous case item" {  } { { "test.v" "" { Text "C:/Users/hp/Documents/GitHub/Drug-Dispenser/test.v" 261 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1447568208354 "|test|clockControlFSM:FSMClk"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dispenseTime dispenseTime:comb_3 " "Elaborating entity \"dispenseTime\" for hierarchy \"dispenseTime:comb_3\"" {  } { { "test.v" "comb_3" { Text "C:/Users/hp/Documents/GitHub/Drug-Dispenser/test.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447568208365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "circuitControlFSM circuitControlFSM:comb_4 " "Elaborating entity \"circuitControlFSM\" for hierarchy \"circuitControlFSM:comb_4\"" {  } { { "test.v" "comb_4" { Text "C:/Users/hp/Documents/GitHub/Drug-Dispenser/test.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447568208377 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "test.v(370) " "Verilog HDL Case Statement warning at test.v(370): case item expression never matches the case expression" {  } { { "test.v" "" { Text "C:/Users/hp/Documents/GitHub/Drug-Dispenser/test.v" 370 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1447568208378 "|test|circuitControlFSM:comb_4"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "test.v(376) " "Verilog HDL Case Statement warning at test.v(376): case item expression never matches the case expression" {  } { { "test.v" "" { Text "C:/Users/hp/Documents/GitHub/Drug-Dispenser/test.v" 376 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1447568208378 "|test|circuitControlFSM:comb_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 test.v(399) " "Verilog HDL assignment warning at test.v(399): truncated value with size 3 to match size of target (1)" {  } { { "test.v" "" { Text "C:/Users/hp/Documents/GitHub/Drug-Dispenser/test.v" 399 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1447568208379 "|test|circuitControlFSM:comb_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 test.v(400) " "Verilog HDL assignment warning at test.v(400): truncated value with size 3 to match size of target (1)" {  } { { "test.v" "" { Text "C:/Users/hp/Documents/GitHub/Drug-Dispenser/test.v" 400 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1447568208379 "|test|circuitControlFSM:comb_4"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "test.v(401) " "Verilog HDL Case Statement warning at test.v(401): case item expression never matches the case expression" {  } { { "test.v" "" { Text "C:/Users/hp/Documents/GitHub/Drug-Dispenser/test.v" 401 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1447568208379 "|test|circuitControlFSM:comb_4"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "test.v(402) " "Verilog HDL Case Statement warning at test.v(402): case item expression never matches the case expression" {  } { { "test.v" "" { Text "C:/Users/hp/Documents/GitHub/Drug-Dispenser/test.v" 402 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1447568208379 "|test|circuitControlFSM:comb_4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex hex:h0 " "Elaborating entity \"hex\" for hierarchy \"hex:h0\"" {  } { { "test.v" "h0" { Text "C:/Users/hp/Documents/GitHub/Drug-Dispenser/test.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447568208401 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "LEDR\[3\] LEDR\[3\] " "Net \"LEDR\[3\]\", which fans out to \"LEDR\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SecondCounter:Sc\|LED " "Net is fed by \"SecondCounter:Sc\|LED\"" {  } { { "test.v" "LED" { Text "C:/Users/hp/Documents/GitHub/Drug-Dispenser/test.v" 75 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1447568208528 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "circuitControlFSM:comb_4\|dispenseMorning " "Net is fed by \"circuitControlFSM:comb_4\|dispenseMorning\"" {  } { { "test.v" "dispenseMorning" { Text "C:/Users/hp/Documents/GitHub/Drug-Dispenser/test.v" 349 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1447568208528 ""}  } { { "test.v" "LEDR\[3\]" { Text "C:/Users/hp/Documents/GitHub/Drug-Dispenser/test.v" 14 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1447568208528 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1447568208529 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 24 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 24 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "715 " "Peak virtual memory: 715 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1447568208744 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Nov 15 01:16:48 2015 " "Processing ended: Sun Nov 15 01:16:48 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1447568208744 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1447568208744 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1447568208744 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1447568208744 ""}
