{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1709337542996 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1709337543000 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 01 18:59:02 2024 " "Processing started: Fri Mar 01 18:59:02 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1709337543000 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709337543000 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709337543000 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1709337543231 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1709337543231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_and.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_and.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_and " "Found entity 1: alu_and" {  } { { "alu_and.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/alu_and.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709337548496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709337548496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709337548499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709337548499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twotoonemux.v 1 1 " "Found 1 design units, including 1 entities, in source file twotoonemux.v" { { "Info" "ISGN_ENTITY_NAME" "1 TwoToOneMux " "Found entity 1: TwoToOneMux" {  } { { "TwoToOneMux.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/TwoToOneMux.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709337548502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709337548502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "thirtytwotooneencoder.v 1 1 " "Found 1 design units, including 1 entities, in source file thirtytwotooneencoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ThirtyTwoToOneEncoder " "Found entity 1: ThirtyTwoToOneEncoder" {  } { { "ThirtyTwoToOneEncoder.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/ThirtyTwoToOneEncoder.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709337548505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709337548505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "thirtytwotofiveencoder.v 1 1 " "Found 1 design units, including 1 entities, in source file thirtytwotofiveencoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ThirtyTwoToFiveEncoder " "Found entity 1: ThirtyTwoToFiveEncoder" {  } { { "ThirtyTwoToFiveEncoder.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/ThirtyTwoToFiveEncoder.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709337548508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709337548508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg32.v 1 1 " "Found 1 design units, including 1 entities, in source file reg32.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reg32 " "Found entity 1: Reg32" {  } { { "Reg32.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/Reg32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709337548511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709337548511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdr_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file mdr_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 MDR_Reg " "Found entity 1: MDR_Reg" {  } { { "MDR_Reg.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/MDR_Reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709337548513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709337548513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdr.v 1 1 " "Found 1 design units, including 1 entities, in source file mdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 MDRreg " "Found entity 1: MDRreg" {  } { { "MDR.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/MDR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709337548516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709337548516 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath_tb.v(72) " "Verilog HDL information at datapath_tb.v(72): always construct contains both blocking and non-blocking assignments" {  } { { "datapath_tb.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath_tb.v" 72 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1709337548519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb " "Found entity 1: datapath_tb" {  } { { "datapath_tb.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709337548520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709337548520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709337548523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709337548523 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "busInR0 datapath.v(32) " "Verilog HDL Implicit Net warning at datapath.v(32): created implicit net for \"busInR0\"" {  } { { "datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709337548523 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "busInR1 datapath.v(33) " "Verilog HDL Implicit Net warning at datapath.v(33): created implicit net for \"busInR1\"" {  } { { "datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709337548523 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "busInR2 datapath.v(34) " "Verilog HDL Implicit Net warning at datapath.v(34): created implicit net for \"busInR2\"" {  } { { "datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709337548523 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "busInR3 datapath.v(35) " "Verilog HDL Implicit Net warning at datapath.v(35): created implicit net for \"busInR3\"" {  } { { "datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709337548523 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "busInR4 datapath.v(36) " "Verilog HDL Implicit Net warning at datapath.v(36): created implicit net for \"busInR4\"" {  } { { "datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709337548523 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "busInR5 datapath.v(37) " "Verilog HDL Implicit Net warning at datapath.v(37): created implicit net for \"busInR5\"" {  } { { "datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709337548523 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "busInR6 datapath.v(38) " "Verilog HDL Implicit Net warning at datapath.v(38): created implicit net for \"busInR6\"" {  } { { "datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709337548523 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "busInR7 datapath.v(39) " "Verilog HDL Implicit Net warning at datapath.v(39): created implicit net for \"busInR7\"" {  } { { "datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709337548523 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "busInR8 datapath.v(40) " "Verilog HDL Implicit Net warning at datapath.v(40): created implicit net for \"busInR8\"" {  } { { "datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709337548523 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "busInR9 datapath.v(41) " "Verilog HDL Implicit Net warning at datapath.v(41): created implicit net for \"busInR9\"" {  } { { "datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709337548523 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "busInR10 datapath.v(42) " "Verilog HDL Implicit Net warning at datapath.v(42): created implicit net for \"busInR10\"" {  } { { "datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709337548523 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "busInR11 datapath.v(43) " "Verilog HDL Implicit Net warning at datapath.v(43): created implicit net for \"busInR11\"" {  } { { "datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709337548523 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "busInR12 datapath.v(44) " "Verilog HDL Implicit Net warning at datapath.v(44): created implicit net for \"busInR12\"" {  } { { "datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709337548523 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "busInR13 datapath.v(45) " "Verilog HDL Implicit Net warning at datapath.v(45): created implicit net for \"busInR13\"" {  } { { "datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709337548523 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "busInR14 datapath.v(46) " "Verilog HDL Implicit Net warning at datapath.v(46): created implicit net for \"busInR14\"" {  } { { "datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709337548523 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "busInR15 datapath.v(47) " "Verilog HDL Implicit Net warning at datapath.v(47): created implicit net for \"busInR15\"" {  } { { "datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709337548523 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ZHIin datapath.v(51) " "Verilog HDL Implicit Net warning at datapath.v(51): created implicit net for \"ZHIin\"" {  } { { "datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 51 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709337548523 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ZLOin datapath.v(52) " "Verilog HDL Implicit Net warning at datapath.v(52): created implicit net for \"ZLOin\"" {  } { { "datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709337548523 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Mdatain datapath.v(58) " "Verilog HDL Implicit Net warning at datapath.v(58): created implicit net for \"Mdatain\"" {  } { { "datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709337548523 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Cout datapath.v(62) " "Verilog HDL Implicit Net warning at datapath.v(62): created implicit net for \"Cout\"" {  } { { "datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709337548523 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "InPortout datapath.v(62) " "Verilog HDL Implicit Net warning at datapath.v(62): created implicit net for \"InPortout\"" {  } { { "datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709337548523 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ZHighout datapath.v(62) " "Verilog HDL Implicit Net warning at datapath.v(62): created implicit net for \"ZHighout\"" {  } { { "datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709337548523 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "datapath " "Elaborating entity \"datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1709337548541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg32 Reg32:R0 " "Elaborating entity \"Reg32\" for hierarchy \"Reg32:R0\"" {  } { { "datapath.v" "R0" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709337548558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDRreg MDRreg:MDR " "Elaborating entity \"MDRreg\" for hierarchy \"MDRreg:MDR\"" {  } { { "datapath.v" "MDR" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709337548568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TwoToOneMux MDRreg:MDR\|TwoToOneMux:MDMux " "Elaborating entity \"TwoToOneMux\" for hierarchy \"MDRreg:MDR\|TwoToOneMux:MDMux\"" {  } { { "MDR.v" "MDMux" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/MDR.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709337548570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ThirtyTwoToFiveEncoder ThirtyTwoToFiveEncoder:regEncoder " "Elaborating entity \"ThirtyTwoToFiveEncoder\" for hierarchy \"ThirtyTwoToFiveEncoder:regEncoder\"" {  } { { "datapath.v" "regEncoder" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709337548573 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "ThirtyTwoToFiveEncoder.v(10) " "Verilog HDL Case Statement warning at ThirtyTwoToFiveEncoder.v(10): can't check case statement for completeness because the case expression has too many possible states" {  } { { "ThirtyTwoToFiveEncoder.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/ThirtyTwoToFiveEncoder.v" 10 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1709337548573 "|datapath|ThirtyTwoToFiveEncoder:comb_8"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ThirtyTwoToFiveEncoder.v(10) " "Verilog HDL Case Statement information at ThirtyTwoToFiveEncoder.v(10): all case item expressions in this case statement are onehot" {  } { { "ThirtyTwoToFiveEncoder.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/ThirtyTwoToFiveEncoder.v" 10 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1709337548573 "|datapath|ThirtyTwoToFiveEncoder:comb_8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ThirtyTwoToOneEncoder ThirtyTwoToOneEncoder:busMux " "Elaborating entity \"ThirtyTwoToOneEncoder\" for hierarchy \"ThirtyTwoToOneEncoder:busMux\"" {  } { { "datapath.v" "busMux" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709337548574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu_module " "Elaborating entity \"alu\" for hierarchy \"alu:alu_module\"" {  } { { "datapath.v" "alu_module" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709337548577 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "resultLo alu.v(17) " "Verilog HDL Always Construct warning at alu.v(17): inferring latch(es) for variable \"resultLo\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/alu.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1709337548577 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultLo\[0\] alu.v(17) " "Inferred latch for \"resultLo\[0\]\" at alu.v(17)" {  } { { "alu.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/alu.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709337548577 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultLo\[1\] alu.v(17) " "Inferred latch for \"resultLo\[1\]\" at alu.v(17)" {  } { { "alu.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/alu.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709337548577 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultLo\[2\] alu.v(17) " "Inferred latch for \"resultLo\[2\]\" at alu.v(17)" {  } { { "alu.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/alu.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709337548577 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultLo\[3\] alu.v(17) " "Inferred latch for \"resultLo\[3\]\" at alu.v(17)" {  } { { "alu.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/alu.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709337548577 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultLo\[4\] alu.v(17) " "Inferred latch for \"resultLo\[4\]\" at alu.v(17)" {  } { { "alu.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/alu.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709337548577 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultLo\[5\] alu.v(17) " "Inferred latch for \"resultLo\[5\]\" at alu.v(17)" {  } { { "alu.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/alu.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709337548577 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultLo\[6\] alu.v(17) " "Inferred latch for \"resultLo\[6\]\" at alu.v(17)" {  } { { "alu.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/alu.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709337548577 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultLo\[7\] alu.v(17) " "Inferred latch for \"resultLo\[7\]\" at alu.v(17)" {  } { { "alu.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/alu.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709337548577 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultLo\[8\] alu.v(17) " "Inferred latch for \"resultLo\[8\]\" at alu.v(17)" {  } { { "alu.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/alu.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709337548577 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultLo\[9\] alu.v(17) " "Inferred latch for \"resultLo\[9\]\" at alu.v(17)" {  } { { "alu.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/alu.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709337548578 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultLo\[10\] alu.v(17) " "Inferred latch for \"resultLo\[10\]\" at alu.v(17)" {  } { { "alu.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/alu.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709337548578 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultLo\[11\] alu.v(17) " "Inferred latch for \"resultLo\[11\]\" at alu.v(17)" {  } { { "alu.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/alu.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709337548578 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultLo\[12\] alu.v(17) " "Inferred latch for \"resultLo\[12\]\" at alu.v(17)" {  } { { "alu.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/alu.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709337548578 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultLo\[13\] alu.v(17) " "Inferred latch for \"resultLo\[13\]\" at alu.v(17)" {  } { { "alu.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/alu.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709337548578 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultLo\[14\] alu.v(17) " "Inferred latch for \"resultLo\[14\]\" at alu.v(17)" {  } { { "alu.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/alu.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709337548578 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultLo\[15\] alu.v(17) " "Inferred latch for \"resultLo\[15\]\" at alu.v(17)" {  } { { "alu.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/alu.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709337548578 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultLo\[16\] alu.v(17) " "Inferred latch for \"resultLo\[16\]\" at alu.v(17)" {  } { { "alu.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/alu.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709337548578 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultLo\[17\] alu.v(17) " "Inferred latch for \"resultLo\[17\]\" at alu.v(17)" {  } { { "alu.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/alu.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709337548578 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultLo\[18\] alu.v(17) " "Inferred latch for \"resultLo\[18\]\" at alu.v(17)" {  } { { "alu.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/alu.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709337548578 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultLo\[19\] alu.v(17) " "Inferred latch for \"resultLo\[19\]\" at alu.v(17)" {  } { { "alu.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/alu.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709337548578 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultLo\[20\] alu.v(17) " "Inferred latch for \"resultLo\[20\]\" at alu.v(17)" {  } { { "alu.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/alu.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709337548578 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultLo\[21\] alu.v(17) " "Inferred latch for \"resultLo\[21\]\" at alu.v(17)" {  } { { "alu.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/alu.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709337548578 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultLo\[22\] alu.v(17) " "Inferred latch for \"resultLo\[22\]\" at alu.v(17)" {  } { { "alu.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/alu.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709337548578 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultLo\[23\] alu.v(17) " "Inferred latch for \"resultLo\[23\]\" at alu.v(17)" {  } { { "alu.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/alu.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709337548578 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultLo\[24\] alu.v(17) " "Inferred latch for \"resultLo\[24\]\" at alu.v(17)" {  } { { "alu.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/alu.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709337548578 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultLo\[25\] alu.v(17) " "Inferred latch for \"resultLo\[25\]\" at alu.v(17)" {  } { { "alu.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/alu.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709337548578 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultLo\[26\] alu.v(17) " "Inferred latch for \"resultLo\[26\]\" at alu.v(17)" {  } { { "alu.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/alu.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709337548578 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultLo\[27\] alu.v(17) " "Inferred latch for \"resultLo\[27\]\" at alu.v(17)" {  } { { "alu.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/alu.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709337548578 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultLo\[28\] alu.v(17) " "Inferred latch for \"resultLo\[28\]\" at alu.v(17)" {  } { { "alu.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/alu.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709337548578 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultLo\[29\] alu.v(17) " "Inferred latch for \"resultLo\[29\]\" at alu.v(17)" {  } { { "alu.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/alu.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709337548578 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultLo\[30\] alu.v(17) " "Inferred latch for \"resultLo\[30\]\" at alu.v(17)" {  } { { "alu.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/alu.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709337548578 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultLo\[31\] alu.v(17) " "Inferred latch for \"resultLo\[31\]\" at alu.v(17)" {  } { { "alu.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/alu.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709337548578 "|datapath|alu:alu_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_and alu:alu_module\|alu_and:and_module " "Elaborating entity \"alu_and\" for hierarchy \"alu:alu_module\|alu_and:and_module\"" {  } { { "alu.v" "and_module" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/alu.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709337548579 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "17 " "17 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1709337548830 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/output_files/CPU.map.smsg " "Generated suppressed messages file C:/Users/camer/School/Winter24/ELEC374/CPU-Project/output_files/CPU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709337548860 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1709337548938 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709337548938 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "83 " "Design contains 83 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R0in " "No output dependent on input pin \"R0in\"" {  } { { "datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709337548960 "|datapath|R0in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R1in " "No output dependent on input pin \"R1in\"" {  } { { "datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709337548960 "|datapath|R1in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R2in " "No output dependent on input pin \"R2in\"" {  } { { "datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709337548960 "|datapath|R2in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R3in " "No output dependent on input pin \"R3in\"" {  } { { "datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709337548960 "|datapath|R3in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R4in " "No output dependent on input pin \"R4in\"" {  } { { "datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709337548960 "|datapath|R4in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R5in " "No output dependent on input pin \"R5in\"" {  } { { "datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709337548960 "|datapath|R5in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R6in " "No output dependent on input pin \"R6in\"" {  } { { "datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709337548960 "|datapath|R6in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R7in " "No output dependent on input pin \"R7in\"" {  } { { "datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709337548960 "|datapath|R7in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R8in " "No output dependent on input pin \"R8in\"" {  } { { "datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709337548960 "|datapath|R8in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R9in " "No output dependent on input pin \"R9in\"" {  } { { "datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709337548960 "|datapath|R9in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R10in " "No output dependent on input pin \"R10in\"" {  } { { "datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709337548960 "|datapath|R10in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R11in " "No output dependent on input pin \"R11in\"" {  } { { "datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709337548960 "|datapath|R11in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R12in " "No output dependent on input pin \"R12in\"" {  } { { "datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709337548960 "|datapath|R12in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R13in " "No output dependent on input pin \"R13in\"" {  } { { "datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709337548960 "|datapath|R13in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R14in " "No output dependent on input pin \"R14in\"" {  } { { "datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709337548960 "|datapath|R14in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R15in " "No output dependent on input pin \"R15in\"" {  } { { "datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709337548960 "|datapath|R15in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R0out " "No output dependent on input pin \"R0out\"" {  } { { "datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709337548960 "|datapath|R0out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R1out " "No output dependent on input pin \"R1out\"" {  } { { "datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709337548960 "|datapath|R1out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R2out " "No output dependent on input pin \"R2out\"" {  } { { "datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709337548960 "|datapath|R2out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R3out " "No output dependent on input pin \"R3out\"" {  } { { "datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709337548960 "|datapath|R3out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R4out " "No output dependent on input pin \"R4out\"" {  } { { "datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709337548960 "|datapath|R4out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R5out " "No output dependent on input pin \"R5out\"" {  } { { "datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709337548960 "|datapath|R5out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R6out " "No output dependent on input pin \"R6out\"" {  } { { "datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709337548960 "|datapath|R6out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R7out " "No output dependent on input pin \"R7out\"" {  } { { "datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709337548960 "|datapath|R7out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R8out " "No output dependent on input pin \"R8out\"" {  } { { "datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709337548960 "|datapath|R8out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R9out " "No output dependent on input pin \"R9out\"" {  } { { "datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709337548960 "|datapath|R9out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R10out " "No output dependent on input pin \"R10out\"" {  } { { "datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709337548960 "|datapath|R10out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R11out " "No output dependent on input pin \"R11out\"" {  } { { "datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709337548960 "|datapath|R11out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R12out " "No output dependent on input pin \"R12out\"" {  } { { "datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709337548960 "|datapath|R12out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R13out " "No output dependent on input pin \"R13out\"" {  } { { "datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709337548960 "|datapath|R13out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R14out " "No output dependent on input pin \"R14out\"" {  } { { "datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709337548960 "|datapath|R14out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R15out " "No output dependent on input pin \"R15out\"" {  } { { "datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709337548960 "|datapath|R15out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PCin " "No output dependent on input pin \"PCin\"" {  } { { "datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709337548960 "|datapath|PCin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PCout " "No output dependent on input pin \"PCout\"" {  } { { "datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709337548960 "|datapath|PCout"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRin " "No output dependent on input pin \"IRin\"" {  } { { "datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709337548960 "|datapath|IRin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Yin " "No output dependent on input pin \"Yin\"" {  } { { "datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709337548960 "|datapath|Yin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Zin " "No output dependent on input pin \"Zin\"" {  } { { "datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709337548960 "|datapath|Zin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MARin " "No output dependent on input pin \"MARin\"" {  } { { "datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709337548960 "|datapath|MARin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDRin " "No output dependent on input pin \"MDRin\"" {  } { { "datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709337548960 "|datapath|MDRin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDRout " "No output dependent on input pin \"MDRout\"" {  } { { "datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709337548960 "|datapath|MDRout"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HIin " "No output dependent on input pin \"HIin\"" {  } { { "datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709337548960 "|datapath|HIin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HIout " "No output dependent on input pin \"HIout\"" {  } { { "datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709337548960 "|datapath|HIout"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LOin " "No output dependent on input pin \"LOin\"" {  } { { "datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709337548960 "|datapath|LOin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LOout " "No output dependent on input pin \"LOout\"" {  } { { "datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709337548960 "|datapath|LOout"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IncPC " "No output dependent on input pin \"IncPC\"" {  } { { "datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709337548960 "|datapath|IncPC"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Zhighout " "No output dependent on input pin \"Zhighout\"" {  } { { "datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709337548960 "|datapath|Zhighout"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Zlowout " "No output dependent on input pin \"Zlowout\"" {  } { { "datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709337548960 "|datapath|Zlowout"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Read " "No output dependent on input pin \"Read\"" {  } { { "datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709337548960 "|datapath|Read"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AND " "No output dependent on input pin \"AND\"" {  } { { "datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709337548960 "|datapath|AND"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDatain\[0\] " "No output dependent on input pin \"MDatain\[0\]\"" {  } { { "datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709337548960 "|datapath|MDatain[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDatain\[1\] " "No output dependent on input pin \"MDatain\[1\]\"" {  } { { "datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709337548960 "|datapath|MDatain[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDatain\[2\] " "No output dependent on input pin \"MDatain\[2\]\"" {  } { { "datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709337548960 "|datapath|MDatain[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDatain\[3\] " "No output dependent on input pin \"MDatain\[3\]\"" {  } { { "datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709337548960 "|datapath|MDatain[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDatain\[4\] " "No output dependent on input pin \"MDatain\[4\]\"" {  } { { "datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709337548960 "|datapath|MDatain[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDatain\[5\] " "No output dependent on input pin \"MDatain\[5\]\"" {  } { { "datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709337548960 "|datapath|MDatain[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDatain\[6\] " "No output dependent on input pin \"MDatain\[6\]\"" {  } { { "datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709337548960 "|datapath|MDatain[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDatain\[7\] " "No output dependent on input pin \"MDatain\[7\]\"" {  } { { "datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709337548960 "|datapath|MDatain[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDatain\[8\] " "No output dependent on input pin \"MDatain\[8\]\"" {  } { { "datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709337548960 "|datapath|MDatain[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDatain\[9\] " "No output dependent on input pin \"MDatain\[9\]\"" {  } { { "datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709337548960 "|datapath|MDatain[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDatain\[10\] " "No output dependent on input pin \"MDatain\[10\]\"" {  } { { "datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709337548960 "|datapath|MDatain[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDatain\[11\] " "No output dependent on input pin \"MDatain\[11\]\"" {  } { { "datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709337548960 "|datapath|MDatain[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDatain\[12\] " "No output dependent on input pin \"MDatain\[12\]\"" {  } { { "datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709337548960 "|datapath|MDatain[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDatain\[13\] " "No output dependent on input pin \"MDatain\[13\]\"" {  } { { "datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709337548960 "|datapath|MDatain[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDatain\[14\] " "No output dependent on input pin \"MDatain\[14\]\"" {  } { { "datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709337548960 "|datapath|MDatain[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDatain\[15\] " "No output dependent on input pin \"MDatain\[15\]\"" {  } { { "datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709337548960 "|datapath|MDatain[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDatain\[16\] " "No output dependent on input pin \"MDatain\[16\]\"" {  } { { "datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709337548960 "|datapath|MDatain[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDatain\[17\] " "No output dependent on input pin \"MDatain\[17\]\"" {  } { { "datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709337548960 "|datapath|MDatain[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDatain\[18\] " "No output dependent on input pin \"MDatain\[18\]\"" {  } { { "datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709337548960 "|datapath|MDatain[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDatain\[19\] " "No output dependent on input pin \"MDatain\[19\]\"" {  } { { "datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709337548960 "|datapath|MDatain[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDatain\[20\] " "No output dependent on input pin \"MDatain\[20\]\"" {  } { { "datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709337548960 "|datapath|MDatain[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDatain\[21\] " "No output dependent on input pin \"MDatain\[21\]\"" {  } { { "datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709337548960 "|datapath|MDatain[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDatain\[22\] " "No output dependent on input pin \"MDatain\[22\]\"" {  } { { "datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709337548960 "|datapath|MDatain[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDatain\[23\] " "No output dependent on input pin \"MDatain\[23\]\"" {  } { { "datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709337548960 "|datapath|MDatain[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDatain\[24\] " "No output dependent on input pin \"MDatain\[24\]\"" {  } { { "datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709337548960 "|datapath|MDatain[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDatain\[25\] " "No output dependent on input pin \"MDatain\[25\]\"" {  } { { "datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709337548960 "|datapath|MDatain[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDatain\[26\] " "No output dependent on input pin \"MDatain\[26\]\"" {  } { { "datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709337548960 "|datapath|MDatain[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDatain\[27\] " "No output dependent on input pin \"MDatain\[27\]\"" {  } { { "datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709337548960 "|datapath|MDatain[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDatain\[28\] " "No output dependent on input pin \"MDatain\[28\]\"" {  } { { "datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709337548960 "|datapath|MDatain[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDatain\[29\] " "No output dependent on input pin \"MDatain\[29\]\"" {  } { { "datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709337548960 "|datapath|MDatain[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDatain\[30\] " "No output dependent on input pin \"MDatain\[30\]\"" {  } { { "datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709337548960 "|datapath|MDatain[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDatain\[31\] " "No output dependent on input pin \"MDatain\[31\]\"" {  } { { "datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709337548960 "|datapath|MDatain[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709337548960 "|datapath|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clr " "No output dependent on input pin \"clr\"" {  } { { "datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709337548960 "|datapath|clr"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1709337548960 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "83 " "Implemented 83 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "83 " "Implemented 83 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1709337548961 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1709337548961 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1709337548961 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 110 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 110 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4803 " "Peak virtual memory: 4803 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1709337548975 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 01 18:59:08 2024 " "Processing ended: Fri Mar 01 18:59:08 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1709337548975 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1709337548975 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1709337548975 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1709337548975 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1709337549911 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1709337549915 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 01 18:59:09 2024 " "Processing started: Fri Mar 01 18:59:09 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1709337549915 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1709337549915 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CPU -c CPU " "Command: quartus_fit --read_settings_files=off --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1709337549915 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1709337549966 ""}
{ "Info" "0" "" "Project  = CPU" {  } {  } 0 0 "Project  = CPU" 0 0 "Fitter" 0 0 1709337549966 ""}
{ "Info" "0" "" "Revision = CPU" {  } {  } 0 0 "Revision = CPU" 0 0 "Fitter" 0 0 1709337549966 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1709337550059 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1709337550059 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CPU 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"CPU\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1709337550063 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1709337550094 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1709337550094 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1709337550380 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1709337550393 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1709337550463 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "83 83 " "No exact pin location assignment(s) for 83 pins of 83 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1709337550603 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1709337554938 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1709337555089 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1709337555091 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1709337555091 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1709337555091 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1709337555091 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1709337555092 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1709337555092 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1709337555092 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1709337555092 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1709337555092 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1709337555109 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPU.sdc " "Synopsys Design Constraints File file not found: 'CPU.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1709337558432 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1709337558432 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1709337558433 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1709337558433 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1709337558433 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1709337558433 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1709337558433 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1709337558435 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1709337558471 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1709337560173 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1709337561719 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1709337561984 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1709337561984 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1709337562529 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y23 X10_Y34 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y34" {  } { { "loc" "" { Generic "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y34"} { { 12 { 0 ""} 0 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1709337565033 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1709337565033 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1709337565154 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1709337565154 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1709337565154 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1709337565157 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.08 " "Total time spent on timing analysis during the Fitter is 0.08 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1709337566001 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1709337566025 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1709337566219 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1709337566220 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1709337566545 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1709337567533 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/output_files/CPU.fit.smsg " "Generated suppressed messages file C:/Users/camer/School/Winter24/ELEC374/CPU-Project/output_files/CPU.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1709337567716 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7414 " "Peak virtual memory: 7414 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1709337568067 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 01 18:59:28 2024 " "Processing ended: Fri Mar 01 18:59:28 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1709337568067 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1709337568067 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1709337568067 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1709337568067 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1709337568950 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1709337568954 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 01 18:59:28 2024 " "Processing started: Fri Mar 01 18:59:28 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1709337568954 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1709337568954 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off CPU -c CPU " "Command: quartus_asm --read_settings_files=off --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1709337568954 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1709337569390 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1709337573229 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4829 " "Peak virtual memory: 4829 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1709337573560 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 01 18:59:33 2024 " "Processing ended: Fri Mar 01 18:59:33 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1709337573560 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1709337573560 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1709337573560 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1709337573560 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1709337574203 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1709337574514 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1709337574517 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 01 18:59:34 2024 " "Processing started: Fri Mar 01 18:59:34 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1709337574517 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1709337574517 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CPU -c CPU " "Command: quartus_sta CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1709337574517 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1709337574571 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1709337574904 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1709337574904 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709337574934 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709337574934 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPU.sdc " "Synopsys Design Constraints File file not found: 'CPU.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1709337575304 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1709337575304 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1709337575304 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1709337575304 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1709337575304 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1709337575304 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1709337575305 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1709337575310 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1709337575311 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1709337575313 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1709337575319 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1709337575321 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1709337575323 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1709337575324 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1709337575326 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1709337575328 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1709337575347 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1709337575835 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1709337575886 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1709337575886 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1709337575886 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1709337575886 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1709337575888 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1709337575890 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1709337575892 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1709337575894 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1709337575896 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1709337575897 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1709337575900 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1709337576042 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1709337576312 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1709337576342 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1709337576342 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1709337576342 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1709337576342 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1709337576344 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1709337576346 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1709337576348 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1709337576350 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1709337576352 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1709337576355 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1709337576439 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1709337576440 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1709337576440 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1709337576440 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1709337576442 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1709337576444 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1709337576446 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1709337576448 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1709337576449 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1709337576760 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1709337576760 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5227 " "Peak virtual memory: 5227 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1709337576789 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 01 18:59:36 2024 " "Processing ended: Fri Mar 01 18:59:36 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1709337576789 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1709337576789 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1709337576789 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1709337576789 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1709337577629 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1709337577633 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 01 18:59:37 2024 " "Processing started: Fri Mar 01 18:59:37 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1709337577633 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1709337577633 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off CPU -c CPU " "Command: quartus_eda --read_settings_files=off --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1709337577633 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1709337578137 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1709337578152 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CPU.vo C:/Users/camer/School/Winter24/ELEC374/CPU-Project/simulation/modelsim/ simulation " "Generated file CPU.vo in folder \"C:/Users/camer/School/Winter24/ELEC374/CPU-Project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1709337578199 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4733 " "Peak virtual memory: 4733 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1709337578230 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 01 18:59:38 2024 " "Processing ended: Fri Mar 01 18:59:38 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1709337578230 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1709337578230 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1709337578230 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1709337578230 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 125 s " "Quartus Prime Full Compilation was successful. 0 errors, 125 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1709337578846 ""}
