DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
(DmPackageRef
library "ieee"
unitName "std_logic_unsigned"
)
(DmPackageRef
library "utils"
unitName "pkg_types"
)
(DmPackageRef
library "hsio"
unitName "pkg_core_globals"
)
]
libraryRefs [
"ieee"
"utils"
"hsio"
]
)
version "25.1"
appVersion "2013.1 (Build 6)"
model (Symbol
commonDM (CommonDM
ldm (LogicalDM
suid 191,0
usingSuid 1
emptyRow *1 (LEmptyRow
)
uid 53,0
optionalChildren [
*2 (RefLabelRowHdr
)
*3 (TitleRowHdr
)
*4 (FilterRowHdr
)
*5 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*6 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*7 (GroupColHdr
tm "GroupColHdrMgr"
)
*8 (NameColHdr
tm "NameColHdrMgr"
)
*9 (ModeColHdr
tm "ModeColHdrMgr"
)
*10 (TypeColHdr
tm "TypeColHdrMgr"
)
*11 (BoundsColHdr
tm "BoundsColHdrMgr"
)
*12 (InitColHdr
tm "InitColHdrMgr"
)
*13 (EolColHdr
tm "EolColHdrMgr"
)
*14 (LogPort
port (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 2
suid 19,0
)
)
uid 294,0
)
*15 (LogPort
port (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 13
suid 20,0
)
)
uid 296,0
)
*16 (LogPort
port (LogicalPort
decl (Decl
n "reg"
t "t_reg_bus"
prec "-- registers"
preAdd 0
posAdd 0
o 12
suid 118,0
)
)
uid 7476,0
)
*17 (LogPort
port (LogicalPort
decl (Decl
n "command"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 5
suid 119,0
)
)
uid 7506,0
)
*18 (LogPort
port (LogicalPort
m 1
decl (Decl
n "tb_bcount_o"
t "std_logic_vector"
b "(15 downto 0)"
o 31
suid 127,0
)
)
uid 7931,0
)
*19 (LogPort
port (LogicalPort
m 1
decl (Decl
n "tb_tcount_o"
t "std_logic_vector"
b "(15 downto 0)"
o 33
suid 128,0
)
)
uid 7933,0
)
*20 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "trig80_o"
t "std_logic"
o 42
suid 129,0
)
)
uid 7991,0
)
*21 (LogPort
port (LogicalPort
m 1
decl (Decl
n "trig40_o"
t "std_logic"
o 41
suid 133,0
)
)
uid 8341,0
)
*22 (LogPort
port (LogicalPort
m 1
decl (Decl
n "bcid_o"
t "std_logic_vector"
b "(11 DOWNTO 0)"
o 20
suid 134,0
)
)
uid 8417,0
)
*23 (LogPort
port (LogicalPort
m 1
decl (Decl
n "bcid_l1a_o"
t "std_logic_vector"
b "(11 DOWNTO 0)"
o 19
suid 135,0
)
)
uid 8419,0
)
*24 (LogPort
port (LogicalPort
decl (Decl
n "lemo_trig_i"
t "std_logic"
o 8
suid 137,0
)
)
uid 8622,0
)
*25 (LogPort
port (LogicalPort
decl (Decl
n "busy_i"
t "std_logic"
o 1
suid 138,0
)
)
uid 9135,0
)
*26 (LogPort
port (LogicalPort
decl (Decl
n "twin_open_i"
t "std_logic"
o 18
suid 141,0
)
)
uid 9800,0
)
*27 (LogPort
port (LogicalPort
decl (Decl
n "rawsigs_i"
t "std_logic_vector"
b "(15 downto 0)"
o 11
suid 144,0
)
)
uid 9959,0
)
*28 (LogPort
port (LogicalPort
m 1
decl (Decl
n "outsigs_o"
t "std_logic_vector"
b "(15 downto 0)"
o 29
suid 145,0
)
)
uid 9961,0
)
*29 (LogPort
port (LogicalPort
m 1
decl (Decl
n "trg_all_mask_o"
t "std_logic_vector"
b "(15 downto 0)"
o 40
suid 146,0
)
)
uid 10088,0
)
*30 (LogPort
port (LogicalPort
m 1
decl (Decl
n "busy_all_o"
t "std_logic"
o 22
suid 147,0
)
)
uid 10187,0
)
*31 (LogPort
port (LogicalPort
m 1
decl (Decl
n "tb_flags_o"
t "std_logic_vector"
b "(7 DOWNTO 0)"
posAdd 0
o 32
suid 148,0
)
)
uid 10240,0
)
*32 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "trig_out_o"
t "std_logic"
o 43
suid 149,0
)
)
uid 10339,0
)
*33 (LogPort
port (LogicalPort
decl (Decl
n "lemo_ecr_i"
t "std_logic"
o 7
suid 153,0
)
)
uid 10712,0
)
*34 (LogPort
port (LogicalPort
m 1
decl (Decl
n "pretrig_o"
t "std_logic"
o 30
suid 154,0
)
)
uid 10714,0
)
*35 (LogPort
port (LogicalPort
decl (Decl
n "ocraw_start_i"
t "std_logic"
o 10
suid 155,0
)
)
uid 10716,0
)
*36 (LogPort
port (LogicalPort
m 1
decl (Decl
n "l0id_o"
t "std_logic_vector"
b "(31 downto 0)"
o 27
suid 156,0
)
)
uid 10718,0
)
*37 (LogPort
port (LogicalPort
m 1
decl (Decl
n "dbg_trig_ext_o"
t "std_logic"
o 24
suid 158,0
)
)
uid 10722,0
)
*38 (LogPort
port (LogicalPort
decl (Decl
n "lemo_bcr_i"
t "std_logic"
o 6
suid 160,0
)
)
uid 10779,0
)
*39 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "l0id_l1_o"
t "std_logic_vector"
b "(7 downto 0)"
o 26
suid 163,0
)
)
uid 11035,0
)
*40 (LogPort
port (LogicalPort
m 1
decl (Decl
n "busy_ext_o"
t "std_logic"
o 23
suid 164,0
)
)
uid 11065,0
)
*41 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "ecr_all_o"
t "std_logic"
o 25
suid 165,0
)
)
uid 11095,0
)
*42 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "bcr_all_o"
t "std_logic"
o 21
suid 166,0
)
)
uid 11097,0
)
*43 (LogPort
port (LogicalPort
m 1
decl (Decl
n "tdc_counter1_o"
t "std_logic_vector"
b "(31 downto 0)"
o 36
suid 169,0
)
)
uid 11882,0
)
*44 (LogPort
port (LogicalPort
m 1
decl (Decl
n "tdc_counter2_o"
t "std_logic_vector"
b "(31 downto 0)"
o 37
suid 170,0
)
)
uid 11884,0
)
*45 (LogPort
port (LogicalPort
m 1
decl (Decl
n "tdc_code_o"
t "std_logic_vector"
b "(19 downto 0)"
o 35
suid 173,0
)
)
uid 12025,0
)
*46 (LogPort
port (LogicalPort
decl (Decl
n "tlu_trig_i"
t "std_logic"
o 16
suid 176,0
)
)
uid 12161,0
)
*47 (LogPort
port (LogicalPort
m 1
decl (Decl
n "tlu_busy_o"
t "std_logic"
o 38
suid 179,0
)
)
uid 12320,0
)
*48 (LogPort
port (LogicalPort
m 1
decl (Decl
n "tlu_tclk_o"
t "std_logic"
o 39
suid 180,0
)
)
uid 12322,0
)
*49 (LogPort
port (LogicalPort
lang 2
decl (Decl
n "s40"
t "std_logic"
o 14
suid 183,0
)
)
uid 12417,0
)
*50 (LogPort
port (LogicalPort
lang 2
decl (Decl
n "lld_i"
t "std_logic"
o 9
suid 184,0
)
)
uid 12447,0
)
*51 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "lls_o"
t "t_llsrc"
prec "-- locallink tx interface"
preAdd 0
o 28
suid 185,0
)
)
uid 12449,0
)
*52 (LogPort
port (LogicalPort
lang 2
decl (Decl
n "tick"
t "std_logic_vector"
b "(34 downto 0)"
posAdd 0
o 15
suid 187,0
)
)
uid 12578,0
)
*53 (LogPort
port (LogicalPort
decl (Decl
n "tog"
t "std_logic_vector"
b "(34 downto 0)"
o 17
suid 188,0
)
)
uid 12580,0
)
*54 (LogPort
port (LogicalPort
decl (Decl
n "clk40"
t "std_logic"
o 4
suid 189,0
)
)
uid 14046,0
)
*55 (LogPort
port (LogicalPort
m 1
decl (Decl
n "tdc_calib_edge0_o"
t "std_logic"
o 34
suid 190,0
)
)
uid 14237,0
)
*56 (LogPort
port (LogicalPort
decl (Decl
n "clk160ps"
t "std_logic"
o 3
suid 191,0
)
)
uid 14267,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 66,0
optionalChildren [
*57 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *58 (MRCItem
litem &1
pos 43
dimension 20
)
uid 68,0
optionalChildren [
*59 (MRCItem
litem &2
pos 0
dimension 20
uid 69,0
)
*60 (MRCItem
litem &3
pos 1
dimension 23
uid 70,0
)
*61 (MRCItem
litem &4
pos 2
hidden 1
dimension 20
uid 71,0
)
*62 (MRCItem
litem &14
pos 33
dimension 20
uid 293,0
)
*63 (MRCItem
litem &15
pos 17
dimension 20
uid 295,0
)
*64 (MRCItem
litem &16
pos 18
dimension 20
uid 7475,0
)
*65 (MRCItem
litem &17
pos 32
dimension 20
uid 7505,0
)
*66 (MRCItem
litem &18
pos 15
dimension 20
uid 7930,0
)
*67 (MRCItem
litem &19
pos 13
dimension 20
uid 7932,0
)
*68 (MRCItem
litem &20
pos 2
dimension 20
uid 7990,0
)
*69 (MRCItem
litem &21
pos 3
dimension 20
uid 8340,0
)
*70 (MRCItem
litem &22
pos 38
dimension 20
uid 8416,0
)
*71 (MRCItem
litem &23
pos 39
dimension 20
uid 8418,0
)
*72 (MRCItem
litem &24
pos 25
dimension 20
uid 8621,0
)
*73 (MRCItem
litem &25
pos 34
dimension 20
uid 9134,0
)
*74 (MRCItem
litem &26
pos 0
dimension 20
uid 9799,0
)
*75 (MRCItem
litem &27
pos 19
dimension 20
uid 9958,0
)
*76 (MRCItem
litem &28
pos 21
dimension 20
uid 9960,0
)
*77 (MRCItem
litem &29
pos 4
dimension 20
uid 10087,0
)
*78 (MRCItem
litem &30
pos 36
dimension 20
uid 10186,0
)
*79 (MRCItem
litem &31
pos 14
dimension 20
uid 10239,0
)
*80 (MRCItem
litem &32
pos 1
dimension 20
uid 10338,0
)
*81 (MRCItem
litem &33
pos 26
dimension 20
uid 10711,0
)
*82 (MRCItem
litem &34
pos 20
dimension 20
uid 10713,0
)
*83 (MRCItem
litem &35
pos 22
dimension 20
uid 10715,0
)
*84 (MRCItem
litem &36
pos 28
dimension 20
uid 10717,0
)
*85 (MRCItem
litem &37
pos 31
dimension 20
uid 10721,0
)
*86 (MRCItem
litem &38
pos 27
dimension 20
uid 10778,0
)
*87 (MRCItem
litem &39
pos 29
dimension 20
uid 11034,0
)
*88 (MRCItem
litem &40
pos 35
dimension 20
uid 11064,0
)
*89 (MRCItem
litem &41
pos 30
dimension 20
uid 11094,0
)
*90 (MRCItem
litem &42
pos 37
dimension 20
uid 11096,0
)
*91 (MRCItem
litem &43
pos 11
dimension 20
uid 11881,0
)
*92 (MRCItem
litem &44
pos 10
dimension 20
uid 11883,0
)
*93 (MRCItem
litem &45
pos 12
dimension 20
uid 12024,0
)
*94 (MRCItem
litem &46
pos 6
dimension 20
uid 12160,0
)
*95 (MRCItem
litem &47
pos 8
dimension 20
uid 12319,0
)
*96 (MRCItem
litem &48
pos 7
dimension 20
uid 12321,0
)
*97 (MRCItem
litem &49
pos 16
dimension 20
uid 12416,0
)
*98 (MRCItem
litem &50
pos 24
dimension 20
uid 12446,0
)
*99 (MRCItem
litem &51
pos 23
dimension 20
uid 12448,0
)
*100 (MRCItem
litem &52
pos 9
dimension 20
uid 12577,0
)
*101 (MRCItem
litem &53
pos 5
dimension 20
uid 12579,0
)
*102 (MRCItem
litem &54
pos 40
dimension 20
uid 14045,0
)
*103 (MRCItem
litem &55
pos 41
dimension 20
uid 14236,0
)
*104 (MRCItem
litem &56
pos 42
dimension 20
uid 14266,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 72,0
optionalChildren [
*105 (MRCItem
litem &5
pos 0
dimension 20
uid 73,0
)
*106 (MRCItem
litem &7
pos 1
dimension 50
uid 74,0
)
*107 (MRCItem
litem &8
pos 2
dimension 100
uid 75,0
)
*108 (MRCItem
litem &9
pos 3
dimension 50
uid 76,0
)
*109 (MRCItem
litem &10
pos 4
dimension 100
uid 77,0
)
*110 (MRCItem
litem &11
pos 5
dimension 100
uid 78,0
)
*111 (MRCItem
litem &12
pos 6
dimension 50
uid 79,0
)
*112 (MRCItem
litem &13
pos 7
dimension 80
uid 80,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 67,0
vaOverrides [
]
)
]
)
uid 52,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *113 (LEmptyRow
)
uid 82,0
optionalChildren [
*114 (RefLabelRowHdr
)
*115 (TitleRowHdr
)
*116 (FilterRowHdr
)
*117 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*118 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*119 (GroupColHdr
tm "GroupColHdrMgr"
)
*120 (NameColHdr
tm "GenericNameColHdrMgr"
)
*121 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*122 (InitColHdr
tm "GenericValueColHdrMgr"
)
*123 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*124 (EolColHdr
tm "GenericEolColHdrMgr"
)
*125 (LogGeneric
generic (GiElement
name "TLU_EN"
type "integer"
value "1"
)
uid 14734,0
)
*126 (LogGeneric
generic (GiElement
name "TDC_EN"
type "integer"
value "1"
)
uid 14736,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 94,0
optionalChildren [
*127 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *128 (MRCItem
litem &113
pos 2
dimension 20
)
uid 96,0
optionalChildren [
*129 (MRCItem
litem &114
pos 0
dimension 20
uid 97,0
)
*130 (MRCItem
litem &115
pos 1
dimension 23
uid 98,0
)
*131 (MRCItem
litem &116
pos 2
hidden 1
dimension 20
uid 99,0
)
*132 (MRCItem
litem &125
pos 0
dimension 20
uid 14733,0
)
*133 (MRCItem
litem &126
pos 1
dimension 20
uid 14735,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 100,0
optionalChildren [
*134 (MRCItem
litem &117
pos 0
dimension 20
uid 101,0
)
*135 (MRCItem
litem &119
pos 1
dimension 50
uid 102,0
)
*136 (MRCItem
litem &120
pos 2
dimension 100
uid 103,0
)
*137 (MRCItem
litem &121
pos 3
dimension 100
uid 104,0
)
*138 (MRCItem
litem &122
pos 4
dimension 50
uid 105,0
)
*139 (MRCItem
litem &123
pos 5
dimension 50
uid 106,0
)
*140 (MRCItem
litem &124
pos 6
dimension 80
uid 107,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 95,0
vaOverrides [
]
)
]
)
uid 81,0
type 1
)
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/src"
)
(vvPair
variable "HDSDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds"
)
(vvPair
variable "SideDataDesignDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/trigger_top/symbol.sb.info"
)
(vvPair
variable "SideDataUserDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/trigger_top/symbol.sb.user"
)
(vvPair
variable "SourceDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "symbol"
)
(vvPair
variable "config"
value "%(unit)_config"
)
(vvPair
variable "d"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/trigger_top"
)
(vvPair
variable "d_logical"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/trigger_top"
)
(vvPair
variable "date"
value "07/28/14"
)
(vvPair
variable "day"
value "Mon"
)
(vvPair
variable "day_long"
value "Monday"
)
(vvPair
variable "dd"
value "28"
)
(vvPair
variable "entity_name"
value "trigger_top"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "symbol.sb"
)
(vvPair
variable "f_logical"
value "symbol.sb"
)
(vvPair
variable "f_noext"
value "symbol"
)
(vvPair
variable "graphical_source_author"
value "warren"
)
(vvPair
variable "graphical_source_date"
value "07/28/14"
)
(vvPair
variable "graphical_source_group"
value "man"
)
(vvPair
variable "graphical_source_time"
value "15:26:09"
)
(vvPair
variable "group"
value "man"
)
(vvPair
variable "host"
value "pc140.hep.ucl.ac.uk"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "hsio"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/../hsio/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/../hsio/sim/work"
)
(vvPair
variable "library_downstream_PrecisionSynthesisDataPrep"
value "$HDS_PROJECT_DIR/../hsio/ps"
)
(vvPair
variable "mm"
value "07"
)
(vvPair
variable "module_name"
value "trigger_top"
)
(vvPair
variable "month"
value "Jul"
)
(vvPair
variable "month_long"
value "July"
)
(vvPair
variable "p"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/trigger_top/symbol.sb"
)
(vvPair
variable "p_logical"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/trigger_top/symbol.sb"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hsio"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "$HDS_HOME/../Modeltech/linux_x86_64"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "$HDS_HOME/../Precision/Mgc_home/bin"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "sb"
)
(vvPair
variable "this_file"
value "symbol"
)
(vvPair
variable "this_file_logical"
value "symbol"
)
(vvPair
variable "time"
value "15:26:09"
)
(vvPair
variable "unit"
value "trigger_top"
)
(vvPair
variable "user"
value "warren"
)
(vvPair
variable "version"
value "2013.1 (Build 6)"
)
(vvPair
variable "view"
value "symbol"
)
(vvPair
variable "year"
value "2014"
)
(vvPair
variable "yy"
value "14"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 51,0
optionalChildren [
*141 (SymbolBody
uid 8,0
optionalChildren [
*142 (CptPort
uid 315,0
ps "OnEdgeStrategy"
shape (Triangle
uid 316,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,68625,15000,69375"
)
tg (CPTG
uid 317,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 318,0
va (VaSet
)
xt "16000,68500,17000,69500"
st "clk"
blo "16000,69300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 319,0
va (VaSet
)
xt "44000,3000,54700,4000"
st "clk               : in     std_logic  ;"
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 2
suid 19,0
)
)
)
*143 (CptPort
uid 320,0
ps "OnEdgeStrategy"
shape (Triangle
uid 321,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,69625,15000,70375"
)
tg (CPTG
uid 322,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 323,0
va (VaSet
)
xt "16000,69500,17000,70500"
st "rst"
blo "16000,70300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 324,0
va (VaSet
)
xt "44000,15000,54700,16000"
st "rst               : in     std_logic  ;"
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 13
suid 20,0
)
)
)
*144 (CptPort
uid 7477,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7478,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,75625,15000,76375"
)
tg (CPTG
uid 7479,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7480,0
va (VaSet
)
xt "16000,75500,17200,76500"
st "reg"
blo "16000,76300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 7481,0
va (VaSet
)
xt "44000,13000,55200,15000"
st "-- registers
reg               : in     t_reg_bus  ;"
)
thePort (LogicalPort
decl (Decl
n "reg"
t "t_reg_bus"
prec "-- registers"
preAdd 0
posAdd 0
o 12
suid 118,0
)
)
)
*145 (CptPort
uid 7507,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7508,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,74625,15000,75375"
)
tg (CPTG
uid 7509,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7510,0
va (VaSet
)
xt "16000,74500,22900,75500"
st "command : (15:0)"
blo "16000,75300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 7511,0
va (VaSet
)
xt "44000,6000,65300,7000"
st "command           : in     std_logic_vector (15 DOWNTO 0) ;"
)
thePort (LogicalPort
decl (Decl
n "command"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 5
suid 119,0
)
)
)
*146 (CptPort
uid 7934,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7935,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "35000,83625,35750,84375"
)
tg (CPTG
uid 7936,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7937,0
va (VaSet
)
xt "25700,83500,34000,84500"
st "tb_bcount_o : (15:0)"
ju 2
blo "34000,84300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 7938,0
va (VaSet
)
xt "44000,34000,65600,35000"
st "tb_bcount_o       : out    std_logic_vector (15 downto 0) ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "tb_bcount_o"
t "std_logic_vector"
b "(15 downto 0)"
o 31
suid 127,0
)
)
)
*147 (CptPort
uid 7939,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7940,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "35000,84625,35750,85375"
)
tg (CPTG
uid 7941,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7942,0
va (VaSet
)
xt "25900,84500,34000,85500"
st "tb_tcount_o : (15:0)"
ju 2
blo "34000,85300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 7943,0
va (VaSet
)
xt "44000,36000,65400,37000"
st "tb_tcount_o       : out    std_logic_vector (15 downto 0) ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "tb_tcount_o"
t "std_logic_vector"
b "(15 downto 0)"
o 33
suid 128,0
)
)
)
*148 (CptPort
uid 7992,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7993,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "35000,69625,35750,70375"
)
tg (CPTG
uid 7994,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7995,0
va (VaSet
)
xt "30700,69500,34000,70500"
st "trig80_o"
ju 2
blo "34000,70300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 7996,0
va (VaSet
)
xt "44000,45000,56300,46000"
st "trig80_o          : out    std_logic  ;"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "trig80_o"
t "std_logic"
o 42
suid 129,0
)
)
)
*149 (CptPort
uid 8342,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8343,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "35000,68625,35750,69375"
)
tg (CPTG
uid 8344,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8345,0
va (VaSet
)
xt "30700,68500,34000,69500"
st "trig40_o"
ju 2
blo "34000,69300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 8346,0
va (VaSet
)
xt "44000,44000,56300,45000"
st "trig40_o          : out    std_logic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "trig40_o"
t "std_logic"
o 41
suid 133,0
)
)
)
*150 (CptPort
uid 8422,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8423,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "35000,80625,35750,81375"
)
tg (CPTG
uid 8424,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8425,0
va (VaSet
)
xt "28000,80500,34000,81500"
st "bcid_o : (11:0)"
ju 2
blo "34000,81300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 8426,0
va (VaSet
)
xt "44000,22000,64900,23000"
st "bcid_o            : out    std_logic_vector (11 DOWNTO 0) ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "bcid_o"
t "std_logic_vector"
b "(11 DOWNTO 0)"
o 20
suid 134,0
)
)
)
*151 (CptPort
uid 8427,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8428,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "35000,81625,35750,82375"
)
tg (CPTG
uid 8429,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8430,0
va (VaSet
)
xt "26400,81500,34000,82500"
st "bcid_l1a_o : (11:0)"
ju 2
blo "34000,82300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 8431,0
va (VaSet
)
xt "44000,21000,65700,22000"
st "bcid_l1a_o        : out    std_logic_vector (11 DOWNTO 0) ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "bcid_l1a_o"
t "std_logic_vector"
b "(11 DOWNTO 0)"
o 19
suid 135,0
)
)
)
*152 (CptPort
uid 8623,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8624,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,84625,15000,85375"
)
tg (CPTG
uid 8625,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8626,0
va (VaSet
)
xt "16000,84500,20700,85500"
st "lemo_trig_i"
blo "16000,85300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 8627,0
va (VaSet
)
xt "44000,9000,56300,10000"
st "lemo_trig_i       : in     std_logic  ;"
)
thePort (LogicalPort
decl (Decl
n "lemo_trig_i"
t "std_logic"
o 8
suid 137,0
)
)
)
*153 (CptPort
uid 9136,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9137,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,92625,15000,93375"
)
tg (CPTG
uid 9138,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9139,0
va (VaSet
)
xt "16000,92500,18400,93500"
st "busy_i"
blo "16000,93300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 9140,0
va (VaSet
)
xt "44000,2000,55500,3000"
st "busy_i            : in     std_logic  ;"
)
thePort (LogicalPort
decl (Decl
n "busy_i"
t "std_logic"
o 1
suid 138,0
)
)
)
*154 (CptPort
uid 9801,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9802,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,85625,15000,86375"
)
tg (CPTG
uid 9803,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9804,0
va (VaSet
)
xt "16000,85500,21200,86500"
st "twin_open_i"
blo "16000,86300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 9805,0
va (VaSet
)
xt "44000,20000,56800,21000"
st "twin_open_i       : in     std_logic  ;"
)
thePort (LogicalPort
decl (Decl
n "twin_open_i"
t "std_logic"
o 18
suid 141,0
)
)
)
*155 (CptPort
uid 9962,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9963,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,78625,15000,79375"
)
tg (CPTG
uid 9964,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9965,0
va (VaSet
)
xt "16000,78500,22900,79500"
st "rawsigs_i : (15:0)"
blo "16000,79300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 9966,0
va (VaSet
)
xt "44000,12000,64300,13000"
st "rawsigs_i         : in     std_logic_vector (15 downto 0) ;"
)
thePort (LogicalPort
decl (Decl
n "rawsigs_i"
t "std_logic_vector"
b "(15 downto 0)"
o 11
suid 144,0
)
)
)
*156 (CptPort
uid 9967,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9968,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "35000,75625,35750,76375"
)
tg (CPTG
uid 9969,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 9970,0
va (VaSet
)
xt "26900,75500,34000,76500"
st "outsigs_o : (15:0)"
ju 2
blo "34000,76300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 9971,0
va (VaSet
)
xt "44000,32000,64800,33000"
st "outsigs_o         : out    std_logic_vector (15 downto 0) ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "outsigs_o"
t "std_logic_vector"
b "(15 downto 0)"
o 29
suid 145,0
)
)
)
*157 (CptPort
uid 10089,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10090,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "35000,94625,35750,95375"
)
tg (CPTG
uid 10091,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10092,0
va (VaSet
)
xt "24900,94500,34000,95500"
st "trg_all_mask_o : (15:0)"
ju 2
blo "34000,95300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 10093,0
va (VaSet
)
xt "44000,43000,65800,44000"
st "trg_all_mask_o    : out    std_logic_vector (15 downto 0) ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "trg_all_mask_o"
t "std_logic_vector"
b "(15 downto 0)"
o 40
suid 146,0
)
)
)
*158 (CptPort
uid 10188,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10189,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "35000,99625,35750,100375"
)
tg (CPTG
uid 10190,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10191,0
va (VaSet
)
xt "29500,99500,34000,100500"
st "busy_all_o"
ju 2
blo "34000,100300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 10192,0
va (VaSet
)
xt "44000,24000,56600,25000"
st "busy_all_o        : out    std_logic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "busy_all_o"
t "std_logic"
o 22
suid 147,0
)
)
)
*159 (CptPort
uid 10241,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10242,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "35000,89625,35750,90375"
)
tg (CPTG
uid 10243,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10244,0
va (VaSet
)
xt "27000,89500,34000,90500"
st "tb_flags_o : (7:0)"
ju 2
blo "34000,90300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 10245,0
va (VaSet
)
xt "44000,35000,65100,36000"
st "tb_flags_o        : out    std_logic_vector (7 DOWNTO 0) ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "tb_flags_o"
t "std_logic_vector"
b "(7 DOWNTO 0)"
posAdd 0
o 32
suid 148,0
)
)
)
*160 (CptPort
uid 10340,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10341,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "35000,70625,35750,71375"
)
tg (CPTG
uid 10342,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10343,0
va (VaSet
)
xt "29500,70500,34000,71500"
st "trig_out_o"
ju 2
blo "34000,71300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 10344,0
va (VaSet
)
xt "44000,46000,56200,47000"
st "trig_out_o        : out    std_logic "
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "trig_out_o"
t "std_logic"
o 43
suid 149,0
)
)
)
*161 (CptPort
uid 10723,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10724,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,87625,15000,88375"
)
tg (CPTG
uid 10725,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10726,0
va (VaSet
)
xt "16000,87500,20500,88500"
st "lemo_ecr_i"
blo "16000,88300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 10727,0
va (VaSet
)
xt "44000,8000,56300,9000"
st "lemo_ecr_i        : in     std_logic  ;"
)
thePort (LogicalPort
decl (Decl
n "lemo_ecr_i"
t "std_logic"
o 7
suid 153,0
)
)
)
*162 (CptPort
uid 10728,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10729,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "35000,71625,35750,72375"
)
tg (CPTG
uid 10730,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10731,0
va (VaSet
)
xt "30500,71500,34000,72500"
st "pretrig_o"
ju 2
blo "34000,72300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 10732,0
va (VaSet
)
xt "44000,33000,56300,34000"
st "pretrig_o         : out    std_logic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "pretrig_o"
t "std_logic"
o 30
suid 154,0
)
)
)
*163 (CptPort
uid 10733,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10734,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,82625,15000,83375"
)
tg (CPTG
uid 10735,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10736,0
va (VaSet
)
xt "16000,82500,21600,83500"
st "ocraw_start_i"
blo "16000,83300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 10737,0
va (VaSet
)
xt "44000,11000,56800,12000"
st "ocraw_start_i     : in     std_logic  ;"
)
thePort (LogicalPort
decl (Decl
n "ocraw_start_i"
t "std_logic"
o 10
suid 155,0
)
)
)
*164 (CptPort
uid 10738,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10739,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "35000,77625,35750,78375"
)
tg (CPTG
uid 10740,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10741,0
va (VaSet
)
xt "28200,77500,34000,78500"
st "l0id_o : (31:0)"
ju 2
blo "34000,78300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 10742,0
va (VaSet
)
xt "44000,29000,64100,30000"
st "l0id_o            : out    std_logic_vector (31 downto 0) ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "l0id_o"
t "std_logic_vector"
b "(31 downto 0)"
o 27
suid 156,0
)
)
)
*165 (CptPort
uid 10748,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10749,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "35000,96625,35750,97375"
)
tg (CPTG
uid 10750,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10751,0
va (VaSet
)
xt "27500,96500,34000,97500"
st "dbg_trig_ext_o"
ju 2
blo "34000,97300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 10752,0
va (VaSet
)
xt "44000,26000,57800,27000"
st "dbg_trig_ext_o    : out    std_logic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "dbg_trig_ext_o"
t "std_logic"
o 24
suid 158,0
)
)
)
*166 (CptPort
uid 10785,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10786,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,88625,15000,89375"
)
tg (CPTG
uid 10787,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10788,0
va (VaSet
)
xt "16000,88500,20600,89500"
st "lemo_bcr_i"
blo "16000,89300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 10789,0
va (VaSet
)
xt "44000,7000,56400,8000"
st "lemo_bcr_i        : in     std_logic  ;"
)
thePort (LogicalPort
decl (Decl
n "lemo_bcr_i"
t "std_logic"
o 6
suid 160,0
)
)
)
*167 (CptPort
uid 11036,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11037,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "35000,78625,35750,79375"
)
tg (CPTG
uid 11038,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11039,0
va (VaSet
)
xt "27500,78500,34000,79500"
st "l0id_l1_o : (7:0)"
ju 2
blo "34000,79300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 11040,0
va (VaSet
)
xt "44000,28000,64200,29000"
st "l0id_l1_o         : out    std_logic_vector (7 downto 0) ;"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "l0id_l1_o"
t "std_logic_vector"
b "(7 downto 0)"
o 26
suid 163,0
)
)
)
*168 (CptPort
uid 11066,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11067,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "35000,100625,35750,101375"
)
tg (CPTG
uid 11068,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11069,0
va (VaSet
)
xt "29100,100500,34000,101500"
st "busy_ext_o"
ju 2
blo "34000,101300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 11070,0
va (VaSet
)
xt "44000,25000,57000,26000"
st "busy_ext_o        : out    std_logic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "busy_ext_o"
t "std_logic"
o 23
suid 164,0
)
)
)
*169 (CptPort
uid 11098,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11099,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "35000,102625,35750,103375"
)
tg (CPTG
uid 11100,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11101,0
va (VaSet
)
xt "30600,102500,34000,103500"
st "ecr_all_o"
ju 2
blo "34000,103300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 11102,0
va (VaSet
)
xt "44000,27000,56200,28000"
st "ecr_all_o         : out    std_logic  ;"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "ecr_all_o"
t "std_logic"
o 25
suid 165,0
)
)
)
*170 (CptPort
uid 11103,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11104,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "35000,101625,35750,102375"
)
tg (CPTG
uid 11105,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11106,0
va (VaSet
)
xt "30500,101500,34000,102500"
st "bcr_all_o"
ju 2
blo "34000,102300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 11107,0
va (VaSet
)
xt "44000,23000,56300,24000"
st "bcr_all_o         : out    std_logic  ;"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "bcr_all_o"
t "std_logic"
o 21
suid 166,0
)
)
)
*171 (CptPort
uid 11885,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11886,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "35000,103625,35750,104375"
)
tg (CPTG
uid 11887,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11888,0
va (VaSet
)
xt "24600,103500,34000,104500"
st "tdc_counter1_o : (31:0)"
ju 2
blo "34000,104300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 11889,0
va (VaSet
)
xt "44000,39000,66100,40000"
st "tdc_counter1_o    : out    std_logic_vector (31 downto 0) ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "tdc_counter1_o"
t "std_logic_vector"
b "(31 downto 0)"
o 36
suid 169,0
)
)
)
*172 (CptPort
uid 11890,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11891,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "35000,104625,35750,105375"
)
tg (CPTG
uid 11892,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11893,0
va (VaSet
)
xt "24600,104500,34000,105500"
st "tdc_counter2_o : (31:0)"
ju 2
blo "34000,105300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 11894,0
va (VaSet
)
xt "44000,40000,66100,41000"
st "tdc_counter2_o    : out    std_logic_vector (31 downto 0) ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "tdc_counter2_o"
t "std_logic_vector"
b "(31 downto 0)"
o 37
suid 170,0
)
)
)
*173 (CptPort
uid 12026,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12027,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "35000,106625,35750,107375"
)
tg (CPTG
uid 12028,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12029,0
va (VaSet
)
xt "26100,106500,34000,107500"
st "tdc_code_o : (19:0)"
ju 2
blo "34000,107300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 12030,0
va (VaSet
)
xt "44000,38000,65400,39000"
st "tdc_code_o        : out    std_logic_vector (19 downto 0) ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "tdc_code_o"
t "std_logic_vector"
b "(19 downto 0)"
o 35
suid 173,0
)
)
)
*174 (CptPort
uid 12162,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12163,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,104625,15000,105375"
)
tg (CPTG
uid 12164,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12165,0
va (VaSet
)
xt "16000,104500,19900,105500"
st "tlu_trig_i"
blo "16000,105300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 12166,0
va (VaSet
)
xt "44000,18000,55700,19000"
st "tlu_trig_i        : in     std_logic  ;"
)
thePort (LogicalPort
decl (Decl
n "tlu_trig_i"
t "std_logic"
o 16
suid 176,0
)
)
)
*175 (CptPort
uid 12323,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12324,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,106625,15000,107375"
)
tg (CPTG
uid 12325,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12326,0
va (VaSet
)
xt "16000,106500,20600,107500"
st "tlu_busy_o"
blo "16000,107300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 12327,0
va (VaSet
)
xt "44000,41000,56700,42000"
st "tlu_busy_o        : out    std_logic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "tlu_busy_o"
t "std_logic"
o 38
suid 179,0
)
)
)
*176 (CptPort
uid 12328,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12329,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,105625,15000,106375"
)
tg (CPTG
uid 12330,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12331,0
va (VaSet
)
xt "16000,105500,20200,106500"
st "tlu_tclk_o"
blo "16000,106300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 12332,0
va (VaSet
)
xt "44000,42000,56300,43000"
st "tlu_tclk_o        : out    std_logic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "tlu_tclk_o"
t "std_logic"
o 39
suid 180,0
)
)
)
*177 (CptPort
uid 12418,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12419,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,70625,15000,71375"
)
tg (CPTG
uid 12420,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12421,0
va (VaSet
)
xt "16000,70500,17400,71500"
st "s40"
blo "16000,71300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 12422,0
va (VaSet
)
xt "44000,16000,55100,17000"
st "s40               : in     std_logic  ;"
)
thePort (LogicalPort
lang 2
decl (Decl
n "s40"
t "std_logic"
o 14
suid 183,0
)
)
)
*178 (CptPort
uid 12450,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12451,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "35000,109625,35750,110375"
)
tg (CPTG
uid 12452,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12453,0
va (VaSet
)
xt "32400,109500,34000,110500"
st "lld_i"
ju 2
blo "34000,110300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 12454,0
va (VaSet
)
xt "44000,10000,54900,11000"
st "lld_i             : in     std_logic  ;"
)
thePort (LogicalPort
lang 2
decl (Decl
n "lld_i"
t "std_logic"
o 9
suid 184,0
)
)
)
*179 (CptPort
uid 12455,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12456,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "35000,108625,35750,109375"
)
tg (CPTG
uid 12457,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12458,0
va (VaSet
)
xt "32200,108500,34000,109500"
st "lls_o"
ju 2
blo "34000,109300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 12459,0
va (VaSet
)
xt "44000,30000,54200,32000"
st "-- locallink tx interface
lls_o             : out    t_llsrc  ;"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "lls_o"
t "t_llsrc"
prec "-- locallink tx interface"
preAdd 0
o 28
suid 185,0
)
)
)
*180 (CptPort
uid 12586,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12587,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,97625,15000,98375"
)
tg (CPTG
uid 12588,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12589,0
va (VaSet
)
xt "16000,97500,20700,98500"
st "tick : (34:0)"
blo "16000,98300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 12590,0
va (VaSet
)
xt "44000,17000,63100,18000"
st "tick              : in     std_logic_vector (34 downto 0) ;"
)
thePort (LogicalPort
lang 2
decl (Decl
n "tick"
t "std_logic_vector"
b "(34 downto 0)"
posAdd 0
o 15
suid 187,0
)
)
)
*181 (CptPort
uid 12591,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12592,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,98625,15000,99375"
)
tg (CPTG
uid 12593,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12594,0
va (VaSet
)
xt "16000,98500,20700,99500"
st "tog : (34:0)"
blo "16000,99300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 12595,0
va (VaSet
)
xt "44000,19000,63300,20000"
st "tog               : in     std_logic_vector (34 downto 0) ;"
)
thePort (LogicalPort
decl (Decl
n "tog"
t "std_logic_vector"
b "(34 downto 0)"
o 17
suid 188,0
)
)
)
*182 (CptPort
uid 14047,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14048,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,95625,15000,96375"
)
tg (CPTG
uid 14049,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14050,0
va (VaSet
)
xt "16000,95500,18000,96500"
st "clk40"
blo "16000,96300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 14051,0
va (VaSet
)
xt "44000,5000,55300,6000"
st "clk40             : in     std_logic  ;"
)
thePort (LogicalPort
decl (Decl
n "clk40"
t "std_logic"
o 4
suid 189,0
)
)
)
*183 (CptPort
uid 14238,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14239,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "35000,110625,35750,111375"
)
tg (CPTG
uid 14240,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14241,0
va (VaSet
)
xt "26300,110500,34000,111500"
st "tdc_calib_edge0_o"
ju 2
blo "34000,111300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 14242,0
va (VaSet
)
xt "44000,37000,58400,38000"
st "tdc_calib_edge0_o : out    std_logic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "tdc_calib_edge0_o"
t "std_logic"
o 34
suid 190,0
)
)
)
*184 (CptPort
uid 14268,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14269,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,94625,15000,95375"
)
tg (CPTG
uid 14270,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14271,0
va (VaSet
)
xt "16000,94500,19400,95500"
st "clk160ps"
blo "16000,95300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 14272,0
va (VaSet
)
xt "44000,4000,56100,5000"
st "clk160ps          : in     std_logic  ;"
)
thePort (LogicalPort
decl (Decl
n "clk160ps"
t "std_logic"
o 3
suid 191,0
)
)
)
]
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,68000,35000,112000"
)
biTextGroup (BiTextGroup
uid 10,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
first (Text
uid 11,0
va (VaSet
font "helvetica,8,1"
)
xt "21850,68000,23550,69000"
st "hsio"
blo "21850,68800"
)
second (Text
uid 12,0
va (VaSet
font "helvetica,8,1"
)
xt "21850,69000,26750,70000"
st "trigger_top"
blo "21850,69800"
)
)
gi *185 (GenericInterface
uid 13,0
ps "CenterOffsetStrategy"
matrix (Matrix
uid 14,0
text (MLText
uid 15,0
va (VaSet
)
xt "24000,9000,32100,13000"
st "Generic Declarations

TLU_EN integer 1  
TDC_EN integer 1  "
)
header "Generic Declarations"
showHdrWhenContentsEmpty 1
)
elements [
(GiElement
name "TLU_EN"
type "integer"
value "1"
)
(GiElement
name "TDC_EN"
type "integer"
value "1"
)
]
)
portInstanceVisAsIs 1
portInstanceVis (PortSigDisplay
sIVOD 1
)
portVis (PortSigDisplay
sIVOD 1
)
)
*186 (Grouping
uid 16,0
optionalChildren [
*187 (CommentText
uid 18,0
shape (Rectangle
uid 19,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "31000,79000,48000,80000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 20,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "31200,79000,41100,80000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*188 (CommentText
uid 21,0
shape (Rectangle
uid 22,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "48000,75000,52000,76000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 23,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "48200,75000,51100,76000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*189 (CommentText
uid 24,0
shape (Rectangle
uid 25,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "31000,77000,48000,78000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 26,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "31200,77000,41100,78000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*190 (CommentText
uid 27,0
shape (Rectangle
uid 28,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "27000,77000,31000,78000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 29,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "27200,77000,28900,78000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*191 (CommentText
uid 30,0
shape (Rectangle
uid 31,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "48000,76000,68000,80000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 32,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "48200,76200,57300,77200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*192 (CommentText
uid 33,0
shape (Rectangle
uid 34,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "52000,75000,68000,76000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 35,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "52200,75000,53800,76000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*193 (CommentText
uid 36,0
shape (Rectangle
uid 37,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "27000,75000,48000,77000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 38,0
va (VaSet
fg "32768,0,0"
)
xt "34050,75500,40950,76500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*194 (CommentText
uid 39,0
shape (Rectangle
uid 40,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "27000,78000,31000,79000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 41,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "27200,78000,29200,79000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*195 (CommentText
uid 42,0
shape (Rectangle
uid 43,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "27000,79000,31000,80000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 44,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "27200,79000,29900,80000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*196 (CommentText
uid 45,0
shape (Rectangle
uid 46,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "31000,78000,48000,79000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 47,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "31200,78000,40600,79000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 17,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "27000,75000,68000,80000"
)
oxt "14000,66000,55000,71000"
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *197 (PackageList
uid 48,0
stg "VerticalLayoutStrategy"
textVec [
*198 (Text
uid 49,0
va (VaSet
font "courier,8,1"
)
xt "0,0,6500,900"
st "Package List"
blo "0,700"
)
*199 (MLText
uid 50,0
va (VaSet
)
xt "0,900,12100,10900"
st "library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;

library utils;
use utils.pkg_types.all;

library hsio;
use hsio.pkg_core_globals.all;"
tm "PackageList"
)
]
)
windowSize "-4,5,1436,878"
viewArea "-1567,-1567,175333,100619"
cachedDiagramExtent "0,0,68000,112000"
hasePageBreakOrigin 1
pageBreakOrigin "0,0"
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,1800,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "courier,8,0"
)
xt "450,2150,1450,3050"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
)
xt "1000,1000,3600,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
parentGraphicsRef (HdmGraphicsRef
libraryName ""
entityName ""
viewName ""
)
defaultSymbolBody (SymbolBody
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,6000,34000,26000"
)
biTextGroup (BiTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "helvetica,8,1"
)
xt "22850,15000,26150,16000"
st "<library>"
blo "22850,15800"
)
second (Text
va (VaSet
font "helvetica,8,1"
)
xt "22850,16000,24950,17000"
st "<cell>"
blo "22850,16800"
)
)
gi *200 (GenericInterface
ps "CenterOffsetStrategy"
matrix (Matrix
text (MLText
va (VaSet
)
xt "0,12000,8100,13000"
st "Generic Declarations"
)
header "Generic Declarations"
showHdrWhenContentsEmpty 1
)
elements [
]
)
portInstanceVisAsIs 1
portInstanceVis (PortSigDisplay
sIVOD 1
)
portVis (PortSigDisplay
sIVOD 1
)
)
defaultCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1200,1750"
st "In0"
blo "0,1550"
tm "CptPortNameMgr"
)
)
dt (MLText
va (VaSet
)
)
thePort (LogicalPort
decl (Decl
n "In0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 0
)
)
)
defaultCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
bg "0,0,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,2800,1750"
st "Buffer0"
blo "0,1550"
tm "CptPortNameMgr"
)
)
dt (MLText
va (VaSet
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Buffer0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 0
)
)
)
DeclarativeBlock *201 (SymDeclBlock
uid 1,0
stg "SymDeclLayoutStrategy"
declLabel (Text
uid 2,0
va (VaSet
font "helvetica,8,1"
)
xt "42000,0,47500,1000"
st "Declarations"
blo "42000,800"
)
portLabel (Text
uid 3,0
va (VaSet
font "helvetica,8,1"
)
xt "42000,1000,44400,2000"
st "Ports:"
blo "42000,1800"
)
externalLabel (Text
uid 4,0
va (VaSet
font "helvetica,8,1"
)
xt "42000,47000,44100,48000"
st "User:"
blo "42000,47800"
)
internalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "42000,0,47800,1000"
st "Internal User:"
blo "42000,800"
)
externalText (MLText
uid 5,0
va (VaSet
)
xt "44000,48000,44000,48000"
tm "SyDeclarativeTextMgr"
)
internalText (MLText
uid 7,0
va (VaSet
isHidden 1
)
xt "42000,0,42000,0"
tm "SyDeclarativeTextMgr"
)
)
lastUid 14736,0
okToSyncOnLoad 1
OkToSyncGenericsOnLoad 1
activeModelName "Symbol"
)
