// Seed: 2163227411
module module_0 (
    input uwire id_0,
    output tri0 id_1,
    output wire id_2,
    input tri id_3,
    input supply1 id_4
);
  wire  id_6;
  uwire id_7 = 1;
  wire id_8, id_9;
  supply0 id_10 = 1'h0;
  wire id_11;
  wire id_12;
  assign id_7 = id_3;
endmodule
module module_1 (
    input tri id_0,
    input supply1 id_1,
    output tri id_2,
    input supply0 id_3,
    output uwire id_4,
    output supply0 id_5,
    input wor id_6
);
  id_8(
      .id_0(1), .id_1(~id_3)
  ); module_0(
      id_1, id_5, id_5, id_0, id_6
  );
endmodule
