--
--	Conversion of arm_controller_v2.1.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Mon May 11 22:40:31 2015
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL Net_130 : bit;
SIGNAL Net_376 : bit;
SIGNAL Net_9 : bit;
SIGNAL tmpOE__elbow_net_0 : bit;
SIGNAL Net_659 : bit;
SIGNAL tmpFB_0__elbow_net_0 : bit;
SIGNAL tmpIO_0__elbow_net_0 : bit;
TERMINAL tmpSIOVREF__elbow_net_0 : bit;
SIGNAL zero : bit;
SIGNAL one : bit;
SIGNAL tmpINTERRUPT_0__elbow_net_0 : bit;
SIGNAL tmpOE__baseAzimuth_net_0 : bit;
SIGNAL Net_647 : bit;
SIGNAL tmpFB_0__baseAzimuth_net_0 : bit;
SIGNAL tmpIO_0__baseAzimuth_net_0 : bit;
TERMINAL tmpSIOVREF__baseAzimuth_net_0 : bit;
SIGNAL tmpINTERRUPT_0__baseAzimuth_net_0 : bit;
SIGNAL \Timer_1:Net_81\ : bit;
SIGNAL \Timer_1:Net_75\ : bit;
SIGNAL \Timer_1:Net_69\ : bit;
SIGNAL \Timer_1:Net_66\ : bit;
SIGNAL \Timer_1:Net_82\ : bit;
SIGNAL \Timer_1:Net_72\ : bit;
SIGNAL Net_126 : bit;
SIGNAL Net_125 : bit;
SIGNAL Net_127 : bit;
SIGNAL Net_128 : bit;
SIGNAL Net_129 : bit;
SIGNAL tmpOE__MISO_1_net_0 : bit;
SIGNAL Net_19 : bit;
SIGNAL tmpIO_0__MISO_1_net_0 : bit;
TERMINAL tmpSIOVREF__MISO_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__MISO_1_net_0 : bit;
SIGNAL tmpOE__WIZ_RDY_net_0 : bit;
SIGNAL tmpFB_0__WIZ_RDY_net_0 : bit;
SIGNAL tmpIO_0__WIZ_RDY_net_0 : bit;
TERMINAL tmpSIOVREF__WIZ_RDY_net_0 : bit;
SIGNAL tmpINTERRUPT_0__WIZ_RDY_net_0 : bit;
SIGNAL tmpOE__WIZ_INT_net_0 : bit;
SIGNAL tmpFB_0__WIZ_INT_net_0 : bit;
SIGNAL tmpIO_0__WIZ_INT_net_0 : bit;
TERMINAL tmpSIOVREF__WIZ_INT_net_0 : bit;
SIGNAL tmpINTERRUPT_0__WIZ_INT_net_0 : bit;
SIGNAL tmpOE__WIZ_RST_net_0 : bit;
SIGNAL tmpFB_0__WIZ_RST_net_0 : bit;
SIGNAL tmpIO_0__WIZ_RST_net_0 : bit;
TERMINAL tmpSIOVREF__WIZ_RST_net_0 : bit;
SIGNAL tmpINTERRUPT_0__WIZ_RST_net_0 : bit;
SIGNAL tmpOE__WIZ_SS_net_0 : bit;
SIGNAL tmpFB_0__WIZ_SS_net_0 : bit;
SIGNAL tmpIO_0__WIZ_SS_net_0 : bit;
TERMINAL tmpSIOVREF__WIZ_SS_net_0 : bit;
SIGNAL tmpINTERRUPT_0__WIZ_SS_net_0 : bit;
SIGNAL \BA_PWM:Net_81\ : bit;
SIGNAL \BA_PWM:Net_75\ : bit;
SIGNAL \BA_PWM:Net_69\ : bit;
SIGNAL \BA_PWM:Net_66\ : bit;
SIGNAL \BA_PWM:Net_82\ : bit;
SIGNAL \BA_PWM:Net_72\ : bit;
SIGNAL Net_671 : bit;
SIGNAL Net_670 : bit;
SIGNAL Net_672 : bit;
SIGNAL Net_673 : bit;
SIGNAL Net_669 : bit;
SIGNAL \ELBW_PWM:Net_81\ : bit;
SIGNAL \ELBW_PWM:Net_75\ : bit;
SIGNAL \ELBW_PWM:Net_69\ : bit;
SIGNAL \ELBW_PWM:Net_66\ : bit;
SIGNAL \ELBW_PWM:Net_82\ : bit;
SIGNAL \ELBW_PWM:Net_72\ : bit;
SIGNAL Net_681 : bit;
SIGNAL Net_680 : bit;
SIGNAL Net_682 : bit;
SIGNAL Net_683 : bit;
SIGNAL Net_679 : bit;
SIGNAL \SHLDR_PWM:Net_81\ : bit;
SIGNAL \SHLDR_PWM:Net_75\ : bit;
SIGNAL \SHLDR_PWM:Net_69\ : bit;
SIGNAL \SHLDR_PWM:Net_66\ : bit;
SIGNAL \SHLDR_PWM:Net_82\ : bit;
SIGNAL \SHLDR_PWM:Net_72\ : bit;
SIGNAL Net_799 : bit;
SIGNAL Net_798 : bit;
SIGNAL Net_800 : bit;
SIGNAL Net_801 : bit;
SIGNAL Net_802 : bit;
SIGNAL Net_797 : bit;
SIGNAL \ADC:Net_3125\ : bit;
SIGNAL \ADC:Net_3126\ : bit;
SIGNAL \ADC:Net_1845\ : bit;
SIGNAL \ADC:Net_3112\ : bit;
TERMINAL \ADC:Net_3123\ : bit;
TERMINAL \ADC:Net_3121\ : bit;
TERMINAL \ADC:Net_3117\ : bit;
TERMINAL \ADC:Net_124\ : bit;
TERMINAL \ADC:muxout_minus\ : bit;
TERMINAL \ADC:Net_2020\ : bit;
TERMINAL \ADC:muxout_plus\ : bit;
TERMINAL \ADC:Net_3118\ : bit;
TERMINAL \ADC:Net_3119\ : bit;
TERMINAL \ADC:Net_3122\ : bit;
TERMINAL \ADC:Net_2794\ : bit;
TERMINAL \ADC:mux_bus_plus_1\ : bit;
TERMINAL \ADC:mux_bus_plus_0\ : bit;
TERMINAL \ADC:Net_1450_1\ : bit;
TERMINAL \ADC:Net_1450_0\ : bit;
TERMINAL \ADC:Net_2793\ : bit;
TERMINAL \ADC:Net_1851\ : bit;
TERMINAL \ADC:Net_3016\ : bit;
TERMINAL \ADC:mux_bus_plus_2\ : bit;
TERMINAL \ADC:Net_3147\ : bit;
TERMINAL \ADC:Net_3146\ : bit;
TERMINAL \ADC:Net_3145\ : bit;
TERMINAL \ADC:Net_3144\ : bit;
TERMINAL \ADC:Net_3143\ : bit;
TERMINAL \ADC:Net_3142\ : bit;
TERMINAL \ADC:Net_3141\ : bit;
TERMINAL \ADC:Net_3140\ : bit;
TERMINAL \ADC:Net_3139\ : bit;
TERMINAL \ADC:Net_3138\ : bit;
TERMINAL \ADC:Net_3137\ : bit;
TERMINAL \ADC:Net_3136\ : bit;
TERMINAL \ADC:Net_3135\ : bit;
TERMINAL \ADC:Net_3134\ : bit;
TERMINAL \ADC:Net_3133\ : bit;
TERMINAL \ADC:Net_3132\ : bit;
TERMINAL \ADC:Net_3046\ : bit;
TERMINAL \ADC:mux_bus_minus_2\ : bit;
TERMINAL \ADC:Net_3165\ : bit;
SIGNAL \ADC:Net_3107\ : bit;
SIGNAL \ADC:Net_3106\ : bit;
SIGNAL \ADC:Net_3105\ : bit;
SIGNAL \ADC:Net_3104\ : bit;
SIGNAL \ADC:Net_3103\ : bit;
TERMINAL \ADC:Net_3113\ : bit;
TERMINAL \ADC:Net_43\ : bit;
TERMINAL \ADC:Net_3225\ : bit;
TERMINAL \ADC:mux_bus_minus_1\ : bit;
TERMINAL \ADC:mux_bus_minus_0\ : bit;
TERMINAL \ADC:Net_2375_1\ : bit;
TERMINAL \ADC:Net_2375_0\ : bit;
TERMINAL \ADC:Net_3181\ : bit;
TERMINAL \ADC:Net_3180\ : bit;
TERMINAL \ADC:Net_3179\ : bit;
TERMINAL \ADC:Net_3178\ : bit;
TERMINAL \ADC:Net_3177\ : bit;
TERMINAL \ADC:Net_3176\ : bit;
TERMINAL \ADC:Net_3175\ : bit;
TERMINAL \ADC:Net_3174\ : bit;
TERMINAL \ADC:Net_3173\ : bit;
TERMINAL \ADC:Net_3172\ : bit;
TERMINAL \ADC:Net_3171\ : bit;
TERMINAL \ADC:Net_3170\ : bit;
TERMINAL \ADC:Net_3169\ : bit;
TERMINAL \ADC:Net_3168\ : bit;
TERMINAL \ADC:Net_3167\ : bit;
TERMINAL \ADC:Net_3166\ : bit;
TERMINAL \ADC:Net_8\ : bit;
SIGNAL \ADC:Net_17\ : bit;
SIGNAL Net_971 : bit;
SIGNAL \ADC:Net_3108\ : bit;
SIGNAL \ADC:Net_3109_3\ : bit;
SIGNAL \ADC:Net_3109_2\ : bit;
SIGNAL \ADC:Net_3109_1\ : bit;
SIGNAL \ADC:Net_3109_0\ : bit;
SIGNAL \ADC:Net_3110\ : bit;
SIGNAL \ADC:Net_3111_11\ : bit;
SIGNAL \ADC:Net_3111_10\ : bit;
SIGNAL \ADC:Net_3111_9\ : bit;
SIGNAL \ADC:Net_3111_8\ : bit;
SIGNAL \ADC:Net_3111_7\ : bit;
SIGNAL \ADC:Net_3111_6\ : bit;
SIGNAL \ADC:Net_3111_5\ : bit;
SIGNAL \ADC:Net_3111_4\ : bit;
SIGNAL \ADC:Net_3111_3\ : bit;
SIGNAL \ADC:Net_3111_2\ : bit;
SIGNAL \ADC:Net_3111_1\ : bit;
SIGNAL \ADC:Net_3111_0\ : bit;
SIGNAL Net_972 : bit;
SIGNAL \ADC:Net_3207_1\ : bit;
SIGNAL \ADC:Net_3207_0\ : bit;
SIGNAL \ADC:Net_3235\ : bit;
TERMINAL \ADC:Net_2580\ : bit;
TERMINAL Net_954 : bit;
TERMINAL Net_948 : bit;
TERMINAL \ADC:mux_bus_plus_3\ : bit;
TERMINAL \ADC:mux_bus_plus_4\ : bit;
TERMINAL \ADC:mux_bus_plus_5\ : bit;
TERMINAL \ADC:mux_bus_plus_6\ : bit;
TERMINAL \ADC:mux_bus_plus_7\ : bit;
TERMINAL \ADC:mux_bus_plus_8\ : bit;
TERMINAL \ADC:mux_bus_plus_9\ : bit;
TERMINAL \ADC:mux_bus_plus_10\ : bit;
TERMINAL \ADC:mux_bus_plus_11\ : bit;
TERMINAL \ADC:mux_bus_plus_12\ : bit;
TERMINAL \ADC:mux_bus_plus_13\ : bit;
TERMINAL \ADC:mux_bus_plus_14\ : bit;
TERMINAL \ADC:mux_bus_plus_15\ : bit;
TERMINAL \ADC:mux_bus_minus_3\ : bit;
TERMINAL \ADC:mux_bus_minus_4\ : bit;
TERMINAL \ADC:mux_bus_minus_5\ : bit;
TERMINAL \ADC:mux_bus_minus_6\ : bit;
TERMINAL \ADC:mux_bus_minus_7\ : bit;
TERMINAL \ADC:mux_bus_minus_8\ : bit;
TERMINAL \ADC:mux_bus_minus_9\ : bit;
TERMINAL \ADC:mux_bus_minus_10\ : bit;
TERMINAL \ADC:mux_bus_minus_11\ : bit;
TERMINAL \ADC:mux_bus_minus_12\ : bit;
TERMINAL \ADC:mux_bus_minus_13\ : bit;
TERMINAL \ADC:mux_bus_minus_14\ : bit;
TERMINAL \ADC:mux_bus_minus_15\ : bit;
TERMINAL \ADC:Net_3227\ : bit;
SIGNAL tmpOE__pot_elbow_net_0 : bit;
SIGNAL tmpFB_0__pot_elbow_net_0 : bit;
SIGNAL tmpIO_0__pot_elbow_net_0 : bit;
TERMINAL tmpSIOVREF__pot_elbow_net_0 : bit;
SIGNAL tmpINTERRUPT_0__pot_elbow_net_0 : bit;
SIGNAL tmpOE__pot_shoulder_net_0 : bit;
SIGNAL tmpFB_0__pot_shoulder_net_0 : bit;
SIGNAL tmpIO_0__pot_shoulder_net_0 : bit;
TERMINAL tmpSIOVREF__pot_shoulder_net_0 : bit;
SIGNAL tmpINTERRUPT_0__pot_shoulder_net_0 : bit;
SIGNAL tmpOE__shoulder_net_0 : bit;
SIGNAL tmpFB_0__shoulder_net_0 : bit;
SIGNAL tmpIO_0__shoulder_net_0 : bit;
TERMINAL tmpSIOVREF__shoulder_net_0 : bit;
SIGNAL tmpINTERRUPT_0__shoulder_net_0 : bit;
SIGNAL \Wrist_UART:Net_847\ : bit;
SIGNAL \Wrist_UART:Net_459\ : bit;
SIGNAL \Wrist_UART:Net_652\ : bit;
SIGNAL \Wrist_UART:Net_452\ : bit;
SIGNAL \Wrist_UART:Net_676\ : bit;
SIGNAL \Wrist_UART:Net_245\ : bit;
SIGNAL \Wrist_UART:Net_416\ : bit;
SIGNAL \Wrist_UART:Net_654\ : bit;
SIGNAL \Wrist_UART:Net_379\ : bit;
SIGNAL \Wrist_UART:Net_682\ : bit;
SIGNAL \Wrist_UART:uncfg_rx_irq\ : bit;
SIGNAL \Wrist_UART:SCBclock\ : bit;
SIGNAL \Wrist_UART:Net_653\ : bit;
SIGNAL \Wrist_UART:Net_909\ : bit;
SIGNAL \Wrist_UART:Net_663\ : bit;
SIGNAL \Wrist_UART:tmpOE__tx_net_0\ : bit;
SIGNAL \Wrist_UART:Net_656\ : bit;
SIGNAL \Wrist_UART:tmpFB_0__tx_net_0\ : bit;
SIGNAL \Wrist_UART:tmpIO_0__tx_net_0\ : bit;
TERMINAL \Wrist_UART:tmpSIOVREF__tx_net_0\ : bit;
SIGNAL \Wrist_UART:tmpINTERRUPT_0__tx_net_0\ : bit;
SIGNAL \Wrist_UART:Net_754\ : bit;
SIGNAL \Wrist_UART:Net_767\ : bit;
SIGNAL \Wrist_UART:tmpOE__rx_net_0\ : bit;
SIGNAL \Wrist_UART:tmpIO_0__rx_net_0\ : bit;
TERMINAL \Wrist_UART:tmpSIOVREF__rx_net_0\ : bit;
SIGNAL \Wrist_UART:tmpINTERRUPT_0__rx_net_0\ : bit;
SIGNAL \Wrist_UART:Net_739\ : bit;
SIGNAL \Wrist_UART:Net_747\ : bit;
SIGNAL Net_978 : bit;
SIGNAL \Wrist_UART:Net_751\ : bit;
SIGNAL \Wrist_UART:Net_660\ : bit;
SIGNAL \Wrist_UART:ss_3\ : bit;
SIGNAL \Wrist_UART:ss_2\ : bit;
SIGNAL \Wrist_UART:ss_1\ : bit;
SIGNAL \Wrist_UART:ss_0\ : bit;
SIGNAL \Wrist_UART:Net_687\ : bit;
SIGNAL \Wrist_UART:Net_703\ : bit;
SIGNAL \Wrist_UART:Net_580\ : bit;
SIGNAL \Wrist_UART:Net_581\ : bit;
SIGNAL \Wrist_UART:Net_823\ : bit;
SIGNAL \Wrist_UART:Net_824\ : bit;
SIGNAL \Wrist_UART:Net_547\ : bit;
SIGNAL \Wrist_UART:Net_896\ : bit;
SIGNAL \Wrist_UART:Net_891\ : bit;
SIGNAL \Wrist_UART:Net_932\ : bit;
SIGNAL \Wrist_UART:Net_474\ : bit;
SIGNAL \Wrist_UART:Net_903\ : bit;
SIGNAL \Wrist_UART:Net_899\ : bit;
SIGNAL \Wrist_UART:Net_915\ : bit;
SIGNAL \Wrist_UART:Net_927\ : bit;
SIGNAL tmpOE__stop_elb_dn_net_0 : bit;
SIGNAL Net_1261 : bit;
SIGNAL tmpIO_0__stop_elb_dn_net_0 : bit;
TERMINAL tmpSIOVREF__stop_elb_dn_net_0 : bit;
SIGNAL tmpINTERRUPT_0__stop_elb_dn_net_0 : bit;
SIGNAL tmpOE__MOSI_1_net_0 : bit;
SIGNAL Net_23 : bit;
SIGNAL tmpFB_0__MOSI_1_net_0 : bit;
SIGNAL tmpIO_0__MOSI_1_net_0 : bit;
TERMINAL tmpSIOVREF__MOSI_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__MOSI_1_net_0 : bit;
SIGNAL tmpOE__SCLK_1_net_0 : bit;
SIGNAL Net_25 : bit;
SIGNAL tmpFB_0__SCLK_1_net_0 : bit;
SIGNAL tmpIO_0__SCLK_1_net_0 : bit;
TERMINAL tmpSIOVREF__SCLK_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SCLK_1_net_0 : bit;
SIGNAL \SPIM_1:Net_276\ : bit;
SIGNAL \SPIM_1:Net_239\ : bit;
SIGNAL \SPIM_1:BSPIM:clk_fin\ : bit;
SIGNAL \SPIM_1:BSPIM:load_rx_data\ : bit;
SIGNAL \SPIM_1:BSPIM:dpcounter_one\ : bit;
SIGNAL \SPIM_1:BSPIM:pol_supprt\ : bit;
SIGNAL \SPIM_1:BSPIM:miso_to_dp\ : bit;
SIGNAL \SPIM_1:Net_244\ : bit;
SIGNAL \SPIM_1:BSPIM:mosi_after_ld\ : bit;
SIGNAL \SPIM_1:BSPIM:so_send\ : bit;
SIGNAL \SPIM_1:BSPIM:so_send_reg\ : bit;
SIGNAL \SPIM_1:BSPIM:mosi_reg\ : bit;
SIGNAL \SPIM_1:BSPIM:mosi_fin\ : bit;
SIGNAL \SPIM_1:BSPIM:mosi_cpha_0\ : bit;
SIGNAL \SPIM_1:BSPIM:state_2\ : bit;
SIGNAL \SPIM_1:BSPIM:state_1\ : bit;
SIGNAL \SPIM_1:BSPIM:state_0\ : bit;
SIGNAL \SPIM_1:BSPIM:mosi_from_dp\ : bit;
SIGNAL Net_991 : bit;
SIGNAL \SPIM_1:BSPIM:mosi_hs_reg\ : bit;
SIGNAL \SPIM_1:BSPIM:mosi_cpha_1\ : bit;
SIGNAL \SPIM_1:BSPIM:pre_mosi\ : bit;
SIGNAL \SPIM_1:BSPIM:count_4\ : bit;
SIGNAL \SPIM_1:BSPIM:count_3\ : bit;
SIGNAL \SPIM_1:BSPIM:count_2\ : bit;
SIGNAL \SPIM_1:BSPIM:count_1\ : bit;
SIGNAL \SPIM_1:BSPIM:count_0\ : bit;
SIGNAL \SPIM_1:BSPIM:mosi_pre_reg\ : bit;
SIGNAL \SPIM_1:BSPIM:dpcounter_zero\ : bit;
SIGNAL \SPIM_1:BSPIM:load_cond\ : bit;
SIGNAL \SPIM_1:BSPIM:dpcounter_one_reg\ : bit;
SIGNAL \SPIM_1:BSPIM:mosi_from_dp_reg\ : bit;
SIGNAL \SPIM_1:BSPIM:tx_status_0\ : bit;
SIGNAL \SPIM_1:BSPIM:tx_status_1\ : bit;
SIGNAL \SPIM_1:BSPIM:dpMOSI_fifo_empty\ : bit;
SIGNAL \SPIM_1:BSPIM:tx_status_2\ : bit;
SIGNAL \SPIM_1:BSPIM:dpMOSI_fifo_not_full\ : bit;
SIGNAL \SPIM_1:BSPIM:tx_status_3\ : bit;
SIGNAL \SPIM_1:BSPIM:tx_status_4\ : bit;
SIGNAL \SPIM_1:BSPIM:rx_status_4\ : bit;
SIGNAL \SPIM_1:BSPIM:dpMISO_fifo_full\ : bit;
SIGNAL \SPIM_1:BSPIM:rx_status_5\ : bit;
SIGNAL \SPIM_1:BSPIM:dpMISO_fifo_not_empty\ : bit;
SIGNAL \SPIM_1:BSPIM:rx_status_6\ : bit;
SIGNAL \SPIM_1:BSPIM:tx_status_6\ : bit;
SIGNAL \SPIM_1:BSPIM:tx_status_5\ : bit;
SIGNAL \SPIM_1:BSPIM:rx_status_3\ : bit;
SIGNAL \SPIM_1:BSPIM:rx_status_2\ : bit;
SIGNAL \SPIM_1:BSPIM:rx_status_1\ : bit;
SIGNAL \SPIM_1:BSPIM:rx_status_0\ : bit;
SIGNAL \SPIM_1:BSPIM:control_7\ : bit;
SIGNAL \SPIM_1:BSPIM:control_6\ : bit;
SIGNAL \SPIM_1:BSPIM:control_5\ : bit;
SIGNAL \SPIM_1:BSPIM:control_4\ : bit;
SIGNAL \SPIM_1:BSPIM:control_3\ : bit;
SIGNAL \SPIM_1:BSPIM:control_2\ : bit;
SIGNAL \SPIM_1:BSPIM:control_1\ : bit;
SIGNAL \SPIM_1:BSPIM:control_0\ : bit;
SIGNAL \SPIM_1:Net_253\ : bit;
SIGNAL \SPIM_1:Net_273\ : bit;
SIGNAL \SPIM_1:BSPIM:ld_ident\ : bit;
SIGNAL \SPIM_1:BSPIM:cnt_enable\ : bit;
SIGNAL \SPIM_1:BSPIM:count_6\ : bit;
SIGNAL \SPIM_1:BSPIM:count_5\ : bit;
SIGNAL \SPIM_1:BSPIM:cnt_tc\ : bit;
SIGNAL Net_996 : bit;
SIGNAL Net_994 : bit;
SIGNAL \SPIM_1:BSPIM:sR8:Dp:ce0\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR8:Dp:ce0\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR8:Dp:cl0\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR8:Dp:cl0\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR8:Dp:z0\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR8:Dp:z0\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR8:Dp:ff0\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR8:Dp:ff0\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR8:Dp:ce1\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR8:Dp:ce1\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR8:Dp:cl1\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR8:Dp:cl1\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR8:Dp:z1\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR8:Dp:z1\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR8:Dp:ff1\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR8:Dp:ff1\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR8:Dp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR8:Dp:ov_msb\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR8:Dp:co_msb\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR8:Dp:co_msb\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR8:Dp:cmsb\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR8:Dp:cmsb\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR8:Dp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR8:Dp:ce0_reg\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR8:Dp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR8:Dp:cl0_reg\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR8:Dp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR8:Dp:z0_reg\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR8:Dp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR8:Dp:ff0_reg\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR8:Dp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR8:Dp:ce1_reg\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR8:Dp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR8:Dp:cl1_reg\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR8:Dp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR8:Dp:z1_reg\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR8:Dp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR8:Dp:ff1_reg\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR8:Dp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR8:Dp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR8:Dp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR8:Dp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR8:Dp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR8:Dp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR8:Dp:so_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR8:Dp:so_reg\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR8:Dp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR8:Dp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR8:Dp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR8:Dp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR8:Dp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR8:Dp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR8:Dp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR8:Dp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \SPIM_1:Net_274\ : bit;
SIGNAL tmpOE__stop_elb_up_net_0 : bit;
SIGNAL Net_1260 : bit;
SIGNAL tmpIO_0__stop_elb_up_net_0 : bit;
TERMINAL tmpSIOVREF__stop_elb_up_net_0 : bit;
SIGNAL tmpINTERRUPT_0__stop_elb_up_net_0 : bit;
SIGNAL tmpOE__stop_shdr_dn_net_0 : bit;
SIGNAL Net_1259 : bit;
SIGNAL tmpIO_0__stop_shdr_dn_net_0 : bit;
TERMINAL tmpSIOVREF__stop_shdr_dn_net_0 : bit;
SIGNAL tmpINTERRUPT_0__stop_shdr_dn_net_0 : bit;
SIGNAL tmpOE__stop_shdr_up_net_0 : bit;
SIGNAL Net_1244 : bit;
SIGNAL tmpIO_0__stop_shdr_up_net_0 : bit;
TERMINAL tmpSIOVREF__stop_shdr_up_net_0 : bit;
SIGNAL tmpINTERRUPT_0__stop_shdr_up_net_0 : bit;
SIGNAL tmpOE__LED_net_0 : bit;
SIGNAL tmpFB_0__LED_net_0 : bit;
SIGNAL tmpIO_0__LED_net_0 : bit;
TERMINAL tmpSIOVREF__LED_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LED_net_0 : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:km_run\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:min_kill_reg\ : bit;
SIGNAL \EFFECTOR_PWM:Net_68\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:control_7\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:control_6\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:control_5\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:control_4\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:control_3\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:control_2\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:control_1\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:control_0\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:ctrl_enable\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:prevCapture\ : bit;
SIGNAL \EFFECTOR_PWM:Net_180\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:capt_rising\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:capt_falling\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:hwCapture\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:hwEnable\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:trig_last\ : bit;
SIGNAL \EFFECTOR_PWM:Net_178\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:trig_rise\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:trig_fall\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:trig_out\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:runmode_enable\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \EFFECTOR_PWM:Net_186\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:final_enable\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:tc_i\ : bit;
SIGNAL \EFFECTOR_PWM:Net_179\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:km_tc\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:sc_kill\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:min_kill\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:final_kill\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:db_tc\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:dith_count_1\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:add_vi_vv_MODGEN_1_1\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:dith_count_0\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:add_vi_vv_MODGEN_1_0\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:dith_sel\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:status_6\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:status_5\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:status_4\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:status_3\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:status_2\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:status_1\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:status_0\ : bit;
SIGNAL Net_1220 : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:prevCompare1\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:cmp1\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:cmp1_status\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:cmp2_status\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:cmp2\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:final_kill_reg\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:fifo_full\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:cs_addr_2\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:cs_addr_1\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:cs_addr_0\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:final_capture\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:nc2\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:nc3\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:nc1\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \EFFECTOR_PWM:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \EFFECTOR_PWM:PWMUDB:nc4\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:nc5\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \EFFECTOR_PWM:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \EFFECTOR_PWM:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \EFFECTOR_PWM:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \EFFECTOR_PWM:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \EFFECTOR_PWM:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \EFFECTOR_PWM:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \EFFECTOR_PWM:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \EFFECTOR_PWM:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \EFFECTOR_PWM:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \EFFECTOR_PWM:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \EFFECTOR_PWM:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \EFFECTOR_PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \EFFECTOR_PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \EFFECTOR_PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \EFFECTOR_PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \EFFECTOR_PWM:PWMUDB:nc6\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:nc7\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \EFFECTOR_PWM:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \EFFECTOR_PWM:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \EFFECTOR_PWM:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \EFFECTOR_PWM:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \EFFECTOR_PWM:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \EFFECTOR_PWM:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \EFFECTOR_PWM:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \EFFECTOR_PWM:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \EFFECTOR_PWM:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \EFFECTOR_PWM:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \EFFECTOR_PWM:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \EFFECTOR_PWM:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \EFFECTOR_PWM:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \EFFECTOR_PWM:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \EFFECTOR_PWM:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \EFFECTOR_PWM:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \EFFECTOR_PWM:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \EFFECTOR_PWM:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \EFFECTOR_PWM:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \EFFECTOR_PWM:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \EFFECTOR_PWM:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \EFFECTOR_PWM:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \EFFECTOR_PWM:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \EFFECTOR_PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \EFFECTOR_PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \EFFECTOR_PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \EFFECTOR_PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \EFFECTOR_PWM:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \EFFECTOR_PWM:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \EFFECTOR_PWM:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \EFFECTOR_PWM:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \EFFECTOR_PWM:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:cmp1_eq\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:cmp1_less\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \EFFECTOR_PWM:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \EFFECTOR_PWM:PWMUDB:cmp2_eq\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:cmp2_less\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \EFFECTOR_PWM:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \EFFECTOR_PWM:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \EFFECTOR_PWM:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \EFFECTOR_PWM:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \EFFECTOR_PWM:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \EFFECTOR_PWM:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \EFFECTOR_PWM:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \EFFECTOR_PWM:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \EFFECTOR_PWM:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \EFFECTOR_PWM:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \EFFECTOR_PWM:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \EFFECTOR_PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \EFFECTOR_PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \EFFECTOR_PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \EFFECTOR_PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \EFFECTOR_PWM:PWMUDB:fifo_nempty\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \EFFECTOR_PWM:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \EFFECTOR_PWM:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \EFFECTOR_PWM:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \EFFECTOR_PWM:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \EFFECTOR_PWM:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \EFFECTOR_PWM:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \EFFECTOR_PWM:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \EFFECTOR_PWM:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \EFFECTOR_PWM:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \EFFECTOR_PWM:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \EFFECTOR_PWM:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \EFFECTOR_PWM:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \EFFECTOR_PWM:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \EFFECTOR_PWM:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \EFFECTOR_PWM:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \EFFECTOR_PWM:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \EFFECTOR_PWM:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \EFFECTOR_PWM:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \EFFECTOR_PWM:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \EFFECTOR_PWM:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \EFFECTOR_PWM:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \EFFECTOR_PWM:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \EFFECTOR_PWM:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \EFFECTOR_PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \EFFECTOR_PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \EFFECTOR_PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \EFFECTOR_PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \EFFECTOR_PWM:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \EFFECTOR_PWM:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \EFFECTOR_PWM:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \EFFECTOR_PWM:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \EFFECTOR_PWM:PWMUDB:compare1\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:compare2\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:pwm_i\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:pwm1_i\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:pwm2_i\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:tc_i_reg\ : bit;
SIGNAL Net_1218 : bit;
SIGNAL Net_1108 : bit;
SIGNAL Net_1296 : bit;
SIGNAL Net_1219 : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:pwm_temp\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:b_31\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:b_30\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:b_29\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:b_28\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:b_27\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:b_26\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:b_25\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:b_24\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:b_23\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:b_22\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:b_21\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:b_20\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:b_19\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:b_18\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:b_17\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:b_16\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:b_15\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:b_14\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:b_13\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:b_12\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:b_11\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:b_10\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:b_9\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:b_8\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:b_7\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:b_6\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:b_5\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:b_4\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:b_3\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:b_2\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:b_1\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:b_0\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:a_31\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:a_30\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:a_29\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:a_28\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:a_27\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:a_26\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:a_25\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:a_24\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:a_23\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:a_22\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:a_21\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:a_20\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:a_19\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:a_18\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:a_17\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:a_16\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:a_15\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:a_14\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:a_13\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:a_12\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:a_11\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:a_10\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:a_9\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:a_8\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:a_7\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:a_6\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:a_5\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:a_4\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:a_3\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:a_2\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:a_1\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODIN1_1\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:a_0\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODIN1_0\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:b_31\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:b_30\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:b_29\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:b_28\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:b_27\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:b_26\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:b_25\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:b_24\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:b_23\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:b_22\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:b_21\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:b_20\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:b_19\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:b_18\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:b_17\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:b_16\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:b_15\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:b_14\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:b_13\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:b_12\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:b_11\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:b_10\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:b_9\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:b_8\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:b_7\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:b_6\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:b_5\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:b_4\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:b_3\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:b_2\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:b_1\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:b_0\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:add_vi_vv_MODGEN_1_31\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:s_31\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:add_vi_vv_MODGEN_1_30\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:s_30\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:add_vi_vv_MODGEN_1_29\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:s_29\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:add_vi_vv_MODGEN_1_28\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:s_28\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:add_vi_vv_MODGEN_1_27\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:s_27\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:add_vi_vv_MODGEN_1_26\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:s_26\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:add_vi_vv_MODGEN_1_25\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:s_25\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:add_vi_vv_MODGEN_1_24\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:s_24\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:add_vi_vv_MODGEN_1_23\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:s_23\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:add_vi_vv_MODGEN_1_22\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:s_22\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:add_vi_vv_MODGEN_1_21\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:s_21\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:add_vi_vv_MODGEN_1_20\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:s_20\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:add_vi_vv_MODGEN_1_19\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:s_19\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:add_vi_vv_MODGEN_1_18\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:s_18\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:add_vi_vv_MODGEN_1_17\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:s_17\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:add_vi_vv_MODGEN_1_16\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:s_16\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:add_vi_vv_MODGEN_1_15\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:s_15\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:add_vi_vv_MODGEN_1_14\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:s_14\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:add_vi_vv_MODGEN_1_13\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:s_13\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:add_vi_vv_MODGEN_1_12\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:s_12\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:add_vi_vv_MODGEN_1_11\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:s_11\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:add_vi_vv_MODGEN_1_10\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:s_10\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:add_vi_vv_MODGEN_1_9\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:s_9\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:add_vi_vv_MODGEN_1_8\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:s_8\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:add_vi_vv_MODGEN_1_7\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:s_7\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:add_vi_vv_MODGEN_1_6\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:s_6\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:add_vi_vv_MODGEN_1_5\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:s_5\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:add_vi_vv_MODGEN_1_4\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:s_4\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:add_vi_vv_MODGEN_1_3\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:s_3\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:add_vi_vv_MODGEN_1_2\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:s_2\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:s_1\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:s_0\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \EFFECTOR_PWM:Net_139\ : bit;
SIGNAL \EFFECTOR_PWM:Net_125\ : bit;
SIGNAL \EFFECTOR_PWM:Net_138\ : bit;
SIGNAL \EFFECTOR_PWM:Net_183\ : bit;
SIGNAL \EFFECTOR_PWM:Net_181\ : bit;
SIGNAL Net_1081 : bit;
SIGNAL tmpOE__effector_A_net_0 : bit;
SIGNAL tmpFB_0__effector_A_net_0 : bit;
SIGNAL tmpIO_0__effector_A_net_0 : bit;
TERMINAL tmpSIOVREF__effector_A_net_0 : bit;
SIGNAL tmpINTERRUPT_0__effector_A_net_0 : bit;
SIGNAL \Arduino_UART:Net_847\ : bit;
SIGNAL \Arduino_UART:Net_459\ : bit;
SIGNAL \Arduino_UART:Net_652\ : bit;
SIGNAL \Arduino_UART:Net_452\ : bit;
SIGNAL \Arduino_UART:Net_676\ : bit;
SIGNAL \Arduino_UART:Net_245\ : bit;
SIGNAL \Arduino_UART:Net_416\ : bit;
SIGNAL \Arduino_UART:Net_654\ : bit;
SIGNAL \Arduino_UART:Net_379\ : bit;
SIGNAL \Arduino_UART:Net_682\ : bit;
SIGNAL \Arduino_UART:uncfg_rx_irq\ : bit;
SIGNAL \Arduino_UART:SCBclock\ : bit;
SIGNAL \Arduino_UART:Net_653\ : bit;
SIGNAL \Arduino_UART:Net_909\ : bit;
SIGNAL \Arduino_UART:Net_663\ : bit;
SIGNAL \Arduino_UART:tmpOE__tx_net_0\ : bit;
SIGNAL \Arduino_UART:Net_656\ : bit;
SIGNAL \Arduino_UART:tmpFB_0__tx_net_0\ : bit;
SIGNAL \Arduino_UART:tmpIO_0__tx_net_0\ : bit;
TERMINAL \Arduino_UART:tmpSIOVREF__tx_net_0\ : bit;
SIGNAL \Arduino_UART:tmpINTERRUPT_0__tx_net_0\ : bit;
SIGNAL \Arduino_UART:Net_754\ : bit;
SIGNAL \Arduino_UART:Net_767\ : bit;
SIGNAL Net_1315 : bit;
SIGNAL \Arduino_UART:tmpOE__rx_net_0\ : bit;
SIGNAL \Arduino_UART:tmpIO_0__rx_net_0\ : bit;
TERMINAL \Arduino_UART:tmpSIOVREF__rx_net_0\ : bit;
SIGNAL \Arduino_UART:tmpINTERRUPT_0__rx_net_0\ : bit;
SIGNAL \Arduino_UART:Net_739\ : bit;
SIGNAL \Arduino_UART:Net_747\ : bit;
SIGNAL \Arduino_UART:Net_751\ : bit;
SIGNAL \Arduino_UART:Net_660\ : bit;
SIGNAL \Arduino_UART:ss_3\ : bit;
SIGNAL \Arduino_UART:ss_2\ : bit;
SIGNAL \Arduino_UART:ss_1\ : bit;
SIGNAL \Arduino_UART:ss_0\ : bit;
SIGNAL \Arduino_UART:Net_687\ : bit;
SIGNAL \Arduino_UART:Net_703\ : bit;
SIGNAL \Arduino_UART:Net_580\ : bit;
SIGNAL \Arduino_UART:Net_581\ : bit;
SIGNAL \Arduino_UART:Net_823\ : bit;
SIGNAL \Arduino_UART:Net_824\ : bit;
SIGNAL \Arduino_UART:Net_547\ : bit;
SIGNAL \Arduino_UART:Net_896\ : bit;
SIGNAL \Arduino_UART:Net_891\ : bit;
SIGNAL \Arduino_UART:Net_932\ : bit;
SIGNAL \Arduino_UART:Net_474\ : bit;
SIGNAL \Arduino_UART:Net_903\ : bit;
SIGNAL \Arduino_UART:Net_899\ : bit;
SIGNAL \Arduino_UART:Net_915\ : bit;
SIGNAL \Arduino_UART:Net_927\ : bit;
SIGNAL Net_25D : bit;
SIGNAL \SPIM_1:BSPIM:so_send_reg\\D\ : bit;
SIGNAL \SPIM_1:BSPIM:mosi_reg\\D\ : bit;
SIGNAL \SPIM_1:BSPIM:state_2\\D\ : bit;
SIGNAL \SPIM_1:BSPIM:state_1\\D\ : bit;
SIGNAL \SPIM_1:BSPIM:state_0\\D\ : bit;
SIGNAL Net_991D : bit;
SIGNAL \SPIM_1:BSPIM:mosi_pre_reg\\D\ : bit;
SIGNAL \SPIM_1:BSPIM:load_cond\\D\ : bit;
SIGNAL \SPIM_1:BSPIM:dpcounter_one_reg\\D\ : bit;
SIGNAL \SPIM_1:BSPIM:mosi_from_dp_reg\\D\ : bit;
SIGNAL \SPIM_1:BSPIM:ld_ident\\D\ : bit;
SIGNAL \SPIM_1:BSPIM:cnt_enable\\D\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:trig_last\\D\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \EFFECTOR_PWM:PWMUDB:tc_i_reg\\D\ : bit;
BEGIN

zero <=  ('0') ;

tmpOE__elbow_net_0 <=  ('1') ;

\SPIM_1:BSPIM:load_rx_data\ <= ((not \SPIM_1:BSPIM:count_4\ and not \SPIM_1:BSPIM:count_3\ and not \SPIM_1:BSPIM:count_2\ and not \SPIM_1:BSPIM:count_1\ and \SPIM_1:BSPIM:count_0\));

\SPIM_1:BSPIM:load_cond\\D\ <= ((not \SPIM_1:BSPIM:state_1\ and not \SPIM_1:BSPIM:state_0\ and \SPIM_1:BSPIM:state_2\)
	OR (\SPIM_1:BSPIM:count_0\ and \SPIM_1:BSPIM:load_cond\)
	OR (\SPIM_1:BSPIM:count_1\ and \SPIM_1:BSPIM:load_cond\)
	OR (\SPIM_1:BSPIM:count_2\ and \SPIM_1:BSPIM:load_cond\)
	OR (\SPIM_1:BSPIM:count_3\ and \SPIM_1:BSPIM:load_cond\)
	OR (\SPIM_1:BSPIM:count_4\ and \SPIM_1:BSPIM:load_cond\));

\SPIM_1:BSPIM:tx_status_0\ <= ((not \SPIM_1:BSPIM:state_1\ and \SPIM_1:BSPIM:state_2\ and \SPIM_1:BSPIM:state_0\));

\SPIM_1:BSPIM:tx_status_4\ <= ((not \SPIM_1:BSPIM:state_2\ and not \SPIM_1:BSPIM:state_1\ and not \SPIM_1:BSPIM:state_0\));

\SPIM_1:BSPIM:rx_status_6\ <= ((not \SPIM_1:BSPIM:count_4\ and not \SPIM_1:BSPIM:count_3\ and not \SPIM_1:BSPIM:count_2\ and not \SPIM_1:BSPIM:count_1\ and \SPIM_1:BSPIM:count_0\ and \SPIM_1:BSPIM:rx_status_4\));

\SPIM_1:BSPIM:state_2\\D\ <= ((not \SPIM_1:BSPIM:state_2\ and not \SPIM_1:BSPIM:state_0\ and not \SPIM_1:BSPIM:count_4\ and not \SPIM_1:BSPIM:count_3\ and not \SPIM_1:BSPIM:count_2\ and not \SPIM_1:BSPIM:count_0\ and not \SPIM_1:BSPIM:ld_ident\ and \SPIM_1:BSPIM:state_1\ and \SPIM_1:BSPIM:count_1\)
	OR (not \SPIM_1:BSPIM:state_2\ and not \SPIM_1:BSPIM:count_4\ and not \SPIM_1:BSPIM:count_3\ and not \SPIM_1:BSPIM:count_1\ and not \SPIM_1:BSPIM:tx_status_1\ and \SPIM_1:BSPIM:state_0\ and \SPIM_1:BSPIM:count_2\ and \SPIM_1:BSPIM:count_0\)
	OR (not \SPIM_1:BSPIM:state_2\ and not \SPIM_1:BSPIM:state_1\ and \SPIM_1:BSPIM:state_0\));

\SPIM_1:BSPIM:state_1\\D\ <= ((not \SPIM_1:BSPIM:state_2\ and not \SPIM_1:BSPIM:state_0\ and \SPIM_1:BSPIM:state_1\ and \SPIM_1:BSPIM:count_0\)
	OR (not \SPIM_1:BSPIM:count_2\ and \SPIM_1:BSPIM:state_1\ and \SPIM_1:BSPIM:state_0\)
	OR (not \SPIM_1:BSPIM:state_2\ and not \SPIM_1:BSPIM:count_1\ and not \SPIM_1:BSPIM:count_0\ and \SPIM_1:BSPIM:state_1\)
	OR (not \SPIM_1:BSPIM:state_2\ and \SPIM_1:BSPIM:state_1\ and \SPIM_1:BSPIM:count_2\ and \SPIM_1:BSPIM:count_1\)
	OR (not \SPIM_1:BSPIM:state_2\ and not \SPIM_1:BSPIM:state_0\ and \SPIM_1:BSPIM:state_1\ and \SPIM_1:BSPIM:ld_ident\)
	OR (\SPIM_1:BSPIM:state_1\ and \SPIM_1:BSPIM:state_0\ and \SPIM_1:BSPIM:tx_status_1\)
	OR (not \SPIM_1:BSPIM:state_1\ and not \SPIM_1:BSPIM:state_0\ and \SPIM_1:BSPIM:state_2\)
	OR (not \SPIM_1:BSPIM:state_2\ and not \SPIM_1:BSPIM:state_1\ and \SPIM_1:BSPIM:state_0\)
	OR (\SPIM_1:BSPIM:state_2\ and \SPIM_1:BSPIM:state_1\ and \SPIM_1:BSPIM:state_0\)
	OR (not \SPIM_1:BSPIM:state_2\ and \SPIM_1:BSPIM:state_1\ and \SPIM_1:BSPIM:count_3\)
	OR (not \SPIM_1:BSPIM:state_2\ and \SPIM_1:BSPIM:state_1\ and \SPIM_1:BSPIM:count_4\));

\SPIM_1:BSPIM:state_0\\D\ <= ((not \SPIM_1:BSPIM:state_2\ and not \SPIM_1:BSPIM:state_0\ and not \SPIM_1:BSPIM:tx_status_1\)
	OR (\SPIM_1:BSPIM:state_2\ and \SPIM_1:BSPIM:state_1\ and \SPIM_1:BSPIM:state_0\)
	OR (not \SPIM_1:BSPIM:state_1\ and not \SPIM_1:BSPIM:state_0\ and \SPIM_1:BSPIM:state_2\)
	OR (not \SPIM_1:BSPIM:state_2\ and not \SPIM_1:BSPIM:state_1\ and \SPIM_1:BSPIM:state_0\)
	OR (not \SPIM_1:BSPIM:state_2\ and not \SPIM_1:BSPIM:state_0\ and \SPIM_1:BSPIM:state_1\));

Net_991D <= ((not \SPIM_1:BSPIM:state_0\ and Net_991)
	OR (not \SPIM_1:BSPIM:state_1\ and \SPIM_1:BSPIM:state_2\ and \SPIM_1:BSPIM:state_0\)
	OR (not \SPIM_1:BSPIM:state_2\ and not \SPIM_1:BSPIM:state_1\ and not \SPIM_1:BSPIM:state_0\)
	OR (not \SPIM_1:BSPIM:state_0\ and \SPIM_1:BSPIM:state_2\ and \SPIM_1:BSPIM:state_1\)
	OR (\SPIM_1:BSPIM:state_1\ and Net_991));

\SPIM_1:BSPIM:cnt_enable\\D\ <= ((not \SPIM_1:BSPIM:state_1\ and not \SPIM_1:BSPIM:state_0\ and \SPIM_1:BSPIM:state_2\ and \SPIM_1:BSPIM:cnt_enable\)
	OR (not \SPIM_1:BSPIM:state_2\ and \SPIM_1:BSPIM:state_1\ and \SPIM_1:BSPIM:state_0\)
	OR (\SPIM_1:BSPIM:state_1\ and \SPIM_1:BSPIM:state_0\ and \SPIM_1:BSPIM:cnt_enable\)
	OR (not \SPIM_1:BSPIM:state_2\ and \SPIM_1:BSPIM:state_0\ and \SPIM_1:BSPIM:cnt_enable\)
	OR (not \SPIM_1:BSPIM:state_2\ and \SPIM_1:BSPIM:state_1\ and \SPIM_1:BSPIM:cnt_enable\));

\SPIM_1:BSPIM:mosi_reg\\D\ <= ((not \SPIM_1:BSPIM:state_1\ and not \SPIM_1:BSPIM:state_0\ and \SPIM_1:BSPIM:state_2\ and \SPIM_1:BSPIM:mosi_from_dp\)
	OR (\SPIM_1:BSPIM:state_2\ and \SPIM_1:BSPIM:state_1\ and \SPIM_1:BSPIM:state_0\ and \SPIM_1:BSPIM:mosi_from_dp\)
	OR (not \SPIM_1:BSPIM:state_2\ and Net_23 and \SPIM_1:BSPIM:state_0\)
	OR (not \SPIM_1:BSPIM:state_2\ and not \SPIM_1:BSPIM:state_0\ and \SPIM_1:BSPIM:state_1\ and \SPIM_1:BSPIM:mosi_from_dp\ and \SPIM_1:BSPIM:ld_ident\)
	OR (not \SPIM_1:BSPIM:state_2\ and not \SPIM_1:BSPIM:state_0\ and \SPIM_1:BSPIM:state_1\ and \SPIM_1:BSPIM:mosi_from_dp\ and \SPIM_1:BSPIM:count_0\)
	OR (not \SPIM_1:BSPIM:state_2\ and not \SPIM_1:BSPIM:state_0\ and not \SPIM_1:BSPIM:count_1\ and \SPIM_1:BSPIM:state_1\ and \SPIM_1:BSPIM:mosi_from_dp\)
	OR (not \SPIM_1:BSPIM:state_2\ and not \SPIM_1:BSPIM:state_0\ and \SPIM_1:BSPIM:state_1\ and \SPIM_1:BSPIM:mosi_from_dp\ and \SPIM_1:BSPIM:count_2\)
	OR (not \SPIM_1:BSPIM:state_2\ and not \SPIM_1:BSPIM:state_0\ and \SPIM_1:BSPIM:state_1\ and \SPIM_1:BSPIM:mosi_from_dp\ and \SPIM_1:BSPIM:count_3\)
	OR (not \SPIM_1:BSPIM:state_2\ and not \SPIM_1:BSPIM:state_0\ and \SPIM_1:BSPIM:state_1\ and \SPIM_1:BSPIM:mosi_from_dp\ and \SPIM_1:BSPIM:count_4\));

Net_25D <= ((not \SPIM_1:BSPIM:state_2\ and \SPIM_1:BSPIM:state_1\ and \SPIM_1:BSPIM:state_0\)
	OR (Net_25 and \SPIM_1:BSPIM:state_1\ and \SPIM_1:BSPIM:state_0\));

\SPIM_1:BSPIM:ld_ident\\D\ <= ((not \SPIM_1:BSPIM:state_1\ and not \SPIM_1:BSPIM:state_0\ and \SPIM_1:BSPIM:state_2\)
	OR (not \SPIM_1:BSPIM:state_2\ and \SPIM_1:BSPIM:count_0\ and \SPIM_1:BSPIM:ld_ident\)
	OR (not \SPIM_1:BSPIM:state_2\ and not \SPIM_1:BSPIM:count_1\ and \SPIM_1:BSPIM:ld_ident\)
	OR (not \SPIM_1:BSPIM:state_2\ and \SPIM_1:BSPIM:count_2\ and \SPIM_1:BSPIM:ld_ident\)
	OR (not \SPIM_1:BSPIM:state_2\ and \SPIM_1:BSPIM:count_3\ and \SPIM_1:BSPIM:ld_ident\)
	OR (not \SPIM_1:BSPIM:state_2\ and \SPIM_1:BSPIM:count_4\ and \SPIM_1:BSPIM:ld_ident\)
	OR (\SPIM_1:BSPIM:state_0\ and \SPIM_1:BSPIM:ld_ident\)
	OR (not \SPIM_1:BSPIM:state_1\ and \SPIM_1:BSPIM:ld_ident\));

\EFFECTOR_PWM:PWMUDB:sc_kill_tmp\\D\ <= (not \EFFECTOR_PWM:PWMUDB:tc_i\);

\EFFECTOR_PWM:PWMUDB:dith_count_1\\D\ <= ((not \EFFECTOR_PWM:PWMUDB:dith_count_1\ and \EFFECTOR_PWM:PWMUDB:tc_i\ and \EFFECTOR_PWM:PWMUDB:dith_count_0\)
	OR (not \EFFECTOR_PWM:PWMUDB:dith_count_0\ and \EFFECTOR_PWM:PWMUDB:dith_count_1\)
	OR (not \EFFECTOR_PWM:PWMUDB:tc_i\ and \EFFECTOR_PWM:PWMUDB:dith_count_1\));

\EFFECTOR_PWM:PWMUDB:dith_count_0\\D\ <= ((not \EFFECTOR_PWM:PWMUDB:dith_count_0\ and \EFFECTOR_PWM:PWMUDB:tc_i\)
	OR (not \EFFECTOR_PWM:PWMUDB:tc_i\ and \EFFECTOR_PWM:PWMUDB:dith_count_0\));

\EFFECTOR_PWM:PWMUDB:cmp1_status\ <= ((not \EFFECTOR_PWM:PWMUDB:prevCompare1\ and \EFFECTOR_PWM:PWMUDB:cmp1_less\)
	OR (not \EFFECTOR_PWM:PWMUDB:prevCompare1\ and \EFFECTOR_PWM:PWMUDB:cmp1_eq\));

\EFFECTOR_PWM:PWMUDB:status_2\ <= ((\EFFECTOR_PWM:PWMUDB:runmode_enable\ and \EFFECTOR_PWM:PWMUDB:tc_i\));

\EFFECTOR_PWM:PWMUDB:pwm_i\ <= ((\EFFECTOR_PWM:PWMUDB:control_7\ and \EFFECTOR_PWM:PWMUDB:cmp1_less\)
	OR (\EFFECTOR_PWM:PWMUDB:control_7\ and \EFFECTOR_PWM:PWMUDB:cmp1_eq\));

\EFFECTOR_PWM:PWMUDB:cmp1\ <= (\EFFECTOR_PWM:PWMUDB:cmp1_less\
	OR \EFFECTOR_PWM:PWMUDB:cmp1_eq\);

Clock_counter:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"16b2768a-ff50-4603-9fef-80d4bd5c044c",
		source_clock_id=>"",
		divisor=>0,
		period=>"1000000000",
		is_direct=>'0',
		is_digital=>'0')
	PORT MAP(clock_out=>Net_130,
		dig_domain_out=>open);
Clock_pwm:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"c22dcc9d-6981-477e-8ceb-8f6bed451822",
		source_clock_id=>"",
		divisor=>0,
		period=>"1000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_376,
		dig_domain_out=>open);
isr_1:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_9);
elbow:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e851a3b9-efb8-48be-bbb8-b303b216c393",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__elbow_net_0),
		y=>Net_659,
		fb=>(tmpFB_0__elbow_net_0),
		analog=>(open),
		io=>(tmpIO_0__elbow_net_0),
		siovref=>(tmpSIOVREF__elbow_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__elbow_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__elbow_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__elbow_net_0);
baseAzimuth:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"448028e6-1d07-4ed2-939d-34941122e541",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__elbow_net_0),
		y=>Net_647,
		fb=>(tmpFB_0__baseAzimuth_net_0),
		analog=>(open),
		io=>(tmpIO_0__baseAzimuth_net_0),
		siovref=>(tmpSIOVREF__baseAzimuth_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__elbow_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__elbow_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__baseAzimuth_net_0);
\Timer_1:cy_m0s8_tcpwm_1\:cy_m0s8_tcpwm_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_130,
		capture=>zero,
		count=>tmpOE__elbow_net_0,
		reload=>zero,
		stop=>zero,
		start=>zero,
		underflow=>Net_126,
		overflow=>Net_125,
		compare_match=>Net_127,
		line_out=>Net_128,
		line_out_compl=>Net_129,
		interrupt=>Net_9);
MISO_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1425177d-0d0e-4468-8bcc-e638e5509a9b",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__elbow_net_0),
		y=>(zero),
		fb=>Net_19,
		analog=>(open),
		io=>(tmpIO_0__MISO_1_net_0),
		siovref=>(tmpSIOVREF__MISO_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__elbow_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__elbow_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__MISO_1_net_0);
WIZ_RDY:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__elbow_net_0),
		y=>(zero),
		fb=>(tmpFB_0__WIZ_RDY_net_0),
		analog=>(open),
		io=>(tmpIO_0__WIZ_RDY_net_0),
		siovref=>(tmpSIOVREF__WIZ_RDY_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__elbow_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__elbow_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__WIZ_RDY_net_0);
WIZ_INT:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e1c6993a-8a33-4234-8844-1b5738736882",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__elbow_net_0),
		y=>(zero),
		fb=>(tmpFB_0__WIZ_INT_net_0),
		analog=>(open),
		io=>(tmpIO_0__WIZ_INT_net_0),
		siovref=>(tmpSIOVREF__WIZ_INT_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__elbow_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__elbow_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__WIZ_INT_net_0);
WIZ_RST:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1b26e740-173e-442b-833e-0385dc8d5285",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__elbow_net_0),
		y=>(zero),
		fb=>(tmpFB_0__WIZ_RST_net_0),
		analog=>(open),
		io=>(tmpIO_0__WIZ_RST_net_0),
		siovref=>(tmpSIOVREF__WIZ_RST_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__elbow_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__elbow_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__WIZ_RST_net_0);
WIZ_SS:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"27653248-e211-4f27-82d4-2428f8cbfaec",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__elbow_net_0),
		y=>(zero),
		fb=>(tmpFB_0__WIZ_SS_net_0),
		analog=>(open),
		io=>(tmpIO_0__WIZ_SS_net_0),
		siovref=>(tmpSIOVREF__WIZ_SS_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__elbow_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__elbow_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__WIZ_SS_net_0);
\BA_PWM:cy_m0s8_tcpwm_1\:cy_m0s8_tcpwm_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_376,
		capture=>zero,
		count=>tmpOE__elbow_net_0,
		reload=>zero,
		stop=>zero,
		start=>zero,
		underflow=>Net_671,
		overflow=>Net_670,
		compare_match=>Net_672,
		line_out=>Net_647,
		line_out_compl=>Net_673,
		interrupt=>Net_669);
\ELBW_PWM:cy_m0s8_tcpwm_1\:cy_m0s8_tcpwm_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_376,
		capture=>zero,
		count=>tmpOE__elbow_net_0,
		reload=>zero,
		stop=>zero,
		start=>zero,
		underflow=>Net_681,
		overflow=>Net_680,
		compare_match=>Net_682,
		line_out=>Net_659,
		line_out_compl=>Net_683,
		interrupt=>Net_679);
\SHLDR_PWM:cy_m0s8_tcpwm_1\:cy_m0s8_tcpwm_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_376,
		capture=>zero,
		count=>tmpOE__elbow_net_0,
		reload=>zero,
		stop=>zero,
		start=>zero,
		underflow=>Net_799,
		overflow=>Net_798,
		compare_match=>Net_800,
		line_out=>Net_801,
		line_out_compl=>Net_802,
		interrupt=>Net_797);
\ADC:IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\ADC:Net_3112\);
\ADC:cy_analog_noconnect_44\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_3123\);
\ADC:cy_analog_noconnect_40\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_3121\);
\ADC:cy_analog_noconnect_39\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_3117\);
\ADC:cy_analog_virtualmux_43_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:Net_124\,
		signal2=>\ADC:muxout_minus\);
\ADC:cy_analog_virtualmux_42_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:Net_2020\,
		signal2=>\ADC:muxout_plus\);
\ADC:cy_analog_noconnect_38\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_3118\);
\ADC:cy_analog_noconnect_41\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_3119\);
\ADC:cy_analog_noconnect_43\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_3122\);
\ADC:adc_plus_in_sel_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:muxout_plus\,
		signal2=>\ADC:Net_2794\);
\ADC:Connect_1:bus_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>2,
		is_net_join=>'0')
	PORT MAP(signal1=>(\ADC:mux_bus_plus_1\, \ADC:mux_bus_plus_0\),
		signal2=>(\ADC:Net_1450_1\, \ADC:Net_1450_0\));
\ADC:adc_minus_in_sel_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:muxout_minus\,
		signal2=>\ADC:Net_2793\);
\ADC:cy_analog_noconnect_3\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_1851\);
\ADC:cy_analog_virtualmux_37_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:Net_3016\,
		signal2=>\ADC:mux_bus_plus_2\);
\ADC:cy_analog_noconnect_21\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_3147\);
\ADC:cy_analog_noconnect_20\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_3146\);
\ADC:cy_analog_noconnect_19\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_3145\);
\ADC:cy_analog_noconnect_18\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_3144\);
\ADC:cy_analog_noconnect_17\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_3143\);
\ADC:cy_analog_noconnect_16\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_3142\);
\ADC:cy_analog_noconnect_15\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_3141\);
\ADC:cy_analog_noconnect_14\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_3140\);
\ADC:cy_analog_noconnect_13\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_3139\);
\ADC:cy_analog_noconnect_12\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_3138\);
\ADC:cy_analog_noconnect_11\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_3137\);
\ADC:cy_analog_noconnect_10\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_3136\);
\ADC:cy_analog_noconnect_9\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_3135\);
\ADC:cy_analog_noconnect_8\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_3134\);
\ADC:cy_analog_noconnect_7\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_3133\);
\ADC:cy_analog_noconnect_6\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_3132\);
\ADC:cy_analog_virtualmux_36_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:Net_3046\,
		signal2=>\ADC:mux_bus_minus_2\);
\ADC:cy_analog_noconnect_37\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_3165\);
\ADC:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_3113\);
\ADC:ext_vref_sel_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:Net_43\,
		signal2=>\ADC:Net_3225\);
\ADC:Connect_2:bus_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>2,
		is_net_join=>'0')
	PORT MAP(signal1=>(\ADC:mux_bus_minus_1\, \ADC:mux_bus_minus_0\),
		signal2=>(\ADC:Net_2375_1\, \ADC:Net_2375_0\));
\ADC:cy_analog_noconnect_35\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_3181\);
\ADC:cy_analog_noconnect_34\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_3180\);
\ADC:cy_analog_noconnect_33\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_3179\);
\ADC:cy_analog_noconnect_32\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_3178\);
\ADC:cy_analog_noconnect_31\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_3177\);
\ADC:cy_analog_noconnect_30\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_3176\);
\ADC:cy_analog_noconnect_29\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_3175\);
\ADC:cy_analog_noconnect_28\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_3174\);
\ADC:cy_analog_noconnect_27\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_3173\);
\ADC:cy_analog_noconnect_26\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_3172\);
\ADC:cy_analog_noconnect_25\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_3171\);
\ADC:cy_analog_noconnect_24\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_3170\);
\ADC:cy_analog_noconnect_23\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_3169\);
\ADC:cy_analog_noconnect_22\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_3168\);
\ADC:cy_analog_noconnect_4\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_3167\);
\ADC:cy_analog_noconnect_2\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_3166\);
\ADC:int_vref_sel_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:Net_8\,
		signal2=>\ADC:Net_3113\);
\ADC:cy_psoc4_sar\:cy_psoc4_sar_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vplus=>\ADC:Net_2020\,
		vminus=>\ADC:Net_124\,
		vref=>\ADC:Net_8\,
		ext_vref=>\ADC:Net_43\,
		clock=>\ADC:Net_1845\,
		sample_done=>Net_971,
		chan_id_valid=>\ADC:Net_3108\,
		chan_id=>(\ADC:Net_3109_3\, \ADC:Net_3109_2\, \ADC:Net_3109_1\, \ADC:Net_3109_0\),
		data_valid=>\ADC:Net_3110\,
		data=>(\ADC:Net_3111_11\, \ADC:Net_3111_10\, \ADC:Net_3111_9\, \ADC:Net_3111_8\,
			\ADC:Net_3111_7\, \ADC:Net_3111_6\, \ADC:Net_3111_5\, \ADC:Net_3111_4\,
			\ADC:Net_3111_3\, \ADC:Net_3111_2\, \ADC:Net_3111_1\, \ADC:Net_3111_0\),
		eos_intr=>Net_972,
		irq=>\ADC:Net_3112\,
		sw_negvref=>zero,
		cfg_st_sel=>(zero, zero),
		cfg_average=>zero,
		cfg_resolution=>zero,
		cfg_differential=>zero,
		trigger=>zero,
		data_hilo_sel=>zero);
\ADC:ext_vneg_sel_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:Net_2580\,
		signal2=>\ADC:Net_1851\);
\ADC:cy_psoc4_sarmux_8\:cy_psoc4_sarmux_v1_0
	GENERIC MAP(cy_registers=>"",
		muxin_width=>2,
		input_mode=>"00")
	PORT MAP(muxin_plus=>(\ADC:Net_1450_1\, \ADC:Net_1450_0\),
		muxin_minus=>(\ADC:Net_2375_1\, \ADC:Net_2375_0\),
		cmn_neg=>\ADC:Net_2580\,
		vout_plus=>\ADC:Net_2794\,
		vout_minus=>\ADC:Net_2793\);
\ADC:cy_analog_virtualmux_vplus0_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:mux_bus_plus_0\,
		signal2=>Net_954);
\ADC:cy_analog_virtualmux_vplus1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:mux_bus_plus_1\,
		signal2=>Net_948);
\ADC:cy_analog_virtualmux_vplus2_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:mux_bus_plus_2\,
		signal2=>\ADC:Net_3133\);
\ADC:cy_analog_virtualmux_vplus3_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:mux_bus_plus_3\,
		signal2=>\ADC:Net_3134\);
\ADC:cy_analog_virtualmux_vplus4_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:mux_bus_plus_4\,
		signal2=>\ADC:Net_3135\);
\ADC:cy_analog_virtualmux_vplus5_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:mux_bus_plus_5\,
		signal2=>\ADC:Net_3136\);
\ADC:cy_analog_virtualmux_vplus6_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:mux_bus_plus_6\,
		signal2=>\ADC:Net_3137\);
\ADC:cy_analog_virtualmux_vplus7_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:mux_bus_plus_7\,
		signal2=>\ADC:Net_3138\);
\ADC:cy_analog_virtualmux_vplus8_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:mux_bus_plus_8\,
		signal2=>\ADC:Net_3139\);
\ADC:cy_analog_virtualmux_vplus9_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:mux_bus_plus_9\,
		signal2=>\ADC:Net_3140\);
\ADC:cy_analog_virtualmux_vplus10_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:mux_bus_plus_10\,
		signal2=>\ADC:Net_3141\);
\ADC:cy_analog_virtualmux_vplus11_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:mux_bus_plus_11\,
		signal2=>\ADC:Net_3142\);
\ADC:cy_analog_virtualmux_vplus12_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:mux_bus_plus_12\,
		signal2=>\ADC:Net_3143\);
\ADC:cy_analog_virtualmux_vplus13_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:mux_bus_plus_13\,
		signal2=>\ADC:Net_3144\);
\ADC:cy_analog_virtualmux_vplus14_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:mux_bus_plus_14\,
		signal2=>\ADC:Net_3145\);
\ADC:cy_analog_virtualmux_vplus15_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:mux_bus_plus_15\,
		signal2=>\ADC:Net_3146\);
\ADC:cy_analog_virtualmux_vplus_inj_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:Net_3016\,
		signal2=>\ADC:Net_3147\);
\ADC:cy_analog_virtualmux_vminus0_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:mux_bus_minus_0\,
		signal2=>\ADC:Net_3166\);
\ADC:cy_analog_virtualmux_vminus1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:mux_bus_minus_1\,
		signal2=>\ADC:Net_3167\);
\ADC:cy_analog_virtualmux_vminus2_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:mux_bus_minus_2\,
		signal2=>\ADC:Net_3168\);
\ADC:cy_analog_virtualmux_vminus3_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:mux_bus_minus_3\,
		signal2=>\ADC:Net_3169\);
\ADC:cy_analog_virtualmux_vminus4_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:mux_bus_minus_4\,
		signal2=>\ADC:Net_3170\);
\ADC:cy_analog_virtualmux_vminus5_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:mux_bus_minus_5\,
		signal2=>\ADC:Net_3171\);
\ADC:cy_analog_virtualmux_vminus6_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:mux_bus_minus_6\,
		signal2=>\ADC:Net_3172\);
\ADC:cy_analog_virtualmux_vminus7_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:mux_bus_minus_7\,
		signal2=>\ADC:Net_3173\);
\ADC:cy_analog_virtualmux_vminus8_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:mux_bus_minus_8\,
		signal2=>\ADC:Net_3174\);
\ADC:cy_analog_virtualmux_vminus9_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:mux_bus_minus_9\,
		signal2=>\ADC:Net_3175\);
\ADC:cy_analog_virtualmux_vminus10_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:mux_bus_minus_10\,
		signal2=>\ADC:Net_3176\);
\ADC:cy_analog_virtualmux_vminus11_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:mux_bus_minus_11\,
		signal2=>\ADC:Net_3177\);
\ADC:cy_analog_virtualmux_vminus12_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:mux_bus_minus_12\,
		signal2=>\ADC:Net_3178\);
\ADC:cy_analog_virtualmux_vminus13_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:mux_bus_minus_13\,
		signal2=>\ADC:Net_3179\);
\ADC:cy_analog_virtualmux_vminus14_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:mux_bus_minus_14\,
		signal2=>\ADC:Net_3180\);
\ADC:cy_analog_virtualmux_vminus15_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:mux_bus_minus_15\,
		signal2=>\ADC:Net_3181\);
\ADC:cy_analog_virtualmux_vminus_inj_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:Net_3046\,
		signal2=>\ADC:Net_3165\);
\ADC:intClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"bf2dadfb-51a6-47df-9c95-ca39148a4af8/5c71752a-e182-47ca-942c-9cb20adbdf2f",
		source_clock_id=>"",
		divisor=>0,
		period=>"1000000000",
		is_direct=>'0',
		is_digital=>'0')
	PORT MAP(clock_out=>\ADC:Net_1845\,
		dig_domain_out=>open);
\ADC:cy_analog_noconnect_5\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_3227\);
pot_elbow:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"77715107-f8d5-47e5-a629-0fb83101ac6b",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__elbow_net_0),
		y=>(zero),
		fb=>(tmpFB_0__pot_elbow_net_0),
		analog=>Net_948,
		io=>(tmpIO_0__pot_elbow_net_0),
		siovref=>(tmpSIOVREF__pot_elbow_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__elbow_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__elbow_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__pot_elbow_net_0);
pot_shoulder:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"930623b4-b3ff-44d0-8d0f-bbdacf86f5d3",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__elbow_net_0),
		y=>(zero),
		fb=>(tmpFB_0__pot_shoulder_net_0),
		analog=>Net_954,
		io=>(tmpIO_0__pot_shoulder_net_0),
		siovref=>(tmpSIOVREF__pot_shoulder_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__elbow_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__elbow_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__pot_shoulder_net_0);
shoulder:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"4bc1dfb9-39de-4951-a512-2dbc916e6acf",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__elbow_net_0),
		y=>Net_801,
		fb=>(tmpFB_0__shoulder_net_0),
		analog=>(open),
		io=>(tmpIO_0__shoulder_net_0),
		siovref=>(tmpSIOVREF__shoulder_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__elbow_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__elbow_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__shoulder_net_0);
\Wrist_UART:SCBCLK\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"43ec2fa1-bf22-4b71-9477-b6ca7b97f0b0/81fcee8a-3b8b-4be1-9a5f-a5e2e619a938",
		source_clock_id=>"",
		divisor=>0,
		period=>"6500260010.40042",
		is_direct=>'0',
		is_digital=>'0')
	PORT MAP(clock_out=>\Wrist_UART:Net_847\,
		dig_domain_out=>open);
\Wrist_UART:tx\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"43ec2fa1-bf22-4b71-9477-b6ca7b97f0b0/23b8206d-1c77-4e61-be4a-b4037d5de5fc",
		drive_mode=>"110",
		ibuf_enabled=>"0",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__elbow_net_0),
		y=>\Wrist_UART:Net_656\,
		fb=>(\Wrist_UART:tmpFB_0__tx_net_0\),
		analog=>(open),
		io=>(\Wrist_UART:tmpIO_0__tx_net_0\),
		siovref=>(\Wrist_UART:tmpSIOVREF__tx_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__elbow_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__elbow_net_0,
		out_reset=>zero,
		interrupt=>\Wrist_UART:tmpINTERRUPT_0__tx_net_0\);
\Wrist_UART:rx\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"43ec2fa1-bf22-4b71-9477-b6ca7b97f0b0/78e33e5d-45ea-4b75-88d5-73274e8a7ce4",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__elbow_net_0),
		y=>(zero),
		fb=>\Wrist_UART:Net_654\,
		analog=>(open),
		io=>(\Wrist_UART:tmpIO_0__rx_net_0\),
		siovref=>(\Wrist_UART:tmpSIOVREF__rx_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__elbow_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__elbow_net_0,
		out_reset=>zero,
		interrupt=>\Wrist_UART:tmpINTERRUPT_0__rx_net_0\);
\Wrist_UART:SCB\:cy_m0s8_scb_v2_0
	GENERIC MAP(cy_registers=>"",
		scb_mode=>2)
	PORT MAP(clock=>\Wrist_UART:Net_847\,
		interrupt=>Net_978,
		rx=>\Wrist_UART:Net_654\,
		tx=>\Wrist_UART:Net_656\,
		cts=>zero,
		rts=>\Wrist_UART:Net_751\,
		mosi_m=>\Wrist_UART:Net_660\,
		miso_m=>zero,
		select_m=>(\Wrist_UART:ss_3\, \Wrist_UART:ss_2\, \Wrist_UART:ss_1\, \Wrist_UART:ss_0\),
		sclk_m=>\Wrist_UART:Net_687\,
		mosi_s=>zero,
		miso_s=>\Wrist_UART:Net_703\,
		select_s=>zero,
		sclk_s=>zero,
		scl=>\Wrist_UART:Net_580\,
		sda=>\Wrist_UART:Net_581\,
		tx_req=>\Wrist_UART:Net_823\,
		rx_req=>\Wrist_UART:Net_824\);
stop_elb_dn:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"62541715-f2cd-4ba8-ab70-733a1f419760",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__elbow_net_0),
		y=>(zero),
		fb=>Net_1261,
		analog=>(open),
		io=>(tmpIO_0__stop_elb_dn_net_0),
		siovref=>(tmpSIOVREF__stop_elb_dn_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__elbow_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__elbow_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__stop_elb_dn_net_0);
MOSI_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ed092b9b-d398-4703-be89-cebf998501f6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__elbow_net_0),
		y=>Net_23,
		fb=>(tmpFB_0__MOSI_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__MOSI_1_net_0),
		siovref=>(tmpSIOVREF__MOSI_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__elbow_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__elbow_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__MOSI_1_net_0);
SCLK_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"83b2fde2-60ad-45b6-9e5c-cb3baa6e3f9a",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__elbow_net_0),
		y=>Net_25,
		fb=>(tmpFB_0__SCLK_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__SCLK_1_net_0),
		siovref=>(tmpSIOVREF__SCLK_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__elbow_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__elbow_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SCLK_1_net_0);
\SPIM_1:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"15cb15b3-05f2-49b1-a67e-9f121bc62871/426fcbe0-714d-4404-8fa8-581ff40c30f1",
		source_clock_id=>"",
		divisor=>0,
		period=>"500000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\SPIM_1:Net_276\,
		dig_domain_out=>open);
\SPIM_1:BSPIM:ClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\SPIM_1:Net_276\,
		enable=>tmpOE__elbow_net_0,
		clock_out=>\SPIM_1:BSPIM:clk_fin\);
\SPIM_1:BSPIM:BitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"0001111",
		cy_init_value=>"0000000",
		cy_route_ld=>'0',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\SPIM_1:BSPIM:clk_fin\,
		reset=>zero,
		load=>zero,
		enable=>\SPIM_1:BSPIM:cnt_enable\,
		count=>(\SPIM_1:BSPIM:count_6\, \SPIM_1:BSPIM:count_5\, \SPIM_1:BSPIM:count_4\, \SPIM_1:BSPIM:count_3\,
			\SPIM_1:BSPIM:count_2\, \SPIM_1:BSPIM:count_1\, \SPIM_1:BSPIM:count_0\),
		tc=>\SPIM_1:BSPIM:cnt_tc\);
\SPIM_1:BSPIM:TxStsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0001001",
		cy_int_mask=>"0000000")
	PORT MAP(reset=>zero,
		clock=>\SPIM_1:BSPIM:clk_fin\,
		status=>(zero, zero, \SPIM_1:BSPIM:tx_status_4\, \SPIM_1:BSPIM:load_rx_data\,
			\SPIM_1:BSPIM:tx_status_2\, \SPIM_1:BSPIM:tx_status_1\, \SPIM_1:BSPIM:tx_status_0\),
		interrupt=>Net_996);
\SPIM_1:BSPIM:RxStsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1000000",
		cy_int_mask=>"0000000")
	PORT MAP(reset=>zero,
		clock=>\SPIM_1:BSPIM:clk_fin\,
		status=>(\SPIM_1:BSPIM:rx_status_6\, \SPIM_1:BSPIM:rx_status_5\, \SPIM_1:BSPIM:rx_status_4\, zero,
			zero, zero, zero),
		interrupt=>Net_994);
\SPIM_1:BSPIM:sR8:Dp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\SPIM_1:BSPIM:clk_fin\,
		cs_addr=>(\SPIM_1:BSPIM:state_2\, \SPIM_1:BSPIM:state_1\, \SPIM_1:BSPIM:state_0\),
		route_si=>Net_19,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>\SPIM_1:BSPIM:load_rx_data\,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\SPIM_1:BSPIM:mosi_from_dp\,
		f0_bus_stat=>\SPIM_1:BSPIM:tx_status_2\,
		f0_blk_stat=>\SPIM_1:BSPIM:tx_status_1\,
		f1_bus_stat=>\SPIM_1:BSPIM:rx_status_5\,
		f1_blk_stat=>\SPIM_1:BSPIM:rx_status_4\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
stop_elb_up:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"09e9c478-a1e6-4aba-9991-355d6130e210",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__elbow_net_0),
		y=>(zero),
		fb=>Net_1260,
		analog=>(open),
		io=>(tmpIO_0__stop_elb_up_net_0),
		siovref=>(tmpSIOVREF__stop_elb_up_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__elbow_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__elbow_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__stop_elb_up_net_0);
stop_shdr_dn:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"c73e94b4-9699-4460-aee0-54682babc7db",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__elbow_net_0),
		y=>(zero),
		fb=>Net_1259,
		analog=>(open),
		io=>(tmpIO_0__stop_shdr_dn_net_0),
		siovref=>(tmpSIOVREF__stop_shdr_dn_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__elbow_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__elbow_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__stop_shdr_dn_net_0);
stop_shdr_up:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"a25be4be-7d08-4ed9-aa2a-fe87948bb7c1",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__elbow_net_0),
		y=>(zero),
		fb=>Net_1244,
		analog=>(open),
		io=>(tmpIO_0__stop_shdr_up_net_0),
		siovref=>(tmpSIOVREF__stop_shdr_up_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__elbow_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__elbow_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__stop_shdr_up_net_0);
LED:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"cb0c269b-dfde-4b61-9108-9690da5a8a3d",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__elbow_net_0),
		y=>(zero),
		fb=>(tmpFB_0__LED_net_0),
		analog=>(open),
		io=>(tmpIO_0__LED_net_0),
		siovref=>(tmpSIOVREF__LED_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__elbow_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__elbow_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LED_net_0);
\EFFECTOR_PWM:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_376,
		enable=>tmpOE__elbow_net_0,
		clock_out=>\EFFECTOR_PWM:PWMUDB:ClockOutFromEnBlock\);
\EFFECTOR_PWM:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\EFFECTOR_PWM:PWMUDB:ClockOutFromEnBlock\,
		control=>(\EFFECTOR_PWM:PWMUDB:control_7\, \EFFECTOR_PWM:PWMUDB:control_6\, \EFFECTOR_PWM:PWMUDB:control_5\, \EFFECTOR_PWM:PWMUDB:control_4\,
			\EFFECTOR_PWM:PWMUDB:control_3\, \EFFECTOR_PWM:PWMUDB:control_2\, \EFFECTOR_PWM:PWMUDB:control_1\, \EFFECTOR_PWM:PWMUDB:control_0\));
\EFFECTOR_PWM:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\EFFECTOR_PWM:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \EFFECTOR_PWM:PWMUDB:status_5\, zero, \EFFECTOR_PWM:PWMUDB:status_3\,
			\EFFECTOR_PWM:PWMUDB:status_2\, \EFFECTOR_PWM:PWMUDB:status_1\, \EFFECTOR_PWM:PWMUDB:status_0\),
		interrupt=>Net_1220);
\EFFECTOR_PWM:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\EFFECTOR_PWM:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\EFFECTOR_PWM:PWMUDB:tc_i\, \EFFECTOR_PWM:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\EFFECTOR_PWM:PWMUDB:nc2\,
		cl0=>\EFFECTOR_PWM:PWMUDB:nc3\,
		z0=>\EFFECTOR_PWM:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\EFFECTOR_PWM:PWMUDB:nc4\,
		cl1=>\EFFECTOR_PWM:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\EFFECTOR_PWM:PWMUDB:nc6\,
		f1_blk_stat=>\EFFECTOR_PWM:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\EFFECTOR_PWM:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\EFFECTOR_PWM:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\EFFECTOR_PWM:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\EFFECTOR_PWM:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\EFFECTOR_PWM:PWMUDB:sP16:pwmdp:cmp_eq_1\, \EFFECTOR_PWM:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\EFFECTOR_PWM:PWMUDB:sP16:pwmdp:cmp_lt_1\, \EFFECTOR_PWM:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\EFFECTOR_PWM:PWMUDB:sP16:pwmdp:cmp_zero_1\, \EFFECTOR_PWM:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\EFFECTOR_PWM:PWMUDB:sP16:pwmdp:cmp_ff_1\, \EFFECTOR_PWM:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\EFFECTOR_PWM:PWMUDB:sP16:pwmdp:cap_1\, \EFFECTOR_PWM:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\EFFECTOR_PWM:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\EFFECTOR_PWM:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\EFFECTOR_PWM:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\EFFECTOR_PWM:PWMUDB:tc_i\, \EFFECTOR_PWM:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\EFFECTOR_PWM:PWMUDB:cmp1_eq\,
		cl0=>\EFFECTOR_PWM:PWMUDB:cmp1_less\,
		z0=>\EFFECTOR_PWM:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\EFFECTOR_PWM:PWMUDB:cmp2_eq\,
		cl1=>\EFFECTOR_PWM:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\EFFECTOR_PWM:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\EFFECTOR_PWM:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\EFFECTOR_PWM:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\EFFECTOR_PWM:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\EFFECTOR_PWM:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\EFFECTOR_PWM:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\EFFECTOR_PWM:PWMUDB:sP16:pwmdp:cmp_eq_1\, \EFFECTOR_PWM:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\EFFECTOR_PWM:PWMUDB:sP16:pwmdp:cmp_lt_1\, \EFFECTOR_PWM:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\EFFECTOR_PWM:PWMUDB:sP16:pwmdp:cmp_zero_1\, \EFFECTOR_PWM:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\EFFECTOR_PWM:PWMUDB:sP16:pwmdp:cmp_ff_1\, \EFFECTOR_PWM:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\EFFECTOR_PWM:PWMUDB:sP16:pwmdp:cap_1\, \EFFECTOR_PWM:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\EFFECTOR_PWM:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\);
\EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);
\EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\EFFECTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);
effector_A:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"5b9d8495-bad3-4601-9bf9-ffdc4ba08a5d",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__elbow_net_0),
		y=>Net_1108,
		fb=>(tmpFB_0__effector_A_net_0),
		analog=>(open),
		io=>(tmpIO_0__effector_A_net_0),
		siovref=>(tmpSIOVREF__effector_A_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__elbow_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__elbow_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__effector_A_net_0);
\Arduino_UART:SCBCLK\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"9d484733-2ee3-4657-a31a-b072aa2c16be/81fcee8a-3b8b-4be1-9a5f-a5e2e619a938",
		source_clock_id=>"",
		divisor=>0,
		period=>"723379629.62963",
		is_direct=>'0',
		is_digital=>'0')
	PORT MAP(clock_out=>\Arduino_UART:Net_847\,
		dig_domain_out=>open);
\Arduino_UART:tx\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"9d484733-2ee3-4657-a31a-b072aa2c16be/23b8206d-1c77-4e61-be4a-b4037d5de5fc",
		drive_mode=>"110",
		ibuf_enabled=>"0",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__elbow_net_0),
		y=>\Arduino_UART:Net_656\,
		fb=>(\Arduino_UART:tmpFB_0__tx_net_0\),
		analog=>(open),
		io=>(\Arduino_UART:tmpIO_0__tx_net_0\),
		siovref=>(\Arduino_UART:tmpSIOVREF__tx_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__elbow_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__elbow_net_0,
		out_reset=>zero,
		interrupt=>\Arduino_UART:tmpINTERRUPT_0__tx_net_0\);
\Arduino_UART:SCB_IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_1315);
\Arduino_UART:rx\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"9d484733-2ee3-4657-a31a-b072aa2c16be/78e33e5d-45ea-4b75-88d5-73274e8a7ce4",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__elbow_net_0),
		y=>(zero),
		fb=>\Arduino_UART:Net_654\,
		analog=>(open),
		io=>(\Arduino_UART:tmpIO_0__rx_net_0\),
		siovref=>(\Arduino_UART:tmpSIOVREF__rx_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__elbow_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__elbow_net_0,
		out_reset=>zero,
		interrupt=>\Arduino_UART:tmpINTERRUPT_0__rx_net_0\);
\Arduino_UART:SCB\:cy_m0s8_scb_v2_0
	GENERIC MAP(cy_registers=>"",
		scb_mode=>2)
	PORT MAP(clock=>\Arduino_UART:Net_847\,
		interrupt=>Net_1315,
		rx=>\Arduino_UART:Net_654\,
		tx=>\Arduino_UART:Net_656\,
		cts=>zero,
		rts=>\Arduino_UART:Net_751\,
		mosi_m=>\Arduino_UART:Net_660\,
		miso_m=>zero,
		select_m=>(\Arduino_UART:ss_3\, \Arduino_UART:ss_2\, \Arduino_UART:ss_1\, \Arduino_UART:ss_0\),
		sclk_m=>\Arduino_UART:Net_687\,
		mosi_s=>zero,
		miso_s=>\Arduino_UART:Net_703\,
		select_s=>zero,
		sclk_s=>zero,
		scl=>\Arduino_UART:Net_580\,
		sda=>\Arduino_UART:Net_581\,
		tx_req=>\Arduino_UART:Net_823\,
		rx_req=>\Arduino_UART:Net_824\);
Net_25:cy_dff
	PORT MAP(d=>Net_25D,
		clk=>\SPIM_1:BSPIM:clk_fin\,
		q=>Net_25);
\SPIM_1:BSPIM:so_send_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\SPIM_1:BSPIM:clk_fin\,
		q=>\SPIM_1:BSPIM:so_send_reg\);
\SPIM_1:BSPIM:mosi_reg\:cy_dff
	PORT MAP(d=>\SPIM_1:BSPIM:mosi_reg\\D\,
		clk=>\SPIM_1:BSPIM:clk_fin\,
		q=>Net_23);
\SPIM_1:BSPIM:state_2\:cy_dff
	PORT MAP(d=>\SPIM_1:BSPIM:state_2\\D\,
		clk=>\SPIM_1:BSPIM:clk_fin\,
		q=>\SPIM_1:BSPIM:state_2\);
\SPIM_1:BSPIM:state_1\:cy_dff
	PORT MAP(d=>\SPIM_1:BSPIM:state_1\\D\,
		clk=>\SPIM_1:BSPIM:clk_fin\,
		q=>\SPIM_1:BSPIM:state_1\);
\SPIM_1:BSPIM:state_0\:cy_dff
	PORT MAP(d=>\SPIM_1:BSPIM:state_0\\D\,
		clk=>\SPIM_1:BSPIM:clk_fin\,
		q=>\SPIM_1:BSPIM:state_0\);
Net_991:cy_dff
	PORT MAP(d=>Net_991D,
		clk=>\SPIM_1:BSPIM:clk_fin\,
		q=>Net_991);
\SPIM_1:BSPIM:mosi_pre_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\SPIM_1:BSPIM:clk_fin\,
		q=>\SPIM_1:BSPIM:mosi_pre_reg\);
\SPIM_1:BSPIM:load_cond\:cy_dff
	PORT MAP(d=>\SPIM_1:BSPIM:load_cond\\D\,
		clk=>\SPIM_1:BSPIM:clk_fin\,
		q=>\SPIM_1:BSPIM:load_cond\);
\SPIM_1:BSPIM:dpcounter_one_reg\:cy_dff
	PORT MAP(d=>\SPIM_1:BSPIM:load_rx_data\,
		clk=>\SPIM_1:BSPIM:clk_fin\,
		q=>\SPIM_1:BSPIM:dpcounter_one_reg\);
\SPIM_1:BSPIM:mosi_from_dp_reg\:cy_dff
	PORT MAP(d=>\SPIM_1:BSPIM:mosi_from_dp\,
		clk=>\SPIM_1:BSPIM:clk_fin\,
		q=>\SPIM_1:BSPIM:mosi_from_dp_reg\);
\SPIM_1:BSPIM:ld_ident\:cy_dff
	PORT MAP(d=>\SPIM_1:BSPIM:ld_ident\\D\,
		clk=>\SPIM_1:BSPIM:clk_fin\,
		q=>\SPIM_1:BSPIM:ld_ident\);
\SPIM_1:BSPIM:cnt_enable\:cy_dff
	PORT MAP(d=>\SPIM_1:BSPIM:cnt_enable\\D\,
		clk=>\SPIM_1:BSPIM:clk_fin\,
		q=>\SPIM_1:BSPIM:cnt_enable\);
\EFFECTOR_PWM:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__elbow_net_0,
		s=>zero,
		r=>zero,
		clk=>\EFFECTOR_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\EFFECTOR_PWM:PWMUDB:min_kill_reg\);
\EFFECTOR_PWM:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\EFFECTOR_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\EFFECTOR_PWM:PWMUDB:prevCapture\);
\EFFECTOR_PWM:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\EFFECTOR_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\EFFECTOR_PWM:PWMUDB:trig_last\);
\EFFECTOR_PWM:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\EFFECTOR_PWM:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\EFFECTOR_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\EFFECTOR_PWM:PWMUDB:runmode_enable\);
\EFFECTOR_PWM:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\EFFECTOR_PWM:PWMUDB:sc_kill_tmp\\D\,
		clk=>\EFFECTOR_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\EFFECTOR_PWM:PWMUDB:sc_kill_tmp\);
\EFFECTOR_PWM:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__elbow_net_0,
		s=>zero,
		r=>zero,
		clk=>\EFFECTOR_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\EFFECTOR_PWM:PWMUDB:ltch_kill_reg\);
\EFFECTOR_PWM:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\EFFECTOR_PWM:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\EFFECTOR_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\EFFECTOR_PWM:PWMUDB:dith_count_1\);
\EFFECTOR_PWM:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\EFFECTOR_PWM:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\EFFECTOR_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\EFFECTOR_PWM:PWMUDB:dith_count_0\);
\EFFECTOR_PWM:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\EFFECTOR_PWM:PWMUDB:cmp1\,
		clk=>\EFFECTOR_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\EFFECTOR_PWM:PWMUDB:prevCompare1\);
\EFFECTOR_PWM:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\EFFECTOR_PWM:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\EFFECTOR_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\EFFECTOR_PWM:PWMUDB:status_0\);
\EFFECTOR_PWM:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\EFFECTOR_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\EFFECTOR_PWM:PWMUDB:status_1\);
\EFFECTOR_PWM:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\EFFECTOR_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\EFFECTOR_PWM:PWMUDB:status_5\);
\EFFECTOR_PWM:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>\EFFECTOR_PWM:PWMUDB:pwm_i\,
		clk=>\EFFECTOR_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_1108);
\EFFECTOR_PWM:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\EFFECTOR_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\EFFECTOR_PWM:PWMUDB:pwm1_i_reg\);
\EFFECTOR_PWM:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\EFFECTOR_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\EFFECTOR_PWM:PWMUDB:pwm2_i_reg\);
\EFFECTOR_PWM:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\EFFECTOR_PWM:PWMUDB:status_2\,
		clk=>\EFFECTOR_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\EFFECTOR_PWM:PWMUDB:tc_i_reg\);

END R_T_L;
