0.7
2020.2
Nov  8 2024
22:36:57
C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/pool_tb/pool_tb.gen/sources_1/ip/sram_32x131072/sim/sram_32x131072.v,1763371109,verilog,,C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/pool/ip/axi_interconnect_0/sim/axi_interconnect_0.v,,sram_32x131072,,,../../../../pool_tb.ip_user_files/ipstatic/hdl,,,,,
C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/pool_tb/pool_tb.sim/sim_1/behav/xsim/glbl.v,1762935314,verilog,,,,glbl,,,,,,,,
C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/pool_module/pool_module.v,1763474718,verilog,,C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/pool/top_simulation.v,,pool_module,,,../../../../pool_tb.ip_user_files/ipstatic/hdl,,,,,
C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/pool/axi_m_interface.v,1762935319,verilog,,C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/pool_module/pool_module.v,,axi_m_interface,,,../../../../pool_tb.ip_user_files/ipstatic/hdl,,,,,
C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/pool/ip/axi_interconnect_0/sim/axi_interconnect_0.v,1763371109,verilog,,C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/pool/axi_m_interface.v,,axi_interconnect_0,,,../../../../pool_tb.ip_user_files/ipstatic/hdl,,,,,
C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/pool/ip/axi_vdma_0/sim/axi_vdma_0.vhd,1763371108,vhdl,,,,axi_vdma_0,,,,,,,,
C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/pool/tb.v,1763455101,verilog,,,,tb,,,../../../../pool_tb.ip_user_files/ipstatic/hdl,,,,,
C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/pool/top_simulation.v,1763370959,verilog,,C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/pool/vdma_controller.v,,top_simulation,,,../../../../pool_tb.ip_user_files/ipstatic/hdl,,,,,
C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/pool/vdma_controller.v,1762935319,verilog,,C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/pool/tb.v,,vdma_controller,,,../../../../pool_tb.ip_user_files/ipstatic/hdl,,,,,
