PPA Report for RangeDetector_Timeout
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 8
FF Count: 5
IO Count: 19
Cell Count: 80

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 976.56 MHz
Reg-to-Reg Critical Path Delay: 0.906 ns

POWER METRICS:
-------------
Total Power Consumption: 0.451 W
