0000001 001  NULL    **6;0;START              
0000001 002  -----   -----                    
0000002 010  CSA     As                       Z5 
0000002 020  NP1     Tim                      Z1mf[i1.2.1 Z3c[i1.2.1 Z1m 
0000002 030  NP1     Cook                     Z1mf[i1.2.2 Z3c[i1.2.2 Z1mf 
0000002 040  VVD     foreshadowed             X2.6+ 
0000002 050  MD      last                     T1.1.1[i3.2.1 N4 T1.3[i2.2.1 P1/S2mf[i2.2.1 
0000002 060  NNT1    year                     T1.1.1[i3.2.2 T1.3 P1c T1.3[i2.2.2 P1/S2mf[i2.2.2 
0000002 061  ,       ,                        
0000002 070  NN1     Apple                    Z3c 
0000002 080  VHZ     has                      Z5 A9+ A2.2 S4 
0000002 090  VVN     released                 A1.7- A9- 
0000002 100  AT      the                      Z5 
0000002 110  JJ      long-awaited             X2.6/T1.3+ 
0000002 120  NN1     successor                N4/S2mf N4 
0000002 130  II      to                       Z5 
0000002 140  AT      the                      Z5 
0000002 150  NP1     Mac                      Z1m Z3 
0000002 160  NN1     Pro                      I3.2+/S2mf X9.1+/S2mf 
0000002 161  .       .                        
0000002 162  -----   -----                    
0000002 170  NN1     Apple                    L3 F1 
0000002 171  GE      's                       Z5 
0000002 180  JJ      new                      T3- 
0000002 190  JJ      high-end                 I1.3+ 
0000002 200  NN1     desktop                  H5 
0000002 210  NP1     Mac                      Z1m Z3 
0000002 220  NN2     sports                   K5.1 
0000002 230  XX      not                      Z5[i4.2.1 Z6 
0000002 240  RR      only                     Z5[i4.2.2 A14 
0000002 250  AT1     a                        Z5 
0000002 260  RR      radically                A11.1+ 
0000002 270  JJ      different                A6.1- 
0000002 280  NN1     design                   C1 X7+ B5 
0000002 290  CCB     but                      Z5 
0000002 300  AT1     a                        Z5 
0000002 310  JJ      new                      T3- 
0000002 320  NN1     name                     Q2.2 
0000002 321  ,       ,                        
0000002 330  RR@     too                      N5++ 
0000002 331  :       :                        
0000002 340  NP1     Mac                      Z1m Z3 
0000002 350  JJ      Prime                    A11.1+++ A5.1+++ A4.2+ 
0000002 351  .       .                        
0000002 352  -----   -----                    
0000002 360  AT      The                      Z5 
0000002 370  NN1     name                     Q2.2 
0000002 380  VVZ     derives                  A2.2 Q3 
0000002 390  II      from                     Z5 
0000002 400  AT      the                      Z5 
0000002 410  JJ      surprising               X2.6- A6.2- 
0000002 420  NN1     fact                     A5.2+ X2.2 
0000002 430  CST     that                     Z5 Z8 
0000002 440  AT1     every                    N5.1+ 
0000002 450  NP1     Mac                      Z1m Z3 
0000002 460  JJ      Prime                    A11.1+++ A5.1+++ A4.2+ 
0000002 470  NN1     model                    O2/A5.4- A4.1 X4.2 A5.1+++ C1/S2mf B5/I3.2/S2mf 
0000002 480  VVZ     uses                     A1.5.1 S7.1+ 
0000002 490  AT1     a                        Z5 
0000002 500  JJ      prime                    A11.1+++ A5.1+++ A4.2+ 
0000002 510  NN1     number                   N5 N1 Q1.3 K2 Q4.2 
0000002 520  IO      of                       Z5 
0000002 530  NN1     processor                Y2 O3 
0000002 540  NN2     cores                    O2 F1 A11.1+ Y2% 
0000002 550  II21    rather                   Z5[i6.2.1 Z5[i5.2.1 
0000002 560  II22    than                     Z5[i6.2.2 Z5[i5.2.2 
0000002 570  AT      the                      Z5 
0000002 580  JJ      usual                    A6.2+ 
0000002 590  NN2     multiples                N2 
0000002 600  IO      of                       Z5 
0000002 610  MC      two                      N1 T3 T1.2 
0000002 611  .       .                        
0000002 612  -----   -----                    
0000002 620  AT      The                      Z5 
0000002 630  NP1     Mac                      Z1mf[i7.2.1 Z3c[i7.2.1 Z1m Z3 
0000002 640  NP1%    Prime                    Z1mf[i7.2.2 Z3c[i7.2.2 
0000002 650  VM      can                      A7+ 
0000002 660  VBI     be                       Z5 A3+ 
0000002 670  VVN     configured               O4.1 
0000002 680  IW      with                     Z5 
0000002 690  MC      5                        T1.2[i8.3.1 N3.2[i8.3.1 T1.3[i8.3.1 N1 
0000002 700  II      to                       T1.2[i8.3.2 N3.2[i8.3.2 T1.3[i8.3.2 Z5 
0000002 710  MC      17                       T1.2[i8.3.3 N3.2[i8.3.3 T1.3[i8.3.3 N1 T1.2 T3 T1.3 N3.2 
0000002 720  NN2     cores                    O2 F1 A11.1+ Y2% 
0000002 721  (       (                        
0000002 730  CS      whereas                  Z5 
0000002 740  NP1     Mac                      Z1m Z3 
0000002 750  JJ      Pro                      O2/E2+[i9.2.1 E2+ 
0000002 760  NN2     models                   O2/E2+[i9.2.2 O2/A5.4- A4.1 X4.2 A5.1+++ C1/S2mf B5/I3.2/S2mf 
0000002 770  VBDR    were                     A3+ Z5 
0000002 780  RGT     most                     A13.2 
0000002 790  RR      recently                 T3--- 
0000002 800  JJ      available                A3+ A9+ A1.2+/G1.2 S4 
0000002 810  IW      with                     Z5 
0000002 820  MC      4                        N1 T1.2 T3 T1.3 N3.2 
0000002 821  ,       ,                        
0000002 830  MC      6                        N1 T1.2 T3 T1.3 N3.2 
0000002 831  ,       ,                        
0000002 840  CC      or                       Z5 
0000002 850  MC      12                       N1 T1.2 T3 T1.3 N3.2 
0000002 860  NN2     cores                    O2 F1 A11.1+ Y2% 
0000002 861  )       )                        
0000002 862  .       .                        
0000002 863  -----   -----                    
0000002 870  PPH1    It                       Z8 
0000002 880  VBZ     is                       A3+ Z5 
0000002 890  RR      also                     N5++ 
0000002 891  ,       ,                        
0000002 900  CSA     as                       Z5 
0000002 910  RR      widely                   N5+ A4.2- 
0000002 920  VVN     rumored                  Z99 
0000002 921  ,       ,                        
0000002 930  AT      the                      Z5 
0000002 940  MD      first                    N4 
0000002 950  NN1@    Mac                      Z1m Z3 
0000002 960  NN1     model                    O2/A5.4- A4.1 X4.2 A5.1+++ C1/S2mf B5/I3.2/S2mf 
0000002 970  TO      to                       Z5 
0000002 980  VBI     be                       Z5 A3+ 
0000002 990  VVN     built                    A1.8+[i10.2.1 H1 A1.1.1 A5.1+/A2.1 N3.2+/A2.1 
0000002 000  RR      entirely                 A13.2 
0000002 010  II      in                       A1.8+[i10.2.2 Z5 
0000002 020  AT      the                      Z5 
0000002 030  NP1     United                   Z2c[i13.2.1 Z2c[i12.2.1 Z3c Z1mf[i11.2.1 Z3c[i11.2.1 
0000002 040  NP1     States                   Z2c[i13.2.2 Z2c[i12.2.2 Z2 Z1mf[i11.2.2 Z3c[i11.2.2 
0000002 041  ,       ,                        
0000002 050  IW      with                     Z5 
0000002 060  NN1     assembly                 S5+c A9+ A1.1.1 
0000002 070  VVG     taking                   A1.1.1[i14.2.1 A9+ T1.3 C1 A1.1.1 M2 S7.1- A2.1+ X2.4 S6+ S7.4+ N3 P1 M1 X2.5+ F1@ F2@ Q1.2@ B3@ 
0000002 080  NN1     place                    A1.1.1[i14.2.2 M7 H1 A1.2 P1 
0000002 090  II      at                       Z5 
0000002 100  AT1     a                        Z5 
0000002 110  JJ      new                      T3- 
0000002 120  NN1     Apple                    Z3c 
0000002 130  NN1     factory                  I4/H1c 
0000002 140  II      near                     Z5 
0000002 150  NP1     Portland                 Z2 
0000002 151  ,       ,                        
0000002 160  NP1     Oregon                   Z2 
0000002 161  .       .                        
0000003 001  -----   -----                    
0000004 010  NN1     Apple                    L3 F1 
0000004 011  GE      's                       Z5 
0000004 020  NN1     Web                      Y2 L2 O2 
0000004 030  NN1     site                     M7 
0000004 040  VVZ     claims                   Q2.2 A9+ 
0000004 050  CST     that                     Z5 Z8 
0000004 060  AT      the                      Z5 
0000004 070  NP1     Mac                      Z1mf[i15.2.1 Z3c[i15.2.1 Z1m Z3 
0000004 080  NP1%    Prime                    Z1mf[i15.2.2 Z3c[i15.2.2 
0000004 081  GE      's                       Z5 
0000004 090  NN1     power                    S7.1+ O3 S1.2.5+ N2@ 
0000004 100  VVZ     comes                    M6[i16.2.1 A2.2[i16.2.1 M1 N3.1 A2.2 A3+ X2.1 A9+ S4 N4 S3.2 
0000004 110  II      from                     M6[i16.2.2 A2.2[i16.2.2 Z5 
0000004 120  AT1     an                       Z5 
0000004 130  JJ      advanced                 T3- A5.1+ Y1 A12- T4- T3+ 
0000004 140  NN1     technique                X4.2 
0000004 150  VVN     called                   Q2.2 S1.1.1 Q1.3 S9% 
0000004 151  NULL    <quote>                  
0000004 152  -----   -----                    
0000004 160  JJ      fractal                  Z99 
0000004 170  NN1     processing               A1.1.1 Y2 M1 
0000004 171  ,       ,                        
0000004 172  NULL    </quote>                 
0000004 173  -----   -----                    
0000004 180  VVN     developed                A2.1+ T2+ A5.1+/A2.1 N3.2+/A2.1 H1 A9+ C1 
0000004 190  RR      jointly                  S1.1.2+ 
0000004 200  IW      with                     Z5 
0000004 210  NP1     Intel                    Z3c 
0000004 211  .       .                        
0000004 212  -----   -----                    
0000004 220  JJ      Fractal                  Z99 
0000004 230  NN1     processing               A1.1.1 Y2 M1 
0000004 240  VVZ     enables                  S8+ 
0000004 250  AT1     a                        Z5 
0000004 260  RR      much                     A13.3 N6+ 
0000004 270  JJR     higher                   N3.7++ N5++ A11.1++ S7.1++ A5.1++ T3-- X3.2 G2.2++ E4.1++ I1.3++ O4.2-- O4.6++ S9 
0000004 280  NN1     number                   N5 N1 Q1.3 K2 Q4.2 
0000004 290  IO      of                       Z5 
0000004 300  NN2     calculations             N2 X2.4 
0000004 310  II      per                      Z5 
0000004 320  NN1     core                     O2 F1 A11.1+ Y2% 
0000004 321  ,       ,                        
0000004 330  II      per                      Z5 
0000004 340  NNT1    second                   T1.3 T1.2 
0000004 341  ,       ,                        
0000004 350  CSN     than                     Z5 
0000004 360  VM      can                      A7+ 
0000004 370  VBI     be                       Z5 A3+ 
0000004 380  VVN     achieved                 A9+ X9.2+ 
0000004 390  IW      with                     Z5 
0000004 400  JJ      conventional             A6.2+ 
0000004 410  NN1     processor                Y2 O3 
0000004 420  NN1     architecture             H1 O4.1 
0000004 430  CS21    even                     Z5 A6.1+ O4.4 A1.4 N1 T1.3 A13.1 
0000004 440  CS22    when                     Z5 
0000004 450  VVG     factoring                I2.2 
0000004 460  II      in                       Z5 
0000004 470  JJ      existing                 A3+ 
0000004 480  NN2     techniques               X4.2 
0000004 490  II21    such                     Z5[i17.2.1 
0000004 500  II22    as                       Z5[i17.2.2 Z5 
0000004 510  NN1     Turbo                    O2 
0000004 520  NN1     Boost                    S8+ 
0000004 521  (       (                        
0000004 530  DDQ     which                    Z8 Z5 
0000004 540  VVZ     increases                N5+/A2.1 
0000004 550  NN1     clock                    O2/T1 
0000004 560  NN1     speed                    N3.8+ F3% 
0000004 570  CS      while                    Z5 
0000004 580  VVG     reducing                 N5-/A2.1 N3.2-/A2.1 A12-/A2.1 A2.2 F1 
0000004 590  AT      the                      Z5 
0000004 600  NN1     number                   N5 N1 Q1.3 K2 Q4.2 
0000004 610  IO      of                       Z5 
0000004 620  JJ      active                   X5.2+ A1.1.1 
0000004 630  NN2     cores                    O2 F1 A11.1+ Y2% 
0000004 631  )       )                        
0000004 640  CC      and                      Z5 
0000004 650  NN1     Hyper-Threading          Z99 
0000004 651  (       (                        
0000004 660  DDQ     which                    Z8 Z5 
0000004 670  VVZ     doubles                  N5+/A2.1 
0000004 680  AT      the                      Z5 
0000004 690  NN1     number                   N5 N1 Q1.3 K2 Q4.2 
0000004 700  IO      of                       Z5 
0000004 710  JJ      virtual                  A13.4 
0000004 720  NN2     cores                    O2 F1 A11.1+ Y2% 
0000004 721  )       )                        
0000004 722  .       .                        
0000004 723  -----   -----                    
0000004 730  REX21   For                      Z5[i18.2.1 
0000004 740  REX22   example                  Z5[i18.2.2 
0000004 741  ,       ,                        
0000004 750  AT1     a                        Z5 
0000004 760  JJ      5-core                   Z99 
0000004 770  NN1     Xeon                     Z99 
0000004 780  JJ      fractal                  Z99 
0000004 790  NN1     processor                Y2 O3 
0000004 800  RR      reportedly               A8 
0000004 810  VVZ     yields                   S7.1- A2.1+ A1.1.1 A9- 
0000004 820  JJR     greater                  A5.1++ A11.1++ N3.2++ N5++ X5.2++ 
0000004 830  JJ      effective                X9.2+ 
0000004 840  NN1     performance              K4 X9.2 A1.1.1 A12- 
0000004 850  CSN     than                     Z5 
0000004 860  AT1     a                        Z5 
0000004 870  JJ      standard                 A6.2+ 
0000004 880  JJ      6-core                   Z99 
0000004 890  NN1     Xeon                     Z99 
0000004 900  NN1     processor                Y2 O3 
0000004 910  VVG     running                  M1/N3.8+ G1.2 G2.1- X3.3 S7.1+ A1.1.1 T2++ M3 S4 A6.3+ K4 
0000004 920  II      at                       Z5 
0000004 930  AT      the                      Z5 
0000004 940  DA      same                     A6.1+++ 
0000004 950  NN1     clock                    O2/T1 
0000004 960  NN1     speed                    N3.8+ F3% 
0000004 961  .       .                        
0000004 962  -----   -----                    
0000004 970  II21    According                Z5[i19.2.1 Z5 
0000004 980  II22    to                       Z5[i19.2.2 Z5 
0000004 990  NN1     Apple                    Z3c 
0000004 991  ,       ,                        
0000004 000  DD1     this                     M6 Z5 Z8 
0000004 010  NN1     technique                X4.2 
0000004 020  VVZ     requires                 X7+ S6+ 
0000004 030  CST     that                     Z5 Z8 
0000004 040  AT      the                      Z5 
0000004 050  NN1     number                   N5 N1 Q1.3 K2 Q4.2 
0000004 060  IO      of                       Z5 
0000004 070  NN2     cores                    O2 F1 A11.1+ Y2% 
0000004 080  II      per                      Z5 
0000004 090  NN1     processor                Y2 O3 
0000004 091  ,       ,                        
0000004 100  II31    as                       N5++[i20.2.1 Z5 
0000004 110  II32    well                     N5++[i20.2.2 
0000004 120  II33    as                       Z5 
0000004 130  AT      the                      Z5 
0000004 140  NN1     computer                 Y2 
0000004 141  GE      's                       Z5 
0000004 150  JJ      total                    A13.2 N5.1+ 
0000004 160  NN1     number                   N5 N1 Q1.3 K2 Q4.2 
0000004 170  IO      of                       Z5 
0000004 180  NN2     cores                    O2 F1 A11.1+ Y2% 
0000004 181  ,       ,                        
0000004 190  VBI     be                       A3+ Z5 
0000004 200  JJ      prime                    A11.1+++ A5.1+++ A4.2+ 
0000004 201  .       .                        
0000005 001  -----   -----                    
0000006 010  AT      The                      Z5 
0000006 020  NN1     number                   N5 N1 Q1.3 K2 Q4.2 
0000006 030  IO      of                       Z5 
0000006 040  NN1     processor                Y2 O3 
0000006 050  NN2     cores                    O2 F1 A11.1+ Y2% 
0000006 060  VBZ     is                       A3+ Z5 
0000006 061  XX      n't                      Z6 
0000006 070  AT      the                      Z5 
0000006 080  JJ      only                     A14 
0000006 081  NULL    <quote>                  
0000006 082  -----   -----                    
0000006 090  JJ      prime                    A11.1+++ A5.1+++ A4.2+ 
0000006 091  NULL    </quote>                 
0000006 092  -----   -----                    
0000006 100  NN1     thing                    O2 X4.1 A7- S2mf L2mf 
0000006 110  II      about                    Z5 
0000006 120  AT      the                      Z5 
0000006 130  NP1     Mac                      Z1m Z3 
0000006 140  JJ      Prime                    A11.1+++ A5.1+++ A4.2+ 
0000006 141  .       .                        
0000006 142  -----   -----                    
0000006 150  NN1     Apple                    L3 F1 
0000006 160  VHZ     has                      Z5 A9+ A2.2 S4 
0000006 170  VVN     chosen                   X7+ 
0000006 171  ,       ,                        
0000006 180  RR      presumably               X2.1 
0000006 190  IF      for                      Z5 
0000006 200  NN1     marketing                I2.2 
0000006 210  NN2     reasons                  A2.2 X2.1 
0000006 211  ,       ,                        
0000006 220  TO      to                       Z5 
0000006 230  VVI     make                     A1.1.1 A9+ A2.2 S6+ A3+ A9- X9.2+ X6+ 
0000006 240  RR      almost                   A13.4 
0000006 250  AT1     every                    N5.1+ 
0000006 260  NN1     specification            A4.2+/Q2.2 
0000006 270  AT1     a                        Z5 
0000006 280  JJ      prime                    A11.1+++ A5.1+++ A4.2+ 
0000006 290  NN1     number                   N5 N1 Q1.3 K2 Q4.2 
0000006 300  AT      the                      Z5 
0000006 310  NN1     amount                   N5 
0000006 320  IO      of                       Z5 
0000006 330  NN1     RAM                      L2mn O2 
0000006 331  ,       ,                        
0000006 340  NN1     number                   N5 N1 Q1.3 K2 Q4.2 
0000006 350  IO      of                       Z5 
0000006 360  NN2     ports                    M4/M7 F2 
0000006 370  CC      and                      Z5 
0000006 380  NN1     expansion                N3.2+/A2.1 A4.2-/A2.1 
0000006 390  NN2     slots                    O2 T1.3 I3.1 
0000006 391  ,       ,                        
0000006 400  RR31    and                      Z4[i21.3.1 
0000006 410  RR32    so                       Z4[i21.3.2 Z5 A13.3 
0000006 420  RR33    on                       Z4[i21.3.3 
0000006 421  .       .                        
0000006 422  -----   -----                    
0000006 430  RR      Even                     A13.1 
0000006 440  AT      the                      Z5 
0000006 450  NN1     case                     A4.1 O2 G2.1 B3 X4.1 Q3 
0000006 460  VHZ     has                      A9+ Z5 A2.2 S4 
0000006 470  AT1     a                        Z5 
0000006 480  JJ      prime                    A11.1+++ A5.1+++ A4.2+ 
0000006 490  NN1     number                   N5 N1 Q1.3 K2 Q4.2 
0000006 500  IO      of                       Z5 
0000006 510  NN2     sides                    A4.1 M6 N5.1- S7.3+/S5+c B1 S5+c S4c F1 S1.2 
0000006 511  :       :                        
0000006 520  MC      seven                    N1 T3 T1.2 
0000006 530  II21    instead                  A6.1-[i22.2.1 
0000006 540  II22    of                       A6.1-[i22.2.2 
0000006 550  AT      the                      Z5 
0000006 560  JJ      usual                    A6.2+ 
0000006 570  MC      six                      N1 T3 T1.2 
0000006 571  (       (                        
0000006 580  AT      the                      Z5 
0000006 590  NN1     effect                   A2.2 A8 
0000006 600  VBZ     is                       A3+ Z5 
0000006 610  JJ      subtle                   A11.2- X9.1+ 
0000006 611  ,       ,                        
0000006 620  CCB     but                      Z5 
0000006 630  AT      the                      Z5 
0000006 640  NN1     back                     B1 M6 
0000006 650  IO      of                       Z5 
0000006 660  AT      the                      Z5 
0000006 670  NN1     case                     A4.1 O2 G2.1 B3 X4.1 Q3 
0000006 680  VVZ     consists                 A1.8+ 
0000006 690  IO      of                       Z5 
0000006 700  MC      two                      N1 T3 T1.2 
0000006 710  JJ      vertical                 O4.4 S7.1 
0000006 720  NN2     panels                   S5+c H5 O3 O2 
0000006 730  VVN     joined                   A2.2 S5+ A1.8+ A1.1.1 
0000006 740  II      at                       Z5 
0000006 750  AT1     a                        Z5 
0000006 760  JJ      slight                   N5- B1 A11.1- N3.2- 
0000006 770  NN1     angle                    O4.4 X4.1 
0000006 771  )       )                        
0000006 772  .       .                        
0000007 001  -----   -----                    
0000008 010  II      About                    Z5 
0000008 020  DD1     that                     Z5 Z8 
0000008 030  NN1     case                     A4.1 O2 G2.1 B3 X4.1 Q3 
0000008 031  :       :                        
0000008 040  CS      while                    Z5 
0000008 050  VVG     sticking                 A2.1-[i23.2.1 S5+[i23.2.1 M2 A1.1.1 A1.7+ A2.1- T2++ E2+ A9+% 
0000008 060  IW      with                     A2.1-[i23.2.2 S5+[i23.2.2 Z5 
0000008 070  APPGE   its                      Z8 
0000008 080  NN1     trademark                Q1.1 
0000008 090  VVD     brushed                  B4 A1.1.1 
0000008 100  NN1     aluminum                 O1.1 
0000008 101  ,       ,                        
0000008 110  NN1     Apple                    Z3c 
0000008 120  VVZ     seems                    A8 
0000008 130  TO      to                       Z5 
0000008 140  VHI     have                     Z5 A9+ A2.2 S4 
0000008 150  VVN     taken                    A9+ T1.3 C1 A1.1.1 M2 S7.1- A2.1+ X2.4 S6+ S7.4+ N3 P1 M1 X2.5+ F1@ F2@ Q1.2@ B3@ 
0000008 160  JJ      frequent                 N6+ 
0000008 170  NN2     requests                 Q2.1 Q2.2 
0000008 180  IF      for                      Z5 
0000008 190  AT1     a                        Z5 
0000008 191  NULL    <quote>                  
0000008 192  -----   -----                    
0000008 200  JJ      mini                     N3.2- 
0000008 210  NN1     tower                    H1 
0000008 211  NULL    </quote>                 
0000008 212  -----   -----                    
0000008 220  NN1     design                   C1 X7+ B5 
0000008 230  II      to                       Z5 
0000008 240  NN1     heart                    B1 M6 A11.1+ E1 X5.2+ 
0000008 250  RR21    at                       A13.7[i24.2.1 
0000008 260  RR22    least                    A13.7[i24.2.2 A13.7 
0000008 270  II      to                       Z5 
0000008 280  AT      the                      Z5 
0000008 290  NN1     extent                   N5 N3.6 
0000008 300  JJ      possible                 A7+ 
0000008 310  CS      while                    Z5 
0000008 320  VVG     maintaining              A9+ T2++ S8+ A1.1.1 Q2.2 
0000008 330  JJ      reasonable               S1.2.6+ A5.1+ I1.3- 
0000008 340  NN1     expandability            Z99 
0000008 341  .       .                        
0000008 342  -----   -----                    
0000008 350  AT      The                      Z5 
0000008 360  NP1     Mac                      Z1mf[i25.2.1 Z3c[i25.2.1 Z1m Z3 
0000008 370  NP1%    Prime                    Z1mf[i25.2.2 Z3c[i25.2.2 
0000008 380  VBZ     is                       A3+ Z5 
0000008 390  RR      reportedly               A8 
0000008 400  MC      31                       T3 N1 T1.2 T1.3 N3.2 
0000008 410  NNU     percent                  N5 
0000008 420  JJR     smaller                  N3.2-- N3.7-- N5-- T3-- A11.1-- S5--/I2.1 X3.2- A5.1-- 
0000008 430  CSN     than                     Z5 
0000008 440  AT      the                      Z5 
0000008 450  NP1     Mac                      Z1m Z3 
0000008 460  II      Pro                      E2+ I3.2+/S2mf X9.1+/S2mf 
0000008 470  PPH1    it                       Z8 
0000008 480  VVZ     replaces                 A2.1+ M2 
0000008 481  .       .                        
0000008 482  -----   -----                    
0000008 490  DD1     That                     Z5 Z8 
0000008 500  NN1     space                    N3.6 W1 T1.3 Q1.2 
0000008 510  NN2     savings                  I1.1 
0000008 520  VVZ     comes                    M6[i26.2.1 A2.2[i26.2.1 M1 N3.1 A2.2 A3+ X2.1 A9+ S4 N4 S3.2 
0000008 530  II      from                     M6[i26.2.2 A2.2[i26.2.2 Z5 
0000008 540  VVG     eliminating              A9- E3/L1- 
0000008 550  AT      the                      Z5 
0000008 560  MC      two                      N1 T3 T1.2 
0000008 570  JJ      built-in                 O4.1 A6.2+ 
0000008 580  JJ      optical                  X3.4 
0000008 590  NN1     drive                    M3 X5.2+ X8+ M3/H3 Y2 
0000008 600  NN2     bays                     W3/M4 H2 M5 O4.4 L3 
0000008 601  (       (                        
0000008 610  JJ      external                 M6 G1.1/M7 
0000008 620  NP1     USB                      Z1mf[i27.2.1 Z3c[i27.2.1 
0000008 630  NP1     SuperDrives              Z1mf[i27.2.2 Z3c[i27.2.2 
0000008 640  VBR     are                      A3+ Z5 
0000008 641  ,       ,                        
0000008 650  RR      however                  Z4 
0000008 651  ,       ,                        
0000008 660  VVN     supported                S8+ A1.1.1 K5.1 I1.1 A10+ 
0000008 661  )       )                        
0000008 670  CC      and                      Z5 
0000008 680  VVG     reducing                 N5-/A2.1 N3.2-/A2.1 A12-/A2.1 A2.2 F1 
0000008 690  AT      the                      Z5 
0000008 700  NN1     number                   N5 N1 Q1.3 K2 Q4.2 
0000008 710  IO      of                       Z5 
0000008 720  JJ      hard                     O4.5 A12- S1.2.5+ O4.1 
0000008 730  NN1     drive                    M3 X5.2+ X8+ M3/H3 Y2 
0000008 740  NN2     bays                     W3/M4 H2 M5 O4.4 L3 
0000008 750  CC      and                      Z5 
0000008 760  NP1     PCI                      Z1mf[i28.2.1 Z3c[i28.2.1 
0000008 770  NN1     Express                  Z1mf[i28.2.2 Z3c[i28.2.2 Z3c 
0000008 780  VVZ     slots                    A1.1.1 T1.3 
0000008 790  II      from                     Z5 
0000008 800  MC      four                     N1 T3 T1.2 
0000008 810  IO      of                       Z5 
0000008 820  DD1     each                     N5.1+ 
0000008 830  II      to                       Z5 
0000008 840  MC      three                    N1 T1.2 T3 
0000008 850  IO      of                       Z5 
0000008 860  DD1     each                     N5.1+ 
0000008 861  .       .                        
0000008 862  -----   -----                    
0000008 870  NN2     Photos                   C1 
0000008 880  II      on                       Z5 
0000008 890  NN1     Apple                    Z3c 
0000008 891  GE      's                       Z5 
0000008 900  NN1     Web                      Y2 L2 O2 
0000008 910  NN1     site                     M7 
0000008 920  VV0     illustrate               A4.1 C1 
0000008 930  RRQ     how                      Z5 A13.3 
0000008 940  AT      the                      Z5 
0000008 950  NN1     design                   C1 X7+ B5 
0000008 960  VVZ     maintains                A9+ T2++ S8+ A1.1.1 Q2.2 
0000008 970  AT      the                      Z5 
0000008 980  NP1     Mac                      Z1m Z3 
0000008 990  NN1     Pro                      I3.2+/S2mf X9.1+/S2mf 
0000008 991  GE      's                       Z5 
0000008 000  NN1     modularity               Z99 
0000008 010  CC      and                      Z5 
0000008 020  JJ      easy                     A12+ 
0000008 030  NN1     access                   M1 A9+ A1.1.1 
0000008 040  II      to                       Z5 
0000008 050  JJ      internal                 M6 A10- G1.1 
0000008 060  NN2     components               O2 N5.1- 
0000008 061  .       .                        
0000009 001  -----   -----                    
0000010 010  CS      Although                 Z5 
0000010 020  DD      some                     N5 Z5 
0000010 030  NN1@    Mac                      Z1m Z3 
0000010 040  II      Pro                      A1.5.1/E2+[i29.2.1 E2+ I3.2+/S2mf X9.1+/S2mf 
0000010 050  NN2     users                    A1.5.1/E2+[i29.2.2 A1.5.1/S2mf 
0000010 060  VBR     are                      A3+ Z5 
0000010 070  JJ      sure                     A7+ Z4 
0000010 080  TO      to                       Z5 
0000010 090  VBI     be                       Z5 A3+ 
0000010 100  VVN@    miffed                   E3- 
0000010 110  II      at                       Z5 
0000010 120  AT      the                      Z5 
0000010 130  JJ@     reduced                  N5-/A2.1 N3.2-/A2.1 A12-/A2.1 A2.2 F1 
0000010 140  JJ      internal                 M6 A10- G1.1 
0000010 150  NN1     expansion                N3.2+/A2.1 A4.2-/A2.1 
0000010 160  NN2     options                  X7+ I2.1 P1 
0000010 161  ,       ,                        
0000010 170  NN1     Apple                    Z3c 
0000010 180  VHZ     has                      Z5 A9+ A2.2 S4 
0000010 190  RR      arguably                 Q2.1/A5 
0000010 200  VVN     increased                N5+/A2.1 
0000010 210  JJ      overall                  N5.1+ 
0000010 220  NN1     expandability            Z99 
0000010 230  II      by                       Z5 
0000010 240  VVG     focusing                 X5.1+ X3.4 A4.2+ 
0000010 250  II      on                       Z5 
0000010 260  JJ      external                 M6 G1.1/M7 
0000010 270  NN2     ports                    M4/M7 F2 
0000010 271  .       .                        
0000010 272  -----   -----                    
0000010 280  AT      The                      Z5 
0000010 290  NP1     Mac                      Z1m Z3 
0000010 300  JJ      Prime                    A11.1+++ A5.1+++ A4.2+ 
0000010 310  NN2     offers                   A9- Q2.2 I1.3- 
0000010 320  AT1     an                       Z5 
0000010 330  JJ      unprecedented            A6.2- 
0000010 340  MC      seven                    N1 T3 T1.2 
0000010 350  NN1     Thunderbolt              W4 A1.1.2 
0000010 360  NN2     ports                    M4/M7 F2 
0000010 370  MC      three                    N1 T1.2 T3 
0000010 380  II      on                       Z5 
0000010 390  AT      the                      Z5 
0000010 400  NN1     front                    M6 M7/W3 A4.1 A10- S1.2.3+ W4 
0000010 410  CC      and                      Z5 
0000010 420  MC      four                     N1 T3 T1.2 
0000010 430  II      on                       Z5 
0000010 440  AT      the                      Z5 
0000010 450  NN1     back                     B1 M6 
0000010 460  DDQ     which                    Z8 Z5 
0000010 470  RR      directly                 M6 N3.8+ S1.1.1 
0000010 480  VV0     support                  S8+ A1.1.1 K5.1 I1.1 A10+ 
0000010 490  JJ      external                 M6 G1.1/M7 
0000010 500  NN1     storage                  A9+ 
0000010 501  ,       ,                        
0000010 510  NN2     displays                 A10+ Y2 
0000010 511  ,       ,                        
0000010 520  CC      and                      S2mf[i30.2.1 Z5 
0000010 530  JJ      other                    S2mf[i30.2.2 A6.1- 
0000010 540  NN2     peripherals              Y2 M7 
0000010 541  .       .                        
0000010 542  -----   -----                    
0000010 543  (       (                        
0000010 550  NN1     Thunderbolt              W4 A1.1.2 
0000010 560  NN2     adapters                 O3 Q4.3/S2mf 
0000010 570  VBR     are                      A3+ Z5 
0000010 580  RR      widely                   N5+ A4.2- 
0000010 590  JJ      available                A3+ A9+ A1.2+/G1.2 S4 
0000010 600  IF      for                      Z5 
0000010 610  VVG     connecting               A2.2 S5+ M3 A1.1.1 
0000010 620  II      to                       Z5 
0000010 630  NP1     FireWire                 Z2[i31.2.1 Z1mf[i31.2.1 
0000010 640  MC      800                      Z2[i31.2.2 Z1mf[i31.2.2 N1 T1.2 T3 T1.3 N3.2 
0000010 641  ,       ,                        
0000010 650  VV0     gigabit                  Y2 
0000010 660  NP1     Ethernet                 Z99 
0000010 661  ,       ,                        
0000010 670  NN1     eSATA                    Z99 
0000010 671  ,       ,                        
0000010 680  NN1     Fibre                    O1.1 O2 
0000010 690  NN1     Channel                  Z2 
0000010 691  ,       ,                        
0000010 700  NP1     PCIe                     Z99 
0000010 701  ,       ,                        
0000010 710  FU      ExpressCard/34           Z99 
0000010 711  ,       ,                        
0000010 720  CC      and                      S2mf[i32.2.1 Z5 
0000010 730  JJ      other                    S2mf[i32.2.2 A6.1- 
0000010 740  JJ      common                   A6.2+ N5++ S5+ O4.2- 
0000010 750  NN1     device                   O2[i33.2.1 O2 X4.2 Q1.1 
0000010 760  NN2     types                    O2[i33.2.2 A4.1 A6.2+ S1.2 Q1.2 
0000010 761  .       .                        
0000010 762  )       )                        
0000010 763  -----   -----                    
0000010 770  RR21    In                       N5++[i34.2.1 
0000010 780  RR22    addition                 N5++[i34.2.2 
0000010 781  ,       ,                        
0000010 790  II31    in                       A6.1-[i35.3.1 Z5 
0000010 800  II32    place                    A6.1-[i35.3.2 
0000010 810  II33    of                       A6.1-[i35.3.3 
0000010 820  AT      the                      Z5 
0000010 830  NP1     Mac                      Z1m Z3 
0000010 840  NN1     Pro                      I3.2+/S2mf X9.1+/S2mf 
0000010 841  GE      's                       Z5 
0000010 850  MC      five                     N1 T3 T1.2 
0000010 860  NP1     USB                      Z2[i36.2.1 Z1mf[i36.2.1 
0000010 870  MC      2.0                      Z2[i36.2.2 Z1mf[i36.2.2 N1 T1.2 T3 T1.3 N3.2 
0000010 880  NN2     ports                    M4/M7 F2 
0000010 881  ,       ,                        
0000010 890  AT      the                      Z5 
0000010 900  NP1     Mac                      Z1m Z3 
0000010 910  JJ      Prime                    A11.1+++ A5.1+++ A4.2+ 
0000010 920  NN2     offers                   A9- Q2.2 I1.3- 
0000010 930  MC      seven                    N1 T3 T1.2 
0000010 940  NP1     USB                      Z2[i37.2.1 Z1mf[i37.2.1 
0000010 950  MC      3.0                      Z2[i37.2.2 Z1mf[i37.2.2 N1 T1.2 T3 T1.3 N3.2 
0000010 960  NN2     ports                    M4/M7 F2 
0000010 970  MC      four                     N1 T3 T1.2 
0000010 980  II      on                       Z5 
0000010 990  AT      the                      Z5 
0000010 000  NN1     front                    M6 M7/W3 A4.1 A10- S1.2.3+ W4 
0000010 010  CC      and                      Z5 
0000010 020  MC      three                    N1 T1.2 T3 
0000010 030  II      on                       Z5 
0000010 040  AT      the                      Z5 
0000010 050  NN1     back                     B1 M6 
0000010 051  .       .                        
0000010 052  -----   -----                    
0000010 060  CSA     As                       Z5 
0000010 070  II      on                       Z5 
0000010 080  AT      the                      Z5 
0000010 090  NP1     Mac                      Z1m Z3 
0000010 100  NN1     Pro                      I3.2+/S2mf X9.1+/S2mf 
0000010 101  ,       ,                        
0000010 110  AT      the                      Z5 
0000010 120  NP1     Mac                      Z1mf[i38.2.1 Z3c[i38.2.1 Z1m Z3 
0000010 130  NP1%    Prime                    Z1mf[i38.2.2 Z3c[i38.2.2 
0000010 140  VHZ     has                      A9+ Z5 A2.2 S4 
0000010 150  AT1     a                        Z5 
0000010 160  JJ      front-panel              Z99 
0000010 170  NN1     headphone                K3 
0000010 180  NN1     jack                     O2 
0000010 181  ,       ,                        
0000010 190  II      plus                     Z5 
0000010 200  JJ      optical                  X3.4 
0000010 210  JJ      digital                  Y2 N1 
0000010 220  JJ      audio                    K3 
0000010 230  NN1     input                    O2 Q2.2 Y2 A1.1.1 S5+c% 
0000010 240  CC      and                      Z5 
0000010 250  NN1     output                   N5 Y2 X9.2+ Q4 
0000010 260  NN2     ports                    M4/M7 F2 
0000010 270  CC      and                      Z5 
0000010 280  NN1     stereo                   K3 
0000010 290  NN1     line-level               Z99 
0000010 300  NN1     input                    O2 Q2.2 Y2 A1.1.1 S5+c% 
0000010 310  CC      and                      Z5 
0000010 320  NN1     output                   N5 Y2 X9.2+ Q4 
0000010 330  NN2     jacks                    O2 
0000010 331  .       .                        
0000010 332  -----   -----                    
0000010 340  VV0     Support                  S8+ A1.1.1 K5.1 I1.1 A10+ 
0000010 350  IF      for                      Z5 
0000010 360  NP1     Wi-Fi                    Z99 
0000010 370  CC      and                      Z5 
0000010 380  NP1     Bluetooth                Z99 
0000010 390  RR      also                     N5++ 
0000010 400  VV0     appear                   A8 A10+ A3+ G2.1 K4 Q4 
0000010 410  TO      to                       Z5 
0000010 420  VBI     be                       A3+ Z5 
0000010 430  JJ      unchanged                A2.1- 
0000010 440  II      from                     Z5 
0000010 450  AT      the                      Z5 
0000010 460  NP1     Mac                      Z1m Z3 
0000010 470  NN1     Pro                      I3.2+/S2mf X9.1+/S2mf 
0000010 471  .       .                        
0000010 472  -----   -----                    
0000010 480  CCB     But                      Z5 
0000010 490  AT      the                      Z5 
0000010 500  NP1     Mac                      Z1mf[i39.2.1 Z3c[i39.2.1 Z1m Z3 
0000010 510  NP1%    Prime                    Z1mf[i39.2.2 Z3c[i39.2.2 
0000010 520  VHZ     has                      A9+ Z5 A2.2 S4 
0000010 530  AT      no                       Z6 
0000010 540  JJ      independent              S5- 
0000010 550  NN1     FireWire                 Z99 
0000010 551  ,       ,                        
0000010 560  NP1     Ethernet                 Z99 
0000010 561  ,       ,                        
0000010 570  CC      or                       Z5 
0000010 580  NN1     video                    Q4.3 
0000010 590  NN2     ports                    M4/M7 F2 
0000010 591  (       (                        
0000010 600  DB      all                      N5.1+ 
0000010 610  IO      of                       Z5 
0000010 620  DDQ     which                    Z8 Z5 
0000010 630  NN1     Apple                    Z3c 
0000010 640  RT      now                      T1.1.2 Z4 
0000010 650  RR      apparently               A8 
0000010 660  VVZ     considers                X2.1 X2.4 X6 
0000010 670  JJ      redundant                I3.1- S6- 
0000010 671  ,       ,                        
0000010 680  NN2     thanks                   S1.2.4+ 
0000010 690  II      to                       Z5 
0000010 700  NN1     Thunderbolt              W4 A1.1.2 
0000010 701  )       )                        
0000010 702  .       .                        
0000011 001  -----   -----                    
0000012 010  AT      The                      Z5 
0000012 020  NP1     Mac                      Z1mf[i40.2.1 Z3c[i40.2.1 Z1m Z3 
0000012 030  NP1%    Prime                    Z1mf[i40.2.2 Z3c[i40.2.2 
0000012 040  VVZ     comes                    M1[i41.2.1 A1.5.2+[i41.2.1 O4.2+[i41.2.1 S1.1.3+[i41.2.1 T2+[i41.2.1 M1 N3.1 A2.2 A3+ X2.1 A9+ S4 N4 S3.2 
0000012 050  II      in                       M1[i41.2.2 A1.5.2+[i41.2.2 O4.2+[i41.2.2 S1.1.3+[i41.2.2 T2+[i41.2.2 Z5 A2.1+[i42.2.1 
0000012 060  MC      two                      N1 T3 T1.2 A2.1+[i42.2.2 
0000012 070  JJ      standard                 A6.2+ 
0000012 080  NN2     configurations           O4.1 O2 
0000012 081  ,       ,                        
0000012 090  DD1     each                     N5.1+ 
0000012 100  IW      with                     Z5 
0000012 110  JJ      various                  A6.3+ 
0000012 120  JJ      build-to-order           Z99 
0000012 130  NN2     options                  X7+ I2.1 P1 
0000012 131  .       .                        
0000012 132  -----   -----                    
0000012 140  AT      The                      Z5 
0000012 150  NN1     base                     M7 T2+ A1.1.1 O1 K5.1@ B1% 
0000012 160  NN1     model                    O2/A5.4- A4.1 X4.2 A5.1+++ C1/S2mf B5/I3.2/S2mf 
0000012 170  VVZ     includes                 A1.8+ 
0000012 180  AT1     a                        Z5 
0000012 190  JJ      5-core                   Z99 
0000012 200  NN1     Xeon                     Z99 
0000012 201  NULL    <quote>                  
0000012 202  -----   -----                    
0000012 210  NN1     Westmere                 Z99 
0000012 211  NULL    </quote>                 
0000012 212  -----   -----                    
0000012 220  NN1     processor                Y2 O3 
0000012 230  VVG     running                  M1/N3.8+ G1.2 G2.1- X3.3 S7.1+ A1.1.1 T2++ M3 S4 A6.3+ K4 
0000012 240  II      at                       Z5 
0000012 250  MC      4.21                     N1 T1.2 T3 T1.3 N3.2 
0000012 260  NNU     GHz                      Z99 
0000012 270  IF      for                      Z5 
0000012 280  NNU     $2,399                   Z99 
0000012 281  ,       ,                        
0000012 290  IW      with                     Z5 
0000012 300  AT1     an                       Z5 
0000012 310  JJ      optional                 S6- 
0000012 320  NN1     upgrade                  A11.1+/A2.1 A5.1+/A2.1 
0000012 330  II      to                       Z5 
0000012 340  AT1     a                        Z5 
0000012 350  JJ      7-core                   Z99 
0000012 360  NN1     processor                Y2 O3 
0000012 370  VVG     running                  M1/N3.8+ G1.2 G2.1- X3.3 S7.1+ A1.1.1 T2++ M3 S4 A6.3+ K4 
0000012 380  II      at                       Z5 
0000012 390  MC      4.43                     N1 T1.2 T3 T1.3 N3.2 
0000012 400  NNU     GHz                      Z99 
0000012 401  (       (                        
0000012 410  NNU     $500                     Z99 
0000012 420  JJ      extra                    N5++ 
0000012 421  )       )                        
0000012 422  .       .                        
0000012 423  -----   -----                    
0000012 430  DD1     This                     M6 Z5 Z8 
0000012 440  JJ      single-processor         Z99 
0000012 450  NN1     configuration            O4.1 O2 
0000012 460  VVZ     comes                    M1 N3.1 A2.2 A3+ X2.1 A9+ S4 N4 S3.2 
0000012 470  JJ      standard                 A6.2+ 
0000012 480  IW      with                     Z5 
0000012 490  MC      11                       N1 T1.2 T3 T1.3 N3.2 
0000012 500  NP1     GB                       Z2 
0000012 510  IO      of                       Z5 
0000012 520  NN1     RAM                      L2mn O2 
0000012 521  ,       ,                        
0000012 530  JJ      expandable               Z99 
0000012 540  II      to                       Z5 
0000012 550  MC      67                       N1 T1.2 T3 T1.3 N3.2 
0000012 560  NP1     GB                       Z2 
0000012 561  .       .                        
0000012 562  -----   -----                    
0000012 570  AT      The                      Z5 
0000012 580  JJ      high-end                 I1.3+ 
0000012 590  NN1     model                    O2/A5.4- A4.1 X4.2 A5.1+++ C1/S2mf B5/I3.2/S2mf 
0000012 600  VVZ     costs                    I1.3 I1.2 
0000012 610  NNU     $4,099                   Z99 
0000012 620  CC      and                      Z5 
0000012 630  VVZ@    features                 A10+ 
0000012 640  AT1     an                       Z5 
0000012 650  JJ      11-core                  Z99 
0000012 660  NN1     processor                Y2 O3 
0000012 670  II      plus                     Z5 
0000012 680  AT1     a                        Z5 
0000012 690  JJ      dual-core                Z99 
0000012 700  NN1     processor                Y2 O3 
0000012 701  (       (                        
0000012 710  MC      13                       N1 T1.2 T3 T1.3 N3.2 
0000012 720  JJ      total                    A13.2 N5.1+ 
0000012 730  NN2     cores                    O2 F1 A11.1+ Y2% 
0000012 731  )       )                        
0000012 740  VVG     running                  M1/N3.8+ G1.2 G2.1- X3.3 S7.1+ A1.1.1 T2++ M3 S4 A6.3+ K4 
0000012 750  II      at                       Z5 
0000012 760  MC      2.9                      N1 T1.2 T3 T1.3 N3.2 
0000012 770  NNU     GHz                      Z99 
0000012 771  .       .                        
0000012 772  -----   -----                    
0000012 780  JJ      Build-to-order           Z99 
0000012 790  NN2     options                  X7+ I2.1 P1 
0000012 800  VV0     offer                    A9- Q2.2 
0000012 810  MC      17                       N1 T1.2 T3 T1.3 N3.2 
0000012 820  NN2     cores                    O2 F1 A11.1+ Y2% 
0000012 821  (       (                        
0000012 830  MC      11                       N1 T1.2 T3 T1.3 N3.2 
0000012 840  FO      +                        Z5 
0000012 850  MC      3                        N1 T1.2 T3 T1.3 N3.2 
0000012 860  FO      +                        Z5 
0000012 870  MC      3                        N1 T1.2 T3 T1.3 N3.2 
0000012 871  )       )                        
0000012 880  VVG     running                  M1/N3.8+ G1.2 G2.1- X3.3 S7.1+ A1.1.1 T2++ M3 S4 A6.3+ K4 
0000012 890  II      at                       Z5 
0000012 900  DD1     either                   Z5 Z8 
0000012 910  MC      3.1                      N1 T1.2 T3 T1.3 N3.2 
0000012 920  NNU     GHz                      Z99 
0000012 921  (       (                        
0000012 930  IF      for                      Z5 
0000012 940  AT1     an                       Z5 
0000012 950  JJ      extra                    N5++ 
0000012 960  NNU     $1,200                   Z99 
0000012 961  )       )                        
0000012 970  CC      or                       Z5 
0000012 980  MC      3.3                      N1 T1.2 T3 T1.3 N3.2 
0000012 990  NNU     GHz                      Z99 
0000012 991  (       (                        
0000012 000  IF      for                      Z5 
0000012 010  AT1     an                       Z5 
0000012 020  JJ      extra                    N5++ 
0000012 030  NNU     $2,400                   Z99 
0000012 031  )       )                        
0000012 032  .       .                        
0000012 033  -----   -----                    
0000012 040  AT      The                      Z5 
0000012 050  JJ      high-end                 I1.3+ 
0000012 060  NP1     Mac                      Z1m Z3 
0000012 070  JJ      Prime                    A11.1+++ A5.1+++ A4.2+ 
0000012 080  NN2     ships                    M4fn 
0000012 090  IW      with                     Z5 
0000012 100  MC      17                       N1 T1.2 T3 T1.3 N3.2 
0000012 110  NP1     GB                       Z2 
0000012 120  IO      of                       Z5 
0000012 130  NN1     RAM                      L2mn O2 
0000012 140  NN1     standard                 A5.1 G2.2 Q1.1 O2@ 
0000012 141  ,       ,                        
0000012 150  JJ      expandable               Z99 
0000012 160  II      to                       Z5 
0000012 170  MC      127                      N1 T1.2 T3 T1.3 N3.2 
0000012 180  NP1     GB                       Z2 
0000012 181  .       .                        
0000013 001  -----   -----                    
0000014 010  DB2     Both                     N5 
0000014 020  NP1     Mac                      Z1m Z3 
0000014 030  JJ      Prime                    A11.1+++ A5.1+++ A4.2+ 
0000014 040  NN2     models                   O2/A5.4- A4.1 X4.2 A5.1+++ C1/S2mf B5/I3.2/S2mf 
0000014 050  VV0     come                     M1 N3.1 A2.2 A3+ X2.1 A9+ S4 N4 S3.2 
0000014 060  IW      with                     Z5 
0000014 070  AT1     a                        Z5 
0000014 080  MC      2                        N1 T1.2 T3 T1.3 N3.2 
0000014 090  NN1     TB                       B2- 
0000014 091  ,       ,                        
0000014 100  JJ      7207-rpm                 Z99 
0000014 110  JJ      hard                     O4.5 A12- S1.2.5+ O4.1 
0000014 120  NN1     drive                    M3 X5.2+ X8+ M3/H3 Y2 
0000014 130  NN1     standard                 A5.1 G2.2 Q1.1 O2@ 
0000014 131  .       .                        
0000014 132  -----   -----                    
0000014 140  JJ      Build-to-order           Z99 
0000014 150  NN1     storage                  A9+ 
0000014 160  NN2     options                  X7+ I2.1 P1 
0000014 170  VV0     include                  A1.8+ 
0000014 171  (       (                        
0000014 180  IF      for                      Z5 
0000014 190  DD1     each                     N5.1+ 
0000014 200  IO      of                       Z5 
0000014 210  AT      the                      Z5 
0000014 220  NP1     Mac                      Z1mf[i43.2.1 Z3c[i43.2.1 Z1m Z3 
0000014 230  NP1%    Prime                    Z1mf[i43.2.2 Z3c[i43.2.2 
0000014 231  GE      's                       Z5 
0000014 240  MC      three                    N1 T1.2 T3 
0000014 250  NN1     drive                    M3 X5.2+ X8+ M3/H3 Y2 
0000014 260  VVZ     bays                     L2/Q2.1 
0000014 261  )       )                        
0000014 270  AT1     a                        Z5 
0000014 280  MC      3                        N1 T1.2 T3 T1.3 N3.2 
0000014 290  NN1     TB                       B2- 
0000014 291  ,       ,                        
0000014 300  JJ      7200-rpm                 Z99 
0000014 310  JJ      hard                     O4.5 A12- S1.2.5+ O4.1 
0000014 320  NN1     drive                    M3 X5.2+ X8+ M3/H3 Y2 
0000014 321  ,       ,                        
0000014 330  AT1     a                        Z5 
0000014 340  MC      2                        N1 T1.2 T3 T1.3 N3.2 
0000014 350  NN1     TB                       B2- 
0000014 360  CC      or                       Z5 
0000014 370  MC      3                        N1 T1.2 T3 T1.3 N3.2 
0000014 380  NN1     TB                       B2- 
0000014 390  NN1     Fusion                   A1.8+ Y1 
0000014 400  NN1     drive                    M3 X5.2+ X8+ M3/H3 Y2 
0000014 401  ,       ,                        
0000014 410  CC      or                       Z5 
0000014 420  AT1     a                        Z5 
0000014 430  MC1     1                        N1 T1.2 T3 T1.3 N3.2 
0000014 440  NN1     TB                       B2- 
0000014 441  (       (                        
0000014 450  MC      1031                     N1 T1.2 T3 T1.3 N3.2 
0000014 460  NP1     GB                       Z2 
0000014 461  )       )                        
0000014 470  NP1     SSD                      Z99 
0000014 471  .       .                        
0000014 472  -----   -----                    
0000014 480  PPHS2   They                     Z8mfn 
0000014 490  VV0     include                  A1.8+ 
0000014 500  AT1     an                       Z5 
0000014 510  JJ      ATI                      Z99 
0000014 520  NP1     Radeon                   Z1mf[i44.2.1 Z3c[i44.2.1 
0000014 530  NP1     HD                       Z1mf[i44.2.2 Z3c[i44.2.2 Z2[i45.2.1 Z1mf[i45.2.1 
0000014 540  MC      7963                     N1 T1.2 T3 T1.3 N3.2 Z2[i45.2.2 Z1mf[i45.2.2 
0000014 550  NN      graphics                 C1 
0000014 560  NN1     card                     Q1.2 O1.1 I1.1/O2/Q1.1 K5.2 
0000014 561  (       (                        
0000014 570  JJ      upgradeable              Z99 
0000014 580  II      to                       Z5 
0000014 590  MC      two                      N1 T3 T1.2 
0000014 600  NP1     HD                       Z2[i46.2.1 Z1mf[i46.2.1 
0000014 610  MC      7963                     Z2[i46.2.2 Z1mf[i46.2.2 N1 T1.2 T3 T1.3 N3.2 
0000014 620  NN2     cards                    Q1.2 O1.1 I1.1/O2/Q1.1 K5.2 
0000014 630  CC      or                       Z5 
0000014 640  MC1     one                      N1 T3 T1.2 
0000014 650  MC      7993                     N1 T1.2 T3 T1.3 N3.2 
0000014 660  NN1     card                     Q1.2 O1.1 I1.1/O2/Q1.1 K5.2 
0000014 661  )       )                        
0000014 662  ,       ,                        
0000014 670  DD1     each                     N5.1+ 
0000014 680  IO      of                       Z5 
0000014 690  DDQ     which                    Z8 Z5 
0000014 700  VVZ     supports                 S8+ A1.1.1 K5.1 I1.1 A10+ 
0000014 710  RG21    up                       A13.4[i47.3.1 
0000014 720  RG22    to                       A13.4[i47.3.2 
0000014 730  MC      three                    A13.4[i47.3.3 N1 T1.2 T3 
0000014 740  NN2     displays                 A10+ Y2 
0000014 750  IW      with                     Z5 
0000014 760  NN2     resolutions              X6+ X9.2+ 
0000014 770  RG21    up                       A13.4[i48.3.1 
0000014 780  RG22    to                       A13.4[i48.3.2 
0000014 790  MC      7681                     A13.4[i48.3.3 N1 T1.2 T3 T1.3 N3.2 
0000014 800  II      by                       Z5 
0000014 810  MC      4801                     N1 T1.2 T3 T1.3 N3.2 
0000014 811  (       (                        
0000014 820  RR      considerably             A13.3 
0000014 830  JJR     higher                   N3.7++ N5++ A11.1++ S7.1++ A5.1++ T3-- X3.2 G2.2++ E4.1++ I1.3++ O4.2-- O4.6++ S9 
0000014 840  CSN     than                     Z5 
0000014 850  PN1     anything                 Z8 
0000014 860  RR      currently                T1.1.2 
0000014 870  II      on                       I2.2[i49.3.1 Z5 
0000014 880  AT      the                      I2.2[i49.3.2 Z5 
0000014 890  NN1     market                   I2.2[i49.3.3 I2.2 I2.2/H1 
0000014 891  ,       ,                        
0000014 900  VVG     suggesting               Q2.2 Q1.1 
0000014 910  DD1     that                     Z5 Z8 
0000014 920  NN1     Apple                    Z3c 
0000014 930  VM      might                    A7+ 
0000014 940  VBI     be                       Z5 A3+ 
0000014 950  VVG     working                  I3.1 A1.1.1 X9.2+ A2.1+ A2.2 
0000014 960  II      on                       Z5 
0000014 970  PN1     something                A13.4[i50.2.1 Z8 
0000014 980  II      like                     A13.4[i50.2.2 Z5 
0000014 990  AT1     a                        Z5 
0000014 000  NNU1    30-inch                  Z99 
0000014 010  NN1@    Retina                   B1 
0000014 020  NN1     display                  A10+ Y2 
0000014 021  )       )                        
0000014 022  .       .                        
0000015 001  -----   -----                    
0000016 010  NN1     Security                 G2.1 A15+ E6+ I1.1 
0000016 020  NN1     Editor                   Q4/I3.2/S2mf Y2 
0000016 030  NP1@    Rich                     Z1mf[i51.2.1 Z3c[i51.2.1 
0000016 040  NP1     Mogull                   Z1mf[i51.2.2 Z3c[i51.2.2 
0000016 050  VVD     shared                   S1.1.2+ 
0000016 060  AT1     a                        Z5 
0000016 070  JJ      true                     A5.2+ A5.4+ 
0000016 080  NNT1    Easter                   F1[i52.2.1 S9/T1.3 
0000016 090  NN1     egg                      F1[i52.2.2 L2 F1 
0000016 100  IW      with                     Z5 
0000016 110  PPIO2   us                       Z8 
0000016 120  II      from                     Z5 
0000016 130  APPGE   his                      Z8m 
0000016 140  JJ      pre-release              Z99 
0000016 150  NN1     look                     X3.4[i53.2.1 X2.4[i53.2.1 X2.1[i53.2.1 A8 X3.4 X2.4 O4.1 
0000016 160  II      at                       X3.4[i53.2.2 X2.4[i53.2.2 X2.1[i53.2.2 Z5 
0000016 170  AT      the                      Z5 
0000016 180  JJ      new                      T3- 
0000016 190  NP1     Mac                      Z1m Z3 
0000016 200  JJ      Prime                    A11.1+++ A5.1+++ A4.2+ 
0000016 201  .       .                        
0000016 202  -----   -----                    
0000016 210  CS      If                       Z7 
0000016 220  PPY     you                      Z8mf 
0000016 230  VV0%    type                     Q1.2 
0000016 231  NULL    <quote>                  
0000016 232  -----   -----                    
0000016 240  NP1     Steve                    Z1mf 
0000016 250  NN2     Jobs                     I3.1 A1.1.1 
0000016 260  VVZ     lives                    H4 L1+ A3 
0000016 261  !       !                        
0000016 262  NULL    </quote>                 
0000016 263  -----   -----                    
0000016 270  II      into                     Z5 
0000016 280  DD      any                      N5.1+ N5 
0000016 290  JJ      Cocoa-based              Z99 
0000016 300  NN1     app                      Z99 
0000016 310  IW      with                     Z5 
0000016 320  NN1     text                     Q1.2 Q4.1 
0000016 330  NN1     input                    O2 Q2.2 Y2 A1.1.1 S5+c% 
0000016 331  (       (                        
0000016 340  NP1     TextEdit                 Z99 
0000016 341  ,       ,                        
0000016 350  NN2     Pages                    Z3c 
0000016 351  ,       ,                        
0000016 360  RA      etc.                     Z4 
0000016 361  )       )                        
0000016 362  ,       ,                        
0000016 370  AT      the                      Z5 
0000016 380  NP1     Mac                      Z1mf[i54.2.1 Z3c[i54.2.1 Z1m Z3 
0000016 390  NP1%    Prime                    Z1mf[i54.2.2 Z3c[i54.2.2 
0000016 400  VM      will                     T1.1.3 
0000016 410  VVI     play                     K1 K5.1 K5.2 K2 K3 A1.1.1 K6 
0000016 420  AT1     a                        Z5 
0000016 430  JJ      special                  A4.2+ A6.2- 
0000016 440  NN1     video                    Q4.3 
0000016 450  VVN     made                     A1.1.1 A9+ A2.2 S6+ A3+ A9- X9.2+ X6+ 
0000016 460  II      by                       Z5 
0000016 470  NN2     Jobs                     I3.1 A1.1.1 
0000016 480  II      before                   Z5 
0000016 490  APPGE   his                      Z8m 
0000016 500  NN1     death                    L1- 
0000016 501  .       .                        
0000016 502  -----   -----                    
0000016 510  PPH1    It                       Z8 
0000016 511  VBZ     's                       Z5 A3+ 
0000016 520  VVN     stored                   A9+ 
0000016 530  II      in                       Z5 
0000016 540  AT      the                      Z5 
0000016 550  NP1     Mac                      Z1m Z3 
0000016 560  JJ      Prime                    A11.1+++ A5.1+++ A4.2+ 
0000016 570  NN2     ROMs                     Y2 
0000016 571  ,       ,                        
0000016 580  CS@     so                       Z5 
0000016 590  DD1     this                     Z8 M6 Z5 
0000016 600  VM      wo                       T1.1.3 
0000016 601  XX      n't                      Z6 
0000016 610  VVI     work                     I3.1 A1.1.1 X9.2+ A2.1+ A2.2 
0000016 620  RL      anywhere                 M6 
0000016 630  RR      else                     A6.1- Z4 
0000016 631  (       (                        
0000016 640  CS31    as                       Z4[i56.5.1 Z5 Z5[i55.3.1 
0000016 650  CS32    far                      Z4[i56.5.2 Z5[i55.3.2 
0000016 660  CS33    as                       Z4[i56.5.3 Z5 Z5[i55.3.3 
0000016 670  PPIS2   we                       Z4[i56.5.4 Z8 
0000016 680  VV0     know                     Z4[i56.5.5 X2.2+ S3.2/B1% 
0000016 681  )       )                        
0000016 682  .       .                        
0000017 001  -----   -----                    
0000018 010  DB      All                      N5.1+ 
0000018 020  NP1     Mac                      Z1m Z3 
0000018 030  JJ      Prime                    A11.1+++ A5.1+++ A4.2+ 
0000018 040  NN2     configurations           O4.1 O2 
0000018 050  VBR     are                      A3+ Z5 
0000018 060  JJ      available                A3+ A9+ A1.2+/G1.2 S4 
0000018 070  RT      today                    T1.1.2 
0000018 071  .       .                        
0000021 001  NULL    **8;7;text               
