Analysis & Synthesis report for Lab3
Wed Oct 30 15:49:43 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Registers Packed Into Inferred Megafunctions
 13. Registers Added for RAM Pass-Through Logic
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for datapath:dp|decode:DECODE|regfile:registers|altsyncram:regs_rtl_0|altsyncram_e5l1:auto_generated
 16. Source assignments for datapath:dp|decode:DECODE|regfile:registers|altsyncram:regs_rtl_1|altsyncram_e5l1:auto_generated
 17. Source assignments for imem:instrMem|altsyncram:rom_rtl_0|altsyncram_b161:auto_generated
 18. Source assignments for dmem:dataMem|altsyncram:mem_rtl_0|altsyncram_4tg1:auto_generated
 19. Parameter Settings for User Entity Instance: Top-level Entity: |processor_arm
 20. Parameter Settings for User Entity Instance: datapath:dp
 21. Parameter Settings for User Entity Instance: datapath:dp|fetch:FETCH
 22. Parameter Settings for User Entity Instance: datapath:dp|fetch:FETCH|mux2:_mux
 23. Parameter Settings for User Entity Instance: datapath:dp|fetch:FETCH|flopr:flop
 24. Parameter Settings for User Entity Instance: datapath:dp|flopr:IF_ID
 25. Parameter Settings for User Entity Instance: datapath:dp|decode:DECODE
 26. Parameter Settings for User Entity Instance: datapath:dp|decode:DECODE|mux2:ra2mux
 27. Parameter Settings for User Entity Instance: datapath:dp|flopr:ID_EX
 28. Parameter Settings for User Entity Instance: datapath:dp|execute:EXECUTE
 29. Parameter Settings for User Entity Instance: datapath:dp|execute:EXECUTE|mux2:_mux
 30. Parameter Settings for User Entity Instance: datapath:dp|execute:EXECUTE|alu:_alu
 31. Parameter Settings for User Entity Instance: datapath:dp|flopr:EX_MEM
 32. Parameter Settings for User Entity Instance: datapath:dp|flopr:MEM_WB
 33. Parameter Settings for User Entity Instance: datapath:dp|writeback:WRITEBACK
 34. Parameter Settings for User Entity Instance: datapath:dp|writeback:WRITEBACK|mux2:MtoRmux
 35. Parameter Settings for User Entity Instance: flopr:IF_ID_TOP
 36. Parameter Settings for Inferred Entity Instance: datapath:dp|decode:DECODE|regfile:registers|altsyncram:regs_rtl_0
 37. Parameter Settings for Inferred Entity Instance: datapath:dp|decode:DECODE|regfile:registers|altsyncram:regs_rtl_1
 38. Parameter Settings for Inferred Entity Instance: imem:instrMem|altsyncram:rom_rtl_0
 39. Parameter Settings for Inferred Entity Instance: dmem:dataMem|altsyncram:mem_rtl_0
 40. altsyncram Parameter Settings by Entity Instance
 41. Port Connectivity Checks: "datapath:dp"
 42. Post-Synthesis Netlist Statistics for Top Partition
 43. Elapsed Time Per Partition
 44. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Oct 30 15:49:43 2019       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; Lab3                                        ;
; Top-level Entity Name              ; processor_arm                               ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,065                                       ;
;     Total combinational functions  ; 829                                         ;
;     Dedicated logic registers      ; 472                                         ;
; Total registers                    ; 472                                         ;
; Total pins                         ; 132                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 8,928                                       ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                            ; processor_arm      ; Lab3               ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; VHDL Show LMF Mapping Messages                                   ; Off                ;                    ;
; VHDL Version                                                     ; VHDL_2008          ; VHDL_1993          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                              ;
+---------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path      ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                            ; Library ;
+---------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------+---------+
; writeback.sv                          ; yes             ; User SystemVerilog HDL File                           ; C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/writeback.sv                          ;         ;
; signext.sv                            ; yes             ; User SystemVerilog HDL File                           ; C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/signext.sv                            ;         ;
; regfile.sv                            ; yes             ; User SystemVerilog HDL File                           ; C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/regfile.sv                            ;         ;
; processor_arm.sv                      ; yes             ; User SystemVerilog HDL File                           ; C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/processor_arm.sv                      ;         ;
; mux2.sv                               ; yes             ; User SystemVerilog HDL File                           ; C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/mux2.sv                               ;         ;
; memory.sv                             ; yes             ; User SystemVerilog HDL File                           ; C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/memory.sv                             ;         ;
; maindec.sv                            ; yes             ; User SystemVerilog HDL File                           ; C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/maindec.sv                            ;         ;
; imem.sv                               ; yes             ; User SystemVerilog HDL File                           ; C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/imem.sv                               ;         ;
; flopr.sv                              ; yes             ; User SystemVerilog HDL File                           ; C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopr.sv                              ;         ;
; fetch.sv                              ; yes             ; User SystemVerilog HDL File                           ; C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/fetch.sv                              ;         ;
; execute.sv                            ; yes             ; User SystemVerilog HDL File                           ; C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/execute.sv                            ;         ;
; dmem.vhd                              ; yes             ; User VHDL File                                        ; C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/dmem.vhd                              ;         ;
; decode.sv                             ; yes             ; User SystemVerilog HDL File                           ; C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/decode.sv                             ;         ;
; datapath.sv                           ; yes             ; User SystemVerilog HDL File                           ; C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/datapath.sv                           ;         ;
; controller.sv                         ; yes             ; User SystemVerilog HDL File                           ; C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/controller.sv                         ;         ;
; aludec.sv                             ; yes             ; User SystemVerilog HDL File                           ; C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/aludec.sv                             ;         ;
; alu.sv                                ; yes             ; User SystemVerilog HDL File                           ; C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/alu.sv                                ;         ;
; altsyncram.tdf                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                   ;         ;
; stratix_ram_block.inc                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc            ;         ;
; lpm_mux.inc                           ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                      ;         ;
; lpm_decode.inc                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                   ;         ;
; aglobal181.inc                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                   ;         ;
; a_rdenreg.inc                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                    ;         ;
; altrom.inc                            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                       ;         ;
; altram.inc                            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                       ;         ;
; altdpram.inc                          ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                     ;         ;
; db/altsyncram_e5l1.tdf                ; yes             ; Auto-Generated Megafunction                           ; C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/db/altsyncram_e5l1.tdf                ;         ;
; db/lab3.ram0_regfile_4c9f4da2.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/db/lab3.ram0_regfile_4c9f4da2.hdl.mif ;         ;
; db/altsyncram_b161.tdf                ; yes             ; Auto-Generated Megafunction                           ; C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/db/altsyncram_b161.tdf                ;         ;
; db/Lab3.ram0_imem_37c714.hdl.mif      ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/db/Lab3.ram0_imem_37c714.hdl.mif      ;         ;
; db/altsyncram_4tg1.tdf                ; yes             ; Auto-Generated Megafunction                           ; C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/db/altsyncram_4tg1.tdf                ;         ;
+---------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 1,065          ;
;                                             ;                ;
; Total combinational functions               ; 829            ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 470            ;
;     -- 3 input functions                    ; 143            ;
;     -- <=2 input functions                  ; 216            ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 757            ;
;     -- arithmetic mode                      ; 72             ;
;                                             ;                ;
; Total registers                             ; 472            ;
;     -- Dedicated logic registers            ; 472            ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 132            ;
; Total memory bits                           ; 8928           ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 696            ;
; Total fan-out                               ; 7360           ;
; Average fan-out                             ; 4.11           ;
+---------------------------------------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                      ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                             ; Entity Name     ; Library Name ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |processor_arm                                  ; 829 (0)             ; 472 (0)                   ; 8928        ; 0            ; 0       ; 0         ; 132  ; 0            ; |processor_arm                                                                                                  ; processor_arm   ; work         ;
;    |controller:c|                               ; 31 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor_arm|controller:c                                                                                     ; controller      ; work         ;
;       |aludec:decAlu|                           ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor_arm|controller:c|aludec:decAlu                                                                       ; aludec          ; work         ;
;       |maindec:decPpal|                         ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor_arm|controller:c|maindec:decPpal                                                                     ; maindec         ; work         ;
;    |datapath:dp|                                ; 782 (0)             ; 329 (0)                   ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor_arm|datapath:dp                                                                                      ; datapath        ; work         ;
;       |decode:DECODE|                           ; 233 (0)             ; 2 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor_arm|datapath:dp|decode:DECODE                                                                        ; decode          ; work         ;
;          |mux2:ra2mux|                          ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor_arm|datapath:dp|decode:DECODE|mux2:ra2mux                                                            ; mux2            ; work         ;
;          |regfile:registers|                    ; 195 (195)           ; 2 (2)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor_arm|datapath:dp|decode:DECODE|regfile:registers                                                      ; regfile         ; work         ;
;             |altsyncram:regs_rtl_0|             ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor_arm|datapath:dp|decode:DECODE|regfile:registers|altsyncram:regs_rtl_0                                ; altsyncram      ; work         ;
;                |altsyncram_e5l1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor_arm|datapath:dp|decode:DECODE|regfile:registers|altsyncram:regs_rtl_0|altsyncram_e5l1:auto_generated ; altsyncram_e5l1 ; work         ;
;             |altsyncram:regs_rtl_1|             ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor_arm|datapath:dp|decode:DECODE|regfile:registers|altsyncram:regs_rtl_1                                ; altsyncram      ; work         ;
;                |altsyncram_e5l1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor_arm|datapath:dp|decode:DECODE|regfile:registers|altsyncram:regs_rtl_1|altsyncram_e5l1:auto_generated ; altsyncram_e5l1 ; work         ;
;          |signext:ext|                          ; 33 (33)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor_arm|datapath:dp|decode:DECODE|signext:ext                                                            ; signext         ; work         ;
;       |execute:EXECUTE|                         ; 474 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor_arm|datapath:dp|execute:EXECUTE                                                                      ; execute         ; work         ;
;          |alu:_alu|                             ; 410 (410)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor_arm|datapath:dp|execute:EXECUTE|alu:_alu                                                             ; alu             ; work         ;
;          |mux2:_mux|                            ; 64 (64)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor_arm|datapath:dp|execute:EXECUTE|mux2:_mux                                                            ; mux2            ; work         ;
;       |fetch:FETCH|                             ; 5 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor_arm|datapath:dp|fetch:FETCH                                                                          ; fetch           ; work         ;
;          |flopr:flop|                           ; 5 (5)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor_arm|datapath:dp|fetch:FETCH|flopr:flop                                                               ; flopr           ; work         ;
;       |flopr:EX_MEM|                            ; 5 (5)               ; 144 (144)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor_arm|datapath:dp|flopr:EX_MEM                                                                         ; flopr           ; work         ;
;       |flopr:ID_EX|                             ; 0 (0)               ; 38 (38)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor_arm|datapath:dp|flopr:ID_EX                                                                          ; flopr           ; work         ;
;       |flopr:IF_ID|                             ; 0 (0)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor_arm|datapath:dp|flopr:IF_ID                                                                          ; flopr           ; work         ;
;       |flopr:MEM_WB|                            ; 64 (64)             ; 135 (135)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor_arm|datapath:dp|flopr:MEM_WB                                                                         ; flopr           ; work         ;
;       |memory:MEMORY|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor_arm|datapath:dp|memory:MEMORY                                                                        ; memory          ; work         ;
;    |dmem:dataMem|                               ; 6 (6)               ; 142 (142)                 ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor_arm|dmem:dataMem                                                                                     ; dmem            ; work         ;
;       |altsyncram:mem_rtl_0|                    ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor_arm|dmem:dataMem|altsyncram:mem_rtl_0                                                                ; altsyncram      ; work         ;
;          |altsyncram_4tg1:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor_arm|dmem:dataMem|altsyncram:mem_rtl_0|altsyncram_4tg1:auto_generated                                 ; altsyncram_4tg1 ; work         ;
;    |imem:instrMem|                              ; 10 (10)             ; 1 (1)                     ; 736         ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor_arm|imem:instrMem                                                                                    ; imem            ; work         ;
;       |altsyncram:rom_rtl_0|                    ; 0 (0)               ; 0 (0)                     ; 736         ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor_arm|imem:instrMem|altsyncram:rom_rtl_0                                                               ; altsyncram      ; work         ;
;          |altsyncram_b161:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 736         ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor_arm|imem:instrMem|altsyncram:rom_rtl_0|altsyncram_b161:auto_generated                                ; altsyncram_b161 ; work         ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+---------------------------------------+
; Name                                                                                                        ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                   ;
+-------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+---------------------------------------+
; datapath:dp|decode:DECODE|regfile:registers|altsyncram:regs_rtl_0|altsyncram_e5l1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 64           ; 32           ; 64           ; 2048 ; db/Lab3.ram0_regfile_4c9f4da2.hdl.mif ;
; datapath:dp|decode:DECODE|regfile:registers|altsyncram:regs_rtl_1|altsyncram_e5l1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 64           ; 32           ; 64           ; 2048 ; db/Lab3.ram0_regfile_4c9f4da2.hdl.mif ;
; dmem:dataMem|altsyncram:mem_rtl_0|altsyncram_4tg1:auto_generated|ALTSYNCRAM                                 ; AUTO ; Simple Dual Port ; 64           ; 64           ; 64           ; 64           ; 4096 ; None                                  ;
; imem:instrMem|altsyncram:rom_rtl_0|altsyncram_b161:auto_generated|ALTSYNCRAM                                ; AUTO ; ROM              ; 23           ; 32           ; --           ; --           ; 736  ; db/Lab3.ram0_imem_37c714.hdl.mif      ;
+-------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+---------------------------------------+


+-------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                        ;
+---------------------------------------------+---------------------------------------------+
; Register name                               ; Reason for Removal                          ;
+---------------------------------------------+---------------------------------------------+
; datapath:dp|flopr:ID_EX|q[269]              ; Stuck at GND due to stuck port data_in      ;
; datapath:dp|flopr:IF_ID|q[31]               ; Merged with flopr:IF_ID_TOP|q[10]           ;
; datapath:dp|flopr:IF_ID|q[30]               ; Merged with flopr:IF_ID_TOP|q[9]            ;
; datapath:dp|flopr:IF_ID|q[29]               ; Merged with flopr:IF_ID_TOP|q[8]            ;
; datapath:dp|flopr:IF_ID|q[28]               ; Merged with flopr:IF_ID_TOP|q[7]            ;
; datapath:dp|flopr:IF_ID|q[27]               ; Merged with flopr:IF_ID_TOP|q[6]            ;
; datapath:dp|flopr:IF_ID|q[26]               ; Merged with flopr:IF_ID_TOP|q[5]            ;
; datapath:dp|flopr:IF_ID|q[25]               ; Merged with flopr:IF_ID_TOP|q[4]            ;
; datapath:dp|flopr:IF_ID|q[24]               ; Merged with flopr:IF_ID_TOP|q[3]            ;
; datapath:dp|flopr:IF_ID|q[23]               ; Merged with flopr:IF_ID_TOP|q[2]            ;
; datapath:dp|flopr:IF_ID|q[22]               ; Merged with flopr:IF_ID_TOP|q[1]            ;
; datapath:dp|flopr:IF_ID|q[21]               ; Merged with flopr:IF_ID_TOP|q[0]            ;
; datapath:dp|flopr:ID_EX|q[261]              ; Merged with datapath:dp|flopr:ID_EX|q[264]  ;
; datapath:dp|flopr:EX_MEM|q[198]             ; Merged with datapath:dp|flopr:EX_MEM|q[201] ;
; datapath:dp|flopr:ID_EX|q[152..196]         ; Merged with datapath:dp|flopr:ID_EX|q[151]  ;
; datapath:dp|flopr:ID_EX|q[204..260]         ; Lost fanout                                 ;
; datapath:dp|flopr:IF_ID|q[39..95]           ; Lost fanout                                 ;
; datapath:dp|fetch:FETCH|flopr:flop|q[7..63] ; Lost fanout                                 ;
; Total Number of Removed Registers = 230     ;                                             ;
+---------------------------------------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                   ;
+--------------------------------+--------------------+-------------------------------------------------------------------------+
; Register name                  ; Reason for Removal ; Registers Removed due to This Register                                  ;
+--------------------------------+--------------------+-------------------------------------------------------------------------+
; datapath:dp|flopr:ID_EX|q[260] ; Lost Fanouts       ; datapath:dp|flopr:IF_ID|q[95], datapath:dp|fetch:FETCH|flopr:flop|q[63] ;
; datapath:dp|flopr:ID_EX|q[259] ; Lost Fanouts       ; datapath:dp|flopr:IF_ID|q[94], datapath:dp|fetch:FETCH|flopr:flop|q[62] ;
; datapath:dp|flopr:ID_EX|q[258] ; Lost Fanouts       ; datapath:dp|flopr:IF_ID|q[93], datapath:dp|fetch:FETCH|flopr:flop|q[61] ;
; datapath:dp|flopr:ID_EX|q[257] ; Lost Fanouts       ; datapath:dp|flopr:IF_ID|q[92], datapath:dp|fetch:FETCH|flopr:flop|q[60] ;
; datapath:dp|flopr:ID_EX|q[256] ; Lost Fanouts       ; datapath:dp|flopr:IF_ID|q[91], datapath:dp|fetch:FETCH|flopr:flop|q[59] ;
; datapath:dp|flopr:ID_EX|q[255] ; Lost Fanouts       ; datapath:dp|flopr:IF_ID|q[90], datapath:dp|fetch:FETCH|flopr:flop|q[58] ;
; datapath:dp|flopr:ID_EX|q[254] ; Lost Fanouts       ; datapath:dp|flopr:IF_ID|q[89], datapath:dp|fetch:FETCH|flopr:flop|q[57] ;
; datapath:dp|flopr:ID_EX|q[253] ; Lost Fanouts       ; datapath:dp|flopr:IF_ID|q[88], datapath:dp|fetch:FETCH|flopr:flop|q[56] ;
; datapath:dp|flopr:ID_EX|q[252] ; Lost Fanouts       ; datapath:dp|flopr:IF_ID|q[87], datapath:dp|fetch:FETCH|flopr:flop|q[55] ;
; datapath:dp|flopr:ID_EX|q[251] ; Lost Fanouts       ; datapath:dp|flopr:IF_ID|q[86], datapath:dp|fetch:FETCH|flopr:flop|q[54] ;
; datapath:dp|flopr:ID_EX|q[250] ; Lost Fanouts       ; datapath:dp|flopr:IF_ID|q[85], datapath:dp|fetch:FETCH|flopr:flop|q[53] ;
; datapath:dp|flopr:ID_EX|q[249] ; Lost Fanouts       ; datapath:dp|flopr:IF_ID|q[84], datapath:dp|fetch:FETCH|flopr:flop|q[52] ;
; datapath:dp|flopr:ID_EX|q[248] ; Lost Fanouts       ; datapath:dp|flopr:IF_ID|q[83], datapath:dp|fetch:FETCH|flopr:flop|q[51] ;
; datapath:dp|flopr:ID_EX|q[247] ; Lost Fanouts       ; datapath:dp|flopr:IF_ID|q[82], datapath:dp|fetch:FETCH|flopr:flop|q[50] ;
; datapath:dp|flopr:ID_EX|q[246] ; Lost Fanouts       ; datapath:dp|flopr:IF_ID|q[81], datapath:dp|fetch:FETCH|flopr:flop|q[49] ;
; datapath:dp|flopr:ID_EX|q[245] ; Lost Fanouts       ; datapath:dp|flopr:IF_ID|q[80], datapath:dp|fetch:FETCH|flopr:flop|q[48] ;
; datapath:dp|flopr:ID_EX|q[244] ; Lost Fanouts       ; datapath:dp|flopr:IF_ID|q[79], datapath:dp|fetch:FETCH|flopr:flop|q[47] ;
; datapath:dp|flopr:ID_EX|q[243] ; Lost Fanouts       ; datapath:dp|flopr:IF_ID|q[78], datapath:dp|fetch:FETCH|flopr:flop|q[46] ;
; datapath:dp|flopr:ID_EX|q[242] ; Lost Fanouts       ; datapath:dp|flopr:IF_ID|q[77], datapath:dp|fetch:FETCH|flopr:flop|q[45] ;
; datapath:dp|flopr:ID_EX|q[241] ; Lost Fanouts       ; datapath:dp|flopr:IF_ID|q[76], datapath:dp|fetch:FETCH|flopr:flop|q[44] ;
; datapath:dp|flopr:ID_EX|q[240] ; Lost Fanouts       ; datapath:dp|flopr:IF_ID|q[75], datapath:dp|fetch:FETCH|flopr:flop|q[43] ;
; datapath:dp|flopr:ID_EX|q[239] ; Lost Fanouts       ; datapath:dp|flopr:IF_ID|q[74], datapath:dp|fetch:FETCH|flopr:flop|q[42] ;
; datapath:dp|flopr:ID_EX|q[238] ; Lost Fanouts       ; datapath:dp|flopr:IF_ID|q[73], datapath:dp|fetch:FETCH|flopr:flop|q[41] ;
; datapath:dp|flopr:ID_EX|q[237] ; Lost Fanouts       ; datapath:dp|flopr:IF_ID|q[72], datapath:dp|fetch:FETCH|flopr:flop|q[40] ;
; datapath:dp|flopr:ID_EX|q[236] ; Lost Fanouts       ; datapath:dp|flopr:IF_ID|q[71], datapath:dp|fetch:FETCH|flopr:flop|q[39] ;
; datapath:dp|flopr:ID_EX|q[235] ; Lost Fanouts       ; datapath:dp|flopr:IF_ID|q[70], datapath:dp|fetch:FETCH|flopr:flop|q[38] ;
; datapath:dp|flopr:ID_EX|q[234] ; Lost Fanouts       ; datapath:dp|flopr:IF_ID|q[69], datapath:dp|fetch:FETCH|flopr:flop|q[37] ;
; datapath:dp|flopr:ID_EX|q[233] ; Lost Fanouts       ; datapath:dp|flopr:IF_ID|q[68], datapath:dp|fetch:FETCH|flopr:flop|q[36] ;
; datapath:dp|flopr:ID_EX|q[232] ; Lost Fanouts       ; datapath:dp|flopr:IF_ID|q[67], datapath:dp|fetch:FETCH|flopr:flop|q[35] ;
; datapath:dp|flopr:ID_EX|q[231] ; Lost Fanouts       ; datapath:dp|flopr:IF_ID|q[66], datapath:dp|fetch:FETCH|flopr:flop|q[34] ;
; datapath:dp|flopr:ID_EX|q[230] ; Lost Fanouts       ; datapath:dp|flopr:IF_ID|q[65], datapath:dp|fetch:FETCH|flopr:flop|q[33] ;
; datapath:dp|flopr:ID_EX|q[229] ; Lost Fanouts       ; datapath:dp|flopr:IF_ID|q[64], datapath:dp|fetch:FETCH|flopr:flop|q[32] ;
; datapath:dp|flopr:ID_EX|q[228] ; Lost Fanouts       ; datapath:dp|flopr:IF_ID|q[63], datapath:dp|fetch:FETCH|flopr:flop|q[31] ;
; datapath:dp|flopr:ID_EX|q[227] ; Lost Fanouts       ; datapath:dp|flopr:IF_ID|q[62], datapath:dp|fetch:FETCH|flopr:flop|q[30] ;
; datapath:dp|flopr:ID_EX|q[226] ; Lost Fanouts       ; datapath:dp|flopr:IF_ID|q[61], datapath:dp|fetch:FETCH|flopr:flop|q[29] ;
; datapath:dp|flopr:ID_EX|q[225] ; Lost Fanouts       ; datapath:dp|flopr:IF_ID|q[60], datapath:dp|fetch:FETCH|flopr:flop|q[28] ;
; datapath:dp|flopr:ID_EX|q[224] ; Lost Fanouts       ; datapath:dp|flopr:IF_ID|q[59], datapath:dp|fetch:FETCH|flopr:flop|q[27] ;
; datapath:dp|flopr:ID_EX|q[223] ; Lost Fanouts       ; datapath:dp|flopr:IF_ID|q[58], datapath:dp|fetch:FETCH|flopr:flop|q[26] ;
; datapath:dp|flopr:ID_EX|q[222] ; Lost Fanouts       ; datapath:dp|flopr:IF_ID|q[57], datapath:dp|fetch:FETCH|flopr:flop|q[25] ;
; datapath:dp|flopr:ID_EX|q[221] ; Lost Fanouts       ; datapath:dp|flopr:IF_ID|q[56], datapath:dp|fetch:FETCH|flopr:flop|q[24] ;
; datapath:dp|flopr:ID_EX|q[220] ; Lost Fanouts       ; datapath:dp|flopr:IF_ID|q[55], datapath:dp|fetch:FETCH|flopr:flop|q[23] ;
; datapath:dp|flopr:ID_EX|q[219] ; Lost Fanouts       ; datapath:dp|flopr:IF_ID|q[54], datapath:dp|fetch:FETCH|flopr:flop|q[22] ;
; datapath:dp|flopr:ID_EX|q[218] ; Lost Fanouts       ; datapath:dp|flopr:IF_ID|q[53], datapath:dp|fetch:FETCH|flopr:flop|q[21] ;
; datapath:dp|flopr:ID_EX|q[217] ; Lost Fanouts       ; datapath:dp|flopr:IF_ID|q[52], datapath:dp|fetch:FETCH|flopr:flop|q[20] ;
; datapath:dp|flopr:ID_EX|q[216] ; Lost Fanouts       ; datapath:dp|flopr:IF_ID|q[51], datapath:dp|fetch:FETCH|flopr:flop|q[19] ;
; datapath:dp|flopr:ID_EX|q[215] ; Lost Fanouts       ; datapath:dp|flopr:IF_ID|q[50], datapath:dp|fetch:FETCH|flopr:flop|q[18] ;
; datapath:dp|flopr:ID_EX|q[214] ; Lost Fanouts       ; datapath:dp|flopr:IF_ID|q[49], datapath:dp|fetch:FETCH|flopr:flop|q[17] ;
; datapath:dp|flopr:ID_EX|q[213] ; Lost Fanouts       ; datapath:dp|flopr:IF_ID|q[48], datapath:dp|fetch:FETCH|flopr:flop|q[16] ;
; datapath:dp|flopr:ID_EX|q[212] ; Lost Fanouts       ; datapath:dp|flopr:IF_ID|q[47], datapath:dp|fetch:FETCH|flopr:flop|q[15] ;
; datapath:dp|flopr:ID_EX|q[211] ; Lost Fanouts       ; datapath:dp|flopr:IF_ID|q[46], datapath:dp|fetch:FETCH|flopr:flop|q[14] ;
; datapath:dp|flopr:ID_EX|q[210] ; Lost Fanouts       ; datapath:dp|flopr:IF_ID|q[45], datapath:dp|fetch:FETCH|flopr:flop|q[13] ;
; datapath:dp|flopr:ID_EX|q[209] ; Lost Fanouts       ; datapath:dp|flopr:IF_ID|q[44], datapath:dp|fetch:FETCH|flopr:flop|q[12] ;
; datapath:dp|flopr:ID_EX|q[208] ; Lost Fanouts       ; datapath:dp|flopr:IF_ID|q[43], datapath:dp|fetch:FETCH|flopr:flop|q[11] ;
; datapath:dp|flopr:ID_EX|q[207] ; Lost Fanouts       ; datapath:dp|flopr:IF_ID|q[42], datapath:dp|fetch:FETCH|flopr:flop|q[10] ;
; datapath:dp|flopr:ID_EX|q[206] ; Lost Fanouts       ; datapath:dp|flopr:IF_ID|q[41], datapath:dp|fetch:FETCH|flopr:flop|q[9]  ;
; datapath:dp|flopr:ID_EX|q[205] ; Lost Fanouts       ; datapath:dp|flopr:IF_ID|q[40], datapath:dp|fetch:FETCH|flopr:flop|q[8]  ;
; datapath:dp|flopr:ID_EX|q[204] ; Lost Fanouts       ; datapath:dp|flopr:IF_ID|q[39], datapath:dp|fetch:FETCH|flopr:flop|q[7]  ;
+--------------------------------+--------------------+-------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 472   ;
; Number of registers using Synchronous Clear  ; 64    ;
; Number of registers using Synchronous Load   ; 69    ;
; Number of registers using Asynchronous Clear ; 337   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 64    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                       ;
+------------------------------------+--------------------------------------------------------+------+
; Register Name                      ; Megafunction                                           ; Type ;
+------------------------------------+--------------------------------------------------------+------+
; datapath:dp|flopr:ID_EX|q[69..132] ; datapath:dp|decode:DECODE|regfile:registers|regs_rtl_0 ; RAM  ;
; datapath:dp|flopr:ID_EX|q[5..68]   ; datapath:dp|decode:DECODE|regfile:registers|regs_rtl_1 ; RAM  ;
; datapath:dp|flopr:IF_ID|q[0..20]   ; imem:instrMem|rom_rtl_0                                ; RAM  ;
; flopr:IF_ID_TOP|q[0..10]           ; imem:instrMem|rom_rtl_0                                ; RAM  ;
; dmem:dataMem|mem[0..63][0..63]     ; dmem:dataMem|mem_rtl_0                                 ; RAM  ;
+------------------------------------+--------------------------------------------------------+------+


+------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                 ;
+-----------------------------------+------------------------+
; Register Name                     ; RAM Name               ;
+-----------------------------------+------------------------+
; dmem:dataMem|mem_rtl_0_bypass[0]  ; dmem:dataMem|mem_rtl_0 ;
; dmem:dataMem|mem_rtl_0_bypass[1]  ; dmem:dataMem|mem_rtl_0 ;
; dmem:dataMem|mem_rtl_0_bypass[2]  ; dmem:dataMem|mem_rtl_0 ;
; dmem:dataMem|mem_rtl_0_bypass[3]  ; dmem:dataMem|mem_rtl_0 ;
; dmem:dataMem|mem_rtl_0_bypass[4]  ; dmem:dataMem|mem_rtl_0 ;
; dmem:dataMem|mem_rtl_0_bypass[5]  ; dmem:dataMem|mem_rtl_0 ;
; dmem:dataMem|mem_rtl_0_bypass[6]  ; dmem:dataMem|mem_rtl_0 ;
; dmem:dataMem|mem_rtl_0_bypass[7]  ; dmem:dataMem|mem_rtl_0 ;
; dmem:dataMem|mem_rtl_0_bypass[8]  ; dmem:dataMem|mem_rtl_0 ;
; dmem:dataMem|mem_rtl_0_bypass[9]  ; dmem:dataMem|mem_rtl_0 ;
; dmem:dataMem|mem_rtl_0_bypass[10] ; dmem:dataMem|mem_rtl_0 ;
; dmem:dataMem|mem_rtl_0_bypass[11] ; dmem:dataMem|mem_rtl_0 ;
; dmem:dataMem|mem_rtl_0_bypass[12] ; dmem:dataMem|mem_rtl_0 ;
; dmem:dataMem|mem_rtl_0_bypass[13] ; dmem:dataMem|mem_rtl_0 ;
; dmem:dataMem|mem_rtl_0_bypass[14] ; dmem:dataMem|mem_rtl_0 ;
; dmem:dataMem|mem_rtl_0_bypass[15] ; dmem:dataMem|mem_rtl_0 ;
; dmem:dataMem|mem_rtl_0_bypass[16] ; dmem:dataMem|mem_rtl_0 ;
; dmem:dataMem|mem_rtl_0_bypass[17] ; dmem:dataMem|mem_rtl_0 ;
; dmem:dataMem|mem_rtl_0_bypass[18] ; dmem:dataMem|mem_rtl_0 ;
; dmem:dataMem|mem_rtl_0_bypass[19] ; dmem:dataMem|mem_rtl_0 ;
; dmem:dataMem|mem_rtl_0_bypass[20] ; dmem:dataMem|mem_rtl_0 ;
; dmem:dataMem|mem_rtl_0_bypass[21] ; dmem:dataMem|mem_rtl_0 ;
; dmem:dataMem|mem_rtl_0_bypass[22] ; dmem:dataMem|mem_rtl_0 ;
; dmem:dataMem|mem_rtl_0_bypass[23] ; dmem:dataMem|mem_rtl_0 ;
; dmem:dataMem|mem_rtl_0_bypass[24] ; dmem:dataMem|mem_rtl_0 ;
; dmem:dataMem|mem_rtl_0_bypass[25] ; dmem:dataMem|mem_rtl_0 ;
; dmem:dataMem|mem_rtl_0_bypass[26] ; dmem:dataMem|mem_rtl_0 ;
; dmem:dataMem|mem_rtl_0_bypass[27] ; dmem:dataMem|mem_rtl_0 ;
; dmem:dataMem|mem_rtl_0_bypass[28] ; dmem:dataMem|mem_rtl_0 ;
; dmem:dataMem|mem_rtl_0_bypass[29] ; dmem:dataMem|mem_rtl_0 ;
; dmem:dataMem|mem_rtl_0_bypass[30] ; dmem:dataMem|mem_rtl_0 ;
; dmem:dataMem|mem_rtl_0_bypass[31] ; dmem:dataMem|mem_rtl_0 ;
; dmem:dataMem|mem_rtl_0_bypass[32] ; dmem:dataMem|mem_rtl_0 ;
; dmem:dataMem|mem_rtl_0_bypass[33] ; dmem:dataMem|mem_rtl_0 ;
; dmem:dataMem|mem_rtl_0_bypass[34] ; dmem:dataMem|mem_rtl_0 ;
; dmem:dataMem|mem_rtl_0_bypass[35] ; dmem:dataMem|mem_rtl_0 ;
; dmem:dataMem|mem_rtl_0_bypass[36] ; dmem:dataMem|mem_rtl_0 ;
; dmem:dataMem|mem_rtl_0_bypass[37] ; dmem:dataMem|mem_rtl_0 ;
; dmem:dataMem|mem_rtl_0_bypass[38] ; dmem:dataMem|mem_rtl_0 ;
; dmem:dataMem|mem_rtl_0_bypass[39] ; dmem:dataMem|mem_rtl_0 ;
; dmem:dataMem|mem_rtl_0_bypass[40] ; dmem:dataMem|mem_rtl_0 ;
; dmem:dataMem|mem_rtl_0_bypass[41] ; dmem:dataMem|mem_rtl_0 ;
; dmem:dataMem|mem_rtl_0_bypass[42] ; dmem:dataMem|mem_rtl_0 ;
; dmem:dataMem|mem_rtl_0_bypass[43] ; dmem:dataMem|mem_rtl_0 ;
; dmem:dataMem|mem_rtl_0_bypass[44] ; dmem:dataMem|mem_rtl_0 ;
; dmem:dataMem|mem_rtl_0_bypass[45] ; dmem:dataMem|mem_rtl_0 ;
; dmem:dataMem|mem_rtl_0_bypass[46] ; dmem:dataMem|mem_rtl_0 ;
; dmem:dataMem|mem_rtl_0_bypass[47] ; dmem:dataMem|mem_rtl_0 ;
; dmem:dataMem|mem_rtl_0_bypass[48] ; dmem:dataMem|mem_rtl_0 ;
; dmem:dataMem|mem_rtl_0_bypass[49] ; dmem:dataMem|mem_rtl_0 ;
; dmem:dataMem|mem_rtl_0_bypass[50] ; dmem:dataMem|mem_rtl_0 ;
; dmem:dataMem|mem_rtl_0_bypass[51] ; dmem:dataMem|mem_rtl_0 ;
; dmem:dataMem|mem_rtl_0_bypass[52] ; dmem:dataMem|mem_rtl_0 ;
; dmem:dataMem|mem_rtl_0_bypass[53] ; dmem:dataMem|mem_rtl_0 ;
; dmem:dataMem|mem_rtl_0_bypass[54] ; dmem:dataMem|mem_rtl_0 ;
; dmem:dataMem|mem_rtl_0_bypass[55] ; dmem:dataMem|mem_rtl_0 ;
; dmem:dataMem|mem_rtl_0_bypass[56] ; dmem:dataMem|mem_rtl_0 ;
; dmem:dataMem|mem_rtl_0_bypass[57] ; dmem:dataMem|mem_rtl_0 ;
; dmem:dataMem|mem_rtl_0_bypass[58] ; dmem:dataMem|mem_rtl_0 ;
; dmem:dataMem|mem_rtl_0_bypass[59] ; dmem:dataMem|mem_rtl_0 ;
; dmem:dataMem|mem_rtl_0_bypass[60] ; dmem:dataMem|mem_rtl_0 ;
; dmem:dataMem|mem_rtl_0_bypass[61] ; dmem:dataMem|mem_rtl_0 ;
; dmem:dataMem|mem_rtl_0_bypass[62] ; dmem:dataMem|mem_rtl_0 ;
; dmem:dataMem|mem_rtl_0_bypass[63] ; dmem:dataMem|mem_rtl_0 ;
; dmem:dataMem|mem_rtl_0_bypass[64] ; dmem:dataMem|mem_rtl_0 ;
; dmem:dataMem|mem_rtl_0_bypass[65] ; dmem:dataMem|mem_rtl_0 ;
; dmem:dataMem|mem_rtl_0_bypass[66] ; dmem:dataMem|mem_rtl_0 ;
; dmem:dataMem|mem_rtl_0_bypass[67] ; dmem:dataMem|mem_rtl_0 ;
; dmem:dataMem|mem_rtl_0_bypass[68] ; dmem:dataMem|mem_rtl_0 ;
; dmem:dataMem|mem_rtl_0_bypass[69] ; dmem:dataMem|mem_rtl_0 ;
; dmem:dataMem|mem_rtl_0_bypass[70] ; dmem:dataMem|mem_rtl_0 ;
; dmem:dataMem|mem_rtl_0_bypass[71] ; dmem:dataMem|mem_rtl_0 ;
; dmem:dataMem|mem_rtl_0_bypass[72] ; dmem:dataMem|mem_rtl_0 ;
; dmem:dataMem|mem_rtl_0_bypass[73] ; dmem:dataMem|mem_rtl_0 ;
; dmem:dataMem|mem_rtl_0_bypass[74] ; dmem:dataMem|mem_rtl_0 ;
; dmem:dataMem|mem_rtl_0_bypass[75] ; dmem:dataMem|mem_rtl_0 ;
; dmem:dataMem|mem_rtl_0_bypass[76] ; dmem:dataMem|mem_rtl_0 ;
+-----------------------------------+------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------+
; 4:1                ; 64 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; Yes        ; |processor_arm|datapath:dp|flopr:MEM_WB|q[67]                   ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |processor_arm|datapath:dp|flopr:ID_EX|q[133]                   ;
; 3:1                ; 64 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |processor_arm|datapath:dp|decode:DECODE|regfile:registers|regs ;
; 8:1                ; 64 bits   ; 320 LEs       ; 256 LEs              ; 64 LEs                 ; No         ; |processor_arm|datapath:dp|execute:EXECUTE|alu:_alu|Mux55       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for datapath:dp|decode:DECODE|regfile:registers|altsyncram:regs_rtl_0|altsyncram_e5l1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for datapath:dp|decode:DECODE|regfile:registers|altsyncram:regs_rtl_1|altsyncram_e5l1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Source assignments for imem:instrMem|altsyncram:rom_rtl_0|altsyncram_b161:auto_generated ;
+---------------------------------+--------------------+------+----------------------------+
; Assignment                      ; Value              ; From ; To                         ;
+---------------------------------+--------------------+------+----------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                          ;
+---------------------------------+--------------------+------+----------------------------+


+-----------------------------------------------------------------------------------------+
; Source assignments for dmem:dataMem|altsyncram:mem_rtl_0|altsyncram_4tg1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------+
; Assignment                      ; Value              ; From ; To                        ;
+---------------------------------+--------------------+------+---------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                         ;
+---------------------------------+--------------------+------+---------------------------+


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |processor_arm ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; N              ; 64    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:dp ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; N              ; 64    ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:dp|fetch:FETCH ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; size           ; 64    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:dp|fetch:FETCH|mux2:_mux ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; N              ; 64    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:dp|fetch:FETCH|flopr:flop ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; SIZE           ; 64    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:dp|flopr:IF_ID ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; SIZE           ; 96    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:dp|decode:DECODE ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; N              ; 64    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:dp|decode:DECODE|mux2:ra2mux ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; N              ; 5     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:dp|flopr:ID_EX ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; SIZE           ; 272   ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:dp|execute:EXECUTE ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; N              ; 64    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:dp|execute:EXECUTE|mux2:_mux ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; N              ; 64    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:dp|execute:EXECUTE|alu:_alu ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; SIZE           ; 64    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:dp|flopr:EX_MEM ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; SIZE           ; 204   ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:dp|flopr:MEM_WB ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; SIZE           ; 135   ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:dp|writeback:WRITEBACK ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; N              ; 64    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:dp|writeback:WRITEBACK|mux2:MtoRmux ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; N              ; 64    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: flopr:IF_ID_TOP ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; SIZE           ; 11    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: datapath:dp|decode:DECODE|regfile:registers|altsyncram:regs_rtl_0 ;
+------------------------------------+---------------------------------------+---------------------------------------+
; Parameter Name                     ; Value                                 ; Type                                  ;
+------------------------------------+---------------------------------------+---------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                     ; Untyped                               ;
; AUTO_CARRY_CHAINS                  ; ON                                    ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                                   ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                ; ON                                    ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                   ; IGNORE_CASCADE                        ;
; WIDTH_BYTEENA                      ; 1                                     ; Untyped                               ;
; OPERATION_MODE                     ; DUAL_PORT                             ; Untyped                               ;
; WIDTH_A                            ; 64                                    ; Untyped                               ;
; WIDTHAD_A                          ; 5                                     ; Untyped                               ;
; NUMWORDS_A                         ; 32                                    ; Untyped                               ;
; OUTDATA_REG_A                      ; UNREGISTERED                          ; Untyped                               ;
; ADDRESS_ACLR_A                     ; NONE                                  ; Untyped                               ;
; OUTDATA_ACLR_A                     ; NONE                                  ; Untyped                               ;
; WRCONTROL_ACLR_A                   ; NONE                                  ; Untyped                               ;
; INDATA_ACLR_A                      ; NONE                                  ; Untyped                               ;
; BYTEENA_ACLR_A                     ; NONE                                  ; Untyped                               ;
; WIDTH_B                            ; 64                                    ; Untyped                               ;
; WIDTHAD_B                          ; 5                                     ; Untyped                               ;
; NUMWORDS_B                         ; 32                                    ; Untyped                               ;
; INDATA_REG_B                       ; CLOCK1                                ; Untyped                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                ; Untyped                               ;
; RDCONTROL_REG_B                    ; CLOCK1                                ; Untyped                               ;
; ADDRESS_REG_B                      ; CLOCK0                                ; Untyped                               ;
; OUTDATA_REG_B                      ; UNREGISTERED                          ; Untyped                               ;
; BYTEENA_REG_B                      ; CLOCK1                                ; Untyped                               ;
; INDATA_ACLR_B                      ; NONE                                  ; Untyped                               ;
; WRCONTROL_ACLR_B                   ; NONE                                  ; Untyped                               ;
; ADDRESS_ACLR_B                     ; NONE                                  ; Untyped                               ;
; OUTDATA_ACLR_B                     ; NONE                                  ; Untyped                               ;
; RDCONTROL_ACLR_B                   ; NONE                                  ; Untyped                               ;
; BYTEENA_ACLR_B                     ; NONE                                  ; Untyped                               ;
; WIDTH_BYTEENA_A                    ; 1                                     ; Untyped                               ;
; WIDTH_BYTEENA_B                    ; 1                                     ; Untyped                               ;
; RAM_BLOCK_TYPE                     ; AUTO                                  ; Untyped                               ;
; BYTE_SIZE                          ; 8                                     ; Untyped                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                              ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                  ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                  ; Untyped                               ;
; INIT_FILE                          ; db/Lab3.ram0_regfile_4c9f4da2.hdl.mif ; Untyped                               ;
; INIT_FILE_LAYOUT                   ; PORT_A                                ; Untyped                               ;
; MAXIMUM_DEPTH                      ; 0                                     ; Untyped                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                ; Untyped                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                ; Untyped                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                       ; Untyped                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                       ; Untyped                               ;
; ENABLE_ECC                         ; FALSE                                 ; Untyped                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                 ; Untyped                               ;
; WIDTH_ECCSTATUS                    ; 3                                     ; Untyped                               ;
; DEVICE_FAMILY                      ; Cyclone IV E                          ; Untyped                               ;
; CBXI_PARAMETER                     ; altsyncram_e5l1                       ; Untyped                               ;
+------------------------------------+---------------------------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: datapath:dp|decode:DECODE|regfile:registers|altsyncram:regs_rtl_1 ;
+------------------------------------+---------------------------------------+---------------------------------------+
; Parameter Name                     ; Value                                 ; Type                                  ;
+------------------------------------+---------------------------------------+---------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                     ; Untyped                               ;
; AUTO_CARRY_CHAINS                  ; ON                                    ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                                   ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                ; ON                                    ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                   ; IGNORE_CASCADE                        ;
; WIDTH_BYTEENA                      ; 1                                     ; Untyped                               ;
; OPERATION_MODE                     ; DUAL_PORT                             ; Untyped                               ;
; WIDTH_A                            ; 64                                    ; Untyped                               ;
; WIDTHAD_A                          ; 5                                     ; Untyped                               ;
; NUMWORDS_A                         ; 32                                    ; Untyped                               ;
; OUTDATA_REG_A                      ; UNREGISTERED                          ; Untyped                               ;
; ADDRESS_ACLR_A                     ; NONE                                  ; Untyped                               ;
; OUTDATA_ACLR_A                     ; NONE                                  ; Untyped                               ;
; WRCONTROL_ACLR_A                   ; NONE                                  ; Untyped                               ;
; INDATA_ACLR_A                      ; NONE                                  ; Untyped                               ;
; BYTEENA_ACLR_A                     ; NONE                                  ; Untyped                               ;
; WIDTH_B                            ; 64                                    ; Untyped                               ;
; WIDTHAD_B                          ; 5                                     ; Untyped                               ;
; NUMWORDS_B                         ; 32                                    ; Untyped                               ;
; INDATA_REG_B                       ; CLOCK1                                ; Untyped                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                ; Untyped                               ;
; RDCONTROL_REG_B                    ; CLOCK1                                ; Untyped                               ;
; ADDRESS_REG_B                      ; CLOCK0                                ; Untyped                               ;
; OUTDATA_REG_B                      ; UNREGISTERED                          ; Untyped                               ;
; BYTEENA_REG_B                      ; CLOCK1                                ; Untyped                               ;
; INDATA_ACLR_B                      ; NONE                                  ; Untyped                               ;
; WRCONTROL_ACLR_B                   ; NONE                                  ; Untyped                               ;
; ADDRESS_ACLR_B                     ; NONE                                  ; Untyped                               ;
; OUTDATA_ACLR_B                     ; NONE                                  ; Untyped                               ;
; RDCONTROL_ACLR_B                   ; NONE                                  ; Untyped                               ;
; BYTEENA_ACLR_B                     ; NONE                                  ; Untyped                               ;
; WIDTH_BYTEENA_A                    ; 1                                     ; Untyped                               ;
; WIDTH_BYTEENA_B                    ; 1                                     ; Untyped                               ;
; RAM_BLOCK_TYPE                     ; AUTO                                  ; Untyped                               ;
; BYTE_SIZE                          ; 8                                     ; Untyped                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                              ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                  ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                  ; Untyped                               ;
; INIT_FILE                          ; db/Lab3.ram0_regfile_4c9f4da2.hdl.mif ; Untyped                               ;
; INIT_FILE_LAYOUT                   ; PORT_A                                ; Untyped                               ;
; MAXIMUM_DEPTH                      ; 0                                     ; Untyped                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                ; Untyped                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                ; Untyped                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                       ; Untyped                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                       ; Untyped                               ;
; ENABLE_ECC                         ; FALSE                                 ; Untyped                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                 ; Untyped                               ;
; WIDTH_ECCSTATUS                    ; 3                                     ; Untyped                               ;
; DEVICE_FAMILY                      ; Cyclone IV E                          ; Untyped                               ;
; CBXI_PARAMETER                     ; altsyncram_e5l1                       ; Untyped                               ;
+------------------------------------+---------------------------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: imem:instrMem|altsyncram:rom_rtl_0    ;
+------------------------------------+----------------------------------+----------------+
; Parameter Name                     ; Value                            ; Type           ;
+------------------------------------+----------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                               ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                              ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                               ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                              ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                ; Untyped        ;
; OPERATION_MODE                     ; ROM                              ; Untyped        ;
; WIDTH_A                            ; 32                               ; Untyped        ;
; WIDTHAD_A                          ; 5                                ; Untyped        ;
; NUMWORDS_A                         ; 23                               ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                     ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                             ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                             ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                             ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                             ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                             ; Untyped        ;
; WIDTH_B                            ; 1                                ; Untyped        ;
; WIDTHAD_B                          ; 1                                ; Untyped        ;
; NUMWORDS_B                         ; 1                                ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                           ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                           ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                           ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                           ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                     ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                           ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                             ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                             ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                             ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                             ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                             ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                             ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                             ; Untyped        ;
; BYTE_SIZE                          ; 8                                ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                        ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ             ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ             ; Untyped        ;
; INIT_FILE                          ; db/Lab3.ram0_imem_37c714.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                           ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                           ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                           ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                           ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                           ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                  ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                  ; Untyped        ;
; ENABLE_ECC                         ; FALSE                            ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                            ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                     ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_b161                  ; Untyped        ;
+------------------------------------+----------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dmem:dataMem|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+------------------------+
; Parameter Name                     ; Value                ; Type                   ;
+------------------------------------+----------------------+------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                ;
; WIDTH_A                            ; 64                   ; Untyped                ;
; WIDTHAD_A                          ; 6                    ; Untyped                ;
; NUMWORDS_A                         ; 64                   ; Untyped                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                ;
; WIDTH_B                            ; 64                   ; Untyped                ;
; WIDTHAD_B                          ; 6                    ; Untyped                ;
; NUMWORDS_B                         ; 64                   ; Untyped                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                ;
; BYTE_SIZE                          ; 8                    ; Untyped                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                ;
; INIT_FILE                          ; UNUSED               ; Untyped                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                ;
; CBXI_PARAMETER                     ; altsyncram_4tg1      ; Untyped                ;
+------------------------------------+----------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                              ;
+-------------------------------------------+-------------------------------------------------------------------+
; Name                                      ; Value                                                             ;
+-------------------------------------------+-------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                 ;
; Entity Instance                           ; datapath:dp|decode:DECODE|regfile:registers|altsyncram:regs_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                         ;
;     -- WIDTH_A                            ; 64                                                                ;
;     -- NUMWORDS_A                         ; 32                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                      ;
;     -- WIDTH_B                            ; 64                                                                ;
;     -- NUMWORDS_B                         ; 32                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                          ;
; Entity Instance                           ; datapath:dp|decode:DECODE|regfile:registers|altsyncram:regs_rtl_1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                         ;
;     -- WIDTH_A                            ; 64                                                                ;
;     -- NUMWORDS_A                         ; 32                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                      ;
;     -- WIDTH_B                            ; 64                                                                ;
;     -- NUMWORDS_B                         ; 32                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                          ;
; Entity Instance                           ; imem:instrMem|altsyncram:rom_rtl_0                                ;
;     -- OPERATION_MODE                     ; ROM                                                               ;
;     -- WIDTH_A                            ; 32                                                                ;
;     -- NUMWORDS_A                         ; 23                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                      ;
;     -- WIDTH_B                            ; 1                                                                 ;
;     -- NUMWORDS_B                         ; 1                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                         ;
; Entity Instance                           ; dmem:dataMem|altsyncram:mem_rtl_0                                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                         ;
;     -- WIDTH_A                            ; 64                                                                ;
;     -- NUMWORDS_A                         ; 64                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                      ;
;     -- WIDTH_B                            ; 64                                                                ;
;     -- NUMWORDS_B                         ; 64                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                          ;
+-------------------------------------------+-------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:dp"                                                                                  ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; IM_addr[63..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; IM_addr[1..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 132                         ;
; cycloneiii_ff         ; 472                         ;
;     CLR               ; 268                         ;
;     CLR SCLR SLD      ; 64                          ;
;     CLR SLD           ; 5                           ;
;     ENA               ; 64                          ;
;     plain             ; 71                          ;
; cycloneiii_lcell_comb ; 829                         ;
;     arith             ; 72                          ;
;         2 data inputs ; 5                           ;
;         3 data inputs ; 67                          ;
;     normal            ; 757                         ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 210                         ;
;         3 data inputs ; 76                          ;
;         4 data inputs ; 470                         ;
; cycloneiii_ram_block  ; 224                         ;
;                       ;                             ;
; Max LUT depth         ; 15.70                       ;
; Average LUT depth     ; 6.32                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed Oct 30 15:49:24 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab3 -c Lab3
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file writeback.sv
    Info (12023): Found entity 1: writeback File: C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/writeback.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file sl2.sv
    Info (12023): Found entity 1: sl2 File: C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/sl2.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file sillyfunction_tb.sv
    Info (12023): Found entity 1: sillyfunction_tb File: C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/sillyfunction_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sillyfunction.sv
    Info (12023): Found entity 1: sillyfunction File: C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/sillyfunction.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file signext_tb.sv
    Info (12023): Found entity 1: signext_tb File: C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/signext_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file signext.sv
    Info (12023): Found entity 1: signext File: C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/signext.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file regfile_tb.sv
    Info (12023): Found entity 1: regfile_tb File: C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/regfile_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file regfile.sv
    Info (12023): Found entity 1: regfile File: C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/regfile.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor_tb.sv
    Info (12023): Found entity 1: processor_tb File: C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/processor_tb.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file processor_arm.sv
    Info (12023): Found entity 1: processor_arm File: C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/processor_arm.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file mux64.sv
    Info (12023): Found entity 1: mux64 File: C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/mux64.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux32.sv
    Info (12023): Found entity 1: mux32 File: C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/mux32.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux16.sv
    Info (12023): Found entity 1: mux16 File: C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/mux16.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux8.sv
    Info (12023): Found entity 1: mux8 File: C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/mux8.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux4.sv
    Info (12023): Found entity 1: mux4 File: C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/mux4.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux2.sv
    Info (12023): Found entity 1: mux2 File: C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/mux2.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file memory.sv
    Info (12023): Found entity 1: memory File: C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/memory.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file maindec_tb.sv
    Info (12023): Found entity 1: maindec_tb File: C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/maindec_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file maindec.sv
    Info (12023): Found entity 1: maindec File: C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/maindec.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file imem_tb.sv
    Info (12023): Found entity 1: imem_tb File: C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/imem_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file imem.sv
    Info (12023): Found entity 1: imem File: C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/imem.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file flopr_tb.sv
    Info (12023): Found entity 1: flopr_tb File: C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopr_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file flopr.sv
    Info (12023): Found entity 1: flopr File: C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopr.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file flopenr.sv
    Info (12023): Found entity 1: flopenr File: C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopenr.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fetch_tb.sv
    Info (12023): Found entity 1: fetch_tb File: C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/fetch_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fetch.sv
    Info (12023): Found entity 1: fetch File: C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/fetch.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file execute.sv
    Info (12023): Found entity 1: execute File: C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/execute.sv Line: 1
Info (12021): Found 2 design units, including 1 entities, in source file dmem.vhd
    Info (12022): Found design unit 1: dmem-behave File: C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/dmem.vhd Line: 21
    Info (12023): Found entity 1: dmem File: C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/dmem.vhd Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file decode.sv
    Info (12023): Found entity 1: decode File: C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/decode.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file datapath.sv
    Info (12023): Found entity 1: datapath File: C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/datapath.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file controller.sv
    Info (12023): Found entity 1: controller File: C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/controller.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file aludec.sv
    Info (12023): Found entity 1: aludec File: C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/aludec.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file alu_tb.sv
    Info (12023): Found entity 1: alu_tb File: C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/alu_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.sv
    Info (12023): Found entity 1: alu File: C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/alu.sv Line: 1
Info (12127): Elaborating entity "processor_arm" for the top level hierarchy
Info (12128): Elaborating entity "controller" for hierarchy "controller:c" File: C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/processor_arm.sv Line: 25
Info (12128): Elaborating entity "maindec" for hierarchy "controller:c|maindec:decPpal" File: C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/controller.sv Line: 19
Info (12128): Elaborating entity "aludec" for hierarchy "controller:c|aludec:decAlu" File: C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/controller.sv Line: 24
Info (12128): Elaborating entity "datapath" for hierarchy "datapath:dp" File: C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/processor_arm.sv Line: 45
Info (12128): Elaborating entity "fetch" for hierarchy "datapath:dp|fetch:FETCH" File: C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/datapath.sv Line: 32
Info (12128): Elaborating entity "mux2" for hierarchy "datapath:dp|fetch:FETCH|mux2:_mux" File: C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/fetch.sv Line: 6
Info (12128): Elaborating entity "flopr" for hierarchy "datapath:dp|fetch:FETCH|flopr:flop" File: C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/fetch.sv Line: 7
Info (12128): Elaborating entity "flopr" for hierarchy "datapath:dp|flopr:IF_ID" File: C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/datapath.sv Line: 38
Info (12128): Elaborating entity "decode" for hierarchy "datapath:dp|decode:DECODE" File: C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/datapath.sv Line: 49
Info (12128): Elaborating entity "mux2" for hierarchy "datapath:dp|decode:DECODE|mux2:ra2mux" File: C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/decode.sv Line: 12
Info (12128): Elaborating entity "regfile" for hierarchy "datapath:dp|decode:DECODE|regfile:registers" File: C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/decode.sv Line: 15
Info (12128): Elaborating entity "signext" for hierarchy "datapath:dp|decode:DECODE|signext:ext" File: C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/decode.sv Line: 22
Info (12128): Elaborating entity "flopr" for hierarchy "datapath:dp|flopr:ID_EX" File: C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/datapath.sv Line: 56
Info (12128): Elaborating entity "execute" for hierarchy "datapath:dp|execute:EXECUTE" File: C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/datapath.sv Line: 68
Info (12128): Elaborating entity "mux2" for hierarchy "datapath:dp|execute:EXECUTE|mux2:_mux" File: C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/execute.sv Line: 10
Info (12128): Elaborating entity "alu" for hierarchy "datapath:dp|execute:EXECUTE|alu:_alu" File: C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/execute.sv Line: 11
Info (12128): Elaborating entity "flopr" for hierarchy "datapath:dp|flopr:EX_MEM" File: C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/datapath.sv Line: 74
Info (12128): Elaborating entity "memory" for hierarchy "datapath:dp|memory:MEMORY" File: C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/datapath.sv Line: 80
Info (12128): Elaborating entity "flopr" for hierarchy "datapath:dp|flopr:MEM_WB" File: C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/datapath.sv Line: 94
Info (12128): Elaborating entity "writeback" for hierarchy "datapath:dp|writeback:WRITEBACK" File: C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/datapath.sv Line: 100
Info (12128): Elaborating entity "imem" for hierarchy "imem:instrMem" File: C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/processor_arm.sv Line: 49
Warning (10030): Net "rom.data_a" at imem.sv(28) has no driver or initial value, using a default initial value '0' File: C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/imem.sv Line: 28
Warning (10030): Net "rom.waddr_a" at imem.sv(28) has no driver or initial value, using a default initial value '0' File: C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/imem.sv Line: 28
Warning (10030): Net "rom.we_a" at imem.sv(28) has no driver or initial value, using a default initial value '0' File: C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/imem.sv Line: 28
Info (12128): Elaborating entity "dmem" for hierarchy "dmem:dataMem" File: C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/processor_arm.sv Line: 58
Info (12128): Elaborating entity "flopr" for hierarchy "flopr:IF_ID_TOP" File: C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/processor_arm.sv Line: 64
Warning (276020): Inferred RAM node "dmem:dataMem|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (19000): Inferred 4 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "datapath:dp|decode:DECODE|regfile:registers|regs_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 64
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 64
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Lab3.ram0_regfile_4c9f4da2.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "datapath:dp|decode:DECODE|regfile:registers|regs_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 64
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 64
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Lab3.ram0_regfile_4c9f4da2.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "imem:instrMem|rom_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 23
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Lab3.ram0_imem_37c714.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "dmem:dataMem|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 64
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 64
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "datapath:dp|decode:DECODE|regfile:registers|altsyncram:regs_rtl_0"
Info (12133): Instantiated megafunction "datapath:dp|decode:DECODE|regfile:registers|altsyncram:regs_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "64"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "64"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/Lab3.ram0_regfile_4c9f4da2.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e5l1.tdf
    Info (12023): Found entity 1: altsyncram_e5l1 File: C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/db/altsyncram_e5l1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "imem:instrMem|altsyncram:rom_rtl_0"
Info (12133): Instantiated megafunction "imem:instrMem|altsyncram:rom_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "23"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/Lab3.ram0_imem_37c714.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_b161.tdf
    Info (12023): Found entity 1: altsyncram_b161 File: C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/db/altsyncram_b161.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "dmem:dataMem|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "dmem:dataMem|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "64"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "WIDTH_B" = "64"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "64"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4tg1.tdf
    Info (12023): Found entity 1: altsyncram_4tg1 File: C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/db/altsyncram_4tg1.tdf Line: 27
Info (286030): Timing-Driven Synthesis is running
Info (17049): 171 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "dump" File: C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/processor_arm.sv Line: 7
Info (21057): Implemented 1489 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 129 output pins
    Info (21061): Implemented 1133 logic cells
    Info (21064): Implemented 224 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 686 megabytes
    Info: Processing ended: Wed Oct 30 15:49:43 2019
    Info: Elapsed time: 00:00:19
    Info: Total CPU time (on all processors): 00:00:39


