#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Thu Sep 05 13:53:52 2019
# Process ID: 19912
# Current directory: D:/liunan/4K_CrossBar/FPGA/project_1_base_v2.24/project_1_base.runs/impl_1
# Command line: vivado.exe -log system_wrapper.vdi -applog -messageDb vivado.pb -mode batch -source system_wrapper.tcl -notrace
# Log file: D:/liunan/4K_CrossBar/FPGA/project_1_base_v2.24/project_1_base.runs/impl_1/system_wrapper.vdi
# Journal file: D:/liunan/4K_CrossBar/FPGA/project_1_base_v2.24/project_1_base.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source system_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'D:/liunan/4K_CrossBar/FPGA/project_1_base_v2.24/project_1_base.runs/clk_wiz_0_synth_1/clk_wiz_0.dcp' for cell 'dut/clk_gen'
INFO: [Project 1-454] Reading design checkpoint 'D:/liunan/4K_CrossBar/FPGA/project_1_base_v2.24/project_1_base.runs/ila_0_synth_1/ila_0.dcp' for cell 'dut/ila_0'
INFO: [Project 1-454] Reading design checkpoint 'D:/liunan/4K_CrossBar/FPGA/project_1_base_v2.24/project_1_base.runs/vio_0_synth_1/vio_0.dcp' for cell 'dut/vio_0'
INFO: [Project 1-454] Reading design checkpoint 'D:/liunan/4K_CrossBar/FPGA/project_1_base_v2.24/project_1_base.runs/ila_1_synth_1/ila_1.dcp' for cell 'dut/ctrl_cell/ila_1'
INFO: [Project 1-454] Reading design checkpoint 'D:/liunan/4K_CrossBar/FPGA/project_1_base_v2.24/project_1_base.runs/ila_2_synth_1/ila_2.dcp' for cell 'dut/adc_config/ila_adc'
INFO: [Project 1-454] Reading design checkpoint 'D:/liunan/4K_CrossBar/FPGA/project_1_base_v2.24/project_1_base.runs/ila_2_synth_1/ila_2.dcp' for cell 'dut/ctrl_cell/reg_tran1/ila_reg'
INFO: [Project 1-454] Reading design checkpoint 'D:/liunan/4K_CrossBar/FPGA/project_1_base_v2.24/project_1_base.runs/ila_2_synth_1/ila_2.dcp' for cell 'dut/ctrl_cell/reg_tran3/ila_reg3'
INFO: [Project 1-454] Reading design checkpoint 'D:/liunan/4K_CrossBar/FPGA/project_1_base_v2.24/project_1_base.runs/ila_3_synth_1/ila_3.dcp' for cell 'dut/ctrl_cell/reg_tran/ila_3'
INFO: [Project 1-454] Reading design checkpoint 'D:/liunan/4K_CrossBar/FPGA/project_1_base_v2.24/project_1_base.runs/ila_4_synth_1/ila_4.dcp' for cell 'dut/ctrl_cell/reg_tran2/ila_4'
INFO: [Netlist 29-17] Analyzing 1243 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7z045ffg900-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. dut/clk_gen/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dut/clk_gen/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [D:/liunan/4K_CrossBar/FPGA/project_1_base_v2.24/project_1_base.runs/impl_1/.Xil/Vivado-19912-/dcp_2/clk_wiz_0.edf:317]
Parsing XDC File [d:/liunan/4K_CrossBar/FPGA/project_1_base_v2.24/project_1_base.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/liunan/4K_CrossBar/FPGA/project_1_base_v2.24/project_1_base.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Parsing XDC File [d:/liunan/4K_CrossBar/FPGA/project_1_base_v2.24/project_1_base.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_50M_0/system_rst_processing_system7_0_50M_0_board.xdc] for cell 'system_i/rst_processing_system7_0_50M'
Finished Parsing XDC File [d:/liunan/4K_CrossBar/FPGA/project_1_base_v2.24/project_1_base.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_50M_0/system_rst_processing_system7_0_50M_0_board.xdc] for cell 'system_i/rst_processing_system7_0_50M'
Parsing XDC File [d:/liunan/4K_CrossBar/FPGA/project_1_base_v2.24/project_1_base.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_50M_0/system_rst_processing_system7_0_50M_0.xdc] for cell 'system_i/rst_processing_system7_0_50M'
Finished Parsing XDC File [d:/liunan/4K_CrossBar/FPGA/project_1_base_v2.24/project_1_base.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_50M_0/system_rst_processing_system7_0_50M_0.xdc] for cell 'system_i/rst_processing_system7_0_50M'
Parsing XDC File [d:/liunan/4K_CrossBar/FPGA/project_1_base_v2.24/project_1_base.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'dut/clk_gen/inst'
Finished Parsing XDC File [d:/liunan/4K_CrossBar/FPGA/project_1_base_v2.24/project_1_base.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'dut/clk_gen/inst'
Parsing XDC File [d:/liunan/4K_CrossBar/FPGA/project_1_base_v2.24/project_1_base.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'dut/clk_gen/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/liunan/4K_CrossBar/FPGA/project_1_base_v2.24/project_1_base.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [d:/liunan/4K_CrossBar/FPGA/project_1_base_v2.24/project_1_base.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:56]
get_clocks: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1282.270 ; gain = 550.113
Finished Parsing XDC File [d:/liunan/4K_CrossBar/FPGA/project_1_base_v2.24/project_1_base.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'dut/clk_gen/inst'
Parsing XDC File [d:/liunan/4K_CrossBar/FPGA/project_1_base_v2.24/project_1_base.srcs/sources_1/ip/ila_0/ila_v6_0/constraints/ila.xdc] for cell 'dut/ila_0'
Finished Parsing XDC File [d:/liunan/4K_CrossBar/FPGA/project_1_base_v2.24/project_1_base.srcs/sources_1/ip/ila_0/ila_v6_0/constraints/ila.xdc] for cell 'dut/ila_0'
Parsing XDC File [d:/liunan/4K_CrossBar/FPGA/project_1_base_v2.24/project_1_base.srcs/sources_1/ip/vio_0/vio_0.xdc] for cell 'dut/vio_0'
Finished Parsing XDC File [d:/liunan/4K_CrossBar/FPGA/project_1_base_v2.24/project_1_base.srcs/sources_1/ip/vio_0/vio_0.xdc] for cell 'dut/vio_0'
Parsing XDC File [d:/liunan/4K_CrossBar/FPGA/project_1_base_v2.24/project_1_base.srcs/sources_1/ip/ila_1/ila_v6_0/constraints/ila.xdc] for cell 'dut/ctrl_cell/ila_1'
Finished Parsing XDC File [d:/liunan/4K_CrossBar/FPGA/project_1_base_v2.24/project_1_base.srcs/sources_1/ip/ila_1/ila_v6_0/constraints/ila.xdc] for cell 'dut/ctrl_cell/ila_1'
Parsing XDC File [d:/liunan/4K_CrossBar/FPGA/project_1_base_v2.24/project_1_base.srcs/sources_1/ip/ila_2/ila_v6_0/constraints/ila.xdc] for cell 'dut/ctrl_cell/reg_tran3/ila_reg3'
Finished Parsing XDC File [d:/liunan/4K_CrossBar/FPGA/project_1_base_v2.24/project_1_base.srcs/sources_1/ip/ila_2/ila_v6_0/constraints/ila.xdc] for cell 'dut/ctrl_cell/reg_tran3/ila_reg3'
Parsing XDC File [d:/liunan/4K_CrossBar/FPGA/project_1_base_v2.24/project_1_base.srcs/sources_1/ip/ila_2/ila_v6_0/constraints/ila.xdc] for cell 'dut/ctrl_cell/reg_tran1/ila_reg'
Finished Parsing XDC File [d:/liunan/4K_CrossBar/FPGA/project_1_base_v2.24/project_1_base.srcs/sources_1/ip/ila_2/ila_v6_0/constraints/ila.xdc] for cell 'dut/ctrl_cell/reg_tran1/ila_reg'
Parsing XDC File [d:/liunan/4K_CrossBar/FPGA/project_1_base_v2.24/project_1_base.srcs/sources_1/ip/ila_2/ila_v6_0/constraints/ila.xdc] for cell 'dut/adc_config/ila_adc'
Finished Parsing XDC File [d:/liunan/4K_CrossBar/FPGA/project_1_base_v2.24/project_1_base.srcs/sources_1/ip/ila_2/ila_v6_0/constraints/ila.xdc] for cell 'dut/adc_config/ila_adc'
Parsing XDC File [d:/liunan/4K_CrossBar/FPGA/project_1_base_v2.24/project_1_base.srcs/sources_1/ip/ila_3/ila_v6_0/constraints/ila.xdc] for cell 'dut/ctrl_cell/reg_tran/ila_3'
Finished Parsing XDC File [d:/liunan/4K_CrossBar/FPGA/project_1_base_v2.24/project_1_base.srcs/sources_1/ip/ila_3/ila_v6_0/constraints/ila.xdc] for cell 'dut/ctrl_cell/reg_tran/ila_3'
Parsing XDC File [d:/liunan/4K_CrossBar/FPGA/project_1_base_v2.24/project_1_base.srcs/sources_1/ip/ila_4/ila_v6_0/constraints/ila.xdc] for cell 'dut/ctrl_cell/reg_tran2/ila_4'
Finished Parsing XDC File [d:/liunan/4K_CrossBar/FPGA/project_1_base_v2.24/project_1_base.srcs/sources_1/ip/ila_4/ila_v6_0/constraints/ila.xdc] for cell 'dut/ctrl_cell/reg_tran2/ila_4'
Parsing XDC File [D:/liunan/4K_CrossBar/FPGA/project_1_base_v2.24/project_1_base.srcs/constrs_1/new/system.xdc]
WARNING: [Vivado 12-507] No nets matched 'clk_100M'. [D:/liunan/4K_CrossBar/FPGA/project_1_base_v2.24/project_1_base.srcs/constrs_1/new/system.xdc:328]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [D:/liunan/4K_CrossBar/FPGA/project_1_base_v2.24/project_1_base.srcs/constrs_1/new/system.xdc:328]
Finished Parsing XDC File [D:/liunan/4K_CrossBar/FPGA/project_1_base_v2.24/project_1_base.srcs/constrs_1/new/system.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'D:/liunan/4K_CrossBar/FPGA/project_1_base_v2.24/project_1_base.runs/clk_wiz_0_synth_1/clk_wiz_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'D:/liunan/4K_CrossBar/FPGA/project_1_base_v2.24/project_1_base.runs/ila_0_synth_1/ila_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'D:/liunan/4K_CrossBar/FPGA/project_1_base_v2.24/project_1_base.runs/vio_0_synth_1/vio_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'D:/liunan/4K_CrossBar/FPGA/project_1_base_v2.24/project_1_base.runs/ila_1_synth_1/ila_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'D:/liunan/4K_CrossBar/FPGA/project_1_base_v2.24/project_1_base.runs/ila_2_synth_1/ila_2.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'D:/liunan/4K_CrossBar/FPGA/project_1_base_v2.24/project_1_base.runs/ila_2_synth_1/ila_2.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'D:/liunan/4K_CrossBar/FPGA/project_1_base_v2.24/project_1_base.runs/ila_2_synth_1/ila_2.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'D:/liunan/4K_CrossBar/FPGA/project_1_base_v2.24/project_1_base.runs/ila_3_synth_1/ila_3.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'D:/liunan/4K_CrossBar/FPGA/project_1_base_v2.24/project_1_base.runs/ila_4_synth_1/ila_4.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 764 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 764 instances

link_design: Time (s): cpu = 00:00:51 ; elapsed = 00:00:46 . Memory (MB): peak = 1302.203 ; gain = 1090.582
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.391 . Memory (MB): peak = 1302.203 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/liunan/4K_CrossBar/FPGA/project_1_base_v2.24/project_1_base.cache/ip'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/liunan/4K_CrossBar/FPGA/ip_repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.4/data/ip'.
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:1.1 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:1.1", from Vivado IP cache entry "18622e112bdf9482".
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.094 . Memory (MB): peak = 1333.047 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1bafa4ae6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 1333.047 ; gain = 26.598
Implement Debug Cores | Checksum: 11eeac4b1

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 193c21ee8

Time (s): cpu = 00:00:08 ; elapsed = 00:00:27 . Memory (MB): peak = 1335.012 ; gain = 28.563

Phase 3 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 316 cells.
Phase 3 Constant Propagation | Checksum: 1bee42d85

Time (s): cpu = 00:00:11 ; elapsed = 00:00:31 . Memory (MB): peak = 1335.012 ; gain = 28.563

Phase 4 Sweep
INFO: [Opt 31-12] Eliminated 1049 unconnected nets.
INFO: [Opt 31-120] Instance dut/conf_cell (conf_cell) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-11] Eliminated 919 unconnected cells.
Phase 4 Sweep | Checksum: 151e8fee9

Time (s): cpu = 00:00:15 ; elapsed = 00:00:35 . Memory (MB): peak = 1335.012 ; gain = 28.563

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.094 . Memory (MB): peak = 1335.012 ; gain = 0.000
#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Thu Sep 05 14:05:43 2019
# Process ID: 9512
# Current directory: D:/liunan/4K_CrossBar/FPGA/project_1_base_v2.24/project_1_base.runs/impl_1
# Command line: vivado.exe -log system_wrapper.vdi -applog -messageDb vivado.pb -mode batch -source system_wrapper.tcl -notrace
# Log file: D:/liunan/4K_CrossBar/FPGA/project_1_base_v2.24/project_1_base.runs/impl_1/system_wrapper.vdi
# Journal file: D:/liunan/4K_CrossBar/FPGA/project_1_base_v2.24/project_1_base.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source system_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'D:/liunan/4K_CrossBar/FPGA/project_1_base_v2.24/project_1_base.runs/clk_wiz_0_synth_1/clk_wiz_0.dcp' for cell 'dut/clk_gen'
INFO: [Project 1-454] Reading design checkpoint 'D:/liunan/4K_CrossBar/FPGA/project_1_base_v2.24/project_1_base.runs/ila_0_synth_1/ila_0.dcp' for cell 'dut/ila_0'
INFO: [Project 1-454] Reading design checkpoint 'D:/liunan/4K_CrossBar/FPGA/project_1_base_v2.24/project_1_base.runs/vio_0_synth_1/vio_0.dcp' for cell 'dut/vio_0'
INFO: [Project 1-454] Reading design checkpoint 'D:/liunan/4K_CrossBar/FPGA/project_1_base_v2.24/project_1_base.runs/ila_1_synth_1/ila_1.dcp' for cell 'dut/ctrl_cell/ila_1'
INFO: [Project 1-454] Reading design checkpoint 'D:/liunan/4K_CrossBar/FPGA/project_1_base_v2.24/project_1_base.runs/ila_2_synth_1/ila_2.dcp' for cell 'dut/adc_config/ila_adc'
INFO: [Project 1-454] Reading design checkpoint 'D:/liunan/4K_CrossBar/FPGA/project_1_base_v2.24/project_1_base.runs/ila_2_synth_1/ila_2.dcp' for cell 'dut/ctrl_cell/reg_tran1/ila_reg'
INFO: [Project 1-454] Reading design checkpoint 'D:/liunan/4K_CrossBar/FPGA/project_1_base_v2.24/project_1_base.runs/ila_2_synth_1/ila_2.dcp' for cell 'dut/ctrl_cell/reg_tran3/ila_reg3'
INFO: [Project 1-454] Reading design checkpoint 'D:/liunan/4K_CrossBar/FPGA/project_1_base_v2.24/project_1_base.runs/ila_3_synth_1/ila_3.dcp' for cell 'dut/ctrl_cell/reg_tran/ila_3'
INFO: [Project 1-454] Reading design checkpoint 'D:/liunan/4K_CrossBar/FPGA/project_1_base_v2.24/project_1_base.runs/ila_4_synth_1/ila_4.dcp' for cell 'dut/ctrl_cell/reg_tran2/ila_4'
INFO: [Netlist 29-17] Analyzing 1243 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7z045ffg900-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. dut/clk_gen/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dut/clk_gen/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [D:/liunan/4K_CrossBar/FPGA/project_1_base_v2.24/project_1_base.runs/impl_1/.Xil/Vivado-9512-/dcp_2/clk_wiz_0.edf:317]
Parsing XDC File [d:/liunan/4K_CrossBar/FPGA/project_1_base_v2.24/project_1_base.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/liunan/4K_CrossBar/FPGA/project_1_base_v2.24/project_1_base.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Parsing XDC File [d:/liunan/4K_CrossBar/FPGA/project_1_base_v2.24/project_1_base.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_50M_0/system_rst_processing_system7_0_50M_0_board.xdc] for cell 'system_i/rst_processing_system7_0_50M'
Finished Parsing XDC File [d:/liunan/4K_CrossBar/FPGA/project_1_base_v2.24/project_1_base.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_50M_0/system_rst_processing_system7_0_50M_0_board.xdc] for cell 'system_i/rst_processing_system7_0_50M'
Parsing XDC File [d:/liunan/4K_CrossBar/FPGA/project_1_base_v2.24/project_1_base.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_50M_0/system_rst_processing_system7_0_50M_0.xdc] for cell 'system_i/rst_processing_system7_0_50M'
Finished Parsing XDC File [d:/liunan/4K_CrossBar/FPGA/project_1_base_v2.24/project_1_base.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_50M_0/system_rst_processing_system7_0_50M_0.xdc] for cell 'system_i/rst_processing_system7_0_50M'
Parsing XDC File [d:/liunan/4K_CrossBar/FPGA/project_1_base_v2.24/project_1_base.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'dut/clk_gen/inst'
Finished Parsing XDC File [d:/liunan/4K_CrossBar/FPGA/project_1_base_v2.24/project_1_base.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'dut/clk_gen/inst'
Parsing XDC File [d:/liunan/4K_CrossBar/FPGA/project_1_base_v2.24/project_1_base.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'dut/clk_gen/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/liunan/4K_CrossBar/FPGA/project_1_base_v2.24/project_1_base.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [d:/liunan/4K_CrossBar/FPGA/project_1_base_v2.24/project_1_base.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:56]
get_clocks: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1282.145 ; gain = 549.949
Finished Parsing XDC File [d:/liunan/4K_CrossBar/FPGA/project_1_base_v2.24/project_1_base.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'dut/clk_gen/inst'
Parsing XDC File [d:/liunan/4K_CrossBar/FPGA/project_1_base_v2.24/project_1_base.srcs/sources_1/ip/ila_0/ila_v6_0/constraints/ila.xdc] for cell 'dut/ila_0'
Finished Parsing XDC File [d:/liunan/4K_CrossBar/FPGA/project_1_base_v2.24/project_1_base.srcs/sources_1/ip/ila_0/ila_v6_0/constraints/ila.xdc] for cell 'dut/ila_0'
Parsing XDC File [d:/liunan/4K_CrossBar/FPGA/project_1_base_v2.24/project_1_base.srcs/sources_1/ip/vio_0/vio_0.xdc] for cell 'dut/vio_0'
Finished Parsing XDC File [d:/liunan/4K_CrossBar/FPGA/project_1_base_v2.24/project_1_base.srcs/sources_1/ip/vio_0/vio_0.xdc] for cell 'dut/vio_0'
Parsing XDC File [d:/liunan/4K_CrossBar/FPGA/project_1_base_v2.24/project_1_base.srcs/sources_1/ip/ila_1/ila_v6_0/constraints/ila.xdc] for cell 'dut/ctrl_cell/ila_1'
Finished Parsing XDC File [d:/liunan/4K_CrossBar/FPGA/project_1_base_v2.24/project_1_base.srcs/sources_1/ip/ila_1/ila_v6_0/constraints/ila.xdc] for cell 'dut/ctrl_cell/ila_1'
Parsing XDC File [d:/liunan/4K_CrossBar/FPGA/project_1_base_v2.24/project_1_base.srcs/sources_1/ip/ila_2/ila_v6_0/constraints/ila.xdc] for cell 'dut/ctrl_cell/reg_tran3/ila_reg3'
Finished Parsing XDC File [d:/liunan/4K_CrossBar/FPGA/project_1_base_v2.24/project_1_base.srcs/sources_1/ip/ila_2/ila_v6_0/constraints/ila.xdc] for cell 'dut/ctrl_cell/reg_tran3/ila_reg3'
Parsing XDC File [d:/liunan/4K_CrossBar/FPGA/project_1_base_v2.24/project_1_base.srcs/sources_1/ip/ila_2/ila_v6_0/constraints/ila.xdc] for cell 'dut/ctrl_cell/reg_tran1/ila_reg'
Finished Parsing XDC File [d:/liunan/4K_CrossBar/FPGA/project_1_base_v2.24/project_1_base.srcs/sources_1/ip/ila_2/ila_v6_0/constraints/ila.xdc] for cell 'dut/ctrl_cell/reg_tran1/ila_reg'
Parsing XDC File [d:/liunan/4K_CrossBar/FPGA/project_1_base_v2.24/project_1_base.srcs/sources_1/ip/ila_2/ila_v6_0/constraints/ila.xdc] for cell 'dut/adc_config/ila_adc'
Finished Parsing XDC File [d:/liunan/4K_CrossBar/FPGA/project_1_base_v2.24/project_1_base.srcs/sources_1/ip/ila_2/ila_v6_0/constraints/ila.xdc] for cell 'dut/adc_config/ila_adc'
Parsing XDC File [d:/liunan/4K_CrossBar/FPGA/project_1_base_v2.24/project_1_base.srcs/sources_1/ip/ila_3/ila_v6_0/constraints/ila.xdc] for cell 'dut/ctrl_cell/reg_tran/ila_3'
Finished Parsing XDC File [d:/liunan/4K_CrossBar/FPGA/project_1_base_v2.24/project_1_base.srcs/sources_1/ip/ila_3/ila_v6_0/constraints/ila.xdc] for cell 'dut/ctrl_cell/reg_tran/ila_3'
Parsing XDC File [d:/liunan/4K_CrossBar/FPGA/project_1_base_v2.24/project_1_base.srcs/sources_1/ip/ila_4/ila_v6_0/constraints/ila.xdc] for cell 'dut/ctrl_cell/reg_tran2/ila_4'
Finished Parsing XDC File [d:/liunan/4K_CrossBar/FPGA/project_1_base_v2.24/project_1_base.srcs/sources_1/ip/ila_4/ila_v6_0/constraints/ila.xdc] for cell 'dut/ctrl_cell/reg_tran2/ila_4'
Parsing XDC File [D:/liunan/4K_CrossBar/FPGA/project_1_base_v2.24/project_1_base.srcs/constrs_1/new/system.xdc]
WARNING: [Vivado 12-507] No nets matched 'clk_100M'. [D:/liunan/4K_CrossBar/FPGA/project_1_base_v2.24/project_1_base.srcs/constrs_1/new/system.xdc:328]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [D:/liunan/4K_CrossBar/FPGA/project_1_base_v2.24/project_1_base.srcs/constrs_1/new/system.xdc:328]
Finished Parsing XDC File [D:/liunan/4K_CrossBar/FPGA/project_1_base_v2.24/project_1_base.srcs/constrs_1/new/system.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'D:/liunan/4K_CrossBar/FPGA/project_1_base_v2.24/project_1_base.runs/clk_wiz_0_synth_1/clk_wiz_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'D:/liunan/4K_CrossBar/FPGA/project_1_base_v2.24/project_1_base.runs/ila_0_synth_1/ila_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'D:/liunan/4K_CrossBar/FPGA/project_1_base_v2.24/project_1_base.runs/vio_0_synth_1/vio_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'D:/liunan/4K_CrossBar/FPGA/project_1_base_v2.24/project_1_base.runs/ila_1_synth_1/ila_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'D:/liunan/4K_CrossBar/FPGA/project_1_base_v2.24/project_1_base.runs/ila_2_synth_1/ila_2.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'D:/liunan/4K_CrossBar/FPGA/project_1_base_v2.24/project_1_base.runs/ila_2_synth_1/ila_2.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'D:/liunan/4K_CrossBar/FPGA/project_1_base_v2.24/project_1_base.runs/ila_2_synth_1/ila_2.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'D:/liunan/4K_CrossBar/FPGA/project_1_base_v2.24/project_1_base.runs/ila_3_synth_1/ila_3.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'D:/liunan/4K_CrossBar/FPGA/project_1_base_v2.24/project_1_base.runs/ila_4_synth_1/ila_4.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 764 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 764 instances

link_design: Time (s): cpu = 00:00:51 ; elapsed = 00:00:46 . Memory (MB): peak = 1302.152 ; gain = 1090.516
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.391 . Memory (MB): peak = 1302.152 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/liunan/4K_CrossBar/FPGA/project_1_base_v2.24/project_1_base.cache/ip'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/liunan/4K_CrossBar/FPGA/ip_repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.4/data/ip'.
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:1.1 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:1.1", from Vivado IP cache entry "18622e112bdf9482".
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.094 . Memory (MB): peak = 1332.875 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: cb9ba27f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 1332.875 ; gain = 26.496
Implement Debug Cores | Checksum: 16729ac4e

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 1397a0cc5

Time (s): cpu = 00:00:07 ; elapsed = 00:00:27 . Memory (MB): peak = 1334.113 ; gain = 27.734

Phase 3 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 316 cells.
Phase 3 Constant Propagation | Checksum: 1287401b8

Time (s): cpu = 00:00:11 ; elapsed = 00:00:31 . Memory (MB): peak = 1334.113 ; gain = 27.734

Phase 4 Sweep
INFO: [Opt 31-12] Eliminated 1049 unconnected nets.
INFO: [Opt 31-120] Instance dut/conf_cell (conf_cell) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-11] Eliminated 919 unconnected cells.
Phase 4 Sweep | Checksum: 1caf2388f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:35 . Memory (MB): peak = 1334.113 ; gain = 27.734

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.094 . Memory (MB): peak = 1334.113 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1caf2388f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:35 . Memory (MB): peak = 1334.113 ; gain = 27.734

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 24 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 3 newly gated: 0 Total Ports: 48
Ending PowerOpt Patch Enables Task | Checksum: 17ec609f2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.156 . Memory (MB): peak = 1691.582 ; gain = 0.000
Ending Power Optimization Task | Checksum: 17ec609f2

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 1691.582 ; gain = 357.469
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 4 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:45 . Memory (MB): peak = 1691.582 ; gain = 389.430
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 1691.582 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1691.582 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/liunan/4K_CrossBar/FPGA/project_1_base_v2.24/project_1_base.runs/impl_1/system_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.094 . Memory (MB): peak = 1691.582 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 1691.582 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: 2ff223ed

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1691.582 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: 2ff223ed

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1691.582 ; gain = 0.000

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: 2ff223ed

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1691.582 ; gain = 0.000

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: 76b31cf8

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1691.582 ; gain = 0.000
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ca62936b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1691.582 ; gain = 0.000

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: 24ba85aa9

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1691.582 ; gain = 0.000
Phase 1.2.1 Place Init Design | Checksum: 1e0c86573

Time (s): cpu = 00:00:32 ; elapsed = 00:00:26 . Memory (MB): peak = 1691.582 ; gain = 0.000
Phase 1.2 Build Placer Netlist Model | Checksum: 1e0c86573

Time (s): cpu = 00:00:32 ; elapsed = 00:00:26 . Memory (MB): peak = 1691.582 ; gain = 0.000

Phase 1.3 Constrain Clocks/Macros

Phase 1.3.1 Constrain Global/Regional Clocks
Phase 1.3.1 Constrain Global/Regional Clocks | Checksum: 1e0c86573

Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 1691.582 ; gain = 0.000
Phase 1.3 Constrain Clocks/Macros | Checksum: 1e0c86573

Time (s): cpu = 00:00:33 ; elapsed = 00:00:27 . Memory (MB): peak = 1691.582 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1e0c86573

Time (s): cpu = 00:00:33 ; elapsed = 00:00:27 . Memory (MB): peak = 1691.582 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1a82794cb

Time (s): cpu = 00:01:06 ; elapsed = 00:00:46 . Memory (MB): peak = 1691.582 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1a82794cb

Time (s): cpu = 00:01:07 ; elapsed = 00:00:47 . Memory (MB): peak = 1691.582 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2638532ae

Time (s): cpu = 00:01:19 ; elapsed = 00:00:55 . Memory (MB): peak = 1691.582 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1c04d60a5

Time (s): cpu = 00:01:20 ; elapsed = 00:00:56 . Memory (MB): peak = 1691.582 ; gain = 0.000

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 1c04d60a5

Time (s): cpu = 00:01:20 ; elapsed = 00:00:56 . Memory (MB): peak = 1691.582 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1d362f190

Time (s): cpu = 00:01:23 ; elapsed = 00:00:58 . Memory (MB): peak = 1691.582 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1d362f190

Time (s): cpu = 00:01:23 ; elapsed = 00:00:58 . Memory (MB): peak = 1691.582 ; gain = 0.000

Phase 3.7 Small Shape Detail Placement

Phase 3.7.1 Commit Small Macros and Core Logic

Phase 3.7.1.1 Commit Slice Clusters
