strict digraph "compose( ,  )" {
	node [label="\N"];
	"18:CS"	[ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f54329a3ed0>",
		fillcolor=linen,
		label="18:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"19:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f54329a34d0>",
		fillcolor=lightcyan,
		label="19:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"18:CS" -> "19:CA"	[cond="['reset']",
		label=reset,
		lineno=18];
	"20:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f543294e550>",
		fillcolor=lightcyan,
		label="20:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"18:CS" -> "20:CA"	[cond="['reset']",
		label=reset,
		lineno=18];
	"19:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f54329a3890>",
		fillcolor=firebrick,
		label="19:NS
r_reg <= 5'b10001;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f54329a3890>]",
		style=filled,
		typ=NonblockingSubstitution];
	"19:CA" -> "19:NS"	[cond="[]",
		lineno=None];
	"24:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7f54329bdd10>",
		def_var="['r_next']",
		fillcolor=deepskyblue,
		label="24:AS
r_next = { r_reg[3], r_reg[4], feedback_value };",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['r_reg', 'r_reg', 'feedback_value']"];
	"16:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f5432956bd0>",
		clk_sens=True,
		fillcolor=gold,
		label="16:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'r_next']"];
	"24:AS" -> "16:AL";
	"Leaf_16:AL"	[def_var="['r_reg']",
		label="Leaf_16:AL"];
	"19:NS" -> "Leaf_16:AL"	[cond="[]",
		lineno=None];
	"17:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f54329a3d10>",
		fillcolor=turquoise,
		label="17:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"17:BL" -> "18:CS"	[cond="[]",
		lineno=None];
	"16:AL" -> "17:BL"	[cond="[]",
		lineno=None];
	"20:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f54329b1150>",
		fillcolor=firebrick,
		label="20:NS
r_reg <= r_next;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f54329b1150>]",
		style=filled,
		typ=NonblockingSubstitution];
	"20:NS" -> "Leaf_16:AL"	[cond="[]",
		lineno=None];
	"20:CA" -> "20:NS"	[cond="[]",
		lineno=None];
	"Leaf_16:AL" -> "24:AS";
	"25:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7f54329a6ad0>",
		def_var="['q']",
		fillcolor=deepskyblue,
		label="25:AS
q = r_reg;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['r_reg']"];
	"Leaf_16:AL" -> "25:AS";
}
