<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>Octeon PCI Driver: cvm-pci.h Source File</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.4.7 -->
<div class="tabs">
  <ul>
    <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
    <li><a href="classes.html"><span>Data&nbsp;Structures</span></a></li>
    <li id="current"><a href="files.html"><span>Files</span></a></li>
    <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
  </ul></div>
<div class="tabs">
  <ul>
    <li><a href="files.html"><span>File&nbsp;List</span></a></li>
    <li><a href="globals.html"><span>Globals</span></a></li>
  </ul></div>
<h1>cvm-pci.h</h1><a href="cvm-pci_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 
<a name="l00002"></a>00002 
<a name="l00003"></a>00003 <span class="comment"></span>
<a name="l00004"></a>00004 <span class="comment">/*! \file cvm-pci.h</span>
<a name="l00005"></a>00005 <span class="comment">    \brief Core Driver: PCI instruction format and core mem mapping.</span>
<a name="l00006"></a>00006 <span class="comment">*/</span>
<a name="l00007"></a>00007 
<a name="l00008"></a>00008 
<a name="l00009"></a>00009 <span class="preprocessor">#ifndef __CVM_PCI_H__</span>
<a name="l00010"></a>00010 <span class="preprocessor"></span><span class="preprocessor">#define __CVM_PCI_H__</span>
<a name="l00011"></a>00011 <span class="preprocessor"></span>
<a name="l00012"></a>00012 <span class="preprocessor">#include "cvmx.h"</span>
<a name="l00013"></a>00013 
<a name="l00014"></a>00014 
<a name="l00015"></a>00015 <span class="comment">/* The 4 PCI ports are from 32 to 35  */</span>
<a name="l00016"></a>00016 <span class="preprocessor">#define    FIRST_PCI_PORT                   32</span>
<a name="l00017"></a>00017 <span class="preprocessor"></span><span class="preprocessor">#define    LAST_PCI_PORT                    35</span>
<a name="l00018"></a>00018 <span class="preprocessor"></span>
<a name="l00019"></a>00019 <span class="preprocessor">#define    DRV_REQUEST_DONE                 0</span>
<a name="l00020"></a>00020 <span class="preprocessor"></span>
<a name="l00021"></a>00021 
<a name="l00022"></a>00022 
<a name="l00023"></a>00023 <span class="comment"></span>
<a name="l00024"></a>00024 <span class="comment">/** Core: The (Packet) Instruction Header appears in the format shown below for </span>
<a name="l00025"></a>00025 <span class="comment">  * Octeon. Refer to the Octeon HW Manual to read more about the </span>
<a name="l00026"></a>00026 <span class="comment">  * conversion from PCI instruction header to Packet Instruction Header.</span>
<a name="l00027"></a>00027 <span class="comment">  */</span>
<a name="l00028"></a><a class="code" href="unioncvm__pci__inst__hdr2__t.html">00028</a> <span class="keyword">typedef</span> <span class="keyword">union </span>{
<a name="l00029"></a><a class="code" href="unioncvm__pci__inst__hdr2__t.html#cb81d4b7aae6df6806640507b86abbcd">00029</a>     uint64_t   u64;
<a name="l00030"></a>00030     <span class="keyword">struct </span>{
<a name="l00031"></a>00031 <span class="preprocessor">#if __BYTE_ORDER == __LITTLE_ENDIAN</span>
<a name="l00032"></a><a class="code" href="unioncvm__pci__inst__hdr2__t.html#c92ed015c3594f0068be1859be89ecaa">00032</a> <span class="preprocessor"></span>       uint64_t   tag:32;        <span class="comment">/**&lt; 31-00 Tag for the Packet. */</span>
<a name="l00033"></a><a class="code" href="unioncvm__pci__inst__hdr2__t.html#bd87b9bf777988e571129c8bb68b351e">00033</a>        cvmx_pow_tag_type_t tt:2; <span class="comment">/**&lt; 33-32 Tagtype */</span>
<a name="l00034"></a><a class="code" href="unioncvm__pci__inst__hdr2__t.html#d2bc4e7436890d64b4515daa84aefcfd">00034</a>        uint64_t   rs:1;          <span class="comment">/**&lt; 34    Is the PCI packet a RAW-SHORT? */</span>
<a name="l00035"></a><a class="code" href="unioncvm__pci__inst__hdr2__t.html#4b3418b717ebe7d68fd2848bed53242c">00035</a>        uint64_t   grp:4;         <span class="comment">/**&lt; 38-35 The group that gets this Packet */</span>
<a name="l00036"></a><a class="code" href="unioncvm__pci__inst__hdr2__t.html#0a2d494c3be5b8497dc602fb5bf44d2c">00036</a>        uint64_t   qos: 3;        <span class="comment">/**&lt; 41-39 The QOS set for this Packet. */</span>
<a name="l00037"></a><a class="code" href="unioncvm__pci__inst__hdr2__t.html#5db0e0993edff695e4095738687f7fdd">00037</a>        uint64_t   rsvd3:6;       <span class="comment">/**&lt; 47-42 Reserved */</span>
<a name="l00038"></a><a class="code" href="unioncvm__pci__inst__hdr2__t.html#a5e411b1e351e4749ce3ce3bd8b1906b">00038</a>        uint64_t   sl:7;          <span class="comment">/**&lt; 54-48 Skip Length */</span>
<a name="l00039"></a><a class="code" href="unioncvm__pci__inst__hdr2__t.html#0d1e1cd0fa2c3375d92c863a8e0537a7">00039</a>        uint64_t   rsvd2:1;       <span class="comment">/**&lt; 55    Reserved. */</span>
<a name="l00040"></a><a class="code" href="unioncvm__pci__inst__hdr2__t.html#fde361bb633fd8a35625ce5515662d01">00040</a>        uint64_t   pm:2;          <span class="comment">/**&lt; 57-56 The parse mode to use for the packet. */</span>
<a name="l00041"></a><a class="code" href="unioncvm__pci__inst__hdr2__t.html#1231c79ab895eea04a9c73845337038a">00041</a>        uint64_t   rsvd1:5;       <span class="comment">/**&lt; 62-58 Reserved */</span>
<a name="l00042"></a><a class="code" href="unioncvm__pci__inst__hdr2__t.html#d8995127000f193d37eb8b2e840858ea">00042</a>        uint64_t   r:1;           <span class="comment">/**&lt; 63    Is the PCI packet in RAW-mode? */</span>
<a name="l00043"></a>00043 <span class="preprocessor">#else</span>
<a name="l00044"></a>00044 <span class="preprocessor"></span>       uint64_t   r:1;           <span class="comment">/**&lt; 63    Is the PCI packet in RAW-mode? */</span>
<a name="l00045"></a>00045        uint64_t   rsvd1:5;       <span class="comment">/**&lt; 62-58 Reserved */</span>
<a name="l00046"></a>00046        uint64_t   pm:2;          <span class="comment">/**&lt; 57-56 The parse mode to use for the packet. */</span>
<a name="l00047"></a>00047        uint64_t   rsvd2:1;       <span class="comment">/**&lt; 55    Reserved. */</span>
<a name="l00048"></a>00048        uint64_t   sl:7;          <span class="comment">/**&lt; 54-48 Skip Length */</span>
<a name="l00049"></a>00049        uint64_t   rsvd3:6;       <span class="comment">/**&lt; 47-42 Reserved */</span>
<a name="l00050"></a>00050        uint64_t   qos: 3;        <span class="comment">/**&lt; 41-39 The QOS set for this Packet. */</span>
<a name="l00051"></a>00051        uint64_t   grp:4;         <span class="comment">/**&lt; 38-35 The group that gets this Packet */</span>
<a name="l00052"></a>00052        uint64_t   rs:1;          <span class="comment">/**&lt; 34    Is the PCI packet a RAW-SHORT? */</span>
<a name="l00053"></a>00053        cvmx_pow_tag_type_t tt:2; <span class="comment">/**&lt; 33-32 Tagtype */</span>
<a name="l00054"></a>00054        uint64_t   tag:32;        <span class="comment">/**&lt; 31-00 Tag for the Packet. */</span>
<a name="l00055"></a>00055 <span class="preprocessor">#endif</span>
<a name="l00056"></a>00056 <span class="preprocessor"></span>    } s;
<a name="l00057"></a>00057 } <a class="code" href="unioncvm__pci__inst__hdr2__t.html">cvm_pci_inst_hdr2_t</a>;
<a name="l00058"></a>00058 
<a name="l00059"></a>00059 
<a name="l00060"></a>00060 
<a name="l00061"></a>00061 <span class="comment"></span>
<a name="l00062"></a>00062 <span class="comment">/** Core: Format of the input request header in an instruction. */</span>
<a name="l00063"></a><a class="code" href="unioncvmx__pci__inst__irh__t.html">00063</a> <span class="keyword">typedef</span> <span class="keyword">union  </span>{
<a name="l00064"></a>00064 
<a name="l00065"></a><a class="code" href="unioncvmx__pci__inst__irh__t.html#25b3519b3f30e4de47430a1ed5938fc2">00065</a>     uint64_t  u64;
<a name="l00066"></a>00066     <span class="keyword">struct </span>{
<a name="l00067"></a>00067 <span class="preprocessor">#if __BYTE_ORDER == __LITTLE_ENDIAN</span>
<a name="l00068"></a><a class="code" href="unioncvmx__pci__inst__irh__t.html#2dbf7a6f9d352fac6a72c57e8e0e1b8d">00068</a> <span class="preprocessor"></span>        uint64_t    rid:16;     <span class="comment">/**&lt; Request ID  */</span>
<a name="l00069"></a><a class="code" href="unioncvmx__pci__inst__irh__t.html#cd85a3b139a1e2184037fe4687ff4a6d">00069</a>         uint64_t    pcie_port:3;<span class="comment">/**&lt; PCIe port to send response. */</span> 
<a name="l00070"></a><a class="code" href="unioncvmx__pci__inst__irh__t.html#4ae2aef355299c6f356fb3376cd775fd">00070</a>         uint64_t    scatter:1;  <span class="comment">/**&lt; Scatter indicator  1=scatter */</span>
<a name="l00071"></a><a class="code" href="unioncvmx__pci__inst__irh__t.html#35e155cb126d4b0b972ad4755d31cf22">00071</a>         uint64_t    rlenssz:14; <span class="comment">/**&lt; Size of Expected result OR no. of entries in scatter list */</span>
<a name="l00072"></a><a class="code" href="unioncvmx__pci__inst__irh__t.html#5910bd09b51cca7a9262b19a5971a270">00072</a>         uint64_t    dport:6;    <span class="comment">/**&lt; Desired destination port for result */</span>
<a name="l00073"></a><a class="code" href="unioncvmx__pci__inst__irh__t.html#b79e4c6e19c0384f60c86718783291ee">00073</a>         uint64_t    param:8;    <span class="comment">/**&lt; Opcode Specific parameters */</span>
<a name="l00074"></a><a class="code" href="unioncvmx__pci__inst__irh__t.html#0eec5c1d91f1a749dcee63f04eec6363">00074</a>         uint64_t    opcode:16;  <span class="comment">/**&lt; Opcode for the return packet  */</span>
<a name="l00075"></a>00075 <span class="preprocessor">#else</span>
<a name="l00076"></a>00076 <span class="preprocessor"></span>        uint64_t    opcode:16;  <span class="comment">/**&lt; Opcode for the return packet  */</span>
<a name="l00077"></a>00077         uint64_t    param:8;    <span class="comment">/**&lt; Opcode Specific parameters */</span>
<a name="l00078"></a>00078         uint64_t    dport:6;    <span class="comment">/**&lt; Desired destination port for result */</span>
<a name="l00079"></a>00079         uint64_t    rlenssz:14; <span class="comment">/**&lt; Size of Expected result OR no. of entries in scatter list */</span>
<a name="l00080"></a>00080         uint64_t    scatter:1;  <span class="comment">/**&lt; Scatter indicator  1=scatter */</span>
<a name="l00081"></a>00081         uint64_t    pcie_port:3;<span class="comment">/**&lt; PCIe port to send response. */</span>
<a name="l00082"></a>00082         uint64_t    rid:16;     <span class="comment">/**&lt; Request ID  */</span>
<a name="l00083"></a>00083 <span class="preprocessor">#endif</span>
<a name="l00084"></a>00084 <span class="preprocessor"></span>    }s;
<a name="l00085"></a>00085 
<a name="l00086"></a>00086 } <a class="code" href="unioncvmx__pci__inst__irh__t.html">cvmx_pci_inst_irh_t</a>;
<a name="l00087"></a>00087 
<a name="l00088"></a>00088 
<a name="l00089"></a>00089 
<a name="l00090"></a>00090 <span class="comment"></span>
<a name="l00091"></a>00091 <span class="comment">/** Core: Format of the front data for a raw instruction in the first 24 bytes</span>
<a name="l00092"></a>00092 <span class="comment"> *  of the wqe-&gt;packet_data or packet ptr when a core gets work from a PCI input</span>
<a name="l00093"></a>00093 <span class="comment"> *  port.</span>
<a name="l00094"></a>00094 <span class="comment"> */</span>
<a name="l00095"></a><a class="code" href="structcvmx__raw__inst__front__t.html">00095</a> <span class="keyword">typedef</span> <span class="keyword">struct  </span>{
<a name="l00096"></a>00096 <span class="comment"></span>
<a name="l00097"></a>00097 <span class="comment">  /** The instruction header. */</span>
<a name="l00098"></a><a class="code" href="structcvmx__raw__inst__front__t.html#b6808364c42695127dcc7351c27dad36">00098</a>    <a class="code" href="unioncvm__pci__inst__hdr2__t.html">cvm_pci_inst_hdr2_t</a>   ih;
<a name="l00099"></a>00099 <span class="comment"></span>
<a name="l00100"></a>00100 <span class="comment">  /** The host physical address where a response (if any) is expected. */</span>
<a name="l00101"></a><a class="code" href="structcvmx__raw__inst__front__t.html#acfa419d11d7d4021e299b690a6134f6">00101</a>    uint64_t              rptr;
<a name="l00102"></a>00102 <span class="comment"></span>
<a name="l00103"></a>00103 <span class="comment">  /** The input request header. */</span>
<a name="l00104"></a><a class="code" href="structcvmx__raw__inst__front__t.html#60c87f34a576afcdba52205926358534">00104</a>    <a class="code" href="unioncvmx__pci__inst__irh__t.html">cvmx_pci_inst_irh_t</a>   irh;
<a name="l00105"></a>00105 
<a name="l00106"></a>00106 } <a class="code" href="structcvmx__raw__inst__front__t.html">cvmx_raw_inst_front_t</a>;
<a name="l00107"></a>00107 
<a name="l00108"></a>00108 
<a name="l00109"></a>00109 <span class="preprocessor">#define CVM_RAW_FRONT_SIZE   (sizeof(cvmx_raw_inst_front_t))</span>
<a name="l00110"></a>00110 <span class="preprocessor"></span>
<a name="l00111"></a>00111 
<a name="l00112"></a>00112 
<a name="l00113"></a>00113 <span class="comment"></span>
<a name="l00114"></a>00114 <span class="comment">/** Core: Format of the response header in the first 8 bytes of response sent</span>
<a name="l00115"></a>00115 <span class="comment"> * to the host. */</span>
<a name="l00116"></a><a class="code" href="unioncvmx__resp__hdr__t.html">00116</a> <span class="keyword">typedef</span> <span class="keyword">union   </span>{
<a name="l00117"></a>00117 
<a name="l00118"></a><a class="code" href="unioncvmx__resp__hdr__t.html#f294e9463c6786ad7afa109ffe204534">00118</a>   uint64_t      u64;
<a name="l00119"></a>00119   <span class="keyword">struct </span>{
<a name="l00120"></a>00120 <span class="comment"></span>
<a name="l00121"></a>00121 <span class="comment">   /** Opcode tells the host the type of response. */</span>
<a name="l00122"></a><a class="code" href="unioncvmx__resp__hdr__t.html#cc6012517f9681c710ad9f837150cd06">00122</a>    uint64_t      opcode:16;
<a name="l00123"></a>00123 <span class="comment"></span>
<a name="l00124"></a>00124 <span class="comment">    /** The response is for a host instruction that arrived at this port. */</span>
<a name="l00125"></a><a class="code" href="unioncvmx__resp__hdr__t.html#73774d40b4f6d400984f34e8254f30f6">00125</a>    uint64_t      sport:6;
<a name="l00126"></a>00126 <span class="comment"></span>
<a name="l00127"></a>00127 <span class="comment">    /** The destination port or driver-specific queue number. */</span>
<a name="l00128"></a><a class="code" href="unioncvmx__resp__hdr__t.html#5b6723a8b7c09c40baf1673fd386800b">00128</a>    uint64_t      destqport:22;
<a name="l00129"></a>00129 
<a name="l00130"></a><a class="code" href="unioncvmx__resp__hdr__t.html#b8e41fdf4d99a740be293b33cf90cdeb">00130</a>    uint64_t      reserved:4;
<a name="l00131"></a>00131 <span class="comment"></span>
<a name="l00132"></a>00132 <span class="comment">    /** The request id of the host instruction. */</span>
<a name="l00133"></a><a class="code" href="unioncvmx__resp__hdr__t.html#b9517c6147e303e9418816dc0c0e0d38">00133</a>    uint64_t      request_id:16;
<a name="l00134"></a>00134   }s;
<a name="l00135"></a>00135 
<a name="l00136"></a>00136 }<a class="code" href="unioncvmx__resp__hdr__t.html">cvmx_resp_hdr_t</a>;
<a name="l00137"></a>00137 
<a name="l00138"></a>00138 
<a name="l00139"></a>00139 <span class="preprocessor">#define  CVMX_RESP_HDR_SIZE   (sizeof(cvmx_resp_hdr_t))</span>
<a name="l00140"></a>00140 <span class="preprocessor"></span>
<a name="l00141"></a>00141 
<a name="l00142"></a>00142 
<a name="l00143"></a>00143 
<a name="l00144"></a>00144 <span class="comment"></span>
<a name="l00145"></a>00145 <span class="comment">/** Core: The core driver routines can handle local pointers of the these</span>
<a name="l00146"></a>00146 <span class="comment">  * types. </span>
<a name="l00147"></a>00147 <span class="comment">  */</span>
<a name="l00148"></a><a class="code" href="cvm-pci_8h.html#451d7a5c26a37002543c86c9b82dd203">00148</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> {
<a name="l00149"></a>00149    <a class="code" href="cvm-pci_8h.html#451d7a5c26a37002543c86c9b82dd203dbc9f9f8d6f0b8f000a38457bffc3ae0">CVM_DIRECT_DATA</a> = 0, <span class="comment">/**&lt; Local Pointer points directly to data */</span>
<a name="l00150"></a>00150    <a class="code" href="cvm-pci_8h.html#451d7a5c26a37002543c86c9b82dd203006dd98b74edc3eee28a9010eebb4aee">CVM_GATHER_DATA</a> = 1, <span class="comment">/**&lt; Local Pointer points to a gather list of local pointers */</span>
<a name="l00151"></a>00151    <a class="code" href="cvm-pci_8h.html#451d7a5c26a37002543c86c9b82dd203a8c65cc198ef3870458ef9a1d753c73b">CVM_LINKED_DATA</a> = 2, <span class="comment">/**&lt; Local pointer points to data which has links to more buffers */</span>
<a name="l00152"></a><a class="code" href="cvm-pci_8h.html#451d7a5c26a37002543c86c9b82dd20389b290e8f62c2a58406a67a764d87dea">00152</a>    <a class="code" href="cvm-pci_8h.html#451d7a5c26a37002543c86c9b82dd20389b290e8f62c2a58406a67a764d87dea">CVM_NULL_DATA</a>   = 3  <span class="comment">/**&lt; If no data is sent and a flag is required, use this. */</span>
<a name="l00153"></a>00153 } <a class="code" href="cvm-pci_8h.html#451d7a5c26a37002543c86c9b82dd203">cvm_ptr_type_t</a>;
<a name="l00154"></a>00154 
<a name="l00155"></a>00155 
<a name="l00156"></a>00156 
<a name="l00157"></a>00157 
<a name="l00158"></a>00158 
<a name="l00159"></a>00159 <span class="comment"></span>
<a name="l00160"></a>00160 <span class="comment">/** Get the size of data in the first packet buffer in a WQE from PCI.</span>
<a name="l00161"></a>00161 <span class="comment">  * @param bufptr - the packet pointer from wqe (wqe-&gt;packet_ptr).</span>
<a name="l00162"></a>00162 <span class="comment">  * @param raw    - flag to indicate if the PCI packet is in RAW mode.</span>
<a name="l00163"></a>00163 <span class="comment">  * @return Returns the size of data in this packet buffer.</span>
<a name="l00164"></a>00164 <span class="comment">  */</span>
<a name="l00165"></a>00165 <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">int</span>
<a name="l00166"></a><a class="code" href="cvm-pci_8h.html#f1601942049692ece4595cba937d1db2">00166</a> <a class="code" href="cvm-pci_8h.html#f1601942049692ece4595cba937d1db2">cvm_get_first_buf_size</a>(cvmx_buf_ptr_t   bufptr, <span class="keywordtype">int</span> raw)
<a name="l00167"></a>00167 {
<a name="l00168"></a>00168     <span class="keywordtype">int</span>  len=0;
<a name="l00169"></a>00169 
<a name="l00170"></a>00170     len = ( ( (cvmx_read_csr(CVMX_IPD_PACKET_MBUFF_SIZE) &amp; 0xfff)
<a name="l00171"></a>00171           - ((cvmx_read_csr(CVMX_IPD_1ST_MBUFF_SKIP) &amp; 0x3f) + 1) ) * 8)
<a name="l00172"></a>00172           - (bufptr.s.addr &amp; 0x7);
<a name="l00173"></a>00173     <span class="keywordflow">if</span>(raw)
<a name="l00174"></a>00174         len -= CVM_RAW_FRONT_SIZE;
<a name="l00175"></a>00175 
<a name="l00176"></a>00176     <span class="keywordflow">return</span> len;
<a name="l00177"></a>00177 }
<a name="l00178"></a>00178 
<a name="l00179"></a>00179 <span class="comment"></span>
<a name="l00180"></a>00180 <span class="comment">/** Call this routine to get the size of data for packet buffers following</span>
<a name="l00181"></a>00181 <span class="comment">  * the first buffer in a WQE from PCI.</span>
<a name="l00182"></a>00182 <span class="comment">  * @return Returns the size of data in this packet buffer.</span>
<a name="l00183"></a>00183 <span class="comment">  */</span>
<a name="l00184"></a>00184 <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">int</span>
<a name="l00185"></a><a class="code" href="cvm-pci_8h.html#62a64d327cdd4122702b7803f789d28b">00185</a> <a class="code" href="cvm-pci_8h.html#62a64d327cdd4122702b7803f789d28b">cvm_get_next_buf_size</a>(<span class="keywordtype">void</span>)
<a name="l00186"></a>00186 {
<a name="l00187"></a>00187     <span class="keywordflow">return</span>  (((cvmx_read_csr(CVMX_IPD_PACKET_MBUFF_SIZE) &amp; 0xfff)
<a name="l00188"></a>00188              - ((cvmx_read_csr(CVMX_IPD_NOT_1ST_MBUFF_SKIP) &amp; 0x3f) + 1)) * 8);
<a name="l00189"></a>00189 }
<a name="l00190"></a>00190 
<a name="l00191"></a>00191 
<a name="l00192"></a>00192 <span class="comment"></span>
<a name="l00193"></a>00193 <span class="comment">/** Call this routine with virtual address of packet buffer to get the</span>
<a name="l00194"></a>00194 <span class="comment">  * address of the next packet buffer in the WQE chain.</span>
<a name="l00195"></a>00195 <span class="comment">  * @param pktptr - virtual address of packet buffer</span>
<a name="l00196"></a>00196 <span class="comment">  * @return Returns the virtual address of next packet buffer.</span>
<a name="l00197"></a>00197 <span class="comment">  */</span>
<a name="l00198"></a>00198 <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> *
<a name="l00199"></a><a class="code" href="cvm-pci_8h.html#058e79a4d8bae6e3a3dee71a8f66ef6a">00199</a> <a class="code" href="cvm-pci_8h.html#058e79a4d8bae6e3a3dee71a8f66ef6a">cvm_get_next_pkt_ptr</a>(<span class="keywordtype">void</span>  *pktptr)
<a name="l00200"></a>00200 {
<a name="l00201"></a>00201     cvmx_buf_ptr_t  *ptr = (cvmx_buf_ptr_t *)((uint8_t *)pktptr - 8); 
<a name="l00202"></a>00202     <span class="keywordflow">return</span> (<span class="keywordtype">void</span> *)cvmx_phys_to_ptr(ptr-&gt;s.addr);
<a name="l00203"></a>00203 }
<a name="l00204"></a>00204 
<a name="l00205"></a>00205 
<a name="l00206"></a>00206 
<a name="l00207"></a>00207 
<a name="l00208"></a>00208 <span class="preprocessor">#endif  </span><span class="comment">/* __CVM_PCI_H__ */</span>
<a name="l00209"></a>00209 
<a name="l00210"></a>00210 <span class="comment">/* $Id: cvm-pci.h 61122 2011-06-07 00:12:54Z panicker $ */</span>
</pre></div><hr size="1"><address style="align: right;"><small>Generated on Tue Nov 22 15:40:59 2011 for Octeon PCI Driver by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.4.7 </small></address>
</body>
</html>
