// Seed: 614965347
module module_0 (
    input supply0 id_0,
    input uwire id_1,
    input uwire id_2,
    output tri id_3,
    output tri id_4,
    input supply1 id_5,
    output wire id_6,
    input uwire id_7,
    input wor id_8,
    input wor id_9
);
  uwire id_11;
  assign id_4 = id_2;
  assign id_6 = 1 ? id_7 && id_5 && id_1 && {{id_5, 1'b0} > id_11{1}} == id_2 : 1'b0;
endmodule
module module_1 (
    input wand id_0,
    output tri id_1,
    input tri1 id_2,
    output supply1 id_3,
    input wand id_4,
    output wire id_5,
    output wand id_6
);
  tri id_8 = 1;
  module_0(
      id_2, id_0, id_4, id_1, id_6, id_4, id_5, id_2, id_0, id_0
  );
endmodule
