Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Sep 30 14:26:41 2024
| Host         : YangZhengyu-Portable running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7k325t-ffg676
| Speed File   : -2L  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree           1           
LUTAR-1    Warning           LUT drives async reset alert    20          
TIMING-20  Warning           Non-clocked latch               625         
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (6875)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1155)
5. checking no_input_delay (14)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (6875)
---------------------------
 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[10]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[11]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[12]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[13]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[14]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[15]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[16]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[17]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[18]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[19]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[20]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[21]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[22]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[23]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[24]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[25]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[26]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[27]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[28]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[29]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[30]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[31]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[3]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[4]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[5]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[6]_rep/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[6]_rep__0/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[7]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[8]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[9]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[10]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[11]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[12]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[13]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[14]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[15]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[16]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[17]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[18]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[19]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[20]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[21]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[22]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[23]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[24]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[25]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[26]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[27]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[28]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[29]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[30]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[31]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[3]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[4]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[5]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[6]_rep/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[6]_rep__0/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[7]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[8]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[9]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[10]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[11]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[12]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[13]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[14]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[15]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[16]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[17]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[18]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[19]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[20]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[21]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[22]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[23]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[24]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[25]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[26]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[27]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[28]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[29]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[30]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[31]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[3]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[4]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[5]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[6]_rep/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[6]_rep__0/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[7]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[8]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[9]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[10]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[11]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[12]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[13]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[14]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[15]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[16]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[17]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[18]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[19]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[20]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[21]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[22]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[23]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[24]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[25]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[26]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[27]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[28]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[29]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[30]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[31]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[3]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[4]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[5]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[6]_rep/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[6]_rep__0/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[7]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[8]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[9]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[10]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[11]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[12]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[13]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[14]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[15]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[16]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[17]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[18]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[19]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[20]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[21]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[22]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[23]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[24]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[25]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[26]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[27]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[28]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[29]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[30]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[31]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[3]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[4]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[5]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[6]_rep/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[6]_rep__0/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[7]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[8]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1155)
---------------------------------------------------
 There are 1155 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.142        0.000                      0                 7024        0.083        0.000                      0                 7024        1.100        0.000                       0                  2926  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
CLK_200M_P  {0.000 2.500}        5.000           200.000         
  clkfbout  {0.000 2.500}        5.000           200.000         
  clkout0   {0.000 5.000}        10.000          100.000         
  clkout2   {0.000 20.000}       40.000          25.000          
  clkout3   {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_200M_P                                                                                                                                                      1.100        0.000                       0                     1  
  clkfbout                                                                                                                                                      3.592        0.000                       0                     3  
  clkout0           7.021        0.000                      0                   14        0.187        0.000                      0                   14        4.232        0.000                       0                   283  
  clkout2          34.322        0.000                      0                  304        0.083        0.000                      0                  304       19.358        0.000                       0                   165  
  clkout3          38.827        0.000                      0                 4915        0.101        0.000                      0                 4915       49.600        0.000                       0                  2474  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout2       clkout0             0.581        0.000                      0                  614        0.176        0.000                      0                  614  
clkout3       clkout0             0.142        0.000                      0                  214        1.301        0.000                      0                  214  
clkout0       clkout2             6.367        0.000                      0                   12        0.154        0.000                      0                   12  
clkout3       clkout2            16.539        0.000                      0                  135        0.349        0.000                      0                  135  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clkout3            clkout3                 44.677        0.000                      0                 1144        0.146        0.000                      0                 1144  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clkfbout                    
(none)        clkout0                     
(none)        clkout2                     
(none)                      clkout0       
(none)                      clkout2       
(none)                      clkout3       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_200M_P
  To Clock:  CLK_200M_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_200M_P
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK_200M_P }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.408         5.000       3.591      BUFGCTRL_X0Y9    CLK_GEN/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        7.021ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.021ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_30_31__0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[0]_inv/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.812ns  (logic 1.110ns (39.467%)  route 1.702ns (60.533%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.833ns = ( 8.167 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.374ns
    Clock Pessimism Removal (CPR):    -0.676ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.220    -2.374    vga/data_buf_reg_0_3_30_31__0/WCLK
    SLICE_X82Y200        RAMD32                                       r  vga/data_buf_reg_0_3_30_31__0/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y200        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.704    -1.670 r  vga/data_buf_reg_0_3_30_31__0/DP/O
                         net (fo=1, routed)           0.581    -1.089    vga/U12/ascii_code_reg[6]_i_24_1
    SLICE_X83Y198        LUT6 (Prop_lut6_I0_O)        0.132    -0.957 r  vga/U12/ascii_code[6]_i_43/O
                         net (fo=1, routed)           0.000    -0.957    vga/U12/ascii_code[6]_i_43_n_0
    SLICE_X83Y198        MUXF7 (Prop_muxf7_I0_O)      0.107    -0.850 r  vga/U12/ascii_code_reg[6]_i_24/O
                         net (fo=7, routed)           0.671    -0.179    vga/U12/number__0[3]
    SLICE_X74Y199        LUT6 (Prop_lut6_I0_O)        0.124    -0.055 f  vga/U12/ascii_code[0]_inv_i_3/O
                         net (fo=1, routed)           0.450     0.395    vga/U12/ascii_code[0]_inv_i_3_n_0
    SLICE_X72Y200        LUT6 (Prop_lut6_I2_O)        0.043     0.438 r  vga/U12/ascii_code[0]_inv_i_1/O
                         net (fo=1, routed)           0.000     0.438    vga/U12_n_88
    SLICE_X72Y200        FDRE                                         r  vga/ascii_code_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.073     8.167    vga/CLK_OUT1
    SLICE_X72Y200        FDRE                                         r  vga/ascii_code_reg[0]_inv/C
                         clock pessimism             -0.676     7.492    
                         clock uncertainty           -0.066     7.426    
    SLICE_X72Y200        FDRE (Setup_fdre_C_D)        0.034     7.460    vga/ascii_code_reg[0]_inv
  -------------------------------------------------------------------
                         required time                          7.460    
                         arrival time                          -0.438    
  -------------------------------------------------------------------
                         slack                                  7.021    

Slack (MET) :             7.141ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_30_31__0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.692ns  (logic 1.212ns (45.022%)  route 1.480ns (54.978%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.833ns = ( 8.167 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.374ns
    Clock Pessimism Removal (CPR):    -0.676ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.220    -2.374    vga/data_buf_reg_0_3_30_31__0/WCLK
    SLICE_X82Y200        RAMD32                                       r  vga/data_buf_reg_0_3_30_31__0/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y200        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.704    -1.670 r  vga/data_buf_reg_0_3_30_31__0/DP/O
                         net (fo=1, routed)           0.581    -1.089    vga/U12/ascii_code_reg[6]_i_24_1
    SLICE_X83Y198        LUT6 (Prop_lut6_I0_O)        0.132    -0.957 r  vga/U12/ascii_code[6]_i_43/O
                         net (fo=1, routed)           0.000    -0.957    vga/U12/ascii_code[6]_i_43_n_0
    SLICE_X83Y198        MUXF7 (Prop_muxf7_I0_O)      0.107    -0.850 r  vga/U12/ascii_code_reg[6]_i_24/O
                         net (fo=7, routed)           0.659    -0.191    vga/U12/number__0[3]
    SLICE_X72Y199        LUT5 (Prop_lut5_I0_O)        0.134    -0.057 r  vga/U12/ascii_code[6]_i_8/O
                         net (fo=1, routed)           0.240     0.183    vga/U12/ascii_code[6]_i_8_n_0
    SLICE_X71Y200        LUT6 (Prop_lut6_I2_O)        0.135     0.318 r  vga/U12/ascii_code[6]_i_2/O
                         net (fo=1, routed)           0.000     0.318    vga/U12_n_82
    SLICE_X71Y200        FDRE                                         r  vga/ascii_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.073     8.167    vga/CLK_OUT1
    SLICE_X71Y200        FDRE                                         r  vga/ascii_code_reg[6]/C
                         clock pessimism             -0.676     7.492    
                         clock uncertainty           -0.066     7.426    
    SLICE_X71Y200        FDRE (Setup_fdre_C_D)        0.033     7.459    vga/ascii_code_reg[6]
  -------------------------------------------------------------------
                         required time                          7.459    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  7.141    

Slack (MET) :             7.190ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_12_17/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.633ns  (logic 1.117ns (42.431%)  route 1.516ns (57.569%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.833ns = ( 8.167 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.376ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.218    -2.376    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X78Y198        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y198        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.709    -1.667 r  vga/data_buf_reg_0_3_12_17/RAMA/O
                         net (fo=1, routed)           0.524    -1.143    vga/U12/number0[12]
    SLICE_X81Y198        LUT6 (Prop_lut6_I1_O)        0.134    -1.009 r  vga/U12/ascii_code[2]_i_14/O
                         net (fo=1, routed)           0.000    -1.009    vga/U12/ascii_code[2]_i_14_n_0
    SLICE_X81Y198        MUXF7 (Prop_muxf7_I0_O)      0.107    -0.902 r  vga/U12/ascii_code_reg[2]_i_8/O
                         net (fo=3, routed)           0.628    -0.274    vga/U12/number__0[0]
    SLICE_X74Y199        LUT6 (Prop_lut6_I3_O)        0.124    -0.150 r  vga/U12/ascii_code[1]_i_3/O
                         net (fo=1, routed)           0.364     0.213    vga/U12/ascii_code[1]_i_3_n_0
    SLICE_X72Y200        LUT6 (Prop_lut6_I2_O)        0.043     0.256 r  vga/U12/ascii_code[1]_i_1/O
                         net (fo=1, routed)           0.000     0.256    vga/U12_n_87
    SLICE_X72Y200        FDRE                                         r  vga/ascii_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.073     8.167    vga/CLK_OUT1
    SLICE_X72Y200        FDRE                                         r  vga/ascii_code_reg[1]/C
                         clock pessimism             -0.689     7.479    
                         clock uncertainty           -0.066     7.413    
    SLICE_X72Y200        FDRE (Setup_fdre_C_D)        0.034     7.447    vga/ascii_code_reg[1]
  -------------------------------------------------------------------
                         required time                          7.447    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  7.190    

Slack (MET) :             7.203ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_12_17/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.619ns  (logic 1.136ns (43.370%)  route 1.483ns (56.630%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.833ns = ( 8.167 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.376ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.218    -2.376    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X78Y198        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y198        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.713    -1.663 f  vga/data_buf_reg_0_3_12_17/RAMB/O
                         net (fo=1, routed)           0.471    -1.193    vga/U12/number0[14]
    SLICE_X83Y198        LUT6 (Prop_lut6_I1_O)        0.138    -1.055 f  vga/U12/ascii_code[6]_i_45/O
                         net (fo=1, routed)           0.000    -1.055    vga/U12/ascii_code[6]_i_45_n_0
    SLICE_X83Y198        MUXF7 (Prop_muxf7_I0_O)      0.120    -0.935 f  vga/U12/ascii_code_reg[6]_i_25/O
                         net (fo=7, routed)           0.661    -0.273    vga/U12/number__0[2]
    SLICE_X72Y199        LUT5 (Prop_lut5_I1_O)        0.122    -0.151 r  vga/U12/ascii_code[3]_i_3/O
                         net (fo=1, routed)           0.351     0.200    vga/U12/ascii_code[3]_i_3_n_0
    SLICE_X72Y200        LUT6 (Prop_lut6_I2_O)        0.043     0.243 r  vga/U12/ascii_code[3]_i_1/O
                         net (fo=1, routed)           0.000     0.243    vga/U12_n_85
    SLICE_X72Y200        FDRE                                         r  vga/ascii_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.073     8.167    vga/CLK_OUT1
    SLICE_X72Y200        FDRE                                         r  vga/ascii_code_reg[3]/C
                         clock pessimism             -0.689     7.479    
                         clock uncertainty           -0.066     7.413    
    SLICE_X72Y200        FDRE (Setup_fdre_C_D)        0.033     7.446    vga/ascii_code_reg[3]
  -------------------------------------------------------------------
                         required time                          7.446    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  7.203    

Slack (MET) :             7.328ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_30_31__0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.509ns  (logic 1.110ns (44.238%)  route 1.399ns (55.762%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.817ns = ( 8.183 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.374ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.220    -2.374    vga/data_buf_reg_0_3_30_31__0/WCLK
    SLICE_X82Y200        RAMD32                                       r  vga/data_buf_reg_0_3_30_31__0/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y200        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.704    -1.670 f  vga/data_buf_reg_0_3_30_31__0/DP/O
                         net (fo=1, routed)           0.581    -1.089    vga/U12/ascii_code_reg[6]_i_24_1
    SLICE_X83Y198        LUT6 (Prop_lut6_I0_O)        0.132    -0.957 f  vga/U12/ascii_code[6]_i_43/O
                         net (fo=1, routed)           0.000    -0.957    vga/U12/ascii_code[6]_i_43_n_0
    SLICE_X83Y198        MUXF7 (Prop_muxf7_I0_O)      0.107    -0.850 f  vga/U12/ascii_code_reg[6]_i_24/O
                         net (fo=7, routed)           0.659    -0.191    vga/U12/number__0[3]
    SLICE_X72Y199        LUT5 (Prop_lut5_I3_O)        0.124    -0.067 r  vga/U12/ascii_code[5]_i_3/O
                         net (fo=1, routed)           0.159     0.092    vga/U12/ascii_code[5]_i_3_n_0
    SLICE_X72Y199        LUT6 (Prop_lut6_I2_O)        0.043     0.135 r  vga/U12/ascii_code[5]_i_1/O
                         net (fo=1, routed)           0.000     0.135    vga/U12_n_83
    SLICE_X72Y199        FDRE                                         r  vga/ascii_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.089     8.183    vga/CLK_OUT1
    SLICE_X72Y199        FDRE                                         r  vga/ascii_code_reg[5]/C
                         clock pessimism             -0.689     7.495    
                         clock uncertainty           -0.066     7.429    
    SLICE_X72Y199        FDRE (Setup_fdre_C_D)        0.034     7.463    vga/ascii_code_reg[5]
  -------------------------------------------------------------------
                         required time                          7.463    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  7.328    

Slack (MET) :             7.350ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_12_17/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.473ns  (logic 1.136ns (45.940%)  route 1.337ns (54.060%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.833ns = ( 8.167 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.376ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.218    -2.376    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X78Y198        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y198        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.713    -1.663 r  vga/data_buf_reg_0_3_12_17/RAMB/O
                         net (fo=1, routed)           0.471    -1.193    vga/U12/number0[14]
    SLICE_X83Y198        LUT6 (Prop_lut6_I1_O)        0.138    -1.055 r  vga/U12/ascii_code[6]_i_45/O
                         net (fo=1, routed)           0.000    -1.055    vga/U12/ascii_code[6]_i_45_n_0
    SLICE_X83Y198        MUXF7 (Prop_muxf7_I0_O)      0.120    -0.935 r  vga/U12/ascii_code_reg[6]_i_25/O
                         net (fo=7, routed)           0.582    -0.353    vga/U12/number__0[2]
    SLICE_X74Y199        LUT6 (Prop_lut6_I1_O)        0.122    -0.231 r  vga/U12/ascii_code[2]_i_3/O
                         net (fo=1, routed)           0.284     0.054    vga/U12/ascii_code[2]_i_3_n_0
    SLICE_X71Y200        LUT6 (Prop_lut6_I2_O)        0.043     0.097 r  vga/U12/ascii_code[2]_i_1/O
                         net (fo=1, routed)           0.000     0.097    vga/U12_n_86
    SLICE_X71Y200        FDRE                                         r  vga/ascii_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.073     8.167    vga/CLK_OUT1
    SLICE_X71Y200        FDRE                                         r  vga/ascii_code_reg[2]/C
                         clock pessimism             -0.689     7.479    
                         clock uncertainty           -0.066     7.413    
    SLICE_X71Y200        FDRE (Setup_fdre_C_D)        0.034     7.447    vga/ascii_code_reg[2]
  -------------------------------------------------------------------
                         required time                          7.447    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  7.350    

Slack (MET) :             7.373ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_30_31__0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.463ns  (logic 1.211ns (49.167%)  route 1.252ns (50.833%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.817ns = ( 8.183 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.374ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.220    -2.374    vga/data_buf_reg_0_3_30_31__0/WCLK
    SLICE_X82Y200        RAMD32                                       r  vga/data_buf_reg_0_3_30_31__0/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y200        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.704    -1.670 f  vga/data_buf_reg_0_3_30_31__0/DP/O
                         net (fo=1, routed)           0.581    -1.089    vga/U12/ascii_code_reg[6]_i_24_1
    SLICE_X83Y198        LUT6 (Prop_lut6_I0_O)        0.132    -0.957 f  vga/U12/ascii_code[6]_i_43/O
                         net (fo=1, routed)           0.000    -0.957    vga/U12/ascii_code[6]_i_43_n_0
    SLICE_X83Y198        MUXF7 (Prop_muxf7_I0_O)      0.107    -0.850 f  vga/U12/ascii_code_reg[6]_i_24/O
                         net (fo=7, routed)           0.566    -0.284    vga/U12/number__0[3]
    SLICE_X72Y199        LUT5 (Prop_lut5_I2_O)        0.132    -0.152 r  vga/U12/ascii_code[4]_i_3/O
                         net (fo=1, routed)           0.105    -0.047    vga/U12/ascii_code[4]_i_3_n_0
    SLICE_X72Y199        LUT6 (Prop_lut6_I2_O)        0.136     0.089 r  vga/U12/ascii_code[4]_i_1/O
                         net (fo=1, routed)           0.000     0.089    vga/U12_n_84
    SLICE_X72Y199        FDRE                                         r  vga/ascii_code_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.089     8.183    vga/CLK_OUT1
    SLICE_X72Y199        FDRE                                         r  vga/ascii_code_reg[4]/C
                         clock pessimism             -0.689     7.495    
                         clock uncertainty           -0.066     7.429    
    SLICE_X72Y199        FDRE (Setup_fdre_C_D)        0.033     7.462    vga/ascii_code_reg[4]
  -------------------------------------------------------------------
                         required time                          7.462    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  7.373    

Slack (MET) :             8.049ns  (required time - arrival time)
  Source:                 vga/ascii_code_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.353ns  (logic 0.223ns (16.481%)  route 1.130ns (83.519%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.801ns = ( 8.199 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.374ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.220    -2.374    vga/CLK_OUT1
    SLICE_X72Y199        FDRE                                         r  vga/ascii_code_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y199        FDRE (Prop_fdre_C_Q)         0.223    -2.151 r  vga/ascii_code_reg[5]/Q
                         net (fo=1, routed)           1.130    -1.021    vga/FONT_8X16/ADDR[12]
    RAMB18_X2Y80         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.105     8.199    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y80         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.689     7.510    
                         clock uncertainty           -0.066     7.444    
    RAMB18_X2Y80         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.416     7.028    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          7.028    
                         arrival time                           1.021    
  -------------------------------------------------------------------
                         slack                                  8.049    

Slack (MET) :             8.130ns  (required time - arrival time)
  Source:                 vga/ascii_code_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.273ns  (logic 0.223ns (17.522%)  route 1.050ns (82.478%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.801ns = ( 8.199 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.374ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.220    -2.374    vga/CLK_OUT1
    SLICE_X72Y199        FDRE                                         r  vga/ascii_code_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y199        FDRE (Prop_fdre_C_Q)         0.223    -2.151 r  vga/ascii_code_reg[4]/Q
                         net (fo=1, routed)           1.050    -1.102    vga/FONT_8X16/ADDR[11]
    RAMB18_X2Y80         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.105     8.199    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y80         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.689     7.510    
                         clock uncertainty           -0.066     7.444    
    RAMB18_X2Y80         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.416     7.028    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          7.028    
                         arrival time                           1.102    
  -------------------------------------------------------------------
                         slack                                  8.130    

Slack (MET) :             8.400ns  (required time - arrival time)
  Source:                 vga/ascii_code_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.104ns  (logic 0.223ns (20.197%)  route 0.881ns (79.803%))
  Logic Levels:           0  
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.801ns = ( 8.199 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    -0.596ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.211    -2.383    vga/CLK_OUT1
    SLICE_X71Y200        FDRE                                         r  vga/ascii_code_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y200        FDRE (Prop_fdre_C_Q)         0.223    -2.160 r  vga/ascii_code_reg[6]/Q
                         net (fo=1, routed)           0.881    -1.279    vga/FONT_8X16/ADDR[13]
    RAMB18_X2Y80         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.105     8.199    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y80         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.596     7.603    
                         clock uncertainty           -0.066     7.537    
    RAMB18_X2Y80         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.416     7.121    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          7.121    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  8.400    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.100ns (23.050%)  route 0.334ns (76.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.695ns
    Source Clock Delay      (SCD):    -0.666ns
    Clock Pessimism Removal (CPR):    -0.093ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.527    -0.666    vga/CLK_OUT1
    SLICE_X72Y200        FDRE                                         r  vga/ascii_code_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y200        FDRE (Prop_fdre_C_Q)         0.100    -0.566 r  vga/ascii_code_reg[0]_inv/Q
                         net (fo=1, routed)           0.334    -0.232    vga/FONT_8X16/ADDR[7]
    RAMB18_X2Y80         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.764    -0.695    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y80         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.093    -0.602    
    RAMB18_X2Y80         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.419    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.100ns (16.269%)  route 0.515ns (83.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.695ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.541    -0.652    vga/CLK_OUT1
    SLICE_X72Y199        FDRE                                         r  vga/ascii_code_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y199        FDRE (Prop_fdre_C_Q)         0.100    -0.552 r  vga/ascii_code_reg[4]/Q
                         net (fo=1, routed)           0.515    -0.037    vga/FONT_8X16/ADDR[11]
    RAMB18_X2Y80         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.764    -0.695    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y80         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.266    -0.429    
    RAMB18_X2Y80         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.246    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.246    
                         arrival time                          -0.037    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.100ns (20.597%)  route 0.386ns (79.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.695ns
    Source Clock Delay      (SCD):    -0.666ns
    Clock Pessimism Removal (CPR):    -0.093ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.527    -0.666    vga/CLK_OUT1
    SLICE_X72Y200        FDRE                                         r  vga/ascii_code_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y200        FDRE (Prop_fdre_C_Q)         0.100    -0.566 r  vga/ascii_code_reg[3]/Q
                         net (fo=1, routed)           0.386    -0.180    vga/FONT_8X16/ADDR[10]
    RAMB18_X2Y80         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.764    -0.695    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y80         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.093    -0.602    
    RAMB18_X2Y80         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.419    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.100ns (15.265%)  route 0.555ns (84.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.695ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.541    -0.652    vga/CLK_OUT1
    SLICE_X72Y199        FDRE                                         r  vga/ascii_code_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y199        FDRE (Prop_fdre_C_Q)         0.100    -0.552 r  vga/ascii_code_reg[5]/Q
                         net (fo=1, routed)           0.555     0.004    vga/FONT_8X16/ADDR[12]
    RAMB18_X2Y80         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.764    -0.695    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y80         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.266    -0.429    
    RAMB18_X2Y80         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.246    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.246    
                         arrival time                           0.004    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.100ns (19.546%)  route 0.412ns (80.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.695ns
    Source Clock Delay      (SCD):    -0.666ns
    Clock Pessimism Removal (CPR):    -0.093ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.527    -0.666    vga/CLK_OUT1
    SLICE_X71Y200        FDRE                                         r  vga/ascii_code_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y200        FDRE (Prop_fdre_C_Q)         0.100    -0.566 r  vga/ascii_code_reg[2]/Q
                         net (fo=1, routed)           0.412    -0.154    vga/FONT_8X16/ADDR[9]
    RAMB18_X2Y80         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.764    -0.695    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y80         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.093    -0.602    
    RAMB18_X2Y80         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.419    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.100ns (18.906%)  route 0.429ns (81.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.695ns
    Source Clock Delay      (SCD):    -0.666ns
    Clock Pessimism Removal (CPR):    -0.093ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.527    -0.666    vga/CLK_OUT1
    SLICE_X72Y200        FDRE                                         r  vga/ascii_code_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y200        FDRE (Prop_fdre_C_Q)         0.100    -0.566 r  vga/ascii_code_reg[1]/Q
                         net (fo=1, routed)           0.429    -0.137    vga/FONT_8X16/ADDR[8]
    RAMB18_X2Y80         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.764    -0.695    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y80         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.093    -0.602    
    RAMB18_X2Y80         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.419    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.100ns (17.695%)  route 0.465ns (82.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.695ns
    Source Clock Delay      (SCD):    -0.666ns
    Clock Pessimism Removal (CPR):    -0.093ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.527    -0.666    vga/CLK_OUT1
    SLICE_X71Y200        FDRE                                         r  vga/ascii_code_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y200        FDRE (Prop_fdre_C_Q)         0.100    -0.566 r  vga/ascii_code_reg[6]/Q
                         net (fo=1, routed)           0.465    -0.100    vga/FONT_8X16/ADDR[13]
    RAMB18_X2Y80         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.764    -0.695    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y80         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.093    -0.602    
    RAMB18_X2Y80         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.419    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 vga/strdata_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.174ns (28.320%)  route 0.440ns (71.680%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.717ns
    Source Clock Delay      (SCD):    -0.665ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.528    -0.665    vga/CLK_OUT1
    SLICE_X66Y201        FDRE                                         r  vga/strdata_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y201        FDRE (Prop_fdre_C_Q)         0.118    -0.547 r  vga/strdata_reg[28]/Q
                         net (fo=1, routed)           0.213    -0.334    vga/U12/strdata[25]
    SLICE_X68Y201        LUT6 (Prop_lut6_I4_O)        0.028    -0.306 r  vga/U12/ascii_code[4]_i_2/O
                         net (fo=1, routed)           0.227    -0.078    vga/U12/ascii_code[4]_i_2_n_0
    SLICE_X72Y199        LUT6 (Prop_lut6_I1_O)        0.028    -0.050 r  vga/U12/ascii_code[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.050    vga/U12_n_84
    SLICE_X72Y199        FDRE                                         r  vga/ascii_code_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.741    -0.717    vga/CLK_OUT1
    SLICE_X72Y199        FDRE                                         r  vga/ascii_code_reg[4]/C
                         clock pessimism              0.266    -0.452    
    SLICE_X72Y199        FDRE (Hold_fdre_C_D)         0.060    -0.392    vga/ascii_code_reg[4]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 vga/strdata_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.184ns (29.504%)  route 0.440ns (70.496%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.212ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.717ns
    Source Clock Delay      (SCD):    -0.664ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.529    -0.664    vga/CLK_OUT1
    SLICE_X64Y200        FDRE                                         r  vga/strdata_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y200        FDRE (Prop_fdre_C_Q)         0.100    -0.564 r  vga/strdata_reg[21]/Q
                         net (fo=1, routed)           0.134    -0.430    vga/U12/strdata[19]
    SLICE_X66Y200        LUT6 (Prop_lut6_I1_O)        0.028    -0.402 r  vga/U12/ascii_code[5]_i_6/O
                         net (fo=1, routed)           0.093    -0.309    vga/U12/ascii_code[5]_i_6_n_0
    SLICE_X68Y200        LUT6 (Prop_lut6_I0_O)        0.028    -0.281 r  vga/U12/ascii_code[5]_i_2/O
                         net (fo=1, routed)           0.213    -0.068    vga/U12/ascii_code[5]_i_2_n_0
    SLICE_X72Y199        LUT6 (Prop_lut6_I1_O)        0.028    -0.040 r  vga/U12/ascii_code[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.040    vga/U12_n_83
    SLICE_X72Y199        FDRE                                         r  vga/ascii_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.741    -0.717    vga/CLK_OUT1
    SLICE_X72Y199        FDRE                                         r  vga/ascii_code_reg[5]/C
                         clock pessimism              0.266    -0.452    
    SLICE_X72Y199        FDRE (Hold_fdre_C_D)         0.061    -0.391    vga/ascii_code_reg[5]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.040    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 vga/strdata_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.174ns (35.514%)  route 0.316ns (64.486%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.665ns
    Clock Pessimism Removal (CPR):    -0.093ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.528    -0.665    vga/CLK_OUT1
    SLICE_X66Y201        FDRE                                         r  vga/strdata_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y201        FDRE (Prop_fdre_C_Q)         0.118    -0.547 r  vga/strdata_reg[27]/Q
                         net (fo=1, routed)           0.170    -0.377    vga/U12/strdata[24]
    SLICE_X68Y201        LUT6 (Prop_lut6_I4_O)        0.028    -0.349 r  vga/U12/ascii_code[3]_i_2/O
                         net (fo=1, routed)           0.146    -0.203    vga/U12/ascii_code[3]_i_2_n_0
    SLICE_X72Y200        LUT6 (Prop_lut6_I1_O)        0.028    -0.175 r  vga/U12/ascii_code[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.175    vga/U12_n_85
    SLICE_X72Y200        FDRE                                         r  vga/ascii_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.732    -0.726    vga/CLK_OUT1
    SLICE_X72Y200        FDRE                                         r  vga/ascii_code_reg[3]/C
                         clock pessimism              0.093    -0.634    
    SLICE_X72Y200        FDRE (Hold_fdre_C_D)         0.060    -0.574    vga/ascii_code_reg[3]
  -------------------------------------------------------------------
                         required time                          0.574    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.399    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         10.000      8.161      RAMB18_X2Y80     vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.408         10.000      8.591      BUFGCTRL_X0Y1    CLK_GEN/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X89Y190    vga/code_exe_reg[28]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X79Y190    vga/code_exe_reg[2]_rep/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X72Y187    vga/code_exe_reg[4]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X76Y190    vga/code_exe_reg[6]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X76Y190    vga/code_exe_reg[6]_rep/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X93Y196    vga/code_id_reg[22]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X84Y196    vga/code_id_reg[24]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X82Y199    vga/data_buf_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X82Y199    vga/data_buf_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X82Y199    vga/data_buf_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X82Y199    vga/data_buf_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X82Y199    vga/data_buf_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X82Y199    vga/data_buf_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X82Y199    vga/data_buf_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X82Y199    vga/data_buf_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X82Y199    vga/data_buf_reg_0_3_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X82Y199    vga/data_buf_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X82Y199    vga/data_buf_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X82Y199    vga/data_buf_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X82Y199    vga/data_buf_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X82Y199    vga/data_buf_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X82Y199    vga/data_buf_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X82Y199    vga/data_buf_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X82Y199    vga/data_buf_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X82Y199    vga/data_buf_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X82Y199    vga/data_buf_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X82Y199    vga/data_buf_reg_0_3_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack       34.322ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.083ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.322ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.379ns  (logic 0.660ns (12.270%)  route 4.719ns (87.730%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.815ns = ( 38.185 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.382ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.212    -2.382    vga/U12/CLK_OUT3
    SLICE_X62Y203        FDRE                                         r  vga/U12/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y203        FDRE (Prop_fdre_C_Q)         0.259    -2.123 r  vga/U12/h_count_reg[4]/Q
                         net (fo=340, routed)         0.740    -1.383    vga/U12/Q[1]
    SLICE_X70Y200        LUT6 (Prop_lut6_I0_O)        0.043    -1.340 r  vga/U12/data_buf_reg_0_3_0_5_i_39/O
                         net (fo=63, routed)          0.579    -0.762    vga/U12/data_buf_reg_0_3_0_5_i_39_n_0
    SLICE_X70Y203        LUT2 (Prop_lut2_I0_O)        0.046    -0.716 f  vga/U12/data_buf_reg_0_3_0_5_i_26/O
                         net (fo=62, routed)          0.800     0.084    vga/U12/data_buf_reg_0_3_0_5_i_26_n_0
    SLICE_X68Y198        LUT6 (Prop_lut6_I2_O)        0.132     0.216 r  vga/U12/ascii_code[6]_i_18/O
                         net (fo=2, routed)           0.448     0.664    vga/U12/ascii_code[6]_i_18_n_0
    SLICE_X67Y199        LUT6 (Prop_lut6_I5_O)        0.043     0.707 r  vga/U12/R[3]_i_17/O
                         net (fo=2, routed)           0.444     1.150    vga/U12/p_42_in
    SLICE_X67Y198        LUT6 (Prop_lut6_I0_O)        0.043     1.193 r  vga/U12/R[3]_i_7/O
                         net (fo=1, routed)           0.379     1.572    vga/U12/dout643_out
    SLICE_X68Y200        LUT6 (Prop_lut6_I5_O)        0.043     1.615 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.759     2.374    vga/U12/dout1
    SLICE_X50Y200        LUT5 (Prop_lut5_I4_O)        0.051     2.425 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.572     2.997    vga/U12/G[3]_i_1_n_0
    SLICE_X50Y199        FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.091    38.185    vga/U12/CLK_OUT3
    SLICE_X50Y199        FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism             -0.689    37.497    
                         clock uncertainty           -0.081    37.415    
    SLICE_X50Y199        FDRE (Setup_fdre_C_D)       -0.097    37.318    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                         37.318    
                         arrival time                          -2.997    
  -------------------------------------------------------------------
                         slack                                 34.322    

Slack (MET) :             34.330ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.362ns  (logic 0.660ns (12.308%)  route 4.702ns (87.692%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.815ns = ( 38.185 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.382ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.212    -2.382    vga/U12/CLK_OUT3
    SLICE_X62Y203        FDRE                                         r  vga/U12/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y203        FDRE (Prop_fdre_C_Q)         0.259    -2.123 r  vga/U12/h_count_reg[4]/Q
                         net (fo=340, routed)         0.740    -1.383    vga/U12/Q[1]
    SLICE_X70Y200        LUT6 (Prop_lut6_I0_O)        0.043    -1.340 r  vga/U12/data_buf_reg_0_3_0_5_i_39/O
                         net (fo=63, routed)          0.579    -0.762    vga/U12/data_buf_reg_0_3_0_5_i_39_n_0
    SLICE_X70Y203        LUT2 (Prop_lut2_I0_O)        0.046    -0.716 f  vga/U12/data_buf_reg_0_3_0_5_i_26/O
                         net (fo=62, routed)          0.800     0.084    vga/U12/data_buf_reg_0_3_0_5_i_26_n_0
    SLICE_X68Y198        LUT6 (Prop_lut6_I2_O)        0.132     0.216 r  vga/U12/ascii_code[6]_i_18/O
                         net (fo=2, routed)           0.448     0.664    vga/U12/ascii_code[6]_i_18_n_0
    SLICE_X67Y199        LUT6 (Prop_lut6_I5_O)        0.043     0.707 r  vga/U12/R[3]_i_17/O
                         net (fo=2, routed)           0.444     1.150    vga/U12/p_42_in
    SLICE_X67Y198        LUT6 (Prop_lut6_I0_O)        0.043     1.193 r  vga/U12/R[3]_i_7/O
                         net (fo=1, routed)           0.379     1.572    vga/U12/dout643_out
    SLICE_X68Y200        LUT6 (Prop_lut6_I5_O)        0.043     1.615 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.759     2.374    vga/U12/dout1
    SLICE_X50Y200        LUT5 (Prop_lut5_I4_O)        0.051     2.425 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.555     2.980    vga/U12/G[3]_i_1_n_0
    SLICE_X50Y199        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.091    38.185    vga/U12/CLK_OUT3
    SLICE_X50Y199        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism             -0.689    37.497    
                         clock uncertainty           -0.081    37.415    
    SLICE_X50Y199        FDRE (Setup_fdre_C_D)       -0.105    37.310    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.310    
                         arrival time                          -2.980    
  -------------------------------------------------------------------
                         slack                                 34.330    

Slack (MET) :             34.391ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.384ns  (logic 0.652ns (12.110%)  route 4.732ns (87.890%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.815ns = ( 38.185 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.382ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.212    -2.382    vga/U12/CLK_OUT3
    SLICE_X62Y203        FDRE                                         r  vga/U12/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y203        FDRE (Prop_fdre_C_Q)         0.259    -2.123 r  vga/U12/h_count_reg[4]/Q
                         net (fo=340, routed)         0.740    -1.383    vga/U12/Q[1]
    SLICE_X70Y200        LUT6 (Prop_lut6_I0_O)        0.043    -1.340 r  vga/U12/data_buf_reg_0_3_0_5_i_39/O
                         net (fo=63, routed)          0.579    -0.762    vga/U12/data_buf_reg_0_3_0_5_i_39_n_0
    SLICE_X70Y203        LUT2 (Prop_lut2_I0_O)        0.046    -0.716 f  vga/U12/data_buf_reg_0_3_0_5_i_26/O
                         net (fo=62, routed)          0.800     0.084    vga/U12/data_buf_reg_0_3_0_5_i_26_n_0
    SLICE_X68Y198        LUT6 (Prop_lut6_I2_O)        0.132     0.216 r  vga/U12/ascii_code[6]_i_18/O
                         net (fo=2, routed)           0.448     0.664    vga/U12/ascii_code[6]_i_18_n_0
    SLICE_X67Y199        LUT6 (Prop_lut6_I5_O)        0.043     0.707 r  vga/U12/R[3]_i_17/O
                         net (fo=2, routed)           0.444     1.150    vga/U12/p_42_in
    SLICE_X67Y198        LUT6 (Prop_lut6_I0_O)        0.043     1.193 r  vga/U12/R[3]_i_7/O
                         net (fo=1, routed)           0.379     1.572    vga/U12/dout643_out
    SLICE_X68Y200        LUT6 (Prop_lut6_I5_O)        0.043     1.615 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.759     2.374    vga/U12/dout1
    SLICE_X50Y200        LUT5 (Prop_lut5_I4_O)        0.043     2.417 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.585     3.002    vga/U12/B[2]_i_1_n_0
    SLICE_X51Y199        FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.091    38.185    vga/U12/CLK_OUT3
    SLICE_X51Y199        FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism             -0.689    37.497    
                         clock uncertainty           -0.081    37.415    
    SLICE_X51Y199        FDRE (Setup_fdre_C_D)       -0.022    37.393    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                         37.393    
                         arrival time                          -3.002    
  -------------------------------------------------------------------
                         slack                                 34.391    

Slack (MET) :             34.693ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/R_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.088ns  (logic 0.659ns (12.952%)  route 4.429ns (87.048%))
  Logic Levels:           7  (LUT2=2 LUT6=5)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.831ns = ( 38.169 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.382ns
    Clock Pessimism Removal (CPR):    -0.596ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.212    -2.382    vga/U12/CLK_OUT3
    SLICE_X62Y203        FDRE                                         r  vga/U12/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y203        FDRE (Prop_fdre_C_Q)         0.259    -2.123 r  vga/U12/h_count_reg[4]/Q
                         net (fo=340, routed)         0.740    -1.383    vga/U12/Q[1]
    SLICE_X70Y200        LUT6 (Prop_lut6_I0_O)        0.043    -1.340 r  vga/U12/data_buf_reg_0_3_0_5_i_39/O
                         net (fo=63, routed)          0.579    -0.762    vga/U12/data_buf_reg_0_3_0_5_i_39_n_0
    SLICE_X70Y203        LUT2 (Prop_lut2_I0_O)        0.046    -0.716 f  vga/U12/data_buf_reg_0_3_0_5_i_26/O
                         net (fo=62, routed)          0.800     0.084    vga/U12/data_buf_reg_0_3_0_5_i_26_n_0
    SLICE_X68Y198        LUT6 (Prop_lut6_I2_O)        0.132     0.216 r  vga/U12/ascii_code[6]_i_18/O
                         net (fo=2, routed)           0.448     0.664    vga/U12/ascii_code[6]_i_18_n_0
    SLICE_X67Y199        LUT6 (Prop_lut6_I5_O)        0.043     0.707 r  vga/U12/R[3]_i_17/O
                         net (fo=2, routed)           0.444     1.150    vga/U12/p_42_in
    SLICE_X67Y198        LUT6 (Prop_lut6_I0_O)        0.043     1.193 r  vga/U12/R[3]_i_7/O
                         net (fo=1, routed)           0.379     1.572    vga/U12/dout643_out
    SLICE_X68Y200        LUT6 (Prop_lut6_I5_O)        0.043     1.615 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.764     2.379    vga/U12/dout1
    SLICE_X50Y200        LUT2 (Prop_lut2_I0_O)        0.050     2.429 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.277     2.706    vga/U12/R[3]_i_1_n_0
    SLICE_X50Y200        FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.075    38.169    vga/U12/CLK_OUT3
    SLICE_X50Y200        FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/C
                         clock pessimism             -0.596    37.574    
                         clock uncertainty           -0.081    37.492    
    SLICE_X50Y200        FDRE (Setup_fdre_C_D)       -0.093    37.399    vga/U12/R_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.399    
                         arrival time                          -2.706    
  -------------------------------------------------------------------
                         slack                                 34.693    

Slack (MET) :             35.124ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/R_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.811ns  (logic 0.659ns (13.698%)  route 4.152ns (86.302%))
  Logic Levels:           7  (LUT2=2 LUT6=5)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.831ns = ( 38.169 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.382ns
    Clock Pessimism Removal (CPR):    -0.596ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.212    -2.382    vga/U12/CLK_OUT3
    SLICE_X62Y203        FDRE                                         r  vga/U12/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y203        FDRE (Prop_fdre_C_Q)         0.259    -2.123 r  vga/U12/h_count_reg[4]/Q
                         net (fo=340, routed)         0.740    -1.383    vga/U12/Q[1]
    SLICE_X70Y200        LUT6 (Prop_lut6_I0_O)        0.043    -1.340 r  vga/U12/data_buf_reg_0_3_0_5_i_39/O
                         net (fo=63, routed)          0.579    -0.762    vga/U12/data_buf_reg_0_3_0_5_i_39_n_0
    SLICE_X70Y203        LUT2 (Prop_lut2_I0_O)        0.046    -0.716 f  vga/U12/data_buf_reg_0_3_0_5_i_26/O
                         net (fo=62, routed)          0.800     0.084    vga/U12/data_buf_reg_0_3_0_5_i_26_n_0
    SLICE_X68Y198        LUT6 (Prop_lut6_I2_O)        0.132     0.216 r  vga/U12/ascii_code[6]_i_18/O
                         net (fo=2, routed)           0.448     0.664    vga/U12/ascii_code[6]_i_18_n_0
    SLICE_X67Y199        LUT6 (Prop_lut6_I5_O)        0.043     0.707 r  vga/U12/R[3]_i_17/O
                         net (fo=2, routed)           0.444     1.150    vga/U12/p_42_in
    SLICE_X67Y198        LUT6 (Prop_lut6_I0_O)        0.043     1.193 r  vga/U12/R[3]_i_7/O
                         net (fo=1, routed)           0.379     1.572    vga/U12/dout643_out
    SLICE_X68Y200        LUT6 (Prop_lut6_I5_O)        0.043     1.615 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.764     2.379    vga/U12/dout1
    SLICE_X50Y200        LUT2 (Prop_lut2_I0_O)        0.050     2.429 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.000     2.429    vga/U12/R[3]_i_1_n_0
    SLICE_X50Y200        FDRE                                         r  vga/U12/R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.075    38.169    vga/U12/CLK_OUT3
    SLICE_X50Y200        FDRE                                         r  vga/U12/R_reg[3]/C
                         clock pessimism             -0.596    37.574    
                         clock uncertainty           -0.081    37.492    
    SLICE_X50Y200        FDRE (Setup_fdre_C_D)        0.060    37.552    vga/U12/R_reg[3]
  -------------------------------------------------------------------
                         required time                         37.552    
                         arrival time                          -2.429    
  -------------------------------------------------------------------
                         slack                                 35.124    

Slack (MET) :             35.830ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.937ns  (logic 0.352ns (8.941%)  route 3.585ns (91.059%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.815ns = ( 38.185 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.382ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.212    -2.382    vga/U12/CLK_OUT3
    SLICE_X63Y202        FDRE                                         r  vga/U12/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y202        FDRE (Prop_fdre_C_Q)         0.223    -2.159 r  vga/U12/v_count_reg[4]/Q
                         net (fo=14, routed)          0.766    -1.393    vga/U12/PRow[4]
    SLICE_X63Y201        LUT6 (Prop_lut6_I0_O)        0.043    -1.350 r  vga/U12/G[3]_i_5/O
                         net (fo=11, routed)          0.749    -0.601    vga/U12/p_0_in[1]
    SLICE_X63Y200        LUT5 (Prop_lut5_I3_O)        0.043    -0.558 r  vga/U12/G[3]_i_2/O
                         net (fo=100, routed)         1.503     0.944    vga/U12/G[3]_i_2_n_0
    SLICE_X50Y200        LUT4 (Prop_lut4_I3_O)        0.043     0.987 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.567     1.555    vga/U12/G[1]_i_1_n_0
    SLICE_X51Y199        FDRE                                         r  vga/U12/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.091    38.185    vga/U12/CLK_OUT3
    SLICE_X51Y199        FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism             -0.689    37.497    
                         clock uncertainty           -0.081    37.415    
    SLICE_X51Y199        FDRE (Setup_fdre_C_D)       -0.031    37.384    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                         37.384    
                         arrival time                          -1.555    
  -------------------------------------------------------------------
                         slack                                 35.830    

Slack (MET) :             35.916ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.862ns  (logic 0.352ns (9.114%)  route 3.510ns (90.886%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.815ns = ( 38.185 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.382ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.212    -2.382    vga/U12/CLK_OUT3
    SLICE_X63Y202        FDRE                                         r  vga/U12/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y202        FDRE (Prop_fdre_C_Q)         0.223    -2.159 r  vga/U12/v_count_reg[4]/Q
                         net (fo=14, routed)          0.766    -1.393    vga/U12/PRow[4]
    SLICE_X63Y201        LUT6 (Prop_lut6_I0_O)        0.043    -1.350 r  vga/U12/G[3]_i_5/O
                         net (fo=11, routed)          0.749    -0.601    vga/U12/p_0_in[1]
    SLICE_X63Y200        LUT5 (Prop_lut5_I3_O)        0.043    -0.558 r  vga/U12/G[3]_i_2/O
                         net (fo=100, routed)         1.503     0.944    vga/U12/G[3]_i_2_n_0
    SLICE_X50Y200        LUT4 (Prop_lut4_I3_O)        0.043     0.987 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.493     1.480    vga/U12/G[1]_i_1_n_0
    SLICE_X51Y199        FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.091    38.185    vga/U12/CLK_OUT3
    SLICE_X51Y199        FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism             -0.689    37.497    
                         clock uncertainty           -0.081    37.415    
    SLICE_X51Y199        FDRE (Setup_fdre_C_D)       -0.019    37.396    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.396    
                         arrival time                          -1.480    
  -------------------------------------------------------------------
                         slack                                 35.916    

Slack (MET) :             36.118ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.655ns  (logic 0.356ns (9.739%)  route 3.299ns (90.261%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.831ns = ( 38.169 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.382ns
    Clock Pessimism Removal (CPR):    -0.596ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.212    -2.382    vga/U12/CLK_OUT3
    SLICE_X63Y202        FDRE                                         r  vga/U12/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y202        FDRE (Prop_fdre_C_Q)         0.223    -2.159 r  vga/U12/v_count_reg[4]/Q
                         net (fo=14, routed)          0.766    -1.393    vga/U12/PRow[4]
    SLICE_X63Y201        LUT6 (Prop_lut6_I0_O)        0.043    -1.350 r  vga/U12/G[3]_i_5/O
                         net (fo=11, routed)          0.749    -0.601    vga/U12/p_0_in[1]
    SLICE_X63Y200        LUT5 (Prop_lut5_I3_O)        0.043    -0.558 r  vga/U12/G[3]_i_2/O
                         net (fo=100, routed)         1.330     0.772    vga/U12/G[3]_i_2_n_0
    SLICE_X50Y200        LUT4 (Prop_lut4_I3_O)        0.047     0.819 r  vga/U12/B[3]_i_1/O
                         net (fo=1, routed)           0.454     1.273    vga/U12/B[3]_i_1_n_0
    SLICE_X50Y200        FDRE                                         r  vga/U12/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.075    38.169    vga/U12/CLK_OUT3
    SLICE_X50Y200        FDRE                                         r  vga/U12/B_reg[3]/C
                         clock pessimism             -0.596    37.574    
                         clock uncertainty           -0.081    37.492    
    SLICE_X50Y200        FDRE (Setup_fdre_C_D)       -0.101    37.391    vga/U12/B_reg[3]
  -------------------------------------------------------------------
                         required time                         37.391    
                         arrival time                          -1.273    
  -------------------------------------------------------------------
                         slack                                 36.118    

Slack (MET) :             36.126ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.727ns  (logic 0.352ns (9.445%)  route 3.375ns (90.555%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.831ns = ( 38.169 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.382ns
    Clock Pessimism Removal (CPR):    -0.596ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.212    -2.382    vga/U12/CLK_OUT3
    SLICE_X63Y202        FDRE                                         r  vga/U12/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y202        FDRE (Prop_fdre_C_Q)         0.223    -2.159 r  vga/U12/v_count_reg[4]/Q
                         net (fo=14, routed)          0.766    -1.393    vga/U12/PRow[4]
    SLICE_X63Y201        LUT6 (Prop_lut6_I0_O)        0.043    -1.350 r  vga/U12/G[3]_i_5/O
                         net (fo=11, routed)          0.749    -0.601    vga/U12/p_0_in[1]
    SLICE_X63Y200        LUT5 (Prop_lut5_I3_O)        0.043    -0.558 r  vga/U12/G[3]_i_2/O
                         net (fo=100, routed)         1.330     0.772    vga/U12/G[3]_i_2_n_0
    SLICE_X50Y200        LUT4 (Prop_lut4_I2_O)        0.043     0.815 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.530     1.345    vga/U12/B[1]_i_1_n_0
    SLICE_X51Y200        FDRE                                         r  vga/U12/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.075    38.169    vga/U12/CLK_OUT3
    SLICE_X51Y200        FDRE                                         r  vga/U12/B_reg[1]/C
                         clock pessimism             -0.596    37.574    
                         clock uncertainty           -0.081    37.492    
    SLICE_X51Y200        FDRE (Setup_fdre_C_D)       -0.022    37.470    vga/U12/B_reg[1]
  -------------------------------------------------------------------
                         required time                         37.470    
                         arrival time                          -1.345    
  -------------------------------------------------------------------
                         slack                                 36.126    

Slack (MET) :             36.735ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/h_count_reg[3]_rep/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.754ns  (logic 0.404ns (14.669%)  route 2.350ns (85.331%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.818ns = ( 38.182 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.213    -2.381    vga/U12/CLK_OUT3
    SLICE_X60Y200        FDRE                                         r  vga/U12/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y200        FDRE (Prop_fdre_C_Q)         0.223    -2.158 r  vga/U12/h_count_reg[1]/Q
                         net (fo=47, routed)          1.175    -0.983    vga/U12/h_count_reg_n_0_[1]
    SLICE_X70Y202        LUT5 (Prop_lut5_I1_O)        0.047    -0.936 r  vga/U12/h_count[9]_i_3/O
                         net (fo=6, routed)           0.471    -0.465    vga/U12/h_count[9]_i_3_n_0
    SLICE_X62Y203        LUT6 (Prop_lut6_I0_O)        0.134    -0.331 r  vga/U12/h_count[9]_i_1/O
                         net (fo=13, routed)          0.704     0.373    vga/U12/h_count[9]_i_1_n_0
    SLICE_X75Y199        FDRE                                         r  vga/U12/h_count_reg[3]_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.088    38.182    vga/U12/CLK_OUT3
    SLICE_X75Y199        FDRE                                         r  vga/U12/h_count_reg[3]_rep/C
                         clock pessimism             -0.689    37.494    
                         clock uncertainty           -0.081    37.412    
    SLICE_X75Y199        FDRE (Setup_fdre_C_R)       -0.304    37.108    vga/U12/h_count_reg[3]_rep
  -------------------------------------------------------------------
                         required time                         37.108    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                 36.735    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.655ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.060ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.586    -0.607    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X67Y118        FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y118        FDSE (Prop_fdse_C_Q)         0.100    -0.507 r  DISPLAY/P2S_SEG/buff_reg[7]/Q
                         net (fo=1, routed)           0.096    -0.411    DISPLAY/P2S_SEG/buff__0[7]
    SLICE_X66Y119        SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.803    -0.655    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X66Y119        SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.060    -0.596    
    SLICE_X66Y119        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.494    DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.411    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[55]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.091ns (48.876%)  route 0.095ns (51.124%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.655ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.059ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.585    -0.608    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X71Y118        FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y118        FDSE (Prop_fdse_C_Q)         0.091    -0.517 r  DISPLAY/P2S_SEG/buff_reg[55]/Q
                         net (fo=1, routed)           0.095    -0.421    DISPLAY/P2S_SEG/buff__0[55]
    SLICE_X70Y118        SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.803    -0.655    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X70Y118        SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.059    -0.597    
    SLICE_X70Y118        SRL16E (Hold_srl16e_CLK_D)
                                                      0.064    -0.533    DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.421    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.091ns (48.876%)  route 0.095ns (51.124%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.654ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.059ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.586    -0.607    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X71Y117        FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y117        FDSE (Prop_fdse_C_Q)         0.091    -0.516 r  DISPLAY/P2S_SEG/buff_reg[15]/Q
                         net (fo=1, routed)           0.095    -0.420    DISPLAY/P2S_SEG/buff__0[15]
    SLICE_X70Y117        SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.804    -0.654    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X70Y117        SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.059    -0.596    
    SLICE_X70Y117        SRL16E (Hold_srl16e_CLK_D)
                                                      0.064    -0.532    DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.532    
                         arrival time                          -0.420    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[23]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.091ns (48.895%)  route 0.095ns (51.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.654ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.059ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.586    -0.607    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X71Y117        FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y117        FDSE (Prop_fdse_C_Q)         0.091    -0.516 r  DISPLAY/P2S_SEG/buff_reg[23]/Q
                         net (fo=1, routed)           0.095    -0.420    DISPLAY/P2S_SEG/buff__0[23]
    SLICE_X70Y117        SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.804    -0.654    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X70Y117        SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.059    -0.596    
    SLICE_X70Y117        SRL16E (Hold_srl16e_CLK_D)
                                                      0.063    -0.533    DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.420    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_LED/buff_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.128ns (55.364%)  route 0.103ns (44.636%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.658ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.583    -0.610    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X69Y128        FDRE                                         r  DISPLAY/P2S_LED/buff_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y128        FDRE (Prop_fdre_C_Q)         0.100    -0.510 r  DISPLAY/P2S_LED/buff_reg[13]/Q
                         net (fo=1, routed)           0.103    -0.406    DISPLAY/P2S_LED/buff[13]
    SLICE_X70Y128        LUT5 (Prop_lut5_I0_O)        0.028    -0.378 r  DISPLAY/P2S_LED/buff[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.378    DISPLAY/P2S_LED/buff[14]_i_1_n_0
    SLICE_X70Y128        FDRE                                         r  DISPLAY/P2S_LED/buff_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.800    -0.658    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X70Y128        FDRE                                         r  DISPLAY/P2S_LED/buff_reg[14]/C
                         clock pessimism              0.078    -0.581    
    SLICE_X70Y128        FDRE (Hold_fdre_C_D)         0.087    -0.494    DISPLAY/P2S_LED/buff_reg[14]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.378    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[31]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.091ns (48.949%)  route 0.095ns (51.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.654ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.059ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.586    -0.607    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X71Y117        FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y117        FDSE (Prop_fdse_C_Q)         0.091    -0.516 r  DISPLAY/P2S_SEG/buff_reg[31]/Q
                         net (fo=1, routed)           0.095    -0.421    DISPLAY/P2S_SEG/buff__0[31]
    SLICE_X70Y117        SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.804    -0.654    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X70Y117        SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.059    -0.596    
    SLICE_X70Y117        SRL16E (Hold_srl16e_CLK_D)
                                                      0.058    -0.538    DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.421    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 BTN_SCAN/FSM_onehot_btn_x_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/result_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.128ns (31.704%)  route 0.276ns (68.296%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.661ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.583    -0.610    BTN_SCAN/CLK_OUT3
    SLICE_X80Y126        FDRE                                         r  BTN_SCAN/FSM_onehot_btn_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y126        FDRE (Prop_fdre_C_Q)         0.100    -0.510 r  BTN_SCAN/FSM_onehot_btn_x_reg[5]/Q
                         net (fo=7, routed)           0.276    -0.234    BTN_SCAN/FSM_onehot_btn_x_reg_n_0_[5]
    SLICE_X78Y127        LUT4 (Prop_lut4_I2_O)        0.028    -0.206 r  BTN_SCAN/result[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.206    BTN_SCAN/result[19]_i_1_n_0
    SLICE_X78Y127        FDRE                                         r  BTN_SCAN/result_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.797    -0.661    BTN_SCAN/CLK_OUT3
    SLICE_X78Y127        FDRE                                         r  BTN_SCAN/result_reg[19]/C
                         clock pessimism              0.238    -0.424    
    SLICE_X78Y127        FDRE (Hold_fdre_C_D)         0.087    -0.337    BTN_SCAN/result_reg[19]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/h_count_reg[3]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.128ns (30.838%)  route 0.287ns (69.162%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    -0.667ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.526    -0.667    vga/U12/CLK_OUT3
    SLICE_X75Y201        FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y201        FDRE (Prop_fdre_C_Q)         0.100    -0.567 r  vga/U12/h_count_reg[3]/Q
                         net (fo=92, routed)          0.287    -0.279    vga/U12/Q[0]
    SLICE_X75Y199        LUT4 (Prop_lut4_I0_O)        0.028    -0.251 r  vga/U12/h_count[3]_rep__0_i_1/O
                         net (fo=1, routed)           0.000    -0.251    vga/U12/h_count[3]_rep__0_i_1_n_0
    SLICE_X75Y199        FDRE                                         r  vga/U12/h_count_reg[3]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.740    -0.718    vga/U12/CLK_OUT3
    SLICE_X75Y199        FDRE                                         r  vga/U12/h_count_reg[3]_rep__0/C
                         clock pessimism              0.266    -0.453    
    SLICE_X75Y199        FDRE (Hold_fdre_C_D)         0.060    -0.393    vga/U12/h_count_reg[3]_rep__0
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_LED/buff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.633%)  route 0.101ns (50.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.657ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.060ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.581    -0.612    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X69Y126        FDRE                                         r  DISPLAY/P2S_LED/buff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y126        FDRE (Prop_fdre_C_Q)         0.100    -0.512 r  DISPLAY/P2S_LED/buff_reg[7]/Q
                         net (fo=1, routed)           0.101    -0.410    DISPLAY/P2S_LED/buff[7]
    SLICE_X69Y128        FDRE                                         r  DISPLAY/P2S_LED/buff_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.801    -0.657    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X69Y128        FDRE                                         r  DISPLAY/P2S_LED/buff_reg[8]/C
                         clock pessimism              0.060    -0.598    
    SLICE_X69Y128        FDRE (Hold_fdre_C_D)         0.041    -0.557    DISPLAY/P2S_LED/buff_reg[8]
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                          -0.410    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_LED/buff_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.100ns (50.453%)  route 0.098ns (49.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.657ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.059ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.583    -0.610    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X68Y128        FDRE                                         r  DISPLAY/P2S_LED/buff_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y128        FDRE (Prop_fdre_C_Q)         0.100    -0.510 r  DISPLAY/P2S_LED/buff_reg[12]/Q
                         net (fo=1, routed)           0.098    -0.411    DISPLAY/P2S_LED/buff[12]
    SLICE_X69Y128        FDRE                                         r  DISPLAY/P2S_LED/buff_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.801    -0.657    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X69Y128        FDRE                                         r  DISPLAY/P2S_LED/buff_reg[13]/C
                         clock pessimism              0.059    -0.599    
    SLICE_X69Y128        FDRE (Hold_fdre_C_D)         0.040    -0.559    DISPLAY/P2S_LED/buff_reg[13]
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                          -0.411    
  -------------------------------------------------------------------
                         slack                                  0.147    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout2
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.408         40.000      38.592     BUFGCTRL_X0Y2    CLK_GEN/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.071         40.000      38.929     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X69Y129    DISPLAY/P2S_LED/data_count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X66Y119    DISPLAY/P2S_SEG/buff_reg[12]_DISPLAY_P2S_SEG_buff_reg_r_3/C
Min Period        n/a     FDSE/C              n/a            0.750         40.000      39.250     SLICE_X71Y117    DISPLAY/P2S_SEG/buff_reg[15]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X70Y117    DISPLAY/P2S_SEG/buff_reg[20]_DISPLAY_P2S_SEG_buff_reg_r_3/C
Min Period        n/a     FDSE/C              n/a            0.750         40.000      39.250     SLICE_X71Y117    DISPLAY/P2S_SEG/buff_reg[23]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X70Y117    DISPLAY/P2S_SEG/buff_reg[28]_DISPLAY_P2S_SEG_buff_reg_r_3/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X69Y117    DISPLAY/P2S_SEG/buff_reg[29]/C
Min Period        n/a     FDSE/C              n/a            0.750         40.000      39.250     SLICE_X71Y117    DISPLAY/P2S_SEG/buff_reg[31]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X66Y119    DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X66Y119    DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X70Y117    DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X70Y117    DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X70Y117    DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X70Y117    DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X70Y117    DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X70Y117    DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X66Y119    DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X66Y119    DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X66Y119    DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X66Y119    DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X70Y117    DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X70Y117    DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X70Y117    DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X70Y117    DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X70Y117    DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X70Y117    DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X66Y119    DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X66Y119    DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       38.827ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.827ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[10][1]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.022ns  (logic 0.395ns (3.584%)  route 10.627ns (96.416%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.146ns = ( 50.146 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.132ns
    Clock Pessimism Removal (CPR):    -0.403ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.492    -2.103    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.060 r  BTN_SCAN/IR_ID[30]_i_11/O
                         net (fo=1, routed)           0.611    -1.449    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.356 r  IR_ID_reg[30]_i_3/O
                         net (fo=2454, routed)        1.224    -0.132    core/reg_EXE_MEM/debug_clk
    SLICE_X93Y168        FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y168        FDRE (Prop_fdre_C_Q)         0.223     0.091 f  core/reg_EXE_MEM/ALUO_MEM_reg[4]/Q
                         net (fo=467, routed)         8.132     8.224    core/reg_EXE_MEM/Q[4]
    SLICE_X65Y160        LUT4 (Prop_lut4_I3_O)        0.043     8.267 r  core/reg_EXE_MEM/data[15][4]_i_2/O
                         net (fo=65, routed)          1.283     9.550    core/reg_EXE_MEM/data[15][4]_i_2_n_0
    SLICE_X57Y158        LUT6 (Prop_lut6_I2_O)        0.043     9.593 r  core/reg_EXE_MEM/data[10][7]_i_4/O
                         net (fo=8, routed)           1.048    10.640    core/reg_EXE_MEM/data[10][7]_i_4_n_0
    SLICE_X70Y160        LUT6 (Prop_lut6_I1_O)        0.043    10.683 f  core/reg_EXE_MEM/data[10][1]_i_2/O
                         net (fo=1, routed)           0.164    10.847    core/reg_EXE_MEM/data[10][1]_i_2_n_0
    SLICE_X70Y160        LUT6 (Prop_lut6_I1_O)        0.043    10.890 r  core/reg_EXE_MEM/data[10][1]_i_1/O
                         net (fo=1, routed)           0.000    10.890    core/data_ram/data_reg[10][7]_1[1]
    SLICE_X70Y160        FDRE                                         r  core/data_ram/data_reg[10][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.320    48.414    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.450 f  BTN_SCAN/IR_ID[30]_i_11/O
                         net (fo=1, routed)           0.527    48.977    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.060 f  IR_ID_reg[30]_i_3/O
                         net (fo=2454, routed)        1.086    50.146    core/data_ram/debug_clk
    SLICE_X70Y160        FDRE                                         r  core/data_ram/data_reg[10][1]/C  (IS_INVERTED)
                         clock pessimism             -0.403    49.743    
                         clock uncertainty           -0.095    49.648    
    SLICE_X70Y160        FDRE (Setup_fdre_C_D)        0.069    49.717    core/data_ram/data_reg[10][1]
  -------------------------------------------------------------------
                         required time                         49.717    
                         arrival time                         -10.890    
  -------------------------------------------------------------------
                         slack                                 38.827    

Slack (MET) :             38.893ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[8][5]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        10.926ns  (logic 0.395ns (3.615%)  route 10.531ns (96.385%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.147ns = ( 50.147 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.132ns
    Clock Pessimism Removal (CPR):    -0.403ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.492    -2.103    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.060 r  BTN_SCAN/IR_ID[30]_i_11/O
                         net (fo=1, routed)           0.611    -1.449    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.356 r  IR_ID_reg[30]_i_3/O
                         net (fo=2454, routed)        1.224    -0.132    core/reg_EXE_MEM/debug_clk
    SLICE_X93Y168        FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y168        FDRE (Prop_fdre_C_Q)         0.223     0.091 r  core/reg_EXE_MEM/ALUO_MEM_reg[4]/Q
                         net (fo=467, routed)         8.132     8.224    core/reg_EXE_MEM/Q[4]
    SLICE_X65Y160        LUT4 (Prop_lut4_I3_O)        0.043     8.267 f  core/reg_EXE_MEM/data[15][4]_i_2/O
                         net (fo=65, routed)          1.575     9.842    core/reg_EXE_MEM/data[15][4]_i_2_n_0
    SLICE_X55Y158        LUT4 (Prop_lut4_I3_O)        0.043     9.885 r  core/reg_EXE_MEM/data[9][7]_i_2/O
                         net (fo=10, routed)          0.722    10.607    core/reg_EXE_MEM/data[9][7]_i_2_n_0
    SLICE_X67Y158        LUT6 (Prop_lut6_I2_O)        0.043    10.650 f  core/reg_EXE_MEM/data[8][5]_i_2/O
                         net (fo=1, routed)           0.101    10.751    core/reg_EXE_MEM/data[8][5]_i_2_n_0
    SLICE_X67Y158        LUT6 (Prop_lut6_I2_O)        0.043    10.794 r  core/reg_EXE_MEM/data[8][5]_i_1/O
                         net (fo=1, routed)           0.000    10.794    core/data_ram/data_reg[8][7]_1[5]
    SLICE_X67Y158        FDRE                                         r  core/data_ram/data_reg[8][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.320    48.414    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.450 f  BTN_SCAN/IR_ID[30]_i_11/O
                         net (fo=1, routed)           0.527    48.977    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.060 f  IR_ID_reg[30]_i_3/O
                         net (fo=2454, routed)        1.087    50.147    core/data_ram/debug_clk
    SLICE_X67Y158        FDRE                                         r  core/data_ram/data_reg[8][5]/C  (IS_INVERTED)
                         clock pessimism             -0.403    49.744    
                         clock uncertainty           -0.095    49.649    
    SLICE_X67Y158        FDRE (Setup_fdre_C_D)        0.038    49.687    core/data_ram/data_reg[8][5]
  -------------------------------------------------------------------
                         required time                         49.687    
                         arrival time                         -10.794    
  -------------------------------------------------------------------
                         slack                                 38.893    

Slack (MET) :             39.010ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[12][7]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        10.838ns  (logic 0.395ns (3.645%)  route 10.443ns (96.355%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.146ns = ( 50.146 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.132ns
    Clock Pessimism Removal (CPR):    -0.403ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.492    -2.103    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.060 r  BTN_SCAN/IR_ID[30]_i_11/O
                         net (fo=1, routed)           0.611    -1.449    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.356 r  IR_ID_reg[30]_i_3/O
                         net (fo=2454, routed)        1.224    -0.132    core/reg_EXE_MEM/debug_clk
    SLICE_X93Y168        FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y168        FDRE (Prop_fdre_C_Q)         0.223     0.091 f  core/reg_EXE_MEM/ALUO_MEM_reg[4]/Q
                         net (fo=467, routed)         8.132     8.224    core/reg_EXE_MEM/Q[4]
    SLICE_X65Y160        LUT4 (Prop_lut4_I3_O)        0.043     8.267 r  core/reg_EXE_MEM/data[15][4]_i_2/O
                         net (fo=65, routed)          1.307     9.574    core/reg_EXE_MEM/data[15][4]_i_2_n_0
    SLICE_X57Y159        LUT6 (Prop_lut6_I2_O)        0.043     9.617 r  core/reg_EXE_MEM/data[12][4]_i_2/O
                         net (fo=4, routed)           0.568    10.184    core/reg_EXE_MEM/data[12][4]_i_2_n_0
    SLICE_X66Y160        LUT6 (Prop_lut6_I1_O)        0.043    10.227 f  core/reg_EXE_MEM/data[12][7]_i_2/O
                         net (fo=1, routed)           0.436    10.663    core/reg_EXE_MEM/data[12][7]_i_2_n_0
    SLICE_X66Y160        LUT6 (Prop_lut6_I2_O)        0.043    10.706 r  core/reg_EXE_MEM/data[12][7]_i_1/O
                         net (fo=1, routed)           0.000    10.706    core/data_ram/data_reg[12][7]_1[7]
    SLICE_X66Y160        FDRE                                         r  core/data_ram/data_reg[12][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.320    48.414    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.450 f  BTN_SCAN/IR_ID[30]_i_11/O
                         net (fo=1, routed)           0.527    48.977    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.060 f  IR_ID_reg[30]_i_3/O
                         net (fo=2454, routed)        1.086    50.146    core/data_ram/debug_clk
    SLICE_X66Y160        FDRE                                         r  core/data_ram/data_reg[12][7]/C  (IS_INVERTED)
                         clock pessimism             -0.403    49.743    
                         clock uncertainty           -0.095    49.648    
    SLICE_X66Y160        FDRE (Setup_fdre_C_D)        0.068    49.716    core/data_ram/data_reg[12][7]
  -------------------------------------------------------------------
                         required time                         49.716    
                         arrival time                         -10.706    
  -------------------------------------------------------------------
                         slack                                 39.010    

Slack (MET) :             39.042ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[10][0]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        10.807ns  (logic 0.395ns (3.655%)  route 10.412ns (96.345%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.148ns = ( 50.148 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.132ns
    Clock Pessimism Removal (CPR):    -0.403ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.492    -2.103    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.060 r  BTN_SCAN/IR_ID[30]_i_11/O
                         net (fo=1, routed)           0.611    -1.449    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.356 r  IR_ID_reg[30]_i_3/O
                         net (fo=2454, routed)        1.224    -0.132    core/reg_EXE_MEM/debug_clk
    SLICE_X93Y168        FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y168        FDRE (Prop_fdre_C_Q)         0.223     0.091 f  core/reg_EXE_MEM/ALUO_MEM_reg[4]/Q
                         net (fo=467, routed)         8.132     8.224    core/reg_EXE_MEM/Q[4]
    SLICE_X65Y160        LUT4 (Prop_lut4_I3_O)        0.043     8.267 r  core/reg_EXE_MEM/data[15][4]_i_2/O
                         net (fo=65, routed)          1.283     9.550    core/reg_EXE_MEM/data[15][4]_i_2_n_0
    SLICE_X57Y158        LUT6 (Prop_lut6_I2_O)        0.043     9.593 r  core/reg_EXE_MEM/data[10][7]_i_4/O
                         net (fo=8, routed)           0.752    10.345    core/reg_EXE_MEM/data[10][7]_i_4_n_0
    SLICE_X62Y159        LUT6 (Prop_lut6_I1_O)        0.043    10.388 f  core/reg_EXE_MEM/data[10][0]_i_2/O
                         net (fo=1, routed)           0.244    10.632    core/reg_EXE_MEM/data[10][0]_i_2_n_0
    SLICE_X62Y159        LUT6 (Prop_lut6_I1_O)        0.043    10.675 r  core/reg_EXE_MEM/data[10][0]_i_1/O
                         net (fo=1, routed)           0.000    10.675    core/data_ram/data_reg[10][7]_1[0]
    SLICE_X62Y159        FDRE                                         r  core/data_ram/data_reg[10][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.320    48.414    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.450 f  BTN_SCAN/IR_ID[30]_i_11/O
                         net (fo=1, routed)           0.527    48.977    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.060 f  IR_ID_reg[30]_i_3/O
                         net (fo=2454, routed)        1.088    50.148    core/data_ram/debug_clk
    SLICE_X62Y159        FDRE                                         r  core/data_ram/data_reg[10][0]/C  (IS_INVERTED)
                         clock pessimism             -0.403    49.745    
                         clock uncertainty           -0.095    49.650    
    SLICE_X62Y159        FDRE (Setup_fdre_C_D)        0.067    49.717    core/data_ram/data_reg[10][0]
  -------------------------------------------------------------------
                         required time                         49.717    
                         arrival time                         -10.675    
  -------------------------------------------------------------------
                         slack                                 39.042    

Slack (MET) :             39.095ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[9][7]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        10.723ns  (logic 0.352ns (3.283%)  route 10.371ns (96.717%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.147ns = ( 50.147 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.132ns
    Clock Pessimism Removal (CPR):    -0.403ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.492    -2.103    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.060 r  BTN_SCAN/IR_ID[30]_i_11/O
                         net (fo=1, routed)           0.611    -1.449    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.356 r  IR_ID_reg[30]_i_3/O
                         net (fo=2454, routed)        1.224    -0.132    core/reg_EXE_MEM/debug_clk
    SLICE_X93Y168        FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y168        FDRE (Prop_fdre_C_Q)         0.223     0.091 r  core/reg_EXE_MEM/ALUO_MEM_reg[4]/Q
                         net (fo=467, routed)         8.132     8.224    core/reg_EXE_MEM/Q[4]
    SLICE_X65Y160        LUT4 (Prop_lut4_I3_O)        0.043     8.267 f  core/reg_EXE_MEM/data[15][4]_i_2/O
                         net (fo=65, routed)          1.575     9.842    core/reg_EXE_MEM/data[15][4]_i_2_n_0
    SLICE_X55Y158        LUT4 (Prop_lut4_I3_O)        0.043     9.885 r  core/reg_EXE_MEM/data[9][7]_i_2/O
                         net (fo=10, routed)          0.664    10.549    core/reg_EXE_MEM/data[9][7]_i_2_n_0
    SLICE_X69Y159        LUT6 (Prop_lut6_I0_O)        0.043    10.592 r  core/reg_EXE_MEM/data[9][7]_i_1/O
                         net (fo=1, routed)           0.000    10.592    core/data_ram/data_reg[9][7]_1[7]
    SLICE_X69Y159        FDRE                                         r  core/data_ram/data_reg[9][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.320    48.414    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.450 f  BTN_SCAN/IR_ID[30]_i_11/O
                         net (fo=1, routed)           0.527    48.977    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.060 f  IR_ID_reg[30]_i_3/O
                         net (fo=2454, routed)        1.087    50.147    core/data_ram/debug_clk
    SLICE_X69Y159        FDRE                                         r  core/data_ram/data_reg[9][7]/C  (IS_INVERTED)
                         clock pessimism             -0.403    49.744    
                         clock uncertainty           -0.095    49.649    
    SLICE_X69Y159        FDRE (Setup_fdre_C_D)        0.037    49.686    core/data_ram/data_reg[9][7]
  -------------------------------------------------------------------
                         required time                         49.686    
                         arrival time                         -10.592    
  -------------------------------------------------------------------
                         slack                                 39.095    

Slack (MET) :             39.154ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[2][7]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        10.664ns  (logic 0.500ns (4.689%)  route 10.164ns (95.311%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.147ns = ( 50.147 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.132ns
    Clock Pessimism Removal (CPR):    -0.403ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.492    -2.103    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.060 r  BTN_SCAN/IR_ID[30]_i_11/O
                         net (fo=1, routed)           0.611    -1.449    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.356 r  IR_ID_reg[30]_i_3/O
                         net (fo=2454, routed)        1.224    -0.132    core/reg_EXE_MEM/debug_clk
    SLICE_X93Y168        FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y168        FDRE (Prop_fdre_C_Q)         0.223     0.091 f  core/reg_EXE_MEM/ALUO_MEM_reg[4]/Q
                         net (fo=467, routed)         8.132     8.224    core/reg_EXE_MEM/Q[4]
    SLICE_X65Y160        LUT4 (Prop_lut4_I3_O)        0.054     8.278 r  core/reg_EXE_MEM/data[7][5]_i_2/O
                         net (fo=51, routed)          1.215     9.493    core/reg_EXE_MEM/data[7][5]_i_2_n_0
    SLICE_X73Y158        LUT6 (Prop_lut6_I5_O)        0.137     9.630 r  core/reg_EXE_MEM/data[2][7]_i_5/O
                         net (fo=6, routed)           0.461    10.091    core/reg_EXE_MEM/data[2][7]_i_5_n_0
    SLICE_X72Y159        LUT6 (Prop_lut6_I3_O)        0.043    10.134 r  core/reg_EXE_MEM/data[2][7]_i_4/O
                         net (fo=1, routed)           0.355    10.489    core/reg_EXE_MEM/data[2][7]_i_4_n_0
    SLICE_X72Y159        LUT6 (Prop_lut6_I5_O)        0.043    10.532 r  core/reg_EXE_MEM/data[2][7]_i_1/O
                         net (fo=1, routed)           0.000    10.532    core/data_ram/data_reg[2][7]_1[7]
    SLICE_X72Y159        FDRE                                         r  core/data_ram/data_reg[2][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.320    48.414    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.450 f  BTN_SCAN/IR_ID[30]_i_11/O
                         net (fo=1, routed)           0.527    48.977    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.060 f  IR_ID_reg[30]_i_3/O
                         net (fo=2454, routed)        1.087    50.147    core/data_ram/debug_clk
    SLICE_X72Y159        FDRE                                         r  core/data_ram/data_reg[2][7]/C  (IS_INVERTED)
                         clock pessimism             -0.403    49.744    
                         clock uncertainty           -0.095    49.649    
    SLICE_X72Y159        FDRE (Setup_fdre_C_D)        0.037    49.686    core/data_ram/data_reg[2][7]
  -------------------------------------------------------------------
                         required time                         49.686    
                         arrival time                         -10.532    
  -------------------------------------------------------------------
                         slack                                 39.154    

Slack (MET) :             39.159ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[2][4]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        10.660ns  (logic 0.500ns (4.690%)  route 10.160ns (95.310%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.148ns = ( 50.148 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.132ns
    Clock Pessimism Removal (CPR):    -0.403ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.492    -2.103    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.060 r  BTN_SCAN/IR_ID[30]_i_11/O
                         net (fo=1, routed)           0.611    -1.449    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.356 r  IR_ID_reg[30]_i_3/O
                         net (fo=2454, routed)        1.224    -0.132    core/reg_EXE_MEM/debug_clk
    SLICE_X93Y168        FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y168        FDRE (Prop_fdre_C_Q)         0.223     0.091 f  core/reg_EXE_MEM/ALUO_MEM_reg[4]/Q
                         net (fo=467, routed)         8.132     8.224    core/reg_EXE_MEM/Q[4]
    SLICE_X65Y160        LUT4 (Prop_lut4_I3_O)        0.054     8.278 r  core/reg_EXE_MEM/data[7][5]_i_2/O
                         net (fo=51, routed)          1.215     9.493    core/reg_EXE_MEM/data[7][5]_i_2_n_0
    SLICE_X73Y158        LUT6 (Prop_lut6_I5_O)        0.137     9.630 r  core/reg_EXE_MEM/data[2][7]_i_5/O
                         net (fo=6, routed)           0.457    10.087    core/reg_EXE_MEM/data[2][7]_i_5_n_0
    SLICE_X72Y157        LUT6 (Prop_lut6_I3_O)        0.043    10.130 r  core/reg_EXE_MEM/data[2][4]_i_2/O
                         net (fo=1, routed)           0.355    10.485    core/reg_EXE_MEM/data[2][4]_i_2_n_0
    SLICE_X72Y157        LUT6 (Prop_lut6_I5_O)        0.043    10.528 r  core/reg_EXE_MEM/data[2][4]_i_1/O
                         net (fo=1, routed)           0.000    10.528    core/data_ram/data_reg[2][7]_1[4]
    SLICE_X72Y157        FDRE                                         r  core/data_ram/data_reg[2][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.320    48.414    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.450 f  BTN_SCAN/IR_ID[30]_i_11/O
                         net (fo=1, routed)           0.527    48.977    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.060 f  IR_ID_reg[30]_i_3/O
                         net (fo=2454, routed)        1.088    50.148    core/data_ram/debug_clk
    SLICE_X72Y157        FDRE                                         r  core/data_ram/data_reg[2][4]/C  (IS_INVERTED)
                         clock pessimism             -0.403    49.745    
                         clock uncertainty           -0.095    49.650    
    SLICE_X72Y157        FDRE (Setup_fdre_C_D)        0.037    49.687    core/data_ram/data_reg[2][4]
  -------------------------------------------------------------------
                         required time                         49.687    
                         arrival time                         -10.528    
  -------------------------------------------------------------------
                         slack                                 39.159    

Slack (MET) :             39.163ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[8][2]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        10.688ns  (logic 0.395ns (3.696%)  route 10.293ns (96.304%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.149ns = ( 50.149 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.132ns
    Clock Pessimism Removal (CPR):    -0.403ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.492    -2.103    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.060 r  BTN_SCAN/IR_ID[30]_i_11/O
                         net (fo=1, routed)           0.611    -1.449    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.356 r  IR_ID_reg[30]_i_3/O
                         net (fo=2454, routed)        1.224    -0.132    core/reg_EXE_MEM/debug_clk
    SLICE_X93Y168        FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y168        FDRE (Prop_fdre_C_Q)         0.223     0.091 r  core/reg_EXE_MEM/ALUO_MEM_reg[4]/Q
                         net (fo=467, routed)         8.132     8.224    core/reg_EXE_MEM/Q[4]
    SLICE_X65Y160        LUT4 (Prop_lut4_I3_O)        0.043     8.267 f  core/reg_EXE_MEM/data[15][4]_i_2/O
                         net (fo=65, routed)          1.575     9.842    core/reg_EXE_MEM/data[15][4]_i_2_n_0
    SLICE_X55Y158        LUT4 (Prop_lut4_I3_O)        0.043     9.885 r  core/reg_EXE_MEM/data[9][7]_i_2/O
                         net (fo=10, routed)          0.479    10.364    core/reg_EXE_MEM/data[9][7]_i_2_n_0
    SLICE_X58Y159        LUT6 (Prop_lut6_I2_O)        0.043    10.407 f  core/reg_EXE_MEM/data[8][2]_i_2/O
                         net (fo=1, routed)           0.106    10.513    core/reg_EXE_MEM/data[8][2]_i_2_n_0
    SLICE_X58Y159        LUT6 (Prop_lut6_I2_O)        0.043    10.556 r  core/reg_EXE_MEM/data[8][2]_i_1/O
                         net (fo=1, routed)           0.000    10.556    core/data_ram/data_reg[8][7]_1[2]
    SLICE_X58Y159        FDRE                                         r  core/data_ram/data_reg[8][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.320    48.414    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.450 f  BTN_SCAN/IR_ID[30]_i_11/O
                         net (fo=1, routed)           0.527    48.977    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.060 f  IR_ID_reg[30]_i_3/O
                         net (fo=2454, routed)        1.089    50.149    core/data_ram/debug_clk
    SLICE_X58Y159        FDRE                                         r  core/data_ram/data_reg[8][2]/C  (IS_INVERTED)
                         clock pessimism             -0.403    49.746    
                         clock uncertainty           -0.095    49.651    
    SLICE_X58Y159        FDRE (Setup_fdre_C_D)        0.068    49.719    core/data_ram/data_reg[8][2]
  -------------------------------------------------------------------
                         required time                         49.719    
                         arrival time                         -10.556    
  -------------------------------------------------------------------
                         slack                                 39.163    

Slack (MET) :             39.166ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[9][1]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        10.651ns  (logic 0.352ns (3.305%)  route 10.299ns (96.695%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.146ns = ( 50.146 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.132ns
    Clock Pessimism Removal (CPR):    -0.403ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.492    -2.103    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.060 r  BTN_SCAN/IR_ID[30]_i_11/O
                         net (fo=1, routed)           0.611    -1.449    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.356 r  IR_ID_reg[30]_i_3/O
                         net (fo=2454, routed)        1.224    -0.132    core/reg_EXE_MEM/debug_clk
    SLICE_X93Y168        FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y168        FDRE (Prop_fdre_C_Q)         0.223     0.091 r  core/reg_EXE_MEM/ALUO_MEM_reg[4]/Q
                         net (fo=467, routed)         8.132     8.224    core/reg_EXE_MEM/Q[4]
    SLICE_X65Y160        LUT4 (Prop_lut4_I3_O)        0.043     8.267 f  core/reg_EXE_MEM/data[15][4]_i_2/O
                         net (fo=65, routed)          1.575     9.842    core/reg_EXE_MEM/data[15][4]_i_2_n_0
    SLICE_X55Y158        LUT4 (Prop_lut4_I3_O)        0.043     9.885 r  core/reg_EXE_MEM/data[9][7]_i_2/O
                         net (fo=10, routed)          0.591    10.476    core/reg_EXE_MEM/data[9][7]_i_2_n_0
    SLICE_X67Y160        LUT6 (Prop_lut6_I3_O)        0.043    10.519 r  core/reg_EXE_MEM/data[9][1]_i_1/O
                         net (fo=1, routed)           0.000    10.519    core/data_ram/data_reg[9][7]_1[1]
    SLICE_X67Y160        FDRE                                         r  core/data_ram/data_reg[9][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.320    48.414    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.450 f  BTN_SCAN/IR_ID[30]_i_11/O
                         net (fo=1, routed)           0.527    48.977    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.060 f  IR_ID_reg[30]_i_3/O
                         net (fo=2454, routed)        1.086    50.146    core/data_ram/debug_clk
    SLICE_X67Y160        FDRE                                         r  core/data_ram/data_reg[9][1]/C  (IS_INVERTED)
                         clock pessimism             -0.403    49.743    
                         clock uncertainty           -0.095    49.648    
    SLICE_X67Y160        FDRE (Setup_fdre_C_D)        0.037    49.685    core/data_ram/data_reg[9][1]
  -------------------------------------------------------------------
                         required time                         49.685    
                         arrival time                         -10.519    
  -------------------------------------------------------------------
                         slack                                 39.166    

Slack (MET) :             39.185ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[9][5]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        10.635ns  (logic 0.352ns (3.310%)  route 10.283ns (96.690%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.148ns = ( 50.148 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.132ns
    Clock Pessimism Removal (CPR):    -0.403ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.492    -2.103    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.060 r  BTN_SCAN/IR_ID[30]_i_11/O
                         net (fo=1, routed)           0.611    -1.449    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.356 r  IR_ID_reg[30]_i_3/O
                         net (fo=2454, routed)        1.224    -0.132    core/reg_EXE_MEM/debug_clk
    SLICE_X93Y168        FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y168        FDRE (Prop_fdre_C_Q)         0.223     0.091 r  core/reg_EXE_MEM/ALUO_MEM_reg[4]/Q
                         net (fo=467, routed)         8.132     8.224    core/reg_EXE_MEM/Q[4]
    SLICE_X65Y160        LUT4 (Prop_lut4_I3_O)        0.043     8.267 f  core/reg_EXE_MEM/data[15][4]_i_2/O
                         net (fo=65, routed)          1.575     9.842    core/reg_EXE_MEM/data[15][4]_i_2_n_0
    SLICE_X55Y158        LUT4 (Prop_lut4_I3_O)        0.043     9.885 r  core/reg_EXE_MEM/data[9][7]_i_2/O
                         net (fo=10, routed)          0.575    10.460    core/reg_EXE_MEM/data[9][7]_i_2_n_0
    SLICE_X65Y158        LUT6 (Prop_lut6_I3_O)        0.043    10.503 r  core/reg_EXE_MEM/data[9][5]_i_1/O
                         net (fo=1, routed)           0.000    10.503    core/data_ram/data_reg[9][7]_1[5]
    SLICE_X65Y158        FDRE                                         r  core/data_ram/data_reg[9][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.320    48.414    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.450 f  BTN_SCAN/IR_ID[30]_i_11/O
                         net (fo=1, routed)           0.527    48.977    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.060 f  IR_ID_reg[30]_i_3/O
                         net (fo=2454, routed)        1.088    50.148    core/data_ram/debug_clk
    SLICE_X65Y158        FDRE                                         r  core/data_ram/data_reg[9][5]/C  (IS_INVERTED)
                         clock pessimism             -0.403    49.745    
                         clock uncertainty           -0.095    49.650    
    SLICE_X65Y158        FDRE (Setup_fdre_C_D)        0.038    49.688    core/data_ram/data_reg[9][5]
  -------------------------------------------------------------------
                         required time                         49.688    
                         arrival time                         -10.503    
  -------------------------------------------------------------------
                         slack                                 39.185    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/MDR_WB_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.128ns (34.144%)  route 0.247ns (65.856%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.572ns
    Source Clock Delay      (SCD):    0.355ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.669    -0.524    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.496 r  BTN_SCAN/IR_ID[30]_i_11/O
                         net (fo=1, routed)           0.283    -0.213    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.187 r  IR_ID_reg[30]_i_3/O
                         net (fo=2454, routed)        0.542     0.355    core/reg_EXE_MEM/debug_clk
    SLICE_X81Y159        FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y159        FDRE (Prop_fdre_C_Q)         0.100     0.455 r  core/reg_EXE_MEM/ALUO_MEM_reg[6]/Q
                         net (fo=15, routed)          0.247     0.702    core/data_ram/MDR_WB_reg[2][6]
    SLICE_X78Y159        LUT5 (Prop_lut5_I1_O)        0.028     0.730 r  core/data_ram/MDR_WB[2]_i_1/O
                         net (fo=1, routed)           0.000     0.730    core/reg_MEM_WB/MDR_WB_reg[2]_0
    SLICE_X78Y159        FDRE                                         r  core/reg_MEM_WB/MDR_WB_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.896    -0.563    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.528 r  BTN_SCAN/IR_ID[30]_i_11/O
                         net (fo=1, routed)           0.333    -0.195    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.165 r  IR_ID_reg[30]_i_3/O
                         net (fo=2454, routed)        0.737     0.572    core/reg_MEM_WB/debug_clk
    SLICE_X78Y159        FDRE                                         r  core/reg_MEM_WB/MDR_WB_reg[2]/C
                         clock pessimism             -0.030     0.542    
    SLICE_X78Y159        FDRE (Hold_fdre_C_D)         0.087     0.629    core/reg_MEM_WB/MDR_WB_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.629    
                         arrival time                           0.730    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/MDR_WB_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.128ns (35.235%)  route 0.235ns (64.765%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.573ns
    Source Clock Delay      (SCD):    0.355ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.669    -0.524    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.496 r  BTN_SCAN/IR_ID[30]_i_11/O
                         net (fo=1, routed)           0.283    -0.213    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.187 r  IR_ID_reg[30]_i_3/O
                         net (fo=2454, routed)        0.542     0.355    core/reg_EXE_MEM/debug_clk
    SLICE_X81Y159        FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y159        FDRE (Prop_fdre_C_Q)         0.100     0.455 r  core/reg_EXE_MEM/ALUO_MEM_reg[6]/Q
                         net (fo=15, routed)          0.235     0.690    core/reg_EXE_MEM/Q[6]
    SLICE_X77Y158        LUT5 (Prop_lut5_I3_O)        0.028     0.718 r  core/reg_EXE_MEM/MDR_WB[25]_i_1/O
                         net (fo=1, routed)           0.000     0.718    core/reg_MEM_WB/MDR_WB_reg[25]_0
    SLICE_X77Y158        FDRE                                         r  core/reg_MEM_WB/MDR_WB_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.896    -0.563    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.528 r  BTN_SCAN/IR_ID[30]_i_11/O
                         net (fo=1, routed)           0.333    -0.195    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.165 r  IR_ID_reg[30]_i_3/O
                         net (fo=2454, routed)        0.738     0.573    core/reg_MEM_WB/debug_clk
    SLICE_X77Y158        FDRE                                         r  core/reg_MEM_WB/MDR_WB_reg[25]/C
                         clock pessimism             -0.030     0.543    
    SLICE_X77Y158        FDRE (Hold_fdre_C_D)         0.060     0.603    core/reg_MEM_WB/MDR_WB_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.603    
                         arrival time                           0.718    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 rst_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rst_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.100ns (60.823%)  route 0.064ns (39.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.630ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.608    -0.585    clk_cpu
    SLICE_X109Y140       FDRE                                         r  rst_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y140       FDRE (Prop_fdre_C_Q)         0.100    -0.485 r  rst_count_reg[0]/Q
                         net (fo=2, routed)           0.064    -0.420    rst_count[0]
    SLICE_X109Y140       FDRE                                         r  rst_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.828    -0.630    clk_cpu
    SLICE_X109Y140       FDRE                                         r  rst_count_reg[1]/C
                         clock pessimism              0.046    -0.585    
    SLICE_X109Y140       FDRE (Hold_fdre_C_D)         0.047    -0.538    rst_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.420    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 core/reg_ID_EX/RegWrite_EX_reg/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/RegWrite_MEM_reg/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.570ns
    Source Clock Delay      (SCD):    0.351ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.669    -0.524    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.496 r  BTN_SCAN/IR_ID[30]_i_11/O
                         net (fo=1, routed)           0.283    -0.213    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.187 r  IR_ID_reg[30]_i_3/O
                         net (fo=2454, routed)        0.538     0.351    core/reg_ID_EX/debug_clk
    SLICE_X90Y179        FDCE                                         r  core/reg_ID_EX/RegWrite_EX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y179        FDCE (Prop_fdce_C_Q)         0.118     0.469 r  core/reg_ID_EX/RegWrite_EX_reg/Q
                         net (fo=1, routed)           0.055     0.524    core/reg_EXE_MEM/RegWrite_EXE
    SLICE_X90Y179        FDCE                                         r  core/reg_EXE_MEM/RegWrite_MEM_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.896    -0.563    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.528 r  BTN_SCAN/IR_ID[30]_i_11/O
                         net (fo=1, routed)           0.333    -0.195    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.165 r  IR_ID_reg[30]_i_3/O
                         net (fo=2454, routed)        0.735     0.570    core/reg_EXE_MEM/debug_clk
    SLICE_X90Y179        FDCE                                         r  core/reg_EXE_MEM/RegWrite_MEM_reg/C
                         clock pessimism             -0.219     0.351    
    SLICE_X90Y179        FDCE (Hold_fdce_C_D)         0.042     0.393    core/reg_EXE_MEM/RegWrite_MEM_reg
  -------------------------------------------------------------------
                         required time                         -0.393    
                         arrival time                           0.524    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 core/REG_PC/Q_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.435%)  route 0.102ns (50.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.566ns
    Source Clock Delay      (SCD):    0.347ns
    Clock Pessimism Removal (CPR):    0.207ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.669    -0.524    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.496 r  BTN_SCAN/IR_ID[30]_i_11/O
                         net (fo=1, routed)           0.283    -0.213    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.187 r  IR_ID_reg[30]_i_3/O
                         net (fo=2454, routed)        0.534     0.347    core/REG_PC/debug_clk
    SLICE_X85Y172        FDCE                                         r  core/REG_PC/Q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y172        FDCE (Prop_fdce_C_Q)         0.100     0.447 r  core/REG_PC/Q_reg[18]/Q
                         net (fo=3, routed)           0.102     0.549    core/reg_IF_ID/PCurrent_ID_reg[31]_1[18]
    SLICE_X86Y172        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.896    -0.563    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.528 r  BTN_SCAN/IR_ID[30]_i_11/O
                         net (fo=1, routed)           0.333    -0.195    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.165 r  IR_ID_reg[30]_i_3/O
                         net (fo=2454, routed)        0.731     0.566    core/reg_IF_ID/debug_clk
    SLICE_X86Y172        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[18]/C
                         clock pessimism             -0.207     0.359    
    SLICE_X86Y172        FDCE (Hold_fdce_C_D)         0.059     0.418    core/reg_IF_ID/PCurrent_ID_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.418    
                         arrival time                           0.549    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/ALUO_WB_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.100ns (27.955%)  route 0.258ns (72.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.557ns
    Source Clock Delay      (SCD):    0.344ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.669    -0.524    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.496 r  BTN_SCAN/IR_ID[30]_i_11/O
                         net (fo=1, routed)           0.283    -0.213    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.187 r  IR_ID_reg[30]_i_3/O
                         net (fo=2454, routed)        0.531     0.344    core/reg_EXE_MEM/debug_clk
    SLICE_X81Y176        FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y176        FDRE (Prop_fdre_C_Q)         0.100     0.444 r  core/reg_EXE_MEM/ALUO_MEM_reg[30]/Q
                         net (fo=4, routed)           0.258     0.701    core/reg_MEM_WB/D[30]
    SLICE_X79Y174        FDRE                                         r  core/reg_MEM_WB/ALUO_WB_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.896    -0.563    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.528 r  BTN_SCAN/IR_ID[30]_i_11/O
                         net (fo=1, routed)           0.333    -0.195    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.165 r  IR_ID_reg[30]_i_3/O
                         net (fo=2454, routed)        0.722     0.557    core/reg_MEM_WB/debug_clk
    SLICE_X79Y174        FDRE                                         r  core/reg_MEM_WB/ALUO_WB_reg[30]/C
                         clock pessimism             -0.030     0.527    
    SLICE_X79Y174        FDRE (Hold_fdre_C_D)         0.041     0.568    core/reg_MEM_WB/ALUO_WB_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.568    
                         arrival time                           0.701    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 core/REG_PC/Q_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (49.082%)  route 0.104ns (50.918%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.566ns
    Source Clock Delay      (SCD):    0.348ns
    Clock Pessimism Removal (CPR):    0.207ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.669    -0.524    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.496 r  BTN_SCAN/IR_ID[30]_i_11/O
                         net (fo=1, routed)           0.283    -0.213    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.187 r  IR_ID_reg[30]_i_3/O
                         net (fo=2454, routed)        0.535     0.348    core/REG_PC/debug_clk
    SLICE_X85Y171        FDCE                                         r  core/REG_PC/Q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y171        FDCE (Prop_fdce_C_Q)         0.100     0.448 r  core/REG_PC/Q_reg[20]/Q
                         net (fo=3, routed)           0.104     0.551    core/reg_IF_ID/PCurrent_ID_reg[31]_1[20]
    SLICE_X86Y172        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.896    -0.563    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.528 r  BTN_SCAN/IR_ID[30]_i_11/O
                         net (fo=1, routed)           0.333    -0.195    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.165 r  IR_ID_reg[30]_i_3/O
                         net (fo=2454, routed)        0.731     0.566    core/reg_IF_ID/debug_clk
    SLICE_X86Y172        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[20]/C
                         clock pessimism             -0.207     0.359    
    SLICE_X86Y172        FDCE (Hold_fdce_C_D)         0.059     0.418    core/reg_IF_ID/PCurrent_ID_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.418    
                         arrival time                           0.551    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/ALUO_WB_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.100ns (27.270%)  route 0.267ns (72.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.563ns
    Source Clock Delay      (SCD):    0.346ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.669    -0.524    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.496 r  BTN_SCAN/IR_ID[30]_i_11/O
                         net (fo=1, routed)           0.283    -0.213    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.187 r  IR_ID_reg[30]_i_3/O
                         net (fo=2454, routed)        0.533     0.346    core/reg_EXE_MEM/debug_clk
    SLICE_X81Y171        FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y171        FDRE (Prop_fdre_C_Q)         0.100     0.446 r  core/reg_EXE_MEM/ALUO_MEM_reg[14]/Q
                         net (fo=4, routed)           0.267     0.712    core/reg_MEM_WB/D[14]
    SLICE_X79Y169        FDRE                                         r  core/reg_MEM_WB/ALUO_WB_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.896    -0.563    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.528 r  BTN_SCAN/IR_ID[30]_i_11/O
                         net (fo=1, routed)           0.333    -0.195    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.165 r  IR_ID_reg[30]_i_3/O
                         net (fo=2454, routed)        0.728     0.563    core/reg_MEM_WB/debug_clk
    SLICE_X79Y169        FDRE                                         r  core/reg_MEM_WB/ALUO_WB_reg[14]/C
                         clock pessimism             -0.030     0.533    
    SLICE_X79Y169        FDRE (Hold_fdre_C_D)         0.038     0.571    core/reg_MEM_WB/ALUO_WB_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.571    
                         arrival time                           0.712    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/ALUO_WB_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.100ns (26.789%)  route 0.273ns (73.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.560ns
    Source Clock Delay      (SCD):    0.345ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.669    -0.524    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.496 r  BTN_SCAN/IR_ID[30]_i_11/O
                         net (fo=1, routed)           0.283    -0.213    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.187 r  IR_ID_reg[30]_i_3/O
                         net (fo=2454, routed)        0.532     0.345    core/reg_EXE_MEM/debug_clk
    SLICE_X80Y172        FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y172        FDRE (Prop_fdre_C_Q)         0.100     0.445 r  core/reg_EXE_MEM/ALUO_MEM_reg[16]/Q
                         net (fo=4, routed)           0.273     0.718    core/reg_MEM_WB/D[16]
    SLICE_X78Y172        FDRE                                         r  core/reg_MEM_WB/ALUO_WB_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.896    -0.563    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.528 r  BTN_SCAN/IR_ID[30]_i_11/O
                         net (fo=1, routed)           0.333    -0.195    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.165 r  IR_ID_reg[30]_i_3/O
                         net (fo=2454, routed)        0.725     0.560    core/reg_MEM_WB/debug_clk
    SLICE_X78Y172        FDRE                                         r  core/reg_MEM_WB/ALUO_WB_reg[16]/C
                         clock pessimism             -0.030     0.530    
    SLICE_X78Y172        FDRE (Hold_fdre_C_D)         0.040     0.570    core/reg_MEM_WB/ALUO_WB_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.570    
                         arrival time                           0.718    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 core/REG_PC/Q_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.635%)  route 0.101ns (50.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.566ns
    Source Clock Delay      (SCD):    0.348ns
    Clock Pessimism Removal (CPR):    0.207ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.669    -0.524    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.496 r  BTN_SCAN/IR_ID[30]_i_11/O
                         net (fo=1, routed)           0.283    -0.213    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.187 r  IR_ID_reg[30]_i_3/O
                         net (fo=2454, routed)        0.535     0.348    core/REG_PC/debug_clk
    SLICE_X85Y171        FDCE                                         r  core/REG_PC/Q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y171        FDCE (Prop_fdce_C_Q)         0.100     0.448 r  core/REG_PC/Q_reg[22]/Q
                         net (fo=3, routed)           0.101     0.549    core/reg_IF_ID/PCurrent_ID_reg[31]_1[22]
    SLICE_X86Y172        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.896    -0.563    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.528 r  BTN_SCAN/IR_ID[30]_i_11/O
                         net (fo=1, routed)           0.333    -0.195    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.165 r  IR_ID_reg[30]_i_3/O
                         net (fo=2454, routed)        0.731     0.566    core/reg_IF_ID/debug_clk
    SLICE_X86Y172        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[22]/C
                         clock pessimism             -0.207     0.359    
    SLICE_X86Y172        FDCE (Hold_fdce_C_D)         0.042     0.401    core/reg_IF_ID/PCurrent_ID_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.401    
                         arrival time                           0.549    
  -------------------------------------------------------------------
                         slack                                  0.148    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout3
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.408         100.000     98.591     BUFGCTRL_X0Y0    IR_ID_reg[30]_i_3/I
Min Period        n/a     BUFG/I              n/a            1.408         100.000     98.591     BUFGCTRL_X0Y8    CLK_GEN/clkout4_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.071         100.000     98.929     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X108Y140   rst_count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X108Y140   rst_count_reg[15]/C
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X109Y140   rst_count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X107Y140   rst_count_reg[8]/C
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X107Y140   rst_count_reg[9]/C
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X92Y159    core/reg_EXE_MEM/ALUO_MEM_reg[2]_rep__6/C
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X92Y159    core/reg_EXE_MEM/ALUO_MEM_reg[2]_rep__7/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    FDRE/C              n/a            0.400         50.000      49.600     SLICE_X108Y140   rst_count_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         50.000      49.600     SLICE_X108Y140   rst_count_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         50.000      49.600     SLICE_X108Y140   rst_count_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         50.000      49.600     SLICE_X108Y140   rst_count_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         50.000      49.600     SLICE_X109Y140   rst_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         50.000      49.600     SLICE_X109Y140   rst_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         50.000      49.600     SLICE_X107Y140   rst_count_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         50.000      49.600     SLICE_X107Y140   rst_count_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         50.000      49.600     SLICE_X107Y140   rst_count_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         50.000      49.600     SLICE_X107Y140   rst_count_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X106Y140   rst_all_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X106Y140   rst_all_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X109Y140   rst_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X109Y140   rst_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X108Y140   rst_count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X108Y140   rst_count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X108Y140   rst_count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X108Y140   rst_count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X108Y140   rst_count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X108Y140   rst_count_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.581ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.581ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_exe_reg[31]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.946ns  (logic 0.453ns (11.480%)  route 3.493ns (88.520%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.808ns = ( 3.192 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.382ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.212    -2.382    vga/U12/CLK_OUT3
    SLICE_X63Y202        FDRE                                         r  vga/U12/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y202        FDRE (Prop_fdre_C_Q)         0.223    -2.159 r  vga/U12/v_count_reg[4]/Q
                         net (fo=14, routed)          0.766    -1.393    vga/U12/PRow[4]
    SLICE_X63Y201        LUT6 (Prop_lut6_I0_O)        0.043    -1.350 r  vga/U12/G[3]_i_5/O
                         net (fo=11, routed)          0.749    -0.601    vga/U12/p_0_in[1]
    SLICE_X63Y200        LUT4 (Prop_lut4_I3_O)        0.051    -0.550 r  vga/U12/strdata[40]_i_3/O
                         net (fo=107, routed)         1.470     0.919    vga/U12/strdata[40]_i_3_n_0
    SLICE_X100Y185       LUT6 (Prop_lut6_I0_O)        0.136     1.055 r  vga/U12/code_if[31]_i_2/O
                         net (fo=6, routed)           0.508     1.564    vga/debug_data[31]
    SLICE_X91Y187        FDRE                                         r  vga/code_exe_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.098     3.192    vga/CLK_OUT1
    SLICE_X91Y187        FDRE                                         r  vga/code_exe_reg[31]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.361    
                         clock uncertainty           -0.201     2.159    
    SLICE_X91Y187        FDRE (Setup_fdre_C_D)       -0.015     2.144    vga/code_exe_reg[31]
  -------------------------------------------------------------------
                         required time                          2.144    
                         arrival time                          -1.564    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.602ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_id_reg[29]/CE
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.750ns  (logic 0.453ns (12.081%)  route 3.297ns (87.919%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.801ns = ( 3.199 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.382ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.212    -2.382    vga/U12/CLK_OUT3
    SLICE_X63Y202        FDRE                                         r  vga/U12/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y202        FDRE (Prop_fdre_C_Q)         0.223    -2.159 r  vga/U12/v_count_reg[4]/Q
                         net (fo=14, routed)          0.766    -1.393    vga/U12/PRow[4]
    SLICE_X63Y201        LUT6 (Prop_lut6_I0_O)        0.043    -1.350 r  vga/U12/G[3]_i_5/O
                         net (fo=11, routed)          0.749    -0.601    vga/U12/p_0_in[1]
    SLICE_X63Y200        LUT4 (Prop_lut4_I3_O)        0.051    -0.550 r  vga/U12/strdata[40]_i_3/O
                         net (fo=107, routed)         0.761     0.211    vga/U12/strdata[40]_i_3_n_0
    SLICE_X64Y188        LUT6 (Prop_lut6_I5_O)        0.136     0.347 r  vga/U12/code_id[31]_i_1/O
                         net (fo=36, routed)          1.021     1.367    vga/U12_n_100
    SLICE_X99Y197        FDRE                                         r  vga/code_id_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.105     3.199    vga/CLK_OUT1
    SLICE_X99Y197        FDRE                                         r  vga/code_id_reg[29]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.368    
                         clock uncertainty           -0.201     2.166    
    SLICE_X99Y197        FDRE (Setup_fdre_C_CE)      -0.197     1.969    vga/code_id_reg[29]
  -------------------------------------------------------------------
                         required time                          1.969    
                         arrival time                          -1.367    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.615ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_id_reg[18]/CE
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.731ns  (logic 0.453ns (12.142%)  route 3.278ns (87.858%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.807ns = ( 3.193 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.382ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.212    -2.382    vga/U12/CLK_OUT3
    SLICE_X63Y202        FDRE                                         r  vga/U12/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y202        FDRE (Prop_fdre_C_Q)         0.223    -2.159 r  vga/U12/v_count_reg[4]/Q
                         net (fo=14, routed)          0.766    -1.393    vga/U12/PRow[4]
    SLICE_X63Y201        LUT6 (Prop_lut6_I0_O)        0.043    -1.350 r  vga/U12/G[3]_i_5/O
                         net (fo=11, routed)          0.749    -0.601    vga/U12/p_0_in[1]
    SLICE_X63Y200        LUT4 (Prop_lut4_I3_O)        0.051    -0.550 r  vga/U12/strdata[40]_i_3/O
                         net (fo=107, routed)         0.761     0.211    vga/U12/strdata[40]_i_3_n_0
    SLICE_X64Y188        LUT6 (Prop_lut6_I5_O)        0.136     0.347 r  vga/U12/code_id[31]_i_1/O
                         net (fo=36, routed)          1.002     1.349    vga/U12_n_100
    SLICE_X100Y182       FDRE                                         r  vga/code_id_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.099     3.193    vga/CLK_OUT1
    SLICE_X100Y182       FDRE                                         r  vga/code_id_reg[18]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.362    
                         clock uncertainty           -0.201     2.160    
    SLICE_X100Y182       FDRE (Setup_fdre_C_CE)      -0.197     1.963    vga/code_id_reg[18]
  -------------------------------------------------------------------
                         required time                          1.963    
                         arrival time                          -1.349    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.623ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_if_reg[20]/CE
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.727ns  (logic 0.453ns (12.154%)  route 3.274ns (87.846%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.803ns = ( 3.197 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.382ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.212    -2.382    vga/U12/CLK_OUT3
    SLICE_X63Y202        FDRE                                         r  vga/U12/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y202        FDRE (Prop_fdre_C_Q)         0.223    -2.159 r  vga/U12/v_count_reg[4]/Q
                         net (fo=14, routed)          0.766    -1.393    vga/U12/PRow[4]
    SLICE_X63Y201        LUT6 (Prop_lut6_I0_O)        0.043    -1.350 r  vga/U12/G[3]_i_5/O
                         net (fo=11, routed)          0.749    -0.601    vga/U12/p_0_in[1]
    SLICE_X63Y200        LUT4 (Prop_lut4_I3_O)        0.051    -0.550 r  vga/U12/strdata[40]_i_3/O
                         net (fo=107, routed)         0.695     0.145    vga/U12/strdata[40]_i_3_n_0
    SLICE_X65Y186        LUT6 (Prop_lut6_I0_O)        0.136     0.281 r  vga/U12/code_if[31]_i_1/O
                         net (fo=36, routed)          1.064     1.345    vga/U12_n_98
    SLICE_X99Y190        FDRE                                         r  vga/code_if_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.103     3.197    vga/CLK_OUT1
    SLICE_X99Y190        FDRE                                         r  vga/code_if_reg[20]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.366    
                         clock uncertainty           -0.201     2.164    
    SLICE_X99Y190        FDRE (Setup_fdre_C_CE)      -0.197     1.967    vga/code_if_reg[20]
  -------------------------------------------------------------------
                         required time                          1.967    
                         arrival time                          -1.345    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.623ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_if_reg[29]/CE
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.727ns  (logic 0.453ns (12.154%)  route 3.274ns (87.846%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.803ns = ( 3.197 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.382ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.212    -2.382    vga/U12/CLK_OUT3
    SLICE_X63Y202        FDRE                                         r  vga/U12/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y202        FDRE (Prop_fdre_C_Q)         0.223    -2.159 r  vga/U12/v_count_reg[4]/Q
                         net (fo=14, routed)          0.766    -1.393    vga/U12/PRow[4]
    SLICE_X63Y201        LUT6 (Prop_lut6_I0_O)        0.043    -1.350 r  vga/U12/G[3]_i_5/O
                         net (fo=11, routed)          0.749    -0.601    vga/U12/p_0_in[1]
    SLICE_X63Y200        LUT4 (Prop_lut4_I3_O)        0.051    -0.550 r  vga/U12/strdata[40]_i_3/O
                         net (fo=107, routed)         0.695     0.145    vga/U12/strdata[40]_i_3_n_0
    SLICE_X65Y186        LUT6 (Prop_lut6_I0_O)        0.136     0.281 r  vga/U12/code_if[31]_i_1/O
                         net (fo=36, routed)          1.064     1.345    vga/U12_n_98
    SLICE_X99Y190        FDRE                                         r  vga/code_if_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.103     3.197    vga/CLK_OUT1
    SLICE_X99Y190        FDRE                                         r  vga/code_if_reg[29]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.366    
                         clock uncertainty           -0.201     2.164    
    SLICE_X99Y190        FDRE (Setup_fdre_C_CE)      -0.197     1.967    vga/code_if_reg[29]
  -------------------------------------------------------------------
                         required time                          1.967    
                         arrival time                          -1.345    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.623ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_if_reg[31]/CE
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.727ns  (logic 0.453ns (12.154%)  route 3.274ns (87.846%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.803ns = ( 3.197 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.382ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.212    -2.382    vga/U12/CLK_OUT3
    SLICE_X63Y202        FDRE                                         r  vga/U12/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y202        FDRE (Prop_fdre_C_Q)         0.223    -2.159 r  vga/U12/v_count_reg[4]/Q
                         net (fo=14, routed)          0.766    -1.393    vga/U12/PRow[4]
    SLICE_X63Y201        LUT6 (Prop_lut6_I0_O)        0.043    -1.350 r  vga/U12/G[3]_i_5/O
                         net (fo=11, routed)          0.749    -0.601    vga/U12/p_0_in[1]
    SLICE_X63Y200        LUT4 (Prop_lut4_I3_O)        0.051    -0.550 r  vga/U12/strdata[40]_i_3/O
                         net (fo=107, routed)         0.695     0.145    vga/U12/strdata[40]_i_3_n_0
    SLICE_X65Y186        LUT6 (Prop_lut6_I0_O)        0.136     0.281 r  vga/U12/code_if[31]_i_1/O
                         net (fo=36, routed)          1.064     1.345    vga/U12_n_98
    SLICE_X99Y190        FDRE                                         r  vga/code_if_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.103     3.197    vga/CLK_OUT1
    SLICE_X99Y190        FDRE                                         r  vga/code_if_reg[31]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.366    
                         clock uncertainty           -0.201     2.164    
    SLICE_X99Y190        FDRE (Setup_fdre_C_CE)      -0.197     1.967    vga/code_if_reg[31]
  -------------------------------------------------------------------
                         required time                          1.967    
                         arrival time                          -1.345    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.642ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_id_reg[31]/CE
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.705ns  (logic 0.453ns (12.228%)  route 3.252ns (87.772%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.806ns = ( 3.194 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.382ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.212    -2.382    vga/U12/CLK_OUT3
    SLICE_X63Y202        FDRE                                         r  vga/U12/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y202        FDRE (Prop_fdre_C_Q)         0.223    -2.159 r  vga/U12/v_count_reg[4]/Q
                         net (fo=14, routed)          0.766    -1.393    vga/U12/PRow[4]
    SLICE_X63Y201        LUT6 (Prop_lut6_I0_O)        0.043    -1.350 r  vga/U12/G[3]_i_5/O
                         net (fo=11, routed)          0.749    -0.601    vga/U12/p_0_in[1]
    SLICE_X63Y200        LUT4 (Prop_lut4_I3_O)        0.051    -0.550 r  vga/U12/strdata[40]_i_3/O
                         net (fo=107, routed)         0.761     0.211    vga/U12/strdata[40]_i_3_n_0
    SLICE_X64Y188        LUT6 (Prop_lut6_I5_O)        0.136     0.347 r  vga/U12/code_id[31]_i_1/O
                         net (fo=36, routed)          0.976     1.322    vga/U12_n_100
    SLICE_X97Y185        FDRE                                         r  vga/code_id_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.100     3.194    vga/CLK_OUT1
    SLICE_X97Y185        FDRE                                         r  vga/code_id_reg[31]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.363    
                         clock uncertainty           -0.201     2.161    
    SLICE_X97Y185        FDRE (Setup_fdre_C_CE)      -0.197     1.964    vga/code_id_reg[31]
  -------------------------------------------------------------------
                         required time                          1.964    
                         arrival time                          -1.322    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.650ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_id_reg[8]/CE
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.697ns  (logic 0.453ns (12.255%)  route 3.244ns (87.745%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.806ns = ( 3.194 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.382ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.212    -2.382    vga/U12/CLK_OUT3
    SLICE_X63Y202        FDRE                                         r  vga/U12/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y202        FDRE (Prop_fdre_C_Q)         0.223    -2.159 r  vga/U12/v_count_reg[4]/Q
                         net (fo=14, routed)          0.766    -1.393    vga/U12/PRow[4]
    SLICE_X63Y201        LUT6 (Prop_lut6_I0_O)        0.043    -1.350 r  vga/U12/G[3]_i_5/O
                         net (fo=11, routed)          0.749    -0.601    vga/U12/p_0_in[1]
    SLICE_X63Y200        LUT4 (Prop_lut4_I3_O)        0.051    -0.550 r  vga/U12/strdata[40]_i_3/O
                         net (fo=107, routed)         0.761     0.211    vga/U12/strdata[40]_i_3_n_0
    SLICE_X64Y188        LUT6 (Prop_lut6_I5_O)        0.136     0.347 r  vga/U12/code_id[31]_i_1/O
                         net (fo=36, routed)          0.968     1.314    vga/U12_n_100
    SLICE_X85Y197        FDRE                                         r  vga/code_id_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.100     3.194    vga/CLK_OUT1
    SLICE_X85Y197        FDRE                                         r  vga/code_id_reg[8]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.363    
                         clock uncertainty           -0.201     2.161    
    SLICE_X85Y197        FDRE (Setup_fdre_C_CE)      -0.197     1.964    vga/code_id_reg[8]
  -------------------------------------------------------------------
                         required time                          1.964    
                         arrival time                          -1.314    
  -------------------------------------------------------------------
                         slack                                  0.650    

Slack (MET) :             0.650ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_id_reg[9]/CE
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.697ns  (logic 0.453ns (12.255%)  route 3.244ns (87.745%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.806ns = ( 3.194 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.382ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.212    -2.382    vga/U12/CLK_OUT3
    SLICE_X63Y202        FDRE                                         r  vga/U12/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y202        FDRE (Prop_fdre_C_Q)         0.223    -2.159 r  vga/U12/v_count_reg[4]/Q
                         net (fo=14, routed)          0.766    -1.393    vga/U12/PRow[4]
    SLICE_X63Y201        LUT6 (Prop_lut6_I0_O)        0.043    -1.350 r  vga/U12/G[3]_i_5/O
                         net (fo=11, routed)          0.749    -0.601    vga/U12/p_0_in[1]
    SLICE_X63Y200        LUT4 (Prop_lut4_I3_O)        0.051    -0.550 r  vga/U12/strdata[40]_i_3/O
                         net (fo=107, routed)         0.761     0.211    vga/U12/strdata[40]_i_3_n_0
    SLICE_X64Y188        LUT6 (Prop_lut6_I5_O)        0.136     0.347 r  vga/U12/code_id[31]_i_1/O
                         net (fo=36, routed)          0.968     1.314    vga/U12_n_100
    SLICE_X85Y197        FDRE                                         r  vga/code_id_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.100     3.194    vga/CLK_OUT1
    SLICE_X85Y197        FDRE                                         r  vga/code_id_reg[9]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.363    
                         clock uncertainty           -0.201     2.161    
    SLICE_X85Y197        FDRE (Setup_fdre_C_CE)      -0.197     1.964    vga/code_id_reg[9]
  -------------------------------------------------------------------
                         required time                          1.964    
                         arrival time                          -1.314    
  -------------------------------------------------------------------
                         slack                                  0.650    

Slack (MET) :             0.652ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_if_reg[31]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.879ns  (logic 0.453ns (11.678%)  route 3.426ns (88.322%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.803ns = ( 3.197 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.382ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.212    -2.382    vga/U12/CLK_OUT3
    SLICE_X63Y202        FDRE                                         r  vga/U12/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y202        FDRE (Prop_fdre_C_Q)         0.223    -2.159 r  vga/U12/v_count_reg[4]/Q
                         net (fo=14, routed)          0.766    -1.393    vga/U12/PRow[4]
    SLICE_X63Y201        LUT6 (Prop_lut6_I0_O)        0.043    -1.350 r  vga/U12/G[3]_i_5/O
                         net (fo=11, routed)          0.749    -0.601    vga/U12/p_0_in[1]
    SLICE_X63Y200        LUT4 (Prop_lut4_I3_O)        0.051    -0.550 r  vga/U12/strdata[40]_i_3/O
                         net (fo=107, routed)         1.470     0.919    vga/U12/strdata[40]_i_3_n_0
    SLICE_X100Y185       LUT6 (Prop_lut6_I0_O)        0.136     1.055 r  vga/U12/code_if[31]_i_2/O
                         net (fo=6, routed)           0.442     1.497    vga/debug_data[31]
    SLICE_X99Y190        FDRE                                         r  vga/code_if_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.103     3.197    vga/CLK_OUT1
    SLICE_X99Y190        FDRE                                         r  vga/code_if_reg[31]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.366    
                         clock uncertainty           -0.201     2.164    
    SLICE_X99Y190        FDRE (Setup_fdre_C_D)       -0.015     2.149    vga/code_if_reg[31]
  -------------------------------------------------------------------
                         required time                          2.149    
                         arrival time                          -1.497    
  -------------------------------------------------------------------
                         slack                                  0.652    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.156ns (21.075%)  route 0.584ns (78.925%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.530    -0.663    vga/U12/CLK_OUT3
    SLICE_X61Y202        FDRE                                         r  vga/U12/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y202        FDRE (Prop_fdre_C_Q)         0.100    -0.563 r  vga/U12/v_count_reg[2]/Q
                         net (fo=20, routed)          0.213    -0.350    vga/U12/PRow[2]
    SLICE_X63Y201        LUT6 (Prop_lut6_I2_O)        0.028    -0.322 f  vga/U12/strdata[28]_i_4/O
                         net (fo=2, routed)           0.372     0.050    vga/U12/strdata[28]_i_4_n_0
    SLICE_X66Y201        LUT6 (Prop_lut6_I2_O)        0.028     0.078 r  vga/U12/strdata[27]_i_1/O
                         net (fo=1, routed)           0.000     0.078    vga/U12_n_60
    SLICE_X66Y201        FDRE                                         r  vga/strdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.733    -0.725    vga/CLK_OUT1
    SLICE_X66Y201        FDRE                                         r  vga/strdata_reg[27]/C
                         clock pessimism              0.339    -0.387    
                         clock uncertainty            0.201    -0.185    
    SLICE_X66Y201        FDRE (Hold_fdre_C_D)         0.087    -0.098    vga/strdata_reg[27]
  -------------------------------------------------------------------
                         required time                          0.098    
                         arrival time                           0.078    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.156ns (21.327%)  route 0.575ns (78.673%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.664ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.529    -0.664    vga/U12/CLK_OUT3
    SLICE_X63Y202        FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y202        FDRE (Prop_fdre_C_Q)         0.100    -0.564 r  vga/U12/v_count_reg[0]/Q
                         net (fo=21, routed)          0.321    -0.243    vga/U12/PRow[0]
    SLICE_X63Y202        LUT6 (Prop_lut6_I3_O)        0.028    -0.215 f  vga/U12/strdata[4]_i_2/O
                         net (fo=1, routed)           0.255     0.040    vga/U12/strdata[4]_i_2_n_0
    SLICE_X65Y203        LUT6 (Prop_lut6_I3_O)        0.028     0.068 r  vga/U12/strdata[4]_i_1/O
                         net (fo=1, routed)           0.000     0.068    vga/U12_n_49
    SLICE_X65Y203        FDRE                                         r  vga/strdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.732    -0.726    vga/CLK_OUT1
    SLICE_X65Y203        FDRE                                         r  vga/strdata_reg[4]/C
                         clock pessimism              0.339    -0.388    
                         clock uncertainty            0.201    -0.186    
    SLICE_X65Y203        FDRE (Hold_fdre_C_D)         0.061    -0.125    vga/strdata_reg[4]
  -------------------------------------------------------------------
                         required time                          0.125    
                         arrival time                           0.068    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.118ns (13.037%)  route 0.787ns (86.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.695ns
    Source Clock Delay      (SCD):    -0.666ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.527    -0.666    vga/U12/CLK_OUT3
    SLICE_X70Y200        FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y200        FDRE (Prop_fdre_C_Q)         0.118    -0.548 r  vga/U12/h_count_reg[0]/Q
                         net (fo=49, routed)          0.787     0.240    vga/FONT_8X16/ADDR[0]
    RAMB18_X2Y80         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.764    -0.695    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y80         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.339    -0.356    
                         clock uncertainty            0.201    -0.155    
    RAMB18_X2Y80         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183     0.028    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -0.028    
                         arrival time                           0.240    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.156ns (19.806%)  route 0.632ns (80.194%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.530    -0.663    vga/U12/CLK_OUT3
    SLICE_X61Y202        FDRE                                         r  vga/U12/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y202        FDRE (Prop_fdre_C_Q)         0.100    -0.563 r  vga/U12/v_count_reg[2]/Q
                         net (fo=20, routed)          0.213    -0.350    vga/U12/PRow[2]
    SLICE_X63Y201        LUT6 (Prop_lut6_I2_O)        0.028    -0.322 f  vga/U12/strdata[28]_i_4/O
                         net (fo=2, routed)           0.419     0.097    vga/U12/strdata[28]_i_4_n_0
    SLICE_X66Y201        LUT6 (Prop_lut6_I2_O)        0.028     0.125 r  vga/U12/strdata[28]_i_1/O
                         net (fo=1, routed)           0.000     0.125    vga/U12_n_56
    SLICE_X66Y201        FDRE                                         r  vga/strdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.733    -0.725    vga/CLK_OUT1
    SLICE_X66Y201        FDRE                                         r  vga/strdata_reg[28]/C
                         clock pessimism              0.339    -0.387    
                         clock uncertainty            0.201    -0.185    
    SLICE_X66Y201        FDRE (Hold_fdre_C_D)         0.087    -0.098    vga/strdata_reg[28]
  -------------------------------------------------------------------
                         required time                          0.098    
                         arrival time                           0.125    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.202ns (25.395%)  route 0.593ns (74.605%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.717ns
    Source Clock Delay      (SCD):    -0.666ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.527    -0.666    vga/U12/CLK_OUT3
    SLICE_X70Y200        FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y200        FDRE (Prop_fdre_C_Q)         0.118    -0.548 r  vga/U12/h_count_reg[0]/Q
                         net (fo=49, routed)          0.211    -0.337    vga/U12/ADDR[0]
    SLICE_X72Y201        LUT6 (Prop_lut6_I3_O)        0.028    -0.309 r  vga/U12/ascii_code[4]_i_12/O
                         net (fo=1, routed)           0.131    -0.178    vga/U12/ascii_code[4]_i_12_n_0
    SLICE_X72Y201        LUT6 (Prop_lut6_I2_O)        0.028    -0.150 r  vga/U12/ascii_code[4]_i_5/O
                         net (fo=1, routed)           0.252     0.102    vga/U12/ascii_code[4]_i_5_n_0
    SLICE_X72Y199        LUT6 (Prop_lut6_I5_O)        0.028     0.130 r  vga/U12/ascii_code[4]_i_1/O
                         net (fo=1, routed)           0.000     0.130    vga/U12_n_84
    SLICE_X72Y199        FDRE                                         r  vga/ascii_code_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.741    -0.717    vga/CLK_OUT1
    SLICE_X72Y199        FDRE                                         r  vga/ascii_code_reg[4]/C
                         clock pessimism              0.339    -0.379    
                         clock uncertainty            0.201    -0.177    
    SLICE_X72Y199        FDRE (Hold_fdre_C_D)         0.060    -0.117    vga/ascii_code_reg[4]
  -------------------------------------------------------------------
                         required time                          0.117    
                         arrival time                           0.130    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[0]_inv/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.202ns (25.466%)  route 0.591ns (74.534%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.664ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.529    -0.664    vga/U12/CLK_OUT3
    SLICE_X62Y201        FDRE                                         r  vga/U12/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y201        FDRE (Prop_fdre_C_Q)         0.118    -0.546 r  vga/U12/v_count_reg[6]/Q
                         net (fo=19, routed)          0.138    -0.408    vga/U12/PRow[6]
    SLICE_X62Y200        LUT6 (Prop_lut6_I1_O)        0.028    -0.380 f  vga/U12/ascii_code[6]_i_16/O
                         net (fo=1, routed)           0.215    -0.165    vga/U12/ascii_code[6]_i_16_n_0
    SLICE_X68Y199        LUT4 (Prop_lut4_I1_O)        0.028    -0.137 r  vga/U12/ascii_code[6]_i_5/O
                         net (fo=9, routed)           0.239     0.102    vga/U12/flag117_out
    SLICE_X72Y200        LUT6 (Prop_lut6_I3_O)        0.028     0.130 r  vga/U12/ascii_code[0]_inv_i_1/O
                         net (fo=1, routed)           0.000     0.130    vga/U12_n_88
    SLICE_X72Y200        FDRE                                         r  vga/ascii_code_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.732    -0.726    vga/CLK_OUT1
    SLICE_X72Y200        FDRE                                         r  vga/ascii_code_reg[0]_inv/C
                         clock pessimism              0.339    -0.388    
                         clock uncertainty            0.201    -0.186    
    SLICE_X72Y200        FDRE (Hold_fdre_C_D)         0.061    -0.125    vga/ascii_code_reg[0]_inv
  -------------------------------------------------------------------
                         required time                          0.125    
                         arrival time                           0.130    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.203ns (25.086%)  route 0.606ns (74.914%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.664ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.529    -0.664    vga/U12/CLK_OUT3
    SLICE_X62Y200        FDRE                                         r  vga/U12/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y200        FDRE (Prop_fdre_C_Q)         0.118    -0.546 r  vga/U12/v_count_reg[7]/Q
                         net (fo=16, routed)          0.260    -0.286    vga/U12/PRow[7]
    SLICE_X64Y199        LUT5 (Prop_lut5_I3_O)        0.028    -0.258 r  vga/U12/ascii_code[6]_i_11/O
                         net (fo=2, routed)           0.170    -0.088    vga/U12/ascii_code[6]_i_11_n_0
    SLICE_X66Y199        LUT3 (Prop_lut3_I0_O)        0.028    -0.060 f  vga/U12/ascii_code[6]_i_3/O
                         net (fo=10, routed)          0.177     0.117    vga/U12/ascii_code[6]_i_3_n_0
    SLICE_X69Y200        LUT3 (Prop_lut3_I1_O)        0.029     0.146 r  vga/U12/flag_i_1/O
                         net (fo=1, routed)           0.000     0.146    vga/U12_n_81
    SLICE_X69Y200        FDRE                                         r  vga/flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.733    -0.725    vga/CLK_OUT1
    SLICE_X69Y200        FDRE                                         r  vga/flag_reg/C
                         clock pessimism              0.339    -0.387    
                         clock uncertainty            0.201    -0.185    
    SLICE_X69Y200        FDRE (Hold_fdre_C_D)         0.070    -0.115    vga/flag_reg
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                           0.146    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.202ns (24.884%)  route 0.610ns (75.116%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.664ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.529    -0.664    vga/U12/CLK_OUT3
    SLICE_X62Y201        FDRE                                         r  vga/U12/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y201        FDRE (Prop_fdre_C_Q)         0.118    -0.546 r  vga/U12/v_count_reg[6]/Q
                         net (fo=19, routed)          0.138    -0.408    vga/U12/PRow[6]
    SLICE_X62Y200        LUT6 (Prop_lut6_I1_O)        0.028    -0.380 f  vga/U12/ascii_code[6]_i_16/O
                         net (fo=1, routed)           0.215    -0.165    vga/U12/ascii_code[6]_i_16_n_0
    SLICE_X68Y199        LUT4 (Prop_lut4_I1_O)        0.028    -0.137 r  vga/U12/ascii_code[6]_i_5/O
                         net (fo=9, routed)           0.257     0.120    vga/U12/flag117_out
    SLICE_X71Y200        LUT6 (Prop_lut6_I3_O)        0.028     0.148 r  vga/U12/ascii_code[6]_i_2/O
                         net (fo=1, routed)           0.000     0.148    vga/U12_n_82
    SLICE_X71Y200        FDRE                                         r  vga/ascii_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.732    -0.726    vga/CLK_OUT1
    SLICE_X71Y200        FDRE                                         r  vga/ascii_code_reg[6]/C
                         clock pessimism              0.339    -0.388    
                         clock uncertainty            0.201    -0.186    
    SLICE_X71Y200        FDRE (Hold_fdre_C_D)         0.060    -0.126    vga/ascii_code_reg[6]
  -------------------------------------------------------------------
                         required time                          0.126    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[0]_inv/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.146ns (18.918%)  route 0.626ns (81.082%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.666ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.527    -0.666    vga/U12/CLK_OUT3
    SLICE_X70Y200        FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y200        FDRE (Prop_fdre_C_Q)         0.118    -0.548 f  vga/U12/h_count_reg[0]/Q
                         net (fo=49, routed)          0.396    -0.151    vga/U12/ADDR[0]
    SLICE_X71Y199        LUT6 (Prop_lut6_I2_O)        0.028    -0.123 r  vga/U12/ascii_code[6]_i_1/O
                         net (fo=7, routed)           0.229     0.106    vga/ascii_code
    SLICE_X72Y200        FDRE                                         r  vga/ascii_code_reg[0]_inv/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.732    -0.726    vga/CLK_OUT1
    SLICE_X72Y200        FDRE                                         r  vga/ascii_code_reg[0]_inv/C
                         clock pessimism              0.339    -0.388    
                         clock uncertainty            0.201    -0.186    
    SLICE_X72Y200        FDRE (Hold_fdre_C_CE)        0.010    -0.176    vga/ascii_code_reg[0]_inv
  -------------------------------------------------------------------
                         required time                          0.176    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.146ns (18.918%)  route 0.626ns (81.082%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.666ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.527    -0.666    vga/U12/CLK_OUT3
    SLICE_X70Y200        FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y200        FDRE (Prop_fdre_C_Q)         0.118    -0.548 f  vga/U12/h_count_reg[0]/Q
                         net (fo=49, routed)          0.396    -0.151    vga/U12/ADDR[0]
    SLICE_X71Y199        LUT6 (Prop_lut6_I2_O)        0.028    -0.123 r  vga/U12/ascii_code[6]_i_1/O
                         net (fo=7, routed)           0.229     0.106    vga/ascii_code
    SLICE_X72Y200        FDRE                                         r  vga/ascii_code_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.732    -0.726    vga/CLK_OUT1
    SLICE_X72Y200        FDRE                                         r  vga/ascii_code_reg[1]/C
                         clock pessimism              0.339    -0.388    
                         clock uncertainty            0.201    -0.186    
    SLICE_X72Y200        FDRE (Hold_fdre_C_CE)        0.010    -0.176    vga/ascii_code_reg[1]
  -------------------------------------------------------------------
                         required time                          0.176    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.282    





---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.301ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (required time - arrival time)
  Source:                 core/register/register_reg[12][7]/C
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_exe_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@55.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        2.127ns  (logic 0.612ns (28.773%)  route 1.515ns (71.227%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -2.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.820ns = ( 53.180 - 55.000 ) 
    Source Clock Delay      (SCD):    -0.134ns = ( 49.866 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    50.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    52.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    43.844 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    46.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    46.406 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.492    47.897    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    47.940 f  BTN_SCAN/IR_ID[30]_i_11/O
                         net (fo=1, routed)           0.611    48.551    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    48.644 f  IR_ID_reg[30]_i_3/O
                         net (fo=2454, routed)        1.222    49.866    core/register/debug_clk
    SLICE_X83Y185        FDCE                                         r  core/register/register_reg[12][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y185        FDCE (Prop_fdce_C_Q)         0.209    50.075 r  core/register/register_reg[12][7]/Q
                         net (fo=3, routed)           0.554    50.630    core/register/register_reg[12]_139[7]
    SLICE_X75Y184        LUT6 (Prop_lut6_I5_O)        0.126    50.756 r  core/register/code_if[7]_i_14/O
                         net (fo=1, routed)           0.000    50.756    core/register/code_if[7]_i_14_n_0
    SLICE_X75Y184        MUXF7 (Prop_muxf7_I1_O)      0.108    50.864 r  core/register/code_if_reg[7]_i_6/O
                         net (fo=1, routed)           0.000    50.864    core/register/code_if_reg[7]_i_6_n_0
    SLICE_X75Y184        MUXF8 (Prop_muxf8_I1_O)      0.043    50.907 r  core/register/code_if_reg[7]_i_2/O
                         net (fo=1, routed)           0.269    51.176    vga/U12/code_mem_reg[7]
    SLICE_X77Y184        LUT6 (Prop_lut6_I2_O)        0.126    51.302 r  vga/U12/code_if[7]_i_1/O
                         net (fo=6, routed)           0.692    51.993    vga/debug_data[7]
    SLICE_X78Y196        FDRE                                         r  vga/code_exe_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)   55.000    55.000 f  
    AC18                                              0.000    55.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    55.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    55.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    56.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    49.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    52.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    52.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.086    53.180    vga/CLK_OUT1
    SLICE_X78Y196        FDRE                                         r  vga/code_exe_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.832    52.349    
                         clock uncertainty           -0.215    52.134    
    SLICE_X78Y196        FDRE (Setup_fdre_C_D)        0.001    52.135    vga/code_exe_reg[7]
  -------------------------------------------------------------------
                         required time                         52.135    
                         arrival time                         -51.993    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.145ns  (required time - arrival time)
  Source:                 core/register/register_reg[11][1]/C
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_mem_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@55.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        2.120ns  (logic 0.582ns (27.455%)  route 1.538ns (72.545%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -2.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.822ns = ( 53.178 - 55.000 ) 
    Source Clock Delay      (SCD):    -0.148ns = ( 49.852 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    50.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    52.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    43.844 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    46.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    46.406 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.492    47.897    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    47.940 f  BTN_SCAN/IR_ID[30]_i_11/O
                         net (fo=1, routed)           0.611    48.551    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    48.644 f  IR_ID_reg[30]_i_3/O
                         net (fo=2454, routed)        1.208    49.852    core/register/debug_clk
    SLICE_X70Y180        FDCE                                         r  core/register/register_reg[11][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y180        FDCE (Prop_fdce_C_Q)         0.263    50.115 r  core/register/register_reg[11][1]/Q
                         net (fo=3, routed)           0.537    50.652    core/register/register_reg[11]_138[1]
    SLICE_X75Y178        LUT6 (Prop_lut6_I0_O)        0.043    50.695 r  core/register/code_if[1]_i_13/O
                         net (fo=1, routed)           0.000    50.695    core/register/code_if[1]_i_13_n_0
    SLICE_X75Y178        MUXF7 (Prop_muxf7_I0_O)      0.107    50.802 r  core/register/code_if_reg[1]_i_6/O
                         net (fo=1, routed)           0.000    50.802    core/register/code_if_reg[1]_i_6_n_0
    SLICE_X75Y178        MUXF8 (Prop_muxf8_I1_O)      0.043    50.845 r  core/register/code_if_reg[1]_i_2/O
                         net (fo=1, routed)           0.438    51.282    vga/U12/code_mem_reg[1]
    SLICE_X77Y178        LUT6 (Prop_lut6_I2_O)        0.126    51.408 r  vga/U12/code_if[1]_i_1/O
                         net (fo=6, routed)           0.564    51.972    vga/debug_data[1]
    SLICE_X65Y184        FDRE                                         r  vga/code_mem_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)   55.000    55.000 f  
    AC18                                              0.000    55.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    55.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    55.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    56.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    49.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    52.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    52.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.084    53.178    vga/CLK_OUT1
    SLICE_X65Y184        FDRE                                         r  vga/code_mem_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.832    52.347    
                         clock uncertainty           -0.215    52.132    
    SLICE_X65Y184        FDRE (Setup_fdre_C_D)       -0.015    52.117    vga/code_mem_reg[1]
  -------------------------------------------------------------------
                         required time                         52.117    
                         arrival time                         -51.972    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.177ns  (required time - arrival time)
  Source:                 core/register/register_reg[11][1]/C
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_wb_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@55.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        2.076ns  (logic 0.582ns (28.041%)  route 1.494ns (71.959%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -2.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.823ns = ( 53.177 - 55.000 ) 
    Source Clock Delay      (SCD):    -0.148ns = ( 49.852 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    50.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    52.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    43.844 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    46.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    46.406 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.492    47.897    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    47.940 f  BTN_SCAN/IR_ID[30]_i_11/O
                         net (fo=1, routed)           0.611    48.551    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    48.644 f  IR_ID_reg[30]_i_3/O
                         net (fo=2454, routed)        1.208    49.852    core/register/debug_clk
    SLICE_X70Y180        FDCE                                         r  core/register/register_reg[11][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y180        FDCE (Prop_fdce_C_Q)         0.263    50.115 r  core/register/register_reg[11][1]/Q
                         net (fo=3, routed)           0.537    50.652    core/register/register_reg[11]_138[1]
    SLICE_X75Y178        LUT6 (Prop_lut6_I0_O)        0.043    50.695 r  core/register/code_if[1]_i_13/O
                         net (fo=1, routed)           0.000    50.695    core/register/code_if[1]_i_13_n_0
    SLICE_X75Y178        MUXF7 (Prop_muxf7_I0_O)      0.107    50.802 r  core/register/code_if_reg[1]_i_6/O
                         net (fo=1, routed)           0.000    50.802    core/register/code_if_reg[1]_i_6_n_0
    SLICE_X75Y178        MUXF8 (Prop_muxf8_I1_O)      0.043    50.845 r  core/register/code_if_reg[1]_i_2/O
                         net (fo=1, routed)           0.438    51.282    vga/U12/code_mem_reg[1]
    SLICE_X77Y178        LUT6 (Prop_lut6_I2_O)        0.126    51.408 r  vga/U12/code_if[1]_i_1/O
                         net (fo=6, routed)           0.519    51.928    vga/debug_data[1]
    SLICE_X69Y184        FDRE                                         r  vga/code_wb_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)   55.000    55.000 f  
    AC18                                              0.000    55.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    55.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    55.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    56.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    49.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    52.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    52.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.083    53.177    vga/CLK_OUT1
    SLICE_X69Y184        FDRE                                         r  vga/code_wb_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.832    52.346    
                         clock uncertainty           -0.215    52.131    
    SLICE_X69Y184        FDRE (Setup_fdre_C_D)       -0.027    52.104    vga/code_wb_reg[1]
  -------------------------------------------------------------------
                         required time                         52.104    
                         arrival time                         -51.928    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.195ns  (required time - arrival time)
  Source:                 core/register/register_reg[26][3]/C
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_exe_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@55.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        2.066ns  (logic 0.537ns (25.990%)  route 1.529ns (74.010%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -2.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.808ns = ( 53.192 - 55.000 ) 
    Source Clock Delay      (SCD):    -0.133ns = ( 49.867 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    50.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    52.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    43.844 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    46.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    46.406 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.492    47.897    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    47.940 f  BTN_SCAN/IR_ID[30]_i_11/O
                         net (fo=1, routed)           0.611    48.551    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    48.644 f  IR_ID_reg[30]_i_3/O
                         net (fo=2454, routed)        1.223    49.867    core/register/debug_clk
    SLICE_X86Y184        FDCE                                         r  core/register/register_reg[26][3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y184        FDCE (Prop_fdce_C_Q)         0.263    50.130 r  core/register/register_reg[26][3]/Q
                         net (fo=3, routed)           0.537    50.667    core/register/register_reg[26]_153[3]
    SLICE_X83Y187        LUT6 (Prop_lut6_I1_O)        0.043    50.710 r  core/register/code_if[3]_i_9/O
                         net (fo=1, routed)           0.000    50.710    core/register/code_if[3]_i_9_n_0
    SLICE_X83Y187        MUXF7 (Prop_muxf7_I0_O)      0.107    50.817 r  core/register/code_if_reg[3]_i_4/O
                         net (fo=1, routed)           0.358    51.175    vga/U12/code_mem_reg[3]_1
    SLICE_X85Y187        LUT6 (Prop_lut6_I5_O)        0.124    51.299 r  vga/U12/code_if[3]_i_1/O
                         net (fo=6, routed)           0.634    51.933    vga/debug_data[3]
    SLICE_X80Y197        FDRE                                         r  vga/code_exe_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)   55.000    55.000 f  
    AC18                                              0.000    55.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    55.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    55.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    56.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    49.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    52.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    52.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.098    53.192    vga/CLK_OUT1
    SLICE_X80Y197        FDRE                                         r  vga/code_exe_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.832    52.361    
                         clock uncertainty           -0.215    52.146    
    SLICE_X80Y197        FDRE (Setup_fdre_C_D)       -0.018    52.128    vga/code_exe_reg[3]
  -------------------------------------------------------------------
                         required time                         52.128    
                         arrival time                         -51.933    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.255ns  (required time - arrival time)
  Source:                 core/register/register_reg[27][19]/C
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_if_reg[19]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@55.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        2.055ns  (logic 0.502ns (24.429%)  route 1.553ns (75.571%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -2.499ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.809ns = ( 53.191 - 55.000 ) 
    Source Clock Delay      (SCD):    -0.141ns = ( 49.859 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    50.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    52.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    43.844 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    46.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    46.406 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.492    47.897    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    47.940 f  BTN_SCAN/IR_ID[30]_i_11/O
                         net (fo=1, routed)           0.611    48.551    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    48.644 f  IR_ID_reg[30]_i_3/O
                         net (fo=2454, routed)        1.215    49.859    core/register/debug_clk
    SLICE_X85Y177        FDCE                                         r  core/register/register_reg[27][19]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y177        FDCE (Prop_fdce_C_Q)         0.228    50.087 r  core/register/register_reg[27][19]/Q
                         net (fo=3, routed)           0.447    50.534    core/register/register_reg[27]_154[19]
    SLICE_X85Y180        LUT6 (Prop_lut6_I0_O)        0.043    50.577 r  core/register/code_if[19]_i_9/O
                         net (fo=1, routed)           0.000    50.577    core/register/code_if[19]_i_9_n_0
    SLICE_X85Y180        MUXF7 (Prop_muxf7_I0_O)      0.107    50.684 r  core/register/code_if_reg[19]_i_4/O
                         net (fo=1, routed)           0.530    51.214    vga/U12/code_mem_reg[19]_1
    SLICE_X88Y181        LUT6 (Prop_lut6_I5_O)        0.124    51.338 r  vga/U12/code_if[19]_i_1/O
                         net (fo=6, routed)           0.576    51.914    vga/debug_data[19]
    SLICE_X82Y193        FDRE                                         r  vga/code_if_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)   55.000    55.000 f  
    AC18                                              0.000    55.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    55.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    55.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    56.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    49.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    52.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    52.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.097    53.191    vga/CLK_OUT1
    SLICE_X82Y193        FDRE                                         r  vga/code_if_reg[19]/C  (IS_INVERTED)
                         clock pessimism             -0.832    52.360    
                         clock uncertainty           -0.215    52.145    
    SLICE_X82Y193        FDRE (Setup_fdre_C_D)        0.024    52.169    vga/code_if_reg[19]
  -------------------------------------------------------------------
                         required time                         52.169    
                         arrival time                         -51.914    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.260ns  (required time - arrival time)
  Source:                 core/register/register_reg[17][24]/C
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_if_reg[24]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@55.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        1.999ns  (logic 0.513ns (25.667%)  route 1.486ns (74.333%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -2.499ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.807ns = ( 53.193 - 55.000 ) 
    Source Clock Delay      (SCD):    -0.139ns = ( 49.861 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    50.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    52.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    43.844 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    46.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    46.406 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.492    47.897    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    47.940 f  BTN_SCAN/IR_ID[30]_i_11/O
                         net (fo=1, routed)           0.611    48.551    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    48.644 f  IR_ID_reg[30]_i_3/O
                         net (fo=2454, routed)        1.217    49.861    core/register/debug_clk
    SLICE_X83Y180        FDCE                                         r  core/register/register_reg[17][24]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y180        FDCE (Prop_fdce_C_Q)         0.228    50.089 r  core/register/register_reg[17][24]/Q
                         net (fo=3, routed)           0.558    50.647    core/register/register_reg[17]_144[24]
    SLICE_X85Y183        LUT6 (Prop_lut6_I3_O)        0.043    50.690 r  core/register/code_if[24]_i_7/O
                         net (fo=1, routed)           0.000    50.690    core/register/code_if[24]_i_7_n_0
    SLICE_X85Y183        MUXF7 (Prop_muxf7_I0_O)      0.120    50.810 r  core/register/code_if_reg[24]_i_3/O
                         net (fo=1, routed)           0.446    51.257    vga/U12/code_mem_reg[24]_0
    SLICE_X86Y183        LUT6 (Prop_lut6_I3_O)        0.122    51.379 r  vga/U12/code_if[24]_i_1/O
                         net (fo=6, routed)           0.481    51.860    vga/debug_data[24]
    SLICE_X87Y193        FDRE                                         r  vga/code_if_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)   55.000    55.000 f  
    AC18                                              0.000    55.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    55.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    55.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    56.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    49.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    52.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    52.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.099    53.193    vga/CLK_OUT1
    SLICE_X87Y193        FDRE                                         r  vga/code_if_reg[24]/C  (IS_INVERTED)
                         clock pessimism             -0.832    52.362    
                         clock uncertainty           -0.215    52.147    
    SLICE_X87Y193        FDRE (Setup_fdre_C_D)       -0.027    52.120    vga/code_if_reg[24]
  -------------------------------------------------------------------
                         required time                         52.120    
                         arrival time                         -51.860    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.265ns  (required time - arrival time)
  Source:                 core/register/register_reg[28][23]/C
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_if_reg[23]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@55.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        2.014ns  (logic 0.515ns (25.576%)  route 1.499ns (74.424%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -2.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.822ns = ( 53.178 - 55.000 ) 
    Source Clock Delay      (SCD):    -0.146ns = ( 49.854 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    50.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    52.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    43.844 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    46.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    46.406 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.492    47.897    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    47.940 f  BTN_SCAN/IR_ID[30]_i_11/O
                         net (fo=1, routed)           0.611    48.551    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    48.644 f  IR_ID_reg[30]_i_3/O
                         net (fo=2454, routed)        1.210    49.854    core/register/debug_clk
    SLICE_X61Y180        FDCE                                         r  core/register/register_reg[28][23]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y180        FDCE (Prop_fdce_C_Q)         0.228    50.082 r  core/register/register_reg[28][23]/Q
                         net (fo=3, routed)           0.457    50.539    core/register/register_reg[28]_155[23]
    SLICE_X63Y181        LUT6 (Prop_lut6_I5_O)        0.043    50.582 r  core/register/code_if[23]_i_10/O
                         net (fo=1, routed)           0.000    50.582    core/register/code_if[23]_i_10_n_0
    SLICE_X63Y181        MUXF7 (Prop_muxf7_I1_O)      0.122    50.704 r  core/register/code_if_reg[23]_i_4/O
                         net (fo=1, routed)           0.561    51.264    vga/U12/code_mem_reg[23]_1
    SLICE_X63Y183        LUT6 (Prop_lut6_I5_O)        0.122    51.386 r  vga/U12/code_if[23]_i_1/O
                         net (fo=6, routed)           0.481    51.868    vga/debug_data[23]
    SLICE_X70Y185        FDRE                                         r  vga/code_if_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)   55.000    55.000 f  
    AC18                                              0.000    55.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    55.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    55.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    56.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    49.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    52.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    52.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.084    53.178    vga/CLK_OUT1
    SLICE_X70Y185        FDRE                                         r  vga/code_if_reg[23]/C  (IS_INVERTED)
                         clock pessimism             -0.832    52.347    
                         clock uncertainty           -0.215    52.132    
    SLICE_X70Y185        FDRE (Setup_fdre_C_D)        0.001    52.133    vga/code_if_reg[23]
  -------------------------------------------------------------------
                         required time                         52.133    
                         arrival time                         -51.868    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.269ns  (required time - arrival time)
  Source:                 core/register/register_reg[17][24]/C
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_id_reg[24]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@55.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        2.012ns  (logic 0.513ns (25.501%)  route 1.499ns (74.500%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -2.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.806ns = ( 53.194 - 55.000 ) 
    Source Clock Delay      (SCD):    -0.139ns = ( 49.861 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    50.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    52.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    43.844 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    46.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    46.406 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.492    47.897    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    47.940 f  BTN_SCAN/IR_ID[30]_i_11/O
                         net (fo=1, routed)           0.611    48.551    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    48.644 f  IR_ID_reg[30]_i_3/O
                         net (fo=2454, routed)        1.217    49.861    core/register/debug_clk
    SLICE_X83Y180        FDCE                                         r  core/register/register_reg[17][24]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y180        FDCE (Prop_fdce_C_Q)         0.228    50.089 r  core/register/register_reg[17][24]/Q
                         net (fo=3, routed)           0.558    50.647    core/register/register_reg[17]_144[24]
    SLICE_X85Y183        LUT6 (Prop_lut6_I3_O)        0.043    50.690 r  core/register/code_if[24]_i_7/O
                         net (fo=1, routed)           0.000    50.690    core/register/code_if[24]_i_7_n_0
    SLICE_X85Y183        MUXF7 (Prop_muxf7_I0_O)      0.120    50.810 r  core/register/code_if_reg[24]_i_3/O
                         net (fo=1, routed)           0.446    51.257    vga/U12/code_mem_reg[24]_0
    SLICE_X86Y183        LUT6 (Prop_lut6_I3_O)        0.122    51.379 r  vga/U12/code_if[24]_i_1/O
                         net (fo=6, routed)           0.494    51.873    vga/debug_data[24]
    SLICE_X84Y196        FDRE                                         r  vga/code_id_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)   55.000    55.000 f  
    AC18                                              0.000    55.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    55.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    55.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    56.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    49.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    52.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    52.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.100    53.194    vga/CLK_OUT1
    SLICE_X84Y196        FDRE                                         r  vga/code_id_reg[24]/C  (IS_INVERTED)
                         clock pessimism             -0.832    52.363    
                         clock uncertainty           -0.215    52.148    
    SLICE_X84Y196        FDRE (Setup_fdre_C_D)       -0.006    52.142    vga/code_id_reg[24]
  -------------------------------------------------------------------
                         required time                         52.142    
                         arrival time                         -51.873    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.283ns  (required time - arrival time)
  Source:                 core/register/register_reg[15][28]/C
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_id_reg[28]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@55.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        1.979ns  (logic 0.583ns (29.453%)  route 1.396ns (70.547%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -2.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.802ns = ( 53.198 - 55.000 ) 
    Source Clock Delay      (SCD):    -0.128ns = ( 49.872 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    50.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    52.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    43.844 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    46.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    46.406 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.492    47.897    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    47.940 f  BTN_SCAN/IR_ID[30]_i_11/O
                         net (fo=1, routed)           0.611    48.551    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    48.644 f  IR_ID_reg[30]_i_3/O
                         net (fo=2454, routed)        1.228    49.872    core/register/debug_clk
    SLICE_X94Y185        FDCE                                         r  core/register/register_reg[15][28]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y185        FDCE (Prop_fdce_C_Q)         0.263    50.135 r  core/register/register_reg[15][28]/Q
                         net (fo=3, routed)           0.543    50.678    core/register/register_reg[15]_142[28]
    SLICE_X95Y188        LUT6 (Prop_lut6_I0_O)        0.043    50.721 r  core/register/code_if[28]_i_14/O
                         net (fo=1, routed)           0.000    50.721    core/register/code_if[28]_i_14_n_0
    SLICE_X95Y188        MUXF7 (Prop_muxf7_I1_O)      0.108    50.829 r  core/register/code_if_reg[28]_i_6/O
                         net (fo=1, routed)           0.000    50.829    core/register/code_if_reg[28]_i_6_n_0
    SLICE_X95Y188        MUXF8 (Prop_muxf8_I1_O)      0.043    50.872 r  core/register/code_if_reg[28]_i_2/O
                         net (fo=1, routed)           0.350    51.222    vga/U12/code_mem_reg[28]
    SLICE_X95Y189        LUT6 (Prop_lut6_I2_O)        0.126    51.348 r  vga/U12/code_if[28]_i_1/O
                         net (fo=6, routed)           0.503    51.852    vga/debug_data[28]
    SLICE_X95Y194        FDRE                                         r  vga/code_id_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)   55.000    55.000 f  
    AC18                                              0.000    55.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    55.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    55.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    56.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    49.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    52.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    52.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.104    53.198    vga/CLK_OUT1
    SLICE_X95Y194        FDRE                                         r  vga/code_id_reg[28]/C  (IS_INVERTED)
                         clock pessimism             -0.832    52.367    
                         clock uncertainty           -0.215    52.152    
    SLICE_X95Y194        FDRE (Setup_fdre_C_D)       -0.018    52.134    vga/code_id_reg[28]
  -------------------------------------------------------------------
                         required time                         52.134    
                         arrival time                         -51.851    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.287ns  (required time - arrival time)
  Source:                 core/register/register_reg[17][26]/C
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_exe_reg[26]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@55.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        1.975ns  (logic 0.502ns (25.414%)  route 1.473ns (74.586%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -2.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.806ns = ( 53.194 - 55.000 ) 
    Source Clock Delay      (SCD):    -0.129ns = ( 49.871 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    50.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    52.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    43.844 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    46.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    46.406 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.492    47.897    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    47.940 f  BTN_SCAN/IR_ID[30]_i_11/O
                         net (fo=1, routed)           0.611    48.551    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    48.644 f  IR_ID_reg[30]_i_3/O
                         net (fo=2454, routed)        1.227    49.871    core/register/debug_clk
    SLICE_X87Y188        FDCE                                         r  core/register/register_reg[17][26]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y188        FDCE (Prop_fdce_C_Q)         0.228    50.099 r  core/register/register_reg[17][26]/Q
                         net (fo=3, routed)           0.488    50.587    core/register/register_reg[17]_144[26]
    SLICE_X88Y187        LUT6 (Prop_lut6_I3_O)        0.043    50.630 r  core/register/code_if[26]_i_7/O
                         net (fo=1, routed)           0.000    50.630    core/register/code_if[26]_i_7_n_0
    SLICE_X88Y187        MUXF7 (Prop_muxf7_I0_O)      0.107    50.737 r  core/register/code_if_reg[26]_i_3/O
                         net (fo=1, routed)           0.448    51.185    vga/U12/code_mem_reg[26]_0
    SLICE_X89Y185        LUT6 (Prop_lut6_I3_O)        0.124    51.309 r  vga/U12/code_if[26]_i_1/O
                         net (fo=6, routed)           0.537    51.846    vga/debug_data[26]
    SLICE_X89Y190        FDRE                                         r  vga/code_exe_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)   55.000    55.000 f  
    AC18                                              0.000    55.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    55.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    55.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    56.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    49.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    52.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    52.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.100    53.194    vga/CLK_OUT1
    SLICE_X89Y190        FDRE                                         r  vga/code_exe_reg[26]/C  (IS_INVERTED)
                         clock pessimism             -0.832    52.363    
                         clock uncertainty           -0.215    52.148    
    SLICE_X89Y190        FDRE (Setup_fdre_C_D)       -0.015    52.133    vga/code_exe_reg[26]
  -------------------------------------------------------------------
                         required time                         52.133    
                         arrival time                         -51.846    
  -------------------------------------------------------------------
                         slack                                  0.287    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.301ns  (arrival time - required time)
  Source:                 core/register/register_reg[20][14]/C
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@50.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        0.910ns  (logic 0.282ns (30.976%)  route 0.628ns (69.024%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.737ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns = ( 49.281 - 50.000 ) 
    Source Clock Delay      (SCD):    0.357ns = ( 50.357 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405    50.405 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503    50.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    47.654 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    48.781    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    48.807 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.669    49.476    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    49.504 f  BTN_SCAN/IR_ID[30]_i_11/O
                         net (fo=1, routed)           0.283    49.787    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    49.813 f  IR_ID_reg[30]_i_3/O
                         net (fo=2454, routed)        0.544    50.357    core/register/debug_clk
    SLICE_X84Y192        FDCE                                         r  core/register/register_reg[20][14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y192        FDCE (Prop_fdce_C_Q)         0.107    50.464 r  core/register/register_reg[20][14]/Q
                         net (fo=3, routed)           0.062    50.526    core/register/register_reg[20]_147[14]
    SLICE_X85Y192        LUT6 (Prop_lut6_I5_O)        0.028    50.554 r  core/register/code_if[14]_i_8/O
                         net (fo=1, routed)           0.000    50.554    core/register/code_if[14]_i_8_n_0
    SLICE_X85Y192        MUXF7 (Prop_muxf7_I1_O)      0.051    50.605 r  core/register/code_if_reg[14]_i_3/O
                         net (fo=1, routed)           0.116    50.721    vga/U12/code_mem_reg[14]_0
    SLICE_X85Y192        LUT6 (Prop_lut6_I3_O)        0.068    50.789 r  vga/U12/code_if[14]_i_1/O
                         net (fo=6, routed)           0.313    51.102    vga/U12/D[14]
    SLICE_X81Y197        LUT2 (Prop_lut2_I1_O)        0.028    51.130 r  vga/U12/data_buf_reg_0_3_12_17_i_4/O
                         net (fo=1, routed)           0.137    51.267    vga/data_buf_reg_0_3_12_17/DIB0
    SLICE_X78Y198        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   50.000    50.000 r  
    AC18                                              0.000    50.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487    50.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553    51.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    47.316 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    48.512    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    48.542 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.739    49.281    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X78Y198        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB/CLK
                         clock pessimism              0.339    49.619    
                         clock uncertainty            0.215    49.834    
    SLICE_X78Y198        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132    49.966    vga/data_buf_reg_0_3_12_17/RAMB
  -------------------------------------------------------------------
                         required time                        -49.966    
                         arrival time                          51.267    
  -------------------------------------------------------------------
                         slack                                  1.301    

Slack (MET) :             1.351ns  (arrival time - required time)
  Source:                 core/register/register_reg[9][8]/C
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@50.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        0.923ns  (logic 0.305ns (33.042%)  route 0.618ns (66.958%))
  Logic Levels:           5  (LUT2=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.733ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns = ( 49.284 - 50.000 ) 
    Source Clock Delay      (SCD):    0.356ns = ( 50.356 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405    50.405 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503    50.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    47.654 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    48.781    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    48.807 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.669    49.476    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    49.504 f  BTN_SCAN/IR_ID[30]_i_11/O
                         net (fo=1, routed)           0.283    49.787    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    49.813 f  IR_ID_reg[30]_i_3/O
                         net (fo=2454, routed)        0.543    50.356    core/register/debug_clk
    SLICE_X83Y194        FDCE                                         r  core/register/register_reg[9][8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y194        FDCE (Prop_fdce_C_Q)         0.107    50.463 r  core/register/register_reg[9][8]/Q
                         net (fo=3, routed)           0.106    50.569    core/register/register_reg[9]_136[8]
    SLICE_X83Y192        LUT6 (Prop_lut6_I3_O)        0.028    50.597 r  core/register/code_if[8]_i_13/O
                         net (fo=1, routed)           0.000    50.597    core/register/code_if[8]_i_13_n_0
    SLICE_X83Y192        MUXF7 (Prop_muxf7_I0_O)      0.050    50.647 r  core/register/code_if_reg[8]_i_6/O
                         net (fo=1, routed)           0.000    50.647    core/register/code_if_reg[8]_i_6_n_0
    SLICE_X83Y192        MUXF8 (Prop_muxf8_I1_O)      0.017    50.664 r  core/register/code_if_reg[8]_i_2/O
                         net (fo=1, routed)           0.102    50.766    vga/U12/code_mem_reg[8]
    SLICE_X84Y192        LUT6 (Prop_lut6_I2_O)        0.070    50.836 r  vga/U12/code_if[8]_i_1/O
                         net (fo=6, routed)           0.274    51.110    vga/U12/D[8]
    SLICE_X83Y197        LUT2 (Prop_lut2_I1_O)        0.033    51.143 r  vga/U12/data_buf_reg_0_3_6_11_i_4/O
                         net (fo=1, routed)           0.136    51.279    vga/data_buf_reg_0_3_6_11/DIB0
    SLICE_X82Y196        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   50.000    50.000 r  
    AC18                                              0.000    50.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487    50.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553    51.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    47.316 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    48.512    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    48.542 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.742    49.284    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X82Y196        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB/CLK
                         clock pessimism              0.339    49.622    
                         clock uncertainty            0.215    49.837    
    SLICE_X82Y196        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.091    49.928    vga/data_buf_reg_0_3_6_11/RAMB
  -------------------------------------------------------------------
                         required time                        -49.928    
                         arrival time                          51.279    
  -------------------------------------------------------------------
                         slack                                  1.351    

Slack (MET) :             1.397ns  (arrival time - required time)
  Source:                 core/register/register_reg[29][28]/C
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@50.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        1.005ns  (logic 0.289ns (28.759%)  route 0.716ns (71.242%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.736ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns = ( 49.285 - 50.000 ) 
    Source Clock Delay      (SCD):    0.360ns = ( 50.360 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405    50.405 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503    50.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    47.654 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    48.781    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    48.807 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.669    49.476    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    49.504 f  BTN_SCAN/IR_ID[30]_i_11/O
                         net (fo=1, routed)           0.283    49.787    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    49.813 f  IR_ID_reg[30]_i_3/O
                         net (fo=2454, routed)        0.547    50.360    core/register/debug_clk
    SLICE_X92Y189        FDCE                                         r  core/register/register_reg[29][28]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y189        FDCE (Prop_fdce_C_Q)         0.107    50.467 r  core/register/register_reg[29][28]/Q
                         net (fo=3, routed)           0.122    50.589    core/register/register_reg[29]_156[28]
    SLICE_X93Y189        LUT6 (Prop_lut6_I3_O)        0.028    50.617 r  core/register/code_if[28]_i_10/O
                         net (fo=1, routed)           0.000    50.617    core/register/code_if[28]_i_10_n_0
    SLICE_X93Y189        MUXF7 (Prop_muxf7_I1_O)      0.059    50.676 r  core/register/code_if_reg[28]_i_4/O
                         net (fo=1, routed)           0.091    50.767    vga/U12/code_mem_reg[28]_1
    SLICE_X95Y189        LUT6 (Prop_lut6_I5_O)        0.067    50.834 r  vga/U12/code_if[28]_i_1/O
                         net (fo=6, routed)           0.317    51.150    vga/U12/D[28]
    SLICE_X83Y197        LUT2 (Prop_lut2_I1_O)        0.028    51.178 r  vga/U12/data_buf_reg_0_3_24_29_i_6/O
                         net (fo=1, routed)           0.186    51.365    vga/data_buf_reg_0_3_24_29/DIC0
    SLICE_X82Y197        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   50.000    50.000 r  
    AC18                                              0.000    50.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487    50.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553    51.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    47.316 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    48.512    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    48.542 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.743    49.285    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X82Y197        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC/CLK
                         clock pessimism              0.339    49.623    
                         clock uncertainty            0.215    49.838    
    SLICE_X82Y197        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129    49.967    vga/data_buf_reg_0_3_24_29/RAMC
  -------------------------------------------------------------------
                         required time                        -49.967    
                         arrival time                          51.365    
  -------------------------------------------------------------------
                         slack                                  1.397    

Slack (MET) :             1.435ns  (arrival time - required time)
  Source:                 core/register/register_reg[21][2]/C
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@50.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        1.057ns  (logic 0.282ns (26.676%)  route 0.775ns (73.324%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.724ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns = ( 49.285 - 50.000 ) 
    Source Clock Delay      (SCD):    0.348ns = ( 50.348 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405    50.405 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503    50.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    47.654 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    48.781    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    48.807 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.669    49.476    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    49.504 f  BTN_SCAN/IR_ID[30]_i_11/O
                         net (fo=1, routed)           0.283    49.787    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    49.813 f  IR_ID_reg[30]_i_3/O
                         net (fo=2454, routed)        0.535    50.348    core/register/debug_clk
    SLICE_X79Y187        FDCE                                         r  core/register/register_reg[21][2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y187        FDCE (Prop_fdce_C_Q)         0.107    50.455 r  core/register/register_reg[21][2]/Q
                         net (fo=3, routed)           0.128    50.583    core/register/register_reg[21]_148[2]
    SLICE_X81Y187        LUT6 (Prop_lut6_I3_O)        0.028    50.611 r  core/register/code_if[2]_i_8/O
                         net (fo=1, routed)           0.000    50.611    core/register/code_if[2]_i_8_n_0
    SLICE_X81Y187        MUXF7 (Prop_muxf7_I1_O)      0.051    50.662 r  core/register/code_if_reg[2]_i_3/O
                         net (fo=1, routed)           0.145    50.807    vga/U12/code_mem_reg[2]_rep__0_0
    SLICE_X80Y190        LUT6 (Prop_lut6_I3_O)        0.068    50.875 r  vga/U12/code_if[2]_i_1/O
                         net (fo=16, routed)          0.304    51.179    vga/U12/D[2]
    SLICE_X83Y196        LUT2 (Prop_lut2_I1_O)        0.028    51.207 r  vga/U12/data_buf_reg_0_3_0_5_i_5/O
                         net (fo=1, routed)           0.198    51.405    vga/data_buf_reg_0_3_0_5/DIB0
    SLICE_X82Y199        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   50.000    50.000 r  
    AC18                                              0.000    50.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487    50.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553    51.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    47.316 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    48.512    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    48.542 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.743    49.285    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X82Y199        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMB/CLK
                         clock pessimism              0.339    49.623    
                         clock uncertainty            0.215    49.838    
    SLICE_X82Y199        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132    49.970    vga/data_buf_reg_0_3_0_5/RAMB
  -------------------------------------------------------------------
                         required time                        -49.970    
                         arrival time                          51.405    
  -------------------------------------------------------------------
                         slack                                  1.435    

Slack (MET) :             1.465ns  (arrival time - required time)
  Source:                 core/register/register_reg[17][11]/C
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@50.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        1.058ns  (logic 0.297ns (28.080%)  route 0.761ns (71.921%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.728ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns = ( 49.284 - 50.000 ) 
    Source Clock Delay      (SCD):    0.351ns = ( 50.351 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405    50.405 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503    50.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    47.654 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    48.781    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    48.807 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.669    49.476    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    49.504 f  BTN_SCAN/IR_ID[30]_i_11/O
                         net (fo=1, routed)           0.283    49.787    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    49.813 f  IR_ID_reg[30]_i_3/O
                         net (fo=2454, routed)        0.538    50.351    core/register/debug_clk
    SLICE_X78Y193        FDCE                                         r  core/register/register_reg[17][11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y193        FDCE (Prop_fdce_C_Q)         0.123    50.474 r  core/register/register_reg[17][11]/Q
                         net (fo=3, routed)           0.135    50.609    core/register/register_reg[17]_144[11]
    SLICE_X81Y193        LUT6 (Prop_lut6_I3_O)        0.028    50.637 r  core/register/code_if[11]_i_7/O
                         net (fo=1, routed)           0.000    50.637    core/register/code_if[11]_i_7_n_0
    SLICE_X81Y193        MUXF7 (Prop_muxf7_I0_O)      0.050    50.687 r  core/register/code_if_reg[11]_i_3/O
                         net (fo=1, routed)           0.115    50.802    vga/U12/code_mem_reg[11]_0
    SLICE_X81Y193        LUT6 (Prop_lut6_I3_O)        0.068    50.870 r  vga/U12/code_if[11]_i_1/O
                         net (fo=6, routed)           0.276    51.146    vga/U12/D[11]
    SLICE_X83Y196        LUT2 (Prop_lut2_I1_O)        0.028    51.174 r  vga/U12/data_buf_reg_0_3_6_11_i_5/O
                         net (fo=1, routed)           0.235    51.408    vga/data_buf_reg_0_3_6_11/DIC1
    SLICE_X82Y196        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   50.000    50.000 r  
    AC18                                              0.000    50.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487    50.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553    51.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    47.316 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    48.512    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    48.542 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.742    49.284    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X82Y196        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC_D1/CLK
                         clock pessimism              0.339    49.622    
                         clock uncertainty            0.215    49.837    
    SLICE_X82Y196        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106    49.943    vga/data_buf_reg_0_3_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                        -49.943    
                         arrival time                          51.408    
  -------------------------------------------------------------------
                         slack                                  1.465    

Slack (MET) :             1.488ns  (arrival time - required time)
  Source:                 core/register/register_reg[28][13]/C
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@50.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        1.032ns  (logic 0.285ns (27.628%)  route 0.747ns (72.371%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.738ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns = ( 49.281 - 50.000 ) 
    Source Clock Delay      (SCD):    0.358ns = ( 50.358 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405    50.405 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503    50.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    47.654 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    48.781    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    48.807 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.669    49.476    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    49.504 f  BTN_SCAN/IR_ID[30]_i_11/O
                         net (fo=1, routed)           0.283    49.787    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    49.813 f  IR_ID_reg[30]_i_3/O
                         net (fo=2454, routed)        0.545    50.358    core/register/debug_clk
    SLICE_X91Y188        FDCE                                         r  core/register/register_reg[28][13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y188        FDCE (Prop_fdce_C_Q)         0.107    50.465 r  core/register/register_reg[28][13]/Q
                         net (fo=3, routed)           0.111    50.576    core/register/register_reg[28]_155[13]
    SLICE_X86Y188        LUT6 (Prop_lut6_I5_O)        0.028    50.604 r  core/register/code_if[13]_i_10/O
                         net (fo=1, routed)           0.000    50.604    core/register/code_if[13]_i_10_n_0
    SLICE_X86Y188        MUXF7 (Prop_muxf7_I1_O)      0.054    50.658 r  core/register/code_if_reg[13]_i_4/O
                         net (fo=1, routed)           0.123    50.781    vga/U12/code_mem_reg[13]_1
    SLICE_X87Y190        LUT6 (Prop_lut6_I5_O)        0.067    50.848 r  vga/U12/code_if[13]_i_1/O
                         net (fo=6, routed)           0.321    51.169    vga/U12/D[13]
    SLICE_X79Y197        LUT2 (Prop_lut2_I1_O)        0.029    51.198 r  vga/U12/data_buf_reg_0_3_12_17_i_1/O
                         net (fo=1, routed)           0.191    51.389    vga/data_buf_reg_0_3_12_17/DIA1
    SLICE_X78Y198        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   50.000    50.000 r  
    AC18                                              0.000    50.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487    50.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553    51.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    47.316 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    48.512    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    48.542 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.739    49.281    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X78Y198        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMA_D1/CLK
                         clock pessimism              0.339    49.619    
                         clock uncertainty            0.215    49.834    
    SLICE_X78Y198        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.067    49.901    vga/data_buf_reg_0_3_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                        -49.901    
                         arrival time                          51.389    
  -------------------------------------------------------------------
                         slack                                  1.488    

Slack (MET) :             1.488ns  (arrival time - required time)
  Source:                 core/register/register_reg[31][26]/C
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@50.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        1.064ns  (logic 0.279ns (26.229%)  route 0.785ns (73.772%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.730ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns = ( 49.285 - 50.000 ) 
    Source Clock Delay      (SCD):    0.354ns = ( 50.354 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405    50.405 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503    50.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    47.654 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    48.781    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    48.807 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.669    49.476    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    49.504 f  BTN_SCAN/IR_ID[30]_i_11/O
                         net (fo=1, routed)           0.283    49.787    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    49.813 f  IR_ID_reg[30]_i_3/O
                         net (fo=2454, routed)        0.541    50.354    core/register/debug_clk
    SLICE_X87Y185        FDCE                                         r  core/register/register_reg[31][26]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y185        FDCE (Prop_fdce_C_Q)         0.107    50.461 r  core/register/register_reg[31][26]/Q
                         net (fo=3, routed)           0.088    50.549    core/register/register_reg[31]_158[26]
    SLICE_X86Y185        LUT6 (Prop_lut6_I0_O)        0.028    50.577 r  core/register/code_if[26]_i_10/O
                         net (fo=1, routed)           0.000    50.577    core/register/code_if[26]_i_10_n_0
    SLICE_X86Y185        MUXF7 (Prop_muxf7_I1_O)      0.043    50.620 r  core/register/code_if_reg[26]_i_4/O
                         net (fo=1, routed)           0.160    50.780    vga/U12/code_mem_reg[26]_1
    SLICE_X89Y185        LUT6 (Prop_lut6_I5_O)        0.068    50.848 r  vga/U12/code_if[26]_i_1/O
                         net (fo=6, routed)           0.403    51.250    vga/U12/D[26]
    SLICE_X81Y197        LUT2 (Prop_lut2_I1_O)        0.033    51.283 r  vga/U12/data_buf_reg_0_3_24_29_i_4/O
                         net (fo=1, routed)           0.134    51.417    vga/data_buf_reg_0_3_24_29/DIB0
    SLICE_X82Y197        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   50.000    50.000 r  
    AC18                                              0.000    50.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487    50.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553    51.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    47.316 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    48.512    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    48.542 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.743    49.285    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X82Y197        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB/CLK
                         clock pessimism              0.339    49.623    
                         clock uncertainty            0.215    49.838    
    SLICE_X82Y197        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.091    49.929    vga/data_buf_reg_0_3_24_29/RAMB
  -------------------------------------------------------------------
                         required time                        -49.929    
                         arrival time                          51.417    
  -------------------------------------------------------------------
                         slack                                  1.488    

Slack (MET) :             1.498ns  (arrival time - required time)
  Source:                 core/register/register_reg[19][9]/C
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@50.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        1.054ns  (logic 0.282ns (26.763%)  route 0.772ns (73.237%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.733ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns = ( 49.284 - 50.000 ) 
    Source Clock Delay      (SCD):    0.356ns = ( 50.356 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405    50.405 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503    50.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    47.654 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    48.781    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    48.807 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.669    49.476    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    49.504 f  BTN_SCAN/IR_ID[30]_i_11/O
                         net (fo=1, routed)           0.283    49.787    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    49.813 f  IR_ID_reg[30]_i_3/O
                         net (fo=2454, routed)        0.543    50.356    core/register/debug_clk
    SLICE_X85Y189        FDCE                                         r  core/register/register_reg[19][9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y189        FDCE (Prop_fdce_C_Q)         0.107    50.463 r  core/register/register_reg[19][9]/Q
                         net (fo=3, routed)           0.112    50.574    core/register/register_reg[19]_146[9]
    SLICE_X85Y189        LUT6 (Prop_lut6_I0_O)        0.028    50.602 r  core/register/code_if[9]_i_7/O
                         net (fo=1, routed)           0.000    50.602    core/register/code_if[9]_i_7_n_0
    SLICE_X85Y189        MUXF7 (Prop_muxf7_I0_O)      0.050    50.652 r  core/register/code_if_reg[9]_i_3/O
                         net (fo=1, routed)           0.116    50.768    vga/U12/code_mem_reg[9]_0
    SLICE_X85Y189        LUT6 (Prop_lut6_I3_O)        0.068    50.836 r  vga/U12/code_if[9]_i_1/O
                         net (fo=6, routed)           0.313    51.149    vga/U12/D[9]
    SLICE_X83Y197        LUT2 (Prop_lut2_I1_O)        0.029    51.178 r  vga/U12/data_buf_reg_0_3_6_11_i_3/O
                         net (fo=1, routed)           0.231    51.409    vga/data_buf_reg_0_3_6_11/DIB1
    SLICE_X82Y196        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   50.000    50.000 r  
    AC18                                              0.000    50.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487    50.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553    51.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    47.316 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    48.512    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    48.542 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.742    49.284    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X82Y196        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB_D1/CLK
                         clock pessimism              0.339    49.622    
                         clock uncertainty            0.215    49.837    
    SLICE_X82Y196        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.074    49.911    vga/data_buf_reg_0_3_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                        -49.911    
                         arrival time                          51.409    
  -------------------------------------------------------------------
                         slack                                  1.498    

Slack (MET) :             1.509ns  (arrival time - required time)
  Source:                 core/register/register_reg[16][3]/C
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@50.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        1.108ns  (logic 0.281ns (25.361%)  route 0.827ns (74.639%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.730ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns = ( 49.285 - 50.000 ) 
    Source Clock Delay      (SCD):    0.354ns = ( 50.354 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405    50.405 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503    50.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    47.654 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    48.781    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    48.807 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.669    49.476    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    49.504 f  BTN_SCAN/IR_ID[30]_i_11/O
                         net (fo=1, routed)           0.283    49.787    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    49.813 f  IR_ID_reg[30]_i_3/O
                         net (fo=2454, routed)        0.541    50.354    core/register/debug_clk
    SLICE_X87Y186        FDCE                                         r  core/register/register_reg[16][3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y186        FDCE (Prop_fdce_C_Q)         0.107    50.461 r  core/register/register_reg[16][3]/Q
                         net (fo=3, routed)           0.123    50.584    core/register/register_reg[16]_143[3]
    SLICE_X85Y187        LUT6 (Prop_lut6_I5_O)        0.028    50.612 r  core/register/code_if[3]_i_7/O
                         net (fo=1, routed)           0.000    50.612    core/register/code_if[3]_i_7_n_0
    SLICE_X85Y187        MUXF7 (Prop_muxf7_I0_O)      0.050    50.662 r  core/register/code_if_reg[3]_i_3/O
                         net (fo=1, routed)           0.115    50.777    vga/U12/code_mem_reg[3]_0
    SLICE_X85Y187        LUT6 (Prop_lut6_I3_O)        0.068    50.845 r  vga/U12/code_if[3]_i_1/O
                         net (fo=6, routed)           0.397    51.242    vga/U12/D[3]
    SLICE_X83Y197        LUT2 (Prop_lut2_I1_O)        0.028    51.270 r  vga/U12/data_buf_reg_0_3_0_5_i_4/O
                         net (fo=1, routed)           0.192    51.462    vga/data_buf_reg_0_3_0_5/DIB1
    SLICE_X82Y199        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   50.000    50.000 r  
    AC18                                              0.000    50.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487    50.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553    51.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    47.316 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    48.512    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    48.542 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.743    49.285    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X82Y199        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMB_D1/CLK
                         clock pessimism              0.339    49.623    
                         clock uncertainty            0.215    49.838    
    SLICE_X82Y199        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115    49.953    vga/data_buf_reg_0_3_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                        -49.953    
                         arrival time                          51.462    
  -------------------------------------------------------------------
                         slack                                  1.509    

Slack (MET) :             1.517ns  (arrival time - required time)
  Source:                 core/register/register_reg[2][29]/C
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@50.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        1.058ns  (logic 0.311ns (29.398%)  route 0.747ns (70.602%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.739ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns = ( 49.285 - 50.000 ) 
    Source Clock Delay      (SCD):    0.363ns = ( 50.363 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405    50.405 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503    50.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    47.654 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    48.781    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    48.807 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.669    49.476    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    49.504 f  BTN_SCAN/IR_ID[30]_i_11/O
                         net (fo=1, routed)           0.283    49.787    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    49.813 f  IR_ID_reg[30]_i_3/O
                         net (fo=2454, routed)        0.550    50.363    core/register/debug_clk
    SLICE_X100Y189       FDCE                                         r  core/register/register_reg[2][29]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y189       FDCE (Prop_fdce_C_Q)         0.107    50.470 r  core/register/register_reg[2][29]/Q
                         net (fo=3, routed)           0.061    50.531    core/register/register_reg[2]_129[29]
    SLICE_X101Y189       LUT5 (Prop_lut5_I1_O)        0.028    50.559 r  core/register/code_if[29]_i_11/O
                         net (fo=1, routed)           0.000    50.559    core/register/code_if[29]_i_11_n_0
    SLICE_X101Y189       MUXF7 (Prop_muxf7_I0_O)      0.059    50.618 r  core/register/code_if_reg[29]_i_5/O
                         net (fo=1, routed)           0.000    50.618    core/register/code_if_reg[29]_i_5_n_0
    SLICE_X101Y189       MUXF8 (Prop_muxf8_I0_O)      0.017    50.635 r  core/register/code_if_reg[29]_i_2/O
                         net (fo=1, routed)           0.108    50.743    vga/U12/code_mem_reg[29]
    SLICE_X100Y189       LUT6 (Prop_lut6_I2_O)        0.070    50.813 r  vga/U12/code_if[29]_i_1/O
                         net (fo=6, routed)           0.392    51.205    vga/U12/D[29]
    SLICE_X84Y197        LUT2 (Prop_lut2_I1_O)        0.030    51.235 r  vga/U12/data_buf_reg_0_3_24_29_i_5/O
                         net (fo=1, routed)           0.186    51.421    vga/data_buf_reg_0_3_24_29/DIC1
    SLICE_X82Y197        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   50.000    50.000 r  
    AC18                                              0.000    50.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487    50.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553    51.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    47.316 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    48.512    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    48.542 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.743    49.285    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X82Y197        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC_D1/CLK
                         clock pessimism              0.339    49.623    
                         clock uncertainty            0.215    49.838    
    SLICE_X82Y197        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.065    49.903    vga/data_buf_reg_0_3_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                        -49.903    
                         arrival time                          51.421    
  -------------------------------------------------------------------
                         slack                                  1.517    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack        6.367ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.367ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.106ns  (logic 1.843ns (59.332%)  route 1.263ns (40.668%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.815ns = ( 38.185 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.352ns = ( 27.648 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.243    27.648    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y80         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y80         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.448 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.696    30.144    vga/U12/DO[0]
    SLICE_X50Y200        LUT4 (Prop_lut4_I1_O)        0.043    30.187 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.567    30.755    vga/U12/G[1]_i_1_n_0
    SLICE_X51Y199        FDRE                                         r  vga/U12/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.091    38.185    vga/U12/CLK_OUT3
    SLICE_X51Y199        FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism             -0.832    37.354    
                         clock uncertainty           -0.201    37.152    
    SLICE_X51Y199        FDRE (Setup_fdre_C_D)       -0.031    37.121    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                         37.121    
                         arrival time                         -30.755    
  -------------------------------------------------------------------
                         slack                                  6.367    

Slack (MET) :             6.453ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.032ns  (logic 1.843ns (60.794%)  route 1.189ns (39.206%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.815ns = ( 38.185 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.352ns = ( 27.648 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.243    27.648    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y80         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y80         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.448 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.696    30.144    vga/U12/DO[0]
    SLICE_X50Y200        LUT4 (Prop_lut4_I1_O)        0.043    30.187 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.493    30.680    vga/U12/G[1]_i_1_n_0
    SLICE_X51Y199        FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.091    38.185    vga/U12/CLK_OUT3
    SLICE_X51Y199        FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism             -0.832    37.354    
                         clock uncertainty           -0.201    37.152    
    SLICE_X51Y199        FDRE (Setup_fdre_C_D)       -0.019    37.133    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.133    
                         arrival time                         -30.680    
  -------------------------------------------------------------------
                         slack                                  6.453    

Slack (MET) :             6.506ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        2.901ns  (logic 1.853ns (63.883%)  route 1.048ns (36.117%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.815ns = ( 38.185 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.352ns = ( 27.648 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.243    27.648    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y80         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y80         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.448 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.476    29.924    vga/U12/DO[0]
    SLICE_X50Y200        LUT5 (Prop_lut5_I3_O)        0.053    29.977 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.572    30.549    vga/U12/G[3]_i_1_n_0
    SLICE_X50Y199        FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.091    38.185    vga/U12/CLK_OUT3
    SLICE_X50Y199        FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism             -0.832    37.354    
                         clock uncertainty           -0.201    37.152    
    SLICE_X50Y199        FDRE (Setup_fdre_C_D)       -0.097    37.055    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                         37.055    
                         arrival time                         -30.549    
  -------------------------------------------------------------------
                         slack                                  6.506    

Slack (MET) :             6.515ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        2.884ns  (logic 1.853ns (64.252%)  route 1.031ns (35.748%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.815ns = ( 38.185 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.352ns = ( 27.648 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.243    27.648    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y80         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y80         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.448 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.476    29.924    vga/U12/DO[0]
    SLICE_X50Y200        LUT5 (Prop_lut5_I3_O)        0.053    29.977 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.555    30.532    vga/U12/G[3]_i_1_n_0
    SLICE_X50Y199        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.091    38.185    vga/U12/CLK_OUT3
    SLICE_X50Y199        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism             -0.832    37.354    
                         clock uncertainty           -0.201    37.152    
    SLICE_X50Y199        FDRE (Setup_fdre_C_D)       -0.105    37.047    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.047    
                         arrival time                         -30.532    
  -------------------------------------------------------------------
                         slack                                  6.515    

Slack (MET) :             6.576ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        2.819ns  (logic 1.846ns (65.478%)  route 0.973ns (34.522%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.831ns = ( 38.169 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.352ns = ( 27.648 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.243    27.648    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y80         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y80         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.448 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.696    30.144    vga/U12/DO[0]
    SLICE_X50Y200        LUT2 (Prop_lut2_I1_O)        0.046    30.190 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.277    30.468    vga/U12/R[3]_i_1_n_0
    SLICE_X50Y200        FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.075    38.169    vga/U12/CLK_OUT3
    SLICE_X50Y200        FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/C
                         clock pessimism             -0.832    37.338    
                         clock uncertainty           -0.201    37.136    
    SLICE_X50Y200        FDRE (Setup_fdre_C_D)       -0.093    37.043    vga/U12/R_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.043    
                         arrival time                         -30.468    
  -------------------------------------------------------------------
                         slack                                  6.576    

Slack (MET) :             6.578ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        2.904ns  (logic 1.843ns (63.467%)  route 1.061ns (36.533%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.815ns = ( 38.185 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.352ns = ( 27.648 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.243    27.648    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y80         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y80         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.448 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.476    29.924    vga/U12/DO[0]
    SLICE_X50Y200        LUT5 (Prop_lut5_I3_O)        0.043    29.967 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.585    30.552    vga/U12/B[2]_i_1_n_0
    SLICE_X51Y199        FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.091    38.185    vga/U12/CLK_OUT3
    SLICE_X51Y199        FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism             -0.832    37.354    
                         clock uncertainty           -0.201    37.152    
    SLICE_X51Y199        FDRE (Setup_fdre_C_D)       -0.022    37.130    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                         37.130    
                         arrival time                         -30.552    
  -------------------------------------------------------------------
                         slack                                  6.578    

Slack (MET) :             6.606ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        2.781ns  (logic 1.851ns (66.552%)  route 0.930ns (33.448%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.831ns = ( 38.169 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.352ns = ( 27.648 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.243    27.648    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y80         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y80         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.448 f  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.476    29.924    vga/U12/DO[0]
    SLICE_X50Y200        LUT4 (Prop_lut4_I0_O)        0.051    29.975 r  vga/U12/B[3]_i_1/O
                         net (fo=1, routed)           0.454    30.430    vga/U12/B[3]_i_1_n_0
    SLICE_X50Y200        FDRE                                         r  vga/U12/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.075    38.169    vga/U12/CLK_OUT3
    SLICE_X50Y200        FDRE                                         r  vga/U12/B_reg[3]/C
                         clock pessimism             -0.832    37.338    
                         clock uncertainty           -0.201    37.136    
    SLICE_X50Y200        FDRE (Setup_fdre_C_D)       -0.101    37.035    vga/U12/B_reg[3]
  -------------------------------------------------------------------
                         required time                         37.035    
                         arrival time                         -30.430    
  -------------------------------------------------------------------
                         slack                                  6.606    

Slack (MET) :             6.617ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        2.849ns  (logic 1.843ns (64.690%)  route 1.006ns (35.310%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.831ns = ( 38.169 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.352ns = ( 27.648 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.243    27.648    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y80         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y80         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.448 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.476    29.924    vga/U12/DO[0]
    SLICE_X50Y200        LUT4 (Prop_lut4_I0_O)        0.043    29.967 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.530    30.497    vga/U12/B[1]_i_1_n_0
    SLICE_X51Y200        FDRE                                         r  vga/U12/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.075    38.169    vga/U12/CLK_OUT3
    SLICE_X51Y200        FDRE                                         r  vga/U12/B_reg[1]/C
                         clock pessimism             -0.832    37.338    
                         clock uncertainty           -0.201    37.136    
    SLICE_X51Y200        FDRE (Setup_fdre_C_D)       -0.022    37.114    vga/U12/B_reg[1]
  -------------------------------------------------------------------
                         required time                         37.114    
                         arrival time                         -30.497    
  -------------------------------------------------------------------
                         slack                                  6.617    

Slack (MET) :             7.006ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        2.542ns  (logic 1.846ns (72.620%)  route 0.696ns (27.380%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.831ns = ( 38.169 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.352ns = ( 27.648 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.243    27.648    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y80         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y80         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.448 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.696    30.144    vga/U12/DO[0]
    SLICE_X50Y200        LUT2 (Prop_lut2_I1_O)        0.046    30.190 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.000    30.190    vga/U12/R[3]_i_1_n_0
    SLICE_X50Y200        FDRE                                         r  vga/U12/R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.075    38.169    vga/U12/CLK_OUT3
    SLICE_X50Y200        FDRE                                         r  vga/U12/R_reg[3]/C
                         clock pessimism             -0.832    37.338    
                         clock uncertainty           -0.201    37.136    
    SLICE_X50Y200        FDRE (Setup_fdre_C_D)        0.060    37.196    vga/U12/R_reg[3]
  -------------------------------------------------------------------
                         required time                         37.196    
                         arrival time                         -30.190    
  -------------------------------------------------------------------
                         slack                                  7.006    

Slack (MET) :             7.233ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        2.319ns  (logic 1.843ns (79.476%)  route 0.476ns (20.524%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.831ns = ( 38.169 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.352ns = ( 27.648 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.243    27.648    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y80         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y80         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.448 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.476    29.924    vga/U12/DO[0]
    SLICE_X50Y200        LUT4 (Prop_lut4_I0_O)        0.043    29.967 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.000    29.967    vga/U12/B[1]_i_1_n_0
    SLICE_X50Y200        FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.075    38.169    vga/U12/CLK_OUT3
    SLICE_X50Y200        FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/C
                         clock pessimism             -0.832    37.338    
                         clock uncertainty           -0.201    37.136    
    SLICE_X50Y200        FDRE (Setup_fdre_C_D)        0.064    37.200    vga/U12/B_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.200    
                         arrival time                         -29.967    
  -------------------------------------------------------------------
                         slack                                  7.233    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.128ns (17.717%)  route 0.594ns (82.283%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    -0.665ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.528    -0.665    vga/CLK_OUT1
    SLICE_X69Y200        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y200        FDRE (Prop_fdre_C_Q)         0.100    -0.565 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.594     0.030    vga/U12/flag
    SLICE_X50Y200        LUT4 (Prop_lut4_I1_O)        0.028     0.058 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.000     0.058    vga/U12/B[1]_i_1_n_0
    SLICE_X50Y200        FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.735    -0.723    vga/U12/CLK_OUT3
    SLICE_X50Y200        FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/C
                         clock pessimism              0.339    -0.385    
                         clock uncertainty            0.201    -0.183    
    SLICE_X50Y200        FDRE (Hold_fdre_C_D)         0.087    -0.096    vga/U12/B_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.096    
                         arrival time                           0.058    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.585ns (76.607%)  route 0.179ns (23.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.714ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.560    -0.633    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y80         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y80         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585    -0.048 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.179     0.131    vga/U12/DO[0]
    SLICE_X50Y199        FDRE                                         r  vga/U12/R_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.744    -0.714    vga/U12/CLK_OUT3
    SLICE_X50Y199        FDRE                                         r  vga/U12/R_reg[1]/C
                         clock pessimism              0.339    -0.376    
                         clock uncertainty            0.201    -0.174    
    SLICE_X50Y199        FDRE (Hold_fdre_C_D)         0.040    -0.134    vga/U12/R_reg[1]
  -------------------------------------------------------------------
                         required time                          0.134    
                         arrival time                           0.131    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.585ns (76.607%)  route 0.179ns (23.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.714ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.560    -0.633    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y80         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y80         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585    -0.048 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.179     0.131    vga/U12/DO[0]
    SLICE_X50Y199        FDRE                                         r  vga/U12/R_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.744    -0.714    vga/U12/CLK_OUT3
    SLICE_X50Y199        FDRE                                         r  vga/U12/R_reg[1]_lopt_replica/C
                         clock pessimism              0.339    -0.376    
                         clock uncertainty            0.201    -0.174    
    SLICE_X50Y199        FDRE (Hold_fdre_C_D)         0.040    -0.134    vga/U12/R_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.134    
                         arrival time                           0.131    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.128ns (16.069%)  route 0.669ns (83.931%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.714ns
    Source Clock Delay      (SCD):    -0.665ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.528    -0.665    vga/CLK_OUT1
    SLICE_X69Y200        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y200        FDRE (Prop_fdre_C_Q)         0.100    -0.565 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.360    -0.205    vga/U12/flag
    SLICE_X50Y200        LUT5 (Prop_lut5_I1_O)        0.028    -0.177 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.309     0.132    vga/U12/B[2]_i_1_n_0
    SLICE_X51Y199        FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.744    -0.714    vga/U12/CLK_OUT3
    SLICE_X51Y199        FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism              0.339    -0.376    
                         clock uncertainty            0.201    -0.174    
    SLICE_X51Y199        FDRE (Hold_fdre_C_D)         0.040    -0.134    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                          0.134    
                         arrival time                           0.132    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.130ns (16.702%)  route 0.648ns (83.298%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.714ns
    Source Clock Delay      (SCD):    -0.665ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.528    -0.665    vga/CLK_OUT1
    SLICE_X69Y200        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y200        FDRE (Prop_fdre_C_Q)         0.100    -0.565 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.360    -0.205    vga/U12/flag
    SLICE_X50Y200        LUT5 (Prop_lut5_I0_O)        0.030    -0.175 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.289     0.114    vga/U12/G[3]_i_1_n_0
    SLICE_X50Y199        FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.744    -0.714    vga/U12/CLK_OUT3
    SLICE_X50Y199        FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism              0.339    -0.376    
                         clock uncertainty            0.201    -0.174    
    SLICE_X50Y199        FDRE (Hold_fdre_C_D)        -0.006    -0.180    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                          0.180    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.130ns (16.760%)  route 0.646ns (83.240%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.714ns
    Source Clock Delay      (SCD):    -0.665ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.528    -0.665    vga/CLK_OUT1
    SLICE_X69Y200        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y200        FDRE (Prop_fdre_C_Q)         0.100    -0.565 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.360    -0.205    vga/U12/flag
    SLICE_X50Y200        LUT5 (Prop_lut5_I0_O)        0.030    -0.175 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.286     0.111    vga/U12/G[3]_i_1_n_0
    SLICE_X50Y199        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.744    -0.714    vga/U12/CLK_OUT3
    SLICE_X50Y199        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism              0.339    -0.376    
                         clock uncertainty            0.201    -0.174    
    SLICE_X50Y199        FDRE (Hold_fdre_C_D)        -0.011    -0.185    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.185    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.969ns  (logic 0.128ns (13.208%)  route 0.841ns (86.792%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.714ns
    Source Clock Delay      (SCD):    -0.665ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.528    -0.665    vga/CLK_OUT1
    SLICE_X69Y200        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y200        FDRE (Prop_fdre_C_Q)         0.100    -0.565 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.581     0.016    vga/U12/flag
    SLICE_X50Y200        LUT4 (Prop_lut4_I0_O)        0.028     0.044 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.261     0.305    vga/U12/G[1]_i_1_n_0
    SLICE_X51Y199        FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.744    -0.714    vga/U12/CLK_OUT3
    SLICE_X51Y199        FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism              0.339    -0.376    
                         clock uncertainty            0.201    -0.174    
    SLICE_X51Y199        FDRE (Hold_fdre_C_D)         0.041    -0.133    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.133    
                         arrival time                           0.305    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.611ns (62.347%)  route 0.369ns (37.653%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.560    -0.633    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y80         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y80         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585    -0.048 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.369     0.321    vga/U12/DO[0]
    SLICE_X50Y200        LUT2 (Prop_lut2_I1_O)        0.026     0.347 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.000     0.347    vga/U12/R[3]_i_1_n_0
    SLICE_X50Y200        FDRE                                         r  vga/U12/R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.735    -0.723    vga/U12/CLK_OUT3
    SLICE_X50Y200        FDRE                                         r  vga/U12/R_reg[3]/C
                         clock pessimism              0.339    -0.385    
                         clock uncertainty            0.201    -0.183    
    SLICE_X50Y200        FDRE (Hold_fdre_C_D)         0.086    -0.097    vga/U12/R_reg[3]
  -------------------------------------------------------------------
                         required time                          0.097    
                         arrival time                           0.347    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.474ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.995ns  (logic 0.128ns (12.858%)  route 0.867ns (87.142%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    -0.665ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.528    -0.665    vga/CLK_OUT1
    SLICE_X69Y200        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y200        FDRE (Prop_fdre_C_Q)         0.100    -0.565 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.594     0.030    vga/U12/flag
    SLICE_X50Y200        LUT4 (Prop_lut4_I1_O)        0.028     0.058 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.273     0.331    vga/U12/B[1]_i_1_n_0
    SLICE_X51Y200        FDRE                                         r  vga/U12/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.735    -0.723    vga/U12/CLK_OUT3
    SLICE_X51Y200        FDRE                                         r  vga/U12/B_reg[1]/C
                         clock pessimism              0.339    -0.385    
                         clock uncertainty            0.201    -0.183    
    SLICE_X51Y200        FDRE (Hold_fdre_C_D)         0.040    -0.143    vga/U12/B_reg[1]
  -------------------------------------------------------------------
                         required time                          0.143    
                         arrival time                           0.331    
  -------------------------------------------------------------------
                         slack                                  0.474    

Slack (MET) :             0.474ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.948ns  (logic 0.127ns (13.400%)  route 0.821ns (86.600%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    -0.665ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.528    -0.665    vga/CLK_OUT1
    SLICE_X69Y200        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y200        FDRE (Prop_fdre_C_Q)         0.100    -0.565 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.594     0.030    vga/U12/flag
    SLICE_X50Y200        LUT4 (Prop_lut4_I2_O)        0.027     0.057 r  vga/U12/B[3]_i_1/O
                         net (fo=1, routed)           0.226     0.283    vga/U12/B[3]_i_1_n_0
    SLICE_X50Y200        FDRE                                         r  vga/U12/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.735    -0.723    vga/U12/CLK_OUT3
    SLICE_X50Y200        FDRE                                         r  vga/U12/B_reg[3]/C
                         clock pessimism              0.339    -0.385    
                         clock uncertainty            0.201    -0.183    
    SLICE_X50Y200        FDRE (Hold_fdre_C_D)        -0.008    -0.191    vga/U12/B_reg[3]
  -------------------------------------------------------------------
                         required time                          0.191    
                         arrival time                           0.283    
  -------------------------------------------------------------------
                         slack                                  0.474    





---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack       16.539ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.349ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.539ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.631ns  (logic 0.302ns (11.478%)  route 2.329ns (88.522%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.659ns = ( 118.341 - 120.000 ) 
    Source Clock Delay      (SCD):    -2.179ns = ( 97.821 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.415    97.821    clk_cpu
    SLICE_X106Y140       FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y140       FDRE (Prop_fdre_C_Q)         0.259    98.080 f  rst_all_reg/Q
                         net (fo=1196, routed)        1.994   100.074    DISPLAY/P2S_LED/rst_all
    SLICE_X69Y127        LUT4 (Prop_lut4_I0_O)        0.043   100.117 r  DISPLAY/P2S_LED/buff[16]_i_1/O
                         net (fo=7, routed)           0.335   100.452    DISPLAY/P2S_LED/buff[16]_i_1_n_0
    SLICE_X68Y128        FDRE                                         r  DISPLAY/P2S_LED/buff_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.247   118.341    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X68Y128        FDRE                                         r  DISPLAY/P2S_LED/buff_reg[10]/C
                         clock pessimism             -0.832   117.510    
                         clock uncertainty           -0.215   117.295    
    SLICE_X68Y128        FDRE (Setup_fdre_C_R)       -0.304   116.991    DISPLAY/P2S_LED/buff_reg[10]
  -------------------------------------------------------------------
                         required time                        116.991    
                         arrival time                        -100.452    
  -------------------------------------------------------------------
                         slack                                 16.539    

Slack (MET) :             16.539ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.631ns  (logic 0.302ns (11.478%)  route 2.329ns (88.522%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.659ns = ( 118.341 - 120.000 ) 
    Source Clock Delay      (SCD):    -2.179ns = ( 97.821 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.415    97.821    clk_cpu
    SLICE_X106Y140       FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y140       FDRE (Prop_fdre_C_Q)         0.259    98.080 f  rst_all_reg/Q
                         net (fo=1196, routed)        1.994   100.074    DISPLAY/P2S_LED/rst_all
    SLICE_X69Y127        LUT4 (Prop_lut4_I0_O)        0.043   100.117 r  DISPLAY/P2S_LED/buff[16]_i_1/O
                         net (fo=7, routed)           0.335   100.452    DISPLAY/P2S_LED/buff[16]_i_1_n_0
    SLICE_X68Y128        FDRE                                         r  DISPLAY/P2S_LED/buff_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.247   118.341    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X68Y128        FDRE                                         r  DISPLAY/P2S_LED/buff_reg[11]/C
                         clock pessimism             -0.832   117.510    
                         clock uncertainty           -0.215   117.295    
    SLICE_X68Y128        FDRE (Setup_fdre_C_R)       -0.304   116.991    DISPLAY/P2S_LED/buff_reg[11]
  -------------------------------------------------------------------
                         required time                        116.991    
                         arrival time                        -100.452    
  -------------------------------------------------------------------
                         slack                                 16.539    

Slack (MET) :             16.539ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.631ns  (logic 0.302ns (11.478%)  route 2.329ns (88.522%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.659ns = ( 118.341 - 120.000 ) 
    Source Clock Delay      (SCD):    -2.179ns = ( 97.821 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.415    97.821    clk_cpu
    SLICE_X106Y140       FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y140       FDRE (Prop_fdre_C_Q)         0.259    98.080 f  rst_all_reg/Q
                         net (fo=1196, routed)        1.994   100.074    DISPLAY/P2S_LED/rst_all
    SLICE_X69Y127        LUT4 (Prop_lut4_I0_O)        0.043   100.117 r  DISPLAY/P2S_LED/buff[16]_i_1/O
                         net (fo=7, routed)           0.335   100.452    DISPLAY/P2S_LED/buff[16]_i_1_n_0
    SLICE_X68Y128        FDRE                                         r  DISPLAY/P2S_LED/buff_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.247   118.341    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X68Y128        FDRE                                         r  DISPLAY/P2S_LED/buff_reg[12]/C
                         clock pessimism             -0.832   117.510    
                         clock uncertainty           -0.215   117.295    
    SLICE_X68Y128        FDRE (Setup_fdre_C_R)       -0.304   116.991    DISPLAY/P2S_LED/buff_reg[12]
  -------------------------------------------------------------------
                         required time                        116.991    
                         arrival time                        -100.452    
  -------------------------------------------------------------------
                         slack                                 16.539    

Slack (MET) :             16.541ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.629ns  (logic 0.302ns (11.487%)  route 2.327ns (88.513%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.659ns = ( 118.341 - 120.000 ) 
    Source Clock Delay      (SCD):    -2.179ns = ( 97.821 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.415    97.821    clk_cpu
    SLICE_X106Y140       FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y140       FDRE (Prop_fdre_C_Q)         0.259    98.080 f  rst_all_reg/Q
                         net (fo=1196, routed)        1.994   100.074    DISPLAY/P2S_LED/rst_all
    SLICE_X69Y127        LUT4 (Prop_lut4_I0_O)        0.043   100.117 r  DISPLAY/P2S_LED/buff[16]_i_1/O
                         net (fo=7, routed)           0.333   100.450    DISPLAY/P2S_LED/buff[16]_i_1_n_0
    SLICE_X69Y128        FDRE                                         r  DISPLAY/P2S_LED/buff_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.247   118.341    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X69Y128        FDRE                                         r  DISPLAY/P2S_LED/buff_reg[13]/C
                         clock pessimism             -0.832   117.510    
                         clock uncertainty           -0.215   117.295    
    SLICE_X69Y128        FDRE (Setup_fdre_C_R)       -0.304   116.991    DISPLAY/P2S_LED/buff_reg[13]
  -------------------------------------------------------------------
                         required time                        116.991    
                         arrival time                        -100.450    
  -------------------------------------------------------------------
                         slack                                 16.541    

Slack (MET) :             16.541ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.629ns  (logic 0.302ns (11.487%)  route 2.327ns (88.513%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.659ns = ( 118.341 - 120.000 ) 
    Source Clock Delay      (SCD):    -2.179ns = ( 97.821 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.415    97.821    clk_cpu
    SLICE_X106Y140       FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y140       FDRE (Prop_fdre_C_Q)         0.259    98.080 f  rst_all_reg/Q
                         net (fo=1196, routed)        1.994   100.074    DISPLAY/P2S_LED/rst_all
    SLICE_X69Y127        LUT4 (Prop_lut4_I0_O)        0.043   100.117 r  DISPLAY/P2S_LED/buff[16]_i_1/O
                         net (fo=7, routed)           0.333   100.450    DISPLAY/P2S_LED/buff[16]_i_1_n_0
    SLICE_X69Y128        FDRE                                         r  DISPLAY/P2S_LED/buff_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.247   118.341    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X69Y128        FDRE                                         r  DISPLAY/P2S_LED/buff_reg[16]/C
                         clock pessimism             -0.832   117.510    
                         clock uncertainty           -0.215   117.295    
    SLICE_X69Y128        FDRE (Setup_fdre_C_R)       -0.304   116.991    DISPLAY/P2S_LED/buff_reg[16]
  -------------------------------------------------------------------
                         required time                        116.991    
                         arrival time                        -100.450    
  -------------------------------------------------------------------
                         slack                                 16.541    

Slack (MET) :             16.541ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.629ns  (logic 0.302ns (11.487%)  route 2.327ns (88.513%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.659ns = ( 118.341 - 120.000 ) 
    Source Clock Delay      (SCD):    -2.179ns = ( 97.821 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.415    97.821    clk_cpu
    SLICE_X106Y140       FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y140       FDRE (Prop_fdre_C_Q)         0.259    98.080 f  rst_all_reg/Q
                         net (fo=1196, routed)        1.994   100.074    DISPLAY/P2S_LED/rst_all
    SLICE_X69Y127        LUT4 (Prop_lut4_I0_O)        0.043   100.117 r  DISPLAY/P2S_LED/buff[16]_i_1/O
                         net (fo=7, routed)           0.333   100.450    DISPLAY/P2S_LED/buff[16]_i_1_n_0
    SLICE_X69Y128        FDRE                                         r  DISPLAY/P2S_LED/buff_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.247   118.341    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X69Y128        FDRE                                         r  DISPLAY/P2S_LED/buff_reg[8]/C
                         clock pessimism             -0.832   117.510    
                         clock uncertainty           -0.215   117.295    
    SLICE_X69Y128        FDRE (Setup_fdre_C_R)       -0.304   116.991    DISPLAY/P2S_LED/buff_reg[8]
  -------------------------------------------------------------------
                         required time                        116.991    
                         arrival time                        -100.450    
  -------------------------------------------------------------------
                         slack                                 16.541    

Slack (MET) :             16.541ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.629ns  (logic 0.302ns (11.487%)  route 2.327ns (88.513%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.659ns = ( 118.341 - 120.000 ) 
    Source Clock Delay      (SCD):    -2.179ns = ( 97.821 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.415    97.821    clk_cpu
    SLICE_X106Y140       FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y140       FDRE (Prop_fdre_C_Q)         0.259    98.080 f  rst_all_reg/Q
                         net (fo=1196, routed)        1.994   100.074    DISPLAY/P2S_LED/rst_all
    SLICE_X69Y127        LUT4 (Prop_lut4_I0_O)        0.043   100.117 r  DISPLAY/P2S_LED/buff[16]_i_1/O
                         net (fo=7, routed)           0.333   100.450    DISPLAY/P2S_LED/buff[16]_i_1_n_0
    SLICE_X69Y128        FDRE                                         r  DISPLAY/P2S_LED/buff_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.247   118.341    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X69Y128        FDRE                                         r  DISPLAY/P2S_LED/buff_reg[9]/C
                         clock pessimism             -0.832   117.510    
                         clock uncertainty           -0.215   117.295    
    SLICE_X69Y128        FDRE (Setup_fdre_C_R)       -0.304   116.991    DISPLAY/P2S_LED/buff_reg[9]
  -------------------------------------------------------------------
                         required time                        116.991    
                         arrival time                        -100.450    
  -------------------------------------------------------------------
                         slack                                 16.541    

Slack (MET) :             16.572ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.702ns  (logic 0.302ns (11.178%)  route 2.400ns (88.822%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.659ns = ( 118.341 - 120.000 ) 
    Source Clock Delay      (SCD):    -2.179ns = ( 97.821 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.415    97.821    clk_cpu
    SLICE_X106Y140       FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y140       FDRE (Prop_fdre_C_Q)         0.259    98.080 f  rst_all_reg/Q
                         net (fo=1196, routed)        1.627    99.707    DISPLAY/P2S_LED/rst_all
    SLICE_X69Y127        LUT6 (Prop_lut6_I5_O)        0.043    99.750 r  DISPLAY/P2S_LED/buff[15]_i_1/O
                         net (fo=17, routed)          0.773   100.523    DISPLAY/P2S_LED/buff_0
    SLICE_X69Y128        FDRE                                         r  DISPLAY/P2S_LED/buff_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.247   118.341    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X69Y128        FDRE                                         r  DISPLAY/P2S_LED/buff_reg[13]/C
                         clock pessimism             -0.832   117.510    
                         clock uncertainty           -0.215   117.295    
    SLICE_X69Y128        FDRE (Setup_fdre_C_CE)      -0.201   117.094    DISPLAY/P2S_LED/buff_reg[13]
  -------------------------------------------------------------------
                         required time                        117.094    
                         arrival time                        -100.523    
  -------------------------------------------------------------------
                         slack                                 16.572    

Slack (MET) :             16.572ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.702ns  (logic 0.302ns (11.178%)  route 2.400ns (88.822%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.659ns = ( 118.341 - 120.000 ) 
    Source Clock Delay      (SCD):    -2.179ns = ( 97.821 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.415    97.821    clk_cpu
    SLICE_X106Y140       FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y140       FDRE (Prop_fdre_C_Q)         0.259    98.080 f  rst_all_reg/Q
                         net (fo=1196, routed)        1.627    99.707    DISPLAY/P2S_LED/rst_all
    SLICE_X69Y127        LUT6 (Prop_lut6_I5_O)        0.043    99.750 r  DISPLAY/P2S_LED/buff[15]_i_1/O
                         net (fo=17, routed)          0.773   100.523    DISPLAY/P2S_LED/buff_0
    SLICE_X69Y128        FDRE                                         r  DISPLAY/P2S_LED/buff_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.247   118.341    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X69Y128        FDRE                                         r  DISPLAY/P2S_LED/buff_reg[16]/C
                         clock pessimism             -0.832   117.510    
                         clock uncertainty           -0.215   117.295    
    SLICE_X69Y128        FDRE (Setup_fdre_C_CE)      -0.201   117.094    DISPLAY/P2S_LED/buff_reg[16]
  -------------------------------------------------------------------
                         required time                        117.094    
                         arrival time                        -100.523    
  -------------------------------------------------------------------
                         slack                                 16.572    

Slack (MET) :             16.572ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.702ns  (logic 0.302ns (11.178%)  route 2.400ns (88.822%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.659ns = ( 118.341 - 120.000 ) 
    Source Clock Delay      (SCD):    -2.179ns = ( 97.821 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.415    97.821    clk_cpu
    SLICE_X106Y140       FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y140       FDRE (Prop_fdre_C_Q)         0.259    98.080 f  rst_all_reg/Q
                         net (fo=1196, routed)        1.627    99.707    DISPLAY/P2S_LED/rst_all
    SLICE_X69Y127        LUT6 (Prop_lut6_I5_O)        0.043    99.750 r  DISPLAY/P2S_LED/buff[15]_i_1/O
                         net (fo=17, routed)          0.773   100.523    DISPLAY/P2S_LED/buff_0
    SLICE_X69Y128        FDRE                                         r  DISPLAY/P2S_LED/buff_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.247   118.341    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X69Y128        FDRE                                         r  DISPLAY/P2S_LED/buff_reg[8]/C
                         clock pessimism             -0.832   117.510    
                         clock uncertainty           -0.215   117.295    
    SLICE_X69Y128        FDRE (Setup_fdre_C_CE)      -0.201   117.094    DISPLAY/P2S_LED/buff_reg[8]
  -------------------------------------------------------------------
                         required time                        117.094    
                         arrival time                        -100.523    
  -------------------------------------------------------------------
                         slack                                 16.572    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.118ns (14.473%)  route 0.697ns (85.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.658ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.607    -0.586    clk_cpu
    SLICE_X106Y140       FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y140       FDRE (Prop_fdre_C_Q)         0.118    -0.468 r  rst_all_reg/Q
                         net (fo=1196, routed)        0.697     0.230    DISPLAY/rst_all
    SLICE_X69Y122        FDRE                                         r  DISPLAY/clk_count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.800    -0.658    DISPLAY/CLK_OUT3
    SLICE_X69Y122        FDRE                                         r  DISPLAY/clk_count_reg[12]/C
                         clock pessimism              0.339    -0.320    
                         clock uncertainty            0.215    -0.105    
    SLICE_X69Y122        FDRE (Hold_fdre_C_R)        -0.014    -0.119    DISPLAY/clk_count_reg[12]
  -------------------------------------------------------------------
                         required time                          0.119    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.118ns (14.473%)  route 0.697ns (85.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.658ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.607    -0.586    clk_cpu
    SLICE_X106Y140       FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y140       FDRE (Prop_fdre_C_Q)         0.118    -0.468 r  rst_all_reg/Q
                         net (fo=1196, routed)        0.697     0.230    DISPLAY/rst_all
    SLICE_X69Y122        FDRE                                         r  DISPLAY/clk_count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.800    -0.658    DISPLAY/CLK_OUT3
    SLICE_X69Y122        FDRE                                         r  DISPLAY/clk_count_reg[13]/C
                         clock pessimism              0.339    -0.320    
                         clock uncertainty            0.215    -0.105    
    SLICE_X69Y122        FDRE (Hold_fdre_C_R)        -0.014    -0.119    DISPLAY/clk_count_reg[13]
  -------------------------------------------------------------------
                         required time                          0.119    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.118ns (14.473%)  route 0.697ns (85.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.658ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.607    -0.586    clk_cpu
    SLICE_X106Y140       FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y140       FDRE (Prop_fdre_C_Q)         0.118    -0.468 r  rst_all_reg/Q
                         net (fo=1196, routed)        0.697     0.230    DISPLAY/rst_all
    SLICE_X69Y122        FDRE                                         r  DISPLAY/clk_count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.800    -0.658    DISPLAY/CLK_OUT3
    SLICE_X69Y122        FDRE                                         r  DISPLAY/clk_count_reg[14]/C
                         clock pessimism              0.339    -0.320    
                         clock uncertainty            0.215    -0.105    
    SLICE_X69Y122        FDRE (Hold_fdre_C_R)        -0.014    -0.119    DISPLAY/clk_count_reg[14]
  -------------------------------------------------------------------
                         required time                          0.119    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.118ns (14.473%)  route 0.697ns (85.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.658ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.607    -0.586    clk_cpu
    SLICE_X106Y140       FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y140       FDRE (Prop_fdre_C_Q)         0.118    -0.468 r  rst_all_reg/Q
                         net (fo=1196, routed)        0.697     0.230    DISPLAY/rst_all
    SLICE_X69Y122        FDRE                                         r  DISPLAY/clk_count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.800    -0.658    DISPLAY/CLK_OUT3
    SLICE_X69Y122        FDRE                                         r  DISPLAY/clk_count_reg[15]/C
                         clock pessimism              0.339    -0.320    
                         clock uncertainty            0.215    -0.105    
    SLICE_X69Y122        FDRE (Hold_fdre_C_R)        -0.014    -0.119    DISPLAY/clk_count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.119    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.118ns (13.811%)  route 0.736ns (86.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.661ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.607    -0.586    clk_cpu
    SLICE_X106Y140       FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y140       FDRE (Prop_fdre_C_Q)         0.118    -0.468 r  rst_all_reg/Q
                         net (fo=1196, routed)        0.736     0.269    DISPLAY/rst_all
    SLICE_X69Y124        FDRE                                         r  DISPLAY/clk_count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.797    -0.661    DISPLAY/CLK_OUT3
    SLICE_X69Y124        FDRE                                         r  DISPLAY/clk_count_reg[20]/C
                         clock pessimism              0.339    -0.323    
                         clock uncertainty            0.215    -0.108    
    SLICE_X69Y124        FDRE (Hold_fdre_C_R)        -0.014    -0.122    DISPLAY/clk_count_reg[20]
  -------------------------------------------------------------------
                         required time                          0.122    
                         arrival time                           0.269    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.118ns (13.811%)  route 0.736ns (86.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.661ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.607    -0.586    clk_cpu
    SLICE_X106Y140       FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y140       FDRE (Prop_fdre_C_Q)         0.118    -0.468 r  rst_all_reg/Q
                         net (fo=1196, routed)        0.736     0.269    DISPLAY/rst_all
    SLICE_X69Y124        FDRE                                         r  DISPLAY/clk_count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.797    -0.661    DISPLAY/CLK_OUT3
    SLICE_X69Y124        FDRE                                         r  DISPLAY/clk_count_reg[21]/C
                         clock pessimism              0.339    -0.323    
                         clock uncertainty            0.215    -0.108    
    SLICE_X69Y124        FDRE (Hold_fdre_C_R)        -0.014    -0.122    DISPLAY/clk_count_reg[21]
  -------------------------------------------------------------------
                         required time                          0.122    
                         arrival time                           0.269    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.862ns  (logic 0.118ns (13.696%)  route 0.744ns (86.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.657ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.607    -0.586    clk_cpu
    SLICE_X106Y140       FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y140       FDRE (Prop_fdre_C_Q)         0.118    -0.468 r  rst_all_reg/Q
                         net (fo=1196, routed)        0.744     0.276    DISPLAY/rst_all
    SLICE_X69Y121        FDRE                                         r  DISPLAY/clk_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.801    -0.657    DISPLAY/CLK_OUT3
    SLICE_X69Y121        FDRE                                         r  DISPLAY/clk_count_reg[10]/C
                         clock pessimism              0.339    -0.319    
                         clock uncertainty            0.215    -0.104    
    SLICE_X69Y121        FDRE (Hold_fdre_C_R)        -0.014    -0.118    DISPLAY/clk_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.118    
                         arrival time                           0.276    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.862ns  (logic 0.118ns (13.696%)  route 0.744ns (86.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.657ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.607    -0.586    clk_cpu
    SLICE_X106Y140       FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y140       FDRE (Prop_fdre_C_Q)         0.118    -0.468 r  rst_all_reg/Q
                         net (fo=1196, routed)        0.744     0.276    DISPLAY/rst_all
    SLICE_X69Y121        FDRE                                         r  DISPLAY/clk_count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.801    -0.657    DISPLAY/CLK_OUT3
    SLICE_X69Y121        FDRE                                         r  DISPLAY/clk_count_reg[11]/C
                         clock pessimism              0.339    -0.319    
                         clock uncertainty            0.215    -0.104    
    SLICE_X69Y121        FDRE (Hold_fdre_C_R)        -0.014    -0.118    DISPLAY/clk_count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.118    
                         arrival time                           0.276    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.862ns  (logic 0.118ns (13.696%)  route 0.744ns (86.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.657ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.607    -0.586    clk_cpu
    SLICE_X106Y140       FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y140       FDRE (Prop_fdre_C_Q)         0.118    -0.468 r  rst_all_reg/Q
                         net (fo=1196, routed)        0.744     0.276    DISPLAY/rst_all
    SLICE_X69Y121        FDRE                                         r  DISPLAY/clk_count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.801    -0.657    DISPLAY/CLK_OUT3
    SLICE_X69Y121        FDRE                                         r  DISPLAY/clk_count_reg[8]/C
                         clock pessimism              0.339    -0.319    
                         clock uncertainty            0.215    -0.104    
    SLICE_X69Y121        FDRE (Hold_fdre_C_R)        -0.014    -0.118    DISPLAY/clk_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.118    
                         arrival time                           0.276    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.862ns  (logic 0.118ns (13.696%)  route 0.744ns (86.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.657ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.607    -0.586    clk_cpu
    SLICE_X106Y140       FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y140       FDRE (Prop_fdre_C_Q)         0.118    -0.468 r  rst_all_reg/Q
                         net (fo=1196, routed)        0.744     0.276    DISPLAY/rst_all
    SLICE_X69Y121        FDRE                                         r  DISPLAY/clk_count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.801    -0.657    DISPLAY/CLK_OUT3
    SLICE_X69Y121        FDRE                                         r  DISPLAY/clk_count_reg[9]/C
                         clock pessimism              0.339    -0.319    
                         clock uncertainty            0.215    -0.104    
    SLICE_X69Y121        FDRE (Hold_fdre_C_R)        -0.014    -0.118    DISPLAY/clk_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.118    
                         arrival time                           0.276    
  -------------------------------------------------------------------
                         slack                                  0.394    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       44.677ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             44.677ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[21][16]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.658ns  (logic 0.259ns (3.890%)  route 6.399ns (96.110%))
  Logic Levels:           0  
  Clock Path Skew:        1.637ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.147ns = ( 50.147 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.179ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.415    -2.179    clk_cpu
    SLICE_X106Y140       FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y140       FDRE (Prop_fdre_C_Q)         0.259    -1.920 f  rst_all_reg/Q
                         net (fo=1196, routed)        6.399     4.479    core/register/rst_all
    SLICE_X61Y186        FDCE                                         f  core/register/register_reg[21][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.320    48.414    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.450 f  BTN_SCAN/IR_ID[30]_i_11/O
                         net (fo=1, routed)           0.527    48.977    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.060 f  IR_ID_reg[30]_i_3/O
                         net (fo=2454, routed)        1.087    50.147    core/register/debug_clk
    SLICE_X61Y186        FDCE                                         r  core/register/register_reg[21][16]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.458    
                         clock uncertainty           -0.095    49.363    
    SLICE_X61Y186        FDCE (Recov_fdce_C_CLR)     -0.208    49.155    core/register/register_reg[21][16]
  -------------------------------------------------------------------
                         required time                         49.155    
                         arrival time                          -4.479    
  -------------------------------------------------------------------
                         slack                                 44.677    

Slack (MET) :             44.848ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[29][21]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.481ns  (logic 0.259ns (3.996%)  route 6.222ns (96.004%))
  Logic Levels:           0  
  Clock Path Skew:        1.632ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.142ns = ( 50.142 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.179ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.415    -2.179    clk_cpu
    SLICE_X106Y140       FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y140       FDRE (Prop_fdre_C_Q)         0.259    -1.920 f  rst_all_reg/Q
                         net (fo=1196, routed)        6.222     4.302    core/register/rst_all
    SLICE_X68Y183        FDCE                                         f  core/register/register_reg[29][21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.320    48.414    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.450 f  BTN_SCAN/IR_ID[30]_i_11/O
                         net (fo=1, routed)           0.527    48.977    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.060 f  IR_ID_reg[30]_i_3/O
                         net (fo=2454, routed)        1.082    50.142    core/register/debug_clk
    SLICE_X68Y183        FDCE                                         r  core/register/register_reg[29][21]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.453    
                         clock uncertainty           -0.095    49.358    
    SLICE_X68Y183        FDCE (Recov_fdce_C_CLR)     -0.208    49.150    core/register/register_reg[29][21]
  -------------------------------------------------------------------
                         required time                         49.150    
                         arrival time                          -4.302    
  -------------------------------------------------------------------
                         slack                                 44.848    

Slack (MET) :             44.848ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[29][4]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.481ns  (logic 0.259ns (3.996%)  route 6.222ns (96.004%))
  Logic Levels:           0  
  Clock Path Skew:        1.632ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.142ns = ( 50.142 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.179ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.415    -2.179    clk_cpu
    SLICE_X106Y140       FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y140       FDRE (Prop_fdre_C_Q)         0.259    -1.920 f  rst_all_reg/Q
                         net (fo=1196, routed)        6.222     4.302    core/register/rst_all
    SLICE_X68Y183        FDCE                                         f  core/register/register_reg[29][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.320    48.414    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.450 f  BTN_SCAN/IR_ID[30]_i_11/O
                         net (fo=1, routed)           0.527    48.977    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.060 f  IR_ID_reg[30]_i_3/O
                         net (fo=2454, routed)        1.082    50.142    core/register/debug_clk
    SLICE_X68Y183        FDCE                                         r  core/register/register_reg[29][4]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.453    
                         clock uncertainty           -0.095    49.358    
    SLICE_X68Y183        FDCE (Recov_fdce_C_CLR)     -0.208    49.150    core/register/register_reg[29][4]
  -------------------------------------------------------------------
                         required time                         49.150    
                         arrival time                          -4.302    
  -------------------------------------------------------------------
                         slack                                 44.848    

Slack (MET) :             44.850ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[28][21]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.479ns  (logic 0.259ns (3.997%)  route 6.220ns (96.003%))
  Logic Levels:           0  
  Clock Path Skew:        1.632ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.142ns = ( 50.142 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.179ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.415    -2.179    clk_cpu
    SLICE_X106Y140       FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y140       FDRE (Prop_fdre_C_Q)         0.259    -1.920 f  rst_all_reg/Q
                         net (fo=1196, routed)        6.220     4.300    core/register/rst_all
    SLICE_X69Y183        FDCE                                         f  core/register/register_reg[28][21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.320    48.414    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.450 f  BTN_SCAN/IR_ID[30]_i_11/O
                         net (fo=1, routed)           0.527    48.977    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.060 f  IR_ID_reg[30]_i_3/O
                         net (fo=2454, routed)        1.082    50.142    core/register/debug_clk
    SLICE_X69Y183        FDCE                                         r  core/register/register_reg[28][21]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.453    
                         clock uncertainty           -0.095    49.358    
    SLICE_X69Y183        FDCE (Recov_fdce_C_CLR)     -0.208    49.150    core/register/register_reg[28][21]
  -------------------------------------------------------------------
                         required time                         49.150    
                         arrival time                          -4.300    
  -------------------------------------------------------------------
                         slack                                 44.850    

Slack (MET) :             44.850ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[28][4]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.479ns  (logic 0.259ns (3.997%)  route 6.220ns (96.003%))
  Logic Levels:           0  
  Clock Path Skew:        1.632ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.142ns = ( 50.142 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.179ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.415    -2.179    clk_cpu
    SLICE_X106Y140       FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y140       FDRE (Prop_fdre_C_Q)         0.259    -1.920 f  rst_all_reg/Q
                         net (fo=1196, routed)        6.220     4.300    core/register/rst_all
    SLICE_X69Y183        FDCE                                         f  core/register/register_reg[28][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.320    48.414    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.450 f  BTN_SCAN/IR_ID[30]_i_11/O
                         net (fo=1, routed)           0.527    48.977    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.060 f  IR_ID_reg[30]_i_3/O
                         net (fo=2454, routed)        1.082    50.142    core/register/debug_clk
    SLICE_X69Y183        FDCE                                         r  core/register/register_reg[28][4]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.453    
                         clock uncertainty           -0.095    49.358    
    SLICE_X69Y183        FDCE (Recov_fdce_C_CLR)     -0.208    49.150    core/register/register_reg[28][4]
  -------------------------------------------------------------------
                         required time                         49.150    
                         arrival time                          -4.300    
  -------------------------------------------------------------------
                         slack                                 44.850    

Slack (MET) :             44.861ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[22][16]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.473ns  (logic 0.259ns (4.001%)  route 6.214ns (95.999%))
  Logic Levels:           0  
  Clock Path Skew:        1.636ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.146ns = ( 50.146 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.179ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.415    -2.179    clk_cpu
    SLICE_X106Y140       FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y140       FDRE (Prop_fdre_C_Q)         0.259    -1.920 f  rst_all_reg/Q
                         net (fo=1196, routed)        6.214     4.294    core/register/rst_all
    SLICE_X63Y186        FDCE                                         f  core/register/register_reg[22][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.320    48.414    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.450 f  BTN_SCAN/IR_ID[30]_i_11/O
                         net (fo=1, routed)           0.527    48.977    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.060 f  IR_ID_reg[30]_i_3/O
                         net (fo=2454, routed)        1.086    50.146    core/register/debug_clk
    SLICE_X63Y186        FDCE                                         r  core/register/register_reg[22][16]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.457    
                         clock uncertainty           -0.095    49.362    
    SLICE_X63Y186        FDCE (Recov_fdce_C_CLR)     -0.208    49.154    core/register/register_reg[22][16]
  -------------------------------------------------------------------
                         required time                         49.154    
                         arrival time                          -4.294    
  -------------------------------------------------------------------
                         slack                                 44.861    

Slack (MET) :             44.878ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[7][23]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.455ns  (logic 0.259ns (4.013%)  route 6.196ns (95.987%))
  Logic Levels:           0  
  Clock Path Skew:        1.635ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.145ns = ( 50.145 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.179ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.415    -2.179    clk_cpu
    SLICE_X106Y140       FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y140       FDRE (Prop_fdre_C_Q)         0.259    -1.920 f  rst_all_reg/Q
                         net (fo=1196, routed)        6.196     4.276    core/register/rst_all
    SLICE_X60Y184        FDCE                                         f  core/register/register_reg[7][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.320    48.414    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.450 f  BTN_SCAN/IR_ID[30]_i_11/O
                         net (fo=1, routed)           0.527    48.977    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.060 f  IR_ID_reg[30]_i_3/O
                         net (fo=2454, routed)        1.085    50.145    core/register/debug_clk
    SLICE_X60Y184        FDCE                                         r  core/register/register_reg[7][23]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.456    
                         clock uncertainty           -0.095    49.361    
    SLICE_X60Y184        FDCE (Recov_fdce_C_CLR)     -0.208    49.153    core/register/register_reg[7][23]
  -------------------------------------------------------------------
                         required time                         49.153    
                         arrival time                          -4.276    
  -------------------------------------------------------------------
                         slack                                 44.878    

Slack (MET) :             44.880ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[3][23]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.453ns  (logic 0.259ns (4.014%)  route 6.194ns (95.986%))
  Logic Levels:           0  
  Clock Path Skew:        1.635ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.145ns = ( 50.145 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.179ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.415    -2.179    clk_cpu
    SLICE_X106Y140       FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y140       FDRE (Prop_fdre_C_Q)         0.259    -1.920 f  rst_all_reg/Q
                         net (fo=1196, routed)        6.194     4.274    core/register/rst_all
    SLICE_X61Y184        FDCE                                         f  core/register/register_reg[3][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.320    48.414    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.450 f  BTN_SCAN/IR_ID[30]_i_11/O
                         net (fo=1, routed)           0.527    48.977    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.060 f  IR_ID_reg[30]_i_3/O
                         net (fo=2454, routed)        1.085    50.145    core/register/debug_clk
    SLICE_X61Y184        FDCE                                         r  core/register/register_reg[3][23]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.456    
                         clock uncertainty           -0.095    49.361    
    SLICE_X61Y184        FDCE (Recov_fdce_C_CLR)     -0.208    49.153    core/register/register_reg[3][23]
  -------------------------------------------------------------------
                         required time                         49.153    
                         arrival time                          -4.274    
  -------------------------------------------------------------------
                         slack                                 44.880    

Slack (MET) :             44.918ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[13][16]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.473ns  (logic 0.259ns (4.001%)  route 6.214ns (95.999%))
  Logic Levels:           0  
  Clock Path Skew:        1.636ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.146ns = ( 50.146 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.179ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.415    -2.179    clk_cpu
    SLICE_X106Y140       FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y140       FDRE (Prop_fdre_C_Q)         0.259    -1.920 f  rst_all_reg/Q
                         net (fo=1196, routed)        6.214     4.294    core/register/rst_all
    SLICE_X62Y186        FDCE                                         f  core/register/register_reg[13][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.320    48.414    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.450 f  BTN_SCAN/IR_ID[30]_i_11/O
                         net (fo=1, routed)           0.527    48.977    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.060 f  IR_ID_reg[30]_i_3/O
                         net (fo=2454, routed)        1.086    50.146    core/register/debug_clk
    SLICE_X62Y186        FDCE                                         r  core/register/register_reg[13][16]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.457    
                         clock uncertainty           -0.095    49.362    
    SLICE_X62Y186        FDCE (Recov_fdce_C_CLR)     -0.151    49.211    core/register/register_reg[13][16]
  -------------------------------------------------------------------
                         required time                         49.211    
                         arrival time                          -4.294    
  -------------------------------------------------------------------
                         slack                                 44.918    

Slack (MET) :             44.918ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[13][23]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.473ns  (logic 0.259ns (4.001%)  route 6.214ns (95.999%))
  Logic Levels:           0  
  Clock Path Skew:        1.636ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.146ns = ( 50.146 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.179ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.415    -2.179    clk_cpu
    SLICE_X106Y140       FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y140       FDRE (Prop_fdre_C_Q)         0.259    -1.920 f  rst_all_reg/Q
                         net (fo=1196, routed)        6.214     4.294    core/register/rst_all
    SLICE_X62Y186        FDCE                                         f  core/register/register_reg[13][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.320    48.414    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.450 f  BTN_SCAN/IR_ID[30]_i_11/O
                         net (fo=1, routed)           0.527    48.977    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.060 f  IR_ID_reg[30]_i_3/O
                         net (fo=2454, routed)        1.086    50.146    core/register/debug_clk
    SLICE_X62Y186        FDCE                                         r  core/register/register_reg[13][23]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.457    
                         clock uncertainty           -0.095    49.362    
    SLICE_X62Y186        FDCE (Recov_fdce_C_CLR)     -0.151    49.211    core/register/register_reg[13][23]
  -------------------------------------------------------------------
                         required time                         49.211    
                         arrival time                          -4.294    
  -------------------------------------------------------------------
                         slack                                 44.918    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/PCurrent_EX_reg[0]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.520ns  (logic 0.118ns (7.763%)  route 1.402ns (92.237%))
  Logic Levels:           0  
  Clock Path Skew:        1.424ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.573ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.607    -0.586    clk_cpu
    SLICE_X106Y140       FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y140       FDRE (Prop_fdre_C_Q)         0.118    -0.468 f  rst_all_reg/Q
                         net (fo=1196, routed)        1.402     0.934    core/reg_ID_EX/rst_all
    SLICE_X90Y167        FDCE                                         f  core/reg_ID_EX/PCurrent_EX_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.896    -0.563    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.528 r  BTN_SCAN/IR_ID[30]_i_11/O
                         net (fo=1, routed)           0.333    -0.195    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.165 r  IR_ID_reg[30]_i_3/O
                         net (fo=2454, routed)        0.738     0.573    core/reg_ID_EX/debug_clk
    SLICE_X90Y167        FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[0]/C
                         clock pessimism              0.266     0.839    
    SLICE_X90Y167        FDCE (Remov_fdce_C_CLR)     -0.050     0.789    core/reg_ID_EX/PCurrent_EX_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.789    
                         arrival time                           0.934    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/PCurrent_EX_reg[1]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.520ns  (logic 0.118ns (7.763%)  route 1.402ns (92.237%))
  Logic Levels:           0  
  Clock Path Skew:        1.424ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.573ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.607    -0.586    clk_cpu
    SLICE_X106Y140       FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y140       FDRE (Prop_fdre_C_Q)         0.118    -0.468 f  rst_all_reg/Q
                         net (fo=1196, routed)        1.402     0.934    core/reg_ID_EX/rst_all
    SLICE_X90Y167        FDCE                                         f  core/reg_ID_EX/PCurrent_EX_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.896    -0.563    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.528 r  BTN_SCAN/IR_ID[30]_i_11/O
                         net (fo=1, routed)           0.333    -0.195    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.165 r  IR_ID_reg[30]_i_3/O
                         net (fo=2454, routed)        0.738     0.573    core/reg_ID_EX/debug_clk
    SLICE_X90Y167        FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[1]/C
                         clock pessimism              0.266     0.839    
    SLICE_X90Y167        FDCE (Remov_fdce_C_CLR)     -0.050     0.789    core/reg_ID_EX/PCurrent_EX_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.789    
                         arrival time                           0.934    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/PCurrent_EX_reg[2]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.520ns  (logic 0.118ns (7.763%)  route 1.402ns (92.237%))
  Logic Levels:           0  
  Clock Path Skew:        1.424ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.573ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.607    -0.586    clk_cpu
    SLICE_X106Y140       FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y140       FDRE (Prop_fdre_C_Q)         0.118    -0.468 f  rst_all_reg/Q
                         net (fo=1196, routed)        1.402     0.934    core/reg_ID_EX/rst_all
    SLICE_X90Y167        FDCE                                         f  core/reg_ID_EX/PCurrent_EX_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.896    -0.563    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.528 r  BTN_SCAN/IR_ID[30]_i_11/O
                         net (fo=1, routed)           0.333    -0.195    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.165 r  IR_ID_reg[30]_i_3/O
                         net (fo=2454, routed)        0.738     0.573    core/reg_ID_EX/debug_clk
    SLICE_X90Y167        FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[2]/C
                         clock pessimism              0.266     0.839    
    SLICE_X90Y167        FDCE (Remov_fdce_C_CLR)     -0.050     0.789    core/reg_ID_EX/PCurrent_EX_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.789    
                         arrival time                           0.934    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/PCurrent_EX_reg[3]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.520ns  (logic 0.118ns (7.763%)  route 1.402ns (92.237%))
  Logic Levels:           0  
  Clock Path Skew:        1.424ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.573ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.607    -0.586    clk_cpu
    SLICE_X106Y140       FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y140       FDRE (Prop_fdre_C_Q)         0.118    -0.468 f  rst_all_reg/Q
                         net (fo=1196, routed)        1.402     0.934    core/reg_ID_EX/rst_all
    SLICE_X90Y167        FDCE                                         f  core/reg_ID_EX/PCurrent_EX_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.896    -0.563    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.528 r  BTN_SCAN/IR_ID[30]_i_11/O
                         net (fo=1, routed)           0.333    -0.195    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.165 r  IR_ID_reg[30]_i_3/O
                         net (fo=2454, routed)        0.738     0.573    core/reg_ID_EX/debug_clk
    SLICE_X90Y167        FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[3]/C
                         clock pessimism              0.266     0.839    
    SLICE_X90Y167        FDCE (Remov_fdce_C_CLR)     -0.050     0.789    core/reg_ID_EX/PCurrent_EX_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.789    
                         arrival time                           0.934    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/PCurrent_EX_reg[10]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.525ns  (logic 0.118ns (7.738%)  route 1.407ns (92.262%))
  Logic Levels:           0  
  Clock Path Skew:        1.422ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.571ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.607    -0.586    clk_cpu
    SLICE_X106Y140       FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y140       FDRE (Prop_fdre_C_Q)         0.118    -0.468 f  rst_all_reg/Q
                         net (fo=1196, routed)        1.407     0.939    core/reg_ID_EX/rst_all
    SLICE_X90Y169        FDCE                                         f  core/reg_ID_EX/PCurrent_EX_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.896    -0.563    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.528 r  BTN_SCAN/IR_ID[30]_i_11/O
                         net (fo=1, routed)           0.333    -0.195    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.165 r  IR_ID_reg[30]_i_3/O
                         net (fo=2454, routed)        0.736     0.571    core/reg_ID_EX/debug_clk
    SLICE_X90Y169        FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[10]/C
                         clock pessimism              0.266     0.837    
    SLICE_X90Y169        FDCE (Remov_fdce_C_CLR)     -0.050     0.787    core/reg_ID_EX/PCurrent_EX_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/PCurrent_EX_reg[8]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.525ns  (logic 0.118ns (7.738%)  route 1.407ns (92.262%))
  Logic Levels:           0  
  Clock Path Skew:        1.422ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.571ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.607    -0.586    clk_cpu
    SLICE_X106Y140       FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y140       FDRE (Prop_fdre_C_Q)         0.118    -0.468 f  rst_all_reg/Q
                         net (fo=1196, routed)        1.407     0.939    core/reg_ID_EX/rst_all
    SLICE_X90Y169        FDCE                                         f  core/reg_ID_EX/PCurrent_EX_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.896    -0.563    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.528 r  BTN_SCAN/IR_ID[30]_i_11/O
                         net (fo=1, routed)           0.333    -0.195    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.165 r  IR_ID_reg[30]_i_3/O
                         net (fo=2454, routed)        0.736     0.571    core/reg_ID_EX/debug_clk
    SLICE_X90Y169        FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[8]/C
                         clock pessimism              0.266     0.837    
    SLICE_X90Y169        FDCE (Remov_fdce_C_CLR)     -0.050     0.787    core/reg_ID_EX/PCurrent_EX_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/PCurrent_EX_reg[9]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.525ns  (logic 0.118ns (7.738%)  route 1.407ns (92.262%))
  Logic Levels:           0  
  Clock Path Skew:        1.422ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.571ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.607    -0.586    clk_cpu
    SLICE_X106Y140       FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y140       FDRE (Prop_fdre_C_Q)         0.118    -0.468 f  rst_all_reg/Q
                         net (fo=1196, routed)        1.407     0.939    core/reg_ID_EX/rst_all
    SLICE_X90Y169        FDCE                                         f  core/reg_ID_EX/PCurrent_EX_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.896    -0.563    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.528 r  BTN_SCAN/IR_ID[30]_i_11/O
                         net (fo=1, routed)           0.333    -0.195    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.165 r  IR_ID_reg[30]_i_3/O
                         net (fo=2454, routed)        0.736     0.571    core/reg_ID_EX/debug_clk
    SLICE_X90Y169        FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[9]/C
                         clock pessimism              0.266     0.837    
    SLICE_X90Y169        FDCE (Remov_fdce_C_CLR)     -0.050     0.787    core/reg_ID_EX/PCurrent_EX_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[4]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.527ns  (logic 0.118ns (7.727%)  route 1.409ns (92.273%))
  Logic Levels:           0  
  Clock Path Skew:        1.421ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.570ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.607    -0.586    clk_cpu
    SLICE_X106Y140       FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y140       FDRE (Prop_fdre_C_Q)         0.118    -0.468 f  rst_all_reg/Q
                         net (fo=1196, routed)        1.409     0.942    core/reg_IF_ID/rst_all
    SLICE_X86Y168        FDCE                                         f  core/reg_IF_ID/PCurrent_ID_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.896    -0.563    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.528 r  BTN_SCAN/IR_ID[30]_i_11/O
                         net (fo=1, routed)           0.333    -0.195    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.165 r  IR_ID_reg[30]_i_3/O
                         net (fo=2454, routed)        0.735     0.570    core/reg_IF_ID/debug_clk
    SLICE_X86Y168        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[4]/C
                         clock pessimism              0.266     0.836    
    SLICE_X86Y168        FDCE (Remov_fdce_C_CLR)     -0.050     0.786    core/reg_IF_ID/PCurrent_ID_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.786    
                         arrival time                           0.942    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[5]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.527ns  (logic 0.118ns (7.727%)  route 1.409ns (92.273%))
  Logic Levels:           0  
  Clock Path Skew:        1.421ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.570ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.607    -0.586    clk_cpu
    SLICE_X106Y140       FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y140       FDRE (Prop_fdre_C_Q)         0.118    -0.468 f  rst_all_reg/Q
                         net (fo=1196, routed)        1.409     0.942    core/reg_IF_ID/rst_all
    SLICE_X86Y168        FDCE                                         f  core/reg_IF_ID/PCurrent_ID_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.896    -0.563    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.528 r  BTN_SCAN/IR_ID[30]_i_11/O
                         net (fo=1, routed)           0.333    -0.195    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.165 r  IR_ID_reg[30]_i_3/O
                         net (fo=2454, routed)        0.735     0.570    core/reg_IF_ID/debug_clk
    SLICE_X86Y168        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[5]/C
                         clock pessimism              0.266     0.836    
    SLICE_X86Y168        FDCE (Remov_fdce_C_CLR)     -0.050     0.786    core/reg_IF_ID/PCurrent_ID_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.786    
                         arrival time                           0.942    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[6]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.527ns  (logic 0.118ns (7.727%)  route 1.409ns (92.273%))
  Logic Levels:           0  
  Clock Path Skew:        1.421ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.570ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.607    -0.586    clk_cpu
    SLICE_X106Y140       FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y140       FDRE (Prop_fdre_C_Q)         0.118    -0.468 f  rst_all_reg/Q
                         net (fo=1196, routed)        1.409     0.942    core/reg_IF_ID/rst_all
    SLICE_X86Y168        FDCE                                         f  core/reg_IF_ID/PCurrent_ID_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.896    -0.563    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.528 r  BTN_SCAN/IR_ID[30]_i_11/O
                         net (fo=1, routed)           0.333    -0.195    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.165 r  IR_ID_reg[30]_i_3/O
                         net (fo=2454, routed)        0.735     0.570    core/reg_IF_ID/debug_clk
    SLICE_X86Y168        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[6]/C
                         clock pessimism              0.266     0.836    
    SLICE_X86Y168        FDCE (Remov_fdce_C_CLR)     -0.050     0.786    core/reg_IF_ID/PCurrent_ID_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.786    
                         arrival time                           0.942    
  -------------------------------------------------------------------
                         slack                                  0.156    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLK_GEN/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CLK_GEN/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        2.256ns  (logic 0.030ns (1.330%)  route 2.226ns (98.670%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.071ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout fall edge)
                                                      2.500     2.500 f  
    AC18                                              0.000     2.500 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     2.500    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     2.987 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     3.540    CLK_GEN/clkin1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.724    -0.184 f  CLK_GEN/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.196     1.012    CLK_GEN/clkfbout
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.042 f  CLK_GEN/clkf_buf/O
                         net (fo=1, routed)           1.030     2.072    CLK_GEN/clkfbout_buf
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  CLK_GEN/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLK_GEN/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CLK_GEN/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        4.195ns  (logic 0.083ns (1.979%)  route 4.112ns (98.021%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.071ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     1.806    CLK_GEN/clkin1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.131    -5.325 r  CLK_GEN/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.336    -2.989    CLK_GEN/clkfbout
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.083    -2.906 r  CLK_GEN/clkf_buf/O
                         net (fo=1, routed)           1.776    -1.130    CLK_GEN/clkfbout_buf
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  CLK_GEN/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkout0
  To Clock:  

Max Delay          1155 Endpoints
Min Delay          1155 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/code_exe_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/c2i3/inst_reg[38]/L7/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.585ns  (logic 0.544ns (8.261%)  route 6.041ns (91.739%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.231     2.637    vga/CLK_OUT1
    SLICE_X89Y190        FDRE                                         r  vga/code_exe_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y190        FDRE (Prop_fdre_C_Q)         0.228     2.865 r  vga/code_exe_reg[13]/Q
                         net (fo=196, routed)         2.582     5.447    vga/c2i3/Q[13]
    SLICE_X73Y213        LUT2 (Prop_lut2_I0_O)        0.043     5.490 f  vga/c2i3/i___41_i_1/O
                         net (fo=4, routed)           0.623     6.113    vga/c2i3/i___41_i_1_n_0
    SLICE_X73Y207        LUT6 (Prop_lut6_I5_O)        0.043     6.156 f  vga/c2i3/i___16_i_2/O
                         net (fo=1, routed)           0.546     6.703    vga/c2i3/i___16_i_2_n_0
    SLICE_X74Y205        LUT6 (Prop_lut6_I1_O)        0.043     6.746 f  vga/c2i3/i___16_i_1/O
                         net (fo=3, routed)           0.446     7.191    vga/c2i3/i___16_i_1_n_0
    SLICE_X75Y205        LUT4 (Prop_lut4_I0_O)        0.051     7.242 f  vga/c2i3/inst_reg[115]_i_2/O
                         net (fo=30, routed)          1.624     8.866    vga/c2i3/inst_reg[38]/CLR
    SLICE_X57Y212        LUT3 (Prop_lut3_I1_O)        0.136     9.002 r  vga/c2i3/inst_reg[38]/L3_1/O
                         net (fo=1, routed)           0.220     9.222    vga/c2i3/inst_reg[38]/D0
    SLICE_X57Y212        LDCE                                         r  vga/c2i3/inst_reg[38]/L7/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/code_exe_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/c2i3/inst_reg[35]/L7/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.392ns  (logic 0.544ns (8.511%)  route 5.848ns (91.489%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.231     2.637    vga/CLK_OUT1
    SLICE_X89Y190        FDRE                                         r  vga/code_exe_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y190        FDRE (Prop_fdre_C_Q)         0.228     2.865 r  vga/code_exe_reg[13]/Q
                         net (fo=196, routed)         2.582     5.447    vga/c2i3/Q[13]
    SLICE_X73Y213        LUT2 (Prop_lut2_I0_O)        0.043     5.490 f  vga/c2i3/i___41_i_1/O
                         net (fo=4, routed)           0.623     6.113    vga/c2i3/i___41_i_1_n_0
    SLICE_X73Y207        LUT6 (Prop_lut6_I5_O)        0.043     6.156 f  vga/c2i3/i___16_i_2/O
                         net (fo=1, routed)           0.546     6.703    vga/c2i3/i___16_i_2_n_0
    SLICE_X74Y205        LUT6 (Prop_lut6_I1_O)        0.043     6.746 f  vga/c2i3/i___16_i_1/O
                         net (fo=3, routed)           0.446     7.191    vga/c2i3/i___16_i_1_n_0
    SLICE_X75Y205        LUT4 (Prop_lut4_I0_O)        0.051     7.242 f  vga/c2i3/inst_reg[115]_i_2/O
                         net (fo=30, routed)          1.344     8.586    vga/c2i3/inst_reg[35]/CLR
    SLICE_X54Y210        LUT3 (Prop_lut3_I1_O)        0.136     8.722 r  vga/c2i3/inst_reg[35]/L3_1/O
                         net (fo=1, routed)           0.306     9.029    vga/c2i3/inst_reg[35]/D0
    SLICE_X54Y210        LDCE                                         r  vga/c2i3/inst_reg[35]/L7/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/code_exe_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/c2i3/inst_reg[58]/L7/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.264ns  (logic 0.544ns (8.685%)  route 5.720ns (91.315%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.231     2.637    vga/CLK_OUT1
    SLICE_X89Y190        FDRE                                         r  vga/code_exe_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y190        FDRE (Prop_fdre_C_Q)         0.228     2.865 f  vga/code_exe_reg[13]/Q
                         net (fo=196, routed)         2.582     5.447    vga/c2i3/Q[13]
    SLICE_X73Y213        LUT2 (Prop_lut2_I0_O)        0.043     5.490 r  vga/c2i3/i___41_i_1/O
                         net (fo=4, routed)           0.623     6.113    vga/c2i3/i___41_i_1_n_0
    SLICE_X73Y207        LUT6 (Prop_lut6_I5_O)        0.043     6.156 r  vga/c2i3/i___16_i_2/O
                         net (fo=1, routed)           0.546     6.703    vga/c2i3/i___16_i_2_n_0
    SLICE_X74Y205        LUT6 (Prop_lut6_I1_O)        0.043     6.746 r  vga/c2i3/i___16_i_1/O
                         net (fo=3, routed)           0.446     7.191    vga/c2i3/i___16_i_1_n_0
    SLICE_X75Y205        LUT4 (Prop_lut4_I0_O)        0.051     7.242 r  vga/c2i3/inst_reg[115]_i_2/O
                         net (fo=30, routed)          1.522     8.765    vga/c2i3/inst_reg[58]/PRE
    SLICE_X55Y211        LUT3 (Prop_lut3_I0_O)        0.136     8.901 r  vga/c2i3/inst_reg[58]/L3_1/O
                         net (fo=1, routed)           0.000     8.901    vga/c2i3/inst_reg[58]/D0
    SLICE_X55Y211        LDCE                                         r  vga/c2i3/inst_reg[58]/L7/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/code_exe_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/c2i3/inst_reg[101]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.245ns  (logic 0.400ns (6.405%)  route 5.845ns (93.595%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.231     2.637    vga/CLK_OUT1
    SLICE_X89Y190        FDRE                                         r  vga/code_exe_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y190        FDRE (Prop_fdre_C_Q)         0.228     2.865 r  vga/code_exe_reg[13]/Q
                         net (fo=196, routed)         2.582     5.447    vga/c2i3/Q[13]
    SLICE_X73Y213        LUT2 (Prop_lut2_I0_O)        0.043     5.490 f  vga/c2i3/i___41_i_1/O
                         net (fo=4, routed)           0.623     6.113    vga/c2i3/i___41_i_1_n_0
    SLICE_X73Y207        LUT6 (Prop_lut6_I5_O)        0.043     6.156 f  vga/c2i3/i___16_i_2/O
                         net (fo=1, routed)           0.546     6.703    vga/c2i3/i___16_i_2_n_0
    SLICE_X74Y205        LUT6 (Prop_lut6_I1_O)        0.043     6.746 f  vga/c2i3/i___16_i_1/O
                         net (fo=3, routed)           0.447     7.192    vga/c2i3/i___16_i_1_n_0
    SLICE_X75Y205        LUT4 (Prop_lut4_I0_O)        0.043     7.235 f  vga/c2i3/inst_reg[150]_i_3/O
                         net (fo=110, routed)         1.646     8.882    vga/c2i3/inst_reg[150]_i_3_n_0
    SLICE_X60Y207        LDPE                                         f  vga/c2i3/inst_reg[101]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/code_exe_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/c2i3/inst_reg[37]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.245ns  (logic 0.400ns (6.405%)  route 5.845ns (93.595%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.231     2.637    vga/CLK_OUT1
    SLICE_X89Y190        FDRE                                         r  vga/code_exe_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y190        FDRE (Prop_fdre_C_Q)         0.228     2.865 r  vga/code_exe_reg[13]/Q
                         net (fo=196, routed)         2.582     5.447    vga/c2i3/Q[13]
    SLICE_X73Y213        LUT2 (Prop_lut2_I0_O)        0.043     5.490 f  vga/c2i3/i___41_i_1/O
                         net (fo=4, routed)           0.623     6.113    vga/c2i3/i___41_i_1_n_0
    SLICE_X73Y207        LUT6 (Prop_lut6_I5_O)        0.043     6.156 f  vga/c2i3/i___16_i_2/O
                         net (fo=1, routed)           0.546     6.703    vga/c2i3/i___16_i_2_n_0
    SLICE_X74Y205        LUT6 (Prop_lut6_I1_O)        0.043     6.746 f  vga/c2i3/i___16_i_1/O
                         net (fo=3, routed)           0.447     7.192    vga/c2i3/i___16_i_1_n_0
    SLICE_X75Y205        LUT4 (Prop_lut4_I0_O)        0.043     7.235 f  vga/c2i3/inst_reg[150]_i_3/O
                         net (fo=110, routed)         1.646     8.882    vga/c2i3/inst_reg[150]_i_3_n_0
    SLICE_X60Y207        LDPE                                         f  vga/c2i3/inst_reg[37]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/code_exe_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/c2i3/inst_reg[68]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.245ns  (logic 0.400ns (6.405%)  route 5.845ns (93.595%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.231     2.637    vga/CLK_OUT1
    SLICE_X89Y190        FDRE                                         r  vga/code_exe_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y190        FDRE (Prop_fdre_C_Q)         0.228     2.865 r  vga/code_exe_reg[13]/Q
                         net (fo=196, routed)         2.582     5.447    vga/c2i3/Q[13]
    SLICE_X73Y213        LUT2 (Prop_lut2_I0_O)        0.043     5.490 f  vga/c2i3/i___41_i_1/O
                         net (fo=4, routed)           0.623     6.113    vga/c2i3/i___41_i_1_n_0
    SLICE_X73Y207        LUT6 (Prop_lut6_I5_O)        0.043     6.156 f  vga/c2i3/i___16_i_2/O
                         net (fo=1, routed)           0.546     6.703    vga/c2i3/i___16_i_2_n_0
    SLICE_X74Y205        LUT6 (Prop_lut6_I1_O)        0.043     6.746 f  vga/c2i3/i___16_i_1/O
                         net (fo=3, routed)           0.447     7.192    vga/c2i3/i___16_i_1_n_0
    SLICE_X75Y205        LUT4 (Prop_lut4_I0_O)        0.043     7.235 f  vga/c2i3/inst_reg[150]_i_3/O
                         net (fo=110, routed)         1.646     8.882    vga/c2i3/inst_reg[150]_i_3_n_0
    SLICE_X60Y207        LDPE                                         f  vga/c2i3/inst_reg[68]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/code_exe_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/c2i3/inst_reg[69]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.245ns  (logic 0.400ns (6.405%)  route 5.845ns (93.595%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.231     2.637    vga/CLK_OUT1
    SLICE_X89Y190        FDRE                                         r  vga/code_exe_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y190        FDRE (Prop_fdre_C_Q)         0.228     2.865 r  vga/code_exe_reg[13]/Q
                         net (fo=196, routed)         2.582     5.447    vga/c2i3/Q[13]
    SLICE_X73Y213        LUT2 (Prop_lut2_I0_O)        0.043     5.490 f  vga/c2i3/i___41_i_1/O
                         net (fo=4, routed)           0.623     6.113    vga/c2i3/i___41_i_1_n_0
    SLICE_X73Y207        LUT6 (Prop_lut6_I5_O)        0.043     6.156 f  vga/c2i3/i___16_i_2/O
                         net (fo=1, routed)           0.546     6.703    vga/c2i3/i___16_i_2_n_0
    SLICE_X74Y205        LUT6 (Prop_lut6_I1_O)        0.043     6.746 f  vga/c2i3/i___16_i_1/O
                         net (fo=3, routed)           0.447     7.192    vga/c2i3/i___16_i_1_n_0
    SLICE_X75Y205        LUT4 (Prop_lut4_I0_O)        0.043     7.235 f  vga/c2i3/inst_reg[150]_i_3/O
                         net (fo=110, routed)         1.646     8.882    vga/c2i3/inst_reg[150]_i_3_n_0
    SLICE_X60Y207        LDPE                                         f  vga/c2i3/inst_reg[69]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/code_exe_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/c2i3/inst_reg[117]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.243ns  (logic 0.400ns (6.407%)  route 5.843ns (93.593%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.231     2.637    vga/CLK_OUT1
    SLICE_X89Y190        FDRE                                         r  vga/code_exe_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y190        FDRE (Prop_fdre_C_Q)         0.228     2.865 r  vga/code_exe_reg[13]/Q
                         net (fo=196, routed)         2.582     5.447    vga/c2i3/Q[13]
    SLICE_X73Y213        LUT2 (Prop_lut2_I0_O)        0.043     5.490 f  vga/c2i3/i___41_i_1/O
                         net (fo=4, routed)           0.623     6.113    vga/c2i3/i___41_i_1_n_0
    SLICE_X73Y207        LUT6 (Prop_lut6_I5_O)        0.043     6.156 f  vga/c2i3/i___16_i_2/O
                         net (fo=1, routed)           0.546     6.703    vga/c2i3/i___16_i_2_n_0
    SLICE_X74Y205        LUT6 (Prop_lut6_I1_O)        0.043     6.746 f  vga/c2i3/i___16_i_1/O
                         net (fo=3, routed)           0.447     7.192    vga/c2i3/i___16_i_1_n_0
    SLICE_X75Y205        LUT4 (Prop_lut4_I0_O)        0.043     7.235 f  vga/c2i3/inst_reg[150]_i_3/O
                         net (fo=110, routed)         1.644     8.880    vga/c2i3/inst_reg[150]_i_3_n_0
    SLICE_X61Y207        LDCE                                         f  vga/c2i3/inst_reg[117]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/code_exe_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/c2i3/inst_reg[149]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.243ns  (logic 0.400ns (6.407%)  route 5.843ns (93.593%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.231     2.637    vga/CLK_OUT1
    SLICE_X89Y190        FDRE                                         r  vga/code_exe_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y190        FDRE (Prop_fdre_C_Q)         0.228     2.865 r  vga/code_exe_reg[13]/Q
                         net (fo=196, routed)         2.582     5.447    vga/c2i3/Q[13]
    SLICE_X73Y213        LUT2 (Prop_lut2_I0_O)        0.043     5.490 f  vga/c2i3/i___41_i_1/O
                         net (fo=4, routed)           0.623     6.113    vga/c2i3/i___41_i_1_n_0
    SLICE_X73Y207        LUT6 (Prop_lut6_I5_O)        0.043     6.156 f  vga/c2i3/i___16_i_2/O
                         net (fo=1, routed)           0.546     6.703    vga/c2i3/i___16_i_2_n_0
    SLICE_X74Y205        LUT6 (Prop_lut6_I1_O)        0.043     6.746 f  vga/c2i3/i___16_i_1/O
                         net (fo=3, routed)           0.447     7.192    vga/c2i3/i___16_i_1_n_0
    SLICE_X75Y205        LUT4 (Prop_lut4_I0_O)        0.043     7.235 f  vga/c2i3/inst_reg[150]_i_3/O
                         net (fo=110, routed)         1.644     8.880    vga/c2i3/inst_reg[150]_i_3_n_0
    SLICE_X61Y207        LDPE                                         f  vga/c2i3/inst_reg[149]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/code_exe_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/c2i3/inst_reg[45]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.243ns  (logic 0.400ns (6.407%)  route 5.843ns (93.593%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.231     2.637    vga/CLK_OUT1
    SLICE_X89Y190        FDRE                                         r  vga/code_exe_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y190        FDRE (Prop_fdre_C_Q)         0.228     2.865 r  vga/code_exe_reg[13]/Q
                         net (fo=196, routed)         2.582     5.447    vga/c2i3/Q[13]
    SLICE_X73Y213        LUT2 (Prop_lut2_I0_O)        0.043     5.490 f  vga/c2i3/i___41_i_1/O
                         net (fo=4, routed)           0.623     6.113    vga/c2i3/i___41_i_1_n_0
    SLICE_X73Y207        LUT6 (Prop_lut6_I5_O)        0.043     6.156 f  vga/c2i3/i___16_i_2/O
                         net (fo=1, routed)           0.546     6.703    vga/c2i3/i___16_i_2_n_0
    SLICE_X74Y205        LUT6 (Prop_lut6_I1_O)        0.043     6.746 f  vga/c2i3/i___16_i_1/O
                         net (fo=3, routed)           0.447     7.192    vga/c2i3/i___16_i_1_n_0
    SLICE_X75Y205        LUT4 (Prop_lut4_I0_O)        0.043     7.235 f  vga/c2i3/inst_reg[150]_i_3/O
                         net (fo=110, routed)         1.644     8.880    vga/c2i3/inst_reg[150]_i_3_n_0
    SLICE_X61Y207        LDPE                                         f  vga/c2i3/inst_reg[45]/PRE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/code_id_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/c2i2/inst_reg[116]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.648ns  (logic 0.218ns (33.643%)  route 0.430ns (66.357%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.100     3.194    vga/CLK_OUT1
    SLICE_X84Y197        FDRE                                         r  vga/code_id_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y197        FDRE (Prop_fdre_C_Q)         0.182     3.376 f  vga/code_id_reg[3]/Q
                         net (fo=143, routed)         0.430     3.806    vga/c2i2/Q[3]
    SLICE_X90Y203        LUT6 (Prop_lut6_I0_O)        0.036     3.842 r  vga/c2i2/i___0/O
                         net (fo=1, routed)           0.000     3.842    vga/c2i2/i___0_n_0
    SLICE_X90Y203        LDCE                                         r  vga/c2i2/inst_reg[116]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/code_if_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/c2i1/inst_reg[32]/L7/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.791ns  (logic 0.281ns (35.542%)  route 0.510ns (64.458%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.097     3.191    vga/CLK_OUT1
    SLICE_X82Y193        FDRE                                         r  vga/code_if_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y193        FDRE (Prop_fdre_C_Q)         0.209     3.400 r  vga/code_if_reg[3]/Q
                         net (fo=143, routed)         0.420     3.820    vga/c2i1/Q[3]
    SLICE_X90Y193        LUT6 (Prop_lut6_I4_O)        0.036     3.856 r  vga/c2i1/inst_reg[32]_i_1/O
                         net (fo=1, routed)           0.090     3.946    vga/c2i1/inst_reg[32]/D
    SLICE_X90Y193        LUT3 (Prop_lut3_I2_O)        0.036     3.982 r  vga/c2i1/inst_reg[32]/L3_1/O
                         net (fo=1, routed)           0.000     3.982    vga/c2i1/inst_reg[32]/D0
    SLICE_X90Y193        LDCE                                         r  vga/c2i1/inst_reg[32]/L7/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/code_wb_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/c2i5/inst_reg[48]/L7/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.822ns  (logic 0.254ns (30.889%)  route 0.568ns (69.111%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.083     3.177    vga/CLK_OUT1
    SLICE_X69Y184        FDRE                                         r  vga/code_wb_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y184        FDRE (Prop_fdre_C_Q)         0.182     3.359 f  vga/code_wb_reg[1]/Q
                         net (fo=4, routed)           0.292     3.651    vga/c2i5/Q[1]
    SLICE_X69Y185        LUT5 (Prop_lut5_I2_O)        0.036     3.687 f  vga/c2i5/i___16/O
                         net (fo=14, routed)          0.277     3.964    vga/c2i5/inst_reg[48]/CLR
    SLICE_X67Y185        LUT3 (Prop_lut3_I1_O)        0.036     4.000 r  vga/c2i5/inst_reg[48]/L3_1/O
                         net (fo=1, routed)           0.000     4.000    vga/c2i5/inst_reg[48]/D0
    SLICE_X67Y185        LDCE                                         r  vga/c2i5/inst_reg[48]/L7/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/code_if_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/c2i1/inst_reg[90]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.810ns  (logic 0.281ns (34.704%)  route 0.529ns (65.296%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.097     3.191    vga/CLK_OUT1
    SLICE_X82Y193        FDRE                                         r  vga/code_if_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y193        FDRE (Prop_fdre_C_Q)         0.209     3.400 r  vga/code_if_reg[6]/Q
                         net (fo=76, routed)          0.288     3.689    vga/c2i1/Q[6]
    SLICE_X89Y197        LUT6 (Prop_lut6_I5_O)        0.036     3.725 r  vga/c2i1/inst_reg[90]_i_2/O
                         net (fo=1, routed)           0.082     3.807    vga/c2i1/inst_reg[90]_i_2_n_0
    SLICE_X89Y197        LUT5 (Prop_lut5_I1_O)        0.036     3.843 r  vga/c2i1/inst_reg[90]_i_1/O
                         net (fo=1, routed)           0.159     4.001    vga/c2i1/inst_reg[90]_i_1_n_0
    SLICE_X90Y197        LDCE                                         r  vga/c2i1/inst_reg[90]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/code_if_reg[24]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/c2i1/inst_reg[40]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.811ns  (logic 0.218ns (26.878%)  route 0.593ns (73.122%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.099     3.193    vga/CLK_OUT1
    SLICE_X87Y193        FDRE                                         r  vga/code_if_reg[24]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y193        FDRE (Prop_fdre_C_Q)         0.182     3.375 r  vga/code_if_reg[24]/Q
                         net (fo=19, routed)          0.593     3.969    vga/c2i1/Q[24]
    SLICE_X92Y192        LUT6 (Prop_lut6_I2_O)        0.036     4.005 r  vga/c2i1/inst_reg[40]_i_1/O
                         net (fo=1, routed)           0.000     4.005    vga/c2i1/inst_reg[40]_i_1_n_0
    SLICE_X92Y192        LDCE                                         r  vga/c2i1/inst_reg[40]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/code_if_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/c2i1/inst_reg[145]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.817ns  (logic 0.218ns (26.671%)  route 0.599ns (73.329%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.096     3.190    vga/CLK_OUT1
    SLICE_X81Y190        FDRE                                         r  vga/code_if_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y190        FDRE (Prop_fdre_C_Q)         0.182     3.372 r  vga/code_if_reg[13]/Q
                         net (fo=196, routed)         0.438     3.811    vga/c2i1/Q[13]
    SLICE_X86Y196        LUT6 (Prop_lut6_I4_O)        0.036     3.847 r  vga/c2i1/i___68/O
                         net (fo=1, routed)           0.161     4.008    vga/c2i1/i___68_n_0
    SLICE_X86Y196        LDPE                                         r  vga/c2i1/inst_reg[145]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/code_if_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/c2i1/inst_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.852ns  (logic 0.254ns (29.816%)  route 0.598ns (70.184%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.096     3.190    vga/CLK_OUT1
    SLICE_X81Y190        FDRE                                         r  vga/code_if_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y190        FDRE (Prop_fdre_C_Q)         0.182     3.372 r  vga/code_if_reg[2]/Q
                         net (fo=122, routed)         0.514     3.886    vga/c2i1/Q[2]
    SLICE_X91Y198        LUT6 (Prop_lut6_I5_O)        0.036     3.922 r  vga/c2i1/inst_reg[25]_i_4/O
                         net (fo=1, routed)           0.084     4.006    vga/c2i1/inst_reg[25]_i_4_n_0
    SLICE_X91Y198        LUT6 (Prop_lut6_I5_O)        0.036     4.042 r  vga/c2i1/inst_reg[25]_i_1/O
                         net (fo=1, routed)           0.000     4.042    vga/c2i1/inst_reg[25]_i_1_n_0
    SLICE_X91Y198        LDCE                                         r  vga/c2i1/inst_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/code_wb_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/c2i5/inst_reg[88]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.874ns  (logic 0.218ns (24.933%)  route 0.656ns (75.067%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.084     3.178    vga/CLK_OUT1
    SLICE_X79Y191        FDRE                                         r  vga/code_wb_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y191        FDRE (Prop_fdre_C_Q)         0.182     3.360 r  vga/code_wb_reg[11]/Q
                         net (fo=18, routed)          0.471     3.831    vga/c2i5/Q[11]
    SLICE_X72Y190        LUT6 (Prop_lut6_I1_O)        0.036     3.867 r  vga/c2i5/inst_reg[88]_i_1/O
                         net (fo=1, routed)           0.186     4.053    vga/c2i5/inst_reg[88]_i_1_n_0
    SLICE_X72Y190        LDPE                                         r  vga/c2i5/inst_reg[88]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/code_wb_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/c2i5/inst_reg[60]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.875ns  (logic 0.254ns (29.029%)  route 0.621ns (70.971%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.084     3.178    vga/CLK_OUT1
    SLICE_X79Y191        FDRE                                         r  vga/code_wb_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y191        FDRE (Prop_fdre_C_Q)         0.182     3.360 f  vga/code_wb_reg[14]/Q
                         net (fo=204, routed)         0.291     3.652    vga/c2i5/Q[14]
    SLICE_X74Y191        LUT6 (Prop_lut6_I3_O)        0.036     3.688 f  vga/c2i5/inst_reg[60]_i_3/O
                         net (fo=1, routed)           0.088     3.775    vga/c2i5/inst_reg[60]_i_3_n_0
    SLICE_X74Y191        LUT6 (Prop_lut6_I4_O)        0.036     3.811 r  vga/c2i5/inst_reg[60]_i_1/O
                         net (fo=1, routed)           0.242     4.053    vga/c2i5/inst_reg[60]_i_1_n_0
    SLICE_X74Y193        LDCE                                         r  vga/c2i5/inst_reg[60]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/code_mem_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/c2i4/inst_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.885ns  (logic 0.281ns (31.754%)  route 0.604ns (68.246%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.084     3.178    vga/CLK_OUT1
    SLICE_X78Y191        FDRE                                         r  vga/code_mem_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y191        FDRE (Prop_fdre_C_Q)         0.209     3.387 r  vga/code_mem_reg[8]/Q
                         net (fo=18, routed)          0.436     3.823    vga/c2i4/Q[8]
    SLICE_X63Y195        LUT6 (Prop_lut6_I5_O)        0.036     3.859 r  vga/c2i4/inst_reg[25]_i_3/O
                         net (fo=1, routed)           0.168     4.027    vga/c2i4/inst_reg[25]_i_3_n_0
    SLICE_X61Y196        LUT6 (Prop_lut6_I4_O)        0.036     4.063 r  vga/c2i4/inst_reg[25]_i_1/O
                         net (fo=1, routed)           0.000     4.063    vga/c2i4/inst_reg[25]_i_1_n_0
    SLICE_X61Y196        LDCE                                         r  vga/c2i4/inst_reg[25]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkout2
  To Clock:  

Max Delay            23 Endpoints
Min Delay            23 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/U12/R_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.620ns  (logic 3.213ns (37.273%)  route 5.407ns (62.727%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.222    -2.372    vga/U12/CLK_OUT3
    SLICE_X50Y199        FDRE                                         r  vga/U12/R_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y199        FDRE (Prop_fdre_C_Q)         0.259    -2.113 r  vga/U12/R_reg[1]/Q
                         net (fo=1, routed)           5.407     3.294    VGA_R_OBUF[0]
    N22                  OBUF (Prop_obuf_I_O)         2.954     6.248 r  VGA_R_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.248    VGA_R[1]
    N22                                                               r  VGA_R[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/U12/B_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.244ns  (logic 3.195ns (38.757%)  route 5.049ns (61.243%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.213    -2.381    vga/U12/CLK_OUT3
    SLICE_X50Y200        FDRE                                         r  vga/U12/B_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y200        FDRE (Prop_fdre_C_Q)         0.259    -2.122 r  vga/U12/B_reg[3]/Q
                         net (fo=1, routed)           5.049     2.926    VGA_B_OBUF[3]
    T23                  OBUF (Prop_obuf_I_O)         2.936     5.862 r  VGA_B_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.862    VGA_B[3]
    T23                                                               r  VGA_B[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/U12/G_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.203ns  (logic 3.163ns (38.555%)  route 5.040ns (61.445%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.222    -2.372    vga/U12/CLK_OUT3
    SLICE_X51Y199        FDRE                                         r  vga/U12/G_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y199        FDRE (Prop_fdre_C_Q)         0.223    -2.149 r  vga/U12/G_reg[1]/Q
                         net (fo=1, routed)           5.040     2.891    VGA_G_OBUF[0]
    R23                  OBUF (Prop_obuf_I_O)         2.940     5.831 r  VGA_G_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.831    VGA_G[1]
    R23                                                               r  VGA_G[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN_SCAN/FSM_onehot_btn_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_X[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.025ns  (logic 2.432ns (30.302%)  route 5.593ns (69.698%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.383    -2.211    BTN_SCAN/CLK_OUT3
    SLICE_X80Y126        FDRE                                         r  BTN_SCAN/FSM_onehot_btn_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y126        FDRE (Prop_fdre_C_Q)         0.223    -1.988 r  BTN_SCAN/FSM_onehot_btn_x_reg[4]/Q
                         net (fo=6, routed)           0.609    -1.379    BTN_SCAN/FSM_onehot_btn_x_reg_n_0_[4]
    SLICE_X80Y126        LUT4 (Prop_lut4_I1_O)        0.049    -1.330 r  BTN_SCAN/BTN_X_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.984     3.654    BTN_X_OBUF[2]
    W19                  OBUF (Prop_obuf_I_O)         2.160     5.813 r  BTN_X_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.813    BTN_X[2]
    W19                                                               r  BTN_X[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN_SCAN/FSM_onehot_btn_x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_X[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.006ns  (logic 2.416ns (30.181%)  route 5.590ns (69.819%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.383    -2.211    BTN_SCAN/CLK_OUT3
    SLICE_X80Y126        FDRE                                         r  BTN_SCAN/FSM_onehot_btn_x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y126        FDRE (Prop_fdre_C_Q)         0.223    -1.988 r  BTN_SCAN/FSM_onehot_btn_x_reg[3]/Q
                         net (fo=6, routed)           0.569    -1.419    BTN_SCAN/FSM_onehot_btn_x_reg_n_0_[3]
    SLICE_X80Y126        LUT4 (Prop_lut4_I3_O)        0.050    -1.369 r  BTN_SCAN/BTN_X_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           5.021     3.652    BTN_X_OBUF[3]
    W15                  OBUF (Prop_obuf_I_O)         2.143     5.795 r  BTN_X_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.795    BTN_X[3]
    W15                                                               r  BTN_X[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN_SCAN/FSM_onehot_btn_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_X[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.001ns  (logic 2.427ns (30.331%)  route 5.574ns (69.669%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.383    -2.211    BTN_SCAN/CLK_OUT3
    SLICE_X80Y126        FDRE                                         r  BTN_SCAN/FSM_onehot_btn_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y126        FDRE (Prop_fdre_C_Q)         0.223    -1.988 r  BTN_SCAN/FSM_onehot_btn_x_reg[4]/Q
                         net (fo=6, routed)           0.604    -1.384    BTN_SCAN/FSM_onehot_btn_x_reg_n_0_[4]
    SLICE_X80Y126        LUT4 (Prop_lut4_I2_O)        0.054    -1.330 r  BTN_SCAN/BTN_X_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.970     3.640    BTN_X_OBUF[0]
    V17                  OBUF (Prop_obuf_I_O)         2.150     5.790 r  BTN_X_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.790    BTN_X[0]
    V17                                                               r  BTN_X[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/U12/R_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.148ns  (logic 3.199ns (39.259%)  route 4.949ns (60.741%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.213    -2.381    vga/U12/CLK_OUT3
    SLICE_X50Y200        FDRE                                         r  vga/U12/R_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y200        FDRE (Prop_fdre_C_Q)         0.259    -2.122 r  vga/U12/R_reg[3]/Q
                         net (fo=1, routed)           4.949     2.827    VGA_R_OBUF[2]
    P21                  OBUF (Prop_obuf_I_O)         2.940     5.767 r  VGA_R_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.767    VGA_R[3]
    P21                                                               r  VGA_R[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/U12/G_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.131ns  (logic 3.164ns (38.915%)  route 4.967ns (61.085%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.222    -2.372    vga/U12/CLK_OUT3
    SLICE_X51Y199        FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y199        FDRE (Prop_fdre_C_Q)         0.223    -2.149 r  vga/U12/G_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           4.967     2.818    lopt_2
    R22                  OBUF (Prop_obuf_I_O)         2.941     5.759 r  VGA_G_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.759    VGA_G[0]
    R22                                                               r  VGA_G[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/U12/G_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.110ns  (logic 3.207ns (39.537%)  route 4.904ns (60.463%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.222    -2.372    vga/U12/CLK_OUT3
    SLICE_X50Y199        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y199        FDRE (Prop_fdre_C_Q)         0.259    -2.113 r  vga/U12/G_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           4.904     2.790    lopt_4
    T24                  OBUF (Prop_obuf_I_O)         2.947     5.738 r  VGA_G_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.738    VGA_G[2]
    T24                                                               r  VGA_G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/U12/R_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_R[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.087ns  (logic 3.201ns (39.583%)  route 4.886ns (60.417%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.213    -2.381    vga/U12/CLK_OUT3
    SLICE_X50Y200        FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y200        FDRE (Prop_fdre_C_Q)         0.259    -2.122 r  vga/U12/R_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           4.886     2.764    lopt_8
    R21                  OBUF (Prop_obuf_I_O)         2.942     5.706 r  VGA_R_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.706    VGA_R[2]
    R21                                                               r  VGA_R[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DISPLAY/P2S_SEG/buff_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SEGLED_DO
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.615ns  (logic 1.526ns (58.364%)  route 1.089ns (41.636%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.587    -0.606    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X68Y117        FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y117        FDRE (Prop_fdre_C_Q)         0.100    -0.506 r  DISPLAY/P2S_SEG/buff_reg[64]/Q
                         net (fo=1, routed)           1.089     0.583    SEGLED_DO_OBUF
    L24                  OBUF (Prop_obuf_I_O)         1.426     2.009 r  SEGLED_DO_OBUF_inst/O
                         net (fo=0)                   0.000     2.009    SEGLED_DO
    L24                                                               r  SEGLED_DO (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISPLAY/P2S_SEG/s_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SEGLED_CLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.993ns  (logic 1.516ns (50.658%)  route 1.477ns (49.342%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.584    -0.609    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X67Y120        FDRE                                         r  DISPLAY/P2S_SEG/s_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y120        FDRE (Prop_fdre_C_Q)         0.100    -0.509 r  DISPLAY/P2S_SEG/s_clk_reg/Q
                         net (fo=25, routed)          1.477     0.968    SEGLED_CLK_OBUF
    M24                  OBUF (Prop_obuf_I_O)         1.416     2.384 r  SEGLED_CLK_OBUF_inst/O
                         net (fo=0)                   0.000     2.384    SEGLED_CLK
    M24                                                               r  SEGLED_CLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISPLAY/P2S_LED/s_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED_CLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.045ns  (logic 1.499ns (49.217%)  route 1.546ns (50.783%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.582    -0.611    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X68Y127        FDRE                                         r  DISPLAY/P2S_LED/s_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y127        FDRE (Prop_fdre_C_Q)         0.100    -0.511 r  DISPLAY/P2S_LED/s_clk_reg/Q
                         net (fo=10, routed)          1.546     1.036    LED_CLK_OBUF
    N26                  OBUF (Prop_obuf_I_O)         1.399     2.434 r  LED_CLK_OBUF_inst/O
                         net (fo=0)                   0.000     2.434    LED_CLK
    N26                                                               r  LED_CLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISPLAY/P2S_LED/buff_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED_DO
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.052ns  (logic 1.509ns (49.455%)  route 1.543ns (50.545%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.583    -0.610    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X69Y128        FDRE                                         r  DISPLAY/P2S_LED/buff_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y128        FDRE (Prop_fdre_C_Q)         0.100    -0.510 r  DISPLAY/P2S_LED/buff_reg[16]/Q
                         net (fo=1, routed)           1.543     1.033    LED_DO_OBUF
    M26                  OBUF (Prop_obuf_I_O)         1.409     2.442 r  LED_DO_OBUF_inst/O
                         net (fo=0)                   0.000     2.442    LED_DO
    M26                                                               r  LED_DO (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/U12/G_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.274ns  (logic 1.431ns (43.704%)  route 1.843ns (56.296%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.545    -0.648    vga/U12/CLK_OUT3
    SLICE_X50Y199        FDRE                                         r  vga/U12/G_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y199        FDRE (Prop_fdre_C_Q)         0.118    -0.530 r  vga/U12/G_reg[3]/Q
                         net (fo=1, routed)           1.843     1.314    VGA_G_OBUF[2]
    T25                  OBUF (Prop_obuf_I_O)         1.313     2.627 r  VGA_G_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.627    VGA_G[3]
    T25                                                               r  VGA_G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/U12/B_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_B[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.440ns  (logic 1.409ns (40.948%)  route 2.031ns (59.052%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.531    -0.662    vga/U12/CLK_OUT3
    SLICE_X50Y200        FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y200        FDRE (Prop_fdre_C_Q)         0.118    -0.544 r  vga/U12/B_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           2.031     1.488    lopt
    T20                  OBUF (Prop_obuf_I_O)         1.291     2.778 r  VGA_B_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.778    VGA_B[0]
    T20                                                               r  VGA_B[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/U12/B_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_B[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.473ns  (logic 1.392ns (40.094%)  route 2.080ns (59.906%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.531    -0.662    vga/U12/CLK_OUT3
    SLICE_X51Y200        FDRE                                         r  vga/U12/B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y200        FDRE (Prop_fdre_C_Q)         0.100    -0.562 r  vga/U12/B_reg[1]/Q
                         net (fo=1, routed)           2.080     1.519    VGA_B_OBUF[0]
    R20                  OBUF (Prop_obuf_I_O)         1.292     2.811 r  VGA_B_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.811    VGA_B[1]
    R20                                                               r  VGA_B[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/U12/B_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_B[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.494ns  (logic 1.419ns (40.599%)  route 2.075ns (59.401%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.545    -0.648    vga/U12/CLK_OUT3
    SLICE_X51Y199        FDRE                                         r  vga/U12/B_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y199        FDRE (Prop_fdre_C_Q)         0.100    -0.548 r  vga/U12/B_reg[2]/Q
                         net (fo=1, routed)           2.075     1.528    VGA_B_OBUF[2]
    T22                  OBUF (Prop_obuf_I_O)         1.319     2.846 r  VGA_B_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.846    VGA_B[2]
    T22                                                               r  VGA_B[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/U12/VS_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.545ns  (logic 1.434ns (40.453%)  route 2.111ns (59.547%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.530    -0.663    vga/U12/CLK_OUT3
    SLICE_X61Y201        FDRE                                         r  vga/U12/VS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y201        FDRE (Prop_fdre_C_Q)         0.100    -0.563 r  vga/U12/VS_reg/Q
                         net (fo=1, routed)           2.111     1.548    VS_OBUF
    M21                  OBUF (Prop_obuf_I_O)         1.334     2.882 r  VS_OBUF_inst/O
                         net (fo=0)                   0.000     2.882    VS
    M21                                                               r  VS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/U12/HS_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.580ns  (logic 1.448ns (40.453%)  route 2.132ns (59.547%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.529    -0.664    vga/U12/CLK_OUT3
    SLICE_X62Y202        FDRE                                         r  vga/U12/HS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y202        FDRE (Prop_fdre_C_Q)         0.118    -0.546 r  vga/U12/HS_reg/Q
                         net (fo=1, routed)           2.132     1.586    HS_OBUF
    M22                  OBUF (Prop_obuf_I_O)         1.330     2.917 r  HS_OBUF_inst/O
                         net (fo=0)                   0.000     2.917    HS
    M22                                                               r  HS (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clkout0

Max Delay            35 Endpoints
Min Delay            35 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            vga/ascii_code_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.277ns  (logic 0.831ns (13.246%)  route 5.446ns (86.754%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  SW_IBUF[15]_inst/O
                         net (fo=2, routed)           4.341     5.086    vga/U12/SW_IBUF[2]
    SLICE_X68Y199        LUT4 (Prop_lut4_I0_O)        0.043     5.129 r  vga/U12/ascii_code[6]_i_5/O
                         net (fo=9, routed)           1.105     6.234    vga/U12/flag117_out
    SLICE_X72Y200        LUT6 (Prop_lut6_I3_O)        0.043     6.277 r  vga/U12/ascii_code[3]_i_1/O
                         net (fo=1, routed)           0.000     6.277    vga/U12_n_85
    SLICE_X72Y200        FDRE                                         r  vga/ascii_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     1.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -5.325 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    -2.989    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.906 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.073    -1.833    vga/CLK_OUT1
    SLICE_X72Y200        FDRE                                         r  vga/ascii_code_reg[3]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            vga/flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.060ns  (logic 0.880ns (14.530%)  route 5.179ns (85.470%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  SW_IBUF[15]_inst/O
                         net (fo=2, routed)           4.341     5.086    vga/U12/SW_IBUF[2]
    SLICE_X68Y199        LUT4 (Prop_lut4_I0_O)        0.043     5.129 r  vga/U12/ascii_code[6]_i_5/O
                         net (fo=9, routed)           0.483     5.613    vga/U12/flag117_out
    SLICE_X69Y200        LUT6 (Prop_lut6_I0_O)        0.043     5.656 r  vga/U12/flag_i_2/O
                         net (fo=1, routed)           0.355     6.011    vga/U12/flag1_out
    SLICE_X69Y200        LUT3 (Prop_lut3_I0_O)        0.049     6.060 r  vga/U12/flag_i_1/O
                         net (fo=1, routed)           0.000     6.060    vga/U12_n_81
    SLICE_X69Y200        FDRE                                         r  vga/flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     1.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -5.325 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    -2.989    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.906 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.073    -1.833    vga/CLK_OUT1
    SLICE_X69Y200        FDRE                                         r  vga/flag_reg/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            vga/ascii_code_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.041ns  (logic 0.831ns (13.764%)  route 5.210ns (86.236%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  SW_IBUF[15]_inst/O
                         net (fo=2, routed)           4.341     5.086    vga/U12/SW_IBUF[2]
    SLICE_X68Y199        LUT4 (Prop_lut4_I0_O)        0.043     5.129 r  vga/U12/ascii_code[6]_i_5/O
                         net (fo=9, routed)           0.217     5.347    vga/U12/flag117_out
    SLICE_X71Y199        LUT6 (Prop_lut6_I5_O)        0.043     5.390 r  vga/U12/ascii_code[6]_i_1/O
                         net (fo=7, routed)           0.651     6.041    vga/ascii_code
    SLICE_X71Y200        FDRE                                         r  vga/ascii_code_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     1.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -5.325 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    -2.989    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.906 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.073    -1.833    vga/CLK_OUT1
    SLICE_X71Y200        FDRE                                         r  vga/ascii_code_reg[2]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            vga/ascii_code_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.041ns  (logic 0.831ns (13.764%)  route 5.210ns (86.236%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  SW_IBUF[15]_inst/O
                         net (fo=2, routed)           4.341     5.086    vga/U12/SW_IBUF[2]
    SLICE_X68Y199        LUT4 (Prop_lut4_I0_O)        0.043     5.129 r  vga/U12/ascii_code[6]_i_5/O
                         net (fo=9, routed)           0.217     5.347    vga/U12/flag117_out
    SLICE_X71Y199        LUT6 (Prop_lut6_I5_O)        0.043     5.390 r  vga/U12/ascii_code[6]_i_1/O
                         net (fo=7, routed)           0.651     6.041    vga/ascii_code
    SLICE_X71Y200        FDRE                                         r  vga/ascii_code_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     1.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -5.325 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    -2.989    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.906 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.073    -1.833    vga/CLK_OUT1
    SLICE_X71Y200        FDRE                                         r  vga/ascii_code_reg[6]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            vga/ascii_code_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.968ns  (logic 0.831ns (13.932%)  route 5.137ns (86.068%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.817ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.817ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  SW_IBUF[15]_inst/O
                         net (fo=2, routed)           4.341     5.086    vga/U12/SW_IBUF[2]
    SLICE_X68Y199        LUT4 (Prop_lut4_I0_O)        0.043     5.129 r  vga/U12/ascii_code[6]_i_5/O
                         net (fo=9, routed)           0.217     5.347    vga/U12/flag117_out
    SLICE_X71Y199        LUT6 (Prop_lut6_I5_O)        0.043     5.390 r  vga/U12/ascii_code[6]_i_1/O
                         net (fo=7, routed)           0.578     5.968    vga/ascii_code
    SLICE_X72Y199        FDRE                                         r  vga/ascii_code_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     1.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -5.325 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    -2.989    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.906 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.089    -1.817    vga/CLK_OUT1
    SLICE_X72Y199        FDRE                                         r  vga/ascii_code_reg[4]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            vga/ascii_code_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.968ns  (logic 0.831ns (13.932%)  route 5.137ns (86.068%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.817ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.817ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  SW_IBUF[15]_inst/O
                         net (fo=2, routed)           4.341     5.086    vga/U12/SW_IBUF[2]
    SLICE_X68Y199        LUT4 (Prop_lut4_I0_O)        0.043     5.129 r  vga/U12/ascii_code[6]_i_5/O
                         net (fo=9, routed)           0.217     5.347    vga/U12/flag117_out
    SLICE_X71Y199        LUT6 (Prop_lut6_I5_O)        0.043     5.390 r  vga/U12/ascii_code[6]_i_1/O
                         net (fo=7, routed)           0.578     5.968    vga/ascii_code
    SLICE_X72Y199        FDRE                                         r  vga/ascii_code_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     1.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -5.325 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    -2.989    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.906 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.089    -1.817    vga/CLK_OUT1
    SLICE_X72Y199        FDRE                                         r  vga/ascii_code_reg[5]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            vga/ascii_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.918ns  (logic 0.831ns (14.050%)  route 5.086ns (85.950%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.817ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.817ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  SW_IBUF[15]_inst/O
                         net (fo=2, routed)           4.341     5.086    vga/U12/SW_IBUF[2]
    SLICE_X68Y199        LUT4 (Prop_lut4_I0_O)        0.043     5.129 r  vga/U12/ascii_code[6]_i_5/O
                         net (fo=9, routed)           0.745     5.875    vga/U12/flag117_out
    SLICE_X72Y199        LUT6 (Prop_lut6_I3_O)        0.043     5.918 r  vga/U12/ascii_code[5]_i_1/O
                         net (fo=1, routed)           0.000     5.918    vga/U12_n_83
    SLICE_X72Y199        FDRE                                         r  vga/ascii_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     1.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -5.325 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    -2.989    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.906 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.089    -1.817    vga/CLK_OUT1
    SLICE_X72Y199        FDRE                                         r  vga/ascii_code_reg[5]/C

Slack:                    inf
  Source:                 SW[13]
                            (input port)
  Destination:            vga/strdata_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.898ns  (logic 0.811ns (13.755%)  route 5.086ns (86.245%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE13                                              0.000     0.000 f  SW[13] (IN)
                         net (fo=0)                   0.000     0.000    SW[13]
    AE13                 IBUF (Prop_ibuf_I_O)         0.762     0.762 f  SW_IBUF[13]_inst/O
                         net (fo=14, routed)          4.373     5.136    vga/U12/SW_IBUF[0]
    SLICE_X68Y202        LUT2 (Prop_lut2_I1_O)        0.049     5.185 r  vga/U12/strdata[52]_i_1/O
                         net (fo=5, routed)           0.713     5.898    vga/U12_n_219
    SLICE_X66Y201        FDRE                                         r  vga/strdata_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     1.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -5.325 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    -2.989    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.906 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.073    -1.833    vga/CLK_OUT1
    SLICE_X66Y201        FDRE                                         r  vga/strdata_reg[27]/C

Slack:                    inf
  Source:                 SW[13]
                            (input port)
  Destination:            vga/strdata_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.898ns  (logic 0.811ns (13.755%)  route 5.086ns (86.245%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE13                                              0.000     0.000 f  SW[13] (IN)
                         net (fo=0)                   0.000     0.000    SW[13]
    AE13                 IBUF (Prop_ibuf_I_O)         0.762     0.762 f  SW_IBUF[13]_inst/O
                         net (fo=14, routed)          4.373     5.136    vga/U12/SW_IBUF[0]
    SLICE_X68Y202        LUT2 (Prop_lut2_I1_O)        0.049     5.185 r  vga/U12/strdata[52]_i_1/O
                         net (fo=5, routed)           0.713     5.898    vga/U12_n_219
    SLICE_X66Y201        FDRE                                         r  vga/strdata_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     1.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -5.325 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    -2.989    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.906 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.073    -1.833    vga/CLK_OUT1
    SLICE_X66Y201        FDRE                                         r  vga/strdata_reg[28]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            vga/ascii_code_reg[0]_inv/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.842ns  (logic 0.831ns (14.232%)  route 5.011ns (85.768%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  SW_IBUF[15]_inst/O
                         net (fo=2, routed)           4.341     5.086    vga/U12/SW_IBUF[2]
    SLICE_X68Y199        LUT4 (Prop_lut4_I0_O)        0.043     5.129 r  vga/U12/ascii_code[6]_i_5/O
                         net (fo=9, routed)           0.217     5.347    vga/U12/flag117_out
    SLICE_X71Y199        LUT6 (Prop_lut6_I5_O)        0.043     5.390 r  vga/U12/ascii_code[6]_i_1/O
                         net (fo=7, routed)           0.452     5.842    vga/ascii_code
    SLICE_X72Y200        FDRE                                         r  vga/ascii_code_reg[0]_inv/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     1.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -5.325 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    -2.989    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.906 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.073    -1.833    vga/CLK_OUT1
    SLICE_X72Y200        FDRE                                         r  vga/ascii_code_reg[0]_inv/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/c2i1/inst_reg[48]/L7/G
                            (positive level-sensitive latch)
  Destination:            vga/ascii_code_reg[0]_inv/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.939ns  (logic 0.330ns (35.156%)  route 0.609ns (64.844%))
  Logic Levels:           6  (LDCE=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y194        LDCE                         0.000     0.000 r  vga/c2i1/inst_reg[48]/L7/G
    SLICE_X92Y194        LDCE (EnToQ_ldce_G_Q)        0.128     0.128 f  vga/c2i1/inst_reg[48]/L7/Q
                         net (fo=1, routed)           0.120     0.248    vga/c2i1/inst_if[48]
    SLICE_X93Y194        LUT6 (Prop_lut6_I0_O)        0.028     0.276 f  vga/c2i1/ascii_code[0]_inv_i_41/O
                         net (fo=1, routed)           0.000     0.276    vga/c2i1/ascii_code[0]_inv_i_41_n_0
    SLICE_X93Y194        MUXF7 (Prop_muxf7_I1_O)      0.059     0.335 f  vga/c2i1/ascii_code_reg[0]_inv_i_18/O
                         net (fo=1, routed)           0.000     0.335    vga/c2i1/ascii_code_reg[0]_inv_i_18_n_0
    SLICE_X93Y194        MUXF8 (Prop_muxf8_I0_O)      0.017     0.352 f  vga/c2i1/ascii_code_reg[0]_inv_i_10/O
                         net (fo=1, routed)           0.294     0.646    vga/U12/ascii_code_reg[0]_inv_0
    SLICE_X80Y200        LUT5 (Prop_lut5_I4_O)        0.070     0.716 f  vga/U12/ascii_code[0]_inv_i_4/O
                         net (fo=1, routed)           0.194     0.911    vga/U12/ascii_code[0]_inv_i_4_n_0
    SLICE_X72Y200        LUT6 (Prop_lut6_I4_O)        0.028     0.939 r  vga/U12/ascii_code[0]_inv_i_1/O
                         net (fo=1, routed)           0.000     0.939    vga/U12_n_88
    SLICE_X72Y200        FDRE                                         r  vga/ascii_code_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.732    -0.726    vga/CLK_OUT1
    SLICE_X72Y200        FDRE                                         r  vga/ascii_code_reg[0]_inv/C

Slack:                    inf
  Source:                 vga/c2i1/inst_reg[107]/G
                            (positive level-sensitive latch)
  Destination:            vga/ascii_code_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.960ns  (logic 0.321ns (33.424%)  route 0.639ns (66.576%))
  Logic Levels:           6  (LDCE=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y198        LDCE                         0.000     0.000 r  vga/c2i1/inst_reg[107]/G
    SLICE_X96Y198        LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  vga/c2i1/inst_reg[107]/Q
                         net (fo=1, routed)           0.124     0.252    vga/c2i1/inst_if[107]
    SLICE_X95Y198        LUT6 (Prop_lut6_I1_O)        0.028     0.280 r  vga/c2i1/ascii_code[3]_i_42/O
                         net (fo=1, routed)           0.000     0.280    vga/c2i1/ascii_code[3]_i_42_n_0
    SLICE_X95Y198        MUXF7 (Prop_muxf7_I0_O)      0.050     0.330 r  vga/c2i1/ascii_code_reg[3]_i_19/O
                         net (fo=1, routed)           0.000     0.330    vga/c2i1/ascii_code_reg[3]_i_19_n_0
    SLICE_X95Y198        MUXF8 (Prop_muxf8_I1_O)      0.017     0.347 r  vga/c2i1/ascii_code_reg[3]_i_10/O
                         net (fo=1, routed)           0.294     0.641    vga/U12/ascii_code_reg[3]_0
    SLICE_X80Y200        LUT5 (Prop_lut5_I4_O)        0.070     0.711 r  vga/U12/ascii_code[3]_i_4/O
                         net (fo=1, routed)           0.221     0.932    vga/U12/ascii_code[3]_i_4_n_0
    SLICE_X72Y200        LUT6 (Prop_lut6_I4_O)        0.028     0.960 r  vga/U12/ascii_code[3]_i_1/O
                         net (fo=1, routed)           0.000     0.960    vga/U12_n_85
    SLICE_X72Y200        FDRE                                         r  vga/ascii_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.732    -0.726    vga/CLK_OUT1
    SLICE_X72Y200        FDRE                                         r  vga/ascii_code_reg[3]/C

Slack:                    inf
  Source:                 vga/c2i1/inst_reg[57]/G
                            (positive level-sensitive latch)
  Destination:            vga/ascii_code_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.996ns  (logic 0.331ns (33.249%)  route 0.665ns (66.751%))
  Logic Levels:           6  (LDCE=1 LUT3=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y198        LDCE                         0.000     0.000 r  vga/c2i1/inst_reg[57]/G
    SLICE_X88Y198        LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  vga/c2i1/inst_reg[57]/Q
                         net (fo=1, routed)           0.127     0.255    vga/c2i1/inst_if[57]
    SLICE_X88Y198        LUT6 (Prop_lut6_I0_O)        0.028     0.283 r  vga/c2i1/ascii_code[1]_i_41/O
                         net (fo=1, routed)           0.000     0.283    vga/c2i1/ascii_code[1]_i_41_n_0
    SLICE_X88Y198        MUXF7 (Prop_muxf7_I1_O)      0.051     0.334 r  vga/c2i1/ascii_code_reg[1]_i_19/O
                         net (fo=1, routed)           0.124     0.458    vga/U12/ascii_code[1]_i_4_1
    SLICE_X85Y198        LUT3 (Prop_lut3_I2_O)        0.068     0.526 r  vga/U12/ascii_code[1]_i_10/O
                         net (fo=1, routed)           0.151     0.677    vga/U12/ascii_code[1]_i_10_n_0
    SLICE_X80Y200        LUT5 (Prop_lut5_I4_O)        0.028     0.705 r  vga/U12/ascii_code[1]_i_4/O
                         net (fo=1, routed)           0.263     0.968    vga/U12/ascii_code[1]_i_4_n_0
    SLICE_X72Y200        LUT6 (Prop_lut6_I4_O)        0.028     0.996 r  vga/U12/ascii_code[1]_i_1/O
                         net (fo=1, routed)           0.000     0.996    vga/U12_n_87
    SLICE_X72Y200        FDRE                                         r  vga/ascii_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.732    -0.726    vga/CLK_OUT1
    SLICE_X72Y200        FDRE                                         r  vga/ascii_code_reg[1]/C

Slack:                    inf
  Source:                 vga/c2i2/inst_reg[38]/L7/G
                            (positive level-sensitive latch)
  Destination:            vga/ascii_code_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.080ns  (logic 0.345ns (31.935%)  route 0.735ns (68.065%))
  Logic Levels:           6  (LDCE=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y207        LDCE                         0.000     0.000 r  vga/c2i2/inst_reg[38]/L7/G
    SLICE_X94Y207        LDCE (EnToQ_ldce_G_Q)        0.143     0.143 r  vga/c2i2/inst_reg[38]/L7/Q
                         net (fo=1, routed)           0.092     0.235    vga/c2i2/inst_id[38]
    SLICE_X93Y207        LUT6 (Prop_lut6_I3_O)        0.028     0.263 r  vga/c2i2/ascii_code[6]_i_78/O
                         net (fo=1, routed)           0.000     0.263    vga/c2i2/ascii_code[6]_i_78_n_0
    SLICE_X93Y207        MUXF7 (Prop_muxf7_I0_O)      0.059     0.322 r  vga/c2i2/ascii_code_reg[6]_i_52/O
                         net (fo=1, routed)           0.000     0.322    vga/c2i2/ascii_code_reg[6]_i_52_n_0
    SLICE_X93Y207        MUXF8 (Prop_muxf8_I0_O)      0.017     0.339 r  vga/c2i2/ascii_code_reg[6]_i_31/O
                         net (fo=1, routed)           0.317     0.656    vga/U12/ascii_code_reg[6]
    SLICE_X81Y199        LUT5 (Prop_lut5_I3_O)        0.070     0.726 r  vga/U12/ascii_code[6]_i_9/O
                         net (fo=1, routed)           0.327     1.052    vga/U12/ascii_code[6]_i_9_n_0
    SLICE_X71Y200        LUT6 (Prop_lut6_I4_O)        0.028     1.080 r  vga/U12/ascii_code[6]_i_2/O
                         net (fo=1, routed)           0.000     1.080    vga/U12_n_82
    SLICE_X71Y200        FDRE                                         r  vga/ascii_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.732    -0.726    vga/CLK_OUT1
    SLICE_X71Y200        FDRE                                         r  vga/ascii_code_reg[6]/C

Slack:                    inf
  Source:                 vga/c2i2/inst_reg[58]/L7/G
                            (positive level-sensitive latch)
  Destination:            vga/ascii_code_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.096ns  (logic 0.311ns (28.380%)  route 0.785ns (71.620%))
  Logic Levels:           6  (LDCE=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y209        LDCE                         0.000     0.000 r  vga/c2i2/inst_reg[58]/L7/G
    SLICE_X93Y209        LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  vga/c2i2/inst_reg[58]/L7/Q
                         net (fo=1, routed)           0.095     0.223    vga/c2i2/inst_id[58]
    SLICE_X94Y209        LUT6 (Prop_lut6_I3_O)        0.028     0.251 r  vga/c2i2/ascii_code[2]_i_42/O
                         net (fo=1, routed)           0.000     0.251    vga/c2i2/ascii_code[2]_i_42_n_0
    SLICE_X94Y209        MUXF7 (Prop_muxf7_I1_O)      0.043     0.294 r  vga/c2i2/ascii_code_reg[2]_i_20/O
                         net (fo=1, routed)           0.000     0.294    vga/c2i2/ascii_code_reg[2]_i_20_n_0
    SLICE_X94Y209        MUXF8 (Prop_muxf8_I1_O)      0.017     0.311 r  vga/c2i2/ascii_code_reg[2]_i_10/O
                         net (fo=1, routed)           0.313     0.624    vga/U12/ascii_code_reg[2]
    SLICE_X80Y200        LUT5 (Prop_lut5_I3_O)        0.067     0.691 r  vga/U12/ascii_code[2]_i_4/O
                         net (fo=1, routed)           0.377     1.068    vga/U12/ascii_code[2]_i_4_n_0
    SLICE_X71Y200        LUT6 (Prop_lut6_I4_O)        0.028     1.096 r  vga/U12/ascii_code[2]_i_1/O
                         net (fo=1, routed)           0.000     1.096    vga/U12_n_86
    SLICE_X71Y200        FDRE                                         r  vga/ascii_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.732    -0.726    vga/CLK_OUT1
    SLICE_X71Y200        FDRE                                         r  vga/ascii_code_reg[2]/C

Slack:                    inf
  Source:                 vga/c2i2/inst_reg[77]/G
                            (positive level-sensitive latch)
  Destination:            vga/ascii_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.152ns  (logic 0.321ns (27.856%)  route 0.831ns (72.144%))
  Logic Levels:           6  (LDPE=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y207        LDPE                         0.000     0.000 r  vga/c2i2/inst_reg[77]/G
    SLICE_X97Y207        LDPE (EnToQ_ldpe_G_Q)        0.128     0.128 r  vga/c2i2/inst_reg[77]/Q
                         net (fo=1, routed)           0.119     0.247    vga/c2i2/inst_id[77]
    SLICE_X97Y207        LUT6 (Prop_lut6_I1_O)        0.028     0.275 r  vga/c2i2/ascii_code[5]_i_39/O
                         net (fo=1, routed)           0.000     0.275    vga/c2i2/ascii_code[5]_i_39_n_0
    SLICE_X97Y207        MUXF7 (Prop_muxf7_I0_O)      0.050     0.325 r  vga/c2i2/ascii_code_reg[5]_i_18/O
                         net (fo=1, routed)           0.000     0.325    vga/c2i2/ascii_code_reg[5]_i_18_n_0
    SLICE_X97Y207        MUXF8 (Prop_muxf8_I1_O)      0.017     0.342 r  vga/c2i2/ascii_code_reg[5]_i_9/O
                         net (fo=1, routed)           0.422     0.764    vga/U12/ascii_code_reg[5]
    SLICE_X81Y199        LUT5 (Prop_lut5_I3_O)        0.070     0.834 r  vga/U12/ascii_code[5]_i_4/O
                         net (fo=1, routed)           0.290     1.124    vga/U12/ascii_code[5]_i_4_n_0
    SLICE_X72Y199        LUT6 (Prop_lut6_I4_O)        0.028     1.152 r  vga/U12/ascii_code[5]_i_1/O
                         net (fo=1, routed)           0.000     1.152    vga/U12_n_83
    SLICE_X72Y199        FDRE                                         r  vga/ascii_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.741    -0.717    vga/CLK_OUT1
    SLICE_X72Y199        FDRE                                         r  vga/ascii_code_reg[5]/C

Slack:                    inf
  Source:                 vga/c2i2/inst_reg[52]/L7/G
                            (positive level-sensitive latch)
  Destination:            vga/ascii_code_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.176ns  (logic 0.372ns (31.622%)  route 0.804ns (68.378%))
  Logic Levels:           6  (LDCE=1 LUT3=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y202        LDCE                         0.000     0.000 r  vga/c2i2/inst_reg[52]/L7/G
    SLICE_X84Y202        LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  vga/c2i2/inst_reg[52]/L7/Q
                         net (fo=1, routed)           0.120     0.248    vga/c2i2/inst_id[52]
    SLICE_X85Y203        LUT6 (Prop_lut6_I3_O)        0.028     0.276 r  vga/c2i2/ascii_code[4]_i_35/O
                         net (fo=1, routed)           0.000     0.276    vga/U12/ascii_code[4]_i_9_0
    SLICE_X85Y203        MUXF7 (Prop_muxf7_I1_O)      0.051     0.327 r  vga/U12/ascii_code_reg[4]_i_16/O
                         net (fo=1, routed)           0.171     0.498    vga/U12/ascii_code_reg[4]_i_16_n_0
    SLICE_X85Y202        LUT3 (Prop_lut3_I1_O)        0.069     0.567 r  vga/U12/ascii_code[4]_i_9/O
                         net (fo=1, routed)           0.239     0.806    vga/U12/ascii_code[4]_i_9_n_0
    SLICE_X81Y199        LUT5 (Prop_lut5_I3_O)        0.068     0.874 r  vga/U12/ascii_code[4]_i_4/O
                         net (fo=1, routed)           0.275     1.148    vga/U12/ascii_code[4]_i_4_n_0
    SLICE_X72Y199        LUT6 (Prop_lut6_I4_O)        0.028     1.176 r  vga/U12/ascii_code[4]_i_1/O
                         net (fo=1, routed)           0.000     1.176    vga/U12_n_84
    SLICE_X72Y199        FDRE                                         r  vga/ascii_code_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.741    -0.717    vga/CLK_OUT1
    SLICE_X72Y199        FDRE                                         r  vga/ascii_code_reg[4]/C

Slack:                    inf
  Source:                 SW[13]
                            (input port)
  Destination:            vga/strdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.304ns  (logic 0.172ns (7.455%)  route 2.133ns (92.545%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.728ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE13                                              0.000     0.000 f  SW[13] (IN)
                         net (fo=0)                   0.000     0.000    SW[13]
    AE13                 IBUF (Prop_ibuf_I_O)         0.144     0.144 f  SW_IBUF[13]_inst/O
                         net (fo=14, routed)          2.133     2.276    vga/U12/SW_IBUF[0]
    SLICE_X74Y203        LUT3 (Prop_lut3_I2_O)        0.028     2.304 r  vga/U12/strdata[24]_i_1/O
                         net (fo=1, routed)           0.000     2.304    vga/U12_n_78
    SLICE_X74Y203        FDRE                                         r  vga/strdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.730    -0.728    vga/CLK_OUT1
    SLICE_X74Y203        FDRE                                         r  vga/strdata_reg[24]/C

Slack:                    inf
  Source:                 SW[13]
                            (input port)
  Destination:            vga/strdata_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.305ns  (logic 0.173ns (7.495%)  route 2.133ns (92.505%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.728ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE13                                              0.000     0.000 r  SW[13] (IN)
                         net (fo=0)                   0.000     0.000    SW[13]
    AE13                 IBUF (Prop_ibuf_I_O)         0.144     0.144 r  SW_IBUF[13]_inst/O
                         net (fo=14, routed)          2.133     2.276    vga/U12/SW_IBUF[0]
    SLICE_X74Y203        LUT3 (Prop_lut3_I2_O)        0.029     2.305 r  vga/U12/strdata[32]_i_1/O
                         net (fo=1, routed)           0.000     2.305    vga/U12_n_75
    SLICE_X74Y203        FDRE                                         r  vga/strdata_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.730    -0.728    vga/CLK_OUT1
    SLICE_X74Y203        FDRE                                         r  vga/strdata_reg[32]/C

Slack:                    inf
  Source:                 SW[13]
                            (input port)
  Destination:            vga/strdata_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.349ns  (logic 0.172ns (7.312%)  route 2.178ns (92.688%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.727ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE13                                              0.000     0.000 f  SW[13] (IN)
                         net (fo=0)                   0.000     0.000    SW[13]
    AE13                 IBUF (Prop_ibuf_I_O)         0.144     0.144 f  SW_IBUF[13]_inst/O
                         net (fo=14, routed)          2.178     2.321    vga/U12/SW_IBUF[0]
    SLICE_X73Y203        LUT6 (Prop_lut6_I3_O)        0.028     2.349 r  vga/U12/strdata[41]_i_1/O
                         net (fo=1, routed)           0.000     2.349    vga/U12_n_55
    SLICE_X73Y203        FDRE                                         r  vga/strdata_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.731    -0.727    vga/CLK_OUT1
    SLICE_X73Y203        FDRE                                         r  vga/strdata_reg[41]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clkout2

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.603ns  (logic 0.831ns (12.592%)  route 5.772ns (87.408%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.815ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.815ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  SW_IBUF[15]_inst/O
                         net (fo=2, routed)           4.428     5.173    vga/U12/SW_IBUF[2]
    SLICE_X68Y200        LUT6 (Prop_lut6_I0_O)        0.043     5.216 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.759     5.975    vga/U12/dout1
    SLICE_X50Y200        LUT5 (Prop_lut5_I4_O)        0.043     6.018 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.585     6.603    vga/U12/B[2]_i_1_n_0
    SLICE_X51Y199        FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     1.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    -5.325 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    -2.989    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.906 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.091    -1.815    vga/U12/CLK_OUT3
    SLICE_X51Y199        FDRE                                         r  vga/U12/B_reg[2]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.598ns  (logic 0.839ns (12.723%)  route 5.759ns (87.277%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.815ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.815ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  SW_IBUF[15]_inst/O
                         net (fo=2, routed)           4.428     5.173    vga/U12/SW_IBUF[2]
    SLICE_X68Y200        LUT6 (Prop_lut6_I0_O)        0.043     5.216 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.759     5.975    vga/U12/dout1
    SLICE_X50Y200        LUT5 (Prop_lut5_I4_O)        0.051     6.026 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.572     6.598    vga/U12/G[3]_i_1_n_0
    SLICE_X50Y199        FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     1.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    -5.325 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    -2.989    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.906 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.091    -1.815    vga/U12/CLK_OUT3
    SLICE_X50Y199        FDRE                                         r  vga/U12/G_reg[3]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.581ns  (logic 0.839ns (12.755%)  route 5.742ns (87.245%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.815ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.815ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  SW_IBUF[15]_inst/O
                         net (fo=2, routed)           4.428     5.173    vga/U12/SW_IBUF[2]
    SLICE_X68Y200        LUT6 (Prop_lut6_I0_O)        0.043     5.216 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.759     5.975    vga/U12/dout1
    SLICE_X50Y200        LUT5 (Prop_lut5_I4_O)        0.051     6.026 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.555     6.581    vga/U12/G[3]_i_1_n_0
    SLICE_X50Y199        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     1.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    -5.325 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    -2.989    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.906 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.091    -1.815    vga/U12/CLK_OUT3
    SLICE_X50Y199        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            vga/U12/R_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.307ns  (logic 0.838ns (13.294%)  route 5.469ns (86.706%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -1.831ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  SW_IBUF[15]_inst/O
                         net (fo=2, routed)           4.428     5.173    vga/U12/SW_IBUF[2]
    SLICE_X68Y200        LUT6 (Prop_lut6_I0_O)        0.043     5.216 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.764     5.980    vga/U12/dout1
    SLICE_X50Y200        LUT2 (Prop_lut2_I0_O)        0.050     6.030 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.277     6.307    vga/U12/R[3]_i_1_n_0
    SLICE_X50Y200        FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     1.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    -5.325 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    -2.989    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.906 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.075    -1.831    vga/U12/CLK_OUT3
    SLICE_X50Y200        FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            vga/U12/R_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.030ns  (logic 0.838ns (13.905%)  route 5.192ns (86.095%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -1.831ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  SW_IBUF[15]_inst/O
                         net (fo=2, routed)           4.428     5.173    vga/U12/SW_IBUF[2]
    SLICE_X68Y200        LUT6 (Prop_lut6_I0_O)        0.043     5.216 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.764     5.980    vga/U12/dout1
    SLICE_X50Y200        LUT2 (Prop_lut2_I0_O)        0.050     6.030 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.000     6.030    vga/U12/R[3]_i_1_n_0
    SLICE_X50Y200        FDRE                                         r  vga/U12/R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     1.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    -5.325 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    -2.989    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.906 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.075    -1.831    vga/U12/CLK_OUT3
    SLICE_X50Y200        FDRE                                         r  vga/U12/R_reg[3]/C

Slack:                    inf
  Source:                 SW[5]
                            (input port)
  Destination:            DISPLAY/P2S_LED/buff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.643ns  (logic 0.852ns (18.353%)  route 3.791ns (81.647%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.661ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.661ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y12                                               0.000     0.000 r  SW[5] (IN)
                         net (fo=0)                   0.000     0.000    SW[5]
    Y12                  IBUF (Prop_ibuf_I_O)         0.809     0.809 r  SW_IBUF[5]_inst/O
                         net (fo=1, routed)           3.791     4.600    DISPLAY/P2S_LED/SW_IBUF[5]
    SLICE_X69Y126        LUT5 (Prop_lut5_I2_O)        0.043     4.643 r  DISPLAY/P2S_LED/buff[5]_i_1/O
                         net (fo=1, routed)           0.000     4.643    DISPLAY/P2S_LED/buff[5]_i_1_n_0
    SLICE_X69Y126        FDRE                                         r  DISPLAY/P2S_LED/buff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     1.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    -5.325 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    -2.989    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.906 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.245    -1.661    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X69Y126        FDRE                                         r  DISPLAY/P2S_LED/buff_reg[5]/C

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            DISPLAY/P2S_LED/buff_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.574ns  (logic 0.794ns (17.350%)  route 3.781ns (82.650%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.661ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.661ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AD10                                              0.000     0.000 r  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    AD10                 IBUF (Prop_ibuf_I_O)         0.751     0.751 r  SW_IBUF[7]_inst/O
                         net (fo=1, routed)           3.781     4.531    DISPLAY/P2S_LED/SW_IBUF[7]
    SLICE_X69Y126        LUT5 (Prop_lut5_I2_O)        0.043     4.574 r  DISPLAY/P2S_LED/buff[7]_i_1/O
                         net (fo=1, routed)           0.000     4.574    DISPLAY/P2S_LED/buff[7]_i_1_n_0
    SLICE_X69Y126        FDRE                                         r  DISPLAY/P2S_LED/buff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     1.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    -5.325 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    -2.989    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.906 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.245    -1.661    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X69Y126        FDRE                                         r  DISPLAY/P2S_LED/buff_reg[7]/C

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            DISPLAY/P2S_LED/buff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.546ns  (logic 0.857ns (18.858%)  route 3.689ns (81.142%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.661ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.661ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA12                                              0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    AA12                 IBUF (Prop_ibuf_I_O)         0.814     0.814 r  SW_IBUF[3]_inst/O
                         net (fo=1, routed)           3.689     4.503    DISPLAY/P2S_LED/SW_IBUF[3]
    SLICE_X70Y126        LUT5 (Prop_lut5_I2_O)        0.043     4.546 r  DISPLAY/P2S_LED/buff[3]_i_1/O
                         net (fo=1, routed)           0.000     4.546    DISPLAY/P2S_LED/buff[3]_i_1_n_0
    SLICE_X70Y126        FDRE                                         r  DISPLAY/P2S_LED/buff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     1.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    -5.325 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    -2.989    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.906 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.245    -1.661    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X70Y126        FDRE                                         r  DISPLAY/P2S_LED/buff_reg[3]/C

Slack:                    inf
  Source:                 BTN_Y[0]
                            (input port)
  Destination:            BTN_SCAN/result_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.489ns  (logic 0.680ns (15.158%)  route 3.809ns (84.842%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.651ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 f  BTN_Y[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN_Y[0]
    V18                  IBUF (Prop_ibuf_I_O)         0.637     0.637 f  BTN_Y_IBUF[0]_inst/O
                         net (fo=1, routed)           3.809     4.446    BTN_SCAN/BTN_Y_IBUF[0]
    SLICE_X81Y127        LUT4 (Prop_lut4_I0_O)        0.043     4.489 r  BTN_SCAN/result[16]_i_1/O
                         net (fo=1, routed)           0.000     4.489    BTN_SCAN/result[16]_i_1_n_0
    SLICE_X81Y127        FDRE                                         r  BTN_SCAN/result_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     1.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    -5.325 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    -2.989    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.906 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.255    -1.651    BTN_SCAN/CLK_OUT3
    SLICE_X81Y127        FDRE                                         r  BTN_SCAN/result_reg[16]/C

Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            DISPLAY/P2S_LED/buff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.484ns  (logic 0.853ns (19.016%)  route 3.631ns (80.984%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.661ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.661ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y13                                               0.000     0.000 r  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    Y13                  IBUF (Prop_ibuf_I_O)         0.810     0.810 r  SW_IBUF[4]_inst/O
                         net (fo=1, routed)           3.631     4.441    DISPLAY/P2S_LED/SW_IBUF[4]
    SLICE_X70Y126        LUT5 (Prop_lut5_I2_O)        0.043     4.484 r  DISPLAY/P2S_LED/buff[4]_i_1/O
                         net (fo=1, routed)           0.000     4.484    DISPLAY/P2S_LED/buff[4]_i_1_n_0
    SLICE_X70Y126        FDRE                                         r  DISPLAY/P2S_LED/buff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     1.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    -5.325 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    -2.989    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.906 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.245    -1.661    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X70Y126        FDRE                                         r  DISPLAY/P2S_LED/buff_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            DISPLAY/P2S_LED/buff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.096ns  (logic 0.195ns (9.328%)  route 1.900ns (90.672%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.661ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.661ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB10                                              0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    AB10                 IBUF (Prop_ibuf_I_O)         0.167     0.167 r  SW_IBUF[1]_inst/O
                         net (fo=1, routed)           1.900     2.068    DISPLAY/P2S_LED/SW_IBUF[1]
    SLICE_X70Y126        LUT5 (Prop_lut5_I2_O)        0.028     2.096 r  DISPLAY/P2S_LED/buff[1]_i_1/O
                         net (fo=1, routed)           0.000     2.096    DISPLAY/P2S_LED/buff[1]_i_1_n_0
    SLICE_X70Y126        FDRE                                         r  DISPLAY/P2S_LED/buff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.797    -0.661    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X70Y126        FDRE                                         r  DISPLAY/P2S_LED/buff_reg[1]/C

Slack:                    inf
  Source:                 BTN_Y[3]
                            (input port)
  Destination:            BTN_SCAN/result_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.122ns  (logic 0.176ns (8.306%)  route 1.946ns (91.694%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.661ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.661ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  BTN_Y[3] (IN)
                         net (fo=0)                   0.000     0.000    BTN_Y[3]
    W14                  IBUF (Prop_ibuf_I_O)         0.148     0.148 f  BTN_Y_IBUF[3]_inst/O
                         net (fo=1, routed)           1.946     2.094    BTN_SCAN/BTN_Y_IBUF[1]
    SLICE_X78Y127        LUT4 (Prop_lut4_I0_O)        0.028     2.122 r  BTN_SCAN/result[19]_i_1/O
                         net (fo=1, routed)           0.000     2.122    BTN_SCAN/result[19]_i_1_n_0
    SLICE_X78Y127        FDRE                                         r  BTN_SCAN/result_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.797    -0.661    BTN_SCAN/CLK_OUT3
    SLICE_X78Y127        FDRE                                         r  BTN_SCAN/result_reg[19]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            DISPLAY/P2S_LED/buff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.131ns  (logic 0.198ns (9.273%)  route 1.933ns (90.727%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.659ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.659ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    AA10                 IBUF (Prop_ibuf_I_O)         0.170     0.170 r  SW_IBUF[0]_inst/O
                         net (fo=2, routed)           1.933     2.103    DISPLAY/P2S_LED/SW_IBUF[0]
    SLICE_X70Y127        LUT6 (Prop_lut6_I5_O)        0.028     2.131 r  DISPLAY/P2S_LED/buff[0]_i_1/O
                         net (fo=1, routed)           0.000     2.131    DISPLAY/P2S_LED/buff[0]_i_1_n_0
    SLICE_X70Y127        FDRE                                         r  DISPLAY/P2S_LED/buff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.799    -0.659    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X70Y127        FDRE                                         r  DISPLAY/P2S_LED/buff_reg[0]/C

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            DISPLAY/P2S_LED/buff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.229ns  (logic 0.223ns (9.996%)  route 2.006ns (90.004%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.661ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.661ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA13                                              0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    AA13                 IBUF (Prop_ibuf_I_O)         0.195     0.195 r  SW_IBUF[2]_inst/O
                         net (fo=1, routed)           2.006     2.201    DISPLAY/P2S_LED/SW_IBUF[2]
    SLICE_X70Y126        LUT5 (Prop_lut5_I2_O)        0.028     2.229 r  DISPLAY/P2S_LED/buff[2]_i_1/O
                         net (fo=1, routed)           0.000     2.229    DISPLAY/P2S_LED/buff[2]_i_1_n_0
    SLICE_X70Y126        FDRE                                         r  DISPLAY/P2S_LED/buff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.797    -0.661    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X70Y126        FDRE                                         r  DISPLAY/P2S_LED/buff_reg[2]/C

Slack:                    inf
  Source:                 SW[6]
                            (input port)
  Destination:            DISPLAY/P2S_LED/buff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.245ns  (logic 0.164ns (7.299%)  route 2.081ns (92.701%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.660ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.660ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AD11                                              0.000     0.000 r  SW[6] (IN)
                         net (fo=0)                   0.000     0.000    SW[6]
    AD11                 IBUF (Prop_ibuf_I_O)         0.136     0.136 r  SW_IBUF[6]_inst/O
                         net (fo=1, routed)           2.081     2.217    DISPLAY/P2S_LED/SW_IBUF[6]
    SLICE_X69Y126        LUT5 (Prop_lut5_I2_O)        0.028     2.245 r  DISPLAY/P2S_LED/buff[6]_i_1/O
                         net (fo=1, routed)           0.000     2.245    DISPLAY/P2S_LED/buff[6]_i_1_n_0
    SLICE_X69Y126        FDRE                                         r  DISPLAY/P2S_LED/buff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.798    -0.660    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X69Y126        FDRE                                         r  DISPLAY/P2S_LED/buff_reg[6]/C

Slack:                    inf
  Source:                 BTN_Y[0]
                            (input port)
  Destination:            BTN_SCAN/result_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.272ns  (logic 0.172ns (7.573%)  route 2.100ns (92.427%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.657ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.657ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 f  BTN_Y[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN_Y[0]
    V18                  IBUF (Prop_ibuf_I_O)         0.144     0.144 f  BTN_Y_IBUF[0]_inst/O
                         net (fo=1, routed)           2.100     2.244    BTN_SCAN/BTN_Y_IBUF[0]
    SLICE_X81Y127        LUT4 (Prop_lut4_I0_O)        0.028     2.272 r  BTN_SCAN/result[16]_i_1/O
                         net (fo=1, routed)           0.000     2.272    BTN_SCAN/result[16]_i_1_n_0
    SLICE_X81Y127        FDRE                                         r  BTN_SCAN/result_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.801    -0.657    BTN_SCAN/CLK_OUT3
    SLICE_X81Y127        FDRE                                         r  BTN_SCAN/result_reg[16]/C

Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            DISPLAY/P2S_LED/buff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.273ns  (logic 0.219ns (9.622%)  route 2.054ns (90.378%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.661ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.661ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y13                                               0.000     0.000 r  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    Y13                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  SW_IBUF[4]_inst/O
                         net (fo=1, routed)           2.054     2.245    DISPLAY/P2S_LED/SW_IBUF[4]
    SLICE_X70Y126        LUT5 (Prop_lut5_I2_O)        0.028     2.273 r  DISPLAY/P2S_LED/buff[4]_i_1/O
                         net (fo=1, routed)           0.000     2.273    DISPLAY/P2S_LED/buff[4]_i_1_n_0
    SLICE_X70Y126        FDRE                                         r  DISPLAY/P2S_LED/buff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.797    -0.661    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X70Y126        FDRE                                         r  DISPLAY/P2S_LED/buff_reg[4]/C

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            DISPLAY/P2S_LED/buff_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.306ns  (logic 0.160ns (6.952%)  route 2.146ns (93.048%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.660ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.660ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AD10                                              0.000     0.000 r  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    AD10                 IBUF (Prop_ibuf_I_O)         0.132     0.132 r  SW_IBUF[7]_inst/O
                         net (fo=1, routed)           2.146     2.278    DISPLAY/P2S_LED/SW_IBUF[7]
    SLICE_X69Y126        LUT5 (Prop_lut5_I2_O)        0.028     2.306 r  DISPLAY/P2S_LED/buff[7]_i_1/O
                         net (fo=1, routed)           0.000     2.306    DISPLAY/P2S_LED/buff[7]_i_1_n_0
    SLICE_X69Y126        FDRE                                         r  DISPLAY/P2S_LED/buff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.798    -0.660    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X69Y126        FDRE                                         r  DISPLAY/P2S_LED/buff_reg[7]/C

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            DISPLAY/P2S_LED/buff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.356ns  (logic 0.223ns (9.478%)  route 2.133ns (90.522%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.661ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.661ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA12                                              0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    AA12                 IBUF (Prop_ibuf_I_O)         0.195     0.195 r  SW_IBUF[3]_inst/O
                         net (fo=1, routed)           2.133     2.328    DISPLAY/P2S_LED/SW_IBUF[3]
    SLICE_X70Y126        LUT5 (Prop_lut5_I2_O)        0.028     2.356 r  DISPLAY/P2S_LED/buff[3]_i_1/O
                         net (fo=1, routed)           0.000     2.356    DISPLAY/P2S_LED/buff[3]_i_1_n_0
    SLICE_X70Y126        FDRE                                         r  DISPLAY/P2S_LED/buff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.797    -0.661    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X70Y126        FDRE                                         r  DISPLAY/P2S_LED/buff_reg[3]/C

Slack:                    inf
  Source:                 SW[5]
                            (input port)
  Destination:            DISPLAY/P2S_LED/buff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.401ns  (logic 0.218ns (9.091%)  route 2.183ns (90.909%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.660ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.660ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y12                                               0.000     0.000 r  SW[5] (IN)
                         net (fo=0)                   0.000     0.000    SW[5]
    Y12                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  SW_IBUF[5]_inst/O
                         net (fo=1, routed)           2.183     2.373    DISPLAY/P2S_LED/SW_IBUF[5]
    SLICE_X69Y126        LUT5 (Prop_lut5_I2_O)        0.028     2.401 r  DISPLAY/P2S_LED/buff[5]_i_1/O
                         net (fo=1, routed)           0.000     2.401    DISPLAY/P2S_LED/buff[5]_i_1_n_0
    SLICE_X69Y126        FDRE                                         r  DISPLAY/P2S_LED/buff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.798    -0.660    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X69Y126        FDRE                                         r  DISPLAY/P2S_LED/buff_reg[5]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clkout3

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            rst_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.554ns  (logic 0.617ns (13.539%)  route 3.938ns (86.461%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.624ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.624ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 f  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    W13                  IBUF (Prop_ibuf_I_O)         0.574     0.574 f  RSTN_IBUF_inst/O
                         net (fo=1, routed)           3.938     4.511    RSTN_IBUF
    SLICE_X109Y140       LUT1 (Prop_lut1_I0_O)        0.043     4.554 r  rst_count[0]_i_1/O
                         net (fo=1, routed)           0.000     4.554    p_1_out[0]
    SLICE_X109Y140       FDRE                                         r  rst_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     1.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    -5.325 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    -2.989    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    -2.906 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.282    -1.624    clk_cpu
    SLICE_X109Y140       FDRE                                         r  rst_count_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            rst_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.310ns  (logic 0.109ns (4.711%)  route 2.201ns (95.289%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.630ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.630ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 f  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    W13                  IBUF (Prop_ibuf_I_O)         0.081     0.081 f  RSTN_IBUF_inst/O
                         net (fo=1, routed)           2.201     2.282    RSTN_IBUF
    SLICE_X109Y140       LUT1 (Prop_lut1_I0_O)        0.028     2.310 r  rst_count[0]_i_1/O
                         net (fo=1, routed)           0.000     2.310    p_1_out[0]
    SLICE_X109Y140       FDRE                                         r  rst_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.828    -0.630    clk_cpu
    SLICE_X109Y140       FDRE                                         r  rst_count_reg[0]/C





