verilog xil_defaultlib  "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SignZeroExtend.v"
verilog xil_defaultlib  "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SegLED.v"
verilog xil_defaultlib  "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/Reg.v"
verilog xil_defaultlib  "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PCj.v"
verilog xil_defaultlib  "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PCi.v"
verilog xil_defaultlib  "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PC4.v"
verilog xil_defaultlib  "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PC.v"
verilog xil_defaultlib  "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/Multiplexer5.v"
verilog xil_defaultlib  "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/Multiplexer32.v"
verilog xil_defaultlib  "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/InstructionMemory.v"
verilog xil_defaultlib  "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/DataMemory.v"
verilog xil_defaultlib  "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/ControlUnit.v"
verilog xil_defaultlib  "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/ALU.v"
verilog xil_defaultlib  "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v"
verilog xil_defaultlib "I:/vivado_setup/Vivado/2014.2/data/verilog/src/glbl.v"
