#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Mon Sep  5 09:32:11 2022
# Process ID: 1623
# Current directory: /home/muheet/update_bd/afi_check/nova_project
# Command line: vivado nova_project.xpr
# Log file: /home/muheet/update_bd/afi_check/nova_project/vivado.log
# Journal file: /home/muheet/update_bd/afi_check/nova_project/vivado.jou
#-----------------------------------------------------------
Sourcing tcl script '/home/muheet/.Xilinx/Vivado/Vivado_init.tcl'
no such variable
    (read trace on "::env(HDK_SHELL_DIR)")
    invoked from within
"source $::env(HDK_SHELL_DIR)/hlx/hlx_setup.tcl"
    (file "/home/muheet/.Xilinx/Vivado/Vivado_init.tcl" line 1)
start_gui
open_project nova_project.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 7593.559 ; gain = 51.094 ; free physical = 6535 ; free virtual = 57396
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
update_compile_order -fileset sources_1
open_bd_design {/home/muheet/update_bd/afi_check/nova_project/nova_project.srcs/sources_1/bd/nova_project/nova_project.bd}
Reading block design file </home/muheet/update_bd/afi_check/nova_project/nova_project.srcs/sources_1/bd/nova_project/nova_project.bd>...
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - axi_dwidth_converter_0
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - axi_protocol_convert_0
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - axi_crossbar_0
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - axi_protocol_convert_1
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - axi_dwidth_converter_1
Successfully read diagram <nova_project> from block design file </home/muheet/update_bd/afi_check/nova_project/nova_project.srcs/sources_1/bd/nova_project/nova_project.bd>
startgroup
set_property -dict [list CONFIG.M00_A00_BASE_ADDR {0x0000000080000000} CONFIG.M01_A00_BASE_ADDR {0x0000000080010000} CONFIG.M02_A00_BASE_ADDR {0x0000000080040000} CONFIG.M03_A00_BASE_ADDR {0x0000000080060000}] [get_bd_cells axi_crossbar_0]
endgroup
save_bd_design
Wrote  : </home/muheet/update_bd/afi_check/nova_project/nova_project.srcs/sources_1/bd/nova_project/nova_project.bd> 
generate_target all [get_files  /home/muheet/update_bd/afi_check/nova_project/nova_project.srcs/sources_1/bd/nova_project/nova_project.bd]
CRITICAL WARNING: [BD 41-1356] Slave segment </M02_AXI_MTML/Reg> is not assigned into address space </S_AXI_0>. Please use Address Editor to either assign or exclude it.
Wrote  : </home/muheet/update_bd/afi_check/nova_project/nova_project.srcs/sources_1/bd/nova_project/nova_project.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(20) - Only lower order bits will be connected.
VHDL Output written to : /home/muheet/update_bd/afi_check/nova_project/nova_project.gen/sources_1/bd/nova_project/synth/nova_project.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(20) - Only lower order bits will be connected.
VHDL Output written to : /home/muheet/update_bd/afi_check/nova_project/nova_project.gen/sources_1/bd/nova_project/sim/nova_project.v
VHDL Output written to : /home/muheet/update_bd/afi_check/nova_project/nova_project.gen/sources_1/bd/nova_project/hdl/nova_project_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_crossbar_0 .
Exporting to file /home/muheet/update_bd/afi_check/nova_project/nova_project.gen/sources_1/bd/nova_project/hw_handoff/nova_project.hwh
Generated Block Design Tcl file /home/muheet/update_bd/afi_check/nova_project/nova_project.gen/sources_1/bd/nova_project/hw_handoff/nova_project_bd.tcl
Generated Hardware Definition File /home/muheet/update_bd/afi_check/nova_project/nova_project.gen/sources_1/bd/nova_project/synth/nova_project.hwdef
generate_target: Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 9317.734 ; gain = 0.000 ; free physical = 6308 ; free virtual = 57165
export_ip_user_files -of_objects [get_files /home/muheet/update_bd/afi_check/nova_project/nova_project.srcs/sources_1/bd/nova_project/nova_project.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/muheet/update_bd/afi_check/nova_project/nova_project.srcs/sources_1/bd/nova_project/nova_project.bd] -directory /home/muheet/update_bd/afi_check/nova_project/nova_project.ip_user_files/sim_scripts -ip_user_files_dir /home/muheet/update_bd/afi_check/nova_project/nova_project.ip_user_files -ipstatic_source_dir /home/muheet/update_bd/afi_check/nova_project/nova_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/muheet/update_bd/afi_check/nova_project/nova_project.cache/compile_simlib/modelsim} {questa=/home/muheet/update_bd/afi_check/nova_project/nova_project.cache/compile_simlib/questa} {ies=/home/muheet/update_bd/afi_check/nova_project/nova_project.cache/compile_simlib/ies} {xcelium=/home/muheet/update_bd/afi_check/nova_project/nova_project.cache/compile_simlib/xcelium} {vcs=/home/muheet/update_bd/afi_check/nova_project/nova_project.cache/compile_simlib/vcs} {riviera=/home/muheet/update_bd/afi_check/nova_project/nova_project.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
startgroup
endgroup
startgroup
endgroup
exit
INFO: [Common 17-206] Exiting Vivado at Mon Sep  5 10:21:02 2022...
