{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1748272316328 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1748272316329 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 26 20:41:56 2025 " "Processing started: Mon May 26 20:41:56 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1748272316329 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1748272316329 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off greenrisc -c greenrisc --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off greenrisc -c greenrisc --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1748272316329 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1748272316714 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1748272316714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "greenrisc.v 1 1 " "Found 1 design units, including 1 entities, in source file greenrisc.v" { { "Info" "ISGN_ENTITY_NAME" "1 greenrisc " "Found entity 1: greenrisc" {  } { { "greenrisc.v" "" { Text "C:/Users/Karthik/Documents/Projects/green-risc/greenrisc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748272327451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1748272327451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programmer.v 1 1 " "Found 1 design units, including 1 entities, in source file programmer.v" { { "Info" "ISGN_ENTITY_NAME" "1 programmer " "Found entity 1: programmer" {  } { { "programmer.v" "" { Text "C:/Users/Karthik/Documents/Projects/green-risc/programmer.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748272327453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1748272327453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.v" "" { Text "C:/Users/Karthik/Documents/Projects/green-risc/pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748272327455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1748272327455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.v 1 1 " "Found 1 design units, including 1 entities, in source file imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.v" "" { Text "C:/Users/Karthik/Documents/Projects/green-risc/imem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748272327459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1748272327459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.v" "" { Text "C:/Users/Karthik/Documents/Projects/green-risc/decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748272327461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1748272327461 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "greenrisc " "Elaborating entity \"greenrisc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1748272327495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:pc1 " "Elaborating entity \"pc\" for hierarchy \"pc:pc1\"" {  } { { "greenrisc.v" "pc1" { Text "C:/Users/Karthik/Documents/Projects/green-risc/greenrisc.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1748272327497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem imem:imem1 " "Elaborating entity \"imem\" for hierarchy \"imem:imem1\"" {  } { { "greenrisc.v" "imem1" { Text "C:/Users/Karthik/Documents/Projects/green-risc/greenrisc.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1748272327498 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "mem imem.v(3) " "Verilog HDL warning at imem.v(3): object mem used but never assigned" {  } { { "imem.v" "" { Text "C:/Users/Karthik/Documents/Projects/green-risc/imem.v" 3 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Design Software" 0 -1 1748272327498 "|greenrisc|imem:imem1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:decoder1 " "Elaborating entity \"decoder\" for hierarchy \"decoder:decoder1\"" {  } { { "greenrisc.v" "decoder1" { Text "C:/Users/Karthik/Documents/Projects/green-risc/greenrisc.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1748272327499 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_r_instr decoder.v(3) " "Verilog HDL or VHDL warning at decoder.v(3): object \"is_r_instr\" assigned a value but never read" {  } { { "decoder.v" "" { Text "C:/Users/Karthik/Documents/Projects/green-risc/decoder.v" 3 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1748272327499 "|greenrisc|decoder:decoder1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_i_instr decoder.v(3) " "Verilog HDL or VHDL warning at decoder.v(3): object \"is_i_instr\" assigned a value but never read" {  } { { "decoder.v" "" { Text "C:/Users/Karthik/Documents/Projects/green-risc/decoder.v" 3 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1748272327499 "|greenrisc|decoder:decoder1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_s_instr decoder.v(3) " "Verilog HDL or VHDL warning at decoder.v(3): object \"is_s_instr\" assigned a value but never read" {  } { { "decoder.v" "" { Text "C:/Users/Karthik/Documents/Projects/green-risc/decoder.v" 3 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1748272327499 "|greenrisc|decoder:decoder1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_b_instr decoder.v(3) " "Verilog HDL or VHDL warning at decoder.v(3): object \"is_b_instr\" assigned a value but never read" {  } { { "decoder.v" "" { Text "C:/Users/Karthik/Documents/Projects/green-risc/decoder.v" 3 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1748272327500 "|greenrisc|decoder:decoder1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_u_instr decoder.v(3) " "Verilog HDL or VHDL warning at decoder.v(3): object \"is_u_instr\" assigned a value but never read" {  } { { "decoder.v" "" { Text "C:/Users/Karthik/Documents/Projects/green-risc/decoder.v" 3 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1748272327500 "|greenrisc|decoder:decoder1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_j_instr decoder.v(3) " "Verilog HDL or VHDL warning at decoder.v(3): object \"is_j_instr\" assigned a value but never read" {  } { { "decoder.v" "" { Text "C:/Users/Karthik/Documents/Projects/green-risc/decoder.v" 3 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1748272327500 "|greenrisc|decoder:decoder1"}
{ "Warning" "WSGN_EMPTY_SHELL" "decoder " "Entity \"decoder\" contains only dangling pins" {  } { { "greenrisc.v" "decoder1" { Text "C:/Users/Karthik/Documents/Projects/green-risc/greenrisc.v" 14 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Design Software" 0 -1 1748272327501 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4714 " "Peak virtual memory: 4714 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1748272327686 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 26 20:42:07 2025 " "Processing ended: Mon May 26 20:42:07 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1748272327686 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1748272327686 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1748272327686 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1748272327686 ""}
