--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 4.746 ns
From           : reset
To             : unidadeControle:inst17|functOut[5]
From Clock     : --
To Clock       : clk
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 18.627 ns
From           : unidadeControle:inst17|alucontrol[0]
To             : pcWriteSource[28]
From Clock     : clk
To Clock       : --
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 6.747 ns
From           : reset
To             : resetD2
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : -2.154 ns
From           : reset
To             : unidadeControle:inst17|state.jal3
From Clock     : --
To Clock       : clk
Failed Paths   : 0

Type           : Clock Setup: 'clk'
Slack          : N/A
Required Time  : None
Actual Time    : 67.33 MHz ( period = 14.852 ns )
From           : regDST:inst15|regDSTOut[1]
To             : Banco_reg:inst6|Reg6[17]
From Clock     : clk
To Clock       : clk
Failed Paths   : 0

Type           : Clock Hold: 'clk'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : Instr_Reg:inst4|Instr25_21[0]
To             : regDST:inst15|regDSTOut[0]
From Clock     : clk
To Clock       : clk
Failed Paths   : 296

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 296

--------------------------------------------------------------------------------------

