#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Oct 20 16:46:14 2025
# Process ID: 23672
# Current directory: D:/ZynqProject/01led_twinkle
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21336 D:\ZynqProject\01led_twinkle\led_twinkle.xpr
# Log file: D:/ZynqProject/01led_twinkle/vivado.log
# Journal file: D:/ZynqProject/01led_twinkle\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/ZynqProject/01led_twinkle/led_twinkle.xpr
INFO: [Project 1-313] Project file moved from 'D:/ZynqProject/led_twinkle' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg484-2
Top: led_twinkle
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 871.379 ; gain = 55.895
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'led_twinkle' [D:/ZynqProject/01led_twinkle/led_twinkle.srcs/sources_1/new/led_twinkle.v:1]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/ZynqProject/01led_twinkle/led_twinkle.srcs/sources_1/new/led_twinkle.v:22]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [D:/ZynqProject/01led_twinkle/.Xil/Vivado-23672-hanbao/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (1#1) [D:/ZynqProject/01led_twinkle/.Xil/Vivado-23672-hanbao/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0_u'. This will prevent further optimization [D:/ZynqProject/01led_twinkle/led_twinkle.srcs/sources_1/new/led_twinkle.v:22]
INFO: [Synth 8-6155] done synthesizing module 'led_twinkle' (2#1) [D:/ZynqProject/01led_twinkle/led_twinkle.srcs/sources_1/new/led_twinkle.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 914.531 ; gain = 99.047
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 914.531 ; gain = 99.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 914.531 ; gain = 99.047
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/ZynqProject/01led_twinkle/led_twinkle.srcs/sources_1/ip/ila_0/ila_0.dcp' for cell 'ila_0_u'
INFO: [Netlist 29-17] Analyzing 83 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z020clg484-2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/ZynqProject/01led_twinkle/led_twinkle.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'ila_0_u/inst'
Finished Parsing XDC File [d:/ZynqProject/01led_twinkle/led_twinkle.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'ila_0_u/inst'
Parsing XDC File [D:/ZynqProject/01led_twinkle/led_twinkle.srcs/constrs_1/new/led_twinkle.xdc]
Finished Parsing XDC File [D:/ZynqProject/01led_twinkle/led_twinkle.srcs/constrs_1/new/led_twinkle.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1283.488 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 48 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 48 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1400.602 ; gain = 585.117
14 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1400.602 ; gain = 585.117
exit
INFO: [Common 17-206] Exiting Vivado at Mon Oct 20 16:48:36 2025...
