// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module p_hash (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        ap_ce,
        sha256_buf_address0,
        sha256_buf_ce0,
        sha256_buf_q0,
        sha256_buf_address1,
        sha256_buf_ce1,
        sha256_buf_q1,
        sha256hash_0_read,
        sha256hash_1_read,
        sha256hash_2_read,
        sha256hash_3_read,
        sha256hash_4_read,
        sha256hash_5_read,
        sha256hash_6_read,
        sha256hash_7_read,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7
);

parameter    ap_ST_fsm_pp0_stage0 = 48'd1;
parameter    ap_ST_fsm_pp0_stage1 = 48'd2;
parameter    ap_ST_fsm_pp0_stage2 = 48'd4;
parameter    ap_ST_fsm_pp0_stage3 = 48'd8;
parameter    ap_ST_fsm_pp0_stage4 = 48'd16;
parameter    ap_ST_fsm_pp0_stage5 = 48'd32;
parameter    ap_ST_fsm_pp0_stage6 = 48'd64;
parameter    ap_ST_fsm_pp0_stage7 = 48'd128;
parameter    ap_ST_fsm_pp0_stage8 = 48'd256;
parameter    ap_ST_fsm_pp0_stage9 = 48'd512;
parameter    ap_ST_fsm_pp0_stage10 = 48'd1024;
parameter    ap_ST_fsm_pp0_stage11 = 48'd2048;
parameter    ap_ST_fsm_pp0_stage12 = 48'd4096;
parameter    ap_ST_fsm_pp0_stage13 = 48'd8192;
parameter    ap_ST_fsm_pp0_stage14 = 48'd16384;
parameter    ap_ST_fsm_pp0_stage15 = 48'd32768;
parameter    ap_ST_fsm_pp0_stage16 = 48'd65536;
parameter    ap_ST_fsm_pp0_stage17 = 48'd131072;
parameter    ap_ST_fsm_pp0_stage18 = 48'd262144;
parameter    ap_ST_fsm_pp0_stage19 = 48'd524288;
parameter    ap_ST_fsm_pp0_stage20 = 48'd1048576;
parameter    ap_ST_fsm_pp0_stage21 = 48'd2097152;
parameter    ap_ST_fsm_pp0_stage22 = 48'd4194304;
parameter    ap_ST_fsm_pp0_stage23 = 48'd8388608;
parameter    ap_ST_fsm_pp0_stage24 = 48'd16777216;
parameter    ap_ST_fsm_pp0_stage25 = 48'd33554432;
parameter    ap_ST_fsm_pp0_stage26 = 48'd67108864;
parameter    ap_ST_fsm_pp0_stage27 = 48'd134217728;
parameter    ap_ST_fsm_pp0_stage28 = 48'd268435456;
parameter    ap_ST_fsm_pp0_stage29 = 48'd536870912;
parameter    ap_ST_fsm_pp0_stage30 = 48'd1073741824;
parameter    ap_ST_fsm_pp0_stage31 = 48'd2147483648;
parameter    ap_ST_fsm_pp0_stage32 = 48'd4294967296;
parameter    ap_ST_fsm_pp0_stage33 = 48'd8589934592;
parameter    ap_ST_fsm_pp0_stage34 = 48'd17179869184;
parameter    ap_ST_fsm_pp0_stage35 = 48'd34359738368;
parameter    ap_ST_fsm_pp0_stage36 = 48'd68719476736;
parameter    ap_ST_fsm_pp0_stage37 = 48'd137438953472;
parameter    ap_ST_fsm_pp0_stage38 = 48'd274877906944;
parameter    ap_ST_fsm_pp0_stage39 = 48'd549755813888;
parameter    ap_ST_fsm_pp0_stage40 = 48'd1099511627776;
parameter    ap_ST_fsm_pp0_stage41 = 48'd2199023255552;
parameter    ap_ST_fsm_pp0_stage42 = 48'd4398046511104;
parameter    ap_ST_fsm_pp0_stage43 = 48'd8796093022208;
parameter    ap_ST_fsm_pp0_stage44 = 48'd17592186044416;
parameter    ap_ST_fsm_pp0_stage45 = 48'd35184372088832;
parameter    ap_ST_fsm_pp0_stage46 = 48'd70368744177664;
parameter    ap_ST_fsm_pp0_stage47 = 48'd140737488355328;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   ap_ce;
output  [5:0] sha256_buf_address0;
output   sha256_buf_ce0;
input  [7:0] sha256_buf_q0;
output  [5:0] sha256_buf_address1;
output   sha256_buf_ce1;
input  [7:0] sha256_buf_q1;
input  [31:0] sha256hash_0_read;
input  [31:0] sha256hash_1_read;
input  [31:0] sha256hash_2_read;
input  [31:0] sha256hash_3_read;
input  [31:0] sha256hash_4_read;
input  [31:0] sha256hash_5_read;
input  [31:0] sha256hash_6_read;
input  [31:0] sha256hash_7_read;
output  [31:0] ap_return_0;
output  [31:0] ap_return_1;
output  [31:0] ap_return_2;
output  [31:0] ap_return_3;
output  [31:0] ap_return_4;
output  [31:0] ap_return_5;
output  [31:0] ap_return_6;
output  [31:0] ap_return_7;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg sha256_buf_ce0;
reg sha256_buf_ce1;

(* fsm_encoding = "none" *) reg   [47:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage47;
wire    ap_block_state48_pp0_stage47_iter0;
wire    ap_block_state96_pp0_stage47_iter1;
wire    ap_block_pp0_stage47_11001;
wire   [31:0] grp_p_S1_fu_301_ap_return;
reg   [31:0] reg_335;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state49_pp0_stage0_iter1;
wire    ap_block_state97_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_11001;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_state52_pp0_stage3_iter1;
wire    ap_block_pp0_stage3_11001;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_state7_pp0_stage6_iter0;
wire    ap_block_state55_pp0_stage6_iter1;
wire    ap_block_pp0_stage6_11001;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_state10_pp0_stage9_iter0;
wire    ap_block_state58_pp0_stage9_iter1;
wire    ap_block_pp0_stage9_11001;
wire    ap_CS_fsm_pp0_stage12;
wire    ap_block_state13_pp0_stage12_iter0;
wire    ap_block_state61_pp0_stage12_iter1;
wire    ap_block_pp0_stage12_11001;
wire    ap_CS_fsm_pp0_stage15;
wire    ap_block_state16_pp0_stage15_iter0;
wire    ap_block_state64_pp0_stage15_iter1;
wire    ap_block_pp0_stage15_11001;
wire    ap_CS_fsm_pp0_stage18;
wire    ap_block_state19_pp0_stage18_iter0;
wire    ap_block_state67_pp0_stage18_iter1;
wire    ap_block_pp0_stage18_11001;
wire    ap_CS_fsm_pp0_stage21;
wire    ap_block_state22_pp0_stage21_iter0;
wire    ap_block_state70_pp0_stage21_iter1;
wire    ap_block_pp0_stage21_11001;
wire    ap_CS_fsm_pp0_stage24;
wire    ap_block_state25_pp0_stage24_iter0;
wire    ap_block_state73_pp0_stage24_iter1;
wire    ap_block_pp0_stage24_11001;
wire    ap_CS_fsm_pp0_stage27;
wire    ap_block_state28_pp0_stage27_iter0;
wire    ap_block_state76_pp0_stage27_iter1;
wire    ap_block_pp0_stage27_11001;
wire    ap_CS_fsm_pp0_stage30;
wire    ap_block_state31_pp0_stage30_iter0;
wire    ap_block_state79_pp0_stage30_iter1;
wire    ap_block_pp0_stage30_11001;
wire    ap_CS_fsm_pp0_stage33;
wire    ap_block_state34_pp0_stage33_iter0;
wire    ap_block_state82_pp0_stage33_iter1;
wire    ap_block_pp0_stage33_11001;
wire    ap_CS_fsm_pp0_stage36;
wire    ap_block_state37_pp0_stage36_iter0;
wire    ap_block_state85_pp0_stage36_iter1;
wire    ap_block_pp0_stage36_11001;
wire    ap_CS_fsm_pp0_stage39;
wire    ap_block_state40_pp0_stage39_iter0;
wire    ap_block_state88_pp0_stage39_iter1;
wire    ap_block_pp0_stage39_11001;
wire    ap_CS_fsm_pp0_stage42;
wire    ap_block_state43_pp0_stage42_iter0;
wire    ap_block_state91_pp0_stage42_iter1;
wire    ap_block_pp0_stage42_11001;
wire    ap_CS_fsm_pp0_stage45;
wire    ap_block_state46_pp0_stage45_iter0;
wire    ap_block_state94_pp0_stage45_iter1;
wire    ap_block_pp0_stage45_11001;
wire   [31:0] grp_p_Ch_fu_267_ap_return;
reg   [31:0] reg_339;
wire   [31:0] grp_p_S0_fu_312_ap_return;
reg   [31:0] reg_343;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state5_pp0_stage4_iter0;
wire    ap_block_state53_pp0_stage4_iter1;
wire    ap_block_pp0_stage4_11001;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_state8_pp0_stage7_iter0;
wire    ap_block_state56_pp0_stage7_iter1;
wire    ap_block_pp0_stage7_11001;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_state11_pp0_stage10_iter0;
wire    ap_block_state59_pp0_stage10_iter1;
wire    ap_block_pp0_stage10_11001;
wire    ap_CS_fsm_pp0_stage13;
wire    ap_block_state14_pp0_stage13_iter0;
wire    ap_block_state62_pp0_stage13_iter1;
wire    ap_block_pp0_stage13_11001;
wire    ap_CS_fsm_pp0_stage16;
wire    ap_block_state17_pp0_stage16_iter0;
wire    ap_block_state65_pp0_stage16_iter1;
wire    ap_block_pp0_stage16_11001;
wire    ap_CS_fsm_pp0_stage19;
wire    ap_block_state20_pp0_stage19_iter0;
wire    ap_block_state68_pp0_stage19_iter1;
wire    ap_block_pp0_stage19_11001;
wire    ap_CS_fsm_pp0_stage22;
wire    ap_block_state23_pp0_stage22_iter0;
wire    ap_block_state71_pp0_stage22_iter1;
wire    ap_block_pp0_stage22_11001;
wire    ap_CS_fsm_pp0_stage25;
wire    ap_block_state26_pp0_stage25_iter0;
wire    ap_block_state74_pp0_stage25_iter1;
wire    ap_block_pp0_stage25_11001;
wire    ap_CS_fsm_pp0_stage28;
wire    ap_block_state29_pp0_stage28_iter0;
wire    ap_block_state77_pp0_stage28_iter1;
wire    ap_block_pp0_stage28_11001;
wire    ap_CS_fsm_pp0_stage31;
wire    ap_block_state32_pp0_stage31_iter0;
wire    ap_block_state80_pp0_stage31_iter1;
wire    ap_block_pp0_stage31_11001;
wire    ap_CS_fsm_pp0_stage34;
wire    ap_block_state35_pp0_stage34_iter0;
wire    ap_block_state83_pp0_stage34_iter1;
wire    ap_block_pp0_stage34_11001;
wire    ap_CS_fsm_pp0_stage37;
wire    ap_block_state38_pp0_stage37_iter0;
wire    ap_block_state86_pp0_stage37_iter1;
wire    ap_block_pp0_stage37_11001;
wire    ap_CS_fsm_pp0_stage40;
wire    ap_block_state41_pp0_stage40_iter0;
wire    ap_block_state89_pp0_stage40_iter1;
wire    ap_block_pp0_stage40_11001;
wire    ap_CS_fsm_pp0_stage43;
wire    ap_block_state44_pp0_stage43_iter0;
wire    ap_block_state92_pp0_stage43_iter1;
wire    ap_block_pp0_stage43_11001;
wire    ap_CS_fsm_pp0_stage46;
wire    ap_block_state47_pp0_stage46_iter0;
wire    ap_block_state95_pp0_stage46_iter1;
wire    ap_block_pp0_stage46_11001;
wire   [31:0] grp_p_Ma_fu_284_ap_return;
reg   [31:0] reg_347;
wire   [31:0] grp_p_G0_fu_323_ap_return;
reg   [31:0] reg_351;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_state12_pp0_stage11_iter0;
wire    ap_block_state60_pp0_stage11_iter1;
wire    ap_block_pp0_stage11_11001;
wire   [31:0] grp_p_word_fu_244_ap_return;
reg   [31:0] reg_355;
wire    ap_CS_fsm_pp0_stage14;
wire    ap_block_state15_pp0_stage14_iter0;
wire    ap_block_state63_pp0_stage14_iter1;
wire    ap_block_pp0_stage14_11001;
reg   [31:0] reg_359;
reg   [31:0] reg_363;
wire    ap_CS_fsm_pp0_stage17;
wire    ap_block_state18_pp0_stage17_iter0;
wire    ap_block_state66_pp0_stage17_iter1;
wire    ap_block_pp0_stage17_11001;
reg   [31:0] reg_367;
wire    ap_CS_fsm_pp0_stage20;
wire    ap_block_state21_pp0_stage20_iter0;
wire    ap_block_state69_pp0_stage20_iter1;
wire    ap_block_pp0_stage20_11001;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state50_pp0_stage1_iter1;
wire    ap_block_state98_pp0_stage1_iter2;
wire    ap_block_pp0_stage1_11001;
reg   [31:0] reg_371;
wire    ap_CS_fsm_pp0_stage23;
wire    ap_block_state24_pp0_stage23_iter0;
wire    ap_block_state72_pp0_stage23_iter1;
wire    ap_block_pp0_stage23_11001;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state51_pp0_stage2_iter1;
wire    ap_block_state99_pp0_stage2_iter2;
wire    ap_block_pp0_stage2_11001;
reg   [31:0] reg_375;
wire    ap_CS_fsm_pp0_stage26;
wire    ap_block_state27_pp0_stage26_iter0;
wire    ap_block_state75_pp0_stage26_iter1;
wire    ap_block_pp0_stage26_11001;
reg   [31:0] reg_379;
wire    ap_CS_fsm_pp0_stage29;
wire    ap_block_state30_pp0_stage29_iter0;
wire    ap_block_state78_pp0_stage29_iter1;
wire    ap_block_pp0_stage29_11001;
reg   [31:0] reg_383;
wire    ap_CS_fsm_pp0_stage32;
wire    ap_block_state33_pp0_stage32_iter0;
wire    ap_block_state81_pp0_stage32_iter1;
wire    ap_block_pp0_stage32_11001;
reg   [31:0] reg_387;
wire    ap_CS_fsm_pp0_stage35;
wire    ap_block_state36_pp0_stage35_iter0;
wire    ap_block_state84_pp0_stage35_iter1;
wire    ap_block_pp0_stage35_11001;
reg   [31:0] reg_391;
wire    ap_CS_fsm_pp0_stage38;
wire    ap_block_state39_pp0_stage38_iter0;
wire    ap_block_state87_pp0_stage38_iter1;
wire    ap_block_pp0_stage38_11001;
reg   [31:0] reg_395;
wire    ap_CS_fsm_pp0_stage41;
wire    ap_block_state42_pp0_stage41_iter0;
wire    ap_block_state90_pp0_stage41_iter1;
wire    ap_block_pp0_stage41_11001;
reg   [31:0] reg_399;
wire    ap_CS_fsm_pp0_stage44;
wire    ap_block_state45_pp0_stage44_iter0;
wire    ap_block_state93_pp0_stage44_iter1;
wire    ap_block_pp0_stage44_11001;
reg   [31:0] reg_403;
wire   [31:0] grp_p_S1_fu_307_ap_return;
reg   [31:0] reg_407;
wire   [31:0] grp_p_Ch_fu_277_ap_return;
reg   [31:0] reg_411;
reg   [31:0] reg_415;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_state6_pp0_stage5_iter0;
wire    ap_block_state54_pp0_stage5_iter1;
wire    ap_block_pp0_stage5_11001;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_state9_pp0_stage8_iter0;
wire    ap_block_state57_pp0_stage8_iter1;
wire    ap_block_pp0_stage8_11001;
reg   [31:0] reg_419;
reg   [31:0] sha256hash_6_read_2_reg_3296;
reg   [31:0] sha256hash_6_read_2_reg_3296_pp0_iter1_reg;
reg   [31:0] sha256hash_6_read_2_reg_3296_pp0_iter2_reg;
reg   [31:0] sha256hash_5_read_2_reg_3302;
reg   [31:0] sha256hash_5_read_2_reg_3302_pp0_iter1_reg;
reg   [31:0] sha256hash_5_read_2_reg_3302_pp0_iter2_reg;
reg   [31:0] sha256hash_4_read_2_reg_3309;
reg   [31:0] sha256hash_4_read_2_reg_3309_pp0_iter1_reg;
reg   [31:0] sha256hash_4_read_2_reg_3309_pp0_iter2_reg;
reg   [31:0] sha256hash_2_read_2_reg_3317;
reg   [31:0] sha256hash_2_read_2_reg_3317_pp0_iter1_reg;
reg   [31:0] sha256hash_1_read_2_reg_3323;
reg   [31:0] sha256hash_1_read_2_reg_3323_pp0_iter1_reg;
reg   [31:0] sha256hash_0_read_2_reg_3330;
reg   [31:0] sha256hash_0_read_2_reg_3330_pp0_iter1_reg;
reg   [31:0] sha256hash_0_read_2_reg_3330_pp0_iter2_reg;
reg   [31:0] sha256hash_7_read_2_reg_3338;
reg   [31:0] sha256hash_7_read_2_reg_3338_pp0_iter1_reg;
reg   [31:0] W_0_reg_3343;
wire   [31:0] tmp3_fu_525_p2;
reg   [31:0] tmp3_reg_3348;
reg   [31:0] sha256hash_3_read_2_reg_3353;
reg   [31:0] sha256hash_3_read_2_reg_3353_pp0_iter1_reg;
wire   [31:0] e_1_fu_536_p2;
reg   [31:0] e_1_reg_3358;
wire   [31:0] a_1_fu_550_p2;
reg   [31:0] a_1_reg_3365;
reg   [31:0] W_1_reg_3374;
wire   [31:0] tmp9_fu_562_p2;
reg   [31:0] tmp9_reg_3379;
reg   [31:0] tmp_30_reg_3384;
wire   [31:0] e_1_1_fu_572_p2;
reg   [31:0] e_1_1_reg_3389;
wire   [31:0] a_1_1_fu_585_p2;
reg   [31:0] a_1_1_reg_3396;
reg   [31:0] W_2_reg_3405;
wire   [31:0] tmp15_fu_597_p2;
reg   [31:0] tmp15_reg_3410;
reg   [31:0] tmp_77_1_reg_3415;
wire   [31:0] e_1_2_fu_607_p2;
reg   [31:0] e_1_2_reg_3420;
wire   [31:0] a_1_2_fu_620_p2;
reg   [31:0] a_1_2_reg_3427;
reg   [31:0] W_3_reg_3436;
wire   [31:0] tmp21_fu_632_p2;
reg   [31:0] tmp21_reg_3441;
wire   [31:0] e_1_3_fu_642_p2;
reg   [31:0] e_1_3_reg_3446;
wire   [31:0] a_1_3_fu_655_p2;
reg   [31:0] a_1_3_reg_3453;
wire   [31:0] tmp27_fu_667_p2;
reg   [31:0] tmp27_reg_3462;
wire   [31:0] e_1_4_fu_677_p2;
reg   [31:0] e_1_4_reg_3467;
wire   [31:0] a_1_4_fu_690_p2;
reg   [31:0] a_1_4_reg_3474;
reg   [31:0] W_5_reg_3483;
wire   [31:0] tmp31_fu_702_p2;
reg   [31:0] tmp31_reg_3488;
wire   [31:0] e_1_5_fu_712_p2;
reg   [31:0] e_1_5_reg_3493;
wire   [31:0] a_1_5_fu_725_p2;
reg   [31:0] a_1_5_reg_3500;
reg   [31:0] W_6_reg_3509;
wire   [31:0] tmp35_fu_737_p2;
reg   [31:0] tmp35_reg_3514;
wire   [31:0] e_1_6_fu_747_p2;
reg   [31:0] e_1_6_reg_3519;
wire   [31:0] a_1_6_fu_760_p2;
reg   [31:0] a_1_6_reg_3526;
reg   [31:0] W_7_reg_3535;
wire   [31:0] tmp39_fu_772_p2;
reg   [31:0] tmp39_reg_3540;
wire   [31:0] e_1_7_fu_782_p2;
reg   [31:0] e_1_7_reg_3545;
wire   [31:0] a_1_7_fu_795_p2;
reg   [31:0] a_1_7_reg_3552;
reg   [31:0] W_8_reg_3561;
wire   [31:0] tmp43_fu_807_p2;
reg   [31:0] tmp43_reg_3566;
wire   [31:0] e_1_8_fu_817_p2;
reg   [31:0] e_1_8_reg_3571;
wire   [31:0] a_1_8_fu_830_p2;
reg   [31:0] a_1_8_reg_3578;
reg   [31:0] W_9_reg_3587;
wire   [31:0] tmp47_fu_842_p2;
reg   [31:0] tmp47_reg_3593;
wire   [31:0] e_1_9_fu_852_p2;
reg   [31:0] e_1_9_reg_3598;
wire   [31:0] a_1_9_fu_865_p2;
reg   [31:0] a_1_9_reg_3605;
reg   [31:0] W_10_reg_3614;
wire   [31:0] tmp51_fu_877_p2;
reg   [31:0] tmp51_reg_3620;
wire   [31:0] e_1_s_fu_887_p2;
reg   [31:0] e_1_s_reg_3625;
wire   [31:0] a_1_s_fu_900_p2;
reg   [31:0] a_1_s_reg_3632;
reg   [31:0] W_11_reg_3641;
wire   [31:0] tmp55_fu_912_p2;
reg   [31:0] tmp55_reg_3647;
wire   [31:0] e_1_10_fu_922_p2;
reg   [31:0] e_1_10_reg_3652;
wire   [31:0] a_1_10_fu_935_p2;
reg   [31:0] a_1_10_reg_3659;
reg   [31:0] W_12_reg_3668;
wire   [31:0] tmp59_fu_947_p2;
reg   [31:0] tmp59_reg_3674;
wire   [31:0] e_1_11_fu_957_p2;
reg   [31:0] e_1_11_reg_3679;
wire   [31:0] a_1_11_fu_970_p2;
reg   [31:0] a_1_11_reg_3686;
reg   [31:0] W_13_reg_3695;
wire   [31:0] tmp63_fu_982_p2;
reg   [31:0] tmp63_reg_3701;
wire   [31:0] e_1_12_fu_992_p2;
reg   [31:0] e_1_12_reg_3706;
wire   [31:0] a_1_12_fu_1005_p2;
reg   [31:0] a_1_12_reg_3713;
reg   [31:0] W_14_reg_3722;
wire   [31:0] tmp67_fu_1017_p2;
reg   [31:0] tmp67_reg_3728;
wire   [31:0] W_16_fu_1031_p2;
reg   [31:0] W_16_reg_3733;
wire   [31:0] e_1_13_fu_1042_p2;
reg   [31:0] e_1_13_reg_3742;
wire   [31:0] a_1_13_fu_1055_p2;
reg   [31:0] a_1_13_reg_3749;
wire   [31:0] W_18_fu_1065_p2;
reg   [31:0] W_18_reg_3758;
wire   [31:0] W_20_fu_1076_p2;
reg   [31:0] W_20_reg_3767;
wire   [31:0] tmp71_fu_1088_p2;
reg   [31:0] tmp71_reg_3776;
wire   [31:0] W_17_fu_1102_p2;
reg   [31:0] W_17_reg_3781;
wire   [31:0] e_1_14_fu_1113_p2;
reg   [31:0] e_1_14_reg_3790;
wire   [31:0] a_1_14_fu_1126_p2;
reg   [31:0] a_1_14_reg_3797;
wire   [31:0] tmp77_fu_1137_p2;
reg   [31:0] tmp77_reg_3806;
wire   [31:0] W_19_fu_1146_p2;
reg   [31:0] W_19_reg_3811;
wire   [31:0] e_2_fu_1157_p2;
reg   [31:0] e_2_reg_3820;
wire   [31:0] a_2_fu_1170_p2;
reg   [31:0] a_2_reg_3827;
wire   [31:0] tmp83_fu_1181_p2;
reg   [31:0] tmp83_reg_3836;
wire   [31:0] W_21_fu_1190_p2;
reg   [31:0] W_21_reg_3841;
wire   [31:0] e_2_1_fu_1201_p2;
reg   [31:0] e_2_1_reg_3850;
wire   [31:0] a_2_1_fu_1214_p2;
reg   [31:0] a_2_1_reg_3857;
wire   [31:0] tmp89_fu_1225_p2;
reg   [31:0] tmp89_reg_3866;
wire   [31:0] W_22_fu_1235_p2;
reg   [31:0] W_22_reg_3871;
wire   [31:0] e_2_2_fu_1246_p2;
reg   [31:0] e_2_2_reg_3880;
wire   [31:0] a_2_2_fu_1259_p2;
reg   [31:0] a_2_2_reg_3887;
wire   [31:0] tmp95_fu_1270_p2;
reg   [31:0] tmp95_reg_3896;
wire   [31:0] W_23_fu_1279_p2;
reg   [31:0] W_23_reg_3901;
wire   [31:0] e_2_3_fu_1290_p2;
reg   [31:0] e_2_3_reg_3910;
wire   [31:0] a_2_3_fu_1303_p2;
reg   [31:0] a_2_3_reg_3917;
wire   [31:0] tmp101_fu_1314_p2;
reg   [31:0] tmp101_reg_3926;
wire   [31:0] W_24_fu_1323_p2;
reg   [31:0] W_24_reg_3931;
wire   [31:0] e_2_4_fu_1334_p2;
reg   [31:0] e_2_4_reg_3940;
wire   [31:0] a_2_4_fu_1347_p2;
reg   [31:0] a_2_4_reg_3947;
wire   [31:0] tmp107_fu_1358_p2;
reg   [31:0] tmp107_reg_3956;
wire   [31:0] W_25_fu_1367_p2;
reg   [31:0] W_25_reg_3961;
wire   [31:0] e_2_5_fu_1378_p2;
reg   [31:0] e_2_5_reg_3970;
wire   [31:0] a_2_5_fu_1391_p2;
reg   [31:0] a_2_5_reg_3977;
wire   [31:0] tmp113_fu_1402_p2;
reg   [31:0] tmp113_reg_3986;
wire   [31:0] W_26_fu_1411_p2;
reg   [31:0] W_26_reg_3991;
wire   [31:0] e_2_6_fu_1422_p2;
reg   [31:0] e_2_6_reg_4000;
wire   [31:0] a_2_6_fu_1435_p2;
reg   [31:0] a_2_6_reg_4007;
wire   [31:0] tmp119_fu_1446_p2;
reg   [31:0] tmp119_reg_4016;
wire   [31:0] W_27_fu_1455_p2;
reg   [31:0] W_27_reg_4021;
wire   [31:0] e_2_7_fu_1466_p2;
reg   [31:0] e_2_7_reg_4030;
wire   [31:0] a_2_7_fu_1479_p2;
reg   [31:0] a_2_7_reg_4037;
wire   [31:0] tmp125_fu_1490_p2;
reg   [31:0] tmp125_reg_4046;
wire   [31:0] W_28_fu_1499_p2;
reg   [31:0] W_28_reg_4051;
wire   [31:0] e_2_8_fu_1510_p2;
reg   [31:0] e_2_8_reg_4060;
wire   [31:0] a_2_8_fu_1523_p2;
reg   [31:0] a_2_8_reg_4067;
wire   [31:0] tmp131_fu_1534_p2;
reg   [31:0] tmp131_reg_4076;
wire   [31:0] W_29_fu_1543_p2;
reg   [31:0] W_29_reg_4081;
wire   [31:0] e_2_9_fu_1554_p2;
reg   [31:0] e_2_9_reg_4090;
wire   [31:0] a_2_9_fu_1567_p2;
reg   [31:0] a_2_9_reg_4097;
wire   [31:0] tmp137_fu_1578_p2;
reg   [31:0] tmp137_reg_4106;
wire   [31:0] W_30_fu_1587_p2;
reg   [31:0] W_30_reg_4111;
wire   [31:0] e_2_s_fu_1598_p2;
reg   [31:0] e_2_s_reg_4120;
wire   [31:0] a_2_s_fu_1611_p2;
reg   [31:0] a_2_s_reg_4127;
wire   [31:0] tmp143_fu_1622_p2;
reg   [31:0] tmp143_reg_4136;
wire   [31:0] W_31_fu_1632_p2;
reg   [31:0] W_31_reg_4141;
wire   [31:0] e_2_10_fu_1643_p2;
reg   [31:0] e_2_10_reg_4150;
wire   [31:0] a_2_10_fu_1656_p2;
reg   [31:0] a_2_10_reg_4157;
wire   [31:0] tmp149_fu_1667_p2;
reg   [31:0] tmp149_reg_4166;
wire   [31:0] W_32_fu_1676_p2;
reg   [31:0] W_32_reg_4171;
wire   [31:0] e_2_11_fu_1687_p2;
reg   [31:0] e_2_11_reg_4180;
wire   [31:0] a_2_11_fu_1700_p2;
reg   [31:0] a_2_11_reg_4187;
wire   [31:0] tmp155_fu_1711_p2;
reg   [31:0] tmp155_reg_4196;
wire   [31:0] W_33_fu_1720_p2;
reg   [31:0] W_33_reg_4201;
wire   [31:0] e_2_12_fu_1731_p2;
reg   [31:0] e_2_12_reg_4210;
wire   [31:0] a_2_12_fu_1744_p2;
reg   [31:0] a_2_12_reg_4217;
wire   [31:0] tmp161_fu_1755_p2;
reg   [31:0] tmp161_reg_4226;
wire   [31:0] W_34_fu_1764_p2;
reg   [31:0] W_34_reg_4231;
wire   [31:0] e_2_13_fu_1775_p2;
reg   [31:0] e_2_13_reg_4240;
wire   [31:0] a_2_13_fu_1788_p2;
reg   [31:0] a_2_13_reg_4247;
wire   [31:0] tmp167_fu_1799_p2;
reg   [31:0] tmp167_reg_4256;
wire   [31:0] W_35_fu_1808_p2;
reg   [31:0] W_35_reg_4261;
reg   [31:0] tmp_77_27_reg_4270;
wire   [31:0] e_2_14_fu_1819_p2;
reg   [31:0] e_2_14_reg_4275;
wire   [31:0] a_2_14_fu_1832_p2;
reg   [31:0] a_2_14_reg_4282;
wire   [31:0] tmp173_fu_1843_p2;
reg   [31:0] tmp173_reg_4291;
wire   [31:0] W_36_fu_1852_p2;
reg   [31:0] W_36_reg_4296;
wire   [31:0] e_2_15_fu_1863_p2;
reg   [31:0] e_2_15_reg_4305;
wire   [31:0] a_2_15_fu_1876_p2;
reg   [31:0] a_2_15_reg_4312;
wire   [31:0] tmp179_fu_1887_p2;
reg   [31:0] tmp179_reg_4321;
wire   [31:0] W_37_fu_1896_p2;
reg   [31:0] W_37_reg_4326;
wire   [31:0] e_2_16_fu_1907_p2;
reg   [31:0] e_2_16_reg_4335;
wire   [31:0] a_2_16_fu_1920_p2;
reg   [31:0] a_2_16_reg_4342;
wire   [31:0] tmp185_fu_1931_p2;
reg   [31:0] tmp185_reg_4351;
wire   [31:0] W_38_fu_1940_p2;
reg   [31:0] W_38_reg_4356;
wire   [31:0] e_2_17_fu_1951_p2;
reg   [31:0] e_2_17_reg_4365;
wire   [31:0] a_2_17_fu_1964_p2;
reg   [31:0] a_2_17_reg_4372;
wire   [31:0] tmp191_fu_1975_p2;
reg   [31:0] tmp191_reg_4381;
wire   [31:0] W_39_fu_1984_p2;
reg   [31:0] W_39_reg_4386;
wire   [31:0] e_2_18_fu_1995_p2;
reg   [31:0] e_2_18_reg_4395;
wire   [31:0] a_2_18_fu_2008_p2;
reg   [31:0] a_2_18_reg_4402;
wire   [31:0] tmp197_fu_2019_p2;
reg   [31:0] tmp197_reg_4411;
wire   [31:0] W_40_fu_2028_p2;
reg   [31:0] W_40_reg_4416;
wire   [31:0] e_2_19_fu_2039_p2;
reg   [31:0] e_2_19_reg_4425;
wire   [31:0] a_2_19_fu_2052_p2;
reg   [31:0] a_2_19_reg_4432;
wire   [31:0] tmp203_fu_2063_p2;
reg   [31:0] tmp203_reg_4441;
wire   [31:0] W_41_fu_2072_p2;
reg   [31:0] W_41_reg_4446;
wire   [31:0] e_2_20_fu_2083_p2;
reg   [31:0] e_2_20_reg_4455;
wire   [31:0] a_2_20_fu_2096_p2;
reg   [31:0] a_2_20_reg_4462;
wire   [31:0] tmp209_fu_2107_p2;
reg   [31:0] tmp209_reg_4471;
wire   [31:0] W_42_fu_2116_p2;
reg   [31:0] W_42_reg_4476;
wire   [31:0] e_2_21_fu_2127_p2;
reg   [31:0] e_2_21_reg_4485;
wire   [31:0] a_2_21_fu_2140_p2;
reg   [31:0] a_2_21_reg_4492;
wire   [31:0] tmp215_fu_2151_p2;
reg   [31:0] tmp215_reg_4501;
wire   [31:0] W_43_fu_2160_p2;
reg   [31:0] W_43_reg_4506;
wire   [31:0] e_2_22_fu_2171_p2;
reg   [31:0] e_2_22_reg_4515;
wire   [31:0] a_2_22_fu_2184_p2;
reg   [31:0] a_2_22_reg_4522;
wire   [31:0] tmp221_fu_2195_p2;
reg   [31:0] tmp221_reg_4531;
wire   [31:0] W_44_fu_2209_p2;
reg   [31:0] W_44_reg_4536;
wire   [31:0] e_2_23_fu_2220_p2;
reg   [31:0] e_2_23_reg_4545;
wire   [31:0] a_2_23_fu_2233_p2;
reg   [31:0] a_2_23_reg_4552;
wire   [31:0] tmp227_fu_2244_p2;
reg   [31:0] tmp227_reg_4561;
wire   [31:0] W_45_fu_2253_p2;
reg   [31:0] W_45_reg_4566;
wire   [31:0] e_2_24_fu_2264_p2;
reg   [31:0] e_2_24_reg_4575;
wire   [31:0] a_2_24_fu_2277_p2;
reg   [31:0] a_2_24_reg_4582;
wire   [31:0] tmp233_fu_2288_p2;
reg   [31:0] tmp233_reg_4591;
wire   [31:0] W_46_fu_2297_p2;
reg   [31:0] W_46_reg_4596;
wire   [31:0] e_2_25_fu_2308_p2;
reg   [31:0] e_2_25_reg_4605;
wire   [31:0] a_2_25_fu_2321_p2;
reg   [31:0] a_2_25_reg_4612;
wire   [31:0] tmp239_fu_2332_p2;
reg   [31:0] tmp239_reg_4621;
wire   [31:0] W_47_fu_2341_p2;
reg   [31:0] W_47_reg_4626;
wire   [31:0] e_2_26_fu_2352_p2;
reg   [31:0] e_2_26_reg_4635;
wire   [31:0] a_2_26_fu_2365_p2;
reg   [31:0] a_2_26_reg_4642;
wire   [31:0] tmp245_fu_2376_p2;
reg   [31:0] tmp245_reg_4651;
wire   [31:0] W_48_fu_2385_p2;
reg   [31:0] W_48_reg_4656;
wire   [31:0] e_2_27_fu_2396_p2;
reg   [31:0] e_2_27_reg_4664;
wire   [31:0] a_2_27_fu_2409_p2;
reg   [31:0] a_2_27_reg_4671;
wire   [31:0] tmp251_fu_2420_p2;
reg   [31:0] tmp251_reg_4680;
wire   [31:0] W_49_fu_2429_p2;
reg   [31:0] W_49_reg_4685;
wire   [31:0] e_2_28_fu_2440_p2;
reg   [31:0] e_2_28_reg_4692;
wire   [31:0] a_2_28_fu_2453_p2;
reg   [31:0] a_2_28_reg_4699;
wire   [31:0] tmp257_fu_2464_p2;
reg   [31:0] tmp257_reg_4708;
wire   [31:0] W_50_fu_2473_p2;
reg   [31:0] W_50_reg_4713;
wire   [31:0] e_2_29_fu_2484_p2;
reg   [31:0] e_2_29_reg_4720;
wire   [31:0] a_2_29_fu_2497_p2;
reg   [31:0] a_2_29_reg_4727;
wire   [31:0] tmp263_fu_2508_p2;
reg   [31:0] tmp263_reg_4736;
wire   [31:0] W_51_fu_2517_p2;
reg   [31:0] W_51_reg_4741;
wire   [31:0] e_2_30_fu_2528_p2;
reg   [31:0] e_2_30_reg_4748;
wire   [31:0] a_2_30_fu_2541_p2;
reg   [31:0] a_2_30_reg_4755;
wire   [31:0] tmp269_fu_2552_p2;
reg   [31:0] tmp269_reg_4764;
wire   [31:0] tmp275_fu_2562_p2;
reg   [31:0] tmp275_reg_4769;
wire   [31:0] W_52_fu_2571_p2;
reg   [31:0] W_52_reg_4774;
wire   [31:0] tmp314_fu_2577_p2;
reg   [31:0] tmp314_reg_4781;
wire   [31:0] e_2_31_fu_2586_p2;
reg   [31:0] e_2_31_reg_4786;
wire   [31:0] a_2_31_fu_2599_p2;
reg   [31:0] a_2_31_reg_4793;
wire   [31:0] tmp281_fu_2610_p2;
reg   [31:0] tmp281_reg_4802;
wire   [31:0] W_53_fu_2619_p2;
reg   [31:0] W_53_reg_4807;
wire   [31:0] tmp320_fu_2625_p2;
reg   [31:0] tmp320_reg_4814;
wire   [31:0] e_2_32_fu_2634_p2;
reg   [31:0] e_2_32_reg_4819;
wire   [31:0] a_2_32_fu_2647_p2;
reg   [31:0] a_2_32_reg_4826;
wire   [31:0] tmp287_fu_2658_p2;
reg   [31:0] tmp287_reg_4835;
wire   [31:0] W_54_fu_2667_p2;
reg   [31:0] W_54_reg_4840;
wire   [31:0] tmp326_fu_2673_p2;
reg   [31:0] tmp326_reg_4847;
wire   [31:0] e_2_33_fu_2682_p2;
reg   [31:0] e_2_33_reg_4852;
wire   [31:0] a_2_33_fu_2695_p2;
reg   [31:0] a_2_33_reg_4859;
wire   [31:0] W_55_fu_2705_p2;
reg   [31:0] W_55_reg_4868;
wire   [31:0] e_2_34_fu_2716_p2;
reg   [31:0] e_2_34_reg_4875;
wire   [31:0] a_2_34_fu_2729_p2;
reg   [31:0] a_2_34_reg_4882;
wire   [31:0] tmp293_fu_2740_p2;
reg   [31:0] tmp293_reg_4891;
wire   [31:0] W_56_fu_2745_p2;
reg   [31:0] W_56_reg_4896;
wire   [31:0] tmp332_fu_2750_p2;
reg   [31:0] tmp332_reg_4903;
wire   [31:0] e_2_35_fu_2759_p2;
reg   [31:0] e_2_35_reg_4908;
wire   [31:0] a_2_35_fu_2772_p2;
reg   [31:0] a_2_35_reg_4915;
wire   [31:0] tmp299_fu_2783_p2;
reg   [31:0] tmp299_reg_4924;
wire   [31:0] W_57_fu_2788_p2;
reg   [31:0] W_57_reg_4929;
wire   [31:0] tmp338_fu_2793_p2;
reg   [31:0] tmp338_reg_4935;
wire   [31:0] e_2_36_fu_2802_p2;
reg   [31:0] e_2_36_reg_4940;
wire   [31:0] a_2_36_fu_2815_p2;
reg   [31:0] a_2_36_reg_4947;
wire   [31:0] tmp305_fu_2826_p2;
reg   [31:0] tmp305_reg_4956;
wire   [31:0] W_58_fu_2831_p2;
reg   [31:0] W_58_reg_4961;
wire   [31:0] e_2_37_fu_2841_p2;
reg   [31:0] e_2_37_reg_4967;
wire   [31:0] a_2_37_fu_2854_p2;
reg   [31:0] a_2_37_reg_4974;
wire   [31:0] tmp311_fu_2865_p2;
reg   [31:0] tmp311_reg_4983;
wire   [31:0] W_59_fu_2870_p2;
reg   [31:0] W_59_reg_4988;
wire   [31:0] tmp344_fu_2875_p2;
reg   [31:0] tmp344_reg_4994;
wire   [31:0] e_2_38_fu_2884_p2;
reg   [31:0] e_2_38_reg_4999;
wire   [31:0] a_2_38_fu_2897_p2;
reg   [31:0] a_2_38_reg_5006;
wire   [31:0] tmp317_fu_2908_p2;
reg   [31:0] tmp317_reg_5015;
wire   [31:0] tmp323_fu_2918_p2;
reg   [31:0] tmp323_reg_5020;
wire   [31:0] W_60_fu_2923_p2;
reg   [31:0] W_60_reg_5025;
wire   [31:0] e_2_39_fu_2933_p2;
reg   [31:0] e_2_39_reg_5031;
wire   [31:0] a_2_39_fu_2946_p2;
reg   [31:0] a_2_39_reg_5038;
wire   [31:0] tmp329_fu_2957_p2;
reg   [31:0] tmp329_reg_5047;
wire   [31:0] W_61_fu_2962_p2;
reg   [31:0] W_61_reg_5052;
wire   [31:0] e_2_40_fu_2972_p2;
reg   [31:0] e_2_40_reg_5058;
wire   [31:0] a_2_40_fu_2985_p2;
reg   [31:0] a_2_40_reg_5065;
wire   [31:0] tmp335_fu_2996_p2;
reg   [31:0] tmp335_reg_5074;
wire   [31:0] tmp354_fu_3012_p2;
reg   [31:0] tmp354_reg_5079;
wire   [31:0] e_2_41_fu_3023_p2;
reg   [31:0] e_2_41_reg_5084;
wire   [31:0] a_2_41_fu_3036_p2;
reg   [31:0] a_2_41_reg_5091;
wire   [31:0] tmp341_fu_3047_p2;
reg   [31:0] tmp341_reg_5100;
wire   [31:0] tmp361_fu_3063_p2;
reg   [31:0] tmp361_reg_5105;
wire   [31:0] e_2_42_fu_3074_p2;
reg   [31:0] e_2_42_reg_5110;
wire   [31:0] a_2_42_fu_3087_p2;
reg   [31:0] a_2_42_reg_5117;
wire   [31:0] tmp347_fu_3098_p2;
reg   [31:0] tmp347_reg_5126;
wire   [31:0] e_2_43_fu_3108_p2;
reg   [31:0] e_2_43_reg_5131;
wire   [31:0] a_2_43_fu_3121_p2;
reg   [31:0] a_2_43_reg_5138;
wire   [31:0] tmp350_fu_3127_p2;
reg   [31:0] tmp350_reg_5147;
wire   [31:0] e_2_44_fu_3136_p2;
reg   [31:0] e_2_44_reg_5152;
wire   [31:0] a_2_44_fu_3149_p2;
reg   [31:0] a_2_44_reg_5158;
wire   [31:0] tmp357_fu_3155_p2;
reg   [31:0] tmp357_reg_5166;
wire   [31:0] tmp_89_45_fu_3170_p2;
reg   [31:0] tmp_89_45_reg_5171;
reg   [31:0] tmp_90_45_reg_5177;
reg   [31:0] tmp_91_45_reg_5182;
wire   [31:0] e_2_45_fu_3175_p2;
reg   [31:0] e_2_45_reg_5187;
wire   [31:0] grp_p_S0_fu_318_ap_return;
reg   [31:0] tmp_90_46_reg_5194;
wire   [31:0] grp_p_Ma_fu_294_ap_return;
reg   [31:0] tmp_91_46_reg_5199;
wire   [31:0] sha256hash_1_write_s_fu_3190_p2;
reg   [31:0] sha256hash_1_write_s_reg_5204;
wire   [31:0] sha256hash_2_write_s_fu_3195_p2;
reg   [31:0] sha256hash_2_write_s_reg_5209;
wire   [31:0] sha256hash_3_write_s_fu_3199_p2;
reg   [31:0] sha256hash_3_write_s_reg_5214;
wire   [31:0] tmp_89_46_fu_3214_p2;
reg   [31:0] tmp_89_46_reg_5219;
wire   [31:0] sha256hash_5_write_s_fu_3219_p2;
reg   [31:0] sha256hash_5_write_s_reg_5225;
wire   [31:0] sha256hash_6_write_s_fu_3223_p2;
reg   [31:0] sha256hash_6_write_s_reg_5230;
wire   [31:0] sha256hash_7_write_s_fu_3227_p2;
reg   [31:0] sha256hash_7_write_s_reg_5235;
reg    ap_enable_reg_pp0_iter0_reg;
reg    ap_block_pp0_stage47_subdone;
reg    ap_block_pp0_stage2_subdone;
reg   [31:0] ap_port_reg_sha256hash_3_read;
reg   [31:0] ap_port_reg_sha256hash_7_read;
reg    grp_p_word_fu_244_ap_start;
wire    grp_p_word_fu_244_ap_done;
wire    grp_p_word_fu_244_ap_idle;
wire    grp_p_word_fu_244_ap_ready;
reg    grp_p_word_fu_244_ap_ce;
wire   [5:0] grp_p_word_fu_244_c_address0;
wire    grp_p_word_fu_244_c_ce0;
wire   [5:0] grp_p_word_fu_244_c_address1;
wire    grp_p_word_fu_244_c_ce1;
reg   [6:0] grp_p_word_fu_244_c_offset;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call8;
wire    ap_block_state49_pp0_stage0_iter1_ignore_call8;
wire    ap_block_state97_pp0_stage0_iter2_ignore_call8;
reg    ap_block_pp0_stage0_11001_ignoreCallOp106;
wire    ap_block_state2_pp0_stage1_iter0_ignore_call8;
wire    ap_block_state50_pp0_stage1_iter1_ignore_call8;
wire    ap_block_state98_pp0_stage1_iter2_ignore_call8;
wire    ap_block_pp0_stage1_11001_ignoreCallOp111;
wire    ap_block_state3_pp0_stage2_iter0_ignore_call8;
wire    ap_block_state51_pp0_stage2_iter1_ignore_call8;
wire    ap_block_state99_pp0_stage2_iter2_ignore_call8;
wire    ap_block_pp0_stage2_11001_ignoreCallOp113;
wire    ap_block_state4_pp0_stage3_iter0_ignore_call20;
wire    ap_block_state52_pp0_stage3_iter1_ignore_call20;
wire    ap_block_pp0_stage3_11001_ignoreCallOp122;
wire    ap_block_state5_pp0_stage4_iter0_ignore_call20;
wire    ap_block_state53_pp0_stage4_iter1_ignore_call20;
wire    ap_block_pp0_stage4_11001_ignoreCallOp125;
wire    ap_block_state6_pp0_stage5_iter0_ignore_call20;
wire    ap_block_state54_pp0_stage5_iter1_ignore_call20;
wire    ap_block_pp0_stage5_11001_ignoreCallOp128;
wire    ap_block_state7_pp0_stage6_iter0_ignore_call32;
wire    ap_block_state55_pp0_stage6_iter1_ignore_call32;
wire    ap_block_pp0_stage6_11001_ignoreCallOp137;
wire    ap_block_state8_pp0_stage7_iter0_ignore_call32;
wire    ap_block_state56_pp0_stage7_iter1_ignore_call32;
wire    ap_block_pp0_stage7_11001_ignoreCallOp140;
wire    ap_block_state9_pp0_stage8_iter0_ignore_call32;
wire    ap_block_state57_pp0_stage8_iter1_ignore_call32;
wire    ap_block_pp0_stage8_11001_ignoreCallOp143;
wire    ap_block_state10_pp0_stage9_iter0_ignore_call44;
wire    ap_block_state58_pp0_stage9_iter1_ignore_call44;
wire    ap_block_pp0_stage9_11001_ignoreCallOp152;
wire    ap_block_state11_pp0_stage10_iter0_ignore_call44;
wire    ap_block_state59_pp0_stage10_iter1_ignore_call44;
wire    ap_block_pp0_stage10_11001_ignoreCallOp155;
wire    ap_block_state12_pp0_stage11_iter0_ignore_call44;
wire    ap_block_state60_pp0_stage11_iter1_ignore_call44;
wire    ap_block_pp0_stage11_11001_ignoreCallOp158;
wire    ap_block_state13_pp0_stage12_iter0_ignore_call56;
wire    ap_block_state61_pp0_stage12_iter1_ignore_call56;
wire    ap_block_pp0_stage12_11001_ignoreCallOp167;
wire    ap_block_state14_pp0_stage13_iter0_ignore_call56;
wire    ap_block_state62_pp0_stage13_iter1_ignore_call56;
wire    ap_block_pp0_stage13_11001_ignoreCallOp170;
wire    ap_block_state15_pp0_stage14_iter0_ignore_call56;
wire    ap_block_state63_pp0_stage14_iter1_ignore_call56;
wire    ap_block_pp0_stage14_11001_ignoreCallOp173;
wire    ap_block_state16_pp0_stage15_iter0_ignore_call68;
wire    ap_block_state64_pp0_stage15_iter1_ignore_call68;
wire    ap_block_pp0_stage15_11001_ignoreCallOp182;
wire    ap_block_state17_pp0_stage16_iter0_ignore_call68;
wire    ap_block_state65_pp0_stage16_iter1_ignore_call68;
wire    ap_block_pp0_stage16_11001_ignoreCallOp185;
wire    ap_block_state18_pp0_stage17_iter0_ignore_call68;
wire    ap_block_state66_pp0_stage17_iter1_ignore_call68;
wire    ap_block_pp0_stage17_11001_ignoreCallOp188;
wire    ap_block_state19_pp0_stage18_iter0_ignore_call80;
wire    ap_block_state67_pp0_stage18_iter1_ignore_call80;
wire    ap_block_pp0_stage18_11001_ignoreCallOp197;
wire    ap_block_state20_pp0_stage19_iter0_ignore_call80;
wire    ap_block_state68_pp0_stage19_iter1_ignore_call80;
wire    ap_block_pp0_stage19_11001_ignoreCallOp200;
wire    ap_block_state21_pp0_stage20_iter0_ignore_call80;
wire    ap_block_state69_pp0_stage20_iter1_ignore_call80;
wire    ap_block_pp0_stage20_11001_ignoreCallOp203;
wire    ap_block_state22_pp0_stage21_iter0_ignore_call92;
wire    ap_block_state70_pp0_stage21_iter1_ignore_call92;
wire    ap_block_pp0_stage21_11001_ignoreCallOp212;
wire    ap_block_state23_pp0_stage22_iter0_ignore_call92;
wire    ap_block_state71_pp0_stage22_iter1_ignore_call92;
wire    ap_block_pp0_stage22_11001_ignoreCallOp215;
wire    ap_block_state24_pp0_stage23_iter0_ignore_call92;
wire    ap_block_state72_pp0_stage23_iter1_ignore_call92;
wire    ap_block_pp0_stage23_11001_ignoreCallOp218;
wire    ap_block_state25_pp0_stage24_iter0_ignore_call104;
wire    ap_block_state73_pp0_stage24_iter1_ignore_call104;
wire    ap_block_pp0_stage24_11001_ignoreCallOp227;
wire    ap_block_state26_pp0_stage25_iter0_ignore_call104;
wire    ap_block_state74_pp0_stage25_iter1_ignore_call104;
wire    ap_block_pp0_stage25_11001_ignoreCallOp230;
wire    ap_block_state27_pp0_stage26_iter0_ignore_call104;
wire    ap_block_state75_pp0_stage26_iter1_ignore_call104;
wire    ap_block_pp0_stage26_11001_ignoreCallOp233;
wire    ap_block_state28_pp0_stage27_iter0_ignore_call116;
wire    ap_block_state76_pp0_stage27_iter1_ignore_call116;
wire    ap_block_pp0_stage27_11001_ignoreCallOp242;
wire    ap_block_state29_pp0_stage28_iter0_ignore_call116;
wire    ap_block_state77_pp0_stage28_iter1_ignore_call116;
wire    ap_block_pp0_stage28_11001_ignoreCallOp245;
wire    ap_block_state30_pp0_stage29_iter0_ignore_call116;
wire    ap_block_state78_pp0_stage29_iter1_ignore_call116;
wire    ap_block_pp0_stage29_11001_ignoreCallOp248;
wire    ap_block_state31_pp0_stage30_iter0_ignore_call128;
wire    ap_block_state79_pp0_stage30_iter1_ignore_call128;
wire    ap_block_pp0_stage30_11001_ignoreCallOp257;
wire    ap_block_state32_pp0_stage31_iter0_ignore_call128;
wire    ap_block_state80_pp0_stage31_iter1_ignore_call128;
wire    ap_block_pp0_stage31_11001_ignoreCallOp260;
wire    ap_block_state33_pp0_stage32_iter0_ignore_call128;
wire    ap_block_state81_pp0_stage32_iter1_ignore_call128;
wire    ap_block_pp0_stage32_11001_ignoreCallOp263;
wire    ap_block_state34_pp0_stage33_iter0_ignore_call140;
wire    ap_block_state82_pp0_stage33_iter1_ignore_call140;
wire    ap_block_pp0_stage33_11001_ignoreCallOp272;
wire    ap_block_state35_pp0_stage34_iter0_ignore_call140;
wire    ap_block_state83_pp0_stage34_iter1_ignore_call140;
wire    ap_block_pp0_stage34_11001_ignoreCallOp275;
wire    ap_block_state36_pp0_stage35_iter0_ignore_call140;
wire    ap_block_state84_pp0_stage35_iter1_ignore_call140;
wire    ap_block_pp0_stage35_11001_ignoreCallOp278;
wire    ap_block_state37_pp0_stage36_iter0_ignore_call152;
wire    ap_block_state85_pp0_stage36_iter1_ignore_call152;
wire    ap_block_pp0_stage36_11001_ignoreCallOp287;
wire    ap_block_state38_pp0_stage37_iter0_ignore_call152;
wire    ap_block_state86_pp0_stage37_iter1_ignore_call152;
wire    ap_block_pp0_stage37_11001_ignoreCallOp290;
wire    ap_block_state39_pp0_stage38_iter0_ignore_call152;
wire    ap_block_state87_pp0_stage38_iter1_ignore_call152;
wire    ap_block_pp0_stage38_11001_ignoreCallOp293;
wire    ap_block_state40_pp0_stage39_iter0_ignore_call164;
wire    ap_block_state88_pp0_stage39_iter1_ignore_call164;
wire    ap_block_pp0_stage39_11001_ignoreCallOp302;
wire    ap_block_state41_pp0_stage40_iter0_ignore_call164;
wire    ap_block_state89_pp0_stage40_iter1_ignore_call164;
wire    ap_block_pp0_stage40_11001_ignoreCallOp305;
wire    ap_block_state42_pp0_stage41_iter0_ignore_call164;
wire    ap_block_state90_pp0_stage41_iter1_ignore_call164;
wire    ap_block_pp0_stage41_11001_ignoreCallOp308;
wire    ap_block_state43_pp0_stage42_iter0_ignore_call176;
wire    ap_block_state91_pp0_stage42_iter1_ignore_call176;
wire    ap_block_pp0_stage42_11001_ignoreCallOp317;
wire    ap_block_state44_pp0_stage43_iter0_ignore_call176;
wire    ap_block_state92_pp0_stage43_iter1_ignore_call176;
wire    ap_block_pp0_stage43_11001_ignoreCallOp320;
wire    ap_block_state45_pp0_stage44_iter0_ignore_call176;
wire    ap_block_state93_pp0_stage44_iter1_ignore_call176;
wire    ap_block_pp0_stage44_11001_ignoreCallOp323;
wire    ap_block_state46_pp0_stage45_iter0_ignore_call188;
wire    ap_block_state94_pp0_stage45_iter1_ignore_call188;
wire    ap_block_pp0_stage45_11001_ignoreCallOp336;
wire    ap_block_state47_pp0_stage46_iter0_ignore_call188;
wire    ap_block_state95_pp0_stage46_iter1_ignore_call188;
wire    ap_block_pp0_stage46_11001_ignoreCallOp344;
wire    ap_block_state48_pp0_stage47_iter0_ignore_call188;
wire    ap_block_state96_pp0_stage47_iter1_ignore_call188;
wire    ap_block_pp0_stage47_11001_ignoreCallOp352;
wire    grp_p_Ch_fu_267_ap_ready;
reg   [31:0] grp_p_Ch_fu_267_x;
reg   [31:0] grp_p_Ch_fu_267_y;
reg   [31:0] grp_p_Ch_fu_267_z;
wire    grp_p_Ch_fu_277_ap_ready;
reg   [31:0] grp_p_Ch_fu_277_x;
reg   [31:0] grp_p_Ch_fu_277_y;
reg   [31:0] grp_p_Ch_fu_277_z;
wire    grp_p_Ma_fu_284_ap_ready;
reg   [31:0] grp_p_Ma_fu_284_x;
reg   [31:0] grp_p_Ma_fu_284_y;
reg   [31:0] grp_p_Ma_fu_284_z;
wire    grp_p_Ma_fu_294_ap_ready;
reg   [31:0] grp_p_Ma_fu_294_x;
reg   [31:0] grp_p_Ma_fu_294_y;
reg   [31:0] grp_p_Ma_fu_294_z;
wire    grp_p_S1_fu_301_ap_ready;
reg   [31:0] grp_p_S1_fu_301_x;
wire    grp_p_S1_fu_307_ap_ready;
reg   [31:0] grp_p_S1_fu_307_x;
wire    grp_p_S0_fu_312_ap_ready;
reg   [31:0] grp_p_S0_fu_312_x;
wire    grp_p_S0_fu_318_ap_ready;
reg   [31:0] grp_p_S0_fu_318_x;
wire    grp_p_G0_fu_323_ap_ready;
reg   [31:0] grp_p_G0_fu_323_x;
wire    grp_p_G1_fu_329_ap_ready;
reg   [31:0] grp_p_G1_fu_329_x;
wire   [31:0] grp_p_G1_fu_329_ap_return;
reg    grp_p_word_fu_244_ap_start_reg;
wire    ap_block_pp0_stage1;
wire    ap_block_pp0_stage2;
wire    ap_block_pp0_stage3;
wire    ap_block_pp0_stage4;
wire    ap_block_pp0_stage5;
wire    ap_block_pp0_stage6;
wire    ap_block_pp0_stage7;
wire    ap_block_pp0_stage8;
wire    ap_block_pp0_stage9;
wire    ap_block_pp0_stage10;
wire    ap_block_pp0_stage11;
wire    ap_block_pp0_stage12;
wire    ap_block_pp0_stage13;
wire    ap_block_pp0_stage14;
wire    ap_block_pp0_stage15;
wire    ap_block_pp0_stage16;
wire    ap_block_pp0_stage17;
wire    ap_block_pp0_stage18;
wire    ap_block_pp0_stage19;
wire    ap_block_pp0_stage20;
wire    ap_block_pp0_stage21;
wire    ap_block_pp0_stage22;
wire    ap_block_pp0_stage23;
wire    ap_block_pp0_stage24;
wire    ap_block_pp0_stage25;
wire    ap_block_pp0_stage26;
wire    ap_block_pp0_stage27;
wire    ap_block_pp0_stage28;
wire    ap_block_pp0_stage29;
wire    ap_block_pp0_stage30;
wire    ap_block_pp0_stage31;
wire    ap_block_pp0_stage32;
wire    ap_block_pp0_stage33;
wire    ap_block_pp0_stage34;
wire    ap_block_pp0_stage35;
wire    ap_block_pp0_stage36;
wire    ap_block_pp0_stage37;
wire    ap_block_pp0_stage38;
wire    ap_block_pp0_stage39;
wire    ap_block_pp0_stage40;
wire    ap_block_pp0_stage41;
wire    ap_block_pp0_stage42;
wire    ap_block_pp0_stage43;
wire    ap_block_pp0_stage44;
wire    ap_block_pp0_stage45;
wire    ap_block_pp0_stage46;
wire    ap_block_pp0_stage47;
wire   [31:0] a_2_45_fu_3183_p2;
wire   [31:0] tmp4_fu_519_p2;
wire   [31:0] grp_fu_423_p2;
wire   [31:0] tmp_26_fu_531_p2;
wire   [31:0] tmp5_fu_544_p2;
wire   [31:0] tmp10_fu_556_p2;
wire   [31:0] tmp_58_1_fu_567_p2;
wire   [31:0] tmp11_fu_579_p2;
wire   [31:0] tmp16_fu_591_p2;
wire   [31:0] tmp_58_2_fu_602_p2;
wire   [31:0] tmp17_fu_614_p2;
wire   [31:0] tmp22_fu_626_p2;
wire   [31:0] tmp_58_3_fu_637_p2;
wire   [31:0] tmp23_fu_649_p2;
wire   [31:0] tmp_fu_661_p2;
wire   [31:0] tmp_58_4_fu_672_p2;
wire   [31:0] tmp28_fu_684_p2;
wire   [31:0] tmp30_fu_696_p2;
wire   [31:0] tmp_58_5_fu_707_p2;
wire   [31:0] tmp32_fu_719_p2;
wire   [31:0] tmp34_fu_731_p2;
wire   [31:0] tmp_58_6_fu_742_p2;
wire   [31:0] tmp36_fu_754_p2;
wire   [31:0] tmp38_fu_766_p2;
wire   [31:0] tmp_58_7_fu_777_p2;
wire   [31:0] tmp40_fu_789_p2;
wire   [31:0] tmp42_fu_801_p2;
wire   [31:0] tmp_58_8_fu_812_p2;
wire   [31:0] tmp44_fu_824_p2;
wire   [31:0] tmp46_fu_836_p2;
wire   [31:0] tmp_58_9_fu_847_p2;
wire   [31:0] tmp48_fu_859_p2;
wire   [31:0] tmp50_fu_871_p2;
wire   [31:0] tmp_58_s_fu_882_p2;
wire   [31:0] tmp52_fu_894_p2;
wire   [31:0] tmp54_fu_906_p2;
wire   [31:0] tmp_58_10_fu_917_p2;
wire   [31:0] tmp56_fu_929_p2;
wire   [31:0] tmp58_fu_941_p2;
wire   [31:0] tmp_58_11_fu_952_p2;
wire   [31:0] tmp60_fu_964_p2;
wire   [31:0] tmp62_fu_976_p2;
wire   [31:0] tmp_58_12_fu_987_p2;
wire   [31:0] tmp64_fu_999_p2;
wire   [31:0] tmp66_fu_1011_p2;
wire   [31:0] tmp74_fu_1027_p2;
wire   [31:0] tmp73_fu_1022_p2;
wire   [31:0] tmp_58_13_fu_1037_p2;
wire   [31:0] tmp68_fu_1049_p2;
wire   [31:0] tmp86_fu_1061_p2;
wire   [31:0] grp_fu_429_p2;
wire   [31:0] tmp98_fu_1071_p2;
wire   [31:0] grp_fu_435_p2;
wire   [31:0] tmp70_fu_1082_p2;
wire   [31:0] tmp80_fu_1098_p2;
wire   [31:0] tmp79_fu_1093_p2;
wire   [31:0] tmp_58_14_fu_1108_p2;
wire   [31:0] tmp72_fu_1120_p2;
wire   [31:0] tmp76_fu_1132_p2;
wire   [31:0] tmp92_fu_1142_p2;
wire   [31:0] grp_fu_441_p2;
wire   [31:0] grp_fu_447_p2;
wire   [31:0] tmp_33_fu_1152_p2;
wire   [31:0] tmp78_fu_1164_p2;
wire   [31:0] tmp82_fu_1176_p2;
wire   [31:0] tmp104_fu_1186_p2;
wire   [31:0] grp_fu_453_p2;
wire   [31:0] grp_fu_459_p2;
wire   [31:0] tmp_89_1_fu_1196_p2;
wire   [31:0] tmp84_fu_1208_p2;
wire   [31:0] tmp88_fu_1220_p2;
wire   [31:0] tmp110_fu_1230_p2;
wire   [31:0] grp_fu_465_p2;
wire   [31:0] tmp_89_2_fu_1241_p2;
wire   [31:0] tmp90_fu_1253_p2;
wire   [31:0] tmp94_fu_1265_p2;
wire   [31:0] tmp116_fu_1275_p2;
wire   [31:0] grp_fu_471_p2;
wire   [31:0] tmp_89_3_fu_1285_p2;
wire   [31:0] tmp96_fu_1297_p2;
wire   [31:0] tmp100_fu_1309_p2;
wire   [31:0] tmp122_fu_1319_p2;
wire   [31:0] grp_fu_477_p2;
wire   [31:0] tmp_89_4_fu_1329_p2;
wire   [31:0] tmp102_fu_1341_p2;
wire   [31:0] tmp106_fu_1353_p2;
wire   [31:0] tmp128_fu_1363_p2;
wire   [31:0] grp_fu_483_p2;
wire   [31:0] tmp_89_5_fu_1373_p2;
wire   [31:0] tmp108_fu_1385_p2;
wire   [31:0] tmp112_fu_1397_p2;
wire   [31:0] tmp134_fu_1407_p2;
wire   [31:0] grp_fu_489_p2;
wire   [31:0] tmp_89_6_fu_1417_p2;
wire   [31:0] tmp114_fu_1429_p2;
wire   [31:0] tmp118_fu_1441_p2;
wire   [31:0] tmp140_fu_1451_p2;
wire   [31:0] grp_fu_495_p2;
wire   [31:0] tmp_89_7_fu_1461_p2;
wire   [31:0] tmp120_fu_1473_p2;
wire   [31:0] tmp124_fu_1485_p2;
wire   [31:0] tmp146_fu_1495_p2;
wire   [31:0] grp_fu_501_p2;
wire   [31:0] tmp_89_8_fu_1505_p2;
wire   [31:0] tmp126_fu_1517_p2;
wire   [31:0] tmp130_fu_1529_p2;
wire   [31:0] tmp152_fu_1539_p2;
wire   [31:0] grp_fu_507_p2;
wire   [31:0] tmp_89_9_fu_1549_p2;
wire   [31:0] tmp132_fu_1561_p2;
wire   [31:0] tmp136_fu_1573_p2;
wire   [31:0] tmp158_fu_1583_p2;
wire   [31:0] grp_fu_513_p2;
wire   [31:0] tmp_89_s_fu_1593_p2;
wire   [31:0] tmp138_fu_1605_p2;
wire   [31:0] tmp142_fu_1617_p2;
wire   [31:0] tmp164_fu_1627_p2;
wire   [31:0] tmp_89_10_fu_1638_p2;
wire   [31:0] tmp144_fu_1650_p2;
wire   [31:0] tmp148_fu_1662_p2;
wire   [31:0] tmp170_fu_1672_p2;
wire   [31:0] tmp_89_11_fu_1682_p2;
wire   [31:0] tmp150_fu_1694_p2;
wire   [31:0] tmp154_fu_1706_p2;
wire   [31:0] tmp176_fu_1716_p2;
wire   [31:0] tmp_89_12_fu_1726_p2;
wire   [31:0] tmp156_fu_1738_p2;
wire   [31:0] tmp160_fu_1750_p2;
wire   [31:0] tmp182_fu_1760_p2;
wire   [31:0] tmp_89_13_fu_1770_p2;
wire   [31:0] tmp162_fu_1782_p2;
wire   [31:0] tmp166_fu_1794_p2;
wire   [31:0] tmp188_fu_1804_p2;
wire   [31:0] tmp_89_14_fu_1814_p2;
wire   [31:0] tmp168_fu_1826_p2;
wire   [31:0] tmp172_fu_1838_p2;
wire   [31:0] tmp194_fu_1848_p2;
wire   [31:0] tmp_89_15_fu_1858_p2;
wire   [31:0] tmp174_fu_1870_p2;
wire   [31:0] tmp178_fu_1882_p2;
wire   [31:0] tmp200_fu_1892_p2;
wire   [31:0] tmp_89_16_fu_1902_p2;
wire   [31:0] tmp180_fu_1914_p2;
wire   [31:0] tmp184_fu_1926_p2;
wire   [31:0] tmp206_fu_1936_p2;
wire   [31:0] tmp_89_17_fu_1946_p2;
wire   [31:0] tmp186_fu_1958_p2;
wire   [31:0] tmp190_fu_1970_p2;
wire   [31:0] tmp212_fu_1980_p2;
wire   [31:0] tmp_89_18_fu_1990_p2;
wire   [31:0] tmp192_fu_2002_p2;
wire   [31:0] tmp196_fu_2014_p2;
wire   [31:0] tmp218_fu_2024_p2;
wire   [31:0] tmp_89_19_fu_2034_p2;
wire   [31:0] tmp198_fu_2046_p2;
wire   [31:0] tmp202_fu_2058_p2;
wire   [31:0] tmp224_fu_2068_p2;
wire   [31:0] tmp_89_20_fu_2078_p2;
wire   [31:0] tmp204_fu_2090_p2;
wire   [31:0] tmp208_fu_2102_p2;
wire   [31:0] tmp230_fu_2112_p2;
wire   [31:0] tmp_89_21_fu_2122_p2;
wire   [31:0] tmp210_fu_2134_p2;
wire   [31:0] tmp214_fu_2146_p2;
wire   [31:0] tmp236_fu_2156_p2;
wire   [31:0] tmp_89_22_fu_2166_p2;
wire   [31:0] tmp216_fu_2178_p2;
wire   [31:0] tmp220_fu_2190_p2;
wire   [31:0] tmp242_fu_2205_p2;
wire   [31:0] tmp241_fu_2200_p2;
wire   [31:0] tmp_89_23_fu_2215_p2;
wire   [31:0] tmp222_fu_2227_p2;
wire   [31:0] tmp226_fu_2239_p2;
wire   [31:0] tmp248_fu_2249_p2;
wire   [31:0] tmp_89_24_fu_2259_p2;
wire   [31:0] tmp228_fu_2271_p2;
wire   [31:0] tmp232_fu_2283_p2;
wire   [31:0] tmp254_fu_2293_p2;
wire   [31:0] tmp_89_25_fu_2303_p2;
wire   [31:0] tmp234_fu_2315_p2;
wire   [31:0] tmp238_fu_2327_p2;
wire   [31:0] tmp260_fu_2337_p2;
wire   [31:0] tmp_89_26_fu_2347_p2;
wire   [31:0] tmp240_fu_2359_p2;
wire   [31:0] tmp244_fu_2371_p2;
wire   [31:0] tmp266_fu_2381_p2;
wire   [31:0] tmp_89_27_fu_2391_p2;
wire   [31:0] tmp246_fu_2403_p2;
wire   [31:0] tmp250_fu_2415_p2;
wire   [31:0] tmp272_fu_2425_p2;
wire   [31:0] tmp_89_28_fu_2435_p2;
wire   [31:0] tmp252_fu_2447_p2;
wire   [31:0] tmp256_fu_2459_p2;
wire   [31:0] tmp278_fu_2469_p2;
wire   [31:0] tmp_89_29_fu_2479_p2;
wire   [31:0] tmp258_fu_2491_p2;
wire   [31:0] tmp262_fu_2503_p2;
wire   [31:0] tmp284_fu_2513_p2;
wire   [31:0] tmp_89_30_fu_2523_p2;
wire   [31:0] tmp264_fu_2535_p2;
wire   [31:0] tmp268_fu_2547_p2;
wire   [31:0] tmp274_fu_2557_p2;
wire   [31:0] tmp290_fu_2567_p2;
wire   [31:0] tmp_89_31_fu_2581_p2;
wire   [31:0] tmp270_fu_2593_p2;
wire   [31:0] tmp280_fu_2605_p2;
wire   [31:0] tmp296_fu_2615_p2;
wire   [31:0] tmp_89_32_fu_2629_p2;
wire   [31:0] tmp276_fu_2641_p2;
wire   [31:0] tmp286_fu_2653_p2;
wire   [31:0] tmp302_fu_2663_p2;
wire   [31:0] tmp_89_33_fu_2677_p2;
wire   [31:0] tmp282_fu_2689_p2;
wire   [31:0] tmp308_fu_2701_p2;
wire   [31:0] tmp_89_34_fu_2711_p2;
wire   [31:0] tmp288_fu_2723_p2;
wire   [31:0] tmp292_fu_2735_p2;
wire   [31:0] tmp_89_35_fu_2754_p2;
wire   [31:0] tmp294_fu_2766_p2;
wire   [31:0] tmp298_fu_2778_p2;
wire   [31:0] tmp_89_36_fu_2797_p2;
wire   [31:0] tmp300_fu_2809_p2;
wire   [31:0] tmp304_fu_2821_p2;
wire   [31:0] tmp_89_37_fu_2836_p2;
wire   [31:0] tmp306_fu_2848_p2;
wire   [31:0] tmp310_fu_2860_p2;
wire   [31:0] tmp_89_38_fu_2879_p2;
wire   [31:0] tmp312_fu_2891_p2;
wire   [31:0] tmp316_fu_2903_p2;
wire   [31:0] tmp322_fu_2913_p2;
wire   [31:0] tmp_89_39_fu_2928_p2;
wire   [31:0] tmp318_fu_2940_p2;
wire   [31:0] tmp328_fu_2952_p2;
wire   [31:0] tmp_89_40_fu_2967_p2;
wire   [31:0] tmp324_fu_2979_p2;
wire   [31:0] tmp334_fu_2991_p2;
wire   [31:0] tmp353_fu_3006_p2;
wire   [31:0] tmp352_fu_3001_p2;
wire   [31:0] tmp_89_41_fu_3018_p2;
wire   [31:0] tmp330_fu_3030_p2;
wire   [31:0] tmp340_fu_3042_p2;
wire   [31:0] tmp360_fu_3057_p2;
wire   [31:0] tmp359_fu_3052_p2;
wire   [31:0] tmp_89_42_fu_3069_p2;
wire   [31:0] tmp336_fu_3081_p2;
wire   [31:0] tmp346_fu_3093_p2;
wire   [31:0] tmp_89_43_fu_3103_p2;
wire   [31:0] tmp342_fu_3115_p2;
wire   [31:0] tmp_89_44_fu_3131_p2;
wire   [31:0] tmp348_fu_3143_p2;
wire   [31:0] tmp349_fu_3159_p2;
wire   [31:0] tmp351_fu_3165_p2;
wire   [31:0] tmp355_fu_3179_p2;
wire   [31:0] tmp356_fu_3203_p2;
wire   [31:0] tmp358_fu_3209_p2;
wire   [31:0] tmp363_fu_3235_p2;
wire   [31:0] tmp362_fu_3231_p2;
wire   [31:0] tmp364_fu_3245_p2;
wire   [31:0] sha256hash_0_write_s_fu_3239_p2;
wire   [31:0] sha256hash_4_write_s_fu_3249_p2;
reg   [47:0] ap_NS_fsm;
reg    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to2;
reg    ap_block_pp0_stage1_subdone;
reg    ap_idle_pp0_0to1;
reg    ap_reset_idle_pp0;
reg    ap_block_pp0_stage3_subdone;
reg    ap_block_pp0_stage4_subdone;
reg    ap_block_pp0_stage5_subdone;
reg    ap_block_pp0_stage6_subdone;
reg    ap_block_pp0_stage7_subdone;
reg    ap_block_pp0_stage8_subdone;
reg    ap_block_pp0_stage9_subdone;
reg    ap_block_pp0_stage10_subdone;
reg    ap_block_pp0_stage11_subdone;
reg    ap_block_pp0_stage12_subdone;
reg    ap_block_pp0_stage13_subdone;
reg    ap_block_pp0_stage14_subdone;
reg    ap_block_pp0_stage15_subdone;
reg    ap_block_pp0_stage16_subdone;
reg    ap_block_pp0_stage17_subdone;
reg    ap_block_pp0_stage18_subdone;
reg    ap_block_pp0_stage19_subdone;
reg    ap_block_pp0_stage20_subdone;
reg    ap_block_pp0_stage21_subdone;
reg    ap_block_pp0_stage22_subdone;
reg    ap_block_pp0_stage23_subdone;
reg    ap_block_pp0_stage24_subdone;
reg    ap_block_pp0_stage25_subdone;
reg    ap_block_pp0_stage26_subdone;
reg    ap_block_pp0_stage27_subdone;
reg    ap_block_pp0_stage28_subdone;
reg    ap_block_pp0_stage29_subdone;
reg    ap_block_pp0_stage30_subdone;
reg    ap_block_pp0_stage31_subdone;
reg    ap_block_pp0_stage32_subdone;
reg    ap_block_pp0_stage33_subdone;
reg    ap_block_pp0_stage34_subdone;
reg    ap_block_pp0_stage35_subdone;
reg    ap_block_pp0_stage36_subdone;
reg    ap_block_pp0_stage37_subdone;
reg    ap_block_pp0_stage38_subdone;
reg    ap_block_pp0_stage39_subdone;
reg    ap_block_pp0_stage40_subdone;
reg    ap_block_pp0_stage41_subdone;
reg    ap_block_pp0_stage42_subdone;
reg    ap_block_pp0_stage43_subdone;
reg    ap_block_pp0_stage44_subdone;
reg    ap_block_pp0_stage45_subdone;
reg    ap_block_pp0_stage46_subdone;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 48'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 grp_p_word_fu_244_ap_start_reg = 1'b0;
end

p_word grp_p_word_fu_244(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_p_word_fu_244_ap_start),
    .ap_done(grp_p_word_fu_244_ap_done),
    .ap_idle(grp_p_word_fu_244_ap_idle),
    .ap_ready(grp_p_word_fu_244_ap_ready),
    .ap_ce(grp_p_word_fu_244_ap_ce),
    .c_address0(grp_p_word_fu_244_c_address0),
    .c_ce0(grp_p_word_fu_244_c_ce0),
    .c_q0(sha256_buf_q0),
    .c_address1(grp_p_word_fu_244_c_address1),
    .c_ce1(grp_p_word_fu_244_c_ce1),
    .c_q1(sha256_buf_q1),
    .c_offset(grp_p_word_fu_244_c_offset),
    .ap_return(grp_p_word_fu_244_ap_return)
);

p_Ch grp_p_Ch_fu_267(
    .ap_ready(grp_p_Ch_fu_267_ap_ready),
    .x(grp_p_Ch_fu_267_x),
    .y(grp_p_Ch_fu_267_y),
    .z(grp_p_Ch_fu_267_z),
    .ap_return(grp_p_Ch_fu_267_ap_return)
);

p_Ch grp_p_Ch_fu_277(
    .ap_ready(grp_p_Ch_fu_277_ap_ready),
    .x(grp_p_Ch_fu_277_x),
    .y(grp_p_Ch_fu_277_y),
    .z(grp_p_Ch_fu_277_z),
    .ap_return(grp_p_Ch_fu_277_ap_return)
);

p_Ma grp_p_Ma_fu_284(
    .ap_ready(grp_p_Ma_fu_284_ap_ready),
    .x(grp_p_Ma_fu_284_x),
    .y(grp_p_Ma_fu_284_y),
    .z(grp_p_Ma_fu_284_z),
    .ap_return(grp_p_Ma_fu_284_ap_return)
);

p_Ma grp_p_Ma_fu_294(
    .ap_ready(grp_p_Ma_fu_294_ap_ready),
    .x(grp_p_Ma_fu_294_x),
    .y(grp_p_Ma_fu_294_y),
    .z(grp_p_Ma_fu_294_z),
    .ap_return(grp_p_Ma_fu_294_ap_return)
);

p_S1 grp_p_S1_fu_301(
    .ap_ready(grp_p_S1_fu_301_ap_ready),
    .x(grp_p_S1_fu_301_x),
    .ap_return(grp_p_S1_fu_301_ap_return)
);

p_S1 grp_p_S1_fu_307(
    .ap_ready(grp_p_S1_fu_307_ap_ready),
    .x(grp_p_S1_fu_307_x),
    .ap_return(grp_p_S1_fu_307_ap_return)
);

p_S0 grp_p_S0_fu_312(
    .ap_ready(grp_p_S0_fu_312_ap_ready),
    .x(grp_p_S0_fu_312_x),
    .ap_return(grp_p_S0_fu_312_ap_return)
);

p_S0 grp_p_S0_fu_318(
    .ap_ready(grp_p_S0_fu_318_ap_ready),
    .x(grp_p_S0_fu_318_x),
    .ap_return(grp_p_S0_fu_318_ap_return)
);

p_G0 grp_p_G0_fu_323(
    .ap_ready(grp_p_G0_fu_323_ap_ready),
    .x(grp_p_G0_fu_323_x),
    .ap_return(grp_p_G0_fu_323_ap_return)
);

p_G1 grp_p_G1_fu_329(
    .ap_ready(grp_p_G1_fu_329_ap_ready),
    .x(grp_p_G1_fu_329_x),
    .ap_return(grp_p_G1_fu_329_ap_return)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage47) & (1'b0 == ap_block_pp0_stage47_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage47) & (1'b0 == ap_block_pp0_stage47_subdone))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_p_word_fu_244_ap_start_reg <= 1'b0;
    end else begin
        if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage44_11001) & (1'b1 == ap_CS_fsm_pp0_stage44) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage41_11001) & (1'b1 == ap_CS_fsm_pp0_stage41) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage38_11001) & (1'b1 == ap_CS_fsm_pp0_stage38) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage35_11001) & (1'b1 == ap_CS_fsm_pp0_stage35) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage32_11001) & (1'b1 == ap_CS_fsm_pp0_stage32) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage29_11001) & (1'b1 == ap_CS_fsm_pp0_stage29) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage26_11001) & (1'b1 == ap_CS_fsm_pp0_stage26) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage23_11001) & (1'b1 == ap_CS_fsm_pp0_stage23) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage20_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)))) begin
            grp_p_word_fu_244_ap_start_reg <= 1'b1;
        end else if ((grp_p_word_fu_244_ap_ready == 1'b1)) begin
            grp_p_word_fu_244_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        W_0_reg_3343 <= grp_p_word_fu_244_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage32_11001) & (1'b1 == ap_CS_fsm_pp0_stage32) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        W_10_reg_3614 <= grp_p_word_fu_244_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage35_11001) & (1'b1 == ap_CS_fsm_pp0_stage35) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        W_11_reg_3641 <= grp_p_word_fu_244_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage38_11001) & (1'b1 == ap_CS_fsm_pp0_stage38) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        W_12_reg_3668 <= grp_p_word_fu_244_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage41_11001) & (1'b1 == ap_CS_fsm_pp0_stage41) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        W_13_reg_3695 <= grp_p_word_fu_244_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage44_11001) & (1'b1 == ap_CS_fsm_pp0_stage44) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        W_14_reg_3722 <= grp_p_word_fu_244_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage44_11001) & (1'b1 == ap_CS_fsm_pp0_stage44))) begin
        W_16_reg_3733 <= W_16_fu_1031_p2;
        a_2_42_reg_5117 <= a_2_42_fu_3087_p2;
        e_2_42_reg_5110 <= e_2_42_fu_3074_p2;
        tmp347_reg_5126 <= tmp347_fu_3098_p2;
        tmp67_reg_3728 <= tmp67_fu_1017_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage47_11001) & (1'b1 == ap_CS_fsm_pp0_stage47))) begin
        W_17_reg_3781 <= W_17_fu_1102_p2;
        tmp71_reg_3776 <= tmp71_fu_1088_p2;
        tmp_89_45_reg_5171 <= tmp_89_45_fu_3170_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage45_11001) & (1'b1 == ap_CS_fsm_pp0_stage45))) begin
        W_18_reg_3758 <= W_18_fu_1065_p2;
        a_1_13_reg_3749 <= a_1_13_fu_1055_p2;
        a_2_43_reg_5138 <= a_2_43_fu_3121_p2;
        e_1_13_reg_3742 <= e_1_13_fu_1042_p2;
        e_2_43_reg_5131 <= e_2_43_fu_3108_p2;
        tmp350_reg_5147 <= tmp350_fu_3127_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        W_19_reg_3811 <= W_19_fu_1146_p2;
        a_1_14_reg_3797 <= a_1_14_fu_1126_p2;
        e_1_14_reg_3790 <= e_1_14_fu_1113_p2;
        e_2_45_reg_5187 <= e_2_45_fu_3175_p2;
        sha256hash_0_read_2_reg_3330 <= sha256hash_0_read;
        sha256hash_0_read_2_reg_3330_pp0_iter1_reg <= sha256hash_0_read_2_reg_3330;
        sha256hash_0_read_2_reg_3330_pp0_iter2_reg <= sha256hash_0_read_2_reg_3330_pp0_iter1_reg;
        sha256hash_1_read_2_reg_3323 <= sha256hash_1_read;
        sha256hash_1_read_2_reg_3323_pp0_iter1_reg <= sha256hash_1_read_2_reg_3323;
        sha256hash_1_write_s_reg_5204 <= sha256hash_1_write_s_fu_3190_p2;
        sha256hash_2_read_2_reg_3317 <= sha256hash_2_read;
        sha256hash_2_read_2_reg_3317_pp0_iter1_reg <= sha256hash_2_read_2_reg_3317;
        sha256hash_2_write_s_reg_5209 <= sha256hash_2_write_s_fu_3195_p2;
        sha256hash_3_write_s_reg_5214 <= sha256hash_3_write_s_fu_3199_p2;
        sha256hash_4_read_2_reg_3309 <= sha256hash_4_read;
        sha256hash_4_read_2_reg_3309_pp0_iter1_reg <= sha256hash_4_read_2_reg_3309;
        sha256hash_4_read_2_reg_3309_pp0_iter2_reg <= sha256hash_4_read_2_reg_3309_pp0_iter1_reg;
        sha256hash_5_read_2_reg_3302 <= sha256hash_5_read;
        sha256hash_5_read_2_reg_3302_pp0_iter1_reg <= sha256hash_5_read_2_reg_3302;
        sha256hash_5_read_2_reg_3302_pp0_iter2_reg <= sha256hash_5_read_2_reg_3302_pp0_iter1_reg;
        sha256hash_6_read_2_reg_3296 <= sha256hash_6_read;
        sha256hash_6_read_2_reg_3296_pp0_iter1_reg <= sha256hash_6_read_2_reg_3296;
        sha256hash_6_read_2_reg_3296_pp0_iter2_reg <= sha256hash_6_read_2_reg_3296_pp0_iter1_reg;
        tmp77_reg_3806 <= tmp77_fu_1137_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        W_1_reg_3374 <= grp_p_word_fu_244_ap_return;
        tmp_30_reg_3384 <= grp_p_G0_fu_323_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage46_11001) & (1'b1 == ap_CS_fsm_pp0_stage46))) begin
        W_20_reg_3767 <= W_20_fu_1076_p2;
        a_2_44_reg_5158 <= a_2_44_fu_3149_p2;
        e_2_44_reg_5152 <= e_2_44_fu_3136_p2;
        tmp357_reg_5166 <= tmp357_fu_3155_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        W_21_reg_3841 <= W_21_fu_1190_p2;
        a_2_reg_3827 <= a_2_fu_1170_p2;
        e_2_reg_3820 <= e_2_fu_1157_p2;
        sha256hash_5_write_s_reg_5225 <= sha256hash_5_write_s_fu_3219_p2;
        sha256hash_6_write_s_reg_5230 <= sha256hash_6_write_s_fu_3223_p2;
        sha256hash_7_write_s_reg_5235 <= sha256hash_7_write_s_fu_3227_p2;
        tmp83_reg_3836 <= tmp83_fu_1181_p2;
        tmp_89_46_reg_5219 <= tmp_89_46_fu_3214_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        W_22_reg_3871 <= W_22_fu_1235_p2;
        a_2_1_reg_3857 <= a_2_1_fu_1214_p2;
        e_2_1_reg_3850 <= e_2_1_fu_1201_p2;
        sha256hash_7_read_2_reg_3338 <= ap_port_reg_sha256hash_7_read;
        sha256hash_7_read_2_reg_3338_pp0_iter1_reg <= sha256hash_7_read_2_reg_3338;
        tmp3_reg_3348 <= tmp3_fu_525_p2;
        tmp89_reg_3866 <= tmp89_fu_1225_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        W_23_reg_3901 <= W_23_fu_1279_p2;
        a_1_reg_3365 <= a_1_fu_550_p2;
        a_2_2_reg_3887 <= a_2_2_fu_1259_p2;
        e_1_reg_3358 <= e_1_fu_536_p2;
        e_2_2_reg_3880 <= e_2_2_fu_1246_p2;
        sha256hash_3_read_2_reg_3353 <= ap_port_reg_sha256hash_3_read;
        sha256hash_3_read_2_reg_3353_pp0_iter1_reg <= sha256hash_3_read_2_reg_3353;
        tmp95_reg_3896 <= tmp95_fu_1270_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        W_24_reg_3931 <= W_24_fu_1323_p2;
        a_2_3_reg_3917 <= a_2_3_fu_1303_p2;
        e_2_3_reg_3910 <= e_2_3_fu_1290_p2;
        tmp101_reg_3926 <= tmp101_fu_1314_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        W_25_reg_3961 <= W_25_fu_1367_p2;
        a_2_4_reg_3947 <= a_2_4_fu_1347_p2;
        e_2_4_reg_3940 <= e_2_4_fu_1334_p2;
        tmp107_reg_3956 <= tmp107_fu_1358_p2;
        tmp9_reg_3379 <= tmp9_fu_562_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        W_26_reg_3991 <= W_26_fu_1411_p2;
        a_1_1_reg_3396 <= a_1_1_fu_585_p2;
        a_2_5_reg_3977 <= a_2_5_fu_1391_p2;
        e_1_1_reg_3389 <= e_1_1_fu_572_p2;
        e_2_5_reg_3970 <= e_2_5_fu_1378_p2;
        tmp113_reg_3986 <= tmp113_fu_1402_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        W_27_reg_4021 <= W_27_fu_1455_p2;
        a_2_6_reg_4007 <= a_2_6_fu_1435_p2;
        e_2_6_reg_4000 <= e_2_6_fu_1422_p2;
        tmp119_reg_4016 <= tmp119_fu_1446_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        W_28_reg_4051 <= W_28_fu_1499_p2;
        a_2_7_reg_4037 <= a_2_7_fu_1479_p2;
        e_2_7_reg_4030 <= e_2_7_fu_1466_p2;
        tmp125_reg_4046 <= tmp125_fu_1490_p2;
        tmp15_reg_3410 <= tmp15_fu_597_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001))) begin
        W_29_reg_4081 <= W_29_fu_1543_p2;
        a_1_2_reg_3427 <= a_1_2_fu_620_p2;
        a_2_8_reg_4067 <= a_2_8_fu_1523_p2;
        e_1_2_reg_3420 <= e_1_2_fu_607_p2;
        e_2_8_reg_4060 <= e_2_8_fu_1510_p2;
        tmp131_reg_4076 <= tmp131_fu_1534_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        W_2_reg_3405 <= grp_p_word_fu_244_ap_return;
        tmp_77_1_reg_3415 <= grp_p_G0_fu_323_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        W_30_reg_4111 <= W_30_fu_1587_p2;
        a_2_9_reg_4097 <= a_2_9_fu_1567_p2;
        e_2_9_reg_4090 <= e_2_9_fu_1554_p2;
        tmp137_reg_4106 <= tmp137_fu_1578_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        W_31_reg_4141 <= W_31_fu_1632_p2;
        a_2_s_reg_4127 <= a_2_s_fu_1611_p2;
        e_2_s_reg_4120 <= e_2_s_fu_1598_p2;
        tmp143_reg_4136 <= tmp143_fu_1622_p2;
        tmp21_reg_3441 <= tmp21_fu_632_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001))) begin
        W_32_reg_4171 <= W_32_fu_1676_p2;
        a_1_3_reg_3453 <= a_1_3_fu_655_p2;
        a_2_10_reg_4157 <= a_2_10_fu_1656_p2;
        e_1_3_reg_3446 <= e_1_3_fu_642_p2;
        e_2_10_reg_4150 <= e_2_10_fu_1643_p2;
        tmp149_reg_4166 <= tmp149_fu_1667_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        W_33_reg_4201 <= W_33_fu_1720_p2;
        a_2_11_reg_4187 <= a_2_11_fu_1700_p2;
        e_2_11_reg_4180 <= e_2_11_fu_1687_p2;
        tmp155_reg_4196 <= tmp155_fu_1711_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        W_34_reg_4231 <= W_34_fu_1764_p2;
        a_2_12_reg_4217 <= a_2_12_fu_1744_p2;
        e_2_12_reg_4210 <= e_2_12_fu_1731_p2;
        tmp161_reg_4226 <= tmp161_fu_1755_p2;
        tmp27_reg_3462 <= tmp27_fu_667_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        W_35_reg_4261 <= W_35_fu_1808_p2;
        a_1_4_reg_3474 <= a_1_4_fu_690_p2;
        a_2_13_reg_4247 <= a_2_13_fu_1788_p2;
        e_1_4_reg_3467 <= e_1_4_fu_677_p2;
        e_2_13_reg_4240 <= e_2_13_fu_1775_p2;
        tmp167_reg_4256 <= tmp167_fu_1799_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        W_36_reg_4296 <= W_36_fu_1852_p2;
        a_2_14_reg_4282 <= a_2_14_fu_1832_p2;
        e_2_14_reg_4275 <= e_2_14_fu_1819_p2;
        tmp173_reg_4291 <= tmp173_fu_1843_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        W_37_reg_4326 <= W_37_fu_1896_p2;
        a_2_15_reg_4312 <= a_2_15_fu_1876_p2;
        e_2_15_reg_4305 <= e_2_15_fu_1863_p2;
        tmp179_reg_4321 <= tmp179_fu_1887_p2;
        tmp31_reg_3488 <= tmp31_fu_702_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        W_38_reg_4356 <= W_38_fu_1940_p2;
        a_1_5_reg_3500 <= a_1_5_fu_725_p2;
        a_2_16_reg_4342 <= a_2_16_fu_1920_p2;
        e_1_5_reg_3493 <= e_1_5_fu_712_p2;
        e_2_16_reg_4335 <= e_2_16_fu_1907_p2;
        tmp185_reg_4351 <= tmp185_fu_1931_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        W_39_reg_4386 <= W_39_fu_1984_p2;
        a_2_17_reg_4372 <= a_2_17_fu_1964_p2;
        e_2_17_reg_4365 <= e_2_17_fu_1951_p2;
        tmp191_reg_4381 <= tmp191_fu_1975_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        W_3_reg_3436 <= grp_p_word_fu_244_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        W_40_reg_4416 <= W_40_fu_2028_p2;
        a_2_18_reg_4402 <= a_2_18_fu_2008_p2;
        e_2_18_reg_4395 <= e_2_18_fu_1995_p2;
        tmp197_reg_4411 <= tmp197_fu_2019_p2;
        tmp35_reg_3514 <= tmp35_fu_737_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage21_11001) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        W_41_reg_4446 <= W_41_fu_2072_p2;
        a_1_6_reg_3526 <= a_1_6_fu_760_p2;
        a_2_19_reg_4432 <= a_2_19_fu_2052_p2;
        e_1_6_reg_3519 <= e_1_6_fu_747_p2;
        e_2_19_reg_4425 <= e_2_19_fu_2039_p2;
        tmp203_reg_4441 <= tmp203_fu_2063_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage22_11001) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        W_42_reg_4476 <= W_42_fu_2116_p2;
        a_2_20_reg_4462 <= a_2_20_fu_2096_p2;
        e_2_20_reg_4455 <= e_2_20_fu_2083_p2;
        tmp209_reg_4471 <= tmp209_fu_2107_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage23_11001) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        W_43_reg_4506 <= W_43_fu_2160_p2;
        a_2_21_reg_4492 <= a_2_21_fu_2140_p2;
        e_2_21_reg_4485 <= e_2_21_fu_2127_p2;
        tmp215_reg_4501 <= tmp215_fu_2151_p2;
        tmp39_reg_3540 <= tmp39_fu_772_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage24_11001) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        W_44_reg_4536 <= W_44_fu_2209_p2;
        a_1_7_reg_3552 <= a_1_7_fu_795_p2;
        a_2_22_reg_4522 <= a_2_22_fu_2184_p2;
        e_1_7_reg_3545 <= e_1_7_fu_782_p2;
        e_2_22_reg_4515 <= e_2_22_fu_2171_p2;
        tmp221_reg_4531 <= tmp221_fu_2195_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage25_11001) & (1'b1 == ap_CS_fsm_pp0_stage25))) begin
        W_45_reg_4566 <= W_45_fu_2253_p2;
        a_2_23_reg_4552 <= a_2_23_fu_2233_p2;
        e_2_23_reg_4545 <= e_2_23_fu_2220_p2;
        tmp227_reg_4561 <= tmp227_fu_2244_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage26_11001) & (1'b1 == ap_CS_fsm_pp0_stage26))) begin
        W_46_reg_4596 <= W_46_fu_2297_p2;
        a_2_24_reg_4582 <= a_2_24_fu_2277_p2;
        e_2_24_reg_4575 <= e_2_24_fu_2264_p2;
        tmp233_reg_4591 <= tmp233_fu_2288_p2;
        tmp43_reg_3566 <= tmp43_fu_807_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage27_11001) & (1'b1 == ap_CS_fsm_pp0_stage27))) begin
        W_47_reg_4626 <= W_47_fu_2341_p2;
        a_1_8_reg_3578 <= a_1_8_fu_830_p2;
        a_2_25_reg_4612 <= a_2_25_fu_2321_p2;
        e_1_8_reg_3571 <= e_1_8_fu_817_p2;
        e_2_25_reg_4605 <= e_2_25_fu_2308_p2;
        tmp239_reg_4621 <= tmp239_fu_2332_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage28_11001) & (1'b1 == ap_CS_fsm_pp0_stage28))) begin
        W_48_reg_4656 <= W_48_fu_2385_p2;
        a_2_26_reg_4642 <= a_2_26_fu_2365_p2;
        e_2_26_reg_4635 <= e_2_26_fu_2352_p2;
        tmp245_reg_4651 <= tmp245_fu_2376_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage29_11001) & (1'b1 == ap_CS_fsm_pp0_stage29))) begin
        W_49_reg_4685 <= W_49_fu_2429_p2;
        a_2_27_reg_4671 <= a_2_27_fu_2409_p2;
        e_2_27_reg_4664 <= e_2_27_fu_2396_p2;
        tmp251_reg_4680 <= tmp251_fu_2420_p2;
        tmp47_reg_3593 <= tmp47_fu_842_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage30_11001) & (1'b1 == ap_CS_fsm_pp0_stage30))) begin
        W_50_reg_4713 <= W_50_fu_2473_p2;
        a_1_9_reg_3605 <= a_1_9_fu_865_p2;
        a_2_28_reg_4699 <= a_2_28_fu_2453_p2;
        e_1_9_reg_3598 <= e_1_9_fu_852_p2;
        e_2_28_reg_4692 <= e_2_28_fu_2440_p2;
        tmp257_reg_4708 <= tmp257_fu_2464_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage31_11001) & (1'b1 == ap_CS_fsm_pp0_stage31))) begin
        W_51_reg_4741 <= W_51_fu_2517_p2;
        a_2_29_reg_4727 <= a_2_29_fu_2497_p2;
        e_2_29_reg_4720 <= e_2_29_fu_2484_p2;
        tmp263_reg_4736 <= tmp263_fu_2508_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage32_11001) & (1'b1 == ap_CS_fsm_pp0_stage32))) begin
        W_52_reg_4774 <= W_52_fu_2571_p2;
        a_2_30_reg_4755 <= a_2_30_fu_2541_p2;
        e_2_30_reg_4748 <= e_2_30_fu_2528_p2;
        tmp269_reg_4764 <= tmp269_fu_2552_p2;
        tmp275_reg_4769 <= tmp275_fu_2562_p2;
        tmp314_reg_4781 <= tmp314_fu_2577_p2;
        tmp51_reg_3620 <= tmp51_fu_877_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage33_11001) & (1'b1 == ap_CS_fsm_pp0_stage33))) begin
        W_53_reg_4807 <= W_53_fu_2619_p2;
        a_1_s_reg_3632 <= a_1_s_fu_900_p2;
        a_2_31_reg_4793 <= a_2_31_fu_2599_p2;
        e_1_s_reg_3625 <= e_1_s_fu_887_p2;
        e_2_31_reg_4786 <= e_2_31_fu_2586_p2;
        tmp281_reg_4802 <= tmp281_fu_2610_p2;
        tmp320_reg_4814 <= tmp320_fu_2625_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage34_11001) & (1'b1 == ap_CS_fsm_pp0_stage34))) begin
        W_54_reg_4840 <= W_54_fu_2667_p2;
        a_2_32_reg_4826 <= a_2_32_fu_2647_p2;
        e_2_32_reg_4819 <= e_2_32_fu_2634_p2;
        tmp287_reg_4835 <= tmp287_fu_2658_p2;
        tmp326_reg_4847 <= tmp326_fu_2673_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage35_11001) & (1'b1 == ap_CS_fsm_pp0_stage35))) begin
        W_55_reg_4868 <= W_55_fu_2705_p2;
        a_2_33_reg_4859 <= a_2_33_fu_2695_p2;
        e_2_33_reg_4852 <= e_2_33_fu_2682_p2;
        tmp55_reg_3647 <= tmp55_fu_912_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage36_11001) & (1'b1 == ap_CS_fsm_pp0_stage36))) begin
        W_56_reg_4896 <= W_56_fu_2745_p2;
        a_1_10_reg_3659 <= a_1_10_fu_935_p2;
        a_2_34_reg_4882 <= a_2_34_fu_2729_p2;
        e_1_10_reg_3652 <= e_1_10_fu_922_p2;
        e_2_34_reg_4875 <= e_2_34_fu_2716_p2;
        tmp293_reg_4891 <= tmp293_fu_2740_p2;
        tmp332_reg_4903 <= tmp332_fu_2750_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage37_11001) & (1'b1 == ap_CS_fsm_pp0_stage37))) begin
        W_57_reg_4929 <= W_57_fu_2788_p2;
        a_2_35_reg_4915 <= a_2_35_fu_2772_p2;
        e_2_35_reg_4908 <= e_2_35_fu_2759_p2;
        tmp299_reg_4924 <= tmp299_fu_2783_p2;
        tmp338_reg_4935 <= tmp338_fu_2793_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage38_11001) & (1'b1 == ap_CS_fsm_pp0_stage38))) begin
        W_58_reg_4961 <= W_58_fu_2831_p2;
        a_2_36_reg_4947 <= a_2_36_fu_2815_p2;
        e_2_36_reg_4940 <= e_2_36_fu_2802_p2;
        tmp305_reg_4956 <= tmp305_fu_2826_p2;
        tmp59_reg_3674 <= tmp59_fu_947_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage39_11001) & (1'b1 == ap_CS_fsm_pp0_stage39))) begin
        W_59_reg_4988 <= W_59_fu_2870_p2;
        a_1_11_reg_3686 <= a_1_11_fu_970_p2;
        a_2_37_reg_4974 <= a_2_37_fu_2854_p2;
        e_1_11_reg_3679 <= e_1_11_fu_957_p2;
        e_2_37_reg_4967 <= e_2_37_fu_2841_p2;
        tmp311_reg_4983 <= tmp311_fu_2865_p2;
        tmp344_reg_4994 <= tmp344_fu_2875_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        W_5_reg_3483 <= grp_p_word_fu_244_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage40_11001) & (1'b1 == ap_CS_fsm_pp0_stage40))) begin
        W_60_reg_5025 <= W_60_fu_2923_p2;
        a_2_38_reg_5006 <= a_2_38_fu_2897_p2;
        e_2_38_reg_4999 <= e_2_38_fu_2884_p2;
        tmp317_reg_5015 <= tmp317_fu_2908_p2;
        tmp323_reg_5020 <= tmp323_fu_2918_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage41_11001) & (1'b1 == ap_CS_fsm_pp0_stage41))) begin
        W_61_reg_5052 <= W_61_fu_2962_p2;
        a_2_39_reg_5038 <= a_2_39_fu_2946_p2;
        e_2_39_reg_5031 <= e_2_39_fu_2933_p2;
        tmp329_reg_5047 <= tmp329_fu_2957_p2;
        tmp63_reg_3701 <= tmp63_fu_982_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage20_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        W_6_reg_3509 <= grp_p_word_fu_244_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage23_11001) & (1'b1 == ap_CS_fsm_pp0_stage23) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        W_7_reg_3535 <= grp_p_word_fu_244_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage26_11001) & (1'b1 == ap_CS_fsm_pp0_stage26) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        W_8_reg_3561 <= grp_p_word_fu_244_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage29_11001) & (1'b1 == ap_CS_fsm_pp0_stage29) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        W_9_reg_3587 <= grp_p_word_fu_244_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage42_11001) & (1'b1 == ap_CS_fsm_pp0_stage42))) begin
        a_1_12_reg_3713 <= a_1_12_fu_1005_p2;
        a_2_40_reg_5065 <= a_2_40_fu_2985_p2;
        e_1_12_reg_3706 <= e_1_12_fu_992_p2;
        e_2_40_reg_5058 <= e_2_40_fu_2972_p2;
        tmp335_reg_5074 <= tmp335_fu_2996_p2;
        tmp354_reg_5079 <= tmp354_fu_3012_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage43_11001) & (1'b1 == ap_CS_fsm_pp0_stage43))) begin
        a_2_41_reg_5091 <= a_2_41_fu_3036_p2;
        e_2_41_reg_5084 <= e_2_41_fu_3023_p2;
        tmp341_reg_5100 <= tmp341_fu_3047_p2;
        tmp361_reg_5105 <= tmp361_fu_3063_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_port_reg_sha256hash_3_read <= sha256hash_3_read;
        ap_port_reg_sha256hash_7_read <= sha256hash_7_read;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage45_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage45)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage42_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage42)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage39_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage39)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage36_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage36)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage33_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage30_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage27_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage24_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage21_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        reg_335 <= grp_p_S1_fu_301_ap_return;
        reg_339 <= grp_p_Ch_fu_267_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage46_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage46)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage43_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage43)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage40_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage40)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage37_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage37)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage34_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage34)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage31_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage28_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage25_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage22_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        reg_343 <= grp_p_S0_fu_312_ap_return;
        reg_347 <= grp_p_Ma_fu_284_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage45_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage45)))) begin
        reg_351 <= grp_p_G0_fu_323_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage47_11001) & (1'b1 == ap_CS_fsm_pp0_stage47) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)))) begin
        reg_355 <= grp_p_word_fu_244_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        reg_359 <= grp_p_G0_fu_323_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage46_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage46)))) begin
        reg_363 <= grp_p_G0_fu_323_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage20_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_367 <= grp_p_G0_fu_323_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage23_11001) & (1'b1 == ap_CS_fsm_pp0_stage23) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        reg_371 <= grp_p_G0_fu_323_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage26_11001) & (1'b1 == ap_CS_fsm_pp0_stage26) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)))) begin
        reg_375 <= grp_p_G0_fu_323_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage29_11001) & (1'b1 == ap_CS_fsm_pp0_stage29) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)))) begin
        reg_379 <= grp_p_G0_fu_323_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage32_11001) & (1'b1 == ap_CS_fsm_pp0_stage32) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage27_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)))) begin
        reg_383 <= grp_p_G0_fu_323_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage35_11001) & (1'b1 == ap_CS_fsm_pp0_stage35) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage28_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage21_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)))) begin
        reg_387 <= grp_p_G0_fu_323_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage38_11001) & (1'b1 == ap_CS_fsm_pp0_stage38) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage34_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage34)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage22_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage30_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)))) begin
        reg_391 <= grp_p_G0_fu_323_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage41_11001) & (1'b1 == ap_CS_fsm_pp0_stage41) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage40_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage40)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage31_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage39_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage39)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage36_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage36)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage24_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24)))) begin
        reg_395 <= grp_p_G0_fu_323_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage44_11001) & (1'b1 == ap_CS_fsm_pp0_stage44) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage37_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage37)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage25_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage33_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001)))) begin
        reg_399 <= grp_p_G0_fu_323_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage47_11001) & (1'b1 == ap_CS_fsm_pp0_stage47) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)))) begin
        reg_403 <= grp_p_G0_fu_323_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage45_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage45)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage42_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage42)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage39_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage39)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage36_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage36)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage33_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage30_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage27_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage24_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage21_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)))) begin
        reg_407 <= grp_p_S1_fu_307_ap_return;
        reg_411 <= grp_p_Ch_fu_277_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage44_11001) & (1'b1 == ap_CS_fsm_pp0_stage44) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage41_11001) & (1'b1 == ap_CS_fsm_pp0_stage41) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage38_11001) & (1'b1 == ap_CS_fsm_pp0_stage38) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage35_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage35)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage32_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage29_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage26_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage23_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage20_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage46_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage46)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage43_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage43)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage40_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage40)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage37_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage37)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage34_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage34)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage31_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage28_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage25_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage22_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        reg_415 <= grp_p_S1_fu_301_ap_return;
        reg_419 <= grp_p_Ch_fu_267_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        tmp_77_27_reg_4270 <= grp_p_G0_fu_323_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage47_11001) & (1'b1 == ap_CS_fsm_pp0_stage47) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        tmp_90_45_reg_5177 <= grp_p_S0_fu_312_ap_return;
        tmp_91_45_reg_5182 <= grp_p_Ma_fu_284_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_90_46_reg_5194 <= grp_p_S0_fu_318_ap_return;
        tmp_91_46_reg_5199 <= grp_p_Ma_fu_294_ap_return;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to1 = 1'b1;
    end else begin
        ap_idle_pp0_0to1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to2 = 1'b1;
    end else begin
        ap_idle_pp0_1to2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage47_11001) & (1'b1 == ap_CS_fsm_pp0_stage47) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to1 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage46) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage46))) begin
        grp_p_Ch_fu_267_x = e_2_44_fu_3136_p2;
    end else if (((1'b0 == ap_block_pp0_stage44) & (1'b1 == ap_CS_fsm_pp0_stage44) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_p_Ch_fu_267_x = e_2_42_fu_3074_p2;
    end else if (((1'b0 == ap_block_pp0_stage43) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage43))) begin
        grp_p_Ch_fu_267_x = e_2_41_fu_3023_p2;
    end else if (((1'b0 == ap_block_pp0_stage41) & (1'b1 == ap_CS_fsm_pp0_stage41) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_p_Ch_fu_267_x = e_2_39_fu_2933_p2;
    end else if (((1'b0 == ap_block_pp0_stage40) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage40))) begin
        grp_p_Ch_fu_267_x = e_2_38_fu_2884_p2;
    end else if (((1'b0 == ap_block_pp0_stage38) & (1'b1 == ap_CS_fsm_pp0_stage38) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_p_Ch_fu_267_x = e_2_36_fu_2802_p2;
    end else if (((1'b0 == ap_block_pp0_stage37) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage37))) begin
        grp_p_Ch_fu_267_x = e_2_35_fu_2759_p2;
    end else if (((1'b0 == ap_block_pp0_stage35) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage35))) begin
        grp_p_Ch_fu_267_x = e_2_33_fu_2682_p2;
    end else if (((1'b0 == ap_block_pp0_stage34) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage34))) begin
        grp_p_Ch_fu_267_x = e_2_32_fu_2634_p2;
    end else if (((1'b0 == ap_block_pp0_stage32) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32))) begin
        grp_p_Ch_fu_267_x = e_2_30_fu_2528_p2;
    end else if (((1'b0 == ap_block_pp0_stage31) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31))) begin
        grp_p_Ch_fu_267_x = e_2_29_fu_2484_p2;
    end else if (((1'b0 == ap_block_pp0_stage29) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29))) begin
        grp_p_Ch_fu_267_x = e_2_27_fu_2396_p2;
    end else if (((1'b0 == ap_block_pp0_stage28) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28))) begin
        grp_p_Ch_fu_267_x = e_2_26_fu_2352_p2;
    end else if (((1'b0 == ap_block_pp0_stage26) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26))) begin
        grp_p_Ch_fu_267_x = e_2_24_fu_2264_p2;
    end else if (((1'b0 == ap_block_pp0_stage25) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25))) begin
        grp_p_Ch_fu_267_x = e_2_23_fu_2220_p2;
    end else if (((1'b0 == ap_block_pp0_stage23) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        grp_p_Ch_fu_267_x = e_2_21_fu_2127_p2;
    end else if (((1'b0 == ap_block_pp0_stage22) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        grp_p_Ch_fu_267_x = e_2_20_fu_2083_p2;
    end else if (((1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        grp_p_Ch_fu_267_x = e_2_18_fu_1995_p2;
    end else if (((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        grp_p_Ch_fu_267_x = e_2_17_fu_1951_p2;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        grp_p_Ch_fu_267_x = e_2_15_fu_1863_p2;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        grp_p_Ch_fu_267_x = e_2_14_fu_1819_p2;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_p_Ch_fu_267_x = e_2_12_fu_1731_p2;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_p_Ch_fu_267_x = e_2_11_fu_1687_p2;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_p_Ch_fu_267_x = e_2_s_fu_1598_p2;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_p_Ch_fu_267_x = e_2_9_fu_1554_p2;
    end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_p_Ch_fu_267_x = e_2_7_fu_1466_p2;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_p_Ch_fu_267_x = e_2_6_fu_1422_p2;
    end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_p_Ch_fu_267_x = e_2_4_fu_1334_p2;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_p_Ch_fu_267_x = e_2_3_fu_1290_p2;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_p_Ch_fu_267_x = e_2_1_fu_1201_p2;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_p_Ch_fu_267_x = e_2_fu_1157_p2;
    end else if (((1'b0 == ap_block_pp0_stage45) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage45))) begin
        grp_p_Ch_fu_267_x = e_1_13_fu_1042_p2;
    end else if (((1'b0 == ap_block_pp0_stage42) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage42))) begin
        grp_p_Ch_fu_267_x = e_1_12_fu_992_p2;
    end else if (((1'b0 == ap_block_pp0_stage39) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage39))) begin
        grp_p_Ch_fu_267_x = e_1_11_fu_957_p2;
    end else if (((1'b0 == ap_block_pp0_stage36) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage36))) begin
        grp_p_Ch_fu_267_x = e_1_10_fu_922_p2;
    end else if (((1'b0 == ap_block_pp0_stage33) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33))) begin
        grp_p_Ch_fu_267_x = e_1_s_fu_887_p2;
    end else if (((1'b0 == ap_block_pp0_stage30) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30))) begin
        grp_p_Ch_fu_267_x = e_1_9_fu_852_p2;
    end else if (((1'b0 == ap_block_pp0_stage27) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27))) begin
        grp_p_Ch_fu_267_x = e_1_8_fu_817_p2;
    end else if (((1'b0 == ap_block_pp0_stage24) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        grp_p_Ch_fu_267_x = e_1_7_fu_782_p2;
    end else if (((1'b0 == ap_block_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        grp_p_Ch_fu_267_x = e_1_6_fu_747_p2;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        grp_p_Ch_fu_267_x = e_1_5_fu_712_p2;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_p_Ch_fu_267_x = e_1_4_fu_677_p2;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_p_Ch_fu_267_x = e_1_3_fu_642_p2;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_p_Ch_fu_267_x = e_1_2_fu_607_p2;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_p_Ch_fu_267_x = e_1_1_fu_572_p2;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_p_Ch_fu_267_x = e_1_fu_536_p2;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_p_Ch_fu_267_x = sha256hash_4_read;
    end else begin
        grp_p_Ch_fu_267_x = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage46) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage46))) begin
        grp_p_Ch_fu_267_y = e_2_43_reg_5131;
    end else if (((1'b0 == ap_block_pp0_stage44) & (1'b1 == ap_CS_fsm_pp0_stage44) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_p_Ch_fu_267_y = e_2_41_reg_5084;
    end else if (((1'b0 == ap_block_pp0_stage43) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage43))) begin
        grp_p_Ch_fu_267_y = e_2_40_reg_5058;
    end else if (((1'b0 == ap_block_pp0_stage41) & (1'b1 == ap_CS_fsm_pp0_stage41) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_p_Ch_fu_267_y = e_2_38_reg_4999;
    end else if (((1'b0 == ap_block_pp0_stage40) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage40))) begin
        grp_p_Ch_fu_267_y = e_2_37_reg_4967;
    end else if (((1'b0 == ap_block_pp0_stage38) & (1'b1 == ap_CS_fsm_pp0_stage38) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_p_Ch_fu_267_y = e_2_35_reg_4908;
    end else if (((1'b0 == ap_block_pp0_stage37) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage37))) begin
        grp_p_Ch_fu_267_y = e_2_34_reg_4875;
    end else if (((1'b0 == ap_block_pp0_stage35) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage35))) begin
        grp_p_Ch_fu_267_y = e_2_32_reg_4819;
    end else if (((1'b0 == ap_block_pp0_stage34) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage34))) begin
        grp_p_Ch_fu_267_y = e_2_31_reg_4786;
    end else if (((1'b0 == ap_block_pp0_stage32) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32))) begin
        grp_p_Ch_fu_267_y = e_2_29_reg_4720;
    end else if (((1'b0 == ap_block_pp0_stage31) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31))) begin
        grp_p_Ch_fu_267_y = e_2_28_reg_4692;
    end else if (((1'b0 == ap_block_pp0_stage29) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29))) begin
        grp_p_Ch_fu_267_y = e_2_26_reg_4635;
    end else if (((1'b0 == ap_block_pp0_stage28) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28))) begin
        grp_p_Ch_fu_267_y = e_2_25_reg_4605;
    end else if (((1'b0 == ap_block_pp0_stage26) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26))) begin
        grp_p_Ch_fu_267_y = e_2_23_reg_4545;
    end else if (((1'b0 == ap_block_pp0_stage25) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25))) begin
        grp_p_Ch_fu_267_y = e_2_22_reg_4515;
    end else if (((1'b0 == ap_block_pp0_stage23) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        grp_p_Ch_fu_267_y = e_2_20_reg_4455;
    end else if (((1'b0 == ap_block_pp0_stage22) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        grp_p_Ch_fu_267_y = e_2_19_reg_4425;
    end else if (((1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        grp_p_Ch_fu_267_y = e_2_17_reg_4365;
    end else if (((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        grp_p_Ch_fu_267_y = e_2_16_reg_4335;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        grp_p_Ch_fu_267_y = e_2_14_reg_4275;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        grp_p_Ch_fu_267_y = e_2_13_reg_4240;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_p_Ch_fu_267_y = e_2_11_reg_4180;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_p_Ch_fu_267_y = e_2_10_reg_4150;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_p_Ch_fu_267_y = e_2_9_reg_4090;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_p_Ch_fu_267_y = e_2_8_reg_4060;
    end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_p_Ch_fu_267_y = e_2_6_reg_4000;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_p_Ch_fu_267_y = e_2_5_reg_3970;
    end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_p_Ch_fu_267_y = e_2_3_reg_3910;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_p_Ch_fu_267_y = e_2_2_reg_3880;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_p_Ch_fu_267_y = e_2_reg_3820;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_p_Ch_fu_267_y = e_1_14_reg_3790;
    end else if (((1'b0 == ap_block_pp0_stage45) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage45))) begin
        grp_p_Ch_fu_267_y = e_1_12_reg_3706;
    end else if (((1'b0 == ap_block_pp0_stage42) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage42))) begin
        grp_p_Ch_fu_267_y = e_1_11_reg_3679;
    end else if (((1'b0 == ap_block_pp0_stage39) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage39))) begin
        grp_p_Ch_fu_267_y = e_1_10_reg_3652;
    end else if (((1'b0 == ap_block_pp0_stage36) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage36))) begin
        grp_p_Ch_fu_267_y = e_1_s_reg_3625;
    end else if (((1'b0 == ap_block_pp0_stage33) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33))) begin
        grp_p_Ch_fu_267_y = e_1_9_reg_3598;
    end else if (((1'b0 == ap_block_pp0_stage30) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30))) begin
        grp_p_Ch_fu_267_y = e_1_8_reg_3571;
    end else if (((1'b0 == ap_block_pp0_stage27) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27))) begin
        grp_p_Ch_fu_267_y = e_1_7_reg_3545;
    end else if (((1'b0 == ap_block_pp0_stage24) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        grp_p_Ch_fu_267_y = e_1_6_reg_3519;
    end else if (((1'b0 == ap_block_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        grp_p_Ch_fu_267_y = e_1_5_reg_3493;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        grp_p_Ch_fu_267_y = e_1_4_reg_3467;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_p_Ch_fu_267_y = e_1_3_reg_3446;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_p_Ch_fu_267_y = e_1_2_reg_3420;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_p_Ch_fu_267_y = e_1_1_reg_3389;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_p_Ch_fu_267_y = e_1_reg_3358;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_p_Ch_fu_267_y = sha256hash_4_read_2_reg_3309;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_p_Ch_fu_267_y = sha256hash_5_read;
    end else begin
        grp_p_Ch_fu_267_y = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage46) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage46))) begin
        grp_p_Ch_fu_267_z = e_2_42_reg_5110;
    end else if (((1'b0 == ap_block_pp0_stage44) & (1'b1 == ap_CS_fsm_pp0_stage44) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_p_Ch_fu_267_z = e_2_40_reg_5058;
    end else if (((1'b0 == ap_block_pp0_stage43) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage43))) begin
        grp_p_Ch_fu_267_z = e_2_39_reg_5031;
    end else if (((1'b0 == ap_block_pp0_stage41) & (1'b1 == ap_CS_fsm_pp0_stage41) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_p_Ch_fu_267_z = e_2_37_reg_4967;
    end else if (((1'b0 == ap_block_pp0_stage40) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage40))) begin
        grp_p_Ch_fu_267_z = e_2_36_reg_4940;
    end else if (((1'b0 == ap_block_pp0_stage38) & (1'b1 == ap_CS_fsm_pp0_stage38) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_p_Ch_fu_267_z = e_2_34_reg_4875;
    end else if (((1'b0 == ap_block_pp0_stage37) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage37))) begin
        grp_p_Ch_fu_267_z = e_2_33_reg_4852;
    end else if (((1'b0 == ap_block_pp0_stage35) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage35))) begin
        grp_p_Ch_fu_267_z = e_2_31_reg_4786;
    end else if (((1'b0 == ap_block_pp0_stage34) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage34))) begin
        grp_p_Ch_fu_267_z = e_2_30_reg_4748;
    end else if (((1'b0 == ap_block_pp0_stage32) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32))) begin
        grp_p_Ch_fu_267_z = e_2_28_reg_4692;
    end else if (((1'b0 == ap_block_pp0_stage31) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31))) begin
        grp_p_Ch_fu_267_z = e_2_27_reg_4664;
    end else if (((1'b0 == ap_block_pp0_stage29) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29))) begin
        grp_p_Ch_fu_267_z = e_2_25_reg_4605;
    end else if (((1'b0 == ap_block_pp0_stage28) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28))) begin
        grp_p_Ch_fu_267_z = e_2_24_reg_4575;
    end else if (((1'b0 == ap_block_pp0_stage26) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26))) begin
        grp_p_Ch_fu_267_z = e_2_22_reg_4515;
    end else if (((1'b0 == ap_block_pp0_stage25) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25))) begin
        grp_p_Ch_fu_267_z = e_2_21_reg_4485;
    end else if (((1'b0 == ap_block_pp0_stage23) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        grp_p_Ch_fu_267_z = e_2_19_reg_4425;
    end else if (((1'b0 == ap_block_pp0_stage22) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        grp_p_Ch_fu_267_z = e_2_18_reg_4395;
    end else if (((1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        grp_p_Ch_fu_267_z = e_2_16_reg_4335;
    end else if (((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        grp_p_Ch_fu_267_z = e_2_15_reg_4305;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        grp_p_Ch_fu_267_z = e_2_13_reg_4240;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        grp_p_Ch_fu_267_z = e_2_12_reg_4210;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_p_Ch_fu_267_z = e_2_10_reg_4150;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_p_Ch_fu_267_z = e_2_s_reg_4120;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_p_Ch_fu_267_z = e_2_8_reg_4060;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_p_Ch_fu_267_z = e_2_7_reg_4030;
    end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_p_Ch_fu_267_z = e_2_5_reg_3970;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_p_Ch_fu_267_z = e_2_4_reg_3940;
    end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_p_Ch_fu_267_z = e_2_2_reg_3880;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_p_Ch_fu_267_z = e_2_1_reg_3850;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_p_Ch_fu_267_z = e_1_14_reg_3790;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_p_Ch_fu_267_z = e_1_13_reg_3742;
    end else if (((1'b0 == ap_block_pp0_stage45) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage45))) begin
        grp_p_Ch_fu_267_z = e_1_11_reg_3679;
    end else if (((1'b0 == ap_block_pp0_stage42) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage42))) begin
        grp_p_Ch_fu_267_z = e_1_10_reg_3652;
    end else if (((1'b0 == ap_block_pp0_stage39) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage39))) begin
        grp_p_Ch_fu_267_z = e_1_s_reg_3625;
    end else if (((1'b0 == ap_block_pp0_stage36) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage36))) begin
        grp_p_Ch_fu_267_z = e_1_9_reg_3598;
    end else if (((1'b0 == ap_block_pp0_stage33) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33))) begin
        grp_p_Ch_fu_267_z = e_1_8_reg_3571;
    end else if (((1'b0 == ap_block_pp0_stage30) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30))) begin
        grp_p_Ch_fu_267_z = e_1_7_reg_3545;
    end else if (((1'b0 == ap_block_pp0_stage27) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27))) begin
        grp_p_Ch_fu_267_z = e_1_6_reg_3519;
    end else if (((1'b0 == ap_block_pp0_stage24) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        grp_p_Ch_fu_267_z = e_1_5_reg_3493;
    end else if (((1'b0 == ap_block_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        grp_p_Ch_fu_267_z = e_1_4_reg_3467;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        grp_p_Ch_fu_267_z = e_1_3_reg_3446;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_p_Ch_fu_267_z = e_1_2_reg_3420;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_p_Ch_fu_267_z = e_1_1_reg_3389;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_p_Ch_fu_267_z = e_1_reg_3358;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_p_Ch_fu_267_z = sha256hash_4_read_2_reg_3309;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_p_Ch_fu_267_z = sha256hash_5_read_2_reg_3302;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_p_Ch_fu_267_z = sha256hash_6_read;
    end else begin
        grp_p_Ch_fu_267_z = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_p_Ch_fu_277_x = e_2_45_reg_5187;
    end else if (((1'b0 == ap_block_pp0_stage45) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage45))) begin
        grp_p_Ch_fu_277_x = e_2_43_fu_3108_p2;
    end else if (((1'b0 == ap_block_pp0_stage42) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage42))) begin
        grp_p_Ch_fu_277_x = e_2_40_fu_2972_p2;
    end else if (((1'b0 == ap_block_pp0_stage39) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage39))) begin
        grp_p_Ch_fu_277_x = e_2_37_fu_2841_p2;
    end else if (((1'b0 == ap_block_pp0_stage36) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage36))) begin
        grp_p_Ch_fu_277_x = e_2_34_fu_2716_p2;
    end else if (((1'b0 == ap_block_pp0_stage33) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33))) begin
        grp_p_Ch_fu_277_x = e_2_31_fu_2586_p2;
    end else if (((1'b0 == ap_block_pp0_stage30) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30))) begin
        grp_p_Ch_fu_277_x = e_2_28_fu_2440_p2;
    end else if (((1'b0 == ap_block_pp0_stage27) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27))) begin
        grp_p_Ch_fu_277_x = e_2_25_fu_2308_p2;
    end else if (((1'b0 == ap_block_pp0_stage24) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        grp_p_Ch_fu_277_x = e_2_22_fu_2171_p2;
    end else if (((1'b0 == ap_block_pp0_stage21) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        grp_p_Ch_fu_277_x = e_2_19_fu_2039_p2;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        grp_p_Ch_fu_277_x = e_2_16_fu_1907_p2;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_p_Ch_fu_277_x = e_2_13_fu_1775_p2;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_p_Ch_fu_277_x = e_2_10_fu_1643_p2;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_p_Ch_fu_277_x = e_2_8_fu_1510_p2;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_p_Ch_fu_277_x = e_2_5_fu_1378_p2;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_p_Ch_fu_277_x = e_2_2_fu_1246_p2;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_p_Ch_fu_277_x = e_1_14_fu_1113_p2;
    end else begin
        grp_p_Ch_fu_277_x = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_p_Ch_fu_277_y = e_2_44_reg_5152;
    end else if (((1'b0 == ap_block_pp0_stage45) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage45))) begin
        grp_p_Ch_fu_277_y = e_2_42_reg_5110;
    end else if (((1'b0 == ap_block_pp0_stage42) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage42))) begin
        grp_p_Ch_fu_277_y = e_2_39_reg_5031;
    end else if (((1'b0 == ap_block_pp0_stage39) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage39))) begin
        grp_p_Ch_fu_277_y = e_2_36_reg_4940;
    end else if (((1'b0 == ap_block_pp0_stage36) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage36))) begin
        grp_p_Ch_fu_277_y = e_2_33_reg_4852;
    end else if (((1'b0 == ap_block_pp0_stage33) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33))) begin
        grp_p_Ch_fu_277_y = e_2_30_reg_4748;
    end else if (((1'b0 == ap_block_pp0_stage30) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30))) begin
        grp_p_Ch_fu_277_y = e_2_27_reg_4664;
    end else if (((1'b0 == ap_block_pp0_stage27) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27))) begin
        grp_p_Ch_fu_277_y = e_2_24_reg_4575;
    end else if (((1'b0 == ap_block_pp0_stage24) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        grp_p_Ch_fu_277_y = e_2_21_reg_4485;
    end else if (((1'b0 == ap_block_pp0_stage21) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        grp_p_Ch_fu_277_y = e_2_18_reg_4395;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        grp_p_Ch_fu_277_y = e_2_15_reg_4305;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_p_Ch_fu_277_y = e_2_12_reg_4210;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_p_Ch_fu_277_y = e_2_s_reg_4120;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_p_Ch_fu_277_y = e_2_7_reg_4030;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_p_Ch_fu_277_y = e_2_4_reg_3940;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_p_Ch_fu_277_y = e_2_1_reg_3850;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_p_Ch_fu_277_y = e_1_13_reg_3742;
    end else begin
        grp_p_Ch_fu_277_y = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_p_Ch_fu_277_z = e_2_43_reg_5131;
    end else if (((1'b0 == ap_block_pp0_stage45) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage45))) begin
        grp_p_Ch_fu_277_z = e_2_41_reg_5084;
    end else if (((1'b0 == ap_block_pp0_stage42) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage42))) begin
        grp_p_Ch_fu_277_z = e_2_38_reg_4999;
    end else if (((1'b0 == ap_block_pp0_stage39) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage39))) begin
        grp_p_Ch_fu_277_z = e_2_35_reg_4908;
    end else if (((1'b0 == ap_block_pp0_stage36) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage36))) begin
        grp_p_Ch_fu_277_z = e_2_32_reg_4819;
    end else if (((1'b0 == ap_block_pp0_stage33) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33))) begin
        grp_p_Ch_fu_277_z = e_2_29_reg_4720;
    end else if (((1'b0 == ap_block_pp0_stage30) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30))) begin
        grp_p_Ch_fu_277_z = e_2_26_reg_4635;
    end else if (((1'b0 == ap_block_pp0_stage27) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27))) begin
        grp_p_Ch_fu_277_z = e_2_23_reg_4545;
    end else if (((1'b0 == ap_block_pp0_stage24) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        grp_p_Ch_fu_277_z = e_2_20_reg_4455;
    end else if (((1'b0 == ap_block_pp0_stage21) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        grp_p_Ch_fu_277_z = e_2_17_reg_4365;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        grp_p_Ch_fu_277_z = e_2_14_reg_4275;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_p_Ch_fu_277_z = e_2_11_reg_4180;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_p_Ch_fu_277_z = e_2_9_reg_4090;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_p_Ch_fu_277_z = e_2_6_reg_4000;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_p_Ch_fu_277_z = e_2_3_reg_3910;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_p_Ch_fu_277_z = e_2_reg_3820;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_p_Ch_fu_277_z = e_1_12_reg_3706;
    end else begin
        grp_p_Ch_fu_277_z = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage43) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage43))) begin
        grp_p_G0_fu_323_x = W_48_reg_4656;
    end else if (((1'b0 == ap_block_pp0_stage42) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage42))) begin
        grp_p_G0_fu_323_x = W_47_reg_4626;
    end else if (((1'b0 == ap_block_pp0_stage40) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage40))) begin
        grp_p_G0_fu_323_x = W_46_reg_4596;
    end else if (((1'b0 == ap_block_pp0_stage39) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage39))) begin
        grp_p_G0_fu_323_x = W_45_reg_4566;
    end else if (((1'b0 == ap_block_pp0_stage37) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage37))) begin
        grp_p_G0_fu_323_x = W_44_reg_4536;
    end else if (((1'b0 == ap_block_pp0_stage36) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage36))) begin
        grp_p_G0_fu_323_x = W_43_reg_4506;
    end else if (((1'b0 == ap_block_pp0_stage34) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage34))) begin
        grp_p_G0_fu_323_x = W_42_reg_4476;
    end else if (((1'b0 == ap_block_pp0_stage33) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33))) begin
        grp_p_G0_fu_323_x = W_41_reg_4446;
    end else if (((1'b0 == ap_block_pp0_stage31) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31))) begin
        grp_p_G0_fu_323_x = W_40_reg_4416;
    end else if (((1'b0 == ap_block_pp0_stage30) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30))) begin
        grp_p_G0_fu_323_x = W_39_reg_4386;
    end else if (((1'b0 == ap_block_pp0_stage28) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28))) begin
        grp_p_G0_fu_323_x = W_38_reg_4356;
    end else if (((1'b0 == ap_block_pp0_stage27) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27))) begin
        grp_p_G0_fu_323_x = W_37_reg_4326;
    end else if (((1'b0 == ap_block_pp0_stage25) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25))) begin
        grp_p_G0_fu_323_x = W_36_reg_4296;
    end else if (((1'b0 == ap_block_pp0_stage24) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        grp_p_G0_fu_323_x = W_35_reg_4261;
    end else if (((1'b0 == ap_block_pp0_stage22) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        grp_p_G0_fu_323_x = W_34_reg_4231;
    end else if (((1'b0 == ap_block_pp0_stage21) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        grp_p_G0_fu_323_x = W_33_reg_4201;
    end else if (((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        grp_p_G0_fu_323_x = W_32_reg_4171;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        grp_p_G0_fu_323_x = W_31_reg_4141;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        grp_p_G0_fu_323_x = W_30_reg_4111;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_p_G0_fu_323_x = W_29_reg_4081;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_p_G0_fu_323_x = W_28_reg_4051;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_p_G0_fu_323_x = W_27_reg_4021;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_p_G0_fu_323_x = W_26_reg_3991;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_p_G0_fu_323_x = W_25_reg_3961;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_p_G0_fu_323_x = W_24_reg_3931;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_p_G0_fu_323_x = W_23_reg_3901;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_p_G0_fu_323_x = W_22_reg_3871;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_p_G0_fu_323_x = W_21_reg_3841;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_p_G0_fu_323_x = W_20_reg_3767;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_p_G0_fu_323_x = W_19_reg_3811;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_p_G0_fu_323_x = W_17_reg_3781;
    end else if (((1'b0 == ap_block_pp0_stage46) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage46))) begin
        grp_p_G0_fu_323_x = W_18_reg_3758;
    end else if (((1'b0 == ap_block_pp0_stage45) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage45))) begin
        grp_p_G0_fu_323_x = W_16_reg_3733;
    end else if ((((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage47) & (1'b1 == ap_CS_fsm_pp0_stage47) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage44) & (1'b1 == ap_CS_fsm_pp0_stage44) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage41) & (1'b1 == ap_CS_fsm_pp0_stage41) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage38) & (1'b1 == ap_CS_fsm_pp0_stage38) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage35) & (1'b1 == ap_CS_fsm_pp0_stage35) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage32) & (1'b1 == ap_CS_fsm_pp0_stage32) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage29) & (1'b1 == ap_CS_fsm_pp0_stage29) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage26) & (1'b1 == ap_CS_fsm_pp0_stage26) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage23) & (1'b1 == ap_CS_fsm_pp0_stage23) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)))) begin
        grp_p_G0_fu_323_x = grp_p_word_fu_244_ap_return;
    end else begin
        grp_p_G0_fu_323_x = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage43) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage43))) begin
        grp_p_G1_fu_329_x = W_61_reg_5052;
    end else if (((1'b0 == ap_block_pp0_stage42) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage42))) begin
        grp_p_G1_fu_329_x = W_60_reg_5025;
    end else if (((1'b0 == ap_block_pp0_stage41) & (1'b1 == ap_CS_fsm_pp0_stage41) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_p_G1_fu_329_x = W_59_reg_4988;
    end else if (((1'b0 == ap_block_pp0_stage40) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage40))) begin
        grp_p_G1_fu_329_x = W_58_reg_4961;
    end else if (((1'b0 == ap_block_pp0_stage39) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage39))) begin
        grp_p_G1_fu_329_x = W_57_reg_4929;
    end else if (((1'b0 == ap_block_pp0_stage38) & (1'b1 == ap_CS_fsm_pp0_stage38) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_p_G1_fu_329_x = W_56_reg_4896;
    end else if (((1'b0 == ap_block_pp0_stage37) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage37))) begin
        grp_p_G1_fu_329_x = W_55_reg_4868;
    end else if (((1'b0 == ap_block_pp0_stage36) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage36))) begin
        grp_p_G1_fu_329_x = W_54_reg_4840;
    end else if (((1'b0 == ap_block_pp0_stage35) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage35))) begin
        grp_p_G1_fu_329_x = W_53_reg_4807;
    end else if (((1'b0 == ap_block_pp0_stage34) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage34))) begin
        grp_p_G1_fu_329_x = W_52_reg_4774;
    end else if (((1'b0 == ap_block_pp0_stage33) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33))) begin
        grp_p_G1_fu_329_x = W_51_reg_4741;
    end else if (((1'b0 == ap_block_pp0_stage32) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32))) begin
        grp_p_G1_fu_329_x = W_50_reg_4713;
    end else if (((1'b0 == ap_block_pp0_stage31) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31))) begin
        grp_p_G1_fu_329_x = W_49_reg_4685;
    end else if (((1'b0 == ap_block_pp0_stage30) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30))) begin
        grp_p_G1_fu_329_x = W_48_reg_4656;
    end else if (((1'b0 == ap_block_pp0_stage29) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29))) begin
        grp_p_G1_fu_329_x = W_47_reg_4626;
    end else if (((1'b0 == ap_block_pp0_stage28) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28))) begin
        grp_p_G1_fu_329_x = W_46_reg_4596;
    end else if (((1'b0 == ap_block_pp0_stage27) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27))) begin
        grp_p_G1_fu_329_x = W_45_reg_4566;
    end else if (((1'b0 == ap_block_pp0_stage26) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26))) begin
        grp_p_G1_fu_329_x = W_44_reg_4536;
    end else if (((1'b0 == ap_block_pp0_stage25) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25))) begin
        grp_p_G1_fu_329_x = W_43_reg_4506;
    end else if (((1'b0 == ap_block_pp0_stage24) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        grp_p_G1_fu_329_x = W_42_reg_4476;
    end else if (((1'b0 == ap_block_pp0_stage23) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        grp_p_G1_fu_329_x = W_41_reg_4446;
    end else if (((1'b0 == ap_block_pp0_stage22) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        grp_p_G1_fu_329_x = W_40_reg_4416;
    end else if (((1'b0 == ap_block_pp0_stage21) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        grp_p_G1_fu_329_x = W_39_reg_4386;
    end else if (((1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        grp_p_G1_fu_329_x = W_38_reg_4356;
    end else if (((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        grp_p_G1_fu_329_x = W_37_reg_4326;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        grp_p_G1_fu_329_x = W_36_reg_4296;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        grp_p_G1_fu_329_x = W_35_reg_4261;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        grp_p_G1_fu_329_x = W_34_reg_4231;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_p_G1_fu_329_x = W_33_reg_4201;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_p_G1_fu_329_x = W_32_reg_4171;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_p_G1_fu_329_x = W_31_reg_4141;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_p_G1_fu_329_x = W_30_reg_4111;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_p_G1_fu_329_x = W_29_reg_4081;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_p_G1_fu_329_x = W_28_reg_4051;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_p_G1_fu_329_x = W_27_reg_4021;
    end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_p_G1_fu_329_x = W_26_reg_3991;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_p_G1_fu_329_x = W_25_reg_3961;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_p_G1_fu_329_x = W_24_reg_3931;
    end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_p_G1_fu_329_x = W_23_reg_3901;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_p_G1_fu_329_x = W_22_reg_3871;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_p_G1_fu_329_x = W_21_reg_3841;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_p_G1_fu_329_x = W_20_reg_3767;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_p_G1_fu_329_x = W_19_reg_3811;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_p_G1_fu_329_x = W_17_reg_3781;
    end else if (((1'b0 == ap_block_pp0_stage46) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage46))) begin
        grp_p_G1_fu_329_x = W_18_reg_3758;
    end else if (((1'b0 == ap_block_pp0_stage45) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage45))) begin
        grp_p_G1_fu_329_x = W_16_reg_3733;
    end else if ((((1'b0 == ap_block_pp0_stage47) & (1'b1 == ap_CS_fsm_pp0_stage47) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage44) & (1'b1 == ap_CS_fsm_pp0_stage44) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        grp_p_G1_fu_329_x = grp_p_word_fu_244_ap_return;
    end else begin
        grp_p_G1_fu_329_x = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage47) & (1'b1 == ap_CS_fsm_pp0_stage47) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_p_Ma_fu_284_x = a_2_44_reg_5158;
    end else if (((1'b0 == ap_block_pp0_stage45) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage45))) begin
        grp_p_Ma_fu_284_x = a_2_42_reg_5117;
    end else if (((1'b0 == ap_block_pp0_stage44) & (1'b1 == ap_CS_fsm_pp0_stage44) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_p_Ma_fu_284_x = a_2_41_reg_5091;
    end else if (((1'b0 == ap_block_pp0_stage42) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage42))) begin
        grp_p_Ma_fu_284_x = a_2_39_reg_5038;
    end else if (((1'b0 == ap_block_pp0_stage41) & (1'b1 == ap_CS_fsm_pp0_stage41) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_p_Ma_fu_284_x = a_2_38_reg_5006;
    end else if (((1'b0 == ap_block_pp0_stage39) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage39))) begin
        grp_p_Ma_fu_284_x = a_2_36_reg_4947;
    end else if (((1'b0 == ap_block_pp0_stage38) & (1'b1 == ap_CS_fsm_pp0_stage38) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_p_Ma_fu_284_x = a_2_35_reg_4915;
    end else if (((1'b0 == ap_block_pp0_stage36) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage36))) begin
        grp_p_Ma_fu_284_x = a_2_33_reg_4859;
    end else if (((1'b0 == ap_block_pp0_stage35) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage35))) begin
        grp_p_Ma_fu_284_x = a_2_32_reg_4826;
    end else if (((1'b0 == ap_block_pp0_stage33) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33))) begin
        grp_p_Ma_fu_284_x = a_2_30_reg_4755;
    end else if (((1'b0 == ap_block_pp0_stage32) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32))) begin
        grp_p_Ma_fu_284_x = a_2_29_reg_4727;
    end else if (((1'b0 == ap_block_pp0_stage30) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30))) begin
        grp_p_Ma_fu_284_x = a_2_27_reg_4671;
    end else if (((1'b0 == ap_block_pp0_stage29) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29))) begin
        grp_p_Ma_fu_284_x = a_2_26_reg_4642;
    end else if (((1'b0 == ap_block_pp0_stage27) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27))) begin
        grp_p_Ma_fu_284_x = a_2_24_reg_4582;
    end else if (((1'b0 == ap_block_pp0_stage26) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26))) begin
        grp_p_Ma_fu_284_x = a_2_23_reg_4552;
    end else if (((1'b0 == ap_block_pp0_stage24) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        grp_p_Ma_fu_284_x = a_2_21_reg_4492;
    end else if (((1'b0 == ap_block_pp0_stage23) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        grp_p_Ma_fu_284_x = a_2_20_reg_4462;
    end else if (((1'b0 == ap_block_pp0_stage21) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        grp_p_Ma_fu_284_x = a_2_18_reg_4402;
    end else if (((1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        grp_p_Ma_fu_284_x = a_2_17_reg_4372;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        grp_p_Ma_fu_284_x = a_2_15_reg_4312;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        grp_p_Ma_fu_284_x = a_2_14_reg_4282;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_p_Ma_fu_284_x = a_2_12_reg_4217;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_p_Ma_fu_284_x = a_2_11_reg_4187;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_p_Ma_fu_284_x = a_2_s_reg_4127;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_p_Ma_fu_284_x = a_2_9_reg_4097;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_p_Ma_fu_284_x = a_2_7_reg_4037;
    end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_p_Ma_fu_284_x = a_2_6_reg_4007;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_p_Ma_fu_284_x = a_2_4_reg_3947;
    end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_p_Ma_fu_284_x = a_2_3_reg_3917;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_p_Ma_fu_284_x = a_2_1_reg_3857;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_p_Ma_fu_284_x = a_2_reg_3827;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_p_Ma_fu_284_x = a_1_14_reg_3797;
    end else if (((1'b0 == ap_block_pp0_stage46) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage46))) begin
        grp_p_Ma_fu_284_x = a_1_13_reg_3749;
    end else if (((1'b0 == ap_block_pp0_stage43) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage43))) begin
        grp_p_Ma_fu_284_x = a_1_12_reg_3713;
    end else if (((1'b0 == ap_block_pp0_stage40) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage40))) begin
        grp_p_Ma_fu_284_x = a_1_11_reg_3686;
    end else if (((1'b0 == ap_block_pp0_stage37) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage37))) begin
        grp_p_Ma_fu_284_x = a_1_10_reg_3659;
    end else if (((1'b0 == ap_block_pp0_stage34) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage34))) begin
        grp_p_Ma_fu_284_x = a_1_s_reg_3632;
    end else if (((1'b0 == ap_block_pp0_stage31) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31))) begin
        grp_p_Ma_fu_284_x = a_1_9_reg_3605;
    end else if (((1'b0 == ap_block_pp0_stage28) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28))) begin
        grp_p_Ma_fu_284_x = a_1_8_reg_3578;
    end else if (((1'b0 == ap_block_pp0_stage25) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25))) begin
        grp_p_Ma_fu_284_x = a_1_7_reg_3552;
    end else if (((1'b0 == ap_block_pp0_stage22) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        grp_p_Ma_fu_284_x = a_1_6_reg_3526;
    end else if (((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        grp_p_Ma_fu_284_x = a_1_5_reg_3500;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        grp_p_Ma_fu_284_x = a_1_4_reg_3474;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_p_Ma_fu_284_x = a_1_3_reg_3453;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_p_Ma_fu_284_x = a_1_2_reg_3427;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_p_Ma_fu_284_x = a_1_1_reg_3396;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_p_Ma_fu_284_x = a_1_reg_3365;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_p_Ma_fu_284_x = sha256hash_0_read;
    end else begin
        grp_p_Ma_fu_284_x = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage47) & (1'b1 == ap_CS_fsm_pp0_stage47) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_p_Ma_fu_284_y = a_2_43_reg_5138;
    end else if (((1'b0 == ap_block_pp0_stage45) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage45))) begin
        grp_p_Ma_fu_284_y = a_2_41_reg_5091;
    end else if (((1'b0 == ap_block_pp0_stage44) & (1'b1 == ap_CS_fsm_pp0_stage44) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_p_Ma_fu_284_y = a_2_40_reg_5065;
    end else if (((1'b0 == ap_block_pp0_stage42) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage42))) begin
        grp_p_Ma_fu_284_y = a_2_38_reg_5006;
    end else if (((1'b0 == ap_block_pp0_stage41) & (1'b1 == ap_CS_fsm_pp0_stage41) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_p_Ma_fu_284_y = a_2_37_reg_4974;
    end else if (((1'b0 == ap_block_pp0_stage39) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage39))) begin
        grp_p_Ma_fu_284_y = a_2_35_reg_4915;
    end else if (((1'b0 == ap_block_pp0_stage38) & (1'b1 == ap_CS_fsm_pp0_stage38) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_p_Ma_fu_284_y = a_2_34_reg_4882;
    end else if (((1'b0 == ap_block_pp0_stage36) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage36))) begin
        grp_p_Ma_fu_284_y = a_2_32_reg_4826;
    end else if (((1'b0 == ap_block_pp0_stage35) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage35))) begin
        grp_p_Ma_fu_284_y = a_2_31_reg_4793;
    end else if (((1'b0 == ap_block_pp0_stage33) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33))) begin
        grp_p_Ma_fu_284_y = a_2_29_reg_4727;
    end else if (((1'b0 == ap_block_pp0_stage32) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32))) begin
        grp_p_Ma_fu_284_y = a_2_28_reg_4699;
    end else if (((1'b0 == ap_block_pp0_stage30) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30))) begin
        grp_p_Ma_fu_284_y = a_2_26_reg_4642;
    end else if (((1'b0 == ap_block_pp0_stage29) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29))) begin
        grp_p_Ma_fu_284_y = a_2_25_reg_4612;
    end else if (((1'b0 == ap_block_pp0_stage27) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27))) begin
        grp_p_Ma_fu_284_y = a_2_23_reg_4552;
    end else if (((1'b0 == ap_block_pp0_stage26) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26))) begin
        grp_p_Ma_fu_284_y = a_2_22_reg_4522;
    end else if (((1'b0 == ap_block_pp0_stage24) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        grp_p_Ma_fu_284_y = a_2_20_reg_4462;
    end else if (((1'b0 == ap_block_pp0_stage23) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        grp_p_Ma_fu_284_y = a_2_19_reg_4432;
    end else if (((1'b0 == ap_block_pp0_stage21) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        grp_p_Ma_fu_284_y = a_2_17_reg_4372;
    end else if (((1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        grp_p_Ma_fu_284_y = a_2_16_reg_4342;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        grp_p_Ma_fu_284_y = a_2_14_reg_4282;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        grp_p_Ma_fu_284_y = a_2_13_reg_4247;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_p_Ma_fu_284_y = a_2_11_reg_4187;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_p_Ma_fu_284_y = a_2_10_reg_4157;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_p_Ma_fu_284_y = a_2_9_reg_4097;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_p_Ma_fu_284_y = a_2_8_reg_4067;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_p_Ma_fu_284_y = a_2_6_reg_4007;
    end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_p_Ma_fu_284_y = a_2_5_reg_3977;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_p_Ma_fu_284_y = a_2_3_reg_3917;
    end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_p_Ma_fu_284_y = a_2_2_reg_3887;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_p_Ma_fu_284_y = a_2_reg_3827;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_p_Ma_fu_284_y = a_1_14_reg_3797;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_p_Ma_fu_284_y = a_1_13_reg_3749;
    end else if (((1'b0 == ap_block_pp0_stage46) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage46))) begin
        grp_p_Ma_fu_284_y = a_1_12_reg_3713;
    end else if (((1'b0 == ap_block_pp0_stage43) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage43))) begin
        grp_p_Ma_fu_284_y = a_1_11_reg_3686;
    end else if (((1'b0 == ap_block_pp0_stage40) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage40))) begin
        grp_p_Ma_fu_284_y = a_1_10_reg_3659;
    end else if (((1'b0 == ap_block_pp0_stage37) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage37))) begin
        grp_p_Ma_fu_284_y = a_1_s_reg_3632;
    end else if (((1'b0 == ap_block_pp0_stage34) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage34))) begin
        grp_p_Ma_fu_284_y = a_1_9_reg_3605;
    end else if (((1'b0 == ap_block_pp0_stage31) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31))) begin
        grp_p_Ma_fu_284_y = a_1_8_reg_3578;
    end else if (((1'b0 == ap_block_pp0_stage28) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28))) begin
        grp_p_Ma_fu_284_y = a_1_7_reg_3552;
    end else if (((1'b0 == ap_block_pp0_stage25) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25))) begin
        grp_p_Ma_fu_284_y = a_1_6_reg_3526;
    end else if (((1'b0 == ap_block_pp0_stage22) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        grp_p_Ma_fu_284_y = a_1_5_reg_3500;
    end else if (((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        grp_p_Ma_fu_284_y = a_1_4_reg_3474;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        grp_p_Ma_fu_284_y = a_1_3_reg_3453;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_p_Ma_fu_284_y = a_1_2_reg_3427;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_p_Ma_fu_284_y = a_1_1_reg_3396;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_p_Ma_fu_284_y = a_1_reg_3365;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_p_Ma_fu_284_y = sha256hash_0_read_2_reg_3330;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_p_Ma_fu_284_y = sha256hash_1_read;
    end else begin
        grp_p_Ma_fu_284_y = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage47) & (1'b1 == ap_CS_fsm_pp0_stage47) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_p_Ma_fu_284_z = a_2_42_reg_5117;
    end else if (((1'b0 == ap_block_pp0_stage45) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage45))) begin
        grp_p_Ma_fu_284_z = a_2_40_reg_5065;
    end else if (((1'b0 == ap_block_pp0_stage44) & (1'b1 == ap_CS_fsm_pp0_stage44) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_p_Ma_fu_284_z = a_2_39_reg_5038;
    end else if (((1'b0 == ap_block_pp0_stage42) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage42))) begin
        grp_p_Ma_fu_284_z = a_2_37_reg_4974;
    end else if (((1'b0 == ap_block_pp0_stage41) & (1'b1 == ap_CS_fsm_pp0_stage41) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_p_Ma_fu_284_z = a_2_36_reg_4947;
    end else if (((1'b0 == ap_block_pp0_stage39) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage39))) begin
        grp_p_Ma_fu_284_z = a_2_34_reg_4882;
    end else if (((1'b0 == ap_block_pp0_stage38) & (1'b1 == ap_CS_fsm_pp0_stage38) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_p_Ma_fu_284_z = a_2_33_reg_4859;
    end else if (((1'b0 == ap_block_pp0_stage36) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage36))) begin
        grp_p_Ma_fu_284_z = a_2_31_reg_4793;
    end else if (((1'b0 == ap_block_pp0_stage35) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage35))) begin
        grp_p_Ma_fu_284_z = a_2_30_reg_4755;
    end else if (((1'b0 == ap_block_pp0_stage33) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33))) begin
        grp_p_Ma_fu_284_z = a_2_28_reg_4699;
    end else if (((1'b0 == ap_block_pp0_stage32) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32))) begin
        grp_p_Ma_fu_284_z = a_2_27_reg_4671;
    end else if (((1'b0 == ap_block_pp0_stage30) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30))) begin
        grp_p_Ma_fu_284_z = a_2_25_reg_4612;
    end else if (((1'b0 == ap_block_pp0_stage29) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29))) begin
        grp_p_Ma_fu_284_z = a_2_24_reg_4582;
    end else if (((1'b0 == ap_block_pp0_stage27) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27))) begin
        grp_p_Ma_fu_284_z = a_2_22_reg_4522;
    end else if (((1'b0 == ap_block_pp0_stage26) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26))) begin
        grp_p_Ma_fu_284_z = a_2_21_reg_4492;
    end else if (((1'b0 == ap_block_pp0_stage24) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        grp_p_Ma_fu_284_z = a_2_19_reg_4432;
    end else if (((1'b0 == ap_block_pp0_stage23) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        grp_p_Ma_fu_284_z = a_2_18_reg_4402;
    end else if (((1'b0 == ap_block_pp0_stage21) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        grp_p_Ma_fu_284_z = a_2_16_reg_4342;
    end else if (((1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        grp_p_Ma_fu_284_z = a_2_15_reg_4312;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        grp_p_Ma_fu_284_z = a_2_13_reg_4247;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        grp_p_Ma_fu_284_z = a_2_12_reg_4217;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_p_Ma_fu_284_z = a_2_10_reg_4157;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_p_Ma_fu_284_z = a_2_s_reg_4127;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_p_Ma_fu_284_z = a_2_8_reg_4067;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_p_Ma_fu_284_z = a_2_7_reg_4037;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_p_Ma_fu_284_z = a_2_5_reg_3977;
    end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_p_Ma_fu_284_z = a_2_4_reg_3947;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_p_Ma_fu_284_z = a_2_2_reg_3887;
    end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_p_Ma_fu_284_z = a_2_1_reg_3857;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_p_Ma_fu_284_z = a_1_14_reg_3797;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_p_Ma_fu_284_z = a_1_13_reg_3749;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_p_Ma_fu_284_z = a_1_12_reg_3713;
    end else if (((1'b0 == ap_block_pp0_stage46) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage46))) begin
        grp_p_Ma_fu_284_z = a_1_11_reg_3686;
    end else if (((1'b0 == ap_block_pp0_stage43) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage43))) begin
        grp_p_Ma_fu_284_z = a_1_10_reg_3659;
    end else if (((1'b0 == ap_block_pp0_stage40) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage40))) begin
        grp_p_Ma_fu_284_z = a_1_s_reg_3632;
    end else if (((1'b0 == ap_block_pp0_stage37) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage37))) begin
        grp_p_Ma_fu_284_z = a_1_9_reg_3605;
    end else if (((1'b0 == ap_block_pp0_stage34) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage34))) begin
        grp_p_Ma_fu_284_z = a_1_8_reg_3578;
    end else if (((1'b0 == ap_block_pp0_stage31) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31))) begin
        grp_p_Ma_fu_284_z = a_1_7_reg_3552;
    end else if (((1'b0 == ap_block_pp0_stage28) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28))) begin
        grp_p_Ma_fu_284_z = a_1_6_reg_3526;
    end else if (((1'b0 == ap_block_pp0_stage25) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25))) begin
        grp_p_Ma_fu_284_z = a_1_5_reg_3500;
    end else if (((1'b0 == ap_block_pp0_stage22) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        grp_p_Ma_fu_284_z = a_1_4_reg_3474;
    end else if (((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        grp_p_Ma_fu_284_z = a_1_3_reg_3453;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        grp_p_Ma_fu_284_z = a_1_2_reg_3427;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_p_Ma_fu_284_z = a_1_1_reg_3396;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_p_Ma_fu_284_z = a_1_reg_3365;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_p_Ma_fu_284_z = sha256hash_0_read_2_reg_3330;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_p_Ma_fu_284_z = sha256hash_1_read_2_reg_3323;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_p_Ma_fu_284_z = sha256hash_2_read;
    end else begin
        grp_p_Ma_fu_284_z = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_p_Ma_fu_294_x = a_2_45_fu_3183_p2;
    end else if (((1'b0 == ap_block_pp0_stage46) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage46))) begin
        grp_p_Ma_fu_294_x = a_2_43_reg_5138;
    end else if (((1'b0 == ap_block_pp0_stage43) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage43))) begin
        grp_p_Ma_fu_294_x = a_2_40_reg_5065;
    end else if (((1'b0 == ap_block_pp0_stage40) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage40))) begin
        grp_p_Ma_fu_294_x = a_2_37_reg_4974;
    end else if (((1'b0 == ap_block_pp0_stage37) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage37))) begin
        grp_p_Ma_fu_294_x = a_2_34_reg_4882;
    end else if (((1'b0 == ap_block_pp0_stage34) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage34))) begin
        grp_p_Ma_fu_294_x = a_2_31_reg_4793;
    end else if (((1'b0 == ap_block_pp0_stage31) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31))) begin
        grp_p_Ma_fu_294_x = a_2_28_reg_4699;
    end else if (((1'b0 == ap_block_pp0_stage28) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28))) begin
        grp_p_Ma_fu_294_x = a_2_25_reg_4612;
    end else if (((1'b0 == ap_block_pp0_stage25) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25))) begin
        grp_p_Ma_fu_294_x = a_2_22_reg_4522;
    end else if (((1'b0 == ap_block_pp0_stage22) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        grp_p_Ma_fu_294_x = a_2_19_reg_4432;
    end else if (((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        grp_p_Ma_fu_294_x = a_2_16_reg_4342;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        grp_p_Ma_fu_294_x = a_2_13_reg_4247;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_p_Ma_fu_294_x = a_2_10_reg_4157;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_p_Ma_fu_294_x = a_2_8_reg_4067;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_p_Ma_fu_294_x = a_2_5_reg_3977;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_p_Ma_fu_294_x = a_2_2_reg_3887;
    end else begin
        grp_p_Ma_fu_294_x = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_p_Ma_fu_294_y = a_2_44_reg_5158;
    end else if (((1'b0 == ap_block_pp0_stage46) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage46))) begin
        grp_p_Ma_fu_294_y = a_2_42_reg_5117;
    end else if (((1'b0 == ap_block_pp0_stage43) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage43))) begin
        grp_p_Ma_fu_294_y = a_2_39_reg_5038;
    end else if (((1'b0 == ap_block_pp0_stage40) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage40))) begin
        grp_p_Ma_fu_294_y = a_2_36_reg_4947;
    end else if (((1'b0 == ap_block_pp0_stage37) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage37))) begin
        grp_p_Ma_fu_294_y = a_2_33_reg_4859;
    end else if (((1'b0 == ap_block_pp0_stage34) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage34))) begin
        grp_p_Ma_fu_294_y = a_2_30_reg_4755;
    end else if (((1'b0 == ap_block_pp0_stage31) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31))) begin
        grp_p_Ma_fu_294_y = a_2_27_reg_4671;
    end else if (((1'b0 == ap_block_pp0_stage28) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28))) begin
        grp_p_Ma_fu_294_y = a_2_24_reg_4582;
    end else if (((1'b0 == ap_block_pp0_stage25) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25))) begin
        grp_p_Ma_fu_294_y = a_2_21_reg_4492;
    end else if (((1'b0 == ap_block_pp0_stage22) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        grp_p_Ma_fu_294_y = a_2_18_reg_4402;
    end else if (((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        grp_p_Ma_fu_294_y = a_2_15_reg_4312;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        grp_p_Ma_fu_294_y = a_2_12_reg_4217;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_p_Ma_fu_294_y = a_2_s_reg_4127;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_p_Ma_fu_294_y = a_2_7_reg_4037;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_p_Ma_fu_294_y = a_2_4_reg_3947;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_p_Ma_fu_294_y = a_2_1_reg_3857;
    end else begin
        grp_p_Ma_fu_294_y = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_p_Ma_fu_294_z = a_2_43_reg_5138;
    end else if (((1'b0 == ap_block_pp0_stage46) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage46))) begin
        grp_p_Ma_fu_294_z = a_2_41_reg_5091;
    end else if (((1'b0 == ap_block_pp0_stage43) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage43))) begin
        grp_p_Ma_fu_294_z = a_2_38_reg_5006;
    end else if (((1'b0 == ap_block_pp0_stage40) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage40))) begin
        grp_p_Ma_fu_294_z = a_2_35_reg_4915;
    end else if (((1'b0 == ap_block_pp0_stage37) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage37))) begin
        grp_p_Ma_fu_294_z = a_2_32_reg_4826;
    end else if (((1'b0 == ap_block_pp0_stage34) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage34))) begin
        grp_p_Ma_fu_294_z = a_2_29_reg_4727;
    end else if (((1'b0 == ap_block_pp0_stage31) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31))) begin
        grp_p_Ma_fu_294_z = a_2_26_reg_4642;
    end else if (((1'b0 == ap_block_pp0_stage28) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28))) begin
        grp_p_Ma_fu_294_z = a_2_23_reg_4552;
    end else if (((1'b0 == ap_block_pp0_stage25) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25))) begin
        grp_p_Ma_fu_294_z = a_2_20_reg_4462;
    end else if (((1'b0 == ap_block_pp0_stage22) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        grp_p_Ma_fu_294_z = a_2_17_reg_4372;
    end else if (((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        grp_p_Ma_fu_294_z = a_2_14_reg_4282;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        grp_p_Ma_fu_294_z = a_2_11_reg_4187;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_p_Ma_fu_294_z = a_2_9_reg_4097;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_p_Ma_fu_294_z = a_2_6_reg_4007;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_p_Ma_fu_294_z = a_2_3_reg_3917;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_p_Ma_fu_294_z = a_2_reg_3827;
    end else begin
        grp_p_Ma_fu_294_z = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage47) & (1'b1 == ap_CS_fsm_pp0_stage47) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_p_S0_fu_312_x = a_2_44_reg_5158;
    end else if (((1'b0 == ap_block_pp0_stage45) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage45))) begin
        grp_p_S0_fu_312_x = a_2_42_reg_5117;
    end else if (((1'b0 == ap_block_pp0_stage44) & (1'b1 == ap_CS_fsm_pp0_stage44) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_p_S0_fu_312_x = a_2_41_reg_5091;
    end else if (((1'b0 == ap_block_pp0_stage42) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage42))) begin
        grp_p_S0_fu_312_x = a_2_39_reg_5038;
    end else if (((1'b0 == ap_block_pp0_stage41) & (1'b1 == ap_CS_fsm_pp0_stage41) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_p_S0_fu_312_x = a_2_38_reg_5006;
    end else if (((1'b0 == ap_block_pp0_stage39) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage39))) begin
        grp_p_S0_fu_312_x = a_2_36_reg_4947;
    end else if (((1'b0 == ap_block_pp0_stage38) & (1'b1 == ap_CS_fsm_pp0_stage38) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_p_S0_fu_312_x = a_2_35_reg_4915;
    end else if (((1'b0 == ap_block_pp0_stage36) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage36))) begin
        grp_p_S0_fu_312_x = a_2_33_reg_4859;
    end else if (((1'b0 == ap_block_pp0_stage35) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage35))) begin
        grp_p_S0_fu_312_x = a_2_32_reg_4826;
    end else if (((1'b0 == ap_block_pp0_stage33) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33))) begin
        grp_p_S0_fu_312_x = a_2_30_reg_4755;
    end else if (((1'b0 == ap_block_pp0_stage32) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32))) begin
        grp_p_S0_fu_312_x = a_2_29_reg_4727;
    end else if (((1'b0 == ap_block_pp0_stage30) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30))) begin
        grp_p_S0_fu_312_x = a_2_27_reg_4671;
    end else if (((1'b0 == ap_block_pp0_stage29) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29))) begin
        grp_p_S0_fu_312_x = a_2_26_reg_4642;
    end else if (((1'b0 == ap_block_pp0_stage27) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27))) begin
        grp_p_S0_fu_312_x = a_2_24_reg_4582;
    end else if (((1'b0 == ap_block_pp0_stage26) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26))) begin
        grp_p_S0_fu_312_x = a_2_23_reg_4552;
    end else if (((1'b0 == ap_block_pp0_stage24) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        grp_p_S0_fu_312_x = a_2_21_reg_4492;
    end else if (((1'b0 == ap_block_pp0_stage23) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        grp_p_S0_fu_312_x = a_2_20_reg_4462;
    end else if (((1'b0 == ap_block_pp0_stage21) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        grp_p_S0_fu_312_x = a_2_18_reg_4402;
    end else if (((1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        grp_p_S0_fu_312_x = a_2_17_reg_4372;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        grp_p_S0_fu_312_x = a_2_15_reg_4312;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        grp_p_S0_fu_312_x = a_2_14_reg_4282;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_p_S0_fu_312_x = a_2_12_reg_4217;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_p_S0_fu_312_x = a_2_11_reg_4187;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_p_S0_fu_312_x = a_2_s_reg_4127;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_p_S0_fu_312_x = a_2_9_reg_4097;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_p_S0_fu_312_x = a_2_7_reg_4037;
    end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_p_S0_fu_312_x = a_2_6_reg_4007;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_p_S0_fu_312_x = a_2_4_reg_3947;
    end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_p_S0_fu_312_x = a_2_3_reg_3917;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_p_S0_fu_312_x = a_2_1_reg_3857;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_p_S0_fu_312_x = a_2_reg_3827;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_p_S0_fu_312_x = a_1_14_reg_3797;
    end else if (((1'b0 == ap_block_pp0_stage46) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage46))) begin
        grp_p_S0_fu_312_x = a_1_13_reg_3749;
    end else if (((1'b0 == ap_block_pp0_stage43) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage43))) begin
        grp_p_S0_fu_312_x = a_1_12_reg_3713;
    end else if (((1'b0 == ap_block_pp0_stage40) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage40))) begin
        grp_p_S0_fu_312_x = a_1_11_reg_3686;
    end else if (((1'b0 == ap_block_pp0_stage37) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage37))) begin
        grp_p_S0_fu_312_x = a_1_10_reg_3659;
    end else if (((1'b0 == ap_block_pp0_stage34) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage34))) begin
        grp_p_S0_fu_312_x = a_1_s_reg_3632;
    end else if (((1'b0 == ap_block_pp0_stage31) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31))) begin
        grp_p_S0_fu_312_x = a_1_9_reg_3605;
    end else if (((1'b0 == ap_block_pp0_stage28) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28))) begin
        grp_p_S0_fu_312_x = a_1_8_reg_3578;
    end else if (((1'b0 == ap_block_pp0_stage25) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25))) begin
        grp_p_S0_fu_312_x = a_1_7_reg_3552;
    end else if (((1'b0 == ap_block_pp0_stage22) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        grp_p_S0_fu_312_x = a_1_6_reg_3526;
    end else if (((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        grp_p_S0_fu_312_x = a_1_5_reg_3500;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        grp_p_S0_fu_312_x = a_1_4_reg_3474;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_p_S0_fu_312_x = a_1_3_reg_3453;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_p_S0_fu_312_x = a_1_2_reg_3427;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_p_S0_fu_312_x = a_1_1_reg_3396;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_p_S0_fu_312_x = a_1_reg_3365;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_p_S0_fu_312_x = sha256hash_0_read;
    end else begin
        grp_p_S0_fu_312_x = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_p_S0_fu_318_x = a_2_45_fu_3183_p2;
    end else if (((1'b0 == ap_block_pp0_stage46) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage46))) begin
        grp_p_S0_fu_318_x = a_2_43_reg_5138;
    end else if (((1'b0 == ap_block_pp0_stage43) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage43))) begin
        grp_p_S0_fu_318_x = a_2_40_reg_5065;
    end else if (((1'b0 == ap_block_pp0_stage40) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage40))) begin
        grp_p_S0_fu_318_x = a_2_37_reg_4974;
    end else if (((1'b0 == ap_block_pp0_stage37) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage37))) begin
        grp_p_S0_fu_318_x = a_2_34_reg_4882;
    end else if (((1'b0 == ap_block_pp0_stage34) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage34))) begin
        grp_p_S0_fu_318_x = a_2_31_reg_4793;
    end else if (((1'b0 == ap_block_pp0_stage31) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31))) begin
        grp_p_S0_fu_318_x = a_2_28_reg_4699;
    end else if (((1'b0 == ap_block_pp0_stage28) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28))) begin
        grp_p_S0_fu_318_x = a_2_25_reg_4612;
    end else if (((1'b0 == ap_block_pp0_stage25) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25))) begin
        grp_p_S0_fu_318_x = a_2_22_reg_4522;
    end else if (((1'b0 == ap_block_pp0_stage22) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        grp_p_S0_fu_318_x = a_2_19_reg_4432;
    end else if (((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        grp_p_S0_fu_318_x = a_2_16_reg_4342;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        grp_p_S0_fu_318_x = a_2_13_reg_4247;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_p_S0_fu_318_x = a_2_10_reg_4157;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_p_S0_fu_318_x = a_2_8_reg_4067;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_p_S0_fu_318_x = a_2_5_reg_3977;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_p_S0_fu_318_x = a_2_2_reg_3887;
    end else begin
        grp_p_S0_fu_318_x = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage46) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage46))) begin
        grp_p_S1_fu_301_x = e_2_44_fu_3136_p2;
    end else if (((1'b0 == ap_block_pp0_stage44) & (1'b1 == ap_CS_fsm_pp0_stage44) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_p_S1_fu_301_x = e_2_42_fu_3074_p2;
    end else if (((1'b0 == ap_block_pp0_stage43) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage43))) begin
        grp_p_S1_fu_301_x = e_2_41_fu_3023_p2;
    end else if (((1'b0 == ap_block_pp0_stage41) & (1'b1 == ap_CS_fsm_pp0_stage41) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_p_S1_fu_301_x = e_2_39_fu_2933_p2;
    end else if (((1'b0 == ap_block_pp0_stage40) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage40))) begin
        grp_p_S1_fu_301_x = e_2_38_fu_2884_p2;
    end else if (((1'b0 == ap_block_pp0_stage38) & (1'b1 == ap_CS_fsm_pp0_stage38) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_p_S1_fu_301_x = e_2_36_fu_2802_p2;
    end else if (((1'b0 == ap_block_pp0_stage37) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage37))) begin
        grp_p_S1_fu_301_x = e_2_35_fu_2759_p2;
    end else if (((1'b0 == ap_block_pp0_stage35) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage35))) begin
        grp_p_S1_fu_301_x = e_2_33_fu_2682_p2;
    end else if (((1'b0 == ap_block_pp0_stage34) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage34))) begin
        grp_p_S1_fu_301_x = e_2_32_fu_2634_p2;
    end else if (((1'b0 == ap_block_pp0_stage32) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32))) begin
        grp_p_S1_fu_301_x = e_2_30_fu_2528_p2;
    end else if (((1'b0 == ap_block_pp0_stage31) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31))) begin
        grp_p_S1_fu_301_x = e_2_29_fu_2484_p2;
    end else if (((1'b0 == ap_block_pp0_stage29) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29))) begin
        grp_p_S1_fu_301_x = e_2_27_fu_2396_p2;
    end else if (((1'b0 == ap_block_pp0_stage28) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28))) begin
        grp_p_S1_fu_301_x = e_2_26_fu_2352_p2;
    end else if (((1'b0 == ap_block_pp0_stage26) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26))) begin
        grp_p_S1_fu_301_x = e_2_24_fu_2264_p2;
    end else if (((1'b0 == ap_block_pp0_stage25) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25))) begin
        grp_p_S1_fu_301_x = e_2_23_fu_2220_p2;
    end else if (((1'b0 == ap_block_pp0_stage23) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        grp_p_S1_fu_301_x = e_2_21_fu_2127_p2;
    end else if (((1'b0 == ap_block_pp0_stage22) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        grp_p_S1_fu_301_x = e_2_20_fu_2083_p2;
    end else if (((1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        grp_p_S1_fu_301_x = e_2_18_fu_1995_p2;
    end else if (((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        grp_p_S1_fu_301_x = e_2_17_fu_1951_p2;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        grp_p_S1_fu_301_x = e_2_15_fu_1863_p2;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        grp_p_S1_fu_301_x = e_2_14_fu_1819_p2;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_p_S1_fu_301_x = e_2_12_fu_1731_p2;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_p_S1_fu_301_x = e_2_11_fu_1687_p2;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_p_S1_fu_301_x = e_2_s_fu_1598_p2;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_p_S1_fu_301_x = e_2_9_fu_1554_p2;
    end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_p_S1_fu_301_x = e_2_7_fu_1466_p2;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_p_S1_fu_301_x = e_2_6_fu_1422_p2;
    end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_p_S1_fu_301_x = e_2_4_fu_1334_p2;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_p_S1_fu_301_x = e_2_3_fu_1290_p2;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_p_S1_fu_301_x = e_2_1_fu_1201_p2;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_p_S1_fu_301_x = e_2_fu_1157_p2;
    end else if (((1'b0 == ap_block_pp0_stage45) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage45))) begin
        grp_p_S1_fu_301_x = e_1_13_fu_1042_p2;
    end else if (((1'b0 == ap_block_pp0_stage42) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage42))) begin
        grp_p_S1_fu_301_x = e_1_12_fu_992_p2;
    end else if (((1'b0 == ap_block_pp0_stage39) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage39))) begin
        grp_p_S1_fu_301_x = e_1_11_fu_957_p2;
    end else if (((1'b0 == ap_block_pp0_stage36) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage36))) begin
        grp_p_S1_fu_301_x = e_1_10_fu_922_p2;
    end else if (((1'b0 == ap_block_pp0_stage33) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33))) begin
        grp_p_S1_fu_301_x = e_1_s_fu_887_p2;
    end else if (((1'b0 == ap_block_pp0_stage30) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30))) begin
        grp_p_S1_fu_301_x = e_1_9_fu_852_p2;
    end else if (((1'b0 == ap_block_pp0_stage27) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27))) begin
        grp_p_S1_fu_301_x = e_1_8_fu_817_p2;
    end else if (((1'b0 == ap_block_pp0_stage24) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        grp_p_S1_fu_301_x = e_1_7_fu_782_p2;
    end else if (((1'b0 == ap_block_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        grp_p_S1_fu_301_x = e_1_6_fu_747_p2;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        grp_p_S1_fu_301_x = e_1_5_fu_712_p2;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_p_S1_fu_301_x = e_1_4_fu_677_p2;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_p_S1_fu_301_x = e_1_3_fu_642_p2;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_p_S1_fu_301_x = e_1_2_fu_607_p2;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_p_S1_fu_301_x = e_1_1_fu_572_p2;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_p_S1_fu_301_x = e_1_fu_536_p2;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_p_S1_fu_301_x = sha256hash_4_read;
    end else begin
        grp_p_S1_fu_301_x = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_p_S1_fu_307_x = e_2_45_reg_5187;
    end else if (((1'b0 == ap_block_pp0_stage45) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage45))) begin
        grp_p_S1_fu_307_x = e_2_43_fu_3108_p2;
    end else if (((1'b0 == ap_block_pp0_stage42) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage42))) begin
        grp_p_S1_fu_307_x = e_2_40_fu_2972_p2;
    end else if (((1'b0 == ap_block_pp0_stage39) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage39))) begin
        grp_p_S1_fu_307_x = e_2_37_fu_2841_p2;
    end else if (((1'b0 == ap_block_pp0_stage36) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage36))) begin
        grp_p_S1_fu_307_x = e_2_34_fu_2716_p2;
    end else if (((1'b0 == ap_block_pp0_stage33) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33))) begin
        grp_p_S1_fu_307_x = e_2_31_fu_2586_p2;
    end else if (((1'b0 == ap_block_pp0_stage30) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30))) begin
        grp_p_S1_fu_307_x = e_2_28_fu_2440_p2;
    end else if (((1'b0 == ap_block_pp0_stage27) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27))) begin
        grp_p_S1_fu_307_x = e_2_25_fu_2308_p2;
    end else if (((1'b0 == ap_block_pp0_stage24) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        grp_p_S1_fu_307_x = e_2_22_fu_2171_p2;
    end else if (((1'b0 == ap_block_pp0_stage21) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        grp_p_S1_fu_307_x = e_2_19_fu_2039_p2;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        grp_p_S1_fu_307_x = e_2_16_fu_1907_p2;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_p_S1_fu_307_x = e_2_13_fu_1775_p2;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_p_S1_fu_307_x = e_2_10_fu_1643_p2;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_p_S1_fu_307_x = e_2_8_fu_1510_p2;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_p_S1_fu_307_x = e_2_5_fu_1378_p2;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_p_S1_fu_307_x = e_2_2_fu_1246_p2;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_p_S1_fu_307_x = e_1_14_fu_1113_p2;
    end else begin
        grp_p_S1_fu_307_x = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001_ignoreCallOp143)) | ((1'b1 == ap_CS_fsm_pp0_stage47) & (1'b0 == ap_block_pp0_stage47_11001_ignoreCallOp352)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001_ignoreCallOp128)) | ((1'b1 == ap_CS_fsm_pp0_stage44) & (1'b0 == ap_block_pp0_stage44_11001_ignoreCallOp323)) | ((1'b1 == ap_CS_fsm_pp0_stage41) & (1'b0 == ap_block_pp0_stage41_11001_ignoreCallOp308)) | ((1'b1 == ap_CS_fsm_pp0_stage38) & (1'b0 == ap_block_pp0_stage38_11001_ignoreCallOp293)) | ((1'b1 == ap_CS_fsm_pp0_stage35) & (1'b0 == ap_block_pp0_stage35_11001_ignoreCallOp278)) | ((1'b1 == ap_CS_fsm_pp0_stage32) & (1'b0 == ap_block_pp0_stage32_11001_ignoreCallOp263)) | ((1'b1 == ap_CS_fsm_pp0_stage29) & (1'b0 == ap_block_pp0_stage29_11001_ignoreCallOp248)) | ((1'b1 == ap_CS_fsm_pp0_stage26) & (1'b0 == ap_block_pp0_stage26_11001_ignoreCallOp233)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001_ignoreCallOp113)) | ((1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23_11001_ignoreCallOp218)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp106)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp111)) | ((1'b1 == ap_CS_fsm_pp0_stage20) & (1'b0 == ap_block_pp0_stage20_11001_ignoreCallOp203)) | ((1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001_ignoreCallOp188)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001_ignoreCallOp173)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001_ignoreCallOp158)) | ((1'b1 == ap_CS_fsm_pp0_stage46) & (1'b0 == ap_block_pp0_stage46_11001_ignoreCallOp344)) | ((1'b1 == ap_CS_fsm_pp0_stage43) & (1'b0 == ap_block_pp0_stage43_11001_ignoreCallOp320)) | ((1'b1 == ap_CS_fsm_pp0_stage40) & (1'b0 == ap_block_pp0_stage40_11001_ignoreCallOp305)) | ((1'b1 == ap_CS_fsm_pp0_stage37) & (1'b0 == ap_block_pp0_stage37_11001_ignoreCallOp290)) | ((1'b1 == ap_CS_fsm_pp0_stage34) & (1'b0 == ap_block_pp0_stage34_11001_ignoreCallOp275)) | ((1'b1 == ap_CS_fsm_pp0_stage31) & (1'b0 == ap_block_pp0_stage31_11001_ignoreCallOp260)) | ((1'b1 == ap_CS_fsm_pp0_stage28) & (1'b0 == ap_block_pp0_stage28_11001_ignoreCallOp245)) | ((1'b1 == ap_CS_fsm_pp0_stage25) & (1'b0 == ap_block_pp0_stage25_11001_ignoreCallOp230)) | ((1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22_11001_ignoreCallOp215)) | ((1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001_ignoreCallOp200)) | ((1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001_ignoreCallOp185)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001_ignoreCallOp170)) | ((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001_ignoreCallOp155)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001_ignoreCallOp140)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001_ignoreCallOp125)) | ((1'b1 == ap_CS_fsm_pp0_stage45) & (1'b0 == ap_block_pp0_stage45_11001_ignoreCallOp336)) | ((1'b1 == ap_CS_fsm_pp0_stage42) & (1'b0 == ap_block_pp0_stage42_11001_ignoreCallOp317)) | ((1'b1 == ap_CS_fsm_pp0_stage39) & (1'b0 == ap_block_pp0_stage39_11001_ignoreCallOp302)) | ((1'b1 == ap_CS_fsm_pp0_stage36) & (1'b0 == ap_block_pp0_stage36_11001_ignoreCallOp287)) | ((1'b1 == ap_CS_fsm_pp0_stage33) & (1'b0 == ap_block_pp0_stage33_11001_ignoreCallOp272)) | ((1'b1 == ap_CS_fsm_pp0_stage30) & (1'b0 == ap_block_pp0_stage30_11001_ignoreCallOp257)) | ((1'b1 == ap_CS_fsm_pp0_stage27) & (1'b0 == ap_block_pp0_stage27_11001_ignoreCallOp242)) | ((1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24_11001_ignoreCallOp227)) | ((1'b1 == ap_CS_fsm_pp0_stage21) & (1'b0 == ap_block_pp0_stage21_11001_ignoreCallOp212)) | ((1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001_ignoreCallOp197)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001_ignoreCallOp182)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001_ignoreCallOp167)) | ((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001_ignoreCallOp152)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001_ignoreCallOp137)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001_ignoreCallOp122))))) begin
        grp_p_word_fu_244_ap_ce = 1'b1;
    end else begin
        grp_p_word_fu_244_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_p_word_fu_244_ap_start = 1'b1;
    end else begin
        grp_p_word_fu_244_ap_start = grp_p_word_fu_244_ap_start_reg;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage45) & (1'b1 == ap_CS_fsm_pp0_stage45))) begin
            grp_p_word_fu_244_c_offset = 7'd60;
        end else if (((1'b0 == ap_block_pp0_stage42) & (1'b1 == ap_CS_fsm_pp0_stage42))) begin
            grp_p_word_fu_244_c_offset = 7'd56;
        end else if (((1'b0 == ap_block_pp0_stage39) & (1'b1 == ap_CS_fsm_pp0_stage39))) begin
            grp_p_word_fu_244_c_offset = 7'd52;
        end else if (((1'b0 == ap_block_pp0_stage36) & (1'b1 == ap_CS_fsm_pp0_stage36))) begin
            grp_p_word_fu_244_c_offset = 7'd48;
        end else if (((1'b0 == ap_block_pp0_stage33) & (1'b1 == ap_CS_fsm_pp0_stage33))) begin
            grp_p_word_fu_244_c_offset = 7'd44;
        end else if (((1'b0 == ap_block_pp0_stage30) & (1'b1 == ap_CS_fsm_pp0_stage30))) begin
            grp_p_word_fu_244_c_offset = 7'd40;
        end else if (((1'b0 == ap_block_pp0_stage27) & (1'b1 == ap_CS_fsm_pp0_stage27))) begin
            grp_p_word_fu_244_c_offset = 7'd36;
        end else if (((1'b0 == ap_block_pp0_stage24) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
            grp_p_word_fu_244_c_offset = 7'd32;
        end else if (((1'b0 == ap_block_pp0_stage21) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
            grp_p_word_fu_244_c_offset = 7'd28;
        end else if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            grp_p_word_fu_244_c_offset = 7'd24;
        end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            grp_p_word_fu_244_c_offset = 7'd20;
        end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            grp_p_word_fu_244_c_offset = 7'd16;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            grp_p_word_fu_244_c_offset = 7'd12;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            grp_p_word_fu_244_c_offset = 7'd8;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_p_word_fu_244_c_offset = 7'd4;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_p_word_fu_244_c_offset = 7'd0;
        end else begin
            grp_p_word_fu_244_c_offset = 'bx;
        end
    end else begin
        grp_p_word_fu_244_c_offset = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage47) & (1'b1 == ap_CS_fsm_pp0_stage47) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage44) & (1'b1 == ap_CS_fsm_pp0_stage44) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage41) & (1'b1 == ap_CS_fsm_pp0_stage41) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage38) & (1'b1 == ap_CS_fsm_pp0_stage38) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage35) & (1'b1 == ap_CS_fsm_pp0_stage35) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage32) & (1'b1 == ap_CS_fsm_pp0_stage32) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage29) & (1'b1 == ap_CS_fsm_pp0_stage29) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage26) & (1'b1 == ap_CS_fsm_pp0_stage26) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage23) & (1'b1 == ap_CS_fsm_pp0_stage23) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage46) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage46)) | ((1'b0 == ap_block_pp0_stage43) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage43)) | ((1'b0 == ap_block_pp0_stage40) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage40)) | ((1'b0 == ap_block_pp0_stage37) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage37)) | ((1'b0 == ap_block_pp0_stage34) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage34)) | ((1'b0 == ap_block_pp0_stage31) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31)) | ((1'b0 == ap_block_pp0_stage28) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28)) | ((1'b0 == ap_block_pp0_stage25) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25)) | ((1'b0 == ap_block_pp0_stage22) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage45) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage45)) | ((1'b0 == ap_block_pp0_stage42) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage42)) | ((1'b0 == ap_block_pp0_stage39) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage39)) | ((1'b0 == ap_block_pp0_stage36) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage36)) | ((1'b0 == ap_block_pp0_stage33) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33)) | ((1'b0 == ap_block_pp0_stage30) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30)) | ((1'b0 == ap_block_pp0_stage27) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27)) | ((1'b0 == ap_block_pp0_stage24) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        sha256_buf_ce0 = grp_p_word_fu_244_c_ce0;
    end else begin
        sha256_buf_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage47) & (1'b1 == ap_CS_fsm_pp0_stage47) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage44) & (1'b1 == ap_CS_fsm_pp0_stage44) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage41) & (1'b1 == ap_CS_fsm_pp0_stage41) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage38) & (1'b1 == ap_CS_fsm_pp0_stage38) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage35) & (1'b1 == ap_CS_fsm_pp0_stage35) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage32) & (1'b1 == ap_CS_fsm_pp0_stage32) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage29) & (1'b1 == ap_CS_fsm_pp0_stage29) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage26) & (1'b1 == ap_CS_fsm_pp0_stage26) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage23) & (1'b1 == ap_CS_fsm_pp0_stage23) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage46) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage46)) | ((1'b0 == ap_block_pp0_stage43) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage43)) | ((1'b0 == ap_block_pp0_stage40) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage40)) | ((1'b0 == ap_block_pp0_stage37) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage37)) | ((1'b0 == ap_block_pp0_stage34) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage34)) | ((1'b0 == ap_block_pp0_stage31) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31)) | ((1'b0 == ap_block_pp0_stage28) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28)) | ((1'b0 == ap_block_pp0_stage25) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25)) | ((1'b0 == ap_block_pp0_stage22) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage45) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage45)) | ((1'b0 == ap_block_pp0_stage42) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage42)) | ((1'b0 == ap_block_pp0_stage39) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage39)) | ((1'b0 == ap_block_pp0_stage36) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage36)) | ((1'b0 == ap_block_pp0_stage33) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33)) | ((1'b0 == ap_block_pp0_stage30) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30)) | ((1'b0 == ap_block_pp0_stage27) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27)) | ((1'b0 == ap_block_pp0_stage24) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        sha256_buf_ce1 = grp_p_word_fu_244_c_ce1;
    end else begin
        sha256_buf_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start == 1'b0) & (ap_idle_pp0_1to2 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if (((ap_reset_idle_pp0 == 1'b0) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else if (((ap_reset_idle_pp0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_pp0_stage13 : begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end
        end
        ap_ST_fsm_pp0_stage14 : begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end
        end
        ap_ST_fsm_pp0_stage15 : begin
            if ((1'b0 == ap_block_pp0_stage15_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end
        end
        ap_ST_fsm_pp0_stage16 : begin
            if ((1'b0 == ap_block_pp0_stage16_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end
        end
        ap_ST_fsm_pp0_stage17 : begin
            if ((1'b0 == ap_block_pp0_stage17_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end
        end
        ap_ST_fsm_pp0_stage18 : begin
            if ((1'b0 == ap_block_pp0_stage18_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end
        end
        ap_ST_fsm_pp0_stage19 : begin
            if ((1'b0 == ap_block_pp0_stage19_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end
        end
        ap_ST_fsm_pp0_stage20 : begin
            if ((1'b0 == ap_block_pp0_stage20_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage20;
            end
        end
        ap_ST_fsm_pp0_stage21 : begin
            if ((1'b0 == ap_block_pp0_stage21_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage21;
            end
        end
        ap_ST_fsm_pp0_stage22 : begin
            if ((1'b0 == ap_block_pp0_stage22_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage22;
            end
        end
        ap_ST_fsm_pp0_stage23 : begin
            if ((1'b0 == ap_block_pp0_stage23_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage23;
            end
        end
        ap_ST_fsm_pp0_stage24 : begin
            if ((1'b0 == ap_block_pp0_stage24_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage24;
            end
        end
        ap_ST_fsm_pp0_stage25 : begin
            if ((1'b0 == ap_block_pp0_stage25_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage25;
            end
        end
        ap_ST_fsm_pp0_stage26 : begin
            if ((1'b0 == ap_block_pp0_stage26_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage26;
            end
        end
        ap_ST_fsm_pp0_stage27 : begin
            if ((1'b0 == ap_block_pp0_stage27_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage27;
            end
        end
        ap_ST_fsm_pp0_stage28 : begin
            if ((1'b0 == ap_block_pp0_stage28_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage28;
            end
        end
        ap_ST_fsm_pp0_stage29 : begin
            if ((1'b0 == ap_block_pp0_stage29_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage30;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage29;
            end
        end
        ap_ST_fsm_pp0_stage30 : begin
            if ((1'b0 == ap_block_pp0_stage30_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage31;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage30;
            end
        end
        ap_ST_fsm_pp0_stage31 : begin
            if ((1'b0 == ap_block_pp0_stage31_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage32;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage31;
            end
        end
        ap_ST_fsm_pp0_stage32 : begin
            if ((1'b0 == ap_block_pp0_stage32_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage33;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage32;
            end
        end
        ap_ST_fsm_pp0_stage33 : begin
            if ((1'b0 == ap_block_pp0_stage33_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage34;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage33;
            end
        end
        ap_ST_fsm_pp0_stage34 : begin
            if ((1'b0 == ap_block_pp0_stage34_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage35;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage34;
            end
        end
        ap_ST_fsm_pp0_stage35 : begin
            if ((1'b0 == ap_block_pp0_stage35_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage36;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage35;
            end
        end
        ap_ST_fsm_pp0_stage36 : begin
            if ((1'b0 == ap_block_pp0_stage36_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage37;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage36;
            end
        end
        ap_ST_fsm_pp0_stage37 : begin
            if ((1'b0 == ap_block_pp0_stage37_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage38;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage37;
            end
        end
        ap_ST_fsm_pp0_stage38 : begin
            if ((1'b0 == ap_block_pp0_stage38_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage39;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage38;
            end
        end
        ap_ST_fsm_pp0_stage39 : begin
            if ((1'b0 == ap_block_pp0_stage39_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage40;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage39;
            end
        end
        ap_ST_fsm_pp0_stage40 : begin
            if ((1'b0 == ap_block_pp0_stage40_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage41;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage40;
            end
        end
        ap_ST_fsm_pp0_stage41 : begin
            if ((1'b0 == ap_block_pp0_stage41_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage42;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage41;
            end
        end
        ap_ST_fsm_pp0_stage42 : begin
            if ((1'b0 == ap_block_pp0_stage42_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage43;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage42;
            end
        end
        ap_ST_fsm_pp0_stage43 : begin
            if ((1'b0 == ap_block_pp0_stage43_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage44;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage43;
            end
        end
        ap_ST_fsm_pp0_stage44 : begin
            if ((1'b0 == ap_block_pp0_stage44_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage45;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage44;
            end
        end
        ap_ST_fsm_pp0_stage45 : begin
            if ((1'b0 == ap_block_pp0_stage45_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage46;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage45;
            end
        end
        ap_ST_fsm_pp0_stage46 : begin
            if ((1'b0 == ap_block_pp0_stage46_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage47;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage46;
            end
        end
        ap_ST_fsm_pp0_stage47 : begin
            if ((1'b0 == ap_block_pp0_stage47_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage47;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign W_16_fu_1031_p2 = (tmp74_fu_1027_p2 + tmp73_fu_1022_p2);

assign W_17_fu_1102_p2 = (tmp80_fu_1098_p2 + tmp79_fu_1093_p2);

assign W_18_fu_1065_p2 = (tmp86_fu_1061_p2 + grp_fu_429_p2);

assign W_19_fu_1146_p2 = (tmp92_fu_1142_p2 + grp_fu_441_p2);

assign W_20_fu_1076_p2 = (tmp98_fu_1071_p2 + grp_fu_435_p2);

assign W_21_fu_1190_p2 = (tmp104_fu_1186_p2 + grp_fu_453_p2);

assign W_22_fu_1235_p2 = (tmp110_fu_1230_p2 + grp_fu_465_p2);

assign W_23_fu_1279_p2 = (tmp116_fu_1275_p2 + grp_fu_471_p2);

assign W_24_fu_1323_p2 = (tmp122_fu_1319_p2 + grp_fu_477_p2);

assign W_25_fu_1367_p2 = (tmp128_fu_1363_p2 + grp_fu_483_p2);

assign W_26_fu_1411_p2 = (tmp134_fu_1407_p2 + grp_fu_489_p2);

assign W_27_fu_1455_p2 = (tmp140_fu_1451_p2 + grp_fu_495_p2);

assign W_28_fu_1499_p2 = (tmp146_fu_1495_p2 + grp_fu_501_p2);

assign W_29_fu_1543_p2 = (tmp152_fu_1539_p2 + grp_fu_507_p2);

assign W_30_fu_1587_p2 = (tmp158_fu_1583_p2 + grp_fu_513_p2);

assign W_31_fu_1632_p2 = (tmp164_fu_1627_p2 + grp_fu_429_p2);

assign W_32_fu_1676_p2 = (tmp170_fu_1672_p2 + grp_fu_441_p2);

assign W_33_fu_1720_p2 = (tmp176_fu_1716_p2 + grp_fu_435_p2);

assign W_34_fu_1764_p2 = (tmp182_fu_1760_p2 + grp_fu_453_p2);

assign W_35_fu_1808_p2 = (tmp188_fu_1804_p2 + grp_fu_465_p2);

assign W_36_fu_1852_p2 = (tmp194_fu_1848_p2 + grp_fu_471_p2);

assign W_37_fu_1896_p2 = (tmp200_fu_1892_p2 + grp_fu_477_p2);

assign W_38_fu_1940_p2 = (tmp206_fu_1936_p2 + grp_fu_483_p2);

assign W_39_fu_1984_p2 = (tmp212_fu_1980_p2 + grp_fu_489_p2);

assign W_40_fu_2028_p2 = (tmp218_fu_2024_p2 + grp_fu_495_p2);

assign W_41_fu_2072_p2 = (tmp224_fu_2068_p2 + grp_fu_501_p2);

assign W_42_fu_2116_p2 = (tmp230_fu_2112_p2 + grp_fu_507_p2);

assign W_43_fu_2160_p2 = (tmp236_fu_2156_p2 + grp_fu_513_p2);

assign W_44_fu_2209_p2 = (tmp242_fu_2205_p2 + tmp241_fu_2200_p2);

assign W_45_fu_2253_p2 = (tmp248_fu_2249_p2 + grp_fu_471_p2);

assign W_46_fu_2297_p2 = (tmp254_fu_2293_p2 + grp_fu_477_p2);

assign W_47_fu_2341_p2 = (tmp260_fu_2337_p2 + grp_fu_483_p2);

assign W_48_fu_2385_p2 = (tmp266_fu_2381_p2 + grp_fu_489_p2);

assign W_49_fu_2429_p2 = (tmp272_fu_2425_p2 + grp_fu_495_p2);

assign W_50_fu_2473_p2 = (tmp278_fu_2469_p2 + grp_fu_501_p2);

assign W_51_fu_2517_p2 = (tmp284_fu_2513_p2 + grp_fu_507_p2);

assign W_52_fu_2571_p2 = (tmp290_fu_2567_p2 + grp_fu_483_p2);

assign W_53_fu_2619_p2 = (tmp296_fu_2615_p2 + grp_fu_489_p2);

assign W_54_fu_2667_p2 = (tmp302_fu_2663_p2 + grp_fu_495_p2);

assign W_55_fu_2705_p2 = (tmp308_fu_2701_p2 + grp_fu_501_p2);

assign W_56_fu_2745_p2 = (tmp314_reg_4781 + grp_fu_507_p2);

assign W_57_fu_2788_p2 = (tmp320_reg_4814 + grp_fu_495_p2);

assign W_58_fu_2831_p2 = (tmp326_reg_4847 + grp_fu_501_p2);

assign W_59_fu_2870_p2 = (tmp332_reg_4903 + grp_fu_507_p2);

assign W_60_fu_2923_p2 = (tmp338_reg_4935 + grp_fu_501_p2);

assign W_61_fu_2962_p2 = (tmp344_reg_4994 + grp_fu_501_p2);

assign a_1_10_fu_935_p2 = (tmp56_fu_929_p2 + reg_347);

assign a_1_11_fu_970_p2 = (tmp60_fu_964_p2 + reg_347);

assign a_1_12_fu_1005_p2 = (tmp64_fu_999_p2 + reg_347);

assign a_1_13_fu_1055_p2 = (tmp68_fu_1049_p2 + reg_347);

assign a_1_14_fu_1126_p2 = (tmp72_fu_1120_p2 + reg_347);

assign a_1_1_fu_585_p2 = (tmp11_fu_579_p2 + reg_347);

assign a_1_2_fu_620_p2 = (tmp17_fu_614_p2 + reg_347);

assign a_1_3_fu_655_p2 = (tmp23_fu_649_p2 + reg_347);

assign a_1_4_fu_690_p2 = (tmp28_fu_684_p2 + reg_347);

assign a_1_5_fu_725_p2 = (tmp32_fu_719_p2 + reg_347);

assign a_1_6_fu_760_p2 = (tmp36_fu_754_p2 + reg_347);

assign a_1_7_fu_795_p2 = (tmp40_fu_789_p2 + reg_347);

assign a_1_8_fu_830_p2 = (tmp44_fu_824_p2 + reg_347);

assign a_1_9_fu_865_p2 = (tmp48_fu_859_p2 + reg_347);

assign a_1_fu_550_p2 = (tmp5_fu_544_p2 + reg_347);

assign a_1_s_fu_900_p2 = (tmp52_fu_894_p2 + reg_347);

assign a_2_10_fu_1656_p2 = (tmp144_fu_1650_p2 + grp_p_Ma_fu_284_ap_return);

assign a_2_11_fu_1700_p2 = (tmp150_fu_1694_p2 + grp_p_Ma_fu_294_ap_return);

assign a_2_12_fu_1744_p2 = (tmp156_fu_1738_p2 + grp_p_Ma_fu_284_ap_return);

assign a_2_13_fu_1788_p2 = (tmp162_fu_1782_p2 + grp_p_Ma_fu_284_ap_return);

assign a_2_14_fu_1832_p2 = (tmp168_fu_1826_p2 + grp_p_Ma_fu_294_ap_return);

assign a_2_15_fu_1876_p2 = (tmp174_fu_1870_p2 + grp_p_Ma_fu_284_ap_return);

assign a_2_16_fu_1920_p2 = (tmp180_fu_1914_p2 + grp_p_Ma_fu_284_ap_return);

assign a_2_17_fu_1964_p2 = (tmp186_fu_1958_p2 + grp_p_Ma_fu_294_ap_return);

assign a_2_18_fu_2008_p2 = (tmp192_fu_2002_p2 + grp_p_Ma_fu_284_ap_return);

assign a_2_19_fu_2052_p2 = (tmp198_fu_2046_p2 + grp_p_Ma_fu_284_ap_return);

assign a_2_1_fu_1214_p2 = (tmp84_fu_1208_p2 + grp_p_Ma_fu_284_ap_return);

assign a_2_20_fu_2096_p2 = (tmp204_fu_2090_p2 + grp_p_Ma_fu_294_ap_return);

assign a_2_21_fu_2140_p2 = (tmp210_fu_2134_p2 + grp_p_Ma_fu_284_ap_return);

assign a_2_22_fu_2184_p2 = (tmp216_fu_2178_p2 + grp_p_Ma_fu_284_ap_return);

assign a_2_23_fu_2233_p2 = (tmp222_fu_2227_p2 + grp_p_Ma_fu_294_ap_return);

assign a_2_24_fu_2277_p2 = (tmp228_fu_2271_p2 + grp_p_Ma_fu_284_ap_return);

assign a_2_25_fu_2321_p2 = (tmp234_fu_2315_p2 + grp_p_Ma_fu_284_ap_return);

assign a_2_26_fu_2365_p2 = (tmp240_fu_2359_p2 + grp_p_Ma_fu_294_ap_return);

assign a_2_27_fu_2409_p2 = (tmp246_fu_2403_p2 + grp_p_Ma_fu_284_ap_return);

assign a_2_28_fu_2453_p2 = (tmp252_fu_2447_p2 + grp_p_Ma_fu_284_ap_return);

assign a_2_29_fu_2497_p2 = (tmp258_fu_2491_p2 + grp_p_Ma_fu_294_ap_return);

assign a_2_2_fu_1259_p2 = (tmp90_fu_1253_p2 + grp_p_Ma_fu_284_ap_return);

assign a_2_30_fu_2541_p2 = (tmp264_fu_2535_p2 + grp_p_Ma_fu_284_ap_return);

assign a_2_31_fu_2599_p2 = (tmp270_fu_2593_p2 + grp_p_Ma_fu_284_ap_return);

assign a_2_32_fu_2647_p2 = (tmp276_fu_2641_p2 + grp_p_Ma_fu_294_ap_return);

assign a_2_33_fu_2695_p2 = (tmp282_fu_2689_p2 + grp_p_Ma_fu_284_ap_return);

assign a_2_34_fu_2729_p2 = (tmp288_fu_2723_p2 + grp_p_Ma_fu_284_ap_return);

assign a_2_35_fu_2772_p2 = (tmp294_fu_2766_p2 + grp_p_Ma_fu_294_ap_return);

assign a_2_36_fu_2815_p2 = (tmp300_fu_2809_p2 + grp_p_Ma_fu_284_ap_return);

assign a_2_37_fu_2854_p2 = (tmp306_fu_2848_p2 + grp_p_Ma_fu_284_ap_return);

assign a_2_38_fu_2897_p2 = (tmp312_fu_2891_p2 + grp_p_Ma_fu_294_ap_return);

assign a_2_39_fu_2946_p2 = (tmp318_fu_2940_p2 + grp_p_Ma_fu_284_ap_return);

assign a_2_3_fu_1303_p2 = (tmp96_fu_1297_p2 + grp_p_Ma_fu_294_ap_return);

assign a_2_40_fu_2985_p2 = (tmp324_fu_2979_p2 + grp_p_Ma_fu_284_ap_return);

assign a_2_41_fu_3036_p2 = (tmp330_fu_3030_p2 + grp_p_Ma_fu_294_ap_return);

assign a_2_42_fu_3087_p2 = (tmp336_fu_3081_p2 + grp_p_Ma_fu_284_ap_return);

assign a_2_43_fu_3121_p2 = (tmp342_fu_3115_p2 + grp_p_Ma_fu_284_ap_return);

assign a_2_44_fu_3149_p2 = (tmp348_fu_3143_p2 + grp_p_Ma_fu_294_ap_return);

assign a_2_45_fu_3183_p2 = (tmp355_fu_3179_p2 + tmp_91_45_reg_5182);

assign a_2_4_fu_1347_p2 = (tmp102_fu_1341_p2 + grp_p_Ma_fu_284_ap_return);

assign a_2_5_fu_1391_p2 = (tmp108_fu_1385_p2 + grp_p_Ma_fu_284_ap_return);

assign a_2_6_fu_1435_p2 = (tmp114_fu_1429_p2 + grp_p_Ma_fu_294_ap_return);

assign a_2_7_fu_1479_p2 = (tmp120_fu_1473_p2 + grp_p_Ma_fu_284_ap_return);

assign a_2_8_fu_1523_p2 = (tmp126_fu_1517_p2 + grp_p_Ma_fu_284_ap_return);

assign a_2_9_fu_1567_p2 = (tmp132_fu_1561_p2 + grp_p_Ma_fu_294_ap_return);

assign a_2_fu_1170_p2 = (tmp78_fu_1164_p2 + grp_p_Ma_fu_284_ap_return);

assign a_2_s_fu_1611_p2 = (tmp138_fu_1605_p2 + grp_p_Ma_fu_284_ap_return);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp0_stage15 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp0_stage16 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_pp0_stage17 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_pp0_stage18 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_pp0_stage19 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage20 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_pp0_stage21 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_pp0_stage22 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_pp0_stage23 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_pp0_stage24 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_pp0_stage25 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_pp0_stage26 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_pp0_stage27 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_pp0_stage28 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_pp0_stage29 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage30 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_pp0_stage31 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_pp0_stage32 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_pp0_stage33 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_pp0_stage34 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_pp0_stage35 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_pp0_stage36 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_pp0_stage37 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_pp0_stage38 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_pp0_stage39 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage40 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_pp0_stage41 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_pp0_stage42 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_pp0_stage43 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_pp0_stage44 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_pp0_stage45 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_pp0_stage46 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_pp0_stage47 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd9];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_start == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp106 = ((ap_start == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((1'b0 == ap_ce) | ((ap_start == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_11001_ignoreCallOp155 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage10_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage11 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_11001_ignoreCallOp158 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage11_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage12 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_11001_ignoreCallOp167 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage12_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage13 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_11001_ignoreCallOp170 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage13_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage14 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_11001_ignoreCallOp173 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage14_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage15 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_11001_ignoreCallOp182 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage15_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage16 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_11001_ignoreCallOp185 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage16_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage17 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_11001_ignoreCallOp188 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage17_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage18 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18_11001_ignoreCallOp197 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage18_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage19 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19_11001_ignoreCallOp200 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage19_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001_ignoreCallOp111 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage20 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage20_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage20_11001_ignoreCallOp203 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage20_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage21 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage21_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage21_11001_ignoreCallOp212 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage21_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage22 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage22_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage22_11001_ignoreCallOp215 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage22_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage23 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage23_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage23_11001_ignoreCallOp218 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage23_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage24 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage24_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage24_11001_ignoreCallOp227 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage24_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage25 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage25_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage25_11001_ignoreCallOp230 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage25_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage26 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage26_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage26_11001_ignoreCallOp233 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage26_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage27 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage27_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage27_11001_ignoreCallOp242 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage27_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage28 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage28_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage28_11001_ignoreCallOp245 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage28_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage29 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage29_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage29_11001_ignoreCallOp248 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage29_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001_ignoreCallOp113 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage30 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage30_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage30_11001_ignoreCallOp257 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage30_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage31 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage31_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage31_11001_ignoreCallOp260 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage31_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage32 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage32_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage32_11001_ignoreCallOp263 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage32_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage33 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage33_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage33_11001_ignoreCallOp272 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage33_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage34 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage34_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage34_11001_ignoreCallOp275 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage34_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage35 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage35_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage35_11001_ignoreCallOp278 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage35_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage36 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage36_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage36_11001_ignoreCallOp287 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage36_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage37 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage37_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage37_11001_ignoreCallOp290 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage37_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage38 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage38_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage38_11001_ignoreCallOp293 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage38_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage39 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage39_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage39_11001_ignoreCallOp302 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage39_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001_ignoreCallOp122 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage40 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage40_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage40_11001_ignoreCallOp305 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage40_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage41 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage41_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage41_11001_ignoreCallOp308 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage41_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage42 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage42_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage42_11001_ignoreCallOp317 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage42_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage43 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage43_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage43_11001_ignoreCallOp320 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage43_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage44 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage44_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage44_11001_ignoreCallOp323 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage44_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage45 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage45_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage45_11001_ignoreCallOp336 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage45_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage46 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage46_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage46_11001_ignoreCallOp344 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage46_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage47 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage47_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage47_11001_ignoreCallOp352 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage47_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001_ignoreCallOp125 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001_ignoreCallOp128 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001_ignoreCallOp137 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage6_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001_ignoreCallOp140 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage7_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001_ignoreCallOp143 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage8_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_11001_ignoreCallOp152 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage9_subdone = (1'b0 == ap_ce);
end

assign ap_block_state10_pp0_stage9_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage9_iter0_ignore_call44 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage10_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage10_iter0_ignore_call44 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage11_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage11_iter0_ignore_call44 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage12_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage12_iter0_ignore_call56 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage13_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage13_iter0_ignore_call56 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage14_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage14_iter0_ignore_call56 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage15_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage15_iter0_ignore_call68 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage16_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage16_iter0_ignore_call68 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage17_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage17_iter0_ignore_call68 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage18_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage18_iter0_ignore_call80 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_start == 1'b0);
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call8 = (ap_start == 1'b0);
end

assign ap_block_state20_pp0_stage19_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage19_iter0_ignore_call80 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage20_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage20_iter0_ignore_call80 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage21_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage21_iter0_ignore_call92 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage22_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage22_iter0_ignore_call92 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage23_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage23_iter0_ignore_call92 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage24_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage24_iter0_ignore_call104 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage25_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage25_iter0_ignore_call104 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage26_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage26_iter0_ignore_call104 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage27_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage27_iter0_ignore_call116 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage28_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage28_iter0_ignore_call116 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage29_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage29_iter0_ignore_call116 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage30_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage30_iter0_ignore_call128 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage31_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage31_iter0_ignore_call128 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage32_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage32_iter0_ignore_call128 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage33_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage33_iter0_ignore_call140 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage34_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage34_iter0_ignore_call140 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage35_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage35_iter0_ignore_call140 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage36_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage36_iter0_ignore_call152 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage37_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage37_iter0_ignore_call152 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage38_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage38_iter0_ignore_call152 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage39_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage39_iter0_ignore_call164 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage40_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage40_iter0_ignore_call164 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage41_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage41_iter0_ignore_call164 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage42_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage42_iter0_ignore_call176 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage43_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage43_iter0_ignore_call176 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage44_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage44_iter0_ignore_call176 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage45_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage45_iter0_ignore_call188 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp0_stage46_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp0_stage46_iter0_ignore_call188 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp0_stage47_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp0_stage47_iter0_ignore_call188 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp0_stage0_iter1_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state50_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state50_pp0_stage1_iter1_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp0_stage2_iter1_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state52_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state52_pp0_stage3_iter1_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state53_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state53_pp0_stage4_iter1_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state54_pp0_stage5_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state54_pp0_stage5_iter1_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state55_pp0_stage6_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state55_pp0_stage6_iter1_ignore_call32 = ~(1'b1 == 1'b1);

assign ap_block_state56_pp0_stage7_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state56_pp0_stage7_iter1_ignore_call32 = ~(1'b1 == 1'b1);

assign ap_block_state57_pp0_stage8_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state57_pp0_stage8_iter1_ignore_call32 = ~(1'b1 == 1'b1);

assign ap_block_state58_pp0_stage9_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state58_pp0_stage9_iter1_ignore_call44 = ~(1'b1 == 1'b1);

assign ap_block_state59_pp0_stage10_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state59_pp0_stage10_iter1_ignore_call44 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state60_pp0_stage11_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state60_pp0_stage11_iter1_ignore_call44 = ~(1'b1 == 1'b1);

assign ap_block_state61_pp0_stage12_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state61_pp0_stage12_iter1_ignore_call56 = ~(1'b1 == 1'b1);

assign ap_block_state62_pp0_stage13_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state62_pp0_stage13_iter1_ignore_call56 = ~(1'b1 == 1'b1);

assign ap_block_state63_pp0_stage14_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state63_pp0_stage14_iter1_ignore_call56 = ~(1'b1 == 1'b1);

assign ap_block_state64_pp0_stage15_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state64_pp0_stage15_iter1_ignore_call68 = ~(1'b1 == 1'b1);

assign ap_block_state65_pp0_stage16_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state65_pp0_stage16_iter1_ignore_call68 = ~(1'b1 == 1'b1);

assign ap_block_state66_pp0_stage17_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state66_pp0_stage17_iter1_ignore_call68 = ~(1'b1 == 1'b1);

assign ap_block_state67_pp0_stage18_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state67_pp0_stage18_iter1_ignore_call80 = ~(1'b1 == 1'b1);

assign ap_block_state68_pp0_stage19_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state68_pp0_stage19_iter1_ignore_call80 = ~(1'b1 == 1'b1);

assign ap_block_state69_pp0_stage20_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state69_pp0_stage20_iter1_ignore_call80 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage5_iter0_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state70_pp0_stage21_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state70_pp0_stage21_iter1_ignore_call92 = ~(1'b1 == 1'b1);

assign ap_block_state71_pp0_stage22_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state71_pp0_stage22_iter1_ignore_call92 = ~(1'b1 == 1'b1);

assign ap_block_state72_pp0_stage23_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state72_pp0_stage23_iter1_ignore_call92 = ~(1'b1 == 1'b1);

assign ap_block_state73_pp0_stage24_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state73_pp0_stage24_iter1_ignore_call104 = ~(1'b1 == 1'b1);

assign ap_block_state74_pp0_stage25_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state74_pp0_stage25_iter1_ignore_call104 = ~(1'b1 == 1'b1);

assign ap_block_state75_pp0_stage26_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state75_pp0_stage26_iter1_ignore_call104 = ~(1'b1 == 1'b1);

assign ap_block_state76_pp0_stage27_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state76_pp0_stage27_iter1_ignore_call116 = ~(1'b1 == 1'b1);

assign ap_block_state77_pp0_stage28_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state77_pp0_stage28_iter1_ignore_call116 = ~(1'b1 == 1'b1);

assign ap_block_state78_pp0_stage29_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state78_pp0_stage29_iter1_ignore_call116 = ~(1'b1 == 1'b1);

assign ap_block_state79_pp0_stage30_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state79_pp0_stage30_iter1_ignore_call128 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage6_iter0_ignore_call32 = ~(1'b1 == 1'b1);

assign ap_block_state80_pp0_stage31_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state80_pp0_stage31_iter1_ignore_call128 = ~(1'b1 == 1'b1);

assign ap_block_state81_pp0_stage32_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state81_pp0_stage32_iter1_ignore_call128 = ~(1'b1 == 1'b1);

assign ap_block_state82_pp0_stage33_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state82_pp0_stage33_iter1_ignore_call140 = ~(1'b1 == 1'b1);

assign ap_block_state83_pp0_stage34_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state83_pp0_stage34_iter1_ignore_call140 = ~(1'b1 == 1'b1);

assign ap_block_state84_pp0_stage35_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state84_pp0_stage35_iter1_ignore_call140 = ~(1'b1 == 1'b1);

assign ap_block_state85_pp0_stage36_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state85_pp0_stage36_iter1_ignore_call152 = ~(1'b1 == 1'b1);

assign ap_block_state86_pp0_stage37_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state86_pp0_stage37_iter1_ignore_call152 = ~(1'b1 == 1'b1);

assign ap_block_state87_pp0_stage38_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state87_pp0_stage38_iter1_ignore_call152 = ~(1'b1 == 1'b1);

assign ap_block_state88_pp0_stage39_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state88_pp0_stage39_iter1_ignore_call164 = ~(1'b1 == 1'b1);

assign ap_block_state89_pp0_stage40_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state89_pp0_stage40_iter1_ignore_call164 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage7_iter0_ignore_call32 = ~(1'b1 == 1'b1);

assign ap_block_state90_pp0_stage41_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state90_pp0_stage41_iter1_ignore_call164 = ~(1'b1 == 1'b1);

assign ap_block_state91_pp0_stage42_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state91_pp0_stage42_iter1_ignore_call176 = ~(1'b1 == 1'b1);

assign ap_block_state92_pp0_stage43_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state92_pp0_stage43_iter1_ignore_call176 = ~(1'b1 == 1'b1);

assign ap_block_state93_pp0_stage44_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state93_pp0_stage44_iter1_ignore_call176 = ~(1'b1 == 1'b1);

assign ap_block_state94_pp0_stage45_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state94_pp0_stage45_iter1_ignore_call188 = ~(1'b1 == 1'b1);

assign ap_block_state95_pp0_stage46_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state95_pp0_stage46_iter1_ignore_call188 = ~(1'b1 == 1'b1);

assign ap_block_state96_pp0_stage47_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state96_pp0_stage47_iter1_ignore_call188 = ~(1'b1 == 1'b1);

assign ap_block_state97_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state97_pp0_stage0_iter2_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state98_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state98_pp0_stage1_iter2_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state99_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state99_pp0_stage2_iter2_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage8_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage8_iter0_ignore_call32 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_return_0 = sha256hash_0_write_s_fu_3239_p2;

assign ap_return_1 = sha256hash_1_write_s_reg_5204;

assign ap_return_2 = sha256hash_2_write_s_reg_5209;

assign ap_return_3 = sha256hash_3_write_s_reg_5214;

assign ap_return_4 = sha256hash_4_write_s_fu_3249_p2;

assign ap_return_5 = sha256hash_5_write_s_reg_5225;

assign ap_return_6 = sha256hash_6_write_s_reg_5230;

assign ap_return_7 = sha256hash_7_write_s_reg_5235;

assign e_1_10_fu_922_p2 = (tmp_58_10_fu_917_p2 + a_1_7_reg_3552);

assign e_1_11_fu_957_p2 = (tmp_58_11_fu_952_p2 + a_1_8_reg_3578);

assign e_1_12_fu_992_p2 = (tmp_58_12_fu_987_p2 + a_1_9_reg_3605);

assign e_1_13_fu_1042_p2 = (tmp_58_13_fu_1037_p2 + a_1_s_reg_3632);

assign e_1_14_fu_1113_p2 = (tmp_58_14_fu_1108_p2 + a_1_10_reg_3659);

assign e_1_1_fu_572_p2 = (tmp_58_1_fu_567_p2 + sha256hash_2_read_2_reg_3317);

assign e_1_2_fu_607_p2 = (tmp_58_2_fu_602_p2 + sha256hash_1_read_2_reg_3323);

assign e_1_3_fu_642_p2 = (tmp_58_3_fu_637_p2 + sha256hash_0_read_2_reg_3330);

assign e_1_4_fu_677_p2 = (tmp_58_4_fu_672_p2 + a_1_reg_3365);

assign e_1_5_fu_712_p2 = (tmp_58_5_fu_707_p2 + a_1_1_reg_3396);

assign e_1_6_fu_747_p2 = (tmp_58_6_fu_742_p2 + a_1_2_reg_3427);

assign e_1_7_fu_782_p2 = (tmp_58_7_fu_777_p2 + a_1_3_reg_3453);

assign e_1_8_fu_817_p2 = (tmp_58_8_fu_812_p2 + a_1_4_reg_3474);

assign e_1_9_fu_852_p2 = (tmp_58_9_fu_847_p2 + a_1_5_reg_3500);

assign e_1_fu_536_p2 = (tmp_26_fu_531_p2 + ap_port_reg_sha256hash_3_read);

assign e_1_s_fu_887_p2 = (tmp_58_s_fu_882_p2 + a_1_6_reg_3526);

assign e_2_10_fu_1643_p2 = (tmp_89_10_fu_1638_p2 + a_2_7_reg_4037);

assign e_2_11_fu_1687_p2 = (tmp_89_11_fu_1682_p2 + a_2_8_reg_4067);

assign e_2_12_fu_1731_p2 = (tmp_89_12_fu_1726_p2 + a_2_9_reg_4097);

assign e_2_13_fu_1775_p2 = (tmp_89_13_fu_1770_p2 + a_2_s_reg_4127);

assign e_2_14_fu_1819_p2 = (tmp_89_14_fu_1814_p2 + a_2_10_reg_4157);

assign e_2_15_fu_1863_p2 = (tmp_89_15_fu_1858_p2 + a_2_11_reg_4187);

assign e_2_16_fu_1907_p2 = (tmp_89_16_fu_1902_p2 + a_2_12_reg_4217);

assign e_2_17_fu_1951_p2 = (tmp_89_17_fu_1946_p2 + a_2_13_reg_4247);

assign e_2_18_fu_1995_p2 = (tmp_89_18_fu_1990_p2 + a_2_14_reg_4282);

assign e_2_19_fu_2039_p2 = (tmp_89_19_fu_2034_p2 + a_2_15_reg_4312);

assign e_2_1_fu_1201_p2 = (tmp_89_1_fu_1196_p2 + a_1_12_reg_3713);

assign e_2_20_fu_2083_p2 = (tmp_89_20_fu_2078_p2 + a_2_16_reg_4342);

assign e_2_21_fu_2127_p2 = (tmp_89_21_fu_2122_p2 + a_2_17_reg_4372);

assign e_2_22_fu_2171_p2 = (tmp_89_22_fu_2166_p2 + a_2_18_reg_4402);

assign e_2_23_fu_2220_p2 = (tmp_89_23_fu_2215_p2 + a_2_19_reg_4432);

assign e_2_24_fu_2264_p2 = (tmp_89_24_fu_2259_p2 + a_2_20_reg_4462);

assign e_2_25_fu_2308_p2 = (tmp_89_25_fu_2303_p2 + a_2_21_reg_4492);

assign e_2_26_fu_2352_p2 = (tmp_89_26_fu_2347_p2 + a_2_22_reg_4522);

assign e_2_27_fu_2396_p2 = (tmp_89_27_fu_2391_p2 + a_2_23_reg_4552);

assign e_2_28_fu_2440_p2 = (tmp_89_28_fu_2435_p2 + a_2_24_reg_4582);

assign e_2_29_fu_2484_p2 = (tmp_89_29_fu_2479_p2 + a_2_25_reg_4612);

assign e_2_2_fu_1246_p2 = (tmp_89_2_fu_1241_p2 + a_1_13_reg_3749);

assign e_2_30_fu_2528_p2 = (tmp_89_30_fu_2523_p2 + a_2_26_reg_4642);

assign e_2_31_fu_2586_p2 = (tmp_89_31_fu_2581_p2 + a_2_27_reg_4671);

assign e_2_32_fu_2634_p2 = (tmp_89_32_fu_2629_p2 + a_2_28_reg_4699);

assign e_2_33_fu_2682_p2 = (tmp_89_33_fu_2677_p2 + a_2_29_reg_4727);

assign e_2_34_fu_2716_p2 = (tmp_89_34_fu_2711_p2 + a_2_30_reg_4755);

assign e_2_35_fu_2759_p2 = (tmp_89_35_fu_2754_p2 + a_2_31_reg_4793);

assign e_2_36_fu_2802_p2 = (tmp_89_36_fu_2797_p2 + a_2_32_reg_4826);

assign e_2_37_fu_2841_p2 = (tmp_89_37_fu_2836_p2 + a_2_33_reg_4859);

assign e_2_38_fu_2884_p2 = (tmp_89_38_fu_2879_p2 + a_2_34_reg_4882);

assign e_2_39_fu_2933_p2 = (tmp_89_39_fu_2928_p2 + a_2_35_reg_4915);

assign e_2_3_fu_1290_p2 = (tmp_89_3_fu_1285_p2 + a_1_14_reg_3797);

assign e_2_40_fu_2972_p2 = (tmp_89_40_fu_2967_p2 + a_2_36_reg_4947);

assign e_2_41_fu_3023_p2 = (tmp_89_41_fu_3018_p2 + a_2_37_reg_4974);

assign e_2_42_fu_3074_p2 = (tmp_89_42_fu_3069_p2 + a_2_38_reg_5006);

assign e_2_43_fu_3108_p2 = (tmp_89_43_fu_3103_p2 + a_2_39_reg_5038);

assign e_2_44_fu_3136_p2 = (tmp_89_44_fu_3131_p2 + a_2_40_reg_5065);

assign e_2_45_fu_3175_p2 = (tmp_89_45_reg_5171 + a_2_41_reg_5091);

assign e_2_4_fu_1334_p2 = (tmp_89_4_fu_1329_p2 + a_2_reg_3827);

assign e_2_5_fu_1378_p2 = (tmp_89_5_fu_1373_p2 + a_2_1_reg_3857);

assign e_2_6_fu_1422_p2 = (tmp_89_6_fu_1417_p2 + a_2_2_reg_3887);

assign e_2_7_fu_1466_p2 = (tmp_89_7_fu_1461_p2 + a_2_3_reg_3917);

assign e_2_8_fu_1510_p2 = (tmp_89_8_fu_1505_p2 + a_2_4_reg_3947);

assign e_2_9_fu_1554_p2 = (tmp_89_9_fu_1549_p2 + a_2_5_reg_3977);

assign e_2_fu_1157_p2 = (tmp_33_fu_1152_p2 + a_1_11_reg_3686);

assign e_2_s_fu_1598_p2 = (tmp_89_s_fu_1593_p2 + a_2_6_reg_4007);

assign grp_fu_423_p2 = (reg_335 + reg_339);

assign grp_fu_429_p2 = (grp_p_G1_fu_329_ap_return + reg_351);

assign grp_fu_435_p2 = (grp_p_G1_fu_329_ap_return + reg_363);

assign grp_fu_441_p2 = (grp_p_G1_fu_329_ap_return + reg_359);

assign grp_fu_447_p2 = (reg_407 + reg_411);

assign grp_fu_453_p2 = (grp_p_G1_fu_329_ap_return + reg_367);

assign grp_fu_459_p2 = (reg_415 + reg_419);

assign grp_fu_465_p2 = (grp_p_G1_fu_329_ap_return + reg_371);

assign grp_fu_471_p2 = (grp_p_G1_fu_329_ap_return + reg_375);

assign grp_fu_477_p2 = (grp_p_G1_fu_329_ap_return + reg_379);

assign grp_fu_483_p2 = (grp_p_G1_fu_329_ap_return + reg_383);

assign grp_fu_489_p2 = (grp_p_G1_fu_329_ap_return + reg_387);

assign grp_fu_495_p2 = (grp_p_G1_fu_329_ap_return + reg_391);

assign grp_fu_501_p2 = (grp_p_G1_fu_329_ap_return + reg_395);

assign grp_fu_507_p2 = (grp_p_G1_fu_329_ap_return + reg_399);

assign grp_fu_513_p2 = (grp_p_G1_fu_329_ap_return + reg_403);

assign sha256_buf_address0 = grp_p_word_fu_244_c_address0;

assign sha256_buf_address1 = grp_p_word_fu_244_c_address1;

assign sha256hash_0_write_s_fu_3239_p2 = (tmp363_fu_3235_p2 + tmp362_fu_3231_p2);

assign sha256hash_1_write_s_fu_3190_p2 = (a_2_45_fu_3183_p2 + sha256hash_1_read_2_reg_3323_pp0_iter1_reg);

assign sha256hash_2_write_s_fu_3195_p2 = (a_2_44_reg_5158 + sha256hash_2_read_2_reg_3317_pp0_iter1_reg);

assign sha256hash_3_write_s_fu_3199_p2 = (a_2_43_reg_5138 + sha256hash_3_read_2_reg_3353_pp0_iter1_reg);

assign sha256hash_4_write_s_fu_3249_p2 = (tmp364_fu_3245_p2 + tmp_89_46_reg_5219);

assign sha256hash_5_write_s_fu_3219_p2 = (e_2_45_reg_5187 + sha256hash_5_read_2_reg_3302_pp0_iter2_reg);

assign sha256hash_6_write_s_fu_3223_p2 = (e_2_44_reg_5152 + sha256hash_6_read_2_reg_3296_pp0_iter2_reg);

assign sha256hash_7_write_s_fu_3227_p2 = (e_2_43_reg_5131 + sha256hash_7_read_2_reg_3338_pp0_iter1_reg);

assign tmp100_fu_1309_p2 = (W_20_reg_3767 + 32'd770255983);

assign tmp101_fu_1314_p2 = (tmp100_fu_1309_p2 + e_2_reg_3820);

assign tmp102_fu_1341_p2 = (grp_p_S0_fu_312_ap_return + tmp_89_4_fu_1329_p2);

assign tmp104_fu_1186_p2 = (W_14_reg_3722 + W_5_reg_3483);

assign tmp106_fu_1353_p2 = (W_21_reg_3841 + 32'd1249150122);

assign tmp107_fu_1358_p2 = (tmp106_fu_1353_p2 + e_2_1_reg_3850);

assign tmp108_fu_1385_p2 = (grp_p_S0_fu_312_ap_return + tmp_89_5_fu_1373_p2);

assign tmp10_fu_556_p2 = (grp_p_word_fu_244_ap_return + 32'd1899447441);

assign tmp110_fu_1230_p2 = (reg_355 + W_6_reg_3509);

assign tmp112_fu_1397_p2 = (W_22_reg_3871 + 32'd1555081692);

assign tmp113_fu_1402_p2 = (tmp112_fu_1397_p2 + e_2_2_reg_3880);

assign tmp114_fu_1429_p2 = (grp_p_S0_fu_318_ap_return + tmp_89_6_fu_1417_p2);

assign tmp116_fu_1275_p2 = (W_16_reg_3733 + W_7_reg_3535);

assign tmp118_fu_1441_p2 = (W_23_reg_3901 + 32'd1996064986);

assign tmp119_fu_1446_p2 = (tmp118_fu_1441_p2 + e_2_3_reg_3910);

assign tmp11_fu_579_p2 = (reg_343 + tmp_58_1_fu_567_p2);

assign tmp120_fu_1473_p2 = (grp_p_S0_fu_312_ap_return + tmp_89_7_fu_1461_p2);

assign tmp122_fu_1319_p2 = (W_17_reg_3781 + W_8_reg_3561);

assign tmp124_fu_1485_p2 = ($signed(W_24_reg_3931) + $signed(32'd2554220882));

assign tmp125_fu_1490_p2 = (tmp124_fu_1485_p2 + e_2_4_reg_3940);

assign tmp126_fu_1517_p2 = (grp_p_S0_fu_312_ap_return + tmp_89_8_fu_1505_p2);

assign tmp128_fu_1363_p2 = (W_18_reg_3758 + W_9_reg_3587);

assign tmp130_fu_1529_p2 = ($signed(W_25_reg_3961) + $signed(32'd2821834349));

assign tmp131_fu_1534_p2 = (tmp130_fu_1529_p2 + e_2_5_reg_3970);

assign tmp132_fu_1561_p2 = (grp_p_S0_fu_318_ap_return + tmp_89_9_fu_1549_p2);

assign tmp134_fu_1407_p2 = (W_19_reg_3811 + W_10_reg_3614);

assign tmp136_fu_1573_p2 = ($signed(W_26_reg_3991) + $signed(32'd2952996808));

assign tmp137_fu_1578_p2 = (tmp136_fu_1573_p2 + e_2_6_reg_4000);

assign tmp138_fu_1605_p2 = (grp_p_S0_fu_312_ap_return + tmp_89_s_fu_1593_p2);

assign tmp140_fu_1451_p2 = (W_20_reg_3767 + W_11_reg_3641);

assign tmp142_fu_1617_p2 = ($signed(W_27_reg_4021) + $signed(32'd3210313671));

assign tmp143_fu_1622_p2 = (tmp142_fu_1617_p2 + e_2_7_reg_4030);

assign tmp144_fu_1650_p2 = (grp_p_S0_fu_312_ap_return + tmp_89_10_fu_1638_p2);

assign tmp146_fu_1495_p2 = (W_21_reg_3841 + W_12_reg_3668);

assign tmp148_fu_1662_p2 = ($signed(W_28_reg_4051) + $signed(32'd3336571891));

assign tmp149_fu_1667_p2 = (tmp148_fu_1662_p2 + e_2_8_reg_4060);

assign tmp150_fu_1694_p2 = (grp_p_S0_fu_318_ap_return + tmp_89_11_fu_1682_p2);

assign tmp152_fu_1539_p2 = (W_22_reg_3871 + W_13_reg_3695);

assign tmp154_fu_1706_p2 = ($signed(W_29_reg_4081) + $signed(32'd3584528711));

assign tmp155_fu_1711_p2 = (tmp154_fu_1706_p2 + e_2_9_reg_4090);

assign tmp156_fu_1738_p2 = (grp_p_S0_fu_312_ap_return + tmp_89_12_fu_1726_p2);

assign tmp158_fu_1583_p2 = (W_23_reg_3901 + W_14_reg_3722);

assign tmp15_fu_597_p2 = (tmp16_fu_591_p2 + sha256hash_5_read_2_reg_3302);

assign tmp160_fu_1750_p2 = (W_30_reg_4111 + 32'd113926993);

assign tmp161_fu_1755_p2 = (tmp160_fu_1750_p2 + e_2_s_reg_4120);

assign tmp162_fu_1782_p2 = (grp_p_S0_fu_312_ap_return + tmp_89_13_fu_1770_p2);

assign tmp164_fu_1627_p2 = (W_24_reg_3931 + reg_355);

assign tmp166_fu_1794_p2 = (W_31_reg_4141 + 32'd338241895);

assign tmp167_fu_1799_p2 = (tmp166_fu_1794_p2 + e_2_10_reg_4150);

assign tmp168_fu_1826_p2 = (grp_p_S0_fu_318_ap_return + tmp_89_14_fu_1814_p2);

assign tmp16_fu_591_p2 = ($signed(grp_p_word_fu_244_ap_return) + $signed(32'd3049323471));

assign tmp170_fu_1672_p2 = (W_25_reg_3961 + W_16_reg_3733);

assign tmp172_fu_1838_p2 = (W_32_reg_4171 + 32'd666307205);

assign tmp173_fu_1843_p2 = (tmp172_fu_1838_p2 + e_2_11_reg_4180);

assign tmp174_fu_1870_p2 = (grp_p_S0_fu_312_ap_return + tmp_89_15_fu_1858_p2);

assign tmp176_fu_1716_p2 = (W_26_reg_3991 + W_17_reg_3781);

assign tmp178_fu_1882_p2 = (W_33_reg_4201 + 32'd773529912);

assign tmp179_fu_1887_p2 = (tmp178_fu_1882_p2 + e_2_12_reg_4210);

assign tmp17_fu_614_p2 = (reg_343 + tmp_58_2_fu_602_p2);

assign tmp180_fu_1914_p2 = (grp_p_S0_fu_312_ap_return + tmp_89_16_fu_1902_p2);

assign tmp182_fu_1760_p2 = (W_27_reg_4021 + W_18_reg_3758);

assign tmp184_fu_1926_p2 = (W_34_reg_4231 + 32'd1294757372);

assign tmp185_fu_1931_p2 = (tmp184_fu_1926_p2 + e_2_13_reg_4240);

assign tmp186_fu_1958_p2 = (grp_p_S0_fu_318_ap_return + tmp_89_17_fu_1946_p2);

assign tmp188_fu_1804_p2 = (W_28_reg_4051 + W_19_reg_3811);

assign tmp190_fu_1970_p2 = (W_35_reg_4261 + 32'd1396182291);

assign tmp191_fu_1975_p2 = (tmp190_fu_1970_p2 + e_2_14_reg_4275);

assign tmp192_fu_2002_p2 = (grp_p_S0_fu_312_ap_return + tmp_89_18_fu_1990_p2);

assign tmp194_fu_1848_p2 = (W_29_reg_4081 + W_20_reg_3767);

assign tmp196_fu_2014_p2 = (W_36_reg_4296 + 32'd1695183700);

assign tmp197_fu_2019_p2 = (tmp196_fu_2014_p2 + e_2_15_reg_4305);

assign tmp198_fu_2046_p2 = (grp_p_S0_fu_312_ap_return + tmp_89_19_fu_2034_p2);

assign tmp200_fu_1892_p2 = (W_30_reg_4111 + W_21_reg_3841);

assign tmp202_fu_2058_p2 = (W_37_reg_4326 + 32'd1986661051);

assign tmp203_fu_2063_p2 = (tmp202_fu_2058_p2 + e_2_16_reg_4335);

assign tmp204_fu_2090_p2 = (grp_p_S0_fu_318_ap_return + tmp_89_20_fu_2078_p2);

assign tmp206_fu_1936_p2 = (W_31_reg_4141 + W_22_reg_3871);

assign tmp208_fu_2102_p2 = ($signed(W_38_reg_4356) + $signed(32'd2177026350));

assign tmp209_fu_2107_p2 = (tmp208_fu_2102_p2 + e_2_17_reg_4365);

assign tmp210_fu_2134_p2 = (grp_p_S0_fu_312_ap_return + tmp_89_21_fu_2122_p2);

assign tmp212_fu_1980_p2 = (W_32_reg_4171 + W_23_reg_3901);

assign tmp214_fu_2146_p2 = ($signed(W_39_reg_4386) + $signed(32'd2456956037));

assign tmp215_fu_2151_p2 = (tmp214_fu_2146_p2 + e_2_18_reg_4395);

assign tmp216_fu_2178_p2 = (grp_p_S0_fu_312_ap_return + tmp_89_22_fu_2166_p2);

assign tmp218_fu_2024_p2 = (W_33_reg_4201 + W_24_reg_3931);

assign tmp21_fu_632_p2 = (tmp22_fu_626_p2 + sha256hash_4_read_2_reg_3309);

assign tmp220_fu_2190_p2 = ($signed(W_40_reg_4416) + $signed(32'd2730485921));

assign tmp221_fu_2195_p2 = (tmp220_fu_2190_p2 + e_2_19_reg_4425);

assign tmp222_fu_2227_p2 = (grp_p_S0_fu_318_ap_return + tmp_89_23_fu_2215_p2);

assign tmp224_fu_2068_p2 = (W_34_reg_4231 + W_25_reg_3961);

assign tmp226_fu_2239_p2 = ($signed(W_41_reg_4446) + $signed(32'd2820302411));

assign tmp227_fu_2244_p2 = (tmp226_fu_2239_p2 + e_2_20_reg_4455);

assign tmp228_fu_2271_p2 = (grp_p_S0_fu_312_ap_return + tmp_89_24_fu_2259_p2);

assign tmp22_fu_626_p2 = ($signed(grp_p_word_fu_244_ap_return) + $signed(32'd3921009573));

assign tmp230_fu_2112_p2 = (W_35_reg_4261 + W_26_reg_3991);

assign tmp232_fu_2283_p2 = ($signed(W_42_reg_4476) + $signed(32'd3259730800));

assign tmp233_fu_2288_p2 = (tmp232_fu_2283_p2 + e_2_21_reg_4485);

assign tmp234_fu_2315_p2 = (grp_p_S0_fu_312_ap_return + tmp_89_25_fu_2303_p2);

assign tmp236_fu_2156_p2 = (W_36_reg_4296 + W_27_reg_4021);

assign tmp238_fu_2327_p2 = ($signed(W_43_reg_4506) + $signed(32'd3345764771));

assign tmp239_fu_2332_p2 = (tmp238_fu_2327_p2 + e_2_22_reg_4515);

assign tmp23_fu_649_p2 = (reg_343 + tmp_58_3_fu_637_p2);

assign tmp240_fu_2359_p2 = (grp_p_S0_fu_318_ap_return + tmp_89_26_fu_2347_p2);

assign tmp241_fu_2200_p2 = (grp_p_G1_fu_329_ap_return + tmp_77_27_reg_4270);

assign tmp242_fu_2205_p2 = (W_37_reg_4326 + W_28_reg_4051);

assign tmp244_fu_2371_p2 = ($signed(W_44_reg_4536) + $signed(32'd3516065817));

assign tmp245_fu_2376_p2 = (tmp244_fu_2371_p2 + e_2_23_reg_4545);

assign tmp246_fu_2403_p2 = (grp_p_S0_fu_312_ap_return + tmp_89_27_fu_2391_p2);

assign tmp248_fu_2249_p2 = (W_38_reg_4356 + W_29_reg_4081);

assign tmp250_fu_2415_p2 = ($signed(W_45_reg_4566) + $signed(32'd3600352804));

assign tmp251_fu_2420_p2 = (tmp250_fu_2415_p2 + e_2_24_reg_4575);

assign tmp252_fu_2447_p2 = (grp_p_S0_fu_312_ap_return + tmp_89_28_fu_2435_p2);

assign tmp254_fu_2293_p2 = (W_39_reg_4386 + W_30_reg_4111);

assign tmp256_fu_2459_p2 = ($signed(W_46_reg_4596) + $signed(32'd4094571909));

assign tmp257_fu_2464_p2 = (tmp256_fu_2459_p2 + e_2_25_reg_4605);

assign tmp258_fu_2491_p2 = (grp_p_S0_fu_318_ap_return + tmp_89_29_fu_2479_p2);

assign tmp260_fu_2337_p2 = (W_40_reg_4416 + W_31_reg_4141);

assign tmp262_fu_2503_p2 = (W_47_reg_4626 + 32'd275423344);

assign tmp263_fu_2508_p2 = (tmp262_fu_2503_p2 + e_2_26_reg_4635);

assign tmp264_fu_2535_p2 = (grp_p_S0_fu_312_ap_return + tmp_89_30_fu_2523_p2);

assign tmp266_fu_2381_p2 = (W_41_reg_4446 + W_32_reg_4171);

assign tmp268_fu_2547_p2 = (W_48_reg_4656 + 32'd430227734);

assign tmp269_fu_2552_p2 = (tmp268_fu_2547_p2 + e_2_27_reg_4664);

assign tmp270_fu_2593_p2 = (grp_p_S0_fu_312_ap_return + tmp_89_31_fu_2581_p2);

assign tmp272_fu_2425_p2 = (W_42_reg_4476 + W_33_reg_4201);

assign tmp274_fu_2557_p2 = (W_49_reg_4685 + 32'd506948616);

assign tmp275_fu_2562_p2 = (tmp274_fu_2557_p2 + e_2_28_reg_4692);

assign tmp276_fu_2641_p2 = (grp_p_S0_fu_318_ap_return + tmp_89_32_fu_2629_p2);

assign tmp278_fu_2469_p2 = (W_43_reg_4506 + W_34_reg_4231);

assign tmp27_fu_667_p2 = (tmp_fu_661_p2 + e_1_reg_3358);

assign tmp280_fu_2605_p2 = (W_50_reg_4713 + 32'd659060556);

assign tmp281_fu_2610_p2 = (tmp280_fu_2605_p2 + e_2_29_reg_4720);

assign tmp282_fu_2689_p2 = (grp_p_S0_fu_312_ap_return + tmp_89_33_fu_2677_p2);

assign tmp284_fu_2513_p2 = (W_44_reg_4536 + W_35_reg_4261);

assign tmp286_fu_2653_p2 = (W_51_reg_4741 + 32'd883997877);

assign tmp287_fu_2658_p2 = (tmp286_fu_2653_p2 + e_2_30_reg_4748);

assign tmp288_fu_2723_p2 = (grp_p_S0_fu_312_ap_return + tmp_89_34_fu_2711_p2);

assign tmp28_fu_684_p2 = (reg_343 + tmp_58_4_fu_672_p2);

assign tmp290_fu_2567_p2 = (W_45_reg_4566 + W_36_reg_4296);

assign tmp292_fu_2735_p2 = (W_52_reg_4774 + 32'd958139571);

assign tmp293_fu_2740_p2 = (tmp292_fu_2735_p2 + e_2_31_reg_4786);

assign tmp294_fu_2766_p2 = (grp_p_S0_fu_318_ap_return + tmp_89_35_fu_2754_p2);

assign tmp296_fu_2615_p2 = (W_46_reg_4596 + W_37_reg_4326);

assign tmp298_fu_2778_p2 = (W_53_reg_4807 + 32'd1322822218);

assign tmp299_fu_2783_p2 = (tmp298_fu_2778_p2 + e_2_32_reg_4819);

assign tmp300_fu_2809_p2 = (grp_p_S0_fu_312_ap_return + tmp_89_36_fu_2797_p2);

assign tmp302_fu_2663_p2 = (W_47_reg_4626 + W_38_reg_4356);

assign tmp304_fu_2821_p2 = (W_54_reg_4840 + 32'd1537002063);

assign tmp305_fu_2826_p2 = (tmp304_fu_2821_p2 + e_2_33_reg_4852);

assign tmp306_fu_2848_p2 = (grp_p_S0_fu_312_ap_return + tmp_89_37_fu_2836_p2);

assign tmp308_fu_2701_p2 = (W_48_reg_4656 + W_39_reg_4386);

assign tmp30_fu_696_p2 = (grp_p_word_fu_244_ap_return + 32'd1508970993);

assign tmp310_fu_2860_p2 = (W_55_reg_4868 + 32'd1747873779);

assign tmp311_fu_2865_p2 = (tmp310_fu_2860_p2 + e_2_34_reg_4875);

assign tmp312_fu_2891_p2 = (grp_p_S0_fu_318_ap_return + tmp_89_38_fu_2879_p2);

assign tmp314_fu_2577_p2 = (W_49_reg_4685 + W_40_reg_4416);

assign tmp316_fu_2903_p2 = (W_56_reg_4896 + 32'd1955562222);

assign tmp317_fu_2908_p2 = (tmp316_fu_2903_p2 + e_2_35_reg_4908);

assign tmp318_fu_2940_p2 = (grp_p_S0_fu_312_ap_return + tmp_89_39_fu_2928_p2);

assign tmp31_fu_702_p2 = (tmp30_fu_696_p2 + e_1_1_reg_3389);

assign tmp320_fu_2625_p2 = (W_50_reg_4713 + W_41_reg_4446);

assign tmp322_fu_2913_p2 = (W_57_reg_4929 + 32'd2024104815);

assign tmp323_fu_2918_p2 = (tmp322_fu_2913_p2 + e_2_36_reg_4940);

assign tmp324_fu_2979_p2 = (grp_p_S0_fu_312_ap_return + tmp_89_40_fu_2967_p2);

assign tmp326_fu_2673_p2 = (W_51_reg_4741 + W_42_reg_4476);

assign tmp328_fu_2952_p2 = ($signed(W_58_reg_4961) + $signed(32'd2227730452));

assign tmp329_fu_2957_p2 = (tmp328_fu_2952_p2 + e_2_37_reg_4967);

assign tmp32_fu_719_p2 = (reg_343 + tmp_58_5_fu_707_p2);

assign tmp330_fu_3030_p2 = (grp_p_S0_fu_318_ap_return + tmp_89_41_fu_3018_p2);

assign tmp332_fu_2750_p2 = (W_52_reg_4774 + W_43_reg_4506);

assign tmp334_fu_2991_p2 = ($signed(W_59_reg_4988) + $signed(32'd2361852424));

assign tmp335_fu_2996_p2 = (tmp334_fu_2991_p2 + e_2_38_reg_4999);

assign tmp336_fu_3081_p2 = (grp_p_S0_fu_312_ap_return + tmp_89_42_fu_3069_p2);

assign tmp338_fu_2793_p2 = (W_53_reg_4807 + W_44_reg_4536);

assign tmp340_fu_3042_p2 = ($signed(W_60_reg_5025) + $signed(32'd2428436474));

assign tmp341_fu_3047_p2 = (tmp340_fu_3042_p2 + e_2_39_reg_5031);

assign tmp342_fu_3115_p2 = (grp_p_S0_fu_312_ap_return + tmp_89_43_fu_3103_p2);

assign tmp344_fu_2875_p2 = (W_54_reg_4840 + W_45_reg_4566);

assign tmp346_fu_3093_p2 = ($signed(W_61_reg_5052) + $signed(32'd2756734187));

assign tmp347_fu_3098_p2 = (tmp346_fu_3093_p2 + e_2_40_reg_5058);

assign tmp348_fu_3143_p2 = (grp_p_S0_fu_318_ap_return + tmp_89_44_fu_3131_p2);

assign tmp349_fu_3159_p2 = (reg_415 + reg_419);

assign tmp34_fu_731_p2 = ($signed(grp_p_word_fu_244_ap_return) + $signed(32'd2453635748));

assign tmp350_fu_3127_p2 = (e_2_41_reg_5084 + W_46_reg_4596);

assign tmp351_fu_3165_p2 = (tmp350_reg_5147 + tmp349_fu_3159_p2);

assign tmp352_fu_3001_p2 = (W_55_reg_4868 + grp_p_G0_fu_323_ap_return);

assign tmp353_fu_3006_p2 = ($signed(grp_p_G1_fu_329_ap_return) + $signed(32'd3204031479));

assign tmp354_fu_3012_p2 = (tmp353_fu_3006_p2 + tmp352_fu_3001_p2);

assign tmp355_fu_3179_p2 = (tmp_90_45_reg_5177 + tmp_89_45_reg_5171);

assign tmp356_fu_3203_p2 = (grp_p_S1_fu_307_ap_return + grp_p_Ch_fu_277_ap_return);

assign tmp357_fu_3155_p2 = (e_2_42_reg_5110 + W_47_reg_4626);

assign tmp358_fu_3209_p2 = (tmp357_reg_5166 + tmp356_fu_3203_p2);

assign tmp359_fu_3052_p2 = (W_56_reg_4896 + grp_p_G0_fu_323_ap_return);

assign tmp35_fu_737_p2 = (tmp34_fu_731_p2 + e_1_2_reg_3420);

assign tmp360_fu_3057_p2 = ($signed(grp_p_G1_fu_329_ap_return) + $signed(32'd3329325298));

assign tmp361_fu_3063_p2 = (tmp360_fu_3057_p2 + tmp359_fu_3052_p2);

assign tmp362_fu_3231_p2 = (tmp_91_46_reg_5199 + tmp_90_46_reg_5194);

assign tmp363_fu_3235_p2 = (tmp_89_46_reg_5219 + sha256hash_0_read_2_reg_3330_pp0_iter2_reg);

assign tmp364_fu_3245_p2 = (a_2_42_reg_5117 + sha256hash_4_read_2_reg_3309_pp0_iter2_reg);

assign tmp36_fu_754_p2 = (reg_343 + tmp_58_6_fu_742_p2);

assign tmp38_fu_766_p2 = ($signed(grp_p_word_fu_244_ap_return) + $signed(32'd2870763221));

assign tmp39_fu_772_p2 = (tmp38_fu_766_p2 + e_1_3_reg_3446);

assign tmp3_fu_525_p2 = (tmp4_fu_519_p2 + ap_port_reg_sha256hash_7_read);

assign tmp40_fu_789_p2 = (reg_343 + tmp_58_7_fu_777_p2);

assign tmp42_fu_801_p2 = ($signed(grp_p_word_fu_244_ap_return) + $signed(32'd3624381080));

assign tmp43_fu_807_p2 = (tmp42_fu_801_p2 + e_1_4_reg_3467);

assign tmp44_fu_824_p2 = (reg_343 + tmp_58_8_fu_812_p2);

assign tmp46_fu_836_p2 = (grp_p_word_fu_244_ap_return + 32'd310598401);

assign tmp47_fu_842_p2 = (tmp46_fu_836_p2 + e_1_5_reg_3493);

assign tmp48_fu_859_p2 = (reg_343 + tmp_58_9_fu_847_p2);

assign tmp4_fu_519_p2 = (grp_p_word_fu_244_ap_return + 32'd1116352408);

assign tmp50_fu_871_p2 = (grp_p_word_fu_244_ap_return + 32'd607225278);

assign tmp51_fu_877_p2 = (tmp50_fu_871_p2 + e_1_6_reg_3519);

assign tmp52_fu_894_p2 = (reg_343 + tmp_58_s_fu_882_p2);

assign tmp54_fu_906_p2 = (grp_p_word_fu_244_ap_return + 32'd1426881987);

assign tmp55_fu_912_p2 = (tmp54_fu_906_p2 + e_1_7_reg_3545);

assign tmp56_fu_929_p2 = (reg_343 + tmp_58_10_fu_917_p2);

assign tmp58_fu_941_p2 = (grp_p_word_fu_244_ap_return + 32'd1925078388);

assign tmp59_fu_947_p2 = (tmp58_fu_941_p2 + e_1_8_reg_3571);

assign tmp5_fu_544_p2 = (reg_343 + tmp_26_fu_531_p2);

assign tmp60_fu_964_p2 = (reg_343 + tmp_58_11_fu_952_p2);

assign tmp62_fu_976_p2 = ($signed(grp_p_word_fu_244_ap_return) + $signed(32'd2162078206));

assign tmp63_fu_982_p2 = (tmp62_fu_976_p2 + e_1_9_reg_3598);

assign tmp64_fu_999_p2 = (reg_343 + tmp_58_12_fu_987_p2);

assign tmp66_fu_1011_p2 = ($signed(grp_p_word_fu_244_ap_return) + $signed(32'd2614888103));

assign tmp67_fu_1017_p2 = (tmp66_fu_1011_p2 + e_1_s_reg_3625);

assign tmp68_fu_1049_p2 = (reg_343 + tmp_58_13_fu_1037_p2);

assign tmp70_fu_1082_p2 = ($signed(grp_p_word_fu_244_ap_return) + $signed(32'd3248222580));

assign tmp71_fu_1088_p2 = (tmp70_fu_1082_p2 + e_1_10_reg_3652);

assign tmp72_fu_1120_p2 = (reg_343 + tmp_58_14_fu_1108_p2);

assign tmp73_fu_1022_p2 = (grp_p_G1_fu_329_ap_return + tmp_30_reg_3384);

assign tmp74_fu_1027_p2 = (W_9_reg_3587 + W_0_reg_3343);

assign tmp76_fu_1132_p2 = ($signed(W_16_reg_3733) + $signed(32'd3835390401));

assign tmp77_fu_1137_p2 = (tmp76_fu_1132_p2 + e_1_11_reg_3679);

assign tmp78_fu_1164_p2 = (grp_p_S0_fu_312_ap_return + tmp_33_fu_1152_p2);

assign tmp79_fu_1093_p2 = (grp_p_G1_fu_329_ap_return + tmp_77_1_reg_3415);

assign tmp80_fu_1098_p2 = (W_10_reg_3614 + W_1_reg_3374);

assign tmp82_fu_1176_p2 = ($signed(W_17_reg_3781) + $signed(32'd4022224774));

assign tmp83_fu_1181_p2 = (tmp82_fu_1176_p2 + e_1_12_reg_3706);

assign tmp84_fu_1208_p2 = (grp_p_S0_fu_312_ap_return + tmp_89_1_fu_1196_p2);

assign tmp86_fu_1061_p2 = (W_11_reg_3641 + W_2_reg_3405);

assign tmp88_fu_1220_p2 = (W_18_reg_3758 + 32'd264347078);

assign tmp89_fu_1225_p2 = (tmp88_fu_1220_p2 + e_1_13_reg_3742);

assign tmp90_fu_1253_p2 = (grp_p_S0_fu_312_ap_return + tmp_89_2_fu_1241_p2);

assign tmp92_fu_1142_p2 = (W_12_reg_3668 + W_3_reg_3436);

assign tmp94_fu_1265_p2 = (W_19_reg_3811 + 32'd604807628);

assign tmp95_fu_1270_p2 = (tmp94_fu_1265_p2 + e_1_14_reg_3790);

assign tmp96_fu_1297_p2 = (grp_p_S0_fu_318_ap_return + tmp_89_3_fu_1285_p2);

assign tmp98_fu_1071_p2 = (W_13_reg_3695 + reg_355);

assign tmp9_fu_562_p2 = (tmp10_fu_556_p2 + sha256hash_6_read_2_reg_3296);

assign tmp_26_fu_531_p2 = (tmp3_reg_3348 + grp_fu_423_p2);

assign tmp_33_fu_1152_p2 = (tmp77_reg_3806 + grp_fu_447_p2);

assign tmp_58_10_fu_917_p2 = (tmp55_reg_3647 + grp_fu_423_p2);

assign tmp_58_11_fu_952_p2 = (tmp59_reg_3674 + grp_fu_423_p2);

assign tmp_58_12_fu_987_p2 = (tmp63_reg_3701 + grp_fu_423_p2);

assign tmp_58_13_fu_1037_p2 = (tmp67_reg_3728 + grp_fu_423_p2);

assign tmp_58_14_fu_1108_p2 = (tmp71_reg_3776 + grp_fu_423_p2);

assign tmp_58_1_fu_567_p2 = (tmp9_reg_3379 + grp_fu_423_p2);

assign tmp_58_2_fu_602_p2 = (tmp15_reg_3410 + grp_fu_423_p2);

assign tmp_58_3_fu_637_p2 = (tmp21_reg_3441 + grp_fu_423_p2);

assign tmp_58_4_fu_672_p2 = (tmp27_reg_3462 + grp_fu_423_p2);

assign tmp_58_5_fu_707_p2 = (tmp31_reg_3488 + grp_fu_423_p2);

assign tmp_58_6_fu_742_p2 = (tmp35_reg_3514 + grp_fu_423_p2);

assign tmp_58_7_fu_777_p2 = (tmp39_reg_3540 + grp_fu_423_p2);

assign tmp_58_8_fu_812_p2 = (tmp43_reg_3566 + grp_fu_423_p2);

assign tmp_58_9_fu_847_p2 = (tmp47_reg_3593 + grp_fu_423_p2);

assign tmp_58_s_fu_882_p2 = (tmp51_reg_3620 + grp_fu_423_p2);

assign tmp_89_10_fu_1638_p2 = (tmp143_reg_4136 + grp_fu_459_p2);

assign tmp_89_11_fu_1682_p2 = (tmp149_reg_4166 + grp_fu_447_p2);

assign tmp_89_12_fu_1726_p2 = (tmp155_reg_4196 + grp_fu_459_p2);

assign tmp_89_13_fu_1770_p2 = (tmp161_reg_4226 + grp_fu_459_p2);

assign tmp_89_14_fu_1814_p2 = (tmp167_reg_4256 + grp_fu_447_p2);

assign tmp_89_15_fu_1858_p2 = (tmp173_reg_4291 + grp_fu_459_p2);

assign tmp_89_16_fu_1902_p2 = (tmp179_reg_4321 + grp_fu_459_p2);

assign tmp_89_17_fu_1946_p2 = (tmp185_reg_4351 + grp_fu_447_p2);

assign tmp_89_18_fu_1990_p2 = (tmp191_reg_4381 + grp_fu_459_p2);

assign tmp_89_19_fu_2034_p2 = (tmp197_reg_4411 + grp_fu_459_p2);

assign tmp_89_1_fu_1196_p2 = (tmp83_reg_3836 + grp_fu_459_p2);

assign tmp_89_20_fu_2078_p2 = (tmp203_reg_4441 + grp_fu_447_p2);

assign tmp_89_21_fu_2122_p2 = (tmp209_reg_4471 + grp_fu_459_p2);

assign tmp_89_22_fu_2166_p2 = (tmp215_reg_4501 + grp_fu_459_p2);

assign tmp_89_23_fu_2215_p2 = (tmp221_reg_4531 + grp_fu_447_p2);

assign tmp_89_24_fu_2259_p2 = (tmp227_reg_4561 + grp_fu_459_p2);

assign tmp_89_25_fu_2303_p2 = (tmp233_reg_4591 + grp_fu_459_p2);

assign tmp_89_26_fu_2347_p2 = (tmp239_reg_4621 + grp_fu_447_p2);

assign tmp_89_27_fu_2391_p2 = (tmp245_reg_4651 + grp_fu_459_p2);

assign tmp_89_28_fu_2435_p2 = (tmp251_reg_4680 + grp_fu_459_p2);

assign tmp_89_29_fu_2479_p2 = (tmp257_reg_4708 + grp_fu_447_p2);

assign tmp_89_2_fu_1241_p2 = (tmp89_reg_3866 + grp_fu_459_p2);

assign tmp_89_30_fu_2523_p2 = (tmp263_reg_4736 + grp_fu_459_p2);

assign tmp_89_31_fu_2581_p2 = (tmp269_reg_4764 + grp_fu_459_p2);

assign tmp_89_32_fu_2629_p2 = (tmp275_reg_4769 + grp_fu_447_p2);

assign tmp_89_33_fu_2677_p2 = (tmp281_reg_4802 + grp_fu_459_p2);

assign tmp_89_34_fu_2711_p2 = (tmp287_reg_4835 + grp_fu_459_p2);

assign tmp_89_35_fu_2754_p2 = (tmp293_reg_4891 + grp_fu_447_p2);

assign tmp_89_36_fu_2797_p2 = (tmp299_reg_4924 + grp_fu_459_p2);

assign tmp_89_37_fu_2836_p2 = (tmp305_reg_4956 + grp_fu_459_p2);

assign tmp_89_38_fu_2879_p2 = (tmp311_reg_4983 + grp_fu_447_p2);

assign tmp_89_39_fu_2928_p2 = (tmp317_reg_5015 + grp_fu_459_p2);

assign tmp_89_3_fu_1285_p2 = (tmp95_reg_3896 + grp_fu_447_p2);

assign tmp_89_40_fu_2967_p2 = (tmp323_reg_5020 + grp_fu_459_p2);

assign tmp_89_41_fu_3018_p2 = (tmp329_reg_5047 + grp_fu_447_p2);

assign tmp_89_42_fu_3069_p2 = (tmp335_reg_5074 + grp_fu_459_p2);

assign tmp_89_43_fu_3103_p2 = (tmp341_reg_5100 + grp_fu_459_p2);

assign tmp_89_44_fu_3131_p2 = (tmp347_reg_5126 + grp_fu_447_p2);

assign tmp_89_45_fu_3170_p2 = (tmp354_reg_5079 + tmp351_fu_3165_p2);

assign tmp_89_46_fu_3214_p2 = (tmp361_reg_5105 + tmp358_fu_3209_p2);

assign tmp_89_4_fu_1329_p2 = (tmp101_reg_3926 + grp_fu_459_p2);

assign tmp_89_5_fu_1373_p2 = (tmp107_reg_3956 + grp_fu_459_p2);

assign tmp_89_6_fu_1417_p2 = (tmp113_reg_3986 + grp_fu_447_p2);

assign tmp_89_7_fu_1461_p2 = (tmp119_reg_4016 + grp_fu_459_p2);

assign tmp_89_8_fu_1505_p2 = (tmp125_reg_4046 + grp_fu_459_p2);

assign tmp_89_9_fu_1549_p2 = (tmp131_reg_4076 + grp_fu_447_p2);

assign tmp_89_s_fu_1593_p2 = (tmp137_reg_4106 + grp_fu_459_p2);

assign tmp_fu_661_p2 = (grp_p_word_fu_244_ap_return + 32'd961987163);

endmodule //p_hash
