#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
:vpi_module "/usr/lib/ivl/v2009.vpi";
S_0x607ba0f834d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x607ba0f395c0 .scope module, "ControlUnit_tb" "ControlUnit_tb" 3 3;
 .timescale -9 -12;
v0x607ba0fb7110_0 .net "ALUControlSignal", 3 0, v0x607ba0fb7420_0;  1 drivers
v0x607ba0fdae40_0 .net "ALUSrcA", 1 0, v0x607ba0fd9c30_0;  1 drivers
v0x607ba0fdaf00_0 .net "ALUSrcB", 1 0, v0x607ba0fd9cd0_0;  1 drivers
v0x607ba0fdafa0_0 .net "ImmediateSrc", 2 0, v0x607ba0fd9db0_0;  1 drivers
v0x607ba0fdb070_0 .net "InstructionOrData", 0 0, v0x607ba0fd9ee0_0;  1 drivers
v0x607ba0fdb160_0 .net "InstructionRegisterEnable", 0 0, v0x607ba0fd9fa0_0;  1 drivers
v0x607ba0fdb230_0 .net "MemWrite", 0 0, v0x607ba0fda060_0;  1 drivers
v0x607ba0fdb300_0 .net "PCEnable", 0 0, v0x607ba0fda120_0;  1 drivers
v0x607ba0fdb3d0_0 .net "REGAEnable", 0 0, v0x607ba0fda1e0_0;  1 drivers
v0x607ba0fdb4a0_0 .net "REGBEnable", 0 0, v0x607ba0fda2a0_0;  1 drivers
v0x607ba0fdb570_0 .net "RegWrite", 0 0, v0x607ba0fda360_0;  1 drivers
v0x607ba0fdb640_0 .net "ResultSrc", 1 0, v0x607ba0fda420_0;  1 drivers
v0x607ba0fdb710_0 .var "Zero", 0 0;
v0x607ba0fdb7e0_0 .var "clk", 0 0;
v0x607ba0fdb8b0_0 .var "funct3", 2 0;
v0x607ba0fdb950_0 .var "funct7", 6 0;
v0x607ba0fdba40_0 .var "opcode", 6 0;
v0x607ba0fdbae0_0 .var "reset", 0 0;
E_0x607ba0f971e0 .event posedge, v0x607ba0fda5c0_0;
E_0x607ba0f5d370 .event anyedge, v0x607ba0fda680_0;
S_0x607ba0f39750 .scope module, "uut" "ControlUnit" 3 28, 4 1 0, S_0x607ba0f395c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 7 "funct7";
    .port_info 3 /INPUT 1 "Zero";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "reset";
    .port_info 6 /OUTPUT 1 "PCEnable";
    .port_info 7 /OUTPUT 1 "InstructionRegisterEnable";
    .port_info 8 /OUTPUT 1 "InstructionOrData";
    .port_info 9 /OUTPUT 3 "ImmediateSrc";
    .port_info 10 /OUTPUT 1 "REGAEnable";
    .port_info 11 /OUTPUT 1 "REGBEnable";
    .port_info 12 /OUTPUT 2 "ALUSrcA";
    .port_info 13 /OUTPUT 2 "ALUSrcB";
    .port_info 14 /OUTPUT 4 "ALUControlSignal";
    .port_info 15 /OUTPUT 2 "ResultSrc";
    .port_info 16 /OUTPUT 1 "MemWrite";
    .port_info 17 /OUTPUT 1 "RegWrite";
enum0x607ba0f5e140 .enum4 (4)
   "FETCH" 4'b0000,
   "DECODE" 4'b0001,
   "RTYPE_EXECUTION" 4'b0010,
   "ALU_WRITEBACK" 4'b0011,
   "JAL_COMPLETION" 4'b0100,
   "BRANCH_COMPLETION" 4'b0101,
   "MEMORY_ADDRESS_COMPUTATION" 4'b0110,
   "LW_MEMORY_ACCESS" 4'b0111,
   "LW_WRITEBACK" 4'b1000,
   "SW_MEMORY_ACCESS" 4'b1001,
   "IMMEDIATE_EXECUTION" 4'b1010
 ;
v0x607ba0f87350_0 .net "ALUControlSignal", 3 0, v0x607ba0fb7420_0;  alias, 1 drivers
v0x607ba0fd9b90_0 .var "ALUOp", 1 0;
v0x607ba0fd9c30_0 .var "ALUSrcA", 1 0;
v0x607ba0fd9cd0_0 .var "ALUSrcB", 1 0;
v0x607ba0fd9db0_0 .var "ImmediateSrc", 2 0;
v0x607ba0fd9ee0_0 .var "InstructionOrData", 0 0;
v0x607ba0fd9fa0_0 .var "InstructionRegisterEnable", 0 0;
v0x607ba0fda060_0 .var "MemWrite", 0 0;
v0x607ba0fda120_0 .var "PCEnable", 0 0;
v0x607ba0fda1e0_0 .var "REGAEnable", 0 0;
v0x607ba0fda2a0_0 .var "REGBEnable", 0 0;
v0x607ba0fda360_0 .var "RegWrite", 0 0;
v0x607ba0fda420_0 .var "ResultSrc", 1 0;
v0x607ba0fda500_0 .net "Zero", 0 0, v0x607ba0fdb710_0;  1 drivers
v0x607ba0fda5c0_0 .net "clk", 0 0, v0x607ba0fdb7e0_0;  1 drivers
v0x607ba0fda680_0 .var "current_state", 3 0;
v0x607ba0fda760_0 .net "funct3", 2 0, v0x607ba0fdb8b0_0;  1 drivers
v0x607ba0fda820_0 .net "funct7", 6 0, v0x607ba0fdb950_0;  1 drivers
v0x607ba0fda8c0_0 .var "next_state", 3 0;
v0x607ba0fda980_0 .net "opcode", 6 0, v0x607ba0fdba40_0;  1 drivers
v0x607ba0fdaa60_0 .net "reset", 0 0, v0x607ba0fdbae0_0;  1 drivers
E_0x607ba0fbb360 .event anyedge, v0x607ba0fda680_0, v0x607ba0fda980_0, v0x607ba0fda500_0;
E_0x607ba0fbc2b0 .event anyedge, v0x607ba0fda680_0, v0x607ba0fda980_0;
E_0x607ba0fbc270 .event posedge, v0x607ba0fdaa60_0, v0x607ba0fda5c0_0;
S_0x607ba0f95bf0 .scope module, "ALUControlUnit" "ALUControl" 4 24, 4 180 0, S_0x607ba0f39750;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "funct7";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 2 "ALUOp";
    .port_info 3 /OUTPUT 4 "ALUControlSignal";
v0x607ba0fb7420_0 .var "ALUControlSignal", 3 0;
v0x607ba0fb7bd0_0 .net "ALUOp", 1 0, v0x607ba0fd9b90_0;  1 drivers
v0x607ba0fb8b90_0 .net "funct3", 2 0, v0x607ba0fdb8b0_0;  alias, 1 drivers
v0x607ba0fb9310_0 .net "funct7", 6 0, v0x607ba0fdb950_0;  alias, 1 drivers
v0x607ba0fb9620_0 .net "funct7_5", 0 0, L_0x607ba0fdbb80;  1 drivers
E_0x607ba0fbc2f0 .event anyedge, v0x607ba0fb7bd0_0, v0x607ba0fb8b90_0, v0x607ba0fb9620_0;
L_0x607ba0fdbb80 .part v0x607ba0fdb950_0, 5, 1;
    .scope S_0x607ba0f95bf0;
T_0 ;
Ewait_0 .event/or E_0x607ba0fbc2f0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x607ba0fb7bd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x607ba0fb7420_0, 0, 4;
    %jmp T_0.5;
T_0.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x607ba0fb7420_0, 0, 4;
    %jmp T_0.5;
T_0.1 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x607ba0fb7420_0, 0, 4;
    %jmp T_0.5;
T_0.2 ;
    %load/vec4 v0x607ba0fb8b90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x607ba0fb7420_0, 0, 4;
    %jmp T_0.15;
T_0.6 ;
    %load/vec4 v0x607ba0fb9620_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_0.16, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_0.17, 8;
T_0.16 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_0.17, 8;
 ; End of false expr.
    %blend;
T_0.17;
    %store/vec4 v0x607ba0fb7420_0, 0, 4;
    %jmp T_0.15;
T_0.7 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x607ba0fb7420_0, 0, 4;
    %jmp T_0.15;
T_0.8 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x607ba0fb7420_0, 0, 4;
    %jmp T_0.15;
T_0.9 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x607ba0fb7420_0, 0, 4;
    %jmp T_0.15;
T_0.10 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x607ba0fb7420_0, 0, 4;
    %jmp T_0.15;
T_0.11 ;
    %load/vec4 v0x607ba0fb9620_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_0.18, 8;
    %pushi/vec4 7, 0, 4;
    %jmp/1 T_0.19, 8;
T_0.18 ; End of true expr.
    %pushi/vec4 6, 0, 4;
    %jmp/0 T_0.19, 8;
 ; End of false expr.
    %blend;
T_0.19;
    %store/vec4 v0x607ba0fb7420_0, 0, 4;
    %jmp T_0.15;
T_0.12 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x607ba0fb7420_0, 0, 4;
    %jmp T_0.15;
T_0.13 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x607ba0fb7420_0, 0, 4;
    %jmp T_0.15;
T_0.15 ;
    %pop/vec4 1;
    %jmp T_0.5;
T_0.3 ;
    %load/vec4 v0x607ba0fb8b90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.20, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.21, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.22, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.23, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.24, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.25, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.26, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.27, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x607ba0fb7420_0, 0, 4;
    %jmp T_0.29;
T_0.20 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x607ba0fb7420_0, 0, 4;
    %jmp T_0.29;
T_0.21 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x607ba0fb7420_0, 0, 4;
    %jmp T_0.29;
T_0.22 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x607ba0fb7420_0, 0, 4;
    %jmp T_0.29;
T_0.23 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x607ba0fb7420_0, 0, 4;
    %jmp T_0.29;
T_0.24 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x607ba0fb7420_0, 0, 4;
    %jmp T_0.29;
T_0.25 ;
    %load/vec4 v0x607ba0fb9620_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_0.30, 8;
    %pushi/vec4 12, 0, 4;
    %jmp/1 T_0.31, 8;
T_0.30 ; End of true expr.
    %pushi/vec4 11, 0, 4;
    %jmp/0 T_0.31, 8;
 ; End of false expr.
    %blend;
T_0.31;
    %store/vec4 v0x607ba0fb7420_0, 0, 4;
    %jmp T_0.29;
T_0.26 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x607ba0fb7420_0, 0, 4;
    %jmp T_0.29;
T_0.27 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x607ba0fb7420_0, 0, 4;
    %jmp T_0.29;
T_0.29 ;
    %pop/vec4 1;
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x607ba0f39750;
T_1 ;
    %wait E_0x607ba0fbc270;
    %load/vec4 v0x607ba0fdaa60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x607ba0fda680_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x607ba0fda8c0_0;
    %assign/vec4 v0x607ba0fda680_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x607ba0f39750;
T_2 ;
Ewait_1 .event/or E_0x607ba0fbc2b0, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x607ba0fda680_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x607ba0fda8c0_0, 0, 4;
    %jmp T_2.12;
T_2.0 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x607ba0fda8c0_0, 0, 4;
    %jmp T_2.12;
T_2.1 ;
    %load/vec4 v0x607ba0fda980_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x607ba0fda8c0_0, 0, 4;
    %jmp T_2.20;
T_2.13 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x607ba0fda8c0_0, 0, 4;
    %jmp T_2.20;
T_2.14 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x607ba0fda8c0_0, 0, 4;
    %jmp T_2.20;
T_2.15 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x607ba0fda8c0_0, 0, 4;
    %jmp T_2.20;
T_2.16 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x607ba0fda8c0_0, 0, 4;
    %jmp T_2.20;
T_2.17 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x607ba0fda8c0_0, 0, 4;
    %jmp T_2.20;
T_2.18 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x607ba0fda8c0_0, 0, 4;
    %jmp T_2.20;
T_2.20 ;
    %pop/vec4 1;
    %jmp T_2.12;
T_2.2 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x607ba0fda8c0_0, 0, 4;
    %jmp T_2.12;
T_2.3 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x607ba0fda8c0_0, 0, 4;
    %jmp T_2.12;
T_2.4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x607ba0fda8c0_0, 0, 4;
    %jmp T_2.12;
T_2.5 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x607ba0fda8c0_0, 0, 4;
    %jmp T_2.12;
T_2.6 ;
    %load/vec4 v0x607ba0fda980_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_2.22, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x607ba0fda8c0_0, 0, 4;
    %jmp T_2.24;
T_2.21 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x607ba0fda8c0_0, 0, 4;
    %jmp T_2.24;
T_2.22 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x607ba0fda8c0_0, 0, 4;
    %jmp T_2.24;
T_2.24 ;
    %pop/vec4 1;
    %jmp T_2.12;
T_2.7 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x607ba0fda8c0_0, 0, 4;
    %jmp T_2.12;
T_2.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x607ba0fda8c0_0, 0, 4;
    %jmp T_2.12;
T_2.9 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x607ba0fda8c0_0, 0, 4;
    %jmp T_2.12;
T_2.10 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x607ba0fda8c0_0, 0, 4;
    %jmp T_2.12;
T_2.12 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x607ba0f39750;
T_3 ;
Ewait_2 .event/or E_0x607ba0fbb360, E_0x0;
    %wait Ewait_2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x607ba0fda120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x607ba0fd9fa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x607ba0fd9ee0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x607ba0fd9db0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x607ba0fda1e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x607ba0fda2a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x607ba0fd9c30_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x607ba0fd9cd0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x607ba0fda420_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x607ba0fda060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x607ba0fda360_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x607ba0fd9b90_0, 0, 2;
    %load/vec4 v0x607ba0fda680_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %jmp T_3.11;
T_3.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x607ba0fda120_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x607ba0fda420_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x607ba0fd9fa0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x607ba0fd9cd0_0, 0, 2;
    %jmp T_3.11;
T_3.1 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x607ba0fd9c30_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x607ba0fd9cd0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x607ba0fd9b90_0, 0, 2;
    %load/vec4 v0x607ba0fda980_0;
    %cmpi/e 99, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_3.12, 8;
    %pushi/vec4 2, 0, 3;
    %jmp/1 T_3.13, 8;
T_3.12 ; End of true expr.
    %pushi/vec4 4, 0, 3;
    %jmp/0 T_3.13, 8;
 ; End of false expr.
    %blend;
T_3.13;
    %store/vec4 v0x607ba0fd9db0_0, 0, 3;
    %jmp T_3.11;
T_3.2 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x607ba0fd9c30_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x607ba0fd9cd0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x607ba0fd9b90_0, 0, 2;
    %jmp T_3.11;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x607ba0fda360_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x607ba0fda420_0, 0, 2;
    %jmp T_3.11;
T_3.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x607ba0fda120_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x607ba0fda420_0, 0, 2;
    %jmp T_3.11;
T_3.5 ;
    %load/vec4 v0x607ba0fda500_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.14, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_3.15, 8;
T_3.14 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_3.15, 8;
 ; End of false expr.
    %blend;
T_3.15;
    %store/vec4 v0x607ba0fda120_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x607ba0fd9b90_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x607ba0fd9c30_0, 0, 2;
    %jmp T_3.11;
T_3.6 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x607ba0fd9c30_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x607ba0fd9cd0_0, 0, 2;
    %load/vec4 v0x607ba0fda980_0;
    %cmpi/e 3, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_3.16, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_3.17, 8;
T_3.16 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_3.17, 8;
 ; End of false expr.
    %blend;
T_3.17;
    %store/vec4 v0x607ba0fd9db0_0, 0, 3;
    %jmp T_3.11;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x607ba0fd9ee0_0, 0, 1;
    %jmp T_3.11;
T_3.8 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x607ba0fda420_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x607ba0fda360_0, 0, 1;
    %jmp T_3.11;
T_3.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x607ba0fd9ee0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x607ba0fda060_0, 0, 1;
    %jmp T_3.11;
T_3.10 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x607ba0fd9c30_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x607ba0fd9cd0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x607ba0fd9b90_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x607ba0fd9db0_0, 0, 3;
    %jmp T_3.11;
T_3.11 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x607ba0f395c0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x607ba0fdb7e0_0, 0, 1;
T_4.0 ;
    %delay 5000, 0;
    %load/vec4 v0x607ba0fdb7e0_0;
    %inv;
    %store/vec4 v0x607ba0fdb7e0_0, 0, 1;
    %jmp T_4.0;
    %end;
    .thread T_4;
    .scope S_0x607ba0f395c0;
T_5 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x607ba0fdba40_0, 0, 7;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x607ba0fdb8b0_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x607ba0fdb950_0, 0, 7;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x607ba0fdb710_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x607ba0fdbae0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x607ba0fdbae0_0, 0, 1;
    %wait E_0x607ba0f971e0;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0x607ba0fdba40_0, 0, 7;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x607ba0fdb8b0_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x607ba0fdb950_0, 0, 7;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x607ba0fdb710_0, 0, 1;
T_5.0 ;
    %load/vec4 v0x607ba0fda680_0;
    %pushi/vec4 2, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_5.1, 6;
    %wait E_0x607ba0f5d370;
    %jmp T_5.0;
T_5.1 ;
    %wait E_0x607ba0f971e0;
    %load/vec4 v0x607ba0fb7110_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_5.2, 4;
    %jmp T_5.3;
T_5.2 ;
    %vpi_call/w 3 82 "$error", "Test 1 Failed: ALUControlSignal should be 0000 for ADD" {0 0 0};
T_5.3 ;
T_5.4 ;
    %load/vec4 v0x607ba0fda680_0;
    %pushi/vec4 3, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_5.5, 6;
    %wait E_0x607ba0f5d370;
    %jmp T_5.4;
T_5.5 ;
    %wait E_0x607ba0f971e0;
    %load/vec4 v0x607ba0fdb570_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.6, 4;
    %jmp T_5.7;
T_5.6 ;
    %vpi_call/w 3 89 "$error", "Test 1 Failed: RegWrite should be 1 for R-Type ADD" {0 0 0};
T_5.7 ;
T_5.8 ;
    %load/vec4 v0x607ba0fda680_0;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_5.9, 6;
    %wait E_0x607ba0f5d370;
    %jmp T_5.8;
T_5.9 ;
    %wait E_0x607ba0f971e0;
    %pushi/vec4 32, 0, 7;
    %store/vec4 v0x607ba0fdb950_0, 0, 7;
T_5.10 ;
    %load/vec4 v0x607ba0fda680_0;
    %pushi/vec4 2, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_5.11, 6;
    %wait E_0x607ba0f5d370;
    %jmp T_5.10;
T_5.11 ;
    %wait E_0x607ba0f971e0;
    %load/vec4 v0x607ba0fb7110_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_5.12, 4;
    %jmp T_5.13;
T_5.12 ;
    %vpi_call/w 3 103 "$error", "Test 2 Failed: ALUControlSignal should be 0001 for SUB" {0 0 0};
T_5.13 ;
T_5.14 ;
    %load/vec4 v0x607ba0fda680_0;
    %pushi/vec4 3, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_5.15, 6;
    %wait E_0x607ba0f5d370;
    %jmp T_5.14;
T_5.15 ;
    %wait E_0x607ba0f971e0;
    %load/vec4 v0x607ba0fdb570_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.16, 4;
    %jmp T_5.17;
T_5.16 ;
    %vpi_call/w 3 110 "$error", "Test 2 Failed: RegWrite should be 1 for R-Type SUB" {0 0 0};
T_5.17 ;
T_5.18 ;
    %load/vec4 v0x607ba0fda680_0;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_5.19, 6;
    %wait E_0x607ba0f5d370;
    %jmp T_5.18;
T_5.19 ;
    %wait E_0x607ba0f971e0;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v0x607ba0fdba40_0, 0, 7;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x607ba0fdb8b0_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x607ba0fdb950_0, 0, 7;
T_5.20 ;
    %load/vec4 v0x607ba0fda680_0;
    %pushi/vec4 10, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_5.21, 6;
    %wait E_0x607ba0f5d370;
    %jmp T_5.20;
T_5.21 ;
    %wait E_0x607ba0f971e0;
    %load/vec4 v0x607ba0fb7110_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_5.22, 4;
    %jmp T_5.23;
T_5.22 ;
    %vpi_call/w 3 126 "$error", "Test 3 Failed: ALUControlSignal should be 0000 for ADDI" {0 0 0};
T_5.23 ;
T_5.24 ;
    %load/vec4 v0x607ba0fda680_0;
    %pushi/vec4 3, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_5.25, 6;
    %wait E_0x607ba0f5d370;
    %jmp T_5.24;
T_5.25 ;
    %wait E_0x607ba0f971e0;
    %load/vec4 v0x607ba0fdb570_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.26, 4;
    %jmp T_5.27;
T_5.26 ;
    %vpi_call/w 3 133 "$error", "Test 3 Failed: RegWrite should be 1 for I-Type ADDI" {0 0 0};
T_5.27 ;
T_5.28 ;
    %load/vec4 v0x607ba0fda680_0;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_5.29, 6;
    %wait E_0x607ba0f5d370;
    %jmp T_5.28;
T_5.29 ;
    %wait E_0x607ba0f971e0;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v0x607ba0fdba40_0, 0, 7;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x607ba0fdb8b0_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x607ba0fdb950_0, 0, 7;
T_5.30 ;
    %load/vec4 v0x607ba0fda680_0;
    %pushi/vec4 7, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_5.31, 6;
    %wait E_0x607ba0f5d370;
    %jmp T_5.30;
T_5.31 ;
    %wait E_0x607ba0f971e0;
    %load/vec4 v0x607ba0fdb070_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.32, 4;
    %jmp T_5.33;
T_5.32 ;
    %vpi_call/w 3 149 "$error", "Test 4 Failed: InstructionOrData should be 1 during LW_MEMORY_ACCESS" {0 0 0};
T_5.33 ;
T_5.34 ;
    %load/vec4 v0x607ba0fda680_0;
    %pushi/vec4 8, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_5.35, 6;
    %wait E_0x607ba0f5d370;
    %jmp T_5.34;
T_5.35 ;
    %wait E_0x607ba0f971e0;
    %load/vec4 v0x607ba0fdb570_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.36, 4;
    %jmp T_5.37;
T_5.36 ;
    %vpi_call/w 3 156 "$error", "Test 4 Failed: RegWrite should be 1 for LW" {0 0 0};
T_5.37 ;
    %load/vec4 v0x607ba0fdb640_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_5.38, 4;
    %jmp T_5.39;
T_5.38 ;
    %vpi_call/w 3 157 "$error", "Test 4 Failed: ResultSrc should be 01 for LW" {0 0 0};
T_5.39 ;
T_5.40 ;
    %load/vec4 v0x607ba0fda680_0;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_5.41, 6;
    %wait E_0x607ba0f5d370;
    %jmp T_5.40;
T_5.41 ;
    %wait E_0x607ba0f971e0;
    %pushi/vec4 35, 0, 7;
    %store/vec4 v0x607ba0fdba40_0, 0, 7;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x607ba0fdb8b0_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x607ba0fdb950_0, 0, 7;
T_5.42 ;
    %load/vec4 v0x607ba0fda680_0;
    %pushi/vec4 9, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_5.43, 6;
    %wait E_0x607ba0f5d370;
    %jmp T_5.42;
T_5.43 ;
    %wait E_0x607ba0f971e0;
    %load/vec4 v0x607ba0fdb230_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.44, 4;
    %jmp T_5.45;
T_5.44 ;
    %vpi_call/w 3 173 "$error", "Test 5 Failed: MemWrite should be 1 for SW" {0 0 0};
T_5.45 ;
    %load/vec4 v0x607ba0fdb070_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.46, 4;
    %jmp T_5.47;
T_5.46 ;
    %vpi_call/w 3 174 "$error", "Test 5 Failed: InstructionOrData should be 1 during SW_MEMORY_ACCESS" {0 0 0};
T_5.47 ;
T_5.48 ;
    %load/vec4 v0x607ba0fda680_0;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_5.49, 6;
    %wait E_0x607ba0f5d370;
    %jmp T_5.48;
T_5.49 ;
    %wait E_0x607ba0f971e0;
    %pushi/vec4 99, 0, 7;
    %store/vec4 v0x607ba0fdba40_0, 0, 7;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x607ba0fdb8b0_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x607ba0fdb950_0, 0, 7;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x607ba0fdb710_0, 0, 1;
T_5.50 ;
    %load/vec4 v0x607ba0fda680_0;
    %pushi/vec4 5, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_5.51, 6;
    %wait E_0x607ba0f5d370;
    %jmp T_5.50;
T_5.51 ;
    %wait E_0x607ba0f971e0;
    %load/vec4 v0x607ba0fdb300_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.52, 4;
    %jmp T_5.53;
T_5.52 ;
    %vpi_call/w 3 191 "$error", "Test 6 Failed: PCEnable should be 1 when Zero is 1 for BEQ" {0 0 0};
T_5.53 ;
    %load/vec4 v0x607ba0fdb570_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_5.54, 4;
    %jmp T_5.55;
T_5.54 ;
    %vpi_call/w 3 192 "$error", "Test 6 Failed: RegWrite should be 0 for BEQ" {0 0 0};
T_5.55 ;
T_5.56 ;
    %load/vec4 v0x607ba0fda680_0;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_5.57, 6;
    %wait E_0x607ba0f5d370;
    %jmp T_5.56;
T_5.57 ;
    %wait E_0x607ba0f971e0;
    %pushi/vec4 111, 0, 7;
    %store/vec4 v0x607ba0fdba40_0, 0, 7;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x607ba0fdb8b0_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x607ba0fdb950_0, 0, 7;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x607ba0fdb710_0, 0, 1;
T_5.58 ;
    %load/vec4 v0x607ba0fda680_0;
    %pushi/vec4 4, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_5.59, 6;
    %wait E_0x607ba0f5d370;
    %jmp T_5.58;
T_5.59 ;
    %wait E_0x607ba0f971e0;
    %load/vec4 v0x607ba0fdb300_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.60, 4;
    %jmp T_5.61;
T_5.60 ;
    %vpi_call/w 3 209 "$error", "Test 7 Failed: PCEnable should be 1 for JAL" {0 0 0};
T_5.61 ;
    %load/vec4 v0x607ba0fdb570_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.62, 4;
    %jmp T_5.63;
T_5.62 ;
    %vpi_call/w 3 211 "$error", "Test 7 Failed: RegWrite should be 1 for JAL" {0 0 0};
T_5.63 ;
T_5.64 ;
    %load/vec4 v0x607ba0fda680_0;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_5.65, 6;
    %wait E_0x607ba0f5d370;
    %jmp T_5.64;
T_5.65 ;
    %wait E_0x607ba0f971e0;
    %vpi_call/w 3 218 "$display", "All tests passed!" {0 0 0};
    %vpi_call/w 3 219 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x607ba0f395c0;
T_6 ;
    %vpi_call/w 3 224 "$monitor", "Time=%0t | State=%b | Opcode=%b | Funct3=%b | Funct7=%b | Zero=%b | PCEnable=%b | RegWrite=%b | ALUControlSignal=%b", $time, v0x607ba0fda680_0, v0x607ba0fdba40_0, v0x607ba0fdb8b0_0, v0x607ba0fdb950_0, v0x607ba0fdb710_0, v0x607ba0fdb300_0, v0x607ba0fdb570_0, v0x607ba0fb7110_0 {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "tests/ControlUnit_test.sv";
    "cpu/ControlUnit.sv";
