{
  "module_name": "panel-samsung-s6e63j0x03.c",
  "hash_id": "3281ccb154eef8600f822fa354b228eb82a4042461d15e64340f47f49efdaaaf",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/panel/panel-samsung-s6e63j0x03.c",
  "human_readable_source": "\n \n\n#include <linux/backlight.h>\n#include <linux/delay.h>\n#include <linux/gpio/consumer.h>\n#include <linux/module.h>\n#include <linux/regulator/consumer.h>\n\n#include <video/mipi_display.h>\n\n#include <drm/drm_mipi_dsi.h>\n#include <drm/drm_modes.h>\n#include <drm/drm_panel.h>\n\n#define MCS_LEVEL2_KEY\t\t0xf0\n#define MCS_MTP_KEY\t\t0xf1\n#define MCS_MTP_SET3\t\t0xd4\n\n#define MAX_BRIGHTNESS\t\t100\n#define DEFAULT_BRIGHTNESS\t80\n\n#define NUM_GAMMA_STEPS\t\t9\n#define GAMMA_CMD_CNT\t\t28\n\n#define FIRST_COLUMN 20\n\nstruct s6e63j0x03 {\n\tstruct device *dev;\n\tstruct drm_panel panel;\n\tstruct backlight_device *bl_dev;\n\n\tstruct regulator_bulk_data supplies[2];\n\tstruct gpio_desc *reset_gpio;\n};\n\nstatic const struct drm_display_mode default_mode = {\n\t.clock = 4649,\n\t.hdisplay = 320,\n\t.hsync_start = 320 + 1,\n\t.hsync_end = 320 + 1 + 1,\n\t.htotal = 320 + 1 + 1 + 1,\n\t.vdisplay = 320,\n\t.vsync_start = 320 + 150,\n\t.vsync_end = 320 + 150 + 1,\n\t.vtotal = 320 + 150 + 1 + 2,\n\t.flags = 0,\n};\n\nstatic const unsigned char gamma_tbl[NUM_GAMMA_STEPS][GAMMA_CMD_CNT] = {\n\t{\t \n\t\tMCS_MTP_SET3,\n\t\t0x00, 0x00, 0x00, 0x7f, 0x7f, 0x7f, 0x52, 0x6b, 0x6f, 0x26,\n\t\t0x28, 0x2d, 0x28, 0x26, 0x27, 0x33, 0x34, 0x32, 0x36, 0x36,\n\t\t0x35, 0x00, 0xab, 0x00, 0xae, 0x00, 0xbf\n\t},\n\t{\t \n\t\tMCS_MTP_SET3,\n\t\t0x00, 0x00, 0x00, 0x70, 0x7f, 0x7f, 0x4e, 0x64, 0x69, 0x26,\n\t\t0x27, 0x2a, 0x28, 0x29, 0x27, 0x31, 0x32, 0x31, 0x35, 0x34,\n\t\t0x35, 0x00, 0xc4, 0x00, 0xca, 0x00, 0xdc\n\t},\n\t{\t \n\t\tMCS_MTP_SET3,\n\t\t0x00, 0x00, 0x00, 0x65, 0x7b, 0x7d, 0x5f, 0x67, 0x68, 0x2a,\n\t\t0x28, 0x29, 0x28, 0x2a, 0x27, 0x31, 0x2f, 0x30, 0x34, 0x33,\n\t\t0x34, 0x00, 0xd9, 0x00, 0xe4, 0x00, 0xf5\n\t},\n\t{\t \n\t\tMCS_MTP_SET3,\n\t\t0x00, 0x00, 0x00, 0x4d, 0x6f, 0x71, 0x67, 0x6a, 0x6c, 0x29,\n\t\t0x28, 0x28, 0x28, 0x29, 0x27, 0x30, 0x2e, 0x30, 0x32, 0x31,\n\t\t0x31, 0x00, 0xea, 0x00, 0xf6, 0x01, 0x09\n\t},\n\t{\t \n\t\tMCS_MTP_SET3,\n\t\t0x00, 0x00, 0x00, 0x3d, 0x66, 0x68, 0x69, 0x69, 0x69, 0x28,\n\t\t0x28, 0x27, 0x28, 0x28, 0x27, 0x30, 0x2e, 0x2f, 0x31, 0x31,\n\t\t0x30, 0x00, 0xf9, 0x01, 0x05, 0x01, 0x1b\n\t},\n\t{\t \n\t\tMCS_MTP_SET3,\n\t\t0x00, 0x00, 0x00, 0x31, 0x51, 0x53, 0x66, 0x66, 0x67, 0x28,\n\t\t0x29, 0x27, 0x28, 0x27, 0x27, 0x2e, 0x2d, 0x2e, 0x31, 0x31,\n\t\t0x30, 0x01, 0x04, 0x01, 0x11, 0x01, 0x29\n\t},\n\t{\t \n\t\tMCS_MTP_SET3,\n\t\t0x00, 0x00, 0x00, 0x2f, 0x4f, 0x51, 0x67, 0x65, 0x65, 0x29,\n\t\t0x2a, 0x28, 0x27, 0x25, 0x26, 0x2d, 0x2c, 0x2c, 0x30, 0x30,\n\t\t0x30, 0x01, 0x14, 0x01, 0x23, 0x01, 0x3b\n\t},\n\t{\t \n\t\tMCS_MTP_SET3,\n\t\t0x00, 0x00, 0x00, 0x2c, 0x4d, 0x50, 0x65, 0x63, 0x64, 0x2a,\n\t\t0x2c, 0x29, 0x26, 0x24, 0x25, 0x2c, 0x2b, 0x2b, 0x30, 0x30,\n\t\t0x30, 0x01, 0x1e, 0x01, 0x2f, 0x01, 0x47\n\t},\n\t{\t \n\t\tMCS_MTP_SET3,\n\t\t0x00, 0x00, 0x00, 0x38, 0x61, 0x64, 0x65, 0x63, 0x64, 0x28,\n\t\t0x2a, 0x27, 0x26, 0x23, 0x25, 0x2b, 0x2b, 0x2a, 0x30, 0x2f,\n\t\t0x30, 0x01, 0x2d, 0x01, 0x3f, 0x01, 0x57\n\t}\n};\n\nstatic inline struct s6e63j0x03 *panel_to_s6e63j0x03(struct drm_panel *panel)\n{\n\treturn container_of(panel, struct s6e63j0x03, panel);\n}\n\nstatic inline ssize_t s6e63j0x03_dcs_write_seq(struct s6e63j0x03 *ctx,\n\t\t\t\t\tconst void *seq, size_t len)\n{\n\tstruct mipi_dsi_device *dsi = to_mipi_dsi_device(ctx->dev);\n\n\treturn mipi_dsi_dcs_write_buffer(dsi, seq, len);\n}\n\n#define s6e63j0x03_dcs_write_seq_static(ctx, seq...)\t\t\t\\\n\t({\t\t\t\t\t\t\t\t\\\n\t\tstatic const u8 d[] = { seq };\t\t\t\t\\\n\t\ts6e63j0x03_dcs_write_seq(ctx, d, ARRAY_SIZE(d));\t\\\n\t})\n\nstatic inline int s6e63j0x03_enable_lv2_command(struct s6e63j0x03 *ctx)\n{\n\treturn s6e63j0x03_dcs_write_seq_static(ctx, MCS_LEVEL2_KEY, 0x5a, 0x5a);\n}\n\nstatic inline int s6e63j0x03_apply_mtp_key(struct s6e63j0x03 *ctx, bool on)\n{\n\tif (on)\n\t\treturn s6e63j0x03_dcs_write_seq_static(ctx,\n\t\t\t\tMCS_MTP_KEY, 0x5a, 0x5a);\n\n\treturn s6e63j0x03_dcs_write_seq_static(ctx, MCS_MTP_KEY, 0xa5, 0xa5);\n}\n\nstatic int s6e63j0x03_power_on(struct s6e63j0x03 *ctx)\n{\n\tint ret;\n\n\tret = regulator_bulk_enable(ARRAY_SIZE(ctx->supplies), ctx->supplies);\n\tif (ret < 0)\n\t\treturn ret;\n\n\tmsleep(30);\n\n\tgpiod_set_value(ctx->reset_gpio, 1);\n\tusleep_range(1000, 2000);\n\tgpiod_set_value(ctx->reset_gpio, 0);\n\tusleep_range(5000, 6000);\n\n\treturn 0;\n}\n\nstatic int s6e63j0x03_power_off(struct s6e63j0x03 *ctx)\n{\n\treturn regulator_bulk_disable(ARRAY_SIZE(ctx->supplies), ctx->supplies);\n}\n\nstatic unsigned int s6e63j0x03_get_brightness_index(unsigned int brightness)\n{\n\tunsigned int index;\n\n\tindex = brightness / (MAX_BRIGHTNESS / NUM_GAMMA_STEPS);\n\n\tif (index >= NUM_GAMMA_STEPS)\n\t\tindex = NUM_GAMMA_STEPS - 1;\n\n\treturn index;\n}\n\nstatic int s6e63j0x03_update_gamma(struct s6e63j0x03 *ctx,\n\t\t\t\t\tunsigned int brightness)\n{\n\tstruct backlight_device *bl_dev = ctx->bl_dev;\n\tunsigned int index = s6e63j0x03_get_brightness_index(brightness);\n\tint ret;\n\n\tret = s6e63j0x03_apply_mtp_key(ctx, true);\n\tif (ret < 0)\n\t\treturn ret;\n\n\tret = s6e63j0x03_dcs_write_seq(ctx, gamma_tbl[index], GAMMA_CMD_CNT);\n\tif (ret < 0)\n\t\treturn ret;\n\n\tret = s6e63j0x03_apply_mtp_key(ctx, false);\n\tif (ret < 0)\n\t\treturn ret;\n\n\tbl_dev->props.brightness = brightness;\n\n\treturn 0;\n}\n\nstatic int s6e63j0x03_set_brightness(struct backlight_device *bl_dev)\n{\n\tstruct s6e63j0x03 *ctx = bl_get_data(bl_dev);\n\tunsigned int brightness = bl_dev->props.brightness;\n\n\treturn s6e63j0x03_update_gamma(ctx, brightness);\n}\n\nstatic const struct backlight_ops s6e63j0x03_bl_ops = {\n\t.update_status = s6e63j0x03_set_brightness,\n};\n\nstatic int s6e63j0x03_disable(struct drm_panel *panel)\n{\n\tstruct s6e63j0x03 *ctx = panel_to_s6e63j0x03(panel);\n\tstruct mipi_dsi_device *dsi = to_mipi_dsi_device(ctx->dev);\n\tint ret;\n\n\tret = mipi_dsi_dcs_set_display_off(dsi);\n\tif (ret < 0)\n\t\treturn ret;\n\n\tctx->bl_dev->props.power = FB_BLANK_NORMAL;\n\n\tret = mipi_dsi_dcs_enter_sleep_mode(dsi);\n\tif (ret < 0)\n\t\treturn ret;\n\n\tmsleep(120);\n\n\treturn 0;\n}\n\nstatic int s6e63j0x03_unprepare(struct drm_panel *panel)\n{\n\tstruct s6e63j0x03 *ctx = panel_to_s6e63j0x03(panel);\n\tint ret;\n\n\tret = s6e63j0x03_power_off(ctx);\n\tif (ret < 0)\n\t\treturn ret;\n\n\tctx->bl_dev->props.power = FB_BLANK_POWERDOWN;\n\n\treturn 0;\n}\n\nstatic int s6e63j0x03_panel_init(struct s6e63j0x03 *ctx)\n{\n\tstruct mipi_dsi_device *dsi = to_mipi_dsi_device(ctx->dev);\n\tint ret;\n\n\tret = s6e63j0x03_enable_lv2_command(ctx);\n\tif (ret < 0)\n\t\treturn ret;\n\n\tret = s6e63j0x03_apply_mtp_key(ctx, true);\n\tif (ret < 0)\n\t\treturn ret;\n\n\t \n\tret = s6e63j0x03_dcs_write_seq_static(ctx, 0xf2, 0x1c, 0x28);\n\tif (ret < 0)\n\t\treturn ret;\n\n\t \n\tret = s6e63j0x03_dcs_write_seq_static(ctx, 0xb5, 0x00, 0x02, 0x00);\n\tif (ret < 0)\n\t\treturn ret;\n\n\t \n\tret = mipi_dsi_dcs_set_column_address(dsi, FIRST_COLUMN,\n\t\tdefault_mode.hdisplay - 1 + FIRST_COLUMN);\n\tif (ret < 0)\n\t\treturn ret;\n\n\tret = mipi_dsi_dcs_set_page_address(dsi, 0, default_mode.vdisplay - 1);\n\tif (ret < 0)\n\t\treturn ret;\n\n\t \n\tret = s6e63j0x03_dcs_write_seq_static(ctx, 0xf8, 0x08, 0x08, 0x08, 0x17,\n\t\t0x00, 0x2a, 0x02, 0x26, 0x00, 0x00, 0x02, 0x00, 0x00);\n\tif (ret < 0)\n\t\treturn ret;\n\n\tret = s6e63j0x03_dcs_write_seq_static(ctx, 0xf7, 0x02);\n\tif (ret < 0)\n\t\treturn ret;\n\n\t \n\tret = s6e63j0x03_dcs_write_seq_static(ctx, 0xb0, 0x01);\n\tif (ret < 0)\n\t\treturn ret;\n\n\t \n\tret = s6e63j0x03_dcs_write_seq_static(ctx, 0xe2, 0x0f);\n\tif (ret < 0)\n\t\treturn ret;\n\n\t \n\tret = s6e63j0x03_dcs_write_seq_static(ctx, 0xb0, 0x00);\n\tif (ret < 0)\n\t\treturn ret;\n\n\tret = mipi_dsi_dcs_exit_sleep_mode(dsi);\n\tif (ret < 0)\n\t\treturn ret;\n\n\tret = s6e63j0x03_apply_mtp_key(ctx, false);\n\tif (ret < 0)\n\t\treturn ret;\n\n\treturn 0;\n}\n\nstatic int s6e63j0x03_prepare(struct drm_panel *panel)\n{\n\tstruct s6e63j0x03 *ctx = panel_to_s6e63j0x03(panel);\n\tint ret;\n\n\tret = s6e63j0x03_power_on(ctx);\n\tif (ret < 0)\n\t\treturn ret;\n\n\tret = s6e63j0x03_panel_init(ctx);\n\tif (ret < 0)\n\t\tgoto err;\n\n\tctx->bl_dev->props.power = FB_BLANK_NORMAL;\n\n\treturn 0;\n\nerr:\n\ts6e63j0x03_power_off(ctx);\n\treturn ret;\n}\n\nstatic int s6e63j0x03_enable(struct drm_panel *panel)\n{\n\tstruct s6e63j0x03 *ctx = panel_to_s6e63j0x03(panel);\n\tstruct mipi_dsi_device *dsi = to_mipi_dsi_device(ctx->dev);\n\tint ret;\n\n\tmsleep(120);\n\n\tret = s6e63j0x03_apply_mtp_key(ctx, true);\n\tif (ret < 0)\n\t\treturn ret;\n\n\t \n\tret = s6e63j0x03_dcs_write_seq_static(ctx, 0xb1, 0x00, 0x09);\n\tif (ret < 0)\n\t\treturn ret;\n\n\t \n\tret = s6e63j0x03_dcs_write_seq_static(ctx,\n\t\tMIPI_DCS_SET_ADDRESS_MODE, 0x40);\n\tif (ret < 0)\n\t\treturn ret;\n\n\t \n\tret = mipi_dsi_dcs_set_display_brightness(dsi, 0x00ff);\n\tif (ret < 0)\n\t\treturn ret;\n\n\t \n\tret = s6e63j0x03_dcs_write_seq_static(ctx,\n\t\tMIPI_DCS_WRITE_CONTROL_DISPLAY, 0x20);\n\tif (ret < 0)\n\t\treturn ret;\n\n\t \n\tret = s6e63j0x03_dcs_write_seq_static(ctx,\n\t\tMIPI_DCS_WRITE_POWER_SAVE, 0x00);\n\tif (ret < 0)\n\t\treturn ret;\n\n\tret = mipi_dsi_dcs_set_tear_on(dsi, MIPI_DSI_DCS_TEAR_MODE_VBLANK);\n\tif (ret < 0)\n\t\treturn ret;\n\n\tret = s6e63j0x03_apply_mtp_key(ctx, false);\n\tif (ret < 0)\n\t\treturn ret;\n\n\tret = mipi_dsi_dcs_set_display_on(dsi);\n\tif (ret < 0)\n\t\treturn ret;\n\n\tctx->bl_dev->props.power = FB_BLANK_UNBLANK;\n\n\treturn 0;\n}\n\nstatic int s6e63j0x03_get_modes(struct drm_panel *panel,\n\t\t\t\tstruct drm_connector *connector)\n{\n\tstruct drm_display_mode *mode;\n\n\tmode = drm_mode_duplicate(connector->dev, &default_mode);\n\tif (!mode) {\n\t\tdev_err(panel->dev, \"failed to add mode %ux%u@%u\\n\",\n\t\t\tdefault_mode.hdisplay, default_mode.vdisplay,\n\t\t\tdrm_mode_vrefresh(&default_mode));\n\t\treturn -ENOMEM;\n\t}\n\n\tdrm_mode_set_name(mode);\n\n\tmode->type = DRM_MODE_TYPE_DRIVER | DRM_MODE_TYPE_PREFERRED;\n\tdrm_mode_probed_add(connector, mode);\n\n\tconnector->display_info.width_mm = 29;\n\tconnector->display_info.height_mm = 29;\n\n\treturn 1;\n}\n\nstatic const struct drm_panel_funcs s6e63j0x03_funcs = {\n\t.disable = s6e63j0x03_disable,\n\t.unprepare = s6e63j0x03_unprepare,\n\t.prepare = s6e63j0x03_prepare,\n\t.enable = s6e63j0x03_enable,\n\t.get_modes = s6e63j0x03_get_modes,\n};\n\nstatic int s6e63j0x03_probe(struct mipi_dsi_device *dsi)\n{\n\tstruct device *dev = &dsi->dev;\n\tstruct s6e63j0x03 *ctx;\n\tint ret;\n\n\tctx = devm_kzalloc(dev, sizeof(struct s6e63j0x03), GFP_KERNEL);\n\tif (!ctx)\n\t\treturn -ENOMEM;\n\n\tmipi_dsi_set_drvdata(dsi, ctx);\n\n\tctx->dev = dev;\n\n\tdsi->lanes = 1;\n\tdsi->format = MIPI_DSI_FMT_RGB888;\n\tdsi->mode_flags = MIPI_DSI_MODE_VIDEO_NO_HFP |\n\t\tMIPI_DSI_MODE_VIDEO_NO_HBP | MIPI_DSI_MODE_VIDEO_NO_HSA;\n\n\tctx->supplies[0].supply = \"vdd3\";\n\tctx->supplies[1].supply = \"vci\";\n\tret = devm_regulator_bulk_get(dev, ARRAY_SIZE(ctx->supplies),\n\t\t\t\t      ctx->supplies);\n\tif (ret < 0)\n\t\treturn dev_err_probe(dev, ret, \"failed to get regulators\\n\");\n\n\tctx->reset_gpio = devm_gpiod_get(dev, \"reset\", GPIOD_OUT_LOW);\n\tif (IS_ERR(ctx->reset_gpio))\n\t\treturn dev_err_probe(dev, PTR_ERR(ctx->reset_gpio),\n\t\t\t\t     \"cannot get reset-gpio\\n\");\n\n\tdrm_panel_init(&ctx->panel, dev, &s6e63j0x03_funcs,\n\t\t       DRM_MODE_CONNECTOR_DSI);\n\tctx->panel.prepare_prev_first = true;\n\n\tctx->bl_dev = backlight_device_register(\"s6e63j0x03\", dev, ctx,\n\t\t\t\t\t\t&s6e63j0x03_bl_ops, NULL);\n\tif (IS_ERR(ctx->bl_dev))\n\t\treturn dev_err_probe(dev, PTR_ERR(ctx->bl_dev),\n\t\t\t\t     \"failed to register backlight device\\n\");\n\n\tctx->bl_dev->props.max_brightness = MAX_BRIGHTNESS;\n\tctx->bl_dev->props.brightness = DEFAULT_BRIGHTNESS;\n\tctx->bl_dev->props.power = FB_BLANK_POWERDOWN;\n\n\tdrm_panel_add(&ctx->panel);\n\n\tret = mipi_dsi_attach(dsi);\n\tif (ret < 0)\n\t\tgoto remove_panel;\n\n\treturn ret;\n\nremove_panel:\n\tdrm_panel_remove(&ctx->panel);\n\tbacklight_device_unregister(ctx->bl_dev);\n\n\treturn ret;\n}\n\nstatic void s6e63j0x03_remove(struct mipi_dsi_device *dsi)\n{\n\tstruct s6e63j0x03 *ctx = mipi_dsi_get_drvdata(dsi);\n\n\tmipi_dsi_detach(dsi);\n\tdrm_panel_remove(&ctx->panel);\n\n\tbacklight_device_unregister(ctx->bl_dev);\n}\n\nstatic const struct of_device_id s6e63j0x03_of_match[] = {\n\t{ .compatible = \"samsung,s6e63j0x03\" },\n\t{ }\n};\nMODULE_DEVICE_TABLE(of, s6e63j0x03_of_match);\n\nstatic struct mipi_dsi_driver s6e63j0x03_driver = {\n\t.probe = s6e63j0x03_probe,\n\t.remove = s6e63j0x03_remove,\n\t.driver = {\n\t\t.name = \"panel_samsung_s6e63j0x03\",\n\t\t.of_match_table = s6e63j0x03_of_match,\n\t},\n};\nmodule_mipi_dsi_driver(s6e63j0x03_driver);\n\nMODULE_AUTHOR(\"Inki Dae <inki.dae@samsung.com>\");\nMODULE_AUTHOR(\"Hoegeun Kwon <hoegeun.kwon@samsung.com>\");\nMODULE_DESCRIPTION(\"MIPI-DSI based s6e63j0x03 AMOLED LCD Panel Driver\");\nMODULE_LICENSE(\"GPL v2\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}