<stg><name>ini_trans</name>


<trans_list>

<trans id="179" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="187" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="13" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:6 %inStream_x_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %inStream_x

]]></Node>
<StgValue><ssdm name="inStream_x_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:70 %inStream_y_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %inStream_y

]]></Node>
<StgValue><ssdm name="inStream_y_read"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32">
<![CDATA[
entry_ifconv:7 %tmp = bitcast i32 %inStream_x_read

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="3" lat="3">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:8 %d = fpext i32 %tmp

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32">
<![CDATA[
entry_ifconv:71 %tmp_5 = bitcast i32 %inStream_y_read

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="3" lat="3">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:72 %d_1 = fpext i32 %tmp_5

]]></Node>
<StgValue><ssdm name="d_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="19" st_id="3" stage="2" lat="3">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:8 %d = fpext i32 %tmp

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>

<operation id="20" st_id="3" stage="2" lat="3">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:72 %d_1 = fpext i32 %tmp_5

]]></Node>
<StgValue><ssdm name="d_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="21" st_id="4" stage="1" lat="3">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:8 %d = fpext i32 %tmp

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>

<operation id="22" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="64">
<![CDATA[
entry_ifconv:9 %ireg = bitcast i64 %d

]]></Node>
<StgValue><ssdm name="ireg"/></StgValue>
</operation>

<operation id="23" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="63" op_0_bw="64">
<![CDATA[
entry_ifconv:10 %trunc_ln590 = trunc i64 %ireg

]]></Node>
<StgValue><ssdm name="trunc_ln590"/></StgValue>
</operation>

<operation id="24" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry_ifconv:11 %p_Result_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_10"/></StgValue>
</operation>

<operation id="25" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:12 %exp_tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="exp_tmp"/></StgValue>
</operation>

<operation id="26" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="52" op_0_bw="64">
<![CDATA[
entry_ifconv:14 %trunc_ln600 = trunc i64 %ireg

]]></Node>
<StgValue><ssdm name="trunc_ln600"/></StgValue>
</operation>

<operation id="27" st_id="4" stage="1" lat="3">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:72 %d_1 = fpext i32 %tmp_5

]]></Node>
<StgValue><ssdm name="d_1"/></StgValue>
</operation>

<operation id="28" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="64">
<![CDATA[
entry_ifconv:73 %ireg_1 = bitcast i64 %d_1

]]></Node>
<StgValue><ssdm name="ireg_1"/></StgValue>
</operation>

<operation id="29" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="63" op_0_bw="64">
<![CDATA[
entry_ifconv:74 %trunc_ln590_1 = trunc i64 %ireg_1

]]></Node>
<StgValue><ssdm name="trunc_ln590_1"/></StgValue>
</operation>

<operation id="30" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry_ifconv:75 %p_Result_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_1, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_12"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:76 %exp_tmp_1 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_1, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="exp_tmp_1"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="52" op_0_bw="64">
<![CDATA[
entry_ifconv:78 %trunc_ln600_1 = trunc i64 %ireg_1

]]></Node>
<StgValue><ssdm name="trunc_ln600_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="33" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="12" op_0_bw="11">
<![CDATA[
entry_ifconv:13 %zext_ln501 = zext i11 %exp_tmp

]]></Node>
<StgValue><ssdm name="zext_ln501"/></StgValue>
</operation>

<operation id="34" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
entry_ifconv:15 %p_Result_11 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln600

]]></Node>
<StgValue><ssdm name="p_Result_11"/></StgValue>
</operation>

<operation id="35" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="54" op_0_bw="53">
<![CDATA[
entry_ifconv:16 %zext_ln604 = zext i53 %p_Result_11

]]></Node>
<StgValue><ssdm name="zext_ln604"/></StgValue>
</operation>

<operation id="36" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:17 %man_V_2 = sub i54 0, i54 %zext_ln604

]]></Node>
<StgValue><ssdm name="man_V_2"/></StgValue>
</operation>

<operation id="37" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
entry_ifconv:19 %icmp_ln606 = icmp_eq  i63 %trunc_ln590, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln606"/></StgValue>
</operation>

<operation id="38" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:20 %F2 = sub i12 1075, i12 %zext_ln501

]]></Node>
<StgValue><ssdm name="F2"/></StgValue>
</operation>

<operation id="39" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="11" op_0_bw="12">
<![CDATA[
entry_ifconv:21 %trunc_ln610 = trunc i12 %F2

]]></Node>
<StgValue><ssdm name="trunc_ln610"/></StgValue>
</operation>

<operation id="40" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:22 %icmp_ln616 = icmp_sgt  i12 %F2, i12 13

]]></Node>
<StgValue><ssdm name="icmp_ln616"/></StgValue>
</operation>

<operation id="41" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="6" op_0_bw="12">
<![CDATA[
entry_ifconv:48 %trunc_ln630 = trunc i12 %F2

]]></Node>
<StgValue><ssdm name="trunc_ln630"/></StgValue>
</operation>

<operation id="42" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="12" op_0_bw="11">
<![CDATA[
entry_ifconv:77 %zext_ln501_1 = zext i11 %exp_tmp_1

]]></Node>
<StgValue><ssdm name="zext_ln501_1"/></StgValue>
</operation>

<operation id="43" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
entry_ifconv:79 %p_Result_13 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln600_1

]]></Node>
<StgValue><ssdm name="p_Result_13"/></StgValue>
</operation>

<operation id="44" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="54" op_0_bw="53">
<![CDATA[
entry_ifconv:80 %zext_ln604_1 = zext i53 %p_Result_13

]]></Node>
<StgValue><ssdm name="zext_ln604_1"/></StgValue>
</operation>

<operation id="45" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:81 %man_V_3 = sub i54 0, i54 %zext_ln604_1

]]></Node>
<StgValue><ssdm name="man_V_3"/></StgValue>
</operation>

<operation id="46" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
entry_ifconv:83 %icmp_ln606_1 = icmp_eq  i63 %trunc_ln590_1, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln606_1"/></StgValue>
</operation>

<operation id="47" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:84 %F2_1 = sub i12 1075, i12 %zext_ln501_1

]]></Node>
<StgValue><ssdm name="F2_1"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="11" op_0_bw="12">
<![CDATA[
entry_ifconv:85 %trunc_ln610_1 = trunc i12 %F2_1

]]></Node>
<StgValue><ssdm name="trunc_ln610_1"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:86 %icmp_ln616_1 = icmp_sgt  i12 %F2_1, i12 13

]]></Node>
<StgValue><ssdm name="icmp_ln616_1"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="6" op_0_bw="12">
<![CDATA[
entry_ifconv:112 %trunc_ln630_1 = trunc i12 %F2_1

]]></Node>
<StgValue><ssdm name="trunc_ln630_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="51" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
entry_ifconv:18 %man_V_5 = select i1 %p_Result_10, i54 %man_V_2, i54 %zext_ln604

]]></Node>
<StgValue><ssdm name="man_V_5"/></StgValue>
</operation>

<operation id="52" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:23 %add_ln616 = add i12 %F2, i12 4083

]]></Node>
<StgValue><ssdm name="add_ln616"/></StgValue>
</operation>

<operation id="53" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln616" val="0"/>
<literal name="icmp_ln606" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:24 %sub_ln616 = sub i12 13, i12 %F2

]]></Node>
<StgValue><ssdm name="sub_ln616"/></StgValue>
</operation>

<operation id="54" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
entry_ifconv:25 %sh_amt = select i1 %icmp_ln616, i12 %add_ln616, i12 %sub_ln616

]]></Node>
<StgValue><ssdm name="sh_amt"/></StgValue>
</operation>

<operation id="55" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:27 %icmp_ln617 = icmp_eq  i12 %F2, i12 13

]]></Node>
<StgValue><ssdm name="icmp_ln617"/></StgValue>
</operation>

<operation id="56" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="54">
<![CDATA[
entry_ifconv:28 %trunc_ln618 = trunc i54 %man_V_5

]]></Node>
<StgValue><ssdm name="trunc_ln618"/></StgValue>
</operation>

<operation id="57" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:37 %icmp_ln626 = icmp_sgt  i12 %add_ln616, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln626"/></StgValue>
</operation>

<operation id="58" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:38 %tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt, i32 4, i32 11

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="59" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:39 %icmp_ln638 = icmp_eq  i8 %tmp_4, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln638"/></StgValue>
</operation>

<operation id="60" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:47 %icmp_ln629 = icmp_sgt  i12 %F2, i12 14

]]></Node>
<StgValue><ssdm name="icmp_ln629"/></StgValue>
</operation>

<operation id="61" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:49 %add_ln630 = add i12 %F2, i12 4081

]]></Node>
<StgValue><ssdm name="add_ln630"/></StgValue>
</operation>

<operation id="62" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:50 %icmp_ln630 = icmp_sgt  i12 %add_ln630, i12 53

]]></Node>
<StgValue><ssdm name="icmp_ln630"/></StgValue>
</operation>

<operation id="63" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:51 %sub_ln630 = sub i6 4, i6 %trunc_ln630

]]></Node>
<StgValue><ssdm name="sub_ln630"/></StgValue>
</operation>

<operation id="64" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
entry_ifconv:82 %man_V = select i1 %p_Result_12, i54 %man_V_3, i54 %zext_ln604_1

]]></Node>
<StgValue><ssdm name="man_V"/></StgValue>
</operation>

<operation id="65" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:87 %add_ln616_1 = add i12 %F2_1, i12 4083

]]></Node>
<StgValue><ssdm name="add_ln616_1"/></StgValue>
</operation>

<operation id="66" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln616_1" val="0"/>
<literal name="icmp_ln606_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:88 %sub_ln616_1 = sub i12 13, i12 %F2_1

]]></Node>
<StgValue><ssdm name="sub_ln616_1"/></StgValue>
</operation>

<operation id="67" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
entry_ifconv:89 %sh_amt_1 = select i1 %icmp_ln616_1, i12 %add_ln616_1, i12 %sub_ln616_1

]]></Node>
<StgValue><ssdm name="sh_amt_1"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:91 %icmp_ln617_1 = icmp_eq  i12 %F2_1, i12 13

]]></Node>
<StgValue><ssdm name="icmp_ln617_1"/></StgValue>
</operation>

<operation id="69" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="54">
<![CDATA[
entry_ifconv:92 %trunc_ln618_1 = trunc i54 %man_V

]]></Node>
<StgValue><ssdm name="trunc_ln618_1"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:101 %icmp_ln626_1 = icmp_sgt  i12 %add_ln616_1, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln626_1"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:102 %tmp_8 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_1, i32 4, i32 11

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:103 %icmp_ln638_1 = icmp_eq  i8 %tmp_8, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln638_1"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:111 %icmp_ln629_1 = icmp_sgt  i12 %F2_1, i12 14

]]></Node>
<StgValue><ssdm name="icmp_ln629_1"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:113 %add_ln630_1 = add i12 %F2_1, i12 4081

]]></Node>
<StgValue><ssdm name="add_ln630_1"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:114 %icmp_ln630_2 = icmp_sgt  i12 %add_ln630_1, i12 53

]]></Node>
<StgValue><ssdm name="icmp_ln630_2"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:115 %sub_ln630_1 = sub i6 4, i6 %trunc_ln630_1

]]></Node>
<StgValue><ssdm name="sub_ln630_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="77" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="12">
<![CDATA[
entry_ifconv:26 %sext_ln616 = sext i12 %sh_amt

]]></Node>
<StgValue><ssdm name="sext_ln616"/></StgValue>
</operation>

<operation id="78" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:29 %icmp_ln620 = icmp_ult  i12 %sh_amt, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln620"/></StgValue>
</operation>

<operation id="79" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="54" op_0_bw="32">
<![CDATA[
entry_ifconv:32 %zext_ln621 = zext i32 %sext_ln616

]]></Node>
<StgValue><ssdm name="zext_ln621"/></StgValue>
</operation>

<operation id="80" st_id="7" stage="2" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:33 %ashr_ln621 = ashr i54 %man_V_5, i54 %zext_ln621

]]></Node>
<StgValue><ssdm name="ashr_ln621"/></StgValue>
</operation>

<operation id="81" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln638" val="1"/>
<literal name="icmp_ln606" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="32">
<![CDATA[
entry_ifconv:40 %sext_ln616cast = trunc i32 %sext_ln616

]]></Node>
<StgValue><ssdm name="sext_ln616cast"/></StgValue>
</operation>

<operation id="82" st_id="7" stage="2" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln638" val="1"/>
<literal name="icmp_ln606" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:41 %shl_ln639 = shl i16 %trunc_ln618, i16 %sext_ln616cast

]]></Node>
<StgValue><ssdm name="shl_ln639"/></StgValue>
</operation>

<operation id="83" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
entry_ifconv:52 %select_ln630 = select i1 %icmp_ln630, i6 0, i6 %sub_ln630

]]></Node>
<StgValue><ssdm name="select_ln630"/></StgValue>
</operation>

<operation id="84" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="54" op_0_bw="6">
<![CDATA[
entry_ifconv:53 %zext_ln630 = zext i6 %select_ln630

]]></Node>
<StgValue><ssdm name="zext_ln630"/></StgValue>
</operation>

<operation id="85" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:54 %lshr_ln630 = lshr i54 18014398509481983, i54 %zext_ln630

]]></Node>
<StgValue><ssdm name="lshr_ln630"/></StgValue>
</operation>

<operation id="86" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:55 %p_Result_3 = and i54 %man_V_5, i54 %lshr_ln630

]]></Node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="87" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:56 %icmp_ln630_1 = icmp_ne  i54 %p_Result_3, i54 0

]]></Node>
<StgValue><ssdm name="icmp_ln630_1"/></StgValue>
</operation>

<operation id="88" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="12">
<![CDATA[
entry_ifconv:90 %sext_ln616_1 = sext i12 %sh_amt_1

]]></Node>
<StgValue><ssdm name="sext_ln616_1"/></StgValue>
</operation>

<operation id="89" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:93 %icmp_ln620_1 = icmp_ult  i12 %sh_amt_1, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln620_1"/></StgValue>
</operation>

<operation id="90" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="54" op_0_bw="32">
<![CDATA[
entry_ifconv:96 %zext_ln621_1 = zext i32 %sext_ln616_1

]]></Node>
<StgValue><ssdm name="zext_ln621_1"/></StgValue>
</operation>

<operation id="91" st_id="7" stage="2" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:97 %ashr_ln621_1 = ashr i54 %man_V, i54 %zext_ln621_1

]]></Node>
<StgValue><ssdm name="ashr_ln621_1"/></StgValue>
</operation>

<operation id="92" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln638_1" val="1"/>
<literal name="icmp_ln606_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="32">
<![CDATA[
entry_ifconv:104 %sext_ln616_1cast = trunc i32 %sext_ln616_1

]]></Node>
<StgValue><ssdm name="sext_ln616_1cast"/></StgValue>
</operation>

<operation id="93" st_id="7" stage="2" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln638_1" val="1"/>
<literal name="icmp_ln606_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:105 %shl_ln639_1 = shl i16 %trunc_ln618_1, i16 %sext_ln616_1cast

]]></Node>
<StgValue><ssdm name="shl_ln639_1"/></StgValue>
</operation>

<operation id="94" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
entry_ifconv:116 %select_ln630_1 = select i1 %icmp_ln630_2, i6 0, i6 %sub_ln630_1

]]></Node>
<StgValue><ssdm name="select_ln630_1"/></StgValue>
</operation>

<operation id="95" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="54" op_0_bw="6">
<![CDATA[
entry_ifconv:117 %zext_ln630_1 = zext i6 %select_ln630_1

]]></Node>
<StgValue><ssdm name="zext_ln630_1"/></StgValue>
</operation>

<operation id="96" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:118 %lshr_ln630_1 = lshr i54 18014398509481983, i54 %zext_ln630_1

]]></Node>
<StgValue><ssdm name="lshr_ln630_1"/></StgValue>
</operation>

<operation id="97" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:119 %p_Result_8 = and i54 %man_V, i54 %lshr_ln630_1

]]></Node>
<StgValue><ssdm name="p_Result_8"/></StgValue>
</operation>

<operation id="98" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:120 %icmp_ln630_3 = icmp_ne  i54 %p_Result_8, i54 0

]]></Node>
<StgValue><ssdm name="icmp_ln630_3"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="99" st_id="8" stage="1" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:33 %ashr_ln621 = ashr i54 %man_V_5, i54 %zext_ln621

]]></Node>
<StgValue><ssdm name="ashr_ln621"/></StgValue>
</operation>

<operation id="100" st_id="8" stage="1" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln638" val="1"/>
<literal name="icmp_ln606" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:41 %shl_ln639 = shl i16 %trunc_ln618, i16 %sext_ln616cast

]]></Node>
<StgValue><ssdm name="shl_ln639"/></StgValue>
</operation>

<operation id="101" st_id="8" stage="1" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:97 %ashr_ln621_1 = ashr i54 %man_V, i54 %zext_ln621_1

]]></Node>
<StgValue><ssdm name="ashr_ln621_1"/></StgValue>
</operation>

<operation id="102" st_id="8" stage="1" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln638_1" val="1"/>
<literal name="icmp_ln606_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:105 %shl_ln639_1 = shl i16 %trunc_ln618_1, i16 %sext_ln616_1cast

]]></Node>
<StgValue><ssdm name="shl_ln639_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="103" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln620" val="0"/>
<literal name="icmp_ln606" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:30 %tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inStream_x_read, i32 31

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="104" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln620" val="0"/>
<literal name="icmp_ln606" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:31 %select_ln623 = select i1 %tmp_3, i16 65535, i16 0

]]></Node>
<StgValue><ssdm name="select_ln623"/></StgValue>
</operation>

<operation id="105" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln620" val="1"/>
<literal name="icmp_ln606" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="54">
<![CDATA[
entry_ifconv:34 %trunc_ln621 = trunc i54 %ashr_ln621

]]></Node>
<StgValue><ssdm name="trunc_ln621"/></StgValue>
</operation>

<operation id="106" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:35 %p_Val2_2 = select i1 %icmp_ln620, i16 %trunc_ln621, i16 %select_ln623

]]></Node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>

<operation id="107" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="16">
<![CDATA[
entry_ifconv:36 %p_Result_4 = trunc i16 %p_Val2_2

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="108" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:42 %select_ln638 = select i1 %icmp_ln638, i16 %shl_ln639, i16 0

]]></Node>
<StgValue><ssdm name="select_ln638"/></StgValue>
</operation>

<operation id="109" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln626" val="0"/>
<literal name="icmp_ln606" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:43 %add_ln626 = add i11 %trunc_ln610, i11 2034

]]></Node>
<StgValue><ssdm name="add_ln626"/></StgValue>
</operation>

<operation id="110" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:57 %r = and i1 %icmp_ln629, i1 %icmp_ln630_1

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="111" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:58 %or_ln420 = or i1 %p_Result_4, i1 %r

]]></Node>
<StgValue><ssdm name="or_ln420"/></StgValue>
</operation>

<operation id="112" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:62 %xor_ln606 = xor i1 %icmp_ln606, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln606"/></StgValue>
</operation>

<operation id="113" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:63 %and_ln617 = and i1 %icmp_ln617, i1 %xor_ln606

]]></Node>
<StgValue><ssdm name="and_ln617"/></StgValue>
</operation>

<operation id="114" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:64 %select_ln617 = select i1 %and_ln617, i16 %trunc_ln618, i16 %select_ln638

]]></Node>
<StgValue><ssdm name="select_ln617"/></StgValue>
</operation>

<operation id="115" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln620_1" val="0"/>
<literal name="icmp_ln606_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:94 %tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inStream_y_read, i32 31

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="116" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln620_1" val="0"/>
<literal name="icmp_ln606_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:95 %select_ln623_1 = select i1 %tmp_7, i16 65535, i16 0

]]></Node>
<StgValue><ssdm name="select_ln623_1"/></StgValue>
</operation>

<operation id="117" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln620_1" val="1"/>
<literal name="icmp_ln606_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="54">
<![CDATA[
entry_ifconv:98 %trunc_ln621_1 = trunc i54 %ashr_ln621_1

]]></Node>
<StgValue><ssdm name="trunc_ln621_1"/></StgValue>
</operation>

<operation id="118" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:99 %p_Val2_5 = select i1 %icmp_ln620_1, i16 %trunc_ln621_1, i16 %select_ln623_1

]]></Node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>

<operation id="119" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="16">
<![CDATA[
entry_ifconv:100 %p_Result_9 = trunc i16 %p_Val2_5

]]></Node>
<StgValue><ssdm name="p_Result_9"/></StgValue>
</operation>

<operation id="120" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:106 %select_ln638_1 = select i1 %icmp_ln638_1, i16 %shl_ln639_1, i16 0

]]></Node>
<StgValue><ssdm name="select_ln638_1"/></StgValue>
</operation>

<operation id="121" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln626_1" val="0"/>
<literal name="icmp_ln606_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:107 %add_ln626_1 = add i11 %trunc_ln610_1, i11 2034

]]></Node>
<StgValue><ssdm name="add_ln626_1"/></StgValue>
</operation>

<operation id="122" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:121 %r_1 = and i1 %icmp_ln629_1, i1 %icmp_ln630_3

]]></Node>
<StgValue><ssdm name="r_1"/></StgValue>
</operation>

<operation id="123" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:122 %or_ln420_1 = or i1 %p_Result_9, i1 %r_1

]]></Node>
<StgValue><ssdm name="or_ln420_1"/></StgValue>
</operation>

<operation id="124" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:126 %xor_ln606_1 = xor i1 %icmp_ln606_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln606_1"/></StgValue>
</operation>

<operation id="125" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:127 %and_ln617_1 = and i1 %icmp_ln617_1, i1 %xor_ln606_1

]]></Node>
<StgValue><ssdm name="and_ln617_1"/></StgValue>
</operation>

<operation id="126" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:128 %select_ln617_1 = select i1 %and_ln617_1, i16 %trunc_ln618_1, i16 %select_ln638_1

]]></Node>
<StgValue><ssdm name="select_ln617_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="127" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln626" val="0"/>
<literal name="icmp_ln606" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="11">
<![CDATA[
entry_ifconv:44 %zext_ln626 = zext i11 %add_ln626

]]></Node>
<StgValue><ssdm name="zext_ln626"/></StgValue>
</operation>

<operation id="128" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln626" val="0"/>
<literal name="icmp_ln606" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
entry_ifconv:45 %p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %man_V_5, i32 %zext_ln626

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="129" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:46 %qb = select i1 %icmp_ln626, i1 %p_Result_10, i1 %p_Result_s

]]></Node>
<StgValue><ssdm name="qb"/></StgValue>
</operation>

<operation id="130" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:59 %and_ln420 = and i1 %or_ln420, i1 %qb

]]></Node>
<StgValue><ssdm name="and_ln420"/></StgValue>
</operation>

<operation id="131" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:60 %zext_ln423 = zext i1 %and_ln420

]]></Node>
<StgValue><ssdm name="zext_ln423"/></StgValue>
</operation>

<operation id="132" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:61 %add_ln423 = add i16 %p_Val2_2, i16 %zext_ln423

]]></Node>
<StgValue><ssdm name="add_ln423"/></StgValue>
</operation>

<operation id="133" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:65 %or_ln617 = or i1 %icmp_ln606, i1 %icmp_ln617

]]></Node>
<StgValue><ssdm name="or_ln617"/></StgValue>
</operation>

<operation id="134" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:66 %xor_ln617 = xor i1 %or_ln617, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln617"/></StgValue>
</operation>

<operation id="135" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:67 %and_ln616 = and i1 %icmp_ln616, i1 %xor_ln617

]]></Node>
<StgValue><ssdm name="and_ln616"/></StgValue>
</operation>

<operation id="136" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:68 %select_ln616 = select i1 %and_ln616, i16 %add_ln423, i16 %select_ln617

]]></Node>
<StgValue><ssdm name="select_ln616"/></StgValue>
</operation>

<operation id="137" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:69 %select_ln606 = select i1 %icmp_ln606, i16 0, i16 %select_ln616

]]></Node>
<StgValue><ssdm name="select_ln606"/></StgValue>
</operation>

<operation id="138" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln626_1" val="0"/>
<literal name="icmp_ln606_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="11">
<![CDATA[
entry_ifconv:108 %zext_ln626_1 = zext i11 %add_ln626_1

]]></Node>
<StgValue><ssdm name="zext_ln626_1"/></StgValue>
</operation>

<operation id="139" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln626_1" val="0"/>
<literal name="icmp_ln606_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
entry_ifconv:109 %p_Result_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %man_V, i32 %zext_ln626_1

]]></Node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="140" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:110 %qb_1 = select i1 %icmp_ln626_1, i1 %p_Result_12, i1 %p_Result_5

]]></Node>
<StgValue><ssdm name="qb_1"/></StgValue>
</operation>

<operation id="141" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:123 %and_ln420_1 = and i1 %or_ln420_1, i1 %qb_1

]]></Node>
<StgValue><ssdm name="and_ln420_1"/></StgValue>
</operation>

<operation id="142" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:124 %zext_ln423_1 = zext i1 %and_ln420_1

]]></Node>
<StgValue><ssdm name="zext_ln423_1"/></StgValue>
</operation>

<operation id="143" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:125 %add_ln423_1 = add i16 %p_Val2_5, i16 %zext_ln423_1

]]></Node>
<StgValue><ssdm name="add_ln423_1"/></StgValue>
</operation>

<operation id="144" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:129 %or_ln617_1 = or i1 %icmp_ln606_1, i1 %icmp_ln617_1

]]></Node>
<StgValue><ssdm name="or_ln617_1"/></StgValue>
</operation>

<operation id="145" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:130 %xor_ln617_1 = xor i1 %or_ln617_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln617_1"/></StgValue>
</operation>

<operation id="146" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:131 %and_ln616_1 = and i1 %icmp_ln616_1, i1 %xor_ln617_1

]]></Node>
<StgValue><ssdm name="and_ln616_1"/></StgValue>
</operation>

<operation id="147" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:132 %select_ln616_2 = select i1 %and_ln616_1, i16 %add_ln423_1, i16 %select_ln617_1

]]></Node>
<StgValue><ssdm name="select_ln616_2"/></StgValue>
</operation>

<operation id="148" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:133 %p_Val2_6 = select i1 %icmp_ln606_1, i16 0, i16 %select_ln616_2

]]></Node>
<StgValue><ssdm name="p_Val2_6"/></StgValue>
</operation>

<operation id="149" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:141 %tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_6, i32 15

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="150" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:135 %r_3 = xor i16 %p_Val2_6, i16 65535

]]></Node>
<StgValue><ssdm name="r_3"/></StgValue>
</operation>

<operation id="151" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:136 %icmp_ln1696 = icmp_slt  i16 %select_ln606, i16 %r_3

]]></Node>
<StgValue><ssdm name="icmp_ln1696"/></StgValue>
</operation>

<operation id="152" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:137 %icmp_ln1696_1 = icmp_slt  i16 %select_ln606, i16 %p_Val2_6

]]></Node>
<StgValue><ssdm name="icmp_ln1696_1"/></StgValue>
</operation>

<operation id="153" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:142 %xor_ln42 = xor i1 %tmp_9, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42"/></StgValue>
</operation>

<operation id="154" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="1">
<![CDATA[
entry_ifconv:143 %zext_ln42 = zext i1 %xor_ln42

]]></Node>
<StgValue><ssdm name="zext_ln42"/></StgValue>
</operation>

<operation id="155" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:144 %ini_phase_V_addr = getelementptr i16 %ini_phase_V, i64 0, i64 %zext_ln42

]]></Node>
<StgValue><ssdm name="ini_phase_V_addr"/></StgValue>
</operation>

<operation id="156" st_id="11" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="2">
<![CDATA[
entry_ifconv:145 %ini_phase_V_load = load i2 %ini_phase_V_addr

]]></Node>
<StgValue><ssdm name="ini_phase_V_load"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="157" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inStream_x, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="158" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inStream_x, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="159" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inStream_y, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="160" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inStream_y, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="161" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inStream_y, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="162" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inStream_x, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="163" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1696_1" val="1"/>
<literal name="icmp_ln1696" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:134 %r_2 = xor i16 %select_ln606, i16 65535

]]></Node>
<StgValue><ssdm name="r_2"/></StgValue>
</operation>

<operation id="164" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1696" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:138 %p_Val2_7 = select i1 %icmp_ln1696_1, i16 %p_Val2_6, i16 %select_ln606

]]></Node>
<StgValue><ssdm name="p_Val2_7"/></StgValue>
</operation>

<operation id="165" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1696" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:139 %r_4 = select i1 %icmp_ln1696_1, i16 %r_2, i16 %p_Val2_6

]]></Node>
<StgValue><ssdm name="r_4"/></StgValue>
</operation>

<operation id="166" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1696" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:140 %select_ln42 = select i1 %icmp_ln1696_1, i16 12868, i16 0

]]></Node>
<StgValue><ssdm name="select_ln42"/></StgValue>
</operation>

<operation id="167" st_id="12" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="2">
<![CDATA[
entry_ifconv:145 %ini_phase_V_load = load i2 %ini_phase_V_addr

]]></Node>
<StgValue><ssdm name="ini_phase_V_load"/></StgValue>
</operation>

<operation id="168" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:146 %and_ln1696 = and i1 %icmp_ln1696, i1 %icmp_ln1696_1

]]></Node>
<StgValue><ssdm name="and_ln1696"/></StgValue>
</operation>

<operation id="169" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1696" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:147 %select_ln1696 = select i1 %and_ln1696, i16 %p_Val2_6, i16 %select_ln606

]]></Node>
<StgValue><ssdm name="select_ln1696"/></StgValue>
</operation>

<operation id="170" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:148 %select_ln1696_1 = select i1 %icmp_ln1696, i16 %select_ln1696, i16 %r_4

]]></Node>
<StgValue><ssdm name="select_ln1696_1"/></StgValue>
</operation>

<operation id="171" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1696" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:149 %select_ln1696_2 = select i1 %and_ln1696, i16 %select_ln606, i16 %r_3

]]></Node>
<StgValue><ssdm name="select_ln1696_2"/></StgValue>
</operation>

<operation id="172" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:150 %select_ln1696_3 = select i1 %icmp_ln1696, i16 %select_ln1696_2, i16 %p_Val2_7

]]></Node>
<StgValue><ssdm name="select_ln1696_3"/></StgValue>
</operation>

<operation id="173" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1696" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:151 %select_ln1696_4 = select i1 %and_ln1696, i16 %ini_phase_V_load, i16 52668

]]></Node>
<StgValue><ssdm name="select_ln1696_4"/></StgValue>
</operation>

<operation id="174" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:152 %select_ln1696_5 = select i1 %icmp_ln1696, i16 %select_ln1696_4, i16 %select_ln42

]]></Node>
<StgValue><ssdm name="select_ln1696_5"/></StgValue>
</operation>

<operation id="175" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="48" op_0_bw="48" op_1_bw="16">
<![CDATA[
entry_ifconv:153 %mrv = insertvalue i48 <undef>, i16 %select_ln1696_3

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="176" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="48" op_0_bw="48" op_1_bw="16">
<![CDATA[
entry_ifconv:154 %mrv_1 = insertvalue i48 %mrv, i16 %select_ln1696_1

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="177" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="48" op_0_bw="48" op_1_bw="16">
<![CDATA[
entry_ifconv:155 %mrv_2 = insertvalue i48 %mrv_1, i16 %select_ln1696_5

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="178" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="48">
<![CDATA[
entry_ifconv:156 %ret_ln1696 = ret i48 %mrv_2

]]></Node>
<StgValue><ssdm name="ret_ln1696"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
