

================================================================
== Vitis HLS Report for 'fft_8pt_Pipeline_VITIS_LOOP_72_2'
================================================================
* Date:           Sat May 31 09:38:47 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        fft_8pt
* Solution:       pynq (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.323 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_72_2  |        8|        8|         2|          1|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.32>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %out_stream, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %i"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc48"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i_1 = load i4 %i" [../../src/fft_8pt.cpp:72]   --->   Operation 9 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.30ns)   --->   "%icmp_ln72 = icmp_eq  i4 %i_1, i4 8" [../../src/fft_8pt.cpp:72]   --->   Operation 10 'icmp' 'icmp_ln72' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 11 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.73ns)   --->   "%add_ln72 = add i4 %i_1, i4 1" [../../src/fft_8pt.cpp:72]   --->   Operation 12 'add' 'add_ln72' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln72 = br i1 %icmp_ln72, void %for.inc48.split, void %for.cond.cleanup41.exitStub" [../../src/fft_8pt.cpp:72]   --->   Operation 13 'br' 'br_ln72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln72 = zext i4 %i_1" [../../src/fft_8pt.cpp:72]   --->   Operation 14 'zext' 'zext_ln72' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%FFT_output_0_addr = getelementptr i32 %FFT_output_0, i64 0, i64 %zext_ln72" [../../src/fft_8pt.cpp:74]   --->   Operation 15 'getelementptr' 'FFT_output_0_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%FFT_output_1_addr = getelementptr i32 %FFT_output_1, i64 0, i64 %zext_ln72" [../../src/fft_8pt.cpp:74]   --->   Operation 16 'getelementptr' 'FFT_output_1_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (2.32ns)   --->   "%FFT_output_0_load = load i3 %FFT_output_0_addr" [../../src/fft_8pt.cpp:74]   --->   Operation 17 'load' 'FFT_output_0_load' <Predicate = (!icmp_ln72)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 18 [2/2] (2.32ns)   --->   "%FFT_output_1_load = load i3 %FFT_output_1_addr" [../../src/fft_8pt.cpp:74]   --->   Operation 18 'load' 'FFT_output_1_load' <Predicate = (!icmp_ln72)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 19 [1/1] (1.30ns)   --->   "%icmp_ln75 = icmp_eq  i4 %i_1, i4 7" [../../src/fft_8pt.cpp:75]   --->   Operation 19 'icmp' 'icmp_ln75' <Predicate = (!icmp_ln72)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln72 = store i4 %add_ln72, i4 %i" [../../src/fft_8pt.cpp:72]   --->   Operation 20 'store' 'store_ln72' <Predicate = (!icmp_ln72)> <Delay = 1.58>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 31 'ret' 'ret_ln0' <Predicate = (icmp_ln72)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln73 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [../../src/fft_8pt.cpp:73]   --->   Operation 21 'specpipeline' 'specpipeline_ln73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln72 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [../../src/fft_8pt.cpp:72]   --->   Operation 22 'specloopname' 'specloopname_ln72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/2] (2.32ns)   --->   "%FFT_output_0_load = load i3 %FFT_output_0_addr" [../../src/fft_8pt.cpp:74]   --->   Operation 23 'load' 'FFT_output_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 24 [1/2] (2.32ns)   --->   "%FFT_output_1_load = load i3 %FFT_output_1_addr" [../../src/fft_8pt.cpp:74]   --->   Operation 24 'load' 'FFT_output_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%bitcast_ln76 = bitcast i32 %FFT_output_0_load" [../../src/fft_8pt.cpp:76]   --->   Operation 25 'bitcast' 'bitcast_ln76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%bitcast_ln76_1 = bitcast i32 %FFT_output_1_load" [../../src/fft_8pt.cpp:76]   --->   Operation 26 'bitcast' 'bitcast_ln76_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i65 @_ssdm_op_BitConcatenate.i65.i1.i32.i32, i1 %icmp_ln75, i32 %bitcast_ln76_1, i32 %bitcast_ln76" [../../src/fft_8pt.cpp:76]   --->   Operation 27 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln76 = zext i65 %tmp_1" [../../src/fft_8pt.cpp:76]   --->   Operation 28 'zext' 'zext_ln76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%write_ln76 = write void @_ssdm_op_Write.axis.volatile.i96P128A, i96 %out_stream, i96 %zext_ln76" [../../src/fft_8pt.cpp:76]   --->   Operation 29 'write' 'write_ln76' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln72 = br void %for.inc48" [../../src/fft_8pt.cpp:72]   --->   Operation 30 'br' 'br_ln72' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.32ns
The critical path consists of the following:
	'alloca' operation ('i') [4]  (0 ns)
	'load' operation ('i', ../../src/fft_8pt.cpp:72) on local variable 'i' [9]  (0 ns)
	'add' operation ('add_ln72', ../../src/fft_8pt.cpp:72) [12]  (1.74 ns)
	'store' operation ('store_ln72', ../../src/fft_8pt.cpp:72) of variable 'add_ln72', ../../src/fft_8pt.cpp:72 on local variable 'i' [28]  (1.59 ns)

 <State 2>: 2.32ns
The critical path consists of the following:
	'load' operation ('FFT_output_0_load', ../../src/fft_8pt.cpp:74) on array 'FFT_output_0' [20]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
