Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Jul 18 16:14:46 2025
| Host         : Genshin-Impact running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file adder_top_timing_summary_routed.rpt -pb adder_top_timing_summary_routed.pb -rpx adder_top_timing_summary_routed.rpx -warn_on_violation
| Design       : adder_top
| Device       : 7a200t-fbg676
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    9          inf        0.000                      0                    9           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dip_sw[2]
                            (input port)
  Destination:            leds[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.146ns  (logic 5.617ns (30.952%)  route 12.530ns (69.048%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M2                                                0.000     0.000 r  dip_sw[2] (IN)
                         net (fo=0)                   0.000     0.000    dip_sw[2]
    M2                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  dip_sw_IBUF[2]_inst/O
                         net (fo=2, routed)           1.783     3.278    dip_sw_IBUF[2]
    SLICE_X163Y142       LUT6 (Prop_lut6_I1_O)        0.124     3.402 r  leds_OBUF[4]_inst_i_2/O
                         net (fo=4, routed)           0.826     4.228    uut/c_3
    SLICE_X163Y141       LUT5 (Prop_lut5_I4_O)        0.124     4.352 r  leds_OBUF[7]_inst_i_2/O
                         net (fo=3, routed)           0.425     4.777    uut/c_5
    SLICE_X162Y142       LUT3 (Prop_lut3_I0_O)        0.116     4.893 r  leds_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           9.496    14.389    leds_OBUF[5]
    C21                  OBUF (Prop_obuf_I_O)         3.757    18.146 r  leds_OBUF[5]_inst/O
                         net (fo=0)                   0.000    18.146    leds[5]
    C21                                                               r  leds[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dip_sw[2]
                            (input port)
  Destination:            leds[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.837ns  (logic 5.535ns (31.033%)  route 12.302ns (68.967%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M2                                                0.000     0.000 r  dip_sw[2] (IN)
                         net (fo=0)                   0.000     0.000    dip_sw[2]
    M2                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  dip_sw_IBUF[2]_inst/O
                         net (fo=2, routed)           1.783     3.278    dip_sw_IBUF[2]
    SLICE_X163Y142       LUT6 (Prop_lut6_I1_O)        0.124     3.402 r  leds_OBUF[4]_inst_i_2/O
                         net (fo=4, routed)           0.826     4.228    uut/c_3
    SLICE_X163Y141       LUT5 (Prop_lut5_I0_O)        0.152     4.380 r  leds_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           9.693    14.073    leds_OBUF[4]
    C22                  OBUF (Prop_obuf_I_O)         3.764    17.837 r  leds_OBUF[4]_inst/O
                         net (fo=0)                   0.000    17.837    leds[4]
    C22                                                               r  leds[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dip_sw[2]
                            (input port)
  Destination:            leds[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.609ns  (logic 5.430ns (30.836%)  route 12.179ns (69.164%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M2                                                0.000     0.000 r  dip_sw[2] (IN)
                         net (fo=0)                   0.000     0.000    dip_sw[2]
    M2                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  dip_sw_IBUF[2]_inst/O
                         net (fo=2, routed)           1.783     3.278    dip_sw_IBUF[2]
    SLICE_X163Y142       LUT6 (Prop_lut6_I1_O)        0.124     3.402 r  leds_OBUF[4]_inst_i_2/O
                         net (fo=4, routed)           0.424     3.826    uut/c_3
    SLICE_X163Y141       LUT6 (Prop_lut6_I0_O)        0.124     3.950 r  leds_OBUF[15]_inst_i_3/O
                         net (fo=1, routed)           0.151     4.101    cout1__3
    SLICE_X163Y141       LUT6 (Prop_lut6_I5_O)        0.124     4.225 r  leds_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           9.821    14.046    leds_OBUF[15]
    B20                  OBUF (Prop_obuf_I_O)         3.563    17.609 r  leds_OBUF[15]_inst/O
                         net (fo=0)                   0.000    17.609    leds[15]
    B20                                                               r  leds[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dip_sw[0]
                            (input port)
  Destination:            leds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.477ns  (logic 5.160ns (29.525%)  route 12.317ns (70.475%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  dip_sw[0] (IN)
                         net (fo=0)                   0.000     0.000    dip_sw[0]
    T3                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  dip_sw_IBUF[0]_inst/O
                         net (fo=4, routed)           1.973     3.468    dip_sw_IBUF[0]
    SLICE_X163Y142       LUT4 (Prop_lut4_I1_O)        0.124     3.592 r  leds_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)          10.344    13.936    leds_OBUF[1]
    E21                  OBUF (Prop_obuf_I_O)         3.541    17.477 r  leds_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.477    leds[1]
    E21                                                               r  leds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dip_sw[2]
                            (input port)
  Destination:            leds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.088ns  (logic 5.305ns (31.047%)  route 11.783ns (68.953%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M2                                                0.000     0.000 r  dip_sw[2] (IN)
                         net (fo=0)                   0.000     0.000    dip_sw[2]
    M2                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  dip_sw_IBUF[2]_inst/O
                         net (fo=2, routed)           1.783     3.278    dip_sw_IBUF[2]
    SLICE_X163Y142       LUT6 (Prop_lut6_I1_O)        0.124     3.402 r  leds_OBUF[4]_inst_i_2/O
                         net (fo=4, routed)           0.529     3.931    uut/c_3
    SLICE_X162Y142       LUT3 (Prop_lut3_I0_O)        0.124     4.055 r  leds_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           9.471    13.526    leds_OBUF[3]
    D23                  OBUF (Prop_obuf_I_O)         3.562    17.088 r  leds_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.088    leds[3]
    D23                                                               r  leds[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dip_sw[0]
                            (input port)
  Destination:            leds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.940ns  (logic 5.206ns (30.731%)  route 11.734ns (69.269%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  dip_sw[0] (IN)
                         net (fo=0)                   0.000     0.000    dip_sw[0]
    T3                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  dip_sw_IBUF[0]_inst/O
                         net (fo=4, routed)           1.569     3.064    dip_sw_IBUF[0]
    SLICE_X163Y142       LUT6 (Prop_lut6_I1_O)        0.124     3.188 r  leds_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)          10.166    13.353    leds_OBUF[2]
    A24                  OBUF (Prop_obuf_I_O)         3.587    16.940 r  leds_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.940    leds[2]
    A24                                                               r  leds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dip_sw[2]
                            (input port)
  Destination:            leds[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.826ns  (logic 5.439ns (32.327%)  route 11.386ns (67.673%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M2                                                0.000     0.000 r  dip_sw[2] (IN)
                         net (fo=0)                   0.000     0.000    dip_sw[2]
    M2                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  dip_sw_IBUF[2]_inst/O
                         net (fo=2, routed)           1.783     3.278    dip_sw_IBUF[2]
    SLICE_X163Y142       LUT6 (Prop_lut6_I1_O)        0.124     3.402 r  leds_OBUF[4]_inst_i_2/O
                         net (fo=4, routed)           0.826     4.228    uut/c_3
    SLICE_X163Y141       LUT5 (Prop_lut5_I4_O)        0.124     4.352 r  leds_OBUF[7]_inst_i_2/O
                         net (fo=3, routed)           0.669     5.021    uut/c_5
    SLICE_X162Y142       LUT6 (Prop_lut6_I0_O)        0.124     5.145 r  leds_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           8.108    13.254    leds_OBUF[7]
    B22                  OBUF (Prop_obuf_I_O)         3.572    16.826 r  leds_OBUF[7]_inst/O
                         net (fo=0)                   0.000    16.826    leds[7]
    B22                                                               r  leds[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dip_sw[2]
                            (input port)
  Destination:            leds[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.312ns  (logic 5.409ns (35.323%)  route 9.904ns (64.677%))
  Logic Levels:           5  (IBUF=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M2                                                0.000     0.000 r  dip_sw[2] (IN)
                         net (fo=0)                   0.000     0.000    dip_sw[2]
    M2                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  dip_sw_IBUF[2]_inst/O
                         net (fo=2, routed)           1.783     3.278    dip_sw_IBUF[2]
    SLICE_X163Y142       LUT6 (Prop_lut6_I1_O)        0.124     3.402 r  leds_OBUF[4]_inst_i_2/O
                         net (fo=4, routed)           0.826     4.228    uut/c_3
    SLICE_X163Y141       LUT5 (Prop_lut5_I4_O)        0.124     4.352 r  leds_OBUF[7]_inst_i_2/O
                         net (fo=3, routed)           0.425     4.777    uut/c_5
    SLICE_X162Y142       LUT5 (Prop_lut5_I0_O)        0.124     4.901 r  leds_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           6.870    11.771    leds_OBUF[6]
    E20                  OBUF (Prop_obuf_I_O)         3.542    15.312 r  leds_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.312    leds[6]
    E20                                                               r  leds[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dip_sw[0]
                            (input port)
  Destination:            leds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.380ns  (logic 5.430ns (37.759%)  route 8.950ns (62.241%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  dip_sw[0] (IN)
                         net (fo=0)                   0.000     0.000    dip_sw[0]
    T3                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  dip_sw_IBUF[0]_inst/O
                         net (fo=4, routed)           1.973     3.468    dip_sw_IBUF[0]
    SLICE_X163Y142       LUT2 (Prop_lut2_I1_O)        0.152     3.620 r  leds_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           6.978    10.597    leds_OBUF[0]
    B24                  OBUF (Prop_obuf_I_O)         3.783    14.380 r  leds_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.380    leds[0]
    B24                                                               r  leds[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dip_sw[5]
                            (input port)
  Destination:            leds[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.679ns  (logic 1.526ns (32.611%)  route 3.153ns (67.389%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L5                                                0.000     0.000 r  dip_sw[5] (IN)
                         net (fo=0)                   0.000     0.000    dip_sw[5]
    L5                   IBUF (Prop_ibuf_I_O)         0.238     0.238 r  dip_sw_IBUF[5]_inst/O
                         net (fo=5, routed)           0.488     0.727    dip_sw_IBUF[5]
    SLICE_X162Y142       LUT5 (Prop_lut5_I1_O)        0.045     0.772 r  leds_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.665     3.436    leds_OBUF[6]
    E20                  OBUF (Prop_obuf_I_O)         1.242     4.679 r  leds_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.679    leds[6]
    E20                                                               r  leds[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dip_sw[8]
                            (input port)
  Destination:            leds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.850ns  (logic 1.635ns (33.707%)  route 3.215ns (66.293%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M6                                                0.000     0.000 r  dip_sw[8] (IN)
                         net (fo=0)                   0.000     0.000    dip_sw[8]
    M6                   IBUF (Prop_ibuf_I_O)         0.244     0.244 r  dip_sw_IBUF[8]_inst/O
                         net (fo=4, routed)           0.435     0.678    dip_sw_IBUF[8]
    SLICE_X163Y142       LUT2 (Prop_lut2_I0_O)        0.049     0.727 r  leds_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.781     3.508    leds_OBUF[0]
    B24                  OBUF (Prop_obuf_I_O)         1.342     4.850 r  leds_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.850    leds[0]
    B24                                                               r  leds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dip_sw[13]
                            (input port)
  Destination:            leds[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.327ns  (logic 1.571ns (29.493%)  route 3.756ns (70.507%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  dip_sw[13] (IN)
                         net (fo=0)                   0.000     0.000    dip_sw[13]
    K3                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  dip_sw_IBUF[13]_inst/O
                         net (fo=5, routed)           0.431     0.684    dip_sw_IBUF[13]
    SLICE_X162Y142       LUT6 (Prop_lut6_I2_O)        0.045     0.729 r  leds_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.325     4.055    leds_OBUF[7]
    B22                  OBUF (Prop_obuf_I_O)         1.273     5.327 r  leds_OBUF[7]_inst/O
                         net (fo=0)                   0.000     5.327    leds[7]
    B22                                                               r  leds[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dip_sw[5]
                            (input port)
  Destination:            leds[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        6.215ns  (logic 1.602ns (25.785%)  route 4.612ns (74.215%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L5                                                0.000     0.000 r  dip_sw[5] (IN)
                         net (fo=0)                   0.000     0.000    dip_sw[5]
    L5                   IBUF (Prop_ibuf_I_O)         0.238     0.238 r  dip_sw_IBUF[5]_inst/O
                         net (fo=5, routed)           0.488     0.727    dip_sw_IBUF[5]
    SLICE_X162Y142       LUT3 (Prop_lut3_I1_O)        0.044     0.771 r  leds_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.124     4.894    leds_OBUF[5]
    C21                  OBUF (Prop_obuf_I_O)         1.320     6.215 r  leds_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.215    leds[5]
    C21                                                               r  leds[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dip_sw[11]
                            (input port)
  Destination:            leds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        6.216ns  (logic 1.547ns (24.885%)  route 4.669ns (75.115%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L7                                                0.000     0.000 r  dip_sw[11] (IN)
                         net (fo=0)                   0.000     0.000    dip_sw[11]
    L7                   IBUF (Prop_ibuf_I_O)         0.239     0.239 r  dip_sw_IBUF[11]_inst/O
                         net (fo=4, routed)           0.558     0.797    dip_sw_IBUF[11]
    SLICE_X162Y142       LUT3 (Prop_lut3_I2_O)        0.045     0.842 r  leds_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.111     4.953    leds_OBUF[3]
    D23                  OBUF (Prop_obuf_I_O)         1.263     6.216 r  leds_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.216    leds[3]
    D23                                                               r  leds[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dip_sw[7]
                            (input port)
  Destination:            leds[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        6.237ns  (logic 1.548ns (24.815%)  route 4.689ns (75.185%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N6                                                0.000     0.000 r  dip_sw[7] (IN)
                         net (fo=0)                   0.000     0.000    dip_sw[7]
    N6                   IBUF (Prop_ibuf_I_O)         0.239     0.239 r  dip_sw_IBUF[7]_inst/O
                         net (fo=2, routed)           0.446     0.685    dip_sw_IBUF[7]
    SLICE_X163Y141       LUT6 (Prop_lut6_I1_O)        0.045     0.730 r  leds_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           4.243     4.973    leds_OBUF[15]
    B20                  OBUF (Prop_obuf_I_O)         1.263     6.237 r  leds_OBUF[15]_inst/O
                         net (fo=0)                   0.000     6.237    leds[15]
    B20                                                               r  leds[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dip_sw[12]
                            (input port)
  Destination:            leds[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        6.296ns  (logic 1.608ns (25.538%)  route 4.688ns (74.462%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M5                                                0.000     0.000 r  dip_sw[12] (IN)
                         net (fo=0)                   0.000     0.000    dip_sw[12]
    M5                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  dip_sw_IBUF[12]_inst/O
                         net (fo=3, routed)           0.474     0.711    dip_sw_IBUF[12]
    SLICE_X163Y141       LUT5 (Prop_lut5_I4_O)        0.046     0.757 r  leds_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.214     4.971    leds_OBUF[4]
    C22                  OBUF (Prop_obuf_I_O)         1.325     6.296 r  leds_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.296    leds[4]
    C22                                                               r  leds[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dip_sw[8]
                            (input port)
  Destination:            leds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        6.534ns  (logic 1.531ns (23.425%)  route 5.003ns (76.574%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M6                                                0.000     0.000 r  dip_sw[8] (IN)
                         net (fo=0)                   0.000     0.000    dip_sw[8]
    M6                   IBUF (Prop_ibuf_I_O)         0.244     0.244 r  dip_sw_IBUF[8]_inst/O
                         net (fo=4, routed)           0.435     0.678    dip_sw_IBUF[8]
    SLICE_X163Y142       LUT4 (Prop_lut4_I0_O)        0.045     0.723 r  leds_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.568     5.292    leds_OBUF[1]
    E21                  OBUF (Prop_obuf_I_O)         1.242     6.534 r  leds_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.534    leds[1]
    E21                                                               r  leds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dip_sw[10]
                            (input port)
  Destination:            leds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        6.541ns  (logic 1.572ns (24.037%)  route 4.969ns (75.963%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M7                                                0.000     0.000 r  dip_sw[10] (IN)
                         net (fo=0)                   0.000     0.000    dip_sw[10]
    M7                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  dip_sw_IBUF[10]_inst/O
                         net (fo=2, routed)           0.483     0.723    dip_sw_IBUF[10]
    SLICE_X163Y142       LUT6 (Prop_lut6_I5_O)        0.045     0.768 r  leds_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.486     5.254    leds_OBUF[2]
    A24                  OBUF (Prop_obuf_I_O)         1.287     6.541 r  leds_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.541    leds[2]
    A24                                                               r  leds[2] (OUT)
  -------------------------------------------------------------------    -------------------





