verilog work "PC.v"
verilog work "microProcessor.v"
verilog work "MDR.v"
verilog work "MBRU.v"
verilog work "MAR.v"
verilog work "GPR.v"
verilog work "decoder.v"
verilog work "ALU.v"
verilog work "UART_TX.v"
verilog work "UART_RX.v"
verilog work "Processor.v"
verilog work "MUX2to1_8bit.v"
verilog work "MUX2to1_16bit.v"
verilog work "MUX2to1.v"
verilog work "ipcore_dir/InsROM.v"
verilog work "ipcore_dir/DataRAM.v"
verilog work "IO_MODULE.v"
verilog work "DMUX1to2_8bit.v"
verilog work "CLOCK_GEN.v"
verilog work "CPU.v"
verilog work "CPU_TEST.v"
verilog work "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
