digraph "" {
	RStat_q1 -> RStat_q2	 [weight=1.0];
	RStat_q2 -> RStat_q3	 [weight=1.0];
	RStat_q2 -> RStatStart	 [weight=1.0];
	RStat_q3 -> RStatStart	 [weight=1.0];
	ReadStatusOp -> StartOp	 [weight=1.0];
	WCtrlDataStart -> Busy	 [weight=2.0];
	WCtrlDataStart -> WCtrlDataStart_q1	 [weight=1.0];
	WCtrlDataStart -> WCtrlDataStart_q	 [weight=1.0];
	SyncStatMdcEn -> Busy	 [weight=2.0];
	SyncStatMdcEn -> ScanStatusOp	 [weight=1.0];
	SyncStatMdcEn -> Nvalid	 [weight=1.0];
	RStatStart_q1 -> ReadStatusOp	 [weight=1.0];
	RStatStart_q1 -> RStatStart_q2	 [weight=1.0];
	InProgress -> Busy	 [weight=2.0];
	InProgress -> ByteSelect	 [weight=4.0];
	InProgress -> LatchByte1_d2	 [weight=1.0];
	InProgress -> InProgress_q1	 [weight=1.0];
	InProgress -> LatchByte0_d2	 [weight=1.0];
	InProgress -> ScanStatusOp	 [weight=1.0];
	InProgress -> WriteOp	 [weight=1.0];
	InProgress -> BitCounter	 [weight=3.0];
	RStatStart_q2 -> ReadStatusOp	 [weight=1.0];
	EndBusy_d -> EndBusy	 [weight=1.0];
	RStatStart -> Busy	 [weight=2.0];
	RStatStart -> RStatStart_q1	 [weight=1.0];
	WCtrlData_q3 -> WCtrlDataStart	 [weight=1.0];
	WCtrlData -> Busy	 [weight=2.0];
	WCtrlData -> WCtrlData_q1	 [weight=1.0];
	LatchByte1_d2 -> LatchByte1_d	 [weight=1.0];
	LatchByte0_d -> LatchByte	 [weight=1.0];
	EndOp -> InProgress	 [weight=1.0];
	EndOp -> WriteOp	 [weight=1.0];
	LatchByte1_d -> LatchByte	 [weight=1.0];
	Reset -> RStat_q1	 [weight=2.0];
	Reset -> RStat_q2	 [weight=2.0];
	Reset -> RStat_q3	 [weight=2.0];
	Reset -> Busy	 [weight=3.0];
	Reset -> WCtrlDataStart	 [weight=3.0];
	Reset -> SyncStatMdcEn	 [weight=2.0];
	Reset -> RStatStart_q1	 [weight=2.0];
	Reset -> LatchByte	 [weight=3.0];
	Reset -> InProgress	 [weight=3.0];
	Reset -> RStatStart_q2	 [weight=2.0];
	Reset -> EndBusy_d	 [weight=2.0];
	Reset -> UpdateMIIRX_DATAReg	 [weight=3.0];
	Reset -> RStatStart	 [weight=3.0];
	Reset -> WCtrlData_q3	 [weight=2.0];
	Reset -> LatchByte0_d	 [weight=2.0];
	Reset -> LatchByte1_d	 [weight=2.0];
	Reset -> WCtrlDataStart_q1	 [weight=2.0];
	Reset -> WCtrlData_q1	 [weight=2.0];
	Reset -> WCtrlData_q2	 [weight=2.0];
	Reset -> WCtrlDataStart_q2	 [weight=2.0];
	Reset -> InProgress_q1	 [weight=2.0];
	Reset -> InProgress_q3	 [weight=2.0];
	Reset -> InProgress_q2	 [weight=2.0];
	Reset -> EndBusy	 [weight=2.0];
	Reset -> WCtrlDataStart_q	 [weight=3.0];
	Reset -> WriteOp	 [weight=3.0];
	Reset -> Nvalid	 [weight=3.0];
	Reset -> ScanStat_q1	 [weight=2.0];
	Reset -> ScanStat_q2	 [weight=2.0];
	Reset -> BitCounter	 [weight=4.0];
	WCtrlDataStart_q1 -> WCtrlDataStart_q2	 [weight=1.0];
	WCtrlDataStart_q1 -> WriteDataOp	 [weight=1.0];
	WCtrlData_q1 -> WCtrlData_q2	 [weight=1.0];
	WCtrlData_q2 -> WCtrlDataStart	 [weight=1.0];
	WCtrlData_q2 -> WCtrlData_q3	 [weight=1.0];
	WCtrlDataStart_q2 -> WriteDataOp	 [weight=1.0];
	InProgress_q1 -> InProgress_q2	 [weight=1.0];
	InProgress_q1 -> ScanStatusOp	 [weight=1.0];
	InProgress_q3 -> Busy	 [weight=2.0];
	InProgress_q3 -> EndBusy_d	 [weight=1.0];
	InProgress_q3 -> Nvalid	 [weight=2.0];
	InProgress_q2 -> EndBusy_d	 [weight=1.0];
	InProgress_q2 -> InProgress_q3	 [weight=1.0];
	InProgress_q2 -> ScanStatusOp	 [weight=1.0];
	InProgress_q2 -> Nvalid	 [weight=2.0];
	LatchByte0_d2 -> LatchByte0_d	 [weight=1.0];
	EndBusy -> Busy	 [weight=2.0];
	EndBusy -> WCtrlDataStart	 [weight=2.0];
	EndBusy -> UpdateMIIRX_DATAReg	 [weight=2.0];
	EndBusy -> RStatStart	 [weight=2.0];
	EndBusy -> WCtrlDataStart_q	 [weight=2.0];
	MdcEn -> SyncStatMdcEn	 [weight=1.0];
	MdcEn -> RStatStart_q1	 [weight=1.0];
	MdcEn -> LatchByte	 [weight=2.0];
	MdcEn -> InProgress	 [weight=2.0];
	MdcEn -> RStatStart_q2	 [weight=1.0];
	MdcEn -> LatchByte0_d	 [weight=1.0];
	MdcEn -> LatchByte1_d	 [weight=1.0];
	MdcEn -> WCtrlDataStart_q1	 [weight=1.0];
	MdcEn -> WCtrlDataStart_q2	 [weight=1.0];
	MdcEn -> InProgress_q1	 [weight=1.0];
	MdcEn -> InProgress_q3	 [weight=1.0];
	MdcEn -> InProgress_q2	 [weight=1.0];
	MdcEn -> WriteOp	 [weight=2.0];
	MdcEn -> BitCounter	 [weight=3.0];
	WCtrlDataStart_q -> UpdateMIIRX_DATAReg	 [weight=2.0];
	ScanStatusOp -> StartOp	 [weight=1.0];
	RStat -> RStat_q1	 [weight=1.0];
	RStat -> Busy	 [weight=2.0];
	WriteDataOp -> WriteOp	 [weight=1.0];
	WriteDataOp -> StartOp	 [weight=1.0];
	WriteOp -> ByteSelect	 [weight=2.0];
	WriteOp -> LatchByte1_d2	 [weight=1.0];
	WriteOp -> LatchByte0_d2	 [weight=1.0];
	NoPre -> ByteSelect	 [weight=1.0];
	NoPre -> BitCounter	 [weight=2.0];
	StartOp -> InProgress	 [weight=2.0];
	StartOp -> WriteOp	 [weight=2.0];
	ScanStat -> ScanStat_q1	 [weight=1.0];
	Nvalid -> Busy	 [weight=2.0];
	ScanStat_q1 -> ScanStat_q2	 [weight=1.0];
	ScanStat_q2 -> SyncStatMdcEn	 [weight=1.0];
	ScanStat_q2 -> Nvalid	 [weight=1.0];
	BitCounter -> ByteSelect	 [weight=4.0];
	BitCounter -> LatchByte1_d2	 [weight=1.0];
	BitCounter -> EndOp	 [weight=1.0];
	BitCounter -> LatchByte0_d2	 [weight=1.0];
	BitCounter -> BitCounter	 [weight=3.0];
}
