## Sequential circuit
![img01](./assets/img01.jpg)
## SR Latch
![img02](./assets/img02.jpg)
## Cases
![img03](./assets/img03.jpg)
![img04](./assets/img04.jpg)
![img05](./assets/img05.jpg)
## Sr Latch using NAND GATE
![img06](./assets/img06.jpg)


# Question : 
## what is clock?
![part02_01](./assets/clock.jpg)

## Difference between Latch and flip flop
![part02_01](./assets/part02_01.jpg)
![part02_02](./assets/part02_02.jpg)

## Introduction to SR flip flop
![part03_01](./assets/part03_01.jpg)
![part03_02](./assets/part03_02.jpg)
![part03_03](./assets/part03_03.jpg)
![part03_04](./assets/part03_04.jpg)

<br><br>

# D - FLIP FLOP
![D01](./assets/D01.jpg)
![D02](./assets/D02.jpg)

<br><br>

# JK - Flip flop
![JK01](./assets/JK01.jpg)
![JK02](./assets/jk02.jpg)