#--  Synopsys, Inc.
#--  Version R-2021.03L-SP1
#--  Project file C:\Users\Duncan\git\ForthCPU\impl1\scratchproject.prs

#project files
add_file -verilog -vlog_std sysv "C:/Users/Duncan/git/ForthCPU/impl1/source/registers.v"
add_file -verilog -vlog_std sysv "C:/Users/Duncan/git/ForthCPU/impl1/source/alu.v"
add_file -verilog -vlog_std sysv "C:/Users/Duncan/git/ForthCPU/impl1/source/data_sources.v"
add_file -verilog -vlog_std sysv "C:/Users/Duncan/git/ForthCPU/impl1/source/multiplier.v"
add_file -verilog -vlog_std sysv "C:/Users/Duncan/git/ForthCPU/impl1/source/forth_cpu.v"
add_file -verilog -vlog_std sysv "C:/Users/Duncan/git/ForthCPU/impl1/source/forth_cpu_testbench.v"
add_file -verilog -vlog_std sysv "C:/Users/Duncan/git/ForthCPU/impl1/source/instruction_decode.v"
add_file -verilog -vlog_std sysv "C:/Users/Duncan/git/ForthCPU/impl1/source/instruction_decoder_testbench.v"
add_file -verilog -vlog_std sysv "C:/Users/Duncan/git/ForthCPU/impl1/source/register.v"
add_file -verilog -vlog_std sysv "C:/Users/Duncan/git/ForthCPU/impl1/source/register_file.v"
add_file -verilog -vlog_std sysv "C:/Users/Duncan/git/ForthCPU/impl1/source/register_file_testbench.v"
add_file -verilog -vlog_std sysv "C:/Users/Duncan/git/ForthCPU/impl1/source/register_testbench.v"
add_file -verilog -vlog_std sysv "C:/Users/Duncan/git/ForthCPU/impl1/tests/data_sources_testbench.v"
add_file -verilog -vlog_std sysv "C:/Users/Duncan/git/ForthCPU/impl1/tests/forth_cpu_testbench.v"
add_file -verilog -vlog_std sysv "C:/Users/Duncan/git/ForthCPU/impl1/tests/instruction_decoder_testbench.v"
add_file -verilog -vlog_std sysv "C:/Users/Duncan/git/ForthCPU/impl1/tests/register_file_testbench.v"
add_file -verilog -vlog_std sysv "C:/Users/Duncan/git/ForthCPU/impl1/tests/register_testbench.v"
add_file -verilog -vlog_std sysv "C:/Users/Duncan/git/ForthCPU/impl1/tests/regs_testbench.v"
add_file -verilog -vlog_std sysv "C:/Users/Duncan/git/ForthCPU/impl1/tests/testbench.v"


#implementation: "impl1"
impl -add C:\Users\Duncan\git\ForthCPU\impl1 -type fpga

#
#implementation attributes

set_option -vlog_std sysv
set_option -project_relative_includes 1
set_option -include_path {C:/Users/Duncan/git/ForthCPU/impl1/}
set_option -include_path {C:/Users/Duncan/git/ForthCPU}

#device options
set_option -technology MACHXO3L
set_option -part LCMXO3L_6900C
set_option -package BG256C
set_option -speed_grade -5
set_option -part_companion ""

#compilation/mapping options
set_option -top_module "testbench"

# hdl_compiler_options
set_option -distributed_compile 0
set_option -hdl_strict_syntax 0

# mapper_without_write_options
set_option -frequency 100
set_option -srs_instrumentation 1

# mapper_options
set_option -write_verilog 0
set_option -write_structural_verilog 0
set_option -write_vhdl 0

# Lattice XP
set_option -maxfan 1000
set_option -disable_io_insertion 0
set_option -retiming 0
set_option -pipe 1
set_option -forcegsr false
set_option -fix_gated_and_generated_clocks 1
set_option -rw_check_on_ram 1
set_option -update_models_cp 0
set_option -syn_edif_array_rename 1
set_option -Write_declared_clocks_only 1
set_option -seqshift_no_replicate 0

# NFilter
set_option -no_sequential_opt 0

# sequential_optimization_options
set_option -symbolic_fsm_compiler 1

# Compiler Options
set_option -compiler_compatible 0
set_option -resource_sharing 1
set_option -multi_file_compilation_unit 1

# Compiler Options
set_option -auto_infer_blackbox 0

#automatic place and route (vendor) options
set_option -write_apr_constraint 1

#set result format/file last
project -result_file "C:/Users/Duncan/git/ForthCPU/impl1/ForthCPU_impl1.edi"

#set log file 
set_option log_file "C:/Users/Duncan/git/ForthCPU/impl1/ForthCPU_impl1.srf" 
impl -active "impl1"
