
*** Running vivado
    with args -log jtag_axi_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source jtag_axi_0.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source jtag_axi_0.tcl -notrace
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: jtag_axi_0
Command: synth_design -top jtag_axi_0 -part xc7k325tffg900-2 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-86] Your Synthesis license expires in 9 day(s)
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17263
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/alex/tools/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'rx_fifo_rden_wire', assumed default net type 'wire' [/home/alex/SecurityReconfiguration/dfx_genesys/dfx_genesys.gen/sources_1/ip/jtag_axi_0/hdl/jtag_axi_v1_2_syn_rfs.v:235]
INFO: [Synth 8-11241] undeclared symbol 'rx_fifo_rden_wire', assumed default net type 'wire' [/home/alex/SecurityReconfiguration/dfx_genesys/dfx_genesys.gen/sources_1/ip/jtag_axi_0/hdl/jtag_axi_v1_2_syn_rfs.v:276]
INFO: [Synth 8-11241] undeclared symbol 'xsdb_den_wr_cmd_fifo', assumed default net type 'wire' [/home/alex/SecurityReconfiguration/dfx_genesys/dfx_genesys.gen/sources_1/ip/jtag_axi_0/hdl/jtag_axi_v1_2_syn_rfs.v:474]
INFO: [Synth 8-11241] undeclared symbol 'xsdb_den_rd_cmd_fifo', assumed default net type 'wire' [/home/alex/SecurityReconfiguration/dfx_genesys/dfx_genesys.gen/sources_1/ip/jtag_axi_0/hdl/jtag_axi_v1_2_syn_rfs.v:475]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2513.297 ; gain = 372.770 ; free physical = 4648 ; free virtual = 10670
Synthesis current peak Physical Memory [PSS] (MB): peak = 1928.802; parent = 1723.191; children = 205.610
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3514.676; parent = 2516.270; children = 998.406
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'jtag_axi_0' [/home/alex/SecurityReconfiguration/dfx_genesys/dfx_genesys.gen/sources_1/ip/jtag_axi_0/synth/jtag_axi_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray' [/home/alex/tools/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:283]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray' (0#1) [/home/alex/tools/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:283]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray__parameterized2' [/home/alex/tools/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:283]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray__parameterized2' (0#1) [/home/alex/tools/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:283]
WARNING: [Synth 8-7071] port 'sl_iport0' of module 'jtag_axi_v1_2_16_jtag_axi' is unconnected for instance 'inst' [/home/alex/SecurityReconfiguration/dfx_genesys/dfx_genesys.gen/sources_1/ip/jtag_axi_0/synth/jtag_axi_0.v:137]
WARNING: [Synth 8-7071] port 'sl_oport0' of module 'jtag_axi_v1_2_16_jtag_axi' is unconnected for instance 'inst' [/home/alex/SecurityReconfiguration/dfx_genesys/dfx_genesys.gen/sources_1/ip/jtag_axi_0/synth/jtag_axi_0.v:137]
WARNING: [Synth 8-7023] instance 'inst' of module 'jtag_axi_v1_2_16_jtag_axi' has 41 connections declared, but only 39 given [/home/alex/SecurityReconfiguration/dfx_genesys/dfx_genesys.gen/sources_1/ip/jtag_axi_0/synth/jtag_axi_0.v:137]
INFO: [Synth 8-6155] done synthesizing module 'jtag_axi_0' (0#1) [/home/alex/SecurityReconfiguration/dfx_genesys/dfx_genesys.gen/sources_1/ip/jtag_axi_0/synth/jtag_axi_0.v:53]
WARNING: [Synth 8-7129] Port axi_rd_reset in module jtag_axi_v1_2_16_read_axilite is either unconnected or has no load
WARNING: [Synth 8-7129] Port rx_fifo_full in module jtag_axi_v1_2_16_read_axilite is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_wr_reset in module jtag_axi_v1_2_16_write_axilite is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_fifo_empty in module jtag_axi_v1_2_16_write_axilite is either unconnected or has no load
WARNING: [Synth 8-7129] Port write_data_valid in module jtag_axi_v1_2_16_write_axilite is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_awid[0] in module jtag_axi_v1_2_16_axi_bridge is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_awlen[7] in module jtag_axi_v1_2_16_axi_bridge is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_awlen[6] in module jtag_axi_v1_2_16_axi_bridge is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_awlen[5] in module jtag_axi_v1_2_16_axi_bridge is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_awlen[4] in module jtag_axi_v1_2_16_axi_bridge is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_awlen[3] in module jtag_axi_v1_2_16_axi_bridge is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_awlen[2] in module jtag_axi_v1_2_16_axi_bridge is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_awlen[1] in module jtag_axi_v1_2_16_axi_bridge is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_awlen[0] in module jtag_axi_v1_2_16_axi_bridge is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_awsize[2] in module jtag_axi_v1_2_16_axi_bridge is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_awsize[1] in module jtag_axi_v1_2_16_axi_bridge is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_awsize[0] in module jtag_axi_v1_2_16_axi_bridge is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_awburst[1] in module jtag_axi_v1_2_16_axi_bridge is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_awburst[0] in module jtag_axi_v1_2_16_axi_bridge is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_awlock in module jtag_axi_v1_2_16_axi_bridge is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_awcache[3] in module jtag_axi_v1_2_16_axi_bridge is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_awcache[2] in module jtag_axi_v1_2_16_axi_bridge is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_awcache[1] in module jtag_axi_v1_2_16_axi_bridge is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_awcache[0] in module jtag_axi_v1_2_16_axi_bridge is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_awqos[3] in module jtag_axi_v1_2_16_axi_bridge is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_awqos[2] in module jtag_axi_v1_2_16_axi_bridge is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_awqos[1] in module jtag_axi_v1_2_16_axi_bridge is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_awqos[0] in module jtag_axi_v1_2_16_axi_bridge is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_wlast in module jtag_axi_v1_2_16_axi_bridge is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_arid[0] in module jtag_axi_v1_2_16_axi_bridge is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_arlen[7] in module jtag_axi_v1_2_16_axi_bridge is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_arlen[6] in module jtag_axi_v1_2_16_axi_bridge is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_arlen[5] in module jtag_axi_v1_2_16_axi_bridge is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_arlen[4] in module jtag_axi_v1_2_16_axi_bridge is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_arlen[3] in module jtag_axi_v1_2_16_axi_bridge is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_arlen[2] in module jtag_axi_v1_2_16_axi_bridge is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_arlen[1] in module jtag_axi_v1_2_16_axi_bridge is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_arlen[0] in module jtag_axi_v1_2_16_axi_bridge is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_arsize[2] in module jtag_axi_v1_2_16_axi_bridge is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_arsize[1] in module jtag_axi_v1_2_16_axi_bridge is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_arsize[0] in module jtag_axi_v1_2_16_axi_bridge is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_arburst[1] in module jtag_axi_v1_2_16_axi_bridge is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_arburst[0] in module jtag_axi_v1_2_16_axi_bridge is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_arlock in module jtag_axi_v1_2_16_axi_bridge is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_arcache[3] in module jtag_axi_v1_2_16_axi_bridge is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_arcache[2] in module jtag_axi_v1_2_16_axi_bridge is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_arcache[1] in module jtag_axi_v1_2_16_axi_bridge is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_arcache[0] in module jtag_axi_v1_2_16_axi_bridge is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_arqos[3] in module jtag_axi_v1_2_16_axi_bridge is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_arqos[2] in module jtag_axi_v1_2_16_axi_bridge is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_arqos[1] in module jtag_axi_v1_2_16_axi_bridge is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_arqos[0] in module jtag_axi_v1_2_16_axi_bridge is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_bid[0] in module jtag_axi_v1_2_16_axi_bridge is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_rlast in module jtag_axi_v1_2_16_axi_bridge is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_rid[0] in module jtag_axi_v1_2_16_axi_bridge is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALMOST_FULL_I in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_I in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALMOST_EMPTY_I in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_EMPTY_I in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_ACK_I in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port OVERFLOW_I in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port UNDERFLOW_I in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_COUNT_I[4] in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_COUNT_I[3] in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_COUNT_I[2] in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_COUNT_I[1] in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_COUNT_I[0] in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_DATA_COUNT_I[4] in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_DATA_COUNT_I[3] in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_DATA_COUNT_I[2] in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_DATA_COUNT_I[1] in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_DATA_COUNT_I[0] in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_DATA_COUNT_I[4] in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_DATA_COUNT_I[3] in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_DATA_COUNT_I[2] in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_DATA_COUNT_I[1] in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_DATA_COUNT_I[0] in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR_I in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR_I in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_RST in module wr_status_flags_as__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RST_FULL_FF in module wr_status_flags_as__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SAFETY_CKT_WR_RST in module wr_status_flags_as__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS3[3] in module wr_status_flags_as__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS3[2] in module wr_status_flags_as__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS3[1] in module wr_status_flags_as__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS3[0] in module wr_status_flags_as__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RST in module wr_bin_cntr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_EN_INTO_LOGIC in module wr_logic__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_RST_INTO_LOGIC in module wr_logic__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_EN in module wr_logic__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SRST_FULL_FF in module wr_logic__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_RST_BUSY in module wr_logic__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port EMPTY in module wr_logic__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RAM_RD_EN in module wr_logic__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALMOST_EMPTY in module wr_logic__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH[3] in module wr_logic__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH[2] in module wr_logic__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH[1] in module wr_logic__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH[0] in module wr_logic__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_ASSERT[3] in module wr_logic__parameterized0 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2867.250 ; gain = 726.723 ; free physical = 4666 ; free virtual = 10691
Synthesis current peak Physical Memory [PSS] (MB): peak = 2209.681; parent = 2004.070; children = 205.610
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3865.660; parent = 2867.254; children = 998.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2867.250 ; gain = 726.723 ; free physical = 4665 ; free virtual = 10690
Synthesis current peak Physical Memory [PSS] (MB): peak = 2209.681; parent = 2004.070; children = 205.610
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3865.660; parent = 2867.254; children = 998.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2867.250 ; gain = 726.723 ; free physical = 4665 ; free virtual = 10690
Synthesis current peak Physical Memory [PSS] (MB): peak = 2209.681; parent = 2004.070; children = 205.610
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3865.660; parent = 2867.254; children = 998.406
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2867.250 ; gain = 0.000 ; free physical = 4680 ; free virtual = 10705
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/alex/SecurityReconfiguration/dfx_genesys/dfx_genesys.gen/sources_1/ip/jtag_axi_0/jtag_axi_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/alex/SecurityReconfiguration/dfx_genesys/dfx_genesys.gen/sources_1/ip/jtag_axi_0/jtag_axi_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/alex/SecurityReconfiguration/dfx_genesys/dfx_genesys.gen/sources_1/ip/jtag_axi_0/constraints/jtag_axi.xdc] for cell 'inst'
Finished Parsing XDC File [/home/alex/SecurityReconfiguration/dfx_genesys/dfx_genesys.gen/sources_1/ip/jtag_axi_0/constraints/jtag_axi.xdc] for cell 'inst'
Parsing XDC File [/home/alex/SecurityReconfiguration/dfx_genesys/dfx_genesys.runs/jtag_axi_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/alex/SecurityReconfiguration/dfx_genesys/dfx_genesys.runs/jtag_axi_0_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/alex/tools/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/jtag_axi_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/jtag_axi_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 8 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2947.820 ; gain = 0.000 ; free physical = 4588 ; free virtual = 10626
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2947.820 ; gain = 0.000 ; free physical = 4588 ; free virtual = 10626
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/alex/tools/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2947.820 ; gain = 807.293 ; free physical = 4683 ; free virtual = 10721
Synthesis current peak Physical Memory [PSS] (MB): peak = 2209.681; parent = 2004.070; children = 205.610
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3914.215; parent = 2915.809; children = 998.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2947.820 ; gain = 807.293 ; free physical = 4683 ; free virtual = 10721
Synthesis current peak Physical Memory [PSS] (MB): peak = 2209.681; parent = 2004.070; children = 205.610
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3914.215; parent = 2915.809; children = 998.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/alex/SecurityReconfiguration/dfx_genesys/dfx_genesys.runs/jtag_axi_0_synth_1/dont_touch.xdc, line 9).
Applied set_property KEEP_HIERARCHY = SOFT for inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2947.820 ; gain = 807.293 ; free physical = 4683 ; free virtual = 10721
Synthesis current peak Physical Memory [PSS] (MB): peak = 2209.681; parent = 2004.070; children = 205.610
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3914.215; parent = 2915.809; children = 998.406
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'jtag_axi_v1_2_16_cmd_decode'
INFO: [Synth 8-802] inferred FSM for state register 'gpregsm1.curr_fwft_state_reg' in module 'rd_fwft'
INFO: [Synth 8-802] inferred FSM for state register 'wr_done_state_reg' in module 'jtag_axi_v1_2_16_jtag_axi_engine'
INFO: [Synth 8-802] inferred FSM for state register 'rd_done_state_reg' in module 'jtag_axi_v1_2_16_jtag_axi_engine'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'jtag_axi_v1_2_16_write_axilite'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'jtag_axi_v1_2_16_read_axilite'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
           READ_CMD_FIFO |                               01 |                               01
         AXI_TRANSACTION |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'jtag_axi_v1_2_16_cmd_decode'
INFO: [Synth 8-6159] Found Keep on FSM register 'gpregsm1.curr_fwft_state_reg' in module 'rd_fwft', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               10 |                               10
       both_stages_valid |                               11 |                               11
            stage2_valid |                               01 |                               01
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                RDQ_IDLE |                              001 |                              001
             RDQ_CMD_CNT |                              010 |                              010
            RDQ_DONE_CNT |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'rd_done_state_reg' in module 'jtag_axi_v1_2_16_jtag_axi_engine'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                WRQ_IDLE |                              001 |                              001
             WRQ_CMD_CNT |                              010 |                              010
            WRQ_DONE_CNT |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'wr_done_state_reg' in module 'jtag_axi_v1_2_16_jtag_axi_engine'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
            READ_TX_FIFO |                           000001 |                           000001
        AXI_WR_ADDR_DATA |                           000010 |                           000010
      AXI_WR_SLAVE_READY |                           000100 |                           000100
             WAIT_WREADY |                           010000 |                           010000
            WAIT_AWREADY |                           001000 |                           001000
         AXI_WR_RESPONSE |                           100000 |                           100000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'jtag_axi_v1_2_16_write_axilite'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                READ_AXI |                              001 |                              001
             AXI_RD_ADDR |                              010 |                              010
             AXI_RD_DATA |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'jtag_axi_v1_2_16_read_axilite'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2947.820 ; gain = 807.293 ; free physical = 4658 ; free virtual = 10698
Synthesis current peak Physical Memory [PSS] (MB): peak = 2209.681; parent = 2004.070; children = 205.610
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3914.215; parent = 2915.809; children = 998.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 4     
	   2 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 7     
	   2 Input    3 Bit       Adders := 2     
+---XORs : 
	   2 Input      8 Bit         XORs := 4     
	   2 Input      4 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 142   
+---Registers : 
	              128 Bit    Registers := 1     
	               64 Bit    Registers := 10    
	               32 Bit    Registers := 9     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 11    
	                8 Bit    Registers := 27    
	                5 Bit    Registers := 9     
	                4 Bit    Registers := 33    
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 153   
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 3     
	   2 Input    8 Bit        Muxes := 1     
	   7 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 3     
	   2 Input    3 Bit        Muxes := 4     
	   3 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 50    
	   4 Input    2 Bit        Muxes := 4     
	   5 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 50    
	   3 Input    1 Bit        Muxes := 15    
	   4 Input    1 Bit        Muxes := 31    
	   7 Input    1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2947.820 ; gain = 807.293 ; free physical = 4637 ; free virtual = 10693
Synthesis current peak Physical Memory [PSS] (MB): peak = 2209.681; parent = 2004.070; children = 205.610
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3922.223; parent = 2923.816; children = 998.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+-----------------------------------------------------------------------------------------------------------+----------------+----------------------+--------------+
|Module Name | RTL Object                                                                                                | Inference      | Size (Depth x Width) | Primitives   | 
+------------+-----------------------------------------------------------------------------------------------------------+----------------+----------------------+--------------+
|inst        | jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 256 x 32             | RAM64M x 44  | 
+------------+-----------------------------------------------------------------------------------------------------------+----------------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2947.820 ; gain = 807.293 ; free physical = 4424 ; free virtual = 10486
Synthesis current peak Physical Memory [PSS] (MB): peak = 2209.681; parent = 2004.070; children = 205.610
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3922.223; parent = 2923.816; children = 998.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2947.820 ; gain = 807.293 ; free physical = 4524 ; free virtual = 10586
Synthesis current peak Physical Memory [PSS] (MB): peak = 2209.681; parent = 2004.070; children = 205.610
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3922.223; parent = 2923.816; children = 998.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+------------+-----------------------------------------------------------------------------------------------------------+----------------+----------------------+--------------+
|Module Name | RTL Object                                                                                                | Inference      | Size (Depth x Width) | Primitives   | 
+------------+-----------------------------------------------------------------------------------------------------------+----------------+----------------------+--------------+
|inst        | jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 256 x 32             | RAM64M x 44  | 
+------------+-----------------------------------------------------------------------------------------------------------+----------------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2947.820 ; gain = 807.293 ; free physical = 4519 ; free virtual = 10581
Synthesis current peak Physical Memory [PSS] (MB): peak = 2209.681; parent = 2004.070; children = 205.610
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3922.223; parent = 2923.816; children = 998.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-3295] tying undriven pin jtag_axi_engine_u/wr_cmd_fifowren_axi_ff_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin jtag_axi_engine_u/rd_cmd_fifowren_axi_ff_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin jtag_axi_engine_u/wr_cmd_fifowren_axi_ff3_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin jtag_axi_engine_u/rd_cmd_fifowren_axi_ff3_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[36] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[35] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[34] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[33] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[32] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[31] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[30] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[29] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[28] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[27] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[26] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[25] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[24] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[23] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[22] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[21] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[20] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[19] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[18] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[17] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[16] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[15] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[14] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[13] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[12] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[11] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[10] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[9] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[8] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[7] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[6] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[5] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[4] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[3] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[2] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[1] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[0] to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2947.820 ; gain = 807.293 ; free physical = 4509 ; free virtual = 10572
Synthesis current peak Physical Memory [PSS] (MB): peak = 2209.681; parent = 2004.070; children = 205.610
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3922.223; parent = 2923.816; children = 998.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2947.820 ; gain = 807.293 ; free physical = 4509 ; free virtual = 10572
Synthesis current peak Physical Memory [PSS] (MB): peak = 2209.681; parent = 2004.070; children = 205.610
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3922.223; parent = 2923.816; children = 998.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2947.820 ; gain = 807.293 ; free physical = 4509 ; free virtual = 10572
Synthesis current peak Physical Memory [PSS] (MB): peak = 2209.681; parent = 2004.070; children = 205.610
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3922.223; parent = 2923.816; children = 998.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2947.820 ; gain = 807.293 ; free physical = 4509 ; free virtual = 10572
Synthesis current peak Physical Memory [PSS] (MB): peak = 2209.681; parent = 2004.070; children = 205.610
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3922.223; parent = 2923.816; children = 998.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2947.820 ; gain = 807.293 ; free physical = 4509 ; free virtual = 10572
Synthesis current peak Physical Memory [PSS] (MB): peak = 2209.681; parent = 2004.070; children = 205.610
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3922.223; parent = 2923.816; children = 998.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2947.820 ; gain = 807.293 ; free physical = 4509 ; free virtual = 10572
Synthesis current peak Physical Memory [PSS] (MB): peak = 2209.681; parent = 2004.070; children = 205.610
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3922.223; parent = 2923.816; children = 998.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+--------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name               | RTL Name                                                                                                                                                                                                                               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+--------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|jtag_axi_v1_2_16_jtag_axi | jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]     | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|jtag_axi_v1_2_16_jtag_axi | jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4] | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+--------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT1     |    18|
|2     |LUT2     |   113|
|3     |LUT3     |   103|
|4     |LUT4     |   103|
|5     |LUT5     |    76|
|6     |LUT6     |   171|
|7     |RAM64M   |    44|
|8     |RAMB18E1 |     1|
|9     |RAMB36E1 |     2|
|10    |SRL16E   |     2|
|11    |FDRE     |  1751|
|12    |FDSE     |    12|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2947.820 ; gain = 807.293 ; free physical = 4509 ; free virtual = 10572
Synthesis current peak Physical Memory [PSS] (MB): peak = 2209.681; parent = 2004.070; children = 205.610
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3922.223; parent = 2923.816; children = 998.406
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 51 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2947.820 ; gain = 726.723 ; free physical = 4561 ; free virtual = 10623
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2947.820 ; gain = 807.293 ; free physical = 4561 ; free virtual = 10623
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2947.820 ; gain = 0.000 ; free physical = 4669 ; free virtual = 10733
INFO: [Netlist 29-17] Analyzing 47 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2947.824 ; gain = 0.000 ; free physical = 4603 ; free virtual = 10667
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 44 instances were transformed.
  RAM64M => RAM64M (RAMD64E(x4)): 44 instances

Synth Design complete, checksum: 272eb857
INFO: [Common 17-83] Releasing license: Synthesis
87 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2947.824 ; gain = 1173.223 ; free physical = 4818 ; free virtual = 10882
INFO: [Common 17-1381] The checkpoint '/home/alex/SecurityReconfiguration/dfx_genesys/dfx_genesys.runs/jtag_axi_0_synth_1/jtag_axi_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP jtag_axi_0, cache-ID = f1b9c461faac54ae
INFO: [Coretcl 2-1174] Renamed 92 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/alex/SecurityReconfiguration/dfx_genesys/dfx_genesys.runs/jtag_axi_0_synth_1/jtag_axi_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file jtag_axi_0_utilization_synth.rpt -pb jtag_axi_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Mar  5 14:22:15 2023...
