\hypertarget{group__RTEMSScoreCPUlm32}{}\section{Lattice\+Micro32 (lm32)}
\label{group__RTEMSScoreCPUlm32}\index{LatticeMicro32 (lm32)@{LatticeMicro32 (lm32)}}


Lattice\+Micro32 (lm32) Architecture Support.  


\subsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group__RTEMSScoreCPUlm32CPUEndian}{C\+P\+U\+Endian}}
\begin{DoxyCompactList}\small\item\em C\+P\+U\+Endian. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group__RTEMSScoreCPUlm32Context}{Processor Dependent Context Management}}
\item 
\mbox{\hyperlink{group__RTEMSScoreCPUlm32Interrupt}{Processor Dependent Interrupt Management}}
\item 
\mbox{\hyperlink{group__RTEMSScoreCPUlm32ASM}{lm32 Assembler Support}}
\begin{DoxyCompactList}\small\item\em Lattice\+Micro32 (lm32) Assembler Support. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUlm32_gaf8e38596ad3db49995fd8eb9fb4e86b2}\label{group__RTEMSScoreCPUlm32_gaf8e38596ad3db49995fd8eb9fb4e86b2}} 
\#define {\bfseries C\+P\+U\+\_\+\+P\+E\+R\+\_\+\+C\+P\+U\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+S\+I\+ZE}~0
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUlm32_gaeb1ddd8f84f82b13fad2a05a3e7d0ab7}\label{group__RTEMSScoreCPUlm32_gaeb1ddd8f84f82b13fad2a05a3e7d0ab7}} 
\mbox{\hyperlink{group__RTEMSScoreBaseDefs_gac216239df231d5dbd15e3520b0b9313f}{R\+T\+E\+M\+S\+\_\+\+I\+N\+L\+I\+N\+E\+\_\+\+R\+O\+U\+T\+I\+NE}} void {\bfseries \+\_\+\+C\+P\+U\+\_\+\+Context\+\_\+volatile\+\_\+clobber} (uintptr\+\_\+t pattern)
\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUlm32_gaae027d9a906bb67d38ebd7a9104b976b}\label{group__RTEMSScoreCPUlm32_gaae027d9a906bb67d38ebd7a9104b976b}} 
\mbox{\hyperlink{group__RTEMSScoreBaseDefs_gac216239df231d5dbd15e3520b0b9313f}{R\+T\+E\+M\+S\+\_\+\+I\+N\+L\+I\+N\+E\+\_\+\+R\+O\+U\+T\+I\+NE}} void {\bfseries \+\_\+\+C\+P\+U\+\_\+\+Context\+\_\+validate} (uintptr\+\_\+t pattern)
\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUlm32_ga07618c93359f2485af2e98a96b330208}\label{group__RTEMSScoreCPUlm32_ga07618c93359f2485af2e98a96b330208}} 
\mbox{\hyperlink{group__RTEMSScoreBaseDefs_gac216239df231d5dbd15e3520b0b9313f}{R\+T\+E\+M\+S\+\_\+\+I\+N\+L\+I\+N\+E\+\_\+\+R\+O\+U\+T\+I\+NE}} void {\bfseries \+\_\+\+C\+P\+U\+\_\+\+Instruction\+\_\+illegal} (void)
\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUlm32_gab683a0a37a089e2a0fd3c356836d5499}\label{group__RTEMSScoreCPUlm32_gab683a0a37a089e2a0fd3c356836d5499}} 
\mbox{\hyperlink{group__RTEMSScoreBaseDefs_gac216239df231d5dbd15e3520b0b9313f}{R\+T\+E\+M\+S\+\_\+\+I\+N\+L\+I\+N\+E\+\_\+\+R\+O\+U\+T\+I\+NE}} void {\bfseries \+\_\+\+C\+P\+U\+\_\+\+Instruction\+\_\+no\+\_\+operation} (void)
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Lattice\+Micro32 (lm32) Architecture Support. 

