// Generated by CIRCT firtool-1.62.1
module BoothEncoderF64F32F16(
  input  [52:0]  io_in_a,
  input  [52:0]  io_in_b,
  input          io_is_fp64,
  input          io_is_fp32,
  output [106:0] io_out_pp_0,
  output [106:0] io_out_pp_1,
  output [106:0] io_out_pp_2,
  output [106:0] io_out_pp_3,
  output [106:0] io_out_pp_4,
  output [106:0] io_out_pp_5,
  output [106:0] io_out_pp_6,
  output [106:0] io_out_pp_7,
  output [106:0] io_out_pp_8,
  output [106:0] io_out_pp_9,
  output [106:0] io_out_pp_10,
  output [106:0] io_out_pp_11,
  output [106:0] io_out_pp_12,
  output [106:0] io_out_pp_13,
  output [106:0] io_out_pp_14,
  output [106:0] io_out_pp_15,
  output [106:0] io_out_pp_16,
  output [106:0] io_out_pp_17,
  output [106:0] io_out_pp_18,
  output [106:0] io_out_pp_19,
  output [106:0] io_out_pp_20,
  output [106:0] io_out_pp_21,
  output [106:0] io_out_pp_22,
  output [106:0] io_out_pp_23,
  output [106:0] io_out_pp_24,
  output [106:0] io_out_pp_25,
  output [106:0] io_out_pp_26
);

  wire [53:0] _GEN =
    io_is_fp64
      ? {1'h0, io_in_b}
      : io_is_fp32
          ? {2'h0, io_in_b[52:29], 4'h0, io_in_b[23:0]}
          : {1'h0,
             io_in_b[52:42],
             3'h0,
             io_in_b[39:29],
             3'h0,
             io_in_b[23:13],
             3'h0,
             io_in_b[10:0]};
  wire [3:0]  booth_4bit_onehot_0 =
    _GEN[1:0] == 2'h1 ? 4'h8 : _GEN[1:0] == 2'h2 ? 4'h1 : {2'h0, &(_GEN[1:0]), 1'h0};
  wire [3:0]  booth_4bit_onehot_1 =
    _GEN[3:1] == 3'h1 | _GEN[3:1] == 3'h2
      ? 4'h8
      : _GEN[3:1] == 3'h3
          ? 4'h4
          : _GEN[3:1] == 3'h4
              ? 4'h1
              : {2'h0, _GEN[3:1] == 3'h5 | _GEN[3:1] == 3'h6, 1'h0};
  wire [3:0]  booth_4bit_onehot_2 =
    _GEN[5:3] == 3'h1 | _GEN[5:3] == 3'h2
      ? 4'h8
      : _GEN[5:3] == 3'h3
          ? 4'h4
          : _GEN[5:3] == 3'h4
              ? 4'h1
              : {2'h0, _GEN[5:3] == 3'h5 | _GEN[5:3] == 3'h6, 1'h0};
  wire [3:0]  booth_4bit_onehot_3 =
    _GEN[7:5] == 3'h1 | _GEN[7:5] == 3'h2
      ? 4'h8
      : _GEN[7:5] == 3'h3
          ? 4'h4
          : _GEN[7:5] == 3'h4
              ? 4'h1
              : {2'h0, _GEN[7:5] == 3'h5 | _GEN[7:5] == 3'h6, 1'h0};
  wire [3:0]  booth_4bit_onehot_4 =
    _GEN[9:7] == 3'h1 | _GEN[9:7] == 3'h2
      ? 4'h8
      : _GEN[9:7] == 3'h3
          ? 4'h4
          : _GEN[9:7] == 3'h4
              ? 4'h1
              : {2'h0, _GEN[9:7] == 3'h5 | _GEN[9:7] == 3'h6, 1'h0};
  wire [3:0]  booth_4bit_onehot_5 =
    _GEN[11:9] == 3'h1 | _GEN[11:9] == 3'h2
      ? 4'h8
      : _GEN[11:9] == 3'h3
          ? 4'h4
          : _GEN[11:9] == 3'h4
              ? 4'h1
              : {2'h0, _GEN[11:9] == 3'h5 | _GEN[11:9] == 3'h6, 1'h0};
  wire [3:0]  booth_4bit_onehot_6 =
    _GEN[13:11] == 3'h1 | _GEN[13:11] == 3'h2
      ? 4'h8
      : _GEN[13:11] == 3'h3
          ? 4'h4
          : _GEN[13:11] == 3'h4
              ? 4'h1
              : {2'h0, _GEN[13:11] == 3'h5 | _GEN[13:11] == 3'h6, 1'h0};
  wire [3:0]  booth_4bit_onehot_7 =
    _GEN[15:13] == 3'h1 | _GEN[15:13] == 3'h2
      ? 4'h8
      : _GEN[15:13] == 3'h3
          ? 4'h4
          : _GEN[15:13] == 3'h4
              ? 4'h1
              : {2'h0, _GEN[15:13] == 3'h5 | _GEN[15:13] == 3'h6, 1'h0};
  wire [3:0]  booth_4bit_onehot_8 =
    _GEN[17:15] == 3'h1 | _GEN[17:15] == 3'h2
      ? 4'h8
      : _GEN[17:15] == 3'h3
          ? 4'h4
          : _GEN[17:15] == 3'h4
              ? 4'h1
              : {2'h0, _GEN[17:15] == 3'h5 | _GEN[17:15] == 3'h6, 1'h0};
  wire [3:0]  booth_4bit_onehot_9 =
    _GEN[19:17] == 3'h1 | _GEN[19:17] == 3'h2
      ? 4'h8
      : _GEN[19:17] == 3'h3
          ? 4'h4
          : _GEN[19:17] == 3'h4
              ? 4'h1
              : {2'h0, _GEN[19:17] == 3'h5 | _GEN[19:17] == 3'h6, 1'h0};
  wire [3:0]  booth_4bit_onehot_10 =
    _GEN[21:19] == 3'h1 | _GEN[21:19] == 3'h2
      ? 4'h8
      : _GEN[21:19] == 3'h3
          ? 4'h4
          : _GEN[21:19] == 3'h4
              ? 4'h1
              : {2'h0, _GEN[21:19] == 3'h5 | _GEN[21:19] == 3'h6, 1'h0};
  wire [3:0]  booth_4bit_onehot_11 =
    _GEN[23:21] == 3'h1 | _GEN[23:21] == 3'h2
      ? 4'h8
      : _GEN[23:21] == 3'h3
          ? 4'h4
          : _GEN[23:21] == 3'h4
              ? 4'h1
              : {2'h0, _GEN[23:21] == 3'h5 | _GEN[23:21] == 3'h6, 1'h0};
  wire [3:0]  booth_4bit_onehot_12 =
    _GEN[25:23] == 3'h1 | _GEN[25:23] == 3'h2
      ? 4'h8
      : _GEN[25:23] == 3'h3
          ? 4'h4
          : _GEN[25:23] == 3'h4
              ? 4'h1
              : {2'h0, _GEN[25:23] == 3'h5 | _GEN[25:23] == 3'h6, 1'h0};
  wire [3:0]  booth_4bit_onehot_13 =
    _GEN[27:25] == 3'h1 | _GEN[27:25] == 3'h2
      ? 4'h8
      : _GEN[27:25] == 3'h3
          ? 4'h4
          : _GEN[27:25] == 3'h4
              ? 4'h1
              : {2'h0, _GEN[27:25] == 3'h5 | _GEN[27:25] == 3'h6, 1'h0};
  wire [3:0]  booth_4bit_onehot_14 =
    _GEN[29:27] == 3'h1 | _GEN[29:27] == 3'h2
      ? 4'h8
      : _GEN[29:27] == 3'h3
          ? 4'h4
          : _GEN[29:27] == 3'h4
              ? 4'h1
              : {2'h0, _GEN[29:27] == 3'h5 | _GEN[29:27] == 3'h6, 1'h0};
  wire [3:0]  booth_4bit_onehot_15 =
    _GEN[31:29] == 3'h1 | _GEN[31:29] == 3'h2
      ? 4'h8
      : _GEN[31:29] == 3'h3
          ? 4'h4
          : _GEN[31:29] == 3'h4
              ? 4'h1
              : {2'h0, _GEN[31:29] == 3'h5 | _GEN[31:29] == 3'h6, 1'h0};
  wire [3:0]  booth_4bit_onehot_16 =
    _GEN[33:31] == 3'h1 | _GEN[33:31] == 3'h2
      ? 4'h8
      : _GEN[33:31] == 3'h3
          ? 4'h4
          : _GEN[33:31] == 3'h4
              ? 4'h1
              : {2'h0, _GEN[33:31] == 3'h5 | _GEN[33:31] == 3'h6, 1'h0};
  wire [3:0]  booth_4bit_onehot_17 =
    _GEN[35:33] == 3'h1 | _GEN[35:33] == 3'h2
      ? 4'h8
      : _GEN[35:33] == 3'h3
          ? 4'h4
          : _GEN[35:33] == 3'h4
              ? 4'h1
              : {2'h0, _GEN[35:33] == 3'h5 | _GEN[35:33] == 3'h6, 1'h0};
  wire [3:0]  booth_4bit_onehot_18 =
    _GEN[37:35] == 3'h1 | _GEN[37:35] == 3'h2
      ? 4'h8
      : _GEN[37:35] == 3'h3
          ? 4'h4
          : _GEN[37:35] == 3'h4
              ? 4'h1
              : {2'h0, _GEN[37:35] == 3'h5 | _GEN[37:35] == 3'h6, 1'h0};
  wire [3:0]  booth_4bit_onehot_19 =
    _GEN[39:37] == 3'h1 | _GEN[39:37] == 3'h2
      ? 4'h8
      : _GEN[39:37] == 3'h3
          ? 4'h4
          : _GEN[39:37] == 3'h4
              ? 4'h1
              : {2'h0, _GEN[39:37] == 3'h5 | _GEN[39:37] == 3'h6, 1'h0};
  wire [3:0]  booth_4bit_onehot_20 =
    _GEN[41:39] == 3'h1 | _GEN[41:39] == 3'h2
      ? 4'h8
      : _GEN[41:39] == 3'h3
          ? 4'h4
          : _GEN[41:39] == 3'h4
              ? 4'h1
              : {2'h0, _GEN[41:39] == 3'h5 | _GEN[41:39] == 3'h6, 1'h0};
  wire [3:0]  booth_4bit_onehot_21 =
    _GEN[43:41] == 3'h1 | _GEN[43:41] == 3'h2
      ? 4'h8
      : _GEN[43:41] == 3'h3
          ? 4'h4
          : _GEN[43:41] == 3'h4
              ? 4'h1
              : {2'h0, _GEN[43:41] == 3'h5 | _GEN[43:41] == 3'h6, 1'h0};
  wire [3:0]  booth_4bit_onehot_22 =
    _GEN[45:43] == 3'h1 | _GEN[45:43] == 3'h2
      ? 4'h8
      : _GEN[45:43] == 3'h3
          ? 4'h4
          : _GEN[45:43] == 3'h4
              ? 4'h1
              : {2'h0, _GEN[45:43] == 3'h5 | _GEN[45:43] == 3'h6, 1'h0};
  wire [3:0]  booth_4bit_onehot_23 =
    _GEN[47:45] == 3'h1 | _GEN[47:45] == 3'h2
      ? 4'h8
      : _GEN[47:45] == 3'h3
          ? 4'h4
          : _GEN[47:45] == 3'h4
              ? 4'h1
              : {2'h0, _GEN[47:45] == 3'h5 | _GEN[47:45] == 3'h6, 1'h0};
  wire [3:0]  booth_4bit_onehot_24 =
    _GEN[49:47] == 3'h1 | _GEN[49:47] == 3'h2
      ? 4'h8
      : _GEN[49:47] == 3'h3
          ? 4'h4
          : _GEN[49:47] == 3'h4
              ? 4'h1
              : {2'h0, _GEN[49:47] == 3'h5 | _GEN[49:47] == 3'h6, 1'h0};
  wire [3:0]  booth_4bit_onehot_25 =
    _GEN[51:49] == 3'h1 | _GEN[51:49] == 3'h2
      ? 4'h8
      : _GEN[51:49] == 3'h3
          ? 4'h4
          : _GEN[51:49] == 3'h4
              ? 4'h1
              : {2'h0, _GEN[51:49] == 3'h5 | _GEN[51:49] == 3'h6, 1'h0};
  wire [3:0]  booth_4bit_onehot_26 =
    _GEN[53:51] == 3'h1 | _GEN[53:51] == 3'h2
      ? 4'h8
      : _GEN[53:51] == 3'h3
          ? 4'h4
          : _GEN[53:51] == 3'h4
              ? 4'h1
              : {2'h0, _GEN[53:51] == 3'h5 | _GEN[53:51] == 3'h6, 1'h0};
  wire        sign_seq_0 = booth_4bit_onehot_0[1] | booth_4bit_onehot_0[0];
  wire [53:0] _pp_seq_f64_26_T_2 = {1'h0, io_in_a};
  wire [53:0] _pp_seq_f64_26_T_6 = {io_in_a, 1'h0};
  wire        sign_seq_1 = booth_4bit_onehot_1[1] | booth_4bit_onehot_1[0];
  wire        sign_seq_2 = booth_4bit_onehot_2[1] | booth_4bit_onehot_2[0];
  wire        sign_seq_3 = booth_4bit_onehot_3[1] | booth_4bit_onehot_3[0];
  wire        sign_seq_4 = booth_4bit_onehot_4[1] | booth_4bit_onehot_4[0];
  wire        sign_seq_5 = booth_4bit_onehot_5[1] | booth_4bit_onehot_5[0];
  wire        sign_seq_6 = booth_4bit_onehot_6[1] | booth_4bit_onehot_6[0];
  wire        sign_seq_7 = booth_4bit_onehot_7[1] | booth_4bit_onehot_7[0];
  wire        sign_seq_8 = booth_4bit_onehot_8[1] | booth_4bit_onehot_8[0];
  wire        sign_seq_9 = booth_4bit_onehot_9[1] | booth_4bit_onehot_9[0];
  wire        sign_seq_10 = booth_4bit_onehot_10[1] | booth_4bit_onehot_10[0];
  wire        sign_seq_11 = booth_4bit_onehot_11[1] | booth_4bit_onehot_11[0];
  wire        sign_seq_12 = booth_4bit_onehot_12[1] | booth_4bit_onehot_12[0];
  wire        sign_seq_13 = booth_4bit_onehot_13[1] | booth_4bit_onehot_13[0];
  wire        sign_seq_14 = booth_4bit_onehot_14[1] | booth_4bit_onehot_14[0];
  wire        sign_seq_15 = booth_4bit_onehot_15[1] | booth_4bit_onehot_15[0];
  wire        sign_seq_16 = booth_4bit_onehot_16[1] | booth_4bit_onehot_16[0];
  wire        sign_seq_17 = booth_4bit_onehot_17[1] | booth_4bit_onehot_17[0];
  wire        sign_seq_18 = booth_4bit_onehot_18[1] | booth_4bit_onehot_18[0];
  wire        sign_seq_19 = booth_4bit_onehot_19[1] | booth_4bit_onehot_19[0];
  wire        sign_seq_20 = booth_4bit_onehot_20[1] | booth_4bit_onehot_20[0];
  wire        sign_seq_21 = booth_4bit_onehot_21[1] | booth_4bit_onehot_21[0];
  wire        sign_seq_22 = booth_4bit_onehot_22[1] | booth_4bit_onehot_22[0];
  wire        sign_seq_23 = booth_4bit_onehot_23[1] | booth_4bit_onehot_23[0];
  wire        sign_seq_24 = booth_4bit_onehot_24[1] | booth_4bit_onehot_24[0];
  wire        sign_seq_25 = booth_4bit_onehot_25[1] | booth_4bit_onehot_25[0];
  wire [1:0]  _GEN_0 = {2{sign_seq_0}};
  wire [1:0]  _GEN_1 = {2{sign_seq_14}};
  assign io_out_pp_0 =
    io_is_fp64
      ? {50'h0,
         ~sign_seq_0,
         _GEN_0,
         {54{booth_4bit_onehot_0[3]}} & _pp_seq_f64_26_T_2 | {54{booth_4bit_onehot_0[2]}}
           & _pp_seq_f64_26_T_6 | {54{booth_4bit_onehot_0[1]}} & {1'h1, ~io_in_a}
           | {54{booth_4bit_onehot_0[0]}} & {~io_in_a, 1'h1}}
      : io_is_fp32
          ? {79'h0,
             ~sign_seq_0,
             _GEN_0,
             {25{booth_4bit_onehot_0[3]}} & {1'h0, io_in_a[23:0]}
               | {25{booth_4bit_onehot_0[2]}} & {io_in_a[23:0], 1'h0}
               | {25{booth_4bit_onehot_0[1]}} & {1'h1, ~(io_in_a[23:0])}
               | {25{booth_4bit_onehot_0[0]}} & {~(io_in_a[23:0]), 1'h1}}
          : {92'h0,
             ~sign_seq_0,
             _GEN_0,
             {12{booth_4bit_onehot_0[3]}} & {1'h0, io_in_a[10:0]}
               | {12{booth_4bit_onehot_0[2]}} & {io_in_a[10:0], 1'h0}
               | {12{booth_4bit_onehot_0[1]}} & {1'h1, ~(io_in_a[10:0])}
               | {12{booth_4bit_onehot_0[0]}} & {~(io_in_a[10:0]), 1'h1}};
  assign io_out_pp_1 =
    {io_is_fp64
       ? {50'h1,
          ~sign_seq_1,
          {54{booth_4bit_onehot_1[3]}} & _pp_seq_f64_26_T_2 | {54{booth_4bit_onehot_1[2]}}
            & _pp_seq_f64_26_T_6 | {54{booth_4bit_onehot_1[1]}} & {1'h1, ~io_in_a}
            | {54{booth_4bit_onehot_1[0]}} & {~io_in_a, 1'h1}}
       : io_is_fp32
           ? {79'h1,
              ~sign_seq_1,
              {25{booth_4bit_onehot_1[3]}} & {1'h0, io_in_a[23:0]}
                | {25{booth_4bit_onehot_1[2]}} & {io_in_a[23:0], 1'h0}
                | {25{booth_4bit_onehot_1[1]}} & {1'h1, ~(io_in_a[23:0])}
                | {25{booth_4bit_onehot_1[0]}} & {~(io_in_a[23:0]), 1'h1}}
           : {92'h1,
              ~sign_seq_1,
              {12{booth_4bit_onehot_1[3]}} & {1'h0, io_in_a[10:0]}
                | {12{booth_4bit_onehot_1[2]}} & {io_in_a[10:0], 1'h0}
                | {12{booth_4bit_onehot_1[1]}} & {1'h1, ~(io_in_a[10:0])}
                | {12{booth_4bit_onehot_1[0]}} & {~(io_in_a[10:0]), 1'h1}},
     1'h0,
     sign_seq_0};
  assign io_out_pp_2 =
    {io_is_fp64
       ? {48'h1,
          ~sign_seq_2,
          {54{booth_4bit_onehot_2[3]}} & _pp_seq_f64_26_T_2 | {54{booth_4bit_onehot_2[2]}}
            & _pp_seq_f64_26_T_6 | {54{booth_4bit_onehot_2[1]}} & {1'h1, ~io_in_a}
            | {54{booth_4bit_onehot_2[0]}} & {~io_in_a, 1'h1}}
       : io_is_fp32
           ? {77'h1,
              ~sign_seq_2,
              {25{booth_4bit_onehot_2[3]}} & {1'h0, io_in_a[23:0]}
                | {25{booth_4bit_onehot_2[2]}} & {io_in_a[23:0], 1'h0}
                | {25{booth_4bit_onehot_2[1]}} & {1'h1, ~(io_in_a[23:0])}
                | {25{booth_4bit_onehot_2[0]}} & {~(io_in_a[23:0]), 1'h1}}
           : {90'h1,
              ~sign_seq_2,
              {12{booth_4bit_onehot_2[3]}} & {1'h0, io_in_a[10:0]}
                | {12{booth_4bit_onehot_2[2]}} & {io_in_a[10:0], 1'h0}
                | {12{booth_4bit_onehot_2[1]}} & {1'h1, ~(io_in_a[10:0])}
                | {12{booth_4bit_onehot_2[0]}} & {~(io_in_a[10:0]), 1'h1}},
     1'h0,
     sign_seq_1,
     2'h0};
  assign io_out_pp_3 =
    {io_is_fp64
       ? {46'h1,
          ~sign_seq_3,
          {54{booth_4bit_onehot_3[3]}} & _pp_seq_f64_26_T_2 | {54{booth_4bit_onehot_3[2]}}
            & _pp_seq_f64_26_T_6 | {54{booth_4bit_onehot_3[1]}} & {1'h1, ~io_in_a}
            | {54{booth_4bit_onehot_3[0]}} & {~io_in_a, 1'h1}}
       : io_is_fp32
           ? {75'h1,
              ~sign_seq_3,
              {25{booth_4bit_onehot_3[3]}} & {1'h0, io_in_a[23:0]}
                | {25{booth_4bit_onehot_3[2]}} & {io_in_a[23:0], 1'h0}
                | {25{booth_4bit_onehot_3[1]}} & {1'h1, ~(io_in_a[23:0])}
                | {25{booth_4bit_onehot_3[0]}} & {~(io_in_a[23:0]), 1'h1}}
           : {88'h1,
              ~sign_seq_3,
              {12{booth_4bit_onehot_3[3]}} & {1'h0, io_in_a[10:0]}
                | {12{booth_4bit_onehot_3[2]}} & {io_in_a[10:0], 1'h0}
                | {12{booth_4bit_onehot_3[1]}} & {1'h1, ~(io_in_a[10:0])}
                | {12{booth_4bit_onehot_3[0]}} & {~(io_in_a[10:0]), 1'h1}},
     1'h0,
     sign_seq_2,
     4'h0};
  assign io_out_pp_4 =
    {io_is_fp64
       ? {44'h1,
          ~sign_seq_4,
          {54{booth_4bit_onehot_4[3]}} & _pp_seq_f64_26_T_2 | {54{booth_4bit_onehot_4[2]}}
            & _pp_seq_f64_26_T_6 | {54{booth_4bit_onehot_4[1]}} & {1'h1, ~io_in_a}
            | {54{booth_4bit_onehot_4[0]}} & {~io_in_a, 1'h1}}
       : io_is_fp32
           ? {73'h1,
              ~sign_seq_4,
              {25{booth_4bit_onehot_4[3]}} & {1'h0, io_in_a[23:0]}
                | {25{booth_4bit_onehot_4[2]}} & {io_in_a[23:0], 1'h0}
                | {25{booth_4bit_onehot_4[1]}} & {1'h1, ~(io_in_a[23:0])}
                | {25{booth_4bit_onehot_4[0]}} & {~(io_in_a[23:0]), 1'h1}}
           : {86'h1,
              ~sign_seq_4,
              {12{booth_4bit_onehot_4[3]}} & {1'h0, io_in_a[10:0]}
                | {12{booth_4bit_onehot_4[2]}} & {io_in_a[10:0], 1'h0}
                | {12{booth_4bit_onehot_4[1]}} & {1'h1, ~(io_in_a[10:0])}
                | {12{booth_4bit_onehot_4[0]}} & {~(io_in_a[10:0]), 1'h1}},
     1'h0,
     sign_seq_3,
     6'h0};
  assign io_out_pp_5 =
    {io_is_fp64
       ? {42'h1,
          ~sign_seq_5,
          {54{booth_4bit_onehot_5[3]}} & _pp_seq_f64_26_T_2 | {54{booth_4bit_onehot_5[2]}}
            & _pp_seq_f64_26_T_6 | {54{booth_4bit_onehot_5[1]}} & {1'h1, ~io_in_a}
            | {54{booth_4bit_onehot_5[0]}} & {~io_in_a, 1'h1}}
       : io_is_fp32
           ? {71'h1,
              ~sign_seq_5,
              {25{booth_4bit_onehot_5[3]}} & {1'h0, io_in_a[23:0]}
                | {25{booth_4bit_onehot_5[2]}} & {io_in_a[23:0], 1'h0}
                | {25{booth_4bit_onehot_5[1]}} & {1'h1, ~(io_in_a[23:0])}
                | {25{booth_4bit_onehot_5[0]}} & {~(io_in_a[23:0]), 1'h1}}
           : {85'h1,
              {12{booth_4bit_onehot_5[3]}} & {1'h0, io_in_a[10:0]}
                | {12{booth_4bit_onehot_5[2]}} & {io_in_a[10:0], 1'h0}
                | {12{booth_4bit_onehot_5[1]}} & {1'h1, ~(io_in_a[10:0])}
                | {12{booth_4bit_onehot_5[0]}} & {~(io_in_a[10:0]), 1'h1}},
     1'h0,
     sign_seq_4,
     8'h0};
  assign io_out_pp_6 =
    io_is_fp64
      ? {40'h1,
         ~sign_seq_6,
         {54{booth_4bit_onehot_6[3]}} & _pp_seq_f64_26_T_2 | {54{booth_4bit_onehot_6[2]}}
           & _pp_seq_f64_26_T_6 | {54{booth_4bit_onehot_6[1]}} & {1'h1, ~io_in_a}
           | {54{booth_4bit_onehot_6[0]}} & {~io_in_a, 1'h1},
         1'h0,
         sign_seq_5,
         10'h0}
      : io_is_fp32
          ? {69'h1,
             ~sign_seq_6,
             {25{booth_4bit_onehot_6[3]}} & {1'h0, io_in_a[23:0]}
               | {25{booth_4bit_onehot_6[2]}} & {io_in_a[23:0], 1'h0}
               | {25{booth_4bit_onehot_6[1]}} & {1'h1, ~(io_in_a[23:0])}
               | {25{booth_4bit_onehot_6[0]}} & {~(io_in_a[23:0]), 1'h1},
             1'h0,
             sign_seq_5,
             10'h0}
          : 107'h0;
  assign io_out_pp_7 =
    io_is_fp64
      ? {38'h1,
         ~sign_seq_7,
         {54{booth_4bit_onehot_7[3]}} & _pp_seq_f64_26_T_2 | {54{booth_4bit_onehot_7[2]}}
           & _pp_seq_f64_26_T_6 | {54{booth_4bit_onehot_7[1]}} & {1'h1, ~io_in_a}
           | {54{booth_4bit_onehot_7[0]}} & {~io_in_a, 1'h1},
         1'h0,
         sign_seq_6,
         12'h0}
      : io_is_fp32
          ? {67'h1,
             ~sign_seq_7,
             {25{booth_4bit_onehot_7[3]}} & {1'h0, io_in_a[23:0]}
               | {25{booth_4bit_onehot_7[2]}} & {io_in_a[23:0], 1'h0}
               | {25{booth_4bit_onehot_7[1]}} & {1'h1, ~(io_in_a[23:0])}
               | {25{booth_4bit_onehot_7[0]}} & {~(io_in_a[23:0]), 1'h1},
             1'h0,
             sign_seq_6,
             12'h0}
          : {66'h0,
             ~sign_seq_7,
             {2{sign_seq_7}},
             {12{booth_4bit_onehot_7[3]}} & {1'h0, io_in_a[23:13]}
               | {12{booth_4bit_onehot_7[2]}} & {io_in_a[23:13], 1'h0}
               | {12{booth_4bit_onehot_7[1]}} & {1'h1, ~(io_in_a[23:13])}
               | {12{booth_4bit_onehot_7[0]}} & {~(io_in_a[23:13]), 1'h1},
             26'h0};
  assign io_out_pp_8 =
    io_is_fp64
      ? {36'h1,
         ~sign_seq_8,
         {54{booth_4bit_onehot_8[3]}} & _pp_seq_f64_26_T_2 | {54{booth_4bit_onehot_8[2]}}
           & _pp_seq_f64_26_T_6 | {54{booth_4bit_onehot_8[1]}} & {1'h1, ~io_in_a}
           | {54{booth_4bit_onehot_8[0]}} & {~io_in_a, 1'h1},
         1'h0,
         sign_seq_7,
         14'h0}
      : io_is_fp32
          ? {65'h1,
             ~sign_seq_8,
             {25{booth_4bit_onehot_8[3]}} & {1'h0, io_in_a[23:0]}
               | {25{booth_4bit_onehot_8[2]}} & {io_in_a[23:0], 1'h0}
               | {25{booth_4bit_onehot_8[1]}} & {1'h1, ~(io_in_a[23:0])}
               | {25{booth_4bit_onehot_8[0]}} & {~(io_in_a[23:0]), 1'h1},
             1'h0,
             sign_seq_7,
             14'h0}
          : {66'h1,
             ~sign_seq_8,
             {12{booth_4bit_onehot_8[3]}} & {1'h0, io_in_a[23:13]}
               | {12{booth_4bit_onehot_8[2]}} & {io_in_a[23:13], 1'h0}
               | {12{booth_4bit_onehot_8[1]}} & {1'h1, ~(io_in_a[23:13])}
               | {12{booth_4bit_onehot_8[0]}} & {~(io_in_a[23:13]), 1'h1},
             1'h0,
             sign_seq_7,
             26'h0};
  assign io_out_pp_9 =
    io_is_fp64
      ? {34'h1,
         ~sign_seq_9,
         {54{booth_4bit_onehot_9[3]}} & _pp_seq_f64_26_T_2 | {54{booth_4bit_onehot_9[2]}}
           & _pp_seq_f64_26_T_6 | {54{booth_4bit_onehot_9[1]}} & {1'h1, ~io_in_a}
           | {54{booth_4bit_onehot_9[0]}} & {~io_in_a, 1'h1},
         1'h0,
         sign_seq_8,
         16'h0}
      : io_is_fp32
          ? {63'h1,
             ~sign_seq_9,
             {25{booth_4bit_onehot_9[3]}} & {1'h0, io_in_a[23:0]}
               | {25{booth_4bit_onehot_9[2]}} & {io_in_a[23:0], 1'h0}
               | {25{booth_4bit_onehot_9[1]}} & {1'h1, ~(io_in_a[23:0])}
               | {25{booth_4bit_onehot_9[0]}} & {~(io_in_a[23:0]), 1'h1},
             1'h0,
             sign_seq_8,
             16'h0}
          : {64'h1,
             ~sign_seq_9,
             {12{booth_4bit_onehot_9[3]}} & {1'h0, io_in_a[23:13]}
               | {12{booth_4bit_onehot_9[2]}} & {io_in_a[23:13], 1'h0}
               | {12{booth_4bit_onehot_9[1]}} & {1'h1, ~(io_in_a[23:13])}
               | {12{booth_4bit_onehot_9[0]}} & {~(io_in_a[23:13]), 1'h1},
             1'h0,
             sign_seq_8,
             28'h0};
  assign io_out_pp_10 =
    io_is_fp64
      ? {32'h1,
         ~sign_seq_10,
         {54{booth_4bit_onehot_10[3]}} & _pp_seq_f64_26_T_2
           | {54{booth_4bit_onehot_10[2]}} & _pp_seq_f64_26_T_6
           | {54{booth_4bit_onehot_10[1]}} & {1'h1, ~io_in_a}
           | {54{booth_4bit_onehot_10[0]}} & {~io_in_a, 1'h1},
         1'h0,
         sign_seq_9,
         18'h0}
      : io_is_fp32
          ? {61'h1,
             ~sign_seq_10,
             {25{booth_4bit_onehot_10[3]}} & {1'h0, io_in_a[23:0]}
               | {25{booth_4bit_onehot_10[2]}} & {io_in_a[23:0], 1'h0}
               | {25{booth_4bit_onehot_10[1]}} & {1'h1, ~(io_in_a[23:0])}
               | {25{booth_4bit_onehot_10[0]}} & {~(io_in_a[23:0]), 1'h1},
             1'h0,
             sign_seq_9,
             18'h0}
          : {62'h1,
             ~sign_seq_10,
             {12{booth_4bit_onehot_10[3]}} & {1'h0, io_in_a[23:13]}
               | {12{booth_4bit_onehot_10[2]}} & {io_in_a[23:13], 1'h0}
               | {12{booth_4bit_onehot_10[1]}} & {1'h1, ~(io_in_a[23:13])}
               | {12{booth_4bit_onehot_10[0]}} & {~(io_in_a[23:13]), 1'h1},
             1'h0,
             sign_seq_9,
             30'h0};
  assign io_out_pp_11 =
    io_is_fp64
      ? {30'h1,
         ~sign_seq_11,
         {54{booth_4bit_onehot_11[3]}} & _pp_seq_f64_26_T_2
           | {54{booth_4bit_onehot_11[2]}} & _pp_seq_f64_26_T_6
           | {54{booth_4bit_onehot_11[1]}} & {1'h1, ~io_in_a}
           | {54{booth_4bit_onehot_11[0]}} & {~io_in_a, 1'h1},
         1'h0,
         sign_seq_10,
         20'h0}
      : io_is_fp32
          ? {59'h1,
             ~sign_seq_11,
             {25{booth_4bit_onehot_11[3]}} & {1'h0, io_in_a[23:0]}
               | {25{booth_4bit_onehot_11[2]}} & {io_in_a[23:0], 1'h0}
               | {25{booth_4bit_onehot_11[1]}} & {1'h1, ~(io_in_a[23:0])}
               | {25{booth_4bit_onehot_11[0]}} & {~(io_in_a[23:0]), 1'h1},
             1'h0,
             sign_seq_10,
             20'h0}
          : {60'h1,
             ~sign_seq_11,
             {12{booth_4bit_onehot_11[3]}} & {1'h0, io_in_a[23:13]}
               | {12{booth_4bit_onehot_11[2]}} & {io_in_a[23:13], 1'h0}
               | {12{booth_4bit_onehot_11[1]}} & {1'h1, ~(io_in_a[23:13])}
               | {12{booth_4bit_onehot_11[0]}} & {~(io_in_a[23:13]), 1'h1},
             1'h0,
             sign_seq_10,
             32'h0};
  assign io_out_pp_12 =
    io_is_fp64
      ? {28'h1,
         ~sign_seq_12,
         {54{booth_4bit_onehot_12[3]}} & _pp_seq_f64_26_T_2
           | {54{booth_4bit_onehot_12[2]}} & _pp_seq_f64_26_T_6
           | {54{booth_4bit_onehot_12[1]}} & {1'h1, ~io_in_a}
           | {54{booth_4bit_onehot_12[0]}} & {~io_in_a, 1'h1},
         1'h0,
         sign_seq_11,
         22'h0}
      : io_is_fp32
          ? {59'h0,
             {24{booth_4bit_onehot_12[3]}} & io_in_a[23:0] | {24{booth_4bit_onehot_12[2]}}
               & {io_in_a[22:0], 1'h0} | {24{booth_4bit_onehot_12[1]}} & ~(io_in_a[23:0])
               | {24{booth_4bit_onehot_12[0]}} & {~(io_in_a[22:0]), 1'h1},
             1'h0,
             sign_seq_11,
             22'h0}
          : {59'h1,
             {12{booth_4bit_onehot_12[3]}} & {1'h0, io_in_a[23:13]}
               | {12{booth_4bit_onehot_12[2]}} & {io_in_a[23:13], 1'h0}
               | {12{booth_4bit_onehot_12[1]}} & {1'h1, ~(io_in_a[23:13])}
               | {12{booth_4bit_onehot_12[0]}} & {~(io_in_a[23:13]), 1'h1},
             1'h0,
             sign_seq_11,
             34'h0};
  assign io_out_pp_13 =
    io_is_fp64
      ? {26'h1,
         ~sign_seq_13,
         {54{booth_4bit_onehot_13[3]}} & _pp_seq_f64_26_T_2
           | {54{booth_4bit_onehot_13[2]}} & _pp_seq_f64_26_T_6
           | {54{booth_4bit_onehot_13[1]}} & {1'h1, ~io_in_a}
           | {54{booth_4bit_onehot_13[0]}} & {~io_in_a, 1'h1},
         1'h0,
         sign_seq_12,
         24'h0}
      : 107'h0;
  assign io_out_pp_14 =
    io_is_fp64
      ? {24'h1,
         ~sign_seq_14,
         {54{booth_4bit_onehot_14[3]}} & _pp_seq_f64_26_T_2
           | {54{booth_4bit_onehot_14[2]}} & _pp_seq_f64_26_T_6
           | {54{booth_4bit_onehot_14[1]}} & {1'h1, ~io_in_a}
           | {54{booth_4bit_onehot_14[0]}} & {~io_in_a, 1'h1},
         1'h0,
         sign_seq_13,
         26'h0}
      : {io_is_fp32
           ? {21'h0,
              ~sign_seq_14,
              _GEN_1,
              {25{booth_4bit_onehot_14[3]}} & {1'h0, io_in_a[52:29]}
                | {25{booth_4bit_onehot_14[2]}} & {io_in_a[52:29], 1'h0}
                | {25{booth_4bit_onehot_14[1]}} & {1'h1, ~(io_in_a[52:29])}
                | {25{booth_4bit_onehot_14[0]}} & {~(io_in_a[52:29]), 1'h1}}
           : {34'h0,
              ~sign_seq_14,
              _GEN_1,
              {12{booth_4bit_onehot_14[3]}} & {1'h0, io_in_a[39:29]}
                | {12{booth_4bit_onehot_14[2]}} & {io_in_a[39:29], 1'h0}
                | {12{booth_4bit_onehot_14[1]}} & {1'h1, ~(io_in_a[39:29])}
                | {12{booth_4bit_onehot_14[0]}} & {~(io_in_a[39:29]), 1'h1}},
         58'h0};
  assign io_out_pp_15 =
    io_is_fp64
      ? {22'h1,
         ~sign_seq_15,
         {54{booth_4bit_onehot_15[3]}} & _pp_seq_f64_26_T_2
           | {54{booth_4bit_onehot_15[2]}} & _pp_seq_f64_26_T_6
           | {54{booth_4bit_onehot_15[1]}} & {1'h1, ~io_in_a}
           | {54{booth_4bit_onehot_15[0]}} & {~io_in_a, 1'h1},
         1'h0,
         sign_seq_14,
         28'h0}
      : {io_is_fp32
           ? {21'h1,
              ~sign_seq_15,
              {25{booth_4bit_onehot_15[3]}} & {1'h0, io_in_a[52:29]}
                | {25{booth_4bit_onehot_15[2]}} & {io_in_a[52:29], 1'h0}
                | {25{booth_4bit_onehot_15[1]}} & {1'h1, ~(io_in_a[52:29])}
                | {25{booth_4bit_onehot_15[0]}} & {~(io_in_a[52:29]), 1'h1}}
           : {34'h1,
              ~sign_seq_15,
              {12{booth_4bit_onehot_15[3]}} & {1'h0, io_in_a[39:29]}
                | {12{booth_4bit_onehot_15[2]}} & {io_in_a[39:29], 1'h0}
                | {12{booth_4bit_onehot_15[1]}} & {1'h1, ~(io_in_a[39:29])}
                | {12{booth_4bit_onehot_15[0]}} & {~(io_in_a[39:29]), 1'h1}},
         1'h0,
         sign_seq_14,
         58'h0};
  assign io_out_pp_16 =
    io_is_fp64
      ? {20'h1,
         ~sign_seq_16,
         {54{booth_4bit_onehot_16[3]}} & _pp_seq_f64_26_T_2
           | {54{booth_4bit_onehot_16[2]}} & _pp_seq_f64_26_T_6
           | {54{booth_4bit_onehot_16[1]}} & {1'h1, ~io_in_a}
           | {54{booth_4bit_onehot_16[0]}} & {~io_in_a, 1'h1},
         1'h0,
         sign_seq_15,
         30'h0}
      : {io_is_fp32
           ? {19'h1,
              ~sign_seq_16,
              {25{booth_4bit_onehot_16[3]}} & {1'h0, io_in_a[52:29]}
                | {25{booth_4bit_onehot_16[2]}} & {io_in_a[52:29], 1'h0}
                | {25{booth_4bit_onehot_16[1]}} & {1'h1, ~(io_in_a[52:29])}
                | {25{booth_4bit_onehot_16[0]}} & {~(io_in_a[52:29]), 1'h1}}
           : {32'h1,
              ~sign_seq_16,
              {12{booth_4bit_onehot_16[3]}} & {1'h0, io_in_a[39:29]}
                | {12{booth_4bit_onehot_16[2]}} & {io_in_a[39:29], 1'h0}
                | {12{booth_4bit_onehot_16[1]}} & {1'h1, ~(io_in_a[39:29])}
                | {12{booth_4bit_onehot_16[0]}} & {~(io_in_a[39:29]), 1'h1}},
         1'h0,
         sign_seq_15,
         60'h0};
  assign io_out_pp_17 =
    io_is_fp64
      ? {18'h1,
         ~sign_seq_17,
         {54{booth_4bit_onehot_17[3]}} & _pp_seq_f64_26_T_2
           | {54{booth_4bit_onehot_17[2]}} & _pp_seq_f64_26_T_6
           | {54{booth_4bit_onehot_17[1]}} & {1'h1, ~io_in_a}
           | {54{booth_4bit_onehot_17[0]}} & {~io_in_a, 1'h1},
         1'h0,
         sign_seq_16,
         32'h0}
      : {io_is_fp32
           ? {17'h1,
              ~sign_seq_17,
              {25{booth_4bit_onehot_17[3]}} & {1'h0, io_in_a[52:29]}
                | {25{booth_4bit_onehot_17[2]}} & {io_in_a[52:29], 1'h0}
                | {25{booth_4bit_onehot_17[1]}} & {1'h1, ~(io_in_a[52:29])}
                | {25{booth_4bit_onehot_17[0]}} & {~(io_in_a[52:29]), 1'h1}}
           : {30'h1,
              ~sign_seq_17,
              {12{booth_4bit_onehot_17[3]}} & {1'h0, io_in_a[39:29]}
                | {12{booth_4bit_onehot_17[2]}} & {io_in_a[39:29], 1'h0}
                | {12{booth_4bit_onehot_17[1]}} & {1'h1, ~(io_in_a[39:29])}
                | {12{booth_4bit_onehot_17[0]}} & {~(io_in_a[39:29]), 1'h1}},
         1'h0,
         sign_seq_16,
         62'h0};
  assign io_out_pp_18 =
    io_is_fp64
      ? {16'h1,
         ~sign_seq_18,
         {54{booth_4bit_onehot_18[3]}} & _pp_seq_f64_26_T_2
           | {54{booth_4bit_onehot_18[2]}} & _pp_seq_f64_26_T_6
           | {54{booth_4bit_onehot_18[1]}} & {1'h1, ~io_in_a}
           | {54{booth_4bit_onehot_18[0]}} & {~io_in_a, 1'h1},
         1'h0,
         sign_seq_17,
         34'h0}
      : {io_is_fp32
           ? {15'h1,
              ~sign_seq_18,
              {25{booth_4bit_onehot_18[3]}} & {1'h0, io_in_a[52:29]}
                | {25{booth_4bit_onehot_18[2]}} & {io_in_a[52:29], 1'h0}
                | {25{booth_4bit_onehot_18[1]}} & {1'h1, ~(io_in_a[52:29])}
                | {25{booth_4bit_onehot_18[0]}} & {~(io_in_a[52:29]), 1'h1}}
           : {28'h1,
              ~sign_seq_18,
              {12{booth_4bit_onehot_18[3]}} & {1'h0, io_in_a[39:29]}
                | {12{booth_4bit_onehot_18[2]}} & {io_in_a[39:29], 1'h0}
                | {12{booth_4bit_onehot_18[1]}} & {1'h1, ~(io_in_a[39:29])}
                | {12{booth_4bit_onehot_18[0]}} & {~(io_in_a[39:29]), 1'h1}},
         1'h0,
         sign_seq_17,
         64'h0};
  assign io_out_pp_19 =
    io_is_fp64
      ? {14'h1,
         ~sign_seq_19,
         {54{booth_4bit_onehot_19[3]}} & _pp_seq_f64_26_T_2
           | {54{booth_4bit_onehot_19[2]}} & _pp_seq_f64_26_T_6
           | {54{booth_4bit_onehot_19[1]}} & {1'h1, ~io_in_a}
           | {54{booth_4bit_onehot_19[0]}} & {~io_in_a, 1'h1},
         1'h0,
         sign_seq_18,
         36'h0}
      : {io_is_fp32
           ? {13'h1,
              ~sign_seq_19,
              {25{booth_4bit_onehot_19[3]}} & {1'h0, io_in_a[52:29]}
                | {25{booth_4bit_onehot_19[2]}} & {io_in_a[52:29], 1'h0}
                | {25{booth_4bit_onehot_19[1]}} & {1'h1, ~(io_in_a[52:29])}
                | {25{booth_4bit_onehot_19[0]}} & {~(io_in_a[52:29]), 1'h1}}
           : {27'h1,
              {12{booth_4bit_onehot_19[3]}} & {1'h0, io_in_a[39:29]}
                | {12{booth_4bit_onehot_19[2]}} & {io_in_a[39:29], 1'h0}
                | {12{booth_4bit_onehot_19[1]}} & {1'h1, ~(io_in_a[39:29])}
                | {12{booth_4bit_onehot_19[0]}} & {~(io_in_a[39:29]), 1'h1}},
         1'h0,
         sign_seq_18,
         66'h0};
  assign io_out_pp_20 =
    io_is_fp64
      ? {12'h1,
         ~sign_seq_20,
         {54{booth_4bit_onehot_20[3]}} & _pp_seq_f64_26_T_2
           | {54{booth_4bit_onehot_20[2]}} & _pp_seq_f64_26_T_6
           | {54{booth_4bit_onehot_20[1]}} & {1'h1, ~io_in_a}
           | {54{booth_4bit_onehot_20[0]}} & {~io_in_a, 1'h1},
         1'h0,
         sign_seq_19,
         38'h0}
      : io_is_fp32
          ? {11'h1,
             ~sign_seq_20,
             {25{booth_4bit_onehot_20[3]}} & {1'h0, io_in_a[52:29]}
               | {25{booth_4bit_onehot_20[2]}} & {io_in_a[52:29], 1'h0}
               | {25{booth_4bit_onehot_20[1]}} & {1'h1, ~(io_in_a[52:29])}
               | {25{booth_4bit_onehot_20[0]}} & {~(io_in_a[52:29]), 1'h1},
             1'h0,
             sign_seq_19,
             68'h0}
          : 107'h0;
  assign io_out_pp_21 =
    io_is_fp64
      ? {10'h1,
         ~sign_seq_21,
         {54{booth_4bit_onehot_21[3]}} & _pp_seq_f64_26_T_2
           | {54{booth_4bit_onehot_21[2]}} & _pp_seq_f64_26_T_6
           | {54{booth_4bit_onehot_21[1]}} & {1'h1, ~io_in_a}
           | {54{booth_4bit_onehot_21[0]}} & {~io_in_a, 1'h1},
         1'h0,
         sign_seq_20,
         40'h0}
      : io_is_fp32
          ? {9'h1,
             ~sign_seq_21,
             {25{booth_4bit_onehot_21[3]}} & {1'h0, io_in_a[52:29]}
               | {25{booth_4bit_onehot_21[2]}} & {io_in_a[52:29], 1'h0}
               | {25{booth_4bit_onehot_21[1]}} & {1'h1, ~(io_in_a[52:29])}
               | {25{booth_4bit_onehot_21[0]}} & {~(io_in_a[52:29]), 1'h1},
             1'h0,
             sign_seq_20,
             70'h0}
          : {8'h0,
             ~sign_seq_21,
             {2{sign_seq_21}},
             {12{booth_4bit_onehot_21[3]}} & {1'h0, io_in_a[52:42]}
               | {12{booth_4bit_onehot_21[2]}} & {io_in_a[52:42], 1'h0}
               | {12{booth_4bit_onehot_21[1]}} & {1'h1, ~(io_in_a[52:42])}
               | {12{booth_4bit_onehot_21[0]}} & {~(io_in_a[52:42]), 1'h1},
             84'h0};
  assign io_out_pp_22 =
    io_is_fp64
      ? {8'h1,
         ~sign_seq_22,
         {54{booth_4bit_onehot_22[3]}} & _pp_seq_f64_26_T_2
           | {54{booth_4bit_onehot_22[2]}} & _pp_seq_f64_26_T_6
           | {54{booth_4bit_onehot_22[1]}} & {1'h1, ~io_in_a}
           | {54{booth_4bit_onehot_22[0]}} & {~io_in_a, 1'h1},
         1'h0,
         sign_seq_21,
         42'h0}
      : io_is_fp32
          ? {7'h1,
             ~sign_seq_22,
             {25{booth_4bit_onehot_22[3]}} & {1'h0, io_in_a[52:29]}
               | {25{booth_4bit_onehot_22[2]}} & {io_in_a[52:29], 1'h0}
               | {25{booth_4bit_onehot_22[1]}} & {1'h1, ~(io_in_a[52:29])}
               | {25{booth_4bit_onehot_22[0]}} & {~(io_in_a[52:29]), 1'h1},
             1'h0,
             sign_seq_21,
             72'h0}
          : {8'h1,
             ~sign_seq_22,
             {12{booth_4bit_onehot_22[3]}} & {1'h0, io_in_a[52:42]}
               | {12{booth_4bit_onehot_22[2]}} & {io_in_a[52:42], 1'h0}
               | {12{booth_4bit_onehot_22[1]}} & {1'h1, ~(io_in_a[52:42])}
               | {12{booth_4bit_onehot_22[0]}} & {~(io_in_a[52:42]), 1'h1},
             1'h0,
             sign_seq_21,
             84'h0};
  assign io_out_pp_23 =
    io_is_fp64
      ? {6'h1,
         ~sign_seq_23,
         {54{booth_4bit_onehot_23[3]}} & _pp_seq_f64_26_T_2
           | {54{booth_4bit_onehot_23[2]}} & _pp_seq_f64_26_T_6
           | {54{booth_4bit_onehot_23[1]}} & {1'h1, ~io_in_a}
           | {54{booth_4bit_onehot_23[0]}} & {~io_in_a, 1'h1},
         1'h0,
         sign_seq_22,
         44'h0}
      : io_is_fp32
          ? {5'h1,
             ~sign_seq_23,
             {25{booth_4bit_onehot_23[3]}} & {1'h0, io_in_a[52:29]}
               | {25{booth_4bit_onehot_23[2]}} & {io_in_a[52:29], 1'h0}
               | {25{booth_4bit_onehot_23[1]}} & {1'h1, ~(io_in_a[52:29])}
               | {25{booth_4bit_onehot_23[0]}} & {~(io_in_a[52:29]), 1'h1},
             1'h0,
             sign_seq_22,
             74'h0}
          : {6'h1,
             ~sign_seq_23,
             {12{booth_4bit_onehot_23[3]}} & {1'h0, io_in_a[52:42]}
               | {12{booth_4bit_onehot_23[2]}} & {io_in_a[52:42], 1'h0}
               | {12{booth_4bit_onehot_23[1]}} & {1'h1, ~(io_in_a[52:42])}
               | {12{booth_4bit_onehot_23[0]}} & {~(io_in_a[52:42]), 1'h1},
             1'h0,
             sign_seq_22,
             86'h0};
  assign io_out_pp_24 =
    io_is_fp64
      ? {4'h1,
         ~sign_seq_24,
         {54{booth_4bit_onehot_24[3]}} & _pp_seq_f64_26_T_2
           | {54{booth_4bit_onehot_24[2]}} & _pp_seq_f64_26_T_6
           | {54{booth_4bit_onehot_24[1]}} & {1'h1, ~io_in_a}
           | {54{booth_4bit_onehot_24[0]}} & {~io_in_a, 1'h1},
         1'h0,
         sign_seq_23,
         46'h0}
      : io_is_fp32
          ? {3'h1,
             ~sign_seq_24,
             {25{booth_4bit_onehot_24[3]}} & {1'h0, io_in_a[52:29]}
               | {25{booth_4bit_onehot_24[2]}} & {io_in_a[52:29], 1'h0}
               | {25{booth_4bit_onehot_24[1]}} & {1'h1, ~(io_in_a[52:29])}
               | {25{booth_4bit_onehot_24[0]}} & {~(io_in_a[52:29]), 1'h1},
             1'h0,
             sign_seq_23,
             76'h0}
          : {4'h1,
             ~sign_seq_24,
             {12{booth_4bit_onehot_24[3]}} & {1'h0, io_in_a[52:42]}
               | {12{booth_4bit_onehot_24[2]}} & {io_in_a[52:42], 1'h0}
               | {12{booth_4bit_onehot_24[1]}} & {1'h1, ~(io_in_a[52:42])}
               | {12{booth_4bit_onehot_24[0]}} & {~(io_in_a[52:42]), 1'h1},
             1'h0,
             sign_seq_23,
             88'h0};
  assign io_out_pp_25 =
    io_is_fp64
      ? {2'h1,
         ~sign_seq_25,
         {54{booth_4bit_onehot_25[3]}} & _pp_seq_f64_26_T_2
           | {54{booth_4bit_onehot_25[2]}} & _pp_seq_f64_26_T_6
           | {54{booth_4bit_onehot_25[1]}} & {1'h1, ~io_in_a}
           | {54{booth_4bit_onehot_25[0]}} & {~io_in_a, 1'h1},
         1'h0,
         sign_seq_24,
         48'h0}
      : io_is_fp32
          ? {1'h1,
             ~sign_seq_25,
             {25{booth_4bit_onehot_25[3]}} & {1'h0, io_in_a[52:29]}
               | {25{booth_4bit_onehot_25[2]}} & {io_in_a[52:29], 1'h0}
               | {25{booth_4bit_onehot_25[1]}} & {1'h1, ~(io_in_a[52:29])}
               | {25{booth_4bit_onehot_25[0]}} & {~(io_in_a[52:29]), 1'h1},
             1'h0,
             sign_seq_24,
             78'h0}
          : {2'h1,
             ~sign_seq_25,
             {12{booth_4bit_onehot_25[3]}} & {1'h0, io_in_a[52:42]}
               | {12{booth_4bit_onehot_25[2]}} & {io_in_a[52:42], 1'h0}
               | {12{booth_4bit_onehot_25[1]}} & {1'h1, ~(io_in_a[52:42])}
               | {12{booth_4bit_onehot_25[0]}} & {~(io_in_a[52:42]), 1'h1},
             1'h0,
             sign_seq_24,
             90'h0};
  assign io_out_pp_26 =
    io_is_fp64
      ? {1'h1,
         {54{booth_4bit_onehot_26[3]}} & _pp_seq_f64_26_T_2
           | {54{booth_4bit_onehot_26[2]}} & _pp_seq_f64_26_T_6
           | {54{booth_4bit_onehot_26[1]}} & {1'h1, ~io_in_a}
           | {54{booth_4bit_onehot_26[0]}} & {~io_in_a, 1'h1},
         1'h0,
         sign_seq_25,
         50'h0}
      : io_is_fp32
          ? {1'h0,
             {24{booth_4bit_onehot_26[3]}} & io_in_a[52:29]
               | {24{booth_4bit_onehot_26[2]}} & {io_in_a[51:29], 1'h0}
               | {24{booth_4bit_onehot_26[1]}} & ~(io_in_a[52:29])
               | {24{booth_4bit_onehot_26[0]}} & {~(io_in_a[51:29]), 1'h1},
             1'h0,
             sign_seq_25,
             80'h0}
          : {1'h1,
             {12{booth_4bit_onehot_26[3]}} & {1'h0, io_in_a[52:42]}
               | {12{booth_4bit_onehot_26[2]}} & {io_in_a[52:42], 1'h0}
               | {12{booth_4bit_onehot_26[1]}} & {1'h1, ~(io_in_a[52:42])}
               | {12{booth_4bit_onehot_26[0]}} & {~(io_in_a[52:42]), 1'h1},
             1'h0,
             sign_seq_25,
             92'h0};
endmodule

module CSA3to2(
  input  [106:0] io_in_a,
  input  [106:0] io_in_b,
  input  [106:0] io_in_c,
  output [106:0] io_out_sum,
  output [106:0] io_out_car
);

  assign io_out_sum = io_in_a ^ io_in_b ^ io_in_c;
  assign io_out_car =
    {io_in_a[105:0] & io_in_b[105:0] | io_in_a[105:0] & io_in_c[105:0] | io_in_b[105:0]
       & io_in_c[105:0],
     1'h0};
endmodule

module CSA4to2(
  input  [106:0] io_in_a,
  input  [106:0] io_in_b,
  input  [106:0] io_in_c,
  input  [106:0] io_in_d,
  output [106:0] io_out_sum,
  output [106:0] io_out_car
);

  wire cout_vec_0 = io_in_a[0] ^ io_in_b[0] ? io_in_c[0] : io_in_a[0];
  wire cout_vec_1 = io_in_a[1] ^ io_in_b[1] ? io_in_c[1] : io_in_a[1];
  wire cout_vec_2 = io_in_a[2] ^ io_in_b[2] ? io_in_c[2] : io_in_a[2];
  wire cout_vec_3 = io_in_a[3] ^ io_in_b[3] ? io_in_c[3] : io_in_a[3];
  wire cout_vec_4 = io_in_a[4] ^ io_in_b[4] ? io_in_c[4] : io_in_a[4];
  wire cout_vec_5 = io_in_a[5] ^ io_in_b[5] ? io_in_c[5] : io_in_a[5];
  wire cout_vec_6 = io_in_a[6] ^ io_in_b[6] ? io_in_c[6] : io_in_a[6];
  wire cout_vec_7 = io_in_a[7] ^ io_in_b[7] ? io_in_c[7] : io_in_a[7];
  wire cout_vec_8 = io_in_a[8] ^ io_in_b[8] ? io_in_c[8] : io_in_a[8];
  wire cout_vec_9 = io_in_a[9] ^ io_in_b[9] ? io_in_c[9] : io_in_a[9];
  wire cout_vec_10 = io_in_a[10] ^ io_in_b[10] ? io_in_c[10] : io_in_a[10];
  wire cout_vec_11 = io_in_a[11] ^ io_in_b[11] ? io_in_c[11] : io_in_a[11];
  wire cout_vec_12 = io_in_a[12] ^ io_in_b[12] ? io_in_c[12] : io_in_a[12];
  wire cout_vec_13 = io_in_a[13] ^ io_in_b[13] ? io_in_c[13] : io_in_a[13];
  wire cout_vec_14 = io_in_a[14] ^ io_in_b[14] ? io_in_c[14] : io_in_a[14];
  wire cout_vec_15 = io_in_a[15] ^ io_in_b[15] ? io_in_c[15] : io_in_a[15];
  wire cout_vec_16 = io_in_a[16] ^ io_in_b[16] ? io_in_c[16] : io_in_a[16];
  wire cout_vec_17 = io_in_a[17] ^ io_in_b[17] ? io_in_c[17] : io_in_a[17];
  wire cout_vec_18 = io_in_a[18] ^ io_in_b[18] ? io_in_c[18] : io_in_a[18];
  wire cout_vec_19 = io_in_a[19] ^ io_in_b[19] ? io_in_c[19] : io_in_a[19];
  wire cout_vec_20 = io_in_a[20] ^ io_in_b[20] ? io_in_c[20] : io_in_a[20];
  wire cout_vec_21 = io_in_a[21] ^ io_in_b[21] ? io_in_c[21] : io_in_a[21];
  wire cout_vec_22 = io_in_a[22] ^ io_in_b[22] ? io_in_c[22] : io_in_a[22];
  wire cout_vec_23 = io_in_a[23] ^ io_in_b[23] ? io_in_c[23] : io_in_a[23];
  wire cout_vec_24 = io_in_a[24] ^ io_in_b[24] ? io_in_c[24] : io_in_a[24];
  wire cout_vec_25 = io_in_a[25] ^ io_in_b[25] ? io_in_c[25] : io_in_a[25];
  wire cout_vec_26 = io_in_a[26] ^ io_in_b[26] ? io_in_c[26] : io_in_a[26];
  wire cout_vec_27 = io_in_a[27] ^ io_in_b[27] ? io_in_c[27] : io_in_a[27];
  wire cout_vec_28 = io_in_a[28] ^ io_in_b[28] ? io_in_c[28] : io_in_a[28];
  wire cout_vec_29 = io_in_a[29] ^ io_in_b[29] ? io_in_c[29] : io_in_a[29];
  wire cout_vec_30 = io_in_a[30] ^ io_in_b[30] ? io_in_c[30] : io_in_a[30];
  wire cout_vec_31 = io_in_a[31] ^ io_in_b[31] ? io_in_c[31] : io_in_a[31];
  wire cout_vec_32 = io_in_a[32] ^ io_in_b[32] ? io_in_c[32] : io_in_a[32];
  wire cout_vec_33 = io_in_a[33] ^ io_in_b[33] ? io_in_c[33] : io_in_a[33];
  wire cout_vec_34 = io_in_a[34] ^ io_in_b[34] ? io_in_c[34] : io_in_a[34];
  wire cout_vec_35 = io_in_a[35] ^ io_in_b[35] ? io_in_c[35] : io_in_a[35];
  wire cout_vec_36 = io_in_a[36] ^ io_in_b[36] ? io_in_c[36] : io_in_a[36];
  wire cout_vec_37 = io_in_a[37] ^ io_in_b[37] ? io_in_c[37] : io_in_a[37];
  wire cout_vec_38 = io_in_a[38] ^ io_in_b[38] ? io_in_c[38] : io_in_a[38];
  wire cout_vec_39 = io_in_a[39] ^ io_in_b[39] ? io_in_c[39] : io_in_a[39];
  wire cout_vec_40 = io_in_a[40] ^ io_in_b[40] ? io_in_c[40] : io_in_a[40];
  wire cout_vec_41 = io_in_a[41] ^ io_in_b[41] ? io_in_c[41] : io_in_a[41];
  wire cout_vec_42 = io_in_a[42] ^ io_in_b[42] ? io_in_c[42] : io_in_a[42];
  wire cout_vec_43 = io_in_a[43] ^ io_in_b[43] ? io_in_c[43] : io_in_a[43];
  wire cout_vec_44 = io_in_a[44] ^ io_in_b[44] ? io_in_c[44] : io_in_a[44];
  wire cout_vec_45 = io_in_a[45] ^ io_in_b[45] ? io_in_c[45] : io_in_a[45];
  wire cout_vec_46 = io_in_a[46] ^ io_in_b[46] ? io_in_c[46] : io_in_a[46];
  wire cout_vec_47 = io_in_a[47] ^ io_in_b[47] ? io_in_c[47] : io_in_a[47];
  wire cout_vec_48 = io_in_a[48] ^ io_in_b[48] ? io_in_c[48] : io_in_a[48];
  wire cout_vec_49 = io_in_a[49] ^ io_in_b[49] ? io_in_c[49] : io_in_a[49];
  wire cout_vec_50 = io_in_a[50] ^ io_in_b[50] ? io_in_c[50] : io_in_a[50];
  wire cout_vec_51 = io_in_a[51] ^ io_in_b[51] ? io_in_c[51] : io_in_a[51];
  wire cout_vec_52 = io_in_a[52] ^ io_in_b[52] ? io_in_c[52] : io_in_a[52];
  wire cout_vec_53 = io_in_a[53] ^ io_in_b[53] ? io_in_c[53] : io_in_a[53];
  wire cout_vec_54 = io_in_a[54] ^ io_in_b[54] ? io_in_c[54] : io_in_a[54];
  wire cout_vec_55 = io_in_a[55] ^ io_in_b[55] ? io_in_c[55] : io_in_a[55];
  wire cout_vec_56 = io_in_a[56] ^ io_in_b[56] ? io_in_c[56] : io_in_a[56];
  wire cout_vec_57 = io_in_a[57] ^ io_in_b[57] ? io_in_c[57] : io_in_a[57];
  wire cout_vec_58 = io_in_a[58] ^ io_in_b[58] ? io_in_c[58] : io_in_a[58];
  wire cout_vec_59 = io_in_a[59] ^ io_in_b[59] ? io_in_c[59] : io_in_a[59];
  wire cout_vec_60 = io_in_a[60] ^ io_in_b[60] ? io_in_c[60] : io_in_a[60];
  wire cout_vec_61 = io_in_a[61] ^ io_in_b[61] ? io_in_c[61] : io_in_a[61];
  wire cout_vec_62 = io_in_a[62] ^ io_in_b[62] ? io_in_c[62] : io_in_a[62];
  wire cout_vec_63 = io_in_a[63] ^ io_in_b[63] ? io_in_c[63] : io_in_a[63];
  wire cout_vec_64 = io_in_a[64] ^ io_in_b[64] ? io_in_c[64] : io_in_a[64];
  wire cout_vec_65 = io_in_a[65] ^ io_in_b[65] ? io_in_c[65] : io_in_a[65];
  wire cout_vec_66 = io_in_a[66] ^ io_in_b[66] ? io_in_c[66] : io_in_a[66];
  wire cout_vec_67 = io_in_a[67] ^ io_in_b[67] ? io_in_c[67] : io_in_a[67];
  wire cout_vec_68 = io_in_a[68] ^ io_in_b[68] ? io_in_c[68] : io_in_a[68];
  wire cout_vec_69 = io_in_a[69] ^ io_in_b[69] ? io_in_c[69] : io_in_a[69];
  wire cout_vec_70 = io_in_a[70] ^ io_in_b[70] ? io_in_c[70] : io_in_a[70];
  wire cout_vec_71 = io_in_a[71] ^ io_in_b[71] ? io_in_c[71] : io_in_a[71];
  wire cout_vec_72 = io_in_a[72] ^ io_in_b[72] ? io_in_c[72] : io_in_a[72];
  wire cout_vec_73 = io_in_a[73] ^ io_in_b[73] ? io_in_c[73] : io_in_a[73];
  wire cout_vec_74 = io_in_a[74] ^ io_in_b[74] ? io_in_c[74] : io_in_a[74];
  wire cout_vec_75 = io_in_a[75] ^ io_in_b[75] ? io_in_c[75] : io_in_a[75];
  wire cout_vec_76 = io_in_a[76] ^ io_in_b[76] ? io_in_c[76] : io_in_a[76];
  wire cout_vec_77 = io_in_a[77] ^ io_in_b[77] ? io_in_c[77] : io_in_a[77];
  wire cout_vec_78 = io_in_a[78] ^ io_in_b[78] ? io_in_c[78] : io_in_a[78];
  wire cout_vec_79 = io_in_a[79] ^ io_in_b[79] ? io_in_c[79] : io_in_a[79];
  wire cout_vec_80 = io_in_a[80] ^ io_in_b[80] ? io_in_c[80] : io_in_a[80];
  wire cout_vec_81 = io_in_a[81] ^ io_in_b[81] ? io_in_c[81] : io_in_a[81];
  wire cout_vec_82 = io_in_a[82] ^ io_in_b[82] ? io_in_c[82] : io_in_a[82];
  wire cout_vec_83 = io_in_a[83] ^ io_in_b[83] ? io_in_c[83] : io_in_a[83];
  wire cout_vec_84 = io_in_a[84] ^ io_in_b[84] ? io_in_c[84] : io_in_a[84];
  wire cout_vec_85 = io_in_a[85] ^ io_in_b[85] ? io_in_c[85] : io_in_a[85];
  wire cout_vec_86 = io_in_a[86] ^ io_in_b[86] ? io_in_c[86] : io_in_a[86];
  wire cout_vec_87 = io_in_a[87] ^ io_in_b[87] ? io_in_c[87] : io_in_a[87];
  wire cout_vec_88 = io_in_a[88] ^ io_in_b[88] ? io_in_c[88] : io_in_a[88];
  wire cout_vec_89 = io_in_a[89] ^ io_in_b[89] ? io_in_c[89] : io_in_a[89];
  wire cout_vec_90 = io_in_a[90] ^ io_in_b[90] ? io_in_c[90] : io_in_a[90];
  wire cout_vec_91 = io_in_a[91] ^ io_in_b[91] ? io_in_c[91] : io_in_a[91];
  wire cout_vec_92 = io_in_a[92] ^ io_in_b[92] ? io_in_c[92] : io_in_a[92];
  wire cout_vec_93 = io_in_a[93] ^ io_in_b[93] ? io_in_c[93] : io_in_a[93];
  wire cout_vec_94 = io_in_a[94] ^ io_in_b[94] ? io_in_c[94] : io_in_a[94];
  wire cout_vec_95 = io_in_a[95] ^ io_in_b[95] ? io_in_c[95] : io_in_a[95];
  wire cout_vec_96 = io_in_a[96] ^ io_in_b[96] ? io_in_c[96] : io_in_a[96];
  wire cout_vec_97 = io_in_a[97] ^ io_in_b[97] ? io_in_c[97] : io_in_a[97];
  wire cout_vec_98 = io_in_a[98] ^ io_in_b[98] ? io_in_c[98] : io_in_a[98];
  wire cout_vec_99 = io_in_a[99] ^ io_in_b[99] ? io_in_c[99] : io_in_a[99];
  wire cout_vec_100 = io_in_a[100] ^ io_in_b[100] ? io_in_c[100] : io_in_a[100];
  wire cout_vec_101 = io_in_a[101] ^ io_in_b[101] ? io_in_c[101] : io_in_a[101];
  wire cout_vec_102 = io_in_a[102] ^ io_in_b[102] ? io_in_c[102] : io_in_a[102];
  wire cout_vec_103 = io_in_a[103] ^ io_in_b[103] ? io_in_c[103] : io_in_a[103];
  wire cout_vec_104 = io_in_a[104] ^ io_in_b[104] ? io_in_c[104] : io_in_a[104];
  assign io_out_sum =
    {io_in_a[106] ^ io_in_b[106] ^ io_in_c[106] ^ io_in_d[106]
       ^ (io_in_a[105] ^ io_in_b[105] ? io_in_c[105] : io_in_a[105]),
     io_in_a[104] ^ io_in_b[104] ^ io_in_c[104] ^ io_in_d[104]
       ? cout_vec_103
       : io_in_d[104],
     io_in_a[104] ^ io_in_b[104] ^ io_in_c[104] ^ io_in_d[104] ^ cout_vec_103,
     io_in_a[102] ^ io_in_b[102] ^ io_in_c[102] ^ io_in_d[102]
       ? cout_vec_101
       : io_in_d[102],
     io_in_a[102] ^ io_in_b[102] ^ io_in_c[102] ^ io_in_d[102] ^ cout_vec_101,
     io_in_a[100] ^ io_in_b[100] ^ io_in_c[100] ^ io_in_d[100]
       ? cout_vec_99
       : io_in_d[100],
     io_in_a[100] ^ io_in_b[100] ^ io_in_c[100] ^ io_in_d[100] ^ cout_vec_99,
     io_in_a[98] ^ io_in_b[98] ^ io_in_c[98] ^ io_in_d[98] ? cout_vec_97 : io_in_d[98],
     io_in_a[98] ^ io_in_b[98] ^ io_in_c[98] ^ io_in_d[98] ^ cout_vec_97,
     io_in_a[96] ^ io_in_b[96] ^ io_in_c[96] ^ io_in_d[96] ? cout_vec_95 : io_in_d[96],
     io_in_a[96] ^ io_in_b[96] ^ io_in_c[96] ^ io_in_d[96] ^ cout_vec_95,
     io_in_a[94] ^ io_in_b[94] ^ io_in_c[94] ^ io_in_d[94] ? cout_vec_93 : io_in_d[94],
     io_in_a[94] ^ io_in_b[94] ^ io_in_c[94] ^ io_in_d[94] ^ cout_vec_93,
     io_in_a[92] ^ io_in_b[92] ^ io_in_c[92] ^ io_in_d[92] ? cout_vec_91 : io_in_d[92],
     io_in_a[92] ^ io_in_b[92] ^ io_in_c[92] ^ io_in_d[92] ^ cout_vec_91,
     io_in_a[90] ^ io_in_b[90] ^ io_in_c[90] ^ io_in_d[90] ? cout_vec_89 : io_in_d[90],
     io_in_a[90] ^ io_in_b[90] ^ io_in_c[90] ^ io_in_d[90] ^ cout_vec_89,
     io_in_a[88] ^ io_in_b[88] ^ io_in_c[88] ^ io_in_d[88] ? cout_vec_87 : io_in_d[88],
     io_in_a[88] ^ io_in_b[88] ^ io_in_c[88] ^ io_in_d[88] ^ cout_vec_87,
     io_in_a[86] ^ io_in_b[86] ^ io_in_c[86] ^ io_in_d[86] ? cout_vec_85 : io_in_d[86],
     io_in_a[86] ^ io_in_b[86] ^ io_in_c[86] ^ io_in_d[86] ^ cout_vec_85,
     io_in_a[84] ^ io_in_b[84] ^ io_in_c[84] ^ io_in_d[84] ? cout_vec_83 : io_in_d[84],
     io_in_a[84] ^ io_in_b[84] ^ io_in_c[84] ^ io_in_d[84] ^ cout_vec_83,
     io_in_a[82] ^ io_in_b[82] ^ io_in_c[82] ^ io_in_d[82] ? cout_vec_81 : io_in_d[82],
     io_in_a[82] ^ io_in_b[82] ^ io_in_c[82] ^ io_in_d[82] ^ cout_vec_81,
     io_in_a[80] ^ io_in_b[80] ^ io_in_c[80] ^ io_in_d[80] ? cout_vec_79 : io_in_d[80],
     io_in_a[80] ^ io_in_b[80] ^ io_in_c[80] ^ io_in_d[80] ^ cout_vec_79,
     io_in_a[78] ^ io_in_b[78] ^ io_in_c[78] ^ io_in_d[78] ? cout_vec_77 : io_in_d[78],
     io_in_a[78] ^ io_in_b[78] ^ io_in_c[78] ^ io_in_d[78] ^ cout_vec_77,
     io_in_a[76] ^ io_in_b[76] ^ io_in_c[76] ^ io_in_d[76] ? cout_vec_75 : io_in_d[76],
     io_in_a[76] ^ io_in_b[76] ^ io_in_c[76] ^ io_in_d[76] ^ cout_vec_75,
     io_in_a[74] ^ io_in_b[74] ^ io_in_c[74] ^ io_in_d[74] ? cout_vec_73 : io_in_d[74],
     io_in_a[74] ^ io_in_b[74] ^ io_in_c[74] ^ io_in_d[74] ^ cout_vec_73,
     io_in_a[72] ^ io_in_b[72] ^ io_in_c[72] ^ io_in_d[72] ? cout_vec_71 : io_in_d[72],
     io_in_a[72] ^ io_in_b[72] ^ io_in_c[72] ^ io_in_d[72] ^ cout_vec_71,
     io_in_a[70] ^ io_in_b[70] ^ io_in_c[70] ^ io_in_d[70] ? cout_vec_69 : io_in_d[70],
     io_in_a[70] ^ io_in_b[70] ^ io_in_c[70] ^ io_in_d[70] ^ cout_vec_69,
     io_in_a[68] ^ io_in_b[68] ^ io_in_c[68] ^ io_in_d[68] ? cout_vec_67 : io_in_d[68],
     io_in_a[68] ^ io_in_b[68] ^ io_in_c[68] ^ io_in_d[68] ^ cout_vec_67,
     io_in_a[66] ^ io_in_b[66] ^ io_in_c[66] ^ io_in_d[66] ? cout_vec_65 : io_in_d[66],
     io_in_a[66] ^ io_in_b[66] ^ io_in_c[66] ^ io_in_d[66] ^ cout_vec_65,
     io_in_a[64] ^ io_in_b[64] ^ io_in_c[64] ^ io_in_d[64] ? cout_vec_63 : io_in_d[64],
     io_in_a[64] ^ io_in_b[64] ^ io_in_c[64] ^ io_in_d[64] ^ cout_vec_63,
     io_in_a[62] ^ io_in_b[62] ^ io_in_c[62] ^ io_in_d[62] ? cout_vec_61 : io_in_d[62],
     io_in_a[62] ^ io_in_b[62] ^ io_in_c[62] ^ io_in_d[62] ^ cout_vec_61,
     io_in_a[60] ^ io_in_b[60] ^ io_in_c[60] ^ io_in_d[60] ? cout_vec_59 : io_in_d[60],
     io_in_a[60] ^ io_in_b[60] ^ io_in_c[60] ^ io_in_d[60] ^ cout_vec_59,
     io_in_a[58] ^ io_in_b[58] ^ io_in_c[58] ^ io_in_d[58] ? cout_vec_57 : io_in_d[58],
     io_in_a[58] ^ io_in_b[58] ^ io_in_c[58] ^ io_in_d[58] ^ cout_vec_57,
     io_in_a[56] ^ io_in_b[56] ^ io_in_c[56] ^ io_in_d[56] ? cout_vec_55 : io_in_d[56],
     io_in_a[56] ^ io_in_b[56] ^ io_in_c[56] ^ io_in_d[56] ^ cout_vec_55,
     io_in_a[54] ^ io_in_b[54] ^ io_in_c[54] ^ io_in_d[54] ? cout_vec_53 : io_in_d[54],
     io_in_a[54] ^ io_in_b[54] ^ io_in_c[54] ^ io_in_d[54] ^ cout_vec_53,
     io_in_a[52] ^ io_in_b[52] ^ io_in_c[52] ^ io_in_d[52] ? cout_vec_51 : io_in_d[52],
     io_in_a[52] ^ io_in_b[52] ^ io_in_c[52] ^ io_in_d[52] ^ cout_vec_51,
     io_in_a[50] ^ io_in_b[50] ^ io_in_c[50] ^ io_in_d[50] ? cout_vec_49 : io_in_d[50],
     io_in_a[50] ^ io_in_b[50] ^ io_in_c[50] ^ io_in_d[50] ^ cout_vec_49,
     io_in_a[48] ^ io_in_b[48] ^ io_in_c[48] ^ io_in_d[48] ? cout_vec_47 : io_in_d[48],
     io_in_a[48] ^ io_in_b[48] ^ io_in_c[48] ^ io_in_d[48] ^ cout_vec_47,
     io_in_a[46] ^ io_in_b[46] ^ io_in_c[46] ^ io_in_d[46] ? cout_vec_45 : io_in_d[46],
     io_in_a[46] ^ io_in_b[46] ^ io_in_c[46] ^ io_in_d[46] ^ cout_vec_45,
     io_in_a[44] ^ io_in_b[44] ^ io_in_c[44] ^ io_in_d[44] ? cout_vec_43 : io_in_d[44],
     io_in_a[44] ^ io_in_b[44] ^ io_in_c[44] ^ io_in_d[44] ^ cout_vec_43,
     io_in_a[42] ^ io_in_b[42] ^ io_in_c[42] ^ io_in_d[42] ? cout_vec_41 : io_in_d[42],
     io_in_a[42] ^ io_in_b[42] ^ io_in_c[42] ^ io_in_d[42] ^ cout_vec_41,
     io_in_a[40] ^ io_in_b[40] ^ io_in_c[40] ^ io_in_d[40] ? cout_vec_39 : io_in_d[40],
     io_in_a[40] ^ io_in_b[40] ^ io_in_c[40] ^ io_in_d[40] ^ cout_vec_39,
     io_in_a[38] ^ io_in_b[38] ^ io_in_c[38] ^ io_in_d[38] ? cout_vec_37 : io_in_d[38],
     io_in_a[38] ^ io_in_b[38] ^ io_in_c[38] ^ io_in_d[38] ^ cout_vec_37,
     io_in_a[36] ^ io_in_b[36] ^ io_in_c[36] ^ io_in_d[36] ? cout_vec_35 : io_in_d[36],
     io_in_a[36] ^ io_in_b[36] ^ io_in_c[36] ^ io_in_d[36] ^ cout_vec_35,
     io_in_a[34] ^ io_in_b[34] ^ io_in_c[34] ^ io_in_d[34] ? cout_vec_33 : io_in_d[34],
     io_in_a[34] ^ io_in_b[34] ^ io_in_c[34] ^ io_in_d[34] ^ cout_vec_33,
     io_in_a[32] ^ io_in_b[32] ^ io_in_c[32] ^ io_in_d[32] ? cout_vec_31 : io_in_d[32],
     io_in_a[32] ^ io_in_b[32] ^ io_in_c[32] ^ io_in_d[32] ^ cout_vec_31,
     io_in_a[30] ^ io_in_b[30] ^ io_in_c[30] ^ io_in_d[30] ? cout_vec_29 : io_in_d[30],
     io_in_a[30] ^ io_in_b[30] ^ io_in_c[30] ^ io_in_d[30] ^ cout_vec_29,
     io_in_a[28] ^ io_in_b[28] ^ io_in_c[28] ^ io_in_d[28] ? cout_vec_27 : io_in_d[28],
     io_in_a[28] ^ io_in_b[28] ^ io_in_c[28] ^ io_in_d[28] ^ cout_vec_27,
     io_in_a[26] ^ io_in_b[26] ^ io_in_c[26] ^ io_in_d[26] ? cout_vec_25 : io_in_d[26],
     io_in_a[26] ^ io_in_b[26] ^ io_in_c[26] ^ io_in_d[26] ^ cout_vec_25,
     io_in_a[24] ^ io_in_b[24] ^ io_in_c[24] ^ io_in_d[24] ? cout_vec_23 : io_in_d[24],
     io_in_a[24] ^ io_in_b[24] ^ io_in_c[24] ^ io_in_d[24] ^ cout_vec_23,
     io_in_a[22] ^ io_in_b[22] ^ io_in_c[22] ^ io_in_d[22] ? cout_vec_21 : io_in_d[22],
     io_in_a[22] ^ io_in_b[22] ^ io_in_c[22] ^ io_in_d[22] ^ cout_vec_21,
     io_in_a[20] ^ io_in_b[20] ^ io_in_c[20] ^ io_in_d[20] ? cout_vec_19 : io_in_d[20],
     io_in_a[20] ^ io_in_b[20] ^ io_in_c[20] ^ io_in_d[20] ^ cout_vec_19,
     io_in_a[18] ^ io_in_b[18] ^ io_in_c[18] ^ io_in_d[18] ? cout_vec_17 : io_in_d[18],
     io_in_a[18] ^ io_in_b[18] ^ io_in_c[18] ^ io_in_d[18] ^ cout_vec_17,
     io_in_a[16] ^ io_in_b[16] ^ io_in_c[16] ^ io_in_d[16] ? cout_vec_15 : io_in_d[16],
     io_in_a[16] ^ io_in_b[16] ^ io_in_c[16] ^ io_in_d[16] ^ cout_vec_15,
     io_in_a[14] ^ io_in_b[14] ^ io_in_c[14] ^ io_in_d[14] ? cout_vec_13 : io_in_d[14],
     io_in_a[14] ^ io_in_b[14] ^ io_in_c[14] ^ io_in_d[14] ^ cout_vec_13,
     io_in_a[12] ^ io_in_b[12] ^ io_in_c[12] ^ io_in_d[12] ? cout_vec_11 : io_in_d[12],
     io_in_a[12] ^ io_in_b[12] ^ io_in_c[12] ^ io_in_d[12] ^ cout_vec_11,
     io_in_a[10] ^ io_in_b[10] ^ io_in_c[10] ^ io_in_d[10] ? cout_vec_9 : io_in_d[10],
     io_in_a[10] ^ io_in_b[10] ^ io_in_c[10] ^ io_in_d[10] ^ cout_vec_9,
     io_in_a[8] ^ io_in_b[8] ^ io_in_c[8] ^ io_in_d[8] ? cout_vec_7 : io_in_d[8],
     io_in_a[8] ^ io_in_b[8] ^ io_in_c[8] ^ io_in_d[8] ^ cout_vec_7,
     io_in_a[6] ^ io_in_b[6] ^ io_in_c[6] ^ io_in_d[6] ? cout_vec_5 : io_in_d[6],
     io_in_a[6] ^ io_in_b[6] ^ io_in_c[6] ^ io_in_d[6] ^ cout_vec_5,
     io_in_a[4] ^ io_in_b[4] ^ io_in_c[4] ^ io_in_d[4] ? cout_vec_3 : io_in_d[4],
     io_in_a[4] ^ io_in_b[4] ^ io_in_c[4] ^ io_in_d[4] ^ cout_vec_3,
     io_in_a[2] ^ io_in_b[2] ^ io_in_c[2] ^ io_in_d[2] ? cout_vec_1 : io_in_d[2],
     io_in_a[2] ^ io_in_b[2] ^ io_in_c[2] ^ io_in_d[2] ^ cout_vec_1,
     (io_in_a[0] ^ io_in_b[0] ^ io_in_c[0] ^ ~(io_in_d[0])) & io_in_d[0],
     io_in_a[0] ^ io_in_b[0] ^ io_in_c[0] ^ io_in_d[0]};
  assign io_out_car =
    {io_in_a[105] ^ io_in_b[105] ^ io_in_c[105] ^ io_in_d[105]
       ? cout_vec_104
       : io_in_d[105],
     io_in_a[105] ^ io_in_b[105] ^ io_in_c[105] ^ io_in_d[105] ^ cout_vec_104,
     io_in_a[103] ^ io_in_b[103] ^ io_in_c[103] ^ io_in_d[103]
       ? cout_vec_102
       : io_in_d[103],
     io_in_a[103] ^ io_in_b[103] ^ io_in_c[103] ^ io_in_d[103] ^ cout_vec_102,
     io_in_a[101] ^ io_in_b[101] ^ io_in_c[101] ^ io_in_d[101]
       ? cout_vec_100
       : io_in_d[101],
     io_in_a[101] ^ io_in_b[101] ^ io_in_c[101] ^ io_in_d[101] ^ cout_vec_100,
     io_in_a[99] ^ io_in_b[99] ^ io_in_c[99] ^ io_in_d[99] ? cout_vec_98 : io_in_d[99],
     io_in_a[99] ^ io_in_b[99] ^ io_in_c[99] ^ io_in_d[99] ^ cout_vec_98,
     io_in_a[97] ^ io_in_b[97] ^ io_in_c[97] ^ io_in_d[97] ? cout_vec_96 : io_in_d[97],
     io_in_a[97] ^ io_in_b[97] ^ io_in_c[97] ^ io_in_d[97] ^ cout_vec_96,
     io_in_a[95] ^ io_in_b[95] ^ io_in_c[95] ^ io_in_d[95] ? cout_vec_94 : io_in_d[95],
     io_in_a[95] ^ io_in_b[95] ^ io_in_c[95] ^ io_in_d[95] ^ cout_vec_94,
     io_in_a[93] ^ io_in_b[93] ^ io_in_c[93] ^ io_in_d[93] ? cout_vec_92 : io_in_d[93],
     io_in_a[93] ^ io_in_b[93] ^ io_in_c[93] ^ io_in_d[93] ^ cout_vec_92,
     io_in_a[91] ^ io_in_b[91] ^ io_in_c[91] ^ io_in_d[91] ? cout_vec_90 : io_in_d[91],
     io_in_a[91] ^ io_in_b[91] ^ io_in_c[91] ^ io_in_d[91] ^ cout_vec_90,
     io_in_a[89] ^ io_in_b[89] ^ io_in_c[89] ^ io_in_d[89] ? cout_vec_88 : io_in_d[89],
     io_in_a[89] ^ io_in_b[89] ^ io_in_c[89] ^ io_in_d[89] ^ cout_vec_88,
     io_in_a[87] ^ io_in_b[87] ^ io_in_c[87] ^ io_in_d[87] ? cout_vec_86 : io_in_d[87],
     io_in_a[87] ^ io_in_b[87] ^ io_in_c[87] ^ io_in_d[87] ^ cout_vec_86,
     io_in_a[85] ^ io_in_b[85] ^ io_in_c[85] ^ io_in_d[85] ? cout_vec_84 : io_in_d[85],
     io_in_a[85] ^ io_in_b[85] ^ io_in_c[85] ^ io_in_d[85] ^ cout_vec_84,
     io_in_a[83] ^ io_in_b[83] ^ io_in_c[83] ^ io_in_d[83] ? cout_vec_82 : io_in_d[83],
     io_in_a[83] ^ io_in_b[83] ^ io_in_c[83] ^ io_in_d[83] ^ cout_vec_82,
     io_in_a[81] ^ io_in_b[81] ^ io_in_c[81] ^ io_in_d[81] ? cout_vec_80 : io_in_d[81],
     io_in_a[81] ^ io_in_b[81] ^ io_in_c[81] ^ io_in_d[81] ^ cout_vec_80,
     io_in_a[79] ^ io_in_b[79] ^ io_in_c[79] ^ io_in_d[79] ? cout_vec_78 : io_in_d[79],
     io_in_a[79] ^ io_in_b[79] ^ io_in_c[79] ^ io_in_d[79] ^ cout_vec_78,
     io_in_a[77] ^ io_in_b[77] ^ io_in_c[77] ^ io_in_d[77] ? cout_vec_76 : io_in_d[77],
     io_in_a[77] ^ io_in_b[77] ^ io_in_c[77] ^ io_in_d[77] ^ cout_vec_76,
     io_in_a[75] ^ io_in_b[75] ^ io_in_c[75] ^ io_in_d[75] ? cout_vec_74 : io_in_d[75],
     io_in_a[75] ^ io_in_b[75] ^ io_in_c[75] ^ io_in_d[75] ^ cout_vec_74,
     io_in_a[73] ^ io_in_b[73] ^ io_in_c[73] ^ io_in_d[73] ? cout_vec_72 : io_in_d[73],
     io_in_a[73] ^ io_in_b[73] ^ io_in_c[73] ^ io_in_d[73] ^ cout_vec_72,
     io_in_a[71] ^ io_in_b[71] ^ io_in_c[71] ^ io_in_d[71] ? cout_vec_70 : io_in_d[71],
     io_in_a[71] ^ io_in_b[71] ^ io_in_c[71] ^ io_in_d[71] ^ cout_vec_70,
     io_in_a[69] ^ io_in_b[69] ^ io_in_c[69] ^ io_in_d[69] ? cout_vec_68 : io_in_d[69],
     io_in_a[69] ^ io_in_b[69] ^ io_in_c[69] ^ io_in_d[69] ^ cout_vec_68,
     io_in_a[67] ^ io_in_b[67] ^ io_in_c[67] ^ io_in_d[67] ? cout_vec_66 : io_in_d[67],
     io_in_a[67] ^ io_in_b[67] ^ io_in_c[67] ^ io_in_d[67] ^ cout_vec_66,
     io_in_a[65] ^ io_in_b[65] ^ io_in_c[65] ^ io_in_d[65] ? cout_vec_64 : io_in_d[65],
     io_in_a[65] ^ io_in_b[65] ^ io_in_c[65] ^ io_in_d[65] ^ cout_vec_64,
     io_in_a[63] ^ io_in_b[63] ^ io_in_c[63] ^ io_in_d[63] ? cout_vec_62 : io_in_d[63],
     io_in_a[63] ^ io_in_b[63] ^ io_in_c[63] ^ io_in_d[63] ^ cout_vec_62,
     io_in_a[61] ^ io_in_b[61] ^ io_in_c[61] ^ io_in_d[61] ? cout_vec_60 : io_in_d[61],
     io_in_a[61] ^ io_in_b[61] ^ io_in_c[61] ^ io_in_d[61] ^ cout_vec_60,
     io_in_a[59] ^ io_in_b[59] ^ io_in_c[59] ^ io_in_d[59] ? cout_vec_58 : io_in_d[59],
     io_in_a[59] ^ io_in_b[59] ^ io_in_c[59] ^ io_in_d[59] ^ cout_vec_58,
     io_in_a[57] ^ io_in_b[57] ^ io_in_c[57] ^ io_in_d[57] ? cout_vec_56 : io_in_d[57],
     io_in_a[57] ^ io_in_b[57] ^ io_in_c[57] ^ io_in_d[57] ^ cout_vec_56,
     io_in_a[55] ^ io_in_b[55] ^ io_in_c[55] ^ io_in_d[55] ? cout_vec_54 : io_in_d[55],
     io_in_a[55] ^ io_in_b[55] ^ io_in_c[55] ^ io_in_d[55] ^ cout_vec_54,
     io_in_a[53] ^ io_in_b[53] ^ io_in_c[53] ^ io_in_d[53] ? cout_vec_52 : io_in_d[53],
     io_in_a[53] ^ io_in_b[53] ^ io_in_c[53] ^ io_in_d[53] ^ cout_vec_52,
     io_in_a[51] ^ io_in_b[51] ^ io_in_c[51] ^ io_in_d[51] ? cout_vec_50 : io_in_d[51],
     io_in_a[51] ^ io_in_b[51] ^ io_in_c[51] ^ io_in_d[51] ^ cout_vec_50,
     io_in_a[49] ^ io_in_b[49] ^ io_in_c[49] ^ io_in_d[49] ? cout_vec_48 : io_in_d[49],
     io_in_a[49] ^ io_in_b[49] ^ io_in_c[49] ^ io_in_d[49] ^ cout_vec_48,
     io_in_a[47] ^ io_in_b[47] ^ io_in_c[47] ^ io_in_d[47] ? cout_vec_46 : io_in_d[47],
     io_in_a[47] ^ io_in_b[47] ^ io_in_c[47] ^ io_in_d[47] ^ cout_vec_46,
     io_in_a[45] ^ io_in_b[45] ^ io_in_c[45] ^ io_in_d[45] ? cout_vec_44 : io_in_d[45],
     io_in_a[45] ^ io_in_b[45] ^ io_in_c[45] ^ io_in_d[45] ^ cout_vec_44,
     io_in_a[43] ^ io_in_b[43] ^ io_in_c[43] ^ io_in_d[43] ? cout_vec_42 : io_in_d[43],
     io_in_a[43] ^ io_in_b[43] ^ io_in_c[43] ^ io_in_d[43] ^ cout_vec_42,
     io_in_a[41] ^ io_in_b[41] ^ io_in_c[41] ^ io_in_d[41] ? cout_vec_40 : io_in_d[41],
     io_in_a[41] ^ io_in_b[41] ^ io_in_c[41] ^ io_in_d[41] ^ cout_vec_40,
     io_in_a[39] ^ io_in_b[39] ^ io_in_c[39] ^ io_in_d[39] ? cout_vec_38 : io_in_d[39],
     io_in_a[39] ^ io_in_b[39] ^ io_in_c[39] ^ io_in_d[39] ^ cout_vec_38,
     io_in_a[37] ^ io_in_b[37] ^ io_in_c[37] ^ io_in_d[37] ? cout_vec_36 : io_in_d[37],
     io_in_a[37] ^ io_in_b[37] ^ io_in_c[37] ^ io_in_d[37] ^ cout_vec_36,
     io_in_a[35] ^ io_in_b[35] ^ io_in_c[35] ^ io_in_d[35] ? cout_vec_34 : io_in_d[35],
     io_in_a[35] ^ io_in_b[35] ^ io_in_c[35] ^ io_in_d[35] ^ cout_vec_34,
     io_in_a[33] ^ io_in_b[33] ^ io_in_c[33] ^ io_in_d[33] ? cout_vec_32 : io_in_d[33],
     io_in_a[33] ^ io_in_b[33] ^ io_in_c[33] ^ io_in_d[33] ^ cout_vec_32,
     io_in_a[31] ^ io_in_b[31] ^ io_in_c[31] ^ io_in_d[31] ? cout_vec_30 : io_in_d[31],
     io_in_a[31] ^ io_in_b[31] ^ io_in_c[31] ^ io_in_d[31] ^ cout_vec_30,
     io_in_a[29] ^ io_in_b[29] ^ io_in_c[29] ^ io_in_d[29] ? cout_vec_28 : io_in_d[29],
     io_in_a[29] ^ io_in_b[29] ^ io_in_c[29] ^ io_in_d[29] ^ cout_vec_28,
     io_in_a[27] ^ io_in_b[27] ^ io_in_c[27] ^ io_in_d[27] ? cout_vec_26 : io_in_d[27],
     io_in_a[27] ^ io_in_b[27] ^ io_in_c[27] ^ io_in_d[27] ^ cout_vec_26,
     io_in_a[25] ^ io_in_b[25] ^ io_in_c[25] ^ io_in_d[25] ? cout_vec_24 : io_in_d[25],
     io_in_a[25] ^ io_in_b[25] ^ io_in_c[25] ^ io_in_d[25] ^ cout_vec_24,
     io_in_a[23] ^ io_in_b[23] ^ io_in_c[23] ^ io_in_d[23] ? cout_vec_22 : io_in_d[23],
     io_in_a[23] ^ io_in_b[23] ^ io_in_c[23] ^ io_in_d[23] ^ cout_vec_22,
     io_in_a[21] ^ io_in_b[21] ^ io_in_c[21] ^ io_in_d[21] ? cout_vec_20 : io_in_d[21],
     io_in_a[21] ^ io_in_b[21] ^ io_in_c[21] ^ io_in_d[21] ^ cout_vec_20,
     io_in_a[19] ^ io_in_b[19] ^ io_in_c[19] ^ io_in_d[19] ? cout_vec_18 : io_in_d[19],
     io_in_a[19] ^ io_in_b[19] ^ io_in_c[19] ^ io_in_d[19] ^ cout_vec_18,
     io_in_a[17] ^ io_in_b[17] ^ io_in_c[17] ^ io_in_d[17] ? cout_vec_16 : io_in_d[17],
     io_in_a[17] ^ io_in_b[17] ^ io_in_c[17] ^ io_in_d[17] ^ cout_vec_16,
     io_in_a[15] ^ io_in_b[15] ^ io_in_c[15] ^ io_in_d[15] ? cout_vec_14 : io_in_d[15],
     io_in_a[15] ^ io_in_b[15] ^ io_in_c[15] ^ io_in_d[15] ^ cout_vec_14,
     io_in_a[13] ^ io_in_b[13] ^ io_in_c[13] ^ io_in_d[13] ? cout_vec_12 : io_in_d[13],
     io_in_a[13] ^ io_in_b[13] ^ io_in_c[13] ^ io_in_d[13] ^ cout_vec_12,
     io_in_a[11] ^ io_in_b[11] ^ io_in_c[11] ^ io_in_d[11] ? cout_vec_10 : io_in_d[11],
     io_in_a[11] ^ io_in_b[11] ^ io_in_c[11] ^ io_in_d[11] ^ cout_vec_10,
     io_in_a[9] ^ io_in_b[9] ^ io_in_c[9] ^ io_in_d[9] ? cout_vec_8 : io_in_d[9],
     io_in_a[9] ^ io_in_b[9] ^ io_in_c[9] ^ io_in_d[9] ^ cout_vec_8,
     io_in_a[7] ^ io_in_b[7] ^ io_in_c[7] ^ io_in_d[7] ? cout_vec_6 : io_in_d[7],
     io_in_a[7] ^ io_in_b[7] ^ io_in_c[7] ^ io_in_d[7] ^ cout_vec_6,
     io_in_a[5] ^ io_in_b[5] ^ io_in_c[5] ^ io_in_d[5] ? cout_vec_4 : io_in_d[5],
     io_in_a[5] ^ io_in_b[5] ^ io_in_c[5] ^ io_in_d[5] ^ cout_vec_4,
     io_in_a[3] ^ io_in_b[3] ^ io_in_c[3] ^ io_in_d[3] ? cout_vec_2 : io_in_d[3],
     io_in_a[3] ^ io_in_b[3] ^ io_in_c[3] ^ io_in_d[3] ^ cout_vec_2,
     io_in_a[1] ^ io_in_b[1] ^ io_in_c[1] ^ io_in_d[1] ? cout_vec_0 : io_in_d[1],
     io_in_a[1] ^ io_in_b[1] ^ io_in_c[1] ^ io_in_d[1] ^ cout_vec_0,
     1'h0};
endmodule

module CSA_Nto2With3to2MainPipeline(
  input          clock,
  input          io_fire,
  input  [106:0] io_in_0,
  input  [106:0] io_in_1,
  input  [106:0] io_in_2,
  input  [106:0] io_in_3,
  input  [106:0] io_in_4,
  input  [106:0] io_in_5,
  input  [106:0] io_in_6,
  input  [106:0] io_in_7,
  input  [106:0] io_in_8,
  input  [106:0] io_in_9,
  input  [106:0] io_in_10,
  input  [106:0] io_in_11,
  input  [106:0] io_in_12,
  input  [106:0] io_in_13,
  input  [106:0] io_in_14,
  input  [106:0] io_in_15,
  input  [106:0] io_in_16,
  input  [106:0] io_in_17,
  input  [106:0] io_in_18,
  input  [106:0] io_in_19,
  input  [106:0] io_in_20,
  input  [106:0] io_in_21,
  input  [106:0] io_in_22,
  input  [106:0] io_in_23,
  input  [106:0] io_in_24,
  input  [106:0] io_in_25,
  input  [106:0] io_in_26,
  output [106:0] io_out_sum,
  output [106:0] io_out_car
);

  wire [106:0] _U_CSA4to2_1_io_out_sum;
  wire [106:0] _U_CSA4to2_1_io_out_car;
  wire [106:0] _U_CSA4to2_io_out_sum;
  wire [106:0] _U_CSA4to2_io_out_car;
  wire [106:0] _U_CSA3to2_18_io_out_sum;
  wire [106:0] _U_CSA3to2_18_io_out_car;
  wire [106:0] _U_CSA3to2_17_io_out_sum;
  wire [106:0] _U_CSA3to2_17_io_out_car;
  wire [106:0] _U_CSA3to2_16_io_out_sum;
  wire [106:0] _U_CSA3to2_16_io_out_car;
  wire [106:0] _U_CSA3to2_15_io_out_sum;
  wire [106:0] _U_CSA3to2_15_io_out_car;
  wire [106:0] _U_CSA3to2_14_io_out_sum;
  wire [106:0] _U_CSA3to2_14_io_out_car;
  wire [106:0] _U_CSA3to2_13_io_out_sum;
  wire [106:0] _U_CSA3to2_13_io_out_car;
  wire [106:0] _U_CSA3to2_12_io_out_sum;
  wire [106:0] _U_CSA3to2_12_io_out_car;
  wire [106:0] _U_CSA3to2_11_io_out_sum;
  wire [106:0] _U_CSA3to2_11_io_out_car;
  wire [106:0] _U_CSA3to2_10_io_out_sum;
  wire [106:0] _U_CSA3to2_10_io_out_car;
  wire [106:0] _U_CSA3to2_9_io_out_sum;
  wire [106:0] _U_CSA3to2_9_io_out_car;
  wire [106:0] _U_CSA3to2_8_io_out_sum;
  wire [106:0] _U_CSA3to2_8_io_out_car;
  wire [106:0] _U_CSA3to2_7_io_out_sum;
  wire [106:0] _U_CSA3to2_7_io_out_car;
  wire [106:0] _U_CSA3to2_6_io_out_sum;
  wire [106:0] _U_CSA3to2_6_io_out_car;
  wire [106:0] _U_CSA3to2_5_io_out_sum;
  wire [106:0] _U_CSA3to2_5_io_out_car;
  wire [106:0] _U_CSA3to2_4_io_out_sum;
  wire [106:0] _U_CSA3to2_4_io_out_car;
  wire [106:0] _U_CSA3to2_3_io_out_sum;
  wire [106:0] _U_CSA3to2_3_io_out_car;
  wire [106:0] _U_CSA3to2_2_io_out_sum;
  wire [106:0] _U_CSA3to2_2_io_out_car;
  wire [106:0] _U_CSA3to2_1_io_out_sum;
  wire [106:0] _U_CSA3to2_1_io_out_car;
  wire [106:0] _U_CSA3to2_io_out_sum;
  wire [106:0] _U_CSA3to2_io_out_car;
  reg  [106:0] U_CSA4to2_io_in_a_r;
  reg  [106:0] U_CSA4to2_io_in_b_r;
  reg  [106:0] U_CSA4to2_io_in_c_r;
  reg  [106:0] U_CSA4to2_io_in_d_r;
  always @(posedge clock) begin
    if (io_fire) begin
      U_CSA4to2_io_in_a_r <= _U_CSA4to2_io_out_sum;
      U_CSA4to2_io_in_b_r <= _U_CSA4to2_io_out_car;
      U_CSA4to2_io_in_c_r <= _U_CSA4to2_1_io_out_sum;
      U_CSA4to2_io_in_d_r <= _U_CSA4to2_1_io_out_car;
    end
  end // always @(posedge)
  CSA3to2 U_CSA3to2 (
    .io_in_a    (io_in_0),
    .io_in_b    (io_in_1),
    .io_in_c    (io_in_2),
    .io_out_sum (_U_CSA3to2_io_out_sum),
    .io_out_car (_U_CSA3to2_io_out_car)
  );
  CSA3to2 U_CSA3to2_1 (
    .io_in_a    (io_in_3),
    .io_in_b    (io_in_4),
    .io_in_c    (io_in_5),
    .io_out_sum (_U_CSA3to2_1_io_out_sum),
    .io_out_car (_U_CSA3to2_1_io_out_car)
  );
  CSA3to2 U_CSA3to2_2 (
    .io_in_a    (io_in_6),
    .io_in_b    (io_in_7),
    .io_in_c    (io_in_8),
    .io_out_sum (_U_CSA3to2_2_io_out_sum),
    .io_out_car (_U_CSA3to2_2_io_out_car)
  );
  CSA3to2 U_CSA3to2_3 (
    .io_in_a    (io_in_9),
    .io_in_b    (io_in_10),
    .io_in_c    (io_in_11),
    .io_out_sum (_U_CSA3to2_3_io_out_sum),
    .io_out_car (_U_CSA3to2_3_io_out_car)
  );
  CSA3to2 U_CSA3to2_4 (
    .io_in_a    (io_in_12),
    .io_in_b    (io_in_13),
    .io_in_c    (io_in_14),
    .io_out_sum (_U_CSA3to2_4_io_out_sum),
    .io_out_car (_U_CSA3to2_4_io_out_car)
  );
  CSA3to2 U_CSA3to2_5 (
    .io_in_a    (io_in_15),
    .io_in_b    (io_in_16),
    .io_in_c    (io_in_17),
    .io_out_sum (_U_CSA3to2_5_io_out_sum),
    .io_out_car (_U_CSA3to2_5_io_out_car)
  );
  CSA3to2 U_CSA3to2_6 (
    .io_in_a    (io_in_18),
    .io_in_b    (io_in_19),
    .io_in_c    (io_in_20),
    .io_out_sum (_U_CSA3to2_6_io_out_sum),
    .io_out_car (_U_CSA3to2_6_io_out_car)
  );
  CSA3to2 U_CSA3to2_7 (
    .io_in_a    (io_in_21),
    .io_in_b    (io_in_22),
    .io_in_c    (io_in_23),
    .io_out_sum (_U_CSA3to2_7_io_out_sum),
    .io_out_car (_U_CSA3to2_7_io_out_car)
  );
  CSA3to2 U_CSA3to2_8 (
    .io_in_a    (io_in_24),
    .io_in_b    (io_in_25),
    .io_in_c    (io_in_26),
    .io_out_sum (_U_CSA3to2_8_io_out_sum),
    .io_out_car (_U_CSA3to2_8_io_out_car)
  );
  CSA3to2 U_CSA3to2_9 (
    .io_in_a    (_U_CSA3to2_io_out_sum),
    .io_in_b    (_U_CSA3to2_io_out_car),
    .io_in_c    (_U_CSA3to2_1_io_out_sum),
    .io_out_sum (_U_CSA3to2_9_io_out_sum),
    .io_out_car (_U_CSA3to2_9_io_out_car)
  );
  CSA3to2 U_CSA3to2_10 (
    .io_in_a    (_U_CSA3to2_1_io_out_car),
    .io_in_b    (_U_CSA3to2_2_io_out_sum),
    .io_in_c    (_U_CSA3to2_2_io_out_car),
    .io_out_sum (_U_CSA3to2_10_io_out_sum),
    .io_out_car (_U_CSA3to2_10_io_out_car)
  );
  CSA3to2 U_CSA3to2_11 (
    .io_in_a    (_U_CSA3to2_3_io_out_sum),
    .io_in_b    (_U_CSA3to2_3_io_out_car),
    .io_in_c    (_U_CSA3to2_4_io_out_sum),
    .io_out_sum (_U_CSA3to2_11_io_out_sum),
    .io_out_car (_U_CSA3to2_11_io_out_car)
  );
  CSA3to2 U_CSA3to2_12 (
    .io_in_a    (_U_CSA3to2_4_io_out_car),
    .io_in_b    (_U_CSA3to2_5_io_out_sum),
    .io_in_c    (_U_CSA3to2_5_io_out_car),
    .io_out_sum (_U_CSA3to2_12_io_out_sum),
    .io_out_car (_U_CSA3to2_12_io_out_car)
  );
  CSA3to2 U_CSA3to2_13 (
    .io_in_a    (_U_CSA3to2_6_io_out_sum),
    .io_in_b    (_U_CSA3to2_6_io_out_car),
    .io_in_c    (_U_CSA3to2_7_io_out_sum),
    .io_out_sum (_U_CSA3to2_13_io_out_sum),
    .io_out_car (_U_CSA3to2_13_io_out_car)
  );
  CSA3to2 U_CSA3to2_14 (
    .io_in_a    (_U_CSA3to2_7_io_out_car),
    .io_in_b    (_U_CSA3to2_8_io_out_sum),
    .io_in_c    (_U_CSA3to2_8_io_out_car),
    .io_out_sum (_U_CSA3to2_14_io_out_sum),
    .io_out_car (_U_CSA3to2_14_io_out_car)
  );
  CSA3to2 U_CSA3to2_15 (
    .io_in_a    (_U_CSA3to2_9_io_out_sum),
    .io_in_b    (_U_CSA3to2_9_io_out_car),
    .io_in_c    (_U_CSA3to2_10_io_out_sum),
    .io_out_sum (_U_CSA3to2_15_io_out_sum),
    .io_out_car (_U_CSA3to2_15_io_out_car)
  );
  CSA3to2 U_CSA3to2_16 (
    .io_in_a    (_U_CSA3to2_10_io_out_car),
    .io_in_b    (_U_CSA3to2_11_io_out_sum),
    .io_in_c    (_U_CSA3to2_11_io_out_car),
    .io_out_sum (_U_CSA3to2_16_io_out_sum),
    .io_out_car (_U_CSA3to2_16_io_out_car)
  );
  CSA3to2 U_CSA3to2_17 (
    .io_in_a    (_U_CSA3to2_12_io_out_sum),
    .io_in_b    (_U_CSA3to2_12_io_out_car),
    .io_in_c    (_U_CSA3to2_13_io_out_sum),
    .io_out_sum (_U_CSA3to2_17_io_out_sum),
    .io_out_car (_U_CSA3to2_17_io_out_car)
  );
  CSA3to2 U_CSA3to2_18 (
    .io_in_a    (_U_CSA3to2_13_io_out_car),
    .io_in_b    (_U_CSA3to2_14_io_out_sum),
    .io_in_c    (_U_CSA3to2_14_io_out_car),
    .io_out_sum (_U_CSA3to2_18_io_out_sum),
    .io_out_car (_U_CSA3to2_18_io_out_car)
  );
  CSA4to2 U_CSA4to2 (
    .io_in_a    (_U_CSA3to2_15_io_out_sum),
    .io_in_b    (_U_CSA3to2_15_io_out_car),
    .io_in_c    (_U_CSA3to2_16_io_out_sum),
    .io_in_d    (_U_CSA3to2_16_io_out_car),
    .io_out_sum (_U_CSA4to2_io_out_sum),
    .io_out_car (_U_CSA4to2_io_out_car)
  );
  CSA4to2 U_CSA4to2_1 (
    .io_in_a    (_U_CSA3to2_17_io_out_sum),
    .io_in_b    (_U_CSA3to2_17_io_out_car),
    .io_in_c    (_U_CSA3to2_18_io_out_sum),
    .io_in_d    (_U_CSA3to2_18_io_out_car),
    .io_out_sum (_U_CSA4to2_1_io_out_sum),
    .io_out_car (_U_CSA4to2_1_io_out_car)
  );
  CSA4to2 U_CSA4to2_2 (
    .io_in_a    (U_CSA4to2_io_in_a_r),
    .io_in_b    (U_CSA4to2_io_in_b_r),
    .io_in_c    (U_CSA4to2_io_in_c_r),
    .io_in_d    (U_CSA4to2_io_in_d_r),
    .io_out_sum (io_out_sum),
    .io_out_car (io_out_car)
  );
endmodule

module VectorFloatFMA(
  input         clock,
  input         reset,
  input         io_fire,
  input  [63:0] io_fp_a,
  input  [63:0] io_fp_b,
  input  [63:0] io_fp_c,
  input         io_uop_idx,
  input  [63:0] io_widen_a,
  input  [63:0] io_widen_b,
  input  [2:0]  io_round_mode,
  input  [1:0]  io_fp_format,
  input  [3:0]  io_op_code,
  input  [63:0] io_frs1,
  input         io_is_vec,
  input         io_is_frs1,
  input         io_res_widening,
  output [63:0] io_fp_result,
  output [19:0] io_fflags,
  input         io_fp_aIsFpCanonicalNAN,
  input         io_fp_bIsFpCanonicalNAN,
  input         io_fp_cIsFpCanonicalNAN
);

  wire         UF_f16_3;
  wire         UF_f16_2;
  wire         UF_f16_1;
  wire         UF_f16_0;
  wire         UF_f32_1;
  wire         UF_f32_0;
  wire         UF_f64;
  wire         NX_f16_3;
  wire         NX_f16_2;
  wire         NX_f16_1;
  wire         NX_f16_0;
  wire         NX_f32_1;
  wire         NX_f32_0;
  wire         NX_f64;
  wire [106:0] _U_CSA3to2_io_out_sum;
  wire [106:0] _U_CSA3to2_io_out_car;
  wire [106:0] _U_CSAnto2_io_out_sum;
  wire [106:0] _U_CSAnto2_io_out_car;
  wire [106:0] _U_BoothEncoder_io_out_pp_0;
  wire [106:0] _U_BoothEncoder_io_out_pp_1;
  wire [106:0] _U_BoothEncoder_io_out_pp_2;
  wire [106:0] _U_BoothEncoder_io_out_pp_3;
  wire [106:0] _U_BoothEncoder_io_out_pp_4;
  wire [106:0] _U_BoothEncoder_io_out_pp_5;
  wire [106:0] _U_BoothEncoder_io_out_pp_6;
  wire [106:0] _U_BoothEncoder_io_out_pp_7;
  wire [106:0] _U_BoothEncoder_io_out_pp_8;
  wire [106:0] _U_BoothEncoder_io_out_pp_9;
  wire [106:0] _U_BoothEncoder_io_out_pp_10;
  wire [106:0] _U_BoothEncoder_io_out_pp_11;
  wire [106:0] _U_BoothEncoder_io_out_pp_12;
  wire [106:0] _U_BoothEncoder_io_out_pp_13;
  wire [106:0] _U_BoothEncoder_io_out_pp_14;
  wire [106:0] _U_BoothEncoder_io_out_pp_15;
  wire [106:0] _U_BoothEncoder_io_out_pp_16;
  wire [106:0] _U_BoothEncoder_io_out_pp_17;
  wire [106:0] _U_BoothEncoder_io_out_pp_18;
  wire [106:0] _U_BoothEncoder_io_out_pp_19;
  wire [106:0] _U_BoothEncoder_io_out_pp_20;
  wire [106:0] _U_BoothEncoder_io_out_pp_21;
  wire [106:0] _U_BoothEncoder_io_out_pp_22;
  wire [106:0] _U_BoothEncoder_io_out_pp_23;
  wire [106:0] _U_BoothEncoder_io_out_pp_24;
  wire [106:0] _U_BoothEncoder_io_out_pp_25;
  wire [106:0] _U_BoothEncoder_io_out_pp_26;
  reg          fire_reg0_last_r;
  reg          fire_reg1_last_r;
  wire         is_vfnmadd = io_op_code == 4'h6;
  wire         is_vfmsub = io_op_code == 4'h7;
  wire         is_vfnmsub = io_op_code == 4'h8;
  reg          is_fp64_reg0;
  reg          is_fp64_reg1;
  reg          is_fp64_reg2;
  wire         is_fp32 = io_fp_format == 2'h2;
  reg          is_fp32_reg0;
  reg          is_fp32_reg1;
  reg          is_fp32_reg2;
  wire         swap_fp_a_fp_c = io_op_code == 4'h5 | is_vfnmadd | is_vfmsub | is_vfnmsub;
  wire [63:0]  _fp_a_f64_T_2 = swap_fp_a_fp_c ? io_fp_c : io_fp_a;
  wire [63:0]  fp_b_f64 = io_is_frs1 ? io_frs1 : io_fp_b;
  wire [31:0]  _fp_a_f32_0_T_2 = swap_fp_a_fp_c ? io_fp_c[31:0] : io_fp_a[31:0];
  wire [31:0]  _fp_a_f32_1_T_2 = swap_fp_a_fp_c ? io_fp_c[63:32] : io_fp_a[63:32];
  wire [31:0]  fp_b_f32_0 = io_is_frs1 ? io_frs1[31:0] : io_fp_b[31:0];
  wire [31:0]  fp_b_f32_1 = io_is_frs1 ? io_frs1[31:0] : io_fp_b[63:32];
  wire [15:0]  _fp_a_f16_0_T_2 = swap_fp_a_fp_c ? io_fp_c[15:0] : io_fp_a[15:0];
  wire [15:0]  _fp_a_f16_1_T_2 = swap_fp_a_fp_c ? io_fp_c[31:16] : io_fp_a[31:16];
  wire [15:0]  _fp_a_f16_2_T_2 = swap_fp_a_fp_c ? io_fp_c[47:32] : io_fp_a[47:32];
  wire [15:0]  _fp_a_f16_3_T_2 = swap_fp_a_fp_c ? io_fp_c[63:48] : io_fp_a[63:48];
  wire [15:0]  fp_b_f16_0 = io_is_frs1 ? io_frs1[15:0] : io_fp_b[15:0];
  wire [15:0]  fp_b_f16_1 = io_is_frs1 ? io_frs1[15:0] : io_fp_b[31:16];
  wire [15:0]  fp_b_f16_2 = io_is_frs1 ? io_frs1[15:0] : io_fp_b[47:32];
  wire [15:0]  fp_b_f16_3 = io_is_frs1 ? io_frs1[15:0] : io_fp_b[63:48];
  wire [15:0]  _widen_a_f16_0_T_2 = io_uop_idx ? io_widen_a[47:32] : io_widen_a[15:0];
  wire [15:0]  widen_b_f16_0 =
    io_is_frs1 ? io_frs1[15:0] : io_uop_idx ? io_widen_b[47:32] : io_widen_b[15:0];
  wire [15:0]  _widen_a_f16_1_T_2 = io_uop_idx ? io_widen_a[63:48] : io_widen_a[31:16];
  wire [15:0]  widen_b_f16_1 =
    io_is_frs1 ? io_frs1[15:0] : io_uop_idx ? io_widen_b[63:48] : io_widen_b[31:16];
  wire [31:0]  _widen_a_f32_0_T_2 = io_uop_idx ? io_widen_a[63:32] : io_widen_a[31:0];
  wire [31:0]  widen_b_f32_0 =
    io_is_frs1 ? io_frs1[31:0] : io_uop_idx ? io_widen_b[63:32] : io_widen_b[31:0];
  wire         _fp_b_is_inf_f32_1_T_1 = io_res_widening & is_fp32;
  wire         _fp_b_is_inf_f64_T_1 = io_res_widening & (&io_fp_format);
  reg          is_sub_f64_reg0;
  wire [23:0]  fp_a_significand_f32_0 =
    _fp_b_is_inf_f32_1_T_1
      ? {|(_widen_a_f16_0_T_2[14:10]), _widen_a_f16_0_T_2[9:0], 13'h0}
      : {|(_fp_a_f32_0_T_2[30:23]), _fp_a_f32_0_T_2[22:0]};
  wire [23:0]  fp_b_significand_f32_0 =
    _fp_b_is_inf_f32_1_T_1
      ? {|(widen_b_f16_0[14:10]), widen_b_f16_0[9:0], 13'h0}
      : {|(fp_b_f32_0[30:23]), fp_b_f32_0[22:0]};
  wire [23:0]  fp_a_significand_f32_1 =
    _fp_b_is_inf_f32_1_T_1
      ? {|(_widen_a_f16_1_T_2[14:10]), _widen_a_f16_1_T_2[9:0], 13'h0}
      : {|(_fp_a_f32_1_T_2[30:23]), _fp_a_f32_1_T_2[22:0]};
  wire [23:0]  fp_b_significand_f32_1 =
    _fp_b_is_inf_f32_1_T_1
      ? {|(widen_b_f16_1[14:10]), widen_b_f16_1[9:0], 13'h0}
      : {|(fp_b_f32_1[30:23]), fp_b_f32_1[22:0]};
  wire [52:0]  fp_a_significand_f64 =
    _fp_b_is_inf_f64_T_1
      ? {|(_widen_a_f32_0_T_2[30:23]), _widen_a_f32_0_T_2[22:0], 29'h0}
      : {|(_fp_a_f64_T_2[62:52]), _fp_a_f64_T_2[51:0]};
  wire [52:0]  fp_b_significand_f64 =
    _fp_b_is_inf_f64_T_1
      ? {|(widen_b_f32_0[30:23]), widen_b_f32_0[22:0], 29'h0}
      : {|(fp_b_f64[62:52]), fp_b_f64[51:0]};
  reg  [3:0]   rshift_guard_reg;
  reg  [3:0]   rshift_round_reg;
  reg  [3:0]   rshift_sticky_reg;
  reg  [161:0] fp_c_rshiftValue_inv_reg;
  reg          CSA3to2_in_b_r;
  reg          CSA3to2_in_b_r_1;
  reg          CSA3to2_in_b_r_2;
  reg          CSA3to2_in_b_r_3;
  reg          CSA3to2_in_b_r_4;
  reg          CSA3to2_in_b_r_5;
  reg          adder_f32_0_r;
  reg          adder_f32_1_r;
  reg          adder_f16_0_r;
  reg          adder_f16_1_r;
  reg          adder_f16_2_r;
  reg          adder_f16_3_r;
  reg  [3:0]   adder_is_negative_reg1;
  reg  [3:0]   adder_is_negative_reg2;
  reg  [23:0]  E_greater_reg2_r;
  reg  [23:0]  E_greater_reg2_r_1;
  reg  [23:0]  E_greater_reg2;
  reg  [23:0]  lshift_value_max_reg0;
  reg  [163:0] tzd_adder_reg1;
  reg  [162:0] lzd_adder_inv_mask_reg1;
  reg  [3:0]   lshift_mask_valid_reg;
  reg  [163:0] adder_reg1;
  reg  [51:0]  fraction_result_no_round_reg;
  reg          sign_result_temp_f64_reg2_r;
  reg          sign_result_temp_f64_reg2_r_1;
  reg          sign_result_temp_f64_reg2_r_2;
  reg          sign_result_temp_f64_reg2;
  reg          sign_result_temp_f32_0_reg2_r;
  reg          sign_result_temp_f32_0_reg2_r_1;
  reg          sign_result_temp_f32_0_reg2_r_2;
  reg          sign_result_temp_f32_0_reg2;
  reg          sign_result_temp_f32_1_reg2_r;
  reg          sign_result_temp_f32_1_reg2_r_1;
  reg          sign_result_temp_f32_1_reg2_r_2;
  reg          sign_result_temp_f32_1_reg2;
  reg          sign_result_temp_f16_0_reg2_r;
  reg          sign_result_temp_f16_0_reg2_r_1;
  reg          sign_result_temp_f16_0_reg2_r_2;
  reg          sign_result_temp_f16_0_reg2;
  reg          sign_result_temp_f16_1_reg2_r;
  reg          sign_result_temp_f16_1_reg2_r_1;
  reg          sign_result_temp_f16_1_reg2_r_2;
  reg          sign_result_temp_f16_1_reg2;
  reg          sign_result_temp_f16_2_reg2_r;
  reg          sign_result_temp_f16_2_reg2_r_1;
  reg          sign_result_temp_f16_2_reg2_r_2;
  reg          sign_result_temp_f16_2_reg2;
  reg          sign_result_temp_f16_3_reg2_r;
  reg          sign_result_temp_f16_3_reg2_r_1;
  reg          sign_result_temp_f16_3_reg2_r_2;
  reg          sign_result_temp_f16_3_reg2;
  reg          RNE_reg2_r;
  reg          RNE_reg2_r_1;
  reg          RNE_reg2;
  reg          RTZ_reg2_r;
  reg          RTZ_reg2_r_1;
  reg          RTZ_reg2;
  reg          RDN_reg2_r;
  reg          RDN_reg2_r_1;
  reg          RDN_reg2;
  reg          RUP_reg2_r;
  reg          RUP_reg2_r_1;
  reg          RUP_reg2;
  reg          RMM_reg2_r;
  reg          RMM_reg2_r_1;
  reg          RMM_reg2;
  reg          sticky_f64_reg2_r;
  reg          sticky_f64_reg2;
  reg          sticky_f32_0_reg2_r;
  reg          sticky_f32_0_reg2;
  reg          sticky_f32_1_reg2_r;
  reg          sticky_f32_1_reg2;
  reg          sticky_f16_0_reg2_r;
  reg          sticky_f16_0_reg2;
  reg          sticky_f16_1_reg2_r;
  reg          sticky_f16_1_reg2;
  reg          sticky_f16_2_reg2_r;
  reg          sticky_f16_2_reg2;
  reg          sticky_f16_3_reg2_r;
  reg          sticky_f16_3_reg2;
  reg          sticky_uf_f64_reg2_r;
  reg          sticky_uf_f64_reg2;
  reg          sticky_uf_f32_0_reg2_r;
  reg          sticky_uf_f32_0_reg2;
  reg          sticky_uf_f32_1_reg2_r;
  reg          sticky_uf_f32_1_reg2;
  reg          sticky_uf_f16_0_reg2_r;
  reg          sticky_uf_f16_0_reg2;
  reg          sticky_uf_f16_1_reg2_r;
  reg          sticky_uf_f16_1_reg2;
  reg          sticky_uf_f16_2_reg2_r;
  reg          sticky_uf_f16_2_reg2;
  reg          sticky_uf_f16_3_reg2_r;
  reg          sticky_uf_f16_3_reg2;
  reg          round_lshift_f64_reg2;
  reg          round_lshift_f32_0_reg2;
  reg          round_lshift_f32_1_Reg2;
  reg          round_lshift_f16_0_reg2;
  reg          round_lshift_f16_1_reg2;
  reg          round_lshift_f16_2_reg2;
  reg          round_lshift_f16_3_reg2;
  reg          guard_lshift_f64_reg2;
  reg          guard_lshift_f32_0_reg2;
  reg          guard_lshift_f32_1_reg2;
  reg          guard_lshift_f16_0_reg2;
  reg          guard_lshift_f16_1_reg2;
  reg          guard_lshift_f16_2_reg2;
  reg          guard_lshift_f16_3_reg2;
  wire         round_f64 =
    adder_is_negative_reg2[0] & ~sticky_f64_reg2 ^ round_lshift_f64_reg2;
  wire         round_f32_0 =
    adder_is_negative_reg2[0] & ~sticky_f32_0_reg2 ^ round_lshift_f32_0_reg2;
  wire         round_f32_1 =
    adder_is_negative_reg2[1] & ~sticky_f32_1_reg2 ^ round_lshift_f32_1_Reg2;
  wire         round_f16_0 =
    adder_is_negative_reg2[0] & ~sticky_f16_0_reg2 ^ round_lshift_f16_0_reg2;
  wire         round_f16_1 =
    adder_is_negative_reg2[1] & ~sticky_f16_1_reg2 ^ round_lshift_f16_1_reg2;
  wire         round_f16_2 =
    adder_is_negative_reg2[2] & ~sticky_f16_2_reg2 ^ round_lshift_f16_2_reg2;
  wire         round_f16_3 =
    adder_is_negative_reg2[3] & ~sticky_f16_3_reg2 ^ round_lshift_f16_3_reg2;
  wire         guard_f64 =
    adder_is_negative_reg2[0] & ~sticky_f64_reg2 & round_lshift_f64_reg2
    ^ guard_lshift_f64_reg2;
  wire         guard_f32_0 =
    adder_is_negative_reg2[0] & ~sticky_f32_0_reg2 & round_lshift_f32_0_reg2
    ^ guard_lshift_f32_0_reg2;
  wire         guard_f32_1 =
    adder_is_negative_reg2[1] & ~sticky_f32_1_reg2 & round_lshift_f32_1_Reg2
    ^ guard_lshift_f32_1_reg2;
  wire         guard_f16_0 =
    adder_is_negative_reg2[0] & ~sticky_f16_0_reg2 & round_lshift_f16_0_reg2
    ^ guard_lshift_f16_0_reg2;
  wire         guard_f16_1 =
    adder_is_negative_reg2[1] & ~sticky_f16_1_reg2 & round_lshift_f16_1_reg2
    ^ guard_lshift_f16_1_reg2;
  wire         guard_f16_2 =
    adder_is_negative_reg2[2] & ~sticky_f16_2_reg2 & round_lshift_f16_2_reg2
    ^ guard_lshift_f16_2_reg2;
  wire         guard_f16_3 =
    adder_is_negative_reg2[3] & ~sticky_f16_3_reg2 & round_lshift_f16_3_reg2
    ^ guard_lshift_f16_3_reg2;
  reg          round_lshift_uf_f64_reg2;
  reg          round_lshift_uf_f32_0_reg2;
  reg          round_lshift_uf_f32_1_reg2;
  reg          round_lshift_uf_f16_0_reg2;
  reg          round_lshift_uf_f16_1_reg2;
  reg          round_lshift_uf_f16_2_reg2;
  reg          round_lshift_uf_f16_3_reg2;
  wire         round_uf_f64 =
    adder_is_negative_reg2[0] & ~sticky_uf_f64_reg2 ^ round_lshift_uf_f64_reg2;
  wire         round_uf_f32_0 =
    adder_is_negative_reg2[0] & ~sticky_uf_f32_0_reg2 ^ round_lshift_uf_f32_0_reg2;
  wire         round_uf_f32_1 =
    adder_is_negative_reg2[1] & ~sticky_uf_f32_1_reg2 ^ round_lshift_uf_f32_1_reg2;
  wire         round_uf_f16_0 =
    adder_is_negative_reg2[0] & ~sticky_uf_f16_0_reg2 ^ round_lshift_uf_f16_0_reg2;
  wire         round_uf_f16_1 =
    adder_is_negative_reg2[1] & ~sticky_uf_f16_1_reg2 ^ round_lshift_uf_f16_1_reg2;
  wire         round_uf_f16_2 =
    adder_is_negative_reg2[2] & ~sticky_uf_f16_2_reg2 ^ round_lshift_uf_f16_2_reg2;
  wire         round_uf_f16_3 =
    adder_is_negative_reg2[3] & ~sticky_uf_f16_3_reg2 ^ round_lshift_uf_f16_3_reg2;
  wire         _round_add1_uf_f64_T_4 = RDN_reg2 & sign_result_temp_f64_reg2;
  wire         _NX_f64_T = guard_f64 | round_f64;
  wire         round_add1_f64 =
    RNE_reg2 & guard_f64 & (fraction_result_no_round_reg[0] | round_f64 | sticky_f64_reg2)
    | _round_add1_uf_f64_T_4 & (_NX_f64_T | sticky_f64_reg2) | RUP_reg2
    & ~sign_result_temp_f64_reg2 & (_NX_f64_T | sticky_f64_reg2) | RMM_reg2 & guard_f64
    | adder_is_negative_reg2[0] & ~guard_f64 & ~round_f64 & ~sticky_f64_reg2;
  wire         _round_add1_uf_f32_0_T_4 = RDN_reg2 & sign_result_temp_f32_0_reg2;
  wire         _NX_f32_0_T = guard_f32_0 | round_f32_0;
  wire         round_add1_f32_0 =
    RNE_reg2 & guard_f32_0
    & (fraction_result_no_round_reg[0] | round_f32_0 | sticky_f32_0_reg2)
    | _round_add1_uf_f32_0_T_4 & (_NX_f32_0_T | sticky_f32_0_reg2) | RUP_reg2
    & ~sign_result_temp_f32_0_reg2 & (_NX_f32_0_T | sticky_f32_0_reg2) | RMM_reg2
    & guard_f32_0 | adder_is_negative_reg2[0] & ~guard_f32_0 & ~round_f32_0
    & ~sticky_f32_0_reg2;
  wire         _round_add1_uf_f32_1_T_4 = RDN_reg2 & sign_result_temp_f32_1_reg2;
  wire         _NX_f32_1_T = guard_f32_1 | round_f32_1;
  wire         round_add1_f32_1 =
    RNE_reg2 & guard_f32_1
    & (fraction_result_no_round_reg[23] | round_f32_1 | sticky_f32_1_reg2)
    | _round_add1_uf_f32_1_T_4 & (_NX_f32_1_T | sticky_f32_1_reg2) | RUP_reg2
    & ~sign_result_temp_f32_1_reg2 & (_NX_f32_1_T | sticky_f32_1_reg2) | RMM_reg2
    & guard_f32_1 | adder_is_negative_reg2[1] & ~guard_f32_1 & ~round_f32_1
    & ~sticky_f32_1_reg2;
  wire         _round_add1_uf_f16_0_T_4 = RDN_reg2 & sign_result_temp_f16_0_reg2;
  wire         _NX_f16_0_T = guard_f16_0 | round_f16_0;
  wire         round_add1_f16_0 =
    RNE_reg2 & guard_f16_0
    & (fraction_result_no_round_reg[0] | round_f16_0 | sticky_f16_0_reg2)
    | _round_add1_uf_f16_0_T_4 & (_NX_f16_0_T | sticky_f16_0_reg2) | RUP_reg2
    & ~sign_result_temp_f16_0_reg2 & (_NX_f16_0_T | sticky_f16_0_reg2) | RMM_reg2
    & guard_f16_0 | adder_is_negative_reg2[0] & ~guard_f16_0 & ~round_f16_0
    & ~sticky_f16_0_reg2;
  wire         _round_add1_uf_f16_1_T_4 = RDN_reg2 & sign_result_temp_f16_1_reg2;
  wire         _NX_f16_1_T = guard_f16_1 | round_f16_1;
  wire         round_add1_f16_1 =
    RNE_reg2 & guard_f16_1
    & (fraction_result_no_round_reg[10] | round_f16_1 | sticky_f16_1_reg2)
    | _round_add1_uf_f16_1_T_4 & (_NX_f16_1_T | sticky_f16_1_reg2) | RUP_reg2
    & ~sign_result_temp_f16_1_reg2 & (_NX_f16_1_T | sticky_f16_1_reg2) | RMM_reg2
    & guard_f16_1 | adder_is_negative_reg2[1] & ~guard_f16_1 & ~round_f16_1
    & ~sticky_f16_1_reg2;
  wire         _round_add1_uf_f16_2_T_4 = RDN_reg2 & sign_result_temp_f16_2_reg2;
  wire         _NX_f16_2_T = guard_f16_2 | round_f16_2;
  wire         round_add1_f16_2 =
    RNE_reg2 & guard_f16_2
    & (fraction_result_no_round_reg[20] | round_f16_2 | sticky_f16_2_reg2)
    | _round_add1_uf_f16_2_T_4 & (_NX_f16_2_T | sticky_f16_2_reg2) | RUP_reg2
    & ~sign_result_temp_f16_2_reg2 & (_NX_f16_2_T | sticky_f16_2_reg2) | RMM_reg2
    & guard_f16_2 | adder_is_negative_reg2[2] & ~guard_f16_2 & ~round_f16_2
    & ~sticky_f16_2_reg2;
  wire         _round_add1_uf_f16_3_T_4 = RDN_reg2 & sign_result_temp_f16_3_reg2;
  wire         _NX_f16_3_T = guard_f16_3 | round_f16_3;
  wire         round_add1_f16_3 =
    RNE_reg2 & guard_f16_3
    & (fraction_result_no_round_reg[30] | round_f16_3 | sticky_f16_3_reg2)
    | _round_add1_uf_f16_3_T_4 & (_NX_f16_3_T | sticky_f16_3_reg2) | RUP_reg2
    & ~sign_result_temp_f16_3_reg2 & (_NX_f16_3_T | sticky_f16_3_reg2) | RMM_reg2
    & guard_f16_3 | adder_is_negative_reg2[3] & ~guard_f16_3 & ~round_f16_3
    & ~sticky_f16_3_reg2;
  wire         _round_add1_uf_f64_T_11 = round_f64 | round_uf_f64;
  wire         _round_add1_uf_f32_0_T_11 = round_f32_0 | round_uf_f32_0;
  wire         _round_add1_uf_f32_1_T_11 = round_f32_1 | round_uf_f32_1;
  wire         _round_add1_uf_f16_0_T_11 = round_f16_0 | round_uf_f16_0;
  wire         _round_add1_uf_f16_1_T_11 = round_f16_1 | round_uf_f16_1;
  wire         _round_add1_uf_f16_2_T_11 = round_f16_2 | round_uf_f16_2;
  wire         _round_add1_uf_f16_3_T_11 = round_f16_3 | round_uf_f16_3;
  wire         exponent_add_1_f64 = (&fraction_result_no_round_reg) & round_add1_f64;
  wire         exponent_add_1_f32_0 =
    (&(fraction_result_no_round_reg[22:0])) & round_add1_f32_0;
  wire         exponent_add_1_f32_1 =
    (&(fraction_result_no_round_reg[45:23])) & round_add1_f32_1;
  wire         exponent_add_1_f16_0 =
    (&(fraction_result_no_round_reg[9:0])) & round_add1_f16_0;
  wire         exponent_add_1_f16_1 =
    (&(fraction_result_no_round_reg[19:10])) & round_add1_f16_1;
  wire         exponent_add_1_f16_2 =
    (&(fraction_result_no_round_reg[29:20])) & round_add1_f16_2;
  wire         exponent_add_1_f16_3 =
    (&(fraction_result_no_round_reg[39:30])) & round_add1_f16_3;
  reg  [3:0]   is_fix_reg2;
  reg  [23:0]  lshift_value_reg2;
  wire [11:0]  _GEN = {4'h0, lshift_value_reg2[7:0]};
  wire [11:0]  exponent_result_add_value_f64 =
    exponent_add_1_f64 | is_fix_reg2[0]
      ? 12'(12'(E_greater_reg2[11:0] - _GEN) + 12'h1)
      : 12'(E_greater_reg2[11:0] - _GEN);
  wire [8:0]   _GEN_0 = {2'h0, lshift_value_reg2[6:0]};
  wire [8:0]   exponent_result_add_value_f32_0 =
    exponent_add_1_f32_0 | is_fix_reg2[0]
      ? 9'(9'(E_greater_reg2[8:0] - _GEN_0) + 9'h1)
      : 9'(E_greater_reg2[8:0] - _GEN_0);
  wire [8:0]   _GEN_1 = {2'h0, lshift_value_reg2[13:7]};
  wire [8:0]   exponent_result_add_value_f32_1 =
    exponent_add_1_f32_1 | is_fix_reg2[1]
      ? 9'(9'(E_greater_reg2[17:9] - _GEN_1) + 9'h1)
      : 9'(E_greater_reg2[17:9] - _GEN_1);
  wire [5:0]   exponent_result_add_value_f16_0 =
    exponent_add_1_f16_0 | is_fix_reg2[0]
      ? 6'(6'(E_greater_reg2[5:0] - lshift_value_reg2[5:0]) + 6'h1)
      : 6'(E_greater_reg2[5:0] - lshift_value_reg2[5:0]);
  wire [5:0]   exponent_result_add_value_f16_1 =
    exponent_add_1_f16_1 | is_fix_reg2[1]
      ? 6'(6'(E_greater_reg2[11:6] - lshift_value_reg2[11:6]) + 6'h1)
      : 6'(E_greater_reg2[11:6] - lshift_value_reg2[11:6]);
  wire [5:0]   exponent_result_add_value_f16_2 =
    exponent_add_1_f16_2 | is_fix_reg2[2]
      ? 6'(6'(E_greater_reg2[17:12] - lshift_value_reg2[17:12]) + 6'h1)
      : 6'(E_greater_reg2[17:12] - lshift_value_reg2[17:12]);
  wire [5:0]   exponent_result_add_value_f16_3 =
    exponent_add_1_f16_3 | is_fix_reg2[3]
      ? 6'(6'(E_greater_reg2[23:18] - lshift_value_reg2[23:18]) + 6'h1)
      : 6'(E_greater_reg2[23:18] - lshift_value_reg2[23:18]);
  wire         exponent_overflow_f64 =
    exponent_result_add_value_f64[11] | (&(exponent_result_add_value_f64[10:0]));
  wire         exponent_overflow_f32_0 =
    exponent_result_add_value_f32_0[8] | (&(exponent_result_add_value_f32_0[7:0]));
  wire         exponent_overflow_f32_1 =
    exponent_result_add_value_f32_1[8] | (&(exponent_result_add_value_f32_1[7:0]));
  wire         exponent_overflow_f16_0 =
    exponent_result_add_value_f16_0[5] | (&(exponent_result_add_value_f16_0[4:0]));
  wire         exponent_overflow_f16_1 =
    exponent_result_add_value_f16_1[5] | (&(exponent_result_add_value_f16_1[4:0]));
  wire         exponent_overflow_f16_2 =
    exponent_result_add_value_f16_2[5] | (&(exponent_result_add_value_f16_2[4:0]));
  wire         exponent_overflow_f16_3 =
    exponent_result_add_value_f16_3[5] | (&(exponent_result_add_value_f16_3[4:0]));
  reg          exponent_is_min_f64;
  reg          exponent_is_min_f32_0;
  reg          exponent_is_min_f32_1;
  reg          exponent_is_min_f16_0;
  reg          exponent_is_min_f16_1;
  reg          exponent_is_min_f16_2;
  reg          exponent_is_min_f16_3;
  assign NX_f64 = _NX_f64_T | sticky_f64_reg2;
  assign NX_f32_0 = _NX_f32_0_T | sticky_f32_0_reg2;
  assign NX_f32_1 = _NX_f32_1_T | sticky_f32_1_reg2;
  assign NX_f16_0 = _NX_f16_0_T | sticky_f16_0_reg2;
  assign NX_f16_1 = _NX_f16_1_T | sticky_f16_1_reg2;
  assign NX_f16_2 = _NX_f16_2_T | sticky_f16_2_reg2;
  assign NX_f16_3 = _NX_f16_3_T | sticky_f16_3_reg2;
  assign UF_f64 =
    NX_f64 & exponent_is_min_f64
    & (~exponent_add_1_f64
       | ~(guard_f64
           & (RNE_reg2 & round_f64 & (guard_f64 | round_uf_f64 | sticky_uf_f64_reg2)
              | _round_add1_uf_f64_T_4 & (_round_add1_uf_f64_T_11 | sticky_uf_f64_reg2)
              | RUP_reg2 & ~sign_result_temp_f64_reg2
              & (_round_add1_uf_f64_T_11 | sticky_uf_f64_reg2) | RMM_reg2 & round_f64)));
  assign UF_f32_0 =
    NX_f32_0 & exponent_is_min_f32_0
    & (~exponent_add_1_f32_0
       | ~(guard_f32_0
           & (RNE_reg2 & round_f32_0
              & (guard_f32_0 | round_uf_f32_0 | sticky_uf_f32_0_reg2)
              | _round_add1_uf_f32_0_T_4
              & (_round_add1_uf_f32_0_T_11 | sticky_uf_f32_0_reg2) | RUP_reg2
              & ~sign_result_temp_f32_0_reg2
              & (_round_add1_uf_f32_0_T_11 | sticky_uf_f32_0_reg2) | RMM_reg2
              & round_f32_0)));
  assign UF_f32_1 =
    NX_f32_1 & exponent_is_min_f32_1
    & (~exponent_add_1_f32_1
       | ~(guard_f32_1
           & (RNE_reg2 & round_f32_1
              & (guard_f32_1 | round_uf_f32_1 | sticky_uf_f32_1_reg2)
              | _round_add1_uf_f32_1_T_4
              & (_round_add1_uf_f32_1_T_11 | sticky_uf_f32_1_reg2) | RUP_reg2
              & ~sign_result_temp_f32_1_reg2
              & (_round_add1_uf_f32_1_T_11 | sticky_uf_f32_1_reg2) | RMM_reg2
              & round_f32_1)));
  assign UF_f16_0 =
    NX_f16_0 & exponent_is_min_f16_0
    & (~exponent_add_1_f16_0
       | ~(guard_f16_0
           & (RNE_reg2 & round_f16_0
              & (guard_f16_0 | round_uf_f16_0 | sticky_uf_f16_0_reg2)
              | _round_add1_uf_f16_0_T_4
              & (_round_add1_uf_f16_0_T_11 | sticky_uf_f16_0_reg2) | RUP_reg2
              & ~sign_result_temp_f16_0_reg2
              & (_round_add1_uf_f16_0_T_11 | sticky_uf_f16_0_reg2) | RMM_reg2
              & round_f16_0)));
  assign UF_f16_1 =
    NX_f16_1 & exponent_is_min_f16_1
    & (~exponent_add_1_f16_1
       | ~(guard_f16_1
           & (RNE_reg2 & round_f16_1
              & (guard_f16_1 | round_uf_f16_1 | sticky_uf_f16_1_reg2)
              | _round_add1_uf_f16_1_T_4
              & (_round_add1_uf_f16_1_T_11 | sticky_uf_f16_1_reg2) | RUP_reg2
              & ~sign_result_temp_f16_1_reg2
              & (_round_add1_uf_f16_1_T_11 | sticky_uf_f16_1_reg2) | RMM_reg2
              & round_f16_1)));
  assign UF_f16_2 =
    NX_f16_2 & exponent_is_min_f16_2
    & (~exponent_add_1_f16_2
       | ~(guard_f16_2
           & (RNE_reg2 & round_f16_2
              & (guard_f16_2 | round_uf_f16_2 | sticky_uf_f16_2_reg2)
              | _round_add1_uf_f16_2_T_4
              & (_round_add1_uf_f16_2_T_11 | sticky_uf_f16_2_reg2) | RUP_reg2
              & ~sign_result_temp_f16_2_reg2
              & (_round_add1_uf_f16_2_T_11 | sticky_uf_f16_2_reg2) | RMM_reg2
              & round_f16_2)));
  assign UF_f16_3 =
    NX_f16_3 & exponent_is_min_f16_3
    & (~exponent_add_1_f16_3
       | ~(guard_f16_3
           & (RNE_reg2 & round_f16_3
              & (guard_f16_3 | round_uf_f16_3 | sticky_uf_f16_3_reg2)
              | _round_add1_uf_f16_3_T_4
              & (_round_add1_uf_f16_3_T_11 | sticky_uf_f16_3_reg2) | RUP_reg2
              & ~sign_result_temp_f16_3_reg2
              & (_round_add1_uf_f16_3_T_11 | sticky_uf_f16_3_reg2) | RMM_reg2
              & round_f16_3)));
  reg          normal_result_is_zero_f64_reg2_r;
  reg          normal_result_is_zero_f64_reg2;
  reg          normal_result_is_zero_f32_0_reg2_r;
  reg          normal_result_is_zero_f32_0_reg2;
  reg          normal_result_is_zero_f32_1_reg2_r;
  reg          normal_result_is_zero_f32_1_reg2;
  reg          normal_result_is_zero_f16_0_reg2_r;
  reg          normal_result_is_zero_f16_0_reg2;
  reg          normal_result_is_zero_f16_1_reg2_r;
  reg          normal_result_is_zero_f16_1_reg2;
  reg          normal_result_is_zero_f16_2_reg2_r;
  reg          normal_result_is_zero_f16_2_reg2;
  reg          normal_result_is_zero_f16_3_reg2_r;
  reg          normal_result_is_zero_f16_3_reg2;
  reg          has_zero_f64_reg2_r;
  reg          has_zero_f64_reg2_r_1;
  reg          has_zero_f64_reg2_r_2;
  wire         has_zero_f64_reg2 = has_zero_f64_reg2_r_2 | normal_result_is_zero_f64_reg2;
  reg          has_zero_f32_0_reg2_r;
  reg          has_zero_f32_0_reg2_r_1;
  reg          has_zero_f32_0_reg2_r_2;
  wire         has_zero_f32_0_reg2 =
    has_zero_f32_0_reg2_r_2 | normal_result_is_zero_f32_0_reg2;
  reg          has_zero_f32_1_reg2_r;
  reg          has_zero_f32_1_reg2_r_1;
  reg          has_zero_f32_1_reg2_r_2;
  wire         has_zero_f32_1_reg2 =
    has_zero_f32_1_reg2_r_2 | normal_result_is_zero_f32_1_reg2;
  reg          has_zero_f16_0_reg2_r;
  reg          has_zero_f16_0_reg2_r_1;
  reg          has_zero_f16_0_reg2_r_2;
  wire         has_zero_f16_0_reg2 =
    has_zero_f16_0_reg2_r_2 | normal_result_is_zero_f16_0_reg2;
  reg          has_zero_f16_1_reg2_r;
  reg          has_zero_f16_1_reg2_r_1;
  reg          has_zero_f16_1_reg2_r_2;
  wire         has_zero_f16_1_reg2 =
    has_zero_f16_1_reg2_r_2 | normal_result_is_zero_f16_1_reg2;
  reg          has_zero_f16_2_reg2_r;
  reg          has_zero_f16_2_reg2_r_1;
  reg          has_zero_f16_2_reg2_r_2;
  wire         has_zero_f16_2_reg2 =
    has_zero_f16_2_reg2_r_2 | normal_result_is_zero_f16_2_reg2;
  reg          has_zero_f16_3_reg2_r;
  reg          has_zero_f16_3_reg2_r_1;
  reg          has_zero_f16_3_reg2_r_2;
  wire         has_zero_f16_3_reg2 =
    has_zero_f16_3_reg2_r_2 | normal_result_is_zero_f16_3_reg2;
  wire [63:0]  normal_result_f64 =
    {sign_result_temp_f64_reg2,
     exponent_is_min_f64
       ? {10'h0, exponent_add_1_f64}
       : exponent_result_add_value_f64[10:0],
     round_add1_f64
       ? 52'(fraction_result_no_round_reg + 52'h1)
       : fraction_result_no_round_reg};
  wire [31:0]  normal_result_f32_0 =
    {sign_result_temp_f32_0_reg2,
     exponent_is_min_f32_0
       ? {7'h0, exponent_add_1_f32_0}
       : exponent_result_add_value_f32_0[7:0],
     round_add1_f32_0
       ? 23'(fraction_result_no_round_reg[22:0] + 23'h1)
       : fraction_result_no_round_reg[22:0]};
  wire [31:0]  normal_result_f32_1 =
    {sign_result_temp_f32_1_reg2,
     exponent_is_min_f32_1
       ? {7'h0, exponent_add_1_f32_1}
       : exponent_result_add_value_f32_1[7:0],
     round_add1_f32_1
       ? 23'(fraction_result_no_round_reg[45:23] + 23'h1)
       : fraction_result_no_round_reg[45:23]};
  wire [15:0]  normal_result_f16_0 =
    {sign_result_temp_f16_0_reg2,
     exponent_is_min_f16_0
       ? {4'h0, exponent_add_1_f16_0}
       : exponent_result_add_value_f16_0[4:0],
     round_add1_f16_0
       ? 10'(fraction_result_no_round_reg[9:0] + 10'h1)
       : fraction_result_no_round_reg[9:0]};
  wire [15:0]  normal_result_f16_1 =
    {sign_result_temp_f16_1_reg2,
     exponent_is_min_f16_1
       ? {4'h0, exponent_add_1_f16_1}
       : exponent_result_add_value_f16_1[4:0],
     round_add1_f16_1
       ? 10'(fraction_result_no_round_reg[19:10] + 10'h1)
       : fraction_result_no_round_reg[19:10]};
  wire [15:0]  normal_result_f16_2 =
    {sign_result_temp_f16_2_reg2,
     exponent_is_min_f16_2
       ? {4'h0, exponent_add_1_f16_2}
       : exponent_result_add_value_f16_2[4:0],
     round_add1_f16_2
       ? 10'(fraction_result_no_round_reg[29:20] + 10'h1)
       : fraction_result_no_round_reg[29:20]};
  wire [15:0]  normal_result_f16_3 =
    {sign_result_temp_f16_3_reg2,
     exponent_is_min_f16_3
       ? {4'h0, exponent_add_1_f16_3}
       : exponent_result_add_value_f16_3[4:0],
     round_add1_f16_3
       ? 10'(fraction_result_no_round_reg[39:30] + 10'h1)
       : fraction_result_no_round_reg[39:30]};
  reg  [63:0]  fp_result_fp_a_or_b_is_zero_reg_r;
  reg  [63:0]  fp_result_fp_a_or_b_is_zero_reg_r_1;
  reg  [63:0]  fp_result_fp_a_or_b_is_zero_reg;
  reg          has_nan_f64_reg2_r;
  reg          has_nan_f64_reg2_r_1;
  reg          has_nan_f64_reg2;
  reg          has_nan_f64_is_NV_reg2_r;
  reg          has_nan_f64_is_NV_reg2_r_1;
  reg          has_nan_f64_is_NV_reg2;
  reg          has_inf_f64_reg2_r;
  reg          has_inf_f64_reg2_r_1;
  reg          has_inf_f64_reg2;
  reg          has_inf_f64_is_NV_reg2_r;
  reg          has_inf_f64_is_NV_reg2_r_1;
  reg          has_inf_f64_is_NV_reg2;
  reg          has_inf_f64_result_inf_sign_reg2_r;
  reg          has_inf_f64_result_inf_sign_reg2_r_1;
  reg          has_inf_f64_result_inf_sign_reg2;
  reg          fp_a_or_b_is_zero_f64_reg2_r;
  reg          fp_a_or_b_is_zero_f64_reg2_r_1;
  reg          fp_a_or_b_is_zero_f64_reg2;
  reg          has_nan_f32_0_reg2_r;
  reg          has_nan_f32_0_reg2_r_1;
  reg          has_nan_f32_0_reg2;
  reg          has_nan_f32_0_is_NV_reg2_r;
  reg          has_nan_f32_0_is_NV_reg2_r_1;
  reg          has_nan_f32_0_is_NV_reg2;
  reg          has_inf_f32_0_reg2_r;
  reg          has_inf_f32_0_reg2_r_1;
  reg          has_inf_f32_0_reg2;
  reg          has_inf_f32_0_is_NV_reg2_r;
  reg          has_inf_f32_0_is_NV_reg2_r_1;
  reg          has_inf_f32_0_is_NV_reg2;
  reg          has_inf_f32_0_result_inf_sign_reg2_r;
  reg          has_inf_f32_0_result_inf_sign_reg2_r_1;
  reg          has_inf_f32_0_result_inf_sign_reg2;
  reg          fp_a_or_b_is_zero_f32_0_reg2_r;
  reg          fp_a_or_b_is_zero_f32_0_reg2_r_1;
  reg          fp_a_or_b_is_zero_f32_0_reg2;
  reg          has_nan_f32_1_reg2_r;
  reg          has_nan_f32_1_reg2_r_1;
  reg          has_nan_f32_1_reg2;
  reg          has_nan_f32_1_is_NV_reg2_r;
  reg          has_nan_f32_1_is_NV_reg2_r_1;
  reg          has_nan_f32_1_is_NV_reg2;
  reg          has_inf_f32_1_reg2_r;
  reg          has_inf_f32_1_reg2_r_1;
  reg          has_inf_f32_1_reg2;
  reg          has_inf_f32_1_is_NV_reg2_r;
  reg          has_inf_f32_1_is_NV_reg2_r_1;
  reg          has_inf_f32_1_is_NV_reg2;
  reg          has_inf_f32_1_result_inf_sign_reg2_r;
  reg          has_inf_f32_1_result_inf_sign_reg2_r_1;
  reg          has_inf_f32_1_result_inf_sign_reg2;
  reg          fp_a_or_b_is_zero_f32_1_reg2_r;
  reg          fp_a_or_b_is_zero_f32_1_reg2_r_1;
  reg          fp_a_or_b_is_zero_f32_1_reg2;
  reg          has_nan_f16_0_reg2_r;
  reg          has_nan_f16_0_reg2_r_1;
  reg          has_nan_f16_0_reg2;
  reg          has_nan_f16_0_is_NV_reg2_r;
  reg          has_nan_f16_0_is_NV_reg2_r_1;
  reg          has_nan_f16_0_is_NV_reg2;
  reg          has_inf_f16_0_reg2_r;
  reg          has_inf_f16_0_reg2_r_1;
  reg          has_inf_f16_0_reg2;
  reg          has_inf_f16_0_is_NV_reg2_r;
  reg          has_inf_f16_0_is_NV_reg2_r_1;
  reg          has_inf_f16_0_is_NV_reg2;
  reg          has_inf_f16_0_result_inf_sign_reg2_r;
  reg          has_inf_f16_0_result_inf_sign_reg2_r_1;
  reg          has_inf_f16_0_result_inf_sign_reg2;
  reg          fp_a_or_b_is_zero_f16_0_reg2_r;
  reg          fp_a_or_b_is_zero_f16_0_reg2_r_1;
  reg          fp_a_or_b_is_zero_f16_0_reg2;
  reg          has_nan_f16_1_reg2_r;
  reg          has_nan_f16_1_reg2_r_1;
  reg          has_nan_f16_1_reg2;
  reg          has_nan_f16_1_is_NV_reg2_r;
  reg          has_nan_f16_1_is_NV_reg2_r_1;
  reg          has_nan_f16_1_is_NV_reg2;
  reg          has_inf_f16_1_reg2_r;
  reg          has_inf_f16_1_reg2_r_1;
  reg          has_inf_f16_1_reg2;
  reg          has_inf_f16_1_is_NV_reg2_r;
  reg          has_inf_f16_1_is_NV_reg2_r_1;
  reg          has_inf_f16_1_is_NV_reg2;
  reg          has_inf_f16_1_result_inf_sign_reg2_r;
  reg          has_inf_f16_1_result_inf_sign_reg2_r_1;
  reg          has_inf_f16_1_result_inf_sign_reg2;
  reg          fp_a_or_b_is_zero_f16_1_reg2_r;
  reg          fp_a_or_b_is_zero_f16_1_reg2_r_1;
  reg          fp_a_or_b_is_zero_f16_1_reg2;
  reg          has_nan_f16_2_reg2_r;
  reg          has_nan_f16_2_reg2_r_1;
  reg          has_nan_f16_2_reg2;
  reg          has_nan_f16_2_is_NV_reg2_r;
  reg          has_nan_f16_2_is_NV_reg2_r_1;
  reg          has_nan_f16_2_is_NV_reg2;
  reg          has_inf_f16_2_reg2_r;
  reg          has_inf_f16_2_reg2_r_1;
  reg          has_inf_f16_2_reg2;
  reg          has_inf_f16_2_is_NV_reg2_r;
  reg          has_inf_f16_2_is_NV_reg2_r_1;
  reg          has_inf_f16_2_is_NV_reg2;
  reg          has_inf_f16_2_result_inf_sign_reg2_r;
  reg          has_inf_f16_2_result_inf_sign_reg2_r_1;
  reg          has_inf_f16_2_result_inf_sign_reg2;
  reg          fp_a_or_b_is_zero_f16_2_reg2_r;
  reg          fp_a_or_b_is_zero_f16_2_reg2_r_1;
  reg          fp_a_or_b_is_zero_f16_2_reg2;
  reg          has_nan_f16_3_reg2_r;
  reg          has_nan_f16_3_reg2_r_1;
  reg          has_nan_f16_3_reg2;
  reg          has_nan_f16_3_is_NV_reg2_r;
  reg          has_nan_f16_3_is_NV_reg2_r_1;
  reg          has_nan_f16_3_is_NV_reg2;
  reg          has_inf_f16_3_reg2_r;
  reg          has_inf_f16_3_reg2_r_1;
  reg          has_inf_f16_3_reg2;
  reg          has_inf_f16_3_is_NV_reg2_r;
  reg          has_inf_f16_3_is_NV_reg2_r_1;
  reg          has_inf_f16_3_is_NV_reg2;
  reg          has_inf_f16_3_result_inf_sign_reg2_r;
  reg          has_inf_f16_3_result_inf_sign_reg2_r_1;
  reg          has_inf_f16_3_result_inf_sign_reg2;
  reg          fp_a_or_b_is_zero_f16_3_reg2_r;
  reg          fp_a_or_b_is_zero_f16_3_reg2_r_1;
  reg          fp_a_or_b_is_zero_f16_3_reg2;
  reg          is_vec_reg2_r;
  reg          is_vec_reg2_r_1;
  reg          is_vec_reg2;
  wire         _io_fflags_T_3 = is_vec_reg2 & ~is_fp32_reg2 & ~is_fp64_reg2;
  wire         is_vfmul = io_op_code == 4'h0;
  wire         is_vfnmacc = io_op_code == 4'h2;
  wire         widen_a_is_sign_inv = is_vfnmacc | io_op_code == 4'h4;
  wire         fp_a_is_sign_inv = widen_a_is_sign_inv | is_vfnmadd | is_vfnmsub;
  wire         fp_c_is_sign_inv =
    is_vfnmacc | io_op_code == 4'h3 | is_vfnmadd | is_vfmsub;
  wire [63:0]  _fp_c_f64_T_2 = swap_fp_a_fp_c ? io_fp_a : io_fp_c;
  wire [63:0]  fp_c_f64 =
    is_vfmul ? 64'h0 : {fp_c_is_sign_inv ^ _fp_c_f64_T_2[63], _fp_c_f64_T_2[62:0]};
  wire [31:0]  _fp_c_f32_0_T_2 = swap_fp_a_fp_c ? io_fp_a[31:0] : io_fp_c[31:0];
  wire [31:0]  fp_c_f32_0 =
    is_vfmul ? 32'h0 : {fp_c_is_sign_inv ^ _fp_c_f32_0_T_2[31], _fp_c_f32_0_T_2[30:0]};
  wire [31:0]  _fp_c_f32_1_T_2 = swap_fp_a_fp_c ? io_fp_a[63:32] : io_fp_c[63:32];
  wire [31:0]  fp_c_f32_1 =
    is_vfmul ? 32'h0 : {fp_c_is_sign_inv ^ _fp_c_f32_1_T_2[31], _fp_c_f32_1_T_2[30:0]};
  wire [15:0]  _fp_c_f16_0_T_2 = swap_fp_a_fp_c ? io_fp_a[15:0] : io_fp_c[15:0];
  wire [15:0]  fp_c_f16_0 =
    is_vfmul ? 16'h0 : {fp_c_is_sign_inv ^ _fp_c_f16_0_T_2[15], _fp_c_f16_0_T_2[14:0]};
  wire [15:0]  _fp_c_f16_1_T_2 = swap_fp_a_fp_c ? io_fp_a[31:16] : io_fp_c[31:16];
  wire [15:0]  fp_c_f16_1 =
    is_vfmul ? 16'h0 : {fp_c_is_sign_inv ^ _fp_c_f16_1_T_2[15], _fp_c_f16_1_T_2[14:0]};
  wire [15:0]  _fp_c_f16_2_T_2 = swap_fp_a_fp_c ? io_fp_a[47:32] : io_fp_c[47:32];
  wire [15:0]  fp_c_f16_2 =
    is_vfmul ? 16'h0 : {fp_c_is_sign_inv ^ _fp_c_f16_2_T_2[15], _fp_c_f16_2_T_2[14:0]};
  wire [15:0]  _fp_c_f16_3_T_2 = swap_fp_a_fp_c ? io_fp_a[63:48] : io_fp_c[63:48];
  wire [15:0]  fp_c_f16_3 =
    is_vfmul ? 16'h0 : {fp_c_is_sign_inv ^ _fp_c_f16_3_T_2[15], _fp_c_f16_3_T_2[14:0]};
  wire         sign_a_b_f16_0 = fp_a_is_sign_inv ^ _fp_a_f16_0_T_2[15] ^ fp_b_f16_0[15];
  wire         sign_a_b_f16_1 = fp_a_is_sign_inv ^ _fp_a_f16_1_T_2[15] ^ fp_b_f16_1[15];
  wire         sign_a_b_f16_2 = fp_a_is_sign_inv ^ _fp_a_f16_2_T_2[15] ^ fp_b_f16_2[15];
  wire         sign_a_b_f16_3 = fp_a_is_sign_inv ^ _fp_a_f16_3_T_2[15] ^ fp_b_f16_3[15];
  wire         sign_a_b_f32_0 =
    _fp_b_is_inf_f32_1_T_1
      ? widen_a_is_sign_inv ^ _widen_a_f16_0_T_2[15] ^ widen_b_f16_0[15]
      : fp_a_is_sign_inv ^ _fp_a_f32_0_T_2[31] ^ fp_b_f32_0[31];
  wire         sign_a_b_f32_1 =
    _fp_b_is_inf_f32_1_T_1
      ? widen_a_is_sign_inv ^ _widen_a_f16_1_T_2[15] ^ widen_b_f16_1[15]
      : fp_a_is_sign_inv ^ _fp_a_f32_1_T_2[31] ^ fp_b_f32_1[31];
  wire         sign_a_b_f64 =
    _fp_b_is_inf_f64_T_1
      ? widen_a_is_sign_inv ^ _widen_a_f32_0_T_2[31] ^ widen_b_f32_0[31]
      : fp_a_is_sign_inv ^ _fp_a_f64_T_2[63] ^ fp_b_f64[63];
  wire         is_sub_f64 = sign_a_b_f64 ^ fp_c_f64[63];
  wire         is_sub_f32_0 = sign_a_b_f32_0 ^ fp_c_f32_0[31];
  wire         is_sub_f32_1 = sign_a_b_f32_1 ^ fp_c_f32_1[31];
  wire         is_sub_f16_0 = sign_a_b_f16_0 ^ fp_c_f16_0[15];
  wire         is_sub_f16_1 = sign_a_b_f16_1 ^ fp_c_f16_1[15];
  wire         is_sub_f16_2 = sign_a_b_f16_2 ^ fp_c_f16_2[15];
  wire         is_sub_f16_3 = sign_a_b_f16_3 ^ fp_c_f16_3[15];
  wire [10:0]  fp_c_significand_f16_0 = {|(fp_c_f16_0[14:10]), fp_c_f16_0[9:0]};
  wire [10:0]  fp_c_significand_f16_1 = {|(fp_c_f16_1[14:10]), fp_c_f16_1[9:0]};
  wire [10:0]  fp_c_significand_f16_2 = {|(fp_c_f16_2[14:10]), fp_c_f16_2[9:0]};
  wire [10:0]  fp_c_significand_f16_3 = {|(fp_c_f16_3[14:10]), fp_c_f16_3[9:0]};
  wire [23:0]  fp_c_significand_f32_0 = {|(fp_c_f32_0[30:23]), fp_c_f32_0[22:0]};
  wire [23:0]  fp_c_significand_f32_1 = {|(fp_c_f32_1[30:23]), fp_c_f32_1[22:0]};
  wire [52:0]  fp_c_significand_f64 = {|(fp_c_f64[62:52]), fp_c_f64[51:0]};
  wire         _Ec_fix_f64_T_3 = ~(|(fp_c_f64[62:52])) | fp_c_f64[52];
  wire         _Ec_fix_f32_0_T_3 = ~(|(fp_c_f32_0[30:23])) | fp_c_f32_0[23];
  wire         _Ec_fix_f32_1_T_3 = ~(|(fp_c_f32_1[30:23])) | fp_c_f32_1[23];
  wire         _Ec_fix_f16_0_T_3 = ~(|(fp_c_f16_0[14:10])) | fp_c_f16_0[10];
  wire         _Ec_fix_f16_1_T_3 = ~(|(fp_c_f16_1[14:10])) | fp_c_f16_1[10];
  wire         _Ec_fix_f16_2_T_3 = ~(|(fp_c_f16_2[14:10])) | fp_c_f16_2[10];
  wire         _Ec_fix_f16_3_T_3 = ~(|(fp_c_f16_3[14:10])) | fp_c_f16_3[10];
  wire [12:0]  _Eab_f64_T_6 =
    13'({1'h0,
         12'({1'h0,
              _fp_b_is_inf_f64_T_1
                ? {_widen_a_f32_0_T_2[30],
                   {3{~(_widen_a_f32_0_T_2[30])}},
                   _widen_a_f32_0_T_2[29:24],
                   _widen_a_f32_0_T_2[30:23] == 8'h0 | _widen_a_f32_0_T_2[23]}
                : {_fp_a_f64_T_2[62:53], ~(|(_fp_a_f64_T_2[62:52])) | _fp_a_f64_T_2[52]}}
             + {1'h0,
                _fp_b_is_inf_f64_T_1
                  ? {widen_b_f32_0[30],
                     {3{~(widen_b_f32_0[30])}},
                     widen_b_f32_0[29:24],
                     widen_b_f32_0[30:23] == 8'h0 | widen_b_f32_0[23]}
                  : {fp_b_f64[62:53], ~(|(fp_b_f64[62:52])) | fp_b_f64[52]}})} - 13'h3C7);
  wire [9:0]   _Eab_f32_0_T_6 =
    10'({1'h0,
         9'({1'h0,
             _fp_b_is_inf_f32_1_T_1
               ? {_widen_a_f16_0_T_2[14],
                  {3{~(_widen_a_f16_0_T_2[14])}},
                  _widen_a_f16_0_T_2[13:11],
                  _widen_a_f16_0_T_2[14:10] == 5'h0 | _widen_a_f16_0_T_2[10]}
               : {_fp_a_f32_0_T_2[30:24],
                  ~(|(_fp_a_f32_0_T_2[30:23])) | _fp_a_f32_0_T_2[23]}}
            + {1'h0,
               _fp_b_is_inf_f32_1_T_1
                 ? {widen_b_f16_0[14],
                    {3{~(widen_b_f16_0[14])}},
                    widen_b_f16_0[13:11],
                    widen_b_f16_0[14:10] == 5'h0 | widen_b_f16_0[10]}
                 : {fp_b_f32_0[30:24], ~(|(fp_b_f32_0[30:23])) | fp_b_f32_0[23]}})}
        - 10'h64);
  wire [9:0]   _Eab_f32_1_T_6 =
    10'({1'h0,
         9'({1'h0,
             _fp_b_is_inf_f32_1_T_1
               ? {_widen_a_f16_1_T_2[14],
                  {3{~(_widen_a_f16_1_T_2[14])}},
                  _widen_a_f16_1_T_2[13:11],
                  _widen_a_f16_1_T_2[14:10] == 5'h0 | _widen_a_f16_1_T_2[10]}
               : {_fp_a_f32_1_T_2[30:24],
                  ~(|(_fp_a_f32_1_T_2[30:23])) | _fp_a_f32_1_T_2[23]}}
            + {1'h0,
               _fp_b_is_inf_f32_1_T_1
                 ? {widen_b_f16_1[14],
                    {3{~(widen_b_f16_1[14])}},
                    widen_b_f16_1[13:11],
                    widen_b_f16_1[14:10] == 5'h0 | widen_b_f16_1[10]}
                 : {fp_b_f32_1[30:24], ~(|(fp_b_f32_1[30:23])) | fp_b_f32_1[23]}})}
        - 10'h64);
  wire [6:0]   _Eab_f16_0_T_6 =
    7'({1'h0,
        6'({1'h0,
            _fp_a_f16_0_T_2[14:11],
            ~(|(_fp_a_f16_0_T_2[14:10])) | _fp_a_f16_0_T_2[10]}
           + {1'h0, fp_b_f16_0[14:11], ~(|(fp_b_f16_0[14:10])) | fp_b_f16_0[10]})}
       - 7'h1);
  wire [6:0]   _Eab_f16_1_T_6 =
    7'({1'h0,
        6'({1'h0,
            _fp_a_f16_1_T_2[14:11],
            ~(|(_fp_a_f16_1_T_2[14:10])) | _fp_a_f16_1_T_2[10]}
           + {1'h0, fp_b_f16_1[14:11], ~(|(fp_b_f16_1[14:10])) | fp_b_f16_1[10]})}
       - 7'h1);
  wire [6:0]   _Eab_f16_2_T_6 =
    7'({1'h0,
        6'({1'h0,
            _fp_a_f16_2_T_2[14:11],
            ~(|(_fp_a_f16_2_T_2[14:10])) | _fp_a_f16_2_T_2[10]}
           + {1'h0, fp_b_f16_2[14:11], ~(|(fp_b_f16_2[14:10])) | fp_b_f16_2[10]})}
       - 7'h1);
  wire [6:0]   _Eab_f16_3_T_6 =
    7'({1'h0,
        6'({1'h0,
            _fp_a_f16_3_T_2[14:11],
            ~(|(_fp_a_f16_3_T_2[14:10])) | _fp_a_f16_3_T_2[10]}
           + {1'h0, fp_b_f16_3[14:11], ~(|(fp_b_f16_3[14:10])) | fp_b_f16_3[10]})}
       - 7'h1);
  wire [12:0]  _rshift_value_f64_T_2 =
    13'(_Eab_f64_T_6 - {2'h0, fp_c_f64[62:53], _Ec_fix_f64_T_3});
  wire [9:0]   _rshift_value_f32_0_T_2 =
    10'(_Eab_f32_0_T_6 - {2'h0, fp_c_f32_0[30:24], _Ec_fix_f32_0_T_3});
  wire [9:0]   _rshift_value_f32_1_T_2 =
    10'(_Eab_f32_1_T_6 - {2'h0, fp_c_f32_1[30:24], _Ec_fix_f32_1_T_3});
  wire [6:0]   _rshift_value_f16_0_T_2 =
    7'(_Eab_f16_0_T_6 - {2'h0, fp_c_f16_0[14:11], _Ec_fix_f16_0_T_3});
  wire [6:0]   _rshift_value_f16_1_T_2 =
    7'(_Eab_f16_1_T_6 - {2'h0, fp_c_f16_1[14:11], _Ec_fix_f16_1_T_3});
  wire [6:0]   _rshift_value_f16_2_T_2 =
    7'(_Eab_f16_2_T_6 - {2'h0, fp_c_f16_2[14:11], _Ec_fix_f16_2_T_3});
  wire [6:0]   _rshift_value_f16_3_T_2 =
    7'(_Eab_f16_3_T_6 - {2'h0, fp_c_f16_3[14:11], _Ec_fix_f16_3_T_3});
  wire [162:0] fp_c_significand_cat0_f64 = {|(fp_c_f64[62:52]), fp_c_f64[51:0], 110'h0};
  wire [162:0] rshift_result_with_grs_f64_res_vec_1 =
    _rshift_value_f64_T_2[0]
      ? {1'h0, |(fp_c_f64[62:52]), fp_c_f64[51:0], 109'h0}
      : fp_c_significand_cat0_f64;
  wire [162:0] rshift_result_with_grs_f64_res_vec_2 =
    _rshift_value_f64_T_2[1]
      ? {2'h0, rshift_result_with_grs_f64_res_vec_1[162:2]}
      : rshift_result_with_grs_f64_res_vec_1;
  wire [162:0] rshift_result_with_grs_f64_res_vec_3 =
    _rshift_value_f64_T_2[2]
      ? {4'h0, rshift_result_with_grs_f64_res_vec_2[162:4]}
      : rshift_result_with_grs_f64_res_vec_2;
  wire [162:0] rshift_result_with_grs_f64_res_vec_4 =
    _rshift_value_f64_T_2[3]
      ? {8'h0, rshift_result_with_grs_f64_res_vec_3[162:8]}
      : rshift_result_with_grs_f64_res_vec_3;
  wire [162:0] rshift_result_with_grs_f64_res_vec_5 =
    _rshift_value_f64_T_2[4]
      ? {16'h0, rshift_result_with_grs_f64_res_vec_4[162:16]}
      : rshift_result_with_grs_f64_res_vec_4;
  wire [162:0] rshift_result_with_grs_f64_res_vec_6 =
    _rshift_value_f64_T_2[5]
      ? {32'h0, rshift_result_with_grs_f64_res_vec_5[162:32]}
      : rshift_result_with_grs_f64_res_vec_5;
  wire [162:0] rshift_result_with_grs_f64_res_vec_7 =
    _rshift_value_f64_T_2[6]
      ? {64'h0, rshift_result_with_grs_f64_res_vec_6[162:64]}
      : rshift_result_with_grs_f64_res_vec_6;
  wire [162:0] rshift_result_with_grs_f64_res_vec_8 =
    _rshift_value_f64_T_2[7]
      ? {128'h0, rshift_result_with_grs_f64_res_vec_7[162:128]}
      : rshift_result_with_grs_f64_res_vec_7;
  wire [162:0] rshift_result_with_grs_f64_f32_1_res_vec_0 =
    (&io_fp_format)
      ? fp_c_significand_cat0_f64
      : {87'h0, |(fp_c_f32_1[30:23]), fp_c_f32_1[22:0], 52'h0};
  wire [7:0]   _rshift_result_with_grs_f64_f32_1_T_1 =
    (&io_fp_format) ? _rshift_value_f64_T_2[7:0] : {1'h0, _rshift_value_f32_1_T_2[6:0]};
  wire [162:0] rshift_result_with_grs_f64_f32_1_res_vec_1 =
    _rshift_result_with_grs_f64_f32_1_T_1[0]
      ? {1'h0, rshift_result_with_grs_f64_f32_1_res_vec_0[162:1]}
      : rshift_result_with_grs_f64_f32_1_res_vec_0;
  wire [162:0] rshift_result_with_grs_f64_f32_1_res_vec_2 =
    _rshift_result_with_grs_f64_f32_1_T_1[1]
      ? {2'h0, rshift_result_with_grs_f64_f32_1_res_vec_1[162:2]}
      : rshift_result_with_grs_f64_f32_1_res_vec_1;
  wire [162:0] rshift_result_with_grs_f64_f32_1_res_vec_3 =
    _rshift_result_with_grs_f64_f32_1_T_1[2]
      ? {4'h0, rshift_result_with_grs_f64_f32_1_res_vec_2[162:4]}
      : rshift_result_with_grs_f64_f32_1_res_vec_2;
  wire [162:0] rshift_result_with_grs_f64_f32_1_res_vec_4 =
    _rshift_result_with_grs_f64_f32_1_T_1[3]
      ? {8'h0, rshift_result_with_grs_f64_f32_1_res_vec_3[162:8]}
      : rshift_result_with_grs_f64_f32_1_res_vec_3;
  wire [162:0] rshift_result_with_grs_f64_f32_1_res_vec_5 =
    _rshift_result_with_grs_f64_f32_1_T_1[4]
      ? {16'h0, rshift_result_with_grs_f64_f32_1_res_vec_4[162:16]}
      : rshift_result_with_grs_f64_f32_1_res_vec_4;
  wire [162:0] rshift_result_with_grs_f64_f32_1_res_vec_6 =
    _rshift_result_with_grs_f64_f32_1_T_1[5]
      ? {32'h0, rshift_result_with_grs_f64_f32_1_res_vec_5[162:32]}
      : rshift_result_with_grs_f64_f32_1_res_vec_5;
  wire [162:0] rshift_result_with_grs_f64_f32_1_res_vec_7 =
    _rshift_result_with_grs_f64_f32_1_T_1[6]
      ? {64'h0, rshift_result_with_grs_f64_f32_1_res_vec_6[162:64]}
      : rshift_result_with_grs_f64_f32_1_res_vec_6;
  wire [75:0]  rshift_result_with_grs_f64_f32_1_res_vec_8 =
    _rshift_result_with_grs_f64_f32_1_T_1[7]
      ? {41'h0, rshift_result_with_grs_f64_f32_1_res_vec_7[162:128]}
      : rshift_result_with_grs_f64_f32_1_res_vec_7[75:0];
  wire [75:0]  rshift_result_with_grs_f32_0_res_vec_1 =
    _rshift_value_f32_0_T_2[0]
      ? {1'h0, |(fp_c_f32_0[30:23]), fp_c_f32_0[22:0], 51'h0}
      : {|(fp_c_f32_0[30:23]), fp_c_f32_0[22:0], 52'h0};
  wire [75:0]  rshift_result_with_grs_f32_0_res_vec_2 =
    _rshift_value_f32_0_T_2[1]
      ? {2'h0, rshift_result_with_grs_f32_0_res_vec_1[75:2]}
      : rshift_result_with_grs_f32_0_res_vec_1;
  wire [75:0]  rshift_result_with_grs_f32_0_res_vec_3 =
    _rshift_value_f32_0_T_2[2]
      ? {4'h0, rshift_result_with_grs_f32_0_res_vec_2[75:4]}
      : rshift_result_with_grs_f32_0_res_vec_2;
  wire [75:0]  rshift_result_with_grs_f32_0_res_vec_4 =
    _rshift_value_f32_0_T_2[3]
      ? {8'h0, rshift_result_with_grs_f32_0_res_vec_3[75:8]}
      : rshift_result_with_grs_f32_0_res_vec_3;
  wire [75:0]  rshift_result_with_grs_f32_0_res_vec_5 =
    _rshift_value_f32_0_T_2[4]
      ? {16'h0, rshift_result_with_grs_f32_0_res_vec_4[75:16]}
      : rshift_result_with_grs_f32_0_res_vec_4;
  wire [75:0]  rshift_result_with_grs_f32_0_res_vec_6 =
    _rshift_value_f32_0_T_2[5]
      ? {32'h0, rshift_result_with_grs_f32_0_res_vec_5[75:32]}
      : rshift_result_with_grs_f32_0_res_vec_5;
  wire [75:0]  rshift_result_with_grs_f32_0_res_vec_7 =
    _rshift_value_f32_0_T_2[6]
      ? {64'h0, rshift_result_with_grs_f32_0_res_vec_6[75:64]}
      : rshift_result_with_grs_f32_0_res_vec_6;
  wire [36:0]  rshift_result_with_grs_f16_0_res_vec_1 =
    _rshift_value_f16_0_T_2[0]
      ? {1'h0, |(fp_c_f16_0[14:10]), fp_c_f16_0[9:0], 25'h0}
      : {|(fp_c_f16_0[14:10]), fp_c_f16_0[9:0], 26'h0};
  wire [36:0]  rshift_result_with_grs_f16_0_res_vec_2 =
    _rshift_value_f16_0_T_2[1]
      ? {2'h0, rshift_result_with_grs_f16_0_res_vec_1[36:2]}
      : rshift_result_with_grs_f16_0_res_vec_1;
  wire [36:0]  rshift_result_with_grs_f16_0_res_vec_3 =
    _rshift_value_f16_0_T_2[2]
      ? {4'h0, rshift_result_with_grs_f16_0_res_vec_2[36:4]}
      : rshift_result_with_grs_f16_0_res_vec_2;
  wire [36:0]  rshift_result_with_grs_f16_0_res_vec_4 =
    _rshift_value_f16_0_T_2[3]
      ? {8'h0, rshift_result_with_grs_f16_0_res_vec_3[36:8]}
      : rshift_result_with_grs_f16_0_res_vec_3;
  wire [36:0]  rshift_result_with_grs_f16_0_res_vec_5 =
    _rshift_value_f16_0_T_2[4]
      ? {16'h0, rshift_result_with_grs_f16_0_res_vec_4[36:16]}
      : rshift_result_with_grs_f16_0_res_vec_4;
  wire [36:0]  rshift_result_with_grs_f16_0_res_vec_6 =
    _rshift_value_f16_0_T_2[5]
      ? {32'h0, rshift_result_with_grs_f16_0_res_vec_5[36:32]}
      : rshift_result_with_grs_f16_0_res_vec_5;
  wire [36:0]  rshift_result_with_grs_f16_1_res_vec_1 =
    _rshift_value_f16_1_T_2[0]
      ? {1'h0, |(fp_c_f16_1[14:10]), fp_c_f16_1[9:0], 25'h0}
      : {|(fp_c_f16_1[14:10]), fp_c_f16_1[9:0], 26'h0};
  wire [36:0]  rshift_result_with_grs_f16_1_res_vec_2 =
    _rshift_value_f16_1_T_2[1]
      ? {2'h0, rshift_result_with_grs_f16_1_res_vec_1[36:2]}
      : rshift_result_with_grs_f16_1_res_vec_1;
  wire [36:0]  rshift_result_with_grs_f16_1_res_vec_3 =
    _rshift_value_f16_1_T_2[2]
      ? {4'h0, rshift_result_with_grs_f16_1_res_vec_2[36:4]}
      : rshift_result_with_grs_f16_1_res_vec_2;
  wire [36:0]  rshift_result_with_grs_f16_1_res_vec_4 =
    _rshift_value_f16_1_T_2[3]
      ? {8'h0, rshift_result_with_grs_f16_1_res_vec_3[36:8]}
      : rshift_result_with_grs_f16_1_res_vec_3;
  wire [36:0]  rshift_result_with_grs_f16_1_res_vec_5 =
    _rshift_value_f16_1_T_2[4]
      ? {16'h0, rshift_result_with_grs_f16_1_res_vec_4[36:16]}
      : rshift_result_with_grs_f16_1_res_vec_4;
  wire [36:0]  rshift_result_with_grs_f16_1_res_vec_6 =
    _rshift_value_f16_1_T_2[5]
      ? {32'h0, rshift_result_with_grs_f16_1_res_vec_5[36:32]}
      : rshift_result_with_grs_f16_1_res_vec_5;
  wire [36:0]  rshift_result_with_grs_f16_2_res_vec_1 =
    _rshift_value_f16_2_T_2[0]
      ? {1'h0, |(fp_c_f16_2[14:10]), fp_c_f16_2[9:0], 25'h0}
      : {|(fp_c_f16_2[14:10]), fp_c_f16_2[9:0], 26'h0};
  wire [36:0]  rshift_result_with_grs_f16_2_res_vec_2 =
    _rshift_value_f16_2_T_2[1]
      ? {2'h0, rshift_result_with_grs_f16_2_res_vec_1[36:2]}
      : rshift_result_with_grs_f16_2_res_vec_1;
  wire [36:0]  rshift_result_with_grs_f16_2_res_vec_3 =
    _rshift_value_f16_2_T_2[2]
      ? {4'h0, rshift_result_with_grs_f16_2_res_vec_2[36:4]}
      : rshift_result_with_grs_f16_2_res_vec_2;
  wire [36:0]  rshift_result_with_grs_f16_2_res_vec_4 =
    _rshift_value_f16_2_T_2[3]
      ? {8'h0, rshift_result_with_grs_f16_2_res_vec_3[36:8]}
      : rshift_result_with_grs_f16_2_res_vec_3;
  wire [36:0]  rshift_result_with_grs_f16_2_res_vec_5 =
    _rshift_value_f16_2_T_2[4]
      ? {16'h0, rshift_result_with_grs_f16_2_res_vec_4[36:16]}
      : rshift_result_with_grs_f16_2_res_vec_4;
  wire [36:0]  rshift_result_with_grs_f16_2_res_vec_6 =
    _rshift_value_f16_2_T_2[5]
      ? {32'h0, rshift_result_with_grs_f16_2_res_vec_5[36:32]}
      : rshift_result_with_grs_f16_2_res_vec_5;
  wire [36:0]  rshift_result_with_grs_f16_3_res_vec_1 =
    _rshift_value_f16_3_T_2[0]
      ? {1'h0, |(fp_c_f16_3[14:10]), fp_c_f16_3[9:0], 25'h0}
      : {|(fp_c_f16_3[14:10]), fp_c_f16_3[9:0], 26'h0};
  wire [36:0]  rshift_result_with_grs_f16_3_res_vec_2 =
    _rshift_value_f16_3_T_2[1]
      ? {2'h0, rshift_result_with_grs_f16_3_res_vec_1[36:2]}
      : rshift_result_with_grs_f16_3_res_vec_1;
  wire [36:0]  rshift_result_with_grs_f16_3_res_vec_3 =
    _rshift_value_f16_3_T_2[2]
      ? {4'h0, rshift_result_with_grs_f16_3_res_vec_2[36:4]}
      : rshift_result_with_grs_f16_3_res_vec_2;
  wire [36:0]  rshift_result_with_grs_f16_3_res_vec_4 =
    _rshift_value_f16_3_T_2[3]
      ? {8'h0, rshift_result_with_grs_f16_3_res_vec_3[36:8]}
      : rshift_result_with_grs_f16_3_res_vec_3;
  wire [36:0]  rshift_result_with_grs_f16_3_res_vec_5 =
    _rshift_value_f16_3_T_2[4]
      ? {16'h0, rshift_result_with_grs_f16_3_res_vec_4[36:16]}
      : rshift_result_with_grs_f16_3_res_vec_4;
  wire [36:0]  rshift_result_with_grs_f16_3_res_vec_6 =
    _rshift_value_f16_3_T_2[5]
      ? {32'h0, rshift_result_with_grs_f16_3_res_vec_5[36:32]}
      : rshift_result_with_grs_f16_3_res_vec_5;
  wire         Ec_is_too_big_f64 = $signed(_rshift_value_f64_T_2) < 13'sh1;
  wire         Ec_is_too_big_f32_0 = $signed(_rshift_value_f32_0_T_2) < 10'sh1;
  wire         Ec_is_too_big_f32_1 = $signed(_rshift_value_f32_1_T_2) < 10'sh1;
  wire         Ec_is_too_big_f16_0 = $signed(_rshift_value_f16_0_T_2) < 7'sh1;
  wire         Ec_is_too_big_f16_1 = $signed(_rshift_value_f16_1_T_2) < 7'sh1;
  wire         Ec_is_too_big_f16_2 = $signed(_rshift_value_f16_2_T_2) < 7'sh1;
  wire         Ec_is_too_big_f16_3 = $signed(_rshift_value_f16_3_T_2) < 7'sh1;
  wire         Ec_is_medium_f64 =
    ~Ec_is_too_big_f64 & $signed(_rshift_value_f64_T_2) < 13'shA4;
  wire         Ec_is_medium_f32_0 =
    ~Ec_is_too_big_f32_0 & $signed(_rshift_value_f32_0_T_2) < 10'sh4D;
  wire         Ec_is_medium_f32_1 =
    ~Ec_is_too_big_f32_1 & $signed(_rshift_value_f32_1_T_2) < 10'sh4D;
  wire         Ec_is_medium_f16_0 =
    ~Ec_is_too_big_f16_0 & $signed(_rshift_value_f16_0_T_2) < 7'sh26;
  wire         Ec_is_medium_f16_1 =
    ~Ec_is_too_big_f16_1 & $signed(_rshift_value_f16_1_T_2) < 7'sh26;
  wire         Ec_is_medium_f16_2 =
    ~Ec_is_too_big_f16_2 & $signed(_rshift_value_f16_2_T_2) < 7'sh26;
  wire         Ec_is_medium_f16_3 =
    ~Ec_is_too_big_f16_3 & $signed(_rshift_value_f16_3_T_2) < 7'sh26;
  wire [160:0] rshift_result_f64 =
    Ec_is_medium_f64
      ? rshift_result_with_grs_f64_res_vec_8[162:2]
      : Ec_is_too_big_f64 ? {|(fp_c_f64[62:52]), fp_c_f64[51:0], 108'h0} : 161'h0;
  wire [73:0]  rshift_result_f32_0 =
    Ec_is_medium_f32_0
      ? rshift_result_with_grs_f32_0_res_vec_7[75:2]
      : Ec_is_too_big_f32_0 ? {|(fp_c_f32_0[30:23]), fp_c_f32_0[22:0], 50'h0} : 74'h0;
  wire [73:0]  rshift_result_f32_1 =
    Ec_is_medium_f32_1
      ? rshift_result_with_grs_f64_f32_1_res_vec_8[75:2]
      : Ec_is_too_big_f32_1 ? {|(fp_c_f32_1[30:23]), fp_c_f32_1[22:0], 50'h0} : 74'h0;
  wire [34:0]  rshift_result_f16_0 =
    Ec_is_medium_f16_0
      ? rshift_result_with_grs_f16_0_res_vec_6[36:2]
      : Ec_is_too_big_f16_0 ? {|(fp_c_f16_0[14:10]), fp_c_f16_0[9:0], 24'h0} : 35'h0;
  wire [34:0]  rshift_result_f16_1 =
    Ec_is_medium_f16_1
      ? rshift_result_with_grs_f16_1_res_vec_6[36:2]
      : Ec_is_too_big_f16_1 ? {|(fp_c_f16_1[14:10]), fp_c_f16_1[9:0], 24'h0} : 35'h0;
  wire [34:0]  rshift_result_f16_2 =
    Ec_is_medium_f16_2
      ? rshift_result_with_grs_f16_2_res_vec_6[36:2]
      : Ec_is_too_big_f16_2 ? {|(fp_c_f16_2[14:10]), fp_c_f16_2[9:0], 24'h0} : 35'h0;
  wire [34:0]  rshift_result_f16_3 =
    Ec_is_medium_f16_3
      ? rshift_result_with_grs_f16_3_res_vec_6[36:2]
      : Ec_is_too_big_f16_3 ? {|(fp_c_f16_3[14:10]), fp_c_f16_3[9:0], 24'h0} : 35'h0;
  wire         Eab_is_greater_f64 = $signed(_rshift_value_f64_T_2) > 13'sh0;
  wire         Eab_is_greater_f32_0 = $signed(_rshift_value_f32_0_T_2) > 10'sh0;
  wire         Eab_is_greater_f32_1 = $signed(_rshift_value_f32_1_T_2) > 10'sh0;
  wire         Eab_is_greater_f16_0 = $signed(_rshift_value_f16_0_T_2) > 7'sh0;
  wire         Eab_is_greater_f16_1 = $signed(_rshift_value_f16_1_T_2) > 7'sh0;
  wire         Eab_is_greater_f16_2 = $signed(_rshift_value_f16_2_T_2) > 7'sh0;
  wire         Eab_is_greater_f16_3 = $signed(_rshift_value_f16_3_T_2) > 7'sh0;
  wire         RDN = io_round_mode == 3'h2;
  wire         fp_a_is_zero_f64 =
    ~io_fp_aIsFpCanonicalNAN & fp_a_significand_f64 == 53'h0;
  wire         fp_a_is_zero_f32_0 =
    ~io_fp_aIsFpCanonicalNAN & fp_a_significand_f32_0 == 24'h0;
  wire         fp_a_is_zero_f32_1 =
    ~io_fp_aIsFpCanonicalNAN & fp_a_significand_f32_1 == 24'h0;
  wire         fp_a_is_zero_f16_0 =
    ~io_fp_aIsFpCanonicalNAN & {|(_fp_a_f16_0_T_2[14:10]), _fp_a_f16_0_T_2[9:0]} == 11'h0;
  wire         fp_a_is_zero_f16_1 =
    ~io_fp_aIsFpCanonicalNAN & {|(_fp_a_f16_1_T_2[14:10]), _fp_a_f16_1_T_2[9:0]} == 11'h0;
  wire         fp_a_is_zero_f16_2 =
    ~io_fp_aIsFpCanonicalNAN & {|(_fp_a_f16_2_T_2[14:10]), _fp_a_f16_2_T_2[9:0]} == 11'h0;
  wire         fp_a_is_zero_f16_3 =
    ~io_fp_aIsFpCanonicalNAN & {|(_fp_a_f16_3_T_2[14:10]), _fp_a_f16_3_T_2[9:0]} == 11'h0;
  wire         fp_b_is_zero_f64 =
    ~io_fp_bIsFpCanonicalNAN & fp_b_significand_f64 == 53'h0;
  wire         fp_b_is_zero_f32_0 =
    ~io_fp_bIsFpCanonicalNAN & fp_b_significand_f32_0 == 24'h0;
  wire         fp_b_is_zero_f32_1 =
    ~io_fp_bIsFpCanonicalNAN & fp_b_significand_f32_1 == 24'h0;
  wire         fp_b_is_zero_f16_0 =
    ~io_fp_bIsFpCanonicalNAN & {|(fp_b_f16_0[14:10]), fp_b_f16_0[9:0]} == 11'h0;
  wire         fp_b_is_zero_f16_1 =
    ~io_fp_bIsFpCanonicalNAN & {|(fp_b_f16_1[14:10]), fp_b_f16_1[9:0]} == 11'h0;
  wire         fp_b_is_zero_f16_2 =
    ~io_fp_bIsFpCanonicalNAN & {|(fp_b_f16_2[14:10]), fp_b_f16_2[9:0]} == 11'h0;
  wire         fp_b_is_zero_f16_3 =
    ~io_fp_bIsFpCanonicalNAN & {|(fp_b_f16_3[14:10]), fp_b_f16_3[9:0]} == 11'h0;
  wire         fp_c_is_zero_f64 = ~io_fp_cIsFpCanonicalNAN & ~(|fp_c_significand_f64);
  wire         fp_c_is_zero_f32_0 = ~io_fp_cIsFpCanonicalNAN & ~(|fp_c_significand_f32_0);
  wire         fp_c_is_zero_f32_1 = ~io_fp_cIsFpCanonicalNAN & ~(|fp_c_significand_f32_1);
  wire         fp_c_is_zero_f16_0 = ~io_fp_cIsFpCanonicalNAN & ~(|fp_c_significand_f16_0);
  wire         fp_c_is_zero_f16_1 = ~io_fp_cIsFpCanonicalNAN & ~(|fp_c_significand_f16_1);
  wire         fp_c_is_zero_f16_2 = ~io_fp_cIsFpCanonicalNAN & ~(|fp_c_significand_f16_2);
  wire         fp_c_is_zero_f16_3 = ~io_fp_cIsFpCanonicalNAN & ~(|fp_c_significand_f16_3);
  wire         _fp_a_or_b_is_zero_f64_reg2_T = fp_a_is_zero_f64 | fp_b_is_zero_f64;
  wire         _fp_a_or_b_is_zero_f32_0_reg2_T = fp_a_is_zero_f32_0 | fp_b_is_zero_f32_0;
  wire         _fp_a_or_b_is_zero_f32_1_reg2_T = fp_a_is_zero_f32_1 | fp_b_is_zero_f32_1;
  wire         _fp_a_or_b_is_zero_f16_0_reg2_T = fp_a_is_zero_f16_0 | fp_b_is_zero_f16_0;
  wire         _fp_a_or_b_is_zero_f16_1_reg2_T = fp_a_is_zero_f16_1 | fp_b_is_zero_f16_1;
  wire         _fp_a_or_b_is_zero_f16_2_reg2_T = fp_a_is_zero_f16_2 | fp_b_is_zero_f16_2;
  wire         _fp_a_or_b_is_zero_f16_3_reg2_T = fp_a_is_zero_f16_3 | fp_b_is_zero_f16_3;
  wire         fp_a_is_inf_f64 =
    ~io_fp_aIsFpCanonicalNAN
    & (_fp_b_is_inf_f64_T_1 ? (&(_widen_a_f32_0_T_2[30:23])) : (&(_fp_a_f64_T_2[62:52])))
    & fp_a_significand_f64[51:0] == 52'h0;
  wire         fp_a_is_inf_f32_0 =
    ~io_fp_aIsFpCanonicalNAN
    & (_fp_b_is_inf_f32_1_T_1
         ? (&(_widen_a_f16_0_T_2[14:10]))
         : (&(_fp_a_f32_0_T_2[30:23]))) & fp_a_significand_f32_0[22:0] == 23'h0;
  wire         fp_a_is_inf_f32_1 =
    ~io_fp_aIsFpCanonicalNAN
    & (_fp_b_is_inf_f32_1_T_1
         ? (&(_widen_a_f16_1_T_2[14:10]))
         : (&(_fp_a_f32_1_T_2[30:23]))) & fp_a_significand_f32_1[22:0] == 23'h0;
  wire         fp_a_is_inf_f16_0 =
    ~io_fp_aIsFpCanonicalNAN & (&(_fp_a_f16_0_T_2[14:10]))
    & _fp_a_f16_0_T_2[9:0] == 10'h0;
  wire         fp_a_is_inf_f16_1 =
    ~io_fp_aIsFpCanonicalNAN & (&(_fp_a_f16_1_T_2[14:10]))
    & _fp_a_f16_1_T_2[9:0] == 10'h0;
  wire         fp_a_is_inf_f16_2 =
    ~io_fp_aIsFpCanonicalNAN & (&(_fp_a_f16_2_T_2[14:10]))
    & _fp_a_f16_2_T_2[9:0] == 10'h0;
  wire         fp_a_is_inf_f16_3 =
    ~io_fp_aIsFpCanonicalNAN & (&(_fp_a_f16_3_T_2[14:10]))
    & _fp_a_f16_3_T_2[9:0] == 10'h0;
  wire         fp_b_is_inf_f64 =
    ~io_fp_bIsFpCanonicalNAN
    & (_fp_b_is_inf_f64_T_1 ? (&(widen_b_f32_0[30:23])) : (&(fp_b_f64[62:52])))
    & fp_b_significand_f64[51:0] == 52'h0;
  wire         fp_b_is_inf_f32_0 =
    ~io_fp_bIsFpCanonicalNAN
    & (_fp_b_is_inf_f32_1_T_1 ? (&(widen_b_f16_0[14:10])) : (&(fp_b_f32_0[30:23])))
    & fp_b_significand_f32_0[22:0] == 23'h0;
  wire         fp_b_is_inf_f32_1 =
    ~io_fp_bIsFpCanonicalNAN
    & (_fp_b_is_inf_f32_1_T_1 ? (&(widen_b_f16_1[14:10])) : (&(fp_b_f32_1[30:23])))
    & fp_b_significand_f32_1[22:0] == 23'h0;
  wire         fp_b_is_inf_f16_0 =
    ~io_fp_bIsFpCanonicalNAN & (&(fp_b_f16_0[14:10])) & fp_b_f16_0[9:0] == 10'h0;
  wire         fp_b_is_inf_f16_1 =
    ~io_fp_bIsFpCanonicalNAN & (&(fp_b_f16_1[14:10])) & fp_b_f16_1[9:0] == 10'h0;
  wire         fp_b_is_inf_f16_2 =
    ~io_fp_bIsFpCanonicalNAN & (&(fp_b_f16_2[14:10])) & fp_b_f16_2[9:0] == 10'h0;
  wire         fp_b_is_inf_f16_3 =
    ~io_fp_bIsFpCanonicalNAN & (&(fp_b_f16_3[14:10])) & fp_b_f16_3[9:0] == 10'h0;
  wire         fp_c_is_inf_f64 =
    ~io_fp_cIsFpCanonicalNAN & (&(fp_c_f64[62:52])) & fp_c_f64[51:0] == 52'h0;
  wire         fp_c_is_inf_f32_0 =
    ~io_fp_cIsFpCanonicalNAN & (&(fp_c_f32_0[30:23])) & fp_c_f32_0[22:0] == 23'h0;
  wire         fp_c_is_inf_f32_1 =
    ~io_fp_cIsFpCanonicalNAN & (&(fp_c_f32_1[30:23])) & fp_c_f32_1[22:0] == 23'h0;
  wire         fp_c_is_inf_f16_0 =
    ~io_fp_cIsFpCanonicalNAN & (&(fp_c_f16_0[14:10])) & fp_c_f16_0[9:0] == 10'h0;
  wire         fp_c_is_inf_f16_1 =
    ~io_fp_cIsFpCanonicalNAN & (&(fp_c_f16_1[14:10])) & fp_c_f16_1[9:0] == 10'h0;
  wire         fp_c_is_inf_f16_2 =
    ~io_fp_cIsFpCanonicalNAN & (&(fp_c_f16_2[14:10])) & fp_c_f16_2[9:0] == 10'h0;
  wire         fp_c_is_inf_f16_3 =
    ~io_fp_cIsFpCanonicalNAN & (&(fp_c_f16_3[14:10])) & fp_c_f16_3[9:0] == 10'h0;
  wire         _has_inf_f64_result_inf_sign_reg2_T = fp_a_is_inf_f64 | fp_b_is_inf_f64;
  wire         _has_inf_f32_0_result_inf_sign_reg2_T =
    fp_a_is_inf_f32_0 | fp_b_is_inf_f32_0;
  wire         _has_inf_f32_1_result_inf_sign_reg2_T =
    fp_a_is_inf_f32_1 | fp_b_is_inf_f32_1;
  wire         _has_inf_f16_0_result_inf_sign_reg2_T =
    fp_a_is_inf_f16_0 | fp_b_is_inf_f16_0;
  wire         _has_inf_f16_1_result_inf_sign_reg2_T =
    fp_a_is_inf_f16_1 | fp_b_is_inf_f16_1;
  wire         _has_inf_f16_2_result_inf_sign_reg2_T =
    fp_a_is_inf_f16_2 | fp_b_is_inf_f16_2;
  wire         _has_inf_f16_3_result_inf_sign_reg2_T =
    fp_a_is_inf_f16_3 | fp_b_is_inf_f16_3;
  wire         _has_inf_f64_is_NV_reg2_T = fp_a_is_inf_f64 & fp_b_is_zero_f64;
  wire         _has_inf_f64_is_NV_reg2_T_1 = fp_a_is_zero_f64 & fp_b_is_inf_f64;
  wire         _has_inf_f32_0_is_NV_reg2_T = fp_a_is_inf_f32_0 & fp_b_is_zero_f32_0;
  wire         _has_inf_f32_0_is_NV_reg2_T_1 = fp_a_is_zero_f32_0 & fp_b_is_inf_f32_0;
  wire         _has_inf_f32_1_is_NV_reg2_T = fp_a_is_inf_f32_1 & fp_b_is_zero_f32_1;
  wire         _has_inf_f32_1_is_NV_reg2_T_1 = fp_a_is_zero_f32_1 & fp_b_is_inf_f32_1;
  wire         _has_inf_f16_0_is_NV_reg2_T = fp_a_is_inf_f16_0 & fp_b_is_zero_f16_0;
  wire         _has_inf_f16_0_is_NV_reg2_T_1 = fp_a_is_zero_f16_0 & fp_b_is_inf_f16_0;
  wire         _has_inf_f16_1_is_NV_reg2_T = fp_a_is_inf_f16_1 & fp_b_is_zero_f16_1;
  wire         _has_inf_f16_1_is_NV_reg2_T_1 = fp_a_is_zero_f16_1 & fp_b_is_inf_f16_1;
  wire         _has_inf_f16_2_is_NV_reg2_T = fp_a_is_inf_f16_2 & fp_b_is_zero_f16_2;
  wire         _has_inf_f16_2_is_NV_reg2_T_1 = fp_a_is_zero_f16_2 & fp_b_is_inf_f16_2;
  wire         _has_inf_f16_3_is_NV_reg2_T = fp_a_is_inf_f16_3 & fp_b_is_zero_f16_3;
  wire         _has_inf_f16_3_is_NV_reg2_T_1 = fp_a_is_zero_f16_3 & fp_b_is_inf_f16_3;
  wire [106:0] _adder_lowbit_f64_T = 107'(_U_CSA3to2_io_out_sum + _U_CSA3to2_io_out_car);
  wire [58:0]  _fp_c_rshift_result_high_inv_add1_T_22 =
    59'((is_fp64_reg0
           ? {3'h0, fp_c_rshiftValue_inv_reg[161:106]}
           : is_fp32_reg0
               ? {fp_c_rshiftValue_inv_reg[149:123],
                  5'h0,
                  fp_c_rshiftValue_inv_reg[74:48]}
               : {fp_c_rshiftValue_inv_reg[143:130],
                  1'h0,
                  fp_c_rshiftValue_inv_reg[107:94],
                  1'h0,
                  fp_c_rshiftValue_inv_reg[71:58],
                  1'h0,
                  fp_c_rshiftValue_inv_reg[35:22]})
        + {13'h0,
           ~is_fp32_reg0 & ~is_fp64_reg0,
           12'h0,
           is_fp32_reg0,
           1'h0,
           ~is_fp32_reg0 & ~is_fp64_reg0,
           14'h0,
           ~is_fp32_reg0 & ~is_fp64_reg0,
           15'h1});
  wire [55:0]  _adder_f64_T_2 =
    _adder_lowbit_f64_T[106]
      ? _fp_c_rshift_result_high_inv_add1_T_22[55:0]
      : fp_c_rshiftValue_inv_reg[161:106];
  wire [2:0]   _adder_f64_T_6 =
    3'(~{rshift_guard_reg[0], rshift_round_reg[0], rshift_sticky_reg[0]} + 3'h1);
  wire [1:0]   _adder_f64_T_10 =
    is_sub_f64_reg0 ? _adder_f64_T_6[2:1] : {rshift_guard_reg[0], rshift_round_reg[0]};
  wire [163:0] adder_f64 = {_adder_f64_T_2, _adder_lowbit_f64_T[105:0], _adder_f64_T_10};
  wire [26:0]  _adder_f32_0_T_2 =
    _adder_lowbit_f64_T[48]
      ? _fp_c_rshift_result_high_inv_add1_T_22[26:0]
      : fp_c_rshiftValue_inv_reg[74:48];
  wire [2:0]   _adder_f32_0_T_6 =
    3'(~{rshift_guard_reg[0], rshift_round_reg[0], rshift_sticky_reg[0]} + 3'h1);
  wire [1:0]   _adder_f32_0_T_10 =
    adder_f32_0_r ? _adder_f32_0_T_6[2:1] : {rshift_guard_reg[0], rshift_round_reg[0]};
  wire [26:0]  _adder_f32_1_T_2 =
    _adder_lowbit_f64_T[106]
      ? _fp_c_rshift_result_high_inv_add1_T_22[58:32]
      : fp_c_rshiftValue_inv_reg[149:123];
  wire [2:0]   _adder_f32_1_T_6 =
    3'(~{rshift_guard_reg[1], rshift_round_reg[1], rshift_sticky_reg[1]} + 3'h1);
  wire [1:0]   _adder_f32_1_T_10 =
    adder_f32_1_r ? _adder_f32_1_T_6[2:1] : {rshift_guard_reg[1], rshift_round_reg[1]};
  wire [13:0]  _adder_f16_0_T_2 =
    _adder_lowbit_f64_T[22]
      ? _fp_c_rshift_result_high_inv_add1_T_22[13:0]
      : fp_c_rshiftValue_inv_reg[35:22];
  wire [2:0]   _adder_f16_0_T_6 =
    3'(~{rshift_guard_reg[0], rshift_round_reg[0], rshift_sticky_reg[0]} + 3'h1);
  wire [1:0]   _adder_f16_0_T_10 =
    adder_f16_0_r ? _adder_f16_0_T_6[2:1] : {rshift_guard_reg[0], rshift_round_reg[0]};
  wire [13:0]  _adder_f16_1_T_2 =
    _adder_lowbit_f64_T[48]
      ? _fp_c_rshift_result_high_inv_add1_T_22[28:15]
      : fp_c_rshiftValue_inv_reg[71:58];
  wire [2:0]   _adder_f16_1_T_6 =
    3'(~{rshift_guard_reg[1], rshift_round_reg[1], rshift_sticky_reg[1]} + 3'h1);
  wire [1:0]   _adder_f16_1_T_10 =
    adder_f16_1_r ? _adder_f16_1_T_6[2:1] : {rshift_guard_reg[1], rshift_round_reg[1]};
  wire [13:0]  _adder_f16_2_T_2 =
    _adder_lowbit_f64_T[80]
      ? _fp_c_rshift_result_high_inv_add1_T_22[43:30]
      : fp_c_rshiftValue_inv_reg[107:94];
  wire [2:0]   _adder_f16_2_T_6 =
    3'(~{rshift_guard_reg[2], rshift_round_reg[2], rshift_sticky_reg[2]} + 3'h1);
  wire [1:0]   _adder_f16_2_T_10 =
    adder_f16_2_r ? _adder_f16_2_T_6[2:1] : {rshift_guard_reg[2], rshift_round_reg[2]};
  wire [13:0]  _adder_f16_3_T_2 =
    _adder_lowbit_f64_T[106]
      ? _fp_c_rshift_result_high_inv_add1_T_22[58:45]
      : fp_c_rshiftValue_inv_reg[143:130];
  wire [2:0]   _adder_f16_3_T_6 =
    3'(~{rshift_guard_reg[3], rshift_round_reg[3], rshift_sticky_reg[3]} + 3'h1);
  wire [1:0]   _adder_f16_3_T_10 =
    adder_f16_3_r ? _adder_f16_3_T_6[2:1] : {rshift_guard_reg[3], rshift_round_reg[3]};
  wire [162:0] lshift_value_mask_f64 =
    (|(lshift_value_max_reg0[11:8]))
      ? 163'h0
      : 163'h7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF >> lshift_value_max_reg0[7:0];
  wire [75:0]  lshift_value_mask_f32_0 =
    (|(lshift_value_max_reg0[8:7]))
      ? 76'h0
      : 76'hFFFFFFFFFFFFFFFFFFF >> lshift_value_max_reg0[6:0];
  wire [75:0]  lshift_value_mask_f32_1 =
    (|(lshift_value_max_reg0[17:16]))
      ? 76'h0
      : 76'hFFFFFFFFFFFFFFFFFFF >> lshift_value_max_reg0[15:9];
  wire [36:0]  lshift_value_mask_f16_0 = 37'h1FFFFFFFFF >> lshift_value_max_reg0[5:0];
  wire [36:0]  lshift_value_mask_f16_1 = 37'h1FFFFFFFFF >> lshift_value_max_reg0[11:6];
  wire [36:0]  lshift_value_mask_f16_2 = 37'h1FFFFFFFFF >> lshift_value_max_reg0[17:12];
  wire [36:0]  lshift_value_mask_f16_3 = 37'h1FFFFFFFFF >> lshift_value_max_reg0[23:18];
  wire [15:0]  _GEN_2 =
    {{_adder_lowbit_f64_T[21:14], _adder_lowbit_f64_T[29:26]} & 12'hF0F, 4'h0}
    | {_adder_lowbit_f64_T[29:22], _adder_lowbit_f64_T[37:30]} & 16'hF0F;
  wire [37:0]  _GEN_3 =
    {_adder_lowbit_f64_T[9:6],
     _adder_lowbit_f64_T[13:10],
     _adder_lowbit_f64_T[17:14],
     _GEN_2,
     _adder_lowbit_f64_T[37:34],
     _adder_lowbit_f64_T[41:38],
     _adder_lowbit_f64_T[45:44]} & 38'h3333333333;
  wire [7:0]   _GEN_4 = {_adder_lowbit_f64_T[13:10], _adder_lowbit_f64_T[17:14]} & 8'h33;
  wire [7:0]   _GEN_5 = _GEN_3[37:30] | _GEN_4;
  wire [15:0]  _GEN_6 = _GEN_3[29:14] | _GEN_2 & 16'h3333;
  wire [1:0]   _GEN_7 = _GEN_3[11:10] | _adder_lowbit_f64_T[35:34];
  wire [7:0]   _GEN_8 =
    {_GEN_3[5:0], 2'h0} | {_adder_lowbit_f64_T[45:42], _adder_lowbit_f64_T[49:46]}
    & 8'h33;
  wire [50:0]  _GEN_9 =
    {_adder_lowbit_f64_T[3:2],
     _adder_lowbit_f64_T[5:4],
     _adder_lowbit_f64_T[7:6],
     _GEN_5,
     _GEN_6,
     _GEN_2[3:2],
     _GEN_7,
     _adder_lowbit_f64_T[37:36],
     _adder_lowbit_f64_T[39:38],
     _GEN_8,
     _adder_lowbit_f64_T[49:48],
     _adder_lowbit_f64_T[51:50],
     _adder_lowbit_f64_T[53]} & 51'h5555555555555;
  wire [3:0]   _GEN_10 = {_adder_lowbit_f64_T[5:4], _adder_lowbit_f64_T[7:6]} & 4'h5;
  wire [7:0]   _GEN_11 = _GEN_5 & 8'h55;
  wire [15:0]  _GEN_12 = _GEN_6 & 16'h5555;
  wire [3:0]   _GEN_13 = {_adder_lowbit_f64_T[37:36], _adder_lowbit_f64_T[39:38]} & 4'h5;
  wire [1:0]   _GEN_14 = {_GEN_2[3], 1'h0} | _GEN_7 & 2'h1;
  wire [11:0]  _GEN_15 =
    {4'h0, _adder_lowbit_f64_T[93:90], 4'h0}
    | {_adder_lowbit_f64_T[89:86], _adder_lowbit_f64_T[101:94]} & 12'hF0F;
  wire [37:0]  _GEN_16 =
    {_adder_lowbit_f64_T[73:70],
     _adder_lowbit_f64_T[77:74],
     _adder_lowbit_f64_T[81:78],
     _adder_lowbit_f64_T[85:82],
     _GEN_15,
     _adder_lowbit_f64_T[101:98],
     _adder_lowbit_f64_T[105:102],
     _adder_f64_T_2[3:2]} & 38'h3333333333;
  wire [7:0]   _GEN_17 =
    _GEN_16[37:30] | {_adder_lowbit_f64_T[77:74], _adder_lowbit_f64_T[81:78]} & 8'h33;
  wire [1:0]   _GEN_18 = _GEN_16[27:26] | _adder_lowbit_f64_T[83:82];
  wire [11:0]  _GEN_19 = _GEN_16[25:14] | _GEN_15 & 12'h333;
  wire [1:0]   _GEN_20 = _GEN_16[11:10] | _adder_lowbit_f64_T[99:98];
  wire [7:0]   _GEN_21 =
    {_GEN_16[5:0], 2'h0} | {_adder_f64_T_2[3:0], _adder_f64_T_2[7:4]} & 8'h33;
  wire [50:0]  _GEN_22 =
    {_adder_lowbit_f64_T[67:66],
     _adder_lowbit_f64_T[69:68],
     _adder_lowbit_f64_T[71:70],
     _GEN_17,
     _adder_lowbit_f64_T[81:80],
     _GEN_18,
     _GEN_19,
     _GEN_15[3:2],
     _GEN_20,
     _adder_lowbit_f64_T[101:100],
     _adder_lowbit_f64_T[103:102],
     _GEN_21,
     _adder_f64_T_2[7:6],
     _adder_f64_T_2[9:8],
     _adder_f64_T_2[11]} & 51'h5555555555555;
  wire [7:0]   _GEN_23 =
    {{_adder_f64_T_2[31:28], _adder_f64_T_2[35:34]} & 6'h33, 2'h0}
    | {_adder_f64_T_2[35:32], _adder_f64_T_2[39:36]} & 8'h33;
  wire [18:0]  _GEN_24 =
    {_adder_f64_T_2[25:24],
     _adder_f64_T_2[27:26],
     _adder_f64_T_2[29:28],
     _GEN_23,
     _adder_f64_T_2[39:38],
     _adder_f64_T_2[41:40],
     _adder_f64_T_2[43]} & 19'h55555;
  wire [15:0]  _GEN_25 =
    {{_adder_lowbit_f64_T[79:72], _adder_lowbit_f64_T[87:84]} & 12'hF0F, 4'h0}
    | {_adder_lowbit_f64_T[87:80], _adder_lowbit_f64_T[95:88]} & 16'hF0F;
  wire [37:0]  _GEN_26 =
    {_adder_lowbit_f64_T[67:64],
     _adder_lowbit_f64_T[71:68],
     _adder_lowbit_f64_T[75:72],
     _GEN_25,
     _adder_lowbit_f64_T[95:92],
     _adder_lowbit_f64_T[99:96],
     _adder_lowbit_f64_T[103:102]} & 38'h3333333333;
  wire [7:0]   _GEN_27 = {_adder_lowbit_f64_T[71:68], _adder_lowbit_f64_T[75:72]} & 8'h33;
  wire [7:0]   _GEN_28 = _GEN_26[37:30] | _GEN_27;
  wire [15:0]  _GEN_29 = _GEN_26[29:14] | _GEN_25 & 16'h3333;
  wire [1:0]   _GEN_30 = _GEN_26[11:10] | _adder_lowbit_f64_T[93:92];
  wire [5:0]   _GEN_31 =
    _GEN_26[5:0] | {_adder_lowbit_f64_T[103:100], _adder_f32_1_T_2[1:0]} & 6'hC;
  wire [50:0]  _GEN_32 =
    {_adder_lowbit_f64_T[61:60],
     _adder_lowbit_f64_T[63:62],
     _adder_lowbit_f64_T[65:64],
     _GEN_28,
     _GEN_29,
     _GEN_25[3:2],
     _GEN_30,
     _adder_lowbit_f64_T[95:94],
     _adder_lowbit_f64_T[97:96],
     _GEN_31,
     _adder_lowbit_f64_T[105:104],
     _adder_f32_1_T_2[1:0],
     _adder_f32_1_T_2[3:2],
     _adder_f32_1_T_2[5]} & 51'h5555555555555;
  wire [3:0]   _GEN_33 = {_adder_lowbit_f64_T[63:62], _adder_lowbit_f64_T[65:64]} & 4'h5;
  wire [5:0]   _GEN_34 =
    _GEN_3[5:0] | {_adder_lowbit_f64_T[45:42], _adder_f32_0_T_2[1:0]} & 6'hC;
  wire [50:0]  _GEN_35 =
    {_adder_lowbit_f64_T[3:2],
     _adder_lowbit_f64_T[5:4],
     _adder_lowbit_f64_T[7:6],
     _GEN_5,
     _GEN_6,
     _GEN_2[3:2],
     _GEN_7,
     _adder_lowbit_f64_T[37:36],
     _adder_lowbit_f64_T[39:38],
     _GEN_34,
     _adder_lowbit_f64_T[47:46],
     _adder_f32_0_T_2[1:0],
     _adder_f32_0_T_2[3:2],
     _adder_f32_0_T_2[5]} & 51'h5555555555555;
  wire [7:0]   _GEN_36 =
    {{_adder_lowbit_f64_T[93:90], _adder_lowbit_f64_T[97:96]} & 6'h33, 2'h0}
    | {_adder_lowbit_f64_T[97:94], _adder_lowbit_f64_T[101:98]} & 8'h33;
  wire [18:0]  _GEN_37 =
    {_adder_lowbit_f64_T[87:86],
     _adder_lowbit_f64_T[89:88],
     _adder_lowbit_f64_T[91:90],
     _GEN_36,
     _adder_lowbit_f64_T[101:100],
     _adder_lowbit_f64_T[103:102],
     _adder_lowbit_f64_T[105]} & 19'h55555;
  wire [7:0]   _GEN_38 =
    {{_adder_lowbit_f64_T[67:64], _adder_lowbit_f64_T[71:70]} & 6'h33, 2'h0} | _GEN_27;
  wire [18:0]  _GEN_39 =
    {_adder_lowbit_f64_T[61:60],
     _adder_lowbit_f64_T[63:62],
     _adder_lowbit_f64_T[65:64],
     _GEN_38,
     _adder_lowbit_f64_T[75:74],
     _adder_lowbit_f64_T[77:76],
     _adder_lowbit_f64_T[79]} & 19'h55555;
  wire [7:0]   _GEN_40 =
    {{_adder_lowbit_f64_T[35:32], _adder_lowbit_f64_T[39:38]} & 6'h33, 2'h0}
    | {_adder_lowbit_f64_T[39:36], _adder_lowbit_f64_T[43:40]} & 8'h33;
  wire [18:0]  _GEN_41 =
    {_adder_lowbit_f64_T[29:28],
     _adder_lowbit_f64_T[31:30],
     _adder_lowbit_f64_T[33:32],
     _GEN_40,
     _adder_lowbit_f64_T[43:42],
     _adder_lowbit_f64_T[45:44],
     _adder_lowbit_f64_T[47]} & 19'h55555;
  wire [7:0]   _GEN_42 =
    {{_adder_lowbit_f64_T[9:6], _adder_lowbit_f64_T[13:12]} & 6'h33, 2'h0} | _GEN_4;
  wire [18:0]  _GEN_43 =
    {_adder_lowbit_f64_T[3:2],
     _adder_lowbit_f64_T[5:4],
     _adder_lowbit_f64_T[7:6],
     _GEN_42,
     _adder_lowbit_f64_T[17:16],
     _adder_lowbit_f64_T[19:18],
     _adder_lowbit_f64_T[21]} & 19'h55555;
  wire [162:0] lzd_adder_inv_mask_f64_reg_d =
    {163{_adder_f64_T_2[55]}}
    ^ {_adder_f64_T_2[54:0], _adder_lowbit_f64_T[105:0], _adder_f64_T_10}
    | lshift_value_mask_f64;
  wire [75:0]  _lshift_mask_valid_f32_reg_d_T =
    {76{_adder_f32_1_T_2[26]}}
    ^ {_adder_f32_1_T_2[25:0], _adder_lowbit_f64_T[105:58], _adder_f32_1_T_10}
    | lshift_value_mask_f32_1;
  wire [75:0]  _lshift_mask_valid_f32_reg_d_T_2 =
    {76{_adder_f32_0_T_2[26]}}
    ^ {_adder_f32_0_T_2[25:0], _adder_lowbit_f64_T[47:0], _adder_f32_0_T_10}
    | lshift_value_mask_f32_0;
  wire [36:0]  _lshift_mask_valid_f16_reg_d_T =
    {37{_adder_f16_3_T_2[13]}}
    ^ {_adder_f16_3_T_2[12:0], _adder_lowbit_f64_T[105:84], _adder_f16_3_T_10}
    | lshift_value_mask_f16_3;
  wire [36:0]  _lshift_mask_valid_f16_reg_d_T_2 =
    {37{_adder_f16_2_T_2[13]}}
    ^ {_adder_f16_2_T_2[12:0], _adder_lowbit_f64_T[79:58], _adder_f16_2_T_10}
    | lshift_value_mask_f16_2;
  wire [36:0]  _lshift_mask_valid_f16_reg_d_T_4 =
    {37{_adder_f16_1_T_2[13]}}
    ^ {_adder_f16_1_T_2[12:0], _adder_lowbit_f64_T[47:26], _adder_f16_1_T_10}
    | lshift_value_mask_f16_1;
  wire [36:0]  _lshift_mask_valid_f16_reg_d_T_6 =
    {37{_adder_f16_0_T_2[13]}}
    ^ {_adder_f16_0_T_2[12:0], _adder_lowbit_f64_T[21:0], _adder_f16_0_T_10}
    | lshift_value_mask_f16_0;
  wire [163:0] tzd_adder_reg_d =
    is_fp64_reg0
      ? {_adder_f64_T_10[0],
         _adder_f64_T_10[1],
         _adder_lowbit_f64_T[0],
         _adder_lowbit_f64_T[1],
         _adder_lowbit_f64_T[2],
         _GEN_9[50:47] | _GEN_10,
         _GEN_9[46:39] | _GEN_11,
         _GEN_9[38:23] | _GEN_12,
         _GEN_6[1],
         _GEN_9[21] | _GEN_2[2],
         _GEN_14,
         _GEN_9[18:15] | _GEN_13,
         _GEN_9[14:7] | _GEN_8 & 8'h55,
         _GEN_8[1],
         _GEN_9[5] | _adder_lowbit_f64_T[48],
         _adder_lowbit_f64_T[49],
         _adder_lowbit_f64_T[50],
         {_GEN_9[2:0], 1'h0} | {_adder_lowbit_f64_T[53:52], _adder_lowbit_f64_T[55:54]}
           & 4'h5,
         _adder_lowbit_f64_T[55],
         _adder_lowbit_f64_T[56],
         _adder_lowbit_f64_T[57],
         _adder_lowbit_f64_T[58],
         _adder_lowbit_f64_T[59],
         _adder_lowbit_f64_T[60],
         _adder_lowbit_f64_T[61],
         _adder_lowbit_f64_T[62],
         _adder_lowbit_f64_T[63],
         _adder_lowbit_f64_T[64],
         _adder_lowbit_f64_T[65],
         _adder_lowbit_f64_T[66],
         _GEN_22[50:47] | {_adder_lowbit_f64_T[69:68], _adder_lowbit_f64_T[71:70]} & 4'h5,
         _GEN_22[46:39] | _GEN_17 & 8'h55,
         _GEN_17[1],
         _GEN_22[37] | _adder_lowbit_f64_T[80],
         {_adder_lowbit_f64_T[81], 1'h0} | _GEN_18 & 2'h1,
         _GEN_22[34:23] | _GEN_19 & 12'h555,
         _GEN_19[1],
         _GEN_22[21] | _GEN_15[2],
         {_GEN_15[3], 1'h0} | _GEN_20 & 2'h1,
         _GEN_22[18:15] | {_adder_lowbit_f64_T[101:100], _adder_lowbit_f64_T[103:102]}
           & 4'h5,
         _GEN_22[14:7] | _GEN_21 & 8'h55,
         _GEN_21[1],
         _GEN_22[5] | _adder_f64_T_2[6],
         _adder_f64_T_2[7],
         _adder_f64_T_2[8],
         {_GEN_22[2:0], 1'h0} | {_adder_f64_T_2[11:10], _adder_f64_T_2[13:12]} & 4'h5,
         _adder_f64_T_2[13],
         _adder_f64_T_2[14],
         _adder_f64_T_2[15],
         _adder_f64_T_2[16],
         _adder_f64_T_2[17],
         _adder_f64_T_2[18],
         _adder_f64_T_2[19],
         _adder_f64_T_2[20],
         _adder_f64_T_2[21],
         _adder_f64_T_2[22],
         _adder_f64_T_2[23],
         _adder_f64_T_2[24],
         _GEN_24[18:15] | {_adder_f64_T_2[27:26], _adder_f64_T_2[29:28]} & 4'h5,
         _GEN_24[14:7] | _GEN_23 & 8'h55,
         _GEN_23[1],
         _GEN_24[5] | _adder_f64_T_2[38],
         _adder_f64_T_2[39],
         _adder_f64_T_2[40],
         {_GEN_24[2:0], 1'h0} | {_adder_f64_T_2[43:42], _adder_f64_T_2[45:44]} & 4'h5,
         _adder_f64_T_2[45],
         _adder_f64_T_2[46],
         _adder_f64_T_2[47],
         _adder_f64_T_2[48],
         _adder_f64_T_2[49],
         _adder_f64_T_2[50],
         _adder_f64_T_2[51],
         _adder_f64_T_2[52],
         _adder_f64_T_2[53],
         _adder_f64_T_2[54],
         _adder_f64_T_2[55]}
      : {10'h0,
         is_fp32_reg0
           ? {_adder_f32_1_T_10[0],
              _adder_f32_1_T_10[1],
              _adder_lowbit_f64_T[58],
              _adder_lowbit_f64_T[59],
              _adder_lowbit_f64_T[60],
              _GEN_32[50:47] | _GEN_33,
              _GEN_32[46:39] | _GEN_28 & 8'h55,
              _GEN_32[38:23] | _GEN_29 & 16'h5555,
              _GEN_29[1],
              _GEN_32[21] | _GEN_25[2],
              {_GEN_25[3], 1'h0} | _GEN_30 & 2'h1,
              _GEN_32[18:15] | {_adder_lowbit_f64_T[95:94], _adder_lowbit_f64_T[97:96]}
                & 4'h5,
              _GEN_32[14:9] | _GEN_31 & 6'h15,
              _GEN_31[1],
              _adder_lowbit_f64_T[104],
              _adder_lowbit_f64_T[105],
              _GEN_32[5] | _adder_f32_1_T_2[0],
              _adder_f32_1_T_2[1],
              _adder_f32_1_T_2[2],
              {_GEN_32[2:0], 1'h0} | {_adder_f32_1_T_2[5:4], _adder_f32_1_T_2[7:6]}
                & 4'h5,
              _adder_f32_1_T_2[7],
              _adder_f32_1_T_2[8],
              _adder_f32_1_T_2[9],
              _adder_f32_1_T_2[10],
              _adder_f32_1_T_2[11],
              _adder_f32_1_T_2[12],
              _adder_f32_1_T_2[13],
              _adder_f32_1_T_2[14],
              _adder_f32_1_T_2[15],
              _adder_f32_1_T_2[16],
              _adder_f32_1_T_2[17],
              _adder_f32_1_T_2[18],
              _adder_f32_1_T_2[19],
              _adder_f32_1_T_2[20],
              _adder_f32_1_T_2[21],
              _adder_f32_1_T_2[22],
              _adder_f32_1_T_2[23],
              _adder_f32_1_T_2[24],
              _adder_f32_1_T_2[25],
              _adder_f32_1_T_2[26],
              _adder_f32_0_T_10[0],
              _adder_f32_0_T_10[1],
              _adder_lowbit_f64_T[0],
              _adder_lowbit_f64_T[1],
              _adder_lowbit_f64_T[2],
              _GEN_35[50:47] | _GEN_10,
              _GEN_35[46:39] | _GEN_11,
              _GEN_35[38:23] | _GEN_12,
              _GEN_6[1],
              _GEN_35[21] | _GEN_2[2],
              _GEN_14,
              _GEN_35[18:15] | _GEN_13,
              _GEN_35[14:9] | _GEN_34 & 6'h15,
              _GEN_34[1],
              _adder_lowbit_f64_T[46],
              _adder_lowbit_f64_T[47],
              _GEN_35[5] | _adder_f32_0_T_2[0],
              _adder_f32_0_T_2[1],
              _adder_f32_0_T_2[2],
              {_GEN_35[2:0], 1'h0} | {_adder_f32_0_T_2[5:4], _adder_f32_0_T_2[7:6]}
                & 4'h5,
              _adder_f32_0_T_2[7],
              _adder_f32_0_T_2[8],
              _adder_f32_0_T_2[9],
              _adder_f32_0_T_2[10],
              _adder_f32_0_T_2[11],
              _adder_f32_0_T_2[12],
              _adder_f32_0_T_2[13],
              _adder_f32_0_T_2[14],
              _adder_f32_0_T_2[15],
              _adder_f32_0_T_2[16],
              _adder_f32_0_T_2[17],
              _adder_f32_0_T_2[18],
              _adder_f32_0_T_2[19],
              _adder_f32_0_T_2[20],
              _adder_f32_0_T_2[21],
              _adder_f32_0_T_2[22],
              _adder_f32_0_T_2[23],
              _adder_f32_0_T_2[24],
              _adder_f32_0_T_2[25],
              _adder_f32_0_T_2[26]}
           : {2'h0,
              _adder_f16_3_T_10[0],
              _adder_f16_3_T_10[1],
              _adder_lowbit_f64_T[84],
              _adder_lowbit_f64_T[85],
              _adder_lowbit_f64_T[86],
              _GEN_37[18:15] | {_adder_lowbit_f64_T[89:88], _adder_lowbit_f64_T[91:90]}
                & 4'h5,
              _GEN_37[14:7] | _GEN_36 & 8'h55,
              _GEN_36[1],
              _GEN_37[5] | _adder_lowbit_f64_T[100],
              _adder_lowbit_f64_T[101],
              _adder_lowbit_f64_T[102],
              {_GEN_37[2:0], 1'h0} | {_adder_lowbit_f64_T[105:104], _adder_f16_3_T_2[1:0]}
                & 4'h5,
              _adder_f16_3_T_2[1],
              _adder_f16_3_T_2[2],
              _adder_f16_3_T_2[3],
              _adder_f16_3_T_2[4],
              _adder_f16_3_T_2[5],
              _adder_f16_3_T_2[6],
              _adder_f16_3_T_2[7],
              _adder_f16_3_T_2[8],
              _adder_f16_3_T_2[9],
              _adder_f16_3_T_2[10],
              _adder_f16_3_T_2[11],
              _adder_f16_3_T_2[12],
              _adder_f16_3_T_2[13],
              _adder_f16_2_T_10[0],
              _adder_f16_2_T_10[1],
              _adder_lowbit_f64_T[58],
              _adder_lowbit_f64_T[59],
              _adder_lowbit_f64_T[60],
              _GEN_39[18:15] | _GEN_33,
              _GEN_39[14:7] | _GEN_38 & 8'h55,
              _GEN_38[1],
              _GEN_39[5] | _adder_lowbit_f64_T[74],
              _adder_lowbit_f64_T[75],
              _adder_lowbit_f64_T[76],
              {_GEN_39[2:0], 1'h0} | {_adder_lowbit_f64_T[79:78], _adder_f16_2_T_2[1:0]}
                & 4'h5,
              _adder_f16_2_T_2[1],
              _adder_f16_2_T_2[2],
              _adder_f16_2_T_2[3],
              _adder_f16_2_T_2[4],
              _adder_f16_2_T_2[5],
              _adder_f16_2_T_2[6],
              _adder_f16_2_T_2[7],
              _adder_f16_2_T_2[8],
              _adder_f16_2_T_2[9],
              _adder_f16_2_T_2[10],
              _adder_f16_2_T_2[11],
              _adder_f16_2_T_2[12],
              _adder_f16_2_T_2[13],
              _adder_f16_1_T_10[0],
              _adder_f16_1_T_10[1],
              _adder_lowbit_f64_T[26],
              _adder_lowbit_f64_T[27],
              _adder_lowbit_f64_T[28],
              _GEN_41[18:15] | {_adder_lowbit_f64_T[31:30], _adder_lowbit_f64_T[33:32]}
                & 4'h5,
              _GEN_41[14:7] | _GEN_40 & 8'h55,
              _GEN_40[1],
              _GEN_41[5] | _adder_lowbit_f64_T[42],
              _adder_lowbit_f64_T[43],
              _adder_lowbit_f64_T[44],
              {_GEN_41[2:0], 1'h0} | {_adder_lowbit_f64_T[47:46], _adder_f16_1_T_2[1:0]}
                & 4'h5,
              _adder_f16_1_T_2[1],
              _adder_f16_1_T_2[2],
              _adder_f16_1_T_2[3],
              _adder_f16_1_T_2[4],
              _adder_f16_1_T_2[5],
              _adder_f16_1_T_2[6],
              _adder_f16_1_T_2[7],
              _adder_f16_1_T_2[8],
              _adder_f16_1_T_2[9],
              _adder_f16_1_T_2[10],
              _adder_f16_1_T_2[11],
              _adder_f16_1_T_2[12],
              _adder_f16_1_T_2[13],
              _adder_f16_0_T_10[0],
              _adder_f16_0_T_10[1],
              _adder_lowbit_f64_T[0],
              _adder_lowbit_f64_T[1],
              _adder_lowbit_f64_T[2],
              _GEN_43[18:15] | _GEN_10,
              _GEN_43[14:7] | _GEN_42 & 8'h55,
              _GEN_42[1],
              _GEN_43[5] | _adder_lowbit_f64_T[16],
              _adder_lowbit_f64_T[17],
              _adder_lowbit_f64_T[18],
              {_GEN_43[2:0], 1'h0} | {_adder_lowbit_f64_T[21:20], _adder_f16_0_T_2[1:0]}
                & 4'h5,
              _adder_f16_0_T_2[1],
              _adder_f16_0_T_2[2],
              _adder_f16_0_T_2[3],
              _adder_f16_0_T_2[4],
              _adder_f16_0_T_2[5],
              _adder_f16_0_T_2[6],
              _adder_f16_0_T_2[7],
              _adder_f16_0_T_2[8],
              _adder_f16_0_T_2[9],
              _adder_f16_0_T_2[10],
              _adder_f16_0_T_2[11],
              _adder_f16_0_T_2[12],
              _adder_f16_0_T_2[13]}};
  wire [15:0]  _GEN_44 =
    {{tzd_adder_reg1[86:79], tzd_adder_reg1[94:91]} & 12'hF0F, 4'h0}
    | {tzd_adder_reg1[94:87], tzd_adder_reg1[102:95]} & 16'hF0F;
  wire [37:0]  _GEN_45 =
    {tzd_adder_reg1[74:71],
     tzd_adder_reg1[78:75],
     tzd_adder_reg1[82:79],
     _GEN_44,
     tzd_adder_reg1[102:99],
     tzd_adder_reg1[106:103],
     tzd_adder_reg1[110:109]} & 38'h3333333333;
  wire [7:0]   _GEN_46 =
    _GEN_45[37:30] | {tzd_adder_reg1[78:75], tzd_adder_reg1[82:79]} & 8'h33;
  wire [15:0]  _GEN_47 = _GEN_45[29:14] | _GEN_44 & 16'h3333;
  wire [1:0]   _GEN_48 = _GEN_45[11:10] | tzd_adder_reg1[100:99];
  wire [7:0]   _GEN_49 =
    {_GEN_45[5:0], 2'h0} | {tzd_adder_reg1[110:107], tzd_adder_reg1[114:111]} & 8'h33;
  wire [50:0]  _GEN_50 =
    {tzd_adder_reg1[68:67],
     tzd_adder_reg1[70:69],
     tzd_adder_reg1[72:71],
     _GEN_46,
     _GEN_47,
     _GEN_44[3:2],
     _GEN_48,
     tzd_adder_reg1[102:101],
     tzd_adder_reg1[104:103],
     _GEN_49,
     tzd_adder_reg1[114:113],
     tzd_adder_reg1[116:115],
     tzd_adder_reg1[118]} & 51'h5555555555555;
  wire [3:0]   _GEN_51 =
    _GEN_50[50:47] | {tzd_adder_reg1[70:69], tzd_adder_reg1[72:71]} & 4'h5;
  wire [7:0]   _GEN_52 = _GEN_50[46:39] | _GEN_46 & 8'h55;
  wire [15:0]  _GEN_53 = _GEN_50[38:23] | _GEN_47 & 16'h5555;
  wire [1:0]   _GEN_54 = {_GEN_44[3], 1'h0} | _GEN_48 & 2'h1;
  wire [3:0]   _GEN_55 =
    _GEN_50[18:15] | {tzd_adder_reg1[102:101], tzd_adder_reg1[104:103]} & 4'h5;
  wire [7:0]   _GEN_56 = _GEN_50[14:7] | _GEN_49 & 8'h55;
  wire [3:0]   _GEN_57 =
    {_GEN_50[2:0], 1'h0} | {tzd_adder_reg1[118:117], tzd_adder_reg1[120:119]} & 4'h5;
  wire [7:0]   _GEN_58 =
    {{tzd_adder_reg1[138:135], tzd_adder_reg1[142:141]} & 6'h33, 2'h0}
    | {tzd_adder_reg1[142:139], tzd_adder_reg1[146:143]} & 8'h33;
  wire [18:0]  _GEN_59 =
    {tzd_adder_reg1[132:131],
     tzd_adder_reg1[134:133],
     tzd_adder_reg1[136:135],
     _GEN_58,
     tzd_adder_reg1[146:145],
     tzd_adder_reg1[148:147],
     tzd_adder_reg1[150]} & 19'h55555;
  wire [3:0]   _GEN_60 =
    _GEN_59[18:15] | {tzd_adder_reg1[134:133], tzd_adder_reg1[136:135]} & 4'h5;
  wire [7:0]   _GEN_61 = _GEN_59[14:7] | _GEN_58 & 8'h55;
  wire [3:0]   _GEN_62 =
    {_GEN_59[2:0], 1'h0} | {tzd_adder_reg1[150:149], tzd_adder_reg1[152:151]} & 4'h5;
  wire [7:0]   _tzd_adder_f64_reg1_T_481 =
    tzd_adder_reg1[126]
      ? 8'h25
      : tzd_adder_reg1[125]
          ? 8'h26
          : tzd_adder_reg1[124]
              ? 8'h27
              : tzd_adder_reg1[123]
                  ? 8'h28
                  : tzd_adder_reg1[122]
                      ? 8'h29
                      : tzd_adder_reg1[121]
                          ? 8'h2A
                          : tzd_adder_reg1[120]
                              ? 8'h2B
                              : _GEN_57[0]
                                  ? 8'h2C
                                  : _GEN_57[1]
                                      ? 8'h2D
                                      : _GEN_57[2]
                                          ? 8'h2E
                                          : _GEN_57[3]
                                              ? 8'h2F
                                              : tzd_adder_reg1[115]
                                                  ? 8'h30
                                                  : tzd_adder_reg1[114]
                                                      ? 8'h31
                                                      : _GEN_50[5] | tzd_adder_reg1[113]
                                                          ? 8'h32
                                                          : _GEN_49[1]
                                                              ? 8'h33
                                                              : _GEN_56[0]
                                                                  ? 8'h34
                                                                  : _GEN_56[1]
                                                                      ? 8'h35
                                                                      : _GEN_56[2]
                                                                          ? 8'h36
                                                                          : _GEN_56[3]
                                                                              ? 8'h37
                                                                              : _GEN_56[4]
                                                                                  ? 8'h38
                                                                                  : _GEN_56[5]
                                                                                      ? 8'h39
                                                                                      : _GEN_56[6]
                                                                                          ? 8'h3A
                                                                                          : _GEN_56[7]
                                                                                              ? 8'h3B
                                                                                              : _GEN_55[0]
                                                                                                  ? 8'h3C
                                                                                                  : _GEN_55[1]
                                                                                                      ? 8'h3D
                                                                                                      : _GEN_55[2]
                                                                                                          ? 8'h3E
                                                                                                          : _GEN_55[3]
                                                                                                              ? 8'h3F
                                                                                                              : _GEN_54[0]
                                                                                                                  ? 8'h40
                                                                                                                  : _GEN_54[1]
                                                                                                                      ? 8'h41
                                                                                                                      : _GEN_50[21]
                                                                                                                        | _GEN_44[2]
                                                                                                                          ? 8'h42
                                                                                                                          : _GEN_47[1]
                                                                                                                              ? 8'h43
                                                                                                                              : _GEN_53[0]
                                                                                                                                  ? 8'h44
                                                                                                                                  : _GEN_53[1]
                                                                                                                                      ? 8'h45
                                                                                                                                      : _GEN_53[2]
                                                                                                                                          ? 8'h46
                                                                                                                                          : _GEN_53[3]
                                                                                                                                              ? 8'h47
                                                                                                                                              : _GEN_53[4]
                                                                                                                                                  ? 8'h48
                                                                                                                                                  : _GEN_53[5]
                                                                                                                                                      ? 8'h49
                                                                                                                                                      : _GEN_53[6]
                                                                                                                                                          ? 8'h4A
                                                                                                                                                          : _GEN_53[7]
                                                                                                                                                              ? 8'h4B
                                                                                                                                                              : _GEN_53[8]
                                                                                                                                                                  ? 8'h4C
                                                                                                                                                                  : _GEN_53[9]
                                                                                                                                                                      ? 8'h4D
                                                                                                                                                                      : _GEN_53[10]
                                                                                                                                                                          ? 8'h4E
                                                                                                                                                                          : _GEN_53[11]
                                                                                                                                                                              ? 8'h4F
                                                                                                                                                                              : _GEN_53[12]
                                                                                                                                                                                  ? 8'h50
                                                                                                                                                                                  : _GEN_53[13]
                                                                                                                                                                                      ? 8'h51
                                                                                                                                                                                      : _GEN_53[14]
                                                                                                                                                                                          ? 8'h52
                                                                                                                                                                                          : _GEN_53[15]
                                                                                                                                                                                              ? 8'h53
                                                                                                                                                                                              : _GEN_52[0]
                                                                                                                                                                                                  ? 8'h54
                                                                                                                                                                                                  : _GEN_52[1]
                                                                                                                                                                                                      ? 8'h55
                                                                                                                                                                                                      : _GEN_52[2]
                                                                                                                                                                                                          ? 8'h56
                                                                                                                                                                                                          : _GEN_52[3]
                                                                                                                                                                                                              ? 8'h57
                                                                                                                                                                                                              : _GEN_52[4]
                                                                                                                                                                                                                  ? 8'h58
                                                                                                                                                                                                                  : _GEN_52[5]
                                                                                                                                                                                                                      ? 8'h59
                                                                                                                                                                                                                      : _GEN_52[6]
                                                                                                                                                                                                                          ? 8'h5A
                                                                                                                                                                                                                          : _GEN_52[7]
                                                                                                                                                                                                                              ? 8'h5B
                                                                                                                                                                                                                              : _GEN_51[0]
                                                                                                                                                                                                                                  ? 8'h5C
                                                                                                                                                                                                                                  : _GEN_51[1]
                                                                                                                                                                                                                                      ? 8'h5D
                                                                                                                                                                                                                                      : _GEN_51[2]
                                                                                                                                                                                                                                          ? 8'h5E
                                                                                                                                                                                                                                          : _GEN_51[3]
                                                                                                                                                                                                                                              ? 8'h5F
                                                                                                                                                                                                                                              : tzd_adder_reg1[67]
                                                                                                                                                                                                                                                  ? 8'h60
                                                                                                                                                                                                                                                  : tzd_adder_reg1[66]
                                                                                                                                                                                                                                                      ? 8'h61
                                                                                                                                                                                                                                                      : tzd_adder_reg1[65]
                                                                                                                                                                                                                                                          ? 8'h62
                                                                                                                                                                                                                                                          : tzd_adder_reg1[64]
                                                                                                                                                                                                                                                              ? 8'h63
                                                                                                                                                                                                                                                              : tzd_adder_reg1[63]
                                                                                                                                                                                                                                                                  ? 8'h64
                                                                                                                                                                                                                                                                  : tzd_adder_reg1[62]
                                                                                                                                                                                                                                                                      ? 8'h65
                                                                                                                                                                                                                                                                      : tzd_adder_reg1[61]
                                                                                                                                                                                                                                                                          ? 8'h66
                                                                                                                                                                                                                                                                          : tzd_adder_reg1[60]
                                                                                                                                                                                                                                                                              ? 8'h67
                                                                                                                                                                                                                                                                              : tzd_adder_reg1[59]
                                                                                                                                                                                                                                                                                  ? 8'h68
                                                                                                                                                                                                                                                                                  : tzd_adder_reg1[58]
                                                                                                                                                                                                                                                                                      ? 8'h69
                                                                                                                                                                                                                                                                                      : tzd_adder_reg1[57]
                                                                                                                                                                                                                                                                                          ? 8'h6A
                                                                                                                                                                                                                                                                                          : tzd_adder_reg1[56]
                                                                                                                                                                                                                                                                                              ? 8'h6B
                                                                                                                                                                                                                                                                                              : tzd_adder_reg1[55]
                                                                                                                                                                                                                                                                                                  ? 8'h6C
                                                                                                                                                                                                                                                                                                  : tzd_adder_reg1[54]
                                                                                                                                                                                                                                                                                                      ? 8'h6D
                                                                                                                                                                                                                                                                                                      : tzd_adder_reg1[53]
                                                                                                                                                                                                                                                                                                          ? 8'h6E
                                                                                                                                                                                                                                                                                                          : tzd_adder_reg1[52]
                                                                                                                                                                                                                                                                                                              ? 8'h6F
                                                                                                                                                                                                                                                                                                              : tzd_adder_reg1[51]
                                                                                                                                                                                                                                                                                                                  ? 8'h70
                                                                                                                                                                                                                                                                                                                  : tzd_adder_reg1[50]
                                                                                                                                                                                                                                                                                                                      ? 8'h71
                                                                                                                                                                                                                                                                                                                      : tzd_adder_reg1[49]
                                                                                                                                                                                                                                                                                                                          ? 8'h72
                                                                                                                                                                                                                                                                                                                          : tzd_adder_reg1[48]
                                                                                                                                                                                                                                                                                                                              ? 8'h73
                                                                                                                                                                                                                                                                                                                              : tzd_adder_reg1[47]
                                                                                                                                                                                                                                                                                                                                  ? 8'h74
                                                                                                                                                                                                                                                                                                                                  : tzd_adder_reg1[46]
                                                                                                                                                                                                                                                                                                                                      ? 8'h75
                                                                                                                                                                                                                                                                                                                                      : tzd_adder_reg1[45]
                                                                                                                                                                                                                                                                                                                                          ? 8'h76
                                                                                                                                                                                                                                                                                                                                          : tzd_adder_reg1[44]
                                                                                                                                                                                                                                                                                                                                              ? 8'h77
                                                                                                                                                                                                                                                                                                                                              : tzd_adder_reg1[43]
                                                                                                                                                                                                                                                                                                                                                  ? 8'h78
                                                                                                                                                                                                                                                                                                                                                  : tzd_adder_reg1[42]
                                                                                                                                                                                                                                                                                                                                                      ? 8'h79
                                                                                                                                                                                                                                                                                                                                                      : tzd_adder_reg1[41]
                                                                                                                                                                                                                                                                                                                                                          ? 8'h7A
                                                                                                                                                                                                                                                                                                                                                          : tzd_adder_reg1[40]
                                                                                                                                                                                                                                                                                                                                                              ? 8'h7B
                                                                                                                                                                                                                                                                                                                                                              : tzd_adder_reg1[39]
                                                                                                                                                                                                                                                                                                                                                                  ? 8'h7C
                                                                                                                                                                                                                                                                                                                                                                  : tzd_adder_reg1[38]
                                                                                                                                                                                                                                                                                                                                                                      ? 8'h7D
                                                                                                                                                                                                                                                                                                                                                                      : tzd_adder_reg1[37]
                                                                                                                                                                                                                                                                                                                                                                          ? 8'h7E
                                                                                                                                                                                                                                                                                                                                                                          : tzd_adder_reg1[36]
                                                                                                                                                                                                                                                                                                                                                                              ? 8'h7F
                                                                                                                                                                                                                                                                                                                                                                              : tzd_adder_reg1[35]
                                                                                                                                                                                                                                                                                                                                                                                  ? 8'h80
                                                                                                                                                                                                                                                                                                                                                                                  : tzd_adder_reg1[34]
                                                                                                                                                                                                                                                                                                                                                                                      ? 8'h81
                                                                                                                                                                                                                                                                                                                                                                                      : tzd_adder_reg1[33]
                                                                                                                                                                                                                                                                                                                                                                                          ? 8'h82
                                                                                                                                                                                                                                                                                                                                                                                          : tzd_adder_reg1[32]
                                                                                                                                                                                                                                                                                                                                                                                              ? 8'h83
                                                                                                                                                                                                                                                                                                                                                                                              : tzd_adder_reg1[31]
                                                                                                                                                                                                                                                                                                                                                                                                  ? 8'h84
                                                                                                                                                                                                                                                                                                                                                                                                  : tzd_adder_reg1[30]
                                                                                                                                                                                                                                                                                                                                                                                                      ? 8'h85
                                                                                                                                                                                                                                                                                                                                                                                                      : tzd_adder_reg1[29]
                                                                                                                                                                                                                                                                                                                                                                                                          ? 8'h86
                                                                                                                                                                                                                                                                                                                                                                                                          : tzd_adder_reg1[28]
                                                                                                                                                                                                                                                                                                                                                                                                              ? 8'h87
                                                                                                                                                                                                                                                                                                                                                                                                              : tzd_adder_reg1[27]
                                                                                                                                                                                                                                                                                                                                                                                                                  ? 8'h88
                                                                                                                                                                                                                                                                                                                                                                                                                  : tzd_adder_reg1[26]
                                                                                                                                                                                                                                                                                                                                                                                                                      ? 8'h89
                                                                                                                                                                                                                                                                                                                                                                                                                      : tzd_adder_reg1[25]
                                                                                                                                                                                                                                                                                                                                                                                                                          ? 8'h8A
                                                                                                                                                                                                                                                                                                                                                                                                                          : tzd_adder_reg1[24]
                                                                                                                                                                                                                                                                                                                                                                                                                              ? 8'h8B
                                                                                                                                                                                                                                                                                                                                                                                                                              : tzd_adder_reg1[23]
                                                                                                                                                                                                                                                                                                                                                                                                                                  ? 8'h8C
                                                                                                                                                                                                                                                                                                                                                                                                                                  : tzd_adder_reg1[22]
                                                                                                                                                                                                                                                                                                                                                                                                                                      ? 8'h8D
                                                                                                                                                                                                                                                                                                                                                                                                                                      : tzd_adder_reg1[21]
                                                                                                                                                                                                                                                                                                                                                                                                                                          ? 8'h8E
                                                                                                                                                                                                                                                                                                                                                                                                                                          : tzd_adder_reg1[20]
                                                                                                                                                                                                                                                                                                                                                                                                                                              ? 8'h8F
                                                                                                                                                                                                                                                                                                                                                                                                                                              : tzd_adder_reg1[19]
                                                                                                                                                                                                                                                                                                                                                                                                                                                  ? 8'h90
                                                                                                                                                                                                                                                                                                                                                                                                                                                  : tzd_adder_reg1[18]
                                                                                                                                                                                                                                                                                                                                                                                                                                                      ? 8'h91
                                                                                                                                                                                                                                                                                                                                                                                                                                                      : tzd_adder_reg1[17]
                                                                                                                                                                                                                                                                                                                                                                                                                                                          ? 8'h92
                                                                                                                                                                                                                                                                                                                                                                                                                                                          : tzd_adder_reg1[16]
                                                                                                                                                                                                                                                                                                                                                                                                                                                              ? 8'h93
                                                                                                                                                                                                                                                                                                                                                                                                                                                              : tzd_adder_reg1[15]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ? 8'h94
                                                                                                                                                                                                                                                                                                                                                                                                                                                                  : tzd_adder_reg1[14]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ? 8'h95
                                                                                                                                                                                                                                                                                                                                                                                                                                                                      : tzd_adder_reg1[13]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ? 8'h96
                                                                                                                                                                                                                                                                                                                                                                                                                                                                          : tzd_adder_reg1[12]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ? 8'h97
                                                                                                                                                                                                                                                                                                                                                                                                                                                                              : tzd_adder_reg1[11]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ? 8'h98
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  : tzd_adder_reg1[10]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ? 8'h99
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      : tzd_adder_reg1[9]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ? 8'h9A
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          : tzd_adder_reg1[8]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ? 8'h9B
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              : tzd_adder_reg1[7]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ? 8'h9C
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  : tzd_adder_reg1[6]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ? 8'h9D
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      : tzd_adder_reg1[5]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ? 8'h9E
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          : tzd_adder_reg1[4]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ? 8'h9F
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              : tzd_adder_reg1[3]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ? 8'hA0
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  : tzd_adder_reg1[2]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ? 8'hA1
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      : tzd_adder_reg1[1]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ? 8'hA2
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          : tzd_adder_reg1[0]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ? 8'hA3
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              : 8'hA4;
  wire [7:0]   tzd_adder_f64_reg1 =
    tzd_adder_reg1[163]
      ? 8'h0
      : tzd_adder_reg1[162]
          ? 8'h1
          : tzd_adder_reg1[161]
              ? 8'h2
              : tzd_adder_reg1[160]
                  ? 8'h3
                  : tzd_adder_reg1[159]
                      ? 8'h4
                      : tzd_adder_reg1[158]
                          ? 8'h5
                          : tzd_adder_reg1[157]
                              ? 8'h6
                              : tzd_adder_reg1[156]
                                  ? 8'h7
                                  : tzd_adder_reg1[155]
                                      ? 8'h8
                                      : tzd_adder_reg1[154]
                                          ? 8'h9
                                          : tzd_adder_reg1[153]
                                              ? 8'hA
                                              : tzd_adder_reg1[152]
                                                  ? 8'hB
                                                  : _GEN_62[0]
                                                      ? 8'hC
                                                      : _GEN_62[1]
                                                          ? 8'hD
                                                          : _GEN_62[2]
                                                              ? 8'hE
                                                              : _GEN_62[3]
                                                                  ? 8'hF
                                                                  : tzd_adder_reg1[147]
                                                                      ? 8'h10
                                                                      : tzd_adder_reg1[146]
                                                                          ? 8'h11
                                                                          : _GEN_59[5]
                                                                            | tzd_adder_reg1[145]
                                                                              ? 8'h12
                                                                              : _GEN_58[1]
                                                                                  ? 8'h13
                                                                                  : _GEN_61[0]
                                                                                      ? 8'h14
                                                                                      : _GEN_61[1]
                                                                                          ? 8'h15
                                                                                          : _GEN_61[2]
                                                                                              ? 8'h16
                                                                                              : _GEN_61[3]
                                                                                                  ? 8'h17
                                                                                                  : _GEN_61[4]
                                                                                                      ? 8'h18
                                                                                                      : _GEN_61[5]
                                                                                                          ? 8'h19
                                                                                                          : _GEN_61[6]
                                                                                                              ? 8'h1A
                                                                                                              : _GEN_61[7]
                                                                                                                  ? 8'h1B
                                                                                                                  : _GEN_60[0]
                                                                                                                      ? 8'h1C
                                                                                                                      : _GEN_60[1]
                                                                                                                          ? 8'h1D
                                                                                                                          : _GEN_60[2]
                                                                                                                              ? 8'h1E
                                                                                                                              : _GEN_60[3]
                                                                                                                                  ? 8'h1F
                                                                                                                                  : tzd_adder_reg1[131]
                                                                                                                                      ? 8'h20
                                                                                                                                      : tzd_adder_reg1[130]
                                                                                                                                          ? 8'h21
                                                                                                                                          : tzd_adder_reg1[129]
                                                                                                                                              ? 8'h22
                                                                                                                                              : tzd_adder_reg1[128]
                                                                                                                                                  ? 8'h23
                                                                                                                                                  : tzd_adder_reg1[127]
                                                                                                                                                      ? 8'h24
                                                                                                                                                      : _tzd_adder_f64_reg1_T_481;
  wire [6:0]   tzd_adder_f32_0_reg1 =
    tzd_adder_reg1[76]
      ? 7'h0
      : tzd_adder_reg1[75]
          ? 7'h1
          : tzd_adder_reg1[74]
              ? 7'h2
              : tzd_adder_reg1[73]
                  ? 7'h3
                  : tzd_adder_reg1[72]
                      ? 7'h4
                      : tzd_adder_reg1[71]
                          ? 7'h5
                          : tzd_adder_reg1[70]
                              ? 7'h6
                              : tzd_adder_reg1[69]
                                  ? 7'h7
                                  : tzd_adder_reg1[68]
                                      ? 7'h8
                                      : tzd_adder_reg1[67]
                                          ? 7'h9
                                          : tzd_adder_reg1[66]
                                              ? 7'hA
                                              : tzd_adder_reg1[65]
                                                  ? 7'hB
                                                  : tzd_adder_reg1[64]
                                                      ? 7'hC
                                                      : tzd_adder_reg1[63]
                                                          ? 7'hD
                                                          : tzd_adder_reg1[62]
                                                              ? 7'hE
                                                              : tzd_adder_reg1[61]
                                                                  ? 7'hF
                                                                  : tzd_adder_reg1[60]
                                                                      ? 7'h10
                                                                      : tzd_adder_reg1[59]
                                                                          ? 7'h11
                                                                          : tzd_adder_reg1[58]
                                                                              ? 7'h12
                                                                              : tzd_adder_reg1[57]
                                                                                  ? 7'h13
                                                                                  : tzd_adder_reg1[56]
                                                                                      ? 7'h14
                                                                                      : tzd_adder_reg1[55]
                                                                                          ? 7'h15
                                                                                          : tzd_adder_reg1[54]
                                                                                              ? 7'h16
                                                                                              : tzd_adder_reg1[53]
                                                                                                  ? 7'h17
                                                                                                  : tzd_adder_reg1[52]
                                                                                                      ? 7'h18
                                                                                                      : tzd_adder_reg1[51]
                                                                                                          ? 7'h19
                                                                                                          : tzd_adder_reg1[50]
                                                                                                              ? 7'h1A
                                                                                                              : tzd_adder_reg1[49]
                                                                                                                  ? 7'h1B
                                                                                                                  : tzd_adder_reg1[48]
                                                                                                                      ? 7'h1C
                                                                                                                      : tzd_adder_reg1[47]
                                                                                                                          ? 7'h1D
                                                                                                                          : tzd_adder_reg1[46]
                                                                                                                              ? 7'h1E
                                                                                                                              : tzd_adder_reg1[45]
                                                                                                                                  ? 7'h1F
                                                                                                                                  : tzd_adder_reg1[44]
                                                                                                                                      ? 7'h20
                                                                                                                                      : tzd_adder_reg1[43]
                                                                                                                                          ? 7'h21
                                                                                                                                          : tzd_adder_reg1[42]
                                                                                                                                              ? 7'h22
                                                                                                                                              : tzd_adder_reg1[41]
                                                                                                                                                  ? 7'h23
                                                                                                                                                  : tzd_adder_reg1[40]
                                                                                                                                                      ? 7'h24
                                                                                                                                                      : tzd_adder_reg1[39]
                                                                                                                                                          ? 7'h25
                                                                                                                                                          : tzd_adder_reg1[38]
                                                                                                                                                              ? 7'h26
                                                                                                                                                              : tzd_adder_reg1[37]
                                                                                                                                                                  ? 7'h27
                                                                                                                                                                  : tzd_adder_reg1[36]
                                                                                                                                                                      ? 7'h28
                                                                                                                                                                      : tzd_adder_reg1[35]
                                                                                                                                                                          ? 7'h29
                                                                                                                                                                          : tzd_adder_reg1[34]
                                                                                                                                                                              ? 7'h2A
                                                                                                                                                                              : tzd_adder_reg1[33]
                                                                                                                                                                                  ? 7'h2B
                                                                                                                                                                                  : tzd_adder_reg1[32]
                                                                                                                                                                                      ? 7'h2C
                                                                                                                                                                                      : tzd_adder_reg1[31]
                                                                                                                                                                                          ? 7'h2D
                                                                                                                                                                                          : tzd_adder_reg1[30]
                                                                                                                                                                                              ? 7'h2E
                                                                                                                                                                                              : tzd_adder_reg1[29]
                                                                                                                                                                                                  ? 7'h2F
                                                                                                                                                                                                  : tzd_adder_reg1[28]
                                                                                                                                                                                                      ? 7'h30
                                                                                                                                                                                                      : tzd_adder_reg1[27]
                                                                                                                                                                                                          ? 7'h31
                                                                                                                                                                                                          : tzd_adder_reg1[26]
                                                                                                                                                                                                              ? 7'h32
                                                                                                                                                                                                              : tzd_adder_reg1[25]
                                                                                                                                                                                                                  ? 7'h33
                                                                                                                                                                                                                  : tzd_adder_reg1[24]
                                                                                                                                                                                                                      ? 7'h34
                                                                                                                                                                                                                      : tzd_adder_reg1[23]
                                                                                                                                                                                                                          ? 7'h35
                                                                                                                                                                                                                          : tzd_adder_reg1[22]
                                                                                                                                                                                                                              ? 7'h36
                                                                                                                                                                                                                              : tzd_adder_reg1[21]
                                                                                                                                                                                                                                  ? 7'h37
                                                                                                                                                                                                                                  : tzd_adder_reg1[20]
                                                                                                                                                                                                                                      ? 7'h38
                                                                                                                                                                                                                                      : tzd_adder_reg1[19]
                                                                                                                                                                                                                                          ? 7'h39
                                                                                                                                                                                                                                          : tzd_adder_reg1[18]
                                                                                                                                                                                                                                              ? 7'h3A
                                                                                                                                                                                                                                              : tzd_adder_reg1[17]
                                                                                                                                                                                                                                                  ? 7'h3B
                                                                                                                                                                                                                                                  : tzd_adder_reg1[16]
                                                                                                                                                                                                                                                      ? 7'h3C
                                                                                                                                                                                                                                                      : tzd_adder_reg1[15]
                                                                                                                                                                                                                                                          ? 7'h3D
                                                                                                                                                                                                                                                          : tzd_adder_reg1[14]
                                                                                                                                                                                                                                                              ? 7'h3E
                                                                                                                                                                                                                                                              : tzd_adder_reg1[13]
                                                                                                                                                                                                                                                                  ? 7'h3F
                                                                                                                                                                                                                                                                  : tzd_adder_reg1[12]
                                                                                                                                                                                                                                                                      ? 7'h40
                                                                                                                                                                                                                                                                      : tzd_adder_reg1[11]
                                                                                                                                                                                                                                                                          ? 7'h41
                                                                                                                                                                                                                                                                          : tzd_adder_reg1[10]
                                                                                                                                                                                                                                                                              ? 7'h42
                                                                                                                                                                                                                                                                              : tzd_adder_reg1[9]
                                                                                                                                                                                                                                                                                  ? 7'h43
                                                                                                                                                                                                                                                                                  : tzd_adder_reg1[8]
                                                                                                                                                                                                                                                                                      ? 7'h44
                                                                                                                                                                                                                                                                                      : tzd_adder_reg1[7]
                                                                                                                                                                                                                                                                                          ? 7'h45
                                                                                                                                                                                                                                                                                          : tzd_adder_reg1[6]
                                                                                                                                                                                                                                                                                              ? 7'h46
                                                                                                                                                                                                                                                                                              : tzd_adder_reg1[5]
                                                                                                                                                                                                                                                                                                  ? 7'h47
                                                                                                                                                                                                                                                                                                  : tzd_adder_reg1[4]
                                                                                                                                                                                                                                                                                                      ? 7'h48
                                                                                                                                                                                                                                                                                                      : tzd_adder_reg1[3]
                                                                                                                                                                                                                                                                                                          ? 7'h49
                                                                                                                                                                                                                                                                                                          : tzd_adder_reg1[2]
                                                                                                                                                                                                                                                                                                              ? 7'h4A
                                                                                                                                                                                                                                                                                                              : tzd_adder_reg1[1]
                                                                                                                                                                                                                                                                                                                  ? 7'h4B
                                                                                                                                                                                                                                                                                                                  : {6'h26,
                                                                                                                                                                                                                                                                                                                     ~(tzd_adder_reg1[0])};
  wire [6:0]   tzd_adder_f32_1_reg1 =
    tzd_adder_reg1[153]
      ? 7'h0
      : tzd_adder_reg1[152]
          ? 7'h1
          : tzd_adder_reg1[151]
              ? 7'h2
              : tzd_adder_reg1[150]
                  ? 7'h3
                  : tzd_adder_reg1[149]
                      ? 7'h4
                      : tzd_adder_reg1[148]
                          ? 7'h5
                          : tzd_adder_reg1[147]
                              ? 7'h6
                              : tzd_adder_reg1[146]
                                  ? 7'h7
                                  : tzd_adder_reg1[145]
                                      ? 7'h8
                                      : tzd_adder_reg1[144]
                                          ? 7'h9
                                          : tzd_adder_reg1[143]
                                              ? 7'hA
                                              : tzd_adder_reg1[142]
                                                  ? 7'hB
                                                  : tzd_adder_reg1[141]
                                                      ? 7'hC
                                                      : tzd_adder_reg1[140]
                                                          ? 7'hD
                                                          : tzd_adder_reg1[139]
                                                              ? 7'hE
                                                              : tzd_adder_reg1[138]
                                                                  ? 7'hF
                                                                  : tzd_adder_reg1[137]
                                                                      ? 7'h10
                                                                      : tzd_adder_reg1[136]
                                                                          ? 7'h11
                                                                          : tzd_adder_reg1[135]
                                                                              ? 7'h12
                                                                              : tzd_adder_reg1[134]
                                                                                  ? 7'h13
                                                                                  : tzd_adder_reg1[133]
                                                                                      ? 7'h14
                                                                                      : tzd_adder_reg1[132]
                                                                                          ? 7'h15
                                                                                          : tzd_adder_reg1[131]
                                                                                              ? 7'h16
                                                                                              : tzd_adder_reg1[130]
                                                                                                  ? 7'h17
                                                                                                  : tzd_adder_reg1[129]
                                                                                                      ? 7'h18
                                                                                                      : tzd_adder_reg1[128]
                                                                                                          ? 7'h19
                                                                                                          : tzd_adder_reg1[127]
                                                                                                              ? 7'h1A
                                                                                                              : tzd_adder_reg1[126]
                                                                                                                  ? 7'h1B
                                                                                                                  : tzd_adder_reg1[125]
                                                                                                                      ? 7'h1C
                                                                                                                      : tzd_adder_reg1[124]
                                                                                                                          ? 7'h1D
                                                                                                                          : tzd_adder_reg1[123]
                                                                                                                              ? 7'h1E
                                                                                                                              : tzd_adder_reg1[122]
                                                                                                                                  ? 7'h1F
                                                                                                                                  : tzd_adder_reg1[121]
                                                                                                                                      ? 7'h20
                                                                                                                                      : tzd_adder_reg1[120]
                                                                                                                                          ? 7'h21
                                                                                                                                          : tzd_adder_reg1[119]
                                                                                                                                              ? 7'h22
                                                                                                                                              : tzd_adder_reg1[118]
                                                                                                                                                  ? 7'h23
                                                                                                                                                  : tzd_adder_reg1[117]
                                                                                                                                                      ? 7'h24
                                                                                                                                                      : tzd_adder_reg1[116]
                                                                                                                                                          ? 7'h25
                                                                                                                                                          : tzd_adder_reg1[115]
                                                                                                                                                              ? 7'h26
                                                                                                                                                              : tzd_adder_reg1[114]
                                                                                                                                                                  ? 7'h27
                                                                                                                                                                  : tzd_adder_reg1[113]
                                                                                                                                                                      ? 7'h28
                                                                                                                                                                      : tzd_adder_reg1[112]
                                                                                                                                                                          ? 7'h29
                                                                                                                                                                          : tzd_adder_reg1[111]
                                                                                                                                                                              ? 7'h2A
                                                                                                                                                                              : tzd_adder_reg1[110]
                                                                                                                                                                                  ? 7'h2B
                                                                                                                                                                                  : tzd_adder_reg1[109]
                                                                                                                                                                                      ? 7'h2C
                                                                                                                                                                                      : tzd_adder_reg1[108]
                                                                                                                                                                                          ? 7'h2D
                                                                                                                                                                                          : tzd_adder_reg1[107]
                                                                                                                                                                                              ? 7'h2E
                                                                                                                                                                                              : tzd_adder_reg1[106]
                                                                                                                                                                                                  ? 7'h2F
                                                                                                                                                                                                  : tzd_adder_reg1[105]
                                                                                                                                                                                                      ? 7'h30
                                                                                                                                                                                                      : tzd_adder_reg1[104]
                                                                                                                                                                                                          ? 7'h31
                                                                                                                                                                                                          : tzd_adder_reg1[103]
                                                                                                                                                                                                              ? 7'h32
                                                                                                                                                                                                              : tzd_adder_reg1[102]
                                                                                                                                                                                                                  ? 7'h33
                                                                                                                                                                                                                  : tzd_adder_reg1[101]
                                                                                                                                                                                                                      ? 7'h34
                                                                                                                                                                                                                      : tzd_adder_reg1[100]
                                                                                                                                                                                                                          ? 7'h35
                                                                                                                                                                                                                          : tzd_adder_reg1[99]
                                                                                                                                                                                                                              ? 7'h36
                                                                                                                                                                                                                              : tzd_adder_reg1[98]
                                                                                                                                                                                                                                  ? 7'h37
                                                                                                                                                                                                                                  : tzd_adder_reg1[97]
                                                                                                                                                                                                                                      ? 7'h38
                                                                                                                                                                                                                                      : tzd_adder_reg1[96]
                                                                                                                                                                                                                                          ? 7'h39
                                                                                                                                                                                                                                          : tzd_adder_reg1[95]
                                                                                                                                                                                                                                              ? 7'h3A
                                                                                                                                                                                                                                              : tzd_adder_reg1[94]
                                                                                                                                                                                                                                                  ? 7'h3B
                                                                                                                                                                                                                                                  : tzd_adder_reg1[93]
                                                                                                                                                                                                                                                      ? 7'h3C
                                                                                                                                                                                                                                                      : tzd_adder_reg1[92]
                                                                                                                                                                                                                                                          ? 7'h3D
                                                                                                                                                                                                                                                          : tzd_adder_reg1[91]
                                                                                                                                                                                                                                                              ? 7'h3E
                                                                                                                                                                                                                                                              : tzd_adder_reg1[90]
                                                                                                                                                                                                                                                                  ? 7'h3F
                                                                                                                                                                                                                                                                  : tzd_adder_reg1[89]
                                                                                                                                                                                                                                                                      ? 7'h40
                                                                                                                                                                                                                                                                      : tzd_adder_reg1[88]
                                                                                                                                                                                                                                                                          ? 7'h41
                                                                                                                                                                                                                                                                          : tzd_adder_reg1[87]
                                                                                                                                                                                                                                                                              ? 7'h42
                                                                                                                                                                                                                                                                              : tzd_adder_reg1[86]
                                                                                                                                                                                                                                                                                  ? 7'h43
                                                                                                                                                                                                                                                                                  : tzd_adder_reg1[85]
                                                                                                                                                                                                                                                                                      ? 7'h44
                                                                                                                                                                                                                                                                                      : tzd_adder_reg1[84]
                                                                                                                                                                                                                                                                                          ? 7'h45
                                                                                                                                                                                                                                                                                          : tzd_adder_reg1[83]
                                                                                                                                                                                                                                                                                              ? 7'h46
                                                                                                                                                                                                                                                                                              : tzd_adder_reg1[82]
                                                                                                                                                                                                                                                                                                  ? 7'h47
                                                                                                                                                                                                                                                                                                  : tzd_adder_reg1[81]
                                                                                                                                                                                                                                                                                                      ? 7'h48
                                                                                                                                                                                                                                                                                                      : tzd_adder_reg1[80]
                                                                                                                                                                                                                                                                                                          ? 7'h49
                                                                                                                                                                                                                                                                                                          : tzd_adder_reg1[79]
                                                                                                                                                                                                                                                                                                              ? 7'h4A
                                                                                                                                                                                                                                                                                                              : tzd_adder_reg1[78]
                                                                                                                                                                                                                                                                                                                  ? 7'h4B
                                                                                                                                                                                                                                                                                                                  : {6'h26,
                                                                                                                                                                                                                                                                                                                     ~(tzd_adder_reg1[77])};
  wire [5:0]   tzd_adder_f16_0_reg1 =
    tzd_adder_reg1[37]
      ? 6'h0
      : tzd_adder_reg1[36]
          ? 6'h1
          : tzd_adder_reg1[35]
              ? 6'h2
              : tzd_adder_reg1[34]
                  ? 6'h3
                  : tzd_adder_reg1[33]
                      ? 6'h4
                      : tzd_adder_reg1[32]
                          ? 6'h5
                          : tzd_adder_reg1[31]
                              ? 6'h6
                              : tzd_adder_reg1[30]
                                  ? 6'h7
                                  : tzd_adder_reg1[29]
                                      ? 6'h8
                                      : tzd_adder_reg1[28]
                                          ? 6'h9
                                          : tzd_adder_reg1[27]
                                              ? 6'hA
                                              : tzd_adder_reg1[26]
                                                  ? 6'hB
                                                  : tzd_adder_reg1[25]
                                                      ? 6'hC
                                                      : tzd_adder_reg1[24]
                                                          ? 6'hD
                                                          : tzd_adder_reg1[23]
                                                              ? 6'hE
                                                              : tzd_adder_reg1[22]
                                                                  ? 6'hF
                                                                  : tzd_adder_reg1[21]
                                                                      ? 6'h10
                                                                      : tzd_adder_reg1[20]
                                                                          ? 6'h11
                                                                          : tzd_adder_reg1[19]
                                                                              ? 6'h12
                                                                              : tzd_adder_reg1[18]
                                                                                  ? 6'h13
                                                                                  : tzd_adder_reg1[17]
                                                                                      ? 6'h14
                                                                                      : tzd_adder_reg1[16]
                                                                                          ? 6'h15
                                                                                          : tzd_adder_reg1[15]
                                                                                              ? 6'h16
                                                                                              : tzd_adder_reg1[14]
                                                                                                  ? 6'h17
                                                                                                  : tzd_adder_reg1[13]
                                                                                                      ? 6'h18
                                                                                                      : tzd_adder_reg1[12]
                                                                                                          ? 6'h19
                                                                                                          : tzd_adder_reg1[11]
                                                                                                              ? 6'h1A
                                                                                                              : tzd_adder_reg1[10]
                                                                                                                  ? 6'h1B
                                                                                                                  : tzd_adder_reg1[9]
                                                                                                                      ? 6'h1C
                                                                                                                      : tzd_adder_reg1[8]
                                                                                                                          ? 6'h1D
                                                                                                                          : tzd_adder_reg1[7]
                                                                                                                              ? 6'h1E
                                                                                                                              : tzd_adder_reg1[6]
                                                                                                                                  ? 6'h1F
                                                                                                                                  : tzd_adder_reg1[5]
                                                                                                                                      ? 6'h20
                                                                                                                                      : tzd_adder_reg1[4]
                                                                                                                                          ? 6'h21
                                                                                                                                          : tzd_adder_reg1[3]
                                                                                                                                              ? 6'h22
                                                                                                                                              : tzd_adder_reg1[2]
                                                                                                                                                  ? 6'h23
                                                                                                                                                  : tzd_adder_reg1[1]
                                                                                                                                                      ? 6'h24
                                                                                                                                                      : tzd_adder_reg1[0]
                                                                                                                                                          ? 6'h25
                                                                                                                                                          : 6'h26;
  wire [5:0]   tzd_adder_f16_1_reg1 =
    tzd_adder_reg1[75]
      ? 6'h0
      : tzd_adder_reg1[74]
          ? 6'h1
          : tzd_adder_reg1[73]
              ? 6'h2
              : tzd_adder_reg1[72]
                  ? 6'h3
                  : tzd_adder_reg1[71]
                      ? 6'h4
                      : tzd_adder_reg1[70]
                          ? 6'h5
                          : tzd_adder_reg1[69]
                              ? 6'h6
                              : tzd_adder_reg1[68]
                                  ? 6'h7
                                  : tzd_adder_reg1[67]
                                      ? 6'h8
                                      : tzd_adder_reg1[66]
                                          ? 6'h9
                                          : tzd_adder_reg1[65]
                                              ? 6'hA
                                              : tzd_adder_reg1[64]
                                                  ? 6'hB
                                                  : tzd_adder_reg1[63]
                                                      ? 6'hC
                                                      : tzd_adder_reg1[62]
                                                          ? 6'hD
                                                          : tzd_adder_reg1[61]
                                                              ? 6'hE
                                                              : tzd_adder_reg1[60]
                                                                  ? 6'hF
                                                                  : tzd_adder_reg1[59]
                                                                      ? 6'h10
                                                                      : tzd_adder_reg1[58]
                                                                          ? 6'h11
                                                                          : tzd_adder_reg1[57]
                                                                              ? 6'h12
                                                                              : tzd_adder_reg1[56]
                                                                                  ? 6'h13
                                                                                  : tzd_adder_reg1[55]
                                                                                      ? 6'h14
                                                                                      : tzd_adder_reg1[54]
                                                                                          ? 6'h15
                                                                                          : tzd_adder_reg1[53]
                                                                                              ? 6'h16
                                                                                              : tzd_adder_reg1[52]
                                                                                                  ? 6'h17
                                                                                                  : tzd_adder_reg1[51]
                                                                                                      ? 6'h18
                                                                                                      : tzd_adder_reg1[50]
                                                                                                          ? 6'h19
                                                                                                          : tzd_adder_reg1[49]
                                                                                                              ? 6'h1A
                                                                                                              : tzd_adder_reg1[48]
                                                                                                                  ? 6'h1B
                                                                                                                  : tzd_adder_reg1[47]
                                                                                                                      ? 6'h1C
                                                                                                                      : tzd_adder_reg1[46]
                                                                                                                          ? 6'h1D
                                                                                                                          : tzd_adder_reg1[45]
                                                                                                                              ? 6'h1E
                                                                                                                              : tzd_adder_reg1[44]
                                                                                                                                  ? 6'h1F
                                                                                                                                  : tzd_adder_reg1[43]
                                                                                                                                      ? 6'h20
                                                                                                                                      : tzd_adder_reg1[42]
                                                                                                                                          ? 6'h21
                                                                                                                                          : tzd_adder_reg1[41]
                                                                                                                                              ? 6'h22
                                                                                                                                              : tzd_adder_reg1[40]
                                                                                                                                                  ? 6'h23
                                                                                                                                                  : tzd_adder_reg1[39]
                                                                                                                                                      ? 6'h24
                                                                                                                                                      : tzd_adder_reg1[38]
                                                                                                                                                          ? 6'h25
                                                                                                                                                          : 6'h26;
  wire [5:0]   tzd_adder_f16_2_reg1 =
    tzd_adder_reg1[113]
      ? 6'h0
      : tzd_adder_reg1[112]
          ? 6'h1
          : tzd_adder_reg1[111]
              ? 6'h2
              : tzd_adder_reg1[110]
                  ? 6'h3
                  : tzd_adder_reg1[109]
                      ? 6'h4
                      : tzd_adder_reg1[108]
                          ? 6'h5
                          : tzd_adder_reg1[107]
                              ? 6'h6
                              : tzd_adder_reg1[106]
                                  ? 6'h7
                                  : tzd_adder_reg1[105]
                                      ? 6'h8
                                      : tzd_adder_reg1[104]
                                          ? 6'h9
                                          : tzd_adder_reg1[103]
                                              ? 6'hA
                                              : tzd_adder_reg1[102]
                                                  ? 6'hB
                                                  : tzd_adder_reg1[101]
                                                      ? 6'hC
                                                      : tzd_adder_reg1[100]
                                                          ? 6'hD
                                                          : tzd_adder_reg1[99]
                                                              ? 6'hE
                                                              : tzd_adder_reg1[98]
                                                                  ? 6'hF
                                                                  : tzd_adder_reg1[97]
                                                                      ? 6'h10
                                                                      : tzd_adder_reg1[96]
                                                                          ? 6'h11
                                                                          : tzd_adder_reg1[95]
                                                                              ? 6'h12
                                                                              : tzd_adder_reg1[94]
                                                                                  ? 6'h13
                                                                                  : tzd_adder_reg1[93]
                                                                                      ? 6'h14
                                                                                      : tzd_adder_reg1[92]
                                                                                          ? 6'h15
                                                                                          : tzd_adder_reg1[91]
                                                                                              ? 6'h16
                                                                                              : tzd_adder_reg1[90]
                                                                                                  ? 6'h17
                                                                                                  : tzd_adder_reg1[89]
                                                                                                      ? 6'h18
                                                                                                      : tzd_adder_reg1[88]
                                                                                                          ? 6'h19
                                                                                                          : tzd_adder_reg1[87]
                                                                                                              ? 6'h1A
                                                                                                              : tzd_adder_reg1[86]
                                                                                                                  ? 6'h1B
                                                                                                                  : tzd_adder_reg1[85]
                                                                                                                      ? 6'h1C
                                                                                                                      : tzd_adder_reg1[84]
                                                                                                                          ? 6'h1D
                                                                                                                          : tzd_adder_reg1[83]
                                                                                                                              ? 6'h1E
                                                                                                                              : tzd_adder_reg1[82]
                                                                                                                                  ? 6'h1F
                                                                                                                                  : tzd_adder_reg1[81]
                                                                                                                                      ? 6'h20
                                                                                                                                      : tzd_adder_reg1[80]
                                                                                                                                          ? 6'h21
                                                                                                                                          : tzd_adder_reg1[79]
                                                                                                                                              ? 6'h22
                                                                                                                                              : tzd_adder_reg1[78]
                                                                                                                                                  ? 6'h23
                                                                                                                                                  : tzd_adder_reg1[77]
                                                                                                                                                      ? 6'h24
                                                                                                                                                      : tzd_adder_reg1[76]
                                                                                                                                                          ? 6'h25
                                                                                                                                                          : 6'h26;
  wire [5:0]   tzd_adder_f16_3_reg1 =
    tzd_adder_reg1[151]
      ? 6'h0
      : tzd_adder_reg1[150]
          ? 6'h1
          : tzd_adder_reg1[149]
              ? 6'h2
              : tzd_adder_reg1[148]
                  ? 6'h3
                  : tzd_adder_reg1[147]
                      ? 6'h4
                      : tzd_adder_reg1[146]
                          ? 6'h5
                          : tzd_adder_reg1[145]
                              ? 6'h6
                              : tzd_adder_reg1[144]
                                  ? 6'h7
                                  : tzd_adder_reg1[143]
                                      ? 6'h8
                                      : tzd_adder_reg1[142]
                                          ? 6'h9
                                          : tzd_adder_reg1[141]
                                              ? 6'hA
                                              : tzd_adder_reg1[140]
                                                  ? 6'hB
                                                  : tzd_adder_reg1[139]
                                                      ? 6'hC
                                                      : tzd_adder_reg1[138]
                                                          ? 6'hD
                                                          : tzd_adder_reg1[137]
                                                              ? 6'hE
                                                              : tzd_adder_reg1[136]
                                                                  ? 6'hF
                                                                  : tzd_adder_reg1[135]
                                                                      ? 6'h10
                                                                      : tzd_adder_reg1[134]
                                                                          ? 6'h11
                                                                          : tzd_adder_reg1[133]
                                                                              ? 6'h12
                                                                              : tzd_adder_reg1[132]
                                                                                  ? 6'h13
                                                                                  : tzd_adder_reg1[131]
                                                                                      ? 6'h14
                                                                                      : tzd_adder_reg1[130]
                                                                                          ? 6'h15
                                                                                          : tzd_adder_reg1[129]
                                                                                              ? 6'h16
                                                                                              : tzd_adder_reg1[128]
                                                                                                  ? 6'h17
                                                                                                  : tzd_adder_reg1[127]
                                                                                                      ? 6'h18
                                                                                                      : tzd_adder_reg1[126]
                                                                                                          ? 6'h19
                                                                                                          : tzd_adder_reg1[125]
                                                                                                              ? 6'h1A
                                                                                                              : tzd_adder_reg1[124]
                                                                                                                  ? 6'h1B
                                                                                                                  : tzd_adder_reg1[123]
                                                                                                                      ? 6'h1C
                                                                                                                      : tzd_adder_reg1[122]
                                                                                                                          ? 6'h1D
                                                                                                                          : tzd_adder_reg1[121]
                                                                                                                              ? 6'h1E
                                                                                                                              : tzd_adder_reg1[120]
                                                                                                                                  ? 6'h1F
                                                                                                                                  : tzd_adder_reg1[119]
                                                                                                                                      ? 6'h20
                                                                                                                                      : tzd_adder_reg1[118]
                                                                                                                                          ? 6'h21
                                                                                                                                          : tzd_adder_reg1[117]
                                                                                                                                              ? 6'h22
                                                                                                                                              : tzd_adder_reg1[116]
                                                                                                                                                  ? 6'h23
                                                                                                                                                  : tzd_adder_reg1[115]
                                                                                                                                                      ? 6'h24
                                                                                                                                                      : tzd_adder_reg1[114]
                                                                                                                                                          ? 6'h25
                                                                                                                                                          : 6'h26;
  wire [15:0]  _GEN_63 =
    {{lzd_adder_inv_mask_reg1[86:79], lzd_adder_inv_mask_reg1[94:91]} & 12'hF0F, 4'h0}
    | {lzd_adder_inv_mask_reg1[94:87], lzd_adder_inv_mask_reg1[102:95]} & 16'hF0F;
  wire [37:0]  _GEN_64 =
    {lzd_adder_inv_mask_reg1[74:71],
     lzd_adder_inv_mask_reg1[78:75],
     lzd_adder_inv_mask_reg1[82:79],
     _GEN_63,
     lzd_adder_inv_mask_reg1[102:99],
     lzd_adder_inv_mask_reg1[106:103],
     lzd_adder_inv_mask_reg1[110:109]} & 38'h3333333333;
  wire [7:0]   _GEN_65 =
    _GEN_64[37:30] | {lzd_adder_inv_mask_reg1[78:75], lzd_adder_inv_mask_reg1[82:79]}
    & 8'h33;
  wire [15:0]  _GEN_66 = _GEN_64[29:14] | _GEN_63 & 16'h3333;
  wire [1:0]   _GEN_67 = _GEN_64[11:10] | lzd_adder_inv_mask_reg1[100:99];
  wire [7:0]   _GEN_68 =
    {_GEN_64[5:0], 2'h0}
    | {lzd_adder_inv_mask_reg1[110:107], lzd_adder_inv_mask_reg1[114:111]} & 8'h33;
  wire [50:0]  _GEN_69 =
    {lzd_adder_inv_mask_reg1[68:67],
     lzd_adder_inv_mask_reg1[70:69],
     lzd_adder_inv_mask_reg1[72:71],
     _GEN_65,
     _GEN_66,
     _GEN_63[3:2],
     _GEN_67,
     lzd_adder_inv_mask_reg1[102:101],
     lzd_adder_inv_mask_reg1[104:103],
     _GEN_68,
     lzd_adder_inv_mask_reg1[114:113],
     lzd_adder_inv_mask_reg1[116:115],
     lzd_adder_inv_mask_reg1[118]} & 51'h5555555555555;
  wire [3:0]   _GEN_70 =
    _GEN_69[50:47] | {lzd_adder_inv_mask_reg1[70:69], lzd_adder_inv_mask_reg1[72:71]}
    & 4'h5;
  wire [7:0]   _GEN_71 = _GEN_69[46:39] | _GEN_65 & 8'h55;
  wire [15:0]  _GEN_72 = _GEN_69[38:23] | _GEN_66 & 16'h5555;
  wire [1:0]   _GEN_73 = {_GEN_63[3], 1'h0} | _GEN_67 & 2'h1;
  wire [3:0]   _GEN_74 =
    _GEN_69[18:15] | {lzd_adder_inv_mask_reg1[102:101], lzd_adder_inv_mask_reg1[104:103]}
    & 4'h5;
  wire [7:0]   _GEN_75 = _GEN_69[14:7] | _GEN_68 & 8'h55;
  wire [3:0]   _GEN_76 =
    {_GEN_69[2:0], 1'h0}
    | {lzd_adder_inv_mask_reg1[118:117], lzd_adder_inv_mask_reg1[120:119]} & 4'h5;
  wire [7:0]   _GEN_77 =
    {{lzd_adder_inv_mask_reg1[138:135], lzd_adder_inv_mask_reg1[142:141]} & 6'h33, 2'h0}
    | {lzd_adder_inv_mask_reg1[142:139], lzd_adder_inv_mask_reg1[146:143]} & 8'h33;
  wire [18:0]  _GEN_78 =
    {lzd_adder_inv_mask_reg1[132:131],
     lzd_adder_inv_mask_reg1[134:133],
     lzd_adder_inv_mask_reg1[136:135],
     _GEN_77,
     lzd_adder_inv_mask_reg1[146:145],
     lzd_adder_inv_mask_reg1[148:147],
     lzd_adder_inv_mask_reg1[150]} & 19'h55555;
  wire [3:0]   _GEN_79 =
    _GEN_78[18:15] | {lzd_adder_inv_mask_reg1[134:133], lzd_adder_inv_mask_reg1[136:135]}
    & 4'h5;
  wire [7:0]   _GEN_80 = _GEN_78[14:7] | _GEN_77 & 8'h55;
  wire [3:0]   _GEN_81 =
    {_GEN_78[2:0], 1'h0}
    | {lzd_adder_inv_mask_reg1[150:149], lzd_adder_inv_mask_reg1[152:151]} & 4'h5;
  wire [7:0]   _lzd_adder_inv_mask_f64_reg1_T_477 =
    lzd_adder_inv_mask_reg1[126]
      ? 8'h24
      : lzd_adder_inv_mask_reg1[125]
          ? 8'h25
          : lzd_adder_inv_mask_reg1[124]
              ? 8'h26
              : lzd_adder_inv_mask_reg1[123]
                  ? 8'h27
                  : lzd_adder_inv_mask_reg1[122]
                      ? 8'h28
                      : lzd_adder_inv_mask_reg1[121]
                          ? 8'h29
                          : lzd_adder_inv_mask_reg1[120]
                              ? 8'h2A
                              : _GEN_76[0]
                                  ? 8'h2B
                                  : _GEN_76[1]
                                      ? 8'h2C
                                      : _GEN_76[2]
                                          ? 8'h2D
                                          : _GEN_76[3]
                                              ? 8'h2E
                                              : lzd_adder_inv_mask_reg1[115]
                                                  ? 8'h2F
                                                  : lzd_adder_inv_mask_reg1[114]
                                                      ? 8'h30
                                                      : _GEN_69[5]
                                                        | lzd_adder_inv_mask_reg1[113]
                                                          ? 8'h31
                                                          : _GEN_68[1]
                                                              ? 8'h32
                                                              : _GEN_75[0]
                                                                  ? 8'h33
                                                                  : _GEN_75[1]
                                                                      ? 8'h34
                                                                      : _GEN_75[2]
                                                                          ? 8'h35
                                                                          : _GEN_75[3]
                                                                              ? 8'h36
                                                                              : _GEN_75[4]
                                                                                  ? 8'h37
                                                                                  : _GEN_75[5]
                                                                                      ? 8'h38
                                                                                      : _GEN_75[6]
                                                                                          ? 8'h39
                                                                                          : _GEN_75[7]
                                                                                              ? 8'h3A
                                                                                              : _GEN_74[0]
                                                                                                  ? 8'h3B
                                                                                                  : _GEN_74[1]
                                                                                                      ? 8'h3C
                                                                                                      : _GEN_74[2]
                                                                                                          ? 8'h3D
                                                                                                          : _GEN_74[3]
                                                                                                              ? 8'h3E
                                                                                                              : _GEN_73[0]
                                                                                                                  ? 8'h3F
                                                                                                                  : _GEN_73[1]
                                                                                                                      ? 8'h40
                                                                                                                      : _GEN_69[21]
                                                                                                                        | _GEN_63[2]
                                                                                                                          ? 8'h41
                                                                                                                          : _GEN_66[1]
                                                                                                                              ? 8'h42
                                                                                                                              : _GEN_72[0]
                                                                                                                                  ? 8'h43
                                                                                                                                  : _GEN_72[1]
                                                                                                                                      ? 8'h44
                                                                                                                                      : _GEN_72[2]
                                                                                                                                          ? 8'h45
                                                                                                                                          : _GEN_72[3]
                                                                                                                                              ? 8'h46
                                                                                                                                              : _GEN_72[4]
                                                                                                                                                  ? 8'h47
                                                                                                                                                  : _GEN_72[5]
                                                                                                                                                      ? 8'h48
                                                                                                                                                      : _GEN_72[6]
                                                                                                                                                          ? 8'h49
                                                                                                                                                          : _GEN_72[7]
                                                                                                                                                              ? 8'h4A
                                                                                                                                                              : _GEN_72[8]
                                                                                                                                                                  ? 8'h4B
                                                                                                                                                                  : _GEN_72[9]
                                                                                                                                                                      ? 8'h4C
                                                                                                                                                                      : _GEN_72[10]
                                                                                                                                                                          ? 8'h4D
                                                                                                                                                                          : _GEN_72[11]
                                                                                                                                                                              ? 8'h4E
                                                                                                                                                                              : _GEN_72[12]
                                                                                                                                                                                  ? 8'h4F
                                                                                                                                                                                  : _GEN_72[13]
                                                                                                                                                                                      ? 8'h50
                                                                                                                                                                                      : _GEN_72[14]
                                                                                                                                                                                          ? 8'h51
                                                                                                                                                                                          : _GEN_72[15]
                                                                                                                                                                                              ? 8'h52
                                                                                                                                                                                              : _GEN_71[0]
                                                                                                                                                                                                  ? 8'h53
                                                                                                                                                                                                  : _GEN_71[1]
                                                                                                                                                                                                      ? 8'h54
                                                                                                                                                                                                      : _GEN_71[2]
                                                                                                                                                                                                          ? 8'h55
                                                                                                                                                                                                          : _GEN_71[3]
                                                                                                                                                                                                              ? 8'h56
                                                                                                                                                                                                              : _GEN_71[4]
                                                                                                                                                                                                                  ? 8'h57
                                                                                                                                                                                                                  : _GEN_71[5]
                                                                                                                                                                                                                      ? 8'h58
                                                                                                                                                                                                                      : _GEN_71[6]
                                                                                                                                                                                                                          ? 8'h59
                                                                                                                                                                                                                          : _GEN_71[7]
                                                                                                                                                                                                                              ? 8'h5A
                                                                                                                                                                                                                              : _GEN_70[0]
                                                                                                                                                                                                                                  ? 8'h5B
                                                                                                                                                                                                                                  : _GEN_70[1]
                                                                                                                                                                                                                                      ? 8'h5C
                                                                                                                                                                                                                                      : _GEN_70[2]
                                                                                                                                                                                                                                          ? 8'h5D
                                                                                                                                                                                                                                          : _GEN_70[3]
                                                                                                                                                                                                                                              ? 8'h5E
                                                                                                                                                                                                                                              : lzd_adder_inv_mask_reg1[67]
                                                                                                                                                                                                                                                  ? 8'h5F
                                                                                                                                                                                                                                                  : lzd_adder_inv_mask_reg1[66]
                                                                                                                                                                                                                                                      ? 8'h60
                                                                                                                                                                                                                                                      : lzd_adder_inv_mask_reg1[65]
                                                                                                                                                                                                                                                          ? 8'h61
                                                                                                                                                                                                                                                          : lzd_adder_inv_mask_reg1[64]
                                                                                                                                                                                                                                                              ? 8'h62
                                                                                                                                                                                                                                                              : lzd_adder_inv_mask_reg1[63]
                                                                                                                                                                                                                                                                  ? 8'h63
                                                                                                                                                                                                                                                                  : lzd_adder_inv_mask_reg1[62]
                                                                                                                                                                                                                                                                      ? 8'h64
                                                                                                                                                                                                                                                                      : lzd_adder_inv_mask_reg1[61]
                                                                                                                                                                                                                                                                          ? 8'h65
                                                                                                                                                                                                                                                                          : lzd_adder_inv_mask_reg1[60]
                                                                                                                                                                                                                                                                              ? 8'h66
                                                                                                                                                                                                                                                                              : lzd_adder_inv_mask_reg1[59]
                                                                                                                                                                                                                                                                                  ? 8'h67
                                                                                                                                                                                                                                                                                  : lzd_adder_inv_mask_reg1[58]
                                                                                                                                                                                                                                                                                      ? 8'h68
                                                                                                                                                                                                                                                                                      : lzd_adder_inv_mask_reg1[57]
                                                                                                                                                                                                                                                                                          ? 8'h69
                                                                                                                                                                                                                                                                                          : lzd_adder_inv_mask_reg1[56]
                                                                                                                                                                                                                                                                                              ? 8'h6A
                                                                                                                                                                                                                                                                                              : lzd_adder_inv_mask_reg1[55]
                                                                                                                                                                                                                                                                                                  ? 8'h6B
                                                                                                                                                                                                                                                                                                  : lzd_adder_inv_mask_reg1[54]
                                                                                                                                                                                                                                                                                                      ? 8'h6C
                                                                                                                                                                                                                                                                                                      : lzd_adder_inv_mask_reg1[53]
                                                                                                                                                                                                                                                                                                          ? 8'h6D
                                                                                                                                                                                                                                                                                                          : lzd_adder_inv_mask_reg1[52]
                                                                                                                                                                                                                                                                                                              ? 8'h6E
                                                                                                                                                                                                                                                                                                              : lzd_adder_inv_mask_reg1[51]
                                                                                                                                                                                                                                                                                                                  ? 8'h6F
                                                                                                                                                                                                                                                                                                                  : lzd_adder_inv_mask_reg1[50]
                                                                                                                                                                                                                                                                                                                      ? 8'h70
                                                                                                                                                                                                                                                                                                                      : lzd_adder_inv_mask_reg1[49]
                                                                                                                                                                                                                                                                                                                          ? 8'h71
                                                                                                                                                                                                                                                                                                                          : lzd_adder_inv_mask_reg1[48]
                                                                                                                                                                                                                                                                                                                              ? 8'h72
                                                                                                                                                                                                                                                                                                                              : lzd_adder_inv_mask_reg1[47]
                                                                                                                                                                                                                                                                                                                                  ? 8'h73
                                                                                                                                                                                                                                                                                                                                  : lzd_adder_inv_mask_reg1[46]
                                                                                                                                                                                                                                                                                                                                      ? 8'h74
                                                                                                                                                                                                                                                                                                                                      : lzd_adder_inv_mask_reg1[45]
                                                                                                                                                                                                                                                                                                                                          ? 8'h75
                                                                                                                                                                                                                                                                                                                                          : lzd_adder_inv_mask_reg1[44]
                                                                                                                                                                                                                                                                                                                                              ? 8'h76
                                                                                                                                                                                                                                                                                                                                              : lzd_adder_inv_mask_reg1[43]
                                                                                                                                                                                                                                                                                                                                                  ? 8'h77
                                                                                                                                                                                                                                                                                                                                                  : lzd_adder_inv_mask_reg1[42]
                                                                                                                                                                                                                                                                                                                                                      ? 8'h78
                                                                                                                                                                                                                                                                                                                                                      : lzd_adder_inv_mask_reg1[41]
                                                                                                                                                                                                                                                                                                                                                          ? 8'h79
                                                                                                                                                                                                                                                                                                                                                          : lzd_adder_inv_mask_reg1[40]
                                                                                                                                                                                                                                                                                                                                                              ? 8'h7A
                                                                                                                                                                                                                                                                                                                                                              : lzd_adder_inv_mask_reg1[39]
                                                                                                                                                                                                                                                                                                                                                                  ? 8'h7B
                                                                                                                                                                                                                                                                                                                                                                  : lzd_adder_inv_mask_reg1[38]
                                                                                                                                                                                                                                                                                                                                                                      ? 8'h7C
                                                                                                                                                                                                                                                                                                                                                                      : lzd_adder_inv_mask_reg1[37]
                                                                                                                                                                                                                                                                                                                                                                          ? 8'h7D
                                                                                                                                                                                                                                                                                                                                                                          : lzd_adder_inv_mask_reg1[36]
                                                                                                                                                                                                                                                                                                                                                                              ? 8'h7E
                                                                                                                                                                                                                                                                                                                                                                              : lzd_adder_inv_mask_reg1[35]
                                                                                                                                                                                                                                                                                                                                                                                  ? 8'h7F
                                                                                                                                                                                                                                                                                                                                                                                  : lzd_adder_inv_mask_reg1[34]
                                                                                                                                                                                                                                                                                                                                                                                      ? 8'h80
                                                                                                                                                                                                                                                                                                                                                                                      : lzd_adder_inv_mask_reg1[33]
                                                                                                                                                                                                                                                                                                                                                                                          ? 8'h81
                                                                                                                                                                                                                                                                                                                                                                                          : lzd_adder_inv_mask_reg1[32]
                                                                                                                                                                                                                                                                                                                                                                                              ? 8'h82
                                                                                                                                                                                                                                                                                                                                                                                              : lzd_adder_inv_mask_reg1[31]
                                                                                                                                                                                                                                                                                                                                                                                                  ? 8'h83
                                                                                                                                                                                                                                                                                                                                                                                                  : lzd_adder_inv_mask_reg1[30]
                                                                                                                                                                                                                                                                                                                                                                                                      ? 8'h84
                                                                                                                                                                                                                                                                                                                                                                                                      : lzd_adder_inv_mask_reg1[29]
                                                                                                                                                                                                                                                                                                                                                                                                          ? 8'h85
                                                                                                                                                                                                                                                                                                                                                                                                          : lzd_adder_inv_mask_reg1[28]
                                                                                                                                                                                                                                                                                                                                                                                                              ? 8'h86
                                                                                                                                                                                                                                                                                                                                                                                                              : lzd_adder_inv_mask_reg1[27]
                                                                                                                                                                                                                                                                                                                                                                                                                  ? 8'h87
                                                                                                                                                                                                                                                                                                                                                                                                                  : lzd_adder_inv_mask_reg1[26]
                                                                                                                                                                                                                                                                                                                                                                                                                      ? 8'h88
                                                                                                                                                                                                                                                                                                                                                                                                                      : lzd_adder_inv_mask_reg1[25]
                                                                                                                                                                                                                                                                                                                                                                                                                          ? 8'h89
                                                                                                                                                                                                                                                                                                                                                                                                                          : lzd_adder_inv_mask_reg1[24]
                                                                                                                                                                                                                                                                                                                                                                                                                              ? 8'h8A
                                                                                                                                                                                                                                                                                                                                                                                                                              : lzd_adder_inv_mask_reg1[23]
                                                                                                                                                                                                                                                                                                                                                                                                                                  ? 8'h8B
                                                                                                                                                                                                                                                                                                                                                                                                                                  : lzd_adder_inv_mask_reg1[22]
                                                                                                                                                                                                                                                                                                                                                                                                                                      ? 8'h8C
                                                                                                                                                                                                                                                                                                                                                                                                                                      : lzd_adder_inv_mask_reg1[21]
                                                                                                                                                                                                                                                                                                                                                                                                                                          ? 8'h8D
                                                                                                                                                                                                                                                                                                                                                                                                                                          : lzd_adder_inv_mask_reg1[20]
                                                                                                                                                                                                                                                                                                                                                                                                                                              ? 8'h8E
                                                                                                                                                                                                                                                                                                                                                                                                                                              : lzd_adder_inv_mask_reg1[19]
                                                                                                                                                                                                                                                                                                                                                                                                                                                  ? 8'h8F
                                                                                                                                                                                                                                                                                                                                                                                                                                                  : lzd_adder_inv_mask_reg1[18]
                                                                                                                                                                                                                                                                                                                                                                                                                                                      ? 8'h90
                                                                                                                                                                                                                                                                                                                                                                                                                                                      : lzd_adder_inv_mask_reg1[17]
                                                                                                                                                                                                                                                                                                                                                                                                                                                          ? 8'h91
                                                                                                                                                                                                                                                                                                                                                                                                                                                          : lzd_adder_inv_mask_reg1[16]
                                                                                                                                                                                                                                                                                                                                                                                                                                                              ? 8'h92
                                                                                                                                                                                                                                                                                                                                                                                                                                                              : lzd_adder_inv_mask_reg1[15]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ? 8'h93
                                                                                                                                                                                                                                                                                                                                                                                                                                                                  : lzd_adder_inv_mask_reg1[14]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ? 8'h94
                                                                                                                                                                                                                                                                                                                                                                                                                                                                      : lzd_adder_inv_mask_reg1[13]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ? 8'h95
                                                                                                                                                                                                                                                                                                                                                                                                                                                                          : lzd_adder_inv_mask_reg1[12]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ? 8'h96
                                                                                                                                                                                                                                                                                                                                                                                                                                                                              : lzd_adder_inv_mask_reg1[11]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ? 8'h97
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  : lzd_adder_inv_mask_reg1[10]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ? 8'h98
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      : lzd_adder_inv_mask_reg1[9]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ? 8'h99
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          : lzd_adder_inv_mask_reg1[8]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ? 8'h9A
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              : lzd_adder_inv_mask_reg1[7]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ? 8'h9B
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  : lzd_adder_inv_mask_reg1[6]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ? 8'h9C
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      : lzd_adder_inv_mask_reg1[5]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ? 8'h9D
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          : lzd_adder_inv_mask_reg1[4]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ? 8'h9E
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              : lzd_adder_inv_mask_reg1[3]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ? 8'h9F
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  : lzd_adder_inv_mask_reg1[2]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ? 8'hA0
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      : lzd_adder_inv_mask_reg1[1]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ? 8'hA1
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          : {7'h51,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ~(lzd_adder_inv_mask_reg1[0])};
  wire [7:0]   lzd_adder_inv_mask_f64_reg1 =
    lzd_adder_inv_mask_reg1[162]
      ? 8'h0
      : lzd_adder_inv_mask_reg1[161]
          ? 8'h1
          : lzd_adder_inv_mask_reg1[160]
              ? 8'h2
              : lzd_adder_inv_mask_reg1[159]
                  ? 8'h3
                  : lzd_adder_inv_mask_reg1[158]
                      ? 8'h4
                      : lzd_adder_inv_mask_reg1[157]
                          ? 8'h5
                          : lzd_adder_inv_mask_reg1[156]
                              ? 8'h6
                              : lzd_adder_inv_mask_reg1[155]
                                  ? 8'h7
                                  : lzd_adder_inv_mask_reg1[154]
                                      ? 8'h8
                                      : lzd_adder_inv_mask_reg1[153]
                                          ? 8'h9
                                          : lzd_adder_inv_mask_reg1[152]
                                              ? 8'hA
                                              : _GEN_81[0]
                                                  ? 8'hB
                                                  : _GEN_81[1]
                                                      ? 8'hC
                                                      : _GEN_81[2]
                                                          ? 8'hD
                                                          : _GEN_81[3]
                                                              ? 8'hE
                                                              : lzd_adder_inv_mask_reg1[147]
                                                                  ? 8'hF
                                                                  : lzd_adder_inv_mask_reg1[146]
                                                                      ? 8'h10
                                                                      : _GEN_78[5]
                                                                        | lzd_adder_inv_mask_reg1[145]
                                                                          ? 8'h11
                                                                          : _GEN_77[1]
                                                                              ? 8'h12
                                                                              : _GEN_80[0]
                                                                                  ? 8'h13
                                                                                  : _GEN_80[1]
                                                                                      ? 8'h14
                                                                                      : _GEN_80[2]
                                                                                          ? 8'h15
                                                                                          : _GEN_80[3]
                                                                                              ? 8'h16
                                                                                              : _GEN_80[4]
                                                                                                  ? 8'h17
                                                                                                  : _GEN_80[5]
                                                                                                      ? 8'h18
                                                                                                      : _GEN_80[6]
                                                                                                          ? 8'h19
                                                                                                          : _GEN_80[7]
                                                                                                              ? 8'h1A
                                                                                                              : _GEN_79[0]
                                                                                                                  ? 8'h1B
                                                                                                                  : _GEN_79[1]
                                                                                                                      ? 8'h1C
                                                                                                                      : _GEN_79[2]
                                                                                                                          ? 8'h1D
                                                                                                                          : _GEN_79[3]
                                                                                                                              ? 8'h1E
                                                                                                                              : lzd_adder_inv_mask_reg1[131]
                                                                                                                                  ? 8'h1F
                                                                                                                                  : lzd_adder_inv_mask_reg1[130]
                                                                                                                                      ? 8'h20
                                                                                                                                      : lzd_adder_inv_mask_reg1[129]
                                                                                                                                          ? 8'h21
                                                                                                                                          : lzd_adder_inv_mask_reg1[128]
                                                                                                                                              ? 8'h22
                                                                                                                                              : lzd_adder_inv_mask_reg1[127]
                                                                                                                                                  ? 8'h23
                                                                                                                                                  : _lzd_adder_inv_mask_f64_reg1_T_477;
  wire [6:0]   lzd_adder_inv_mask_f32_0_reg1 =
    lzd_adder_inv_mask_reg1[75]
      ? 7'h0
      : lzd_adder_inv_mask_reg1[74]
          ? 7'h1
          : lzd_adder_inv_mask_reg1[73]
              ? 7'h2
              : lzd_adder_inv_mask_reg1[72]
                  ? 7'h3
                  : lzd_adder_inv_mask_reg1[71]
                      ? 7'h4
                      : lzd_adder_inv_mask_reg1[70]
                          ? 7'h5
                          : lzd_adder_inv_mask_reg1[69]
                              ? 7'h6
                              : lzd_adder_inv_mask_reg1[68]
                                  ? 7'h7
                                  : lzd_adder_inv_mask_reg1[67]
                                      ? 7'h8
                                      : lzd_adder_inv_mask_reg1[66]
                                          ? 7'h9
                                          : lzd_adder_inv_mask_reg1[65]
                                              ? 7'hA
                                              : lzd_adder_inv_mask_reg1[64]
                                                  ? 7'hB
                                                  : lzd_adder_inv_mask_reg1[63]
                                                      ? 7'hC
                                                      : lzd_adder_inv_mask_reg1[62]
                                                          ? 7'hD
                                                          : lzd_adder_inv_mask_reg1[61]
                                                              ? 7'hE
                                                              : lzd_adder_inv_mask_reg1[60]
                                                                  ? 7'hF
                                                                  : lzd_adder_inv_mask_reg1[59]
                                                                      ? 7'h10
                                                                      : lzd_adder_inv_mask_reg1[58]
                                                                          ? 7'h11
                                                                          : lzd_adder_inv_mask_reg1[57]
                                                                              ? 7'h12
                                                                              : lzd_adder_inv_mask_reg1[56]
                                                                                  ? 7'h13
                                                                                  : lzd_adder_inv_mask_reg1[55]
                                                                                      ? 7'h14
                                                                                      : lzd_adder_inv_mask_reg1[54]
                                                                                          ? 7'h15
                                                                                          : lzd_adder_inv_mask_reg1[53]
                                                                                              ? 7'h16
                                                                                              : lzd_adder_inv_mask_reg1[52]
                                                                                                  ? 7'h17
                                                                                                  : lzd_adder_inv_mask_reg1[51]
                                                                                                      ? 7'h18
                                                                                                      : lzd_adder_inv_mask_reg1[50]
                                                                                                          ? 7'h19
                                                                                                          : lzd_adder_inv_mask_reg1[49]
                                                                                                              ? 7'h1A
                                                                                                              : lzd_adder_inv_mask_reg1[48]
                                                                                                                  ? 7'h1B
                                                                                                                  : lzd_adder_inv_mask_reg1[47]
                                                                                                                      ? 7'h1C
                                                                                                                      : lzd_adder_inv_mask_reg1[46]
                                                                                                                          ? 7'h1D
                                                                                                                          : lzd_adder_inv_mask_reg1[45]
                                                                                                                              ? 7'h1E
                                                                                                                              : lzd_adder_inv_mask_reg1[44]
                                                                                                                                  ? 7'h1F
                                                                                                                                  : lzd_adder_inv_mask_reg1[43]
                                                                                                                                      ? 7'h20
                                                                                                                                      : lzd_adder_inv_mask_reg1[42]
                                                                                                                                          ? 7'h21
                                                                                                                                          : lzd_adder_inv_mask_reg1[41]
                                                                                                                                              ? 7'h22
                                                                                                                                              : lzd_adder_inv_mask_reg1[40]
                                                                                                                                                  ? 7'h23
                                                                                                                                                  : lzd_adder_inv_mask_reg1[39]
                                                                                                                                                      ? 7'h24
                                                                                                                                                      : lzd_adder_inv_mask_reg1[38]
                                                                                                                                                          ? 7'h25
                                                                                                                                                          : lzd_adder_inv_mask_reg1[37]
                                                                                                                                                              ? 7'h26
                                                                                                                                                              : lzd_adder_inv_mask_reg1[36]
                                                                                                                                                                  ? 7'h27
                                                                                                                                                                  : lzd_adder_inv_mask_reg1[35]
                                                                                                                                                                      ? 7'h28
                                                                                                                                                                      : lzd_adder_inv_mask_reg1[34]
                                                                                                                                                                          ? 7'h29
                                                                                                                                                                          : lzd_adder_inv_mask_reg1[33]
                                                                                                                                                                              ? 7'h2A
                                                                                                                                                                              : lzd_adder_inv_mask_reg1[32]
                                                                                                                                                                                  ? 7'h2B
                                                                                                                                                                                  : lzd_adder_inv_mask_reg1[31]
                                                                                                                                                                                      ? 7'h2C
                                                                                                                                                                                      : lzd_adder_inv_mask_reg1[30]
                                                                                                                                                                                          ? 7'h2D
                                                                                                                                                                                          : lzd_adder_inv_mask_reg1[29]
                                                                                                                                                                                              ? 7'h2E
                                                                                                                                                                                              : lzd_adder_inv_mask_reg1[28]
                                                                                                                                                                                                  ? 7'h2F
                                                                                                                                                                                                  : lzd_adder_inv_mask_reg1[27]
                                                                                                                                                                                                      ? 7'h30
                                                                                                                                                                                                      : lzd_adder_inv_mask_reg1[26]
                                                                                                                                                                                                          ? 7'h31
                                                                                                                                                                                                          : lzd_adder_inv_mask_reg1[25]
                                                                                                                                                                                                              ? 7'h32
                                                                                                                                                                                                              : lzd_adder_inv_mask_reg1[24]
                                                                                                                                                                                                                  ? 7'h33
                                                                                                                                                                                                                  : lzd_adder_inv_mask_reg1[23]
                                                                                                                                                                                                                      ? 7'h34
                                                                                                                                                                                                                      : lzd_adder_inv_mask_reg1[22]
                                                                                                                                                                                                                          ? 7'h35
                                                                                                                                                                                                                          : lzd_adder_inv_mask_reg1[21]
                                                                                                                                                                                                                              ? 7'h36
                                                                                                                                                                                                                              : lzd_adder_inv_mask_reg1[20]
                                                                                                                                                                                                                                  ? 7'h37
                                                                                                                                                                                                                                  : lzd_adder_inv_mask_reg1[19]
                                                                                                                                                                                                                                      ? 7'h38
                                                                                                                                                                                                                                      : lzd_adder_inv_mask_reg1[18]
                                                                                                                                                                                                                                          ? 7'h39
                                                                                                                                                                                                                                          : lzd_adder_inv_mask_reg1[17]
                                                                                                                                                                                                                                              ? 7'h3A
                                                                                                                                                                                                                                              : lzd_adder_inv_mask_reg1[16]
                                                                                                                                                                                                                                                  ? 7'h3B
                                                                                                                                                                                                                                                  : lzd_adder_inv_mask_reg1[15]
                                                                                                                                                                                                                                                      ? 7'h3C
                                                                                                                                                                                                                                                      : lzd_adder_inv_mask_reg1[14]
                                                                                                                                                                                                                                                          ? 7'h3D
                                                                                                                                                                                                                                                          : lzd_adder_inv_mask_reg1[13]
                                                                                                                                                                                                                                                              ? 7'h3E
                                                                                                                                                                                                                                                              : lzd_adder_inv_mask_reg1[12]
                                                                                                                                                                                                                                                                  ? 7'h3F
                                                                                                                                                                                                                                                                  : lzd_adder_inv_mask_reg1[11]
                                                                                                                                                                                                                                                                      ? 7'h40
                                                                                                                                                                                                                                                                      : lzd_adder_inv_mask_reg1[10]
                                                                                                                                                                                                                                                                          ? 7'h41
                                                                                                                                                                                                                                                                          : lzd_adder_inv_mask_reg1[9]
                                                                                                                                                                                                                                                                              ? 7'h42
                                                                                                                                                                                                                                                                              : lzd_adder_inv_mask_reg1[8]
                                                                                                                                                                                                                                                                                  ? 7'h43
                                                                                                                                                                                                                                                                                  : lzd_adder_inv_mask_reg1[7]
                                                                                                                                                                                                                                                                                      ? 7'h44
                                                                                                                                                                                                                                                                                      : lzd_adder_inv_mask_reg1[6]
                                                                                                                                                                                                                                                                                          ? 7'h45
                                                                                                                                                                                                                                                                                          : lzd_adder_inv_mask_reg1[5]
                                                                                                                                                                                                                                                                                              ? 7'h46
                                                                                                                                                                                                                                                                                              : lzd_adder_inv_mask_reg1[4]
                                                                                                                                                                                                                                                                                                  ? 7'h47
                                                                                                                                                                                                                                                                                                  : lzd_adder_inv_mask_reg1[3]
                                                                                                                                                                                                                                                                                                      ? 7'h48
                                                                                                                                                                                                                                                                                                      : lzd_adder_inv_mask_reg1[2]
                                                                                                                                                                                                                                                                                                          ? 7'h49
                                                                                                                                                                                                                                                                                                          : lzd_adder_inv_mask_reg1[1]
                                                                                                                                                                                                                                                                                                              ? 7'h4A
                                                                                                                                                                                                                                                                                                              : lzd_adder_inv_mask_reg1[0]
                                                                                                                                                                                                                                                                                                                  ? 7'h4B
                                                                                                                                                                                                                                                                                                                  : 7'h4C;
  wire [6:0]   lzd_adder_inv_mask_f32_1_reg1 =
    lzd_adder_inv_mask_reg1[151]
      ? 7'h0
      : lzd_adder_inv_mask_reg1[150]
          ? 7'h1
          : lzd_adder_inv_mask_reg1[149]
              ? 7'h2
              : lzd_adder_inv_mask_reg1[148]
                  ? 7'h3
                  : lzd_adder_inv_mask_reg1[147]
                      ? 7'h4
                      : lzd_adder_inv_mask_reg1[146]
                          ? 7'h5
                          : lzd_adder_inv_mask_reg1[145]
                              ? 7'h6
                              : lzd_adder_inv_mask_reg1[144]
                                  ? 7'h7
                                  : lzd_adder_inv_mask_reg1[143]
                                      ? 7'h8
                                      : lzd_adder_inv_mask_reg1[142]
                                          ? 7'h9
                                          : lzd_adder_inv_mask_reg1[141]
                                              ? 7'hA
                                              : lzd_adder_inv_mask_reg1[140]
                                                  ? 7'hB
                                                  : lzd_adder_inv_mask_reg1[139]
                                                      ? 7'hC
                                                      : lzd_adder_inv_mask_reg1[138]
                                                          ? 7'hD
                                                          : lzd_adder_inv_mask_reg1[137]
                                                              ? 7'hE
                                                              : lzd_adder_inv_mask_reg1[136]
                                                                  ? 7'hF
                                                                  : lzd_adder_inv_mask_reg1[135]
                                                                      ? 7'h10
                                                                      : lzd_adder_inv_mask_reg1[134]
                                                                          ? 7'h11
                                                                          : lzd_adder_inv_mask_reg1[133]
                                                                              ? 7'h12
                                                                              : lzd_adder_inv_mask_reg1[132]
                                                                                  ? 7'h13
                                                                                  : lzd_adder_inv_mask_reg1[131]
                                                                                      ? 7'h14
                                                                                      : lzd_adder_inv_mask_reg1[130]
                                                                                          ? 7'h15
                                                                                          : lzd_adder_inv_mask_reg1[129]
                                                                                              ? 7'h16
                                                                                              : lzd_adder_inv_mask_reg1[128]
                                                                                                  ? 7'h17
                                                                                                  : lzd_adder_inv_mask_reg1[127]
                                                                                                      ? 7'h18
                                                                                                      : lzd_adder_inv_mask_reg1[126]
                                                                                                          ? 7'h19
                                                                                                          : lzd_adder_inv_mask_reg1[125]
                                                                                                              ? 7'h1A
                                                                                                              : lzd_adder_inv_mask_reg1[124]
                                                                                                                  ? 7'h1B
                                                                                                                  : lzd_adder_inv_mask_reg1[123]
                                                                                                                      ? 7'h1C
                                                                                                                      : lzd_adder_inv_mask_reg1[122]
                                                                                                                          ? 7'h1D
                                                                                                                          : lzd_adder_inv_mask_reg1[121]
                                                                                                                              ? 7'h1E
                                                                                                                              : lzd_adder_inv_mask_reg1[120]
                                                                                                                                  ? 7'h1F
                                                                                                                                  : lzd_adder_inv_mask_reg1[119]
                                                                                                                                      ? 7'h20
                                                                                                                                      : lzd_adder_inv_mask_reg1[118]
                                                                                                                                          ? 7'h21
                                                                                                                                          : lzd_adder_inv_mask_reg1[117]
                                                                                                                                              ? 7'h22
                                                                                                                                              : lzd_adder_inv_mask_reg1[116]
                                                                                                                                                  ? 7'h23
                                                                                                                                                  : lzd_adder_inv_mask_reg1[115]
                                                                                                                                                      ? 7'h24
                                                                                                                                                      : lzd_adder_inv_mask_reg1[114]
                                                                                                                                                          ? 7'h25
                                                                                                                                                          : lzd_adder_inv_mask_reg1[113]
                                                                                                                                                              ? 7'h26
                                                                                                                                                              : lzd_adder_inv_mask_reg1[112]
                                                                                                                                                                  ? 7'h27
                                                                                                                                                                  : lzd_adder_inv_mask_reg1[111]
                                                                                                                                                                      ? 7'h28
                                                                                                                                                                      : lzd_adder_inv_mask_reg1[110]
                                                                                                                                                                          ? 7'h29
                                                                                                                                                                          : lzd_adder_inv_mask_reg1[109]
                                                                                                                                                                              ? 7'h2A
                                                                                                                                                                              : lzd_adder_inv_mask_reg1[108]
                                                                                                                                                                                  ? 7'h2B
                                                                                                                                                                                  : lzd_adder_inv_mask_reg1[107]
                                                                                                                                                                                      ? 7'h2C
                                                                                                                                                                                      : lzd_adder_inv_mask_reg1[106]
                                                                                                                                                                                          ? 7'h2D
                                                                                                                                                                                          : lzd_adder_inv_mask_reg1[105]
                                                                                                                                                                                              ? 7'h2E
                                                                                                                                                                                              : lzd_adder_inv_mask_reg1[104]
                                                                                                                                                                                                  ? 7'h2F
                                                                                                                                                                                                  : lzd_adder_inv_mask_reg1[103]
                                                                                                                                                                                                      ? 7'h30
                                                                                                                                                                                                      : lzd_adder_inv_mask_reg1[102]
                                                                                                                                                                                                          ? 7'h31
                                                                                                                                                                                                          : lzd_adder_inv_mask_reg1[101]
                                                                                                                                                                                                              ? 7'h32
                                                                                                                                                                                                              : lzd_adder_inv_mask_reg1[100]
                                                                                                                                                                                                                  ? 7'h33
                                                                                                                                                                                                                  : lzd_adder_inv_mask_reg1[99]
                                                                                                                                                                                                                      ? 7'h34
                                                                                                                                                                                                                      : lzd_adder_inv_mask_reg1[98]
                                                                                                                                                                                                                          ? 7'h35
                                                                                                                                                                                                                          : lzd_adder_inv_mask_reg1[97]
                                                                                                                                                                                                                              ? 7'h36
                                                                                                                                                                                                                              : lzd_adder_inv_mask_reg1[96]
                                                                                                                                                                                                                                  ? 7'h37
                                                                                                                                                                                                                                  : lzd_adder_inv_mask_reg1[95]
                                                                                                                                                                                                                                      ? 7'h38
                                                                                                                                                                                                                                      : lzd_adder_inv_mask_reg1[94]
                                                                                                                                                                                                                                          ? 7'h39
                                                                                                                                                                                                                                          : lzd_adder_inv_mask_reg1[93]
                                                                                                                                                                                                                                              ? 7'h3A
                                                                                                                                                                                                                                              : lzd_adder_inv_mask_reg1[92]
                                                                                                                                                                                                                                                  ? 7'h3B
                                                                                                                                                                                                                                                  : lzd_adder_inv_mask_reg1[91]
                                                                                                                                                                                                                                                      ? 7'h3C
                                                                                                                                                                                                                                                      : lzd_adder_inv_mask_reg1[90]
                                                                                                                                                                                                                                                          ? 7'h3D
                                                                                                                                                                                                                                                          : lzd_adder_inv_mask_reg1[89]
                                                                                                                                                                                                                                                              ? 7'h3E
                                                                                                                                                                                                                                                              : lzd_adder_inv_mask_reg1[88]
                                                                                                                                                                                                                                                                  ? 7'h3F
                                                                                                                                                                                                                                                                  : lzd_adder_inv_mask_reg1[87]
                                                                                                                                                                                                                                                                      ? 7'h40
                                                                                                                                                                                                                                                                      : lzd_adder_inv_mask_reg1[86]
                                                                                                                                                                                                                                                                          ? 7'h41
                                                                                                                                                                                                                                                                          : lzd_adder_inv_mask_reg1[85]
                                                                                                                                                                                                                                                                              ? 7'h42
                                                                                                                                                                                                                                                                              : lzd_adder_inv_mask_reg1[84]
                                                                                                                                                                                                                                                                                  ? 7'h43
                                                                                                                                                                                                                                                                                  : lzd_adder_inv_mask_reg1[83]
                                                                                                                                                                                                                                                                                      ? 7'h44
                                                                                                                                                                                                                                                                                      : lzd_adder_inv_mask_reg1[82]
                                                                                                                                                                                                                                                                                          ? 7'h45
                                                                                                                                                                                                                                                                                          : lzd_adder_inv_mask_reg1[81]
                                                                                                                                                                                                                                                                                              ? 7'h46
                                                                                                                                                                                                                                                                                              : lzd_adder_inv_mask_reg1[80]
                                                                                                                                                                                                                                                                                                  ? 7'h47
                                                                                                                                                                                                                                                                                                  : lzd_adder_inv_mask_reg1[79]
                                                                                                                                                                                                                                                                                                      ? 7'h48
                                                                                                                                                                                                                                                                                                      : lzd_adder_inv_mask_reg1[78]
                                                                                                                                                                                                                                                                                                          ? 7'h49
                                                                                                                                                                                                                                                                                                          : lzd_adder_inv_mask_reg1[77]
                                                                                                                                                                                                                                                                                                              ? 7'h4A
                                                                                                                                                                                                                                                                                                              : lzd_adder_inv_mask_reg1[76]
                                                                                                                                                                                                                                                                                                                  ? 7'h4B
                                                                                                                                                                                                                                                                                                                  : 7'h4C;
  wire [5:0]   lzd_adder_inv_mask_f16_0_reg1 =
    lzd_adder_inv_mask_reg1[36]
      ? 6'h0
      : lzd_adder_inv_mask_reg1[35]
          ? 6'h1
          : lzd_adder_inv_mask_reg1[34]
              ? 6'h2
              : lzd_adder_inv_mask_reg1[33]
                  ? 6'h3
                  : lzd_adder_inv_mask_reg1[32]
                      ? 6'h4
                      : lzd_adder_inv_mask_reg1[31]
                          ? 6'h5
                          : lzd_adder_inv_mask_reg1[30]
                              ? 6'h6
                              : lzd_adder_inv_mask_reg1[29]
                                  ? 6'h7
                                  : lzd_adder_inv_mask_reg1[28]
                                      ? 6'h8
                                      : lzd_adder_inv_mask_reg1[27]
                                          ? 6'h9
                                          : lzd_adder_inv_mask_reg1[26]
                                              ? 6'hA
                                              : lzd_adder_inv_mask_reg1[25]
                                                  ? 6'hB
                                                  : lzd_adder_inv_mask_reg1[24]
                                                      ? 6'hC
                                                      : lzd_adder_inv_mask_reg1[23]
                                                          ? 6'hD
                                                          : lzd_adder_inv_mask_reg1[22]
                                                              ? 6'hE
                                                              : lzd_adder_inv_mask_reg1[21]
                                                                  ? 6'hF
                                                                  : lzd_adder_inv_mask_reg1[20]
                                                                      ? 6'h10
                                                                      : lzd_adder_inv_mask_reg1[19]
                                                                          ? 6'h11
                                                                          : lzd_adder_inv_mask_reg1[18]
                                                                              ? 6'h12
                                                                              : lzd_adder_inv_mask_reg1[17]
                                                                                  ? 6'h13
                                                                                  : lzd_adder_inv_mask_reg1[16]
                                                                                      ? 6'h14
                                                                                      : lzd_adder_inv_mask_reg1[15]
                                                                                          ? 6'h15
                                                                                          : lzd_adder_inv_mask_reg1[14]
                                                                                              ? 6'h16
                                                                                              : lzd_adder_inv_mask_reg1[13]
                                                                                                  ? 6'h17
                                                                                                  : lzd_adder_inv_mask_reg1[12]
                                                                                                      ? 6'h18
                                                                                                      : lzd_adder_inv_mask_reg1[11]
                                                                                                          ? 6'h19
                                                                                                          : lzd_adder_inv_mask_reg1[10]
                                                                                                              ? 6'h1A
                                                                                                              : lzd_adder_inv_mask_reg1[9]
                                                                                                                  ? 6'h1B
                                                                                                                  : lzd_adder_inv_mask_reg1[8]
                                                                                                                      ? 6'h1C
                                                                                                                      : lzd_adder_inv_mask_reg1[7]
                                                                                                                          ? 6'h1D
                                                                                                                          : lzd_adder_inv_mask_reg1[6]
                                                                                                                              ? 6'h1E
                                                                                                                              : lzd_adder_inv_mask_reg1[5]
                                                                                                                                  ? 6'h1F
                                                                                                                                  : lzd_adder_inv_mask_reg1[4]
                                                                                                                                      ? 6'h20
                                                                                                                                      : lzd_adder_inv_mask_reg1[3]
                                                                                                                                          ? 6'h21
                                                                                                                                          : lzd_adder_inv_mask_reg1[2]
                                                                                                                                              ? 6'h22
                                                                                                                                              : lzd_adder_inv_mask_reg1[1]
                                                                                                                                                  ? 6'h23
                                                                                                                                                  : {5'h12,
                                                                                                                                                     ~(lzd_adder_inv_mask_reg1[0])};
  wire [5:0]   lzd_adder_inv_mask_f16_1_reg1 =
    lzd_adder_inv_mask_reg1[73]
      ? 6'h0
      : lzd_adder_inv_mask_reg1[72]
          ? 6'h1
          : lzd_adder_inv_mask_reg1[71]
              ? 6'h2
              : lzd_adder_inv_mask_reg1[70]
                  ? 6'h3
                  : lzd_adder_inv_mask_reg1[69]
                      ? 6'h4
                      : lzd_adder_inv_mask_reg1[68]
                          ? 6'h5
                          : lzd_adder_inv_mask_reg1[67]
                              ? 6'h6
                              : lzd_adder_inv_mask_reg1[66]
                                  ? 6'h7
                                  : lzd_adder_inv_mask_reg1[65]
                                      ? 6'h8
                                      : lzd_adder_inv_mask_reg1[64]
                                          ? 6'h9
                                          : lzd_adder_inv_mask_reg1[63]
                                              ? 6'hA
                                              : lzd_adder_inv_mask_reg1[62]
                                                  ? 6'hB
                                                  : lzd_adder_inv_mask_reg1[61]
                                                      ? 6'hC
                                                      : lzd_adder_inv_mask_reg1[60]
                                                          ? 6'hD
                                                          : lzd_adder_inv_mask_reg1[59]
                                                              ? 6'hE
                                                              : lzd_adder_inv_mask_reg1[58]
                                                                  ? 6'hF
                                                                  : lzd_adder_inv_mask_reg1[57]
                                                                      ? 6'h10
                                                                      : lzd_adder_inv_mask_reg1[56]
                                                                          ? 6'h11
                                                                          : lzd_adder_inv_mask_reg1[55]
                                                                              ? 6'h12
                                                                              : lzd_adder_inv_mask_reg1[54]
                                                                                  ? 6'h13
                                                                                  : lzd_adder_inv_mask_reg1[53]
                                                                                      ? 6'h14
                                                                                      : lzd_adder_inv_mask_reg1[52]
                                                                                          ? 6'h15
                                                                                          : lzd_adder_inv_mask_reg1[51]
                                                                                              ? 6'h16
                                                                                              : lzd_adder_inv_mask_reg1[50]
                                                                                                  ? 6'h17
                                                                                                  : lzd_adder_inv_mask_reg1[49]
                                                                                                      ? 6'h18
                                                                                                      : lzd_adder_inv_mask_reg1[48]
                                                                                                          ? 6'h19
                                                                                                          : lzd_adder_inv_mask_reg1[47]
                                                                                                              ? 6'h1A
                                                                                                              : lzd_adder_inv_mask_reg1[46]
                                                                                                                  ? 6'h1B
                                                                                                                  : lzd_adder_inv_mask_reg1[45]
                                                                                                                      ? 6'h1C
                                                                                                                      : lzd_adder_inv_mask_reg1[44]
                                                                                                                          ? 6'h1D
                                                                                                                          : lzd_adder_inv_mask_reg1[43]
                                                                                                                              ? 6'h1E
                                                                                                                              : lzd_adder_inv_mask_reg1[42]
                                                                                                                                  ? 6'h1F
                                                                                                                                  : lzd_adder_inv_mask_reg1[41]
                                                                                                                                      ? 6'h20
                                                                                                                                      : lzd_adder_inv_mask_reg1[40]
                                                                                                                                          ? 6'h21
                                                                                                                                          : lzd_adder_inv_mask_reg1[39]
                                                                                                                                              ? 6'h22
                                                                                                                                              : lzd_adder_inv_mask_reg1[38]
                                                                                                                                                  ? 6'h23
                                                                                                                                                  : {5'h12,
                                                                                                                                                     ~(lzd_adder_inv_mask_reg1[37])};
  wire [5:0]   lzd_adder_inv_mask_f16_2_reg1 =
    lzd_adder_inv_mask_reg1[110]
      ? 6'h0
      : lzd_adder_inv_mask_reg1[109]
          ? 6'h1
          : lzd_adder_inv_mask_reg1[108]
              ? 6'h2
              : lzd_adder_inv_mask_reg1[107]
                  ? 6'h3
                  : lzd_adder_inv_mask_reg1[106]
                      ? 6'h4
                      : lzd_adder_inv_mask_reg1[105]
                          ? 6'h5
                          : lzd_adder_inv_mask_reg1[104]
                              ? 6'h6
                              : lzd_adder_inv_mask_reg1[103]
                                  ? 6'h7
                                  : lzd_adder_inv_mask_reg1[102]
                                      ? 6'h8
                                      : lzd_adder_inv_mask_reg1[101]
                                          ? 6'h9
                                          : lzd_adder_inv_mask_reg1[100]
                                              ? 6'hA
                                              : lzd_adder_inv_mask_reg1[99]
                                                  ? 6'hB
                                                  : lzd_adder_inv_mask_reg1[98]
                                                      ? 6'hC
                                                      : lzd_adder_inv_mask_reg1[97]
                                                          ? 6'hD
                                                          : lzd_adder_inv_mask_reg1[96]
                                                              ? 6'hE
                                                              : lzd_adder_inv_mask_reg1[95]
                                                                  ? 6'hF
                                                                  : lzd_adder_inv_mask_reg1[94]
                                                                      ? 6'h10
                                                                      : lzd_adder_inv_mask_reg1[93]
                                                                          ? 6'h11
                                                                          : lzd_adder_inv_mask_reg1[92]
                                                                              ? 6'h12
                                                                              : lzd_adder_inv_mask_reg1[91]
                                                                                  ? 6'h13
                                                                                  : lzd_adder_inv_mask_reg1[90]
                                                                                      ? 6'h14
                                                                                      : lzd_adder_inv_mask_reg1[89]
                                                                                          ? 6'h15
                                                                                          : lzd_adder_inv_mask_reg1[88]
                                                                                              ? 6'h16
                                                                                              : lzd_adder_inv_mask_reg1[87]
                                                                                                  ? 6'h17
                                                                                                  : lzd_adder_inv_mask_reg1[86]
                                                                                                      ? 6'h18
                                                                                                      : lzd_adder_inv_mask_reg1[85]
                                                                                                          ? 6'h19
                                                                                                          : lzd_adder_inv_mask_reg1[84]
                                                                                                              ? 6'h1A
                                                                                                              : lzd_adder_inv_mask_reg1[83]
                                                                                                                  ? 6'h1B
                                                                                                                  : lzd_adder_inv_mask_reg1[82]
                                                                                                                      ? 6'h1C
                                                                                                                      : lzd_adder_inv_mask_reg1[81]
                                                                                                                          ? 6'h1D
                                                                                                                          : lzd_adder_inv_mask_reg1[80]
                                                                                                                              ? 6'h1E
                                                                                                                              : lzd_adder_inv_mask_reg1[79]
                                                                                                                                  ? 6'h1F
                                                                                                                                  : lzd_adder_inv_mask_reg1[78]
                                                                                                                                      ? 6'h20
                                                                                                                                      : lzd_adder_inv_mask_reg1[77]
                                                                                                                                          ? 6'h21
                                                                                                                                          : lzd_adder_inv_mask_reg1[76]
                                                                                                                                              ? 6'h22
                                                                                                                                              : lzd_adder_inv_mask_reg1[75]
                                                                                                                                                  ? 6'h23
                                                                                                                                                  : {5'h12,
                                                                                                                                                     ~(lzd_adder_inv_mask_reg1[74])};
  wire [5:0]   lzd_adder_inv_mask_f16_3_reg1 =
    lzd_adder_inv_mask_reg1[147]
      ? 6'h0
      : lzd_adder_inv_mask_reg1[146]
          ? 6'h1
          : lzd_adder_inv_mask_reg1[145]
              ? 6'h2
              : lzd_adder_inv_mask_reg1[144]
                  ? 6'h3
                  : lzd_adder_inv_mask_reg1[143]
                      ? 6'h4
                      : lzd_adder_inv_mask_reg1[142]
                          ? 6'h5
                          : lzd_adder_inv_mask_reg1[141]
                              ? 6'h6
                              : lzd_adder_inv_mask_reg1[140]
                                  ? 6'h7
                                  : lzd_adder_inv_mask_reg1[139]
                                      ? 6'h8
                                      : lzd_adder_inv_mask_reg1[138]
                                          ? 6'h9
                                          : lzd_adder_inv_mask_reg1[137]
                                              ? 6'hA
                                              : lzd_adder_inv_mask_reg1[136]
                                                  ? 6'hB
                                                  : lzd_adder_inv_mask_reg1[135]
                                                      ? 6'hC
                                                      : lzd_adder_inv_mask_reg1[134]
                                                          ? 6'hD
                                                          : lzd_adder_inv_mask_reg1[133]
                                                              ? 6'hE
                                                              : lzd_adder_inv_mask_reg1[132]
                                                                  ? 6'hF
                                                                  : lzd_adder_inv_mask_reg1[131]
                                                                      ? 6'h10
                                                                      : lzd_adder_inv_mask_reg1[130]
                                                                          ? 6'h11
                                                                          : lzd_adder_inv_mask_reg1[129]
                                                                              ? 6'h12
                                                                              : lzd_adder_inv_mask_reg1[128]
                                                                                  ? 6'h13
                                                                                  : lzd_adder_inv_mask_reg1[127]
                                                                                      ? 6'h14
                                                                                      : lzd_adder_inv_mask_reg1[126]
                                                                                          ? 6'h15
                                                                                          : lzd_adder_inv_mask_reg1[125]
                                                                                              ? 6'h16
                                                                                              : lzd_adder_inv_mask_reg1[124]
                                                                                                  ? 6'h17
                                                                                                  : lzd_adder_inv_mask_reg1[123]
                                                                                                      ? 6'h18
                                                                                                      : lzd_adder_inv_mask_reg1[122]
                                                                                                          ? 6'h19
                                                                                                          : lzd_adder_inv_mask_reg1[121]
                                                                                                              ? 6'h1A
                                                                                                              : lzd_adder_inv_mask_reg1[120]
                                                                                                                  ? 6'h1B
                                                                                                                  : lzd_adder_inv_mask_reg1[119]
                                                                                                                      ? 6'h1C
                                                                                                                      : lzd_adder_inv_mask_reg1[118]
                                                                                                                          ? 6'h1D
                                                                                                                          : lzd_adder_inv_mask_reg1[117]
                                                                                                                              ? 6'h1E
                                                                                                                              : lzd_adder_inv_mask_reg1[116]
                                                                                                                                  ? 6'h1F
                                                                                                                                  : lzd_adder_inv_mask_reg1[115]
                                                                                                                                      ? 6'h20
                                                                                                                                      : lzd_adder_inv_mask_reg1[114]
                                                                                                                                          ? 6'h21
                                                                                                                                          : lzd_adder_inv_mask_reg1[113]
                                                                                                                                              ? 6'h22
                                                                                                                                              : lzd_adder_inv_mask_reg1[112]
                                                                                                                                                  ? 6'h23
                                                                                                                                                  : {5'h12,
                                                                                                                                                     ~(lzd_adder_inv_mask_reg1[111])};
  wire [163:0] lshift_adder_f64_res_vec_0 =
    is_fp64_reg1 ? adder_reg1 : {87'h0, adder_reg1[153:77]};
  wire [7:0]   _lshift_adder_f64_T_1 =
    is_fp64_reg1 ? lzd_adder_inv_mask_f64_reg1 : {1'h0, lzd_adder_inv_mask_f32_1_reg1};
  wire [163:0] _lshift_adder_f64_res_vec_1_T_2 =
    _lshift_adder_f64_T_1[7]
      ? {lshift_adder_f64_res_vec_0[35:0], 128'h0}
      : lshift_adder_f64_res_vec_0;
  wire [163:0] _lshift_adder_f64_res_vec_2_T_2 =
    _lshift_adder_f64_T_1[6]
      ? {_lshift_adder_f64_res_vec_1_T_2[99:0], 64'h0}
      : _lshift_adder_f64_res_vec_1_T_2;
  wire [145:0] _lshift_adder_f64_res_vec_3_T_2 =
    _lshift_adder_f64_T_1[5]
      ? {_lshift_adder_f64_res_vec_2_T_2[131:0], 14'h0}
      : _lshift_adder_f64_res_vec_2_T_2[163:18];
  wire [129:0] _lshift_adder_f64_res_vec_4_T_2 =
    _lshift_adder_f64_T_1[4]
      ? _lshift_adder_f64_res_vec_3_T_2[129:0]
      : _lshift_adder_f64_res_vec_3_T_2[145:16];
  wire [121:0] _lshift_adder_f64_res_vec_5_T_2 =
    _lshift_adder_f64_T_1[3]
      ? _lshift_adder_f64_res_vec_4_T_2[121:0]
      : _lshift_adder_f64_res_vec_4_T_2[129:8];
  wire [117:0] _lshift_adder_f64_res_vec_6_T_2 =
    _lshift_adder_f64_T_1[2]
      ? _lshift_adder_f64_res_vec_5_T_2[117:0]
      : _lshift_adder_f64_res_vec_5_T_2[121:4];
  wire [115:0] _lshift_adder_f64_res_vec_7_T_2 =
    _lshift_adder_f64_T_1[1]
      ? _lshift_adder_f64_res_vec_6_T_2[115:0]
      : _lshift_adder_f64_res_vec_6_T_2[117:2];
  wire [114:0] _lshift_adder_f64_res_vec_8_T_2 =
    _lshift_adder_f64_T_1[0]
      ? _lshift_adder_f64_res_vec_7_T_2[114:0]
      : _lshift_adder_f64_res_vec_7_T_2[115:1];
  wire [76:0]  _lshift_adder_f32_0_res_vec_1_T_2 =
    lzd_adder_inv_mask_f32_0_reg1[6] ? {adder_reg1[12:0], 64'h0} : adder_reg1[76:0];
  wire [58:0]  _lshift_adder_f32_0_res_vec_2_T_2 =
    lzd_adder_inv_mask_f32_0_reg1[5]
      ? {_lshift_adder_f32_0_res_vec_1_T_2[44:0], 14'h0}
      : _lshift_adder_f32_0_res_vec_1_T_2[76:18];
  wire [42:0]  _lshift_adder_f32_0_res_vec_3_T_2 =
    lzd_adder_inv_mask_f32_0_reg1[4]
      ? _lshift_adder_f32_0_res_vec_2_T_2[42:0]
      : _lshift_adder_f32_0_res_vec_2_T_2[58:16];
  wire [34:0]  _lshift_adder_f32_0_res_vec_4_T_2 =
    lzd_adder_inv_mask_f32_0_reg1[3]
      ? _lshift_adder_f32_0_res_vec_3_T_2[34:0]
      : _lshift_adder_f32_0_res_vec_3_T_2[42:8];
  wire [30:0]  _lshift_adder_f32_0_res_vec_5_T_2 =
    lzd_adder_inv_mask_f32_0_reg1[2]
      ? _lshift_adder_f32_0_res_vec_4_T_2[30:0]
      : _lshift_adder_f32_0_res_vec_4_T_2[34:4];
  wire [28:0]  _lshift_adder_f32_0_res_vec_6_T_2 =
    lzd_adder_inv_mask_f32_0_reg1[1]
      ? _lshift_adder_f32_0_res_vec_5_T_2[28:0]
      : _lshift_adder_f32_0_res_vec_5_T_2[30:2];
  wire [37:0]  _lshift_adder_f16_0_res_vec_1_T_2 =
    lzd_adder_inv_mask_f16_0_reg1[5] ? {adder_reg1[5:0], 32'h0} : adder_reg1[37:0];
  wire [29:0]  _lshift_adder_f16_0_res_vec_2_T_2 =
    lzd_adder_inv_mask_f16_0_reg1[4]
      ? {_lshift_adder_f16_0_res_vec_1_T_2[21:0], 8'h0}
      : _lshift_adder_f16_0_res_vec_1_T_2[37:8];
  wire [21:0]  _lshift_adder_f16_0_res_vec_3_T_2 =
    lzd_adder_inv_mask_f16_0_reg1[3]
      ? _lshift_adder_f16_0_res_vec_2_T_2[21:0]
      : _lshift_adder_f16_0_res_vec_2_T_2[29:8];
  wire [17:0]  _lshift_adder_f16_0_res_vec_4_T_2 =
    lzd_adder_inv_mask_f16_0_reg1[2]
      ? _lshift_adder_f16_0_res_vec_3_T_2[17:0]
      : _lshift_adder_f16_0_res_vec_3_T_2[21:4];
  wire [15:0]  _lshift_adder_f16_0_res_vec_5_T_2 =
    lzd_adder_inv_mask_f16_0_reg1[1]
      ? _lshift_adder_f16_0_res_vec_4_T_2[15:0]
      : _lshift_adder_f16_0_res_vec_4_T_2[17:2];
  wire [37:0]  _lshift_adder_f16_1_res_vec_1_T_2 =
    lzd_adder_inv_mask_f16_1_reg1[5] ? {adder_reg1[43:38], 32'h0} : adder_reg1[75:38];
  wire [29:0]  _lshift_adder_f16_1_res_vec_2_T_2 =
    lzd_adder_inv_mask_f16_1_reg1[4]
      ? {_lshift_adder_f16_1_res_vec_1_T_2[21:0], 8'h0}
      : _lshift_adder_f16_1_res_vec_1_T_2[37:8];
  wire [21:0]  _lshift_adder_f16_1_res_vec_3_T_2 =
    lzd_adder_inv_mask_f16_1_reg1[3]
      ? _lshift_adder_f16_1_res_vec_2_T_2[21:0]
      : _lshift_adder_f16_1_res_vec_2_T_2[29:8];
  wire [17:0]  _lshift_adder_f16_1_res_vec_4_T_2 =
    lzd_adder_inv_mask_f16_1_reg1[2]
      ? _lshift_adder_f16_1_res_vec_3_T_2[17:0]
      : _lshift_adder_f16_1_res_vec_3_T_2[21:4];
  wire [15:0]  _lshift_adder_f16_1_res_vec_5_T_2 =
    lzd_adder_inv_mask_f16_1_reg1[1]
      ? _lshift_adder_f16_1_res_vec_4_T_2[15:0]
      : _lshift_adder_f16_1_res_vec_4_T_2[17:2];
  wire [37:0]  _lshift_adder_f16_2_res_vec_1_T_2 =
    lzd_adder_inv_mask_f16_2_reg1[5] ? {adder_reg1[81:76], 32'h0} : adder_reg1[113:76];
  wire [29:0]  _lshift_adder_f16_2_res_vec_2_T_2 =
    lzd_adder_inv_mask_f16_2_reg1[4]
      ? {_lshift_adder_f16_2_res_vec_1_T_2[21:0], 8'h0}
      : _lshift_adder_f16_2_res_vec_1_T_2[37:8];
  wire [21:0]  _lshift_adder_f16_2_res_vec_3_T_2 =
    lzd_adder_inv_mask_f16_2_reg1[3]
      ? _lshift_adder_f16_2_res_vec_2_T_2[21:0]
      : _lshift_adder_f16_2_res_vec_2_T_2[29:8];
  wire [17:0]  _lshift_adder_f16_2_res_vec_4_T_2 =
    lzd_adder_inv_mask_f16_2_reg1[2]
      ? _lshift_adder_f16_2_res_vec_3_T_2[17:0]
      : _lshift_adder_f16_2_res_vec_3_T_2[21:4];
  wire [15:0]  _lshift_adder_f16_2_res_vec_5_T_2 =
    lzd_adder_inv_mask_f16_2_reg1[1]
      ? _lshift_adder_f16_2_res_vec_4_T_2[15:0]
      : _lshift_adder_f16_2_res_vec_4_T_2[17:2];
  wire [37:0]  _lshift_adder_f16_3_res_vec_1_T_2 =
    lzd_adder_inv_mask_f16_3_reg1[5] ? {adder_reg1[119:114], 32'h0} : adder_reg1[151:114];
  wire [29:0]  _lshift_adder_f16_3_res_vec_2_T_2 =
    lzd_adder_inv_mask_f16_3_reg1[4]
      ? {_lshift_adder_f16_3_res_vec_1_T_2[21:0], 8'h0}
      : _lshift_adder_f16_3_res_vec_1_T_2[37:8];
  wire [21:0]  _lshift_adder_f16_3_res_vec_3_T_2 =
    lzd_adder_inv_mask_f16_3_reg1[3]
      ? _lshift_adder_f16_3_res_vec_2_T_2[21:0]
      : _lshift_adder_f16_3_res_vec_2_T_2[29:8];
  wire [17:0]  _lshift_adder_f16_3_res_vec_4_T_2 =
    lzd_adder_inv_mask_f16_3_reg1[2]
      ? _lshift_adder_f16_3_res_vec_3_T_2[17:0]
      : _lshift_adder_f16_3_res_vec_3_T_2[21:4];
  wire [15:0]  _lshift_adder_f16_3_res_vec_5_T_2 =
    lzd_adder_inv_mask_f16_3_reg1[1]
      ? _lshift_adder_f16_3_res_vec_4_T_2[15:0]
      : _lshift_adder_f16_3_res_vec_4_T_2[17:2];
  wire [56:0]  _lshift_adder_inv_f64_T_4 =
    {57{adder_is_negative_reg1[0]}} ^ _lshift_adder_f64_res_vec_8_T_2[114:58];
  wire [27:0]  _lshift_adder_inv_f32_0_T_4 =
    {28{adder_is_negative_reg1[0]}}
    ^ (lzd_adder_inv_mask_f32_0_reg1[0]
         ? _lshift_adder_f32_0_res_vec_6_T_2[27:0]
         : _lshift_adder_f32_0_res_vec_6_T_2[28:1]);
  wire [27:0]  _lshift_adder_inv_f32_1_T_4 =
    {28{adder_is_negative_reg1[1]}} ^ _lshift_adder_f64_res_vec_8_T_2[27:0];
  wire [14:0]  _lshift_adder_inv_f16_0_T_4 =
    {15{adder_is_negative_reg1[0]}}
    ^ (lzd_adder_inv_mask_f16_0_reg1[0]
         ? _lshift_adder_f16_0_res_vec_5_T_2[14:0]
         : _lshift_adder_f16_0_res_vec_5_T_2[15:1]);
  wire [14:0]  _lshift_adder_inv_f16_1_T_4 =
    {15{adder_is_negative_reg1[1]}}
    ^ (lzd_adder_inv_mask_f16_1_reg1[0]
         ? _lshift_adder_f16_1_res_vec_5_T_2[14:0]
         : _lshift_adder_f16_1_res_vec_5_T_2[15:1]);
  wire [14:0]  _lshift_adder_inv_f16_2_T_4 =
    {15{adder_is_negative_reg1[2]}}
    ^ (lzd_adder_inv_mask_f16_2_reg1[0]
         ? _lshift_adder_f16_2_res_vec_5_T_2[14:0]
         : _lshift_adder_f16_2_res_vec_5_T_2[15:1]);
  wire [14:0]  _lshift_adder_inv_f16_3_T_4 =
    {15{adder_is_negative_reg1[3]}}
    ^ (lzd_adder_inv_mask_f16_3_reg1[0]
         ? _lshift_adder_f16_3_res_vec_5_T_2[14:0]
         : _lshift_adder_f16_3_res_vec_5_T_2[15:1]);
  wire         is_fix_f64 = 8'(tzd_adder_f64_reg1 + lzd_adder_inv_mask_f64_reg1) == 8'hA3;
  wire         is_fix_f32_0 =
    7'(tzd_adder_f32_0_reg1 + lzd_adder_inv_mask_f32_0_reg1) == 7'h4C;
  wire         is_fix_f32_1 =
    7'(tzd_adder_f32_1_reg1 + lzd_adder_inv_mask_f32_1_reg1) == 7'h4C;
  wire         is_fix_f16_0 =
    6'(tzd_adder_f16_0_reg1 + lzd_adder_inv_mask_f16_0_reg1) == 6'h25;
  wire         is_fix_f16_1 =
    6'(tzd_adder_f16_1_reg1 + lzd_adder_inv_mask_f16_1_reg1) == 6'h25;
  wire         is_fix_f16_2 =
    6'(tzd_adder_f16_2_reg1 + lzd_adder_inv_mask_f16_2_reg1) == 6'h25;
  wire         is_fix_f16_3 =
    6'(tzd_adder_f16_3_reg1 + lzd_adder_inv_mask_f16_3_reg1) == 6'h25;
  wire [55:0]  lshift_adder_inv_fix_f64 =
    is_fix_f64 ? _lshift_adder_inv_f64_T_4[56:1] : _lshift_adder_inv_f64_T_4[55:0];
  wire [26:0]  lshift_adder_inv_fix_f32_0 =
    is_fix_f32_0 ? _lshift_adder_inv_f32_0_T_4[27:1] : _lshift_adder_inv_f32_0_T_4[26:0];
  wire [26:0]  lshift_adder_inv_fix_f32_1 =
    is_fix_f32_1 ? _lshift_adder_inv_f32_1_T_4[27:1] : _lshift_adder_inv_f32_1_T_4[26:0];
  wire [13:0]  lshift_adder_inv_fix_f16_0 =
    is_fix_f16_0 ? _lshift_adder_inv_f16_0_T_4[14:1] : _lshift_adder_inv_f16_0_T_4[13:0];
  wire [13:0]  lshift_adder_inv_fix_f16_1 =
    is_fix_f16_1 ? _lshift_adder_inv_f16_1_T_4[14:1] : _lshift_adder_inv_f16_1_T_4[13:0];
  wire [13:0]  lshift_adder_inv_fix_f16_2 =
    is_fix_f16_2 ? _lshift_adder_inv_f16_2_T_4[14:1] : _lshift_adder_inv_f16_2_T_4[13:0];
  wire [13:0]  lshift_adder_inv_fix_f16_3 =
    is_fix_f16_3 ? _lshift_adder_inv_f16_3_T_4[14:1] : _lshift_adder_inv_f16_3_T_4[13:0];
  wire [7:0]   _sticky_uf_f64_reg2_T =
    8'(lzd_adder_inv_mask_f64_reg1 + tzd_adder_f64_reg1);
  wire [6:0]   _sticky_uf_f32_0_reg2_T =
    7'(lzd_adder_inv_mask_f32_0_reg1 + tzd_adder_f32_0_reg1);
  wire [6:0]   _sticky_uf_f32_1_reg2_T =
    7'(lzd_adder_inv_mask_f32_1_reg1 + tzd_adder_f32_1_reg1);
  wire [5:0]   _sticky_uf_f16_0_reg2_T =
    6'(lzd_adder_inv_mask_f16_0_reg1 + tzd_adder_f16_0_reg1);
  wire [5:0]   _sticky_uf_f16_1_reg2_T =
    6'(lzd_adder_inv_mask_f16_1_reg1 + tzd_adder_f16_1_reg1);
  wire [5:0]   _sticky_uf_f16_2_reg2_T =
    6'(lzd_adder_inv_mask_f16_2_reg1 + tzd_adder_f16_2_reg1);
  wire [5:0]   _sticky_uf_f16_3_reg2_T =
    6'(lzd_adder_inv_mask_f16_3_reg1 + tzd_adder_f16_3_reg1);
  always @(posedge clock) begin
    if (reset) begin
      fire_reg0_last_r <= 1'h0;
      fire_reg1_last_r <= 1'h0;
    end
    else begin
      if (io_fire | fire_reg0_last_r)
        fire_reg0_last_r <= io_fire;
      if (fire_reg0_last_r | fire_reg1_last_r)
        fire_reg1_last_r <= fire_reg0_last_r;
    end
    if (io_fire) begin
      is_fp64_reg0 <= &io_fp_format;
      is_fp32_reg0 <= is_fp32;
      is_sub_f64_reg0 <= is_sub_f64;
      rshift_guard_reg <=
        {Ec_is_medium_f16_3 & rshift_result_with_grs_f16_3_res_vec_6[1],
         Ec_is_medium_f16_2 & rshift_result_with_grs_f16_2_res_vec_6[1],
         is_fp32
           ? Ec_is_medium_f32_1 & rshift_result_with_grs_f64_f32_1_res_vec_8[1]
           : Ec_is_medium_f16_1 & rshift_result_with_grs_f16_1_res_vec_6[1],
         (&io_fp_format)
           ? Ec_is_medium_f64 & rshift_result_with_grs_f64_res_vec_8[1]
           : is_fp32
               ? Ec_is_medium_f32_0 & rshift_result_with_grs_f32_0_res_vec_7[1]
               : Ec_is_medium_f16_0 & rshift_result_with_grs_f16_0_res_vec_6[1]};
      rshift_round_reg <=
        {Ec_is_medium_f16_3 & rshift_result_with_grs_f16_3_res_vec_6[0],
         Ec_is_medium_f16_2 & rshift_result_with_grs_f16_2_res_vec_6[0],
         is_fp32
           ? Ec_is_medium_f32_1 & rshift_result_with_grs_f64_f32_1_res_vec_8[0]
           : Ec_is_medium_f16_1 & rshift_result_with_grs_f16_1_res_vec_6[0],
         (&io_fp_format)
           ? Ec_is_medium_f64 & rshift_result_with_grs_f64_res_vec_8[0]
           : is_fp32
               ? Ec_is_medium_f32_0 & rshift_result_with_grs_f32_0_res_vec_7[0]
               : Ec_is_medium_f16_0 & rshift_result_with_grs_f16_0_res_vec_6[0]};
      rshift_sticky_reg <=
        {Ec_is_medium_f16_3
           ? _rshift_value_f16_3_T_2[5]
             & (|(rshift_result_with_grs_f16_3_res_vec_5[31:0]))
             | _rshift_value_f16_3_T_2[4]
             & (|(rshift_result_with_grs_f16_3_res_vec_4[15:0]))
             | _rshift_value_f16_3_T_2[3]
             & (|(rshift_result_with_grs_f16_3_res_vec_3[7:0]))
             | _rshift_value_f16_3_T_2[2]
             & (|(rshift_result_with_grs_f16_3_res_vec_2[3:0]))
             | _rshift_value_f16_3_T_2[1]
             & (|(rshift_result_with_grs_f16_3_res_vec_1[1:0]))
           : ~Ec_is_too_big_f16_3 & (|fp_c_significand_f16_3),
         Ec_is_medium_f16_2
           ? _rshift_value_f16_2_T_2[5]
             & (|(rshift_result_with_grs_f16_2_res_vec_5[31:0]))
             | _rshift_value_f16_2_T_2[4]
             & (|(rshift_result_with_grs_f16_2_res_vec_4[15:0]))
             | _rshift_value_f16_2_T_2[3]
             & (|(rshift_result_with_grs_f16_2_res_vec_3[7:0]))
             | _rshift_value_f16_2_T_2[2]
             & (|(rshift_result_with_grs_f16_2_res_vec_2[3:0]))
             | _rshift_value_f16_2_T_2[1]
             & (|(rshift_result_with_grs_f16_2_res_vec_1[1:0]))
           : ~Ec_is_too_big_f16_2 & (|fp_c_significand_f16_2),
         is_fp32
           ? (Ec_is_medium_f32_1
                ? _rshift_result_with_grs_f64_f32_1_T_1[7]
                  & (|(rshift_result_with_grs_f64_f32_1_res_vec_7[127:0]))
                  | _rshift_result_with_grs_f64_f32_1_T_1[6]
                  & (|(rshift_result_with_grs_f64_f32_1_res_vec_6[63:0]))
                  | _rshift_result_with_grs_f64_f32_1_T_1[5]
                  & (|(rshift_result_with_grs_f64_f32_1_res_vec_5[31:0]))
                  | _rshift_result_with_grs_f64_f32_1_T_1[4]
                  & (|(rshift_result_with_grs_f64_f32_1_res_vec_4[15:0]))
                  | _rshift_result_with_grs_f64_f32_1_T_1[3]
                  & (|(rshift_result_with_grs_f64_f32_1_res_vec_3[7:0]))
                  | _rshift_result_with_grs_f64_f32_1_T_1[2]
                  & (|(rshift_result_with_grs_f64_f32_1_res_vec_2[3:0]))
                  | _rshift_result_with_grs_f64_f32_1_T_1[1]
                  & (|(rshift_result_with_grs_f64_f32_1_res_vec_1[1:0]))
                  | _rshift_result_with_grs_f64_f32_1_T_1[0]
                  & rshift_result_with_grs_f64_f32_1_res_vec_0[0]
                : ~Ec_is_too_big_f32_1 & (|fp_c_significand_f32_1))
           : Ec_is_medium_f16_1
               ? _rshift_value_f16_1_T_2[5]
                 & (|(rshift_result_with_grs_f16_1_res_vec_5[31:0]))
                 | _rshift_value_f16_1_T_2[4]
                 & (|(rshift_result_with_grs_f16_1_res_vec_4[15:0]))
                 | _rshift_value_f16_1_T_2[3]
                 & (|(rshift_result_with_grs_f16_1_res_vec_3[7:0]))
                 | _rshift_value_f16_1_T_2[2]
                 & (|(rshift_result_with_grs_f16_1_res_vec_2[3:0]))
                 | _rshift_value_f16_1_T_2[1]
                 & (|(rshift_result_with_grs_f16_1_res_vec_1[1:0]))
               : ~Ec_is_too_big_f16_1 & (|fp_c_significand_f16_1),
         (&io_fp_format)
           ? (Ec_is_medium_f64
                ? _rshift_value_f64_T_2[7]
                  & (|(rshift_result_with_grs_f64_res_vec_7[127:0]))
                  | _rshift_value_f64_T_2[6]
                  & (|(rshift_result_with_grs_f64_res_vec_6[63:0]))
                  | _rshift_value_f64_T_2[5]
                  & (|(rshift_result_with_grs_f64_res_vec_5[31:0]))
                  | _rshift_value_f64_T_2[4]
                  & (|(rshift_result_with_grs_f64_res_vec_4[15:0]))
                  | _rshift_value_f64_T_2[3]
                  & (|(rshift_result_with_grs_f64_res_vec_3[7:0]))
                  | _rshift_value_f64_T_2[2]
                  & (|(rshift_result_with_grs_f64_res_vec_2[3:0]))
                  | _rshift_value_f64_T_2[1]
                  & (|(rshift_result_with_grs_f64_res_vec_1[1:0]))
                : ~Ec_is_too_big_f64 & (|fp_c_significand_f64))
           : is_fp32
               ? (Ec_is_medium_f32_0
                    ? _rshift_value_f32_0_T_2[6]
                      & (|(rshift_result_with_grs_f32_0_res_vec_6[63:0]))
                      | _rshift_value_f32_0_T_2[5]
                      & (|(rshift_result_with_grs_f32_0_res_vec_5[31:0]))
                      | _rshift_value_f32_0_T_2[4]
                      & (|(rshift_result_with_grs_f32_0_res_vec_4[15:0]))
                      | _rshift_value_f32_0_T_2[3]
                      & (|(rshift_result_with_grs_f32_0_res_vec_3[7:0]))
                      | _rshift_value_f32_0_T_2[2]
                      & (|(rshift_result_with_grs_f32_0_res_vec_2[3:0]))
                      | _rshift_value_f32_0_T_2[1]
                      & (|(rshift_result_with_grs_f32_0_res_vec_1[1:0]))
                    : ~Ec_is_too_big_f32_0 & (|fp_c_significand_f32_0))
               : Ec_is_medium_f16_0
                   ? _rshift_value_f16_0_T_2[5]
                     & (|(rshift_result_with_grs_f16_0_res_vec_5[31:0]))
                     | _rshift_value_f16_0_T_2[4]
                     & (|(rshift_result_with_grs_f16_0_res_vec_4[15:0]))
                     | _rshift_value_f16_0_T_2[3]
                     & (|(rshift_result_with_grs_f16_0_res_vec_3[7:0]))
                     | _rshift_value_f16_0_T_2[2]
                     & (|(rshift_result_with_grs_f16_0_res_vec_2[3:0]))
                     | _rshift_value_f16_0_T_2[1]
                     & (|(rshift_result_with_grs_f16_0_res_vec_1[1:0]))
                   : ~Ec_is_too_big_f16_0 & (|fp_c_significand_f16_0)};
      fp_c_rshiftValue_inv_reg <=
        (&io_fp_format)
          ? (is_sub_f64 ? {1'h1, ~rshift_result_f64} : {1'h0, rshift_result_f64})
          : {12'h0,
             is_fp32
               ? {is_sub_f32_1
                    ? {1'h1, ~rshift_result_f32_1}
                    : {1'h0, rshift_result_f32_1},
                  is_sub_f32_0
                    ? {1'h1, ~rshift_result_f32_0}
                    : {1'h0, rshift_result_f32_0}}
               : {6'h0,
                  is_sub_f16_3
                    ? {1'h1, ~rshift_result_f16_3}
                    : {1'h0, rshift_result_f16_3},
                  is_sub_f16_2
                    ? {1'h1, ~rshift_result_f16_2}
                    : {1'h0, rshift_result_f16_2},
                  is_sub_f16_1
                    ? {1'h1, ~rshift_result_f16_1}
                    : {1'h0, rshift_result_f16_1},
                  is_sub_f16_0
                    ? {1'h1, ~rshift_result_f16_0}
                    : {1'h0, rshift_result_f16_0}}};
      CSA3to2_in_b_r <= is_sub_f32_1;
      CSA3to2_in_b_r_1 <= is_sub_f32_0;
      CSA3to2_in_b_r_2 <= is_sub_f16_3;
      CSA3to2_in_b_r_3 <= is_sub_f16_2;
      CSA3to2_in_b_r_4 <= is_sub_f16_1;
      CSA3to2_in_b_r_5 <= is_sub_f16_0;
      adder_f32_0_r <= is_sub_f32_0;
      adder_f32_1_r <= is_sub_f32_1;
      adder_f16_0_r <= is_sub_f16_0;
      adder_f16_1_r <= is_sub_f16_1;
      adder_f16_2_r <= is_sub_f16_2;
      adder_f16_3_r <= is_sub_f16_3;
      E_greater_reg2_r <=
        (&io_fp_format)
          ? {12'h0,
             Eab_is_greater_f64
               ? _Eab_f64_T_6[11:0]
               : {1'h0, fp_c_f64[62:53], _Ec_fix_f64_T_3}}
          : is_fp32
              ? {6'h0,
                 Eab_is_greater_f32_1
                   ? _Eab_f32_1_T_6[8:0]
                   : {1'h0, fp_c_f32_1[30:24], _Ec_fix_f32_1_T_3},
                 Eab_is_greater_f32_0
                   ? _Eab_f32_0_T_6[8:0]
                   : {1'h0, fp_c_f32_0[30:24], _Ec_fix_f32_0_T_3}}
              : {Eab_is_greater_f16_3
                   ? _Eab_f16_3_T_6[5:0]
                   : {1'h0, fp_c_f16_3[14:11], _Ec_fix_f16_3_T_3},
                 Eab_is_greater_f16_2
                   ? _Eab_f16_2_T_6[5:0]
                   : {1'h0, fp_c_f16_2[14:11], _Ec_fix_f16_2_T_3},
                 Eab_is_greater_f16_1
                   ? _Eab_f16_1_T_6[5:0]
                   : {1'h0, fp_c_f16_1[14:11], _Ec_fix_f16_1_T_3},
                 Eab_is_greater_f16_0
                   ? _Eab_f16_0_T_6[5:0]
                   : {1'h0, fp_c_f16_0[14:11], _Ec_fix_f16_0_T_3}};
      lshift_value_max_reg0 <=
        (&io_fp_format)
          ? {12'h0,
             Eab_is_greater_f64
               ? 12'(_Eab_f64_T_6[11:0] - 12'h1)
               : {1'h0, 11'({fp_c_f64[62:53], _Ec_fix_f64_T_3} - 11'h1)}}
          : is_fp32
              ? {6'h0,
                 Eab_is_greater_f32_1
                   ? 9'(_Eab_f32_1_T_6[8:0] - 9'h1)
                   : {1'h0, 8'({fp_c_f32_1[30:24], _Ec_fix_f32_1_T_3} - 8'h1)},
                 Eab_is_greater_f32_0
                   ? 9'(_Eab_f32_0_T_6[8:0] - 9'h1)
                   : {1'h0, 8'({fp_c_f32_0[30:24], _Ec_fix_f32_0_T_3} - 8'h1)}}
              : {Eab_is_greater_f16_3
                   ? 6'(_Eab_f16_3_T_6[5:0] - 6'h1)
                   : {1'h0, 5'({fp_c_f16_3[14:11], _Ec_fix_f16_3_T_3} - 5'h1)},
                 Eab_is_greater_f16_2
                   ? 6'(_Eab_f16_2_T_6[5:0] - 6'h1)
                   : {1'h0, 5'({fp_c_f16_2[14:11], _Ec_fix_f16_2_T_3} - 5'h1)},
                 Eab_is_greater_f16_1
                   ? 6'(_Eab_f16_1_T_6[5:0] - 6'h1)
                   : {1'h0, 5'({fp_c_f16_1[14:11], _Ec_fix_f16_1_T_3} - 5'h1)},
                 Eab_is_greater_f16_0
                   ? 6'(_Eab_f16_0_T_6[5:0] - 6'h1)
                   : {1'h0, 5'({fp_c_f16_0[14:11], _Ec_fix_f16_0_T_3} - 5'h1)}};
      sign_result_temp_f64_reg2_r <= fp_c_f64[63];
      sign_result_temp_f64_reg2_r_1 <= sign_a_b_f64;
      sign_result_temp_f32_0_reg2_r <= fp_c_f32_0[31];
      sign_result_temp_f32_0_reg2_r_1 <= sign_a_b_f32_0;
      sign_result_temp_f32_1_reg2_r <= fp_c_f32_1[31];
      sign_result_temp_f32_1_reg2_r_1 <= sign_a_b_f32_1;
      sign_result_temp_f16_0_reg2_r <= fp_c_f16_0[15];
      sign_result_temp_f16_0_reg2_r_1 <= sign_a_b_f16_0;
      sign_result_temp_f16_1_reg2_r <= fp_c_f16_1[15];
      sign_result_temp_f16_1_reg2_r_1 <= sign_a_b_f16_1;
      sign_result_temp_f16_2_reg2_r <= fp_c_f16_2[15];
      sign_result_temp_f16_2_reg2_r_1 <= sign_a_b_f16_2;
      sign_result_temp_f16_3_reg2_r <= fp_c_f16_3[15];
      sign_result_temp_f16_3_reg2_r_1 <= sign_a_b_f16_3;
      RNE_reg2_r <= io_round_mode == 3'h0;
      RTZ_reg2_r <= io_round_mode == 3'h1;
      RDN_reg2_r <= RDN;
      RUP_reg2_r <= io_round_mode == 3'h3;
      RMM_reg2_r <= io_round_mode == 3'h4;
      has_zero_f64_reg2_r <= _fp_a_or_b_is_zero_f64_reg2_T | fp_c_is_zero_f64;
      has_zero_f32_0_reg2_r <= _fp_a_or_b_is_zero_f32_0_reg2_T | fp_c_is_zero_f32_0;
      has_zero_f32_1_reg2_r <= _fp_a_or_b_is_zero_f32_1_reg2_T | fp_c_is_zero_f32_1;
      has_zero_f16_0_reg2_r <= _fp_a_or_b_is_zero_f16_0_reg2_T | fp_c_is_zero_f16_0;
      has_zero_f16_1_reg2_r <= _fp_a_or_b_is_zero_f16_1_reg2_T | fp_c_is_zero_f16_1;
      has_zero_f16_2_reg2_r <= _fp_a_or_b_is_zero_f16_2_reg2_T | fp_c_is_zero_f16_2;
      has_zero_f16_3_reg2_r <= _fp_a_or_b_is_zero_f16_3_reg2_T | fp_c_is_zero_f16_3;
      fp_result_fp_a_or_b_is_zero_reg_r <=
        (&io_fp_format)
          ? {fp_c_is_zero_f64
               ? (is_vfmul
                    ? sign_a_b_f64
                    : sign_a_b_f64 & fp_c_f64[63] | RDN & is_sub_f64)
               : fp_c_f64[63],
             fp_c_f64[62:0]}
          : is_fp32
              ? {fp_c_is_zero_f32_1
                   ? (is_vfmul
                        ? sign_a_b_f32_1
                        : sign_a_b_f32_1 & fp_c_f32_1[31] | RDN & is_sub_f32_1)
                   : fp_c_f32_1[31],
                 fp_c_f32_1[30:0],
                 fp_c_is_zero_f32_0
                   ? (is_vfmul
                        ? sign_a_b_f32_0
                        : sign_a_b_f32_0 & fp_c_f32_0[31] | RDN & is_sub_f32_0)
                   : fp_c_f32_0[31],
                 fp_c_f32_0[30:0]}
              : {fp_c_is_zero_f16_3
                   ? (is_vfmul
                        ? sign_a_b_f16_3
                        : sign_a_b_f16_3 & fp_c_f16_3[15] | RDN & is_sub_f16_3)
                   : fp_c_f16_3[15],
                 fp_c_f16_3[14:0],
                 fp_c_is_zero_f16_2
                   ? (is_vfmul
                        ? sign_a_b_f16_2
                        : sign_a_b_f16_2 & fp_c_f16_2[15] | RDN & is_sub_f16_2)
                   : fp_c_f16_2[15],
                 fp_c_f16_2[14:0],
                 fp_c_is_zero_f16_1
                   ? (is_vfmul
                        ? sign_a_b_f16_1
                        : sign_a_b_f16_1 & fp_c_f16_1[15] | RDN & is_sub_f16_1)
                   : fp_c_f16_1[15],
                 fp_c_f16_1[14:0],
                 fp_c_is_zero_f16_0
                   ? (is_vfmul
                        ? sign_a_b_f16_0
                        : sign_a_b_f16_0 & fp_c_f16_0[15] | RDN & is_sub_f16_0)
                   : fp_c_f16_0[15],
                 fp_c_f16_0[14:0]};
      has_nan_f64_reg2_r <=
        io_fp_aIsFpCanonicalNAN
        | (_fp_b_is_inf_f64_T_1
             ? (&(_widen_a_f32_0_T_2[30:23]))
             : (&(_fp_a_f64_T_2[62:52]))) & (|(fp_a_significand_f64[51:0]))
        | io_fp_bIsFpCanonicalNAN
        | (_fp_b_is_inf_f64_T_1 ? (&(widen_b_f32_0[30:23])) : (&(fp_b_f64[62:52])))
        & (|(fp_b_significand_f64[51:0])) | io_fp_cIsFpCanonicalNAN | (&(fp_c_f64[62:52]))
        & (|(fp_c_f64[51:0]));
      has_nan_f64_is_NV_reg2_r <=
        ~io_fp_aIsFpCanonicalNAN
        & (_fp_b_is_inf_f64_T_1
             ? (&(_widen_a_f32_0_T_2[30:23]))
             : (&(_fp_a_f64_T_2[62:52]))) & ~(fp_a_significand_f64[51])
        & (|(fp_a_significand_f64[50:0])) | ~io_fp_bIsFpCanonicalNAN
        & (_fp_b_is_inf_f64_T_1 ? (&(widen_b_f32_0[30:23])) : (&(fp_b_f64[62:52])))
        & ~(fp_b_significand_f64[51]) & (|(fp_b_significand_f64[50:0]))
        | ~io_fp_cIsFpCanonicalNAN & (&(fp_c_f64[62:52])) & ~(fp_c_f64[51])
        & (|(fp_c_f64[50:0])) | _has_inf_f64_is_NV_reg2_T | _has_inf_f64_is_NV_reg2_T_1;
      has_inf_f64_reg2_r <= _has_inf_f64_result_inf_sign_reg2_T | fp_c_is_inf_f64;
      has_inf_f64_is_NV_reg2_r <=
        _has_inf_f64_is_NV_reg2_T | _has_inf_f64_is_NV_reg2_T_1 | fp_c_is_inf_f64
        & _has_inf_f64_result_inf_sign_reg2_T & (fp_c_f64[63] ^ sign_a_b_f64);
      has_inf_f64_result_inf_sign_reg2_r <=
        _has_inf_f64_result_inf_sign_reg2_T ? sign_a_b_f64 : fp_c_f64[63];
      fp_a_or_b_is_zero_f64_reg2_r <= _fp_a_or_b_is_zero_f64_reg2_T;
      has_nan_f32_0_reg2_r <=
        io_fp_aIsFpCanonicalNAN
        | (_fp_b_is_inf_f32_1_T_1
             ? (&(_widen_a_f16_0_T_2[14:10]))
             : (&(_fp_a_f32_0_T_2[30:23]))) & (|(fp_a_significand_f32_0[22:0]))
        | io_fp_bIsFpCanonicalNAN
        | (_fp_b_is_inf_f32_1_T_1 ? (&(widen_b_f16_0[14:10])) : (&(fp_b_f32_0[30:23])))
        & (|(fp_b_significand_f32_0[22:0])) | io_fp_cIsFpCanonicalNAN
        | (&(fp_c_f32_0[30:23])) & (|(fp_c_f32_0[22:0]));
      has_nan_f32_0_is_NV_reg2_r <=
        ~io_fp_aIsFpCanonicalNAN
        & (_fp_b_is_inf_f32_1_T_1
             ? (&(_widen_a_f16_0_T_2[14:10]))
             : (&(_fp_a_f32_0_T_2[30:23]))) & ~(fp_a_significand_f32_0[22])
        & (|(fp_a_significand_f32_0[21:0])) | ~io_fp_bIsFpCanonicalNAN
        & (_fp_b_is_inf_f32_1_T_1 ? (&(widen_b_f16_0[14:10])) : (&(fp_b_f32_0[30:23])))
        & ~(fp_b_significand_f32_0[22]) & (|(fp_b_significand_f32_0[21:0]))
        | ~io_fp_cIsFpCanonicalNAN & (&(fp_c_f32_0[30:23])) & ~(fp_c_f32_0[22])
        & (|(fp_c_f32_0[21:0])) | _has_inf_f32_0_is_NV_reg2_T
        | _has_inf_f32_0_is_NV_reg2_T_1;
      has_inf_f32_0_reg2_r <= _has_inf_f32_0_result_inf_sign_reg2_T | fp_c_is_inf_f32_0;
      has_inf_f32_0_is_NV_reg2_r <=
        _has_inf_f32_0_is_NV_reg2_T | _has_inf_f32_0_is_NV_reg2_T_1 | fp_c_is_inf_f32_0
        & _has_inf_f32_0_result_inf_sign_reg2_T & (fp_c_f32_0[31] ^ sign_a_b_f32_0);
      has_inf_f32_0_result_inf_sign_reg2_r <=
        _has_inf_f32_0_result_inf_sign_reg2_T ? sign_a_b_f32_0 : fp_c_f32_0[31];
      fp_a_or_b_is_zero_f32_0_reg2_r <= _fp_a_or_b_is_zero_f32_0_reg2_T;
      has_nan_f32_1_reg2_r <=
        io_fp_aIsFpCanonicalNAN
        | (_fp_b_is_inf_f32_1_T_1
             ? (&(_widen_a_f16_1_T_2[14:10]))
             : (&(_fp_a_f32_1_T_2[30:23]))) & (|(fp_a_significand_f32_1[22:0]))
        | io_fp_bIsFpCanonicalNAN
        | (_fp_b_is_inf_f32_1_T_1 ? (&(widen_b_f16_1[14:10])) : (&(fp_b_f32_1[30:23])))
        & (|(fp_b_significand_f32_1[22:0])) | io_fp_cIsFpCanonicalNAN
        | (&(fp_c_f32_1[30:23])) & (|(fp_c_f32_1[22:0]));
      has_nan_f32_1_is_NV_reg2_r <=
        ~io_fp_aIsFpCanonicalNAN
        & (_fp_b_is_inf_f32_1_T_1
             ? (&(_widen_a_f16_1_T_2[14:10]))
             : (&(_fp_a_f32_1_T_2[30:23]))) & ~(fp_a_significand_f32_1[22])
        & (|(fp_a_significand_f32_1[21:0])) | ~io_fp_bIsFpCanonicalNAN
        & (_fp_b_is_inf_f32_1_T_1 ? (&(widen_b_f16_1[14:10])) : (&(fp_b_f32_1[30:23])))
        & ~(fp_b_significand_f32_1[22]) & (|(fp_b_significand_f32_1[21:0]))
        | ~io_fp_cIsFpCanonicalNAN & (&(fp_c_f32_1[30:23])) & ~(fp_c_f32_1[22])
        & (|(fp_c_f32_1[21:0])) | _has_inf_f32_1_is_NV_reg2_T
        | _has_inf_f32_1_is_NV_reg2_T_1;
      has_inf_f32_1_reg2_r <= _has_inf_f32_1_result_inf_sign_reg2_T | fp_c_is_inf_f32_1;
      has_inf_f32_1_is_NV_reg2_r <=
        _has_inf_f32_1_is_NV_reg2_T | _has_inf_f32_1_is_NV_reg2_T_1 | fp_c_is_inf_f32_1
        & _has_inf_f32_1_result_inf_sign_reg2_T & (fp_c_f32_1[31] ^ sign_a_b_f32_1);
      has_inf_f32_1_result_inf_sign_reg2_r <=
        _has_inf_f32_1_result_inf_sign_reg2_T ? sign_a_b_f32_1 : fp_c_f32_1[31];
      fp_a_or_b_is_zero_f32_1_reg2_r <= _fp_a_or_b_is_zero_f32_1_reg2_T;
      has_nan_f16_0_reg2_r <=
        io_fp_aIsFpCanonicalNAN | (&(_fp_a_f16_0_T_2[14:10])) & (|(_fp_a_f16_0_T_2[9:0]))
        | io_fp_bIsFpCanonicalNAN | (&(fp_b_f16_0[14:10])) & (|(fp_b_f16_0[9:0]))
        | io_fp_cIsFpCanonicalNAN | (&(fp_c_f16_0[14:10])) & (|(fp_c_f16_0[9:0]));
      has_nan_f16_0_is_NV_reg2_r <=
        ~io_fp_aIsFpCanonicalNAN & (&(_fp_a_f16_0_T_2[14:10])) & ~(_fp_a_f16_0_T_2[9])
        & (|(_fp_a_f16_0_T_2[8:0])) | ~io_fp_bIsFpCanonicalNAN & (&(fp_b_f16_0[14:10]))
        & ~(fp_b_f16_0[9]) & (|(fp_b_f16_0[8:0])) | ~io_fp_cIsFpCanonicalNAN
        & (&(fp_c_f16_0[14:10])) & ~(fp_c_f16_0[9]) & (|(fp_c_f16_0[8:0]))
        | _has_inf_f16_0_is_NV_reg2_T | _has_inf_f16_0_is_NV_reg2_T_1;
      has_inf_f16_0_reg2_r <= _has_inf_f16_0_result_inf_sign_reg2_T | fp_c_is_inf_f16_0;
      has_inf_f16_0_is_NV_reg2_r <=
        _has_inf_f16_0_is_NV_reg2_T | _has_inf_f16_0_is_NV_reg2_T_1 | fp_c_is_inf_f16_0
        & _has_inf_f16_0_result_inf_sign_reg2_T & (fp_c_f16_0[15] ^ sign_a_b_f16_0);
      has_inf_f16_0_result_inf_sign_reg2_r <=
        _has_inf_f16_0_result_inf_sign_reg2_T ? sign_a_b_f16_0 : fp_c_f16_0[15];
      fp_a_or_b_is_zero_f16_0_reg2_r <= _fp_a_or_b_is_zero_f16_0_reg2_T;
      has_nan_f16_1_reg2_r <=
        io_fp_aIsFpCanonicalNAN | (&(_fp_a_f16_1_T_2[14:10])) & (|(_fp_a_f16_1_T_2[9:0]))
        | io_fp_bIsFpCanonicalNAN | (&(fp_b_f16_1[14:10])) & (|(fp_b_f16_1[9:0]))
        | io_fp_cIsFpCanonicalNAN | (&(fp_c_f16_1[14:10])) & (|(fp_c_f16_1[9:0]));
      has_nan_f16_1_is_NV_reg2_r <=
        ~io_fp_aIsFpCanonicalNAN & (&(_fp_a_f16_1_T_2[14:10])) & ~(_fp_a_f16_1_T_2[9])
        & (|(_fp_a_f16_1_T_2[8:0])) | ~io_fp_bIsFpCanonicalNAN & (&(fp_b_f16_1[14:10]))
        & ~(fp_b_f16_1[9]) & (|(fp_b_f16_1[8:0])) | ~io_fp_cIsFpCanonicalNAN
        & (&(fp_c_f16_1[14:10])) & ~(fp_c_f16_1[9]) & (|(fp_c_f16_1[8:0]))
        | _has_inf_f16_1_is_NV_reg2_T | _has_inf_f16_1_is_NV_reg2_T_1;
      has_inf_f16_1_reg2_r <= _has_inf_f16_1_result_inf_sign_reg2_T | fp_c_is_inf_f16_1;
      has_inf_f16_1_is_NV_reg2_r <=
        _has_inf_f16_1_is_NV_reg2_T | _has_inf_f16_1_is_NV_reg2_T_1 | fp_c_is_inf_f16_1
        & _has_inf_f16_1_result_inf_sign_reg2_T & (fp_c_f16_1[15] ^ sign_a_b_f16_1);
      has_inf_f16_1_result_inf_sign_reg2_r <=
        _has_inf_f16_1_result_inf_sign_reg2_T ? sign_a_b_f16_1 : fp_c_f16_1[15];
      fp_a_or_b_is_zero_f16_1_reg2_r <= _fp_a_or_b_is_zero_f16_1_reg2_T;
      has_nan_f16_2_reg2_r <=
        io_fp_aIsFpCanonicalNAN | (&(_fp_a_f16_2_T_2[14:10])) & (|(_fp_a_f16_2_T_2[9:0]))
        | io_fp_bIsFpCanonicalNAN | (&(fp_b_f16_2[14:10])) & (|(fp_b_f16_2[9:0]))
        | io_fp_cIsFpCanonicalNAN | (&(fp_c_f16_2[14:10])) & (|(fp_c_f16_2[9:0]));
      has_nan_f16_2_is_NV_reg2_r <=
        ~io_fp_aIsFpCanonicalNAN & (&(_fp_a_f16_2_T_2[14:10])) & ~(_fp_a_f16_2_T_2[9])
        & (|(_fp_a_f16_2_T_2[8:0])) | ~io_fp_bIsFpCanonicalNAN & (&(fp_b_f16_2[14:10]))
        & ~(fp_b_f16_2[9]) & (|(fp_b_f16_2[8:0])) | ~io_fp_cIsFpCanonicalNAN
        & (&(fp_c_f16_2[14:10])) & ~(fp_c_f16_2[9]) & (|(fp_c_f16_2[8:0]))
        | _has_inf_f16_2_is_NV_reg2_T | _has_inf_f16_2_is_NV_reg2_T_1;
      has_inf_f16_2_reg2_r <= _has_inf_f16_2_result_inf_sign_reg2_T | fp_c_is_inf_f16_2;
      has_inf_f16_2_is_NV_reg2_r <=
        _has_inf_f16_2_is_NV_reg2_T | _has_inf_f16_2_is_NV_reg2_T_1 | fp_c_is_inf_f16_2
        & _has_inf_f16_2_result_inf_sign_reg2_T & (fp_c_f16_2[15] ^ sign_a_b_f16_2);
      has_inf_f16_2_result_inf_sign_reg2_r <=
        _has_inf_f16_2_result_inf_sign_reg2_T ? sign_a_b_f16_2 : fp_c_f16_2[15];
      fp_a_or_b_is_zero_f16_2_reg2_r <= _fp_a_or_b_is_zero_f16_2_reg2_T;
      has_nan_f16_3_reg2_r <=
        io_fp_aIsFpCanonicalNAN | (&(_fp_a_f16_3_T_2[14:10])) & (|(_fp_a_f16_3_T_2[9:0]))
        | io_fp_bIsFpCanonicalNAN | (&(fp_b_f16_3[14:10])) & (|(fp_b_f16_3[9:0]))
        | io_fp_cIsFpCanonicalNAN | (&(fp_c_f16_3[14:10])) & (|(fp_c_f16_3[9:0]));
      has_nan_f16_3_is_NV_reg2_r <=
        ~io_fp_aIsFpCanonicalNAN & (&(_fp_a_f16_3_T_2[14:10])) & ~(_fp_a_f16_3_T_2[9])
        & (|(_fp_a_f16_3_T_2[8:0])) | ~io_fp_bIsFpCanonicalNAN & (&(fp_b_f16_3[14:10]))
        & ~(fp_b_f16_3[9]) & (|(fp_b_f16_3[8:0])) | ~io_fp_cIsFpCanonicalNAN
        & (&(fp_c_f16_3[14:10])) & ~(fp_c_f16_3[9]) & (|(fp_c_f16_3[8:0]))
        | _has_inf_f16_3_is_NV_reg2_T | _has_inf_f16_3_is_NV_reg2_T_1;
      has_inf_f16_3_reg2_r <= _has_inf_f16_3_result_inf_sign_reg2_T | fp_c_is_inf_f16_3;
      has_inf_f16_3_is_NV_reg2_r <=
        _has_inf_f16_3_is_NV_reg2_T | _has_inf_f16_3_is_NV_reg2_T_1 | fp_c_is_inf_f16_3
        & _has_inf_f16_3_result_inf_sign_reg2_T & (fp_c_f16_3[15] ^ sign_a_b_f16_3);
      has_inf_f16_3_result_inf_sign_reg2_r <=
        _has_inf_f16_3_result_inf_sign_reg2_T ? sign_a_b_f16_3 : fp_c_f16_3[15];
      fp_a_or_b_is_zero_f16_3_reg2_r <= _fp_a_or_b_is_zero_f16_3_reg2_T;
      is_vec_reg2_r <= io_is_vec;
    end
    if (fire_reg0_last_r) begin
      is_fp64_reg1 <= is_fp64_reg0;
      is_fp32_reg1 <= is_fp32_reg0;
      adder_is_negative_reg1 <=
        {_adder_f16_3_T_2[13],
         _adder_f16_2_T_2[13],
         is_fp32_reg0 ? _adder_f32_1_T_2[26] : _adder_f16_1_T_2[13],
         is_fp64_reg0
           ? _adder_f64_T_2[55]
           : is_fp32_reg0 ? _adder_f32_0_T_2[26] : _adder_f16_0_T_2[13]};
      E_greater_reg2_r_1 <= E_greater_reg2_r;
      tzd_adder_reg1 <= tzd_adder_reg_d;
      lzd_adder_inv_mask_reg1 <=
        is_fp64_reg0
          ? lzd_adder_inv_mask_f64_reg_d
          : {11'h0,
             is_fp32_reg0
               ? {_lshift_mask_valid_f32_reg_d_T, _lshift_mask_valid_f32_reg_d_T_2}
               : {4'h0,
                  _lshift_mask_valid_f16_reg_d_T,
                  _lshift_mask_valid_f16_reg_d_T_2,
                  _lshift_mask_valid_f16_reg_d_T_4,
                  _lshift_mask_valid_f16_reg_d_T_6}};
      lshift_mask_valid_reg <=
        is_fp64_reg0
          ? {3'h0, lzd_adder_inv_mask_f64_reg_d == lshift_value_mask_f64}
          : is_fp32_reg0
              ? {2'h0,
                 _lshift_mask_valid_f32_reg_d_T == lshift_value_mask_f32_1,
                 _lshift_mask_valid_f32_reg_d_T_2 == lshift_value_mask_f32_0}
              : {_lshift_mask_valid_f16_reg_d_T == lshift_value_mask_f16_3,
                 _lshift_mask_valid_f16_reg_d_T_2 == lshift_value_mask_f16_2,
                 _lshift_mask_valid_f16_reg_d_T_4 == lshift_value_mask_f16_1,
                 _lshift_mask_valid_f16_reg_d_T_6 == lshift_value_mask_f16_0};
      adder_reg1 <=
        is_fp64_reg0
          ? adder_f64
          : {10'h0,
             is_fp32_reg0
               ? {_adder_f32_1_T_2,
                  _adder_lowbit_f64_T[105:58],
                  _adder_f32_1_T_10,
                  _adder_f32_0_T_2,
                  _adder_lowbit_f64_T[47:0],
                  _adder_f32_0_T_10}
               : {2'h0,
                  _adder_f16_3_T_2,
                  _adder_lowbit_f64_T[105:84],
                  _adder_f16_3_T_10,
                  _adder_f16_2_T_2,
                  _adder_lowbit_f64_T[79:58],
                  _adder_f16_2_T_10,
                  _adder_f16_1_T_2,
                  _adder_lowbit_f64_T[47:26],
                  _adder_f16_1_T_10,
                  _adder_f16_0_T_2,
                  _adder_lowbit_f64_T[21:0],
                  _adder_f16_0_T_10}};
      sign_result_temp_f64_reg2_r_2 <=
        _adder_f64_T_2[55] ? sign_result_temp_f64_reg2_r : sign_result_temp_f64_reg2_r_1;
      sign_result_temp_f32_0_reg2_r_2 <=
        _adder_f32_0_T_2[26]
          ? sign_result_temp_f32_0_reg2_r
          : sign_result_temp_f32_0_reg2_r_1;
      sign_result_temp_f32_1_reg2_r_2 <=
        _adder_f32_1_T_2[26]
          ? sign_result_temp_f32_1_reg2_r
          : sign_result_temp_f32_1_reg2_r_1;
      sign_result_temp_f16_0_reg2_r_2 <=
        _adder_f16_0_T_2[13]
          ? sign_result_temp_f16_0_reg2_r
          : sign_result_temp_f16_0_reg2_r_1;
      sign_result_temp_f16_1_reg2_r_2 <=
        _adder_f16_1_T_2[13]
          ? sign_result_temp_f16_1_reg2_r
          : sign_result_temp_f16_1_reg2_r_1;
      sign_result_temp_f16_2_reg2_r_2 <=
        _adder_f16_2_T_2[13]
          ? sign_result_temp_f16_2_reg2_r
          : sign_result_temp_f16_2_reg2_r_1;
      sign_result_temp_f16_3_reg2_r_2 <=
        _adder_f16_3_T_2[13]
          ? sign_result_temp_f16_3_reg2_r
          : sign_result_temp_f16_3_reg2_r_1;
      RNE_reg2_r_1 <= RNE_reg2_r;
      RTZ_reg2_r_1 <= RTZ_reg2_r;
      RDN_reg2_r_1 <= RDN_reg2_r;
      RUP_reg2_r_1 <= RUP_reg2_r;
      RMM_reg2_r_1 <= RMM_reg2_r;
      sticky_f64_reg2_r <= rshift_sticky_reg[0];
      sticky_f32_0_reg2_r <= rshift_sticky_reg[0];
      sticky_f32_1_reg2_r <= rshift_sticky_reg[1];
      sticky_f16_0_reg2_r <= rshift_sticky_reg[0];
      sticky_f16_1_reg2_r <= rshift_sticky_reg[1];
      sticky_f16_2_reg2_r <= rshift_sticky_reg[2];
      sticky_f16_3_reg2_r <= rshift_sticky_reg[3];
      sticky_uf_f64_reg2_r <= rshift_sticky_reg[0];
      sticky_uf_f32_0_reg2_r <= rshift_sticky_reg[0];
      sticky_uf_f32_1_reg2_r <= rshift_sticky_reg[1];
      sticky_uf_f16_0_reg2_r <= rshift_sticky_reg[0];
      sticky_uf_f16_1_reg2_r <= rshift_sticky_reg[1];
      sticky_uf_f16_2_reg2_r <= rshift_sticky_reg[2];
      sticky_uf_f16_3_reg2_r <= rshift_sticky_reg[3];
      normal_result_is_zero_f64_reg2_r <= adder_f64 == 164'h0;
      normal_result_is_zero_f32_0_reg2_r <=
        {_adder_f32_0_T_2, _adder_lowbit_f64_T[47:0], _adder_f32_0_T_10} == 77'h0;
      normal_result_is_zero_f32_1_reg2_r <=
        {_adder_f32_1_T_2, _adder_lowbit_f64_T[105:58], _adder_f32_1_T_10} == 77'h0;
      normal_result_is_zero_f16_0_reg2_r <=
        {_adder_f16_0_T_2, _adder_lowbit_f64_T[21:0], _adder_f16_0_T_10} == 38'h0;
      normal_result_is_zero_f16_1_reg2_r <=
        {_adder_f16_1_T_2, _adder_lowbit_f64_T[47:26], _adder_f16_1_T_10} == 38'h0;
      normal_result_is_zero_f16_2_reg2_r <=
        {_adder_f16_2_T_2, _adder_lowbit_f64_T[79:58], _adder_f16_2_T_10} == 38'h0;
      normal_result_is_zero_f16_3_reg2_r <=
        {_adder_f16_3_T_2, _adder_lowbit_f64_T[105:84], _adder_f16_3_T_10} == 38'h0;
      has_zero_f64_reg2_r_1 <= has_zero_f64_reg2_r;
      has_zero_f32_0_reg2_r_1 <= has_zero_f32_0_reg2_r;
      has_zero_f32_1_reg2_r_1 <= has_zero_f32_1_reg2_r;
      has_zero_f16_0_reg2_r_1 <= has_zero_f16_0_reg2_r;
      has_zero_f16_1_reg2_r_1 <= has_zero_f16_1_reg2_r;
      has_zero_f16_2_reg2_r_1 <= has_zero_f16_2_reg2_r;
      has_zero_f16_3_reg2_r_1 <= has_zero_f16_3_reg2_r;
      fp_result_fp_a_or_b_is_zero_reg_r_1 <= fp_result_fp_a_or_b_is_zero_reg_r;
      has_nan_f64_reg2_r_1 <= has_nan_f64_reg2_r;
      has_nan_f64_is_NV_reg2_r_1 <= has_nan_f64_is_NV_reg2_r;
      has_inf_f64_reg2_r_1 <= has_inf_f64_reg2_r;
      has_inf_f64_is_NV_reg2_r_1 <= has_inf_f64_is_NV_reg2_r;
      has_inf_f64_result_inf_sign_reg2_r_1 <= has_inf_f64_result_inf_sign_reg2_r;
      fp_a_or_b_is_zero_f64_reg2_r_1 <= fp_a_or_b_is_zero_f64_reg2_r;
      has_nan_f32_0_reg2_r_1 <= has_nan_f32_0_reg2_r;
      has_nan_f32_0_is_NV_reg2_r_1 <= has_nan_f32_0_is_NV_reg2_r;
      has_inf_f32_0_reg2_r_1 <= has_inf_f32_0_reg2_r;
      has_inf_f32_0_is_NV_reg2_r_1 <= has_inf_f32_0_is_NV_reg2_r;
      has_inf_f32_0_result_inf_sign_reg2_r_1 <= has_inf_f32_0_result_inf_sign_reg2_r;
      fp_a_or_b_is_zero_f32_0_reg2_r_1 <= fp_a_or_b_is_zero_f32_0_reg2_r;
      has_nan_f32_1_reg2_r_1 <= has_nan_f32_1_reg2_r;
      has_nan_f32_1_is_NV_reg2_r_1 <= has_nan_f32_1_is_NV_reg2_r;
      has_inf_f32_1_reg2_r_1 <= has_inf_f32_1_reg2_r;
      has_inf_f32_1_is_NV_reg2_r_1 <= has_inf_f32_1_is_NV_reg2_r;
      has_inf_f32_1_result_inf_sign_reg2_r_1 <= has_inf_f32_1_result_inf_sign_reg2_r;
      fp_a_or_b_is_zero_f32_1_reg2_r_1 <= fp_a_or_b_is_zero_f32_1_reg2_r;
      has_nan_f16_0_reg2_r_1 <= has_nan_f16_0_reg2_r;
      has_nan_f16_0_is_NV_reg2_r_1 <= has_nan_f16_0_is_NV_reg2_r;
      has_inf_f16_0_reg2_r_1 <= has_inf_f16_0_reg2_r;
      has_inf_f16_0_is_NV_reg2_r_1 <= has_inf_f16_0_is_NV_reg2_r;
      has_inf_f16_0_result_inf_sign_reg2_r_1 <= has_inf_f16_0_result_inf_sign_reg2_r;
      fp_a_or_b_is_zero_f16_0_reg2_r_1 <= fp_a_or_b_is_zero_f16_0_reg2_r;
      has_nan_f16_1_reg2_r_1 <= has_nan_f16_1_reg2_r;
      has_nan_f16_1_is_NV_reg2_r_1 <= has_nan_f16_1_is_NV_reg2_r;
      has_inf_f16_1_reg2_r_1 <= has_inf_f16_1_reg2_r;
      has_inf_f16_1_is_NV_reg2_r_1 <= has_inf_f16_1_is_NV_reg2_r;
      has_inf_f16_1_result_inf_sign_reg2_r_1 <= has_inf_f16_1_result_inf_sign_reg2_r;
      fp_a_or_b_is_zero_f16_1_reg2_r_1 <= fp_a_or_b_is_zero_f16_1_reg2_r;
      has_nan_f16_2_reg2_r_1 <= has_nan_f16_2_reg2_r;
      has_nan_f16_2_is_NV_reg2_r_1 <= has_nan_f16_2_is_NV_reg2_r;
      has_inf_f16_2_reg2_r_1 <= has_inf_f16_2_reg2_r;
      has_inf_f16_2_is_NV_reg2_r_1 <= has_inf_f16_2_is_NV_reg2_r;
      has_inf_f16_2_result_inf_sign_reg2_r_1 <= has_inf_f16_2_result_inf_sign_reg2_r;
      fp_a_or_b_is_zero_f16_2_reg2_r_1 <= fp_a_or_b_is_zero_f16_2_reg2_r;
      has_nan_f16_3_reg2_r_1 <= has_nan_f16_3_reg2_r;
      has_nan_f16_3_is_NV_reg2_r_1 <= has_nan_f16_3_is_NV_reg2_r;
      has_inf_f16_3_reg2_r_1 <= has_inf_f16_3_reg2_r;
      has_inf_f16_3_is_NV_reg2_r_1 <= has_inf_f16_3_is_NV_reg2_r;
      has_inf_f16_3_result_inf_sign_reg2_r_1 <= has_inf_f16_3_result_inf_sign_reg2_r;
      fp_a_or_b_is_zero_f16_3_reg2_r_1 <= fp_a_or_b_is_zero_f16_3_reg2_r;
      is_vec_reg2_r_1 <= is_vec_reg2_r;
    end
    if (fire_reg1_last_r) begin
      is_fp64_reg2 <= is_fp64_reg1;
      is_fp32_reg2 <= is_fp32_reg1;
      adder_is_negative_reg2 <= adder_is_negative_reg1;
      E_greater_reg2 <= E_greater_reg2_r_1;
      fraction_result_no_round_reg <=
        is_fp64_reg1
          ? lshift_adder_inv_fix_f64[54:3]
          : {6'h0,
             is_fp32_reg1
               ? {lshift_adder_inv_fix_f32_1[25:3], lshift_adder_inv_fix_f32_0[25:3]}
               : {6'h0,
                  lshift_adder_inv_fix_f16_3[12:3],
                  lshift_adder_inv_fix_f16_2[12:3],
                  lshift_adder_inv_fix_f16_1[12:3],
                  lshift_adder_inv_fix_f16_0[12:3]}};
      sign_result_temp_f64_reg2 <= sign_result_temp_f64_reg2_r_2;
      sign_result_temp_f32_0_reg2 <= sign_result_temp_f32_0_reg2_r_2;
      sign_result_temp_f32_1_reg2 <= sign_result_temp_f32_1_reg2_r_2;
      sign_result_temp_f16_0_reg2 <= sign_result_temp_f16_0_reg2_r_2;
      sign_result_temp_f16_1_reg2 <= sign_result_temp_f16_1_reg2_r_2;
      sign_result_temp_f16_2_reg2 <= sign_result_temp_f16_2_reg2_r_2;
      sign_result_temp_f16_3_reg2 <= sign_result_temp_f16_3_reg2_r_2;
      RNE_reg2 <= RNE_reg2_r_1;
      RTZ_reg2 <= RTZ_reg2_r_1;
      RDN_reg2 <= RDN_reg2_r_1;
      RUP_reg2 <= RUP_reg2_r_1;
      RMM_reg2 <= RMM_reg2_r_1;
      sticky_f64_reg2 <= sticky_f64_reg2_r | _sticky_uf_f64_reg2_T < 8'h6C;
      sticky_f32_0_reg2 <= sticky_f32_0_reg2_r | _sticky_uf_f32_0_reg2_T < 7'h32;
      sticky_f32_1_reg2 <= sticky_f32_1_reg2_r | _sticky_uf_f32_1_reg2_T < 7'h32;
      sticky_f16_0_reg2 <= sticky_f16_0_reg2_r | _sticky_uf_f16_0_reg2_T < 6'h18;
      sticky_f16_1_reg2 <= sticky_f16_1_reg2_r | _sticky_uf_f16_1_reg2_T < 6'h18;
      sticky_f16_2_reg2 <= sticky_f16_2_reg2_r | _sticky_uf_f16_2_reg2_T < 6'h18;
      sticky_f16_3_reg2 <= sticky_f16_3_reg2_r | _sticky_uf_f16_3_reg2_T < 6'h18;
      sticky_uf_f64_reg2 <= sticky_uf_f64_reg2_r | _sticky_uf_f64_reg2_T < 8'h6B;
      sticky_uf_f32_0_reg2 <= sticky_uf_f32_0_reg2_r | _sticky_uf_f32_0_reg2_T < 7'h31;
      sticky_uf_f32_1_reg2 <= sticky_uf_f32_1_reg2_r | _sticky_uf_f32_1_reg2_T < 7'h31;
      sticky_uf_f16_0_reg2 <= sticky_uf_f16_0_reg2_r | _sticky_uf_f16_0_reg2_T < 6'h17;
      sticky_uf_f16_1_reg2 <= sticky_uf_f16_1_reg2_r | _sticky_uf_f16_1_reg2_T < 6'h17;
      sticky_uf_f16_2_reg2 <= sticky_uf_f16_2_reg2_r | _sticky_uf_f16_2_reg2_T < 6'h17;
      sticky_uf_f16_3_reg2 <= sticky_uf_f16_3_reg2_r | _sticky_uf_f16_3_reg2_T < 6'h17;
      round_lshift_f64_reg2 <= lshift_adder_inv_fix_f64[1];
      round_lshift_f32_0_reg2 <= lshift_adder_inv_fix_f32_0[1];
      round_lshift_f32_1_Reg2 <= lshift_adder_inv_fix_f32_1[1];
      round_lshift_f16_0_reg2 <= lshift_adder_inv_fix_f16_0[1];
      round_lshift_f16_1_reg2 <= lshift_adder_inv_fix_f16_1[1];
      round_lshift_f16_2_reg2 <= lshift_adder_inv_fix_f16_2[1];
      round_lshift_f16_3_reg2 <= lshift_adder_inv_fix_f16_3[1];
      guard_lshift_f64_reg2 <= lshift_adder_inv_fix_f64[2];
      guard_lshift_f32_0_reg2 <= lshift_adder_inv_fix_f32_0[2];
      guard_lshift_f32_1_reg2 <= lshift_adder_inv_fix_f32_1[2];
      guard_lshift_f16_0_reg2 <= lshift_adder_inv_fix_f16_0[2];
      guard_lshift_f16_1_reg2 <= lshift_adder_inv_fix_f16_1[2];
      guard_lshift_f16_2_reg2 <= lshift_adder_inv_fix_f16_2[2];
      guard_lshift_f16_3_reg2 <= lshift_adder_inv_fix_f16_3[2];
      round_lshift_uf_f64_reg2 <= lshift_adder_inv_fix_f64[0];
      round_lshift_uf_f32_0_reg2 <= lshift_adder_inv_fix_f32_0[0];
      round_lshift_uf_f32_1_reg2 <= lshift_adder_inv_fix_f32_1[0];
      round_lshift_uf_f16_0_reg2 <= lshift_adder_inv_fix_f16_0[0];
      round_lshift_uf_f16_1_reg2 <= lshift_adder_inv_fix_f16_1[0];
      round_lshift_uf_f16_2_reg2 <= lshift_adder_inv_fix_f16_2[0];
      round_lshift_uf_f16_3_reg2 <= lshift_adder_inv_fix_f16_3[0];
      is_fix_reg2 <=
        is_fp64_reg1
          ? {3'h0, is_fix_f64}
          : is_fp32_reg1
              ? {2'h0, is_fix_f32_1, is_fix_f32_0}
              : {is_fix_f16_3, is_fix_f16_2, is_fix_f16_1, is_fix_f16_0};
      lshift_value_reg2 <=
        is_fp64_reg1
          ? {16'h0, lzd_adder_inv_mask_f64_reg1}
          : is_fp32_reg1
              ? {10'h0, lzd_adder_inv_mask_f32_1_reg1, lzd_adder_inv_mask_f32_0_reg1}
              : {lzd_adder_inv_mask_f16_3_reg1,
                 lzd_adder_inv_mask_f16_2_reg1,
                 lzd_adder_inv_mask_f16_1_reg1,
                 lzd_adder_inv_mask_f16_0_reg1};
      exponent_is_min_f64 <=
        ~(lshift_adder_inv_fix_f64[55]) & lshift_mask_valid_reg[0] & ~is_fix_f64;
      exponent_is_min_f32_0 <=
        ~(lshift_adder_inv_fix_f32_0[26]) & lshift_mask_valid_reg[0] & ~is_fix_f32_0;
      exponent_is_min_f32_1 <=
        ~(lshift_adder_inv_fix_f32_1[26]) & lshift_mask_valid_reg[1] & ~is_fix_f32_1;
      exponent_is_min_f16_0 <=
        ~(lshift_adder_inv_fix_f16_0[13]) & lshift_mask_valid_reg[0] & ~is_fix_f16_0;
      exponent_is_min_f16_1 <=
        ~(lshift_adder_inv_fix_f16_1[13]) & lshift_mask_valid_reg[1] & ~is_fix_f16_1;
      exponent_is_min_f16_2 <=
        ~(lshift_adder_inv_fix_f16_2[13]) & lshift_mask_valid_reg[2] & ~is_fix_f16_2;
      exponent_is_min_f16_3 <=
        ~(lshift_adder_inv_fix_f16_3[13]) & lshift_mask_valid_reg[3] & ~is_fix_f16_3;
      normal_result_is_zero_f64_reg2 <= normal_result_is_zero_f64_reg2_r;
      normal_result_is_zero_f32_0_reg2 <= normal_result_is_zero_f32_0_reg2_r;
      normal_result_is_zero_f32_1_reg2 <= normal_result_is_zero_f32_1_reg2_r;
      normal_result_is_zero_f16_0_reg2 <= normal_result_is_zero_f16_0_reg2_r;
      normal_result_is_zero_f16_1_reg2 <= normal_result_is_zero_f16_1_reg2_r;
      normal_result_is_zero_f16_2_reg2 <= normal_result_is_zero_f16_2_reg2_r;
      normal_result_is_zero_f16_3_reg2 <= normal_result_is_zero_f16_3_reg2_r;
      has_zero_f64_reg2_r_2 <= has_zero_f64_reg2_r_1;
      has_zero_f32_0_reg2_r_2 <= has_zero_f32_0_reg2_r_1;
      has_zero_f32_1_reg2_r_2 <= has_zero_f32_1_reg2_r_1;
      has_zero_f16_0_reg2_r_2 <= has_zero_f16_0_reg2_r_1;
      has_zero_f16_1_reg2_r_2 <= has_zero_f16_1_reg2_r_1;
      has_zero_f16_2_reg2_r_2 <= has_zero_f16_2_reg2_r_1;
      has_zero_f16_3_reg2_r_2 <= has_zero_f16_3_reg2_r_1;
      fp_result_fp_a_or_b_is_zero_reg <= fp_result_fp_a_or_b_is_zero_reg_r_1;
      has_nan_f64_reg2 <= has_nan_f64_reg2_r_1;
      has_nan_f64_is_NV_reg2 <= has_nan_f64_is_NV_reg2_r_1;
      has_inf_f64_reg2 <= has_inf_f64_reg2_r_1;
      has_inf_f64_is_NV_reg2 <= has_inf_f64_is_NV_reg2_r_1;
      has_inf_f64_result_inf_sign_reg2 <= has_inf_f64_result_inf_sign_reg2_r_1;
      fp_a_or_b_is_zero_f64_reg2 <= fp_a_or_b_is_zero_f64_reg2_r_1;
      has_nan_f32_0_reg2 <= has_nan_f32_0_reg2_r_1;
      has_nan_f32_0_is_NV_reg2 <= has_nan_f32_0_is_NV_reg2_r_1;
      has_inf_f32_0_reg2 <= has_inf_f32_0_reg2_r_1;
      has_inf_f32_0_is_NV_reg2 <= has_inf_f32_0_is_NV_reg2_r_1;
      has_inf_f32_0_result_inf_sign_reg2 <= has_inf_f32_0_result_inf_sign_reg2_r_1;
      fp_a_or_b_is_zero_f32_0_reg2 <= fp_a_or_b_is_zero_f32_0_reg2_r_1;
      has_nan_f32_1_reg2 <= has_nan_f32_1_reg2_r_1;
      has_nan_f32_1_is_NV_reg2 <= has_nan_f32_1_is_NV_reg2_r_1;
      has_inf_f32_1_reg2 <= has_inf_f32_1_reg2_r_1;
      has_inf_f32_1_is_NV_reg2 <= has_inf_f32_1_is_NV_reg2_r_1;
      has_inf_f32_1_result_inf_sign_reg2 <= has_inf_f32_1_result_inf_sign_reg2_r_1;
      fp_a_or_b_is_zero_f32_1_reg2 <= fp_a_or_b_is_zero_f32_1_reg2_r_1;
      has_nan_f16_0_reg2 <= has_nan_f16_0_reg2_r_1;
      has_nan_f16_0_is_NV_reg2 <= has_nan_f16_0_is_NV_reg2_r_1;
      has_inf_f16_0_reg2 <= has_inf_f16_0_reg2_r_1;
      has_inf_f16_0_is_NV_reg2 <= has_inf_f16_0_is_NV_reg2_r_1;
      has_inf_f16_0_result_inf_sign_reg2 <= has_inf_f16_0_result_inf_sign_reg2_r_1;
      fp_a_or_b_is_zero_f16_0_reg2 <= fp_a_or_b_is_zero_f16_0_reg2_r_1;
      has_nan_f16_1_reg2 <= has_nan_f16_1_reg2_r_1;
      has_nan_f16_1_is_NV_reg2 <= has_nan_f16_1_is_NV_reg2_r_1;
      has_inf_f16_1_reg2 <= has_inf_f16_1_reg2_r_1;
      has_inf_f16_1_is_NV_reg2 <= has_inf_f16_1_is_NV_reg2_r_1;
      has_inf_f16_1_result_inf_sign_reg2 <= has_inf_f16_1_result_inf_sign_reg2_r_1;
      fp_a_or_b_is_zero_f16_1_reg2 <= fp_a_or_b_is_zero_f16_1_reg2_r_1;
      has_nan_f16_2_reg2 <= has_nan_f16_2_reg2_r_1;
      has_nan_f16_2_is_NV_reg2 <= has_nan_f16_2_is_NV_reg2_r_1;
      has_inf_f16_2_reg2 <= has_inf_f16_2_reg2_r_1;
      has_inf_f16_2_is_NV_reg2 <= has_inf_f16_2_is_NV_reg2_r_1;
      has_inf_f16_2_result_inf_sign_reg2 <= has_inf_f16_2_result_inf_sign_reg2_r_1;
      fp_a_or_b_is_zero_f16_2_reg2 <= fp_a_or_b_is_zero_f16_2_reg2_r_1;
      has_nan_f16_3_reg2 <= has_nan_f16_3_reg2_r_1;
      has_nan_f16_3_is_NV_reg2 <= has_nan_f16_3_is_NV_reg2_r_1;
      has_inf_f16_3_reg2 <= has_inf_f16_3_reg2_r_1;
      has_inf_f16_3_is_NV_reg2 <= has_inf_f16_3_is_NV_reg2_r_1;
      has_inf_f16_3_result_inf_sign_reg2 <= has_inf_f16_3_result_inf_sign_reg2_r_1;
      fp_a_or_b_is_zero_f16_3_reg2 <= fp_a_or_b_is_zero_f16_3_reg2_r_1;
      is_vec_reg2 <= is_vec_reg2_r_1;
    end
  end // always @(posedge)
  BoothEncoderF64F32F16 U_BoothEncoder (
    .io_in_a
      ((&io_fp_format)
         ? fp_a_significand_f64
         : is_fp32
             ? {fp_a_significand_f32_1, 5'h0, fp_a_significand_f32_0}
             : {|(_fp_a_f16_3_T_2[14:10]),
                _fp_a_f16_3_T_2[9:0],
                2'h0,
                |(_fp_a_f16_2_T_2[14:10]),
                _fp_a_f16_2_T_2[9:0],
                5'h0,
                |(_fp_a_f16_1_T_2[14:10]),
                _fp_a_f16_1_T_2[9:0],
                2'h0,
                |(_fp_a_f16_0_T_2[14:10]),
                _fp_a_f16_0_T_2[9:0]}),
    .io_in_b
      ((&io_fp_format)
         ? fp_b_significand_f64
         : is_fp32
             ? {fp_b_significand_f32_1, 5'h0, fp_b_significand_f32_0}
             : {|(fp_b_f16_3[14:10]),
                fp_b_f16_3[9:0],
                2'h0,
                |(fp_b_f16_2[14:10]),
                fp_b_f16_2[9:0],
                5'h0,
                |(fp_b_f16_1[14:10]),
                fp_b_f16_1[9:0],
                2'h0,
                |(fp_b_f16_0[14:10]),
                fp_b_f16_0[9:0]}),
    .io_is_fp64   (&io_fp_format),
    .io_is_fp32   (is_fp32),
    .io_out_pp_0  (_U_BoothEncoder_io_out_pp_0),
    .io_out_pp_1  (_U_BoothEncoder_io_out_pp_1),
    .io_out_pp_2  (_U_BoothEncoder_io_out_pp_2),
    .io_out_pp_3  (_U_BoothEncoder_io_out_pp_3),
    .io_out_pp_4  (_U_BoothEncoder_io_out_pp_4),
    .io_out_pp_5  (_U_BoothEncoder_io_out_pp_5),
    .io_out_pp_6  (_U_BoothEncoder_io_out_pp_6),
    .io_out_pp_7  (_U_BoothEncoder_io_out_pp_7),
    .io_out_pp_8  (_U_BoothEncoder_io_out_pp_8),
    .io_out_pp_9  (_U_BoothEncoder_io_out_pp_9),
    .io_out_pp_10 (_U_BoothEncoder_io_out_pp_10),
    .io_out_pp_11 (_U_BoothEncoder_io_out_pp_11),
    .io_out_pp_12 (_U_BoothEncoder_io_out_pp_12),
    .io_out_pp_13 (_U_BoothEncoder_io_out_pp_13),
    .io_out_pp_14 (_U_BoothEncoder_io_out_pp_14),
    .io_out_pp_15 (_U_BoothEncoder_io_out_pp_15),
    .io_out_pp_16 (_U_BoothEncoder_io_out_pp_16),
    .io_out_pp_17 (_U_BoothEncoder_io_out_pp_17),
    .io_out_pp_18 (_U_BoothEncoder_io_out_pp_18),
    .io_out_pp_19 (_U_BoothEncoder_io_out_pp_19),
    .io_out_pp_20 (_U_BoothEncoder_io_out_pp_20),
    .io_out_pp_21 (_U_BoothEncoder_io_out_pp_21),
    .io_out_pp_22 (_U_BoothEncoder_io_out_pp_22),
    .io_out_pp_23 (_U_BoothEncoder_io_out_pp_23),
    .io_out_pp_24 (_U_BoothEncoder_io_out_pp_24),
    .io_out_pp_25 (_U_BoothEncoder_io_out_pp_25),
    .io_out_pp_26 (_U_BoothEncoder_io_out_pp_26)
  );
  CSA_Nto2With3to2MainPipeline U_CSAnto2 (
    .clock      (clock),
    .io_fire    (io_fire),
    .io_in_0    (_U_BoothEncoder_io_out_pp_0),
    .io_in_1    (_U_BoothEncoder_io_out_pp_1),
    .io_in_2    (_U_BoothEncoder_io_out_pp_2),
    .io_in_3    (_U_BoothEncoder_io_out_pp_3),
    .io_in_4    (_U_BoothEncoder_io_out_pp_4),
    .io_in_5    (_U_BoothEncoder_io_out_pp_5),
    .io_in_6    (_U_BoothEncoder_io_out_pp_6),
    .io_in_7    (_U_BoothEncoder_io_out_pp_7),
    .io_in_8    (_U_BoothEncoder_io_out_pp_8),
    .io_in_9    (_U_BoothEncoder_io_out_pp_9),
    .io_in_10   (_U_BoothEncoder_io_out_pp_10),
    .io_in_11   (_U_BoothEncoder_io_out_pp_11),
    .io_in_12   (_U_BoothEncoder_io_out_pp_12),
    .io_in_13   (_U_BoothEncoder_io_out_pp_13),
    .io_in_14   (_U_BoothEncoder_io_out_pp_14),
    .io_in_15   (_U_BoothEncoder_io_out_pp_15),
    .io_in_16   (_U_BoothEncoder_io_out_pp_16),
    .io_in_17   (_U_BoothEncoder_io_out_pp_17),
    .io_in_18   (_U_BoothEncoder_io_out_pp_18),
    .io_in_19   (_U_BoothEncoder_io_out_pp_19),
    .io_in_20   (_U_BoothEncoder_io_out_pp_20),
    .io_in_21   (_U_BoothEncoder_io_out_pp_21),
    .io_in_22   (_U_BoothEncoder_io_out_pp_22),
    .io_in_23   (_U_BoothEncoder_io_out_pp_23),
    .io_in_24   (_U_BoothEncoder_io_out_pp_24),
    .io_in_25   (_U_BoothEncoder_io_out_pp_25),
    .io_in_26   (_U_BoothEncoder_io_out_pp_26),
    .io_out_sum (_U_CSAnto2_io_out_sum),
    .io_out_car (_U_CSAnto2_io_out_car)
  );
  CSA3to2 U_CSA3to2 (
    .io_in_a    (_U_CSAnto2_io_out_sum),
    .io_in_b
      (is_fp64_reg0
         ? {_U_CSAnto2_io_out_car[106:1],
            is_sub_f64_reg0 & ~(rshift_guard_reg[0]) & ~(rshift_round_reg[0])
              & ~(rshift_sticky_reg[0])}
         : is_fp32_reg0
             ? {_U_CSAnto2_io_out_car[106:59],
                CSA3to2_in_b_r & ~(rshift_guard_reg[1]) & ~(rshift_round_reg[1])
                  & ~(rshift_sticky_reg[1]),
                _U_CSAnto2_io_out_car[57:1],
                CSA3to2_in_b_r_1 & ~(rshift_guard_reg[0]) & ~(rshift_round_reg[0])
                  & ~(rshift_sticky_reg[0])}
             : {_U_CSAnto2_io_out_car[106:85],
                CSA3to2_in_b_r_2 & ~(rshift_guard_reg[3]) & ~(rshift_round_reg[3])
                  & ~(rshift_sticky_reg[3]),
                _U_CSAnto2_io_out_car[83:59],
                CSA3to2_in_b_r_3 & ~(rshift_guard_reg[2]) & ~(rshift_round_reg[2])
                  & ~(rshift_sticky_reg[2]),
                _U_CSAnto2_io_out_car[57:27],
                CSA3to2_in_b_r_4 & ~(rshift_guard_reg[1]) & ~(rshift_round_reg[1])
                  & ~(rshift_sticky_reg[1]),
                _U_CSAnto2_io_out_car[25:1],
                CSA3to2_in_b_r_5 & ~(rshift_guard_reg[0]) & ~(rshift_round_reg[0])
                  & ~(rshift_sticky_reg[0])}),
    .io_in_c
      ({1'h0,
        is_fp64_reg0
          ? fp_c_rshiftValue_inv_reg[105:0]
          : is_fp32_reg0
              ? {fp_c_rshiftValue_inv_reg[122:75], 10'h0, fp_c_rshiftValue_inv_reg[47:0]}
              : {fp_c_rshiftValue_inv_reg[129:108],
                 4'h0,
                 fp_c_rshiftValue_inv_reg[93:72],
                 10'h0,
                 fp_c_rshiftValue_inv_reg[57:36],
                 4'h0,
                 fp_c_rshiftValue_inv_reg[21:0]}}),
    .io_out_sum (_U_CSA3to2_io_out_sum),
    .io_out_car (_U_CSA3to2_io_out_car)
  );
  assign io_fp_result =
    is_fp64_reg2
      ? (has_nan_f64_reg2
           ? 64'h7FF8000000000000
           : has_inf_f64_reg2
               ? (has_inf_f64_is_NV_reg2
                    ? 64'h7FF8000000000000
                    : {has_inf_f64_result_inf_sign_reg2, 63'h7FF0000000000000})
               : exponent_overflow_f64
                   ? {sign_result_temp_f64_reg2,
                      RTZ_reg2 | RDN_reg2 & ~sign_result_temp_f64_reg2 | RUP_reg2
                      & sign_result_temp_f64_reg2
                        ? 63'h7FEFFFFFFFFFFFFF
                        : 63'h7FF0000000000000}
                   : has_zero_f64_reg2
                       ? (fp_a_or_b_is_zero_f64_reg2
                            ? fp_result_fp_a_or_b_is_zero_reg
                            : normal_result_is_zero_f64_reg2
                                ? {RDN_reg2, 63'h0}
                                : normal_result_f64)
                       : normal_result_f64)
      : is_fp32_reg2
          ? {has_nan_f32_1_reg2
               ? 32'h7FC00000
               : has_inf_f32_1_reg2
                   ? (has_inf_f32_1_is_NV_reg2
                        ? 32'h7FC00000
                        : {has_inf_f32_1_result_inf_sign_reg2, 31'h7F800000})
                   : exponent_overflow_f32_1
                       ? {sign_result_temp_f32_1_reg2,
                          RTZ_reg2 | RDN_reg2 & ~sign_result_temp_f32_1_reg2 | RUP_reg2
                          & sign_result_temp_f32_1_reg2
                            ? 31'h7F7FFFFF
                            : 31'h7F800000}
                       : has_zero_f32_1_reg2
                           ? (fp_a_or_b_is_zero_f32_1_reg2
                                ? fp_result_fp_a_or_b_is_zero_reg[63:32]
                                : normal_result_is_zero_f32_1_reg2
                                    ? {RDN_reg2, 31'h0}
                                    : normal_result_f32_1)
                           : normal_result_f32_1,
             has_nan_f32_0_reg2
               ? 32'h7FC00000
               : has_inf_f32_0_reg2
                   ? (has_inf_f32_0_is_NV_reg2
                        ? 32'h7FC00000
                        : {has_inf_f32_0_result_inf_sign_reg2, 31'h7F800000})
                   : exponent_overflow_f32_0
                       ? {sign_result_temp_f32_0_reg2,
                          RTZ_reg2 | RDN_reg2 & ~sign_result_temp_f32_0_reg2 | RUP_reg2
                          & sign_result_temp_f32_0_reg2
                            ? 31'h7F7FFFFF
                            : 31'h7F800000}
                       : has_zero_f32_0_reg2
                           ? (fp_a_or_b_is_zero_f32_0_reg2
                                ? fp_result_fp_a_or_b_is_zero_reg[31:0]
                                : normal_result_is_zero_f32_0_reg2
                                    ? {RDN_reg2, 31'h0}
                                    : normal_result_f32_0)
                           : normal_result_f32_0}
          : {has_nan_f16_3_reg2
               ? 16'h7E00
               : has_inf_f16_3_reg2
                   ? (has_inf_f16_3_is_NV_reg2
                        ? 16'h7E00
                        : {has_inf_f16_3_result_inf_sign_reg2, 15'h7C00})
                   : exponent_overflow_f16_3
                       ? {sign_result_temp_f16_3_reg2,
                          RTZ_reg2 | RDN_reg2 & ~sign_result_temp_f16_3_reg2 | RUP_reg2
                          & sign_result_temp_f16_3_reg2
                            ? 15'h7BFF
                            : 15'h7C00}
                       : has_zero_f16_3_reg2
                           ? (fp_a_or_b_is_zero_f16_3_reg2
                                ? fp_result_fp_a_or_b_is_zero_reg[63:48]
                                : normal_result_is_zero_f16_3_reg2
                                    ? {RDN_reg2, 15'h0}
                                    : normal_result_f16_3)
                           : normal_result_f16_3,
             has_nan_f16_2_reg2
               ? 16'h7E00
               : has_inf_f16_2_reg2
                   ? (has_inf_f16_2_is_NV_reg2
                        ? 16'h7E00
                        : {has_inf_f16_2_result_inf_sign_reg2, 15'h7C00})
                   : exponent_overflow_f16_2
                       ? {sign_result_temp_f16_2_reg2,
                          RTZ_reg2 | RDN_reg2 & ~sign_result_temp_f16_2_reg2 | RUP_reg2
                          & sign_result_temp_f16_2_reg2
                            ? 15'h7BFF
                            : 15'h7C00}
                       : has_zero_f16_2_reg2
                           ? (fp_a_or_b_is_zero_f16_2_reg2
                                ? fp_result_fp_a_or_b_is_zero_reg[47:32]
                                : normal_result_is_zero_f16_2_reg2
                                    ? {RDN_reg2, 15'h0}
                                    : normal_result_f16_2)
                           : normal_result_f16_2,
             has_nan_f16_1_reg2
               ? 16'h7E00
               : has_inf_f16_1_reg2
                   ? (has_inf_f16_1_is_NV_reg2
                        ? 16'h7E00
                        : {has_inf_f16_1_result_inf_sign_reg2, 15'h7C00})
                   : exponent_overflow_f16_1
                       ? {sign_result_temp_f16_1_reg2,
                          RTZ_reg2 | RDN_reg2 & ~sign_result_temp_f16_1_reg2 | RUP_reg2
                          & sign_result_temp_f16_1_reg2
                            ? 15'h7BFF
                            : 15'h7C00}
                       : has_zero_f16_1_reg2
                           ? (fp_a_or_b_is_zero_f16_1_reg2
                                ? fp_result_fp_a_or_b_is_zero_reg[31:16]
                                : normal_result_is_zero_f16_1_reg2
                                    ? {RDN_reg2, 15'h0}
                                    : normal_result_f16_1)
                           : normal_result_f16_1,
             has_nan_f16_0_reg2
               ? 16'h7E00
               : has_inf_f16_0_reg2
                   ? (has_inf_f16_0_is_NV_reg2
                        ? 16'h7E00
                        : {has_inf_f16_0_result_inf_sign_reg2, 15'h7C00})
                   : exponent_overflow_f16_0
                       ? {sign_result_temp_f16_0_reg2,
                          RTZ_reg2 | RDN_reg2 & ~sign_result_temp_f16_0_reg2 | RUP_reg2
                          & sign_result_temp_f16_0_reg2
                            ? 15'h7BFF
                            : 15'h7C00}
                       : has_zero_f16_0_reg2
                           ? (fp_a_or_b_is_zero_f16_0_reg2
                                ? fp_result_fp_a_or_b_is_zero_reg[15:0]
                                : normal_result_is_zero_f16_0_reg2
                                    ? {RDN_reg2, 15'h0}
                                    : normal_result_f16_0)
                           : normal_result_f16_0};
  assign io_fflags =
    {{5{_io_fflags_T_3}}
       & (has_nan_f16_3_reg2
            ? {has_nan_f16_3_is_NV_reg2, 4'h0}
            : has_inf_f16_3_reg2
                ? {has_inf_f16_3_is_NV_reg2, 4'h0}
                : exponent_overflow_f16_3
                    ? 5'h5
                    : has_zero_f16_3_reg2
                        ? (fp_a_or_b_is_zero_f16_3_reg2 | normal_result_is_zero_f16_3_reg2
                             ? 5'h0
                             : {3'h0, UF_f16_3, NX_f16_3})
                        : {3'h0, UF_f16_3, NX_f16_3}),
     {5{_io_fflags_T_3}}
       & (has_nan_f16_2_reg2
            ? {has_nan_f16_2_is_NV_reg2, 4'h0}
            : has_inf_f16_2_reg2
                ? {has_inf_f16_2_is_NV_reg2, 4'h0}
                : exponent_overflow_f16_2
                    ? 5'h5
                    : has_zero_f16_2_reg2
                        ? (fp_a_or_b_is_zero_f16_2_reg2 | normal_result_is_zero_f16_2_reg2
                             ? 5'h0
                             : {3'h0, UF_f16_2, NX_f16_2})
                        : {3'h0, UF_f16_2, NX_f16_2}),
     {5{is_vec_reg2 & ~is_fp64_reg2}}
       & (is_fp32_reg2
            ? (has_nan_f32_1_reg2
                 ? {has_nan_f32_1_is_NV_reg2, 4'h0}
                 : has_inf_f32_1_reg2
                     ? {has_inf_f32_1_is_NV_reg2, 4'h0}
                     : exponent_overflow_f32_1
                         ? 5'h5
                         : has_zero_f32_1_reg2
                             ? (fp_a_or_b_is_zero_f32_1_reg2
                                | normal_result_is_zero_f32_1_reg2
                                  ? 5'h0
                                  : {3'h0, UF_f32_1, NX_f32_1})
                             : {3'h0, UF_f32_1, NX_f32_1})
            : has_nan_f16_1_reg2
                ? {has_nan_f16_1_is_NV_reg2, 4'h0}
                : has_inf_f16_1_reg2
                    ? {has_inf_f16_1_is_NV_reg2, 4'h0}
                    : exponent_overflow_f16_1
                        ? 5'h5
                        : has_zero_f16_1_reg2
                            ? (fp_a_or_b_is_zero_f16_1_reg2
                               | normal_result_is_zero_f16_1_reg2
                                 ? 5'h0
                                 : {3'h0, UF_f16_1, NX_f16_1})
                            : {3'h0, UF_f16_1, NX_f16_1}),
     is_fp64_reg2
       ? (has_nan_f64_reg2
            ? {has_nan_f64_is_NV_reg2, 4'h0}
            : has_inf_f64_reg2
                ? {has_inf_f64_is_NV_reg2, 4'h0}
                : exponent_overflow_f64
                    ? 5'h5
                    : has_zero_f64_reg2
                        ? (fp_a_or_b_is_zero_f64_reg2 | normal_result_is_zero_f64_reg2
                             ? 5'h0
                             : {3'h0, UF_f64, NX_f64})
                        : {3'h0, UF_f64, NX_f64})
       : is_fp32_reg2
           ? (has_nan_f32_0_reg2
                ? {has_nan_f32_0_is_NV_reg2, 4'h0}
                : has_inf_f32_0_reg2
                    ? {has_inf_f32_0_is_NV_reg2, 4'h0}
                    : exponent_overflow_f32_0
                        ? 5'h5
                        : has_zero_f32_0_reg2
                            ? (fp_a_or_b_is_zero_f32_0_reg2
                               | normal_result_is_zero_f32_0_reg2
                                 ? 5'h0
                                 : {3'h0, UF_f32_0, NX_f32_0})
                            : {3'h0, UF_f32_0, NX_f32_0})
           : has_nan_f16_0_reg2
               ? {has_nan_f16_0_is_NV_reg2, 4'h0}
               : has_inf_f16_0_reg2
                   ? {has_inf_f16_0_is_NV_reg2, 4'h0}
                   : exponent_overflow_f16_0
                       ? 5'h5
                       : has_zero_f16_0_reg2
                           ? (fp_a_or_b_is_zero_f16_0_reg2
                              | normal_result_is_zero_f16_0_reg2
                                ? 5'h0
                                : {3'h0, UF_f16_0, NX_f16_0})
                           : {3'h0, UF_f16_0, NX_f16_0}};
endmodule

