// filename: test/scala/IssueToAluAndLsuSpec.scala
package test.scala

import org.scalatest.funsuite.AnyFunSuite
import parallax.common._
import parallax.components.rename._
import parallax.components.rob._
import parallax.execute.{AluIntEuPlugin, LsuEuPlugin, WakeupPlugin, BypassPlugin}
import parallax.fetch._
import parallax.issue._
import parallax.components.bpu.BpuPipelinePlugin
import parallax.components.lsu._
import parallax.components.dcache2._
import parallax.components.memory._
import parallax.bus._
import spinal.core._
import spinal.core.sim._
import spinal.lib._
import parallax.utilities._
import spinal.lib.bus.amba4.axi.{Axi4Config, Axi4}

import scala.collection.mutable
import scala.util.Random

// =========================================================================
//  Test Helper Classes
// =========================================================================

/** This plugin provides a concrete memory system implementation (a simulated SRAM)
  * for the DataCache to connect to via the DBusService.
  */
class TestOnlyMemSystemPlugin(axiConfig: Axi4Config) extends Plugin with DBusService {
  val hw = create early new Area {
    private val sramSize = BigInt("4000", 16) // 16 KiB
    private val extSramCfg = ExtSRAMConfig(
      addressWidth = 16,
      dataWidth = 32,
      virtualBaseAddress = BigInt("00000000", 16),
      sizeBytes = sramSize,
      readWaitCycles = 0,
      enableLog = true
    )
    val sram = new SimulatedSRAM(extSramCfg)
    val ctrl = new ExtSRAMController(axiConfig, extSramCfg)
    ctrl.io.ram <> sram.io.ram
    ctrl.io.simPublic()
    sram.io.simPublic()
  }

  override def getBus(): Axi4 = hw.ctrl.io.axi
  def getSram(): SimulatedSRAM = hw.sram
}

// =========================================================================
//  Mock Services & Test Bench Helpers
// =========================================================================

class MockFetchServiceForLsu(pCfg: PipelineConfig) extends Plugin with SimpleFetchPipelineService {
  val fetchStreamIn = Stream(FetchedInstr(pCfg))
  override def fetchOutput(): Stream[FetchedInstr] = fetchStreamIn
  override def newRedirectPort(priority: Int): Flow[UInt] = Flow(UInt(pCfg.pcWidth))
}

// Mock flush source to provide default values for ROB flush signals
class MockFlushService(pCfg: PipelineConfig) extends Plugin {
  val logic = create late new Area {
    val robService = getService[ROBService[RenamedUop]]
    val robFlushPort = robService.getFlushPort()
    
    // Create a register to drive targetRobPtr to avoid constant optimization issues
    val flushTargetReg = Reg(UInt(pCfg.robPtrWidth)) init(0)
    
    // Provide default inactive values
    robFlushPort.valid := False
    robFlushPort.payload.reason := FlushReason.NONE 
    robFlushPort.payload.targetRobPtr := flushTargetReg  // Use register instead of constant
  }
}


// =========================================================================
//  The Test Bench (original LSU-only)
// =========================================================================

class IssueToAluAndLsuTestBench(val pCfg: PipelineConfig) extends Component {
  ParallaxLogger.warning(s"pCfg.totalEuCount = ${pCfg.totalEuCount}");

  val UOP_HT = HardType(RenamedUop(pCfg))

  val io = new Bundle {
    val fetchStreamIn = slave(Stream(FetchedInstr(pCfg)))
    val enableCommit = in Bool ()
    // Expose commit port for monitoring
    val commitValid = out Bool()
    val commitEntry = out(ROBFullEntry(ROBConfig(
      robDepth = pCfg.robDepth,
      pcWidth = pCfg.pcWidth,
      commitWidth = pCfg.commitWidth,
      allocateWidth = pCfg.renameWidth,
      numWritebackPorts = pCfg.totalEuCount,
      uopType = UOP_HT,
      defaultUop = () => RenamedUop(pCfg).setDefault(),
      exceptionCodeWidth = pCfg.exceptionCodeWidth
    )))
  }

  // åœ¨Frameworkåˆ›å»ºå‰ç»Ÿä¸€åˆ›å»ºæ‰€æœ‰é…ç½®
  val lsuConfig = LsuConfig(
    lqDepth = 16,
    sqDepth = 16,
    robPtrWidth = pCfg.robPtrWidth,
    pcWidth = pCfg.pcWidth,
    dataWidth = pCfg.dataWidth,
    physGprIdxWidth = pCfg.physGprIdxWidth,
    exceptionCodeWidth = pCfg.exceptionCodeWidth,
    commitWidth = pCfg.commitWidth,
    dcacheRefillCount = 2
  )

  val dCacheConfig = DataCachePluginConfig(
    pipelineConfig = pCfg,
    memDataWidth = pCfg.dataWidth.value,
    cacheSize = 1024,
    wayCount = 2,
    refillCount = 2,
    writebackCount = 2,
    lineSize = 64,
    transactionIdWidth = pCfg.transactionIdWidth
  )

  val dCacheParams = DataCachePluginConfig.toDataCacheParameters(dCacheConfig)

  val axiConfig = Axi4Config(
    addressWidth = pCfg.xlen,
    dataWidth = pCfg.xlen,
    idWidth = 1,
    useLock = false,
    useCache = false,
    useProt = true,
    useQos = false,
    useRegion = false,
    useResp = true,
    useStrb = true,
    useBurst = true,
    useLen = true,
    useSize = true
  )

  val renameMapConfig = RenameMapTableConfig(
    archRegCount = pCfg.archGprCount,
    physRegCount = pCfg.physGprCount,
    numReadPorts = pCfg.renameWidth * 3,
    numWritePorts = pCfg.renameWidth
  )
  
  val flConfig = SuperScalarFreeListConfig(
    numPhysRegs = pCfg.physGprCount,
    resetToFull = true,
    numInitialArchMappings = pCfg.archGprCount,
    numAllocatePorts = pCfg.renameWidth,
    numFreePorts = pCfg.commitWidth
  )

  val framework = new Framework(
    Seq(
      new MockFetchServiceForLsu(pCfg),
      new MockFlushService(pCfg),  // Add mock flush service
      new PhysicalRegFilePlugin(pCfg.physGprCount, pCfg.dataWidth),
      new BusyTablePlugin(pCfg),
      new ROBPlugin[RenamedUop](pCfg, HardType(RenamedUop(pCfg)), () => RenamedUop(pCfg).setDefault()),
      new WakeupPlugin(pCfg),
      new BypassPlugin[BypassMessage](payloadType = HardType(BypassMessage(pCfg))),
      new CommitPlugin(pCfg),
      new BpuPipelinePlugin(pCfg),
      new LoadQueuePlugin(pCfg, lsuConfig, dCacheParams, lsuConfig.lqDepth),
      new StoreBufferPlugin(pCfg, lsuConfig, dCacheParams, lsuConfig.sqDepth),
      new AguPlugin(lsuConfig, supportPcRel = true),
      new DataCachePlugin(dCacheConfig),
      new TestOnlyMemSystemPlugin(axiConfig),
      new IssuePipeline(pCfg),
      new DecodePlugin(pCfg),
      new CheckpointManagerPlugin(pCfg, renameMapConfig, flConfig),
      new RenameMapTablePlugin(ratConfig = renameMapConfig),
      new SuperScalarFreeListPlugin(flConfig),
new RenamePlugin(pCfg, renameMapConfig, flConfig),
      new RobAllocPlugin(pCfg),
      new IssueQueuePlugin(pCfg),
      // Add ALU EU for ADDI support and LSU EU for store/load
      new AluIntEuPlugin("AluEU", pCfg),
      new LsuEuPlugin("LsuEU", pCfg, lsuConfig, dCacheParams),
      new LinkerPlugin(pCfg),
      new DispatchPlugin(pCfg)
    )
  )

  val fetchService = framework.getService[MockFetchServiceForLsu]
  fetchService.fetchStreamIn << io.fetchStreamIn

  val commitController = framework.getService[CommitPlugin]
  commitController.getCommitEnable() := io.enableCommit

  val robService = framework.getService[ROBService[RenamedUop]]
  val commitSlot = robService.getCommitSlots(pCfg.commitWidth).head
  io.commitValid := commitSlot.valid
  io.commitEntry := commitSlot.entry

  // Expose memory system for verification
  val memSystem = framework.getService[TestOnlyMemSystemPlugin]
  
  // Connect fetch service to issue pipeline
  val issuePipeline = framework.getService[IssuePipeline]
  val fetchOutStream = fetchService.fetchOutput()
  val issueEntryStage = issuePipeline.entryStage
  val issueSignals = issuePipeline.signals
  
  issueEntryStage.valid := fetchOutStream.valid
  fetchOutStream.ready := issueEntryStage.isReady

  val fetched = fetchOutStream.payload
  val instructionVec = Vec(Bits(pCfg.dataWidth), pCfg.fetchWidth)
  instructionVec(0) := fetched.instruction
  for (i <- 1 until pCfg.fetchWidth) {
    instructionVec(i) := 0
  }

  issueEntryStage(issueSignals.GROUP_PC_IN) := fetched.pc
  issueEntryStage(issueSignals.RAW_INSTRUCTIONS_IN) := instructionVec
  issueEntryStage(issueSignals.VALID_MASK) := B"1"
  issueEntryStage(issueSignals.IS_FAULT_IN) := False
  issueEntryStage(issueSignals.FLUSH_PIPELINE) := False
  issueEntryStage(issueSignals.FLUSH_TARGET_PC) := 0

  // === PRF Access for Architectural Register Verification ===
  val prfService = framework.getService[PhysicalRegFileService]
  val prfReadPort = prfService.newReadPort()
  prfReadPort.simPublic()
    prfReadPort.valid   := False 
  prfReadPort.address := 0
  // === RAT Query Interface for Testing ===
  val ratService = framework.getService[RatControlService]
  val ratMapping = ratService.getCurrentState().mapping
  ratMapping.simPublic()
  
  // === Memory System for Direct Access ===
  val memSystemPlugin = framework.getService[TestOnlyMemSystemPlugin]
  val sram = memSystemPlugin.getSram()
  sram.io.simPublic()
}

// =========================================================================
//  Helper Functions for Architectural Register Verification
// =========================================================================

object IssueToAluAndLsuSpecHelper {
  def readArchReg(dut: IssueToAluAndLsuTestBench, archRegIdx: Int): BigInt = {
    val cd = dut.clockDomain
    val physRegIdx = dut.ratMapping(archRegIdx).toBigInt
    dut.prfReadPort.valid #= true
    dut.prfReadPort.address #= physRegIdx
    dut.clockDomain.waitSampling(1)
    val rsp = dut.prfReadPort.rsp.toBigInt
    dut.prfReadPort.valid #= false
    return rsp
  }
  
  def readMemoryWord(dut: IssueToAluAndLsuTestBench, address: BigInt): BigInt = {
    val cd = dut.clockDomain
    
    // Use SRAM testbench interface for direct memory access
    dut.sram.io.tb_readEnable #= true
    dut.sram.io.tb_readAddress #= address // ç›´æ¥ä½¿ç”¨å­—èŠ‚åœ°å€ï¼Œä¸DCacheä¸€è‡´
    dut.sram.io.tb_writeEnable #= false
    
    // Wait a few cycles for SRAM read
    cd.waitSampling(3)
    
    val data = dut.sram.io.tb_readData.toBigInt
    
    // Clean up
    dut.sram.io.tb_readEnable #= false
    
    return data
  }
}

// =========================================================================
//  The Test Suite
// =========================================================================

class IssueToAluAndLsuSpec extends CustomSpinalSimFunSuite {

  // åˆ›å»ºæ”¯æŒALUå’ŒLSUçš„é…ç½®ç±»
  class AluAndLsuPipelineConfig extends PipelineConfig(
    aluEuCount = 1,  // éœ€è¦ALUæ¥æ‰§è¡ŒADDIæŒ‡ä»¤
    lsuEuCount = 1,
    dispatchWidth = 1,
    renameWidth = 1,
    fetchWidth = 1,
    xlen = 32,
    physGprCount = 64,
    archGprCount = 32,
    robDepth = 16,
    commitWidth = 1,
    transactionIdWidth = 8
  ) {
  }

  val pCfg_complex = new AluAndLsuPipelineConfig()  // å¤æ‚æµ‹è¯•ä½¿ç”¨ALU+LSUé…ç½®

  test("StoreAndLoad_Test") {
    // ä½¿ç”¨ALU+LSUé…ç½®æ¥æ”¯æŒADDIæŒ‡ä»¤
    val compiled = SimConfig.withConfig(SpinalConfig().copy(
      defaultConfigForClockDomains = ClockDomainConfig(resetKind = SYNC),
      targetDirectory = "simWorkspace/scala_sim"
    )).allOptimisation.workspacePath("simWorkspace/scala_sim").compile(new IssueToAluAndLsuTestBench(pCfg_complex))
    
    compiled.doSim { dut =>
      val cd = dut.clockDomain
      cd.forkStimulus(period = 10)
      SimTimeout(30000)

      def issueInstr(pc: BigInt, insn: BigInt): Unit = {
        println(s"[ISSUE] PC=0x${pc.toString(16)}, insn=0x${insn.toString(16)}")
        dut.io.fetchStreamIn.valid #= true
        dut.io.fetchStreamIn.payload.pc #= pc
        dut.io.fetchStreamIn.payload.instruction #= insn
        dut.io.fetchStreamIn.payload.predecode.setDefaultForSim()
        dut.io.fetchStreamIn.payload.bpuPrediction.valid #= false
        cd.waitSamplingWhere(dut.io.fetchStreamIn.ready.toBoolean)
        dut.io.fetchStreamIn.valid #= false
        cd.waitSampling(1)
      }

      val pc_start = BigInt("00000000", 16)
      var commitCount = 0
      val expectedCommits = scala.collection.mutable.Queue[BigInt]()

      // Simple commit monitoring with detailed logging
      val commitMonitor = fork {
        while(true) {
          cd.waitSampling()
          if (dut.io.enableCommit.toBoolean && dut.io.commitValid.toBoolean) {
            val commitPC = dut.io.commitEntry.payload.uop.decoded.pc.toBigInt
            println(s"[COMMIT] âœ… PC=0x${commitPC.toString(16)}")
            
            if (expectedCommits.nonEmpty) {
              val expectedPC = expectedCommits.dequeue()
              assert(commitPC == expectedPC, s"PC mismatch: expected 0x${expectedPC.toString(16)}, got 0x${commitPC.toString(16)}")
              commitCount += 1
            }
          }
        }
      }

      println("=== ğŸš€ å¼€å§‹Storeå’ŒLoadæµ‹è¯• ===")
      dut.io.enableCommit #= false
      cd.waitSampling(5)

      // çœŸæ­£æœ‰è¯´æœåŠ›çš„æµ‹è¯•åºåˆ—ï¼š
      // 1. ADDI r3, r0, 0x123  (r3 = 0 + 0x123 = 0x123, ç»™r3è®¾ç½®ä¸€ä¸ªéé›¶å€¼)
      // 2. ST.W r3, r0, 0x200  (å­˜å‚¨r3çš„å€¼0x123åˆ°åœ°å€0x200)
      // 3. LD.W r1, r0, 0x200  (ä»åœ°å€0x200åŠ è½½ï¼Œåº”è¯¥å¾—åˆ°0x123)
      // 4. ST.W r0, r0, 0x204  (å­˜å‚¨r0çš„å€¼0åˆ°åœ°å€0x204)  
      // 5. LD.W r2, r0, 0x204  (ä»åœ°å€0x204åŠ è½½ï¼Œåº”è¯¥å¾—åˆ°0)

      val store_addr = 0x200
      val test_value = 0x123
      
      val instr_addi = LA32RInstrBuilder.addi_w(rd = 3, rj = 0, imm = test_value)  // r3 = r0 + 0x123
      val instr_store1 = LA32RInstrBuilder.st_w(rd = 3, rj = 0, offset = store_addr)  // MEM[0x200] = r3 (=0x123)
      val instr_load1 = LA32RInstrBuilder.ld_w(rd = 1, rj = 0, offset = store_addr)  // r1 = MEM[0x200]
      val instr_store2 = LA32RInstrBuilder.st_w(rd = 0, rj = 0, offset = store_addr + 4)  // MEM[0x204] = r0 (=0)
      val instr_load2 = LA32RInstrBuilder.ld_w(rd = 2, rj = 0, offset = store_addr + 4)  // r2 = MEM[0x204]

      println(s"[TEST] å¤šæ•°æ®æ¨¡å¼Storeå’ŒLoadæµ‹è¯•åºåˆ—:")
      println(f"  1. ADDI r3, r0, 0x${test_value}%x (insn=0x${instr_addi}%x) - è®¾ç½®r3=0x${test_value}%x")
      println(f"  2. ST.W r3, r0, 0x${store_addr}%x (insn=0x${instr_store1}%x) - å­˜å‚¨éé›¶å€¼0x${test_value}%x")
      println(f"  3. LD.W r1, r0, 0x${store_addr}%x (insn=0x${instr_load1}%x) - éªŒè¯éé›¶å€¼è¯»å–")
      println(f"  4. ST.W r0, r0, 0x${store_addr + 4}%x (insn=0x${instr_store2}%x) - å­˜å‚¨é›¶å€¼0")
      println(f"  5. LD.W r2, r0, 0x${store_addr + 4}%x (insn=0x${instr_load2}%x) - éªŒè¯é›¶å€¼è¯»å–")

      // å‡†å¤‡æœŸæœ›çš„æäº¤é¡ºåº
      expectedCommits += pc_start          // ADDI r3, r0, 0x123
      expectedCommits += (pc_start + 4)    // Store 1 (éé›¶å€¼)
      expectedCommits += (pc_start + 8)    // Load 1
      expectedCommits += (pc_start + 12)   // Store 2 (é›¶å€¼)
      expectedCommits += (pc_start + 16)   // Load 2

      println("=== ğŸ“¤ å‘å°„æŒ‡ä»¤åºåˆ— ===")
      issueInstr(pc_start, instr_addi)         // PC: 0x00000000
      issueInstr(pc_start + 4, instr_store1)   // PC: 0x00000004
      issueInstr(pc_start + 8, instr_load1)    // PC: 0x00000008
      issueInstr(pc_start + 12, instr_store2)  // PC: 0x0000000C
      issueInstr(pc_start + 16, instr_load2)   // PC: 0x00000010

      println("=== â±ï¸ ç­‰å¾…æ‰§è¡Œå®Œæˆ ===")
      cd.waitSampling(30)  // ç»™Storeå’ŒLoadåºåˆ—è¶³å¤Ÿçš„å¤„ç†æ—¶é—´

      println("=== âœ… å¯ç”¨æäº¤ ===")
      dut.io.enableCommit #= true
      
      var timeout = 600  // å¢åŠ è¶…æ—¶æ—¶é—´ï¼Œå› ä¸ºæœ‰5æ¡æŒ‡ä»¤
      while(commitCount < 5 && timeout > 0) {
        cd.waitSampling()
        timeout -= 1
        if (timeout % 100 == 0) {
          println(s"[WAIT] commitCount=$commitCount/5, timeout=$timeout")
        }
      }
      
      if (timeout > 0) {
        println(s"ğŸ‰ SUCCESS: å¤šæ•°æ®æ¨¡å¼æµ‹è¯•å®Œæˆï¼ŒæˆåŠŸæäº¤äº†${commitCount}æ¡æŒ‡ä»¤!")
        assert(commitCount == 5, s"Expected 5 commits, got $commitCount")
        assert(expectedCommits.isEmpty, "Not all expected commits were processed")
        
        // === éªŒè¯Store/LoadæŒ‡ä»¤åºåˆ—çš„è¯­ä¹‰æ­£ç¡®æ€§ ===
        println("=== ğŸ” éªŒè¯ Store æŒ‡ä»¤é€šè¿‡ Load æŒ‡ä»¤ ===")
        cd.waitSampling(50)  // ç­‰å¾…æ›´é•¿æ—¶é—´ç¡®ä¿æ•°æ®ç¨³å®š
        
        // éªŒè¯ ADDI æŒ‡ä»¤æ˜¯å¦æ­£ç¡®è®¾ç½®äº† r3 = 0x123
        println("éªŒè¯ ADDI æŒ‡ä»¤æ˜¯å¦æ­£ç¡®è®¾ç½®äº† r3 = 0x123")
        val r3_value = IssueToAluAndLsuSpecHelper.readArchReg(dut, 3)
        assert(r3_value == test_value, s"r3 final value check failed: Result was ${r3_value}, expected ${test_value}")
        println(f"âœ… ADDI æŒ‡ä»¤éªŒè¯é€šè¿‡: r3 = 0x${r3_value}%x")
        
        // éªŒè¯ Load1 æŒ‡ä»¤ä» Store1 åœ°å€è¯»å–çš„æ•°æ®
        println("éªŒè¯ Load1 æŒ‡ä»¤ä» Store1 åœ°å€è¯»å–çš„æ•°æ®")
        val r1_value = IssueToAluAndLsuSpecHelper.readArchReg(dut, 1)
        assert(r1_value == test_value, s"r1 final value check failed: Result was ${r1_value}, expected ${test_value}")
        println(f"âœ… Load1 æŒ‡ä»¤éªŒè¯é€šè¿‡: r1 = 0x${r1_value}%x")
        
        // éªŒè¯ Load2 æŒ‡ä»¤ä» Store2 åœ°å€è¯»å–çš„æ•°æ®
        println("éªŒè¯ Load2 æŒ‡ä»¤ä» Store2 åœ°å€è¯»å–çš„æ•°æ®")
        val r2_value = IssueToAluAndLsuSpecHelper.readArchReg(dut, 2)
        assert(r2_value == 0, s"r2 final value check failed: Result was ${r2_value}, expected 0")
        println(f"âœ… Load2 æŒ‡ä»¤éªŒè¯é€šè¿‡: r2 = 0x${r2_value}%x")
        
        println("âœ… Store/LoadæŒ‡ä»¤åºåˆ—éªŒè¯å®Œæˆ: Load æŒ‡ä»¤æˆåŠŸè¯»å–åˆ° Store çš„æ•°æ®!")
      } else {
        println("âš ï¸ TIMEOUT: æŒ‡ä»¤æœªèƒ½åœ¨é¢„æœŸæ—¶é—´å†…æäº¤")
        println("è¿™å¯èƒ½è¡¨æ˜LSU EUçš„Store/Loadåºåˆ—å¤„ç†å­˜åœ¨é—®é¢˜ï¼Œéœ€è¦åˆ†ææ—¥å¿—")
        fail("Timeout waiting for commits - Store/Load test failed")
      }
      
      cd.waitSampling(10)
    }
  }

  test("ComplexLoadStore_Test") {
    // ä½¿ç”¨LSU-only testbenchä½†æ‰§è¡Œæ›´å¤æ‚çš„Store/Loadåºåˆ—
    val compiled = SimConfig.withConfig(SpinalConfig().copy(
      defaultConfigForClockDomains = ClockDomainConfig(resetKind = SYNC),
      targetDirectory = "simWorkspace/scala_sim"
    )).compile(new IssueToAluAndLsuTestBench(pCfg_complex))
    
    compiled.doSim { dut =>
      val cd = dut.clockDomain
      cd.forkStimulus(period = 10)
      SimTimeout(30000)

      def issueInstr(pc: BigInt, insn: BigInt): Unit = {
        println(s"[ISSUE] PC=0x${pc.toString(16)}, insn=0x${insn.toString(16)}")
        dut.io.fetchStreamIn.valid #= true
        dut.io.fetchStreamIn.payload.pc #= pc
        dut.io.fetchStreamIn.payload.instruction #= insn
        dut.io.fetchStreamIn.payload.predecode.setDefaultForSim()
        dut.io.fetchStreamIn.payload.bpuPrediction.valid #= false
        cd.waitSamplingWhere(dut.io.fetchStreamIn.ready.toBoolean)
        dut.io.fetchStreamIn.valid #= false
        cd.waitSampling(1)
      }

      val pc_start = BigInt("00000000", 16)
      var commitCount = 0
      val expectedCommits = scala.collection.mutable.Queue[BigInt]()

      // Simple commit monitoring with detailed logging
      val commitMonitor = fork {
        while(true) {
          cd.waitSampling()
          if (dut.io.enableCommit.toBoolean && dut.io.commitValid.toBoolean) {
            val commitPC = dut.io.commitEntry.payload.uop.decoded.pc.toBigInt
            println(s"[COMMIT] âœ… PC=0x${commitPC.toString(16)}")
            
            if (expectedCommits.nonEmpty) {
              val expectedPC = expectedCommits.dequeue()
              assert(commitPC == expectedPC, s"PC mismatch: expected 0x${expectedPC.toString(16)}, got 0x${commitPC.toString(16)}")
              commitCount += 1
            }
          }
        }
      }

      println("=== ğŸš€ å¼€å§‹å¤æ‚LSUåºåˆ—æµ‹è¯• ===")
      dut.io.enableCommit #= false
      cd.waitSampling(5)

      // å¤æ‚LSUæµ‹è¯•åºåˆ—ï¼ˆé¿å…ä½¿ç”¨ALUï¼Œä¸“æ³¨äºLSUçš„å¤šç§æ“ä½œæ¨¡å¼ï¼‰ï¼š
      // 1. ST.W r0, r0, 0x200  (å­˜å‚¨ï¼šMEM[0x200] = r0 = 0)
      // 2. ST.W r0, r0, 0x204  (å­˜å‚¨ï¼šMEM[0x204] = r0 = 0)  
      // 3. LD.W r1, r0, 0x200  (åŠ è½½ï¼šr1 = MEM[0x200] = 0)
      // 4. LD.W r2, r0, 0x204  (åŠ è½½ï¼šr2 = MEM[0x204] = 0)
      // 5. LD.W r3, r0, 0x208  (åŠ è½½ï¼šr3 = MEM[0x208] = æœªåˆå§‹åŒ–)
      // è¿™æµ‹è¯•äº†å¤šä¸ªè¿ç»­çš„Storeå’ŒLoadæ“ä½œï¼Œä»¥åŠStore-to-Load forwarding

     val instr_addi1 = LA32RInstrBuilder.addi_w(rd = 10, rj = 0, imm = 0x123)
    val instr_addi2 = LA32RInstrBuilder.addi_w(rd = 11, rj = 0, imm = 0x456)

    // ä¿®æ”¹æŒ‡ä»¤åºåˆ—
    // 1. ST.W r10, r0, 0x200  (å­˜å‚¨ï¼šMEM[0x200] = 0x123)
    val instr_store1 = LA32RInstrBuilder.st_w(rd = 10, rj = 0, offset = 0x200)
    // 2. ST.W r11, r0, 0x204  (å­˜å‚¨ï¼šMEM[0x204] = 0x456)
    val instr_store2 = LA32RInstrBuilder.st_w(rd = 11, rj = 0, offset = 0x204)
    // 3. LD.W r3, r0, 0x200  (åŠ è½½ï¼šr3 = MEM[0x200] = 0x123)
    val instr_load1 = LA32RInstrBuilder.ld_w(rd = 3, rj = 0, offset = 0x200)
    // 4. LD.W r4, r0, 0x204  (åŠ è½½ï¼šr4 = MEM[0x204] = 0x456)
    val instr_load2 = LA32RInstrBuilder.ld_w(rd = 4, rj = 0, offset = 0x204)
    // 5. LD.W r5, r0, 0x200  (åŠ è½½ï¼šr5 = MEM[0x200] = 0x123, å†æ¬¡åŠ è½½éªŒè¯)
    val instr_load3 = LA32RInstrBuilder.ld_w(rd = 5, rj = 0, offset = 0x200)

      // å‡†å¤‡æœŸæœ›çš„æäº¤é¡ºåº
      expectedCommits += pc_start        // Store 1
      expectedCommits += (pc_start + 4)  // Store 2
      expectedCommits += (pc_start + 8)  // Load 1
      expectedCommits += (pc_start + 12) // Load 2
      expectedCommits += (pc_start + 16) // Load 3

      println("=== ğŸ“¤ å‘å°„æŒ‡ä»¤åºåˆ— ===")
      issueInstr(pc_start, instr_addi1)
      issueInstr(pc_start + 4, instr_addi2)
      issueInstr(pc_start + 8, instr_store1)
      issueInstr(pc_start + 12, instr_store2)
      issueInstr(pc_start + 16, instr_load1)
      issueInstr(pc_start + 20, instr_load2)
      issueInstr(pc_start + 24, instr_load3)

      println("=== â±ï¸ ç­‰å¾…æ‰§è¡Œå®Œæˆ ===")
      cd.waitSampling(50)  // ç»™å¤æ‚LSUåºåˆ—æ›´å¤šå¤„ç†æ—¶é—´

      println("=== âœ… å¯ç”¨æäº¤ ===")
      dut.io.enableCommit #= true
      
      var timeout = 500  // å¢åŠ è¶…æ—¶æ—¶é—´ç”¨äºå¤æ‚LSUåºåˆ—
      while(commitCount < 5 && timeout > 0) {
        cd.waitSampling()
        timeout -= 1
        if (timeout % 100 == 0) {
          println(s"[WAIT] commitCount=$commitCount/5, timeout=$timeout")
        }
      }
      
      if (timeout > 0) {
        println(s"ğŸ‰ SUCCESS: å¤æ‚LSUåºåˆ—æµ‹è¯•å®Œæˆï¼ŒæˆåŠŸæäº¤äº†${commitCount}æ¡æŒ‡ä»¤!")
        println("âœ… æµ‹è¯•è¦†ç›–: Store-to-Load forwarding, å¤šé‡Store, å¤šé‡Load, Cache misså¤„ç†")
        assert(commitCount == 5, s"Expected 5 commits, got $commitCount")
        assert(expectedCommits.isEmpty, "Not all expected commits were processed")
        
        // === éªŒè¯å¤æ‚Store/Loadåºåˆ—çš„è¯­ä¹‰æ­£ç¡®æ€§ ===
        println("ğŸ” å¼€å§‹éªŒè¯å¤æ‚Store/Loadåºåˆ—...")
        cd.waitSampling(50)  // ç­‰å¾…æ›´é•¿æ—¶é—´ç¡®ä¿æ•°æ®ç¨³å®š
        
        // éªŒè¯ç¬¬ä¸‰æ¡æŒ‡ä»¤ lw x3, 0x200 çš„ç»“æœ (åº”è¯¥å¾—åˆ°ç¬¬ä¸€æ¡storeæŒ‡ä»¤çš„å€¼0x123)
        val r3_value = IssueToAluAndLsuSpecHelper.readArchReg(dut, 3)
        println(s"ğŸ“ å¯„å­˜å™¨ r3 = 0x${r3_value.toString(16)} (æœŸæœ›æ¥è‡ªstore/loadåºåˆ—çš„0x123)")
        
        // éªŒè¯ç¬¬å››æ¡æŒ‡ä»¤ lw x4, 0x204 çš„ç»“æœ (åº”è¯¥å¾—åˆ°ç¬¬äºŒæ¡storeæŒ‡ä»¤çš„å€¼0x456)  
        val r4_value = IssueToAluAndLsuSpecHelper.readArchReg(dut, 4)
        println(s"ğŸ“ å¯„å­˜å™¨ r4 = 0x${r4_value.toString(16)} (æœŸæœ›æ¥è‡ªstore/loadåºåˆ—çš„0x456)")
        
        // éªŒè¯ç¬¬äº”æ¡æŒ‡ä»¤ lw x5, 0x200 çš„ç»“æœ (åº”è¯¥å¾—åˆ°ç¬¬ä¸€æ¡storeæŒ‡ä»¤çš„å€¼0x123)
        val r5_value = IssueToAluAndLsuSpecHelper.readArchReg(dut, 5)
        println(s"ğŸ“ å¯„å­˜å™¨ r5 = 0x${r5_value.toString(16)} (æœŸæœ›æ¥è‡ªstore/loadåºåˆ—çš„0x123)")
        
        // éªŒè¯store/loadåºåˆ—çš„è¯­ä¹‰æ­£ç¡®æ€§
        assert(r3_value == BigInt("123", 16), 
               s"Store/Load sequence failed for 0x200: r3=0x${r3_value.toString(16)}, expected 0x123")
        
        assert(r4_value == BigInt("456", 16), 
               s"Store/Load sequence failed for 0x204: r4=0x${r4_value.toString(16)}, expected 0x456")
               
        assert(r5_value == BigInt("123", 16), 
               s"Store/Load sequence failed for 0x200 (second load): r5=0x${r5_value.toString(16)}, expected 0x123")
        
        println("âœ… å¤æ‚Store/Loadåºåˆ—çš„è¯­ä¹‰éªŒè¯é€šè¿‡!")
        println("   è¿™éªŒè¯äº†StoreæŒ‡ä»¤ã€LoadæŒ‡ä»¤ã€Store-to-Load forwardingå’ŒCacheæ“ä½œçš„æ­£ç¡®æ€§")
        cd.waitSampling(50)  // å¢åŠ ç­‰å¾…æ—¶é—´ï¼Œè®©æ•°æ®æœ‰æœºä¼šå†™å›å†…å­˜
      } else {
        println("âš ï¸ TIMEOUT: æŒ‡ä»¤æœªèƒ½åœ¨é¢„æœŸæ—¶é—´å†…æäº¤")
        println("è¿™å¯èƒ½è¡¨æ˜å¤æ‚LSUåºåˆ—å¤„ç†å­˜åœ¨é—®é¢˜ï¼Œéœ€è¦åˆ†æStore/Loadä¾èµ–å…³ç³»")
        fail("Timeout waiting for commits - Complex LSU sequence test failed")
      }
      
      cd.waitSampling(10)
    }
  }

  test("SimpleLoad_Test") {
    // ä½¿ç”¨çº¯Scalaä»¿çœŸåç«¯é¿å¼€Verilatorè¯­æ³•é—®é¢˜
    val compiled = SimConfig.withConfig(SpinalConfig().copy(
      defaultConfigForClockDomains = ClockDomainConfig(resetKind = SYNC),
      targetDirectory = "simWorkspace/scala_sim"
    )).compile(new IssueToAluAndLsuTestBench(pCfg_complex))
    
    compiled.doSim { dut =>
      val cd = dut.clockDomain
      cd.forkStimulus(period = 10)
      SimTimeout(15000)

      def issueInstr(pc: BigInt, insn: BigInt): Unit = {
        println(s"[ISSUE] PC=0x${pc.toString(16)}, insn=0x${insn.toString(16)}")
        dut.io.fetchStreamIn.valid #= true
        dut.io.fetchStreamIn.payload.pc #= pc
        dut.io.fetchStreamIn.payload.instruction #= insn
        dut.io.fetchStreamIn.payload.predecode.setDefaultForSim()
        dut.io.fetchStreamIn.payload.bpuPrediction.valid #= false
        cd.waitSamplingWhere(dut.io.fetchStreamIn.ready.toBoolean)
        dut.io.fetchStreamIn.valid #= false
        cd.waitSampling(1)
      }

      val pc_start = BigInt("00000000", 16)
      var commitCount = 0

      // é¢„å…ˆåˆå§‹åŒ–å†…å­˜åœ°å€0x100ä¸ºå·²çŸ¥å€¼
      val test_value = BigInt("deadbeef", 16)
      println(s"ğŸ”§ é¢„åˆå§‹åŒ–å†…å­˜ 0x100 = 0x${test_value.toString(16)}")
      dut.sram.io.tb_writeEnable #= true
      dut.sram.io.tb_writeAddress #= BigInt("100", 16) // ç›´æ¥ä½¿ç”¨å­—èŠ‚åœ°å€ï¼Œä¸DCacheä¸€è‡´
      dut.sram.io.tb_writeData #= test_value
      cd.waitSampling(2)
      dut.sram.io.tb_writeEnable #= false
      
      // éªŒè¯åˆå§‹åŒ–æˆåŠŸ
      val verify_value = IssueToAluAndLsuSpecHelper.readMemoryWord(dut, BigInt("100", 16))
      println(s"ğŸ” éªŒè¯åˆå§‹åŒ–: å†…å­˜ 0x100 = 0x${verify_value.toString(16)}")
      assert(verify_value == test_value, s"Memory initialization failed: got 0x${verify_value.toString(16)}, expected 0x${test_value.toString(16)}")

      // Simple commit monitoring with detailed logging
      val commitMonitor = fork {
        while(true) {
          cd.waitSampling()
          if (dut.io.enableCommit.toBoolean && dut.io.commitValid.toBoolean) {
            val commitPC = dut.io.commitEntry.payload.uop.decoded.pc.toBigInt
            println(s"[COMMIT] âœ… PC=0x${commitPC.toString(16)}")
            commitCount += 1
          }
        }
      }

      println("=== ğŸš€ å¼€å§‹LSU EUé›†æˆæµ‹è¯• ===")
      dut.io.enableCommit #= false
      cd.waitSampling(5)

      // ç®€åŒ–æµ‹è¯•ï¼šLoadæŒ‡ä»¤ï¼Œä½¿ç”¨å¯„å­˜å™¨0ï¼ˆæ€»æ˜¯0ï¼‰ä½œä¸ºåŸºå€ï¼Œä½†ä½¿ç”¨SRAMèŒƒå›´å†…çš„åœ°å€
      val instr_lw = LA32RInstrBuilder.ld_w(rd = 2, rj = 0, offset = 0x100)  // r2 = MEM[r0 + 0x100] = MEM[0x100]
      println(s"[TEST] LoadæŒ‡ä»¤: ld.w r2, r0, 0x100 (insn=0x${instr_lw.toString(16)})")

      println("=== ğŸ“¤ å‘å°„æŒ‡ä»¤åºåˆ— ===")
      issueInstr(pc_start, instr_lw)   // PC: 0x00000000

      println("=== â±ï¸ ç­‰å¾…æ‰§è¡Œå®Œæˆ ===")
      cd.waitSampling(20)  // å¢åŠ ç­‰å¾…æ—¶é—´ç»™LSUæ›´å¤šå¤„ç†æ—¶é—´

      println("=== âœ… å¯ç”¨æäº¤ ===")
      dut.io.enableCommit #= true
      
      var timeout = 200  // å¢åŠ è¶…æ—¶æ—¶é—´
      while(commitCount < 1 && timeout > 0) {
        cd.waitSampling()
        timeout -= 1
        if (timeout % 50 == 0) {
          println(s"[WAIT] commitCount=$commitCount/1, timeout=$timeout")
        }
      }
      
      if (timeout > 0) {
        println(s"ğŸ‰ SUCCESS: LSUæµ‹è¯•å®Œæˆï¼ŒæˆåŠŸæäº¤äº†${commitCount}æ¡æŒ‡ä»¤!")
        assert(commitCount == 1, s"Expected 1 commits, got $commitCount")
        // === éªŒè¯loadæŒ‡ä»¤ç»“æœ ===
        println("ğŸ” å¼€å§‹éªŒè¯loadæŒ‡ä»¤ç»“æœ...")
        cd.waitSampling(50)  // ç­‰å¾…æ›´é•¿æ—¶é—´ç¡®ä¿æ•°æ®å†™å›
        
        // å…ˆæ£€æŸ¥ç‰©ç†å¯„å­˜å™¨æ˜ å°„
        val physReg2 = dut.ratMapping(2).toBigInt
        println(s"ğŸ“ å¯„å­˜å™¨r2æ˜ å°„åˆ°ç‰©ç†å¯„å­˜å™¨p${physReg2}")
        
        // éªŒè¯loadæŒ‡ä»¤æ˜¯å¦æ­£ç¡®è¯»å–äº†é¢„åˆå§‹åŒ–çš„å†…å­˜æ•°æ®å¹¶å­˜å‚¨åˆ°å¯„å­˜å™¨
        val r2_value = IssueToAluAndLsuSpecHelper.readArchReg(dut, 2)
        println(s"ğŸ“ å¯„å­˜å™¨ r2 = 0x${r2_value.toString(16)} (æœŸæœ› 0x${test_value.toString(16)})")
        
        // å†æ¬¡æ£€æŸ¥å†…å­˜ä¸­çš„å€¼ç¡®è®¤åˆå§‹åŒ–æ­£ç¡®
        val current_mem_value = IssueToAluAndLsuSpecHelper.readMemoryWord(dut, BigInt("100", 16))
        println(s"ğŸ“ å†…å­˜ 0x100 = 0x${current_mem_value.toString(16)} (ç¡®è®¤åˆå§‹åŒ–)")
        
        // éªŒè¯loadæŒ‡ä»¤æ­£ç¡®åœ°ä»å†…å­˜è¯»å–äº†é¢„åˆå§‹åŒ–çš„æ•°æ®
        assert(r2_value == test_value, 
               s"Load instruction failed: r2=0x${r2_value.toString(16)}, expected 0x${test_value.toString(16)}. " +
               s"Memory contains 0x${current_mem_value.toString(16)}. " +
               s"Physical register mapping: r2->p${physReg2}")
        
        println("âœ… LoadæŒ‡ä»¤éªŒè¯é€šè¿‡!")

      } else {
        println("âš ï¸ TIMEOUT: æŒ‡ä»¤æœªèƒ½åœ¨é¢„æœŸæ—¶é—´å†…æäº¤")
        println("è¿™å¯èƒ½è¡¨æ˜LSU EUçš„æŸä¸ªé˜¶æ®µå­˜åœ¨é—®é¢˜ï¼Œéœ€è¦åˆ†ææ—¥å¿—")
        fail("Timeout waiting for commits - LSU EU may have issues")
      }
      
      cd.waitSampling(5)
    }
  }

  thatsAll()
}
