
*** Running vivado
    with args -log lab2_2_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab2_2_1.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source lab2_2_1.tcl -notrace
Command: synth_design -top lab2_2_1 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8824 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 359.070 ; gain = 100.297
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'lab2_2_1' [H:/gyx verilog/digital/lab_2/lab2_2_1/lab2_2_1.srcs/sources_1/new/lab2_2_1.v:23]
INFO: [Synth 8-6157] synthesizing module 'lab2_2_1_partA' [H:/gyx verilog/digital/lab_2/lab2_2_1/lab2_2_1.srcs/sources_1/new/lab2_2_1_partA.v:23]
INFO: [Synth 8-6157] synthesizing module 'comparator' [H:/gyx verilog/digital/lab_2/lab2_2_1/lab2_2_1.srcs/sources_1/new/comparator.v:23]
INFO: [Synth 8-6155] done synthesizing module 'comparator' (1#1) [H:/gyx verilog/digital/lab_2/lab2_2_1/lab2_2_1.srcs/sources_1/new/comparator.v:23]
INFO: [Synth 8-6157] synthesizing module 'circultA' [H:/gyx verilog/digital/lab_2/lab2_2_1/lab2_2_1.srcs/sources_1/new/circultA.v:23]
INFO: [Synth 8-6155] done synthesizing module 'circultA' (2#1) [H:/gyx verilog/digital/lab_2/lab2_2_1/lab2_2_1.srcs/sources_1/new/circultA.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux_2to1' [H:/gyx verilog/digital/lab_2/lab2_2_1/lab2_2_1.srcs/sources_1/new/mux_2to1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux_2to1' (3#1) [H:/gyx verilog/digital/lab_2/lab2_2_1/lab2_2_1.srcs/sources_1/new/mux_2to1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'lab2_2_1_partA' (4#1) [H:/gyx verilog/digital/lab_2/lab2_2_1/lab2_2_1.srcs/sources_1/new/lab2_2_1_partA.v:23]
INFO: [Synth 8-6157] synthesizing module 'bcdto7' [H:/gyx verilog/digital/lab_2/lab2_2_1/lab2_2_1.srcs/sources_1/new/bcdto7.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bcdto7' (5#1) [H:/gyx verilog/digital/lab_2/lab2_2_1/lab2_2_1.srcs/sources_1/new/bcdto7.v:23]
INFO: [Synth 8-6155] done synthesizing module 'lab2_2_1' (6#1) [H:/gyx verilog/digital/lab_2/lab2_2_1/lab2_2_1.srcs/sources_1/new/lab2_2_1.v:23]
WARNING: [Synth 8-3331] design comparator has unconnected port x[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 413.086 ; gain = 154.313
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 413.086 ; gain = 154.313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 413.086 ; gain = 154.313
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [H:/gyx verilog/digital/lab_2/lab2_2_1/lab2_2_1.srcs/constrs_1/imports/lab2_2_1/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [H:/gyx verilog/digital/lab_2/lab2_2_1/lab2_2_1.srcs/constrs_1/imports/lab2_2_1/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [H:/gyx verilog/digital/lab_2/lab2_2_1/lab2_2_1.srcs/constrs_1/imports/lab2_2_1/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lab2_2_1_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lab2_2_1_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 718.672 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 718.672 ; gain = 459.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 718.672 ; gain = 459.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 718.672 ; gain = 459.898
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'seg_reg' [H:/gyx verilog/digital/lab_2/lab2_2_1/lab2_2_1.srcs/sources_1/new/bcdto7.v:32]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 718.672 ; gain = 459.898
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	  11 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module bcdto7 
Detailed RTL Component Info : 
+---Muxes : 
	  11 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design lab2_2_1 has port an[7] driven by constant 1
WARNING: [Synth 8-3917] design lab2_2_1 has port an[6] driven by constant 1
WARNING: [Synth 8-3917] design lab2_2_1 has port an[5] driven by constant 1
WARNING: [Synth 8-3917] design lab2_2_1 has port an[4] driven by constant 1
WARNING: [Synth 8-3917] design lab2_2_1 has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design lab2_2_1 has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design lab2_2_1 has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design lab2_2_1 has port an[0] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 718.672 ; gain = 459.898
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 749.707 ; gain = 490.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 749.707 ; gain = 490.934
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (U2/seg_reg[6]) is unused and will be removed from module lab2_2_1.
WARNING: [Synth 8-3332] Sequential element (U2/seg_reg[5]) is unused and will be removed from module lab2_2_1.
WARNING: [Synth 8-3332] Sequential element (U2/seg_reg[4]) is unused and will be removed from module lab2_2_1.
WARNING: [Synth 8-3332] Sequential element (U2/seg_reg[3]) is unused and will be removed from module lab2_2_1.
WARNING: [Synth 8-3332] Sequential element (U2/seg_reg[2]) is unused and will be removed from module lab2_2_1.
WARNING: [Synth 8-3332] Sequential element (U2/seg_reg[1]) is unused and will be removed from module lab2_2_1.
WARNING: [Synth 8-3332] Sequential element (U2/seg_reg[0]) is unused and will be removed from module lab2_2_1.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 751.172 ; gain = 492.398
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 752.297 ; gain = 493.523
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 752.297 ; gain = 493.523
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 752.297 ; gain = 493.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 752.297 ; gain = 493.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 752.297 ; gain = 493.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 752.297 ; gain = 493.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT3 |     1|
|2     |LUT4 |     7|
|3     |IBUF |     4|
|4     |OBUF |    16|
+------+-----+------+

Report Instance Areas: 
+------+---------+---------------+------+
|      |Instance |Module         |Cells |
+------+---------+---------------+------+
|1     |top      |               |    28|
|2     |  U1     |lab2_2_1_partA |     1|
|3     |    U1   |comparator     |     1|
|4     |  U2     |bcdto7         |     1|
+------+---------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 752.297 ; gain = 493.523
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 752.297 ; gain = 187.938
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 752.297 ; gain = 493.523
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 772.461 ; gain = 526.563
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'H:/gyx verilog/digital/lab_2/lab2_2_1/lab2_2_1.runs/synth_1/lab2_2_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file lab2_2_1_utilization_synth.rpt -pb lab2_2_1_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 772.461 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Oct 18 20:58:29 2018...
