// Design a module that implements an AND gate

module and_gate( 
    input a, 
    input b, 
    output out );

    // assing the AND of a and b to out
    and_gate( a, b, out )
    {
    }

// design a module that implements an OR gate
module or_gate( 
    input a, 
    input b, 
    output out );

    // assign the OR of a and b to out
    or_gate( a, b, out )
    {
    }

// design a module that implements a NAND gate
module nand_gate( 
    input a, 
    input b, 
    output out );

    // assign the NAND of a and b to out
    nand_gate( a, b, out )
    {
    }

// design a module that implements a NOR gate
module nor_gate( 
    input a, 
    input b, 
    output out );

    // assign the NOR of a and b to out
endmodule
