============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.14-s090_1
  Generated on:           Nov 09 2025  04:47:25 pm
  Module:                 benes
  Operating conditions:   PVT_1P2V_25C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (784 ps) Setup Check with Pin reg_latch_reg[3][1][13]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][1][13]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][1][13]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][1][13]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][1][13]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][1][13]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g119436/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][1][13]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][1][13]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 2: MET (784 ps) Setup Check with Pin reg_latch_reg[3][1][2]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][1][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][1][2]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][1][2]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][1][2]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][1][2]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g119438/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][1][2]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][1][2]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 3: MET (784 ps) Setup Check with Pin reg_latch_reg[3][14][8]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][14][8]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][14][8]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][14][8]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][14][8]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][14][8]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g119061/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][14][8]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][14][8]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 4: MET (784 ps) Setup Check with Pin reg_latch_reg[3][14][7]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][14][7]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][14][7]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][14][7]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][14][7]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][14][7]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g119059/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][14][7]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][14][7]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 5: MET (784 ps) Setup Check with Pin reg_latch_reg[3][14][6]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][14][6]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][14][6]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][14][6]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][14][6]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][14][6]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g119057/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][14][6]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][14][6]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 6: MET (784 ps) Setup Check with Pin reg_latch_reg[3][14][5]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][14][5]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][14][5]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][14][5]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][14][5]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][14][5]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g119054/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][14][5]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][14][5]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 7: MET (784 ps) Setup Check with Pin reg_latch_reg[3][14][4]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][14][4]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][14][4]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][14][4]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][14][4]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][14][4]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g119052/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][14][4]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][14][4]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 8: MET (784 ps) Setup Check with Pin reg_latch_reg[3][14][3]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][14][3]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][14][3]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][14][3]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][14][3]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][14][3]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g119050/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][14][3]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][14][3]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 9: MET (784 ps) Setup Check with Pin reg_latch_reg[3][14][2]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][14][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][14][2]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][14][2]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][14][2]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][14][2]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g119048/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][14][2]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][14][2]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 10: MET (784 ps) Setup Check with Pin reg_latch_reg[3][14][1]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][14][1]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][14][1]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][14][1]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][14][1]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][14][1]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g119045/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][14][1]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][14][1]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 11: MET (784 ps) Setup Check with Pin reg_latch_reg[3][14][0]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][14][0]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][14][0]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][14][0]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][14][0]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][14][0]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g119043/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][14][0]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][14][0]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 12: MET (784 ps) Setup Check with Pin reg_latch_reg[3][13][15]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][13][15]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][13][15]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][13][15]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[1][13][15]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][13][15]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g119041/X                    -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][13][15]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][13][15]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 13: MET (784 ps) Setup Check with Pin reg_latch_reg[3][13][14]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][13][14]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][13][14]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][13][14]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[1][13][14]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][13][14]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g119038/X                    -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][13][14]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][13][14]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 14: MET (784 ps) Setup Check with Pin reg_latch_reg[3][13][13]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][13][13]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][13][13]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][13][13]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[1][13][13]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][13][13]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g119035/X                    -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][13][13]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][13][13]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 15: MET (784 ps) Setup Check with Pin reg_latch_reg[3][13][12]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][13][12]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][13][12]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][13][12]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[1][13][12]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][13][12]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g119033/X                    -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][13][12]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][13][12]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 16: MET (784 ps) Setup Check with Pin reg_latch_reg[3][13][11]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][13][11]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][13][11]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][13][11]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[1][13][11]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][13][11]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g119031/X                    -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][13][11]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][13][11]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 17: MET (784 ps) Setup Check with Pin reg_latch_reg[3][13][10]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][13][10]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][13][10]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][13][10]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[1][13][10]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][13][10]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g119029/X                    -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][13][10]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][13][10]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 18: MET (784 ps) Setup Check with Pin reg_latch_reg[3][13][9]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][13][9]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][13][9]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][13][9]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][13][9]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][13][9]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g119027/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][13][9]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][13][9]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 19: MET (784 ps) Setup Check with Pin reg_latch_reg[3][13][8]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][13][8]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][13][8]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][13][8]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][13][8]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][13][8]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g119025/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][13][8]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][13][8]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 20: MET (784 ps) Setup Check with Pin reg_latch_reg[3][13][7]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][13][7]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][13][7]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][13][7]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][13][7]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][13][7]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g119023/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][13][7]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][13][7]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 21: MET (784 ps) Setup Check with Pin reg_latch_reg[3][13][6]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][13][6]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][13][6]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][13][6]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][13][6]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][13][6]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g119021/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][13][6]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][13][6]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 22: MET (784 ps) Setup Check with Pin reg_latch_reg[3][13][5]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][13][5]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][13][5]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][13][5]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][13][5]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][13][5]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g119019/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][13][5]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][13][5]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 23: MET (784 ps) Setup Check with Pin reg_latch_reg[3][13][4]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][13][4]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][13][4]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][13][4]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][13][4]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][13][4]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g119016/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][13][4]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][13][4]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 24: MET (784 ps) Setup Check with Pin reg_latch_reg[3][13][3]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][13][3]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][13][3]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][13][3]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][13][3]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][13][3]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g119014/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][13][3]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][13][3]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 25: MET (784 ps) Setup Check with Pin reg_latch_reg[3][13][2]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][13][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][13][2]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][13][2]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][13][2]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][13][2]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g119012/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][13][2]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][13][2]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 26: MET (784 ps) Setup Check with Pin reg_latch_reg[3][13][1]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][13][1]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][13][1]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][13][1]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][13][1]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][13][1]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g119010/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][13][1]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][13][1]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 27: MET (784 ps) Setup Check with Pin reg_latch_reg[3][13][0]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][13][0]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][13][0]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][13][0]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][13][0]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][13][0]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g119008/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][13][0]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][13][0]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 28: MET (784 ps) Setup Check with Pin reg_latch_reg[3][12][15]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][12][15]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][12][15]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][12][15]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[1][12][15]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][12][15]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g119005/X                    -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][12][15]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][12][15]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 29: MET (784 ps) Setup Check with Pin reg_latch_reg[3][12][14]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][12][14]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][12][14]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][12][14]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[1][12][14]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][12][14]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g119003/X                    -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][12][14]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][12][14]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 30: MET (784 ps) Setup Check with Pin reg_latch_reg[3][12][13]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][12][13]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][12][13]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][12][13]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[1][12][13]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][12][13]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g119001/X                    -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][12][13]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][12][13]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 31: MET (784 ps) Setup Check with Pin reg_latch_reg[3][12][12]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][12][12]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][12][12]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][12][12]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[1][12][12]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][12][12]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g118999/X                    -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][12][12]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][12][12]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 32: MET (784 ps) Setup Check with Pin reg_latch_reg[3][12][11]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][12][11]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][12][11]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][12][11]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[1][12][11]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][12][11]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g118997/X                    -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][12][11]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][12][11]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 33: MET (784 ps) Setup Check with Pin reg_latch_reg[3][0][9]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][0][9]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][0][9]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][0][9]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][0][9]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][0][9]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g119414/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][0][9]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][0][9]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 34: MET (784 ps) Setup Check with Pin reg_latch_reg[3][12][10]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][12][10]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][12][10]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][12][10]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[1][12][10]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][12][10]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g118995/X                    -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][12][10]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][12][10]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 35: MET (784 ps) Setup Check with Pin reg_latch_reg[3][12][9]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][12][9]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][12][9]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][12][9]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][12][9]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][12][9]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g118992/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][12][9]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][12][9]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 36: MET (784 ps) Setup Check with Pin reg_latch_reg[3][12][8]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][12][8]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][12][8]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][12][8]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][12][8]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][12][8]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g118990/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][12][8]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][12][8]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 37: MET (784 ps) Setup Check with Pin reg_latch_reg[3][12][7]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][12][7]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][12][7]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][12][7]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][12][7]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][12][7]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g118988/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][12][7]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][12][7]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 38: MET (784 ps) Setup Check with Pin reg_latch_reg[3][12][6]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][12][6]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][12][6]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][12][6]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][12][6]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][12][6]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g118986/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][12][6]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][12][6]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 39: MET (784 ps) Setup Check with Pin reg_latch_reg[3][12][5]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][12][5]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][12][5]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][12][5]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][12][5]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][12][5]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g118984/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][12][5]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][12][5]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 40: MET (784 ps) Setup Check with Pin reg_latch_reg[3][12][4]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][12][4]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][12][4]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][12][4]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][12][4]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][12][4]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g118982/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][12][4]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][12][4]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 41: MET (784 ps) Setup Check with Pin reg_latch_reg[3][12][3]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][12][3]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][12][3]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][12][3]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][12][3]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][12][3]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g118980/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][12][3]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][12][3]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 42: MET (784 ps) Setup Check with Pin reg_latch_reg[3][12][2]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][12][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][12][2]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][12][2]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][12][2]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][12][2]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g118978/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][12][2]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][12][2]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 43: MET (784 ps) Setup Check with Pin reg_latch_reg[3][12][1]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][12][1]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][12][1]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][12][1]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][12][1]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][12][1]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g118976/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][12][1]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][12][1]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 44: MET (784 ps) Setup Check with Pin reg_latch_reg[3][12][0]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][12][0]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][12][0]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][12][0]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][12][0]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][12][0]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g118974/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][12][0]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][12][0]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 45: MET (784 ps) Setup Check with Pin reg_latch_reg[3][11][15]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][11][15]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][11][15]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][11][15]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[1][11][15]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][11][15]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g118972/X                    -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][11][15]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][11][15]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 46: MET (784 ps) Setup Check with Pin reg_latch_reg[3][11][14]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][11][14]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][11][14]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][11][14]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[1][11][14]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][11][14]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g118970/X                    -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][11][14]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][11][14]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 47: MET (784 ps) Setup Check with Pin reg_latch_reg[3][11][13]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][11][13]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][11][13]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][11][13]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[1][11][13]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][11][13]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g118968/X                    -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][11][13]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][11][13]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 48: MET (784 ps) Setup Check with Pin reg_latch_reg[3][11][12]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][11][12]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][11][12]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][11][12]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[1][11][12]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][11][12]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g118965/X                    -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][11][12]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][11][12]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 49: MET (784 ps) Setup Check with Pin reg_latch_reg[3][2][7]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][2][7]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][2][7]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][2][7]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][2][7]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][2][7]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g119409/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][2][7]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][2][7]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 50: MET (784 ps) Setup Check with Pin reg_latch_reg[3][11][11]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][11][11]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][11][11]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][11][11]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[1][11][11]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][11][11]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g118963/X                    -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][11][11]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][11][11]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 51: MET (784 ps) Setup Check with Pin reg_latch_reg[3][11][10]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][11][10]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][11][10]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][11][10]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[1][11][10]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][11][10]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g118961/X                    -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][11][10]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][11][10]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 52: MET (784 ps) Setup Check with Pin reg_latch_reg[3][11][9]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][11][9]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][11][9]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][11][9]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][11][9]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][11][9]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g118959/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][11][9]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][11][9]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 53: MET (784 ps) Setup Check with Pin reg_latch_reg[3][11][8]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][11][8]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][11][8]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][11][8]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][11][8]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][11][8]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g118957/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][11][8]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][11][8]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 54: MET (784 ps) Setup Check with Pin reg_latch_reg[3][11][7]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][11][7]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][11][7]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][11][7]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][11][7]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][11][7]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g118955/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][11][7]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][11][7]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 55: MET (784 ps) Setup Check with Pin reg_latch_reg[3][11][6]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][11][6]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][11][6]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][11][6]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][11][6]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][11][6]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g118953/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][11][6]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][11][6]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 56: MET (784 ps) Setup Check with Pin reg_latch_reg[3][11][5]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][11][5]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][11][5]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][11][5]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][11][5]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][11][5]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g118951/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][11][5]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][11][5]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 57: MET (784 ps) Setup Check with Pin reg_latch_reg[3][11][4]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][11][4]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][11][4]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][11][4]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][11][4]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][11][4]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g118949/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][11][4]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][11][4]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 58: MET (784 ps) Setup Check with Pin reg_latch_reg[3][11][3]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][11][3]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][11][3]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][11][3]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][11][3]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][11][3]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g118947/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][11][3]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][11][3]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 59: MET (784 ps) Setup Check with Pin reg_latch_reg[3][11][2]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][11][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][11][2]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][11][2]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][11][2]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][11][2]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g118945/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][11][2]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][11][2]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 60: MET (784 ps) Setup Check with Pin reg_latch_reg[3][11][1]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][11][1]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][11][1]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][11][1]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][11][1]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][11][1]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g118941/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][11][1]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][11][1]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 61: MET (784 ps) Setup Check with Pin reg_latch_reg[3][11][0]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][11][0]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][11][0]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][11][0]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][11][0]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][11][0]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g118939/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][11][0]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][11][0]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 62: MET (784 ps) Setup Check with Pin reg_latch_reg[3][10][15]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][10][15]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][10][15]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][10][15]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[1][10][15]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][10][15]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g118937/X                    -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][10][15]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][10][15]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 63: MET (784 ps) Setup Check with Pin reg_latch_reg[3][10][14]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][10][14]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][10][14]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][10][14]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[1][10][14]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][10][14]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g118935/X                    -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][10][14]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][10][14]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 64: MET (784 ps) Setup Check with Pin reg_latch_reg[3][10][13]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][10][13]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][10][13]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][10][13]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[1][10][13]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][10][13]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g118933/X                    -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][10][13]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][10][13]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 65: MET (784 ps) Setup Check with Pin reg_latch_reg[3][10][12]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][10][12]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][10][12]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][10][12]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[1][10][12]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][10][12]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g118931/X                    -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][10][12]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][10][12]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 66: MET (784 ps) Setup Check with Pin reg_latch_reg[3][10][11]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][10][11]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][10][11]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][10][11]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[1][10][11]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][10][11]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g118943/X                    -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][10][11]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][10][11]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 67: MET (784 ps) Setup Check with Pin reg_latch_reg[3][10][10]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][10][10]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][10][10]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][10][10]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[1][10][10]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][10][10]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g119039/X                    -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][10][10]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][10][10]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 68: MET (784 ps) Setup Check with Pin reg_latch_reg[3][10][9]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][10][9]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][10][9]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][10][9]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][10][9]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][10][9]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g119094/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][10][9]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][10][9]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 69: MET (784 ps) Setup Check with Pin reg_latch_reg[3][10][8]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][10][8]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][10][8]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][10][8]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][10][8]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][10][8]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g119209/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][10][8]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][10][8]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 70: MET (784 ps) Setup Check with Pin reg_latch_reg[3][10][7]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][10][7]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][10][7]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][10][7]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][10][7]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][10][7]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g119130/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][10][7]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][10][7]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 71: MET (784 ps) Setup Check with Pin reg_latch_reg[3][10][6]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][10][6]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][10][6]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][10][6]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][10][6]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][10][6]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g119197/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][10][6]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][10][6]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 72: MET (784 ps) Setup Check with Pin reg_latch_reg[3][10][5]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][10][5]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][10][5]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][10][5]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][10][5]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][10][5]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g119408/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][10][5]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][10][5]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 73: MET (784 ps) Setup Check with Pin reg_latch_reg[3][10][4]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][10][4]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][10][4]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][10][4]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][10][4]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][10][4]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g119335/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][10][4]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][10][4]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 74: MET (784 ps) Setup Check with Pin reg_latch_reg[3][10][3]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][10][3]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][10][3]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][10][3]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][10][3]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][10][3]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g119341/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][10][3]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][10][3]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 75: MET (784 ps) Setup Check with Pin reg_latch_reg[3][1][5]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][1][5]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][1][5]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][1][5]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][1][5]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][1][5]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g119405/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][1][5]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][1][5]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 76: MET (784 ps) Setup Check with Pin reg_latch_reg[3][10][2]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][10][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][10][2]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][10][2]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][10][2]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][10][2]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g119403/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][10][2]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][10][2]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 77: MET (784 ps) Setup Check with Pin reg_latch_reg[3][10][1]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][10][1]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][10][1]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][10][1]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][10][1]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][10][1]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g119372/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][10][1]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][10][1]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 78: MET (784 ps) Setup Check with Pin reg_latch_reg[3][10][0]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][10][0]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][10][0]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][10][0]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][10][0]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][10][0]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g119432/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][10][0]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][10][0]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 79: MET (784 ps) Setup Check with Pin reg_latch_reg[3][9][15]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][9][15]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][9][15]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][9][15]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][9][15]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][9][15]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g119425/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][9][15]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][9][15]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 80: MET (784 ps) Setup Check with Pin reg_latch_reg[3][9][14]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][9][14]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][9][14]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][9][14]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][9][14]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][9][14]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g119419/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][9][14]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][9][14]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 81: MET (784 ps) Setup Check with Pin reg_latch_reg[3][9][13]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][9][13]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][9][13]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][9][13]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][9][13]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][9][13]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g119435/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][9][13]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][9][13]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 82: MET (784 ps) Setup Check with Pin reg_latch_reg[3][9][12]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][9][12]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][9][12]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][9][12]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][9][12]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][9][12]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g119422/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][9][12]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][9][12]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 83: MET (784 ps) Setup Check with Pin reg_latch_reg[3][9][11]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][9][11]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][9][11]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][9][11]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][9][11]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][9][11]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g119426/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][9][11]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][9][11]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 84: MET (784 ps) Setup Check with Pin reg_latch_reg[3][9][10]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][9][10]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][9][10]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][9][10]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][9][10]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][9][10]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g118967/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][9][10]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][9][10]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 85: MET (784 ps) Setup Check with Pin reg_latch_reg[3][9][9]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][9][9]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][9][9]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][9][9]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][9][9]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][9][9]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g119418/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][9][9]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][9][9]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 86: MET (784 ps) Setup Check with Pin reg_latch_reg[3][9][8]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][9][8]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][9][8]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][9][8]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][9][8]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][9][8]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g119329/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][9][8]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][9][8]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 87: MET (784 ps) Setup Check with Pin reg_latch_reg[3][9][7]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][9][7]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][9][7]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][9][7]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][9][7]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][9][7]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g119423/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][9][7]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][9][7]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 88: MET (784 ps) Setup Check with Pin reg_latch_reg[3][9][6]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][9][6]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][9][6]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][9][6]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][9][6]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][9][6]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g119416/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][9][6]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][9][6]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 89: MET (784 ps) Setup Check with Pin reg_latch_reg[3][9][5]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][9][5]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][9][5]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][9][5]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][9][5]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][9][5]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g119424/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][9][5]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][9][5]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 90: MET (784 ps) Setup Check with Pin reg_latch_reg[3][9][4]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][9][4]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][9][4]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][9][4]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][9][4]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][9][4]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g119056/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][9][4]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][9][4]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 91: MET (784 ps) Setup Check with Pin reg_latch_reg[3][9][3]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][9][3]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][9][3]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][9][3]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][9][3]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][9][3]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g119046/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][9][3]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][9][3]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 92: MET (784 ps) Setup Check with Pin reg_latch_reg[3][9][2]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][9][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][9][2]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][9][2]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][9][2]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][9][2]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g119167/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][9][2]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][9][2]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 93: MET (784 ps) Setup Check with Pin reg_latch_reg[3][9][1]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][9][1]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][9][1]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][9][1]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][9][1]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][9][1]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g118944/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][9][1]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][9][1]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 94: MET (784 ps) Setup Check with Pin reg_latch_reg[3][9][0]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][9][0]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][9][0]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][9][0]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][9][0]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][9][0]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g118994/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][9][0]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][9][0]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 95: MET (784 ps) Setup Check with Pin reg_latch_reg[3][8][15]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][8][15]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][8][15]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][8][15]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][8][15]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][8][15]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g119036/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][8][15]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][8][15]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 96: MET (784 ps) Setup Check with Pin reg_latch_reg[3][8][14]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][8][14]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][8][14]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][8][14]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][8][14]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][8][14]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g119073/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][8][14]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][8][14]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 97: MET (784 ps) Setup Check with Pin reg_latch_reg[3][8][13]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][8][13]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][8][13]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][8][13]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][8][13]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][8][13]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g119415/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][8][13]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][8][13]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 98: MET (784 ps) Setup Check with Pin reg_latch_reg[3][8][12]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][8][12]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][8][12]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][8][12]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][8][12]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][8][12]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g119111/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][8][12]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][8][12]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 99: MET (784 ps) Setup Check with Pin reg_latch_reg[3][8][11]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][8][11]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][8][11]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][8][11]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][8][11]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][8][11]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g119411/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][8][11]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][8][11]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 100: MET (784 ps) Setup Check with Pin reg_latch_reg[3][8][10]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][8][10]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][8][10]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][8][10]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][8][10]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][8][10]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g119406/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][8][10]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][8][10]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 101: MET (784 ps) Setup Check with Pin reg_latch_reg[3][8][9]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][8][9]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][8][9]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][8][9]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][8][9]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][8][9]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g119413/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][8][9]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][8][9]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 102: MET (784 ps) Setup Check with Pin reg_latch_reg[3][8][8]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][8][8]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][8][8]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][8][8]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][8][8]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][8][8]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g119156/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][8][8]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][8][8]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 103: MET (784 ps) Setup Check with Pin reg_latch_reg[3][8][7]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][8][7]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][8][7]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][8][7]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][8][7]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][8][7]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g119437/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][8][7]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][8][7]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 104: MET (784 ps) Setup Check with Pin reg_latch_reg[3][0][11]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][0][11]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][0][11]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][0][11]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][0][11]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][0][11]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g119410/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][0][11]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][0][11]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 105: MET (784 ps) Setup Check with Pin reg_latch_reg[3][8][6]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][8][6]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][8][6]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][8][6]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][8][6]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][8][6]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g119213/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][8][6]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][8][6]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 106: MET (784 ps) Setup Check with Pin reg_latch_reg[3][8][5]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][8][5]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][8][5]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][8][5]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][8][5]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][8][5]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g119252/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][8][5]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][8][5]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 107: MET (784 ps) Setup Check with Pin reg_latch_reg[3][8][4]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][8][4]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][8][4]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][8][4]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][8][4]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][8][4]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g119290/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][8][4]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][8][4]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 108: MET (784 ps) Setup Check with Pin reg_latch_reg[3][8][3]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][8][3]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][8][3]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][8][3]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][8][3]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][8][3]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g119319/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][8][3]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][8][3]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 109: MET (784 ps) Setup Check with Pin reg_latch_reg[3][8][2]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][8][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][8][2]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][8][2]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][8][2]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][8][2]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g119353/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][8][2]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][8][2]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 110: MET (784 ps) Setup Check with Pin reg_latch_reg[3][8][1]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][8][1]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][8][1]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][8][1]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][8][1]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][8][1]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g119366/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][8][1]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][8][1]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 111: MET (784 ps) Setup Check with Pin reg_latch_reg[3][8][0]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][8][0]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][8][0]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][8][0]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][8][0]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][8][0]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g119384/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][8][0]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][8][0]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 112: MET (784 ps) Setup Check with Pin reg_latch_reg[3][7][15]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][7][15]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][7][15]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][7][15]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][7][15]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][7][15]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g119115/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][7][15]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][7][15]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 113: MET (784 ps) Setup Check with Pin reg_latch_reg[3][7][14]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][7][14]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][7][14]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][7][14]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][7][14]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][7][14]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g119113/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][7][14]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][7][14]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 114: MET (784 ps) Setup Check with Pin reg_latch_reg[3][7][13]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][7][13]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][7][13]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][7][13]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][7][13]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][7][13]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g119110/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][7][13]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][7][13]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 115: MET (784 ps) Setup Check with Pin reg_latch_reg[3][7][12]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][7][12]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][7][12]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][7][12]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][7][12]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][7][12]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g119108/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][7][12]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][7][12]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 116: MET (784 ps) Setup Check with Pin reg_latch_reg[3][7][11]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][7][11]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][7][11]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][7][11]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][7][11]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][7][11]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g119106/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][7][11]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][7][11]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 117: MET (784 ps) Setup Check with Pin reg_latch_reg[3][7][10]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][7][10]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][7][10]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][7][10]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][7][10]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][7][10]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g119104/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][7][10]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][7][10]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 118: MET (784 ps) Setup Check with Pin reg_latch_reg[3][7][9]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][7][9]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][7][9]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][7][9]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][7][9]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][7][9]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g119102/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][7][9]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][7][9]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 119: MET (784 ps) Setup Check with Pin reg_latch_reg[3][7][8]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][7][8]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][7][8]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][7][8]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][7][8]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][7][8]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g119100/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][7][8]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][7][8]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 120: MET (784 ps) Setup Check with Pin reg_latch_reg[3][7][7]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][7][7]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][7][7]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][7][7]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][7][7]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][7][7]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g119097/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][7][7]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][7][7]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 121: MET (784 ps) Setup Check with Pin reg_latch_reg[3][7][6]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][7][6]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][7][6]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][7][6]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][7][6]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][7][6]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g119095/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][7][6]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][7][6]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 122: MET (784 ps) Setup Check with Pin reg_latch_reg[3][0][12]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][0][12]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][0][12]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][0][12]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][0][12]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][0][12]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g119099/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][0][12]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][0][12]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 123: MET (784 ps) Setup Check with Pin reg_latch_reg[3][7][5]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][7][5]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][7][5]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][7][5]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][7][5]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][7][5]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g119092/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][7][5]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][7][5]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 124: MET (784 ps) Setup Check with Pin reg_latch_reg[3][7][4]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][7][4]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][7][4]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][7][4]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][7][4]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][7][4]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g119090/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][7][4]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][7][4]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 125: MET (784 ps) Setup Check with Pin reg_latch_reg[3][7][3]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][7][3]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][7][3]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][7][3]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][7][3]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][7][3]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g119088/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][7][3]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][7][3]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 126: MET (784 ps) Setup Check with Pin reg_latch_reg[3][7][2]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][7][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][7][2]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][7][2]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][7][2]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][7][2]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g119086/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][7][2]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][7][2]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 127: MET (784 ps) Setup Check with Pin reg_latch_reg[3][2][8]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][2][8]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][2][8]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][2][8]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][2][8]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][2][8]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g119412/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][2][8]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][2][8]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 128: MET (784 ps) Setup Check with Pin reg_latch_reg[3][7][1]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][7][1]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][7][1]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][7][1]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][7][1]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][7][1]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g119084/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][7][1]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][7][1]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 129: MET (784 ps) Setup Check with Pin reg_latch_reg[3][7][0]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][7][0]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][7][0]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][7][0]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][7][0]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][7][0]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g119082/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][7][0]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][7][0]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 130: MET (784 ps) Setup Check with Pin reg_latch_reg[3][0][13]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][0][13]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][0][13]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][0][13]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][0][13]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][0][13]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g119078/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][0][13]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][0][13]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 131: MET (784 ps) Setup Check with Pin reg_latch_reg[3][6][15]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][6][15]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][6][15]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][6][15]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][6][15]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][6][15]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g119080/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][6][15]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][6][15]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 132: MET (784 ps) Setup Check with Pin reg_latch_reg[3][6][14]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][6][14]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][6][14]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][6][14]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][6][14]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][6][14]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g119077/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][6][14]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][6][14]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 133: MET (784 ps) Setup Check with Pin reg_latch_reg[3][6][13]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][6][13]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][6][13]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][6][13]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][6][13]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][6][13]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g119074/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][6][13]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][6][13]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 134: MET (784 ps) Setup Check with Pin reg_latch_reg[3][2][9]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][2][9]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][2][9]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][2][9]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][2][9]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][2][9]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g119076/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][2][9]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][2][9]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 135: MET (784 ps) Setup Check with Pin reg_latch_reg[3][6][12]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][6][12]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][6][12]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][6][12]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][6][12]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][6][12]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g119071/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][6][12]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][6][12]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 136: MET (784 ps) Setup Check with Pin reg_latch_reg[3][6][11]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][6][11]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][6][11]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][6][11]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][6][11]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][6][11]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g119069/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][6][11]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][6][11]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 137: MET (784 ps) Setup Check with Pin reg_latch_reg[3][6][10]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][6][10]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][6][10]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][6][10]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][6][10]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][6][10]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g119067/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][6][10]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][6][10]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 138: MET (784 ps) Setup Check with Pin reg_latch_reg[3][6][9]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][6][9]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][6][9]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][6][9]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][6][9]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][6][9]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g119065/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][6][9]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][6][9]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 139: MET (784 ps) Setup Check with Pin reg_latch_reg[3][6][8]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][6][8]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][6][8]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][6][8]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][6][8]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][6][8]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g119063/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][6][8]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][6][8]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 140: MET (784 ps) Setup Check with Pin reg_latch_reg[3][6][7]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][6][7]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][6][7]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][6][7]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][6][7]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][6][7]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g119060/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][6][7]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][6][7]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 141: MET (784 ps) Setup Check with Pin reg_latch_reg[3][6][6]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][6][6]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][6][6]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][6][6]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][6][6]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][6][6]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g119058/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][6][6]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][6][6]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 142: MET (784 ps) Setup Check with Pin reg_latch_reg[3][6][5]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][6][5]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][6][5]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][6][5]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][6][5]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][6][5]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g118927/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][6][5]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][6][5]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 143: MET (784 ps) Setup Check with Pin reg_latch_reg[3][6][4]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][6][4]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][6][4]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][6][4]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][6][4]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][6][4]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g119053/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][6][4]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][6][4]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 144: MET (784 ps) Setup Check with Pin reg_latch_reg[3][6][3]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][6][3]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][6][3]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][6][3]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][6][3]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][6][3]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g119051/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][6][3]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][6][3]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 145: MET (784 ps) Setup Check with Pin reg_latch_reg[3][6][2]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][6][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][6][2]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][6][2]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][6][2]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][6][2]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g119049/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][6][2]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][6][2]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 146: MET (784 ps) Setup Check with Pin reg_latch_reg[3][6][1]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][6][1]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][6][1]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][6][1]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][6][1]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][6][1]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g119047/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][6][1]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][6][1]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 147: MET (784 ps) Setup Check with Pin reg_latch_reg[3][6][0]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][6][0]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][6][0]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][6][0]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][6][0]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][6][0]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g119044/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][6][0]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][6][0]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 148: MET (784 ps) Setup Check with Pin reg_latch_reg[3][5][15]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][5][15]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][5][15]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][5][15]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][5][15]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][5][15]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g119042/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][5][15]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][5][15]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 149: MET (784 ps) Setup Check with Pin reg_latch_reg[3][5][14]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][5][14]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][5][14]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][5][14]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][5][14]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][5][14]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g119040/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][5][14]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][5][14]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 150: MET (784 ps) Setup Check with Pin reg_latch_reg[3][5][13]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][5][13]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][5][13]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][5][13]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][5][13]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][5][13]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g119037/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][5][13]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][5][13]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 151: MET (784 ps) Setup Check with Pin reg_latch_reg[3][5][12]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][5][12]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][5][12]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][5][12]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][5][12]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][5][12]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g119034/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][5][12]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][5][12]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 152: MET (784 ps) Setup Check with Pin reg_latch_reg[3][5][11]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][5][11]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][5][11]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][5][11]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][5][11]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][5][11]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g119032/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][5][11]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][5][11]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 153: MET (784 ps) Setup Check with Pin reg_latch_reg[3][5][10]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][5][10]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][5][10]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][5][10]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][5][10]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][5][10]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g119030/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][5][10]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][5][10]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 154: MET (784 ps) Setup Check with Pin reg_latch_reg[3][5][9]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][5][9]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][5][9]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][5][9]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][5][9]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][5][9]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g119028/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][5][9]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][5][9]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 155: MET (784 ps) Setup Check with Pin reg_latch_reg[3][0][14]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][0][14]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][0][14]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][0][14]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][0][14]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][0][14]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g119062/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][0][14]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][0][14]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 156: MET (784 ps) Setup Check with Pin reg_latch_reg[3][5][8]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][5][8]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][5][8]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][5][8]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][5][8]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][5][8]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g119026/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][5][8]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][5][8]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 157: MET (784 ps) Setup Check with Pin reg_latch_reg[3][5][7]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][5][7]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][5][7]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][5][7]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][5][7]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][5][7]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g119024/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][5][7]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][5][7]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 158: MET (784 ps) Setup Check with Pin reg_latch_reg[3][5][6]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][5][6]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][5][6]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][5][6]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][5][6]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][5][6]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g119022/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][5][6]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][5][6]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 159: MET (784 ps) Setup Check with Pin reg_latch_reg[3][5][5]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][5][5]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][5][5]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][5][5]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][5][5]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][5][5]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g119020/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][5][5]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][5][5]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 160: MET (784 ps) Setup Check with Pin reg_latch_reg[3][5][4]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][5][4]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][5][4]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][5][4]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][5][4]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][5][4]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g119018/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][5][4]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][5][4]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 161: MET (784 ps) Setup Check with Pin reg_latch_reg[3][5][3]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][5][3]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][5][3]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][5][3]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][5][3]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][5][3]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g119015/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][5][3]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][5][3]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 162: MET (784 ps) Setup Check with Pin reg_latch_reg[3][5][2]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][5][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][5][2]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][5][2]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][5][2]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][5][2]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g119013/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][5][2]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][5][2]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 163: MET (784 ps) Setup Check with Pin reg_latch_reg[3][5][1]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][5][1]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][5][1]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][5][1]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][5][1]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][5][1]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g119011/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][5][1]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][5][1]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 164: MET (784 ps) Setup Check with Pin reg_latch_reg[3][5][0]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][5][0]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][5][0]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][5][0]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][5][0]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][5][0]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g119009/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][5][0]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][5][0]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 165: MET (784 ps) Setup Check with Pin reg_latch_reg[3][4][15]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][4][15]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][4][15]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][4][15]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][4][15]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][4][15]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g119007/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][4][15]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][4][15]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 166: MET (784 ps) Setup Check with Pin reg_latch_reg[3][4][14]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][4][14]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][4][14]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][4][14]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][4][14]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][4][14]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g119004/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][4][14]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][4][14]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 167: MET (784 ps) Setup Check with Pin reg_latch_reg[3][4][13]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][4][13]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][4][13]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][4][13]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][4][13]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][4][13]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g119002/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][4][13]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][4][13]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 168: MET (784 ps) Setup Check with Pin reg_latch_reg[3][4][12]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[1][4][12]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][4][12]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[1][4][12]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[1][4][12]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[1][4][12]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g119000/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[3][4][12]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][4][12]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 169: MET (784 ps) Setup Check with Pin reg_latch_reg[6][12][12]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][12][12]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][12][12]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][12][12]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[4][12][12]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][12][12]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117567/X                    -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][12][12]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][12][12]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 170: MET (784 ps) Setup Check with Pin reg_latch_reg[6][22][14]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][22][14]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][22][14]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][22][14]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[4][22][14]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][22][14]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117753/X                    -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][22][14]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][22][14]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 171: MET (784 ps) Setup Check with Pin reg_latch_reg[6][20][14]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][20][14]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][20][14]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][20][14]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[4][20][14]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][20][14]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117693/X                    -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][20][14]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][20][14]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 172: MET (784 ps) Setup Check with Pin reg_latch_reg[6][15][13]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][15][13]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][15][13]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][15][13]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[4][15][13]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][15][13]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117661/X                    -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][15][13]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][15][13]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 173: MET (784 ps) Setup Check with Pin reg_latch_reg[6][13][13]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][13][13]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][13][13]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][13][13]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[4][13][13]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][13][13]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117601/X                    -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][13][13]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][13][13]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 174: MET (784 ps) Setup Check with Pin reg_latch_reg[6][26][15]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][26][15]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][26][15]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][26][15]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[4][26][15]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][26][15]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117872/X                    -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][26][15]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][26][15]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 175: MET (784 ps) Setup Check with Pin reg_latch_reg[6][14][13]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][14][13]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][14][13]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][14][13]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[4][14][13]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][14][13]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117415/X                    -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][14][13]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][14][13]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 176: MET (784 ps) Setup Check with Pin reg_latch_reg[6][12][13]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][12][13]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][12][13]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][12][13]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[4][12][13]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][12][13]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117569/X                    -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][12][13]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][12][13]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 177: MET (784 ps) Setup Check with Pin reg_latch_reg[6][23][15]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][23][15]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][23][15]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][23][15]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[4][23][15]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][23][15]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117783/X                    -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][23][15]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][23][15]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 178: MET (784 ps) Setup Check with Pin reg_latch_reg[6][24][15]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][24][15]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][24][15]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][24][15]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[4][24][15]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][24][15]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117814/X                    -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][24][15]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][24][15]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 179: MET (784 ps) Setup Check with Pin reg_latch_reg[6][15][14]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][15][14]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][15][14]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][15][14]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[4][15][14]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][15][14]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117663/X                    -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][15][14]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][15][14]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 180: MET (784 ps) Setup Check with Pin reg_latch_reg[6][21][15]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][21][15]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][21][15]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][21][15]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[4][21][15]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][21][15]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117725/X                    -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][21][15]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][21][15]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 181: MET (784 ps) Setup Check with Pin reg_latch_reg[6][13][14]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][13][14]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][13][14]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][13][14]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[4][13][14]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][13][14]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117603/X                    -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][13][14]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][13][14]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 182: MET (784 ps) Setup Check with Pin reg_latch_reg[6][14][14]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][14][14]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][14][14]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][14][14]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[4][14][14]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][14][14]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117633/X                    -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][14][14]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][14][14]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 183: MET (784 ps) Setup Check with Pin reg_latch_reg[6][12][14]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][12][14]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][12][14]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][12][14]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[4][12][14]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][12][14]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117571/X                    -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][12][14]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][12][14]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 184: MET (784 ps) Setup Check with Pin reg_latch_reg[6][22][15]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][22][15]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][22][15]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][22][15]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[4][22][15]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][22][15]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117755/X                    -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][22][15]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][22][15]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 185: MET (784 ps) Setup Check with Pin reg_latch_reg[6][30][7]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][30][7]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][30][7]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][30][7]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][30][7]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][30][7]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117857/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][30][7]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][30][7]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 186: MET (784 ps) Setup Check with Pin reg_latch_reg[6][15][15]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][15][15]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][15][15]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][15][15]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[4][15][15]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][15][15]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117665/X                    -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][15][15]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][15][15]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 187: MET (784 ps) Setup Check with Pin reg_latch_reg[6][13][15]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][13][15]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][13][15]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][13][15]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[4][13][15]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][13][15]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117605/X                    -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][13][15]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][13][15]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 188: MET (784 ps) Setup Check with Pin reg_latch_reg[6][20][15]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][20][15]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][20][15]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][20][15]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[4][20][15]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][20][15]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117695/X                    -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][20][15]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][20][15]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 189: MET (784 ps) Setup Check with Pin reg_latch_reg[6][14][15]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][14][15]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][14][15]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][14][15]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[4][14][15]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][14][15]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117635/X                    -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][14][15]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][14][15]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 190: MET (784 ps) Setup Check with Pin reg_latch_reg[6][12][15]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][12][15]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][12][15]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][12][15]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[4][12][15]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][12][15]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117573/X                    -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][12][15]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][12][15]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 191: MET (784 ps) Setup Check with Pin reg_latch_reg[6][28][7]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][28][7]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][28][7]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][28][7]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][28][7]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][28][7]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117798/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][28][7]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][28][7]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 192: MET (784 ps) Setup Check with Pin reg_latch_reg[6][31][12]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][31][12]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][31][12]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][31][12]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[4][31][12]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][31][12]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117894/X                    -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][31][12]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][31][12]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 193: MET (784 ps) Setup Check with Pin reg_latch_reg[6][29][14]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][29][14]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][29][14]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][29][14]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[4][29][14]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][29][14]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117841/X                    -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][29][14]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][29][14]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 194: MET (784 ps) Setup Check with Pin reg_latch_reg[6][31][8]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][31][8]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][31][8]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][31][8]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][31][8]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][31][8]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117887/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][31][8]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][31][8]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 195: MET (784 ps) Setup Check with Pin reg_latch_reg[6][29][12]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][29][12]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][29][12]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][29][12]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[4][29][12]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][29][12]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117838/X                    -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][29][12]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][29][12]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 196: MET (784 ps) Setup Check with Pin reg_latch_reg[6][31][0]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][31][0]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][31][0]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][31][0]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][31][0]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][31][0]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117873/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][31][0]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][31][0]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 197: MET (784 ps) Setup Check with Pin reg_latch_reg[6][3][0]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][3][0]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][3][0]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][3][0]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][3][0]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][3][0]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117513/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][3][0]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][3][0]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 198: MET (784 ps) Setup Check with Pin reg_latch_reg[6][1][0]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][1][0]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][1][0]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][1][0]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][1][0]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][1][0]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117452/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][1][0]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][1][0]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 199: MET (784 ps) Setup Check with Pin reg_latch_reg[6][2][0]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][2][0]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][2][0]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][2][0]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][2][0]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][2][0]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117483/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][2][0]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][2][0]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 200: MET (784 ps) Setup Check with Pin reg_latch_reg[6][0][0]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][0][0]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][0][0]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][0][0]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][0][0]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][0][0]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117419/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][0][0]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][0][0]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 201: MET (784 ps) Setup Check with Pin reg_latch_reg[6][3][1]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][3][1]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][3][1]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][3][1]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][3][1]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][3][1]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117514/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][3][1]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][3][1]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 202: MET (784 ps) Setup Check with Pin reg_latch_reg[6][29][8]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][29][8]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][29][8]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][29][8]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][29][8]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][29][8]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117831/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][29][8]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][29][8]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 203: MET (784 ps) Setup Check with Pin reg_latch_reg[6][1][1]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][1][1]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][1][1]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][1][1]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][1][1]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][1][1]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117454/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][1][1]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][1][1]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 204: MET (784 ps) Setup Check with Pin reg_latch_reg[6][2][1]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][2][1]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][2][1]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][2][1]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][2][1]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][2][1]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117484/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][2][1]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][2][1]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 205: MET (784 ps) Setup Check with Pin reg_latch_reg[6][0][1]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][0][1]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][0][1]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][0][1]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][0][1]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][0][1]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117421/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][0][1]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][0][1]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 206: MET (784 ps) Setup Check with Pin reg_latch_reg[6][3][2]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][3][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][3][2]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][3][2]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][3][2]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][3][2]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117516/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][3][2]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][3][2]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 207: MET (784 ps) Setup Check with Pin reg_latch_reg[6][1][2]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][1][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][1][2]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][1][2]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][1][2]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][1][2]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117456/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][1][2]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][1][2]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 208: MET (784 ps) Setup Check with Pin reg_latch_reg[6][29][0]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][29][0]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][29][0]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][29][0]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][29][0]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][29][0]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117815/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][29][0]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][29][0]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 209: MET (784 ps) Setup Check with Pin reg_latch_reg[6][2][2]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][2][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][2][2]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][2][2]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][2][2]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][2][2]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117486/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][2][2]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][2][2]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 210: MET (784 ps) Setup Check with Pin reg_latch_reg[6][0][2]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][0][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][0][2]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][0][2]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][0][2]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][0][2]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117423/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][0][2]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][0][2]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 211: MET (784 ps) Setup Check with Pin reg_latch_reg[6][3][3]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][3][3]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][3][3]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][3][3]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][3][3]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][3][3]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117518/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][3][3]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][3][3]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 212: MET (784 ps) Setup Check with Pin reg_latch_reg[6][1][3]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][1][3]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][1][3]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][1][3]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][1][3]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][1][3]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117458/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][1][3]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][1][3]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 213: MET (784 ps) Setup Check with Pin reg_latch_reg[6][2][3]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][2][3]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][2][3]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][2][3]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][2][3]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][2][3]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117413/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][2][3]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][2][3]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 214: MET (784 ps) Setup Check with Pin reg_latch_reg[6][0][3]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][0][3]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][0][3]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][0][3]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][0][3]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][0][3]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117425/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][0][3]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][0][3]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 215: MET (784 ps) Setup Check with Pin reg_latch_reg[6][3][4]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][3][4]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][3][4]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][3][4]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][3][4]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][3][4]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117520/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][3][4]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][3][4]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 216: MET (784 ps) Setup Check with Pin reg_latch_reg[6][1][4]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][1][4]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][1][4]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][1][4]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][1][4]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][1][4]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117460/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][1][4]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][1][4]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 217: MET (784 ps) Setup Check with Pin reg_latch_reg[6][2][4]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][2][4]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][2][4]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][2][4]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][2][4]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][2][4]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117490/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][2][4]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][2][4]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 218: MET (784 ps) Setup Check with Pin reg_latch_reg[6][0][4]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][0][4]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][0][4]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][0][4]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][0][4]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][0][4]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117427/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][0][4]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][0][4]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 219: MET (784 ps) Setup Check with Pin reg_latch_reg[6][3][5]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][3][5]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][3][5]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][3][5]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][3][5]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][3][5]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117522/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][3][5]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][3][5]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 220: MET (784 ps) Setup Check with Pin reg_latch_reg[6][1][5]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][1][5]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][1][5]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][1][5]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][1][5]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][1][5]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117462/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][1][5]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][1][5]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 221: MET (784 ps) Setup Check with Pin reg_latch_reg[6][2][5]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][2][5]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][2][5]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][2][5]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][2][5]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][2][5]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117492/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][2][5]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][2][5]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 222: MET (784 ps) Setup Check with Pin reg_latch_reg[6][0][5]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][0][5]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][0][5]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][0][5]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][0][5]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][0][5]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117429/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][0][5]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][0][5]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 223: MET (784 ps) Setup Check with Pin reg_latch_reg[6][3][6]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][3][6]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][3][6]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][3][6]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][3][6]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][3][6]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117524/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][3][6]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][3][6]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 224: MET (784 ps) Setup Check with Pin reg_latch_reg[6][1][6]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][1][6]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][1][6]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][1][6]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][1][6]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][1][6]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117464/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][1][6]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][1][6]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 225: MET (784 ps) Setup Check with Pin reg_latch_reg[6][2][6]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][2][6]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][2][6]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][2][6]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][2][6]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][2][6]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117494/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][2][6]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][2][6]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 226: MET (784 ps) Setup Check with Pin reg_latch_reg[6][0][6]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][0][6]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][0][6]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][0][6]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][0][6]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][0][6]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117431/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][0][6]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][0][6]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 227: MET (784 ps) Setup Check with Pin reg_latch_reg[6][3][7]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][3][7]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][3][7]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][3][7]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][3][7]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][3][7]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117526/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][3][7]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][3][7]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 228: MET (784 ps) Setup Check with Pin reg_latch_reg[6][1][7]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][1][7]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][1][7]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][1][7]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][1][7]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][1][7]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117466/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][1][7]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][1][7]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 229: MET (784 ps) Setup Check with Pin reg_latch_reg[6][30][0]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][30][0]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][30][0]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][30][0]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][30][0]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][30][0]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117845/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][30][0]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][30][0]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 230: MET (784 ps) Setup Check with Pin reg_latch_reg[6][2][7]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][2][7]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][2][7]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][2][7]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][2][7]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][2][7]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117496/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][2][7]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][2][7]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 231: MET (784 ps) Setup Check with Pin reg_latch_reg[6][0][7]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][0][7]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][0][7]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][0][7]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][0][7]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][0][7]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117433/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][0][7]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][0][7]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 232: MET (784 ps) Setup Check with Pin reg_latch_reg[6][3][8]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][3][8]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][3][8]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][3][8]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][3][8]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][3][8]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117528/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][3][8]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][3][8]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 233: MET (784 ps) Setup Check with Pin reg_latch_reg[6][1][8]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][1][8]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][1][8]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][1][8]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][1][8]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][1][8]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117468/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][1][8]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][1][8]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 234: MET (784 ps) Setup Check with Pin reg_latch_reg[6][2][8]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][2][8]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][2][8]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][2][8]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][2][8]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][2][8]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117498/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][2][8]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][2][8]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 235: MET (784 ps) Setup Check with Pin reg_latch_reg[6][0][8]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][0][8]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][0][8]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][0][8]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][0][8]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][0][8]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117435/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][0][8]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][0][8]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 236: MET (784 ps) Setup Check with Pin reg_latch_reg[6][3][9]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][3][9]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][3][9]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][3][9]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][3][9]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][3][9]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117530/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][3][9]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][3][9]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 237: MET (784 ps) Setup Check with Pin reg_latch_reg[6][1][9]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][1][9]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][1][9]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][1][9]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][1][9]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][1][9]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117470/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][1][9]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][1][9]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 238: MET (784 ps) Setup Check with Pin reg_latch_reg[6][2][9]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][2][9]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][2][9]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][2][9]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][2][9]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][2][9]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117500/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][2][9]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][2][9]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 239: MET (784 ps) Setup Check with Pin reg_latch_reg[6][0][9]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][0][9]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][0][9]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][0][9]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][0][9]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][0][9]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117437/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][0][9]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][0][9]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 240: MET (784 ps) Setup Check with Pin reg_latch_reg[6][28][0]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][28][0]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][28][0]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][28][0]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][28][0]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][28][0]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117785/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][28][0]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][28][0]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 241: MET (784 ps) Setup Check with Pin reg_latch_reg[6][3][10]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][3][10]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][3][10]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][3][10]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][3][10]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][3][10]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117533/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][3][10]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][3][10]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 242: MET (784 ps) Setup Check with Pin reg_latch_reg[6][1][10]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][1][10]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][1][10]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][1][10]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][1][10]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][1][10]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117472/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][1][10]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][1][10]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 243: MET (784 ps) Setup Check with Pin reg_latch_reg[6][2][10]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][2][10]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][2][10]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][2][10]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][2][10]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][2][10]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117502/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][2][10]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][2][10]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 244: MET (784 ps) Setup Check with Pin reg_latch_reg[6][0][10]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][0][10]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][0][10]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][0][10]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][0][10]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][0][10]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117439/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][0][10]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][0][10]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 245: MET (784 ps) Setup Check with Pin reg_latch_reg[6][30][8]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][30][8]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][30][8]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][30][8]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][30][8]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][30][8]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117859/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][30][8]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][30][8]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 246: MET (784 ps) Setup Check with Pin reg_latch_reg[6][3][11]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][3][11]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][3][11]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][3][11]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][3][11]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][3][11]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117536/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][3][11]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][3][11]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 247: MET (784 ps) Setup Check with Pin reg_latch_reg[6][1][11]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][1][11]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][1][11]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][1][11]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][1][11]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][1][11]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117474/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][1][11]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][1][11]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 248: MET (784 ps) Setup Check with Pin reg_latch_reg[6][2][11]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][2][11]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][2][11]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][2][11]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][2][11]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][2][11]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117504/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][2][11]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][2][11]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 249: MET (784 ps) Setup Check with Pin reg_latch_reg[6][0][11]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][0][11]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][0][11]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][0][11]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][0][11]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][0][11]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117441/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][0][11]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][0][11]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 250: MET (784 ps) Setup Check with Pin reg_latch_reg[6][3][12]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][3][12]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][3][12]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][3][12]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][3][12]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][3][12]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117538/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][3][12]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][3][12]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 251: MET (784 ps) Setup Check with Pin reg_latch_reg[6][1][12]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][1][12]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][1][12]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][1][12]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][1][12]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][1][12]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117476/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][1][12]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][1][12]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 252: MET (784 ps) Setup Check with Pin reg_latch_reg[6][2][12]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][2][12]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][2][12]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][2][12]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][2][12]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][2][12]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117506/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][2][12]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][2][12]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 253: MET (784 ps) Setup Check with Pin reg_latch_reg[6][0][12]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][0][12]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][0][12]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][0][12]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][0][12]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][0][12]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117443/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][0][12]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][0][12]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 254: MET (784 ps) Setup Check with Pin reg_latch_reg[6][3][13]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][3][13]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][3][13]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][3][13]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][3][13]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][3][13]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117539/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][3][13]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][3][13]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 255: MET (784 ps) Setup Check with Pin reg_latch_reg[6][1][13]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][1][13]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][1][13]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][1][13]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][1][13]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][1][13]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117477/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][1][13]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][1][13]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 256: MET (784 ps) Setup Check with Pin reg_latch_reg[6][28][15]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][28][15]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][28][15]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][28][15]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[4][28][15]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][28][15]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117813/X                    -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][28][15]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][28][15]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 257: MET (784 ps) Setup Check with Pin reg_latch_reg[6][2][13]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][2][13]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][2][13]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][2][13]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][2][13]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][2][13]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117507/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][2][13]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][2][13]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 258: MET (784 ps) Setup Check with Pin reg_latch_reg[6][0][13]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][0][13]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][0][13]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][0][13]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][0][13]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][0][13]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117445/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][0][13]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][0][13]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 259: MET (784 ps) Setup Check with Pin reg_latch_reg[6][3][14]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][3][14]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][3][14]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][3][14]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][3][14]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][3][14]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117541/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][3][14]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][3][14]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 260: MET (784 ps) Setup Check with Pin reg_latch_reg[6][1][14]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][1][14]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][1][14]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][1][14]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][1][14]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][1][14]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117479/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][1][14]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][1][14]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 261: MET (784 ps) Setup Check with Pin reg_latch_reg[6][2][14]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][2][14]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][2][14]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][2][14]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][2][14]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][2][14]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117509/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][2][14]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][2][14]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 262: MET (784 ps) Setup Check with Pin reg_latch_reg[6][0][14]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][0][14]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][0][14]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][0][14]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][0][14]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][0][14]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117448/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][0][14]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][0][14]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 263: MET (784 ps) Setup Check with Pin reg_latch_reg[6][28][8]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][28][8]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][28][8]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][28][8]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][28][8]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][28][8]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117800/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][28][8]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][28][8]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 264: MET (784 ps) Setup Check with Pin reg_latch_reg[6][3][15]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][3][15]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][3][15]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][3][15]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][3][15]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][3][15]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117543/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][3][15]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][3][15]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 265: MET (784 ps) Setup Check with Pin reg_latch_reg[6][1][15]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][1][15]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][1][15]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][1][15]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][1][15]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][1][15]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117481/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][1][15]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][1][15]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 266: MET (784 ps) Setup Check with Pin reg_latch_reg[6][2][15]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][2][15]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][2][15]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][2][15]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][2][15]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][2][15]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117511/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][2][15]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][2][15]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 267: MET (784 ps) Setup Check with Pin reg_latch_reg[6][0][15]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][0][15]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][0][15]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][0][15]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][0][15]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][0][15]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117450/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][0][15]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][0][15]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 268: MET (784 ps) Setup Check with Pin reg_latch_reg[6][31][1]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][31][1]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][31][1]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][31][1]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][31][1]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][31][1]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117412/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][31][1]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][31][1]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 269: MET (784 ps) Setup Check with Pin reg_latch_reg[6][30][12]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][30][12]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][30][12]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][30][12]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[4][30][12]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][30][12]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117866/X                    -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][30][12]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][30][12]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 270: MET (784 ps) Setup Check with Pin reg_latch_reg[6][29][1]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][29][1]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][29][1]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][29][1]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][29][1]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][29][1]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117817/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][29][1]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][29][1]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 271: MET (784 ps) Setup Check with Pin reg_latch_reg[6][19][0]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][19][0]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][19][0]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][19][0]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][19][0]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][19][0]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117758/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][19][0]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][19][0]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 272: MET (784 ps) Setup Check with Pin reg_latch_reg[6][17][0]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][17][0]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][17][0]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][17][0]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][17][0]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][17][0]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117698/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][17][0]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][17][0]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 273: MET (784 ps) Setup Check with Pin reg_latch_reg[6][18][0]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][18][0]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][18][0]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][18][0]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][18][0]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][18][0]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117728/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][18][0]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][18][0]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 274: MET (784 ps) Setup Check with Pin reg_latch_reg[6][16][0]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][16][0]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][16][0]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][16][0]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][16][0]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][16][0]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117668/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][16][0]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][16][0]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 275: MET (784 ps) Setup Check with Pin reg_latch_reg[6][19][1]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][19][1]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][19][1]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][19][1]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][19][1]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][19][1]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117759/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][19][1]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][19][1]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 276: MET (784 ps) Setup Check with Pin reg_latch_reg[6][17][1]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][17][1]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][17][1]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][17][1]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][17][1]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][17][1]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117700/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][17][1]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][17][1]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 277: MET (784 ps) Setup Check with Pin reg_latch_reg[6][18][1]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][18][1]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][18][1]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][18][1]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][18][1]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][18][1]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117729/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][18][1]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][18][1]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 278: MET (784 ps) Setup Check with Pin reg_latch_reg[6][16][1]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][16][1]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][16][1]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][16][1]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][16][1]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][16][1]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117669/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][16][1]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][16][1]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 279: MET (784 ps) Setup Check with Pin reg_latch_reg[6][30][1]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][30][1]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][30][1]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][30][1]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][30][1]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][30][1]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117674/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][30][1]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][30][1]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 280: MET (784 ps) Setup Check with Pin reg_latch_reg[6][19][2]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][19][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][19][2]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][19][2]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][19][2]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][19][2]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117761/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][19][2]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][19][2]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 281: MET (784 ps) Setup Check with Pin reg_latch_reg[6][17][2]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][17][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][17][2]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][17][2]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][17][2]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][17][2]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117702/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][17][2]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][17][2]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 282: MET (784 ps) Setup Check with Pin reg_latch_reg[6][18][2]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][18][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][18][2]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][18][2]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][18][2]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][18][2]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117731/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][18][2]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][18][2]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 283: MET (784 ps) Setup Check with Pin reg_latch_reg[6][16][2]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][16][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][16][2]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][16][2]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][16][2]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][16][2]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117671/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][16][2]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][16][2]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 284: MET (784 ps) Setup Check with Pin reg_latch_reg[6][28][12]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][28][12]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][28][12]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][28][12]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[4][28][12]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][28][12]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117808/X                    -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][28][12]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][28][12]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 285: MET (784 ps) Setup Check with Pin reg_latch_reg[6][19][3]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][19][3]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][19][3]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][19][3]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][19][3]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][19][3]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117763/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][19][3]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][19][3]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 286: MET (784 ps) Setup Check with Pin reg_latch_reg[6][17][3]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][17][3]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][17][3]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][17][3]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][17][3]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][17][3]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117704/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][17][3]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][17][3]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 287: MET (784 ps) Setup Check with Pin reg_latch_reg[6][18][3]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][18][3]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][18][3]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][18][3]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][18][3]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][18][3]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117733/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][18][3]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][18][3]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 288: MET (784 ps) Setup Check with Pin reg_latch_reg[6][28][1]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][28][1]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][28][1]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][28][1]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][28][1]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][28][1]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117787/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][28][1]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][28][1]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 289: MET (784 ps) Setup Check with Pin reg_latch_reg[6][16][3]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][16][3]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][16][3]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][16][3]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][16][3]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][16][3]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117673/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][16][3]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][16][3]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 290: MET (784 ps) Setup Check with Pin reg_latch_reg[6][19][4]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][19][4]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][19][4]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][19][4]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][19][4]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][19][4]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117765/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][19][4]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][19][4]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 291: MET (784 ps) Setup Check with Pin reg_latch_reg[6][17][4]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][17][4]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][17][4]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][17][4]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][17][4]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][17][4]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117706/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][17][4]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][17][4]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 292: MET (784 ps) Setup Check with Pin reg_latch_reg[6][18][4]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][18][4]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][18][4]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][18][4]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][18][4]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][18][4]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117735/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][18][4]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][18][4]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 293: MET (784 ps) Setup Check with Pin reg_latch_reg[6][16][4]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][16][4]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][16][4]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][16][4]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][16][4]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][16][4]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117676/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][16][4]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][16][4]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 294: MET (784 ps) Setup Check with Pin reg_latch_reg[6][31][9]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][31][9]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][31][9]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][31][9]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][31][9]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][31][9]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117404/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][31][9]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][31][9]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 295: MET (784 ps) Setup Check with Pin reg_latch_reg[6][19][5]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][19][5]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][19][5]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][19][5]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][19][5]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][19][5]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117766/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][19][5]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][19][5]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 296: MET (784 ps) Setup Check with Pin reg_latch_reg[6][17][5]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][17][5]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][17][5]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][17][5]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][17][5]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][17][5]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117707/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][17][5]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][17][5]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 297: MET (784 ps) Setup Check with Pin reg_latch_reg[6][18][5]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][18][5]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][18][5]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][18][5]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][18][5]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][18][5]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117736/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][18][5]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][18][5]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 298: MET (784 ps) Setup Check with Pin reg_latch_reg[6][16][5]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][16][5]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][16][5]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][16][5]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][16][5]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][16][5]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117678/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][16][5]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][16][5]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 299: MET (784 ps) Setup Check with Pin reg_latch_reg[6][19][6]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][19][6]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][19][6]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][19][6]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][19][6]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][19][6]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117768/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][19][6]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][19][6]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 300: MET (784 ps) Setup Check with Pin reg_latch_reg[6][30][14]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][30][14]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][30][14]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][30][14]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[4][30][14]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][30][14]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117869/X                    -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][30][14]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][30][14]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 301: MET (784 ps) Setup Check with Pin reg_latch_reg[6][17][6]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][17][6]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][17][6]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][17][6]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][17][6]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][17][6]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117710/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][17][6]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][17][6]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 302: MET (784 ps) Setup Check with Pin reg_latch_reg[6][18][6]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][18][6]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][18][6]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][18][6]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][18][6]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][18][6]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117738/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][18][6]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][18][6]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 303: MET (784 ps) Setup Check with Pin reg_latch_reg[6][16][6]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][16][6]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][16][6]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][16][6]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][16][6]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][16][6]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117680/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][16][6]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][16][6]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 304: MET (784 ps) Setup Check with Pin reg_latch_reg[6][31][2]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][31][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][31][2]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][31][2]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][31][2]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][31][2]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117876/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][31][2]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][31][2]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 305: MET (784 ps) Setup Check with Pin reg_latch_reg[6][19][7]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][19][7]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][19][7]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][19][7]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][19][7]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][19][7]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117770/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][19][7]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][19][7]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 306: MET (784 ps) Setup Check with Pin reg_latch_reg[6][17][7]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][17][7]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][17][7]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][17][7]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][17][7]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][17][7]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117712/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][17][7]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][17][7]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 307: MET (784 ps) Setup Check with Pin reg_latch_reg[6][29][9]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][29][9]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][29][9]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][29][9]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][29][9]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][29][9]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117393/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][29][9]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][29][9]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 308: MET (784 ps) Setup Check with Pin reg_latch_reg[6][18][7]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][18][7]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][18][7]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][18][7]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][18][7]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][18][7]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117740/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][18][7]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][18][7]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 309: MET (784 ps) Setup Check with Pin reg_latch_reg[6][16][7]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][16][7]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][16][7]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][16][7]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][16][7]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][16][7]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117682/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][16][7]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][16][7]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 310: MET (784 ps) Setup Check with Pin reg_latch_reg[6][29][2]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][29][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][29][2]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][29][2]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][29][2]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][29][2]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117819/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][29][2]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][29][2]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 311: MET (784 ps) Setup Check with Pin reg_latch_reg[6][19][8]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][19][8]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][19][8]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][19][8]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][19][8]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][19][8]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117772/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][19][8]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][19][8]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 312: MET (784 ps) Setup Check with Pin reg_latch_reg[6][7][0]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][7][0]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][7][0]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][7][0]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][7][0]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][7][0]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117512/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][7][0]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][7][0]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 313: MET (784 ps) Setup Check with Pin reg_latch_reg[6][17][8]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][17][8]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][17][8]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][17][8]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][17][8]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][17][8]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117714/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][17][8]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][17][8]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 314: MET (784 ps) Setup Check with Pin reg_latch_reg[6][5][0]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][5][0]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][5][0]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][5][0]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][5][0]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][5][0]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117451/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][5][0]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][5][0]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 315: MET (784 ps) Setup Check with Pin reg_latch_reg[6][6][0]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][6][0]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][6][0]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][6][0]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][6][0]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][6][0]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117482/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][6][0]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][6][0]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 316: MET (784 ps) Setup Check with Pin reg_latch_reg[6][4][0]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][4][0]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][4][0]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][4][0]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][4][0]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][4][0]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117418/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][4][0]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][4][0]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 317: MET (784 ps) Setup Check with Pin reg_latch_reg[6][18][8]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][18][8]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][18][8]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][18][8]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][18][8]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][18][8]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117742/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][18][8]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][18][8]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 318: MET (784 ps) Setup Check with Pin reg_latch_reg[6][16][8]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][16][8]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][16][8]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][16][8]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][16][8]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][16][8]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117684/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][16][8]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][16][8]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 319: MET (784 ps) Setup Check with Pin reg_latch_reg[6][7][1]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][7][1]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][7][1]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][7][1]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][7][1]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][7][1]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117406/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][7][1]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][7][1]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 320: MET (784 ps) Setup Check with Pin reg_latch_reg[6][5][1]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][5][1]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][5][1]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][5][1]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][5][1]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][5][1]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117453/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][5][1]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][5][1]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 321: MET (784 ps) Setup Check with Pin reg_latch_reg[6][6][1]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][6][1]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][6][1]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][6][1]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][6][1]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][6][1]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117414/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][6][1]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][6][1]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 322: MET (784 ps) Setup Check with Pin reg_latch_reg[6][4][1]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][4][1]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][4][1]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][4][1]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][4][1]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][4][1]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117420/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][4][1]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][4][1]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 323: MET (784 ps) Setup Check with Pin reg_latch_reg[6][19][9]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][19][9]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][19][9]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][19][9]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][19][9]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][19][9]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117773/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][19][9]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][19][9]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 324: MET (784 ps) Setup Check with Pin reg_latch_reg[6][7][2]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][7][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][7][2]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][7][2]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][7][2]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][7][2]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117515/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][7][2]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][7][2]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 325: MET (784 ps) Setup Check with Pin reg_latch_reg[6][17][9]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][17][9]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][17][9]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][17][9]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][17][9]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][17][9]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117715/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][17][9]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][17][9]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 326: MET (784 ps) Setup Check with Pin reg_latch_reg[6][5][2]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][5][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][5][2]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][5][2]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][5][2]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][5][2]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117455/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][5][2]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][5][2]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 327: MET (784 ps) Setup Check with Pin reg_latch_reg[6][6][2]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][6][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][6][2]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][6][2]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][6][2]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][6][2]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117485/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][6][2]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][6][2]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 328: MET (784 ps) Setup Check with Pin reg_latch_reg[6][4][2]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][4][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][4][2]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][4][2]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][4][2]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][4][2]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117422/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][4][2]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][4][2]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 329: MET (784 ps) Setup Check with Pin reg_latch_reg[6][18][9]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][18][9]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][18][9]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][18][9]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][18][9]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][18][9]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117744/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][18][9]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][18][9]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 330: MET (784 ps) Setup Check with Pin reg_latch_reg[6][16][9]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][16][9]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][16][9]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][16][9]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][16][9]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][16][9]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117685/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][16][9]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][16][9]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 331: MET (784 ps) Setup Check with Pin reg_latch_reg[6][7][3]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][7][3]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][7][3]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][7][3]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][7][3]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][7][3]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117517/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][7][3]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][7][3]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 332: MET (784 ps) Setup Check with Pin reg_latch_reg[6][5][3]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][5][3]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][5][3]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][5][3]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][5][3]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][5][3]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117457/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][5][3]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][5][3]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 333: MET (784 ps) Setup Check with Pin reg_latch_reg[6][6][3]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][6][3]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][6][3]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][6][3]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][6][3]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][6][3]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117487/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][6][3]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][6][3]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 334: MET (784 ps) Setup Check with Pin reg_latch_reg[6][4][3]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][4][3]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][4][3]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][4][3]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][4][3]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][4][3]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117424/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][4][3]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][4][3]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 335: MET (784 ps) Setup Check with Pin reg_latch_reg[6][19][10]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][19][10]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][19][10]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][19][10]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[4][19][10]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][19][10]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117647/X                    -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][19][10]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][19][10]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 336: MET (784 ps) Setup Check with Pin reg_latch_reg[6][7][4]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][7][4]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][7][4]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][7][4]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][7][4]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][7][4]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117391/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][7][4]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][7][4]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 337: MET (784 ps) Setup Check with Pin reg_latch_reg[6][17][10]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][17][10]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][17][10]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][17][10]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[4][17][10]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][17][10]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117717/X                    -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][17][10]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][17][10]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 338: MET (784 ps) Setup Check with Pin reg_latch_reg[6][5][4]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][5][4]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][5][4]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][5][4]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][5][4]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][5][4]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117459/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][5][4]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][5][4]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 339: MET (784 ps) Setup Check with Pin reg_latch_reg[6][6][4]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][6][4]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][6][4]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][6][4]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][6][4]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][6][4]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117489/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][6][4]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][6][4]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 340: MET (784 ps) Setup Check with Pin reg_latch_reg[6][30][2]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][30][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][30][2]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][30][2]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][30][2]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][30][2]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117848/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][30][2]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][30][2]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 341: MET (784 ps) Setup Check with Pin reg_latch_reg[6][4][4]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][4][4]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][4][4]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][4][4]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][4][4]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][4][4]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117426/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][4][4]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][4][4]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 342: MET (784 ps) Setup Check with Pin reg_latch_reg[6][18][10]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][18][10]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][18][10]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][18][10]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[4][18][10]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][18][10]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117746/X                    -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][18][10]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][18][10]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 343: MET (784 ps) Setup Check with Pin reg_latch_reg[6][16][10]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][16][10]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][16][10]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][16][10]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[4][16][10]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][16][10]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117687/X                    -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][16][10]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][16][10]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 344: MET (784 ps) Setup Check with Pin reg_latch_reg[6][7][5]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][7][5]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][7][5]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][7][5]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][7][5]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][7][5]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117521/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][7][5]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][7][5]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 345: MET (784 ps) Setup Check with Pin reg_latch_reg[6][5][5]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][5][5]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][5][5]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][5][5]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][5][5]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][5][5]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117461/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][5][5]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][5][5]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 346: MET (784 ps) Setup Check with Pin reg_latch_reg[6][6][5]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][6][5]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][6][5]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][6][5]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][6][5]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][6][5]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117491/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][6][5]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][6][5]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 347: MET (784 ps) Setup Check with Pin reg_latch_reg[6][4][5]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][4][5]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][4][5]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][4][5]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][4][5]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][4][5]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117428/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][4][5]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][4][5]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 348: MET (784 ps) Setup Check with Pin reg_latch_reg[6][19][11]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][19][11]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][19][11]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][19][11]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[4][19][11]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][19][11]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117777/X                    -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][19][11]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][19][11]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 349: MET (784 ps) Setup Check with Pin reg_latch_reg[6][7][6]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][7][6]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][7][6]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][7][6]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][7][6]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][7][6]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117523/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][7][6]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][7][6]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 350: MET (784 ps) Setup Check with Pin reg_latch_reg[6][17][11]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][17][11]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][17][11]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][17][11]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[4][17][11]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][17][11]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117719/X                    -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][17][11]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][17][11]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 351: MET (784 ps) Setup Check with Pin reg_latch_reg[6][5][6]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][5][6]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][5][6]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][5][6]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][5][6]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][5][6]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117463/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][5][6]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][5][6]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 352: MET (784 ps) Setup Check with Pin reg_latch_reg[6][6][6]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][6][6]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][6][6]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][6][6]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][6][6]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][6][6]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117493/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][6][6]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][6][6]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 353: MET (784 ps) Setup Check with Pin reg_latch_reg[6][4][6]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][4][6]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][4][6]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][4][6]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][4][6]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][4][6]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117430/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][4][6]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][4][6]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 354: MET (784 ps) Setup Check with Pin reg_latch_reg[6][18][11]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][18][11]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][18][11]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][18][11]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[4][18][11]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][18][11]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117748/X                    -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][18][11]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][18][11]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 355: MET (784 ps) Setup Check with Pin reg_latch_reg[6][28][2]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][28][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][28][2]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][28][2]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][28][2]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][28][2]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117789/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][28][2]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][28][2]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 356: MET (784 ps) Setup Check with Pin reg_latch_reg[6][16][11]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][16][11]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][16][11]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][16][11]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[4][16][11]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][16][11]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117689/X                    -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][16][11]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][16][11]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 357: MET (784 ps) Setup Check with Pin reg_latch_reg[6][7][7]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][7][7]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][7][7]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][7][7]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][7][7]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][7][7]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117525/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][7][7]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][7][7]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 358: MET (784 ps) Setup Check with Pin reg_latch_reg[6][5][7]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][5][7]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][5][7]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][5][7]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][5][7]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][5][7]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117465/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][5][7]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][5][7]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 359: MET (784 ps) Setup Check with Pin reg_latch_reg[6][6][7]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][6][7]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][6][7]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][6][7]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][6][7]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][6][7]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117495/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][6][7]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][6][7]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 360: MET (784 ps) Setup Check with Pin reg_latch_reg[6][4][7]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][4][7]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][4][7]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][4][7]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][4][7]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][4][7]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117432/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][4][7]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][4][7]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 361: MET (784 ps) Setup Check with Pin reg_latch_reg[6][19][12]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][19][12]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][19][12]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][19][12]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[4][19][12]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][19][12]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117779/X                    -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][19][12]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][19][12]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 362: MET (784 ps) Setup Check with Pin reg_latch_reg[6][7][8]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][7][8]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][7][8]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][7][8]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][7][8]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][7][8]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117527/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][7][8]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][7][8]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 363: MET (784 ps) Setup Check with Pin reg_latch_reg[6][17][12]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][17][12]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][17][12]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][17][12]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[4][17][12]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][17][12]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117721/X                    -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][17][12]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][17][12]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 364: MET (784 ps) Setup Check with Pin reg_latch_reg[6][5][8]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][5][8]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][5][8]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][5][8]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][5][8]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][5][8]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117467/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][5][8]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][5][8]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 365: MET (784 ps) Setup Check with Pin reg_latch_reg[6][30][9]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][30][9]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][30][9]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][30][9]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][30][9]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][30][9]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117532/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][30][9]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][30][9]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 366: MET (784 ps) Setup Check with Pin reg_latch_reg[6][6][8]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][6][8]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][6][8]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][6][8]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][6][8]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][6][8]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117497/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][6][8]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][6][8]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 367: MET (784 ps) Setup Check with Pin reg_latch_reg[6][4][8]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][4][8]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][4][8]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][4][8]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][4][8]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][4][8]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117434/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][4][8]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][4][8]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 368: MET (784 ps) Setup Check with Pin reg_latch_reg[6][18][12]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][18][12]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][18][12]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][18][12]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[4][18][12]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][18][12]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117750/X                    -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][18][12]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][18][12]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 369: MET (784 ps) Setup Check with Pin reg_latch_reg[6][16][12]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][16][12]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][16][12]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][16][12]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[4][16][12]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][16][12]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117691/X                    -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][16][12]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][16][12]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 370: MET (784 ps) Setup Check with Pin reg_latch_reg[6][7][9]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][7][9]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][7][9]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][7][9]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][7][9]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][7][9]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117529/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][7][9]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][7][9]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 371: MET (784 ps) Setup Check with Pin reg_latch_reg[6][5][9]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][5][9]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][5][9]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][5][9]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][5][9]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][5][9]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117469/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][5][9]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][5][9]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 372: MET (784 ps) Setup Check with Pin reg_latch_reg[6][6][9]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][6][9]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][6][9]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][6][9]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][6][9]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][6][9]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117499/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][6][9]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][6][9]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 373: MET (784 ps) Setup Check with Pin reg_latch_reg[6][4][9]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][4][9]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][4][9]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][4][9]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][4][9]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][4][9]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117436/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][4][9]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][4][9]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 374: MET (784 ps) Setup Check with Pin reg_latch_reg[6][19][13]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][19][13]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][19][13]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][19][13]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[4][19][13]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][19][13]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117780/X                    -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][19][13]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][19][13]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 375: MET (784 ps) Setup Check with Pin reg_latch_reg[6][7][10]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][7][10]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][7][10]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][7][10]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][7][10]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][7][10]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117531/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][7][10]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][7][10]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 376: MET (784 ps) Setup Check with Pin reg_latch_reg[6][17][13]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][17][13]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][17][13]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][17][13]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[4][17][13]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][17][13]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117722/X                    -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][17][13]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][17][13]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 377: MET (784 ps) Setup Check with Pin reg_latch_reg[6][5][10]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][5][10]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][5][10]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][5][10]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][5][10]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][5][10]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117471/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][5][10]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][5][10]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 378: MET (784 ps) Setup Check with Pin reg_latch_reg[6][6][10]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][6][10]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][6][10]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][6][10]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][6][10]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][6][10]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117501/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][6][10]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][6][10]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 379: MET (784 ps) Setup Check with Pin reg_latch_reg[6][28][14]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][28][14]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][28][14]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][28][14]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[4][28][14]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][28][14]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117811/X                    -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][28][14]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][28][14]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 380: MET (784 ps) Setup Check with Pin reg_latch_reg[6][4][10]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][4][10]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][4][10]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][4][10]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][4][10]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][4][10]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117438/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][4][10]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][4][10]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 381: MET (784 ps) Setup Check with Pin reg_latch_reg[6][18][13]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][18][13]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][18][13]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][18][13]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[4][18][13]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][18][13]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117752/X                    -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][18][13]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][18][13]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 382: MET (784 ps) Setup Check with Pin reg_latch_reg[6][16][13]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][16][13]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][16][13]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][16][13]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[4][16][13]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][16][13]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117692/X                    -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][16][13]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][16][13]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 383: MET (784 ps) Setup Check with Pin reg_latch_reg[6][7][11]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][7][11]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][7][11]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][7][11]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][7][11]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][7][11]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117535/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][7][11]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][7][11]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 384: MET (784 ps) Setup Check with Pin reg_latch_reg[6][5][11]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][5][11]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][5][11]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][5][11]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][5][11]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][5][11]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117473/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][5][11]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][5][11]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 385: MET (784 ps) Setup Check with Pin reg_latch_reg[6][6][11]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][6][11]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][6][11]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][6][11]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][6][11]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][6][11]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117503/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][6][11]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][6][11]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 386: MET (784 ps) Setup Check with Pin reg_latch_reg[6][4][11]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][4][11]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][4][11]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][4][11]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][4][11]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][4][11]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117440/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][4][11]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][4][11]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 387: MET (784 ps) Setup Check with Pin reg_latch_reg[6][19][14]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][19][14]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][19][14]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][19][14]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[4][19][14]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][19][14]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117782/X                    -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][19][14]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][19][14]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 388: MET (784 ps) Setup Check with Pin reg_latch_reg[6][28][9]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][28][9]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][28][9]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][28][9]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][28][9]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][28][9]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117802/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][28][9]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][28][9]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 389: MET (784 ps) Setup Check with Pin reg_latch_reg[6][7][12]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][7][12]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][7][12]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][7][12]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][7][12]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][7][12]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117537/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][7][12]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][7][12]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 390: MET (784 ps) Setup Check with Pin reg_latch_reg[6][17][14]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][17][14]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][17][14]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][17][14]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[4][17][14]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][17][14]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117724/X                    -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][17][14]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][17][14]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 391: MET (784 ps) Setup Check with Pin reg_latch_reg[6][5][12]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][5][12]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][5][12]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][5][12]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][5][12]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][5][12]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117475/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][5][12]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][5][12]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 392: MET (784 ps) Setup Check with Pin reg_latch_reg[6][6][12]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][6][12]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][6][12]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][6][12]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][6][12]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][6][12]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117505/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][6][12]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][6][12]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 393: MET (784 ps) Setup Check with Pin reg_latch_reg[6][4][12]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][4][12]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][4][12]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][4][12]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][4][12]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][4][12]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117442/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][4][12]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][4][12]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 394: MET (784 ps) Setup Check with Pin reg_latch_reg[6][18][14]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][18][14]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][18][14]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][18][14]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[4][18][14]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][18][14]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117754/X                    -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][18][14]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][18][14]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 395: MET (784 ps) Setup Check with Pin reg_latch_reg[6][16][14]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][16][14]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][16][14]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][16][14]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[4][16][14]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][16][14]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117694/X                    -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][16][14]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][16][14]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 396: MET (784 ps) Setup Check with Pin reg_latch_reg[6][7][13]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][7][13]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][7][13]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][7][13]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][7][13]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][7][13]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117401/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][7][13]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][7][13]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 397: MET (784 ps) Setup Check with Pin reg_latch_reg[6][31][3]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][31][3]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][31][3]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][31][3]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][31][3]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][31][3]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117878/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][31][3]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][31][3]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 398: MET (784 ps) Setup Check with Pin reg_latch_reg[6][5][13]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][5][13]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][5][13]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][5][13]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][5][13]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][5][13]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117416/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][5][13]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][5][13]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 399: MET (784 ps) Setup Check with Pin reg_latch_reg[6][6][13]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][6][13]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][6][13]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][6][13]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][6][13]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][6][13]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117409/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][6][13]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][6][13]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 400: MET (784 ps) Setup Check with Pin reg_latch_reg[6][4][13]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][4][13]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][4][13]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][4][13]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][4][13]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][4][13]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117444/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][4][13]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][4][13]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 401: MET (784 ps) Setup Check with Pin reg_latch_reg[6][19][15]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][19][15]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][19][15]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][19][15]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[4][19][15]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][19][15]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117784/X                    -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][19][15]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][19][15]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 402: MET (784 ps) Setup Check with Pin reg_latch_reg[6][7][14]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][7][14]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][7][14]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][7][14]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][7][14]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][7][14]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117540/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][7][14]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][7][14]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 403: MET (784 ps) Setup Check with Pin reg_latch_reg[6][17][15]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][17][15]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][17][15]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][17][15]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[4][17][15]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][17][15]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117726/X                    -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][17][15]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][17][15]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 404: MET (784 ps) Setup Check with Pin reg_latch_reg[6][5][14]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][5][14]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][5][14]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][5][14]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][5][14]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][5][14]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117478/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][5][14]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][5][14]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 405: MET (784 ps) Setup Check with Pin reg_latch_reg[6][6][14]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][6][14]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][6][14]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][6][14]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][6][14]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][6][14]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117508/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][6][14]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][6][14]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 406: MET (784 ps) Setup Check with Pin reg_latch_reg[6][4][14]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][4][14]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][4][14]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][4][14]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][4][14]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][4][14]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117447/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][4][14]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][4][14]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 407: MET (784 ps) Setup Check with Pin reg_latch_reg[6][18][15]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][18][15]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][18][15]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][18][15]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[4][18][15]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][18][15]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117756/X                    -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][18][15]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][18][15]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 408: MET (784 ps) Setup Check with Pin reg_latch_reg[6][7][15]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][7][15]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][7][15]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][7][15]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][7][15]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][7][15]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117542/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][7][15]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][7][15]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 409: MET (784 ps) Setup Check with Pin reg_latch_reg[6][16][15]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][16][15]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][16][15]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][16][15]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[4][16][15]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][16][15]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117696/X                    -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][16][15]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][16][15]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 410: MET (784 ps) Setup Check with Pin reg_latch_reg[6][5][15]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][5][15]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][5][15]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][5][15]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][5][15]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][5][15]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117480/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][5][15]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][5][15]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 411: MET (784 ps) Setup Check with Pin reg_latch_reg[6][6][15]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][6][15]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][6][15]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][6][15]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][6][15]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][6][15]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117510/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][6][15]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][6][15]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 412: MET (784 ps) Setup Check with Pin reg_latch_reg[6][29][3]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][29][3]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][29][3]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][29][3]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][29][3]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][29][3]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117821/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][29][3]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][29][3]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 413: MET (784 ps) Setup Check with Pin reg_latch_reg[6][4][15]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][4][15]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][4][15]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][4][15]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][4][15]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][4][15]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117449/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][4][15]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][4][15]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 414: MET (784 ps) Setup Check with Pin reg_latch_reg[6][31][13]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][31][13]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][31][13]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][31][13]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[4][31][13]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][31][13]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117400/X                    -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][31][13]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][31][13]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 415: MET (784 ps) Setup Check with Pin reg_latch_reg[6][30][3]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][30][3]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][30][3]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][30][3]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][30][3]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][30][3]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117850/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][30][3]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][30][3]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 416: MET (784 ps) Setup Check with Pin reg_latch_reg[6][27][0]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][27][0]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][27][0]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][27][0]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][27][0]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][27][0]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117874/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][27][0]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][27][0]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 417: MET (784 ps) Setup Check with Pin reg_latch_reg[6][25][0]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][25][0]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][25][0]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][25][0]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][25][0]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][25][0]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117816/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][25][0]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][25][0]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 418: MET (784 ps) Setup Check with Pin reg_latch_reg[6][26][0]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][26][0]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][26][0]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][26][0]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][26][0]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][26][0]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117846/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][26][0]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][26][0]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 419: MET (784 ps) Setup Check with Pin reg_latch_reg[6][28][3]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][28][3]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][28][3]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][28][3]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][28][3]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][28][3]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117791/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][28][3]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][28][3]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 420: MET (784 ps) Setup Check with Pin reg_latch_reg[6][24][0]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][24][0]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][24][0]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][24][0]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][24][0]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][24][0]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117786/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][24][0]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][24][0]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 421: MET (784 ps) Setup Check with Pin reg_latch_reg[6][27][1]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][27][1]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][27][1]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][27][1]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][27][1]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][27][1]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117875/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][27][1]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][27][1]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 422: MET (784 ps) Setup Check with Pin reg_latch_reg[6][31][10]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][31][10]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][31][10]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][31][10]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[4][31][10]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][31][10]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117890/X                    -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][31][10]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][31][10]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 423: MET (784 ps) Setup Check with Pin reg_latch_reg[6][25][1]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][25][1]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][25][1]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][25][1]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][25][1]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][25][1]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117818/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][25][1]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][25][1]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 424: MET (784 ps) Setup Check with Pin reg_latch_reg[6][26][1]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][26][1]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][26][1]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][26][1]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][26][1]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][26][1]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117847/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][26][1]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][26][1]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 425: MET (784 ps) Setup Check with Pin reg_latch_reg[6][24][1]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][24][1]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][24][1]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][24][1]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][24][1]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][24][1]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117788/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][24][1]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][24][1]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 426: MET (784 ps) Setup Check with Pin reg_latch_reg[6][29][13]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][29][13]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][29][13]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][29][13]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[4][29][13]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][29][13]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117897/X                    -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][29][13]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][29][13]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 427: MET (784 ps) Setup Check with Pin reg_latch_reg[6][27][2]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][27][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][27][2]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][27][2]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][27][2]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][27][2]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117877/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][27][2]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][27][2]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 428: MET (784 ps) Setup Check with Pin reg_latch_reg[6][31][4]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][31][4]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][31][4]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][31][4]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][31][4]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][31][4]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117880/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][31][4]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][31][4]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 429: MET (784 ps) Setup Check with Pin reg_latch_reg[6][25][2]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][25][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][25][2]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][25][2]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][25][2]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][25][2]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117820/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][25][2]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][25][2]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 430: MET (784 ps) Setup Check with Pin reg_latch_reg[6][29][10]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][29][10]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][29][10]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][29][10]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[4][29][10]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][29][10]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117834/X                    -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][29][10]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][29][10]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 431: MET (784 ps) Setup Check with Pin reg_latch_reg[6][26][2]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][26][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][26][2]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][26][2]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][26][2]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][26][2]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117849/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][26][2]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][26][2]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 432: MET (784 ps) Setup Check with Pin reg_latch_reg[6][24][2]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][24][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][24][2]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][24][2]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][24][2]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][24][2]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117790/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][24][2]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][24][2]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 433: MET (784 ps) Setup Check with Pin reg_latch_reg[6][29][4]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][29][4]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][29][4]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][29][4]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][29][4]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][29][4]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117823/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][29][4]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][29][4]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 434: MET (784 ps) Setup Check with Pin reg_latch_reg[6][27][3]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][27][3]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][27][3]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][27][3]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][27][3]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][27][3]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117879/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][27][3]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][27][3]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 435: MET (784 ps) Setup Check with Pin reg_latch_reg[6][25][3]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][25][3]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][25][3]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][25][3]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][25][3]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][25][3]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117822/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][25][3]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][25][3]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 436: MET (784 ps) Setup Check with Pin reg_latch_reg[6][26][3]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][26][3]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][26][3]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][26][3]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][26][3]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][26][3]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117851/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][26][3]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][26][3]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 437: MET (784 ps) Setup Check with Pin reg_latch_reg[6][11][0]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][11][0]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][11][0]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][11][0]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][11][0]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][11][0]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117638/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][11][0]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][11][0]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 438: MET (784 ps) Setup Check with Pin reg_latch_reg[6][9][0]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][9][0]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][9][0]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][9][0]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][9][0]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][9][0]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117576/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][9][0]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][9][0]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 439: MET (784 ps) Setup Check with Pin reg_latch_reg[6][10][0]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][10][0]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][10][0]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][10][0]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][10][0]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][10][0]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117608/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][10][0]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][10][0]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 440: MET (784 ps) Setup Check with Pin reg_latch_reg[6][24][3]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][24][3]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][24][3]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][24][3]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][24][3]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][24][3]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117792/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][24][3]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][24][3]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 441: MET (784 ps) Setup Check with Pin reg_latch_reg[6][8][0]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][8][0]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][8][0]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][8][0]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][8][0]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][8][0]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117545/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][8][0]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][8][0]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 442: MET (784 ps) Setup Check with Pin reg_latch_reg[6][11][1]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][11][1]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][11][1]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][11][1]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][11][1]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][11][1]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117640/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][11][1]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][11][1]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 443: MET (784 ps) Setup Check with Pin reg_latch_reg[6][9][1]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][9][1]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][9][1]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][9][1]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][9][1]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][9][1]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117578/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][9][1]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][9][1]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 444: MET (784 ps) Setup Check with Pin reg_latch_reg[6][10][1]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][10][1]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][10][1]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][10][1]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][10][1]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][10][1]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117609/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][10][1]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][10][1]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 445: MET (784 ps) Setup Check with Pin reg_latch_reg[6][8][1]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][8][1]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][8][1]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][8][1]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][8][1]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][8][1]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117546/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][8][1]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][8][1]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 446: MET (784 ps) Setup Check with Pin reg_latch_reg[6][30][4]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][30][4]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][30][4]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][30][4]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][30][4]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][30][4]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117852/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][30][4]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][30][4]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 447: MET (784 ps) Setup Check with Pin reg_latch_reg[6][11][2]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][11][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][11][2]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][11][2]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][11][2]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][11][2]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117642/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][11][2]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][11][2]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 448: MET (784 ps) Setup Check with Pin reg_latch_reg[6][27][4]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][27][4]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][27][4]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][27][4]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][27][4]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][27][4]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117881/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][27][4]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][27][4]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 449: MET (784 ps) Setup Check with Pin reg_latch_reg[6][9][2]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][9][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][9][2]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][9][2]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][9][2]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][9][2]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117580/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][9][2]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][9][2]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 450: MET (784 ps) Setup Check with Pin reg_latch_reg[6][10][2]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][10][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][10][2]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][10][2]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][10][2]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][10][2]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117611/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][10][2]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][10][2]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 451: MET (784 ps) Setup Check with Pin reg_latch_reg[6][8][2]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][8][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][8][2]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][8][2]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][8][2]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][8][2]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117548/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][8][2]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][8][2]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 452: MET (784 ps) Setup Check with Pin reg_latch_reg[6][25][4]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][25][4]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][25][4]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][25][4]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][25][4]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][25][4]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117824/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][25][4]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][25][4]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 453: MET (784 ps) Setup Check with Pin reg_latch_reg[6][11][3]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][11][3]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][11][3]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][11][3]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][11][3]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][11][3]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117644/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][11][3]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][11][3]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 454: MET (784 ps) Setup Check with Pin reg_latch_reg[6][9][3]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][9][3]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][9][3]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][9][3]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][9][3]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][9][3]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117582/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][9][3]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][9][3]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 455: MET (784 ps) Setup Check with Pin reg_latch_reg[6][10][3]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][10][3]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][10][3]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][10][3]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][10][3]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][10][3]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117613/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][10][3]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][10][3]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 456: MET (784 ps) Setup Check with Pin reg_latch_reg[6][8][3]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][8][3]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][8][3]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][8][3]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][8][3]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][8][3]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117550/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][8][3]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][8][3]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 457: MET (784 ps) Setup Check with Pin reg_latch_reg[6][26][4]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][26][4]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][26][4]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][26][4]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][26][4]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][26][4]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117853/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][26][4]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][26][4]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 458: MET (784 ps) Setup Check with Pin reg_latch_reg[6][11][4]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][11][4]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][11][4]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][11][4]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][11][4]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][11][4]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117646/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][11][4]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][11][4]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 459: MET (784 ps) Setup Check with Pin reg_latch_reg[6][9][4]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][9][4]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][9][4]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][9][4]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][9][4]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][9][4]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117584/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][9][4]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][9][4]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 460: MET (784 ps) Setup Check with Pin reg_latch_reg[6][28][4]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][28][4]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][28][4]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][28][4]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][28][4]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][28][4]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117793/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][28][4]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][28][4]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 461: MET (784 ps) Setup Check with Pin reg_latch_reg[6][10][4]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][10][4]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][10][4]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][10][4]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][10][4]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][10][4]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117615/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][10][4]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][10][4]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 462: MET (784 ps) Setup Check with Pin reg_latch_reg[6][24][4]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][24][4]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][24][4]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][24][4]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][24][4]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][24][4]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117794/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][24][4]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][24][4]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 463: MET (784 ps) Setup Check with Pin reg_latch_reg[6][8][4]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][8][4]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][8][4]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][8][4]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][8][4]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][8][4]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117552/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][8][4]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][8][4]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 464: MET (784 ps) Setup Check with Pin reg_latch_reg[6][11][5]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][11][5]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][11][5]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][11][5]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][11][5]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][11][5]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117775/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][11][5]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][11][5]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 465: MET (784 ps) Setup Check with Pin reg_latch_reg[6][9][5]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][9][5]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][9][5]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][9][5]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][9][5]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][9][5]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117586/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][9][5]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][9][5]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 466: MET (784 ps) Setup Check with Pin reg_latch_reg[6][30][10]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][30][10]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][30][10]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][30][10]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[4][30][10]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][30][10]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117862/X                    -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][30][10]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][30][10]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 467: MET (784 ps) Setup Check with Pin reg_latch_reg[6][10][5]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][10][5]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][10][5]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][10][5]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][10][5]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][10][5]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117617/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][10][5]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][10][5]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 468: MET (784 ps) Setup Check with Pin reg_latch_reg[6][8][5]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][8][5]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][8][5]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][8][5]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][8][5]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][8][5]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117554/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][8][5]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][8][5]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 469: MET (784 ps) Setup Check with Pin reg_latch_reg[6][11][6]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][11][6]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][11][6]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][11][6]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][11][6]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][11][6]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117649/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][11][6]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][11][6]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 470: MET (784 ps) Setup Check with Pin reg_latch_reg[6][27][5]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][27][5]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][27][5]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][27][5]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][27][5]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][27][5]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117882/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][27][5]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][27][5]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 471: MET (784 ps) Setup Check with Pin reg_latch_reg[6][9][6]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][9][6]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][9][6]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][9][6]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][9][6]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][9][6]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117588/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][9][6]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][9][6]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 472: MET (784 ps) Setup Check with Pin reg_latch_reg[6][10][6]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][10][6]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][10][6]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][10][6]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][10][6]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][10][6]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117619/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][10][6]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][10][6]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 473: MET (784 ps) Setup Check with Pin reg_latch_reg[6][8][6]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][8][6]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][8][6]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][8][6]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][8][6]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][8][6]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117556/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][8][6]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][8][6]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 474: MET (784 ps) Setup Check with Pin reg_latch_reg[6][25][5]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][25][5]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][25][5]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][25][5]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][25][5]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][25][5]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117826/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][25][5]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][25][5]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 475: MET (784 ps) Setup Check with Pin reg_latch_reg[6][11][7]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][11][7]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][11][7]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][11][7]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][11][7]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][11][7]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117651/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][11][7]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][11][7]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 476: MET (784 ps) Setup Check with Pin reg_latch_reg[6][9][7]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][9][7]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][9][7]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][9][7]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][9][7]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][9][7]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117590/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][9][7]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][9][7]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 477: MET (784 ps) Setup Check with Pin reg_latch_reg[6][10][7]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][10][7]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][10][7]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][10][7]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][10][7]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][10][7]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117621/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][10][7]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][10][7]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 478: MET (784 ps) Setup Check with Pin reg_latch_reg[6][30][15]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][30][15]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][30][15]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][30][15]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[4][30][15]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][30][15]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117871/X                    -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][30][15]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][30][15]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 479: MET (784 ps) Setup Check with Pin reg_latch_reg[6][8][7]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][8][7]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][8][7]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][8][7]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][8][7]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][8][7]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117558/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][8][7]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][8][7]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 480: MET (784 ps) Setup Check with Pin reg_latch_reg[6][26][5]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][26][5]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][26][5]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][26][5]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][26][5]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][26][5]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117854/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][26][5]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][26][5]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 481: MET (784 ps) Setup Check with Pin reg_latch_reg[6][11][8]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][11][8]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][11][8]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][11][8]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][11][8]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][11][8]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117653/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][11][8]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][11][8]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 482: MET (784 ps) Setup Check with Pin reg_latch_reg[6][9][8]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][9][8]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][9][8]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][9][8]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][9][8]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][9][8]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117592/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][9][8]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][9][8]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 483: MET (784 ps) Setup Check with Pin reg_latch_reg[6][10][8]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][10][8]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][10][8]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][10][8]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][10][8]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][10][8]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117623/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][10][8]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][10][8]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 484: MET (784 ps) Setup Check with Pin reg_latch_reg[6][24][5]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][24][5]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][24][5]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][24][5]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][24][5]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][24][5]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117795/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][24][5]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][24][5]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 485: MET (784 ps) Setup Check with Pin reg_latch_reg[6][8][8]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][8][8]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][8][8]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][8][8]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][8][8]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][8][8]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117560/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][8][8]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][8][8]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 486: MET (784 ps) Setup Check with Pin reg_latch_reg[6][11][9]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][11][9]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][11][9]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][11][9]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][11][9]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][11][9]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117654/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][11][9]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][11][9]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 487: MET (784 ps) Setup Check with Pin reg_latch_reg[6][28][10]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][28][10]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][28][10]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][28][10]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[4][28][10]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][28][10]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117804/X                    -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][28][10]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][28][10]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 488: MET (784 ps) Setup Check with Pin reg_latch_reg[6][9][9]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][9][9]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][9][9]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][9][9]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][9][9]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][9][9]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117594/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][9][9]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][9][9]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 489: MET (784 ps) Setup Check with Pin reg_latch_reg[6][10][9]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][10][9]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][10][9]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][10][9]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][10][9]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][10][9]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117625/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][10][9]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][10][9]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 490: MET (784 ps) Setup Check with Pin reg_latch_reg[6][8][9]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][8][9]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][8][9]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][8][9]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][8][9]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][8][9]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117562/X                  -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][8][9]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][8][9]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 491: MET (784 ps) Setup Check with Pin reg_latch_reg[6][11][10]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][11][10]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][11][10]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][11][10]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[4][11][10]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][11][10]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117656/X                    -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][11][10]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][11][10]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 492: MET (784 ps) Setup Check with Pin reg_latch_reg[6][27][6]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][27][6]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][27][6]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][27][6]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][27][6]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][27][6]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117884/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][27][6]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][27][6]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 493: MET (784 ps) Setup Check with Pin reg_latch_reg[6][9][10]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][9][10]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][9][10]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][9][10]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][9][10]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][9][10]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117596/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][9][10]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][9][10]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 494: MET (784 ps) Setup Check with Pin reg_latch_reg[6][31][5]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][31][5]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][31][5]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][31][5]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][31][5]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][31][5]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117410/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][31][5]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][31][5]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 495: MET (784 ps) Setup Check with Pin reg_latch_reg[6][10][10]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][10][10]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][10][10]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][10][10]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[4][10][10]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][10][10]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117627/X                    -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][10][10]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][10][10]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 496: MET (784 ps) Setup Check with Pin reg_latch_reg[6][25][6]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][25][6]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][25][6]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][25][6]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][25][6]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][25][6]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117828/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][25][6]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][25][6]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 497: MET (784 ps) Setup Check with Pin reg_latch_reg[6][8][10]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][8][10]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][8][10]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][8][10]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][8][10]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][8][10]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117564/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][8][10]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][8][10]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 498: MET (784 ps) Setup Check with Pin reg_latch_reg[6][11][11]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][11][11]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][11][11]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][11][11]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[4][11][11]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][11][11]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117658/X                    -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][11][11]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][11][11]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 499: MET (784 ps) Setup Check with Pin reg_latch_reg[6][9][11]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][9][11]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][9][11]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][9][11]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][9][11]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][9][11]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117598/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][9][11]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][9][11]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 500: MET (784 ps) Setup Check with Pin reg_latch_reg[6][10][11]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][10][11]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][10][11]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  reg_latch_reg[4][10][11]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[4][10][11]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][10][11]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  g117629/X                    -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  reg_latch_reg[6][10][11]/D   -       -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][10][11]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------


