#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x562e8f6e4020 .scope module, "test_alu_arithmetic" "test_alu_arithmetic" 2 2;
 .timescale -9 -12;
v0x562e8f6fe900_0 .var "A", 3 0;
v0x562e8f6fe9e0_0 .var "B", 3 0;
v0x562e8f6fea80_0 .var "carry_in", 0 0;
v0x562e8f6feb20_0 .net "carry_out", 0 0, v0x562e8f6fe470_0;  1 drivers
v0x562e8f6febc0_0 .net "left_over", 3 0, v0x562e8f6fe530_0;  1 drivers
v0x562e8f6fecb0_0 .var "opcode", 2 0;
v0x562e8f6fed50_0 .net "result", 3 0, v0x562e8f6fe740_0;  1 drivers
S_0x562e8f68bb80 .scope module, "uut" "alu_arithmetic" 2 9, 3 1 0, S_0x562e8f6e4020;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /INPUT 3 "opcode";
    .port_info 4 /OUTPUT 4 "result";
    .port_info 5 /OUTPUT 4 "left_over";
    .port_info 6 /OUTPUT 1 "carry_out";
v0x562e8f6be270_0 .net "A", 3 0, v0x562e8f6fe900_0;  1 drivers
v0x562e8f694630_0 .net "B", 3 0, v0x562e8f6fe9e0_0;  1 drivers
v0x562e8f6fe3d0_0 .net "carry_in", 0 0, v0x562e8f6fea80_0;  1 drivers
v0x562e8f6fe470_0 .var "carry_out", 0 0;
v0x562e8f6fe530_0 .var "left_over", 3 0;
v0x562e8f6fe660_0 .net "opcode", 2 0, v0x562e8f6fecb0_0;  1 drivers
v0x562e8f6fe740_0 .var "result", 3 0;
E_0x562e8f6882a0 .event edge, v0x562e8f6fe660_0, v0x562e8f6be270_0, v0x562e8f694630_0, v0x562e8f6fe3d0_0;
S_0x562e8f6dfb50 .scope module, "test_alu_top" "test_alu_top" 4 1;
 .timescale -9 -12;
v0x562e8f703b90_0 .var "A", 3 0;
v0x562e8f703c70_0 .var "B", 3 0;
v0x562e8f703d30_0 .var "carry_in", 0 0;
v0x562e8f703e00_0 .net "carry_out", 0 0, v0x562e8f702fe0_0;  1 drivers
v0x562e8f703ea0_0 .var "opcode", 3 0;
v0x562e8f703f90_0 .net "result", 3 0, v0x562e8f703480_0;  1 drivers
v0x562e8f704060_0 .net "secondary_out", 3 0, v0x562e8f703540_0;  1 drivers
S_0x562e8f6fedf0 .scope module, "uut" "alu_top" 4 7, 5 1 0, S_0x562e8f6dfb50;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /INPUT 4 "opcode";
    .port_info 4 /OUTPUT 4 "result";
    .port_info 5 /OUTPUT 4 "secondary_out";
    .port_info 6 /OUTPUT 1 "carry_out";
v0x562e8f702a00_0 .net "A", 3 0, v0x562e8f703b90_0;  1 drivers
v0x562e8f702ac0_0 .net "B", 3 0, v0x562e8f703c70_0;  1 drivers
v0x562e8f702b80_0 .net "and_out", 3 0, L_0x562e8f708720;  1 drivers
v0x562e8f702c80_0 .net "arith_carry_out", 0 0, v0x562e8f6ffbe0_0;  1 drivers
v0x562e8f702d50_0 .net "arith_remainder", 3 0, v0x562e8f6ffc80_0;  1 drivers
v0x562e8f702e40_0 .net "arith_result", 3 0, v0x562e8f6ffe90_0;  1 drivers
v0x562e8f702f10_0 .net "carry_in", 0 0, v0x562e8f703d30_0;  1 drivers
v0x562e8f702fe0_0 .var "carry_out", 0 0;
v0x562e8f703080_0 .net "nand_out", 3 0, L_0x562e8f708870;  1 drivers
v0x562e8f703150_0 .net "nor_out", 3 0, L_0x562e8f708b30;  1 drivers
v0x562e8f703220_0 .net "not_out", 3 0, L_0x562e8f708f20;  1 drivers
v0x562e8f7032f0_0 .net "opcode", 3 0, v0x562e8f703ea0_0;  1 drivers
v0x562e8f703390_0 .net "or_out", 3 0, L_0x562e8f7089a0;  1 drivers
v0x562e8f703480_0 .var "result", 3 0;
v0x562e8f703540_0 .var "secondary_out", 3 0;
v0x562e8f703620_0 .net "shift_overflow", 3 0, v0x562e8f701be0_0;  1 drivers
v0x562e8f703710_0 .net "shift_result", 3 0, v0x562e8f701af0_0;  1 drivers
v0x562e8f7038f0_0 .net "xnor_out", 3 0, L_0x562e8f708df0;  1 drivers
v0x562e8f7039c0_0 .net "xor_out", 3 0, L_0x562e8f708c60;  1 drivers
E_0x562e8f672db0/0 .event edge, v0x562e8f7032f0_0, v0x562e8f6ff500_0, v0x562e8f7005c0_0, v0x562e8f701570_0;
E_0x562e8f672db0/1 .event edge, v0x562e8f700bb0_0, v0x562e8f702890_0, v0x562e8f702320_0, v0x562e8f701020_0;
E_0x562e8f672db0/2 .event edge, v0x562e8f701af0_0, v0x562e8f701be0_0, v0x562e8f6ffe90_0, v0x562e8f6ffbe0_0;
E_0x562e8f672db0/3 .event edge, v0x562e8f6ffc80_0;
E_0x562e8f672db0 .event/or E_0x562e8f672db0/0, E_0x562e8f672db0/1, E_0x562e8f672db0/2, E_0x562e8f672db0/3;
L_0x562e8f709020 .part v0x562e8f703ea0_0, 0, 3;
S_0x562e8f6ff0f0 .scope module, "u_and" "and_gate" 5 17, 6 1 0, S_0x562e8f6fedf0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /OUTPUT 4 "result";
L_0x562e8f708720 .functor AND 4, v0x562e8f703b90_0, v0x562e8f703c70_0, C4<1111>, C4<1111>;
v0x562e8f6ff320_0 .net "A", 3 0, v0x562e8f703b90_0;  alias, 1 drivers
v0x562e8f6ff420_0 .net "B", 3 0, v0x562e8f703c70_0;  alias, 1 drivers
v0x562e8f6ff500_0 .net "result", 3 0, L_0x562e8f708720;  alias, 1 drivers
S_0x562e8f6ff670 .scope module, "u_arith" "alu_arithmetic" 5 26, 3 1 0, S_0x562e8f6fedf0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /INPUT 3 "opcode";
    .port_info 4 /OUTPUT 4 "result";
    .port_info 5 /OUTPUT 4 "left_over";
    .port_info 6 /OUTPUT 1 "carry_out";
v0x562e8f6ff930_0 .net "A", 3 0, v0x562e8f703b90_0;  alias, 1 drivers
v0x562e8f6ffa40_0 .net "B", 3 0, v0x562e8f703c70_0;  alias, 1 drivers
v0x562e8f6ffb10_0 .net "carry_in", 0 0, v0x562e8f703d30_0;  alias, 1 drivers
v0x562e8f6ffbe0_0 .var "carry_out", 0 0;
v0x562e8f6ffc80_0 .var "left_over", 3 0;
v0x562e8f6ffdb0_0 .net "opcode", 2 0, L_0x562e8f709020;  1 drivers
v0x562e8f6ffe90_0 .var "result", 3 0;
E_0x562e8f6e6a70 .event edge, v0x562e8f6ffdb0_0, v0x562e8f6ff320_0, v0x562e8f6ff420_0, v0x562e8f6ffb10_0;
S_0x562e8f700090 .scope module, "u_nand" "nand_gate" 5 18, 7 1 0, S_0x562e8f6fedf0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /OUTPUT 4 "result";
L_0x562e8f7087e0 .functor AND 4, v0x562e8f703b90_0, v0x562e8f703c70_0, C4<1111>, C4<1111>;
L_0x562e8f708870 .functor NOT 4, L_0x562e8f7087e0, C4<0000>, C4<0000>, C4<0000>;
v0x562e8f7002c0_0 .net "A", 3 0, v0x562e8f703b90_0;  alias, 1 drivers
v0x562e8f7003f0_0 .net "B", 3 0, v0x562e8f703c70_0;  alias, 1 drivers
v0x562e8f700500_0 .net *"_ivl_0", 3 0, L_0x562e8f7087e0;  1 drivers
v0x562e8f7005c0_0 .net "result", 3 0, L_0x562e8f708870;  alias, 1 drivers
S_0x562e8f700720 .scope module, "u_nor" "nor_gate" 5 20, 8 1 0, S_0x562e8f6fedf0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /OUTPUT 4 "result";
L_0x562e8f708aa0 .functor OR 4, v0x562e8f703b90_0, v0x562e8f703c70_0, C4<0000>, C4<0000>;
L_0x562e8f708b30 .functor NOT 4, L_0x562e8f708aa0, C4<0000>, C4<0000>, C4<0000>;
v0x562e8f700950_0 .net "A", 3 0, v0x562e8f703b90_0;  alias, 1 drivers
v0x562e8f700a30_0 .net "B", 3 0, v0x562e8f703c70_0;  alias, 1 drivers
v0x562e8f700af0_0 .net *"_ivl_0", 3 0, L_0x562e8f708aa0;  1 drivers
v0x562e8f700bb0_0 .net "result", 3 0, L_0x562e8f708b30;  alias, 1 drivers
S_0x562e8f700d10 .scope module, "u_not" "not_gate" 5 23, 9 1 0, S_0x562e8f6fedf0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /OUTPUT 4 "result";
L_0x562e8f708f20 .functor NOT 4, v0x562e8f703b90_0, C4<0000>, C4<0000>, C4<0000>;
v0x562e8f700f40_0 .net "A", 3 0, v0x562e8f703b90_0;  alias, 1 drivers
v0x562e8f701020_0 .net "result", 3 0, L_0x562e8f708f20;  alias, 1 drivers
S_0x562e8f701160 .scope module, "u_or" "or_gate" 5 19, 10 1 0, S_0x562e8f6fedf0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /OUTPUT 4 "result";
L_0x562e8f7089a0 .functor OR 4, v0x562e8f703b90_0, v0x562e8f703c70_0, C4<0000>, C4<0000>;
v0x562e8f701340_0 .net "A", 3 0, v0x562e8f703b90_0;  alias, 1 drivers
v0x562e8f701420_0 .net "B", 3 0, v0x562e8f703c70_0;  alias, 1 drivers
v0x562e8f701570_0 .net "result", 3 0, L_0x562e8f7089a0;  alias, 1 drivers
S_0x562e8f7016b0 .scope module, "u_shift" "arithmetic_shifter" 5 32, 11 1 0, S_0x562e8f6fedf0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /OUTPUT 4 "X";
    .port_info 3 /OUTPUT 4 "Y";
v0x562e8f701950_0 .net "A", 3 0, v0x562e8f703b90_0;  alias, 1 drivers
v0x562e8f701a30_0 .net "B", 3 0, v0x562e8f703c70_0;  alias, 1 drivers
v0x562e8f701af0_0 .var "X", 3 0;
v0x562e8f701be0_0 .var "Y", 3 0;
v0x562e8f701cc0_0 .var "fill_bit", 3 0;
E_0x562e8f7018e0 .event edge, v0x562e8f6ff420_0, v0x562e8f6ff320_0, v0x562e8f701af0_0, v0x562e8f701cc0_0;
S_0x562e8f701e70 .scope module, "u_xnor" "xnor_gate" 5 22, 12 1 0, S_0x562e8f6fedf0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /OUTPUT 4 "result";
L_0x562e8f708d60 .functor XOR 4, v0x562e8f703b90_0, v0x562e8f703c70_0, C4<0000>, C4<0000>;
L_0x562e8f708df0 .functor NOT 4, L_0x562e8f708d60, C4<0000>, C4<0000>, C4<0000>;
v0x562e8f7020c0_0 .net "A", 3 0, v0x562e8f703b90_0;  alias, 1 drivers
v0x562e8f7021a0_0 .net "B", 3 0, v0x562e8f703c70_0;  alias, 1 drivers
v0x562e8f702260_0 .net *"_ivl_0", 3 0, L_0x562e8f708d60;  1 drivers
v0x562e8f702320_0 .net "result", 3 0, L_0x562e8f708df0;  alias, 1 drivers
S_0x562e8f702480 .scope module, "u_xor" "xor_gate" 5 21, 13 1 0, S_0x562e8f6fedf0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /OUTPUT 4 "result";
L_0x562e8f708c60 .functor XOR 4, v0x562e8f703b90_0, v0x562e8f703c70_0, C4<0000>, C4<0000>;
v0x562e8f7026f0_0 .net "A", 3 0, v0x562e8f703b90_0;  alias, 1 drivers
v0x562e8f7027d0_0 .net "B", 3 0, v0x562e8f703c70_0;  alias, 1 drivers
v0x562e8f702890_0 .net "result", 3 0, L_0x562e8f708c60;  alias, 1 drivers
S_0x562e8f6ddcf0 .scope module, "test_and" "test_and" 14 2;
 .timescale -9 -12;
v0x562e8f7046b0_0 .var "A", 3 0;
v0x562e8f7047a0_0 .var "B", 3 0;
v0x562e8f704870_0 .net "Y", 3 0, L_0x562e8f709110;  1 drivers
S_0x562e8f704130 .scope module, "uut" "and_gate" 14 6, 6 1 0, S_0x562e8f6ddcf0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /OUTPUT 4 "result";
L_0x562e8f709110 .functor AND 4, v0x562e8f7046b0_0, v0x562e8f7047a0_0, C4<1111>, C4<1111>;
v0x562e8f704360_0 .net "A", 3 0, v0x562e8f7046b0_0;  1 drivers
v0x562e8f704460_0 .net "B", 3 0, v0x562e8f7047a0_0;  1 drivers
v0x562e8f704540_0 .net "result", 3 0, L_0x562e8f709110;  alias, 1 drivers
S_0x562e8f6bab30 .scope module, "test_arithmetic_shifter" "test_arithmetic_shifter" 15 2;
 .timescale -9 -12;
v0x562e8f705180_0 .var "A", 3 0;
v0x562e8f705260_0 .var "B", 3 0;
v0x562e8f705330_0 .net "X", 3 0, v0x562e8f704e00_0;  1 drivers
v0x562e8f705430_0 .net "Y", 3 0, v0x562e8f704ef0_0;  1 drivers
S_0x562e8f704970 .scope module, "uut" "arithmetic_shifter" 15 6, 11 1 0, S_0x562e8f6bab30;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /OUTPUT 4 "X";
    .port_info 3 /OUTPUT 4 "Y";
v0x562e8f704c20_0 .net "A", 3 0, v0x562e8f705180_0;  1 drivers
v0x562e8f704d20_0 .net "B", 3 0, v0x562e8f705260_0;  1 drivers
v0x562e8f704e00_0 .var "X", 3 0;
v0x562e8f704ef0_0 .var "Y", 3 0;
v0x562e8f704fd0_0 .var "fill_bit", 3 0;
E_0x562e8f687e30 .event edge, v0x562e8f704d20_0, v0x562e8f704c20_0, v0x562e8f704e00_0, v0x562e8f704fd0_0;
S_0x562e8f6bacc0 .scope module, "test_nand" "test_nand" 16 2;
 .timescale -9 -12;
v0x562e8f705b60_0 .var "A", 3 0;
v0x562e8f705c50_0 .var "B", 3 0;
v0x562e8f705d20_0 .net "Y", 3 0, L_0x562e8f7093e0;  1 drivers
S_0x562e8f705500 .scope module, "uut" "nand_gate" 16 6, 7 1 0, S_0x562e8f6bacc0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /OUTPUT 4 "result";
L_0x562e8f7092b0 .functor AND 4, v0x562e8f705b60_0, v0x562e8f705c50_0, C4<1111>, C4<1111>;
L_0x562e8f7093e0 .functor NOT 4, L_0x562e8f7092b0, C4<0000>, C4<0000>, C4<0000>;
v0x562e8f705730_0 .net "A", 3 0, v0x562e8f705b60_0;  1 drivers
v0x562e8f705830_0 .net "B", 3 0, v0x562e8f705c50_0;  1 drivers
v0x562e8f705910_0 .net *"_ivl_0", 3 0, L_0x562e8f7092b0;  1 drivers
v0x562e8f705a00_0 .net "result", 3 0, L_0x562e8f7093e0;  alias, 1 drivers
S_0x562e8f6bae50 .scope module, "test_nor" "test_nor" 17 2;
 .timescale -9 -12;
v0x562e8f706480_0 .var "A", 3 0;
v0x562e8f706570_0 .var "B", 3 0;
v0x562e8f706640_0 .net "Y", 3 0, L_0x562e8f709640;  1 drivers
S_0x562e8f705e20 .scope module, "uut" "nor_gate" 17 6, 8 1 0, S_0x562e8f6bae50;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /OUTPUT 4 "result";
L_0x562e8f709510 .functor OR 4, v0x562e8f706480_0, v0x562e8f706570_0, C4<0000>, C4<0000>;
L_0x562e8f709640 .functor NOT 4, L_0x562e8f709510, C4<0000>, C4<0000>, C4<0000>;
v0x562e8f706050_0 .net "A", 3 0, v0x562e8f706480_0;  1 drivers
v0x562e8f706150_0 .net "B", 3 0, v0x562e8f706570_0;  1 drivers
v0x562e8f706230_0 .net *"_ivl_0", 3 0, L_0x562e8f709510;  1 drivers
v0x562e8f706320_0 .net "result", 3 0, L_0x562e8f709640;  alias, 1 drivers
S_0x562e8f690420 .scope module, "test_not" "test_not" 18 2;
 .timescale -9 -12;
v0x562e8f706ba0_0 .var "A", 3 0;
v0x562e8f706c90_0 .net "Y", 3 0, L_0x562e8f709770;  1 drivers
S_0x562e8f706740 .scope module, "uut" "not_gate" 18 6, 9 1 0, S_0x562e8f690420;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /OUTPUT 4 "result";
L_0x562e8f709770 .functor NOT 4, v0x562e8f706ba0_0, C4<0000>, C4<0000>, C4<0000>;
v0x562e8f706960_0 .net "A", 3 0, v0x562e8f706ba0_0;  1 drivers
v0x562e8f706a60_0 .net "result", 3 0, L_0x562e8f709770;  alias, 1 drivers
S_0x562e8f6905b0 .scope module, "test_or" "test_or" 19 2;
 .timescale -9 -12;
v0x562e8f707300_0 .var "A", 3 0;
v0x562e8f7073f0_0 .var "B", 3 0;
v0x562e8f7074c0_0 .net "Y", 3 0, L_0x562e8f7098c0;  1 drivers
S_0x562e8f706d60 .scope module, "uut" "or_gate" 19 6, 10 1 0, S_0x562e8f6905b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /OUTPUT 4 "result";
L_0x562e8f7098c0 .functor OR 4, v0x562e8f707300_0, v0x562e8f7073f0_0, C4<0000>, C4<0000>;
v0x562e8f706fb0_0 .net "A", 3 0, v0x562e8f707300_0;  1 drivers
v0x562e8f7070b0_0 .net "B", 3 0, v0x562e8f7073f0_0;  1 drivers
v0x562e8f707190_0 .net "result", 3 0, L_0x562e8f7098c0;  alias, 1 drivers
S_0x562e8f690740 .scope module, "test_xnor" "test_xnor" 20 2;
 .timescale -9 -12;
v0x562e8f707c20_0 .var "A", 3 0;
v0x562e8f707d10_0 .var "B", 3 0;
v0x562e8f707de0_0 .net "Y", 3 0, L_0x562e8f709b90;  1 drivers
S_0x562e8f7075c0 .scope module, "uut" "xnor_gate" 20 6, 12 1 0, S_0x562e8f690740;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /OUTPUT 4 "result";
L_0x562e8f709a60 .functor XOR 4, v0x562e8f707c20_0, v0x562e8f707d10_0, C4<0000>, C4<0000>;
L_0x562e8f709b90 .functor NOT 4, L_0x562e8f709a60, C4<0000>, C4<0000>, C4<0000>;
v0x562e8f7077f0_0 .net "A", 3 0, v0x562e8f707c20_0;  1 drivers
v0x562e8f7078f0_0 .net "B", 3 0, v0x562e8f707d10_0;  1 drivers
v0x562e8f7079d0_0 .net *"_ivl_0", 3 0, L_0x562e8f709a60;  1 drivers
v0x562e8f707ac0_0 .net "result", 3 0, L_0x562e8f709b90;  alias, 1 drivers
S_0x562e8f68b9f0 .scope module, "test_xor" "test_xor" 21 2;
 .timescale -9 -12;
v0x562e8f708460_0 .var "A", 3 0;
v0x562e8f708550_0 .var "B", 3 0;
v0x562e8f708620_0 .net "Y", 3 0, L_0x562e8f709cc0;  1 drivers
S_0x562e8f707ee0 .scope module, "uut" "xor_gate" 21 6, 13 1 0, S_0x562e8f68b9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /OUTPUT 4 "result";
L_0x562e8f709cc0 .functor XOR 4, v0x562e8f708460_0, v0x562e8f708550_0, C4<0000>, C4<0000>;
v0x562e8f708110_0 .net "A", 3 0, v0x562e8f708460_0;  1 drivers
v0x562e8f708210_0 .net "B", 3 0, v0x562e8f708550_0;  1 drivers
v0x562e8f7082f0_0 .net "result", 3 0, L_0x562e8f709cc0;  alias, 1 drivers
    .scope S_0x562e8f68bb80;
T_0 ;
    %wait E_0x562e8f6882a0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562e8f6fe470_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x562e8f6fe530_0, 0, 4;
    %load/vec4 v0x562e8f6fe660_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x562e8f6fe740_0, 0, 4;
    %jmp T_0.5;
T_0.0 ;
    %load/vec4 v0x562e8f6be270_0;
    %pad/u 5;
    %load/vec4 v0x562e8f694630_0;
    %pad/u 5;
    %add;
    %load/vec4 v0x562e8f6fe3d0_0;
    %pad/u 5;
    %add;
    %split/vec4 4;
    %store/vec4 v0x562e8f6fe740_0, 0, 4;
    %store/vec4 v0x562e8f6fe470_0, 0, 1;
    %jmp T_0.5;
T_0.1 ;
    %load/vec4 v0x562e8f6be270_0;
    %pad/u 5;
    %load/vec4 v0x562e8f694630_0;
    %pad/u 5;
    %sub;
    %load/vec4 v0x562e8f6fe3d0_0;
    %pad/u 5;
    %sub;
    %split/vec4 4;
    %store/vec4 v0x562e8f6fe740_0, 0, 4;
    %store/vec4 v0x562e8f6fe470_0, 0, 1;
    %jmp T_0.5;
T_0.2 ;
    %load/vec4 v0x562e8f6be270_0;
    %pad/u 8;
    %load/vec4 v0x562e8f694630_0;
    %pad/u 8;
    %mul;
    %split/vec4 4;
    %store/vec4 v0x562e8f6fe740_0, 0, 4;
    %store/vec4 v0x562e8f6fe530_0, 0, 4;
    %jmp T_0.5;
T_0.3 ;
    %load/vec4 v0x562e8f694630_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.6, 4;
    %load/vec4 v0x562e8f6be270_0;
    %load/vec4 v0x562e8f694630_0;
    %div;
    %store/vec4 v0x562e8f6fe740_0, 0, 4;
    %load/vec4 v0x562e8f6be270_0;
    %load/vec4 v0x562e8f694630_0;
    %mod;
    %store/vec4 v0x562e8f6fe530_0, 0, 4;
    %jmp T_0.7;
T_0.6 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x562e8f6fe740_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x562e8f6fe530_0, 0, 4;
T_0.7 ;
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x562e8f6e4020;
T_1 ;
    %vpi_call 2 20 "$dumpfile", "Waveforms/alu_arithmetic.vcd" {0 0 0};
    %vpi_call 2 21 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x562e8f6e4020 {0 0 0};
    %vpi_call 2 23 "$monitor", "A = %b, B = %b, Opcode = %b, Carry_in = %b, Result = %b, Left_over = %b, Carry_out = %b", v0x562e8f6fe900_0, v0x562e8f6fe9e0_0, v0x562e8f6fecb0_0, v0x562e8f6fea80_0, v0x562e8f6fed50_0, v0x562e8f6febc0_0, v0x562e8f6feb20_0 {0 0 0};
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x562e8f6fe900_0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x562e8f6fe9e0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562e8f6fea80_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x562e8f6fecb0_0, 0, 3;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x562e8f6fecb0_0, 0, 3;
    %delay 10000, 0;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x562e8f6fecb0_0, 0, 3;
    %delay 10000, 0;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x562e8f6fecb0_0, 0, 3;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562e8f6fea80_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x562e8f6fecb0_0, 0, 3;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %vpi_call 2 45 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x562e8f6ff670;
T_2 ;
    %wait E_0x562e8f6e6a70;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562e8f6ffbe0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x562e8f6ffc80_0, 0, 4;
    %load/vec4 v0x562e8f6ffdb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x562e8f6ffe90_0, 0, 4;
    %jmp T_2.5;
T_2.0 ;
    %load/vec4 v0x562e8f6ff930_0;
    %pad/u 5;
    %load/vec4 v0x562e8f6ffa40_0;
    %pad/u 5;
    %add;
    %load/vec4 v0x562e8f6ffb10_0;
    %pad/u 5;
    %add;
    %split/vec4 4;
    %store/vec4 v0x562e8f6ffe90_0, 0, 4;
    %store/vec4 v0x562e8f6ffbe0_0, 0, 1;
    %jmp T_2.5;
T_2.1 ;
    %load/vec4 v0x562e8f6ff930_0;
    %pad/u 5;
    %load/vec4 v0x562e8f6ffa40_0;
    %pad/u 5;
    %sub;
    %load/vec4 v0x562e8f6ffb10_0;
    %pad/u 5;
    %sub;
    %split/vec4 4;
    %store/vec4 v0x562e8f6ffe90_0, 0, 4;
    %store/vec4 v0x562e8f6ffbe0_0, 0, 1;
    %jmp T_2.5;
T_2.2 ;
    %load/vec4 v0x562e8f6ff930_0;
    %pad/u 8;
    %load/vec4 v0x562e8f6ffa40_0;
    %pad/u 8;
    %mul;
    %split/vec4 4;
    %store/vec4 v0x562e8f6ffe90_0, 0, 4;
    %store/vec4 v0x562e8f6ffc80_0, 0, 4;
    %jmp T_2.5;
T_2.3 ;
    %load/vec4 v0x562e8f6ffa40_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_2.6, 4;
    %load/vec4 v0x562e8f6ff930_0;
    %load/vec4 v0x562e8f6ffa40_0;
    %div;
    %store/vec4 v0x562e8f6ffe90_0, 0, 4;
    %load/vec4 v0x562e8f6ff930_0;
    %load/vec4 v0x562e8f6ffa40_0;
    %mod;
    %store/vec4 v0x562e8f6ffc80_0, 0, 4;
    %jmp T_2.7;
T_2.6 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x562e8f6ffe90_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x562e8f6ffc80_0, 0, 4;
T_2.7 ;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x562e8f7016b0;
T_3 ;
    %wait E_0x562e8f7018e0;
    %load/vec4 v0x562e8f701a30_0;
    %parti/s 1, 3, 3;
    %replicate 4;
    %store/vec4 v0x562e8f701cc0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x562e8f701af0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x562e8f701be0_0, 0, 4;
    %load/vec4 v0x562e8f701a30_0;
    %parti/s 1, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %jmp T_3.2;
T_3.0 ;
    %load/vec4 v0x562e8f701950_0;
    %load/vec4 v0x562e8f701a30_0;
    %parti/s 2, 1, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x562e8f701af0_0, 0, 4;
    %load/vec4 v0x562e8f701950_0;
    %pushi/vec4 4, 0, 32;
    %load/vec4 v0x562e8f701a30_0;
    %parti/s 2, 1, 2;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x562e8f701be0_0, 0, 4;
    %load/vec4 v0x562e8f701af0_0;
    %load/vec4 v0x562e8f701cc0_0;
    %pushi/vec4 15, 0, 4;
    %load/vec4 v0x562e8f701a30_0;
    %parti/s 2, 1, 2;
    %ix/vec4 4;
    %shiftl 4;
    %inv;
    %and;
    %or;
    %store/vec4 v0x562e8f701af0_0, 0, 4;
    %jmp T_3.2;
T_3.1 ;
    %load/vec4 v0x562e8f701950_0;
    %load/vec4 v0x562e8f701a30_0;
    %parti/s 2, 1, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x562e8f701af0_0, 0, 4;
    %load/vec4 v0x562e8f701950_0;
    %pushi/vec4 4, 0, 32;
    %load/vec4 v0x562e8f701a30_0;
    %parti/s 2, 1, 2;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x562e8f701be0_0, 0, 4;
    %load/vec4 v0x562e8f701af0_0;
    %load/vec4 v0x562e8f701cc0_0;
    %pushi/vec4 15, 0, 4;
    %load/vec4 v0x562e8f701a30_0;
    %parti/s 2, 1, 2;
    %ix/vec4 4;
    %shiftl 4;
    %and;
    %or;
    %store/vec4 v0x562e8f701af0_0, 0, 4;
    %jmp T_3.2;
T_3.2 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x562e8f6fedf0;
T_4 ;
    %wait E_0x562e8f672db0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562e8f702fe0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x562e8f703540_0, 0, 4;
    %load/vec4 v0x562e8f7032f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x562e8f703480_0, 0, 4;
    %jmp T_4.13;
T_4.0 ;
    %load/vec4 v0x562e8f702b80_0;
    %store/vec4 v0x562e8f703480_0, 0, 4;
    %jmp T_4.13;
T_4.1 ;
    %load/vec4 v0x562e8f703080_0;
    %store/vec4 v0x562e8f703480_0, 0, 4;
    %jmp T_4.13;
T_4.2 ;
    %load/vec4 v0x562e8f703390_0;
    %store/vec4 v0x562e8f703480_0, 0, 4;
    %jmp T_4.13;
T_4.3 ;
    %load/vec4 v0x562e8f703150_0;
    %store/vec4 v0x562e8f703480_0, 0, 4;
    %jmp T_4.13;
T_4.4 ;
    %load/vec4 v0x562e8f7039c0_0;
    %store/vec4 v0x562e8f703480_0, 0, 4;
    %jmp T_4.13;
T_4.5 ;
    %load/vec4 v0x562e8f7038f0_0;
    %store/vec4 v0x562e8f703480_0, 0, 4;
    %jmp T_4.13;
T_4.6 ;
    %load/vec4 v0x562e8f703220_0;
    %store/vec4 v0x562e8f703480_0, 0, 4;
    %jmp T_4.13;
T_4.7 ;
    %load/vec4 v0x562e8f703710_0;
    %store/vec4 v0x562e8f703480_0, 0, 4;
    %load/vec4 v0x562e8f703620_0;
    %store/vec4 v0x562e8f703540_0, 0, 4;
    %jmp T_4.13;
T_4.8 ;
    %load/vec4 v0x562e8f702e40_0;
    %store/vec4 v0x562e8f703480_0, 0, 4;
    %load/vec4 v0x562e8f702c80_0;
    %store/vec4 v0x562e8f702fe0_0, 0, 1;
    %jmp T_4.13;
T_4.9 ;
    %load/vec4 v0x562e8f702e40_0;
    %store/vec4 v0x562e8f703480_0, 0, 4;
    %load/vec4 v0x562e8f702c80_0;
    %store/vec4 v0x562e8f702fe0_0, 0, 1;
    %jmp T_4.13;
T_4.10 ;
    %load/vec4 v0x562e8f702e40_0;
    %store/vec4 v0x562e8f703480_0, 0, 4;
    %load/vec4 v0x562e8f702d50_0;
    %store/vec4 v0x562e8f703540_0, 0, 4;
    %jmp T_4.13;
T_4.11 ;
    %load/vec4 v0x562e8f702e40_0;
    %store/vec4 v0x562e8f703480_0, 0, 4;
    %load/vec4 v0x562e8f702d50_0;
    %store/vec4 v0x562e8f703540_0, 0, 4;
    %jmp T_4.13;
T_4.13 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x562e8f6dfb50;
T_5 ;
    %vpi_call 4 16 "$dumpfile", "Waveforms/alu_top.vcd" {0 0 0};
    %vpi_call 4 17 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x562e8f6dfb50 {0 0 0};
    %vpi_call 4 18 "$monitor", "Time=%0t | Opcode=%b | A=%b, B=%b | Result=%b, Secondary=%b, CarryOut=%b", $time, v0x562e8f703ea0_0, v0x562e8f703b90_0, v0x562e8f703c70_0, v0x562e8f703f90_0, v0x562e8f704060_0, v0x562e8f703e00_0 {0 0 0};
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x562e8f703b90_0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x562e8f703c70_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562e8f703d30_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x562e8f703ea0_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x562e8f703ea0_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x562e8f703ea0_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x562e8f703ea0_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x562e8f703ea0_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x562e8f703ea0_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x562e8f703ea0_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x562e8f703ea0_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x562e8f703ea0_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562e8f703d30_0, 0, 1;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x562e8f703ea0_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562e8f703d30_0, 0, 1;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x562e8f703ea0_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x562e8f703ea0_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x562e8f703ea0_0, 0, 4;
    %delay 10000, 0;
    %vpi_call 4 37 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x562e8f6ddcf0;
T_6 ;
    %vpi_call 14 9 "$dumpfile", "Waveforms/and_gate.vcd" {0 0 0};
    %vpi_call 14 10 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x562e8f6ddcf0 {0 0 0};
    %vpi_call 14 12 "$monitor", "A = %b, B = %b, Y = %b", v0x562e8f7046b0_0, v0x562e8f7047a0_0, v0x562e8f704870_0 {0 0 0};
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x562e8f7046b0_0, 0, 4;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x562e8f7047a0_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x562e8f7046b0_0, 0, 4;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x562e8f7047a0_0, 0, 4;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %vpi_call 14 16 "$finish" {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x562e8f704970;
T_7 ;
    %wait E_0x562e8f687e30;
    %load/vec4 v0x562e8f704d20_0;
    %parti/s 1, 3, 3;
    %replicate 4;
    %store/vec4 v0x562e8f704fd0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x562e8f704e00_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x562e8f704ef0_0, 0, 4;
    %load/vec4 v0x562e8f704d20_0;
    %parti/s 1, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %jmp T_7.2;
T_7.0 ;
    %load/vec4 v0x562e8f704c20_0;
    %load/vec4 v0x562e8f704d20_0;
    %parti/s 2, 1, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x562e8f704e00_0, 0, 4;
    %load/vec4 v0x562e8f704c20_0;
    %pushi/vec4 4, 0, 32;
    %load/vec4 v0x562e8f704d20_0;
    %parti/s 2, 1, 2;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x562e8f704ef0_0, 0, 4;
    %load/vec4 v0x562e8f704e00_0;
    %load/vec4 v0x562e8f704fd0_0;
    %pushi/vec4 15, 0, 4;
    %load/vec4 v0x562e8f704d20_0;
    %parti/s 2, 1, 2;
    %ix/vec4 4;
    %shiftl 4;
    %inv;
    %and;
    %or;
    %store/vec4 v0x562e8f704e00_0, 0, 4;
    %jmp T_7.2;
T_7.1 ;
    %load/vec4 v0x562e8f704c20_0;
    %load/vec4 v0x562e8f704d20_0;
    %parti/s 2, 1, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x562e8f704e00_0, 0, 4;
    %load/vec4 v0x562e8f704c20_0;
    %pushi/vec4 4, 0, 32;
    %load/vec4 v0x562e8f704d20_0;
    %parti/s 2, 1, 2;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x562e8f704ef0_0, 0, 4;
    %load/vec4 v0x562e8f704e00_0;
    %load/vec4 v0x562e8f704fd0_0;
    %pushi/vec4 15, 0, 4;
    %load/vec4 v0x562e8f704d20_0;
    %parti/s 2, 1, 2;
    %ix/vec4 4;
    %shiftl 4;
    %and;
    %or;
    %store/vec4 v0x562e8f704e00_0, 0, 4;
    %jmp T_7.2;
T_7.2 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x562e8f6bab30;
T_8 ;
    %vpi_call 15 9 "$dumpfile", "Waveforms/arithmetic_shifter.vcd" {0 0 0};
    %vpi_call 15 10 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x562e8f6bab30 {0 0 0};
    %vpi_call 15 12 "$monitor", "A = %b, B = %b, X(Shifted) = %b, Y(Overflow) = %b", v0x562e8f705180_0, v0x562e8f705260_0, v0x562e8f705330_0, v0x562e8f705430_0 {0 0 0};
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x562e8f705180_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x562e8f705260_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x562e8f705260_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x562e8f705260_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x562e8f705260_0, 0, 4;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %vpi_call 15 28 "$finish" {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x562e8f6bacc0;
T_9 ;
    %vpi_call 16 9 "$dumpfile", "Waveforms/nand_gate.vcd" {0 0 0};
    %vpi_call 16 10 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x562e8f6bacc0 {0 0 0};
    %vpi_call 16 12 "$monitor", "A = %b, B = %b, Y = %b", v0x562e8f705b60_0, v0x562e8f705c50_0, v0x562e8f705d20_0 {0 0 0};
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x562e8f705b60_0, 0, 4;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x562e8f705c50_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x562e8f705b60_0, 0, 4;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x562e8f705c50_0, 0, 4;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %vpi_call 16 16 "$finish" {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x562e8f6bae50;
T_10 ;
    %vpi_call 17 9 "$dumpfile", "Waveforms/nor_gate.vcd" {0 0 0};
    %vpi_call 17 10 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x562e8f6bae50 {0 0 0};
    %vpi_call 17 12 "$monitor", "A = %b, B = %b, Y = %b", v0x562e8f706480_0, v0x562e8f706570_0, v0x562e8f706640_0 {0 0 0};
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x562e8f706480_0, 0, 4;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x562e8f706570_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x562e8f706480_0, 0, 4;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x562e8f706570_0, 0, 4;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %vpi_call 17 16 "$finish" {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x562e8f690420;
T_11 ;
    %vpi_call 18 9 "$dumpfile", "Waveforms/not_gate.vcd" {0 0 0};
    %vpi_call 18 10 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x562e8f690420 {0 0 0};
    %vpi_call 18 12 "$monitor", "A = %b, Y = %b", v0x562e8f706ba0_0, v0x562e8f706c90_0 {0 0 0};
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x562e8f706ba0_0, 0, 4;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %end;
    .thread T_11;
    .scope S_0x562e8f6905b0;
T_12 ;
    %vpi_call 19 9 "$dumpfile", "Waveforms/or_gate.vcd" {0 0 0};
    %vpi_call 19 10 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x562e8f6905b0 {0 0 0};
    %vpi_call 19 12 "$monitor", "A = %b, B = %b, Y = %b", v0x562e8f707300_0, v0x562e8f7073f0_0, v0x562e8f7074c0_0 {0 0 0};
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x562e8f707300_0, 0, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x562e8f7073f0_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x562e8f707300_0, 0, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x562e8f7073f0_0, 0, 4;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %vpi_call 19 16 "$finish" {0 0 0};
    %end;
    .thread T_12;
    .scope S_0x562e8f690740;
T_13 ;
    %vpi_call 20 9 "$dumpfile", "Waveforms/xnor_gate.vcd" {0 0 0};
    %vpi_call 20 10 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x562e8f690740 {0 0 0};
    %vpi_call 20 12 "$monitor", "A = %b, B = %b, Y = %b", v0x562e8f707c20_0, v0x562e8f707d10_0, v0x562e8f707de0_0 {0 0 0};
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x562e8f707c20_0, 0, 4;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x562e8f707d10_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x562e8f707c20_0, 0, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x562e8f707d10_0, 0, 4;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %vpi_call 20 16 "$finish" {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x562e8f68b9f0;
T_14 ;
    %vpi_call 21 9 "$dumpfile", "Waveforms/xor_gate.vcd" {0 0 0};
    %vpi_call 21 10 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x562e8f68b9f0 {0 0 0};
    %vpi_call 21 12 "$monitor", "A = %b, B = %b, Y = %b", v0x562e8f708460_0, v0x562e8f708550_0, v0x562e8f708620_0 {0 0 0};
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x562e8f708460_0, 0, 4;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x562e8f708550_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x562e8f708460_0, 0, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x562e8f708550_0, 0, 4;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %vpi_call 21 16 "$finish" {0 0 0};
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 22;
    "N/A";
    "<interactive>";
    "Verilog/testbenches/test_alu_arithmetic.v";
    "Verilog/arithmetic/alu_arithmetic.v";
    "Verilog/testbenches/test_alu_top.v";
    "Verilog/alu_top.v";
    "Verilog/gates/and_gate.v";
    "Verilog/gates/nand_gate.v";
    "Verilog/gates/nor_gate.v";
    "Verilog/gates/not_gate.v";
    "Verilog/gates/or_gate.v";
    "Verilog/arithmetic/arithmetic_shifter.v";
    "Verilog/gates/xnor_gate.v";
    "Verilog/gates/xor_gate.v";
    "Verilog/testbenches/test_and.v";
    "Verilog/testbenches/test_arithmetic_shifter.v";
    "Verilog/testbenches/test_nand.v";
    "Verilog/testbenches/test_nor.v";
    "Verilog/testbenches/test_not.v";
    "Verilog/testbenches/test_or.v";
    "Verilog/testbenches/test_xnor.v";
    "Verilog/testbenches/test_xor.v";
