<?xml version="1.0" encoding="ISO-8859-1"?>
<source>

        <component>Asynchronous FIFO for Local bus</component>

<authors>
   <author login="xstour03">Jan Stourac</author>
</authors>

<features>
   <item>Uses 2 Virtex5 built-in FIFOs block</item>
   <item>First one 36b width and second one 18b width</item>
</features>

<description>

   This component is Asynchronous FIFO with two LocalBus interfaces.
   One interface is receiving (RX) and second is transmitting (TX) data.
   It is wrapper for two 36Kb Xilinx FIFOs using BlockRAMs.

</description>

<interface>
<port_map>
   <divider>Common Interface</divider>
   <port name="RX_CLK"        dir="in"  width="1">
      Clock signal for RX interface
   </port>
   <port name="RX_RESET"      dir="in"  width="1">
      Reset signal for RX interface
   </port>
   <port name="TX_CLK"        dir="in"  width="1">
      Clock signal for TX interface
   </port>
   <port name="TX_RESET"      dir="in"  width="1">
      Reset signal for TX interface
   </port>

   <divider>LocalBus interfaces</divider>
   <port name="RX"       dir="inout" width="">
      Recieve interface (write to FIFO)
   </port>
      
   <port name="TX"       dir="inout" width="">
      Transmit interface (read from FIFO)
   </port>
  
</port_map>
</interface>

<body>

    <h1>Specification</h1>
    <p>
    Entity name is LB_ASYNC.
    </p>
    

<h1>Frequency and Resources usage</h1>

  <p> 
   Component uses two 36Kb BlockRAMs, 4 invertors and two multiplexors.
  </p> 


</body>

</source>
