 
****************************************
Report : timing
        -path full
        -delay max
        -derate
        -input_pins
        -nets
        -slack_lesser_than 0.0000
        -max_paths 10000
        -transition_time
        -crosstalk_delta
        -capacitance
Design : fifo1_sram
Version: Q-2019.12-SP3
Date   : Tue Apr 11 00:30:40 2023
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: ss0p75v125c   Library: saed32hvt_ss0p75v125c
Wire Load Model Mode: Inactive.

  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wfull_reg
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  input external delay                                                                                     0.0000     0.1000 f
  winc (in)                                                                 0.0257                         0.0257     0.1257 f
  winc (net)                                    1     2574.0859                                            0.0000     0.1257 f
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.0257    0.0000               0.0000 *   0.1257 f
  io_b_winc/DOUT (I1025_NS)                                                 0.2111                         0.3639     0.4896 f
  io_b_winc_net (net)                          18      76.6451                                             0.0000     0.4896 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     0.4896 f
  wptr_full/winc (net)                                 76.6451                                             0.0000     0.4896 f
  wptr_full/U53/A4 (AND4X1_LVT)                                   0.0000    0.2111    0.0000               0.0186 *   0.5082 f
  wptr_full/U53/Y (AND4X1_LVT)                                              0.0662                         0.2117     0.7200 f
  wptr_full/n70 (net)                           1       0.6632                                             0.0000     0.7200 f
  wptr_full/U7/A1 (AND2X1_LVT)                                    0.0000    0.0662    0.0000               0.0000 *   0.7200 f
  wptr_full/U7/Y (AND2X1_LVT)                                               0.0378                         0.0845     0.8045 f
  wptr_full/n37 (net)                           3       1.6816                                             0.0000     0.8045 f
  wptr_full/U28/A4 (OAI22X2_LVT)                                  0.0000    0.0378    0.0000               0.0000 *   0.8045 f
  wptr_full/U28/Y (OAI22X2_LVT)                                             0.0507                         0.1183     0.9228 r
  wptr_full/n262 (net)                          1       5.4322                                             0.0000     0.9228 r
  wptr_full/U8/A (INVX8_LVT)                                      0.0000    0.0507    0.0000               0.0000 *   0.9228 r
  wptr_full/U8/Y (INVX8_LVT)                                                0.0386                         0.0295     0.9523 f
  wptr_full/n105 (net)                          2      16.3503                                             0.0000     0.9523 f
  wptr_full/U140/S0 (MUX21X2_LVT)                                 0.0000    0.0386    0.0000               0.0022 *   0.9546 f
  wptr_full/U140/Y (MUX21X2_LVT)                                            0.0539                         0.1131     1.0677 f
  wptr_full/n267 (net)                          1       1.6879                                             0.0000     1.0677 f
  wptr_full/U139/A1 (XNOR2X2_LVT)                                 0.0000    0.0539    0.0000               0.0000 *   1.0677 f
  wptr_full/U139/Y (XNOR2X2_LVT)                                            0.0702                         0.1363     1.2040 r
  wptr_full/n274 (net)                          1       5.7980                                             0.0000     1.2040 r
  wptr_full/U137/A1 (AND2X1_LVT)                                  0.0000    0.0702    0.0000               0.0003 *   1.2043 r
  wptr_full/U137/Y (AND2X1_LVT)                                             0.0315                         0.0587     1.2630 r
  wptr_full/n266 (net)                          1       0.6410                                             0.0000     1.2630 r
  wptr_full/U52/A3 (NAND4X0_LVT)                                  0.0000    0.0315    0.0000               0.0000 *   1.2630 r
  wptr_full/U52/Y (NAND4X0_LVT)                                             0.0712                         0.0632     1.3262 f
  wptr_full/n288 (net)                          1       0.8087                                             0.0000     1.3262 f
  wptr_full/U155/A (INVX1_LVT)                                    0.0000    0.0712    0.0000               0.0000 *   1.3262 f
  wptr_full/U155/Y (INVX1_LVT)                                              0.0517                         0.0575     1.3838 r
  wptr_full/wfull_val (net)                     1       1.9729                                             0.0000     1.3838 r
  wptr_full/wfull_reg/D (SDFFARX1_LVT)                            0.0000    0.0517    0.0000               0.0000 *   1.3838 r
  data arrival time                                                                                                   1.3838

  clock wclk (rise edge)                                                                                   1.1800     1.1800
  clock network delay (ideal)                                                                              0.1000     1.2800
  clock uncertainty                                                                                       -0.0700     1.2100
  wptr_full/wfull_reg/CLK (SDFFARX1_LVT)                                                                   0.0000     1.2100 r
  library setup time                                                                                      -0.1664     1.0436
  data required time                                                                                                  1.0436
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0436
  data arrival time                                                                                                  -1.3838
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.3402


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rempty_reg
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  input external delay                                                                                     0.0000     0.1000 f
  rinc (in)                                                                 0.0257                         0.0257     0.1257 f
  rinc (net)                                    1     2574.0859                                            0.0000     0.1257 f
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.0257    0.0000               0.0000 *   0.1257 f
  io_b_rinc/DOUT (I1025_NS)                                                 0.2013                         0.3558     0.4815 f
  io_b_rinc_net (net)                          13      63.0560                                             0.0000     0.4815 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     0.4815 f
  rptr_empty/rinc (net)                                63.0560                                             0.0000     0.4815 f
  rptr_empty/U98/A1 (AND4X1_LVT)                                  0.0000    0.2013    0.0000               0.0099 *   0.4914 f
  rptr_empty/U98/Y (AND4X1_LVT)                                             0.0745                         0.2001     0.6915 f
  rptr_empty/n20 (net)                          2       2.8394                                             0.0000     0.6915 f
  rptr_empty/U10/A2 (OA21X1_LVT)                                  0.0000    0.0745    0.0000               0.0000 *   0.6915 f
  rptr_empty/U10/Y (OA21X1_LVT)                                             0.0439                         0.1000     0.7915 f
  rptr_empty/n208 (net)                         1       1.4711                                             0.0000     0.7915 f
  rptr_empty/U151/A (NBUFFX8_LVT)                                 0.0000    0.0439    0.0000               0.0000 *   0.7915 f
  rptr_empty/U151/Y (NBUFFX8_LVT)                                           0.0479                         0.0875     0.8790 f
  rptr_empty/n104 (net)                         4      20.5706                                             0.0000     0.8790 f
  rptr_empty/U8/S0 (MUX21X1_LVT)                                  0.0000    0.0479    0.0000               0.0019 *   0.8809 f
  rptr_empty/U8/Y (MUX21X1_LVT)                                             0.0661                         0.1231     1.0040 f
  rptr_empty/n195 (net)                         1       1.3077                                             0.0000     1.0040 f
  rptr_empty/U164/A1 (XOR2X2_LVT)                                 0.0000    0.0661    0.0000               0.0000 *   1.0040 f
  rptr_empty/U164/Y (XOR2X2_LVT)                                            0.0637                         0.1449     1.1489 r
  rptr_empty/n207 (net)                         1       5.4877                                             0.0000     1.1489 r
  rptr_empty/U137/A (INVX8_LVT)                                   0.0000    0.0637    0.0000               0.0000 *   1.1490 r
  rptr_empty/U137/Y (INVX8_LVT)                                             0.0460                         0.0335     1.1824 f
  rptr_empty/n55 (net)                          1      18.5294                                             0.0000     1.1824 f
  rptr_empty/U113/A1 (AND2X1_LVT)                                 0.0000    0.0460    0.0000               0.0030 *   1.1855 f
  rptr_empty/U113/Y (AND2X1_LVT)                                            0.0304                         0.0661     1.2516 f
  rptr_empty/n159 (net)                         1       0.6841                                             0.0000     1.2516 f
  rptr_empty/U14/A1 (NAND4X0_LVT)                                 0.0000    0.0304    0.0000               0.0000 *   1.2516 f
  rptr_empty/U14/Y (NAND4X0_LVT)                                            0.0667                         0.0470     1.2986 r
  rptr_empty/n127 (net)                         1       0.6398                                             0.0000     1.2986 r
  rptr_empty/U12/A2 (NOR3X0_LVT)                                  0.0000    0.0667    0.0000               0.0000 *   1.2986 r
  rptr_empty/U12/Y (NOR3X0_LVT)                                             0.0286                         0.1069     1.4055 f
  rptr_empty/rempty_val (net)                   1       0.8602                                             0.0000     1.4055 f
  rptr_empty/rempty_reg/D (SDFFASX1_LVT)                          0.0000    0.0286    0.0000               0.0000 *   1.4055 f
  data arrival time                                                                                                   1.4055

  clock rclk (rise edge)                                                                                   1.2200     1.2200
  clock network delay (ideal)                                                                              0.1000     1.3200
  clock uncertainty                                                                                       -0.0700     1.2500
  rptr_empty/rempty_reg/CLK (SDFFASX1_LVT)                                                                 0.0000     1.2500 r
  library setup time                                                                                      -0.1705     1.0795
  data required time                                                                                                  1.0795
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0795
  data arrival time                                                                                                  -1.4055
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.3260


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_1_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  input external delay                                                                                     0.0000     0.1000 r
  rinc (in)                                                                 0.0251                         0.0251     0.1251 r
  rinc (net)                                    1     2505.9116                                            0.0000     0.1251 r
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.0251    0.0000               0.0000 *   0.1251 r
  io_b_rinc/DOUT (I1025_NS)                                                 0.2213                         0.4378     0.5629 r
  io_b_rinc_net (net)                          13      63.3600                                             0.0000     0.5629 r
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     0.5629 r
  rptr_empty/rinc (net)                                63.3600                                             0.0000     0.5629 r
  rptr_empty/U29/A2 (AND2X2_LVT)                                  0.0000    0.2213    0.0000               0.0105 *   0.5733 r
  rptr_empty/U29/Y (AND2X2_LVT)                                             0.0710                         0.1065     0.6798 r
  rptr_empty/n38 (net)                          2       5.4247                                             0.0000     0.6798 r
  rptr_empty/U110/A2 (OA21X2_LVT)                                 0.0000    0.0710    0.0000               0.0000 *   0.6798 r
  rptr_empty/U110/Y (OA21X2_LVT)                                            0.0928                         0.1318     0.8116 r
  rptr_empty/n42 (net)                          2       9.9075                                             0.0000     0.8116 r
  rptr_empty/U134/A (NBUFFX8_LVT)                                 0.0000    0.0928    0.0000               0.0004 *   0.8120 r
  rptr_empty/U134/Y (NBUFFX8_LVT)                                           0.0507                         0.0926     0.9046 r
  rptr_empty/n224 (net)                         2      14.1809                                             0.0000     0.9046 r
  rptr_empty/U146/A (NBUFFX4_LVT)                                 0.0000    0.0507    0.0000               0.0000 *   0.9046 r
  rptr_empty/U146/Y (NBUFFX4_LVT)                                           0.0994                         0.1173     1.0219 r
  rptr_empty/n186 (net)                         2      22.7781                                             0.0000     1.0219 r
  rptr_empty/U90/S0 (MUX21X2_LVT)                                 0.0000    0.0994    0.0000               0.0027 *   1.0246 r
  rptr_empty/U90/Y (MUX21X2_LVT)                                            0.0824                         0.1767     1.2014 f
  rptr_empty/n112 (net)                         1       7.9374                                             0.0000     1.2014 f
  rptr_empty/rptr_reg_1_/D (SDFFARX1_LVT)                         0.0000    0.0824    0.0000               0.0006 *   1.2020 f
  data arrival time                                                                                                   1.2020

  clock rclk (rise edge)                                                                                   1.2200     1.2200
  clock network delay (ideal)                                                                              0.1000     1.3200
  clock uncertainty                                                                                       -0.0700     1.2500
  rptr_empty/rptr_reg_1_/CLK (SDFFARX1_LVT)                                                                0.0000     1.2500 r
  library setup time                                                                                      -0.1907     1.0593
  data required time                                                                                                  1.0593
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0593
  data arrival time                                                                                                  -1.2020
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1427


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_5_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  input external delay                                                                                     0.0000     0.1000 f
  rinc (in)                                                                 0.0257                         0.0257     0.1257 f
  rinc (net)                                    1     2574.0859                                            0.0000     0.1257 f
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.0257    0.0000               0.0000 *   0.1257 f
  io_b_rinc/DOUT (I1025_NS)                                                 0.2013                         0.3558     0.4815 f
  io_b_rinc_net (net)                          13      63.0560                                             0.0000     0.4815 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     0.4815 f
  rptr_empty/rinc (net)                                63.0560                                             0.0000     0.4815 f
  rptr_empty/U91/A3 (AND4X1_LVT)                                  0.0000    0.2013    0.0000               0.0088 *   0.4903 f
  rptr_empty/U91/Y (AND4X1_LVT)                                             0.0781                         0.2219     0.7123 f
  rptr_empty/n185 (net)                         1       2.7472                                             0.0000     0.7123 f
  rptr_empty/U103/A (INVX4_LVT)                                   0.0000    0.0781    0.0000               0.0000 *   0.7123 f
  rptr_empty/U103/Y (INVX4_LVT)                                             0.0534                         0.0566     0.7688 r
  rptr_empty/n35 (net)                          5       8.1800                                             0.0000     0.7688 r
  rptr_empty/U162/A1 (XOR2X2_LVT)                                 0.0000    0.0534    0.0000               0.0003 *   0.7691 r
  rptr_empty/U162/Y (XOR2X2_LVT)                                            0.0667                         0.1405     0.9096 f
  rptr_empty/n204 (net)                         2       6.1808                                             0.0000     0.9096 f
  rptr_empty/U143/A1 (MUX21X2_LVT)                                0.0000    0.0667    0.0000               0.0002 *   0.9099 f
  rptr_empty/U143/Y (MUX21X2_LVT)                                           0.1003                         0.1662     1.0760 f
  rptr_empty/n115 (net)                         2      12.3416                                             0.0000     1.0760 f
  rptr_empty/U21/A (NBUFFX2_LVT)                                  0.0000    0.1003    0.0000               0.0011 *   1.0771 f
  rptr_empty/U21/Y (NBUFFX2_LVT)                                            0.0658                         0.1126     1.1897 f
  rptr_empty/n223 (net)                         1       9.6702                                             0.0000     1.1897 f
  rptr_empty/rptr_reg_5_/D (SDFFARX2_LVT)                         0.0000    0.0658    0.0000               0.0008 *   1.1906 f
  data arrival time                                                                                                   1.1906

  clock rclk (rise edge)                                                                                   1.2200     1.2200
  clock network delay (ideal)                                                                              0.1000     1.3200
  clock uncertainty                                                                                       -0.0700     1.2500
  rptr_empty/rptr_reg_5_/CLK (SDFFARX2_LVT)                                                                0.0000     1.2500 r
  library setup time                                                                                      -0.1923     1.0577
  data required time                                                                                                  1.0577
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0577
  data arrival time                                                                                                  -1.1906
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1329


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_2_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  input external delay                                                                                     0.0000     0.1000 f
  winc (in)                                                                 0.0257                         0.0257     0.1257 f
  winc (net)                                    1     2574.0859                                            0.0000     0.1257 f
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.0257    0.0000               0.0000 *   0.1257 f
  io_b_winc/DOUT (I1025_NS)                                                 0.2111                         0.3639     0.4896 f
  io_b_winc_net (net)                          18      76.6451                                             0.0000     0.4896 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     0.4896 f
  wptr_full/winc (net)                                 76.6451                                             0.0000     0.4896 f
  wptr_full/U111/A1 (NAND3X2_LVT)                                 0.0000    0.2111    0.0000               0.0200 *   0.5097 f
  wptr_full/U111/Y (NAND3X2_LVT)                                            0.0428                         0.2051     0.7148 r
  wptr_full/n34 (net)                           3       2.7523                                             0.0000     0.7148 r
  wptr_full/U110/A1 (AO21X1_LVT)                                  0.0000    0.0428    0.0000               0.0000 *   0.7148 r
  wptr_full/U110/Y (AO21X1_LVT)                                             0.0603                         0.1016     0.8164 r
  wptr_full/n243 (net)                          1       2.8156                                             0.0000     0.8164 r
  wptr_full/U113/A (INVX4_LVT)                                    0.0000    0.0603    0.0000               0.0000 *   0.8164 r
  wptr_full/U113/Y (INVX4_LVT)                                              0.0421                         0.0301     0.8465 f
  wptr_full/n50 (net)                           2       7.6465                                             0.0000     0.8465 f
  wptr_full/U59/S0 (MUX21X2_LVT)                                  0.0000    0.0421    0.0000               0.0003 *   0.8468 f
  wptr_full/U59/Y (MUX21X2_LVT)                                             0.1056                         0.1706     1.0174 f
  wptr_full/n121 (net)                          2      13.8426                                             0.0000     1.0174 f
  wptr_full/U26/A (NBUFFX2_LVT)                                   0.0000    0.1056    0.0000               0.0000 *   1.0174 f
  wptr_full/U26/Y (NBUFFX2_LVT)                                             0.0786                         0.1242     1.1416 f
  wptr_full/n269 (net)                          1      12.8550                                             0.0000     1.1416 f
  wptr_full/wptr_reg_2_/D (SDFFARX2_LVT)                          0.0000    0.0786    0.0000               0.0015 *   1.1431 f
  data arrival time                                                                                                   1.1431

  clock wclk (rise edge)                                                                                   1.1800     1.1800
  clock network delay (ideal)                                                                              0.1000     1.2800
  clock uncertainty                                                                                       -0.0700     1.2100
  wptr_full/wptr_reg_2_/CLK (SDFFARX2_LVT)                                                                 0.0000     1.2100 r
  library setup time                                                                                      -0.1975     1.0125
  data required time                                                                                                  1.0125
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0125
  data arrival time                                                                                                  -1.1431
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1305


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_9_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  input external delay                                                                                     0.0000     0.1000 f
  winc (in)                                                                 0.0257                         0.0257     0.1257 f
  winc (net)                                    1     2574.0859                                            0.0000     0.1257 f
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.0257    0.0000               0.0000 *   0.1257 f
  io_b_winc/DOUT (I1025_NS)                                                 0.2111                         0.3639     0.4896 f
  io_b_winc_net (net)                          18      76.6451                                             0.0000     0.4896 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     0.4896 f
  wptr_full/winc (net)                                 76.6451                                             0.0000     0.4896 f
  wptr_full/U120/A3 (AND3X1_LVT)                                  0.0000    0.2111    0.0000               0.0180 *   0.5076 f
  wptr_full/U120/Y (AND3X1_LVT)                                             0.0741                         0.1951     0.7027 f
  wptr_full/n280 (net)                          1       3.0285                                             0.0000     0.7027 f
  wptr_full/U148/A (INVX4_LVT)                                    0.0000    0.0741    0.0000               0.0000 *   0.7028 f
  wptr_full/U148/Y (INVX4_LVT)                                              0.0601                         0.0641     0.7668 r
  wptr_full/n44 (net)                           2      12.2136                                             0.0000     0.7668 r
  wptr_full/U150/A1 (XOR2X2_LVT)                                  0.0000    0.0601    0.0000               0.0012 *   0.7681 r
  wptr_full/U150/Y (XOR2X2_LVT)                                             0.0665                         0.1413     0.9093 f
  wptr_full/n107 (net)                          2       6.1355                                             0.0000     0.9093 f
  wptr_full/U25/A (NBUFFX2_LVT)                                   0.0000    0.0665    0.0000               0.0000 *   0.9093 f
  wptr_full/U25/Y (NBUFFX2_LVT)                                             0.0460                         0.0868     0.9961 f
  wptr_full/n273 (net)                          2       5.8512                                             0.0000     0.9961 f
  wptr_full/U72/S0 (MUX21X2_LVT)                                  0.0000    0.0460    0.0000               0.0003 *   0.9964 f
  wptr_full/U72/Y (MUX21X2_LVT)                                             0.0870                         0.1463     1.1428 f
  wptr_full/n122 (net)                          1       7.1586                                             0.0000     1.1428 f
  wptr_full/wptr_reg_9_/D (SDFFARX1_LVT)                          0.0000    0.0870    0.0000               0.0005 *   1.1432 f
  data arrival time                                                                                                   1.1432

  clock wclk (rise edge)                                                                                   1.1800     1.1800
  clock network delay (ideal)                                                                              0.1000     1.2800
  clock uncertainty                                                                                       -0.0700     1.2100
  wptr_full/wptr_reg_9_/CLK (SDFFARX1_LVT)                                                                 0.0000     1.2100 r
  library setup time                                                                                      -0.1924     1.0176
  data required time                                                                                                  1.0176
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0176
  data arrival time                                                                                                  -1.1432
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1257


  Startpoint: wdata_in[0]
              (input port clocked by wclk2x)
  Endpoint: wdata_reg_0_
            (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: INPUTS
  Path Type: max

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                  0.0000     0.0000
  clock network delay (ideal)                                                               0.1000     0.1000
  input external delay                                                                      0.0000     0.1000 r
  wdata_in[0] (in)                                           0.0251                         0.0251     0.1251 r
  wdata_in[0] (net)              1     2505.9116                                            0.0000     0.1251 r
  io_r_wdata_in_0_/PADIO (I1025_NS)                0.0000    0.0251    0.0000               0.0000 *   0.1251 r
  io_r_wdata_in_0_/DOUT (I1025_NS)                           0.1815                         0.4003     0.5254 r
  io_r_wdata_in_0__net (net)     1       3.8532                                             0.0000     0.5254 r
  wdata_reg_0_/D (SDFFARX2_LVT)                    0.0000    0.1815    0.0000               0.0001 *   0.5255 r
  data arrival time                                                                                    0.5255

  clock wclk2x (rise edge)                                                                  0.5900     0.5900
  clock network delay (ideal)                                                               0.1000     0.6900
  clock uncertainty                                                                        -0.0700     0.6200
  wdata_reg_0_/CLK (SDFFARX2_LVT)                                                           0.0000     0.6200 r
  library setup time                                                                       -0.2171     0.4029
  data required time                                                                                   0.4029
  --------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.4029
  data arrival time                                                                                   -0.5255
  --------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                    -0.1227


  Startpoint: wdata_in[7]
              (input port clocked by wclk2x)
  Endpoint: wdata_reg_7_
            (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: INPUTS
  Path Type: max

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                  0.0000     0.0000
  clock network delay (ideal)                                                               0.1000     0.1000
  input external delay                                                                      0.0000     0.1000 r
  wdata_in[7] (in)                                           0.0251                         0.0251     0.1251 r
  wdata_in[7] (net)              1     2505.9116                                            0.0000     0.1251 r
  io_r_wdata_in_7_/PADIO (I1025_NS)                0.0000    0.0251    0.0000               0.0000 *   0.1251 r
  io_r_wdata_in_7_/DOUT (I1025_NS)                           0.1815                         0.4003     0.5254 r
  io_r_wdata_in_7__net (net)     1       3.8442                                             0.0000     0.5254 r
  U13/A (INVX2_LVT)                                0.0000    0.1815    0.0000               0.0001 *   0.5255 r
  U13/Y (INVX2_LVT)                                          0.0786                         0.0210     0.5465 f
  n10 (net)                      1       2.9188                                             0.0000     0.5465 f
  wdata_reg_7_/D (SDFFASX1_LVT)                    0.0000    0.0786    0.0000               0.0001 *   0.5466 f
  data arrival time                                                                                    0.5466

  clock wclk2x (rise edge)                                                                  0.5900     0.5900
  clock network delay (ideal)                                                               0.1000     0.6900
  clock uncertainty                                                                        -0.0700     0.6200
  wdata_reg_7_/CLK (SDFFASX1_LVT)                                                           0.0000     0.6200 r
  library setup time                                                                       -0.1895     0.4305
  data required time                                                                                   0.4305
  --------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.4305
  data arrival time                                                                                   -0.5466
  --------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                    -0.1160


  Startpoint: wdata_in[5]
              (input port clocked by wclk2x)
  Endpoint: wdata_reg_5_
            (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: INPUTS
  Path Type: max

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                  0.0000     0.0000
  clock network delay (ideal)                                                               0.1000     0.1000
  input external delay                                                                      0.0000     0.1000 r
  wdata_in[5] (in)                                           0.0251                         0.0251     0.1251 r
  wdata_in[5] (net)              1     2505.9116                                            0.0000     0.1251 r
  io_r_wdata_in_5_/PADIO (I1025_NS)                0.0000    0.0251    0.0000               0.0000 *   0.1251 r
  io_r_wdata_in_5_/DOUT (I1025_NS)                           0.1818                         0.4006     0.5257 r
  io_r_wdata_in_5__net (net)     1       4.3035                                             0.0000     0.5257 r
  wdata_reg_5_/D (SDFFARX1_LVT)                    0.0000    0.1818    0.0000               0.0002 *   0.5259 r
  data arrival time                                                                                    0.5259

  clock wclk2x (rise edge)                                                                  0.5900     0.5900
  clock network delay (ideal)                                                               0.1000     0.6900
  clock uncertainty                                                                        -0.0700     0.6200
  wdata_reg_5_/CLK (SDFFARX1_LVT)                                                           0.0000     0.6200 r
  library setup time                                                                       -0.2057     0.4143
  data required time                                                                                   0.4143
  --------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.4143
  data arrival time                                                                                   -0.5259
  --------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                    -0.1115


  Startpoint: wdata_in[4]
              (input port clocked by wclk2x)
  Endpoint: wdata_reg_4_
            (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: INPUTS
  Path Type: max

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                  0.0000     0.0000
  clock network delay (ideal)                                                               0.1000     0.1000
  input external delay                                                                      0.0000     0.1000 r
  wdata_in[4] (in)                                           0.0251                         0.0251     0.1251 r
  wdata_in[4] (net)              1     2505.9116                                            0.0000     0.1251 r
  io_r_wdata_in_4_/PADIO (I1025_NS)                0.0000    0.0251    0.0000               0.0000 *   0.1251 r
  io_r_wdata_in_4_/DOUT (I1025_NS)                           0.1812                         0.4000     0.5251 r
  io_r_wdata_in_4__net (net)     1       3.3839                                             0.0000     0.5251 r
  wdata_reg_4_/D (SDFFARX1_LVT)                    0.0000    0.1812    0.0000               0.0001 *   0.5252 r
  data arrival time                                                                                    0.5252

  clock wclk2x (rise edge)                                                                  0.5900     0.5900
  clock network delay (ideal)                                                               0.1000     0.6900
  clock uncertainty                                                                        -0.0700     0.6200
  wdata_reg_4_/CLK (SDFFARX1_LVT)                                                           0.0000     0.6200 r
  library setup time                                                                       -0.2055     0.4145
  data required time                                                                                   0.4145
  --------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.4145
  data arrival time                                                                                   -0.5252
  --------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                    -0.1106


  Startpoint: wdata_in[1]
              (input port clocked by wclk2x)
  Endpoint: wdata_reg_1_
            (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: INPUTS
  Path Type: max

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                  0.0000     0.0000
  clock network delay (ideal)                                                               0.1000     0.1000
  input external delay                                                                      0.0000     0.1000 r
  wdata_in[1] (in)                                           0.0251                         0.0251     0.1251 r
  wdata_in[1] (net)              1     2505.9116                                            0.0000     0.1251 r
  io_r_wdata_in_1_/PADIO (I1025_NS)                0.0000    0.0251    0.0000               0.0000 *   0.1251 r
  io_r_wdata_in_1_/DOUT (I1025_NS)                           0.1811                         0.3999     0.5249 r
  io_r_wdata_in_1__net (net)     1       3.2160                                             0.0000     0.5249 r
  wdata_reg_1_/D (SDFFARX1_LVT)                    0.0000    0.1811    0.0000               0.0001 *   0.5250 r
  data arrival time                                                                                    0.5250

  clock wclk2x (rise edge)                                                                  0.5900     0.5900
  clock network delay (ideal)                                                               0.1000     0.6900
  clock uncertainty                                                                        -0.0700     0.6200
  wdata_reg_1_/CLK (SDFFARX1_LVT)                                                           0.0000     0.6200 r
  library setup time                                                                       -0.2054     0.4146
  data required time                                                                                   0.4146
  --------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.4146
  data arrival time                                                                                   -0.5250
  --------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                    -0.1105


  Startpoint: wdata_in[3]
              (input port clocked by wclk2x)
  Endpoint: wdata_reg_3_
            (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: INPUTS
  Path Type: max

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                  0.0000     0.0000
  clock network delay (ideal)                                                               0.1000     0.1000
  input external delay                                                                      0.0000     0.1000 r
  wdata_in[3] (in)                                           0.0251                         0.0251     0.1251 r
  wdata_in[3] (net)              1     2505.9116                                            0.0000     0.1251 r
  io_r_wdata_in_3_/PADIO (I1025_NS)                0.0000    0.0251    0.0000               0.0000 *   0.1251 r
  io_r_wdata_in_3_/DOUT (I1025_NS)                           0.1807                         0.3995     0.5245 r
  io_r_wdata_in_3__net (net)     1       2.6162                                             0.0000     0.5245 r
  wdata_reg_3_/D (SDFFARX1_LVT)                    0.0000    0.1807    0.0000               0.0001 *   0.5246 r
  data arrival time                                                                                    0.5246

  clock wclk2x (rise edge)                                                                  0.5900     0.5900
  clock network delay (ideal)                                                               0.1000     0.6900
  clock uncertainty                                                                        -0.0700     0.6200
  wdata_reg_3_/CLK (SDFFARX1_LVT)                                                           0.0000     0.6200 r
  library setup time                                                                       -0.2053     0.4147
  data required time                                                                                   0.4147
  --------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.4147
  data arrival time                                                                                   -0.5246
  --------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                    -0.1099


  Startpoint: wdata_in[2]
              (input port clocked by wclk2x)
  Endpoint: wdata_reg_2_
            (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: INPUTS
  Path Type: max

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                  0.0000     0.0000
  clock network delay (ideal)                                                               0.1000     0.1000
  input external delay                                                                      0.0000     0.1000 r
  wdata_in[2] (in)                                           0.0251                         0.0251     0.1251 r
  wdata_in[2] (net)              1     2505.9116                                            0.0000     0.1251 r
  io_r_wdata_in_2_/PADIO (I1025_NS)                0.0000    0.0251    0.0000               0.0000 *   0.1251 r
  io_r_wdata_in_2_/DOUT (I1025_NS)                           0.1805                         0.3993     0.5244 r
  io_r_wdata_in_2__net (net)     1       2.3664                                             0.0000     0.5244 r
  wdata_reg_2_/D (SDFFARX1_LVT)                    0.0000    0.1805    0.0000               0.0001 *   0.5244 r
  data arrival time                                                                                    0.5244

  clock wclk2x (rise edge)                                                                  0.5900     0.5900
  clock network delay (ideal)                                                               0.1000     0.6900
  clock uncertainty                                                                        -0.0700     0.6200
  wdata_reg_2_/CLK (SDFFARX1_LVT)                                                           0.0000     0.6200 r
  library setup time                                                                       -0.2052     0.4148
  data required time                                                                                   0.4148
  --------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.4148
  data arrival time                                                                                   -0.5244
  --------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                    -0.1097


  Startpoint: wdata_in[6]
              (input port clocked by wclk2x)
  Endpoint: wdata_reg_6_
            (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: INPUTS
  Path Type: max

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                  0.0000     0.0000
  clock network delay (ideal)                                                               0.1000     0.1000
  input external delay                                                                      0.0000     0.1000 r
  wdata_in[6] (in)                                           0.0251                         0.0251     0.1251 r
  wdata_in[6] (net)              1     2505.9116                                            0.0000     0.1251 r
  io_r_wdata_in_6_/PADIO (I1025_NS)                0.0000    0.0251    0.0000               0.0000 *   0.1251 r
  io_r_wdata_in_6_/DOUT (I1025_NS)                           0.1804                         0.3992     0.5243 r
  io_r_wdata_in_6__net (net)     1       2.2320                                             0.0000     0.5243 r
  wdata_reg_6_/D (SDFFARX1_LVT)                    0.0000    0.1804    0.0000               0.0000 *   0.5243 r
  data arrival time                                                                                    0.5243

  clock wclk2x (rise edge)                                                                  0.5900     0.5900
  clock network delay (ideal)                                                               0.1000     0.6900
  clock uncertainty                                                                        -0.0700     0.6200
  wdata_reg_6_/CLK (SDFFARX1_LVT)                                                           0.0000     0.6200 r
  library setup time                                                                       -0.2052     0.4148
  data required time                                                                                   0.4148
  --------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.4148
  data arrival time                                                                                   -0.5243
  --------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                    -0.1095


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_8_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  input external delay                                                                                     0.0000     0.1000 f
  rinc (in)                                                                 0.0257                         0.0257     0.1257 f
  rinc (net)                                    1     2574.0859                                            0.0000     0.1257 f
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.0257    0.0000               0.0000 *   0.1257 f
  io_b_rinc/DOUT (I1025_NS)                                                 0.2013                         0.3558     0.4815 f
  io_b_rinc_net (net)                          13      63.0560                                             0.0000     0.4815 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     0.4815 f
  rptr_empty/rinc (net)                                63.0560                                             0.0000     0.4815 f
  rptr_empty/U122/A4 (NAND4X0_LVT)                                0.0000    0.2013    0.0000               0.0128 *   0.4943 f
  rptr_empty/U122/Y (NAND4X0_LVT)                                           0.1201                         0.1405     0.6349 r
  rptr_empty/n164 (net)                         1       0.6933                                             0.0000     0.6349 r
  rptr_empty/U117/A3 (OR3X2_LVT)                                  0.0000    0.1201    0.0000               0.0000 *   0.6349 r
  rptr_empty/U117/Y (OR3X2_LVT)                                             0.0843                         0.1412     0.7761 r
  rptr_empty/n17 (net)                          4       9.1124                                             0.0000     0.7761 r
  rptr_empty/U27/A1 (NAND2X4_LVT)                                 0.0000    0.0843    0.0000               0.0005 *   0.7766 r
  rptr_empty/U27/Y (NAND2X4_LVT)                                            0.0444                         0.1047     0.8813 f
  rptr_empty/n32 (net)                          4       9.7663                                             0.0000     0.8813 f
  rptr_empty/U116/A1 (NAND2X0_LVT)                                0.0000    0.0444    0.0000               0.0005 *   0.8818 f
  rptr_empty/U116/Y (NAND2X0_LVT)                                           0.0786                         0.0666     0.9484 r
  rptr_empty/n93 (net)                          2       1.1850                                             0.0000     0.9484 r
  rptr_empty/U22/A (NBUFFX2_LVT)                                  0.0000    0.0786    0.0000               0.0000 *   0.9484 r
  rptr_empty/U22/Y (NBUFFX2_LVT)                                            0.0619                         0.0846     1.0330 r
  rptr_empty/n177 (net)                         2       6.8765                                             0.0000     1.0330 r
  rptr_empty/U30/A4 (AO22X2_LVT)                                  0.0000    0.0619    0.0000               0.0002 *   1.0332 r
  rptr_empty/U30/Y (AO22X2_LVT)                                             0.0806                         0.1234     1.1566 r
  rptr_empty/n117 (net)                         1       6.9116                                             0.0000     1.1566 r
  rptr_empty/rptr_reg_8_/D (SDFFARX2_LVT)                         0.0000    0.0806    0.0000               0.0004 *   1.1571 r
  data arrival time                                                                                                   1.1571

  clock rclk (rise edge)                                                                                   1.2200     1.2200
  clock network delay (ideal)                                                                              0.1000     1.3200
  clock uncertainty                                                                                       -0.0700     1.2500
  rptr_empty/rptr_reg_8_/CLK (SDFFARX2_LVT)                                                                0.0000     1.2500 r
  library setup time                                                                                      -0.1854     1.0646
  data required time                                                                                                  1.0646
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0646
  data arrival time                                                                                                  -1.1571
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0925


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_7_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  input external delay                                                                                     0.0000     0.1000 f
  winc (in)                                                                 0.0257                         0.0257     0.1257 f
  winc (net)                                    1     2574.0859                                            0.0000     0.1257 f
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.0257    0.0000               0.0000 *   0.1257 f
  io_b_winc/DOUT (I1025_NS)                                                 0.2111                         0.3639     0.4896 f
  io_b_winc_net (net)                          18      76.6451                                             0.0000     0.4896 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     0.4896 f
  wptr_full/winc (net)                                 76.6451                                             0.0000     0.4896 f
  wptr_full/U53/A4 (AND4X1_LVT)                                   0.0000    0.2111    0.0000               0.0186 *   0.5082 f
  wptr_full/U53/Y (AND4X1_LVT)                                              0.0662                         0.2117     0.7200 f
  wptr_full/n70 (net)                           1       0.6632                                             0.0000     0.7200 f
  wptr_full/U7/A1 (AND2X1_LVT)                                    0.0000    0.0662    0.0000               0.0000 *   0.7200 f
  wptr_full/U7/Y (AND2X1_LVT)                                               0.0378                         0.0845     0.8045 f
  wptr_full/n37 (net)                           3       1.6816                                             0.0000     0.8045 f
  wptr_full/U102/A4 (OA22X2_LVT)                                  0.0000    0.0378    0.0000               0.0000 *   0.8045 f
  wptr_full/U102/Y (OA22X2_LVT)                                             0.0892                         0.1299     0.9343 f
  wptr_full/n239 (net)                          2      10.6635                                             0.0000     0.9343 f
  wptr_full/U66/A1 (MUX21X2_LVT)                                  0.0000    0.0892    0.0000               0.0006 *   0.9350 f
  wptr_full/U66/Y (MUX21X2_LVT)                                             0.0922                         0.1663     1.1012 f
  wptr_full/n126 (net)                          1      10.1418                                             0.0000     1.1012 f
  wptr_full/wptr_reg_7_/D (SDFFARX1_LVT)                          0.0000    0.0922    0.0000               0.0009 *   1.1022 f
  data arrival time                                                                                                   1.1022

  clock wclk (rise edge)                                                                                   1.1800     1.1800
  clock network delay (ideal)                                                                              0.1000     1.2800
  clock uncertainty                                                                                       -0.0700     1.2100
  wptr_full/wptr_reg_7_/CLK (SDFFARX1_LVT)                                                                 0.0000     1.2100 r
  library setup time                                                                                      -0.1944     1.0156
  data required time                                                                                                  1.0156
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0156
  data arrival time                                                                                                  -1.1022
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0866


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_0_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  input external delay                                                                                     0.0000     0.1000 r
  rinc (in)                                                                 0.0251                         0.0251     0.1251 r
  rinc (net)                                    1     2505.9116                                            0.0000     0.1251 r
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.0251    0.0000               0.0000 *   0.1251 r
  io_b_rinc/DOUT (I1025_NS)                                                 0.2213                         0.4378     0.5629 r
  io_b_rinc_net (net)                          13      63.3600                                             0.0000     0.5629 r
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     0.5629 r
  rptr_empty/rinc (net)                                63.3600                                             0.0000     0.5629 r
  rptr_empty/U147/A (INVX2_LVT)                                   0.0000    0.2213    0.0000               0.0121 *   0.5750 r
  rptr_empty/U147/Y (INVX2_LVT)                                             0.0756                        -0.0041     0.5709 f
  rptr_empty/n188 (net)                         1       0.6887                                             0.0000     0.5709 f
  rptr_empty/U141/A2 (OR2X2_LVT)                                  0.0000    0.0756    0.0000               0.0000 *   0.5709 f
  rptr_empty/U141/Y (OR2X2_LVT)                                             0.0430                         0.0895     0.6604 f
  rptr_empty/n39 (net)                          1       3.3799                                             0.0000     0.6604 f
  rptr_empty/U87/A2 (AOI21X2_LVT)                                 0.0000    0.0430    0.0000               0.0001 *   0.6605 f
  rptr_empty/U87/Y (AOI21X2_LVT)                                            0.0699                         0.1620     0.8224 r
  rptr_empty/n105 (net)                         2       8.4628                                             0.0000     0.8224 r
  rptr_empty/U89/S0 (MUX21X2_LVT)                                 0.0000    0.0699    0.0000               0.0003 *   0.8228 r
  rptr_empty/U89/Y (MUX21X2_LVT)                                            0.1082                         0.1855     1.0082 f
  rptr_empty/n111 (net)                         2      14.0616                                             0.0000     1.0082 f
  rptr_empty/U24/A (NBUFFX2_LVT)                                  0.0000    0.1082    0.0000               0.0000 *   1.0083 f
  rptr_empty/U24/Y (NBUFFX2_LVT)                                            0.0857                         0.1306     1.1389 f
  rptr_empty/n187 (net)                         1      14.6559                                             0.0000     1.1389 f
  rptr_empty/rptr_reg_0_/D (SDFFARX1_LVT)                         0.0000    0.0857    0.0000               0.0019 *   1.1408 f
  data arrival time                                                                                                   1.1408

  clock rclk (rise edge)                                                                                   1.2200     1.2200
  clock network delay (ideal)                                                                              0.1000     1.3200
  clock uncertainty                                                                                       -0.0700     1.2500
  rptr_empty/rptr_reg_0_/CLK (SDFFARX1_LVT)                                                                0.0000     1.2500 r
  library setup time                                                                                      -0.1920     1.0580
  data required time                                                                                                  1.0580
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0580
  data arrival time                                                                                                  -1.1408
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0827


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_8_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  input external delay                                                                                     0.0000     0.1000 f
  winc (in)                                                                 0.0257                         0.0257     0.1257 f
  winc (net)                                    1     2574.0859                                            0.0000     0.1257 f
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.0257    0.0000               0.0000 *   0.1257 f
  io_b_winc/DOUT (I1025_NS)                                                 0.2111                         0.3639     0.4896 f
  io_b_winc_net (net)                          18      76.6451                                             0.0000     0.4896 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     0.4896 f
  wptr_full/winc (net)                                 76.6451                                             0.0000     0.4896 f
  wptr_full/U53/A4 (AND4X1_LVT)                                   0.0000    0.2111    0.0000               0.0186 *   0.5082 f
  wptr_full/U53/Y (AND4X1_LVT)                                              0.0662                         0.2117     0.7200 f
  wptr_full/n70 (net)                           1       0.6632                                             0.0000     0.7200 f
  wptr_full/U7/A1 (AND2X1_LVT)                                    0.0000    0.0662    0.0000               0.0000 *   0.7200 f
  wptr_full/U7/Y (AND2X1_LVT)                                               0.0378                         0.0845     0.8045 f
  wptr_full/n37 (net)                           3       1.6816                                             0.0000     0.8045 f
  wptr_full/U28/A4 (OAI22X2_LVT)                                  0.0000    0.0378    0.0000               0.0000 *   0.8045 f
  wptr_full/U28/Y (OAI22X2_LVT)                                             0.0507                         0.1183     0.9228 r
  wptr_full/n262 (net)                          1       5.4322                                             0.0000     0.9228 r
  wptr_full/U8/A (INVX8_LVT)                                      0.0000    0.0507    0.0000               0.0000 *   0.9228 r
  wptr_full/U8/Y (INVX8_LVT)                                                0.0386                         0.0295     0.9523 f
  wptr_full/n105 (net)                          2      16.3503                                             0.0000     0.9523 f
  wptr_full/U101/S0 (MUX21X2_LVT)                                 0.0000    0.0386    0.0000               0.0015 *   0.9538 f
  wptr_full/U101/Y (MUX21X2_LVT)                                            0.0718                         0.1343     1.0881 f
  wptr_full/n116 (net)                          1       5.4414                                             0.0000     1.0881 f
  wptr_full/wptr_reg_8_/D (SDFFARX1_LVT)                          0.0000    0.0718    0.0000               0.0003 *   1.0883 f
  data arrival time                                                                                                   1.0883

  clock wclk (rise edge)                                                                                   1.1800     1.1800
  clock network delay (ideal)                                                                              0.1000     1.2800
  clock uncertainty                                                                                       -0.0700     1.2100
  wptr_full/wptr_reg_8_/CLK (SDFFARX1_LVT)                                                                 0.0000     1.2100 r
  library setup time                                                                                      -0.1868     1.0232
  data required time                                                                                                  1.0232
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0232
  data arrival time                                                                                                  -1.0883
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0651


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_9_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  input external delay                                                                                     0.0000     0.1000 r
  rinc (in)                                                                 0.0251                         0.0251     0.1251 r
  rinc (net)                                    1     2505.9116                                            0.0000     0.1251 r
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.0251    0.0000               0.0000 *   0.1251 r
  io_b_rinc/DOUT (I1025_NS)                                                 0.2213                         0.4378     0.5629 r
  io_b_rinc_net (net)                          13      63.3600                                             0.0000     0.5629 r
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     0.5629 r
  rptr_empty/rinc (net)                                63.3600                                             0.0000     0.5629 r
  rptr_empty/U125/A4 (NAND4X0_LVT)                                0.0000    0.2213    0.0000               0.0180 *   0.5809 r
  rptr_empty/U125/Y (NAND4X0_LVT)                                           0.1146                         0.0821     0.6629 f
  rptr_empty/n4 (net)                           2       1.3306                                             0.0000     0.6629 f
  rptr_empty/U28/A3 (OR3X1_LVT)                                   0.0000    0.1146    0.0000               0.0000 *   0.6629 f
  rptr_empty/U28/Y (OR3X1_LVT)                                              0.0625                         0.1152     0.7781 f
  rptr_empty/n31 (net)                          2       3.3293                                             0.0000     0.7781 f
  rptr_empty/U79/A1 (XNOR2X2_LVT)                                 0.0000    0.0625    0.0000               0.0000 *   0.7781 f
  rptr_empty/U79/Y (XNOR2X2_LVT)                                            0.0890                         0.1460     0.9241 f
  rptr_empty/n109 (net)                         4      12.2833                                             0.0000     0.9241 f
  rptr_empty/U92/A (INVX2_LVT)                                    0.0000    0.0890    0.0000               0.0009 *   0.9250 f
  rptr_empty/U92/Y (INVX2_LVT)                                              0.0527                         0.0529     0.9779 r
  rptr_empty/n43 (net)                          2       2.4302                                             0.0000     0.9779 r
  rptr_empty/U93/A4 (AO22X2_LVT)                                  0.0000    0.0527    0.0000               0.0000 *   0.9779 r
  rptr_empty/U93/Y (AO22X2_LVT)                                             0.1122                         0.1434     1.1213 r
  rptr_empty/n116 (net)                         1      12.3564                                             0.0000     1.1213 r
  rptr_empty/rptr_reg_9_/D (SDFFARX1_LVT)                         0.0000    0.1122    0.0000               0.0014 *   1.1227 r
  data arrival time                                                                                                   1.1227

  clock rclk (rise edge)                                                                                   1.2200     1.2200
  clock network delay (ideal)                                                                              0.1000     1.3200
  clock uncertainty                                                                                       -0.0700     1.2500
  rptr_empty/rptr_reg_9_/CLK (SDFFARX1_LVT)                                                                0.0000     1.2500 r
  library setup time                                                                                      -0.1843     1.0657
  data required time                                                                                                  1.0657
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0657
  data arrival time                                                                                                  -1.1227
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0569


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_6_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  input external delay                                                                                     0.0000     0.1000 r
  winc (in)                                                                 0.0251                         0.0251     0.1251 r
  winc (net)                                    1     2505.9116                                            0.0000     0.1251 r
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.0251    0.0000               0.0000 *   0.1251 r
  io_b_winc/DOUT (I1025_NS)                                                 0.2298                         0.4452     0.5703 r
  io_b_winc_net (net)                          18      76.9458                                             0.0000     0.5703 r
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     0.5703 r
  wptr_full/winc (net)                                 76.9458                                             0.0000     0.5703 r
  wptr_full/U57/A (INVX4_LVT)                                     0.0000    0.2298    0.0000               0.0197 *   0.5899 r
  wptr_full/U57/Y (INVX4_LVT)                                               0.0746                        -0.0109     0.5790 f
  wptr_full/n253 (net)                          1       0.6955                                             0.0000     0.5790 f
  wptr_full/U118/A2 (OR2X4_LVT)                                   0.0000    0.0746    0.0000               0.0000 *   0.5790 f
  wptr_full/U118/Y (OR2X4_LVT)                                              0.0742                         0.1316     0.7107 f
  wptr_full/n39 (net)                           7      17.9641                                             0.0000     0.7107 f
  wptr_full/U147/S0 (MUX21X2_LVT)                                 0.0000    0.0742    0.0000               0.0007 *   0.7113 f
  wptr_full/U147/Y (MUX21X2_LVT)                                            0.0923                         0.1689     0.8802 f
  wptr_full/n52 (net)                           2       9.1161                                             0.0000     0.8802 f
  wptr_full/U131/A1 (MUX21X2_LVT)                                 0.0000    0.0923    0.0000               0.0007 *   0.8809 f
  wptr_full/U131/Y (MUX21X2_LVT)                                            0.0585                         0.1255     1.0065 f
  wptr_full/n117 (net)                          2       1.9262                                             0.0000     1.0065 f
  wptr_full/U24/A (NBUFFX2_LVT)                                   0.0000    0.0585    0.0000               0.0000 *   1.0065 f
  wptr_full/U24/Y (NBUFFX2_LVT)                                             0.0367                         0.0756     1.0820 f
  wptr_full/n216 (net)                          1       3.5299                                             0.0000     1.0820 f
  wptr_full/wptr_reg_6_/D (SDFFARX2_LVT)                          0.0000    0.0367    0.0000               0.0001 *   1.0821 f
  data arrival time                                                                                                   1.0821

  clock wclk (rise edge)                                                                                   1.1800     1.1800
  clock network delay (ideal)                                                                              0.1000     1.2800
  clock uncertainty                                                                                       -0.0700     1.2100
  wptr_full/wptr_reg_6_/CLK (SDFFARX2_LVT)                                                                 0.0000     1.2100 r
  library setup time                                                                                      -0.1819     1.0281
  data required time                                                                                                  1.0281
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0281
  data arrival time                                                                                                  -1.0821
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0540


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_3_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  input external delay                                                                                     0.0000     0.1000 r
  rinc (in)                                                                 0.0251                         0.0251     0.1251 r
  rinc (net)                                    1     2505.9116                                            0.0000     0.1251 r
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.0251    0.0000               0.0000 *   0.1251 r
  io_b_rinc/DOUT (I1025_NS)                                                 0.2213                         0.4378     0.5629 r
  io_b_rinc_net (net)                          13      63.3600                                             0.0000     0.5629 r
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     0.5629 r
  rptr_empty/rinc (net)                                63.3600                                             0.0000     0.5629 r
  rptr_empty/U9/A1 (AND2X1_LVT)                                   0.0000    0.2213    0.0000               0.0088 *   0.5717 r
  rptr_empty/U9/Y (AND2X1_LVT)                                              0.0886                         0.0969     0.6687 r
  rptr_empty/n1 (net)                           1       5.0388                                             0.0000     0.6687 r
  rptr_empty/U77/A3 (NAND4X0_LVT)                                 0.0000    0.0886    0.0000               0.0002 *   0.6689 r
  rptr_empty/U77/Y (NAND4X0_LVT)                                            0.0797                         0.0656     0.7345 f
  rptr_empty/n143 (net)                         1       0.6331                                             0.0000     0.7345 f
  rptr_empty/U39/A2 (AND2X2_LVT)                                  0.0000    0.0797    0.0000               0.0000 *   0.7345 f
  rptr_empty/U39/Y (AND2X2_LVT)                                             0.0668                         0.1310     0.8655 f
  rptr_empty/n107 (net)                         3       8.3407                                             0.0000     0.8655 f
  rptr_empty/U107/A (NBUFFX2_LVT)                                 0.0000    0.0668    0.0000               0.0000 *   0.8655 f
  rptr_empty/U107/Y (NBUFFX2_LVT)                                           0.0558                         0.0950     0.9605 f
  rptr_empty/n157 (net)                         2       8.4519                                             0.0000     0.9605 f
  rptr_empty/U7/A1 (MUX21X1_LVT)                                  0.0000    0.0558    0.0000               0.0004 *   0.9610 f
  rptr_empty/U7/Y (MUX21X1_LVT)                                             0.0909                         0.1461     1.1070 f
  rptr_empty/n110 (net)                         1       4.3495                                             0.0000     1.1070 f
  rptr_empty/rptr_reg_3_/D (SDFFARX1_LVT)                         0.0000    0.0909    0.0000               0.0002 *   1.1072 f
  data arrival time                                                                                                   1.1072

  clock rclk (rise edge)                                                                                   1.2200     1.2200
  clock network delay (ideal)                                                                              0.1000     1.3200
  clock uncertainty                                                                                       -0.0700     1.2500
  rptr_empty/rptr_reg_3_/CLK (SDFFARX1_LVT)                                                                0.0000     1.2500 r
  library setup time                                                                                      -0.1939     1.0561
  data required time                                                                                                  1.0561
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0561
  data arrival time                                                                                                  -1.1072
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0511


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_2_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  input external delay                                                                                     0.0000     0.1000 r
  rinc (in)                                                                 0.0251                         0.0251     0.1251 r
  rinc (net)                                    1     2505.9116                                            0.0000     0.1251 r
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.0251    0.0000               0.0000 *   0.1251 r
  io_b_rinc/DOUT (I1025_NS)                                                 0.2213                         0.4378     0.5629 r
  io_b_rinc_net (net)                          13      63.3600                                             0.0000     0.5629 r
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     0.5629 r
  rptr_empty/rinc (net)                                63.3600                                             0.0000     0.5629 r
  rptr_empty/U111/A3 (NAND3X0_LVT)                                0.0000    0.2213    0.0000               0.0104 *   0.5733 r
  rptr_empty/U111/Y (NAND3X0_LVT)                                           0.1103                         0.0756     0.6489 f
  rptr_empty/n23 (net)                          2       1.4597                                             0.0000     0.6489 f
  rptr_empty/U140/A1 (AOI21X2_LVT)                                0.0000    0.1103    0.0000               0.0000 *   0.6489 f
  rptr_empty/U140/Y (AOI21X2_LVT)                                           0.1363                         0.2322     0.8811 r
  rptr_empty/n44 (net)                          3      20.4872                                             0.0000     0.8811 r
  rptr_empty/U144/S0 (MUX21X2_LVT)                                0.0000    0.1363    0.0000               0.0012 *   0.8823 r
  rptr_empty/U144/Y (MUX21X2_LVT)                                           0.1061                         0.2159     1.0982 f
  rptr_empty/n113 (net)                         2      13.5748                                             0.0000     1.0982 f
  rptr_empty/rptr_reg_2_/D (SDFFARX1_LVT)                         0.0000    0.1061    0.0000               0.0008 *   1.0990 f
  data arrival time                                                                                                   1.0990

  clock rclk (rise edge)                                                                                   1.2200     1.2200
  clock network delay (ideal)                                                                              0.1000     1.3200
  clock uncertainty                                                                                       -0.0700     1.2500
  rptr_empty/rptr_reg_2_/CLK (SDFFARX1_LVT)                                                                0.0000     1.2500 r
  library setup time                                                                                      -0.1996     1.0504
  data required time                                                                                                  1.0504
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0504
  data arrival time                                                                                                  -1.0990
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0486


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_6_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  input external delay                                                                                     0.0000     0.1000 f
  rinc (in)                                                                 0.0257                         0.0257     0.1257 f
  rinc (net)                                    1     2574.0859                                            0.0000     0.1257 f
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.0257    0.0000               0.0000 *   0.1257 f
  io_b_rinc/DOUT (I1025_NS)                                                 0.2013                         0.3558     0.4815 f
  io_b_rinc_net (net)                          13      63.0560                                             0.0000     0.4815 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     0.4815 f
  rptr_empty/rinc (net)                                63.0560                                             0.0000     0.4815 f
  rptr_empty/U91/A3 (AND4X1_LVT)                                  0.0000    0.2013    0.0000               0.0088 *   0.4903 f
  rptr_empty/U91/Y (AND4X1_LVT)                                             0.0781                         0.2219     0.7123 f
  rptr_empty/n185 (net)                         1       2.7472                                             0.0000     0.7123 f
  rptr_empty/U103/A (INVX4_LVT)                                   0.0000    0.0781    0.0000               0.0000 *   0.7123 f
  rptr_empty/U103/Y (INVX4_LVT)                                             0.0534                         0.0566     0.7688 r
  rptr_empty/n35 (net)                          5       8.1800                                             0.0000     0.7688 r
  rptr_empty/U128/A1 (XNOR2X2_LVT)                                0.0000    0.0534    0.0000               0.0003 *   0.7692 r
  rptr_empty/U128/Y (XNOR2X2_LVT)                                           0.0496                         0.1046     0.8737 f
  rptr_empty/n170 (net)                         1       2.8292                                             0.0000     0.8737 f
  rptr_empty/U127/A (INVX4_LVT)                                   0.0000    0.0496    0.0000               0.0000 *   0.8737 f
  rptr_empty/U127/Y (INVX4_LVT)                                             0.0465                         0.0493     0.9230 r
  rptr_empty/n106 (net)                         2      10.1923                                             0.0000     0.9230 r
  rptr_empty/U83/S0 (MUX21X2_LVT)                                 0.0000    0.0465    0.0000               0.0008 *   0.9239 r
  rptr_empty/U83/Y (MUX21X2_LVT)                                            0.0973                         0.1646     1.0884 f
  rptr_empty/n118 (net)                         1      11.6769                                             0.0000     1.0884 f
  rptr_empty/rptr_reg_6_/D (SDFFARX1_LVT)                         0.0000    0.0973    0.0000               0.0012 *   1.0897 f
  data arrival time                                                                                                   1.0897

  clock rclk (rise edge)                                                                                   1.2200     1.2200
  clock network delay (ideal)                                                                              0.1000     1.3200
  clock uncertainty                                                                                       -0.0700     1.2500
  rptr_empty/rptr_reg_6_/CLK (SDFFARX1_LVT)                                                                0.0000     1.2500 r
  library setup time                                                                                      -0.1963     1.0537
  data required time                                                                                                  1.0537
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0537
  data arrival time                                                                                                  -1.0897
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0360


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_7_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  input external delay                                                                                     0.0000     0.1000 r
  rinc (in)                                                                 0.0251                         0.0251     0.1251 r
  rinc (net)                                    1     2505.9116                                            0.0000     0.1251 r
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.0251    0.0000               0.0000 *   0.1251 r
  io_b_rinc/DOUT (I1025_NS)                                                 0.2213                         0.4378     0.5629 r
  io_b_rinc_net (net)                          13      63.3600                                             0.0000     0.5629 r
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     0.5629 r
  rptr_empty/rinc (net)                                63.3600                                             0.0000     0.5629 r
  rptr_empty/U122/A4 (NAND4X0_LVT)                                0.0000    0.2213    0.0000               0.0128 *   0.5757 r
  rptr_empty/U122/Y (NAND4X0_LVT)                                           0.0967                         0.0642     0.6400 f
  rptr_empty/n164 (net)                         1       0.6770                                             0.0000     0.6400 f
  rptr_empty/U117/A3 (OR3X2_LVT)                                  0.0000    0.0967    0.0000               0.0000 *   0.6400 f
  rptr_empty/U117/Y (OR3X2_LVT)                                             0.0757                         0.1348     0.7748 f
  rptr_empty/n17 (net)                          4       9.0168                                             0.0000     0.7748 f
  rptr_empty/U27/A1 (NAND2X4_LVT)                                 0.0000    0.0757    0.0000               0.0005 *   0.7753 f
  rptr_empty/U27/Y (NAND2X4_LVT)                                            0.0498                         0.1356     0.9110 r
  rptr_empty/n32 (net)                          4       9.8056                                             0.0000     0.9110 r
  rptr_empty/U145/A1 (AND2X1_LVT)                                 0.0000    0.0498    0.0000               0.0003 *   0.9113 r
  rptr_empty/U145/Y (AND2X1_LVT)                                            0.0370                         0.0614     0.9727 r
  rptr_empty/n34 (net)                          2       1.1769                                             0.0000     0.9727 r
  rptr_empty/U160/A4 (AO22X2_LVT)                                 0.0000    0.0370    0.0000               0.0000 *   0.9727 r
  rptr_empty/U160/Y (AO22X2_LVT)                                            0.0958                         0.1288     1.1014 r
  rptr_empty/n201 (net)                         1       9.6036                                             0.0000     1.1014 r
  rptr_empty/rptr_reg_7_/D (SDFFARX1_LVT)                         0.0000    0.0958    0.0000               0.0008 *   1.1023 r
  data arrival time                                                                                                   1.1023

  clock rclk (rise edge)                                                                                   1.2200     1.2200
  clock network delay (ideal)                                                                              0.1000     1.3200
  clock uncertainty                                                                                       -0.0700     1.2500
  rptr_empty/rptr_reg_7_/CLK (SDFFARX1_LVT)                                                                0.0000     1.2500 r
  library setup time                                                                                      -0.1796     1.0704
  data required time                                                                                                  1.0704
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0704
  data arrival time                                                                                                  -1.1023
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0319


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_1_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  input external delay                                                                                     0.0000     0.1000 f
  winc (in)                                                                 0.0257                         0.0257     0.1257 f
  winc (net)                                    1     2574.0859                                            0.0000     0.1257 f
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.0257    0.0000               0.0000 *   0.1257 f
  io_b_winc/DOUT (I1025_NS)                                                 0.2111                         0.3639     0.4896 f
  io_b_winc_net (net)                          18      76.6451                                             0.0000     0.4896 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     0.4896 f
  wptr_full/winc (net)                                 76.6451                                             0.0000     0.4896 f
  wptr_full/U162/A1 (AND2X1_LVT)                                  0.0000    0.2111    0.0000               0.0184 *   0.5080 f
  wptr_full/U162/Y (AND2X1_LVT)                                             0.0525                         0.1255     0.6335 f
  wptr_full/n3 (net)                            1       0.7058                                             0.0000     0.6335 f
  wptr_full/U161/A2 (OR2X2_LVT)                                   0.0000    0.0525    0.0000               0.0000 *   0.6335 f
  wptr_full/U161/Y (OR2X2_LVT)                                              0.0467                         0.0886     0.7221 f
  wptr_full/n6 (net)                            2       5.1299                                             0.0000     0.7221 f
  wptr_full/U9/A1 (AND2X4_LVT)                                    0.0000    0.0467    0.0000               0.0002 *   0.7223 f
  wptr_full/U9/Y (AND2X4_LVT)                                               0.0722                         0.1226     0.8449 f
  wptr_full/n115 (net)                          3      13.1124                                             0.0000     0.8449 f
  wptr_full/U100/S0 (MUX21X2_LVT)                                 0.0000    0.0722    0.0000               0.0005 *   0.8455 f
  wptr_full/U100/Y (MUX21X2_LVT)                                            0.1101                         0.1903     1.0358 f
  wptr_full/n118 (net)                          2      15.0573                                             0.0000     1.0358 f
  wptr_full/wptr_reg_1_/D (SDFFARX1_LVT)                          0.0000    0.1101    0.0000               0.0004 *   1.0363 f
  data arrival time                                                                                                   1.0363

  clock wclk (rise edge)                                                                                   1.1800     1.1800
  clock network delay (ideal)                                                                              0.1000     1.2800
  clock uncertainty                                                                                       -0.0700     1.2100
  wptr_full/wptr_reg_1_/CLK (SDFFARX1_LVT)                                                                 0.0000     1.2100 r
  library setup time                                                                                      -0.2011     1.0089
  data required time                                                                                                  1.0089
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0089
  data arrival time                                                                                                  -1.0363
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0273


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_3_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  input external delay                                                                                     0.0000     0.1000 r
  winc (in)                                                                 0.0251                         0.0251     0.1251 r
  winc (net)                                    1     2505.9116                                            0.0000     0.1251 r
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.0251    0.0000               0.0000 *   0.1251 r
  io_b_winc/DOUT (I1025_NS)                                                 0.2298                         0.4452     0.5703 r
  io_b_winc_net (net)                          18      76.9458                                             0.0000     0.5703 r
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     0.5703 r
  wptr_full/winc (net)                                 76.9458                                             0.0000     0.5703 r
  wptr_full/U104/A2 (AO21X1_LVT)                                  0.0000    0.2298    0.0000               0.0179 *   0.5881 r
  wptr_full/U104/Y (AO21X1_LVT)                                             0.0535                         0.1129     0.7010 r
  wptr_full/n32 (net)                           2       1.2883                                             0.0000     0.7010 r
  wptr_full/U30/A1 (AND2X2_LVT)                                   0.0000    0.0535    0.0000               0.0000 *   0.7010 r
  wptr_full/U30/Y (AND2X2_LVT)                                              0.0764                         0.1014     0.8024 r
  wptr_full/n240 (net)                          2       7.9991                                             0.0000     0.8024 r
  wptr_full/U29/A (NBUFFX2_LVT)                                   0.0000    0.0764    0.0000               0.0000 *   0.8024 r
  wptr_full/U29/Y (NBUFFX2_LVT)                                             0.0555                         0.0797     0.8821 r
  wptr_full/n279 (net)                          2       5.7038                                             0.0000     0.8821 r
  wptr_full/U154/S0 (MUX21X2_LVT)                                 0.0000    0.0555    0.0000               0.0000 *   0.8821 r
  wptr_full/U154/Y (MUX21X2_LVT)                                            0.0812                         0.1516     1.0338 f
  wptr_full/n286 (net)                          1       7.2491                                             0.0000     1.0338 f
  wptr_full/wptr_reg_3_/D (SDFFARX1_LVT)                          0.0000    0.0812    0.0000               0.0005 *   1.0342 f
  data arrival time                                                                                                   1.0342

  clock wclk (rise edge)                                                                                   1.1800     1.1800
  clock network delay (ideal)                                                                              0.1000     1.2800
  clock uncertainty                                                                                       -0.0700     1.2100
  wptr_full/wptr_reg_3_/CLK (SDFFARX1_LVT)                                                                 0.0000     1.2100 r
  library setup time                                                                                      -0.1903     1.0197
  data required time                                                                                                  1.0197
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0197
  data arrival time                                                                                                  -1.0342
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0145


  Startpoint: fifomem/genblk1_7__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[7] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  fifomem/genblk1_7__U/CE2 (SRAM2RW128x8)                         0.0000    0.2000    0.0000               0.0000     0.1000 r
  fifomem/genblk1_7__U/O2[7] (SRAM2RW128x8)                                 0.1724                         0.2290     0.3290 f
  fifomem/n92 (net)                             1      18.0645                                             0.0000     0.3290 f
  fifomem/U85/A2 (NAND4X0_LVT)                                    0.0000    0.1724    0.0000               0.0029 *   0.3319 f
  fifomem/U85/Y (NAND4X0_LVT)                                               0.1153                         0.1327     0.4646 r
  fifomem/n178 (net)                            1       1.4828                                             0.0000     0.4646 r
  fifomem/U94/A (INVX2_LVT)                                       0.0000    0.1153    0.0000               0.0000 *   0.4646 r
  fifomem/U94/Y (INVX2_LVT)                                                 0.0690                         0.0400     0.5046 f
  fifomem/n179 (net)                            1       5.2707                                             0.0000     0.5046 f
  fifomem/U95/A (INVX8_LVT)                                       0.0000    0.0690    0.0000               0.0000 *   0.5046 f
  fifomem/U95/Y (INVX8_LVT)                                                 0.0693                         0.0716     0.5762 r
  fifomem/n2 (net)                              1      36.1296                                             0.0000     0.5762 r
  fifomem/U82/A1 (OR2X2_LVT)                                      0.0000    0.0693    0.0000               0.0114 *   0.5876 r
  fifomem/U82/Y (OR2X2_LVT)                                                 0.0536                         0.0852     0.6728 r
  fifomem/n147 (net)                            1       2.7932                                             0.0000     0.6728 r
  fifomem/U83/A (INVX4_LVT)                                       0.0000    0.0536    0.0000               0.0000 *   0.6728 r
  fifomem/U83/Y (INVX4_LVT)                                                 0.0308                         0.0185     0.6913 f
  fifomem/n171 (net)                            1       3.3045                                             0.0000     0.6913 f
  fifomem/U112/A (NBUFFX32_LVT)                                   0.0000    0.0308    0.0000               0.0000 *   0.6913 f
  fifomem/U112/Y (NBUFFX32_LVT)                                             0.0417                         0.0781     0.7693 f
  fifomem/rdata[7] (net)                        1      38.3026                                             0.0000     0.7693 f
  fifomem/rdata[7] (fifomem_DATASIZE8_ADDRSIZE10)                                                          0.0000     0.7693 f
  io_l_rdata_7__net (net)                              38.3026                                             0.0000     0.7693 f
  io_l_rdata_7_/DIN (D8I1025_NS)                                  0.0000    0.0431    0.0000               0.0115 *   0.7808 f
  io_l_rdata_7_/PADIO (D8I1025_NS)                                          0.8910                         1.3848     2.1656 f
  rdata[7] (net)                                1     1433.8068                                            0.0000     2.1656 f
  rdata[7] (out)                                                  0.0000    0.8910    0.0000               0.0000 *   2.1656 f
  data arrival time                                                                                                   2.1656

  clock rclk (rise edge)                                                                                   1.2200     1.2200
  clock network delay (ideal)                                                                              0.1000     1.3200
  clock uncertainty                                                                                       -0.0700     1.2500
  output external delay                                                                                    0.5000     1.7500
  data required time                                                                                                  1.7500
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.7500
  data arrival time                                                                                                  -2.1656
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.4156


  Startpoint: fifomem/genblk1_7__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[4] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  fifomem/genblk1_7__U/CE2 (SRAM2RW128x8)                         0.0000    0.2000    0.0000               0.0000     0.1000 r
  fifomem/genblk1_7__U/O2[4] (SRAM2RW128x8)                                 0.1359                         0.1965     0.2965 f
  fifomem/n145 (net)                            1      13.1649                                             0.0000     0.2965 f
  fifomem/U15/A (NBUFFX8_LVT)                                     0.0000    0.1359    0.0000               0.0016 *   0.2981 f
  fifomem/U15/Y (NBUFFX8_LVT)                                               0.0557                         0.1255     0.4236 f
  fifomem/n68 (net)                             1      15.4623                                             0.0000     0.4236 f
  fifomem/U22/A2 (NAND4X0_LVT)                                    0.0000    0.0557    0.0000               0.0021 *   0.4258 f
  fifomem/U22/Y (NAND4X0_LVT)                                               0.1191                         0.0963     0.5221 r
  fifomem/n162 (net)                            1       2.7792                                             0.0000     0.5221 r
  fifomem/U90/A (INVX4_LVT)                                       0.0000    0.1191    0.0000               0.0000 *   0.5221 r
  fifomem/U90/Y (INVX4_LVT)                                                 0.0675                         0.0364     0.5584 f
  fifomem/n163 (net)                            1       9.5594                                             0.0000     0.5584 f
  fifomem/U98/A1 (AND2X1_LVT)                                     0.0000    0.0675    0.0000               0.0008 *   0.5593 f
  fifomem/U98/Y (AND2X1_LVT)                                                0.0357                         0.0835     0.6428 f
  fifomem/n173 (net)                            1       1.4925                                             0.0000     0.6428 f
  fifomem/U4/A (NBUFFX8_LVT)                                      0.0000    0.0357    0.0000               0.0000 *   0.6428 f
  fifomem/U4/Y (NBUFFX8_LVT)                                                0.0754                         0.1043     0.7471 f
  fifomem/rdata[4] (net)                        1      43.8940                                             0.0000     0.7471 f
  fifomem/rdata[4] (fifomem_DATASIZE8_ADDRSIZE10)                                                          0.0000     0.7471 f
  io_l_rdata_4__net (net)                              43.8940                                             0.0000     0.7471 f
  io_l_rdata_4_/DIN (D8I1025_NS)                                  0.0000    0.0768    0.0000               0.0165 *   0.7637 f
  io_l_rdata_4_/PADIO (D8I1025_NS)                                          0.8854                         1.3969     2.1605 f
  rdata[4] (net)                                1     1433.8068                                            0.0000     2.1605 f
  rdata[4] (out)                                                  0.0000    0.8854    0.0000               0.0000 *   2.1605 f
  data arrival time                                                                                                   2.1605

  clock rclk (rise edge)                                                                                   1.2200     1.2200
  clock network delay (ideal)                                                                              0.1000     1.3200
  clock uncertainty                                                                                       -0.0700     1.2500
  output external delay                                                                                    0.5000     1.7500
  data required time                                                                                                  1.7500
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.7500
  data arrival time                                                                                                  -2.1605
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.4105


  Startpoint: fifomem/genblk1_7__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[5] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  fifomem/genblk1_7__U/CE2 (SRAM2RW128x8)                         0.0000    0.2000    0.0000               0.0000     0.1000 r
  fifomem/genblk1_7__U/O2[5] (SRAM2RW128x8)                                 0.1908                         0.2454     0.3454 f
  fifomem/n76 (net)                             1      20.5374                                             0.0000     0.3454 f
  fifomem/U13/A2 (NAND4X0_LVT)                                    0.0000    0.1908    0.0000               0.0037 *   0.3491 f
  fifomem/U13/Y (NAND4X0_LVT)                                               0.1233                         0.1405     0.4896 r
  fifomem/n174 (net)                            1       1.5020                                             0.0000     0.4896 r
  fifomem/U86/A (INVX2_LVT)                                       0.0000    0.1233    0.0000               0.0000 *   0.4896 r
  fifomem/U86/Y (INVX2_LVT)                                                 0.0720                         0.0403     0.5299 f
  fifomem/n175 (net)                            1       5.2707                                             0.0000     0.5299 f
  fifomem/U96/A (INVX8_LVT)                                       0.0000    0.0720    0.0000               0.0000 *   0.5299 f
  fifomem/U96/Y (INVX8_LVT)                                                 0.0510                         0.0536     0.5835 r
  fifomem/n8 (net)                              1      17.4149                                             0.0000     0.5835 r
  fifomem/U88/A2 (OR2X2_LVT)                                      0.0000    0.0510    0.0000               0.0027 *   0.5862 r
  fifomem/U88/Y (OR2X2_LVT)                                                 0.0493                         0.0739     0.6601 r
  fifomem/n150 (net)                            1       2.7938                                             0.0000     0.6601 r
  fifomem/U91/A (INVX4_LVT)                                       0.0000    0.0493    0.0000               0.0000 *   0.6601 r
  fifomem/U91/Y (INVX4_LVT)                                                 0.0292                         0.0184     0.6785 f
  fifomem/n172 (net)                            1       3.3045                                             0.0000     0.6785 f
  fifomem/U113/A (NBUFFX32_LVT)                                   0.0000    0.0292    0.0000               0.0000 *   0.6785 f
  fifomem/U113/Y (NBUFFX32_LVT)                                             0.0431                         0.0789     0.7574 f
  fifomem/rdata[5] (net)                        1      43.6418                                             0.0000     0.7574 f
  fifomem/rdata[5] (fifomem_DATASIZE8_ADDRSIZE10)                                                          0.0000     0.7574 f
  io_l_rdata_5__net (net)                              43.6418                                             0.0000     0.7574 f
  io_l_rdata_5_/DIN (D8I1025_NS)                                  0.0000    0.0460    0.0000               0.0163 *   0.7737 f
  io_l_rdata_5_/PADIO (D8I1025_NS)                                          0.8905                         1.3858     2.1596 f
  rdata[5] (net)                                1     1433.8068                                            0.0000     2.1596 f
  rdata[5] (out)                                                  0.0000    0.8905    0.0000               0.0000 *   2.1596 f
  data arrival time                                                                                                   2.1596

  clock rclk (rise edge)                                                                                   1.2200     1.2200
  clock network delay (ideal)                                                                              0.1000     1.3200
  clock uncertainty                                                                                       -0.0700     1.2500
  output external delay                                                                                    0.5000     1.7500
  data required time                                                                                                  1.7500
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.7500
  data arrival time                                                                                                  -2.1596
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.4096


  Startpoint: fifomem/genblk1_7__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[2] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  fifomem/genblk1_7__U/CE2 (SRAM2RW128x8)                         0.0000    0.2000    0.0000               0.0000     0.1000 r
  fifomem/genblk1_7__U/O2[2] (SRAM2RW128x8)                                 0.2676                         0.3137     0.4137 f
  fifomem/n52 (net)                             1      30.8469                                             0.0000     0.4137 f
  fifomem/U104/A2 (NAND4X0_LVT)                                   0.0000    0.2676    0.0000               0.0083 *   0.4220 f
  fifomem/U104/Y (NAND4X0_LVT)                                              0.1392                         0.1483     0.5702 r
  fifomem/n157 (net)                            1       0.6475                                             0.0000     0.5702 r
  fifomem/U16/A1 (OR2X2_LVT)                                      0.0000    0.1392    0.0000               0.0000 *   0.5702 r
  fifomem/U16/Y (OR2X2_LVT)                                                 0.0534                         0.0995     0.6697 r
  fifomem/n146 (net)                            1       2.7938                                             0.0000     0.6697 r
  fifomem/U18/A (INVX4_LVT)                                       0.0000    0.0534    0.0000               0.0000 *   0.6697 r
  fifomem/U18/Y (INVX4_LVT)                                                 0.0307                         0.0185     0.6881 f
  fifomem/n165 (net)                            1       3.3045                                             0.0000     0.6881 f
  fifomem/U110/A (NBUFFX32_LVT)                                   0.0000    0.0307    0.0000               0.0000 *   0.6881 f
  fifomem/U110/Y (NBUFFX32_LVT)                                             0.0407                         0.0769     0.7651 f
  fifomem/rdata[2] (net)                        1      34.8267                                             0.0000     0.7651 f
  fifomem/rdata[2] (fifomem_DATASIZE8_ADDRSIZE10)                                                          0.0000     0.7651 f
  io_l_rdata_2__net (net)                              34.8267                                             0.0000     0.7651 f
  io_l_rdata_2_/DIN (D8I1025_NS)                                  0.0000    0.0414    0.0000               0.0087 *   0.7738 f
  io_l_rdata_2_/PADIO (D8I1025_NS)                                          0.8913                         1.3842     2.1579 f
  rdata[2] (net)                                1     1433.8068                                            0.0000     2.1579 f
  rdata[2] (out)                                                  0.0000    0.8913    0.0000               0.0000 *   2.1579 f
  data arrival time                                                                                                   2.1579

  clock rclk (rise edge)                                                                                   1.2200     1.2200
  clock network delay (ideal)                                                                              0.1000     1.3200
  clock uncertainty                                                                                       -0.0700     1.2500
  output external delay                                                                                    0.5000     1.7500
  data required time                                                                                                  1.7500
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.7500
  data arrival time                                                                                                  -2.1579
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.4079


  Startpoint: fifomem/genblk1_7__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[0] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  fifomem/genblk1_7__U/CE2 (SRAM2RW128x8)                         0.0000    0.2000    0.0000               0.0000     0.1000 r
  fifomem/genblk1_7__U/O2[0] (SRAM2RW128x8)                                 0.1425                         0.2024     0.3024 f
  fifomem/n154 (net)                            1      14.0449                                             0.0000     0.3024 f
  fifomem/U75/A (INVX4_LVT)                                       0.0000    0.1425    0.0000               0.0019 *   0.3043 f
  fifomem/U75/Y (INVX4_LVT)                                                 0.0737                         0.0658     0.3700 r
  fifomem/n148 (net)                            1       5.3662                                             0.0000     0.3700 r
  fifomem/U87/A (INVX8_LVT)                                       0.0000    0.0737    0.0000               0.0000 *   0.3700 r
  fifomem/U87/Y (INVX8_LVT)                                                 0.0439                         0.0264     0.3964 f
  fifomem/n36 (net)                             1      12.6978                                             0.0000     0.3964 f
  fifomem/U92/A1 (AND4X1_LVT)                                     0.0000    0.0439    0.0000               0.0014 *   0.3978 f
  fifomem/U92/Y (AND4X1_LVT)                                                0.0718                         0.1170     0.5148 f
  fifomem/n158 (net)                            1       2.7472                                             0.0000     0.5148 f
  fifomem/U106/A (INVX4_LVT)                                      0.0000    0.0718    0.0000               0.0000 *   0.5148 f
  fifomem/U106/Y (INVX4_LVT)                                                0.0501                         0.0540     0.5688 r
  fifomem/n16 (net)                             1       7.9456                                             0.0000     0.5688 r
  fifomem/U27/A1 (NOR2X4_LVT)                                     0.0000    0.0501    0.0000               0.0006 *   0.5694 r
  fifomem/U27/Y (NOR2X4_LVT)                                                0.0983                         0.1770     0.7464 f
  fifomem/rdata[0] (net)                        1      31.8418                                             0.0000     0.7464 f
  fifomem/rdata[0] (fifomem_DATASIZE8_ADDRSIZE10)                                                          0.0000     0.7464 f
  io_l_rdata_0__net (net)                              31.8418                                             0.0000     0.7464 f
  io_l_rdata_0_/DIN (D8I1025_NS)                                  0.0000    0.0983    0.0000               0.0064 *   0.7529 f
  io_l_rdata_0_/PADIO (D8I1025_NS)                                          0.8818                         1.4046     2.1574 f
  rdata[0] (net)                                1     1433.8068                                            0.0000     2.1574 f
  rdata[0] (out)                                                  0.0000    0.8818    0.0000               0.0000 *   2.1574 f
  data arrival time                                                                                                   2.1574

  clock rclk (rise edge)                                                                                   1.2200     1.2200
  clock network delay (ideal)                                                                              0.1000     1.3200
  clock uncertainty                                                                                       -0.0700     1.2500
  output external delay                                                                                    0.5000     1.7500
  data required time                                                                                                  1.7500
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.7500
  data arrival time                                                                                                  -2.1574
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.4074


  Startpoint: fifomem/genblk1_7__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[6] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  fifomem/genblk1_7__U/CE2 (SRAM2RW128x8)                         0.0000    0.2000    0.0000               0.0000     0.1000 r
  fifomem/genblk1_7__U/O2[6] (SRAM2RW128x8)                                 0.1447                         0.2043     0.3043 f
  fifomem/n151 (net)                            1      14.3437                                             0.0000     0.3043 f
  fifomem/U6/A (INVX4_LVT)                                        0.0000    0.1447    0.0000               0.0020 *   0.3063 f
  fifomem/U6/Y (INVX4_LVT)                                                  0.0745                         0.0663     0.3726 r
  fifomem/n144 (net)                            1       5.3662                                             0.0000     0.3726 r
  fifomem/U25/A (INVX8_LVT)                                       0.0000    0.0745    0.0000               0.0000 *   0.3726 r
  fifomem/U25/Y (INVX8_LVT)                                                 0.0480                         0.0313     0.4039 f
  fifomem/n84 (net)                             1      16.3314                                             0.0000     0.4039 f
  fifomem/U78/A1 (NAND4X0_LVT)                                    0.0000    0.0480    0.0000               0.0024 *   0.4063 f
  fifomem/U78/Y (NAND4X0_LVT)                                               0.0877                         0.0691     0.4754 r
  fifomem/n176 (net)                            1       1.4828                                             0.0000     0.4754 r
  fifomem/U100/A (INVX2_LVT)                                      0.0000    0.0877    0.0000               0.0000 *   0.4754 r
  fifomem/U100/Y (INVX2_LVT)                                                0.0586                         0.0389     0.5143 f
  fifomem/n177 (net)                            1       5.2707                                             0.0000     0.5143 f
  fifomem/U105/A (INVX8_LVT)                                      0.0000    0.0586    0.0000               0.0000 *   0.5143 f
  fifomem/U105/Y (INVX8_LVT)                                                0.0586                         0.0613     0.5756 r
  fifomem/n6 (net)                              1      30.0407                                             0.0000     0.5756 r
  fifomem/U102/A2 (OR2X2_LVT)                                     0.0000    0.0586    0.0000               0.0079 *   0.5835 r
  fifomem/U102/Y (OR2X2_LVT)                                                0.0435                         0.0763     0.6598 r
  fifomem/n156 (net)                            1       2.7938                                             0.0000     0.6598 r
  fifomem/U103/A (INVX4_LVT)                                      0.0000    0.0435    0.0000               0.0000 *   0.6598 r
  fifomem/U103/Y (INVX4_LVT)                                                0.0271                         0.0183     0.6781 f
  fifomem/n159 (net)                            1       3.3045                                             0.0000     0.6781 f
  fifomem/U107/A (NBUFFX32_LVT)                                   0.0000    0.0271    0.0000               0.0000 *   0.6781 f
  fifomem/U107/Y (NBUFFX32_LVT)                                             0.0402                         0.0745     0.7526 f
  fifomem/rdata[6] (net)                        1      33.2317                                             0.0000     0.7526 f
  fifomem/rdata[6] (fifomem_DATASIZE8_ADDRSIZE10)                                                          0.0000     0.7526 f
  io_l_rdata_6__net (net)                              33.2317                                             0.0000     0.7526 f
  io_l_rdata_6_/DIN (D8I1025_NS)                                  0.0000    0.0407    0.0000               0.0075 *   0.7601 f
  io_l_rdata_6_/PADIO (D8I1025_NS)                                          0.8914                         1.3839     2.1440 f
  rdata[6] (net)                                1     1433.8068                                            0.0000     2.1440 f
  rdata[6] (out)                                                  0.0000    0.8914    0.0000               0.0000 *   2.1440 f
  data arrival time                                                                                                   2.1440

  clock rclk (rise edge)                                                                                   1.2200     1.2200
  clock network delay (ideal)                                                                              0.1000     1.3200
  clock uncertainty                                                                                       -0.0700     1.2500
  output external delay                                                                                    0.5000     1.7500
  data required time                                                                                                  1.7500
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.7500
  data arrival time                                                                                                  -2.1440
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.3940


  Startpoint: fifomem/genblk1_6__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[1] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  fifomem/genblk1_6__U/CE2 (SRAM2RW128x8)                         0.0000    0.2000    0.0000               0.0000     0.1000 r
  fifomem/genblk1_6__U/O2[1] (SRAM2RW128x8)                                 0.0636                         0.1310     0.2310 f
  fifomem/n43 (net)                             1       3.4119                                             0.0000     0.2310 f
  fifomem/U58/A (NBUFFX32_LVT)                                    0.0000    0.0636    0.0000               0.0000 *   0.2310 f
  fifomem/U58/Y (NBUFFX32_LVT)                                              0.0485                         0.1019     0.3329 f
  fifomem/n99 (net)                             1      58.8393                                             0.0000     0.3329 f
  fifomem/U93/A2 (AND4X1_LVT)                                     0.0000    0.0596    0.0000               0.0299 *   0.3628 f
  fifomem/U93/Y (AND4X1_LVT)                                                0.0717                         0.1349     0.4977 f
  fifomem/n155 (net)                            1       2.7472                                             0.0000     0.4977 f
  fifomem/U101/A (INVX4_LVT)                                      0.0000    0.0717    0.0000               0.0000 *   0.4977 f
  fifomem/U101/Y (INVX4_LVT)                                                0.0477                         0.0504     0.5480 r
  fifomem/n4 (net)                              1       6.6479                                             0.0000     0.5480 r
  fifomem/U9/A1 (NOR2X4_LVT)                                      0.0000    0.0477    0.0000               0.0004 *   0.5485 r
  fifomem/U9/Y (NOR2X4_LVT)                                                 0.0975                         0.1773     0.7258 f
  fifomem/rdata[1] (net)                        1      32.5241                                             0.0000     0.7258 f
  fifomem/rdata[1] (fifomem_DATASIZE8_ADDRSIZE10)                                                          0.0000     0.7258 f
  io_l_rdata_1__net (net)                              32.5241                                             0.0000     0.7258 f
  io_l_rdata_1_/DIN (D8I1025_NS)                                  0.0000    0.0975    0.0000               0.0069 *   0.7327 f
  io_l_rdata_1_/PADIO (D8I1025_NS)                                          0.8819                         1.4042     2.1370 f
  rdata[1] (net)                                1     1433.8068                                            0.0000     2.1370 f
  rdata[1] (out)                                                  0.0000    0.8819    0.0000               0.0000 *   2.1370 f
  data arrival time                                                                                                   2.1370

  clock rclk (rise edge)                                                                                   1.2200     1.2200
  clock network delay (ideal)                                                                              0.1000     1.3200
  clock uncertainty                                                                                       -0.0700     1.2500
  output external delay                                                                                    0.5000     1.7500
  data required time                                                                                                  1.7500
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.7500
  data arrival time                                                                                                  -2.1370
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.3870


  Startpoint: fifomem/genblk1_6__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[3] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  fifomem/genblk1_6__U/CE2 (SRAM2RW128x8)                         0.0000    0.2000    0.0000               0.0000     0.1000 r
  fifomem/genblk1_6__U/O2[3] (SRAM2RW128x8)                                 0.0641                         0.1316     0.2316 r
  fifomem/n59 (net)                             1       3.4836                                             0.0000     0.2316 r
  fifomem/U44/A (NBUFFX32_LVT)                                    0.0000    0.0641    0.0000               0.0000 *   0.2316 r
  fifomem/U44/Y (NBUFFX32_LVT)                                              0.0506                         0.0949     0.3265 r
  fifomem/n97 (net)                             1      53.9728                                             0.0000     0.3265 r
  fifomem/U19/A1 (NAND4X0_LVT)                                    0.0000    0.0576    0.0000               0.0253 *   0.3518 r
  fifomem/U19/Y (NAND4X0_LVT)                                               0.2459                         0.1691     0.5209 f
  fifomem/n12 (net)                             1       6.4882                                             0.0000     0.5209 f
  fifomem/U21/A1 (NOR2X2_LVT)                                     0.0000    0.2459    0.0000               0.0004 *   0.5213 f
  fifomem/U21/Y (NOR2X2_LVT)                                                0.0435                         0.1852     0.7065 r
  fifomem/n170 (net)                            1       3.4502                                             0.0000     0.7065 r
  fifomem/U111/A (NBUFFX32_LVT)                                   0.0000    0.0435    0.0000               0.0000 *   0.7065 r
  fifomem/U111/Y (NBUFFX32_LVT)                                             0.0440                         0.0815     0.7880 r
  fifomem/rdata[3] (net)                        1      37.8320                                             0.0000     0.7880 r
  fifomem/rdata[3] (fifomem_DATASIZE8_ADDRSIZE10)                                                          0.0000     0.7880 r
  io_l_rdata_3__net (net)                              37.8320                                             0.0000     0.7880 r
  io_l_rdata_3_/DIN (D8I1025_NS)                                  0.0000    0.0453    0.0000               0.0113 *   0.7993 r
  io_l_rdata_3_/PADIO (D8I1025_NS)                                          0.8931                         1.3228     2.1220 r
  rdata[3] (net)                                1     1433.8068                                            0.0000     2.1220 r
  rdata[3] (out)                                                  0.0000    0.8931    0.0000               0.0000 *   2.1220 r
  data arrival time                                                                                                   2.1220

  clock rclk (rise edge)                                                                                   1.2200     1.2200
  clock network delay (ideal)                                                                              0.1000     1.3200
  clock uncertainty                                                                                       -0.0700     1.2500
  output external delay                                                                                    0.5000     1.7500
  data required time                                                                                                  1.7500
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.7500
  data arrival time                                                                                                  -2.1220
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.3720


  Startpoint: rptr_empty/rempty_reg
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rempty (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  rptr_empty/rempty_reg/CLK (SDFFASX1_LVT)                        0.0000    0.2000    0.0000               0.0000     0.1000 r
  rptr_empty/rempty_reg/QN (SDFFASX1_LVT)                                   0.0908                         0.2650     0.3650 r
  rptr_empty/n206 (net)                         1       1.8039                                             0.0000     0.3650 r
  rptr_empty/U149/A (NBUFFX8_LVT)                                 0.0000    0.0908    0.0000               0.0000 *   0.3650 r
  rptr_empty/U149/Y (NBUFFX8_LVT)                                           0.0809                         0.1154     0.4804 r
  rptr_empty/n89 (net)                          6      35.3209                                             0.0000     0.4804 r
  rptr_empty/U18/A (NBUFFX8_LVT)                                  0.0000    0.0809    0.0000               0.0044 *   0.4848 r
  rptr_empty/U18/Y (NBUFFX8_LVT)                                            0.0498                         0.0901     0.5749 r
  rptr_empty/n229 (net)                         1      14.6746                                             0.0000     0.5749 r
  rptr_empty/U165/A (NBUFFX8_LVT)                                 0.0000    0.0498    0.0000               0.0020 *   0.5769 r
  rptr_empty/U165/Y (NBUFFX8_LVT)                                           0.0525                         0.0846     0.6615 r
  rptr_empty/rempty_BAR (net)                   1      18.5015                                             0.0000     0.6615 r
  rptr_empty/rempty_BAR (rptr_empty_ADDRSIZE10)                                                            0.0000     0.6615 r
  n47 (net)                                            18.5015                                             0.0000     0.6615 r
  U32/A (INVX8_LVT)                                               0.0000    0.0525    0.0000               0.0033 *   0.6648 r
  U32/Y (INVX8_LVT)                                                         0.0445                         0.0350     0.6998 f
  n48 (net)                                     1      21.9446                                             0.0000     0.6998 f
  io_t_rempty/DIN (D8I1025_NS)                                    0.0000    0.0445    0.0000               0.0001 *   0.6999 f
  io_t_rempty/PADIO (D8I1025_NS)                                            0.8908                         1.3853     2.0852 f
  rempty (net)                                  1     1433.8068                                            0.0000     2.0852 f
  rempty (out)                                                    0.0000    0.8908    0.0000               0.0000 *   2.0852 f
  data arrival time                                                                                                   2.0852

  clock rclk (rise edge)                                                                                   1.2200     1.2200
  clock network delay (ideal)                                                                              0.1000     1.3200
  clock uncertainty                                                                                       -0.0700     1.2500
  output external delay                                                                                    0.5000     1.7500
  data required time                                                                                                  1.7500
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.7500
  data arrival time                                                                                                  -2.0852
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.3352


  Startpoint: wptr_full/wfull_reg
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: wfull (output port clocked by wclk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  wptr_full/wfull_reg/CLK (SDFFARX1_LVT)                          0.0000    0.2000    0.0000               0.0000     0.1000 r
  wptr_full/wfull_reg/QN (SDFFARX1_LVT)                                     0.0713                         0.2328     0.3328 r
  wptr_full/n299 (net)                          1       1.7815                                             0.0000     0.3328 r
  wptr_full/U145/A (NBUFFX8_LVT)                                  0.0000    0.0713    0.0000               0.0000 *   0.3328 r
  wptr_full/U145/Y (NBUFFX8_LVT)                                            0.0562                         0.0935     0.4263 r
  wptr_full/n10 (net)                           5      19.9182                                             0.0000     0.4263 r
  wptr_full/U38/A (NBUFFX8_LVT)                                   0.0000    0.0562    0.0000               0.0011 *   0.4274 r
  wptr_full/U38/Y (NBUFFX8_LVT)                                             0.0780                         0.1047     0.5321 r
  wptr_full/wfull_BAR (net)                     2      35.0001                                             0.0000     0.5321 r
  wptr_full/wfull_BAR (wptr_full_ADDRSIZE10)                                                               0.0000     0.5321 r
  n27 (net)                                            35.0001                                             0.0000     0.5321 r
  U22/A (INVX4_LVT)                                               0.0000    0.0780    0.0000               0.0064 *   0.5385 r
  U22/Y (INVX4_LVT)                                                         0.0747                         0.0596     0.5981 f
  n28 (net)                                     1      21.9188                                             0.0000     0.5981 f
  io_t_wfull/DIN (D8I1025_NS)                                     0.0000    0.0747    0.0000               0.0000 *   0.5982 f
  io_t_wfull/PADIO (D8I1025_NS)                                             0.8857                         1.3961     1.9943 f
  wfull (net)                                   1     1433.8068                                            0.0000     1.9943 f
  wfull (out)                                                     0.0000    0.8857    0.0000               0.0000 *   1.9943 f
  data arrival time                                                                                                   1.9943

  clock wclk (rise edge)                                                                                   1.1800     1.1800
  clock network delay (ideal)                                                                              0.1000     1.2800
  clock uncertainty                                                                                       -0.0700     1.2100
  output external delay                                                                                    0.5000     1.7100
  data required time                                                                                                  1.7100
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.7100
  data arrival time                                                                                                  -1.9943
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.2843


  Startpoint: rptr_empty/rbin_reg_0_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rptr_empty/rempty_reg
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  rptr_empty/rbin_reg_0_/CLK (SDFFARX1_LVT)                       0.0000    0.2000    0.0000               0.0000     0.1000 r
  rptr_empty/rbin_reg_0_/Q (SDFFARX1_LVT)                                   0.0592                         0.3057     0.4057 r
  rptr_empty/n210 (net)                         1       1.7983                                             0.0000     0.4057 r
  rptr_empty/U156/A (NBUFFX8_LVT)                                 0.0000    0.0592    0.0000               0.0000 *   0.4058 r
  rptr_empty/U156/Y (NBUFFX8_LVT)                                           0.0536                         0.0887     0.4944 r
  rptr_empty/raddr_0_ (net)                     6      18.9250                                             0.0000     0.4944 r
  rptr_empty/raddr_0_ (rptr_empty_ADDRSIZE10)                                                              0.0000     0.4944 r
  n45 (net)                                            18.9250                                             0.0000     0.4944 r
  rptr_empty/IN0 (rptr_empty_ADDRSIZE10)                                                                   0.0000     0.4944 r
  rptr_empty/IN0 (net)                                 18.9250                                             0.0000     0.4944 r
  rptr_empty/U94/A1 (AND2X4_LVT)                                  0.0000    0.0536    0.0000               0.0017 *   0.4961 r
  rptr_empty/U94/Y (AND2X4_LVT)                                             0.0748                         0.1140     0.6101 r
  rptr_empty/n173 (net)                         6      13.2784                                             0.0000     0.6101 r
  rptr_empty/U11/A2 (NAND4X0_LVT)                                 0.0000    0.0748    0.0000               0.0003 *   0.6104 r
  rptr_empty/U11/Y (NAND4X0_LVT)                                            0.0989                         0.0568     0.6671 f
  rptr_empty/n126 (net)                         1       0.4603                                             0.0000     0.6671 f
  rptr_empty/U10/A3 (OA21X1_LVT)                                  0.0000    0.0989    0.0000               0.0000 *   0.6671 f
  rptr_empty/U10/Y (OA21X1_LVT)                                             0.0439                         0.1094     0.7765 f
  rptr_empty/n208 (net)                         1       1.4711                                             0.0000     0.7765 f
  rptr_empty/U151/A (NBUFFX8_LVT)                                 0.0000    0.0439    0.0000               0.0000 *   0.7765 f
  rptr_empty/U151/Y (NBUFFX8_LVT)                                           0.0479                         0.0875     0.8640 f
  rptr_empty/n104 (net)                         4      20.5706                                             0.0000     0.8640 f
  rptr_empty/U8/S0 (MUX21X1_LVT)                                  0.0000    0.0479    0.0000               0.0019 *   0.8659 f
  rptr_empty/U8/Y (MUX21X1_LVT)                                             0.0661                         0.1231     0.9890 f
  rptr_empty/n195 (net)                         1       1.3077                                             0.0000     0.9890 f
  rptr_empty/U164/A1 (XOR2X2_LVT)                                 0.0000    0.0661    0.0000               0.0000 *   0.9890 f
  rptr_empty/U164/Y (XOR2X2_LVT)                                            0.0637                         0.1449     1.1339 r
  rptr_empty/n207 (net)                         1       5.4877                                             0.0000     1.1339 r
  rptr_empty/U137/A (INVX8_LVT)                                   0.0000    0.0637    0.0000               0.0000 *   1.1339 r
  rptr_empty/U137/Y (INVX8_LVT)                                             0.0460                         0.0335     1.1674 f
  rptr_empty/n55 (net)                          1      18.5294                                             0.0000     1.1674 f
  rptr_empty/U113/A1 (AND2X1_LVT)                                 0.0000    0.0460    0.0000               0.0030 *   1.1705 f
  rptr_empty/U113/Y (AND2X1_LVT)                                            0.0304                         0.0661     1.2366 f
  rptr_empty/n159 (net)                         1       0.6841                                             0.0000     1.2366 f
  rptr_empty/U14/A1 (NAND4X0_LVT)                                 0.0000    0.0304    0.0000               0.0000 *   1.2366 f
  rptr_empty/U14/Y (NAND4X0_LVT)                                            0.0667                         0.0470     1.2836 r
  rptr_empty/n127 (net)                         1       0.6398                                             0.0000     1.2836 r
  rptr_empty/U12/A2 (NOR3X0_LVT)                                  0.0000    0.0667    0.0000               0.0000 *   1.2836 r
  rptr_empty/U12/Y (NOR3X0_LVT)                                             0.0286                         0.1069     1.3905 f
  rptr_empty/rempty_val (net)                   1       0.8602                                             0.0000     1.3905 f
  rptr_empty/rempty_reg/D (SDFFASX1_LVT)                          0.0000    0.0286    0.0000               0.0000 *   1.3905 f
  data arrival time                                                                                                   1.3905

  clock rclk (rise edge)                                                                                   1.2200     1.2200
  clock network delay (ideal)                                                                              0.1000     1.3200
  clock uncertainty                                                                                       -0.0700     1.2500
  rptr_empty/rempty_reg/CLK (SDFFASX1_LVT)                                                                 0.0000     1.2500 r
  library setup time                                                                                      -0.1705     1.0795
  data required time                                                                                                  1.0795
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0795
  data arrival time                                                                                                  -1.3905
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.3110


  Startpoint: rptr_empty/rbin_reg_0_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_5_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  rptr_empty/rbin_reg_0_/CLK (SDFFARX1_LVT)                       0.0000    0.2000    0.0000               0.0000     0.1000 r
  rptr_empty/rbin_reg_0_/Q (SDFFARX1_LVT)                                   0.0502                         0.2853     0.3853 f
  rptr_empty/n210 (net)                         1       1.7741                                             0.0000     0.3853 f
  rptr_empty/U156/A (NBUFFX8_LVT)                                 0.0000    0.0502    0.0000               0.0000 *   0.3853 f
  rptr_empty/U156/Y (NBUFFX8_LVT)                                           0.0462                         0.0891     0.4745 f
  rptr_empty/raddr_0_ (net)                     6      18.8030                                             0.0000     0.4745 f
  rptr_empty/raddr_0_ (rptr_empty_ADDRSIZE10)                                                              0.0000     0.4745 f
  n45 (net)                                            18.8030                                             0.0000     0.4745 f
  rptr_empty/IN0 (rptr_empty_ADDRSIZE10)                                                                   0.0000     0.4745 f
  rptr_empty/IN0 (net)                                 18.8030                                             0.0000     0.4745 f
  rptr_empty/U94/A1 (AND2X4_LVT)                                  0.0000    0.0462    0.0000               0.0017 *   0.4761 f
  rptr_empty/U94/Y (AND2X4_LVT)                                             0.0729                         0.1225     0.5986 f
  rptr_empty/n173 (net)                         6      13.1651                                             0.0000     0.5986 f
  rptr_empty/U91/A2 (AND4X1_LVT)                                  0.0000    0.0729    0.0000               0.0001 *   0.5988 f
  rptr_empty/U91/Y (AND4X1_LVT)                                             0.0781                         0.1422     0.7410 f
  rptr_empty/n185 (net)                         1       2.7472                                             0.0000     0.7410 f
  rptr_empty/U103/A (INVX4_LVT)                                   0.0000    0.0781    0.0000               0.0000 *   0.7410 f
  rptr_empty/U103/Y (INVX4_LVT)                                             0.0534                         0.0566     0.7976 r
  rptr_empty/n35 (net)                          5       8.1800                                             0.0000     0.7976 r
  rptr_empty/U162/A1 (XOR2X2_LVT)                                 0.0000    0.0534    0.0000               0.0003 *   0.7979 r
  rptr_empty/U162/Y (XOR2X2_LVT)                                            0.0667                         0.1405     0.9384 f
  rptr_empty/n204 (net)                         2       6.1808                                             0.0000     0.9384 f
  rptr_empty/U143/A1 (MUX21X2_LVT)                                0.0000    0.0667    0.0000               0.0002 *   0.9386 f
  rptr_empty/U143/Y (MUX21X2_LVT)                                           0.1003                         0.1662     1.1048 f
  rptr_empty/n115 (net)                         2      12.3416                                             0.0000     1.1048 f
  rptr_empty/U21/A (NBUFFX2_LVT)                                  0.0000    0.1003    0.0000               0.0011 *   1.1058 f
  rptr_empty/U21/Y (NBUFFX2_LVT)                                            0.0658                         0.1126     1.2184 f
  rptr_empty/n223 (net)                         1       9.6702                                             0.0000     1.2184 f
  rptr_empty/rptr_reg_5_/D (SDFFARX2_LVT)                         0.0000    0.0658    0.0000               0.0008 *   1.2193 f
  data arrival time                                                                                                   1.2193

  clock rclk (rise edge)                                                                                   1.2200     1.2200
  clock network delay (ideal)                                                                              0.1000     1.3200
  clock uncertainty                                                                                       -0.0700     1.2500
  rptr_empty/rptr_reg_5_/CLK (SDFFARX2_LVT)                                                                0.0000     1.2500 r
  library setup time                                                                                      -0.1923     1.0577
  data required time                                                                                                  1.0577
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0577
  data arrival time                                                                                                  -1.2193
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1616


  Startpoint: rptr_empty/rbin_reg_0_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_1_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  rptr_empty/rbin_reg_0_/CLK (SDFFARX1_LVT)                       0.0000    0.2000    0.0000               0.0000     0.1000 r
  rptr_empty/rbin_reg_0_/Q (SDFFARX1_LVT)                                   0.0592                         0.3057     0.4057 r
  rptr_empty/n210 (net)                         1       1.7983                                             0.0000     0.4057 r
  rptr_empty/U156/A (NBUFFX8_LVT)                                 0.0000    0.0592    0.0000               0.0000 *   0.4058 r
  rptr_empty/U156/Y (NBUFFX8_LVT)                                           0.0536                         0.0887     0.4944 r
  rptr_empty/raddr_0_ (net)                     6      18.9250                                             0.0000     0.4944 r
  rptr_empty/raddr_0_ (rptr_empty_ADDRSIZE10)                                                              0.0000     0.4944 r
  n45 (net)                                            18.9250                                             0.0000     0.4944 r
  rptr_empty/IN0 (rptr_empty_ADDRSIZE10)                                                                   0.0000     0.4944 r
  rptr_empty/IN0 (net)                                 18.9250                                             0.0000     0.4944 r
  rptr_empty/U109/A2 (AND2X1_LVT)                                 0.0000    0.0536    0.0000               0.0012 *   0.4956 r
  rptr_empty/U109/Y (AND2X1_LVT)                                            0.0387                         0.0655     0.5611 r
  rptr_empty/n193 (net)                         2       1.2507                                             0.0000     0.5611 r
  rptr_empty/U29/A1 (AND2X2_LVT)                                  0.0000    0.0387    0.0000               0.0000 *   0.5611 r
  rptr_empty/U29/Y (AND2X2_LVT)                                             0.0710                         0.0874     0.6485 r
  rptr_empty/n38 (net)                          2       5.4247                                             0.0000     0.6485 r
  rptr_empty/U110/A2 (OA21X2_LVT)                                 0.0000    0.0710    0.0000               0.0000 *   0.6485 r
  rptr_empty/U110/Y (OA21X2_LVT)                                            0.0928                         0.1318     0.7803 r
  rptr_empty/n42 (net)                          2       9.9075                                             0.0000     0.7803 r
  rptr_empty/U134/A (NBUFFX8_LVT)                                 0.0000    0.0928    0.0000               0.0004 *   0.7807 r
  rptr_empty/U134/Y (NBUFFX8_LVT)                                           0.0507                         0.0926     0.8733 r
  rptr_empty/n224 (net)                         2      14.1809                                             0.0000     0.8733 r
  rptr_empty/U146/A (NBUFFX4_LVT)                                 0.0000    0.0507    0.0000               0.0000 *   0.8733 r
  rptr_empty/U146/Y (NBUFFX4_LVT)                                           0.0994                         0.1173     0.9906 r
  rptr_empty/n186 (net)                         2      22.7781                                             0.0000     0.9906 r
  rptr_empty/U90/S0 (MUX21X2_LVT)                                 0.0000    0.0994    0.0000               0.0027 *   0.9933 r
  rptr_empty/U90/Y (MUX21X2_LVT)                                            0.0824                         0.1767     1.1701 f
  rptr_empty/n112 (net)                         1       7.9374                                             0.0000     1.1701 f
  rptr_empty/rptr_reg_1_/D (SDFFARX1_LVT)                         0.0000    0.0824    0.0000               0.0006 *   1.1706 f
  data arrival time                                                                                                   1.1706

  clock rclk (rise edge)                                                                                   1.2200     1.2200
  clock network delay (ideal)                                                                              0.1000     1.3200
  clock uncertainty                                                                                       -0.0700     1.2500
  rptr_empty/rptr_reg_1_/CLK (SDFFARX1_LVT)                                                                0.0000     1.2500 r
  library setup time                                                                                      -0.1907     1.0593
  data required time                                                                                                  1.0593
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0593
  data arrival time                                                                                                  -1.1706
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1114


  Startpoint: rptr_empty/rbin_reg_6_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_8_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  rptr_empty/rbin_reg_6_/CLK (SDFFARX2_LVT)                       0.0000    0.2000    0.0000               0.0000     0.1000 r
  rptr_empty/rbin_reg_6_/Q (SDFFARX2_LVT)                                   0.1266                         0.3930     0.4930 r
  rptr_empty/raddr_6_ (net)                     2      14.3631                                             0.0000     0.4930 r
  rptr_empty/raddr_6_ (rptr_empty_ADDRSIZE10)                                                              0.0000     0.4930 r
  raddr[6] (net)                                       14.3631                                             0.0000     0.4930 r
  U27/A (NBUFFX8_LVT)                                             0.0000    0.1266    0.0000               0.0003 *   0.4933 r
  U27/Y (NBUFFX8_LVT)                                                       0.0556                         0.1018     0.5951 r
  n39 (net)                                     3      14.5403                                             0.0000     0.5951 r
  rptr_empty/IN4 (rptr_empty_ADDRSIZE10)                                                                   0.0000     0.5951 r
  rptr_empty/IN4 (net)                                 14.5403                                             0.0000     0.5951 r
  rptr_empty/U122/A2 (NAND4X0_LVT)                                0.0000    0.0556    0.0000               0.0008 *   0.5958 r
  rptr_empty/U122/Y (NAND4X0_LVT)                                           0.0967                         0.0597     0.6555 f
  rptr_empty/n164 (net)                         1       0.6770                                             0.0000     0.6555 f
  rptr_empty/U117/A3 (OR3X2_LVT)                                  0.0000    0.0967    0.0000               0.0000 *   0.6555 f
  rptr_empty/U117/Y (OR3X2_LVT)                                             0.0757                         0.1348     0.7903 f
  rptr_empty/n17 (net)                          4       9.0168                                             0.0000     0.7903 f
  rptr_empty/U27/A1 (NAND2X4_LVT)                                 0.0000    0.0757    0.0000               0.0005 *   0.7909 f
  rptr_empty/U27/Y (NAND2X4_LVT)                                            0.0498                         0.1356     0.9265 r
  rptr_empty/n32 (net)                          4       9.8056                                             0.0000     0.9265 r
  rptr_empty/U116/A1 (NAND2X0_LVT)                                0.0000    0.0498    0.0000               0.0005 *   0.9270 r
  rptr_empty/U116/Y (NAND2X0_LVT)                                           0.0616                         0.0438     0.9709 f
  rptr_empty/n93 (net)                          2       1.1673                                             0.0000     0.9709 f
  rptr_empty/U22/A (NBUFFX2_LVT)                                  0.0000    0.0616    0.0000               0.0000 *   0.9709 f
  rptr_empty/U22/Y (NBUFFX2_LVT)                                            0.0491                         0.0878     1.0586 f
  rptr_empty/n177 (net)                         2       6.8466                                             0.0000     1.0586 f
  rptr_empty/U30/A4 (AO22X2_LVT)                                  0.0000    0.0491    0.0000               0.0002 *   1.0588 f
  rptr_empty/U30/Y (AO22X2_LVT)                                             0.0625                         0.1075     1.1663 f
  rptr_empty/n117 (net)                         1       6.8962                                             0.0000     1.1663 f
  rptr_empty/rptr_reg_8_/D (SDFFARX2_LVT)                         0.0000    0.0625    0.0000               0.0004 *   1.1668 f
  data arrival time                                                                                                   1.1668

  clock rclk (rise edge)                                                                                   1.2200     1.2200
  clock network delay (ideal)                                                                              0.1000     1.3200
  clock uncertainty                                                                                       -0.0700     1.2500
  rptr_empty/rptr_reg_8_/CLK (SDFFARX2_LVT)                                                                0.0000     1.2500 r
  library setup time                                                                                      -0.1911     1.0589
  data required time                                                                                                  1.0589
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0589
  data arrival time                                                                                                  -1.1668
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1078


  Startpoint: rptr_empty/rbin_reg_2_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_9_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  rptr_empty/rbin_reg_2_/CLK (SDFFASX2_LVT)                       0.0000    0.2000    0.0000               0.0000     0.1000 r
  rptr_empty/rbin_reg_2_/QN (SDFFASX2_LVT)                                  0.0871                         0.2631     0.3631 r
  rptr_empty/n227 (net)                         1       1.8106                                             0.0000     0.3631 r
  rptr_empty/U20/A (NBUFFX8_LVT)                                  0.0000    0.0871    0.0000               0.0000 *   0.3631 r
  rptr_empty/U20/Y (NBUFFX8_LVT)                                            0.1030                         0.1289     0.4920 r
  rptr_empty/raddr_2_ (net)                    11      49.7231                                             0.0000     0.4920 r
  rptr_empty/raddr_2_ (rptr_empty_ADDRSIZE10)                                                              0.0000     0.4920 r
  raddr[2] (net)                                       49.7231                                             0.0000     0.4920 r
  rptr_empty/IN6 (rptr_empty_ADDRSIZE10)                                                                   0.0000     0.4920 r
  rptr_empty/IN6 (net)                                 49.7231                                             0.0000     0.4920 r
  rptr_empty/U16/A1 (AND2X4_LVT)                                  0.0000    0.1030    0.0000               0.0068 *   0.4988 r
  rptr_empty/U16/Y (AND2X4_LVT)                                             0.0687                         0.1152     0.6140 r
  rptr_empty/n3 (net)                           1       9.5582                                             0.0000     0.6140 r
  rptr_empty/U125/A2 (NAND4X0_LVT)                                0.0000    0.0687    0.0000               0.0008 *   0.6148 r
  rptr_empty/U125/Y (NAND4X0_LVT)                                           0.1146                         0.0757     0.6905 f
  rptr_empty/n4 (net)                           2       1.3306                                             0.0000     0.6905 f
  rptr_empty/U28/A3 (OR3X1_LVT)                                   0.0000    0.1146    0.0000               0.0000 *   0.6905 f
  rptr_empty/U28/Y (OR3X1_LVT)                                              0.0625                         0.1152     0.8057 f
  rptr_empty/n31 (net)                          2       3.3293                                             0.0000     0.8057 f
  rptr_empty/U79/A1 (XNOR2X2_LVT)                                 0.0000    0.0625    0.0000               0.0000 *   0.8057 f
  rptr_empty/U79/Y (XNOR2X2_LVT)                                            0.0890                         0.1460     0.9516 f
  rptr_empty/n109 (net)                         4      12.2833                                             0.0000     0.9516 f
  rptr_empty/U92/A (INVX2_LVT)                                    0.0000    0.0890    0.0000               0.0009 *   0.9525 f
  rptr_empty/U92/Y (INVX2_LVT)                                              0.0527                         0.0529     1.0055 r
  rptr_empty/n43 (net)                          2       2.4302                                             0.0000     1.0055 r
  rptr_empty/U93/A4 (AO22X2_LVT)                                  0.0000    0.0527    0.0000               0.0000 *   1.0055 r
  rptr_empty/U93/Y (AO22X2_LVT)                                             0.1122                         0.1434     1.1489 r
  rptr_empty/n116 (net)                         1      12.3564                                             0.0000     1.1489 r
  rptr_empty/rptr_reg_9_/D (SDFFARX1_LVT)                         0.0000    0.1122    0.0000               0.0014 *   1.1502 r
  data arrival time                                                                                                   1.1502

  clock rclk (rise edge)                                                                                   1.2200     1.2200
  clock network delay (ideal)                                                                              0.1000     1.3200
  clock uncertainty                                                                                       -0.0700     1.2500
  rptr_empty/rptr_reg_9_/CLK (SDFFARX1_LVT)                                                                0.0000     1.2500 r
  library setup time                                                                                      -0.1843     1.0657
  data required time                                                                                                  1.0657
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0657
  data arrival time                                                                                                  -1.1502
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0845


  Startpoint: rptr_empty/rbin_reg_0_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_6_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  rptr_empty/rbin_reg_0_/CLK (SDFFARX1_LVT)                       0.0000    0.2000    0.0000               0.0000     0.1000 r
  rptr_empty/rbin_reg_0_/Q (SDFFARX1_LVT)                                   0.0502                         0.2853     0.3853 f
  rptr_empty/n210 (net)                         1       1.7741                                             0.0000     0.3853 f
  rptr_empty/U156/A (NBUFFX8_LVT)                                 0.0000    0.0502    0.0000               0.0000 *   0.3853 f
  rptr_empty/U156/Y (NBUFFX8_LVT)                                           0.0462                         0.0891     0.4745 f
  rptr_empty/raddr_0_ (net)                     6      18.8030                                             0.0000     0.4745 f
  rptr_empty/raddr_0_ (rptr_empty_ADDRSIZE10)                                                              0.0000     0.4745 f
  n45 (net)                                            18.8030                                             0.0000     0.4745 f
  rptr_empty/IN0 (rptr_empty_ADDRSIZE10)                                                                   0.0000     0.4745 f
  rptr_empty/IN0 (net)                                 18.8030                                             0.0000     0.4745 f
  rptr_empty/U94/A1 (AND2X4_LVT)                                  0.0000    0.0462    0.0000               0.0017 *   0.4761 f
  rptr_empty/U94/Y (AND2X4_LVT)                                             0.0729                         0.1225     0.5986 f
  rptr_empty/n173 (net)                         6      13.1651                                             0.0000     0.5986 f
  rptr_empty/U91/A2 (AND4X1_LVT)                                  0.0000    0.0729    0.0000               0.0001 *   0.5988 f
  rptr_empty/U91/Y (AND4X1_LVT)                                             0.0781                         0.1422     0.7410 f
  rptr_empty/n185 (net)                         1       2.7472                                             0.0000     0.7410 f
  rptr_empty/U103/A (INVX4_LVT)                                   0.0000    0.0781    0.0000               0.0000 *   0.7410 f
  rptr_empty/U103/Y (INVX4_LVT)                                             0.0534                         0.0566     0.7976 r
  rptr_empty/n35 (net)                          5       8.1800                                             0.0000     0.7976 r
  rptr_empty/U128/A1 (XNOR2X2_LVT)                                0.0000    0.0534    0.0000               0.0003 *   0.7979 r
  rptr_empty/U128/Y (XNOR2X2_LVT)                                           0.0496                         0.1046     0.9024 f
  rptr_empty/n170 (net)                         1       2.8292                                             0.0000     0.9024 f
  rptr_empty/U127/A (INVX4_LVT)                                   0.0000    0.0496    0.0000               0.0000 *   0.9024 f
  rptr_empty/U127/Y (INVX4_LVT)                                             0.0465                         0.0493     0.9518 r
  rptr_empty/n106 (net)                         2      10.1923                                             0.0000     0.9518 r
  rptr_empty/U83/S0 (MUX21X2_LVT)                                 0.0000    0.0465    0.0000               0.0008 *   0.9526 r
  rptr_empty/U83/Y (MUX21X2_LVT)                                            0.0973                         0.1646     1.1172 f
  rptr_empty/n118 (net)                         1      11.6769                                             0.0000     1.1172 f
  rptr_empty/rptr_reg_6_/D (SDFFARX1_LVT)                         0.0000    0.0973    0.0000               0.0012 *   1.1184 f
  data arrival time                                                                                                   1.1184

  clock rclk (rise edge)                                                                                   1.2200     1.2200
  clock network delay (ideal)                                                                              0.1000     1.3200
  clock uncertainty                                                                                       -0.0700     1.2500
  rptr_empty/rptr_reg_6_/CLK (SDFFARX1_LVT)                                                                0.0000     1.2500 r
  library setup time                                                                                      -0.1963     1.0537
  data required time                                                                                                  1.0537
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0537
  data arrival time                                                                                                  -1.1184
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0647


  Startpoint: rptr_empty/rbin_reg_6_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_7_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  rptr_empty/rbin_reg_6_/CLK (SDFFARX2_LVT)                       0.0000    0.2000    0.0000               0.0000     0.1000 r
  rptr_empty/rbin_reg_6_/Q (SDFFARX2_LVT)                                   0.1266                         0.3930     0.4930 r
  rptr_empty/raddr_6_ (net)                     2      14.3631                                             0.0000     0.4930 r
  rptr_empty/raddr_6_ (rptr_empty_ADDRSIZE10)                                                              0.0000     0.4930 r
  raddr[6] (net)                                       14.3631                                             0.0000     0.4930 r
  U27/A (NBUFFX8_LVT)                                             0.0000    0.1266    0.0000               0.0003 *   0.4933 r
  U27/Y (NBUFFX8_LVT)                                                       0.0556                         0.1018     0.5951 r
  n39 (net)                                     3      14.5403                                             0.0000     0.5951 r
  rptr_empty/IN4 (rptr_empty_ADDRSIZE10)                                                                   0.0000     0.5951 r
  rptr_empty/IN4 (net)                                 14.5403                                             0.0000     0.5951 r
  rptr_empty/U122/A2 (NAND4X0_LVT)                                0.0000    0.0556    0.0000               0.0008 *   0.5958 r
  rptr_empty/U122/Y (NAND4X0_LVT)                                           0.0967                         0.0597     0.6555 f
  rptr_empty/n164 (net)                         1       0.6770                                             0.0000     0.6555 f
  rptr_empty/U117/A3 (OR3X2_LVT)                                  0.0000    0.0967    0.0000               0.0000 *   0.6555 f
  rptr_empty/U117/Y (OR3X2_LVT)                                             0.0757                         0.1348     0.7903 f
  rptr_empty/n17 (net)                          4       9.0168                                             0.0000     0.7903 f
  rptr_empty/U27/A1 (NAND2X4_LVT)                                 0.0000    0.0757    0.0000               0.0005 *   0.7909 f
  rptr_empty/U27/Y (NAND2X4_LVT)                                            0.0498                         0.1356     0.9265 r
  rptr_empty/n32 (net)                          4       9.8056                                             0.0000     0.9265 r
  rptr_empty/U145/A1 (AND2X1_LVT)                                 0.0000    0.0498    0.0000               0.0003 *   0.9269 r
  rptr_empty/U145/Y (AND2X1_LVT)                                            0.0370                         0.0614     0.9882 r
  rptr_empty/n34 (net)                          2       1.1769                                             0.0000     0.9882 r
  rptr_empty/U160/A4 (AO22X2_LVT)                                 0.0000    0.0370    0.0000               0.0000 *   0.9882 r
  rptr_empty/U160/Y (AO22X2_LVT)                                            0.0958                         0.1288     1.1170 r
  rptr_empty/n201 (net)                         1       9.6036                                             0.0000     1.1170 r
  rptr_empty/rptr_reg_7_/D (SDFFARX1_LVT)                         0.0000    0.0958    0.0000               0.0008 *   1.1178 r
  data arrival time                                                                                                   1.1178

  clock rclk (rise edge)                                                                                   1.2200     1.2200
  clock network delay (ideal)                                                                              0.1000     1.3200
  clock uncertainty                                                                                       -0.0700     1.2500
  rptr_empty/rptr_reg_7_/CLK (SDFFARX1_LVT)                                                                0.0000     1.2500 r
  library setup time                                                                                      -0.1796     1.0704
  data required time                                                                                                  1.0704
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0704
  data arrival time                                                                                                  -1.1178
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0474


  Startpoint: rptr_empty/rbin_reg_0_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_0_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  rptr_empty/rbin_reg_0_/CLK (SDFFARX1_LVT)                       0.0000    0.2000    0.0000               0.0000     0.1000 r
  rptr_empty/rbin_reg_0_/Q (SDFFARX1_LVT)                                   0.0502                         0.2853     0.3853 f
  rptr_empty/n210 (net)                         1       1.7741                                             0.0000     0.3853 f
  rptr_empty/U156/A (NBUFFX8_LVT)                                 0.0000    0.0502    0.0000               0.0000 *   0.3853 f
  rptr_empty/U156/Y (NBUFFX8_LVT)                                           0.0462                         0.0891     0.4745 f
  rptr_empty/raddr_0_ (net)                     6      18.8030                                             0.0000     0.4745 f
  rptr_empty/raddr_0_ (rptr_empty_ADDRSIZE10)                                                              0.0000     0.4745 f
  n45 (net)                                            18.8030                                             0.0000     0.4745 f
  rptr_empty/IN0 (rptr_empty_ADDRSIZE10)                                                                   0.0000     0.4745 f
  rptr_empty/IN0 (net)                                 18.8030                                             0.0000     0.4745 f
  rptr_empty/U109/A2 (AND2X1_LVT)                                 0.0000    0.0462    0.0000               0.0012 *   0.4757 f
  rptr_empty/U109/Y (AND2X1_LVT)                                            0.0333                         0.0753     0.5509 f
  rptr_empty/n193 (net)                         2       1.2141                                             0.0000     0.5509 f
  rptr_empty/U29/A1 (AND2X2_LVT)                                  0.0000    0.0333    0.0000               0.0000 *   0.5509 f
  rptr_empty/U29/Y (AND2X2_LVT)                                             0.0748                         0.0904     0.6413 f
  rptr_empty/n38 (net)                          2       5.3976                                             0.0000     0.6413 f
  rptr_empty/U87/A3 (AOI21X2_LVT)                                 0.0000    0.0748    0.0000               0.0002 *   0.6416 f
  rptr_empty/U87/Y (AOI21X2_LVT)                                            0.0699                         0.1386     0.7802 r
  rptr_empty/n105 (net)                         2       8.4628                                             0.0000     0.7802 r
  rptr_empty/U89/S0 (MUX21X2_LVT)                                 0.0000    0.0699    0.0000               0.0003 *   0.7805 r
  rptr_empty/U89/Y (MUX21X2_LVT)                                            0.1082                         0.1855     0.9660 f
  rptr_empty/n111 (net)                         2      14.0616                                             0.0000     0.9660 f
  rptr_empty/U24/A (NBUFFX2_LVT)                                  0.0000    0.1082    0.0000               0.0000 *   0.9660 f
  rptr_empty/U24/Y (NBUFFX2_LVT)                                            0.0857                         0.1306     1.0966 f
  rptr_empty/n187 (net)                         1      14.6559                                             0.0000     1.0966 f
  rptr_empty/rptr_reg_0_/D (SDFFARX1_LVT)                         0.0000    0.0857    0.0000               0.0019 *   1.0985 f
  data arrival time                                                                                                   1.0985

  clock rclk (rise edge)                                                                                   1.2200     1.2200
  clock network delay (ideal)                                                                              0.1000     1.3200
  clock uncertainty                                                                                       -0.0700     1.2500
  rptr_empty/rptr_reg_0_/CLK (SDFFARX1_LVT)                                                                0.0000     1.2500 r
  library setup time                                                                                      -0.1920     1.0580
  data required time                                                                                                  1.0580
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0580
  data arrival time                                                                                                  -1.0985
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0405


  Startpoint: rptr_empty/rbin_reg_0_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_2_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  rptr_empty/rbin_reg_0_/CLK (SDFFARX1_LVT)                       0.0000    0.2000    0.0000               0.0000     0.1000 r
  rptr_empty/rbin_reg_0_/Q (SDFFARX1_LVT)                                   0.0592                         0.3057     0.4057 r
  rptr_empty/n210 (net)                         1       1.7983                                             0.0000     0.4057 r
  rptr_empty/U156/A (NBUFFX8_LVT)                                 0.0000    0.0592    0.0000               0.0000 *   0.4058 r
  rptr_empty/U156/Y (NBUFFX8_LVT)                                           0.0536                         0.0887     0.4944 r
  rptr_empty/raddr_0_ (net)                     6      18.9250                                             0.0000     0.4944 r
  rptr_empty/raddr_0_ (rptr_empty_ADDRSIZE10)                                                              0.0000     0.4944 r
  n45 (net)                                            18.9250                                             0.0000     0.4944 r
  rptr_empty/IN0 (rptr_empty_ADDRSIZE10)                                                                   0.0000     0.4944 r
  rptr_empty/IN0 (net)                                 18.9250                                             0.0000     0.4944 r
  rptr_empty/U94/A1 (AND2X4_LVT)                                  0.0000    0.0536    0.0000               0.0017 *   0.4961 r
  rptr_empty/U94/Y (AND2X4_LVT)                                             0.0748                         0.1140     0.6101 r
  rptr_empty/n173 (net)                         6      13.2784                                             0.0000     0.6101 r
  rptr_empty/U11/A2 (NAND4X0_LVT)                                 0.0000    0.0748    0.0000               0.0003 *   0.6104 r
  rptr_empty/U11/Y (NAND4X0_LVT)                                            0.0989                         0.0568     0.6671 f
  rptr_empty/n126 (net)                         1       0.4603                                             0.0000     0.6671 f
  rptr_empty/U10/A3 (OA21X1_LVT)                                  0.0000    0.0989    0.0000               0.0000 *   0.6671 f
  rptr_empty/U10/Y (OA21X1_LVT)                                             0.0439                         0.1094     0.7765 f
  rptr_empty/n208 (net)                         1       1.4711                                             0.0000     0.7765 f
  rptr_empty/U151/A (NBUFFX8_LVT)                                 0.0000    0.0439    0.0000               0.0000 *   0.7765 f
  rptr_empty/U151/Y (NBUFFX8_LVT)                                           0.0479                         0.0875     0.8640 f
  rptr_empty/n104 (net)                         4      20.5706                                             0.0000     0.8640 f
  rptr_empty/U25/A (INVX4_LVT)                                    0.0000    0.0479    0.0000               0.0000 *   0.8640 f
  rptr_empty/U25/Y (INVX4_LVT)                                              0.0353                         0.0384     0.9024 r
  rptr_empty/n161 (net)                         1       5.3662                                             0.0000     0.9024 r
  rptr_empty/U17/A (INVX8_LVT)                                    0.0000    0.0353    0.0000               0.0000 *   0.9024 r
  rptr_empty/U17/Y (INVX8_LVT)                                              0.0256                         0.0198     0.9222 f
  rptr_empty/n169 (net)                         1       8.5784                                             0.0000     0.9222 f
  rptr_empty/U144/A1 (MUX21X2_LVT)                                0.0000    0.0256    0.0000               0.0007 *   0.9229 f
  rptr_empty/U144/Y (MUX21X2_LVT)                                           0.1061                         0.1560     1.0789 f
  rptr_empty/n113 (net)                         2      13.5748                                             0.0000     1.0789 f
  rptr_empty/rptr_reg_2_/D (SDFFARX1_LVT)                         0.0000    0.1061    0.0000               0.0008 *   1.0797 f
  data arrival time                                                                                                   1.0797

  clock rclk (rise edge)                                                                                   1.2200     1.2200
  clock network delay (ideal)                                                                              0.1000     1.3200
  clock uncertainty                                                                                       -0.0700     1.2500
  rptr_empty/rptr_reg_2_/CLK (SDFFARX1_LVT)                                                                0.0000     1.2500 r
  library setup time                                                                                      -0.1996     1.0504
  data required time                                                                                                  1.0504
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0504
  data arrival time                                                                                                  -1.0797
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0293


  Startpoint: rptr_empty/rbin_reg_4_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_3_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  rptr_empty/rbin_reg_4_/CLK (SDFFARX2_LVT)                       0.0000    0.2000    0.0000               0.0000     0.1000 r
  rptr_empty/rbin_reg_4_/QN (SDFFARX2_LVT)                                  0.1590                         0.3147     0.4147 f
  rptr_empty/raddr_4__BAR (net)                 5      19.8379                                             0.0000     0.4147 f
  rptr_empty/raddr_4__BAR (rptr_empty_ADDRSIZE10)                                                          0.0000     0.4147 f
  n41 (net)                                            19.8379                                             0.0000     0.4147 f
  U30/A (NBUFFX8_LVT)                                             0.0000    0.1590    0.0000               0.0013 *   0.4160 f
  U30/Y (NBUFFX8_LVT)                                                       0.0649                         0.1390     0.5550 f
  n66 (net)                                     1      20.9495                                             0.0000     0.5550 f
  U29/A (INVX16_LVT)                                              0.0000    0.0649    0.0000               0.0038 *   0.5588 f
  U29/Y (INVX16_LVT)                                                        0.0837                         0.0822     0.6411 r
  n42 (net)                                     9     104.0069                                             0.0000     0.6411 r
  rptr_empty/IN2 (rptr_empty_ADDRSIZE10)                                                                   0.0000     0.6411 r
  rptr_empty/IN2 (net)                                104.0069                                             0.0000     0.6411 r
  rptr_empty/U77/A1 (NAND4X0_LVT)                                 0.0000    0.0849    0.0000               0.0166 *   0.6577 r
  rptr_empty/U77/Y (NAND4X0_LVT)                                            0.0797                         0.0510     0.7088 f
  rptr_empty/n143 (net)                         1       0.6331                                             0.0000     0.7088 f
  rptr_empty/U39/A2 (AND2X2_LVT)                                  0.0000    0.0797    0.0000               0.0000 *   0.7088 f
  rptr_empty/U39/Y (AND2X2_LVT)                                             0.0668                         0.1310     0.8397 f
  rptr_empty/n107 (net)                         3       8.3407                                             0.0000     0.8397 f
  rptr_empty/U107/A (NBUFFX2_LVT)                                 0.0000    0.0668    0.0000               0.0000 *   0.8397 f
  rptr_empty/U107/Y (NBUFFX2_LVT)                                           0.0558                         0.0950     0.9348 f
  rptr_empty/n157 (net)                         2       8.4519                                             0.0000     0.9348 f
  rptr_empty/U7/A1 (MUX21X1_LVT)                                  0.0000    0.0558    0.0000               0.0004 *   0.9352 f
  rptr_empty/U7/Y (MUX21X1_LVT)                                             0.0909                         0.1461     1.0813 f
  rptr_empty/n110 (net)                         1       4.3495                                             0.0000     1.0813 f
  rptr_empty/rptr_reg_3_/D (SDFFARX1_LVT)                         0.0000    0.0909    0.0000               0.0002 *   1.0814 f
  data arrival time                                                                                                   1.0814

  clock rclk (rise edge)                                                                                   1.2200     1.2200
  clock network delay (ideal)                                                                              0.1000     1.3200
  clock uncertainty                                                                                       -0.0700     1.2500
  rptr_empty/rptr_reg_3_/CLK (SDFFARX1_LVT)                                                                0.0000     1.2500 r
  library setup time                                                                                      -0.1939     1.0561
  data required time                                                                                                  1.0561
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0561
  data arrival time                                                                                                  -1.0814
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0253


  Startpoint: wptr_full/wbin_reg_5_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: wptr_full/wfull_reg
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  wptr_full/wbin_reg_5_/CLK (SDFFARX1_LVT)                        0.0000    0.2000    0.0000               0.0000     0.1000 r
  wptr_full/wbin_reg_5_/Q (SDFFARX1_LVT)                                    0.0933                         0.3236     0.4236 f
  wptr_full/n128 (net)                          2       6.5935                                             0.0000     0.4236 f
  wptr_full/U129/A1 (AND2X2_LVT)                                  0.0000    0.0933    0.0000               0.0003 *   0.4239 f
  wptr_full/U129/Y (AND2X2_LVT)                                             0.0679                         0.1329     0.5568 f
  wptr_full/n21 (net)                           3       8.6804                                             0.0000     0.5568 f
  wptr_full/U96/A1 (NAND4X0_LVT)                                  0.0000    0.0679    0.0000               0.0004 *   0.5572 f
  wptr_full/U96/Y (NAND4X0_LVT)                                             0.1197                         0.0876     0.6448 r
  wptr_full/n260 (net)                          2       2.0258                                             0.0000     0.6448 r
  wptr_full/U133/A (INVX2_LVT)                                    0.0000    0.1197    0.0000               0.0000 *   0.6448 r
  wptr_full/U133/Y (INVX2_LVT)                                              0.0674                         0.0359     0.6807 f
  wptr_full/n43 (net)                           2       4.4841                                             0.0000     0.6807 f
  wptr_full/U120/A2 (AND3X1_LVT)                                  0.0000    0.0674    0.0000               0.0001 *   0.6807 f
  wptr_full/U120/Y (AND3X1_LVT)                                             0.0741                         0.1181     0.7988 f
  wptr_full/n280 (net)                          1       3.0285                                             0.0000     0.7988 f
  wptr_full/U148/A (INVX4_LVT)                                    0.0000    0.0741    0.0000               0.0000 *   0.7988 f
  wptr_full/U148/Y (INVX4_LVT)                                              0.0601                         0.0641     0.8629 r
  wptr_full/n44 (net)                           2      12.2136                                             0.0000     0.8629 r
  wptr_full/U163/A1 (XOR2X2_LVT)                                  0.0000    0.0601    0.0000               0.0010 *   0.8639 r
  wptr_full/U163/Y (XOR2X2_LVT)                                             0.0745                         0.1507     1.0147 f
  wptr_full/n298 (net)                          2       8.1876                                             0.0000     1.0147 f
  wptr_full/U140/A1 (MUX21X2_LVT)                                 0.0000    0.0745    0.0000               0.0006 *   1.0152 f
  wptr_full/U140/Y (MUX21X2_LVT)                                            0.0539                         0.1167     1.1319 f
  wptr_full/n267 (net)                          1       1.6879                                             0.0000     1.1319 f
  wptr_full/U139/A1 (XNOR2X2_LVT)                                 0.0000    0.0539    0.0000               0.0000 *   1.1319 f
  wptr_full/U139/Y (XNOR2X2_LVT)                                            0.0702                         0.1363     1.2682 r
  wptr_full/n274 (net)                          1       5.7980                                             0.0000     1.2682 r
  wptr_full/U137/A1 (AND2X1_LVT)                                  0.0000    0.0702    0.0000               0.0003 *   1.2685 r
  wptr_full/U137/Y (AND2X1_LVT)                                             0.0315                         0.0587     1.3272 r
  wptr_full/n266 (net)                          1       0.6410                                             0.0000     1.3272 r
  wptr_full/U52/A3 (NAND4X0_LVT)                                  0.0000    0.0315    0.0000               0.0000 *   1.3272 r
  wptr_full/U52/Y (NAND4X0_LVT)                                             0.0712                         0.0632     1.3904 f
  wptr_full/n288 (net)                          1       0.8087                                             0.0000     1.3904 f
  wptr_full/U155/A (INVX1_LVT)                                    0.0000    0.0712    0.0000               0.0000 *   1.3904 f
  wptr_full/U155/Y (INVX1_LVT)                                              0.0517                         0.0575     1.4480 r
  wptr_full/wfull_val (net)                     1       1.9729                                             0.0000     1.4480 r
  wptr_full/wfull_reg/D (SDFFARX1_LVT)                            0.0000    0.0517    0.0000               0.0000 *   1.4480 r
  data arrival time                                                                                                   1.4480

  clock wclk (rise edge)                                                                                   1.1800     1.1800
  clock network delay (ideal)                                                                              0.1000     1.2800
  clock uncertainty                                                                                       -0.0700     1.2100
  wptr_full/wfull_reg/CLK (SDFFARX1_LVT)                                                                   0.0000     1.2100 r
  library setup time                                                                                      -0.1664     1.0436
  data required time                                                                                                  1.0436
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0436
  data arrival time                                                                                                  -1.4480
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.4044


  Startpoint: wptr_full/wbin_reg_5_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: wptr_full/wptr_reg_9_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  wptr_full/wbin_reg_5_/CLK (SDFFARX1_LVT)                        0.0000    0.2000    0.0000               0.0000     0.1000 r
  wptr_full/wbin_reg_5_/Q (SDFFARX1_LVT)                                    0.1175                         0.3506     0.4506 r
  wptr_full/n128 (net)                          2       6.6307                                             0.0000     0.4506 r
  wptr_full/U129/A1 (AND2X2_LVT)                                  0.0000    0.1175    0.0000               0.0003 *   0.4509 r
  wptr_full/U129/Y (AND2X2_LVT)                                             0.0814                         0.1128     0.5638 r
  wptr_full/n21 (net)                           3       8.7349                                             0.0000     0.5638 r
  wptr_full/U96/A1 (NAND4X0_LVT)                                  0.0000    0.0814    0.0000               0.0004 *   0.5642 r
  wptr_full/U96/Y (NAND4X0_LVT)                                             0.1334                         0.0813     0.6455 f
  wptr_full/n260 (net)                          2       2.0074                                             0.0000     0.6455 f
  wptr_full/U133/A (INVX2_LVT)                                    0.0000    0.1334    0.0000               0.0000 *   0.6455 f
  wptr_full/U133/Y (INVX2_LVT)                                              0.0807                         0.0803     0.7258 r
  wptr_full/n43 (net)                           2       4.5208                                             0.0000     0.7258 r
  wptr_full/U120/A2 (AND3X1_LVT)                                  0.0000    0.0807    0.0000               0.0001 *   0.7258 r
  wptr_full/U120/Y (AND3X1_LVT)                                             0.0703                         0.1016     0.8274 r
  wptr_full/n280 (net)                          1       3.0954                                             0.0000     0.8274 r
  wptr_full/U148/A (INVX4_LVT)                                    0.0000    0.0703    0.0000               0.0000 *   0.8275 r
  wptr_full/U148/Y (INVX4_LVT)                                              0.0540                         0.0405     0.8680 f
  wptr_full/n44 (net)                           2      12.1577                                             0.0000     0.8680 f
  wptr_full/U150/A1 (XOR2X2_LVT)                                  0.0000    0.0540    0.0000               0.0012 *   0.8692 f
  wptr_full/U150/Y (XOR2X2_LVT)                                             0.0668                         0.1434     1.0126 r
  wptr_full/n107 (net)                          2       6.1689                                             0.0000     1.0126 r
  wptr_full/U25/A (NBUFFX2_LVT)                                   0.0000    0.0668    0.0000               0.0000 *   1.0126 r
  wptr_full/U25/Y (NBUFFX2_LVT)                                             0.0555                         0.0791     1.0917 r
  wptr_full/n273 (net)                          2       5.8920                                             0.0000     1.0917 r
  wptr_full/U72/S0 (MUX21X2_LVT)                                  0.0000    0.0555    0.0000               0.0003 *   1.0920 r
  wptr_full/U72/Y (MUX21X2_LVT)                                             0.0870                         0.1512     1.2432 f
  wptr_full/n122 (net)                          1       7.1586                                             0.0000     1.2432 f
  wptr_full/wptr_reg_9_/D (SDFFARX1_LVT)                          0.0000    0.0870    0.0000               0.0005 *   1.2437 f
  data arrival time                                                                                                   1.2437

  clock wclk (rise edge)                                                                                   1.1800     1.1800
  clock network delay (ideal)                                                                              0.1000     1.2800
  clock uncertainty                                                                                       -0.0700     1.2100
  wptr_full/wptr_reg_9_/CLK (SDFFARX1_LVT)                                                                 0.0000     1.2100 r
  library setup time                                                                                      -0.1924     1.0176
  data required time                                                                                                  1.0176
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0176
  data arrival time                                                                                                  -1.2437
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.2261


  Startpoint: wptr_full/wbin_reg_3_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: wptr_full/wptr_reg_7_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  wptr_full/wbin_reg_3_/CLK (SDFFARX1_LVT)                        0.0000    0.2000    0.0000               0.0000     0.1000 r
  wptr_full/wbin_reg_3_/Q (SDFFARX1_LVT)                                    0.0595                         0.3060     0.4060 r
  wptr_full/n214 (net)                          1       1.8225                                             0.0000     0.4060 r
  wptr_full/U64/A (NBUFFX8_LVT)                                   0.0000    0.0595    0.0000               0.0000 *   0.4060 r
  wptr_full/U64/Y (NBUFFX8_LVT)                                             0.0543                         0.0893     0.4953 r
  wptr_full/n130 (net)                          4      19.4141                                             0.0000     0.4953 r
  wptr_full/U115/A1 (AND2X2_LVT)                                  0.0000    0.0543    0.0000               0.0018 *   0.4971 r
  wptr_full/U115/Y (AND2X2_LVT)                                             0.0783                         0.0992     0.5963 r
  wptr_full/n245 (net)                          2       7.4355                                             0.0000     0.5963 r
  wptr_full/U58/A2 (NAND4X0_LVT)                                  0.0000    0.0783    0.0000               0.0005 *   0.5968 r
  wptr_full/U58/Y (NAND4X0_LVT)                                             0.0746                         0.0617     0.6585 f
  wptr_full/n249 (net)                          1       0.6638                                             0.0000     0.6585 f
  wptr_full/U118/A1 (OR2X4_LVT)                                   0.0000    0.0746    0.0000               0.0000 *   0.6585 f
  wptr_full/U118/Y (OR2X4_LVT)                                              0.0742                         0.1480     0.8065 f
  wptr_full/n39 (net)                           7      17.9641                                             0.0000     0.8065 f
  wptr_full/U136/S0 (MUX21X2_LVT)                                 0.0000    0.0742    0.0000               0.0011 *   0.8076 f
  wptr_full/U136/Y (MUX21X2_LVT)                                            0.0980                         0.1747     0.9823 f
  wptr_full/n276 (net)                          2      10.6615                                             0.0000     0.9823 f
  wptr_full/U66/S0 (MUX21X2_LVT)                                  0.0000    0.0980    0.0000               0.0000 *   0.9823 f
  wptr_full/U66/Y (MUX21X2_LVT)                                             0.0922                         0.1845     1.1668 f
  wptr_full/n126 (net)                          1      10.1418                                             0.0000     1.1668 f
  wptr_full/wptr_reg_7_/D (SDFFARX1_LVT)                          0.0000    0.0922    0.0000               0.0009 *   1.1677 f
  data arrival time                                                                                                   1.1677

  clock wclk (rise edge)                                                                                   1.1800     1.1800
  clock network delay (ideal)                                                                              0.1000     1.2800
  clock uncertainty                                                                                       -0.0700     1.2100
  wptr_full/wptr_reg_7_/CLK (SDFFARX1_LVT)                                                                 0.0000     1.2100 r
  library setup time                                                                                      -0.1944     1.0156
  data required time                                                                                                  1.0156
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0156
  data arrival time                                                                                                  -1.1677
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1521


  Startpoint: wptr_full/wbin_reg_3_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: wptr_full/wptr_reg_6_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  wptr_full/wbin_reg_3_/CLK (SDFFARX1_LVT)                        0.0000    0.2000    0.0000               0.0000     0.1000 r
  wptr_full/wbin_reg_3_/Q (SDFFARX1_LVT)                                    0.0595                         0.3060     0.4060 r
  wptr_full/n214 (net)                          1       1.8225                                             0.0000     0.4060 r
  wptr_full/U64/A (NBUFFX8_LVT)                                   0.0000    0.0595    0.0000               0.0000 *   0.4060 r
  wptr_full/U64/Y (NBUFFX8_LVT)                                             0.0543                         0.0893     0.4953 r
  wptr_full/n130 (net)                          4      19.4141                                             0.0000     0.4953 r
  wptr_full/U115/A1 (AND2X2_LVT)                                  0.0000    0.0543    0.0000               0.0018 *   0.4971 r
  wptr_full/U115/Y (AND2X2_LVT)                                             0.0783                         0.0992     0.5963 r
  wptr_full/n245 (net)                          2       7.4355                                             0.0000     0.5963 r
  wptr_full/U58/A2 (NAND4X0_LVT)                                  0.0000    0.0783    0.0000               0.0005 *   0.5968 r
  wptr_full/U58/Y (NAND4X0_LVT)                                             0.0746                         0.0617     0.6585 f
  wptr_full/n249 (net)                          1       0.6638                                             0.0000     0.6585 f
  wptr_full/U118/A1 (OR2X4_LVT)                                   0.0000    0.0746    0.0000               0.0000 *   0.6585 f
  wptr_full/U118/Y (OR2X4_LVT)                                              0.0742                         0.1480     0.8065 f
  wptr_full/n39 (net)                           7      17.9641                                             0.0000     0.8065 f
  wptr_full/U147/S0 (MUX21X2_LVT)                                 0.0000    0.0742    0.0000               0.0007 *   0.8072 f
  wptr_full/U147/Y (MUX21X2_LVT)                                            0.0923                         0.1689     0.9760 f
  wptr_full/n52 (net)                           2       9.1161                                             0.0000     0.9760 f
  wptr_full/U131/A1 (MUX21X2_LVT)                                 0.0000    0.0923    0.0000               0.0007 *   0.9767 f
  wptr_full/U131/Y (MUX21X2_LVT)                                            0.0585                         0.1255     1.1023 f
  wptr_full/n117 (net)                          2       1.9262                                             0.0000     1.1023 f
  wptr_full/U24/A (NBUFFX2_LVT)                                   0.0000    0.0585    0.0000               0.0000 *   1.1023 f
  wptr_full/U24/Y (NBUFFX2_LVT)                                             0.0367                         0.0756     1.1778 f
  wptr_full/n216 (net)                          1       3.5299                                             0.0000     1.1778 f
  wptr_full/wptr_reg_6_/D (SDFFARX2_LVT)                          0.0000    0.0367    0.0000               0.0001 *   1.1780 f
  data arrival time                                                                                                   1.1780

  clock wclk (rise edge)                                                                                   1.1800     1.1800
  clock network delay (ideal)                                                                              0.1000     1.2800
  clock uncertainty                                                                                       -0.0700     1.2100
  wptr_full/wptr_reg_6_/CLK (SDFFARX2_LVT)                                                                 0.0000     1.2100 r
  library setup time                                                                                      -0.1819     1.0281
  data required time                                                                                                  1.0281
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0281
  data arrival time                                                                                                  -1.1780
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1499


  Startpoint: wptr_full/wbin_reg_0_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: wptr_full/wptr_reg_2_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  wptr_full/wbin_reg_0_/CLK (SDFFARX1_LVT)                        0.0000    0.2000    0.0000               0.0000     0.1000 r
  wptr_full/wbin_reg_0_/Q (SDFFARX1_LVT)                                    0.0835                         0.3159     0.4159 f
  wptr_full/n133 (net)                          5       5.5433                                             0.0000     0.4159 f
  wptr_full/U112/A1 (AND2X4_LVT)                                  0.0000    0.0835    0.0000               0.0001 *   0.4161 f
  wptr_full/U112/Y (AND2X4_LVT)                                             0.0693                         0.1386     0.5546 f
  wptr_full/n242 (net)                          3      11.5852                                             0.0000     0.5546 f
  wptr_full/U143/A2 (AND2X1_LVT)                                  0.0000    0.0693    0.0000               0.0009 *   0.5555 f
  wptr_full/U143/Y (AND2X1_LVT)                                             0.0485                         0.1012     0.6566 f
  wptr_full/n271 (net)                          2       3.1052                                             0.0000     0.6566 f
  wptr_full/U104/A1 (AO21X1_LVT)                                  0.0000    0.0485    0.0000               0.0001 *   0.6567 f
  wptr_full/U104/Y (AO21X1_LVT)                                             0.0505                         0.0965     0.7533 f
  wptr_full/n32 (net)                           2       1.2031                                             0.0000     0.7533 f
  wptr_full/U30/A1 (AND2X2_LVT)                                   0.0000    0.0505    0.0000               0.0000 *   0.7533 f
  wptr_full/U30/Y (AND2X2_LVT)                                              0.0669                         0.1087     0.8620 f
  wptr_full/n240 (net)                          2       7.9535                                             0.0000     0.8620 f
  wptr_full/U59/A1 (MUX21X2_LVT)                                  0.0000    0.0669    0.0000               0.0005 *   0.8625 f
  wptr_full/U59/Y (MUX21X2_LVT)                                             0.1056                         0.1723     1.0348 f
  wptr_full/n121 (net)                          2      13.8426                                             0.0000     1.0348 f
  wptr_full/U26/A (NBUFFX2_LVT)                                   0.0000    0.1056    0.0000               0.0000 *   1.0349 f
  wptr_full/U26/Y (NBUFFX2_LVT)                                             0.0786                         0.1242     1.1590 f
  wptr_full/n269 (net)                          1      12.8550                                             0.0000     1.1590 f
  wptr_full/wptr_reg_2_/D (SDFFARX2_LVT)                          0.0000    0.0786    0.0000               0.0015 *   1.1605 f
  data arrival time                                                                                                   1.1605

  clock wclk (rise edge)                                                                                   1.1800     1.1800
  clock network delay (ideal)                                                                              0.1000     1.2800
  clock uncertainty                                                                                       -0.0700     1.2100
  wptr_full/wptr_reg_2_/CLK (SDFFARX2_LVT)                                                                 0.0000     1.2100 r
  library setup time                                                                                      -0.1975     1.0125
  data required time                                                                                                  1.0125
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0125
  data arrival time                                                                                                  -1.1605
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1480


  Startpoint: wptr_full/wbin_reg_5_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: wptr_full/wptr_reg_8_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  wptr_full/wbin_reg_5_/CLK (SDFFARX1_LVT)                        0.0000    0.2000    0.0000               0.0000     0.1000 r
  wptr_full/wbin_reg_5_/Q (SDFFARX1_LVT)                                    0.0933                         0.3236     0.4236 f
  wptr_full/n128 (net)                          2       6.5935                                             0.0000     0.4236 f
  wptr_full/U129/A1 (AND2X2_LVT)                                  0.0000    0.0933    0.0000               0.0003 *   0.4239 f
  wptr_full/U129/Y (AND2X2_LVT)                                             0.0679                         0.1329     0.5568 f
  wptr_full/n21 (net)                           3       8.6804                                             0.0000     0.5568 f
  wptr_full/U96/A1 (NAND4X0_LVT)                                  0.0000    0.0679    0.0000               0.0004 *   0.5572 f
  wptr_full/U96/Y (NAND4X0_LVT)                                             0.1197                         0.0876     0.6448 r
  wptr_full/n260 (net)                          2       2.0258                                             0.0000     0.6448 r
  wptr_full/U133/A (INVX2_LVT)                                    0.0000    0.1197    0.0000               0.0000 *   0.6448 r
  wptr_full/U133/Y (INVX2_LVT)                                              0.0674                         0.0359     0.6807 f
  wptr_full/n43 (net)                           2       4.4841                                             0.0000     0.6807 f
  wptr_full/U120/A2 (AND3X1_LVT)                                  0.0000    0.0674    0.0000               0.0001 *   0.6807 f
  wptr_full/U120/Y (AND3X1_LVT)                                             0.0741                         0.1181     0.7988 f
  wptr_full/n280 (net)                          1       3.0285                                             0.0000     0.7988 f
  wptr_full/U148/A (INVX4_LVT)                                    0.0000    0.0741    0.0000               0.0000 *   0.7988 f
  wptr_full/U148/Y (INVX4_LVT)                                              0.0601                         0.0641     0.8629 r
  wptr_full/n44 (net)                           2      12.2136                                             0.0000     0.8629 r
  wptr_full/U163/A1 (XOR2X2_LVT)                                  0.0000    0.0601    0.0000               0.0010 *   0.8639 r
  wptr_full/U163/Y (XOR2X2_LVT)                                             0.0745                         0.1507     1.0147 f
  wptr_full/n298 (net)                          2       8.1876                                             0.0000     1.0147 f
  wptr_full/U101/A1 (MUX21X2_LVT)                                 0.0000    0.0745    0.0000               0.0002 *   1.0148 f
  wptr_full/U101/Y (MUX21X2_LVT)                                            0.0718                         0.1386     1.1535 f
  wptr_full/n116 (net)                          1       5.4414                                             0.0000     1.1535 f
  wptr_full/wptr_reg_8_/D (SDFFARX1_LVT)                          0.0000    0.0718    0.0000               0.0003 *   1.1537 f
  data arrival time                                                                                                   1.1537

  clock wclk (rise edge)                                                                                   1.1800     1.1800
  clock network delay (ideal)                                                                              0.1000     1.2800
  clock uncertainty                                                                                       -0.0700     1.2100
  wptr_full/wptr_reg_8_/CLK (SDFFARX1_LVT)                                                                 0.0000     1.2100 r
  library setup time                                                                                      -0.1868     1.0232
  data required time                                                                                                  1.0232
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0232
  data arrival time                                                                                                  -1.1537
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1305


  Startpoint: wptr_full/wbin_reg_0_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: wptr_full/wptr_reg_3_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  wptr_full/wbin_reg_0_/CLK (SDFFARX1_LVT)                        0.0000    0.2000    0.0000               0.0000     0.1000 r
  wptr_full/wbin_reg_0_/Q (SDFFARX1_LVT)                                    0.0835                         0.3159     0.4159 f
  wptr_full/n133 (net)                          5       5.5433                                             0.0000     0.4159 f
  wptr_full/U157/A1 (AND2X4_LVT)                                  0.0000    0.0835    0.0000               0.0001 *   0.4161 f
  wptr_full/U157/Y (AND2X4_LVT)                                             0.0754                         0.1453     0.5614 f
  wptr_full/n293 (net)                          4      14.7112                                             0.0000     0.5614 f
  wptr_full/U37/A2 (AND2X2_LVT)                                   0.0000    0.0754    0.0000               0.0014 *   0.5628 f
  wptr_full/U37/Y (AND2X2_LVT)                                              0.0603                         0.1227     0.6855 f
  wptr_full/n278 (net)                          1       6.6920                                             0.0000     0.6855 f
  wptr_full/U105/A1 (NAND2X0_LVT)                                 0.0000    0.0603    0.0000               0.0004 *   0.6859 f
  wptr_full/U105/Y (NAND2X0_LVT)                                            0.1268                         0.0767     0.7626 r
  wptr_full/n287 (net)                          2       1.2494                                             0.0000     0.7626 r
  wptr_full/U30/A2 (AND2X2_LVT)                                   0.0000    0.1268    0.0000               0.0000 *   0.7626 r
  wptr_full/U30/Y (AND2X2_LVT)                                              0.0764                         0.1150     0.8776 r
  wptr_full/n240 (net)                          2       7.9991                                             0.0000     0.8776 r
  wptr_full/U29/A (NBUFFX2_LVT)                                   0.0000    0.0764    0.0000               0.0000 *   0.8776 r
  wptr_full/U29/Y (NBUFFX2_LVT)                                             0.0555                         0.0797     0.9574 r
  wptr_full/n279 (net)                          2       5.7038                                             0.0000     0.9574 r
  wptr_full/U154/S0 (MUX21X2_LVT)                                 0.0000    0.0555    0.0000               0.0000 *   0.9574 r
  wptr_full/U154/Y (MUX21X2_LVT)                                            0.0812                         0.1516     1.1090 f
  wptr_full/n286 (net)                          1       7.2491                                             0.0000     1.1090 f
  wptr_full/wptr_reg_3_/D (SDFFARX1_LVT)                          0.0000    0.0812    0.0000               0.0005 *   1.1095 f
  data arrival time                                                                                                   1.1095

  clock wclk (rise edge)                                                                                   1.1800     1.1800
  clock network delay (ideal)                                                                              0.1000     1.2800
  clock uncertainty                                                                                       -0.0700     1.2100
  wptr_full/wptr_reg_3_/CLK (SDFFARX1_LVT)                                                                 0.0000     1.2100 r
  library setup time                                                                                      -0.1903     1.0197
  data required time                                                                                                  1.0197
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0197
  data arrival time                                                                                                  -1.1095
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0898


  Startpoint: wptr_full/wbin_reg_0_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: wptr_full/wptr_reg_4_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  wptr_full/wbin_reg_0_/CLK (SDFFARX1_LVT)                        0.0000    0.2000    0.0000               0.0000     0.1000 r
  wptr_full/wbin_reg_0_/Q (SDFFARX1_LVT)                                    0.0835                         0.3159     0.4159 f
  wptr_full/n133 (net)                          5       5.5433                                             0.0000     0.4159 f
  wptr_full/U157/A1 (AND2X4_LVT)                                  0.0000    0.0835    0.0000               0.0001 *   0.4161 f
  wptr_full/U157/Y (AND2X4_LVT)                                             0.0754                         0.1453     0.5614 f
  wptr_full/n293 (net)                          4      14.7112                                             0.0000     0.5614 f
  wptr_full/U62/A2 (AND2X4_LVT)                                   0.0000    0.0754    0.0000               0.0014 *   0.5628 f
  wptr_full/U62/Y (AND2X4_LVT)                                              0.0680                         0.1377     0.7005 f
  wptr_full/n27 (net)                           2      10.4038                                             0.0000     0.7005 f
  wptr_full/U55/A1 (NAND3X0_LVT)                                  0.0000    0.0680    0.0000               0.0009 *   0.7014 f
  wptr_full/U55/Y (NAND3X0_LVT)                                             0.1300                         0.0775     0.7789 r
  wptr_full/n195 (net)                          1       1.7618                                             0.0000     0.7789 r
  wptr_full/U54/A1 (XNOR2X2_LVT)                                  0.0000    0.1300    0.0000               0.0000 *   0.7789 r
  wptr_full/U54/Y (XNOR2X2_LVT)                                             0.0696                         0.1563     0.9352 r
  wptr_full/n193 (net)                          1       5.4910                                             0.0000     0.9352 r
  wptr_full/U27/A (INVX8_LVT)                                     0.0000    0.0696    0.0000               0.0000 *   0.9352 r
  wptr_full/U27/Y (INVX8_LVT)                                               0.0459                         0.0308     0.9660 f
  wptr_full/n113 (net)                          4      15.9101                                             0.0000     0.9660 f
  wptr_full/U31/A1 (MUX21X2_LVT)                                  0.0000    0.0459    0.0000               0.0009 *   0.9669 f
  wptr_full/U31/Y (MUX21X2_LVT)                                             0.0745                         0.1315     1.0984 f
  wptr_full/n123 (net)                          1       6.1859                                             0.0000     1.0984 f
  wptr_full/wptr_reg_4_/D (SDFFARX1_LVT)                          0.0000    0.0745    0.0000               0.0004 *   1.0988 f
  data arrival time                                                                                                   1.0988

  clock wclk (rise edge)                                                                                   1.1800     1.1800
  clock network delay (ideal)                                                                              0.1000     1.2800
  clock uncertainty                                                                                       -0.0700     1.2100
  wptr_full/wptr_reg_4_/CLK (SDFFARX1_LVT)                                                                 0.0000     1.2100 r
  library setup time                                                                                      -0.1878     1.0222
  data required time                                                                                                  1.0222
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0222
  data arrival time                                                                                                  -1.0988
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0766


  Startpoint: wptr_full/wbin_reg_5_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: wptr_full/wbin_reg_9_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  wptr_full/wbin_reg_5_/CLK (SDFFARX1_LVT)                        0.0000    0.2000    0.0000               0.0000     0.1000 r
  wptr_full/wbin_reg_5_/Q (SDFFARX1_LVT)                                    0.0933                         0.3236     0.4236 f
  wptr_full/n128 (net)                          2       6.5935                                             0.0000     0.4236 f
  wptr_full/U129/A1 (AND2X2_LVT)                                  0.0000    0.0933    0.0000               0.0003 *   0.4239 f
  wptr_full/U129/Y (AND2X2_LVT)                                             0.0679                         0.1329     0.5568 f
  wptr_full/n21 (net)                           3       8.6804                                             0.0000     0.5568 f
  wptr_full/U96/A1 (NAND4X0_LVT)                                  0.0000    0.0679    0.0000               0.0004 *   0.5572 f
  wptr_full/U96/Y (NAND4X0_LVT)                                             0.1197                         0.0876     0.6448 r
  wptr_full/n260 (net)                          2       2.0258                                             0.0000     0.6448 r
  wptr_full/U133/A (INVX2_LVT)                                    0.0000    0.1197    0.0000               0.0000 *   0.6448 r
  wptr_full/U133/Y (INVX2_LVT)                                              0.0674                         0.0359     0.6807 f
  wptr_full/n43 (net)                           2       4.4841                                             0.0000     0.6807 f
  wptr_full/U120/A2 (AND3X1_LVT)                                  0.0000    0.0674    0.0000               0.0001 *   0.6807 f
  wptr_full/U120/Y (AND3X1_LVT)                                             0.0741                         0.1181     0.7988 f
  wptr_full/n280 (net)                          1       3.0285                                             0.0000     0.7988 f
  wptr_full/U148/A (INVX4_LVT)                                    0.0000    0.0741    0.0000               0.0000 *   0.7988 f
  wptr_full/U148/Y (INVX4_LVT)                                              0.0601                         0.0641     0.8629 r
  wptr_full/n44 (net)                           2      12.2136                                             0.0000     0.8629 r
  wptr_full/U150/A1 (XOR2X2_LVT)                                  0.0000    0.0601    0.0000               0.0012 *   0.8641 r
  wptr_full/U150/Y (XOR2X2_LVT)                                             0.0665                         0.1413     1.0054 f
  wptr_full/n107 (net)                          2       6.1355                                             0.0000     1.0054 f
  wptr_full/U25/A (NBUFFX2_LVT)                                   0.0000    0.0665    0.0000               0.0000 *   1.0054 f
  wptr_full/U25/Y (NBUFFX2_LVT)                                             0.0460                         0.0868     1.0922 f
  wptr_full/n273 (net)                          2       5.8512                                             0.0000     1.0922 f
  wptr_full/wbin_reg_9_/D (SDFFARX2_LVT)                          0.0000    0.0460    0.0000               0.0002 *   1.0924 f
  data arrival time                                                                                                   1.0924

  clock wclk (rise edge)                                                                                   1.1800     1.1800
  clock network delay (ideal)                                                                              0.1000     1.2800
  clock uncertainty                                                                                       -0.0700     1.2100
  wptr_full/wbin_reg_9_/CLK (SDFFARX2_LVT)                                                                 0.0000     1.2100 r
  library setup time                                                                                      -0.1852     1.0248
  data required time                                                                                                  1.0248
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0248
  data arrival time                                                                                                  -1.0924
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0676


  Startpoint: wptr_full/wbin_reg_0_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: wptr_full/wptr_reg_5_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  wptr_full/wbin_reg_0_/CLK (SDFFARX1_LVT)                        0.0000    0.2000    0.0000               0.0000     0.1000 r
  wptr_full/wbin_reg_0_/Q (SDFFARX1_LVT)                                    0.0835                         0.3159     0.4159 f
  wptr_full/n133 (net)                          5       5.5433                                             0.0000     0.4159 f
  wptr_full/U157/A1 (AND2X4_LVT)                                  0.0000    0.0835    0.0000               0.0001 *   0.4161 f
  wptr_full/U157/Y (AND2X4_LVT)                                             0.0754                         0.1453     0.5614 f
  wptr_full/n293 (net)                          4      14.7112                                             0.0000     0.5614 f
  wptr_full/U62/A2 (AND2X4_LVT)                                   0.0000    0.0754    0.0000               0.0014 *   0.5628 f
  wptr_full/U62/Y (AND2X4_LVT)                                              0.0680                         0.1377     0.7005 f
  wptr_full/n27 (net)                           2      10.4038                                             0.0000     0.7005 f
  wptr_full/U55/A1 (NAND3X0_LVT)                                  0.0000    0.0680    0.0000               0.0009 *   0.7014 f
  wptr_full/U55/Y (NAND3X0_LVT)                                             0.1300                         0.0775     0.7789 r
  wptr_full/n195 (net)                          1       1.7618                                             0.0000     0.7789 r
  wptr_full/U54/A1 (XNOR2X2_LVT)                                  0.0000    0.1300    0.0000               0.0000 *   0.7789 r
  wptr_full/U54/Y (XNOR2X2_LVT)                                             0.0696                         0.1563     0.9352 r
  wptr_full/n193 (net)                          1       5.4910                                             0.0000     0.9352 r
  wptr_full/U27/A (INVX8_LVT)                                     0.0000    0.0696    0.0000               0.0000 *   0.9352 r
  wptr_full/U27/Y (INVX8_LVT)                                               0.0459                         0.0308     0.9660 f
  wptr_full/n113 (net)                          4      15.9101                                             0.0000     0.9660 f
  wptr_full/U46/S0 (MUX21X2_LVT)                                  0.0000    0.0459    0.0000               0.0014 *   0.9674 f
  wptr_full/U46/Y (MUX21X2_LVT)                                             0.0560                         0.1182     1.0856 f
  wptr_full/n125 (net)                          1       1.8805                                             0.0000     1.0856 f
  wptr_full/wptr_reg_5_/D (SDFFARX1_LVT)                          0.0000    0.0560    0.0000               0.0000 *   1.0856 f
  data arrival time                                                                                                   1.0856

  clock wclk (rise edge)                                                                                   1.1800     1.1800
  clock network delay (ideal)                                                                              0.1000     1.2800
  clock uncertainty                                                                                       -0.0700     1.2100
  wptr_full/wptr_reg_5_/CLK (SDFFARX1_LVT)                                                                 0.0000     1.2100 r
  library setup time                                                                                      -0.1811     1.0289
  data required time                                                                                                  1.0289
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0289
  data arrival time                                                                                                  -1.0856
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0567


  Startpoint: wptr_full/wbin_reg_1_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: wptr_full/wbin_reg_10_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  wptr_full/wbin_reg_1_/CLK (SDFFARX2_LVT)                        0.0000    0.2000    0.0000               0.0000     0.1000 r
  wptr_full/wbin_reg_1_/Q (SDFFARX2_LVT)                                    0.1014                         0.3736     0.4736 r
  wptr_full/n301 (net)                          2      10.0732                                             0.0000     0.4736 r
  wptr_full/U144/A (NBUFFX8_LVT)                                  0.0000    0.1014    0.0000               0.0001 *   0.4737 r
  wptr_full/U144/Y (NBUFFX8_LVT)                                            0.0655                         0.1061     0.5798 r
  wptr_full/n132 (net)                          8      24.0374                                             0.0000     0.5798 r
  wptr_full/U71/A3 (NAND3X0_LVT)                                  0.0000    0.0655    0.0000               0.0027 *   0.5825 r
  wptr_full/U71/Y (NAND3X0_LVT)                                             0.1262                         0.0809     0.6634 f
  wptr_full/n225 (net)                          1       2.0350                                             0.0000     0.6634 f
  wptr_full/U73/A2 (NOR4X0_LVT)                                   0.0000    0.1262    0.0000               0.0000 *   0.6635 f
  wptr_full/U73/Y (NOR4X0_LVT)                                              0.0513                         0.2052     0.8687 r
  wptr_full/n300 (net)                          1       2.8416                                             0.0000     0.8687 r
  wptr_full/U164/A (INVX4_LVT)                                    0.0000    0.0513    0.0000               0.0000 *   0.8687 r
  wptr_full/U164/Y (INVX4_LVT)                                              0.0616                         0.0509     0.9197 f
  wptr_full/n19 (net)                           4      20.1785                                             0.0000     0.9197 f
  wptr_full/U156/A1 (XOR2X2_LVT)                                  0.0000    0.0616    0.0000               0.0016 *   0.9212 f
  wptr_full/U156/Y (XOR2X2_LVT)                                             0.0647                         0.1395     1.0607 r
  wptr_full/n120 (net)                          1       4.6575                                             0.0000     1.0607 r
  wptr_full/wbin_reg_10_/D (SDFFARX2_LVT)                         0.0000    0.0647    0.0000               0.0002 *   1.0609 r
  data arrival time                                                                                                   1.0609

  clock wclk (rise edge)                                                                                   1.1800     1.1800
  clock network delay (ideal)                                                                              0.1000     1.2800
  clock uncertainty                                                                                       -0.0700     1.2100
  wptr_full/wbin_reg_10_/CLK (SDFFARX2_LVT)                                                                0.0000     1.2100 r
  library setup time                                                                                      -0.1804     1.0296
  data required time                                                                                                  1.0296
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0296
  data arrival time                                                                                                  -1.0609
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0314


  Startpoint: wptr_full/wbin_reg_0_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: wptr_full/wptr_reg_1_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  wptr_full/wbin_reg_0_/CLK (SDFFARX1_LVT)                        0.0000    0.2000    0.0000               0.0000     0.1000 r
  wptr_full/wbin_reg_0_/Q (SDFFARX1_LVT)                                    0.0835                         0.3159     0.4159 f
  wptr_full/n133 (net)                          5       5.5433                                             0.0000     0.4159 f
  wptr_full/U5/A1 (AND2X2_LVT)                                    0.0000    0.0835    0.0000               0.0001 *   0.4161 f
  wptr_full/U5/Y (AND2X2_LVT)                                               0.0610                         0.1224     0.5385 f
  wptr_full/n51 (net)                           3       7.1109                                             0.0000     0.5385 f
  wptr_full/U162/A2 (AND2X1_LVT)                                  0.0000    0.0610    0.0000               0.0002 *   0.5388 f
  wptr_full/U162/Y (AND2X1_LVT)                                             0.0525                         0.0783     0.6171 f
  wptr_full/n3 (net)                            1       0.7058                                             0.0000     0.6171 f
  wptr_full/U161/A2 (OR2X2_LVT)                                   0.0000    0.0525    0.0000               0.0000 *   0.6171 f
  wptr_full/U161/Y (OR2X2_LVT)                                              0.0467                         0.0886     0.7057 f
  wptr_full/n6 (net)                            2       5.1299                                             0.0000     0.7057 f
  wptr_full/U9/A1 (AND2X4_LVT)                                    0.0000    0.0467    0.0000               0.0002 *   0.7059 f
  wptr_full/U9/Y (AND2X4_LVT)                                               0.0722                         0.1226     0.8285 f
  wptr_full/n115 (net)                          3      13.1124                                             0.0000     0.8285 f
  wptr_full/U100/S0 (MUX21X2_LVT)                                 0.0000    0.0722    0.0000               0.0005 *   0.8291 f
  wptr_full/U100/Y (MUX21X2_LVT)                                            0.1101                         0.1903     1.0194 f
  wptr_full/n118 (net)                          2      15.0573                                             0.0000     1.0194 f
  wptr_full/wptr_reg_1_/D (SDFFARX1_LVT)                          0.0000    0.1101    0.0000               0.0004 *   1.0198 f
  data arrival time                                                                                                   1.0198

  clock wclk (rise edge)                                                                                   1.1800     1.1800
  clock network delay (ideal)                                                                              0.1000     1.2800
  clock uncertainty                                                                                       -0.0700     1.2100
  wptr_full/wptr_reg_1_/CLK (SDFFARX1_LVT)                                                                 0.0000     1.2100 r
  library setup time                                                                                      -0.2011     1.0089
  data required time                                                                                                  1.0089
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0089
  data arrival time                                                                                                  -1.0198
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0109


1
