
{ 
    crc :  7195820890250573935  , 
    ccp_crc :  0  , 
    cmdline : " -wto b3607008cb68435185361db4ce132f70 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot posit_adder_8bit_tb_v_func_synth xil_defaultlib.posit_adder_8bit_tb_v xil_defaultlib.glbl" , 
    buildDate : "Dec  6 2018" , 
    buildTime : "23:39:36" , 
    linkCmd : "/usr/bin/gcc -Wa,-W  -O -fPIC  -m64  -Wl,--no-as-needed  -Wl,--unresolved-symbols=ignore-all  -o \"xsim.dir/posit_adder_8bit_tb_v_func_synth/xsimk\"   \"xsim.dir/posit_adder_8bit_tb_v_func_synth/obj/xsim_0.lnx64.o\" \"xsim.dir/posit_adder_8bit_tb_v_func_synth/obj/xsim_1.lnx64.o\" -L\"/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/lib/lnx64.o\" -lrdi_simulator_kernel  -lrdi_simbridge_kernel" , 
    aggregate_nets : 
    [ 
    ] 
} 