# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../pynq.srcs/sources_1/bd/pynq/ipshared/19f2/hdl/ip/Conv_ap_fadd_3_full_dsp_32.vhd" \
"../../../../pynq.srcs/sources_1/bd/pynq/ipshared/19f2/hdl/ip/Conv_ap_fcmp_0_no_dsp_32.vhd" \
"../../../../pynq.srcs/sources_1/bd/pynq/ipshared/19f2/hdl/ip/Conv_ap_fmul_2_max_dsp_32.vhd" \
"../../../../pynq.ip_user_files/bd/pynq/ip/pynq_Conv_0_0/sim/pynq_Conv_0_0.vhd" \
"../../../../pynq.srcs/sources_1/bd/pynq/ipshared/aed7/hdl/ip/Pool_ap_fadd_3_full_dsp_32.vhd" \
"../../../../pynq.srcs/sources_1/bd/pynq/ipshared/aed7/hdl/ip/Pool_ap_fcmp_0_no_dsp_32.vhd" \
"../../../../pynq.srcs/sources_1/bd/pynq/ipshared/aed7/hdl/ip/Pool_ap_fdiv_14_no_dsp_32.vhd" \
"../../../../pynq.srcs/sources_1/bd/pynq/ipshared/aed7/hdl/ip/Pool_ap_uitofp_4_no_dsp_32.vhd" \
"../../../../pynq.ip_user_files/bd/pynq/ip/pynq_Pool_0_0/sim/pynq_Pool_0_0.vhd" \
"../../../../pynq.ip_user_files/bd/pynq/ip/pynq_rst_ps7_0_50M_0/sim/pynq_rst_ps7_0_50M_0.vhd" \

# Do not sort compile order
nosort
