
TauCamFinal.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002c0c  0800013c  0800013c  0000113c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000034  08002d48  08002d48  00003d48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002d7c  08002d7c  0000400c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08002d7c  08002d7c  00003d7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002d84  08002d84  0000400c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002d84  08002d84  00003d84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002d88  08002d88  00003d88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08002d8c  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000134  2000000c  08002d98  0000400c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000140  08002d98  00004140  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000400c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c407  00000000  00000000  00004035  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000020ab  00000000  00000000  0001043c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000bc8  00000000  00000000  000124e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000939  00000000  00000000  000130b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016740  00000000  00000000  000139e9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f89d  00000000  00000000  0002a129  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00089c88  00000000  00000000  000399c6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c364e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003064  00000000  00000000  000c3694  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007a  00000000  00000000  000c66f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800013c <__do_global_dtors_aux>:
 800013c:	b510      	push	{r4, lr}
 800013e:	4c05      	ldr	r4, [pc, #20]	@ (8000154 <__do_global_dtors_aux+0x18>)
 8000140:	7823      	ldrb	r3, [r4, #0]
 8000142:	b933      	cbnz	r3, 8000152 <__do_global_dtors_aux+0x16>
 8000144:	4b04      	ldr	r3, [pc, #16]	@ (8000158 <__do_global_dtors_aux+0x1c>)
 8000146:	b113      	cbz	r3, 800014e <__do_global_dtors_aux+0x12>
 8000148:	4804      	ldr	r0, [pc, #16]	@ (800015c <__do_global_dtors_aux+0x20>)
 800014a:	f3af 8000 	nop.w
 800014e:	2301      	movs	r3, #1
 8000150:	7023      	strb	r3, [r4, #0]
 8000152:	bd10      	pop	{r4, pc}
 8000154:	2000000c 	.word	0x2000000c
 8000158:	00000000 	.word	0x00000000
 800015c:	08002d30 	.word	0x08002d30

08000160 <frame_dummy>:
 8000160:	b508      	push	{r3, lr}
 8000162:	4b03      	ldr	r3, [pc, #12]	@ (8000170 <frame_dummy+0x10>)
 8000164:	b11b      	cbz	r3, 800016e <frame_dummy+0xe>
 8000166:	4903      	ldr	r1, [pc, #12]	@ (8000174 <frame_dummy+0x14>)
 8000168:	4803      	ldr	r0, [pc, #12]	@ (8000178 <frame_dummy+0x18>)
 800016a:	f3af 8000 	nop.w
 800016e:	bd08      	pop	{r3, pc}
 8000170:	00000000 	.word	0x00000000
 8000174:	20000010 	.word	0x20000010
 8000178:	08002d30 	.word	0x08002d30

0800017c <__aeabi_uldivmod>:
 800017c:	b953      	cbnz	r3, 8000194 <__aeabi_uldivmod+0x18>
 800017e:	b94a      	cbnz	r2, 8000194 <__aeabi_uldivmod+0x18>
 8000180:	2900      	cmp	r1, #0
 8000182:	bf08      	it	eq
 8000184:	2800      	cmpeq	r0, #0
 8000186:	bf1c      	itt	ne
 8000188:	f04f 31ff 	movne.w	r1, #4294967295
 800018c:	f04f 30ff 	movne.w	r0, #4294967295
 8000190:	f000 b98c 	b.w	80004ac <__aeabi_idiv0>
 8000194:	f1ad 0c08 	sub.w	ip, sp, #8
 8000198:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800019c:	f000 f806 	bl	80001ac <__udivmoddi4>
 80001a0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001a4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001a8:	b004      	add	sp, #16
 80001aa:	4770      	bx	lr

080001ac <__udivmoddi4>:
 80001ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001b0:	9d08      	ldr	r5, [sp, #32]
 80001b2:	468e      	mov	lr, r1
 80001b4:	4604      	mov	r4, r0
 80001b6:	4688      	mov	r8, r1
 80001b8:	2b00      	cmp	r3, #0
 80001ba:	d14a      	bne.n	8000252 <__udivmoddi4+0xa6>
 80001bc:	428a      	cmp	r2, r1
 80001be:	4617      	mov	r7, r2
 80001c0:	d962      	bls.n	8000288 <__udivmoddi4+0xdc>
 80001c2:	fab2 f682 	clz	r6, r2
 80001c6:	b14e      	cbz	r6, 80001dc <__udivmoddi4+0x30>
 80001c8:	f1c6 0320 	rsb	r3, r6, #32
 80001cc:	fa01 f806 	lsl.w	r8, r1, r6
 80001d0:	fa20 f303 	lsr.w	r3, r0, r3
 80001d4:	40b7      	lsls	r7, r6
 80001d6:	ea43 0808 	orr.w	r8, r3, r8
 80001da:	40b4      	lsls	r4, r6
 80001dc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80001e0:	fbb8 f1fe 	udiv	r1, r8, lr
 80001e4:	fa1f fc87 	uxth.w	ip, r7
 80001e8:	fb0e 8811 	mls	r8, lr, r1, r8
 80001ec:	fb01 f20c 	mul.w	r2, r1, ip
 80001f0:	0c23      	lsrs	r3, r4, #16
 80001f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80001f6:	429a      	cmp	r2, r3
 80001f8:	d909      	bls.n	800020e <__udivmoddi4+0x62>
 80001fa:	18fb      	adds	r3, r7, r3
 80001fc:	f101 30ff 	add.w	r0, r1, #4294967295
 8000200:	f080 80eb 	bcs.w	80003da <__udivmoddi4+0x22e>
 8000204:	429a      	cmp	r2, r3
 8000206:	f240 80e8 	bls.w	80003da <__udivmoddi4+0x22e>
 800020a:	3902      	subs	r1, #2
 800020c:	443b      	add	r3, r7
 800020e:	1a9a      	subs	r2, r3, r2
 8000210:	fbb2 f0fe 	udiv	r0, r2, lr
 8000214:	fb0e 2210 	mls	r2, lr, r0, r2
 8000218:	fb00 fc0c 	mul.w	ip, r0, ip
 800021c:	b2a3      	uxth	r3, r4
 800021e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000222:	459c      	cmp	ip, r3
 8000224:	d909      	bls.n	800023a <__udivmoddi4+0x8e>
 8000226:	18fb      	adds	r3, r7, r3
 8000228:	f100 32ff 	add.w	r2, r0, #4294967295
 800022c:	f080 80d7 	bcs.w	80003de <__udivmoddi4+0x232>
 8000230:	459c      	cmp	ip, r3
 8000232:	f240 80d4 	bls.w	80003de <__udivmoddi4+0x232>
 8000236:	443b      	add	r3, r7
 8000238:	3802      	subs	r0, #2
 800023a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800023e:	2100      	movs	r1, #0
 8000240:	eba3 030c 	sub.w	r3, r3, ip
 8000244:	b11d      	cbz	r5, 800024e <__udivmoddi4+0xa2>
 8000246:	2200      	movs	r2, #0
 8000248:	40f3      	lsrs	r3, r6
 800024a:	e9c5 3200 	strd	r3, r2, [r5]
 800024e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000252:	428b      	cmp	r3, r1
 8000254:	d905      	bls.n	8000262 <__udivmoddi4+0xb6>
 8000256:	b10d      	cbz	r5, 800025c <__udivmoddi4+0xb0>
 8000258:	e9c5 0100 	strd	r0, r1, [r5]
 800025c:	2100      	movs	r1, #0
 800025e:	4608      	mov	r0, r1
 8000260:	e7f5      	b.n	800024e <__udivmoddi4+0xa2>
 8000262:	fab3 f183 	clz	r1, r3
 8000266:	2900      	cmp	r1, #0
 8000268:	d146      	bne.n	80002f8 <__udivmoddi4+0x14c>
 800026a:	4573      	cmp	r3, lr
 800026c:	d302      	bcc.n	8000274 <__udivmoddi4+0xc8>
 800026e:	4282      	cmp	r2, r0
 8000270:	f200 8108 	bhi.w	8000484 <__udivmoddi4+0x2d8>
 8000274:	1a84      	subs	r4, r0, r2
 8000276:	eb6e 0203 	sbc.w	r2, lr, r3
 800027a:	2001      	movs	r0, #1
 800027c:	4690      	mov	r8, r2
 800027e:	2d00      	cmp	r5, #0
 8000280:	d0e5      	beq.n	800024e <__udivmoddi4+0xa2>
 8000282:	e9c5 4800 	strd	r4, r8, [r5]
 8000286:	e7e2      	b.n	800024e <__udivmoddi4+0xa2>
 8000288:	2a00      	cmp	r2, #0
 800028a:	f000 8091 	beq.w	80003b0 <__udivmoddi4+0x204>
 800028e:	fab2 f682 	clz	r6, r2
 8000292:	2e00      	cmp	r6, #0
 8000294:	f040 80a5 	bne.w	80003e2 <__udivmoddi4+0x236>
 8000298:	1a8a      	subs	r2, r1, r2
 800029a:	2101      	movs	r1, #1
 800029c:	0c03      	lsrs	r3, r0, #16
 800029e:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002a2:	b280      	uxth	r0, r0
 80002a4:	b2bc      	uxth	r4, r7
 80002a6:	fbb2 fcfe 	udiv	ip, r2, lr
 80002aa:	fb0e 221c 	mls	r2, lr, ip, r2
 80002ae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002b2:	fb04 f20c 	mul.w	r2, r4, ip
 80002b6:	429a      	cmp	r2, r3
 80002b8:	d907      	bls.n	80002ca <__udivmoddi4+0x11e>
 80002ba:	18fb      	adds	r3, r7, r3
 80002bc:	f10c 38ff 	add.w	r8, ip, #4294967295
 80002c0:	d202      	bcs.n	80002c8 <__udivmoddi4+0x11c>
 80002c2:	429a      	cmp	r2, r3
 80002c4:	f200 80e3 	bhi.w	800048e <__udivmoddi4+0x2e2>
 80002c8:	46c4      	mov	ip, r8
 80002ca:	1a9b      	subs	r3, r3, r2
 80002cc:	fbb3 f2fe 	udiv	r2, r3, lr
 80002d0:	fb0e 3312 	mls	r3, lr, r2, r3
 80002d4:	fb02 f404 	mul.w	r4, r2, r4
 80002d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80002dc:	429c      	cmp	r4, r3
 80002de:	d907      	bls.n	80002f0 <__udivmoddi4+0x144>
 80002e0:	18fb      	adds	r3, r7, r3
 80002e2:	f102 30ff 	add.w	r0, r2, #4294967295
 80002e6:	d202      	bcs.n	80002ee <__udivmoddi4+0x142>
 80002e8:	429c      	cmp	r4, r3
 80002ea:	f200 80cd 	bhi.w	8000488 <__udivmoddi4+0x2dc>
 80002ee:	4602      	mov	r2, r0
 80002f0:	1b1b      	subs	r3, r3, r4
 80002f2:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80002f6:	e7a5      	b.n	8000244 <__udivmoddi4+0x98>
 80002f8:	f1c1 0620 	rsb	r6, r1, #32
 80002fc:	408b      	lsls	r3, r1
 80002fe:	fa22 f706 	lsr.w	r7, r2, r6
 8000302:	431f      	orrs	r7, r3
 8000304:	fa2e fa06 	lsr.w	sl, lr, r6
 8000308:	ea4f 4917 	mov.w	r9, r7, lsr #16
 800030c:	fbba f8f9 	udiv	r8, sl, r9
 8000310:	fa0e fe01 	lsl.w	lr, lr, r1
 8000314:	fa20 f306 	lsr.w	r3, r0, r6
 8000318:	fb09 aa18 	mls	sl, r9, r8, sl
 800031c:	fa1f fc87 	uxth.w	ip, r7
 8000320:	ea43 030e 	orr.w	r3, r3, lr
 8000324:	fa00 fe01 	lsl.w	lr, r0, r1
 8000328:	fb08 f00c 	mul.w	r0, r8, ip
 800032c:	0c1c      	lsrs	r4, r3, #16
 800032e:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8000332:	42a0      	cmp	r0, r4
 8000334:	fa02 f201 	lsl.w	r2, r2, r1
 8000338:	d90a      	bls.n	8000350 <__udivmoddi4+0x1a4>
 800033a:	193c      	adds	r4, r7, r4
 800033c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000340:	f080 809e 	bcs.w	8000480 <__udivmoddi4+0x2d4>
 8000344:	42a0      	cmp	r0, r4
 8000346:	f240 809b 	bls.w	8000480 <__udivmoddi4+0x2d4>
 800034a:	f1a8 0802 	sub.w	r8, r8, #2
 800034e:	443c      	add	r4, r7
 8000350:	1a24      	subs	r4, r4, r0
 8000352:	b298      	uxth	r0, r3
 8000354:	fbb4 f3f9 	udiv	r3, r4, r9
 8000358:	fb09 4413 	mls	r4, r9, r3, r4
 800035c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000360:	ea40 4404 	orr.w	r4, r0, r4, lsl #16
 8000364:	45a4      	cmp	ip, r4
 8000366:	d909      	bls.n	800037c <__udivmoddi4+0x1d0>
 8000368:	193c      	adds	r4, r7, r4
 800036a:	f103 30ff 	add.w	r0, r3, #4294967295
 800036e:	f080 8085 	bcs.w	800047c <__udivmoddi4+0x2d0>
 8000372:	45a4      	cmp	ip, r4
 8000374:	f240 8082 	bls.w	800047c <__udivmoddi4+0x2d0>
 8000378:	3b02      	subs	r3, #2
 800037a:	443c      	add	r4, r7
 800037c:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 8000380:	eba4 040c 	sub.w	r4, r4, ip
 8000384:	fba0 8c02 	umull	r8, ip, r0, r2
 8000388:	4564      	cmp	r4, ip
 800038a:	4643      	mov	r3, r8
 800038c:	46e1      	mov	r9, ip
 800038e:	d364      	bcc.n	800045a <__udivmoddi4+0x2ae>
 8000390:	d061      	beq.n	8000456 <__udivmoddi4+0x2aa>
 8000392:	b15d      	cbz	r5, 80003ac <__udivmoddi4+0x200>
 8000394:	ebbe 0203 	subs.w	r2, lr, r3
 8000398:	eb64 0409 	sbc.w	r4, r4, r9
 800039c:	fa04 f606 	lsl.w	r6, r4, r6
 80003a0:	fa22 f301 	lsr.w	r3, r2, r1
 80003a4:	431e      	orrs	r6, r3
 80003a6:	40cc      	lsrs	r4, r1
 80003a8:	e9c5 6400 	strd	r6, r4, [r5]
 80003ac:	2100      	movs	r1, #0
 80003ae:	e74e      	b.n	800024e <__udivmoddi4+0xa2>
 80003b0:	fbb1 fcf2 	udiv	ip, r1, r2
 80003b4:	0c01      	lsrs	r1, r0, #16
 80003b6:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80003ba:	b280      	uxth	r0, r0
 80003bc:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80003c0:	463b      	mov	r3, r7
 80003c2:	fbb1 f1f7 	udiv	r1, r1, r7
 80003c6:	4638      	mov	r0, r7
 80003c8:	463c      	mov	r4, r7
 80003ca:	46b8      	mov	r8, r7
 80003cc:	46be      	mov	lr, r7
 80003ce:	2620      	movs	r6, #32
 80003d0:	eba2 0208 	sub.w	r2, r2, r8
 80003d4:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80003d8:	e765      	b.n	80002a6 <__udivmoddi4+0xfa>
 80003da:	4601      	mov	r1, r0
 80003dc:	e717      	b.n	800020e <__udivmoddi4+0x62>
 80003de:	4610      	mov	r0, r2
 80003e0:	e72b      	b.n	800023a <__udivmoddi4+0x8e>
 80003e2:	f1c6 0120 	rsb	r1, r6, #32
 80003e6:	fa2e fc01 	lsr.w	ip, lr, r1
 80003ea:	40b7      	lsls	r7, r6
 80003ec:	fa0e fe06 	lsl.w	lr, lr, r6
 80003f0:	fa20 f101 	lsr.w	r1, r0, r1
 80003f4:	ea41 010e 	orr.w	r1, r1, lr
 80003f8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003fc:	fbbc f8fe 	udiv	r8, ip, lr
 8000400:	b2bc      	uxth	r4, r7
 8000402:	fb0e cc18 	mls	ip, lr, r8, ip
 8000406:	fb08 f904 	mul.w	r9, r8, r4
 800040a:	0c0a      	lsrs	r2, r1, #16
 800040c:	ea42 420c 	orr.w	r2, r2, ip, lsl #16
 8000410:	40b0      	lsls	r0, r6
 8000412:	4591      	cmp	r9, r2
 8000414:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000418:	b280      	uxth	r0, r0
 800041a:	d93e      	bls.n	800049a <__udivmoddi4+0x2ee>
 800041c:	18ba      	adds	r2, r7, r2
 800041e:	f108 3cff 	add.w	ip, r8, #4294967295
 8000422:	d201      	bcs.n	8000428 <__udivmoddi4+0x27c>
 8000424:	4591      	cmp	r9, r2
 8000426:	d81f      	bhi.n	8000468 <__udivmoddi4+0x2bc>
 8000428:	eba2 0209 	sub.w	r2, r2, r9
 800042c:	fbb2 f9fe 	udiv	r9, r2, lr
 8000430:	fb09 f804 	mul.w	r8, r9, r4
 8000434:	fb0e 2a19 	mls	sl, lr, r9, r2
 8000438:	b28a      	uxth	r2, r1
 800043a:	ea42 420a 	orr.w	r2, r2, sl, lsl #16
 800043e:	4542      	cmp	r2, r8
 8000440:	d229      	bcs.n	8000496 <__udivmoddi4+0x2ea>
 8000442:	18ba      	adds	r2, r7, r2
 8000444:	f109 31ff 	add.w	r1, r9, #4294967295
 8000448:	d2c2      	bcs.n	80003d0 <__udivmoddi4+0x224>
 800044a:	4542      	cmp	r2, r8
 800044c:	d2c0      	bcs.n	80003d0 <__udivmoddi4+0x224>
 800044e:	f1a9 0102 	sub.w	r1, r9, #2
 8000452:	443a      	add	r2, r7
 8000454:	e7bc      	b.n	80003d0 <__udivmoddi4+0x224>
 8000456:	45c6      	cmp	lr, r8
 8000458:	d29b      	bcs.n	8000392 <__udivmoddi4+0x1e6>
 800045a:	ebb8 0302 	subs.w	r3, r8, r2
 800045e:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000462:	3801      	subs	r0, #1
 8000464:	46e1      	mov	r9, ip
 8000466:	e794      	b.n	8000392 <__udivmoddi4+0x1e6>
 8000468:	eba7 0909 	sub.w	r9, r7, r9
 800046c:	444a      	add	r2, r9
 800046e:	fbb2 f9fe 	udiv	r9, r2, lr
 8000472:	f1a8 0c02 	sub.w	ip, r8, #2
 8000476:	fb09 f804 	mul.w	r8, r9, r4
 800047a:	e7db      	b.n	8000434 <__udivmoddi4+0x288>
 800047c:	4603      	mov	r3, r0
 800047e:	e77d      	b.n	800037c <__udivmoddi4+0x1d0>
 8000480:	46d0      	mov	r8, sl
 8000482:	e765      	b.n	8000350 <__udivmoddi4+0x1a4>
 8000484:	4608      	mov	r0, r1
 8000486:	e6fa      	b.n	800027e <__udivmoddi4+0xd2>
 8000488:	443b      	add	r3, r7
 800048a:	3a02      	subs	r2, #2
 800048c:	e730      	b.n	80002f0 <__udivmoddi4+0x144>
 800048e:	f1ac 0c02 	sub.w	ip, ip, #2
 8000492:	443b      	add	r3, r7
 8000494:	e719      	b.n	80002ca <__udivmoddi4+0x11e>
 8000496:	4649      	mov	r1, r9
 8000498:	e79a      	b.n	80003d0 <__udivmoddi4+0x224>
 800049a:	eba2 0209 	sub.w	r2, r2, r9
 800049e:	fbb2 f9fe 	udiv	r9, r2, lr
 80004a2:	46c4      	mov	ip, r8
 80004a4:	fb09 f804 	mul.w	r8, r9, r4
 80004a8:	e7c4      	b.n	8000434 <__udivmoddi4+0x288>
 80004aa:	bf00      	nop

080004ac <__aeabi_idiv0>:
 80004ac:	4770      	bx	lr
 80004ae:	bf00      	nop

080004b0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80004b0:	b580      	push	{r7, lr}
 80004b2:	b08a      	sub	sp, #40	@ 0x28
 80004b4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004b6:	f107 0314 	add.w	r3, r7, #20
 80004ba:	2200      	movs	r2, #0
 80004bc:	601a      	str	r2, [r3, #0]
 80004be:	605a      	str	r2, [r3, #4]
 80004c0:	609a      	str	r2, [r3, #8]
 80004c2:	60da      	str	r2, [r3, #12]
 80004c4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80004c6:	4b3e      	ldr	r3, [pc, #248]	@ (80005c0 <MX_GPIO_Init+0x110>)
 80004c8:	69db      	ldr	r3, [r3, #28]
 80004ca:	4a3d      	ldr	r2, [pc, #244]	@ (80005c0 <MX_GPIO_Init+0x110>)
 80004cc:	f043 0304 	orr.w	r3, r3, #4
 80004d0:	61d3      	str	r3, [r2, #28]
 80004d2:	4b3b      	ldr	r3, [pc, #236]	@ (80005c0 <MX_GPIO_Init+0x110>)
 80004d4:	69db      	ldr	r3, [r3, #28]
 80004d6:	f003 0304 	and.w	r3, r3, #4
 80004da:	613b      	str	r3, [r7, #16]
 80004dc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80004de:	4b38      	ldr	r3, [pc, #224]	@ (80005c0 <MX_GPIO_Init+0x110>)
 80004e0:	69db      	ldr	r3, [r3, #28]
 80004e2:	4a37      	ldr	r2, [pc, #220]	@ (80005c0 <MX_GPIO_Init+0x110>)
 80004e4:	f043 0320 	orr.w	r3, r3, #32
 80004e8:	61d3      	str	r3, [r2, #28]
 80004ea:	4b35      	ldr	r3, [pc, #212]	@ (80005c0 <MX_GPIO_Init+0x110>)
 80004ec:	69db      	ldr	r3, [r3, #28]
 80004ee:	f003 0320 	and.w	r3, r3, #32
 80004f2:	60fb      	str	r3, [r7, #12]
 80004f4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80004f6:	4b32      	ldr	r3, [pc, #200]	@ (80005c0 <MX_GPIO_Init+0x110>)
 80004f8:	69db      	ldr	r3, [r3, #28]
 80004fa:	4a31      	ldr	r2, [pc, #196]	@ (80005c0 <MX_GPIO_Init+0x110>)
 80004fc:	f043 0301 	orr.w	r3, r3, #1
 8000500:	61d3      	str	r3, [r2, #28]
 8000502:	4b2f      	ldr	r3, [pc, #188]	@ (80005c0 <MX_GPIO_Init+0x110>)
 8000504:	69db      	ldr	r3, [r3, #28]
 8000506:	f003 0301 	and.w	r3, r3, #1
 800050a:	60bb      	str	r3, [r7, #8]
 800050c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800050e:	4b2c      	ldr	r3, [pc, #176]	@ (80005c0 <MX_GPIO_Init+0x110>)
 8000510:	69db      	ldr	r3, [r3, #28]
 8000512:	4a2b      	ldr	r2, [pc, #172]	@ (80005c0 <MX_GPIO_Init+0x110>)
 8000514:	f043 0302 	orr.w	r3, r3, #2
 8000518:	61d3      	str	r3, [r2, #28]
 800051a:	4b29      	ldr	r3, [pc, #164]	@ (80005c0 <MX_GPIO_Init+0x110>)
 800051c:	69db      	ldr	r3, [r3, #28]
 800051e:	f003 0302 	and.w	r3, r3, #2
 8000522:	607b      	str	r3, [r7, #4]
 8000524:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_SET);
 8000526:	2201      	movs	r2, #1
 8000528:	2140      	movs	r1, #64	@ 0x40
 800052a:	4826      	ldr	r0, [pc, #152]	@ (80005c4 <MX_GPIO_Init+0x114>)
 800052c:	f001 f8a4 	bl	8001678 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_DC_GPIO_Port, LCD_DC_Pin, GPIO_PIN_SET);
 8000530:	2201      	movs	r2, #1
 8000532:	2180      	movs	r1, #128	@ 0x80
 8000534:	4824      	ldr	r0, [pc, #144]	@ (80005c8 <MX_GPIO_Init+0x118>)
 8000536:	f001 f89f 	bl	8001678 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_RST_GPIO_Port, LCD_RST_Pin, GPIO_PIN_SET);
 800053a:	2201      	movs	r2, #1
 800053c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000540:	4822      	ldr	r0, [pc, #136]	@ (80005cc <MX_GPIO_Init+0x11c>)
 8000542:	f001 f899 	bl	8001678 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000546:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800054a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800054c:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000550:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000552:	2300      	movs	r3, #0
 8000554:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000556:	f107 0314 	add.w	r3, r7, #20
 800055a:	4619      	mov	r1, r3
 800055c:	481a      	ldr	r0, [pc, #104]	@ (80005c8 <MX_GPIO_Init+0x118>)
 800055e:	f000 fefb 	bl	8001358 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_CS_Pin */
  GPIO_InitStruct.Pin = LCD_CS_Pin;
 8000562:	2340      	movs	r3, #64	@ 0x40
 8000564:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000566:	2301      	movs	r3, #1
 8000568:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800056a:	2300      	movs	r3, #0
 800056c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800056e:	2303      	movs	r3, #3
 8000570:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LCD_CS_GPIO_Port, &GPIO_InitStruct);
 8000572:	f107 0314 	add.w	r3, r7, #20
 8000576:	4619      	mov	r1, r3
 8000578:	4812      	ldr	r0, [pc, #72]	@ (80005c4 <MX_GPIO_Init+0x114>)
 800057a:	f000 feed 	bl	8001358 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_DC_Pin */
  GPIO_InitStruct.Pin = LCD_DC_Pin;
 800057e:	2380      	movs	r3, #128	@ 0x80
 8000580:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000582:	2301      	movs	r3, #1
 8000584:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000586:	2300      	movs	r3, #0
 8000588:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800058a:	2303      	movs	r3, #3
 800058c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LCD_DC_GPIO_Port, &GPIO_InitStruct);
 800058e:	f107 0314 	add.w	r3, r7, #20
 8000592:	4619      	mov	r1, r3
 8000594:	480c      	ldr	r0, [pc, #48]	@ (80005c8 <MX_GPIO_Init+0x118>)
 8000596:	f000 fedf 	bl	8001358 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_RST_Pin */
  GPIO_InitStruct.Pin = LCD_RST_Pin;
 800059a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800059e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005a0:	2301      	movs	r3, #1
 80005a2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005a4:	2300      	movs	r3, #0
 80005a6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80005a8:	2303      	movs	r3, #3
 80005aa:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LCD_RST_GPIO_Port, &GPIO_InitStruct);
 80005ac:	f107 0314 	add.w	r3, r7, #20
 80005b0:	4619      	mov	r1, r3
 80005b2:	4806      	ldr	r0, [pc, #24]	@ (80005cc <MX_GPIO_Init+0x11c>)
 80005b4:	f000 fed0 	bl	8001358 <HAL_GPIO_Init>

}
 80005b8:	bf00      	nop
 80005ba:	3728      	adds	r7, #40	@ 0x28
 80005bc:	46bd      	mov	sp, r7
 80005be:	bd80      	pop	{r7, pc}
 80005c0:	40023800 	.word	0x40023800
 80005c4:	40020400 	.word	0x40020400
 80005c8:	40020800 	.word	0x40020800
 80005cc:	40020000 	.word	0x40020000

080005d0 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80005d0:	b580      	push	{r7, lr}
 80005d2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80005d4:	4b12      	ldr	r3, [pc, #72]	@ (8000620 <MX_I2C1_Init+0x50>)
 80005d6:	4a13      	ldr	r2, [pc, #76]	@ (8000624 <MX_I2C1_Init+0x54>)
 80005d8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80005da:	4b11      	ldr	r3, [pc, #68]	@ (8000620 <MX_I2C1_Init+0x50>)
 80005dc:	4a12      	ldr	r2, [pc, #72]	@ (8000628 <MX_I2C1_Init+0x58>)
 80005de:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80005e0:	4b0f      	ldr	r3, [pc, #60]	@ (8000620 <MX_I2C1_Init+0x50>)
 80005e2:	2200      	movs	r2, #0
 80005e4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80005e6:	4b0e      	ldr	r3, [pc, #56]	@ (8000620 <MX_I2C1_Init+0x50>)
 80005e8:	2200      	movs	r2, #0
 80005ea:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80005ec:	4b0c      	ldr	r3, [pc, #48]	@ (8000620 <MX_I2C1_Init+0x50>)
 80005ee:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80005f2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80005f4:	4b0a      	ldr	r3, [pc, #40]	@ (8000620 <MX_I2C1_Init+0x50>)
 80005f6:	2200      	movs	r2, #0
 80005f8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80005fa:	4b09      	ldr	r3, [pc, #36]	@ (8000620 <MX_I2C1_Init+0x50>)
 80005fc:	2200      	movs	r2, #0
 80005fe:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000600:	4b07      	ldr	r3, [pc, #28]	@ (8000620 <MX_I2C1_Init+0x50>)
 8000602:	2200      	movs	r2, #0
 8000604:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000606:	4b06      	ldr	r3, [pc, #24]	@ (8000620 <MX_I2C1_Init+0x50>)
 8000608:	2200      	movs	r2, #0
 800060a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800060c:	4804      	ldr	r0, [pc, #16]	@ (8000620 <MX_I2C1_Init+0x50>)
 800060e:	f001 f84b 	bl	80016a8 <HAL_I2C_Init>
 8000612:	4603      	mov	r3, r0
 8000614:	2b00      	cmp	r3, #0
 8000616:	d001      	beq.n	800061c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000618:	f000 fbb4 	bl	8000d84 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800061c:	bf00      	nop
 800061e:	bd80      	pop	{r7, pc}
 8000620:	20000028 	.word	0x20000028
 8000624:	40005400 	.word	0x40005400
 8000628:	000186a0 	.word	0x000186a0

0800062c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800062c:	b580      	push	{r7, lr}
 800062e:	b08a      	sub	sp, #40	@ 0x28
 8000630:	af00      	add	r7, sp, #0
 8000632:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000634:	f107 0314 	add.w	r3, r7, #20
 8000638:	2200      	movs	r2, #0
 800063a:	601a      	str	r2, [r3, #0]
 800063c:	605a      	str	r2, [r3, #4]
 800063e:	609a      	str	r2, [r3, #8]
 8000640:	60da      	str	r2, [r3, #12]
 8000642:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8000644:	687b      	ldr	r3, [r7, #4]
 8000646:	681b      	ldr	r3, [r3, #0]
 8000648:	4a17      	ldr	r2, [pc, #92]	@ (80006a8 <HAL_I2C_MspInit+0x7c>)
 800064a:	4293      	cmp	r3, r2
 800064c:	d128      	bne.n	80006a0 <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800064e:	4b17      	ldr	r3, [pc, #92]	@ (80006ac <HAL_I2C_MspInit+0x80>)
 8000650:	69db      	ldr	r3, [r3, #28]
 8000652:	4a16      	ldr	r2, [pc, #88]	@ (80006ac <HAL_I2C_MspInit+0x80>)
 8000654:	f043 0302 	orr.w	r3, r3, #2
 8000658:	61d3      	str	r3, [r2, #28]
 800065a:	4b14      	ldr	r3, [pc, #80]	@ (80006ac <HAL_I2C_MspInit+0x80>)
 800065c:	69db      	ldr	r3, [r3, #28]
 800065e:	f003 0302 	and.w	r3, r3, #2
 8000662:	613b      	str	r3, [r7, #16]
 8000664:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000666:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800066a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800066c:	2312      	movs	r3, #18
 800066e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000670:	2301      	movs	r3, #1
 8000672:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000674:	2303      	movs	r3, #3
 8000676:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000678:	2304      	movs	r3, #4
 800067a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800067c:	f107 0314 	add.w	r3, r7, #20
 8000680:	4619      	mov	r1, r3
 8000682:	480b      	ldr	r0, [pc, #44]	@ (80006b0 <HAL_I2C_MspInit+0x84>)
 8000684:	f000 fe68 	bl	8001358 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000688:	4b08      	ldr	r3, [pc, #32]	@ (80006ac <HAL_I2C_MspInit+0x80>)
 800068a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800068c:	4a07      	ldr	r2, [pc, #28]	@ (80006ac <HAL_I2C_MspInit+0x80>)
 800068e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000692:	6253      	str	r3, [r2, #36]	@ 0x24
 8000694:	4b05      	ldr	r3, [pc, #20]	@ (80006ac <HAL_I2C_MspInit+0x80>)
 8000696:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000698:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800069c:	60fb      	str	r3, [r7, #12]
 800069e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80006a0:	bf00      	nop
 80006a2:	3728      	adds	r7, #40	@ 0x28
 80006a4:	46bd      	mov	sp, r7
 80006a6:	bd80      	pop	{r7, pc}
 80006a8:	40005400 	.word	0x40005400
 80006ac:	40023800 	.word	0x40023800
 80006b0:	40020400 	.word	0x40020400

080006b4 <writeCommand>:
#define DC_LOW()  HAL_GPIO_WritePin(handle->dc_port, handle->dc_pin, GPIO_PIN_RESET)
#define DC_HIGH() HAL_GPIO_WritePin(handle->dc_port, handle->dc_pin, GPIO_PIN_SET)
#define RST_LOW() HAL_GPIO_WritePin(handle->rst_port, handle->rst_pin, GPIO_PIN_RESET)
#define RST_HIGH() HAL_GPIO_WritePin(handle->rst_port, handle->rst_pin, GPIO_PIN_SET)

static void writeCommand(ILI9341_Handle *handle, uint8_t cmd) {
 80006b4:	b580      	push	{r7, lr}
 80006b6:	b082      	sub	sp, #8
 80006b8:	af00      	add	r7, sp, #0
 80006ba:	6078      	str	r0, [r7, #4]
 80006bc:	460b      	mov	r3, r1
 80006be:	70fb      	strb	r3, [r7, #3]
    DC_LOW();
 80006c0:	687b      	ldr	r3, [r7, #4]
 80006c2:	68d8      	ldr	r0, [r3, #12]
 80006c4:	687b      	ldr	r3, [r7, #4]
 80006c6:	8a1b      	ldrh	r3, [r3, #16]
 80006c8:	2200      	movs	r2, #0
 80006ca:	4619      	mov	r1, r3
 80006cc:	f000 ffd4 	bl	8001678 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(handle->hspi, &cmd, 1, HAL_MAX_DELAY);
 80006d0:	687b      	ldr	r3, [r7, #4]
 80006d2:	6818      	ldr	r0, [r3, #0]
 80006d4:	1cf9      	adds	r1, r7, #3
 80006d6:	f04f 33ff 	mov.w	r3, #4294967295
 80006da:	2201      	movs	r2, #1
 80006dc:	f001 ffa7 	bl	800262e <HAL_SPI_Transmit>
}
 80006e0:	bf00      	nop
 80006e2:	3708      	adds	r7, #8
 80006e4:	46bd      	mov	sp, r7
 80006e6:	bd80      	pop	{r7, pc}

080006e8 <writeData>:

static void writeData(ILI9341_Handle *handle, uint8_t data) {
 80006e8:	b580      	push	{r7, lr}
 80006ea:	b082      	sub	sp, #8
 80006ec:	af00      	add	r7, sp, #0
 80006ee:	6078      	str	r0, [r7, #4]
 80006f0:	460b      	mov	r3, r1
 80006f2:	70fb      	strb	r3, [r7, #3]
    DC_HIGH();
 80006f4:	687b      	ldr	r3, [r7, #4]
 80006f6:	68d8      	ldr	r0, [r3, #12]
 80006f8:	687b      	ldr	r3, [r7, #4]
 80006fa:	8a1b      	ldrh	r3, [r3, #16]
 80006fc:	2201      	movs	r2, #1
 80006fe:	4619      	mov	r1, r3
 8000700:	f000 ffba 	bl	8001678 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(handle->hspi, &data, 1, HAL_MAX_DELAY);
 8000704:	687b      	ldr	r3, [r7, #4]
 8000706:	6818      	ldr	r0, [r3, #0]
 8000708:	1cf9      	adds	r1, r7, #3
 800070a:	f04f 33ff 	mov.w	r3, #4294967295
 800070e:	2201      	movs	r2, #1
 8000710:	f001 ff8d 	bl	800262e <HAL_SPI_Transmit>
}
 8000714:	bf00      	nop
 8000716:	3708      	adds	r7, #8
 8000718:	46bd      	mov	sp, r7
 800071a:	bd80      	pop	{r7, pc}

0800071c <writeData16>:

static void writeData16(ILI9341_Handle *handle, uint16_t data) {
 800071c:	b580      	push	{r7, lr}
 800071e:	b084      	sub	sp, #16
 8000720:	af00      	add	r7, sp, #0
 8000722:	6078      	str	r0, [r7, #4]
 8000724:	460b      	mov	r3, r1
 8000726:	807b      	strh	r3, [r7, #2]
    DC_HIGH();
 8000728:	687b      	ldr	r3, [r7, #4]
 800072a:	68d8      	ldr	r0, [r3, #12]
 800072c:	687b      	ldr	r3, [r7, #4]
 800072e:	8a1b      	ldrh	r3, [r3, #16]
 8000730:	2201      	movs	r2, #1
 8000732:	4619      	mov	r1, r3
 8000734:	f000 ffa0 	bl	8001678 <HAL_GPIO_WritePin>
    uint8_t buf[2];
    buf[0] = data >> 8;
 8000738:	887b      	ldrh	r3, [r7, #2]
 800073a:	0a1b      	lsrs	r3, r3, #8
 800073c:	b29b      	uxth	r3, r3
 800073e:	b2db      	uxtb	r3, r3
 8000740:	733b      	strb	r3, [r7, #12]
    buf[1] = data & 0xFF;
 8000742:	887b      	ldrh	r3, [r7, #2]
 8000744:	b2db      	uxtb	r3, r3
 8000746:	737b      	strb	r3, [r7, #13]
    HAL_SPI_Transmit(handle->hspi, buf, 2, HAL_MAX_DELAY);
 8000748:	687b      	ldr	r3, [r7, #4]
 800074a:	6818      	ldr	r0, [r3, #0]
 800074c:	f107 010c 	add.w	r1, r7, #12
 8000750:	f04f 33ff 	mov.w	r3, #4294967295
 8000754:	2202      	movs	r2, #2
 8000756:	f001 ff6a 	bl	800262e <HAL_SPI_Transmit>
}
 800075a:	bf00      	nop
 800075c:	3710      	adds	r7, #16
 800075e:	46bd      	mov	sp, r7
 8000760:	bd80      	pop	{r7, pc}

08000762 <hardwareReset>:

static void hardwareReset(ILI9341_Handle *handle) {
 8000762:	b580      	push	{r7, lr}
 8000764:	b082      	sub	sp, #8
 8000766:	af00      	add	r7, sp, #0
 8000768:	6078      	str	r0, [r7, #4]
    if (handle->rst_port != NULL) {
 800076a:	687b      	ldr	r3, [r7, #4]
 800076c:	695b      	ldr	r3, [r3, #20]
 800076e:	2b00      	cmp	r3, #0
 8000770:	d020      	beq.n	80007b4 <hardwareReset+0x52>
        RST_HIGH();
 8000772:	687b      	ldr	r3, [r7, #4]
 8000774:	6958      	ldr	r0, [r3, #20]
 8000776:	687b      	ldr	r3, [r7, #4]
 8000778:	8b1b      	ldrh	r3, [r3, #24]
 800077a:	2201      	movs	r2, #1
 800077c:	4619      	mov	r1, r3
 800077e:	f000 ff7b 	bl	8001678 <HAL_GPIO_WritePin>
        HAL_Delay(10);
 8000782:	200a      	movs	r0, #10
 8000784:	f000 fce2 	bl	800114c <HAL_Delay>
        RST_LOW();
 8000788:	687b      	ldr	r3, [r7, #4]
 800078a:	6958      	ldr	r0, [r3, #20]
 800078c:	687b      	ldr	r3, [r7, #4]
 800078e:	8b1b      	ldrh	r3, [r3, #24]
 8000790:	2200      	movs	r2, #0
 8000792:	4619      	mov	r1, r3
 8000794:	f000 ff70 	bl	8001678 <HAL_GPIO_WritePin>
        HAL_Delay(10);
 8000798:	200a      	movs	r0, #10
 800079a:	f000 fcd7 	bl	800114c <HAL_Delay>
        RST_HIGH();
 800079e:	687b      	ldr	r3, [r7, #4]
 80007a0:	6958      	ldr	r0, [r3, #20]
 80007a2:	687b      	ldr	r3, [r7, #4]
 80007a4:	8b1b      	ldrh	r3, [r3, #24]
 80007a6:	2201      	movs	r2, #1
 80007a8:	4619      	mov	r1, r3
 80007aa:	f000 ff65 	bl	8001678 <HAL_GPIO_WritePin>
        HAL_Delay(120);
 80007ae:	2078      	movs	r0, #120	@ 0x78
 80007b0:	f000 fccc 	bl	800114c <HAL_Delay>
    }
}
 80007b4:	bf00      	nop
 80007b6:	3708      	adds	r7, #8
 80007b8:	46bd      	mov	sp, r7
 80007ba:	bd80      	pop	{r7, pc}

080007bc <ILI9341_Init>:

void ILI9341_Init(ILI9341_Handle *handle, SPI_HandleTypeDef *hspi,
                  GPIO_TypeDef *cs_port, uint16_t cs_pin,
                  GPIO_TypeDef *dc_port, uint16_t dc_pin,
                  GPIO_TypeDef *rst_port, uint16_t rst_pin) {
 80007bc:	b580      	push	{r7, lr}
 80007be:	b084      	sub	sp, #16
 80007c0:	af00      	add	r7, sp, #0
 80007c2:	60f8      	str	r0, [r7, #12]
 80007c4:	60b9      	str	r1, [r7, #8]
 80007c6:	607a      	str	r2, [r7, #4]
 80007c8:	807b      	strh	r3, [r7, #2]
    handle->hspi = hspi;
 80007ca:	68fb      	ldr	r3, [r7, #12]
 80007cc:	68ba      	ldr	r2, [r7, #8]
 80007ce:	601a      	str	r2, [r3, #0]
    handle->cs_port = cs_port;
 80007d0:	68fb      	ldr	r3, [r7, #12]
 80007d2:	687a      	ldr	r2, [r7, #4]
 80007d4:	605a      	str	r2, [r3, #4]
    handle->cs_pin = cs_pin;
 80007d6:	68fb      	ldr	r3, [r7, #12]
 80007d8:	887a      	ldrh	r2, [r7, #2]
 80007da:	811a      	strh	r2, [r3, #8]
    handle->dc_port = dc_port;
 80007dc:	68fb      	ldr	r3, [r7, #12]
 80007de:	69ba      	ldr	r2, [r7, #24]
 80007e0:	60da      	str	r2, [r3, #12]
    handle->dc_pin = dc_pin;
 80007e2:	68fb      	ldr	r3, [r7, #12]
 80007e4:	8bba      	ldrh	r2, [r7, #28]
 80007e6:	821a      	strh	r2, [r3, #16]
    handle->rst_port = rst_port;
 80007e8:	68fb      	ldr	r3, [r7, #12]
 80007ea:	6a3a      	ldr	r2, [r7, #32]
 80007ec:	615a      	str	r2, [r3, #20]
    handle->rst_pin = rst_pin;
 80007ee:	68fb      	ldr	r3, [r7, #12]
 80007f0:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80007f2:	831a      	strh	r2, [r3, #24]
    handle->width = ILI9341_TFTWIDTH;
 80007f4:	68fb      	ldr	r3, [r7, #12]
 80007f6:	22f0      	movs	r2, #240	@ 0xf0
 80007f8:	835a      	strh	r2, [r3, #26]
    handle->height = ILI9341_TFTHEIGHT;
 80007fa:	68fb      	ldr	r3, [r7, #12]
 80007fc:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8000800:	839a      	strh	r2, [r3, #28]

    CS_HIGH();
 8000802:	68fb      	ldr	r3, [r7, #12]
 8000804:	6858      	ldr	r0, [r3, #4]
 8000806:	68fb      	ldr	r3, [r7, #12]
 8000808:	891b      	ldrh	r3, [r3, #8]
 800080a:	2201      	movs	r2, #1
 800080c:	4619      	mov	r1, r3
 800080e:	f000 ff33 	bl	8001678 <HAL_GPIO_WritePin>
    HAL_Delay(10);
 8000812:	200a      	movs	r0, #10
 8000814:	f000 fc9a 	bl	800114c <HAL_Delay>
    hardwareReset(handle);
 8000818:	68f8      	ldr	r0, [r7, #12]
 800081a:	f7ff ffa2 	bl	8000762 <hardwareReset>
    CS_LOW();
 800081e:	68fb      	ldr	r3, [r7, #12]
 8000820:	6858      	ldr	r0, [r3, #4]
 8000822:	68fb      	ldr	r3, [r7, #12]
 8000824:	891b      	ldrh	r3, [r3, #8]
 8000826:	2200      	movs	r2, #0
 8000828:	4619      	mov	r1, r3
 800082a:	f000 ff25 	bl	8001678 <HAL_GPIO_WritePin>

    writeCommand(handle, 0x01);
 800082e:	2101      	movs	r1, #1
 8000830:	68f8      	ldr	r0, [r7, #12]
 8000832:	f7ff ff3f 	bl	80006b4 <writeCommand>
    HAL_Delay(150);
 8000836:	2096      	movs	r0, #150	@ 0x96
 8000838:	f000 fc88 	bl	800114c <HAL_Delay>

    writeCommand(handle, 0xCB);
 800083c:	21cb      	movs	r1, #203	@ 0xcb
 800083e:	68f8      	ldr	r0, [r7, #12]
 8000840:	f7ff ff38 	bl	80006b4 <writeCommand>
    writeData(handle, 0x39);
 8000844:	2139      	movs	r1, #57	@ 0x39
 8000846:	68f8      	ldr	r0, [r7, #12]
 8000848:	f7ff ff4e 	bl	80006e8 <writeData>
    writeData(handle, 0x2C);
 800084c:	212c      	movs	r1, #44	@ 0x2c
 800084e:	68f8      	ldr	r0, [r7, #12]
 8000850:	f7ff ff4a 	bl	80006e8 <writeData>
    writeData(handle, 0x00);
 8000854:	2100      	movs	r1, #0
 8000856:	68f8      	ldr	r0, [r7, #12]
 8000858:	f7ff ff46 	bl	80006e8 <writeData>
    writeData(handle, 0x34);
 800085c:	2134      	movs	r1, #52	@ 0x34
 800085e:	68f8      	ldr	r0, [r7, #12]
 8000860:	f7ff ff42 	bl	80006e8 <writeData>
    writeData(handle, 0x02);
 8000864:	2102      	movs	r1, #2
 8000866:	68f8      	ldr	r0, [r7, #12]
 8000868:	f7ff ff3e 	bl	80006e8 <writeData>

    writeCommand(handle, 0xCF);
 800086c:	21cf      	movs	r1, #207	@ 0xcf
 800086e:	68f8      	ldr	r0, [r7, #12]
 8000870:	f7ff ff20 	bl	80006b4 <writeCommand>
    writeData(handle, 0x00);
 8000874:	2100      	movs	r1, #0
 8000876:	68f8      	ldr	r0, [r7, #12]
 8000878:	f7ff ff36 	bl	80006e8 <writeData>
    writeData(handle, 0xC1);
 800087c:	21c1      	movs	r1, #193	@ 0xc1
 800087e:	68f8      	ldr	r0, [r7, #12]
 8000880:	f7ff ff32 	bl	80006e8 <writeData>
    writeData(handle, 0x30);
 8000884:	2130      	movs	r1, #48	@ 0x30
 8000886:	68f8      	ldr	r0, [r7, #12]
 8000888:	f7ff ff2e 	bl	80006e8 <writeData>

    writeCommand(handle, 0xE8);
 800088c:	21e8      	movs	r1, #232	@ 0xe8
 800088e:	68f8      	ldr	r0, [r7, #12]
 8000890:	f7ff ff10 	bl	80006b4 <writeCommand>
    writeData(handle, 0x85);
 8000894:	2185      	movs	r1, #133	@ 0x85
 8000896:	68f8      	ldr	r0, [r7, #12]
 8000898:	f7ff ff26 	bl	80006e8 <writeData>
    writeData(handle, 0x00);
 800089c:	2100      	movs	r1, #0
 800089e:	68f8      	ldr	r0, [r7, #12]
 80008a0:	f7ff ff22 	bl	80006e8 <writeData>
    writeData(handle, 0x78);
 80008a4:	2178      	movs	r1, #120	@ 0x78
 80008a6:	68f8      	ldr	r0, [r7, #12]
 80008a8:	f7ff ff1e 	bl	80006e8 <writeData>

    writeCommand(handle, 0xEA);
 80008ac:	21ea      	movs	r1, #234	@ 0xea
 80008ae:	68f8      	ldr	r0, [r7, #12]
 80008b0:	f7ff ff00 	bl	80006b4 <writeCommand>
    writeData(handle, 0x00);
 80008b4:	2100      	movs	r1, #0
 80008b6:	68f8      	ldr	r0, [r7, #12]
 80008b8:	f7ff ff16 	bl	80006e8 <writeData>
    writeData(handle, 0x00);
 80008bc:	2100      	movs	r1, #0
 80008be:	68f8      	ldr	r0, [r7, #12]
 80008c0:	f7ff ff12 	bl	80006e8 <writeData>

    writeCommand(handle, 0xED);
 80008c4:	21ed      	movs	r1, #237	@ 0xed
 80008c6:	68f8      	ldr	r0, [r7, #12]
 80008c8:	f7ff fef4 	bl	80006b4 <writeCommand>
    writeData(handle, 0x64);
 80008cc:	2164      	movs	r1, #100	@ 0x64
 80008ce:	68f8      	ldr	r0, [r7, #12]
 80008d0:	f7ff ff0a 	bl	80006e8 <writeData>
    writeData(handle, 0x03);
 80008d4:	2103      	movs	r1, #3
 80008d6:	68f8      	ldr	r0, [r7, #12]
 80008d8:	f7ff ff06 	bl	80006e8 <writeData>
    writeData(handle, 0x12);
 80008dc:	2112      	movs	r1, #18
 80008de:	68f8      	ldr	r0, [r7, #12]
 80008e0:	f7ff ff02 	bl	80006e8 <writeData>
    writeData(handle, 0x81);
 80008e4:	2181      	movs	r1, #129	@ 0x81
 80008e6:	68f8      	ldr	r0, [r7, #12]
 80008e8:	f7ff fefe 	bl	80006e8 <writeData>

    writeCommand(handle, 0xF7);
 80008ec:	21f7      	movs	r1, #247	@ 0xf7
 80008ee:	68f8      	ldr	r0, [r7, #12]
 80008f0:	f7ff fee0 	bl	80006b4 <writeCommand>
    writeData(handle, 0x20);
 80008f4:	2120      	movs	r1, #32
 80008f6:	68f8      	ldr	r0, [r7, #12]
 80008f8:	f7ff fef6 	bl	80006e8 <writeData>

    writeCommand(handle, 0xC0);
 80008fc:	21c0      	movs	r1, #192	@ 0xc0
 80008fe:	68f8      	ldr	r0, [r7, #12]
 8000900:	f7ff fed8 	bl	80006b4 <writeCommand>
    writeData(handle, 0x23);
 8000904:	2123      	movs	r1, #35	@ 0x23
 8000906:	68f8      	ldr	r0, [r7, #12]
 8000908:	f7ff feee 	bl	80006e8 <writeData>

    writeCommand(handle, 0xC1);
 800090c:	21c1      	movs	r1, #193	@ 0xc1
 800090e:	68f8      	ldr	r0, [r7, #12]
 8000910:	f7ff fed0 	bl	80006b4 <writeCommand>
    writeData(handle, 0x10);
 8000914:	2110      	movs	r1, #16
 8000916:	68f8      	ldr	r0, [r7, #12]
 8000918:	f7ff fee6 	bl	80006e8 <writeData>

    writeCommand(handle, 0xC5);
 800091c:	21c5      	movs	r1, #197	@ 0xc5
 800091e:	68f8      	ldr	r0, [r7, #12]
 8000920:	f7ff fec8 	bl	80006b4 <writeCommand>
    writeData(handle, 0x3e);
 8000924:	213e      	movs	r1, #62	@ 0x3e
 8000926:	68f8      	ldr	r0, [r7, #12]
 8000928:	f7ff fede 	bl	80006e8 <writeData>
    writeData(handle, 0x28);
 800092c:	2128      	movs	r1, #40	@ 0x28
 800092e:	68f8      	ldr	r0, [r7, #12]
 8000930:	f7ff feda 	bl	80006e8 <writeData>

    writeCommand(handle, 0xC7);
 8000934:	21c7      	movs	r1, #199	@ 0xc7
 8000936:	68f8      	ldr	r0, [r7, #12]
 8000938:	f7ff febc 	bl	80006b4 <writeCommand>
    writeData(handle, 0x86);
 800093c:	2186      	movs	r1, #134	@ 0x86
 800093e:	68f8      	ldr	r0, [r7, #12]
 8000940:	f7ff fed2 	bl	80006e8 <writeData>

    writeCommand(handle, 0x36);
 8000944:	2136      	movs	r1, #54	@ 0x36
 8000946:	68f8      	ldr	r0, [r7, #12]
 8000948:	f7ff feb4 	bl	80006b4 <writeCommand>
    writeData(handle, 0x48);
 800094c:	2148      	movs	r1, #72	@ 0x48
 800094e:	68f8      	ldr	r0, [r7, #12]
 8000950:	f7ff feca 	bl	80006e8 <writeData>

    writeCommand(handle, 0x3A);
 8000954:	213a      	movs	r1, #58	@ 0x3a
 8000956:	68f8      	ldr	r0, [r7, #12]
 8000958:	f7ff feac 	bl	80006b4 <writeCommand>
    writeData(handle, 0x55);
 800095c:	2155      	movs	r1, #85	@ 0x55
 800095e:	68f8      	ldr	r0, [r7, #12]
 8000960:	f7ff fec2 	bl	80006e8 <writeData>

    writeCommand(handle, 0xB1);
 8000964:	21b1      	movs	r1, #177	@ 0xb1
 8000966:	68f8      	ldr	r0, [r7, #12]
 8000968:	f7ff fea4 	bl	80006b4 <writeCommand>
    writeData(handle, 0x00);
 800096c:	2100      	movs	r1, #0
 800096e:	68f8      	ldr	r0, [r7, #12]
 8000970:	f7ff feba 	bl	80006e8 <writeData>
    writeData(handle, 0x18);
 8000974:	2118      	movs	r1, #24
 8000976:	68f8      	ldr	r0, [r7, #12]
 8000978:	f7ff feb6 	bl	80006e8 <writeData>

    writeCommand(handle, 0xB6);
 800097c:	21b6      	movs	r1, #182	@ 0xb6
 800097e:	68f8      	ldr	r0, [r7, #12]
 8000980:	f7ff fe98 	bl	80006b4 <writeCommand>
    writeData(handle, 0x08);
 8000984:	2108      	movs	r1, #8
 8000986:	68f8      	ldr	r0, [r7, #12]
 8000988:	f7ff feae 	bl	80006e8 <writeData>
    writeData(handle, 0x82);
 800098c:	2182      	movs	r1, #130	@ 0x82
 800098e:	68f8      	ldr	r0, [r7, #12]
 8000990:	f7ff feaa 	bl	80006e8 <writeData>
    writeData(handle, 0x27);
 8000994:	2127      	movs	r1, #39	@ 0x27
 8000996:	68f8      	ldr	r0, [r7, #12]
 8000998:	f7ff fea6 	bl	80006e8 <writeData>

    writeCommand(handle, 0xF2);
 800099c:	21f2      	movs	r1, #242	@ 0xf2
 800099e:	68f8      	ldr	r0, [r7, #12]
 80009a0:	f7ff fe88 	bl	80006b4 <writeCommand>
    writeData(handle, 0x00);
 80009a4:	2100      	movs	r1, #0
 80009a6:	68f8      	ldr	r0, [r7, #12]
 80009a8:	f7ff fe9e 	bl	80006e8 <writeData>

    writeCommand(handle, 0x26);
 80009ac:	2126      	movs	r1, #38	@ 0x26
 80009ae:	68f8      	ldr	r0, [r7, #12]
 80009b0:	f7ff fe80 	bl	80006b4 <writeCommand>
    writeData(handle, 0x01);
 80009b4:	2101      	movs	r1, #1
 80009b6:	68f8      	ldr	r0, [r7, #12]
 80009b8:	f7ff fe96 	bl	80006e8 <writeData>

    writeCommand(handle, 0xE0);
 80009bc:	21e0      	movs	r1, #224	@ 0xe0
 80009be:	68f8      	ldr	r0, [r7, #12]
 80009c0:	f7ff fe78 	bl	80006b4 <writeCommand>
    writeData(handle, 0x0F);
 80009c4:	210f      	movs	r1, #15
 80009c6:	68f8      	ldr	r0, [r7, #12]
 80009c8:	f7ff fe8e 	bl	80006e8 <writeData>
    writeData(handle, 0x31);
 80009cc:	2131      	movs	r1, #49	@ 0x31
 80009ce:	68f8      	ldr	r0, [r7, #12]
 80009d0:	f7ff fe8a 	bl	80006e8 <writeData>
    writeData(handle, 0x2B);
 80009d4:	212b      	movs	r1, #43	@ 0x2b
 80009d6:	68f8      	ldr	r0, [r7, #12]
 80009d8:	f7ff fe86 	bl	80006e8 <writeData>
    writeData(handle, 0x0C);
 80009dc:	210c      	movs	r1, #12
 80009de:	68f8      	ldr	r0, [r7, #12]
 80009e0:	f7ff fe82 	bl	80006e8 <writeData>
    writeData(handle, 0x0E);
 80009e4:	210e      	movs	r1, #14
 80009e6:	68f8      	ldr	r0, [r7, #12]
 80009e8:	f7ff fe7e 	bl	80006e8 <writeData>
    writeData(handle, 0x08);
 80009ec:	2108      	movs	r1, #8
 80009ee:	68f8      	ldr	r0, [r7, #12]
 80009f0:	f7ff fe7a 	bl	80006e8 <writeData>
    writeData(handle, 0x4E);
 80009f4:	214e      	movs	r1, #78	@ 0x4e
 80009f6:	68f8      	ldr	r0, [r7, #12]
 80009f8:	f7ff fe76 	bl	80006e8 <writeData>
    writeData(handle, 0xF1);
 80009fc:	21f1      	movs	r1, #241	@ 0xf1
 80009fe:	68f8      	ldr	r0, [r7, #12]
 8000a00:	f7ff fe72 	bl	80006e8 <writeData>
    writeData(handle, 0x37);
 8000a04:	2137      	movs	r1, #55	@ 0x37
 8000a06:	68f8      	ldr	r0, [r7, #12]
 8000a08:	f7ff fe6e 	bl	80006e8 <writeData>
    writeData(handle, 0x07);
 8000a0c:	2107      	movs	r1, #7
 8000a0e:	68f8      	ldr	r0, [r7, #12]
 8000a10:	f7ff fe6a 	bl	80006e8 <writeData>
    writeData(handle, 0x10);
 8000a14:	2110      	movs	r1, #16
 8000a16:	68f8      	ldr	r0, [r7, #12]
 8000a18:	f7ff fe66 	bl	80006e8 <writeData>
    writeData(handle, 0x03);
 8000a1c:	2103      	movs	r1, #3
 8000a1e:	68f8      	ldr	r0, [r7, #12]
 8000a20:	f7ff fe62 	bl	80006e8 <writeData>
    writeData(handle, 0x0E);
 8000a24:	210e      	movs	r1, #14
 8000a26:	68f8      	ldr	r0, [r7, #12]
 8000a28:	f7ff fe5e 	bl	80006e8 <writeData>
    writeData(handle, 0x09);
 8000a2c:	2109      	movs	r1, #9
 8000a2e:	68f8      	ldr	r0, [r7, #12]
 8000a30:	f7ff fe5a 	bl	80006e8 <writeData>
    writeData(handle, 0x00);
 8000a34:	2100      	movs	r1, #0
 8000a36:	68f8      	ldr	r0, [r7, #12]
 8000a38:	f7ff fe56 	bl	80006e8 <writeData>

    writeCommand(handle, 0xE1);
 8000a3c:	21e1      	movs	r1, #225	@ 0xe1
 8000a3e:	68f8      	ldr	r0, [r7, #12]
 8000a40:	f7ff fe38 	bl	80006b4 <writeCommand>
    writeData(handle, 0x00);
 8000a44:	2100      	movs	r1, #0
 8000a46:	68f8      	ldr	r0, [r7, #12]
 8000a48:	f7ff fe4e 	bl	80006e8 <writeData>
    writeData(handle, 0x0E);
 8000a4c:	210e      	movs	r1, #14
 8000a4e:	68f8      	ldr	r0, [r7, #12]
 8000a50:	f7ff fe4a 	bl	80006e8 <writeData>
    writeData(handle, 0x14);
 8000a54:	2114      	movs	r1, #20
 8000a56:	68f8      	ldr	r0, [r7, #12]
 8000a58:	f7ff fe46 	bl	80006e8 <writeData>
    writeData(handle, 0x03);
 8000a5c:	2103      	movs	r1, #3
 8000a5e:	68f8      	ldr	r0, [r7, #12]
 8000a60:	f7ff fe42 	bl	80006e8 <writeData>
    writeData(handle, 0x11);
 8000a64:	2111      	movs	r1, #17
 8000a66:	68f8      	ldr	r0, [r7, #12]
 8000a68:	f7ff fe3e 	bl	80006e8 <writeData>
    writeData(handle, 0x07);
 8000a6c:	2107      	movs	r1, #7
 8000a6e:	68f8      	ldr	r0, [r7, #12]
 8000a70:	f7ff fe3a 	bl	80006e8 <writeData>
    writeData(handle, 0x31);
 8000a74:	2131      	movs	r1, #49	@ 0x31
 8000a76:	68f8      	ldr	r0, [r7, #12]
 8000a78:	f7ff fe36 	bl	80006e8 <writeData>
    writeData(handle, 0xC1);
 8000a7c:	21c1      	movs	r1, #193	@ 0xc1
 8000a7e:	68f8      	ldr	r0, [r7, #12]
 8000a80:	f7ff fe32 	bl	80006e8 <writeData>
    writeData(handle, 0x48);
 8000a84:	2148      	movs	r1, #72	@ 0x48
 8000a86:	68f8      	ldr	r0, [r7, #12]
 8000a88:	f7ff fe2e 	bl	80006e8 <writeData>
    writeData(handle, 0x08);
 8000a8c:	2108      	movs	r1, #8
 8000a8e:	68f8      	ldr	r0, [r7, #12]
 8000a90:	f7ff fe2a 	bl	80006e8 <writeData>
    writeData(handle, 0x0F);
 8000a94:	210f      	movs	r1, #15
 8000a96:	68f8      	ldr	r0, [r7, #12]
 8000a98:	f7ff fe26 	bl	80006e8 <writeData>
    writeData(handle, 0x0C);
 8000a9c:	210c      	movs	r1, #12
 8000a9e:	68f8      	ldr	r0, [r7, #12]
 8000aa0:	f7ff fe22 	bl	80006e8 <writeData>
    writeData(handle, 0x31);
 8000aa4:	2131      	movs	r1, #49	@ 0x31
 8000aa6:	68f8      	ldr	r0, [r7, #12]
 8000aa8:	f7ff fe1e 	bl	80006e8 <writeData>
    writeData(handle, 0x36);
 8000aac:	2136      	movs	r1, #54	@ 0x36
 8000aae:	68f8      	ldr	r0, [r7, #12]
 8000ab0:	f7ff fe1a 	bl	80006e8 <writeData>
    writeData(handle, 0x0F);
 8000ab4:	210f      	movs	r1, #15
 8000ab6:	68f8      	ldr	r0, [r7, #12]
 8000ab8:	f7ff fe16 	bl	80006e8 <writeData>

    writeCommand(handle, 0x11);
 8000abc:	2111      	movs	r1, #17
 8000abe:	68f8      	ldr	r0, [r7, #12]
 8000ac0:	f7ff fdf8 	bl	80006b4 <writeCommand>
    HAL_Delay(120);
 8000ac4:	2078      	movs	r0, #120	@ 0x78
 8000ac6:	f000 fb41 	bl	800114c <HAL_Delay>

    writeCommand(handle, 0x29);
 8000aca:	2129      	movs	r1, #41	@ 0x29
 8000acc:	68f8      	ldr	r0, [r7, #12]
 8000ace:	f7ff fdf1 	bl	80006b4 <writeCommand>
    HAL_Delay(20);
 8000ad2:	2014      	movs	r0, #20
 8000ad4:	f000 fb3a 	bl	800114c <HAL_Delay>

    CS_HIGH();
 8000ad8:	68fb      	ldr	r3, [r7, #12]
 8000ada:	6858      	ldr	r0, [r3, #4]
 8000adc:	68fb      	ldr	r3, [r7, #12]
 8000ade:	891b      	ldrh	r3, [r3, #8]
 8000ae0:	2201      	movs	r2, #1
 8000ae2:	4619      	mov	r1, r3
 8000ae4:	f000 fdc8 	bl	8001678 <HAL_GPIO_WritePin>
}
 8000ae8:	bf00      	nop
 8000aea:	3710      	adds	r7, #16
 8000aec:	46bd      	mov	sp, r7
 8000aee:	bd80      	pop	{r7, pc}

08000af0 <ILI9341_StartWrite>:

void ILI9341_StartWrite(ILI9341_Handle *handle) {
 8000af0:	b580      	push	{r7, lr}
 8000af2:	b082      	sub	sp, #8
 8000af4:	af00      	add	r7, sp, #0
 8000af6:	6078      	str	r0, [r7, #4]
    CS_LOW();
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	6858      	ldr	r0, [r3, #4]
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	891b      	ldrh	r3, [r3, #8]
 8000b00:	2200      	movs	r2, #0
 8000b02:	4619      	mov	r1, r3
 8000b04:	f000 fdb8 	bl	8001678 <HAL_GPIO_WritePin>
}
 8000b08:	bf00      	nop
 8000b0a:	3708      	adds	r7, #8
 8000b0c:	46bd      	mov	sp, r7
 8000b0e:	bd80      	pop	{r7, pc}

08000b10 <ILI9341_EndWrite>:

void ILI9341_EndWrite(ILI9341_Handle *handle) {
 8000b10:	b580      	push	{r7, lr}
 8000b12:	b082      	sub	sp, #8
 8000b14:	af00      	add	r7, sp, #0
 8000b16:	6078      	str	r0, [r7, #4]
    CS_HIGH();
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	6858      	ldr	r0, [r3, #4]
 8000b1c:	687b      	ldr	r3, [r7, #4]
 8000b1e:	891b      	ldrh	r3, [r3, #8]
 8000b20:	2201      	movs	r2, #1
 8000b22:	4619      	mov	r1, r3
 8000b24:	f000 fda8 	bl	8001678 <HAL_GPIO_WritePin>
}
 8000b28:	bf00      	nop
 8000b2a:	3708      	adds	r7, #8
 8000b2c:	46bd      	mov	sp, r7
 8000b2e:	bd80      	pop	{r7, pc}

08000b30 <ILI9341_SetAddrWindow>:

void ILI9341_SetAddrWindow(ILI9341_Handle *handle, uint16_t x, uint16_t y, uint16_t w, uint16_t h) {
 8000b30:	b580      	push	{r7, lr}
 8000b32:	b086      	sub	sp, #24
 8000b34:	af00      	add	r7, sp, #0
 8000b36:	60f8      	str	r0, [r7, #12]
 8000b38:	4608      	mov	r0, r1
 8000b3a:	4611      	mov	r1, r2
 8000b3c:	461a      	mov	r2, r3
 8000b3e:	4603      	mov	r3, r0
 8000b40:	817b      	strh	r3, [r7, #10]
 8000b42:	460b      	mov	r3, r1
 8000b44:	813b      	strh	r3, [r7, #8]
 8000b46:	4613      	mov	r3, r2
 8000b48:	80fb      	strh	r3, [r7, #6]
    uint16_t x_end = x + w - 1;
 8000b4a:	897a      	ldrh	r2, [r7, #10]
 8000b4c:	88fb      	ldrh	r3, [r7, #6]
 8000b4e:	4413      	add	r3, r2
 8000b50:	b29b      	uxth	r3, r3
 8000b52:	3b01      	subs	r3, #1
 8000b54:	82fb      	strh	r3, [r7, #22]
    uint16_t y_end = y + h - 1;
 8000b56:	893a      	ldrh	r2, [r7, #8]
 8000b58:	8c3b      	ldrh	r3, [r7, #32]
 8000b5a:	4413      	add	r3, r2
 8000b5c:	b29b      	uxth	r3, r3
 8000b5e:	3b01      	subs	r3, #1
 8000b60:	82bb      	strh	r3, [r7, #20]

    writeCommand(handle, ILI9341_CASET);
 8000b62:	212a      	movs	r1, #42	@ 0x2a
 8000b64:	68f8      	ldr	r0, [r7, #12]
 8000b66:	f7ff fda5 	bl	80006b4 <writeCommand>
    writeData16(handle, x);
 8000b6a:	897b      	ldrh	r3, [r7, #10]
 8000b6c:	4619      	mov	r1, r3
 8000b6e:	68f8      	ldr	r0, [r7, #12]
 8000b70:	f7ff fdd4 	bl	800071c <writeData16>
    writeData16(handle, x_end);
 8000b74:	8afb      	ldrh	r3, [r7, #22]
 8000b76:	4619      	mov	r1, r3
 8000b78:	68f8      	ldr	r0, [r7, #12]
 8000b7a:	f7ff fdcf 	bl	800071c <writeData16>

    writeCommand(handle, ILI9341_PASET);
 8000b7e:	212b      	movs	r1, #43	@ 0x2b
 8000b80:	68f8      	ldr	r0, [r7, #12]
 8000b82:	f7ff fd97 	bl	80006b4 <writeCommand>
    writeData16(handle, y);
 8000b86:	893b      	ldrh	r3, [r7, #8]
 8000b88:	4619      	mov	r1, r3
 8000b8a:	68f8      	ldr	r0, [r7, #12]
 8000b8c:	f7ff fdc6 	bl	800071c <writeData16>
    writeData16(handle, y_end);
 8000b90:	8abb      	ldrh	r3, [r7, #20]
 8000b92:	4619      	mov	r1, r3
 8000b94:	68f8      	ldr	r0, [r7, #12]
 8000b96:	f7ff fdc1 	bl	800071c <writeData16>

    writeCommand(handle, ILI9341_RAMWR);
 8000b9a:	212c      	movs	r1, #44	@ 0x2c
 8000b9c:	68f8      	ldr	r0, [r7, #12]
 8000b9e:	f7ff fd89 	bl	80006b4 <writeCommand>
}
 8000ba2:	bf00      	nop
 8000ba4:	3718      	adds	r7, #24
 8000ba6:	46bd      	mov	sp, r7
 8000ba8:	bd80      	pop	{r7, pc}

08000baa <ILI9341_FillScreen>:
    ILI9341_SetAddrWindow(handle, x, y, 1, 1);
    ILI9341_WritePixel(handle, color);
    ILI9341_EndWrite(handle);
}

void ILI9341_FillScreen(ILI9341_Handle *handle, uint16_t color) {
 8000baa:	b580      	push	{r7, lr}
 8000bac:	b088      	sub	sp, #32
 8000bae:	af02      	add	r7, sp, #8
 8000bb0:	6078      	str	r0, [r7, #4]
 8000bb2:	460b      	mov	r3, r1
 8000bb4:	807b      	strh	r3, [r7, #2]
    ILI9341_StartWrite(handle);
 8000bb6:	6878      	ldr	r0, [r7, #4]
 8000bb8:	f7ff ff9a 	bl	8000af0 <ILI9341_StartWrite>
    ILI9341_SetAddrWindow(handle, 0, 0, handle->width, handle->height);
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	8b5a      	ldrh	r2, [r3, #26]
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	8b9b      	ldrh	r3, [r3, #28]
 8000bc4:	9300      	str	r3, [sp, #0]
 8000bc6:	4613      	mov	r3, r2
 8000bc8:	2200      	movs	r2, #0
 8000bca:	2100      	movs	r1, #0
 8000bcc:	6878      	ldr	r0, [r7, #4]
 8000bce:	f7ff ffaf 	bl	8000b30 <ILI9341_SetAddrWindow>

    DC_HIGH();
 8000bd2:	687b      	ldr	r3, [r7, #4]
 8000bd4:	68d8      	ldr	r0, [r3, #12]
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	8a1b      	ldrh	r3, [r3, #16]
 8000bda:	2201      	movs	r2, #1
 8000bdc:	4619      	mov	r1, r3
 8000bde:	f000 fd4b 	bl	8001678 <HAL_GPIO_WritePin>
    uint8_t colorBuf[2];
    colorBuf[0] = color >> 8;
 8000be2:	887b      	ldrh	r3, [r7, #2]
 8000be4:	0a1b      	lsrs	r3, r3, #8
 8000be6:	b29b      	uxth	r3, r3
 8000be8:	b2db      	uxtb	r3, r3
 8000bea:	733b      	strb	r3, [r7, #12]
    colorBuf[1] = color & 0xFF;
 8000bec:	887b      	ldrh	r3, [r7, #2]
 8000bee:	b2db      	uxtb	r3, r3
 8000bf0:	737b      	strb	r3, [r7, #13]

    uint32_t totalPixels = (uint32_t)handle->width * handle->height;
 8000bf2:	687b      	ldr	r3, [r7, #4]
 8000bf4:	8b5b      	ldrh	r3, [r3, #26]
 8000bf6:	461a      	mov	r2, r3
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	8b9b      	ldrh	r3, [r3, #28]
 8000bfc:	fb02 f303 	mul.w	r3, r2, r3
 8000c00:	613b      	str	r3, [r7, #16]
    for (uint32_t i = 0; i < totalPixels; i++) {
 8000c02:	2300      	movs	r3, #0
 8000c04:	617b      	str	r3, [r7, #20]
 8000c06:	e00b      	b.n	8000c20 <ILI9341_FillScreen+0x76>
        HAL_SPI_Transmit(handle->hspi, colorBuf, 2, HAL_MAX_DELAY);
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	6818      	ldr	r0, [r3, #0]
 8000c0c:	f107 010c 	add.w	r1, r7, #12
 8000c10:	f04f 33ff 	mov.w	r3, #4294967295
 8000c14:	2202      	movs	r2, #2
 8000c16:	f001 fd0a 	bl	800262e <HAL_SPI_Transmit>
    for (uint32_t i = 0; i < totalPixels; i++) {
 8000c1a:	697b      	ldr	r3, [r7, #20]
 8000c1c:	3301      	adds	r3, #1
 8000c1e:	617b      	str	r3, [r7, #20]
 8000c20:	697a      	ldr	r2, [r7, #20]
 8000c22:	693b      	ldr	r3, [r7, #16]
 8000c24:	429a      	cmp	r2, r3
 8000c26:	d3ef      	bcc.n	8000c08 <ILI9341_FillScreen+0x5e>
    }

    ILI9341_EndWrite(handle);
 8000c28:	6878      	ldr	r0, [r7, #4]
 8000c2a:	f7ff ff71 	bl	8000b10 <ILI9341_EndWrite>
}
 8000c2e:	bf00      	nop
 8000c30:	3718      	adds	r7, #24
 8000c32:	46bd      	mov	sp, r7
 8000c34:	bd80      	pop	{r7, pc}
	...

08000c38 <main>:
/* USER CODE BEGIN 0 */

/* USER CODE END 0 */

int main(void)
{
 8000c38:	b590      	push	{r4, r7, lr}
 8000c3a:	b08b      	sub	sp, #44	@ 0x2c
 8000c3c:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c3e:	f000 fa16 	bl	800106e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c42:	f000 f847 	bl	8000cd4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c46:	f7ff fc33 	bl	80004b0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000c4a:	f000 f97d 	bl	8000f48 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8000c4e:	f7ff fcbf 	bl	80005d0 <MX_I2C1_Init>
  MX_SPI1_Init();
 8000c52:	f000 f89d 	bl	8000d90 <MX_SPI1_Init>
  ILI9341_Init(&display, &hspi1,
 8000c56:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000c5a:	9303      	str	r3, [sp, #12]
 8000c5c:	4b17      	ldr	r3, [pc, #92]	@ (8000cbc <main+0x84>)
 8000c5e:	9302      	str	r3, [sp, #8]
 8000c60:	2380      	movs	r3, #128	@ 0x80
 8000c62:	9301      	str	r3, [sp, #4]
 8000c64:	4b16      	ldr	r3, [pc, #88]	@ (8000cc0 <main+0x88>)
 8000c66:	9300      	str	r3, [sp, #0]
 8000c68:	2340      	movs	r3, #64	@ 0x40
 8000c6a:	4a16      	ldr	r2, [pc, #88]	@ (8000cc4 <main+0x8c>)
 8000c6c:	4916      	ldr	r1, [pc, #88]	@ (8000cc8 <main+0x90>)
 8000c6e:	4817      	ldr	r0, [pc, #92]	@ (8000ccc <main+0x94>)
 8000c70:	f7ff fda4 	bl	80007bc <ILI9341_Init>
		  GPIOB, GPIO_PIN_6,
		  GPIOC, GPIO_PIN_7,
		  GPIOA, GPIO_PIN_10);
  /* USER CODE BEGIN 2 */
  StartupScreen();
 8000c74:	f000 f87c 	bl	8000d70 <StartupScreen>
  const uint16_t colorCycle[] = {
 8000c78:	4b15      	ldr	r3, [pc, #84]	@ (8000cd0 <main+0x98>)
 8000c7a:	463c      	mov	r4, r7
 8000c7c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000c7e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		  ILI9341_CYAN,
		  ILI9341_MAGENTA,
		  ILI9341_YELLOW,
		  ILI9341_WHITE
  };
  const uint32_t colorCount = sizeof(colorCycle) / sizeof(colorCycle[0]);
 8000c82:	2308      	movs	r3, #8
 8000c84:	613b      	str	r3, [r7, #16]
  uint32_t colorIndex = 0;
 8000c86:	2300      	movs	r3, #0
 8000c88:	617b      	str	r3, [r7, #20]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  ILI9341_FillScreen(&display, colorCycle[colorIndex]);
 8000c8a:	697b      	ldr	r3, [r7, #20]
 8000c8c:	005b      	lsls	r3, r3, #1
 8000c8e:	3318      	adds	r3, #24
 8000c90:	443b      	add	r3, r7
 8000c92:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8000c96:	4619      	mov	r1, r3
 8000c98:	480c      	ldr	r0, [pc, #48]	@ (8000ccc <main+0x94>)
 8000c9a:	f7ff ff86 	bl	8000baa <ILI9341_FillScreen>
	  HAL_Delay(1000);
 8000c9e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000ca2:	f000 fa53 	bl	800114c <HAL_Delay>
	  colorIndex++;
 8000ca6:	697b      	ldr	r3, [r7, #20]
 8000ca8:	3301      	adds	r3, #1
 8000caa:	617b      	str	r3, [r7, #20]
	  if (colorIndex >= colorCount) {
 8000cac:	697a      	ldr	r2, [r7, #20]
 8000cae:	693b      	ldr	r3, [r7, #16]
 8000cb0:	429a      	cmp	r2, r3
 8000cb2:	d3ea      	bcc.n	8000c8a <main+0x52>
		  colorIndex = 0;
 8000cb4:	2300      	movs	r3, #0
 8000cb6:	617b      	str	r3, [r7, #20]
	  ILI9341_FillScreen(&display, colorCycle[colorIndex]);
 8000cb8:	e7e7      	b.n	8000c8a <main+0x52>
 8000cba:	bf00      	nop
 8000cbc:	40020000 	.word	0x40020000
 8000cc0:	40020800 	.word	0x40020800
 8000cc4:	40020400 	.word	0x40020400
 8000cc8:	2000009c 	.word	0x2000009c
 8000ccc:	2000007c 	.word	0x2000007c
 8000cd0:	08002d48 	.word	0x08002d48

08000cd4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000cd4:	b580      	push	{r7, lr}
 8000cd6:	b092      	sub	sp, #72	@ 0x48
 8000cd8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000cda:	f107 0314 	add.w	r3, r7, #20
 8000cde:	2234      	movs	r2, #52	@ 0x34
 8000ce0:	2100      	movs	r1, #0
 8000ce2:	4618      	mov	r0, r3
 8000ce4:	f001 fff8 	bl	8002cd8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ce8:	463b      	mov	r3, r7
 8000cea:	2200      	movs	r2, #0
 8000cec:	601a      	str	r2, [r3, #0]
 8000cee:	605a      	str	r2, [r3, #4]
 8000cf0:	609a      	str	r2, [r3, #8]
 8000cf2:	60da      	str	r2, [r3, #12]
 8000cf4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000cf6:	4b1d      	ldr	r3, [pc, #116]	@ (8000d6c <SystemClock_Config+0x98>)
 8000cf8:	681b      	ldr	r3, [r3, #0]
 8000cfa:	f423 53c0 	bic.w	r3, r3, #6144	@ 0x1800
 8000cfe:	4a1b      	ldr	r2, [pc, #108]	@ (8000d6c <SystemClock_Config+0x98>)
 8000d00:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000d04:	6013      	str	r3, [r2, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000d06:	2302      	movs	r3, #2
 8000d08:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000d0a:	2301      	movs	r3, #1
 8000d0c:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000d0e:	2310      	movs	r3, #16
 8000d10:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000d12:	2302      	movs	r3, #2
 8000d14:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000d16:	2300      	movs	r3, #0
 8000d18:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8000d1a:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8000d1e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLL_DIV3;
 8000d20:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 8000d24:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000d26:	f107 0314 	add.w	r3, r7, #20
 8000d2a:	4618      	mov	r0, r3
 8000d2c:	f000 fe00 	bl	8001930 <HAL_RCC_OscConfig>
 8000d30:	4603      	mov	r3, r0
 8000d32:	2b00      	cmp	r3, #0
 8000d34:	d001      	beq.n	8000d3a <SystemClock_Config+0x66>
  {
    Error_Handler();
 8000d36:	f000 f825 	bl	8000d84 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000d3a:	230f      	movs	r3, #15
 8000d3c:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000d3e:	2303      	movs	r3, #3
 8000d40:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000d42:	2300      	movs	r3, #0
 8000d44:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000d46:	2300      	movs	r3, #0
 8000d48:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000d4a:	2300      	movs	r3, #0
 8000d4c:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000d4e:	463b      	mov	r3, r7
 8000d50:	2101      	movs	r1, #1
 8000d52:	4618      	mov	r0, r3
 8000d54:	f001 f91c 	bl	8001f90 <HAL_RCC_ClockConfig>
 8000d58:	4603      	mov	r3, r0
 8000d5a:	2b00      	cmp	r3, #0
 8000d5c:	d001      	beq.n	8000d62 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8000d5e:	f000 f811 	bl	8000d84 <Error_Handler>
  }
}
 8000d62:	bf00      	nop
 8000d64:	3748      	adds	r7, #72	@ 0x48
 8000d66:	46bd      	mov	sp, r7
 8000d68:	bd80      	pop	{r7, pc}
 8000d6a:	bf00      	nop
 8000d6c:	40007000 	.word	0x40007000

08000d70 <StartupScreen>:

/* USER CODE BEGIN 4 */
static void StartupScreen(void)
{
 8000d70:	b580      	push	{r7, lr}
 8000d72:	af00      	add	r7, sp, #0
	ILI9341_FillScreen(&display, ILI9341_BLACK);
 8000d74:	2100      	movs	r1, #0
 8000d76:	4802      	ldr	r0, [pc, #8]	@ (8000d80 <StartupScreen+0x10>)
 8000d78:	f7ff ff17 	bl	8000baa <ILI9341_FillScreen>
}
 8000d7c:	bf00      	nop
 8000d7e:	bd80      	pop	{r7, pc}
 8000d80:	2000007c 	.word	0x2000007c

08000d84 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d84:	b480      	push	{r7}
 8000d86:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d88:	b672      	cpsid	i
}
 8000d8a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d8c:	bf00      	nop
 8000d8e:	e7fd      	b.n	8000d8c <Error_Handler+0x8>

08000d90 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8000d90:	b580      	push	{r7, lr}
 8000d92:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8000d94:	4b17      	ldr	r3, [pc, #92]	@ (8000df4 <MX_SPI1_Init+0x64>)
 8000d96:	4a18      	ldr	r2, [pc, #96]	@ (8000df8 <MX_SPI1_Init+0x68>)
 8000d98:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000d9a:	4b16      	ldr	r3, [pc, #88]	@ (8000df4 <MX_SPI1_Init+0x64>)
 8000d9c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000da0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000da2:	4b14      	ldr	r3, [pc, #80]	@ (8000df4 <MX_SPI1_Init+0x64>)
 8000da4:	2200      	movs	r2, #0
 8000da6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000da8:	4b12      	ldr	r3, [pc, #72]	@ (8000df4 <MX_SPI1_Init+0x64>)
 8000daa:	2200      	movs	r2, #0
 8000dac:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000dae:	4b11      	ldr	r3, [pc, #68]	@ (8000df4 <MX_SPI1_Init+0x64>)
 8000db0:	2200      	movs	r2, #0
 8000db2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000db4:	4b0f      	ldr	r3, [pc, #60]	@ (8000df4 <MX_SPI1_Init+0x64>)
 8000db6:	2200      	movs	r2, #0
 8000db8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000dba:	4b0e      	ldr	r3, [pc, #56]	@ (8000df4 <MX_SPI1_Init+0x64>)
 8000dbc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000dc0:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8000dc2:	4b0c      	ldr	r3, [pc, #48]	@ (8000df4 <MX_SPI1_Init+0x64>)
 8000dc4:	2210      	movs	r2, #16
 8000dc6:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000dc8:	4b0a      	ldr	r3, [pc, #40]	@ (8000df4 <MX_SPI1_Init+0x64>)
 8000dca:	2200      	movs	r2, #0
 8000dcc:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000dce:	4b09      	ldr	r3, [pc, #36]	@ (8000df4 <MX_SPI1_Init+0x64>)
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000dd4:	4b07      	ldr	r3, [pc, #28]	@ (8000df4 <MX_SPI1_Init+0x64>)
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000dda:	4b06      	ldr	r3, [pc, #24]	@ (8000df4 <MX_SPI1_Init+0x64>)
 8000ddc:	220a      	movs	r2, #10
 8000dde:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000de0:	4804      	ldr	r0, [pc, #16]	@ (8000df4 <MX_SPI1_Init+0x64>)
 8000de2:	f001 fb9b 	bl	800251c <HAL_SPI_Init>
 8000de6:	4603      	mov	r3, r0
 8000de8:	2b00      	cmp	r3, #0
 8000dea:	d001      	beq.n	8000df0 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000dec:	f7ff ffca 	bl	8000d84 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000df0:	bf00      	nop
 8000df2:	bd80      	pop	{r7, pc}
 8000df4:	2000009c 	.word	0x2000009c
 8000df8:	40013000 	.word	0x40013000

08000dfc <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	b08a      	sub	sp, #40	@ 0x28
 8000e00:	af00      	add	r7, sp, #0
 8000e02:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e04:	f107 0314 	add.w	r3, r7, #20
 8000e08:	2200      	movs	r2, #0
 8000e0a:	601a      	str	r2, [r3, #0]
 8000e0c:	605a      	str	r2, [r3, #4]
 8000e0e:	609a      	str	r2, [r3, #8]
 8000e10:	60da      	str	r2, [r3, #12]
 8000e12:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	4a17      	ldr	r2, [pc, #92]	@ (8000e78 <HAL_SPI_MspInit+0x7c>)
 8000e1a:	4293      	cmp	r3, r2
 8000e1c:	d127      	bne.n	8000e6e <HAL_SPI_MspInit+0x72>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000e1e:	4b17      	ldr	r3, [pc, #92]	@ (8000e7c <HAL_SPI_MspInit+0x80>)
 8000e20:	6a1b      	ldr	r3, [r3, #32]
 8000e22:	4a16      	ldr	r2, [pc, #88]	@ (8000e7c <HAL_SPI_MspInit+0x80>)
 8000e24:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000e28:	6213      	str	r3, [r2, #32]
 8000e2a:	4b14      	ldr	r3, [pc, #80]	@ (8000e7c <HAL_SPI_MspInit+0x80>)
 8000e2c:	6a1b      	ldr	r3, [r3, #32]
 8000e2e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000e32:	613b      	str	r3, [r7, #16]
 8000e34:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e36:	4b11      	ldr	r3, [pc, #68]	@ (8000e7c <HAL_SPI_MspInit+0x80>)
 8000e38:	69db      	ldr	r3, [r3, #28]
 8000e3a:	4a10      	ldr	r2, [pc, #64]	@ (8000e7c <HAL_SPI_MspInit+0x80>)
 8000e3c:	f043 0301 	orr.w	r3, r3, #1
 8000e40:	61d3      	str	r3, [r2, #28]
 8000e42:	4b0e      	ldr	r3, [pc, #56]	@ (8000e7c <HAL_SPI_MspInit+0x80>)
 8000e44:	69db      	ldr	r3, [r3, #28]
 8000e46:	f003 0301 	and.w	r3, r3, #1
 8000e4a:	60fb      	str	r3, [r7, #12]
 8000e4c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000e4e:	23e0      	movs	r3, #224	@ 0xe0
 8000e50:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e52:	2302      	movs	r3, #2
 8000e54:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e56:	2300      	movs	r3, #0
 8000e58:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e5a:	2303      	movs	r3, #3
 8000e5c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000e5e:	2305      	movs	r3, #5
 8000e60:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e62:	f107 0314 	add.w	r3, r7, #20
 8000e66:	4619      	mov	r1, r3
 8000e68:	4805      	ldr	r0, [pc, #20]	@ (8000e80 <HAL_SPI_MspInit+0x84>)
 8000e6a:	f000 fa75 	bl	8001358 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8000e6e:	bf00      	nop
 8000e70:	3728      	adds	r7, #40	@ 0x28
 8000e72:	46bd      	mov	sp, r7
 8000e74:	bd80      	pop	{r7, pc}
 8000e76:	bf00      	nop
 8000e78:	40013000 	.word	0x40013000
 8000e7c:	40023800 	.word	0x40023800
 8000e80:	40020000 	.word	0x40020000

08000e84 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e84:	b580      	push	{r7, lr}
 8000e86:	b084      	sub	sp, #16
 8000e88:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_COMP_CLK_ENABLE();
 8000e8a:	4b15      	ldr	r3, [pc, #84]	@ (8000ee0 <HAL_MspInit+0x5c>)
 8000e8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e8e:	4a14      	ldr	r2, [pc, #80]	@ (8000ee0 <HAL_MspInit+0x5c>)
 8000e90:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000e94:	6253      	str	r3, [r2, #36]	@ 0x24
 8000e96:	4b12      	ldr	r3, [pc, #72]	@ (8000ee0 <HAL_MspInit+0x5c>)
 8000e98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e9a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8000e9e:	60fb      	str	r3, [r7, #12]
 8000ea0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ea2:	4b0f      	ldr	r3, [pc, #60]	@ (8000ee0 <HAL_MspInit+0x5c>)
 8000ea4:	6a1b      	ldr	r3, [r3, #32]
 8000ea6:	4a0e      	ldr	r2, [pc, #56]	@ (8000ee0 <HAL_MspInit+0x5c>)
 8000ea8:	f043 0301 	orr.w	r3, r3, #1
 8000eac:	6213      	str	r3, [r2, #32]
 8000eae:	4b0c      	ldr	r3, [pc, #48]	@ (8000ee0 <HAL_MspInit+0x5c>)
 8000eb0:	6a1b      	ldr	r3, [r3, #32]
 8000eb2:	f003 0301 	and.w	r3, r3, #1
 8000eb6:	60bb      	str	r3, [r7, #8]
 8000eb8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000eba:	4b09      	ldr	r3, [pc, #36]	@ (8000ee0 <HAL_MspInit+0x5c>)
 8000ebc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000ebe:	4a08      	ldr	r2, [pc, #32]	@ (8000ee0 <HAL_MspInit+0x5c>)
 8000ec0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000ec4:	6253      	str	r3, [r2, #36]	@ 0x24
 8000ec6:	4b06      	ldr	r3, [pc, #24]	@ (8000ee0 <HAL_MspInit+0x5c>)
 8000ec8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000eca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000ece:	607b      	str	r3, [r7, #4]
 8000ed0:	687b      	ldr	r3, [r7, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000ed2:	2007      	movs	r0, #7
 8000ed4:	f000 fa0c 	bl	80012f0 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ed8:	bf00      	nop
 8000eda:	3710      	adds	r7, #16
 8000edc:	46bd      	mov	sp, r7
 8000ede:	bd80      	pop	{r7, pc}
 8000ee0:	40023800 	.word	0x40023800

08000ee4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ee4:	b480      	push	{r7}
 8000ee6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000ee8:	bf00      	nop
 8000eea:	e7fd      	b.n	8000ee8 <NMI_Handler+0x4>

08000eec <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000eec:	b480      	push	{r7}
 8000eee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ef0:	bf00      	nop
 8000ef2:	e7fd      	b.n	8000ef0 <HardFault_Handler+0x4>

08000ef4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ef4:	b480      	push	{r7}
 8000ef6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ef8:	bf00      	nop
 8000efa:	e7fd      	b.n	8000ef8 <MemManage_Handler+0x4>

08000efc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000efc:	b480      	push	{r7}
 8000efe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f00:	bf00      	nop
 8000f02:	e7fd      	b.n	8000f00 <BusFault_Handler+0x4>

08000f04 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000f04:	b480      	push	{r7}
 8000f06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000f08:	bf00      	nop
 8000f0a:	e7fd      	b.n	8000f08 <UsageFault_Handler+0x4>

08000f0c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000f0c:	b480      	push	{r7}
 8000f0e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000f10:	bf00      	nop
 8000f12:	46bd      	mov	sp, r7
 8000f14:	bc80      	pop	{r7}
 8000f16:	4770      	bx	lr

08000f18 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000f18:	b480      	push	{r7}
 8000f1a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000f1c:	bf00      	nop
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	bc80      	pop	{r7}
 8000f22:	4770      	bx	lr

08000f24 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000f24:	b480      	push	{r7}
 8000f26:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000f28:	bf00      	nop
 8000f2a:	46bd      	mov	sp, r7
 8000f2c:	bc80      	pop	{r7}
 8000f2e:	4770      	bx	lr

08000f30 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000f30:	b580      	push	{r7, lr}
 8000f32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000f34:	f000 f8ee 	bl	8001114 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000f38:	bf00      	nop
 8000f3a:	bd80      	pop	{r7, pc}

08000f3c <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000f3c:	b480      	push	{r7}
 8000f3e:	af00      	add	r7, sp, #0
    
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000f40:	bf00      	nop
 8000f42:	46bd      	mov	sp, r7
 8000f44:	bc80      	pop	{r7}
 8000f46:	4770      	bx	lr

08000f48 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000f4c:	4b11      	ldr	r3, [pc, #68]	@ (8000f94 <MX_USART2_UART_Init+0x4c>)
 8000f4e:	4a12      	ldr	r2, [pc, #72]	@ (8000f98 <MX_USART2_UART_Init+0x50>)
 8000f50:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000f52:	4b10      	ldr	r3, [pc, #64]	@ (8000f94 <MX_USART2_UART_Init+0x4c>)
 8000f54:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000f58:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000f5a:	4b0e      	ldr	r3, [pc, #56]	@ (8000f94 <MX_USART2_UART_Init+0x4c>)
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000f60:	4b0c      	ldr	r3, [pc, #48]	@ (8000f94 <MX_USART2_UART_Init+0x4c>)
 8000f62:	2200      	movs	r2, #0
 8000f64:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000f66:	4b0b      	ldr	r3, [pc, #44]	@ (8000f94 <MX_USART2_UART_Init+0x4c>)
 8000f68:	2200      	movs	r2, #0
 8000f6a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000f6c:	4b09      	ldr	r3, [pc, #36]	@ (8000f94 <MX_USART2_UART_Init+0x4c>)
 8000f6e:	220c      	movs	r2, #12
 8000f70:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000f72:	4b08      	ldr	r3, [pc, #32]	@ (8000f94 <MX_USART2_UART_Init+0x4c>)
 8000f74:	2200      	movs	r2, #0
 8000f76:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000f78:	4b06      	ldr	r3, [pc, #24]	@ (8000f94 <MX_USART2_UART_Init+0x4c>)
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000f7e:	4805      	ldr	r0, [pc, #20]	@ (8000f94 <MX_USART2_UART_Init+0x4c>)
 8000f80:	f001 fd76 	bl	8002a70 <HAL_UART_Init>
 8000f84:	4603      	mov	r3, r0
 8000f86:	2b00      	cmp	r3, #0
 8000f88:	d001      	beq.n	8000f8e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000f8a:	f7ff fefb 	bl	8000d84 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000f8e:	bf00      	nop
 8000f90:	bd80      	pop	{r7, pc}
 8000f92:	bf00      	nop
 8000f94:	200000f4 	.word	0x200000f4
 8000f98:	40004400 	.word	0x40004400

08000f9c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	b08a      	sub	sp, #40	@ 0x28
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fa4:	f107 0314 	add.w	r3, r7, #20
 8000fa8:	2200      	movs	r2, #0
 8000faa:	601a      	str	r2, [r3, #0]
 8000fac:	605a      	str	r2, [r3, #4]
 8000fae:	609a      	str	r2, [r3, #8]
 8000fb0:	60da      	str	r2, [r3, #12]
 8000fb2:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	4a17      	ldr	r2, [pc, #92]	@ (8001018 <HAL_UART_MspInit+0x7c>)
 8000fba:	4293      	cmp	r3, r2
 8000fbc:	d127      	bne.n	800100e <HAL_UART_MspInit+0x72>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000fbe:	4b17      	ldr	r3, [pc, #92]	@ (800101c <HAL_UART_MspInit+0x80>)
 8000fc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000fc2:	4a16      	ldr	r2, [pc, #88]	@ (800101c <HAL_UART_MspInit+0x80>)
 8000fc4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000fc8:	6253      	str	r3, [r2, #36]	@ 0x24
 8000fca:	4b14      	ldr	r3, [pc, #80]	@ (800101c <HAL_UART_MspInit+0x80>)
 8000fcc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000fce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000fd2:	613b      	str	r3, [r7, #16]
 8000fd4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fd6:	4b11      	ldr	r3, [pc, #68]	@ (800101c <HAL_UART_MspInit+0x80>)
 8000fd8:	69db      	ldr	r3, [r3, #28]
 8000fda:	4a10      	ldr	r2, [pc, #64]	@ (800101c <HAL_UART_MspInit+0x80>)
 8000fdc:	f043 0301 	orr.w	r3, r3, #1
 8000fe0:	61d3      	str	r3, [r2, #28]
 8000fe2:	4b0e      	ldr	r3, [pc, #56]	@ (800101c <HAL_UART_MspInit+0x80>)
 8000fe4:	69db      	ldr	r3, [r3, #28]
 8000fe6:	f003 0301 	and.w	r3, r3, #1
 8000fea:	60fb      	str	r3, [r7, #12]
 8000fec:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000fee:	230c      	movs	r3, #12
 8000ff0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ff2:	2302      	movs	r3, #2
 8000ff4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ff6:	2300      	movs	r3, #0
 8000ff8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ffa:	2303      	movs	r3, #3
 8000ffc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000ffe:	2307      	movs	r3, #7
 8001000:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001002:	f107 0314 	add.w	r3, r7, #20
 8001006:	4619      	mov	r1, r3
 8001008:	4805      	ldr	r0, [pc, #20]	@ (8001020 <HAL_UART_MspInit+0x84>)
 800100a:	f000 f9a5 	bl	8001358 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800100e:	bf00      	nop
 8001010:	3728      	adds	r7, #40	@ 0x28
 8001012:	46bd      	mov	sp, r7
 8001014:	bd80      	pop	{r7, pc}
 8001016:	bf00      	nop
 8001018:	40004400 	.word	0x40004400
 800101c:	40023800 	.word	0x40023800
 8001020:	40020000 	.word	0x40020000

08001024 <Reset_Handler>:
  .type Reset_Handler, %function
Reset_Handler:


/* Call the clock system initialization function.*/
    bl  SystemInit
 8001024:	f7ff ff8a 	bl	8000f3c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001028:	480b      	ldr	r0, [pc, #44]	@ (8001058 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800102a:	490c      	ldr	r1, [pc, #48]	@ (800105c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800102c:	4a0c      	ldr	r2, [pc, #48]	@ (8001060 <LoopFillZerobss+0x16>)
  movs r3, #0
 800102e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001030:	e002      	b.n	8001038 <LoopCopyDataInit>

08001032 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001032:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001034:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001036:	3304      	adds	r3, #4

08001038 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001038:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800103a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800103c:	d3f9      	bcc.n	8001032 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800103e:	4a09      	ldr	r2, [pc, #36]	@ (8001064 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001040:	4c09      	ldr	r4, [pc, #36]	@ (8001068 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001042:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001044:	e001      	b.n	800104a <LoopFillZerobss>

08001046 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001046:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001048:	3204      	adds	r2, #4

0800104a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800104a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800104c:	d3fb      	bcc.n	8001046 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800104e:	f001 fe4b 	bl	8002ce8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001052:	f7ff fdf1 	bl	8000c38 <main>
  bx lr
 8001056:	4770      	bx	lr
  ldr r0, =_sdata
 8001058:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800105c:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8001060:	08002d8c 	.word	0x08002d8c
  ldr r2, =_sbss
 8001064:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8001068:	20000140 	.word	0x20000140

0800106c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800106c:	e7fe      	b.n	800106c <ADC1_IRQHandler>

0800106e <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800106e:	b580      	push	{r7, lr}
 8001070:	b082      	sub	sp, #8
 8001072:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001074:	2300      	movs	r3, #0
 8001076:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001078:	2003      	movs	r0, #3
 800107a:	f000 f939 	bl	80012f0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800107e:	2000      	movs	r0, #0
 8001080:	f000 f80e 	bl	80010a0 <HAL_InitTick>
 8001084:	4603      	mov	r3, r0
 8001086:	2b00      	cmp	r3, #0
 8001088:	d002      	beq.n	8001090 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800108a:	2301      	movs	r3, #1
 800108c:	71fb      	strb	r3, [r7, #7]
 800108e:	e001      	b.n	8001094 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001090:	f7ff fef8 	bl	8000e84 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001094:	79fb      	ldrb	r3, [r7, #7]
}
 8001096:	4618      	mov	r0, r3
 8001098:	3708      	adds	r7, #8
 800109a:	46bd      	mov	sp, r7
 800109c:	bd80      	pop	{r7, pc}
	...

080010a0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80010a0:	b580      	push	{r7, lr}
 80010a2:	b084      	sub	sp, #16
 80010a4:	af00      	add	r7, sp, #0
 80010a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80010a8:	2300      	movs	r3, #0
 80010aa:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80010ac:	4b16      	ldr	r3, [pc, #88]	@ (8001108 <HAL_InitTick+0x68>)
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	2b00      	cmp	r3, #0
 80010b2:	d022      	beq.n	80010fa <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80010b4:	4b15      	ldr	r3, [pc, #84]	@ (800110c <HAL_InitTick+0x6c>)
 80010b6:	681a      	ldr	r2, [r3, #0]
 80010b8:	4b13      	ldr	r3, [pc, #76]	@ (8001108 <HAL_InitTick+0x68>)
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80010c0:	fbb1 f3f3 	udiv	r3, r1, r3
 80010c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80010c8:	4618      	mov	r0, r3
 80010ca:	f000 f938 	bl	800133e <HAL_SYSTICK_Config>
 80010ce:	4603      	mov	r3, r0
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d10f      	bne.n	80010f4 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	2b0f      	cmp	r3, #15
 80010d8:	d809      	bhi.n	80010ee <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80010da:	2200      	movs	r2, #0
 80010dc:	6879      	ldr	r1, [r7, #4]
 80010de:	f04f 30ff 	mov.w	r0, #4294967295
 80010e2:	f000 f910 	bl	8001306 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80010e6:	4a0a      	ldr	r2, [pc, #40]	@ (8001110 <HAL_InitTick+0x70>)
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	6013      	str	r3, [r2, #0]
 80010ec:	e007      	b.n	80010fe <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80010ee:	2301      	movs	r3, #1
 80010f0:	73fb      	strb	r3, [r7, #15]
 80010f2:	e004      	b.n	80010fe <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80010f4:	2301      	movs	r3, #1
 80010f6:	73fb      	strb	r3, [r7, #15]
 80010f8:	e001      	b.n	80010fe <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80010fa:	2301      	movs	r3, #1
 80010fc:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80010fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8001100:	4618      	mov	r0, r3
 8001102:	3710      	adds	r7, #16
 8001104:	46bd      	mov	sp, r7
 8001106:	bd80      	pop	{r7, pc}
 8001108:	20000008 	.word	0x20000008
 800110c:	20000000 	.word	0x20000000
 8001110:	20000004 	.word	0x20000004

08001114 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001114:	b480      	push	{r7}
 8001116:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001118:	4b05      	ldr	r3, [pc, #20]	@ (8001130 <HAL_IncTick+0x1c>)
 800111a:	681a      	ldr	r2, [r3, #0]
 800111c:	4b05      	ldr	r3, [pc, #20]	@ (8001134 <HAL_IncTick+0x20>)
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	4413      	add	r3, r2
 8001122:	4a03      	ldr	r2, [pc, #12]	@ (8001130 <HAL_IncTick+0x1c>)
 8001124:	6013      	str	r3, [r2, #0]
}
 8001126:	bf00      	nop
 8001128:	46bd      	mov	sp, r7
 800112a:	bc80      	pop	{r7}
 800112c:	4770      	bx	lr
 800112e:	bf00      	nop
 8001130:	2000013c 	.word	0x2000013c
 8001134:	20000008 	.word	0x20000008

08001138 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001138:	b480      	push	{r7}
 800113a:	af00      	add	r7, sp, #0
  return uwTick;
 800113c:	4b02      	ldr	r3, [pc, #8]	@ (8001148 <HAL_GetTick+0x10>)
 800113e:	681b      	ldr	r3, [r3, #0]
}
 8001140:	4618      	mov	r0, r3
 8001142:	46bd      	mov	sp, r7
 8001144:	bc80      	pop	{r7}
 8001146:	4770      	bx	lr
 8001148:	2000013c 	.word	0x2000013c

0800114c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800114c:	b580      	push	{r7, lr}
 800114e:	b084      	sub	sp, #16
 8001150:	af00      	add	r7, sp, #0
 8001152:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001154:	f7ff fff0 	bl	8001138 <HAL_GetTick>
 8001158:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800115e:	68fb      	ldr	r3, [r7, #12]
 8001160:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001164:	d004      	beq.n	8001170 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8001166:	4b09      	ldr	r3, [pc, #36]	@ (800118c <HAL_Delay+0x40>)
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	68fa      	ldr	r2, [r7, #12]
 800116c:	4413      	add	r3, r2
 800116e:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001170:	bf00      	nop
 8001172:	f7ff ffe1 	bl	8001138 <HAL_GetTick>
 8001176:	4602      	mov	r2, r0
 8001178:	68bb      	ldr	r3, [r7, #8]
 800117a:	1ad3      	subs	r3, r2, r3
 800117c:	68fa      	ldr	r2, [r7, #12]
 800117e:	429a      	cmp	r2, r3
 8001180:	d8f7      	bhi.n	8001172 <HAL_Delay+0x26>
  {
  }
}
 8001182:	bf00      	nop
 8001184:	bf00      	nop
 8001186:	3710      	adds	r7, #16
 8001188:	46bd      	mov	sp, r7
 800118a:	bd80      	pop	{r7, pc}
 800118c:	20000008 	.word	0x20000008

08001190 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001190:	b480      	push	{r7}
 8001192:	b085      	sub	sp, #20
 8001194:	af00      	add	r7, sp, #0
 8001196:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	f003 0307 	and.w	r3, r3, #7
 800119e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80011a0:	4b0c      	ldr	r3, [pc, #48]	@ (80011d4 <__NVIC_SetPriorityGrouping+0x44>)
 80011a2:	68db      	ldr	r3, [r3, #12]
 80011a4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80011a6:	68ba      	ldr	r2, [r7, #8]
 80011a8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80011ac:	4013      	ands	r3, r2
 80011ae:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80011b0:	68fb      	ldr	r3, [r7, #12]
 80011b2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80011b4:	68bb      	ldr	r3, [r7, #8]
 80011b6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80011b8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80011bc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80011c0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80011c2:	4a04      	ldr	r2, [pc, #16]	@ (80011d4 <__NVIC_SetPriorityGrouping+0x44>)
 80011c4:	68bb      	ldr	r3, [r7, #8]
 80011c6:	60d3      	str	r3, [r2, #12]
}
 80011c8:	bf00      	nop
 80011ca:	3714      	adds	r7, #20
 80011cc:	46bd      	mov	sp, r7
 80011ce:	bc80      	pop	{r7}
 80011d0:	4770      	bx	lr
 80011d2:	bf00      	nop
 80011d4:	e000ed00 	.word	0xe000ed00

080011d8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80011d8:	b480      	push	{r7}
 80011da:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80011dc:	4b04      	ldr	r3, [pc, #16]	@ (80011f0 <__NVIC_GetPriorityGrouping+0x18>)
 80011de:	68db      	ldr	r3, [r3, #12]
 80011e0:	0a1b      	lsrs	r3, r3, #8
 80011e2:	f003 0307 	and.w	r3, r3, #7
}
 80011e6:	4618      	mov	r0, r3
 80011e8:	46bd      	mov	sp, r7
 80011ea:	bc80      	pop	{r7}
 80011ec:	4770      	bx	lr
 80011ee:	bf00      	nop
 80011f0:	e000ed00 	.word	0xe000ed00

080011f4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80011f4:	b480      	push	{r7}
 80011f6:	b083      	sub	sp, #12
 80011f8:	af00      	add	r7, sp, #0
 80011fa:	4603      	mov	r3, r0
 80011fc:	6039      	str	r1, [r7, #0]
 80011fe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001200:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001204:	2b00      	cmp	r3, #0
 8001206:	db0a      	blt.n	800121e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001208:	683b      	ldr	r3, [r7, #0]
 800120a:	b2da      	uxtb	r2, r3
 800120c:	490c      	ldr	r1, [pc, #48]	@ (8001240 <__NVIC_SetPriority+0x4c>)
 800120e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001212:	0112      	lsls	r2, r2, #4
 8001214:	b2d2      	uxtb	r2, r2
 8001216:	440b      	add	r3, r1
 8001218:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800121c:	e00a      	b.n	8001234 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800121e:	683b      	ldr	r3, [r7, #0]
 8001220:	b2da      	uxtb	r2, r3
 8001222:	4908      	ldr	r1, [pc, #32]	@ (8001244 <__NVIC_SetPriority+0x50>)
 8001224:	79fb      	ldrb	r3, [r7, #7]
 8001226:	f003 030f 	and.w	r3, r3, #15
 800122a:	3b04      	subs	r3, #4
 800122c:	0112      	lsls	r2, r2, #4
 800122e:	b2d2      	uxtb	r2, r2
 8001230:	440b      	add	r3, r1
 8001232:	761a      	strb	r2, [r3, #24]
}
 8001234:	bf00      	nop
 8001236:	370c      	adds	r7, #12
 8001238:	46bd      	mov	sp, r7
 800123a:	bc80      	pop	{r7}
 800123c:	4770      	bx	lr
 800123e:	bf00      	nop
 8001240:	e000e100 	.word	0xe000e100
 8001244:	e000ed00 	.word	0xe000ed00

08001248 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001248:	b480      	push	{r7}
 800124a:	b089      	sub	sp, #36	@ 0x24
 800124c:	af00      	add	r7, sp, #0
 800124e:	60f8      	str	r0, [r7, #12]
 8001250:	60b9      	str	r1, [r7, #8]
 8001252:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001254:	68fb      	ldr	r3, [r7, #12]
 8001256:	f003 0307 	and.w	r3, r3, #7
 800125a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800125c:	69fb      	ldr	r3, [r7, #28]
 800125e:	f1c3 0307 	rsb	r3, r3, #7
 8001262:	2b04      	cmp	r3, #4
 8001264:	bf28      	it	cs
 8001266:	2304      	movcs	r3, #4
 8001268:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800126a:	69fb      	ldr	r3, [r7, #28]
 800126c:	3304      	adds	r3, #4
 800126e:	2b06      	cmp	r3, #6
 8001270:	d902      	bls.n	8001278 <NVIC_EncodePriority+0x30>
 8001272:	69fb      	ldr	r3, [r7, #28]
 8001274:	3b03      	subs	r3, #3
 8001276:	e000      	b.n	800127a <NVIC_EncodePriority+0x32>
 8001278:	2300      	movs	r3, #0
 800127a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800127c:	f04f 32ff 	mov.w	r2, #4294967295
 8001280:	69bb      	ldr	r3, [r7, #24]
 8001282:	fa02 f303 	lsl.w	r3, r2, r3
 8001286:	43da      	mvns	r2, r3
 8001288:	68bb      	ldr	r3, [r7, #8]
 800128a:	401a      	ands	r2, r3
 800128c:	697b      	ldr	r3, [r7, #20]
 800128e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001290:	f04f 31ff 	mov.w	r1, #4294967295
 8001294:	697b      	ldr	r3, [r7, #20]
 8001296:	fa01 f303 	lsl.w	r3, r1, r3
 800129a:	43d9      	mvns	r1, r3
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012a0:	4313      	orrs	r3, r2
         );
}
 80012a2:	4618      	mov	r0, r3
 80012a4:	3724      	adds	r7, #36	@ 0x24
 80012a6:	46bd      	mov	sp, r7
 80012a8:	bc80      	pop	{r7}
 80012aa:	4770      	bx	lr

080012ac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80012ac:	b580      	push	{r7, lr}
 80012ae:	b082      	sub	sp, #8
 80012b0:	af00      	add	r7, sp, #0
 80012b2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	3b01      	subs	r3, #1
 80012b8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80012bc:	d301      	bcc.n	80012c2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80012be:	2301      	movs	r3, #1
 80012c0:	e00f      	b.n	80012e2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80012c2:	4a0a      	ldr	r2, [pc, #40]	@ (80012ec <SysTick_Config+0x40>)
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	3b01      	subs	r3, #1
 80012c8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80012ca:	210f      	movs	r1, #15
 80012cc:	f04f 30ff 	mov.w	r0, #4294967295
 80012d0:	f7ff ff90 	bl	80011f4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80012d4:	4b05      	ldr	r3, [pc, #20]	@ (80012ec <SysTick_Config+0x40>)
 80012d6:	2200      	movs	r2, #0
 80012d8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80012da:	4b04      	ldr	r3, [pc, #16]	@ (80012ec <SysTick_Config+0x40>)
 80012dc:	2207      	movs	r2, #7
 80012de:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80012e0:	2300      	movs	r3, #0
}
 80012e2:	4618      	mov	r0, r3
 80012e4:	3708      	adds	r7, #8
 80012e6:	46bd      	mov	sp, r7
 80012e8:	bd80      	pop	{r7, pc}
 80012ea:	bf00      	nop
 80012ec:	e000e010 	.word	0xe000e010

080012f0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80012f0:	b580      	push	{r7, lr}
 80012f2:	b082      	sub	sp, #8
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80012f8:	6878      	ldr	r0, [r7, #4]
 80012fa:	f7ff ff49 	bl	8001190 <__NVIC_SetPriorityGrouping>
}
 80012fe:	bf00      	nop
 8001300:	3708      	adds	r7, #8
 8001302:	46bd      	mov	sp, r7
 8001304:	bd80      	pop	{r7, pc}

08001306 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001306:	b580      	push	{r7, lr}
 8001308:	b086      	sub	sp, #24
 800130a:	af00      	add	r7, sp, #0
 800130c:	4603      	mov	r3, r0
 800130e:	60b9      	str	r1, [r7, #8]
 8001310:	607a      	str	r2, [r7, #4]
 8001312:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001314:	2300      	movs	r3, #0
 8001316:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001318:	f7ff ff5e 	bl	80011d8 <__NVIC_GetPriorityGrouping>
 800131c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800131e:	687a      	ldr	r2, [r7, #4]
 8001320:	68b9      	ldr	r1, [r7, #8]
 8001322:	6978      	ldr	r0, [r7, #20]
 8001324:	f7ff ff90 	bl	8001248 <NVIC_EncodePriority>
 8001328:	4602      	mov	r2, r0
 800132a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800132e:	4611      	mov	r1, r2
 8001330:	4618      	mov	r0, r3
 8001332:	f7ff ff5f 	bl	80011f4 <__NVIC_SetPriority>
}
 8001336:	bf00      	nop
 8001338:	3718      	adds	r7, #24
 800133a:	46bd      	mov	sp, r7
 800133c:	bd80      	pop	{r7, pc}

0800133e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800133e:	b580      	push	{r7, lr}
 8001340:	b082      	sub	sp, #8
 8001342:	af00      	add	r7, sp, #0
 8001344:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001346:	6878      	ldr	r0, [r7, #4]
 8001348:	f7ff ffb0 	bl	80012ac <SysTick_Config>
 800134c:	4603      	mov	r3, r0
}
 800134e:	4618      	mov	r0, r3
 8001350:	3708      	adds	r7, #8
 8001352:	46bd      	mov	sp, r7
 8001354:	bd80      	pop	{r7, pc}
	...

08001358 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001358:	b480      	push	{r7}
 800135a:	b087      	sub	sp, #28
 800135c:	af00      	add	r7, sp, #0
 800135e:	6078      	str	r0, [r7, #4]
 8001360:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8001362:	2300      	movs	r3, #0
 8001364:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8001366:	2300      	movs	r3, #0
 8001368:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00;
 800136a:	2300      	movs	r3, #0
 800136c:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 800136e:	e160      	b.n	8001632 <HAL_GPIO_Init+0x2da>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8001370:	683b      	ldr	r3, [r7, #0]
 8001372:	681a      	ldr	r2, [r3, #0]
 8001374:	2101      	movs	r1, #1
 8001376:	697b      	ldr	r3, [r7, #20]
 8001378:	fa01 f303 	lsl.w	r3, r1, r3
 800137c:	4013      	ands	r3, r2
 800137e:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8001380:	68fb      	ldr	r3, [r7, #12]
 8001382:	2b00      	cmp	r3, #0
 8001384:	f000 8152 	beq.w	800162c <HAL_GPIO_Init+0x2d4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001388:	683b      	ldr	r3, [r7, #0]
 800138a:	685b      	ldr	r3, [r3, #4]
 800138c:	f003 0303 	and.w	r3, r3, #3
 8001390:	2b01      	cmp	r3, #1
 8001392:	d005      	beq.n	80013a0 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001394:	683b      	ldr	r3, [r7, #0]
 8001396:	685b      	ldr	r3, [r3, #4]
 8001398:	f003 0303 	and.w	r3, r3, #3
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800139c:	2b02      	cmp	r3, #2
 800139e:	d130      	bne.n	8001402 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	689b      	ldr	r3, [r3, #8]
 80013a4:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80013a6:	697b      	ldr	r3, [r7, #20]
 80013a8:	005b      	lsls	r3, r3, #1
 80013aa:	2203      	movs	r2, #3
 80013ac:	fa02 f303 	lsl.w	r3, r2, r3
 80013b0:	43db      	mvns	r3, r3
 80013b2:	693a      	ldr	r2, [r7, #16]
 80013b4:	4013      	ands	r3, r2
 80013b6:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2));
 80013b8:	683b      	ldr	r3, [r7, #0]
 80013ba:	68da      	ldr	r2, [r3, #12]
 80013bc:	697b      	ldr	r3, [r7, #20]
 80013be:	005b      	lsls	r3, r3, #1
 80013c0:	fa02 f303 	lsl.w	r3, r2, r3
 80013c4:	693a      	ldr	r2, [r7, #16]
 80013c6:	4313      	orrs	r3, r2
 80013c8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	693a      	ldr	r2, [r7, #16]
 80013ce:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	685b      	ldr	r3, [r3, #4]
 80013d4:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 80013d6:	2201      	movs	r2, #1
 80013d8:	697b      	ldr	r3, [r7, #20]
 80013da:	fa02 f303 	lsl.w	r3, r2, r3
 80013de:	43db      	mvns	r3, r3
 80013e0:	693a      	ldr	r2, [r7, #16]
 80013e2:	4013      	ands	r3, r2
 80013e4:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, ((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80013e6:	683b      	ldr	r3, [r7, #0]
 80013e8:	685b      	ldr	r3, [r3, #4]
 80013ea:	091b      	lsrs	r3, r3, #4
 80013ec:	f003 0201 	and.w	r2, r3, #1
 80013f0:	697b      	ldr	r3, [r7, #20]
 80013f2:	fa02 f303 	lsl.w	r3, r2, r3
 80013f6:	693a      	ldr	r2, [r7, #16]
 80013f8:	4313      	orrs	r3, r2
 80013fa:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	693a      	ldr	r2, [r7, #16]
 8001400:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001402:	683b      	ldr	r3, [r7, #0]
 8001404:	685b      	ldr	r3, [r3, #4]
 8001406:	f003 0303 	and.w	r3, r3, #3
 800140a:	2b03      	cmp	r3, #3
 800140c:	d017      	beq.n	800143e <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	68db      	ldr	r3, [r3, #12]
 8001412:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2));
 8001414:	697b      	ldr	r3, [r7, #20]
 8001416:	005b      	lsls	r3, r3, #1
 8001418:	2203      	movs	r2, #3
 800141a:	fa02 f303 	lsl.w	r3, r2, r3
 800141e:	43db      	mvns	r3, r3
 8001420:	693a      	ldr	r2, [r7, #16]
 8001422:	4013      	ands	r3, r2
 8001424:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_Init->Pull) << (position * 2));
 8001426:	683b      	ldr	r3, [r7, #0]
 8001428:	689a      	ldr	r2, [r3, #8]
 800142a:	697b      	ldr	r3, [r7, #20]
 800142c:	005b      	lsls	r3, r3, #1
 800142e:	fa02 f303 	lsl.w	r3, r2, r3
 8001432:	693a      	ldr	r2, [r7, #16]
 8001434:	4313      	orrs	r3, r2
 8001436:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	693a      	ldr	r2, [r7, #16]
 800143c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800143e:	683b      	ldr	r3, [r7, #0]
 8001440:	685b      	ldr	r3, [r3, #4]
 8001442:	f003 0303 	and.w	r3, r3, #3
 8001446:	2b02      	cmp	r3, #2
 8001448:	d123      	bne.n	8001492 <HAL_GPIO_Init+0x13a>
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        /* Identify AFRL or AFRH register based on IO position*/
        temp = GPIOx->AFR[position >> 3];
 800144a:	697b      	ldr	r3, [r7, #20]
 800144c:	08da      	lsrs	r2, r3, #3
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	3208      	adds	r2, #8
 8001452:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001456:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4));
 8001458:	697b      	ldr	r3, [r7, #20]
 800145a:	f003 0307 	and.w	r3, r3, #7
 800145e:	009b      	lsls	r3, r3, #2
 8001460:	220f      	movs	r2, #15
 8001462:	fa02 f303 	lsl.w	r3, r2, r3
 8001466:	43db      	mvns	r3, r3
 8001468:	693a      	ldr	r2, [r7, #16]
 800146a:	4013      	ands	r3, r2
 800146c:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4));
 800146e:	683b      	ldr	r3, [r7, #0]
 8001470:	691a      	ldr	r2, [r3, #16]
 8001472:	697b      	ldr	r3, [r7, #20]
 8001474:	f003 0307 	and.w	r3, r3, #7
 8001478:	009b      	lsls	r3, r3, #2
 800147a:	fa02 f303 	lsl.w	r3, r2, r3
 800147e:	693a      	ldr	r2, [r7, #16]
 8001480:	4313      	orrs	r3, r2
 8001482:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3] = temp;
 8001484:	697b      	ldr	r3, [r7, #20]
 8001486:	08da      	lsrs	r2, r3, #3
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	3208      	adds	r2, #8
 800148c:	6939      	ldr	r1, [r7, #16]
 800148e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2));
 8001498:	697b      	ldr	r3, [r7, #20]
 800149a:	005b      	lsls	r3, r3, #1
 800149c:	2203      	movs	r2, #3
 800149e:	fa02 f303 	lsl.w	r3, r2, r3
 80014a2:	43db      	mvns	r3, r3
 80014a4:	693a      	ldr	r2, [r7, #16]
 80014a6:	4013      	ands	r3, r2
 80014a8:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80014aa:	683b      	ldr	r3, [r7, #0]
 80014ac:	685b      	ldr	r3, [r3, #4]
 80014ae:	f003 0203 	and.w	r2, r3, #3
 80014b2:	697b      	ldr	r3, [r7, #20]
 80014b4:	005b      	lsls	r3, r3, #1
 80014b6:	fa02 f303 	lsl.w	r3, r2, r3
 80014ba:	693a      	ldr	r2, [r7, #16]
 80014bc:	4313      	orrs	r3, r2
 80014be:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	693a      	ldr	r2, [r7, #16]
 80014c4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80014c6:	683b      	ldr	r3, [r7, #0]
 80014c8:	685b      	ldr	r3, [r3, #4]
 80014ca:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	f000 80ac 	beq.w	800162c <HAL_GPIO_Init+0x2d4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014d4:	4b5e      	ldr	r3, [pc, #376]	@ (8001650 <HAL_GPIO_Init+0x2f8>)
 80014d6:	6a1b      	ldr	r3, [r3, #32]
 80014d8:	4a5d      	ldr	r2, [pc, #372]	@ (8001650 <HAL_GPIO_Init+0x2f8>)
 80014da:	f043 0301 	orr.w	r3, r3, #1
 80014de:	6213      	str	r3, [r2, #32]
 80014e0:	4b5b      	ldr	r3, [pc, #364]	@ (8001650 <HAL_GPIO_Init+0x2f8>)
 80014e2:	6a1b      	ldr	r3, [r3, #32]
 80014e4:	f003 0301 	and.w	r3, r3, #1
 80014e8:	60bb      	str	r3, [r7, #8]
 80014ea:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2];
 80014ec:	4a59      	ldr	r2, [pc, #356]	@ (8001654 <HAL_GPIO_Init+0x2fc>)
 80014ee:	697b      	ldr	r3, [r7, #20]
 80014f0:	089b      	lsrs	r3, r3, #2
 80014f2:	3302      	adds	r3, #2
 80014f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80014f8:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FU) << (4 * (position & 0x03)));
 80014fa:	697b      	ldr	r3, [r7, #20]
 80014fc:	f003 0303 	and.w	r3, r3, #3
 8001500:	009b      	lsls	r3, r3, #2
 8001502:	220f      	movs	r2, #15
 8001504:	fa02 f303 	lsl.w	r3, r2, r3
 8001508:	43db      	mvns	r3, r3
 800150a:	693a      	ldr	r2, [r7, #16]
 800150c:	4013      	ands	r3, r2
 800150e:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	4a51      	ldr	r2, [pc, #324]	@ (8001658 <HAL_GPIO_Init+0x300>)
 8001514:	4293      	cmp	r3, r2
 8001516:	d025      	beq.n	8001564 <HAL_GPIO_Init+0x20c>
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	4a50      	ldr	r2, [pc, #320]	@ (800165c <HAL_GPIO_Init+0x304>)
 800151c:	4293      	cmp	r3, r2
 800151e:	d01f      	beq.n	8001560 <HAL_GPIO_Init+0x208>
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	4a4f      	ldr	r2, [pc, #316]	@ (8001660 <HAL_GPIO_Init+0x308>)
 8001524:	4293      	cmp	r3, r2
 8001526:	d019      	beq.n	800155c <HAL_GPIO_Init+0x204>
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	4a4e      	ldr	r2, [pc, #312]	@ (8001664 <HAL_GPIO_Init+0x30c>)
 800152c:	4293      	cmp	r3, r2
 800152e:	d013      	beq.n	8001558 <HAL_GPIO_Init+0x200>
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	4a4d      	ldr	r2, [pc, #308]	@ (8001668 <HAL_GPIO_Init+0x310>)
 8001534:	4293      	cmp	r3, r2
 8001536:	d00d      	beq.n	8001554 <HAL_GPIO_Init+0x1fc>
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	4a4c      	ldr	r2, [pc, #304]	@ (800166c <HAL_GPIO_Init+0x314>)
 800153c:	4293      	cmp	r3, r2
 800153e:	d007      	beq.n	8001550 <HAL_GPIO_Init+0x1f8>
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	4a4b      	ldr	r2, [pc, #300]	@ (8001670 <HAL_GPIO_Init+0x318>)
 8001544:	4293      	cmp	r3, r2
 8001546:	d101      	bne.n	800154c <HAL_GPIO_Init+0x1f4>
 8001548:	2306      	movs	r3, #6
 800154a:	e00c      	b.n	8001566 <HAL_GPIO_Init+0x20e>
 800154c:	2307      	movs	r3, #7
 800154e:	e00a      	b.n	8001566 <HAL_GPIO_Init+0x20e>
 8001550:	2305      	movs	r3, #5
 8001552:	e008      	b.n	8001566 <HAL_GPIO_Init+0x20e>
 8001554:	2304      	movs	r3, #4
 8001556:	e006      	b.n	8001566 <HAL_GPIO_Init+0x20e>
 8001558:	2303      	movs	r3, #3
 800155a:	e004      	b.n	8001566 <HAL_GPIO_Init+0x20e>
 800155c:	2302      	movs	r3, #2
 800155e:	e002      	b.n	8001566 <HAL_GPIO_Init+0x20e>
 8001560:	2301      	movs	r3, #1
 8001562:	e000      	b.n	8001566 <HAL_GPIO_Init+0x20e>
 8001564:	2300      	movs	r3, #0
 8001566:	697a      	ldr	r2, [r7, #20]
 8001568:	f002 0203 	and.w	r2, r2, #3
 800156c:	0092      	lsls	r2, r2, #2
 800156e:	4093      	lsls	r3, r2
 8001570:	693a      	ldr	r2, [r7, #16]
 8001572:	4313      	orrs	r3, r2
 8001574:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 8001576:	4937      	ldr	r1, [pc, #220]	@ (8001654 <HAL_GPIO_Init+0x2fc>)
 8001578:	697b      	ldr	r3, [r7, #20]
 800157a:	089b      	lsrs	r3, r3, #2
 800157c:	3302      	adds	r3, #2
 800157e:	693a      	ldr	r2, [r7, #16]
 8001580:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001584:	4b3b      	ldr	r3, [pc, #236]	@ (8001674 <HAL_GPIO_Init+0x31c>)
 8001586:	689b      	ldr	r3, [r3, #8]
 8001588:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 800158a:	68fb      	ldr	r3, [r7, #12]
 800158c:	43db      	mvns	r3, r3
 800158e:	693a      	ldr	r2, [r7, #16]
 8001590:	4013      	ands	r3, r2
 8001592:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001594:	683b      	ldr	r3, [r7, #0]
 8001596:	685b      	ldr	r3, [r3, #4]
 8001598:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800159c:	2b00      	cmp	r3, #0
 800159e:	d003      	beq.n	80015a8 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(temp, iocurrent);
 80015a0:	693a      	ldr	r2, [r7, #16]
 80015a2:	68fb      	ldr	r3, [r7, #12]
 80015a4:	4313      	orrs	r3, r2
 80015a6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80015a8:	4a32      	ldr	r2, [pc, #200]	@ (8001674 <HAL_GPIO_Init+0x31c>)
 80015aa:	693b      	ldr	r3, [r7, #16]
 80015ac:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80015ae:	4b31      	ldr	r3, [pc, #196]	@ (8001674 <HAL_GPIO_Init+0x31c>)
 80015b0:	68db      	ldr	r3, [r3, #12]
 80015b2:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 80015b4:	68fb      	ldr	r3, [r7, #12]
 80015b6:	43db      	mvns	r3, r3
 80015b8:	693a      	ldr	r2, [r7, #16]
 80015ba:	4013      	ands	r3, r2
 80015bc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80015be:	683b      	ldr	r3, [r7, #0]
 80015c0:	685b      	ldr	r3, [r3, #4]
 80015c2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d003      	beq.n	80015d2 <HAL_GPIO_Init+0x27a>
        {
          SET_BIT(temp, iocurrent);
 80015ca:	693a      	ldr	r2, [r7, #16]
 80015cc:	68fb      	ldr	r3, [r7, #12]
 80015ce:	4313      	orrs	r3, r2
 80015d0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80015d2:	4a28      	ldr	r2, [pc, #160]	@ (8001674 <HAL_GPIO_Init+0x31c>)
 80015d4:	693b      	ldr	r3, [r7, #16]
 80015d6:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80015d8:	4b26      	ldr	r3, [pc, #152]	@ (8001674 <HAL_GPIO_Init+0x31c>)
 80015da:	685b      	ldr	r3, [r3, #4]
 80015dc:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 80015de:	68fb      	ldr	r3, [r7, #12]
 80015e0:	43db      	mvns	r3, r3
 80015e2:	693a      	ldr	r2, [r7, #16]
 80015e4:	4013      	ands	r3, r2
 80015e6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80015e8:	683b      	ldr	r3, [r7, #0]
 80015ea:	685b      	ldr	r3, [r3, #4]
 80015ec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d003      	beq.n	80015fc <HAL_GPIO_Init+0x2a4>
        {
          SET_BIT(temp, iocurrent);
 80015f4:	693a      	ldr	r2, [r7, #16]
 80015f6:	68fb      	ldr	r3, [r7, #12]
 80015f8:	4313      	orrs	r3, r2
 80015fa:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80015fc:	4a1d      	ldr	r2, [pc, #116]	@ (8001674 <HAL_GPIO_Init+0x31c>)
 80015fe:	693b      	ldr	r3, [r7, #16]
 8001600:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001602:	4b1c      	ldr	r3, [pc, #112]	@ (8001674 <HAL_GPIO_Init+0x31c>)
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8001608:	68fb      	ldr	r3, [r7, #12]
 800160a:	43db      	mvns	r3, r3
 800160c:	693a      	ldr	r2, [r7, #16]
 800160e:	4013      	ands	r3, r2
 8001610:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001612:	683b      	ldr	r3, [r7, #0]
 8001614:	685b      	ldr	r3, [r3, #4]
 8001616:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800161a:	2b00      	cmp	r3, #0
 800161c:	d003      	beq.n	8001626 <HAL_GPIO_Init+0x2ce>
        {
          SET_BIT(temp, iocurrent);
 800161e:	693a      	ldr	r2, [r7, #16]
 8001620:	68fb      	ldr	r3, [r7, #12]
 8001622:	4313      	orrs	r3, r2
 8001624:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001626:	4a13      	ldr	r2, [pc, #76]	@ (8001674 <HAL_GPIO_Init+0x31c>)
 8001628:	693b      	ldr	r3, [r7, #16]
 800162a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800162c:	697b      	ldr	r3, [r7, #20]
 800162e:	3301      	adds	r3, #1
 8001630:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8001632:	683b      	ldr	r3, [r7, #0]
 8001634:	681a      	ldr	r2, [r3, #0]
 8001636:	697b      	ldr	r3, [r7, #20]
 8001638:	fa22 f303 	lsr.w	r3, r2, r3
 800163c:	2b00      	cmp	r3, #0
 800163e:	f47f ae97 	bne.w	8001370 <HAL_GPIO_Init+0x18>
  }
}
 8001642:	bf00      	nop
 8001644:	bf00      	nop
 8001646:	371c      	adds	r7, #28
 8001648:	46bd      	mov	sp, r7
 800164a:	bc80      	pop	{r7}
 800164c:	4770      	bx	lr
 800164e:	bf00      	nop
 8001650:	40023800 	.word	0x40023800
 8001654:	40010000 	.word	0x40010000
 8001658:	40020000 	.word	0x40020000
 800165c:	40020400 	.word	0x40020400
 8001660:	40020800 	.word	0x40020800
 8001664:	40020c00 	.word	0x40020c00
 8001668:	40021000 	.word	0x40021000
 800166c:	40021400 	.word	0x40021400
 8001670:	40021800 	.word	0x40021800
 8001674:	40010400 	.word	0x40010400

08001678 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001678:	b480      	push	{r7}
 800167a:	b083      	sub	sp, #12
 800167c:	af00      	add	r7, sp, #0
 800167e:	6078      	str	r0, [r7, #4]
 8001680:	460b      	mov	r3, r1
 8001682:	807b      	strh	r3, [r7, #2]
 8001684:	4613      	mov	r3, r2
 8001686:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001688:	787b      	ldrb	r3, [r7, #1]
 800168a:	2b00      	cmp	r3, #0
 800168c:	d003      	beq.n	8001696 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800168e:	887a      	ldrh	r2, [r7, #2]
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
  }
}
 8001694:	e003      	b.n	800169e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
 8001696:	887b      	ldrh	r3, [r7, #2]
 8001698:	041a      	lsls	r2, r3, #16
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	619a      	str	r2, [r3, #24]
}
 800169e:	bf00      	nop
 80016a0:	370c      	adds	r7, #12
 80016a2:	46bd      	mov	sp, r7
 80016a4:	bc80      	pop	{r7}
 80016a6:	4770      	bx	lr

080016a8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80016a8:	b580      	push	{r7, lr}
 80016aa:	b084      	sub	sp, #16
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d101      	bne.n	80016ba <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80016b6:	2301      	movs	r3, #1
 80016b8:	e12b      	b.n	8001912 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80016c0:	b2db      	uxtb	r3, r3
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d106      	bne.n	80016d4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	2200      	movs	r2, #0
 80016ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80016ce:	6878      	ldr	r0, [r7, #4]
 80016d0:	f7fe ffac 	bl	800062c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	2224      	movs	r2, #36	@ 0x24
 80016d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	681a      	ldr	r2, [r3, #0]
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	f022 0201 	bic.w	r2, r2, #1
 80016ea:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	681a      	ldr	r2, [r3, #0]
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80016fa:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	681a      	ldr	r2, [r3, #0]
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800170a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800170c:	f000 fe7e 	bl	800240c <HAL_RCC_GetPCLK1Freq>
 8001710:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	685b      	ldr	r3, [r3, #4]
 8001716:	4a81      	ldr	r2, [pc, #516]	@ (800191c <HAL_I2C_Init+0x274>)
 8001718:	4293      	cmp	r3, r2
 800171a:	d807      	bhi.n	800172c <HAL_I2C_Init+0x84>
 800171c:	68fb      	ldr	r3, [r7, #12]
 800171e:	4a80      	ldr	r2, [pc, #512]	@ (8001920 <HAL_I2C_Init+0x278>)
 8001720:	4293      	cmp	r3, r2
 8001722:	bf94      	ite	ls
 8001724:	2301      	movls	r3, #1
 8001726:	2300      	movhi	r3, #0
 8001728:	b2db      	uxtb	r3, r3
 800172a:	e006      	b.n	800173a <HAL_I2C_Init+0x92>
 800172c:	68fb      	ldr	r3, [r7, #12]
 800172e:	4a7d      	ldr	r2, [pc, #500]	@ (8001924 <HAL_I2C_Init+0x27c>)
 8001730:	4293      	cmp	r3, r2
 8001732:	bf94      	ite	ls
 8001734:	2301      	movls	r3, #1
 8001736:	2300      	movhi	r3, #0
 8001738:	b2db      	uxtb	r3, r3
 800173a:	2b00      	cmp	r3, #0
 800173c:	d001      	beq.n	8001742 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800173e:	2301      	movs	r3, #1
 8001740:	e0e7      	b.n	8001912 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001742:	68fb      	ldr	r3, [r7, #12]
 8001744:	4a78      	ldr	r2, [pc, #480]	@ (8001928 <HAL_I2C_Init+0x280>)
 8001746:	fba2 2303 	umull	r2, r3, r2, r3
 800174a:	0c9b      	lsrs	r3, r3, #18
 800174c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	685b      	ldr	r3, [r3, #4]
 8001754:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	68ba      	ldr	r2, [r7, #8]
 800175e:	430a      	orrs	r2, r1
 8001760:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	6a1b      	ldr	r3, [r3, #32]
 8001768:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	685b      	ldr	r3, [r3, #4]
 8001770:	4a6a      	ldr	r2, [pc, #424]	@ (800191c <HAL_I2C_Init+0x274>)
 8001772:	4293      	cmp	r3, r2
 8001774:	d802      	bhi.n	800177c <HAL_I2C_Init+0xd4>
 8001776:	68bb      	ldr	r3, [r7, #8]
 8001778:	3301      	adds	r3, #1
 800177a:	e009      	b.n	8001790 <HAL_I2C_Init+0xe8>
 800177c:	68bb      	ldr	r3, [r7, #8]
 800177e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8001782:	fb02 f303 	mul.w	r3, r2, r3
 8001786:	4a69      	ldr	r2, [pc, #420]	@ (800192c <HAL_I2C_Init+0x284>)
 8001788:	fba2 2303 	umull	r2, r3, r2, r3
 800178c:	099b      	lsrs	r3, r3, #6
 800178e:	3301      	adds	r3, #1
 8001790:	687a      	ldr	r2, [r7, #4]
 8001792:	6812      	ldr	r2, [r2, #0]
 8001794:	430b      	orrs	r3, r1
 8001796:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	69db      	ldr	r3, [r3, #28]
 800179e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80017a2:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	685b      	ldr	r3, [r3, #4]
 80017aa:	495c      	ldr	r1, [pc, #368]	@ (800191c <HAL_I2C_Init+0x274>)
 80017ac:	428b      	cmp	r3, r1
 80017ae:	d819      	bhi.n	80017e4 <HAL_I2C_Init+0x13c>
 80017b0:	68fb      	ldr	r3, [r7, #12]
 80017b2:	1e59      	subs	r1, r3, #1
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	685b      	ldr	r3, [r3, #4]
 80017b8:	005b      	lsls	r3, r3, #1
 80017ba:	fbb1 f3f3 	udiv	r3, r1, r3
 80017be:	1c59      	adds	r1, r3, #1
 80017c0:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80017c4:	400b      	ands	r3, r1
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d00a      	beq.n	80017e0 <HAL_I2C_Init+0x138>
 80017ca:	68fb      	ldr	r3, [r7, #12]
 80017cc:	1e59      	subs	r1, r3, #1
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	685b      	ldr	r3, [r3, #4]
 80017d2:	005b      	lsls	r3, r3, #1
 80017d4:	fbb1 f3f3 	udiv	r3, r1, r3
 80017d8:	3301      	adds	r3, #1
 80017da:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80017de:	e051      	b.n	8001884 <HAL_I2C_Init+0x1dc>
 80017e0:	2304      	movs	r3, #4
 80017e2:	e04f      	b.n	8001884 <HAL_I2C_Init+0x1dc>
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	689b      	ldr	r3, [r3, #8]
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d111      	bne.n	8001810 <HAL_I2C_Init+0x168>
 80017ec:	68fb      	ldr	r3, [r7, #12]
 80017ee:	1e58      	subs	r0, r3, #1
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	6859      	ldr	r1, [r3, #4]
 80017f4:	460b      	mov	r3, r1
 80017f6:	005b      	lsls	r3, r3, #1
 80017f8:	440b      	add	r3, r1
 80017fa:	fbb0 f3f3 	udiv	r3, r0, r3
 80017fe:	3301      	adds	r3, #1
 8001800:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001804:	2b00      	cmp	r3, #0
 8001806:	bf0c      	ite	eq
 8001808:	2301      	moveq	r3, #1
 800180a:	2300      	movne	r3, #0
 800180c:	b2db      	uxtb	r3, r3
 800180e:	e012      	b.n	8001836 <HAL_I2C_Init+0x18e>
 8001810:	68fb      	ldr	r3, [r7, #12]
 8001812:	1e58      	subs	r0, r3, #1
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	6859      	ldr	r1, [r3, #4]
 8001818:	460b      	mov	r3, r1
 800181a:	009b      	lsls	r3, r3, #2
 800181c:	440b      	add	r3, r1
 800181e:	0099      	lsls	r1, r3, #2
 8001820:	440b      	add	r3, r1
 8001822:	fbb0 f3f3 	udiv	r3, r0, r3
 8001826:	3301      	adds	r3, #1
 8001828:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800182c:	2b00      	cmp	r3, #0
 800182e:	bf0c      	ite	eq
 8001830:	2301      	moveq	r3, #1
 8001832:	2300      	movne	r3, #0
 8001834:	b2db      	uxtb	r3, r3
 8001836:	2b00      	cmp	r3, #0
 8001838:	d001      	beq.n	800183e <HAL_I2C_Init+0x196>
 800183a:	2301      	movs	r3, #1
 800183c:	e022      	b.n	8001884 <HAL_I2C_Init+0x1dc>
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	689b      	ldr	r3, [r3, #8]
 8001842:	2b00      	cmp	r3, #0
 8001844:	d10e      	bne.n	8001864 <HAL_I2C_Init+0x1bc>
 8001846:	68fb      	ldr	r3, [r7, #12]
 8001848:	1e58      	subs	r0, r3, #1
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	6859      	ldr	r1, [r3, #4]
 800184e:	460b      	mov	r3, r1
 8001850:	005b      	lsls	r3, r3, #1
 8001852:	440b      	add	r3, r1
 8001854:	fbb0 f3f3 	udiv	r3, r0, r3
 8001858:	3301      	adds	r3, #1
 800185a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800185e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001862:	e00f      	b.n	8001884 <HAL_I2C_Init+0x1dc>
 8001864:	68fb      	ldr	r3, [r7, #12]
 8001866:	1e58      	subs	r0, r3, #1
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	6859      	ldr	r1, [r3, #4]
 800186c:	460b      	mov	r3, r1
 800186e:	009b      	lsls	r3, r3, #2
 8001870:	440b      	add	r3, r1
 8001872:	0099      	lsls	r1, r3, #2
 8001874:	440b      	add	r3, r1
 8001876:	fbb0 f3f3 	udiv	r3, r0, r3
 800187a:	3301      	adds	r3, #1
 800187c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001880:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001884:	6879      	ldr	r1, [r7, #4]
 8001886:	6809      	ldr	r1, [r1, #0]
 8001888:	4313      	orrs	r3, r2
 800188a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	69da      	ldr	r2, [r3, #28]
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	6a1b      	ldr	r3, [r3, #32]
 800189e:	431a      	orrs	r2, r3
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	430a      	orrs	r2, r1
 80018a6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	689b      	ldr	r3, [r3, #8]
 80018ae:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80018b2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80018b6:	687a      	ldr	r2, [r7, #4]
 80018b8:	6911      	ldr	r1, [r2, #16]
 80018ba:	687a      	ldr	r2, [r7, #4]
 80018bc:	68d2      	ldr	r2, [r2, #12]
 80018be:	4311      	orrs	r1, r2
 80018c0:	687a      	ldr	r2, [r7, #4]
 80018c2:	6812      	ldr	r2, [r2, #0]
 80018c4:	430b      	orrs	r3, r1
 80018c6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	68db      	ldr	r3, [r3, #12]
 80018ce:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	695a      	ldr	r2, [r3, #20]
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	699b      	ldr	r3, [r3, #24]
 80018da:	431a      	orrs	r2, r3
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	430a      	orrs	r2, r1
 80018e2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	681a      	ldr	r2, [r3, #0]
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	f042 0201 	orr.w	r2, r2, #1
 80018f2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	2200      	movs	r2, #0
 80018f8:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	2220      	movs	r2, #32
 80018fe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	2200      	movs	r2, #0
 8001906:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	2200      	movs	r2, #0
 800190c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8001910:	2300      	movs	r3, #0
}
 8001912:	4618      	mov	r0, r3
 8001914:	3710      	adds	r7, #16
 8001916:	46bd      	mov	sp, r7
 8001918:	bd80      	pop	{r7, pc}
 800191a:	bf00      	nop
 800191c:	000186a0 	.word	0x000186a0
 8001920:	001e847f 	.word	0x001e847f
 8001924:	003d08ff 	.word	0x003d08ff
 8001928:	431bde83 	.word	0x431bde83
 800192c:	10624dd3 	.word	0x10624dd3

08001930 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001930:	b580      	push	{r7, lr}
 8001932:	b088      	sub	sp, #32
 8001934:	af00      	add	r7, sp, #0
 8001936:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check the parameters */
  if(RCC_OscInitStruct == NULL)
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	2b00      	cmp	r3, #0
 800193c:	d101      	bne.n	8001942 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800193e:	2301      	movs	r3, #1
 8001940:	e31d      	b.n	8001f7e <HAL_RCC_OscConfig+0x64e>
  }

  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001942:	4b94      	ldr	r3, [pc, #592]	@ (8001b94 <HAL_RCC_OscConfig+0x264>)
 8001944:	689b      	ldr	r3, [r3, #8]
 8001946:	f003 030c 	and.w	r3, r3, #12
 800194a:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800194c:	4b91      	ldr	r3, [pc, #580]	@ (8001b94 <HAL_RCC_OscConfig+0x264>)
 800194e:	689b      	ldr	r3, [r3, #8]
 8001950:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001954:	617b      	str	r3, [r7, #20]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	f003 0301 	and.w	r3, r3, #1
 800195e:	2b00      	cmp	r3, #0
 8001960:	d07b      	beq.n	8001a5a <HAL_RCC_OscConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001962:	69bb      	ldr	r3, [r7, #24]
 8001964:	2b08      	cmp	r3, #8
 8001966:	d006      	beq.n	8001976 <HAL_RCC_OscConfig+0x46>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001968:	69bb      	ldr	r3, [r7, #24]
 800196a:	2b0c      	cmp	r3, #12
 800196c:	d10f      	bne.n	800198e <HAL_RCC_OscConfig+0x5e>
 800196e:	697b      	ldr	r3, [r7, #20]
 8001970:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001974:	d10b      	bne.n	800198e <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001976:	4b87      	ldr	r3, [pc, #540]	@ (8001b94 <HAL_RCC_OscConfig+0x264>)
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800197e:	2b00      	cmp	r3, #0
 8001980:	d06a      	beq.n	8001a58 <HAL_RCC_OscConfig+0x128>
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	685b      	ldr	r3, [r3, #4]
 8001986:	2b00      	cmp	r3, #0
 8001988:	d166      	bne.n	8001a58 <HAL_RCC_OscConfig+0x128>
      {
        return HAL_ERROR;
 800198a:	2301      	movs	r3, #1
 800198c:	e2f7      	b.n	8001f7e <HAL_RCC_OscConfig+0x64e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	685b      	ldr	r3, [r3, #4]
 8001992:	2b01      	cmp	r3, #1
 8001994:	d106      	bne.n	80019a4 <HAL_RCC_OscConfig+0x74>
 8001996:	4b7f      	ldr	r3, [pc, #508]	@ (8001b94 <HAL_RCC_OscConfig+0x264>)
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	4a7e      	ldr	r2, [pc, #504]	@ (8001b94 <HAL_RCC_OscConfig+0x264>)
 800199c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80019a0:	6013      	str	r3, [r2, #0]
 80019a2:	e02d      	b.n	8001a00 <HAL_RCC_OscConfig+0xd0>
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	685b      	ldr	r3, [r3, #4]
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d10c      	bne.n	80019c6 <HAL_RCC_OscConfig+0x96>
 80019ac:	4b79      	ldr	r3, [pc, #484]	@ (8001b94 <HAL_RCC_OscConfig+0x264>)
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	4a78      	ldr	r2, [pc, #480]	@ (8001b94 <HAL_RCC_OscConfig+0x264>)
 80019b2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80019b6:	6013      	str	r3, [r2, #0]
 80019b8:	4b76      	ldr	r3, [pc, #472]	@ (8001b94 <HAL_RCC_OscConfig+0x264>)
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	4a75      	ldr	r2, [pc, #468]	@ (8001b94 <HAL_RCC_OscConfig+0x264>)
 80019be:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80019c2:	6013      	str	r3, [r2, #0]
 80019c4:	e01c      	b.n	8001a00 <HAL_RCC_OscConfig+0xd0>
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	685b      	ldr	r3, [r3, #4]
 80019ca:	2b05      	cmp	r3, #5
 80019cc:	d10c      	bne.n	80019e8 <HAL_RCC_OscConfig+0xb8>
 80019ce:	4b71      	ldr	r3, [pc, #452]	@ (8001b94 <HAL_RCC_OscConfig+0x264>)
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	4a70      	ldr	r2, [pc, #448]	@ (8001b94 <HAL_RCC_OscConfig+0x264>)
 80019d4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80019d8:	6013      	str	r3, [r2, #0]
 80019da:	4b6e      	ldr	r3, [pc, #440]	@ (8001b94 <HAL_RCC_OscConfig+0x264>)
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	4a6d      	ldr	r2, [pc, #436]	@ (8001b94 <HAL_RCC_OscConfig+0x264>)
 80019e0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80019e4:	6013      	str	r3, [r2, #0]
 80019e6:	e00b      	b.n	8001a00 <HAL_RCC_OscConfig+0xd0>
 80019e8:	4b6a      	ldr	r3, [pc, #424]	@ (8001b94 <HAL_RCC_OscConfig+0x264>)
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	4a69      	ldr	r2, [pc, #420]	@ (8001b94 <HAL_RCC_OscConfig+0x264>)
 80019ee:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80019f2:	6013      	str	r3, [r2, #0]
 80019f4:	4b67      	ldr	r3, [pc, #412]	@ (8001b94 <HAL_RCC_OscConfig+0x264>)
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	4a66      	ldr	r2, [pc, #408]	@ (8001b94 <HAL_RCC_OscConfig+0x264>)
 80019fa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80019fe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	685b      	ldr	r3, [r3, #4]
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d013      	beq.n	8001a30 <HAL_RCC_OscConfig+0x100>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a08:	f7ff fb96 	bl	8001138 <HAL_GetTick>
 8001a0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001a0e:	e008      	b.n	8001a22 <HAL_RCC_OscConfig+0xf2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001a10:	f7ff fb92 	bl	8001138 <HAL_GetTick>
 8001a14:	4602      	mov	r2, r0
 8001a16:	693b      	ldr	r3, [r7, #16]
 8001a18:	1ad3      	subs	r3, r2, r3
 8001a1a:	2b64      	cmp	r3, #100	@ 0x64
 8001a1c:	d901      	bls.n	8001a22 <HAL_RCC_OscConfig+0xf2>
          {
            return HAL_TIMEOUT;
 8001a1e:	2303      	movs	r3, #3
 8001a20:	e2ad      	b.n	8001f7e <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001a22:	4b5c      	ldr	r3, [pc, #368]	@ (8001b94 <HAL_RCC_OscConfig+0x264>)
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d0f0      	beq.n	8001a10 <HAL_RCC_OscConfig+0xe0>
 8001a2e:	e014      	b.n	8001a5a <HAL_RCC_OscConfig+0x12a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a30:	f7ff fb82 	bl	8001138 <HAL_GetTick>
 8001a34:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001a36:	e008      	b.n	8001a4a <HAL_RCC_OscConfig+0x11a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001a38:	f7ff fb7e 	bl	8001138 <HAL_GetTick>
 8001a3c:	4602      	mov	r2, r0
 8001a3e:	693b      	ldr	r3, [r7, #16]
 8001a40:	1ad3      	subs	r3, r2, r3
 8001a42:	2b64      	cmp	r3, #100	@ 0x64
 8001a44:	d901      	bls.n	8001a4a <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_TIMEOUT;
 8001a46:	2303      	movs	r3, #3
 8001a48:	e299      	b.n	8001f7e <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001a4a:	4b52      	ldr	r3, [pc, #328]	@ (8001b94 <HAL_RCC_OscConfig+0x264>)
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d1f0      	bne.n	8001a38 <HAL_RCC_OscConfig+0x108>
 8001a56:	e000      	b.n	8001a5a <HAL_RCC_OscConfig+0x12a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a58:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	f003 0302 	and.w	r3, r3, #2
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d05a      	beq.n	8001b1c <HAL_RCC_OscConfig+0x1ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001a66:	69bb      	ldr	r3, [r7, #24]
 8001a68:	2b04      	cmp	r3, #4
 8001a6a:	d005      	beq.n	8001a78 <HAL_RCC_OscConfig+0x148>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001a6c:	69bb      	ldr	r3, [r7, #24]
 8001a6e:	2b0c      	cmp	r3, #12
 8001a70:	d119      	bne.n	8001aa6 <HAL_RCC_OscConfig+0x176>
 8001a72:	697b      	ldr	r3, [r7, #20]
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d116      	bne.n	8001aa6 <HAL_RCC_OscConfig+0x176>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001a78:	4b46      	ldr	r3, [pc, #280]	@ (8001b94 <HAL_RCC_OscConfig+0x264>)
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	f003 0302 	and.w	r3, r3, #2
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d005      	beq.n	8001a90 <HAL_RCC_OscConfig+0x160>
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	68db      	ldr	r3, [r3, #12]
 8001a88:	2b01      	cmp	r3, #1
 8001a8a:	d001      	beq.n	8001a90 <HAL_RCC_OscConfig+0x160>
      {
        return HAL_ERROR;
 8001a8c:	2301      	movs	r3, #1
 8001a8e:	e276      	b.n	8001f7e <HAL_RCC_OscConfig+0x64e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a90:	4b40      	ldr	r3, [pc, #256]	@ (8001b94 <HAL_RCC_OscConfig+0x264>)
 8001a92:	685b      	ldr	r3, [r3, #4]
 8001a94:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	691b      	ldr	r3, [r3, #16]
 8001a9c:	021b      	lsls	r3, r3, #8
 8001a9e:	493d      	ldr	r1, [pc, #244]	@ (8001b94 <HAL_RCC_OscConfig+0x264>)
 8001aa0:	4313      	orrs	r3, r2
 8001aa2:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001aa4:	e03a      	b.n	8001b1c <HAL_RCC_OscConfig+0x1ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	68db      	ldr	r3, [r3, #12]
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d020      	beq.n	8001af0 <HAL_RCC_OscConfig+0x1c0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001aae:	4b3a      	ldr	r3, [pc, #232]	@ (8001b98 <HAL_RCC_OscConfig+0x268>)
 8001ab0:	2201      	movs	r2, #1
 8001ab2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ab4:	f7ff fb40 	bl	8001138 <HAL_GetTick>
 8001ab8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001aba:	e008      	b.n	8001ace <HAL_RCC_OscConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001abc:	f7ff fb3c 	bl	8001138 <HAL_GetTick>
 8001ac0:	4602      	mov	r2, r0
 8001ac2:	693b      	ldr	r3, [r7, #16]
 8001ac4:	1ad3      	subs	r3, r2, r3
 8001ac6:	2b02      	cmp	r3, #2
 8001ac8:	d901      	bls.n	8001ace <HAL_RCC_OscConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8001aca:	2303      	movs	r3, #3
 8001acc:	e257      	b.n	8001f7e <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001ace:	4b31      	ldr	r3, [pc, #196]	@ (8001b94 <HAL_RCC_OscConfig+0x264>)
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	f003 0302 	and.w	r3, r3, #2
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d0f0      	beq.n	8001abc <HAL_RCC_OscConfig+0x18c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ada:	4b2e      	ldr	r3, [pc, #184]	@ (8001b94 <HAL_RCC_OscConfig+0x264>)
 8001adc:	685b      	ldr	r3, [r3, #4]
 8001ade:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	691b      	ldr	r3, [r3, #16]
 8001ae6:	021b      	lsls	r3, r3, #8
 8001ae8:	492a      	ldr	r1, [pc, #168]	@ (8001b94 <HAL_RCC_OscConfig+0x264>)
 8001aea:	4313      	orrs	r3, r2
 8001aec:	604b      	str	r3, [r1, #4]
 8001aee:	e015      	b.n	8001b1c <HAL_RCC_OscConfig+0x1ec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001af0:	4b29      	ldr	r3, [pc, #164]	@ (8001b98 <HAL_RCC_OscConfig+0x268>)
 8001af2:	2200      	movs	r2, #0
 8001af4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001af6:	f7ff fb1f 	bl	8001138 <HAL_GetTick>
 8001afa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001afc:	e008      	b.n	8001b10 <HAL_RCC_OscConfig+0x1e0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001afe:	f7ff fb1b 	bl	8001138 <HAL_GetTick>
 8001b02:	4602      	mov	r2, r0
 8001b04:	693b      	ldr	r3, [r7, #16]
 8001b06:	1ad3      	subs	r3, r2, r3
 8001b08:	2b02      	cmp	r3, #2
 8001b0a:	d901      	bls.n	8001b10 <HAL_RCC_OscConfig+0x1e0>
          {
            return HAL_TIMEOUT;
 8001b0c:	2303      	movs	r3, #3
 8001b0e:	e236      	b.n	8001f7e <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001b10:	4b20      	ldr	r3, [pc, #128]	@ (8001b94 <HAL_RCC_OscConfig+0x264>)
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	f003 0302 	and.w	r3, r3, #2
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d1f0      	bne.n	8001afe <HAL_RCC_OscConfig+0x1ce>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	f003 0310 	and.w	r3, r3, #16
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	f000 80b8 	beq.w	8001c9a <HAL_RCC_OscConfig+0x36a>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001b2a:	69bb      	ldr	r3, [r7, #24]
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	d170      	bne.n	8001c12 <HAL_RCC_OscConfig+0x2e2>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001b30:	4b18      	ldr	r3, [pc, #96]	@ (8001b94 <HAL_RCC_OscConfig+0x264>)
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d005      	beq.n	8001b48 <HAL_RCC_OscConfig+0x218>
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	699b      	ldr	r3, [r3, #24]
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d101      	bne.n	8001b48 <HAL_RCC_OscConfig+0x218>
      {
        return HAL_ERROR;
 8001b44:	2301      	movs	r3, #1
 8001b46:	e21a      	b.n	8001f7e <HAL_RCC_OscConfig+0x64e>
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	6a1a      	ldr	r2, [r3, #32]
 8001b4c:	4b11      	ldr	r3, [pc, #68]	@ (8001b94 <HAL_RCC_OscConfig+0x264>)
 8001b4e:	685b      	ldr	r3, [r3, #4]
 8001b50:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 8001b54:	429a      	cmp	r2, r3
 8001b56:	d921      	bls.n	8001b9c <HAL_RCC_OscConfig+0x26c>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	6a1b      	ldr	r3, [r3, #32]
 8001b5c:	4618      	mov	r0, r3
 8001b5e:	f000 fc7d 	bl	800245c <RCC_SetFlashLatencyFromMSIRange>
 8001b62:	4603      	mov	r3, r0
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d001      	beq.n	8001b6c <HAL_RCC_OscConfig+0x23c>
          {
            return HAL_ERROR;
 8001b68:	2301      	movs	r3, #1
 8001b6a:	e208      	b.n	8001f7e <HAL_RCC_OscConfig+0x64e>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001b6c:	4b09      	ldr	r3, [pc, #36]	@ (8001b94 <HAL_RCC_OscConfig+0x264>)
 8001b6e:	685b      	ldr	r3, [r3, #4]
 8001b70:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	6a1b      	ldr	r3, [r3, #32]
 8001b78:	4906      	ldr	r1, [pc, #24]	@ (8001b94 <HAL_RCC_OscConfig+0x264>)
 8001b7a:	4313      	orrs	r3, r2
 8001b7c:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001b7e:	4b05      	ldr	r3, [pc, #20]	@ (8001b94 <HAL_RCC_OscConfig+0x264>)
 8001b80:	685b      	ldr	r3, [r3, #4]
 8001b82:	f023 427f 	bic.w	r2, r3, #4278190080	@ 0xff000000
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	69db      	ldr	r3, [r3, #28]
 8001b8a:	061b      	lsls	r3, r3, #24
 8001b8c:	4901      	ldr	r1, [pc, #4]	@ (8001b94 <HAL_RCC_OscConfig+0x264>)
 8001b8e:	4313      	orrs	r3, r2
 8001b90:	604b      	str	r3, [r1, #4]
 8001b92:	e020      	b.n	8001bd6 <HAL_RCC_OscConfig+0x2a6>
 8001b94:	40023800 	.word	0x40023800
 8001b98:	42470000 	.word	0x42470000
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001b9c:	4b99      	ldr	r3, [pc, #612]	@ (8001e04 <HAL_RCC_OscConfig+0x4d4>)
 8001b9e:	685b      	ldr	r3, [r3, #4]
 8001ba0:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	6a1b      	ldr	r3, [r3, #32]
 8001ba8:	4996      	ldr	r1, [pc, #600]	@ (8001e04 <HAL_RCC_OscConfig+0x4d4>)
 8001baa:	4313      	orrs	r3, r2
 8001bac:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001bae:	4b95      	ldr	r3, [pc, #596]	@ (8001e04 <HAL_RCC_OscConfig+0x4d4>)
 8001bb0:	685b      	ldr	r3, [r3, #4]
 8001bb2:	f023 427f 	bic.w	r2, r3, #4278190080	@ 0xff000000
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	69db      	ldr	r3, [r3, #28]
 8001bba:	061b      	lsls	r3, r3, #24
 8001bbc:	4991      	ldr	r1, [pc, #580]	@ (8001e04 <HAL_RCC_OscConfig+0x4d4>)
 8001bbe:	4313      	orrs	r3, r2
 8001bc0:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	6a1b      	ldr	r3, [r3, #32]
 8001bc6:	4618      	mov	r0, r3
 8001bc8:	f000 fc48 	bl	800245c <RCC_SetFlashLatencyFromMSIRange>
 8001bcc:	4603      	mov	r3, r0
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d001      	beq.n	8001bd6 <HAL_RCC_OscConfig+0x2a6>
          {
            return HAL_ERROR;
 8001bd2:	2301      	movs	r3, #1
 8001bd4:	e1d3      	b.n	8001f7e <HAL_RCC_OscConfig+0x64e>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	6a1b      	ldr	r3, [r3, #32]
 8001bda:	0b5b      	lsrs	r3, r3, #13
 8001bdc:	3301      	adds	r3, #1
 8001bde:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001be2:	fa02 f303 	lsl.w	r3, r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8001be6:	4a87      	ldr	r2, [pc, #540]	@ (8001e04 <HAL_RCC_OscConfig+0x4d4>)
 8001be8:	6892      	ldr	r2, [r2, #8]
 8001bea:	0912      	lsrs	r2, r2, #4
 8001bec:	f002 020f 	and.w	r2, r2, #15
 8001bf0:	4985      	ldr	r1, [pc, #532]	@ (8001e08 <HAL_RCC_OscConfig+0x4d8>)
 8001bf2:	5c8a      	ldrb	r2, [r1, r2]
 8001bf4:	40d3      	lsrs	r3, r2
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001bf6:	4a85      	ldr	r2, [pc, #532]	@ (8001e0c <HAL_RCC_OscConfig+0x4dc>)
 8001bf8:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001bfa:	4b85      	ldr	r3, [pc, #532]	@ (8001e10 <HAL_RCC_OscConfig+0x4e0>)
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	4618      	mov	r0, r3
 8001c00:	f7ff fa4e 	bl	80010a0 <HAL_InitTick>
 8001c04:	4603      	mov	r3, r0
 8001c06:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001c08:	7bfb      	ldrb	r3, [r7, #15]
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d045      	beq.n	8001c9a <HAL_RCC_OscConfig+0x36a>
        {
          return status;
 8001c0e:	7bfb      	ldrb	r3, [r7, #15]
 8001c10:	e1b5      	b.n	8001f7e <HAL_RCC_OscConfig+0x64e>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	699b      	ldr	r3, [r3, #24]
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d029      	beq.n	8001c6e <HAL_RCC_OscConfig+0x33e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001c1a:	4b7e      	ldr	r3, [pc, #504]	@ (8001e14 <HAL_RCC_OscConfig+0x4e4>)
 8001c1c:	2201      	movs	r2, #1
 8001c1e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c20:	f7ff fa8a 	bl	8001138 <HAL_GetTick>
 8001c24:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001c26:	e008      	b.n	8001c3a <HAL_RCC_OscConfig+0x30a>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001c28:	f7ff fa86 	bl	8001138 <HAL_GetTick>
 8001c2c:	4602      	mov	r2, r0
 8001c2e:	693b      	ldr	r3, [r7, #16]
 8001c30:	1ad3      	subs	r3, r2, r3
 8001c32:	2b02      	cmp	r3, #2
 8001c34:	d901      	bls.n	8001c3a <HAL_RCC_OscConfig+0x30a>
          {
            return HAL_TIMEOUT;
 8001c36:	2303      	movs	r3, #3
 8001c38:	e1a1      	b.n	8001f7e <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001c3a:	4b72      	ldr	r3, [pc, #456]	@ (8001e04 <HAL_RCC_OscConfig+0x4d4>)
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d0f0      	beq.n	8001c28 <HAL_RCC_OscConfig+0x2f8>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001c46:	4b6f      	ldr	r3, [pc, #444]	@ (8001e04 <HAL_RCC_OscConfig+0x4d4>)
 8001c48:	685b      	ldr	r3, [r3, #4]
 8001c4a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	6a1b      	ldr	r3, [r3, #32]
 8001c52:	496c      	ldr	r1, [pc, #432]	@ (8001e04 <HAL_RCC_OscConfig+0x4d4>)
 8001c54:	4313      	orrs	r3, r2
 8001c56:	604b      	str	r3, [r1, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001c58:	4b6a      	ldr	r3, [pc, #424]	@ (8001e04 <HAL_RCC_OscConfig+0x4d4>)
 8001c5a:	685b      	ldr	r3, [r3, #4]
 8001c5c:	f023 427f 	bic.w	r2, r3, #4278190080	@ 0xff000000
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	69db      	ldr	r3, [r3, #28]
 8001c64:	061b      	lsls	r3, r3, #24
 8001c66:	4967      	ldr	r1, [pc, #412]	@ (8001e04 <HAL_RCC_OscConfig+0x4d4>)
 8001c68:	4313      	orrs	r3, r2
 8001c6a:	604b      	str	r3, [r1, #4]
 8001c6c:	e015      	b.n	8001c9a <HAL_RCC_OscConfig+0x36a>

      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001c6e:	4b69      	ldr	r3, [pc, #420]	@ (8001e14 <HAL_RCC_OscConfig+0x4e4>)
 8001c70:	2200      	movs	r2, #0
 8001c72:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c74:	f7ff fa60 	bl	8001138 <HAL_GetTick>
 8001c78:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8001c7a:	e008      	b.n	8001c8e <HAL_RCC_OscConfig+0x35e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001c7c:	f7ff fa5c 	bl	8001138 <HAL_GetTick>
 8001c80:	4602      	mov	r2, r0
 8001c82:	693b      	ldr	r3, [r7, #16]
 8001c84:	1ad3      	subs	r3, r2, r3
 8001c86:	2b02      	cmp	r3, #2
 8001c88:	d901      	bls.n	8001c8e <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 8001c8a:	2303      	movs	r3, #3
 8001c8c:	e177      	b.n	8001f7e <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8001c8e:	4b5d      	ldr	r3, [pc, #372]	@ (8001e04 <HAL_RCC_OscConfig+0x4d4>)
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d1f0      	bne.n	8001c7c <HAL_RCC_OscConfig+0x34c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	f003 0308 	and.w	r3, r3, #8
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d030      	beq.n	8001d08 <HAL_RCC_OscConfig+0x3d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	695b      	ldr	r3, [r3, #20]
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d016      	beq.n	8001cdc <HAL_RCC_OscConfig+0x3ac>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001cae:	4b5a      	ldr	r3, [pc, #360]	@ (8001e18 <HAL_RCC_OscConfig+0x4e8>)
 8001cb0:	2201      	movs	r2, #1
 8001cb2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001cb4:	f7ff fa40 	bl	8001138 <HAL_GetTick>
 8001cb8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001cba:	e008      	b.n	8001cce <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001cbc:	f7ff fa3c 	bl	8001138 <HAL_GetTick>
 8001cc0:	4602      	mov	r2, r0
 8001cc2:	693b      	ldr	r3, [r7, #16]
 8001cc4:	1ad3      	subs	r3, r2, r3
 8001cc6:	2b02      	cmp	r3, #2
 8001cc8:	d901      	bls.n	8001cce <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8001cca:	2303      	movs	r3, #3
 8001ccc:	e157      	b.n	8001f7e <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001cce:	4b4d      	ldr	r3, [pc, #308]	@ (8001e04 <HAL_RCC_OscConfig+0x4d4>)
 8001cd0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001cd2:	f003 0302 	and.w	r3, r3, #2
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d0f0      	beq.n	8001cbc <HAL_RCC_OscConfig+0x38c>
 8001cda:	e015      	b.n	8001d08 <HAL_RCC_OscConfig+0x3d8>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001cdc:	4b4e      	ldr	r3, [pc, #312]	@ (8001e18 <HAL_RCC_OscConfig+0x4e8>)
 8001cde:	2200      	movs	r2, #0
 8001ce0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ce2:	f7ff fa29 	bl	8001138 <HAL_GetTick>
 8001ce6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001ce8:	e008      	b.n	8001cfc <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001cea:	f7ff fa25 	bl	8001138 <HAL_GetTick>
 8001cee:	4602      	mov	r2, r0
 8001cf0:	693b      	ldr	r3, [r7, #16]
 8001cf2:	1ad3      	subs	r3, r2, r3
 8001cf4:	2b02      	cmp	r3, #2
 8001cf6:	d901      	bls.n	8001cfc <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8001cf8:	2303      	movs	r3, #3
 8001cfa:	e140      	b.n	8001f7e <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001cfc:	4b41      	ldr	r3, [pc, #260]	@ (8001e04 <HAL_RCC_OscConfig+0x4d4>)
 8001cfe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001d00:	f003 0302 	and.w	r3, r3, #2
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d1f0      	bne.n	8001cea <HAL_RCC_OscConfig+0x3ba>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	f003 0304 	and.w	r3, r3, #4
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	f000 80b5 	beq.w	8001e80 <HAL_RCC_OscConfig+0x550>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001d16:	2300      	movs	r3, #0
 8001d18:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001d1a:	4b3a      	ldr	r3, [pc, #232]	@ (8001e04 <HAL_RCC_OscConfig+0x4d4>)
 8001d1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d1e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d10d      	bne.n	8001d42 <HAL_RCC_OscConfig+0x412>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001d26:	4b37      	ldr	r3, [pc, #220]	@ (8001e04 <HAL_RCC_OscConfig+0x4d4>)
 8001d28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d2a:	4a36      	ldr	r2, [pc, #216]	@ (8001e04 <HAL_RCC_OscConfig+0x4d4>)
 8001d2c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001d30:	6253      	str	r3, [r2, #36]	@ 0x24
 8001d32:	4b34      	ldr	r3, [pc, #208]	@ (8001e04 <HAL_RCC_OscConfig+0x4d4>)
 8001d34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d36:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d3a:	60bb      	str	r3, [r7, #8]
 8001d3c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001d3e:	2301      	movs	r3, #1
 8001d40:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d42:	4b36      	ldr	r3, [pc, #216]	@ (8001e1c <HAL_RCC_OscConfig+0x4ec>)
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d118      	bne.n	8001d80 <HAL_RCC_OscConfig+0x450>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001d4e:	4b33      	ldr	r3, [pc, #204]	@ (8001e1c <HAL_RCC_OscConfig+0x4ec>)
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	4a32      	ldr	r2, [pc, #200]	@ (8001e1c <HAL_RCC_OscConfig+0x4ec>)
 8001d54:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001d58:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001d5a:	f7ff f9ed 	bl	8001138 <HAL_GetTick>
 8001d5e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d60:	e008      	b.n	8001d74 <HAL_RCC_OscConfig+0x444>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001d62:	f7ff f9e9 	bl	8001138 <HAL_GetTick>
 8001d66:	4602      	mov	r2, r0
 8001d68:	693b      	ldr	r3, [r7, #16]
 8001d6a:	1ad3      	subs	r3, r2, r3
 8001d6c:	2b64      	cmp	r3, #100	@ 0x64
 8001d6e:	d901      	bls.n	8001d74 <HAL_RCC_OscConfig+0x444>
        {
          return HAL_TIMEOUT;
 8001d70:	2303      	movs	r3, #3
 8001d72:	e104      	b.n	8001f7e <HAL_RCC_OscConfig+0x64e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d74:	4b29      	ldr	r3, [pc, #164]	@ (8001e1c <HAL_RCC_OscConfig+0x4ec>)
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d0f0      	beq.n	8001d62 <HAL_RCC_OscConfig+0x432>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	689b      	ldr	r3, [r3, #8]
 8001d84:	2b01      	cmp	r3, #1
 8001d86:	d106      	bne.n	8001d96 <HAL_RCC_OscConfig+0x466>
 8001d88:	4b1e      	ldr	r3, [pc, #120]	@ (8001e04 <HAL_RCC_OscConfig+0x4d4>)
 8001d8a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001d8c:	4a1d      	ldr	r2, [pc, #116]	@ (8001e04 <HAL_RCC_OscConfig+0x4d4>)
 8001d8e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001d92:	6353      	str	r3, [r2, #52]	@ 0x34
 8001d94:	e02d      	b.n	8001df2 <HAL_RCC_OscConfig+0x4c2>
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	689b      	ldr	r3, [r3, #8]
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d10c      	bne.n	8001db8 <HAL_RCC_OscConfig+0x488>
 8001d9e:	4b19      	ldr	r3, [pc, #100]	@ (8001e04 <HAL_RCC_OscConfig+0x4d4>)
 8001da0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001da2:	4a18      	ldr	r2, [pc, #96]	@ (8001e04 <HAL_RCC_OscConfig+0x4d4>)
 8001da4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001da8:	6353      	str	r3, [r2, #52]	@ 0x34
 8001daa:	4b16      	ldr	r3, [pc, #88]	@ (8001e04 <HAL_RCC_OscConfig+0x4d4>)
 8001dac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001dae:	4a15      	ldr	r2, [pc, #84]	@ (8001e04 <HAL_RCC_OscConfig+0x4d4>)
 8001db0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8001db4:	6353      	str	r3, [r2, #52]	@ 0x34
 8001db6:	e01c      	b.n	8001df2 <HAL_RCC_OscConfig+0x4c2>
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	689b      	ldr	r3, [r3, #8]
 8001dbc:	2b05      	cmp	r3, #5
 8001dbe:	d10c      	bne.n	8001dda <HAL_RCC_OscConfig+0x4aa>
 8001dc0:	4b10      	ldr	r3, [pc, #64]	@ (8001e04 <HAL_RCC_OscConfig+0x4d4>)
 8001dc2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001dc4:	4a0f      	ldr	r2, [pc, #60]	@ (8001e04 <HAL_RCC_OscConfig+0x4d4>)
 8001dc6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001dca:	6353      	str	r3, [r2, #52]	@ 0x34
 8001dcc:	4b0d      	ldr	r3, [pc, #52]	@ (8001e04 <HAL_RCC_OscConfig+0x4d4>)
 8001dce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001dd0:	4a0c      	ldr	r2, [pc, #48]	@ (8001e04 <HAL_RCC_OscConfig+0x4d4>)
 8001dd2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001dd6:	6353      	str	r3, [r2, #52]	@ 0x34
 8001dd8:	e00b      	b.n	8001df2 <HAL_RCC_OscConfig+0x4c2>
 8001dda:	4b0a      	ldr	r3, [pc, #40]	@ (8001e04 <HAL_RCC_OscConfig+0x4d4>)
 8001ddc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001dde:	4a09      	ldr	r2, [pc, #36]	@ (8001e04 <HAL_RCC_OscConfig+0x4d4>)
 8001de0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001de4:	6353      	str	r3, [r2, #52]	@ 0x34
 8001de6:	4b07      	ldr	r3, [pc, #28]	@ (8001e04 <HAL_RCC_OscConfig+0x4d4>)
 8001de8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001dea:	4a06      	ldr	r2, [pc, #24]	@ (8001e04 <HAL_RCC_OscConfig+0x4d4>)
 8001dec:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8001df0:	6353      	str	r3, [r2, #52]	@ 0x34
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	689b      	ldr	r3, [r3, #8]
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d024      	beq.n	8001e44 <HAL_RCC_OscConfig+0x514>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001dfa:	f7ff f99d 	bl	8001138 <HAL_GetTick>
 8001dfe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001e00:	e019      	b.n	8001e36 <HAL_RCC_OscConfig+0x506>
 8001e02:	bf00      	nop
 8001e04:	40023800 	.word	0x40023800
 8001e08:	08002d64 	.word	0x08002d64
 8001e0c:	20000000 	.word	0x20000000
 8001e10:	20000004 	.word	0x20000004
 8001e14:	42470020 	.word	0x42470020
 8001e18:	42470680 	.word	0x42470680
 8001e1c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001e20:	f7ff f98a 	bl	8001138 <HAL_GetTick>
 8001e24:	4602      	mov	r2, r0
 8001e26:	693b      	ldr	r3, [r7, #16]
 8001e28:	1ad3      	subs	r3, r2, r3
 8001e2a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e2e:	4293      	cmp	r3, r2
 8001e30:	d901      	bls.n	8001e36 <HAL_RCC_OscConfig+0x506>
        {
          return HAL_TIMEOUT;
 8001e32:	2303      	movs	r3, #3
 8001e34:	e0a3      	b.n	8001f7e <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001e36:	4b54      	ldr	r3, [pc, #336]	@ (8001f88 <HAL_RCC_OscConfig+0x658>)
 8001e38:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001e3a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d0ee      	beq.n	8001e20 <HAL_RCC_OscConfig+0x4f0>
 8001e42:	e014      	b.n	8001e6e <HAL_RCC_OscConfig+0x53e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e44:	f7ff f978 	bl	8001138 <HAL_GetTick>
 8001e48:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001e4a:	e00a      	b.n	8001e62 <HAL_RCC_OscConfig+0x532>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001e4c:	f7ff f974 	bl	8001138 <HAL_GetTick>
 8001e50:	4602      	mov	r2, r0
 8001e52:	693b      	ldr	r3, [r7, #16]
 8001e54:	1ad3      	subs	r3, r2, r3
 8001e56:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e5a:	4293      	cmp	r3, r2
 8001e5c:	d901      	bls.n	8001e62 <HAL_RCC_OscConfig+0x532>
        {
          return HAL_TIMEOUT;
 8001e5e:	2303      	movs	r3, #3
 8001e60:	e08d      	b.n	8001f7e <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001e62:	4b49      	ldr	r3, [pc, #292]	@ (8001f88 <HAL_RCC_OscConfig+0x658>)
 8001e64:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001e66:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d1ee      	bne.n	8001e4c <HAL_RCC_OscConfig+0x51c>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001e6e:	7ffb      	ldrb	r3, [r7, #31]
 8001e70:	2b01      	cmp	r3, #1
 8001e72:	d105      	bne.n	8001e80 <HAL_RCC_OscConfig+0x550>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001e74:	4b44      	ldr	r3, [pc, #272]	@ (8001f88 <HAL_RCC_OscConfig+0x658>)
 8001e76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e78:	4a43      	ldr	r2, [pc, #268]	@ (8001f88 <HAL_RCC_OscConfig+0x658>)
 8001e7a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001e7e:	6253      	str	r3, [r2, #36]	@ 0x24
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d079      	beq.n	8001f7c <HAL_RCC_OscConfig+0x64c>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001e88:	69bb      	ldr	r3, [r7, #24]
 8001e8a:	2b0c      	cmp	r3, #12
 8001e8c:	d056      	beq.n	8001f3c <HAL_RCC_OscConfig+0x60c>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e92:	2b02      	cmp	r3, #2
 8001e94:	d13b      	bne.n	8001f0e <HAL_RCC_OscConfig+0x5de>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e96:	4b3d      	ldr	r3, [pc, #244]	@ (8001f8c <HAL_RCC_OscConfig+0x65c>)
 8001e98:	2200      	movs	r2, #0
 8001e9a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e9c:	f7ff f94c 	bl	8001138 <HAL_GetTick>
 8001ea0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001ea2:	e008      	b.n	8001eb6 <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001ea4:	f7ff f948 	bl	8001138 <HAL_GetTick>
 8001ea8:	4602      	mov	r2, r0
 8001eaa:	693b      	ldr	r3, [r7, #16]
 8001eac:	1ad3      	subs	r3, r2, r3
 8001eae:	2b02      	cmp	r3, #2
 8001eb0:	d901      	bls.n	8001eb6 <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8001eb2:	2303      	movs	r3, #3
 8001eb4:	e063      	b.n	8001f7e <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001eb6:	4b34      	ldr	r3, [pc, #208]	@ (8001f88 <HAL_RCC_OscConfig+0x658>)
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d1f0      	bne.n	8001ea4 <HAL_RCC_OscConfig+0x574>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001ec2:	4b31      	ldr	r3, [pc, #196]	@ (8001f88 <HAL_RCC_OscConfig+0x658>)
 8001ec4:	689b      	ldr	r3, [r3, #8]
 8001ec6:	f423 027d 	bic.w	r2, r3, #16580608	@ 0xfd0000
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ed2:	4319      	orrs	r1, r3
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ed8:	430b      	orrs	r3, r1
 8001eda:	492b      	ldr	r1, [pc, #172]	@ (8001f88 <HAL_RCC_OscConfig+0x658>)
 8001edc:	4313      	orrs	r3, r2
 8001ede:	608b      	str	r3, [r1, #8]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001ee0:	4b2a      	ldr	r3, [pc, #168]	@ (8001f8c <HAL_RCC_OscConfig+0x65c>)
 8001ee2:	2201      	movs	r2, #1
 8001ee4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ee6:	f7ff f927 	bl	8001138 <HAL_GetTick>
 8001eea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001eec:	e008      	b.n	8001f00 <HAL_RCC_OscConfig+0x5d0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001eee:	f7ff f923 	bl	8001138 <HAL_GetTick>
 8001ef2:	4602      	mov	r2, r0
 8001ef4:	693b      	ldr	r3, [r7, #16]
 8001ef6:	1ad3      	subs	r3, r2, r3
 8001ef8:	2b02      	cmp	r3, #2
 8001efa:	d901      	bls.n	8001f00 <HAL_RCC_OscConfig+0x5d0>
          {
            return HAL_TIMEOUT;
 8001efc:	2303      	movs	r3, #3
 8001efe:	e03e      	b.n	8001f7e <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001f00:	4b21      	ldr	r3, [pc, #132]	@ (8001f88 <HAL_RCC_OscConfig+0x658>)
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d0f0      	beq.n	8001eee <HAL_RCC_OscConfig+0x5be>
 8001f0c:	e036      	b.n	8001f7c <HAL_RCC_OscConfig+0x64c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f0e:	4b1f      	ldr	r3, [pc, #124]	@ (8001f8c <HAL_RCC_OscConfig+0x65c>)
 8001f10:	2200      	movs	r2, #0
 8001f12:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f14:	f7ff f910 	bl	8001138 <HAL_GetTick>
 8001f18:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001f1a:	e008      	b.n	8001f2e <HAL_RCC_OscConfig+0x5fe>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001f1c:	f7ff f90c 	bl	8001138 <HAL_GetTick>
 8001f20:	4602      	mov	r2, r0
 8001f22:	693b      	ldr	r3, [r7, #16]
 8001f24:	1ad3      	subs	r3, r2, r3
 8001f26:	2b02      	cmp	r3, #2
 8001f28:	d901      	bls.n	8001f2e <HAL_RCC_OscConfig+0x5fe>
          {
            return HAL_TIMEOUT;
 8001f2a:	2303      	movs	r3, #3
 8001f2c:	e027      	b.n	8001f7e <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001f2e:	4b16      	ldr	r3, [pc, #88]	@ (8001f88 <HAL_RCC_OscConfig+0x658>)
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d1f0      	bne.n	8001f1c <HAL_RCC_OscConfig+0x5ec>
 8001f3a:	e01f      	b.n	8001f7c <HAL_RCC_OscConfig+0x64c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f40:	2b01      	cmp	r3, #1
 8001f42:	d101      	bne.n	8001f48 <HAL_RCC_OscConfig+0x618>
      {
        return HAL_ERROR;
 8001f44:	2301      	movs	r3, #1
 8001f46:	e01a      	b.n	8001f7e <HAL_RCC_OscConfig+0x64e>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001f48:	4b0f      	ldr	r3, [pc, #60]	@ (8001f88 <HAL_RCC_OscConfig+0x658>)
 8001f4a:	689b      	ldr	r3, [r3, #8]
 8001f4c:	617b      	str	r3, [r7, #20]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f4e:	697b      	ldr	r3, [r7, #20]
 8001f50:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f58:	429a      	cmp	r2, r3
 8001f5a:	d10d      	bne.n	8001f78 <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001f5c:	697b      	ldr	r3, [r7, #20]
 8001f5e:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f66:	429a      	cmp	r2, r3
 8001f68:	d106      	bne.n	8001f78 <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8001f6a:	697b      	ldr	r3, [r7, #20]
 8001f6c:	f403 0240 	and.w	r2, r3, #12582912	@ 0xc00000
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001f74:	429a      	cmp	r2, r3
 8001f76:	d001      	beq.n	8001f7c <HAL_RCC_OscConfig+0x64c>
        {
          return HAL_ERROR;
 8001f78:	2301      	movs	r3, #1
 8001f7a:	e000      	b.n	8001f7e <HAL_RCC_OscConfig+0x64e>
        }
      }
    }
  }

  return HAL_OK;
 8001f7c:	2300      	movs	r3, #0
}
 8001f7e:	4618      	mov	r0, r3
 8001f80:	3720      	adds	r7, #32
 8001f82:	46bd      	mov	sp, r7
 8001f84:	bd80      	pop	{r7, pc}
 8001f86:	bf00      	nop
 8001f88:	40023800 	.word	0x40023800
 8001f8c:	42470060 	.word	0x42470060

08001f90 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001f90:	b580      	push	{r7, lr}
 8001f92:	b084      	sub	sp, #16
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	6078      	str	r0, [r7, #4]
 8001f98:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check the parameters */
  if(RCC_ClkInitStruct == NULL)
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d101      	bne.n	8001fa4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001fa0:	2301      	movs	r3, #1
 8001fa2:	e11a      	b.n	80021da <HAL_RCC_ClockConfig+0x24a>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001fa4:	4b8f      	ldr	r3, [pc, #572]	@ (80021e4 <HAL_RCC_ClockConfig+0x254>)
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	f003 0301 	and.w	r3, r3, #1
 8001fac:	683a      	ldr	r2, [r7, #0]
 8001fae:	429a      	cmp	r2, r3
 8001fb0:	d919      	bls.n	8001fe6 <HAL_RCC_ClockConfig+0x56>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001fb2:	683b      	ldr	r3, [r7, #0]
 8001fb4:	2b01      	cmp	r3, #1
 8001fb6:	d105      	bne.n	8001fc4 <HAL_RCC_ClockConfig+0x34>
 8001fb8:	4b8a      	ldr	r3, [pc, #552]	@ (80021e4 <HAL_RCC_ClockConfig+0x254>)
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	4a89      	ldr	r2, [pc, #548]	@ (80021e4 <HAL_RCC_ClockConfig+0x254>)
 8001fbe:	f043 0304 	orr.w	r3, r3, #4
 8001fc2:	6013      	str	r3, [r2, #0]
 8001fc4:	4b87      	ldr	r3, [pc, #540]	@ (80021e4 <HAL_RCC_ClockConfig+0x254>)
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	f023 0201 	bic.w	r2, r3, #1
 8001fcc:	4985      	ldr	r1, [pc, #532]	@ (80021e4 <HAL_RCC_ClockConfig+0x254>)
 8001fce:	683b      	ldr	r3, [r7, #0]
 8001fd0:	4313      	orrs	r3, r2
 8001fd2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001fd4:	4b83      	ldr	r3, [pc, #524]	@ (80021e4 <HAL_RCC_ClockConfig+0x254>)
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	f003 0301 	and.w	r3, r3, #1
 8001fdc:	683a      	ldr	r2, [r7, #0]
 8001fde:	429a      	cmp	r2, r3
 8001fe0:	d001      	beq.n	8001fe6 <HAL_RCC_ClockConfig+0x56>
    {
      return HAL_ERROR;
 8001fe2:	2301      	movs	r3, #1
 8001fe4:	e0f9      	b.n	80021da <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	f003 0302 	and.w	r3, r3, #2
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d008      	beq.n	8002004 <HAL_RCC_ClockConfig+0x74>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001ff2:	4b7d      	ldr	r3, [pc, #500]	@ (80021e8 <HAL_RCC_ClockConfig+0x258>)
 8001ff4:	689b      	ldr	r3, [r3, #8]
 8001ff6:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	689b      	ldr	r3, [r3, #8]
 8001ffe:	497a      	ldr	r1, [pc, #488]	@ (80021e8 <HAL_RCC_ClockConfig+0x258>)
 8002000:	4313      	orrs	r3, r2
 8002002:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	f003 0301 	and.w	r3, r3, #1
 800200c:	2b00      	cmp	r3, #0
 800200e:	f000 808e 	beq.w	800212e <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	685b      	ldr	r3, [r3, #4]
 8002016:	2b02      	cmp	r3, #2
 8002018:	d107      	bne.n	800202a <HAL_RCC_ClockConfig+0x9a>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800201a:	4b73      	ldr	r3, [pc, #460]	@ (80021e8 <HAL_RCC_ClockConfig+0x258>)
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002022:	2b00      	cmp	r3, #0
 8002024:	d121      	bne.n	800206a <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8002026:	2301      	movs	r3, #1
 8002028:	e0d7      	b.n	80021da <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	685b      	ldr	r3, [r3, #4]
 800202e:	2b03      	cmp	r3, #3
 8002030:	d107      	bne.n	8002042 <HAL_RCC_ClockConfig+0xb2>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002032:	4b6d      	ldr	r3, [pc, #436]	@ (80021e8 <HAL_RCC_ClockConfig+0x258>)
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800203a:	2b00      	cmp	r3, #0
 800203c:	d115      	bne.n	800206a <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 800203e:	2301      	movs	r3, #1
 8002040:	e0cb      	b.n	80021da <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	685b      	ldr	r3, [r3, #4]
 8002046:	2b01      	cmp	r3, #1
 8002048:	d107      	bne.n	800205a <HAL_RCC_ClockConfig+0xca>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800204a:	4b67      	ldr	r3, [pc, #412]	@ (80021e8 <HAL_RCC_ClockConfig+0x258>)
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	f003 0302 	and.w	r3, r3, #2
 8002052:	2b00      	cmp	r3, #0
 8002054:	d109      	bne.n	800206a <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8002056:	2301      	movs	r3, #1
 8002058:	e0bf      	b.n	80021da <HAL_RCC_ClockConfig+0x24a>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800205a:	4b63      	ldr	r3, [pc, #396]	@ (80021e8 <HAL_RCC_ClockConfig+0x258>)
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002062:	2b00      	cmp	r3, #0
 8002064:	d101      	bne.n	800206a <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8002066:	2301      	movs	r3, #1
 8002068:	e0b7      	b.n	80021da <HAL_RCC_ClockConfig+0x24a>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800206a:	4b5f      	ldr	r3, [pc, #380]	@ (80021e8 <HAL_RCC_ClockConfig+0x258>)
 800206c:	689b      	ldr	r3, [r3, #8]
 800206e:	f023 0203 	bic.w	r2, r3, #3
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	685b      	ldr	r3, [r3, #4]
 8002076:	495c      	ldr	r1, [pc, #368]	@ (80021e8 <HAL_RCC_ClockConfig+0x258>)
 8002078:	4313      	orrs	r3, r2
 800207a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800207c:	f7ff f85c 	bl	8001138 <HAL_GetTick>
 8002080:	60f8      	str	r0, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	685b      	ldr	r3, [r3, #4]
 8002086:	2b02      	cmp	r3, #2
 8002088:	d112      	bne.n	80020b0 <HAL_RCC_ClockConfig+0x120>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800208a:	e00a      	b.n	80020a2 <HAL_RCC_ClockConfig+0x112>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800208c:	f7ff f854 	bl	8001138 <HAL_GetTick>
 8002090:	4602      	mov	r2, r0
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	1ad3      	subs	r3, r2, r3
 8002096:	f241 3288 	movw	r2, #5000	@ 0x1388
 800209a:	4293      	cmp	r3, r2
 800209c:	d901      	bls.n	80020a2 <HAL_RCC_ClockConfig+0x112>
        {
          return HAL_TIMEOUT;
 800209e:	2303      	movs	r3, #3
 80020a0:	e09b      	b.n	80021da <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80020a2:	4b51      	ldr	r3, [pc, #324]	@ (80021e8 <HAL_RCC_ClockConfig+0x258>)
 80020a4:	689b      	ldr	r3, [r3, #8]
 80020a6:	f003 030c 	and.w	r3, r3, #12
 80020aa:	2b08      	cmp	r3, #8
 80020ac:	d1ee      	bne.n	800208c <HAL_RCC_ClockConfig+0xfc>
 80020ae:	e03e      	b.n	800212e <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	685b      	ldr	r3, [r3, #4]
 80020b4:	2b03      	cmp	r3, #3
 80020b6:	d112      	bne.n	80020de <HAL_RCC_ClockConfig+0x14e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80020b8:	e00a      	b.n	80020d0 <HAL_RCC_ClockConfig+0x140>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80020ba:	f7ff f83d 	bl	8001138 <HAL_GetTick>
 80020be:	4602      	mov	r2, r0
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	1ad3      	subs	r3, r2, r3
 80020c4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80020c8:	4293      	cmp	r3, r2
 80020ca:	d901      	bls.n	80020d0 <HAL_RCC_ClockConfig+0x140>
        {
          return HAL_TIMEOUT;
 80020cc:	2303      	movs	r3, #3
 80020ce:	e084      	b.n	80021da <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80020d0:	4b45      	ldr	r3, [pc, #276]	@ (80021e8 <HAL_RCC_ClockConfig+0x258>)
 80020d2:	689b      	ldr	r3, [r3, #8]
 80020d4:	f003 030c 	and.w	r3, r3, #12
 80020d8:	2b0c      	cmp	r3, #12
 80020da:	d1ee      	bne.n	80020ba <HAL_RCC_ClockConfig+0x12a>
 80020dc:	e027      	b.n	800212e <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	685b      	ldr	r3, [r3, #4]
 80020e2:	2b01      	cmp	r3, #1
 80020e4:	d11d      	bne.n	8002122 <HAL_RCC_ClockConfig+0x192>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80020e6:	e00a      	b.n	80020fe <HAL_RCC_ClockConfig+0x16e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80020e8:	f7ff f826 	bl	8001138 <HAL_GetTick>
 80020ec:	4602      	mov	r2, r0
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	1ad3      	subs	r3, r2, r3
 80020f2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80020f6:	4293      	cmp	r3, r2
 80020f8:	d901      	bls.n	80020fe <HAL_RCC_ClockConfig+0x16e>
        {
          return HAL_TIMEOUT;
 80020fa:	2303      	movs	r3, #3
 80020fc:	e06d      	b.n	80021da <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80020fe:	4b3a      	ldr	r3, [pc, #232]	@ (80021e8 <HAL_RCC_ClockConfig+0x258>)
 8002100:	689b      	ldr	r3, [r3, #8]
 8002102:	f003 030c 	and.w	r3, r3, #12
 8002106:	2b04      	cmp	r3, #4
 8002108:	d1ee      	bne.n	80020e8 <HAL_RCC_ClockConfig+0x158>
 800210a:	e010      	b.n	800212e <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800210c:	f7ff f814 	bl	8001138 <HAL_GetTick>
 8002110:	4602      	mov	r2, r0
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	1ad3      	subs	r3, r2, r3
 8002116:	f241 3288 	movw	r2, #5000	@ 0x1388
 800211a:	4293      	cmp	r3, r2
 800211c:	d901      	bls.n	8002122 <HAL_RCC_ClockConfig+0x192>
        {
          return HAL_TIMEOUT;
 800211e:	2303      	movs	r3, #3
 8002120:	e05b      	b.n	80021da <HAL_RCC_ClockConfig+0x24a>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8002122:	4b31      	ldr	r3, [pc, #196]	@ (80021e8 <HAL_RCC_ClockConfig+0x258>)
 8002124:	689b      	ldr	r3, [r3, #8]
 8002126:	f003 030c 	and.w	r3, r3, #12
 800212a:	2b00      	cmp	r3, #0
 800212c:	d1ee      	bne.n	800210c <HAL_RCC_ClockConfig+0x17c>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800212e:	4b2d      	ldr	r3, [pc, #180]	@ (80021e4 <HAL_RCC_ClockConfig+0x254>)
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	f003 0301 	and.w	r3, r3, #1
 8002136:	683a      	ldr	r2, [r7, #0]
 8002138:	429a      	cmp	r2, r3
 800213a:	d219      	bcs.n	8002170 <HAL_RCC_ClockConfig+0x1e0>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800213c:	683b      	ldr	r3, [r7, #0]
 800213e:	2b01      	cmp	r3, #1
 8002140:	d105      	bne.n	800214e <HAL_RCC_ClockConfig+0x1be>
 8002142:	4b28      	ldr	r3, [pc, #160]	@ (80021e4 <HAL_RCC_ClockConfig+0x254>)
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	4a27      	ldr	r2, [pc, #156]	@ (80021e4 <HAL_RCC_ClockConfig+0x254>)
 8002148:	f043 0304 	orr.w	r3, r3, #4
 800214c:	6013      	str	r3, [r2, #0]
 800214e:	4b25      	ldr	r3, [pc, #148]	@ (80021e4 <HAL_RCC_ClockConfig+0x254>)
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	f023 0201 	bic.w	r2, r3, #1
 8002156:	4923      	ldr	r1, [pc, #140]	@ (80021e4 <HAL_RCC_ClockConfig+0x254>)
 8002158:	683b      	ldr	r3, [r7, #0]
 800215a:	4313      	orrs	r3, r2
 800215c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800215e:	4b21      	ldr	r3, [pc, #132]	@ (80021e4 <HAL_RCC_ClockConfig+0x254>)
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	f003 0301 	and.w	r3, r3, #1
 8002166:	683a      	ldr	r2, [r7, #0]
 8002168:	429a      	cmp	r2, r3
 800216a:	d001      	beq.n	8002170 <HAL_RCC_ClockConfig+0x1e0>
    {
      return HAL_ERROR;
 800216c:	2301      	movs	r3, #1
 800216e:	e034      	b.n	80021da <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	f003 0304 	and.w	r3, r3, #4
 8002178:	2b00      	cmp	r3, #0
 800217a:	d008      	beq.n	800218e <HAL_RCC_ClockConfig+0x1fe>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800217c:	4b1a      	ldr	r3, [pc, #104]	@ (80021e8 <HAL_RCC_ClockConfig+0x258>)
 800217e:	689b      	ldr	r3, [r3, #8]
 8002180:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	68db      	ldr	r3, [r3, #12]
 8002188:	4917      	ldr	r1, [pc, #92]	@ (80021e8 <HAL_RCC_ClockConfig+0x258>)
 800218a:	4313      	orrs	r3, r2
 800218c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	f003 0308 	and.w	r3, r3, #8
 8002196:	2b00      	cmp	r3, #0
 8002198:	d009      	beq.n	80021ae <HAL_RCC_ClockConfig+0x21e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800219a:	4b13      	ldr	r3, [pc, #76]	@ (80021e8 <HAL_RCC_ClockConfig+0x258>)
 800219c:	689b      	ldr	r3, [r3, #8]
 800219e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	691b      	ldr	r3, [r3, #16]
 80021a6:	00db      	lsls	r3, r3, #3
 80021a8:	490f      	ldr	r1, [pc, #60]	@ (80021e8 <HAL_RCC_ClockConfig+0x258>)
 80021aa:	4313      	orrs	r3, r2
 80021ac:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80021ae:	f000 f823 	bl	80021f8 <HAL_RCC_GetSysClockFreq>
 80021b2:	4602      	mov	r2, r0
 80021b4:	4b0c      	ldr	r3, [pc, #48]	@ (80021e8 <HAL_RCC_ClockConfig+0x258>)
 80021b6:	689b      	ldr	r3, [r3, #8]
 80021b8:	091b      	lsrs	r3, r3, #4
 80021ba:	f003 030f 	and.w	r3, r3, #15
 80021be:	490b      	ldr	r1, [pc, #44]	@ (80021ec <HAL_RCC_ClockConfig+0x25c>)
 80021c0:	5ccb      	ldrb	r3, [r1, r3]
 80021c2:	fa22 f303 	lsr.w	r3, r2, r3
 80021c6:	4a0a      	ldr	r2, [pc, #40]	@ (80021f0 <HAL_RCC_ClockConfig+0x260>)
 80021c8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80021ca:	4b0a      	ldr	r3, [pc, #40]	@ (80021f4 <HAL_RCC_ClockConfig+0x264>)
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	4618      	mov	r0, r3
 80021d0:	f7fe ff66 	bl	80010a0 <HAL_InitTick>
 80021d4:	4603      	mov	r3, r0
 80021d6:	72fb      	strb	r3, [r7, #11]

  return status;
 80021d8:	7afb      	ldrb	r3, [r7, #11]
}
 80021da:	4618      	mov	r0, r3
 80021dc:	3710      	adds	r7, #16
 80021de:	46bd      	mov	sp, r7
 80021e0:	bd80      	pop	{r7, pc}
 80021e2:	bf00      	nop
 80021e4:	40023c00 	.word	0x40023c00
 80021e8:	40023800 	.word	0x40023800
 80021ec:	08002d64 	.word	0x08002d64
 80021f0:	20000000 	.word	0x20000000
 80021f4:	20000004 	.word	0x20000004

080021f8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80021f8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80021fc:	b092      	sub	sp, #72	@ 0x48
 80021fe:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange, sysclockfreq;

  tmpreg = RCC->CFGR;
 8002200:	4b79      	ldr	r3, [pc, #484]	@ (80023e8 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8002202:	689b      	ldr	r3, [r3, #8]
 8002204:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002206:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002208:	f003 030c 	and.w	r3, r3, #12
 800220c:	2b0c      	cmp	r3, #12
 800220e:	d00d      	beq.n	800222c <HAL_RCC_GetSysClockFreq+0x34>
 8002210:	2b0c      	cmp	r3, #12
 8002212:	f200 80d5 	bhi.w	80023c0 <HAL_RCC_GetSysClockFreq+0x1c8>
 8002216:	2b04      	cmp	r3, #4
 8002218:	d002      	beq.n	8002220 <HAL_RCC_GetSysClockFreq+0x28>
 800221a:	2b08      	cmp	r3, #8
 800221c:	d003      	beq.n	8002226 <HAL_RCC_GetSysClockFreq+0x2e>
 800221e:	e0cf      	b.n	80023c0 <HAL_RCC_GetSysClockFreq+0x1c8>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002220:	4b72      	ldr	r3, [pc, #456]	@ (80023ec <HAL_RCC_GetSysClockFreq+0x1f4>)
 8002222:	643b      	str	r3, [r7, #64]	@ 0x40
      break;
 8002224:	e0da      	b.n	80023dc <HAL_RCC_GetSysClockFreq+0x1e4>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002226:	4b72      	ldr	r3, [pc, #456]	@ (80023f0 <HAL_RCC_GetSysClockFreq+0x1f8>)
 8002228:	643b      	str	r3, [r7, #64]	@ 0x40
      break;
 800222a:	e0d7      	b.n	80023dc <HAL_RCC_GetSysClockFreq+0x1e4>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 800222c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800222e:	0c9b      	lsrs	r3, r3, #18
 8002230:	f003 020f 	and.w	r2, r3, #15
 8002234:	4b6f      	ldr	r3, [pc, #444]	@ (80023f4 <HAL_RCC_GetSysClockFreq+0x1fc>)
 8002236:	5c9b      	ldrb	r3, [r3, r2]
 8002238:	63bb      	str	r3, [r7, #56]	@ 0x38
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 800223a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800223c:	0d9b      	lsrs	r3, r3, #22
 800223e:	f003 0303 	and.w	r3, r3, #3
 8002242:	3301      	adds	r3, #1
 8002244:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002246:	4b68      	ldr	r3, [pc, #416]	@ (80023e8 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8002248:	689b      	ldr	r3, [r3, #8]
 800224a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800224e:	2b00      	cmp	r3, #0
 8002250:	d05d      	beq.n	800230e <HAL_RCC_GetSysClockFreq+0x116>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8002252:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002254:	2200      	movs	r2, #0
 8002256:	4618      	mov	r0, r3
 8002258:	4611      	mov	r1, r2
 800225a:	4604      	mov	r4, r0
 800225c:	460d      	mov	r5, r1
 800225e:	4622      	mov	r2, r4
 8002260:	462b      	mov	r3, r5
 8002262:	f04f 0000 	mov.w	r0, #0
 8002266:	f04f 0100 	mov.w	r1, #0
 800226a:	0159      	lsls	r1, r3, #5
 800226c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002270:	0150      	lsls	r0, r2, #5
 8002272:	4602      	mov	r2, r0
 8002274:	460b      	mov	r3, r1
 8002276:	4621      	mov	r1, r4
 8002278:	1a51      	subs	r1, r2, r1
 800227a:	6139      	str	r1, [r7, #16]
 800227c:	4629      	mov	r1, r5
 800227e:	eb63 0301 	sbc.w	r3, r3, r1
 8002282:	617b      	str	r3, [r7, #20]
 8002284:	f04f 0200 	mov.w	r2, #0
 8002288:	f04f 0300 	mov.w	r3, #0
 800228c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002290:	4659      	mov	r1, fp
 8002292:	018b      	lsls	r3, r1, #6
 8002294:	4651      	mov	r1, sl
 8002296:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800229a:	4651      	mov	r1, sl
 800229c:	018a      	lsls	r2, r1, #6
 800229e:	46d4      	mov	ip, sl
 80022a0:	ebb2 080c 	subs.w	r8, r2, ip
 80022a4:	4659      	mov	r1, fp
 80022a6:	eb63 0901 	sbc.w	r9, r3, r1
 80022aa:	f04f 0200 	mov.w	r2, #0
 80022ae:	f04f 0300 	mov.w	r3, #0
 80022b2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80022b6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80022ba:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80022be:	4690      	mov	r8, r2
 80022c0:	4699      	mov	r9, r3
 80022c2:	4623      	mov	r3, r4
 80022c4:	eb18 0303 	adds.w	r3, r8, r3
 80022c8:	60bb      	str	r3, [r7, #8]
 80022ca:	462b      	mov	r3, r5
 80022cc:	eb49 0303 	adc.w	r3, r9, r3
 80022d0:	60fb      	str	r3, [r7, #12]
 80022d2:	f04f 0200 	mov.w	r2, #0
 80022d6:	f04f 0300 	mov.w	r3, #0
 80022da:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80022de:	4629      	mov	r1, r5
 80022e0:	024b      	lsls	r3, r1, #9
 80022e2:	4620      	mov	r0, r4
 80022e4:	4629      	mov	r1, r5
 80022e6:	4604      	mov	r4, r0
 80022e8:	ea43 53d4 	orr.w	r3, r3, r4, lsr #23
 80022ec:	4601      	mov	r1, r0
 80022ee:	024a      	lsls	r2, r1, #9
 80022f0:	4610      	mov	r0, r2
 80022f2:	4619      	mov	r1, r3
 80022f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80022f6:	2200      	movs	r2, #0
 80022f8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80022fa:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80022fc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002300:	f7fd ff3c 	bl	800017c <__aeabi_uldivmod>
 8002304:	4602      	mov	r2, r0
 8002306:	460b      	mov	r3, r1
 8002308:	4613      	mov	r3, r2
 800230a:	647b      	str	r3, [r7, #68]	@ 0x44
 800230c:	e055      	b.n	80023ba <HAL_RCC_GetSysClockFreq+0x1c2>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 800230e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002310:	2200      	movs	r2, #0
 8002312:	623b      	str	r3, [r7, #32]
 8002314:	627a      	str	r2, [r7, #36]	@ 0x24
 8002316:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800231a:	4642      	mov	r2, r8
 800231c:	464b      	mov	r3, r9
 800231e:	f04f 0000 	mov.w	r0, #0
 8002322:	f04f 0100 	mov.w	r1, #0
 8002326:	0159      	lsls	r1, r3, #5
 8002328:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800232c:	0150      	lsls	r0, r2, #5
 800232e:	4602      	mov	r2, r0
 8002330:	460b      	mov	r3, r1
 8002332:	46c4      	mov	ip, r8
 8002334:	ebb2 0a0c 	subs.w	sl, r2, ip
 8002338:	4640      	mov	r0, r8
 800233a:	4649      	mov	r1, r9
 800233c:	468c      	mov	ip, r1
 800233e:	eb63 0b0c 	sbc.w	fp, r3, ip
 8002342:	f04f 0200 	mov.w	r2, #0
 8002346:	f04f 0300 	mov.w	r3, #0
 800234a:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800234e:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002352:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002356:	ebb2 040a 	subs.w	r4, r2, sl
 800235a:	eb63 050b 	sbc.w	r5, r3, fp
 800235e:	f04f 0200 	mov.w	r2, #0
 8002362:	f04f 0300 	mov.w	r3, #0
 8002366:	00eb      	lsls	r3, r5, #3
 8002368:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800236c:	00e2      	lsls	r2, r4, #3
 800236e:	4614      	mov	r4, r2
 8002370:	461d      	mov	r5, r3
 8002372:	4603      	mov	r3, r0
 8002374:	18e3      	adds	r3, r4, r3
 8002376:	603b      	str	r3, [r7, #0]
 8002378:	460b      	mov	r3, r1
 800237a:	eb45 0303 	adc.w	r3, r5, r3
 800237e:	607b      	str	r3, [r7, #4]
 8002380:	f04f 0200 	mov.w	r2, #0
 8002384:	f04f 0300 	mov.w	r3, #0
 8002388:	e9d7 4500 	ldrd	r4, r5, [r7]
 800238c:	4629      	mov	r1, r5
 800238e:	028b      	lsls	r3, r1, #10
 8002390:	4620      	mov	r0, r4
 8002392:	4629      	mov	r1, r5
 8002394:	4604      	mov	r4, r0
 8002396:	ea43 5394 	orr.w	r3, r3, r4, lsr #22
 800239a:	4601      	mov	r1, r0
 800239c:	028a      	lsls	r2, r1, #10
 800239e:	4610      	mov	r0, r2
 80023a0:	4619      	mov	r1, r3
 80023a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80023a4:	2200      	movs	r2, #0
 80023a6:	61bb      	str	r3, [r7, #24]
 80023a8:	61fa      	str	r2, [r7, #28]
 80023aa:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80023ae:	f7fd fee5 	bl	800017c <__aeabi_uldivmod>
 80023b2:	4602      	mov	r2, r0
 80023b4:	460b      	mov	r3, r1
 80023b6:	4613      	mov	r3, r2
 80023b8:	647b      	str	r3, [r7, #68]	@ 0x44
      }
      sysclockfreq = pllvco;
 80023ba:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80023bc:	643b      	str	r3, [r7, #64]	@ 0x40
      break;
 80023be:	e00d      	b.n	80023dc <HAL_RCC_GetSysClockFreq+0x1e4>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 80023c0:	4b09      	ldr	r3, [pc, #36]	@ (80023e8 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80023c2:	685b      	ldr	r3, [r3, #4]
 80023c4:	0b5b      	lsrs	r3, r3, #13
 80023c6:	f003 0307 	and.w	r3, r3, #7
 80023ca:	633b      	str	r3, [r7, #48]	@ 0x30
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 80023cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80023ce:	3301      	adds	r3, #1
 80023d0:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80023d4:	fa02 f303 	lsl.w	r3, r2, r3
 80023d8:	643b      	str	r3, [r7, #64]	@ 0x40
      break;
 80023da:	bf00      	nop
    }
  }
  return sysclockfreq;
 80023dc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
}
 80023de:	4618      	mov	r0, r3
 80023e0:	3748      	adds	r7, #72	@ 0x48
 80023e2:	46bd      	mov	sp, r7
 80023e4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80023e8:	40023800 	.word	0x40023800
 80023ec:	00f42400 	.word	0x00f42400
 80023f0:	007a1200 	.word	0x007a1200
 80023f4:	08002d58 	.word	0x08002d58

080023f8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80023f8:	b480      	push	{r7}
 80023fa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80023fc:	4b02      	ldr	r3, [pc, #8]	@ (8002408 <HAL_RCC_GetHCLKFreq+0x10>)
 80023fe:	681b      	ldr	r3, [r3, #0]
}
 8002400:	4618      	mov	r0, r3
 8002402:	46bd      	mov	sp, r7
 8002404:	bc80      	pop	{r7}
 8002406:	4770      	bx	lr
 8002408:	20000000 	.word	0x20000000

0800240c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800240c:	b580      	push	{r7, lr}
 800240e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002410:	f7ff fff2 	bl	80023f8 <HAL_RCC_GetHCLKFreq>
 8002414:	4602      	mov	r2, r0
 8002416:	4b05      	ldr	r3, [pc, #20]	@ (800242c <HAL_RCC_GetPCLK1Freq+0x20>)
 8002418:	689b      	ldr	r3, [r3, #8]
 800241a:	0a1b      	lsrs	r3, r3, #8
 800241c:	f003 0307 	and.w	r3, r3, #7
 8002420:	4903      	ldr	r1, [pc, #12]	@ (8002430 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002422:	5ccb      	ldrb	r3, [r1, r3]
 8002424:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002428:	4618      	mov	r0, r3
 800242a:	bd80      	pop	{r7, pc}
 800242c:	40023800 	.word	0x40023800
 8002430:	08002d74 	.word	0x08002d74

08002434 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002434:	b580      	push	{r7, lr}
 8002436:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002438:	f7ff ffde 	bl	80023f8 <HAL_RCC_GetHCLKFreq>
 800243c:	4602      	mov	r2, r0
 800243e:	4b05      	ldr	r3, [pc, #20]	@ (8002454 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002440:	689b      	ldr	r3, [r3, #8]
 8002442:	0adb      	lsrs	r3, r3, #11
 8002444:	f003 0307 	and.w	r3, r3, #7
 8002448:	4903      	ldr	r1, [pc, #12]	@ (8002458 <HAL_RCC_GetPCLK2Freq+0x24>)
 800244a:	5ccb      	ldrb	r3, [r1, r3]
 800244c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002450:	4618      	mov	r0, r3
 8002452:	bd80      	pop	{r7, pc}
 8002454:	40023800 	.word	0x40023800
 8002458:	08002d74 	.word	0x08002d74

0800245c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range
  * @param  MSIrange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_6
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSIrange)
{
 800245c:	b480      	push	{r7}
 800245e:	b087      	sub	sp, #28
 8002460:	af00      	add	r7, sp, #0
 8002462:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002464:	2300      	movs	r3, #0
 8002466:	613b      	str	r3, [r7, #16]

  /* HCLK can reach 4 MHz only if AHB prescaler = 1 */
  if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8002468:	4b29      	ldr	r3, [pc, #164]	@ (8002510 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 800246a:	689b      	ldr	r3, [r3, #8]
 800246c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002470:	2b00      	cmp	r3, #0
 8002472:	d12c      	bne.n	80024ce <RCC_SetFlashLatencyFromMSIRange+0x72>
  {
    if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002474:	4b26      	ldr	r3, [pc, #152]	@ (8002510 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8002476:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002478:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800247c:	2b00      	cmp	r3, #0
 800247e:	d005      	beq.n	800248c <RCC_SetFlashLatencyFromMSIRange+0x30>
    {
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8002480:	4b24      	ldr	r3, [pc, #144]	@ (8002514 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	f403 53c0 	and.w	r3, r3, #6144	@ 0x1800
 8002488:	617b      	str	r3, [r7, #20]
 800248a:	e016      	b.n	80024ba <RCC_SetFlashLatencyFromMSIRange+0x5e>
    }
    else
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800248c:	4b20      	ldr	r3, [pc, #128]	@ (8002510 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 800248e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002490:	4a1f      	ldr	r2, [pc, #124]	@ (8002510 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8002492:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002496:	6253      	str	r3, [r2, #36]	@ 0x24
 8002498:	4b1d      	ldr	r3, [pc, #116]	@ (8002510 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 800249a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800249c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80024a0:	60fb      	str	r3, [r7, #12]
 80024a2:	68fb      	ldr	r3, [r7, #12]
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 80024a4:	4b1b      	ldr	r3, [pc, #108]	@ (8002514 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	f403 53c0 	and.w	r3, r3, #6144	@ 0x1800
 80024ac:	617b      	str	r3, [r7, #20]
      __HAL_RCC_PWR_CLK_DISABLE();
 80024ae:	4b18      	ldr	r3, [pc, #96]	@ (8002510 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 80024b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024b2:	4a17      	ldr	r2, [pc, #92]	@ (8002510 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 80024b4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80024b8:	6253      	str	r3, [r2, #36]	@ 0x24
    }

    /* Check if need to set latency 1 only for Range 3 & HCLK = 4MHz */
    if((vos == PWR_REGULATOR_VOLTAGE_SCALE3) && (MSIrange == RCC_MSIRANGE_6))
 80024ba:	697b      	ldr	r3, [r7, #20]
 80024bc:	f5b3 5fc0 	cmp.w	r3, #6144	@ 0x1800
 80024c0:	d105      	bne.n	80024ce <RCC_SetFlashLatencyFromMSIRange+0x72>
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80024c8:	d101      	bne.n	80024ce <RCC_SetFlashLatencyFromMSIRange+0x72>
    {
      latency = FLASH_LATENCY_1; /* 1WS */
 80024ca:	2301      	movs	r3, #1
 80024cc:	613b      	str	r3, [r7, #16]
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80024ce:	693b      	ldr	r3, [r7, #16]
 80024d0:	2b01      	cmp	r3, #1
 80024d2:	d105      	bne.n	80024e0 <RCC_SetFlashLatencyFromMSIRange+0x84>
 80024d4:	4b10      	ldr	r3, [pc, #64]	@ (8002518 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	4a0f      	ldr	r2, [pc, #60]	@ (8002518 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80024da:	f043 0304 	orr.w	r3, r3, #4
 80024de:	6013      	str	r3, [r2, #0]
 80024e0:	4b0d      	ldr	r3, [pc, #52]	@ (8002518 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	f023 0201 	bic.w	r2, r3, #1
 80024e8:	490b      	ldr	r1, [pc, #44]	@ (8002518 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80024ea:	693b      	ldr	r3, [r7, #16]
 80024ec:	4313      	orrs	r3, r2
 80024ee:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80024f0:	4b09      	ldr	r3, [pc, #36]	@ (8002518 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	f003 0301 	and.w	r3, r3, #1
 80024f8:	693a      	ldr	r2, [r7, #16]
 80024fa:	429a      	cmp	r2, r3
 80024fc:	d001      	beq.n	8002502 <RCC_SetFlashLatencyFromMSIRange+0xa6>
  {
    return HAL_ERROR;
 80024fe:	2301      	movs	r3, #1
 8002500:	e000      	b.n	8002504 <RCC_SetFlashLatencyFromMSIRange+0xa8>
  }

  return HAL_OK;
 8002502:	2300      	movs	r3, #0
}
 8002504:	4618      	mov	r0, r3
 8002506:	371c      	adds	r7, #28
 8002508:	46bd      	mov	sp, r7
 800250a:	bc80      	pop	{r7}
 800250c:	4770      	bx	lr
 800250e:	bf00      	nop
 8002510:	40023800 	.word	0x40023800
 8002514:	40007000 	.word	0x40007000
 8002518:	40023c00 	.word	0x40023c00

0800251c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800251c:	b580      	push	{r7, lr}
 800251e:	b082      	sub	sp, #8
 8002520:	af00      	add	r7, sp, #0
 8002522:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	2b00      	cmp	r3, #0
 8002528:	d101      	bne.n	800252e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800252a:	2301      	movs	r3, #1
 800252c:	e07b      	b.n	8002626 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on all devices in stm32l1xx series.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE if TI mode is not supported */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002532:	2b00      	cmp	r3, #0
 8002534:	d108      	bne.n	8002548 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	685b      	ldr	r3, [r3, #4]
 800253a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800253e:	d009      	beq.n	8002554 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	2200      	movs	r2, #0
 8002544:	61da      	str	r2, [r3, #28]
 8002546:	e005      	b.n	8002554 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	2200      	movs	r2, #0
 800254c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	2200      	movs	r2, #0
 8002552:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	2200      	movs	r2, #0
 8002558:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002560:	b2db      	uxtb	r3, r3
 8002562:	2b00      	cmp	r3, #0
 8002564:	d106      	bne.n	8002574 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	2200      	movs	r2, #0
 800256a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800256e:	6878      	ldr	r0, [r7, #4]
 8002570:	f7fe fc44 	bl	8000dfc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	2202      	movs	r2, #2
 8002578:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	681a      	ldr	r2, [r3, #0]
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800258a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	685b      	ldr	r3, [r3, #4]
 8002590:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	689b      	ldr	r3, [r3, #8]
 8002598:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800259c:	431a      	orrs	r2, r3
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	68db      	ldr	r3, [r3, #12]
 80025a2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80025a6:	431a      	orrs	r2, r3
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	691b      	ldr	r3, [r3, #16]
 80025ac:	f003 0302 	and.w	r3, r3, #2
 80025b0:	431a      	orrs	r2, r3
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	695b      	ldr	r3, [r3, #20]
 80025b6:	f003 0301 	and.w	r3, r3, #1
 80025ba:	431a      	orrs	r2, r3
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	699b      	ldr	r3, [r3, #24]
 80025c0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80025c4:	431a      	orrs	r2, r3
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	69db      	ldr	r3, [r3, #28]
 80025ca:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80025ce:	431a      	orrs	r2, r3
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	6a1b      	ldr	r3, [r3, #32]
 80025d4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80025d8:	ea42 0103 	orr.w	r1, r2, r3
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025e0:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	430a      	orrs	r2, r1
 80025ea:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

#if defined(SPI_CR2_FRF)
  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	699b      	ldr	r3, [r3, #24]
 80025f0:	0c1b      	lsrs	r3, r3, #16
 80025f2:	f003 0104 	and.w	r1, r3, #4
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025fa:	f003 0210 	and.w	r2, r3, #16
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	430a      	orrs	r2, r1
 8002604:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	69da      	ldr	r2, [r3, #28]
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002614:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	2200      	movs	r2, #0
 800261a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	2201      	movs	r2, #1
 8002620:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8002624:	2300      	movs	r3, #0
}
 8002626:	4618      	mov	r0, r3
 8002628:	3708      	adds	r7, #8
 800262a:	46bd      	mov	sp, r7
 800262c:	bd80      	pop	{r7, pc}

0800262e <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800262e:	b580      	push	{r7, lr}
 8002630:	b088      	sub	sp, #32
 8002632:	af00      	add	r7, sp, #0
 8002634:	60f8      	str	r0, [r7, #12]
 8002636:	60b9      	str	r1, [r7, #8]
 8002638:	603b      	str	r3, [r7, #0]
 800263a:	4613      	mov	r3, r2
 800263c:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800263e:	f7fe fd7b 	bl	8001138 <HAL_GetTick>
 8002642:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8002644:	88fb      	ldrh	r3, [r7, #6]
 8002646:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800264e:	b2db      	uxtb	r3, r3
 8002650:	2b01      	cmp	r3, #1
 8002652:	d001      	beq.n	8002658 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8002654:	2302      	movs	r3, #2
 8002656:	e12a      	b.n	80028ae <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8002658:	68bb      	ldr	r3, [r7, #8]
 800265a:	2b00      	cmp	r3, #0
 800265c:	d002      	beq.n	8002664 <HAL_SPI_Transmit+0x36>
 800265e:	88fb      	ldrh	r3, [r7, #6]
 8002660:	2b00      	cmp	r3, #0
 8002662:	d101      	bne.n	8002668 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8002664:	2301      	movs	r3, #1
 8002666:	e122      	b.n	80028ae <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800266e:	2b01      	cmp	r3, #1
 8002670:	d101      	bne.n	8002676 <HAL_SPI_Transmit+0x48>
 8002672:	2302      	movs	r3, #2
 8002674:	e11b      	b.n	80028ae <HAL_SPI_Transmit+0x280>
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	2201      	movs	r2, #1
 800267a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	2203      	movs	r2, #3
 8002682:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	2200      	movs	r2, #0
 800268a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	68ba      	ldr	r2, [r7, #8]
 8002690:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	88fa      	ldrh	r2, [r7, #6]
 8002696:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	88fa      	ldrh	r2, [r7, #6]
 800269c:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	2200      	movs	r2, #0
 80026a2:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	2200      	movs	r2, #0
 80026a8:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	2200      	movs	r2, #0
 80026ae:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	2200      	movs	r2, #0
 80026b4:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	2200      	movs	r2, #0
 80026ba:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	689b      	ldr	r3, [r3, #8]
 80026c0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80026c4:	d10f      	bne.n	80026e6 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	681a      	ldr	r2, [r3, #0]
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80026d4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	681a      	ldr	r2, [r3, #0]
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80026e4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80026f0:	2b40      	cmp	r3, #64	@ 0x40
 80026f2:	d007      	beq.n	8002704 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	681a      	ldr	r2, [r3, #0]
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002702:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	68db      	ldr	r3, [r3, #12]
 8002708:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800270c:	d152      	bne.n	80027b4 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	685b      	ldr	r3, [r3, #4]
 8002712:	2b00      	cmp	r3, #0
 8002714:	d002      	beq.n	800271c <HAL_SPI_Transmit+0xee>
 8002716:	8b7b      	ldrh	r3, [r7, #26]
 8002718:	2b01      	cmp	r3, #1
 800271a:	d145      	bne.n	80027a8 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002720:	881a      	ldrh	r2, [r3, #0]
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800272c:	1c9a      	adds	r2, r3, #2
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002736:	b29b      	uxth	r3, r3
 8002738:	3b01      	subs	r3, #1
 800273a:	b29a      	uxth	r2, r3
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8002740:	e032      	b.n	80027a8 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	689b      	ldr	r3, [r3, #8]
 8002748:	f003 0302 	and.w	r3, r3, #2
 800274c:	2b02      	cmp	r3, #2
 800274e:	d112      	bne.n	8002776 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002754:	881a      	ldrh	r2, [r3, #0]
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002760:	1c9a      	adds	r2, r3, #2
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800276a:	b29b      	uxth	r3, r3
 800276c:	3b01      	subs	r3, #1
 800276e:	b29a      	uxth	r2, r3
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	86da      	strh	r2, [r3, #54]	@ 0x36
 8002774:	e018      	b.n	80027a8 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002776:	f7fe fcdf 	bl	8001138 <HAL_GetTick>
 800277a:	4602      	mov	r2, r0
 800277c:	69fb      	ldr	r3, [r7, #28]
 800277e:	1ad3      	subs	r3, r2, r3
 8002780:	683a      	ldr	r2, [r7, #0]
 8002782:	429a      	cmp	r2, r3
 8002784:	d803      	bhi.n	800278e <HAL_SPI_Transmit+0x160>
 8002786:	683b      	ldr	r3, [r7, #0]
 8002788:	f1b3 3fff 	cmp.w	r3, #4294967295
 800278c:	d102      	bne.n	8002794 <HAL_SPI_Transmit+0x166>
 800278e:	683b      	ldr	r3, [r7, #0]
 8002790:	2b00      	cmp	r3, #0
 8002792:	d109      	bne.n	80027a8 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	2201      	movs	r2, #1
 8002798:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	2200      	movs	r2, #0
 80027a0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80027a4:	2303      	movs	r3, #3
 80027a6:	e082      	b.n	80028ae <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80027ac:	b29b      	uxth	r3, r3
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d1c7      	bne.n	8002742 <HAL_SPI_Transmit+0x114>
 80027b2:	e053      	b.n	800285c <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	685b      	ldr	r3, [r3, #4]
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d002      	beq.n	80027c2 <HAL_SPI_Transmit+0x194>
 80027bc:	8b7b      	ldrh	r3, [r7, #26]
 80027be:	2b01      	cmp	r3, #1
 80027c0:	d147      	bne.n	8002852 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	330c      	adds	r3, #12
 80027cc:	7812      	ldrb	r2, [r2, #0]
 80027ce:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027d4:	1c5a      	adds	r2, r3, #1
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80027de:	b29b      	uxth	r3, r3
 80027e0:	3b01      	subs	r3, #1
 80027e2:	b29a      	uxth	r2, r3
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 80027e8:	e033      	b.n	8002852 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	689b      	ldr	r3, [r3, #8]
 80027f0:	f003 0302 	and.w	r3, r3, #2
 80027f4:	2b02      	cmp	r3, #2
 80027f6:	d113      	bne.n	8002820 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	330c      	adds	r3, #12
 8002802:	7812      	ldrb	r2, [r2, #0]
 8002804:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800280a:	1c5a      	adds	r2, r3, #1
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002814:	b29b      	uxth	r3, r3
 8002816:	3b01      	subs	r3, #1
 8002818:	b29a      	uxth	r2, r3
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	86da      	strh	r2, [r3, #54]	@ 0x36
 800281e:	e018      	b.n	8002852 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002820:	f7fe fc8a 	bl	8001138 <HAL_GetTick>
 8002824:	4602      	mov	r2, r0
 8002826:	69fb      	ldr	r3, [r7, #28]
 8002828:	1ad3      	subs	r3, r2, r3
 800282a:	683a      	ldr	r2, [r7, #0]
 800282c:	429a      	cmp	r2, r3
 800282e:	d803      	bhi.n	8002838 <HAL_SPI_Transmit+0x20a>
 8002830:	683b      	ldr	r3, [r7, #0]
 8002832:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002836:	d102      	bne.n	800283e <HAL_SPI_Transmit+0x210>
 8002838:	683b      	ldr	r3, [r7, #0]
 800283a:	2b00      	cmp	r3, #0
 800283c:	d109      	bne.n	8002852 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	2201      	movs	r2, #1
 8002842:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	2200      	movs	r2, #0
 800284a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800284e:	2303      	movs	r3, #3
 8002850:	e02d      	b.n	80028ae <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002856:	b29b      	uxth	r3, r3
 8002858:	2b00      	cmp	r3, #0
 800285a:	d1c6      	bne.n	80027ea <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800285c:	69fa      	ldr	r2, [r7, #28]
 800285e:	6839      	ldr	r1, [r7, #0]
 8002860:	68f8      	ldr	r0, [r7, #12]
 8002862:	f000 f8b1 	bl	80029c8 <SPI_EndRxTxTransaction>
 8002866:	4603      	mov	r3, r0
 8002868:	2b00      	cmp	r3, #0
 800286a:	d002      	beq.n	8002872 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	2220      	movs	r2, #32
 8002870:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	689b      	ldr	r3, [r3, #8]
 8002876:	2b00      	cmp	r3, #0
 8002878:	d10a      	bne.n	8002890 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800287a:	2300      	movs	r3, #0
 800287c:	617b      	str	r3, [r7, #20]
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	68db      	ldr	r3, [r3, #12]
 8002884:	617b      	str	r3, [r7, #20]
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	689b      	ldr	r3, [r3, #8]
 800288c:	617b      	str	r3, [r7, #20]
 800288e:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	2201      	movs	r2, #1
 8002894:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	2200      	movs	r2, #0
 800289c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d001      	beq.n	80028ac <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 80028a8:	2301      	movs	r3, #1
 80028aa:	e000      	b.n	80028ae <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 80028ac:	2300      	movs	r3, #0
  }
}
 80028ae:	4618      	mov	r0, r3
 80028b0:	3720      	adds	r7, #32
 80028b2:	46bd      	mov	sp, r7
 80028b4:	bd80      	pop	{r7, pc}
	...

080028b8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80028b8:	b580      	push	{r7, lr}
 80028ba:	b088      	sub	sp, #32
 80028bc:	af00      	add	r7, sp, #0
 80028be:	60f8      	str	r0, [r7, #12]
 80028c0:	60b9      	str	r1, [r7, #8]
 80028c2:	603b      	str	r3, [r7, #0]
 80028c4:	4613      	mov	r3, r2
 80028c6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80028c8:	f7fe fc36 	bl	8001138 <HAL_GetTick>
 80028cc:	4602      	mov	r2, r0
 80028ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80028d0:	1a9b      	subs	r3, r3, r2
 80028d2:	683a      	ldr	r2, [r7, #0]
 80028d4:	4413      	add	r3, r2
 80028d6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80028d8:	f7fe fc2e 	bl	8001138 <HAL_GetTick>
 80028dc:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80028de:	4b39      	ldr	r3, [pc, #228]	@ (80029c4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	015b      	lsls	r3, r3, #5
 80028e4:	0d1b      	lsrs	r3, r3, #20
 80028e6:	69fa      	ldr	r2, [r7, #28]
 80028e8:	fb02 f303 	mul.w	r3, r2, r3
 80028ec:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80028ee:	e054      	b.n	800299a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80028f0:	683b      	ldr	r3, [r7, #0]
 80028f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028f6:	d050      	beq.n	800299a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80028f8:	f7fe fc1e 	bl	8001138 <HAL_GetTick>
 80028fc:	4602      	mov	r2, r0
 80028fe:	69bb      	ldr	r3, [r7, #24]
 8002900:	1ad3      	subs	r3, r2, r3
 8002902:	69fa      	ldr	r2, [r7, #28]
 8002904:	429a      	cmp	r2, r3
 8002906:	d902      	bls.n	800290e <SPI_WaitFlagStateUntilTimeout+0x56>
 8002908:	69fb      	ldr	r3, [r7, #28]
 800290a:	2b00      	cmp	r3, #0
 800290c:	d13d      	bne.n	800298a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	685a      	ldr	r2, [r3, #4]
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800291c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	685b      	ldr	r3, [r3, #4]
 8002922:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002926:	d111      	bne.n	800294c <SPI_WaitFlagStateUntilTimeout+0x94>
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	689b      	ldr	r3, [r3, #8]
 800292c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002930:	d004      	beq.n	800293c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	689b      	ldr	r3, [r3, #8]
 8002936:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800293a:	d107      	bne.n	800294c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	681a      	ldr	r2, [r3, #0]
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800294a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002950:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002954:	d10f      	bne.n	8002976 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	681a      	ldr	r2, [r3, #0]
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002964:	601a      	str	r2, [r3, #0]
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	681a      	ldr	r2, [r3, #0]
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002974:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	2201      	movs	r2, #1
 800297a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	2200      	movs	r2, #0
 8002982:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8002986:	2303      	movs	r3, #3
 8002988:	e017      	b.n	80029ba <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800298a:	697b      	ldr	r3, [r7, #20]
 800298c:	2b00      	cmp	r3, #0
 800298e:	d101      	bne.n	8002994 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8002990:	2300      	movs	r3, #0
 8002992:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8002994:	697b      	ldr	r3, [r7, #20]
 8002996:	3b01      	subs	r3, #1
 8002998:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	689a      	ldr	r2, [r3, #8]
 80029a0:	68bb      	ldr	r3, [r7, #8]
 80029a2:	4013      	ands	r3, r2
 80029a4:	68ba      	ldr	r2, [r7, #8]
 80029a6:	429a      	cmp	r2, r3
 80029a8:	bf0c      	ite	eq
 80029aa:	2301      	moveq	r3, #1
 80029ac:	2300      	movne	r3, #0
 80029ae:	b2db      	uxtb	r3, r3
 80029b0:	461a      	mov	r2, r3
 80029b2:	79fb      	ldrb	r3, [r7, #7]
 80029b4:	429a      	cmp	r2, r3
 80029b6:	d19b      	bne.n	80028f0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80029b8:	2300      	movs	r3, #0
}
 80029ba:	4618      	mov	r0, r3
 80029bc:	3720      	adds	r7, #32
 80029be:	46bd      	mov	sp, r7
 80029c0:	bd80      	pop	{r7, pc}
 80029c2:	bf00      	nop
 80029c4:	20000000 	.word	0x20000000

080029c8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80029c8:	b580      	push	{r7, lr}
 80029ca:	b088      	sub	sp, #32
 80029cc:	af02      	add	r7, sp, #8
 80029ce:	60f8      	str	r0, [r7, #12]
 80029d0:	60b9      	str	r1, [r7, #8]
 80029d2:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	9300      	str	r3, [sp, #0]
 80029d8:	68bb      	ldr	r3, [r7, #8]
 80029da:	2201      	movs	r2, #1
 80029dc:	2102      	movs	r1, #2
 80029de:	68f8      	ldr	r0, [r7, #12]
 80029e0:	f7ff ff6a 	bl	80028b8 <SPI_WaitFlagStateUntilTimeout>
 80029e4:	4603      	mov	r3, r0
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d007      	beq.n	80029fa <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80029ee:	f043 0220 	orr.w	r2, r3, #32
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80029f6:	2303      	movs	r3, #3
 80029f8:	e032      	b.n	8002a60 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80029fa:	4b1b      	ldr	r3, [pc, #108]	@ (8002a68 <SPI_EndRxTxTransaction+0xa0>)
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	4a1b      	ldr	r2, [pc, #108]	@ (8002a6c <SPI_EndRxTxTransaction+0xa4>)
 8002a00:	fba2 2303 	umull	r2, r3, r2, r3
 8002a04:	0d5b      	lsrs	r3, r3, #21
 8002a06:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002a0a:	fb02 f303 	mul.w	r3, r2, r3
 8002a0e:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	685b      	ldr	r3, [r3, #4]
 8002a14:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002a18:	d112      	bne.n	8002a40 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	9300      	str	r3, [sp, #0]
 8002a1e:	68bb      	ldr	r3, [r7, #8]
 8002a20:	2200      	movs	r2, #0
 8002a22:	2180      	movs	r1, #128	@ 0x80
 8002a24:	68f8      	ldr	r0, [r7, #12]
 8002a26:	f7ff ff47 	bl	80028b8 <SPI_WaitFlagStateUntilTimeout>
 8002a2a:	4603      	mov	r3, r0
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d016      	beq.n	8002a5e <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a34:	f043 0220 	orr.w	r2, r3, #32
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8002a3c:	2303      	movs	r3, #3
 8002a3e:	e00f      	b.n	8002a60 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8002a40:	697b      	ldr	r3, [r7, #20]
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d00a      	beq.n	8002a5c <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8002a46:	697b      	ldr	r3, [r7, #20]
 8002a48:	3b01      	subs	r3, #1
 8002a4a:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	689b      	ldr	r3, [r3, #8]
 8002a52:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002a56:	2b80      	cmp	r3, #128	@ 0x80
 8002a58:	d0f2      	beq.n	8002a40 <SPI_EndRxTxTransaction+0x78>
 8002a5a:	e000      	b.n	8002a5e <SPI_EndRxTxTransaction+0x96>
        break;
 8002a5c:	bf00      	nop
  }

  return HAL_OK;
 8002a5e:	2300      	movs	r3, #0
}
 8002a60:	4618      	mov	r0, r3
 8002a62:	3718      	adds	r7, #24
 8002a64:	46bd      	mov	sp, r7
 8002a66:	bd80      	pop	{r7, pc}
 8002a68:	20000000 	.word	0x20000000
 8002a6c:	165e9f81 	.word	0x165e9f81

08002a70 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002a70:	b580      	push	{r7, lr}
 8002a72:	b082      	sub	sp, #8
 8002a74:	af00      	add	r7, sp, #0
 8002a76:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d101      	bne.n	8002a82 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002a7e:	2301      	movs	r3, #1
 8002a80:	e042      	b.n	8002b08 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002a88:	b2db      	uxtb	r3, r3
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d106      	bne.n	8002a9c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	2200      	movs	r2, #0
 8002a92:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002a96:	6878      	ldr	r0, [r7, #4]
 8002a98:	f7fe fa80 	bl	8000f9c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	2224      	movs	r2, #36	@ 0x24
 8002aa0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	68da      	ldr	r2, [r3, #12]
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002ab2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002ab4:	6878      	ldr	r0, [r7, #4]
 8002ab6:	f000 f82b 	bl	8002b10 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	691a      	ldr	r2, [r3, #16]
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002ac8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	695a      	ldr	r2, [r3, #20]
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002ad8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	68da      	ldr	r2, [r3, #12]
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002ae8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	2200      	movs	r2, #0
 8002aee:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	2220      	movs	r2, #32
 8002af4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	2220      	movs	r2, #32
 8002afc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	2200      	movs	r2, #0
 8002b04:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002b06:	2300      	movs	r3, #0
}
 8002b08:	4618      	mov	r0, r3
 8002b0a:	3708      	adds	r7, #8
 8002b0c:	46bd      	mov	sp, r7
 8002b0e:	bd80      	pop	{r7, pc}

08002b10 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002b10:	b580      	push	{r7, lr}
 8002b12:	b084      	sub	sp, #16
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	691b      	ldr	r3, [r3, #16]
 8002b1e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	68da      	ldr	r2, [r3, #12]
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	430a      	orrs	r2, r1
 8002b2c:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	689a      	ldr	r2, [r3, #8]
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	691b      	ldr	r3, [r3, #16]
 8002b36:	431a      	orrs	r2, r3
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	695b      	ldr	r3, [r3, #20]
 8002b3c:	431a      	orrs	r2, r3
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	69db      	ldr	r3, [r3, #28]
 8002b42:	4313      	orrs	r3, r2
 8002b44:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	68db      	ldr	r3, [r3, #12]
 8002b4c:	f423 4316 	bic.w	r3, r3, #38400	@ 0x9600
 8002b50:	f023 030c 	bic.w	r3, r3, #12
 8002b54:	687a      	ldr	r2, [r7, #4]
 8002b56:	6812      	ldr	r2, [r2, #0]
 8002b58:	68b9      	ldr	r1, [r7, #8]
 8002b5a:	430b      	orrs	r3, r1
 8002b5c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	695b      	ldr	r3, [r3, #20]
 8002b64:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	699a      	ldr	r2, [r3, #24]
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	430a      	orrs	r2, r1
 8002b72:	615a      	str	r2, [r3, #20]


  if((huart->Instance == USART1))
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	4a55      	ldr	r2, [pc, #340]	@ (8002cd0 <UART_SetConfig+0x1c0>)
 8002b7a:	4293      	cmp	r3, r2
 8002b7c:	d103      	bne.n	8002b86 <UART_SetConfig+0x76>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8002b7e:	f7ff fc59 	bl	8002434 <HAL_RCC_GetPCLK2Freq>
 8002b82:	60f8      	str	r0, [r7, #12]
 8002b84:	e002      	b.n	8002b8c <UART_SetConfig+0x7c>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8002b86:	f7ff fc41 	bl	800240c <HAL_RCC_GetPCLK1Freq>
 8002b8a:	60f8      	str	r0, [r7, #12]
  }

  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	69db      	ldr	r3, [r3, #28]
 8002b90:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002b94:	d14c      	bne.n	8002c30 <UART_SetConfig+0x120>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002b96:	68fa      	ldr	r2, [r7, #12]
 8002b98:	4613      	mov	r3, r2
 8002b9a:	009b      	lsls	r3, r3, #2
 8002b9c:	4413      	add	r3, r2
 8002b9e:	009a      	lsls	r2, r3, #2
 8002ba0:	441a      	add	r2, r3
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	685b      	ldr	r3, [r3, #4]
 8002ba6:	005b      	lsls	r3, r3, #1
 8002ba8:	fbb2 f3f3 	udiv	r3, r2, r3
 8002bac:	4a49      	ldr	r2, [pc, #292]	@ (8002cd4 <UART_SetConfig+0x1c4>)
 8002bae:	fba2 2303 	umull	r2, r3, r2, r3
 8002bb2:	095b      	lsrs	r3, r3, #5
 8002bb4:	0119      	lsls	r1, r3, #4
 8002bb6:	68fa      	ldr	r2, [r7, #12]
 8002bb8:	4613      	mov	r3, r2
 8002bba:	009b      	lsls	r3, r3, #2
 8002bbc:	4413      	add	r3, r2
 8002bbe:	009a      	lsls	r2, r3, #2
 8002bc0:	441a      	add	r2, r3
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	685b      	ldr	r3, [r3, #4]
 8002bc6:	005b      	lsls	r3, r3, #1
 8002bc8:	fbb2 f2f3 	udiv	r2, r2, r3
 8002bcc:	4b41      	ldr	r3, [pc, #260]	@ (8002cd4 <UART_SetConfig+0x1c4>)
 8002bce:	fba3 0302 	umull	r0, r3, r3, r2
 8002bd2:	095b      	lsrs	r3, r3, #5
 8002bd4:	2064      	movs	r0, #100	@ 0x64
 8002bd6:	fb00 f303 	mul.w	r3, r0, r3
 8002bda:	1ad3      	subs	r3, r2, r3
 8002bdc:	00db      	lsls	r3, r3, #3
 8002bde:	3332      	adds	r3, #50	@ 0x32
 8002be0:	4a3c      	ldr	r2, [pc, #240]	@ (8002cd4 <UART_SetConfig+0x1c4>)
 8002be2:	fba2 2303 	umull	r2, r3, r2, r3
 8002be6:	095b      	lsrs	r3, r3, #5
 8002be8:	005b      	lsls	r3, r3, #1
 8002bea:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8002bee:	4419      	add	r1, r3
 8002bf0:	68fa      	ldr	r2, [r7, #12]
 8002bf2:	4613      	mov	r3, r2
 8002bf4:	009b      	lsls	r3, r3, #2
 8002bf6:	4413      	add	r3, r2
 8002bf8:	009a      	lsls	r2, r3, #2
 8002bfa:	441a      	add	r2, r3
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	685b      	ldr	r3, [r3, #4]
 8002c00:	005b      	lsls	r3, r3, #1
 8002c02:	fbb2 f2f3 	udiv	r2, r2, r3
 8002c06:	4b33      	ldr	r3, [pc, #204]	@ (8002cd4 <UART_SetConfig+0x1c4>)
 8002c08:	fba3 0302 	umull	r0, r3, r3, r2
 8002c0c:	095b      	lsrs	r3, r3, #5
 8002c0e:	2064      	movs	r0, #100	@ 0x64
 8002c10:	fb00 f303 	mul.w	r3, r0, r3
 8002c14:	1ad3      	subs	r3, r2, r3
 8002c16:	00db      	lsls	r3, r3, #3
 8002c18:	3332      	adds	r3, #50	@ 0x32
 8002c1a:	4a2e      	ldr	r2, [pc, #184]	@ (8002cd4 <UART_SetConfig+0x1c4>)
 8002c1c:	fba2 2303 	umull	r2, r3, r2, r3
 8002c20:	095b      	lsrs	r3, r3, #5
 8002c22:	f003 0207 	and.w	r2, r3, #7
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	440a      	add	r2, r1
 8002c2c:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002c2e:	e04a      	b.n	8002cc6 <UART_SetConfig+0x1b6>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002c30:	68fa      	ldr	r2, [r7, #12]
 8002c32:	4613      	mov	r3, r2
 8002c34:	009b      	lsls	r3, r3, #2
 8002c36:	4413      	add	r3, r2
 8002c38:	009a      	lsls	r2, r3, #2
 8002c3a:	441a      	add	r2, r3
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	685b      	ldr	r3, [r3, #4]
 8002c40:	009b      	lsls	r3, r3, #2
 8002c42:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c46:	4a23      	ldr	r2, [pc, #140]	@ (8002cd4 <UART_SetConfig+0x1c4>)
 8002c48:	fba2 2303 	umull	r2, r3, r2, r3
 8002c4c:	095b      	lsrs	r3, r3, #5
 8002c4e:	0119      	lsls	r1, r3, #4
 8002c50:	68fa      	ldr	r2, [r7, #12]
 8002c52:	4613      	mov	r3, r2
 8002c54:	009b      	lsls	r3, r3, #2
 8002c56:	4413      	add	r3, r2
 8002c58:	009a      	lsls	r2, r3, #2
 8002c5a:	441a      	add	r2, r3
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	685b      	ldr	r3, [r3, #4]
 8002c60:	009b      	lsls	r3, r3, #2
 8002c62:	fbb2 f2f3 	udiv	r2, r2, r3
 8002c66:	4b1b      	ldr	r3, [pc, #108]	@ (8002cd4 <UART_SetConfig+0x1c4>)
 8002c68:	fba3 0302 	umull	r0, r3, r3, r2
 8002c6c:	095b      	lsrs	r3, r3, #5
 8002c6e:	2064      	movs	r0, #100	@ 0x64
 8002c70:	fb00 f303 	mul.w	r3, r0, r3
 8002c74:	1ad3      	subs	r3, r2, r3
 8002c76:	011b      	lsls	r3, r3, #4
 8002c78:	3332      	adds	r3, #50	@ 0x32
 8002c7a:	4a16      	ldr	r2, [pc, #88]	@ (8002cd4 <UART_SetConfig+0x1c4>)
 8002c7c:	fba2 2303 	umull	r2, r3, r2, r3
 8002c80:	095b      	lsrs	r3, r3, #5
 8002c82:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002c86:	4419      	add	r1, r3
 8002c88:	68fa      	ldr	r2, [r7, #12]
 8002c8a:	4613      	mov	r3, r2
 8002c8c:	009b      	lsls	r3, r3, #2
 8002c8e:	4413      	add	r3, r2
 8002c90:	009a      	lsls	r2, r3, #2
 8002c92:	441a      	add	r2, r3
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	685b      	ldr	r3, [r3, #4]
 8002c98:	009b      	lsls	r3, r3, #2
 8002c9a:	fbb2 f2f3 	udiv	r2, r2, r3
 8002c9e:	4b0d      	ldr	r3, [pc, #52]	@ (8002cd4 <UART_SetConfig+0x1c4>)
 8002ca0:	fba3 0302 	umull	r0, r3, r3, r2
 8002ca4:	095b      	lsrs	r3, r3, #5
 8002ca6:	2064      	movs	r0, #100	@ 0x64
 8002ca8:	fb00 f303 	mul.w	r3, r0, r3
 8002cac:	1ad3      	subs	r3, r2, r3
 8002cae:	011b      	lsls	r3, r3, #4
 8002cb0:	3332      	adds	r3, #50	@ 0x32
 8002cb2:	4a08      	ldr	r2, [pc, #32]	@ (8002cd4 <UART_SetConfig+0x1c4>)
 8002cb4:	fba2 2303 	umull	r2, r3, r2, r3
 8002cb8:	095b      	lsrs	r3, r3, #5
 8002cba:	f003 020f 	and.w	r2, r3, #15
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	440a      	add	r2, r1
 8002cc4:	609a      	str	r2, [r3, #8]
}
 8002cc6:	bf00      	nop
 8002cc8:	3710      	adds	r7, #16
 8002cca:	46bd      	mov	sp, r7
 8002ccc:	bd80      	pop	{r7, pc}
 8002cce:	bf00      	nop
 8002cd0:	40013800 	.word	0x40013800
 8002cd4:	51eb851f 	.word	0x51eb851f

08002cd8 <memset>:
 8002cd8:	4603      	mov	r3, r0
 8002cda:	4402      	add	r2, r0
 8002cdc:	4293      	cmp	r3, r2
 8002cde:	d100      	bne.n	8002ce2 <memset+0xa>
 8002ce0:	4770      	bx	lr
 8002ce2:	f803 1b01 	strb.w	r1, [r3], #1
 8002ce6:	e7f9      	b.n	8002cdc <memset+0x4>

08002ce8 <__libc_init_array>:
 8002ce8:	b570      	push	{r4, r5, r6, lr}
 8002cea:	2600      	movs	r6, #0
 8002cec:	4d0c      	ldr	r5, [pc, #48]	@ (8002d20 <__libc_init_array+0x38>)
 8002cee:	4c0d      	ldr	r4, [pc, #52]	@ (8002d24 <__libc_init_array+0x3c>)
 8002cf0:	1b64      	subs	r4, r4, r5
 8002cf2:	10a4      	asrs	r4, r4, #2
 8002cf4:	42a6      	cmp	r6, r4
 8002cf6:	d109      	bne.n	8002d0c <__libc_init_array+0x24>
 8002cf8:	f000 f81a 	bl	8002d30 <_init>
 8002cfc:	2600      	movs	r6, #0
 8002cfe:	4d0a      	ldr	r5, [pc, #40]	@ (8002d28 <__libc_init_array+0x40>)
 8002d00:	4c0a      	ldr	r4, [pc, #40]	@ (8002d2c <__libc_init_array+0x44>)
 8002d02:	1b64      	subs	r4, r4, r5
 8002d04:	10a4      	asrs	r4, r4, #2
 8002d06:	42a6      	cmp	r6, r4
 8002d08:	d105      	bne.n	8002d16 <__libc_init_array+0x2e>
 8002d0a:	bd70      	pop	{r4, r5, r6, pc}
 8002d0c:	f855 3b04 	ldr.w	r3, [r5], #4
 8002d10:	4798      	blx	r3
 8002d12:	3601      	adds	r6, #1
 8002d14:	e7ee      	b.n	8002cf4 <__libc_init_array+0xc>
 8002d16:	f855 3b04 	ldr.w	r3, [r5], #4
 8002d1a:	4798      	blx	r3
 8002d1c:	3601      	adds	r6, #1
 8002d1e:	e7f2      	b.n	8002d06 <__libc_init_array+0x1e>
 8002d20:	08002d84 	.word	0x08002d84
 8002d24:	08002d84 	.word	0x08002d84
 8002d28:	08002d84 	.word	0x08002d84
 8002d2c:	08002d88 	.word	0x08002d88

08002d30 <_init>:
 8002d30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d32:	bf00      	nop
 8002d34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002d36:	bc08      	pop	{r3}
 8002d38:	469e      	mov	lr, r3
 8002d3a:	4770      	bx	lr

08002d3c <_fini>:
 8002d3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d3e:	bf00      	nop
 8002d40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002d42:	bc08      	pop	{r3}
 8002d44:	469e      	mov	lr, r3
 8002d46:	4770      	bx	lr
