#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Tue Mar 17 18:21:09 2020
# Process ID: 6720
# Current directory: D:/SABER_FPGA/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5372 D:\SABER_FPGA\project_1\project_1.xpr
# Log file: D:/SABER_FPGA/project_1/vivado.log
# Journal file: D:/SABER_FPGA/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/SABER_FPGA/project_1/project_1.xpr
update_compile_order -fileset sources_1
add_files -norecurse {D:/SABER_FPGA/Verilog_src/Keccak_Core/keccak_globals.vhd D:/SABER_FPGA/Verilog_src/Keccak_Core/keccak_round_constants_gen.vhd D:/SABER_FPGA/Verilog_src/Keccak_Core/keccak_buffer.vhd D:/SABER_FPGA/Verilog_src/Keccak_Core/SHA_SHAKE_wrapper.v D:/SABER_FPGA/Verilog_src/Keccak_Core/keccak_round.vhd D:/SABER_FPGA/Verilog_src/Keccak_Core/keccak.vhd}
update_compile_order -fileset sources_1
add_files -norecurse {D:/SABER_FPGA/Verilog_src/polmul_Andrea/parallel_Mults.v D:/SABER_FPGA/Verilog_src/polmul_Andrea/pol_mul256_parallel_in.v D:/SABER_FPGA/Verilog_src/polmul_Andrea/buffer_muxer.v}
update_compile_order -fileset sources_1
add_files -norecurse {D:/SABER_FPGA/Verilog_src/polmul_Andrea/poly_load_control_BRAM.v D:/SABER_FPGA/Verilog_src/polmul_Andrea/parallel_Mults.v D:/SABER_FPGA/Verilog_src/polmul_Andrea/s_mul.v}
update_compile_order -fileset sources_1
add_files -norecurse {D:/SABER_FPGA/Verilog_src/Saber_blocks/vector_sampler.v D:/SABER_FPGA/Verilog_src/Saber_blocks/unpack.v D:/SABER_FPGA/Verilog_src/Saber_blocks/ComputeCore3.v D:/SABER_FPGA/Verilog_src/Saber_blocks/copy_words.v D:/SABER_FPGA/Verilog_src/Saber_blocks/Add_Round.v D:/SABER_FPGA/Verilog_src/Saber_blocks/Add_m_pack.v D:/SABER_FPGA/Verilog_src/Saber_blocks/BS2POLp.v D:/SABER_FPGA/Verilog_src/Saber_blocks/VectorMul_wrapper.v D:/SABER_FPGA/Verilog_src/Saber_blocks/ComputeCoreWrapper.v D:/SABER_FPGA/Verilog_src/Saber_blocks/VectorMul.v}
update_compile_order -fileset sources_1
update_module_reference Top_fpga_adder_0_0
create_bd_cell -type module -reference ComputeCoreWrapper ComputeCoreWrapper_0
connect_bd_net [get_bd_pins ComputeCoreWrapper_0/clk] [get_bd_pins zynq_ultra_ps_e_0/pl_clk0]
connect_bd_net [get_bd_pins AXI_Slave8Ports_0/control_low_word] [get_bd_pins ComputeCoreWrapper_0/control_low_word]
connect_bd_net [get_bd_pins AXI_Slave8Ports_0/control_high_word] [get_bd_pins ComputeCoreWrapper_0/control_high_word]
connect_bd_net [get_bd_pins ComputeCoreWrapper_0/dina_ext_low_word] [get_bd_pins AXI_Slave8Ports_0/dina_ext_low_word]
connect_bd_net [get_bd_pins ComputeCoreWrapper_0/dina_ext_high_word] [get_bd_pins AXI_Slave8Ports_0/dina_ext_high_word]
delete_bd_objs [get_bd_nets fpga_adder_0_dout_ext_low_word] [get_bd_nets fpga_adder_0_dout_ext_high_word] [get_bd_nets fpga_adder_0_status] [get_bd_cells fpga_adder_0]
connect_bd_net [get_bd_pins ComputeCoreWrapper_0/dout_ext_low_word] [get_bd_pins AXI_Slave8Ports_0/dout_ext_low_word]
update_compile_order -fileset sources_1
connect_bd_net [get_bd_pins ComputeCoreWrapper_0/dout_ext_high_word] [get_bd_pins AXI_Slave8Ports_0/dout_ext_high_word]
connect_bd_net [get_bd_pins ComputeCoreWrapper_0/status] [get_bd_pins AXI_Slave8Ports_0/status]
save_bd_design
regenerate_bd_layout
update_compile_order -fileset sources_1
save_bd_design
reset_run synth_1
report_ip_status -name ip_status 
report_ip_status -name ip_status 
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
report_ip_status -name ip_status 
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
file copy -force D:/SABER_FPGA/project_1/project_1.runs/impl_1/Top_wrapper.sysdef D:/SABER_FPGA/project_1/project_1.sdk/Top_wrapper.hdf

set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse D:/SABER_FPGA/Verilog_src/test_bench/tb_kem_enc_new.v
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_kem_enc_new [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
generate_target Simulation [get_files D:/SABER_FPGA/project_1/project_1.srcs/sources_1/ip/BRAM64_1024/BRAM64_1024.xci]
launch_simulation
generate_target Simulation [get_files D:/SABER_FPGA/project_1/project_1.srcs/sources_1/ip/BRAM64_1024/BRAM64_1024.xci]
launch_simulation
source tb_kem_enc_new.tcl
run 10us
current_wave_config {Untitled 1*}
add_wave {{/tb_kem_enc_new/uut/BR/wea}} {{/tb_kem_enc_new/uut/BR/addra}} {{/tb_kem_enc_new/uut/BR/dina}} {{/tb_kem_enc_new/uut/BR/addrb}} 
restart
run 5us
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse D:/SABER_FPGA/Verilog_src/test_bench/tb_compute_wrapper.v
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_compute_wrapper [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
generate_target Simulation [get_files D:/SABER_FPGA/project_1/project_1.srcs/sources_1/ip/BRAM64_1024/BRAM64_1024.xci]
launch_simulation
generate_target Simulation [get_files D:/SABER_FPGA/project_1/project_1.srcs/sources_1/ip/BRAM64_1024/BRAM64_1024.xci]
launch_simulation
generate_target Simulation [get_files D:/SABER_FPGA/project_1/project_1.srcs/sources_1/ip/BRAM64_1024/BRAM64_1024.xci]
launch_simulation
source tb_compute_wrapper.tcl
current_wave_config {Untitled 2*}
add_wave {{/tb_compute_wrapper/uut/CORE/BR/wea}} {{/tb_compute_wrapper/uut/CORE/BR/addra}} {{/tb_compute_wrapper/uut/CORE/BR/dina}} {{/tb_compute_wrapper/uut/CORE/BR/addrb}} {{/tb_compute_wrapper/uut/CORE/BR/doutb}} 
restart
run 10us
current_wave_config {Untitled 2*}
add_wave {{/tb_compute_wrapper/uut/CORE/INS}} {{/tb_compute_wrapper/uut/CORE/OP1}} {{/tb_compute_wrapper/uut/CORE/OP2}} {{/tb_compute_wrapper/uut/CORE/OP3}} 
current_wave_config {Untitled 2*}
add_wave {{/tb_compute_wrapper/uut/CORE/mlen}} {{/tb_compute_wrapper/uut/CORE/olen}} 
current_wave_config {Untitled 2*}
add_wave {{/tb_compute_wrapper/uut/CORE/done_shake}} 
restart
run 10us
save_wave_config {D:/SABER_FPGA/project_1/tb_compute_wrapper_behav.wcfg}
save_wave_config {D:/SABER_FPGA/project_1/tb_compute_wrapper_behav.wcfg}
save_wave_config {D:/SABER_FPGA/project_1/tb_compute_wrapper_behav.wcfg}
save_wave_config {D:/SABER_FPGA/project_1/tb_compute_wrapper_behav.wcfg}
save_wave_config {D:/SABER_FPGA/project_1/tb_compute_wrapper_behav.wcfg}
save_wave_config {D:/SABER_FPGA/project_1/tb_compute_wrapper_behav.wcfg}
close_sim
generate_target Simulation [get_files D:/SABER_FPGA/project_1/project_1.srcs/sources_1/ip/BRAM64_1024/BRAM64_1024.xci]
launch_simulation
source tb_compute_wrapper.tcl
open_wave_config {D:/SABER_FPGA/project_1/tb_compute_wrapper_behav.wcfg}
restart
run 10us
close_sim
generate_target Simulation [get_files D:/SABER_FPGA/project_1/project_1.srcs/sources_1/ip/BRAM64_1024/BRAM64_1024.xci]
launch_simulation
source tb_compute_wrapper.tcl
open_wave_config {D:/SABER_FPGA/project_1/tb_compute_wrapper_behav.wcfg}
restart
run 10us
current_wave_config {tb_compute_wrapper_behav.wcfg}
add_wave {{/tb_compute_wrapper/uut/CORE/clear_sha}} {{/tb_compute_wrapper/uut/CORE/enable_sha}} 
current_wave_config {tb_compute_wrapper_behav.wcfg*}
add_wave {{/tb_compute_wrapper/uut/CORE/rst_addpack}} {{/tb_compute_wrapper/uut/CORE/rst_addround}} {{/tb_compute_wrapper/uut/CORE/rst_bs2polvecp}} {{/tb_compute_wrapper/uut/CORE/rst_copy}} {{/tb_compute_wrapper/uut/CORE/rst_sampler}} {{/tb_compute_wrapper/uut/CORE/rst_unpack}} {{/tb_compute_wrapper/uut/CORE/rst_vmul}} {{/tb_compute_wrapper/uut/CORE/s}} 
restart
run 10us
current_wave_config {tb_compute_wrapper_behav.wcfg*}
add_wave {{/tb_compute_wrapper/dina_ext}} 
restart
run 10us
save_wave_config {D:/SABER_FPGA/project_1/tb_compute_wrapper_behav.wcfg}
close_sim
generate_target Simulation [get_files D:/SABER_FPGA/project_1/project_1.srcs/sources_1/ip/BRAM64_1024/BRAM64_1024.xci]
launch_simulation
source tb_compute_wrapper.tcl
open_wave_config {D:/SABER_FPGA/project_1/tb_compute_wrapper_behav.wcfg}
run 6us
close_sim
generate_target Simulation [get_files D:/SABER_FPGA/project_1/project_1.srcs/sources_1/ip/BRAM64_1024/BRAM64_1024.xci]
launch_simulation
source tb_compute_wrapper.tcl
restart
run 10us
close_sim
open_wave_config {D:/SABER_FPGA/project_1/tb_compute_wrapper_behav.wcfg}
open_wave_config {D:/SABER_FPGA/project_1/tb_compute_wrapper_behav.wcfg}
generate_target Simulation [get_files D:/SABER_FPGA/project_1/project_1.srcs/sources_1/ip/BRAM64_1024/BRAM64_1024.xci]
launch_simulation
source tb_compute_wrapper.tcl
open_wave_config {D:/SABER_FPGA/project_1/tb_compute_wrapper_behav.wcfg}
restart
run 10us
add_files -norecurse {D:/SABER_FPGA/Verilog_src/Saber_blocks/ISA_control.v D:/SABER_FPGA/Verilog_src/Saber_blocks/ins_ROM.v}
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top ISA_control [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
update_module_reference Top_ComputeCoreWrapper_0_0
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Top_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_module_reference Top_ComputeCoreWrapper_0_0
update_module_reference Top_ComputeCoreWrapper_0_0
update_module_reference Top_ComputeCoreWrapper_0_0
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse D:/SABER_FPGA/Verilog_src/test_bench/tb_compute_wrapper_new.v
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_compute_wrapper_new [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top ISA_control [current_fileset]
set_property top_lib xil_defaultlib [current_fileset]
set_property top_file D:/SABER_FPGA/Verilog_src/Saber_blocks/ISA_control.v [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Top_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top ISA_control [current_fileset]
set_property top_lib xil_defaultlib [current_fileset]
set_property top_file D:/SABER_FPGA/Verilog_src/Saber_blocks/ISA_control.v [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_simulation
source tb_compute_wrapper_new.tcl
close_sim
launch_simulation
source tb_compute_wrapper_new.tcl
current_wave_config {Untitled 9*}
add_wave {{/tb_compute_wrapper_new/uut/ISA_CTRL/done_ins_computation}} 
current_wave_config {Untitled 9*}
add_wave {{/tb_compute_wrapper_new/uut/ISA_CTRL/IR_address}} 
current_wave_config {Untitled 9*}
add_wave {{/tb_compute_wrapper_new/uut/ISA_CTRL/IR_data}} 
current_wave_config {Untitled 9*}
add_wave {{/tb_compute_wrapper_new/uut/ISA_CTRL/last_instruction}} {{/tb_compute_wrapper_new/uut/ISA_CTRL/non_instruction}} {{/tb_compute_wrapper_new/uut/ISA_CTRL/rst}} {{/tb_compute_wrapper_new/uut/ISA_CTRL/start}} {{/tb_compute_wrapper_new/uut/ISA_CTRL/state}} 
current_wave_config {Untitled 9*}
add_wave {{/tb_compute_wrapper_new/uut/CORE/BR/addra}} {{/tb_compute_wrapper_new/uut/CORE/BR/addrb}} {{/tb_compute_wrapper_new/uut/CORE/BR/dina}} {{/tb_compute_wrapper_new/uut/CORE/BR/doutb}} {{/tb_compute_wrapper_new/uut/CORE/BR/wea}} 
restart
run 10us
save_wave_config {D:/SABER_FPGA/Verilog_src/test_bench/tb_compute_wrapper_new_behav.wcfg}
add_files -fileset sim_1 -norecurse D:/SABER_FPGA/Verilog_src/test_bench/tb_compute_wrapper_new_behav.wcfg
set_property xsim.view D:/SABER_FPGA/Verilog_src/test_bench/tb_compute_wrapper_new_behav.wcfg [get_filesets sim_1]
save_wave_config {D:/SABER_FPGA/Verilog_src/test_bench/tb_compute_wrapper_new_behav.wcfg}
close_sim
launch_simulation
open_wave_config D:/SABER_FPGA/Verilog_src/test_bench/tb_compute_wrapper_new_behav.wcfg
source tb_compute_wrapper_new.tcl
run 6us
close_sim
launch_simulation
open_wave_config D:/SABER_FPGA/Verilog_src/test_bench/tb_compute_wrapper_new_behav.wcfg
source tb_compute_wrapper_new.tcl
update_module_reference Top_ComputeCoreWrapper_0_0
close_sim
launch_simulation
open_wave_config D:/SABER_FPGA/Verilog_src/test_bench/tb_compute_wrapper_new_behav.wcfg
source tb_compute_wrapper_new.tcl
run 4us
save_wave_config {D:/SABER_FPGA/Verilog_src/test_bench/tb_compute_wrapper_new_behav.wcfg}
update_module_reference Top_ComputeCoreWrapper_0_0
update_module_reference Top_ComputeCoreWrapper_0_0
close_sim
launch_simulation
open_wave_config D:/SABER_FPGA/Verilog_src/test_bench/tb_compute_wrapper_new_behav.wcfg
source tb_compute_wrapper_new.tcl
run 4us
current_wave_config {tb_compute_wrapper_new_behav.wcfg}
add_wave {{/tb_compute_wrapper_new/uut/done_addpack}} {{/tb_compute_wrapper_new/uut/done_addround}} {{/tb_compute_wrapper_new/uut/done_all_computation}} {{/tb_compute_wrapper_new/uut/done_bs2polvecp}} {{/tb_compute_wrapper_new/uut/done_copy}} {{/tb_compute_wrapper_new/uut/done_ins_computation}} {{/tb_compute_wrapper_new/uut/done_sampler}} {{/tb_compute_wrapper_new/uut/done_shake}} {{/tb_compute_wrapper_new/uut/done_unpack}} {{/tb_compute_wrapper_new/uut/done_vmul}} 
restart
run 4us
save_wave_config {D:/SABER_FPGA/Verilog_src/test_bench/tb_compute_wrapper_new_behav.wcfg}
close_sim
launch_simulation
open_wave_config D:/SABER_FPGA/Verilog_src/test_bench/tb_compute_wrapper_new_behav.wcfg
source tb_compute_wrapper_new.tcl
run 4us
update_module_reference Top_ComputeCoreWrapper_0_0
close_sim
current_sim simulation_7
close_sim
close_sim
