First attempt at a complete UVM testbench written for my own Verilog code for a Sequence Detector(110101).
