Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Jul 29 11:43:17 2024
| Host         : NIBIB02135175DT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file final_block_wrapper_timing_summary_routed.rpt -pb final_block_wrapper_timing_summary_routed.pb -rpx final_block_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : final_block_wrapper
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description            Violations  
---------  --------  ---------------------  ----------  
TIMING-16  Warning   Large setup violation  32          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.657      -47.530                     32                 4560        0.020        0.000                      0                 4560        2.000        0.000                       0                  2468  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                ------------         ----------      --------------
clk                                  {0.000 4.000}        8.000           125.000         
  clk_40MHz_final_block_clk_wiz_0_0  {0.000 12.403}       24.806          40.312          
  clk_42MHz_final_block_clk_wiz_0_0  {0.000 11.907}       23.814          41.992          
  clk_84MHz_final_block_clk_wiz_0_0  {0.000 5.953}        11.907          83.984          
  clkfbout_final_block_clk_wiz_0_0   {0.000 8.000}        16.000          62.500          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                                    2.000        0.000                       0                     1  
  clk_40MHz_final_block_clk_wiz_0_0       17.860        0.000                      0                 4222        0.020        0.000                      0                 4222       11.423        0.000                       0                  2223  
  clk_42MHz_final_block_clk_wiz_0_0       18.040        0.000                      0                  202        0.202        0.000                      0                  202       11.407        0.000                       0                   135  
  clk_84MHz_final_block_clk_wiz_0_0        7.979        0.000                      0                   65        0.257        0.000                      0                   65        5.453        0.000                       0                   106  
  clkfbout_final_block_clk_wiz_0_0                                                                                                                                                    13.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                         To Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                         --------                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_42MHz_final_block_clk_wiz_0_0  clk_40MHz_final_block_clk_wiz_0_0       -1.657      -47.530                     32                   32        0.067        0.000                      0                   32  
clk_42MHz_final_block_clk_wiz_0_0  clk_84MHz_final_block_clk_wiz_0_0        7.218        0.000                      0                   39        0.148        0.000                      0                   39  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                         From Clock                         To Clock                         
----------                         ----------                         --------                         
(none)                                                                clk_40MHz_final_block_clk_wiz_0_0  
(none)                             clk_40MHz_final_block_clk_wiz_0_0  clk_40MHz_final_block_clk_wiz_0_0  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                         From Clock                         To Clock                         
----------                         ----------                         --------                         
(none)                             clk_84MHz_final_block_clk_wiz_0_0                                     
(none)                             clkfbout_final_block_clk_wiz_0_0                                      
(none)                                                                clk_40MHz_final_block_clk_wiz_0_0  
(none)                                                                clk_42MHz_final_block_clk_wiz_0_0  
(none)                                                                clk_84MHz_final_block_clk_wiz_0_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_40MHz_final_block_clk_wiz_0_0
  To Clock:  clk_40MHz_final_block_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       17.860ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.423ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.860ns  (required time - arrival time)
  Source:                 final_block_i/axi_gpio_1/U0/ip2bus_wrack_i_D1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@12.403ns period=24.806ns})
  Destination:            final_block_i/ps7_0_axi_periph/s00_mmu/inst/gen_write.w_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@12.403ns period=24.806ns})
  Path Group:             clk_40MHz_final_block_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.806ns  (clk_40MHz_final_block_clk_wiz_0_0 rise@24.806ns - clk_40MHz_final_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.730ns  (logic 1.393ns (20.698%)  route 5.337ns (79.302%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.359ns = ( 23.448 - 24.806 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.254 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -2.494    final_block_i/clk_wiz_0/inst/clk_40MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  final_block_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2223, routed)        1.659    -0.734    final_block_i/axi_gpio_1/U0/s_axi_aclk
    SLICE_X16Y58         FDRE                                         r  final_block_i/axi_gpio_1/U0/ip2bus_wrack_i_D1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y58         FDRE (Prop_fdre_C_Q)         0.478    -0.256 f  final_block_i/axi_gpio_1/U0/ip2bus_wrack_i_D1_reg/Q
                         net (fo=1, routed)           1.107     0.851    final_block_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_wrack_i_D1
    SLICE_X14Y58         LUT6 (Prop_lut6_I0_O)        0.295     1.146 f  final_block_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.808     1.954    final_block_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[1]
    SLICE_X11Y54         LUT6 (Prop_lut6_I5_O)        0.124     2.078 r  final_block_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=5, routed)           0.819     2.897    final_block_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_axilite.s_axi_awready_i_reg
    SLICE_X9Y53          LUT2 (Prop_lut2_I1_O)        0.124     3.021 f  final_block_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=2, routed)           1.044     4.065    final_block_i/ps7_0_axi_periph/s00_mmu/inst/m_axi_wready
    SLICE_X4Y45          LUT5 (Prop_lut5_I1_O)        0.124     4.189 f  final_block_i/ps7_0_axi_periph/s00_mmu/inst/gen_write.w_cnt[5]_i_3/O
                         net (fo=4, routed)           0.832     5.021    final_block_i/ps7_0_axi_periph/s00_mmu/inst/w_pop__1
    SLICE_X6Y41          LUT6 (Prop_lut6_I5_O)        0.124     5.145 r  final_block_i/ps7_0_axi_periph/s00_mmu/inst/gen_write.w_cnt[4]_i_2/O
                         net (fo=3, routed)           0.727     5.872    final_block_i/ps7_0_axi_periph/s00_mmu/inst/w_cnt115_out__0
    SLICE_X7Y39          LUT4 (Prop_lut4_I0_O)        0.124     5.996 r  final_block_i/ps7_0_axi_periph/s00_mmu/inst/gen_write.w_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     5.996    final_block_i/ps7_0_axi_periph/s00_mmu/inst/gen_write.w_cnt[2]_i_1_n_0
    SLICE_X7Y39          FDRE                                         r  final_block_i/ps7_0_axi_periph/s00_mmu/inst/gen_write.w_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_final_block_clk_wiz_0_0 rise edge)
                                                     24.806    24.806 r  
    H16                                               0.000    24.806 r  clk (IN)
                         net (fo=0)                   0.000    24.806    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    26.193 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.355    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    20.250 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    21.849    final_block_i/clk_wiz_0/inst/clk_40MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.940 r  final_block_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2223, routed)        1.507    23.448    final_block_i/ps7_0_axi_periph/s00_mmu/inst/aclk
    SLICE_X7Y39          FDRE                                         r  final_block_i/ps7_0_axi_periph/s00_mmu/inst/gen_write.w_cnt_reg[2]/C
                         clock pessimism              0.473    23.921    
                         clock uncertainty           -0.093    23.827    
    SLICE_X7Y39          FDRE (Setup_fdre_C_D)        0.029    23.856    final_block_i/ps7_0_axi_periph/s00_mmu/inst/gen_write.w_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         23.856    
                         arrival time                          -5.996    
  -------------------------------------------------------------------
                         slack                                 17.860    

Slack (MET) :             17.880ns  (required time - arrival time)
  Source:                 final_block_i/axi_gpio_1/U0/ip2bus_wrack_i_D1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@12.403ns period=24.806ns})
  Destination:            final_block_i/ps7_0_axi_periph/s00_mmu/inst/gen_write.w_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@12.403ns period=24.806ns})
  Path Group:             clk_40MHz_final_block_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.806ns  (clk_40MHz_final_block_clk_wiz_0_0 rise@24.806ns - clk_40MHz_final_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.756ns  (logic 1.419ns (21.003%)  route 5.337ns (78.997%))
  Logic Levels:           6  (LUT2=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.359ns = ( 23.448 - 24.806 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.254 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -2.494    final_block_i/clk_wiz_0/inst/clk_40MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  final_block_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2223, routed)        1.659    -0.734    final_block_i/axi_gpio_1/U0/s_axi_aclk
    SLICE_X16Y58         FDRE                                         r  final_block_i/axi_gpio_1/U0/ip2bus_wrack_i_D1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y58         FDRE (Prop_fdre_C_Q)         0.478    -0.256 f  final_block_i/axi_gpio_1/U0/ip2bus_wrack_i_D1_reg/Q
                         net (fo=1, routed)           1.107     0.851    final_block_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_wrack_i_D1
    SLICE_X14Y58         LUT6 (Prop_lut6_I0_O)        0.295     1.146 f  final_block_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.808     1.954    final_block_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[1]
    SLICE_X11Y54         LUT6 (Prop_lut6_I5_O)        0.124     2.078 r  final_block_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=5, routed)           0.819     2.897    final_block_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_axilite.s_axi_awready_i_reg
    SLICE_X9Y53          LUT2 (Prop_lut2_I1_O)        0.124     3.021 f  final_block_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=2, routed)           1.044     4.065    final_block_i/ps7_0_axi_periph/s00_mmu/inst/m_axi_wready
    SLICE_X4Y45          LUT5 (Prop_lut5_I1_O)        0.124     4.189 f  final_block_i/ps7_0_axi_periph/s00_mmu/inst/gen_write.w_cnt[5]_i_3/O
                         net (fo=4, routed)           0.832     5.021    final_block_i/ps7_0_axi_periph/s00_mmu/inst/w_pop__1
    SLICE_X6Y41          LUT6 (Prop_lut6_I5_O)        0.124     5.145 r  final_block_i/ps7_0_axi_periph/s00_mmu/inst/gen_write.w_cnt[4]_i_2/O
                         net (fo=3, routed)           0.727     5.872    final_block_i/ps7_0_axi_periph/s00_mmu/inst/w_cnt115_out__0
    SLICE_X7Y39          LUT5 (Prop_lut5_I1_O)        0.150     6.022 r  final_block_i/ps7_0_axi_periph/s00_mmu/inst/gen_write.w_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     6.022    final_block_i/ps7_0_axi_periph/s00_mmu/inst/gen_write.w_cnt[3]_i_1_n_0
    SLICE_X7Y39          FDRE                                         r  final_block_i/ps7_0_axi_periph/s00_mmu/inst/gen_write.w_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_final_block_clk_wiz_0_0 rise edge)
                                                     24.806    24.806 r  
    H16                                               0.000    24.806 r  clk (IN)
                         net (fo=0)                   0.000    24.806    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    26.193 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.355    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    20.250 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    21.849    final_block_i/clk_wiz_0/inst/clk_40MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.940 r  final_block_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2223, routed)        1.507    23.448    final_block_i/ps7_0_axi_periph/s00_mmu/inst/aclk
    SLICE_X7Y39          FDRE                                         r  final_block_i/ps7_0_axi_periph/s00_mmu/inst/gen_write.w_cnt_reg[3]/C
                         clock pessimism              0.473    23.921    
                         clock uncertainty           -0.093    23.827    
    SLICE_X7Y39          FDRE (Setup_fdre_C_D)        0.075    23.902    final_block_i/ps7_0_axi_periph/s00_mmu/inst/gen_write.w_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         23.902    
                         arrival time                          -6.022    
  -------------------------------------------------------------------
                         slack                                 17.880    

Slack (MET) :             17.949ns  (required time - arrival time)
  Source:                 final_block_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@12.403ns period=24.806ns})
  Destination:            final_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@12.403ns period=24.806ns})
  Path Group:             clk_40MHz_final_block_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.806ns  (clk_40MHz_final_block_clk_wiz_0_0 rise@24.806ns - clk_40MHz_final_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.536ns  (logic 1.689ns (25.843%)  route 4.847ns (74.157%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 23.451 - 24.806 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.254 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -2.494    final_block_i/clk_wiz_0/inst/clk_40MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  final_block_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2223, routed)        1.667    -0.726    final_block_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X10Y53         FDRE                                         r  final_block_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.208 r  final_block_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.s_ready_i_reg[0]/Q
                         net (fo=3, routed)           1.014     0.806    final_block_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i[0]
    SLICE_X10Y48         LUT2 (Prop_lut2_I0_O)        0.152     0.958 r  final_block_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           0.988     1.946    final_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X14Y45         LUT6 (Prop_lut6_I4_O)        0.348     2.294 r  final_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3__0/O
                         net (fo=20, routed)          1.473     3.767    final_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X12Y41         LUT4 (Prop_lut4_I3_O)        0.124     3.891 r  final_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     3.891    final_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][0]
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     4.143 r  final_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[0]
                         net (fo=1, routed)           0.832     4.975    final_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]
    SLICE_X14Y43         LUT3 (Prop_lut3_I0_O)        0.295     5.270 r  final_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_1/O
                         net (fo=1, routed)           0.539     5.810    final_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[0]
    SLICE_X13Y43         FDRE                                         r  final_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_final_block_clk_wiz_0_0 rise edge)
                                                     24.806    24.806 r  
    H16                                               0.000    24.806 r  clk (IN)
                         net (fo=0)                   0.000    24.806    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    26.193 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.355    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    20.250 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    21.849    final_block_i/clk_wiz_0/inst/clk_40MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.940 r  final_block_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2223, routed)        1.510    23.451    final_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X13Y43         FDRE                                         r  final_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]/C
                         clock pessimism              0.473    23.924    
                         clock uncertainty           -0.093    23.830    
    SLICE_X13Y43         FDRE (Setup_fdre_C_D)       -0.071    23.759    final_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]
  -------------------------------------------------------------------
                         required time                         23.759    
                         arrival time                          -5.810    
  -------------------------------------------------------------------
                         slack                                 17.949    

Slack (MET) :             17.966ns  (required time - arrival time)
  Source:                 final_block_i/axi_gpio_1/U0/ip2bus_wrack_i_D1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@12.403ns period=24.806ns})
  Destination:            final_block_i/ps7_0_axi_periph/s00_mmu/inst/gen_write.w_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@12.403ns period=24.806ns})
  Path Group:             clk_40MHz_final_block_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.806ns  (clk_40MHz_final_block_clk_wiz_0_0 rise@24.806ns - clk_40MHz_final_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.427ns  (logic 1.269ns (19.746%)  route 5.158ns (80.254%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.359ns = ( 23.448 - 24.806 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.254 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -2.494    final_block_i/clk_wiz_0/inst/clk_40MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  final_block_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2223, routed)        1.659    -0.734    final_block_i/axi_gpio_1/U0/s_axi_aclk
    SLICE_X16Y58         FDRE                                         r  final_block_i/axi_gpio_1/U0/ip2bus_wrack_i_D1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y58         FDRE (Prop_fdre_C_Q)         0.478    -0.256 r  final_block_i/axi_gpio_1/U0/ip2bus_wrack_i_D1_reg/Q
                         net (fo=1, routed)           1.107     0.851    final_block_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_wrack_i_D1
    SLICE_X14Y58         LUT6 (Prop_lut6_I0_O)        0.295     1.146 r  final_block_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.808     1.954    final_block_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[1]
    SLICE_X11Y54         LUT6 (Prop_lut6_I5_O)        0.124     2.078 f  final_block_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=5, routed)           0.819     2.897    final_block_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_axilite.s_axi_awready_i_reg
    SLICE_X9Y53          LUT2 (Prop_lut2_I1_O)        0.124     3.021 r  final_block_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=2, routed)           1.044     4.065    final_block_i/ps7_0_axi_periph/s00_mmu/inst/m_axi_wready
    SLICE_X4Y45          LUT5 (Prop_lut5_I1_O)        0.124     4.189 r  final_block_i/ps7_0_axi_periph/s00_mmu/inst/gen_write.w_cnt[5]_i_3/O
                         net (fo=4, routed)           0.799     4.988    final_block_i/ps7_0_axi_periph/s00_mmu/inst/w_pop__1
    SLICE_X7Y40          LUT5 (Prop_lut5_I0_O)        0.124     5.112 r  final_block_i/ps7_0_axi_periph/s00_mmu/inst/gen_write.w_cnt[5]_i_1/O
                         net (fo=6, routed)           0.580     5.693    final_block_i/ps7_0_axi_periph/s00_mmu/inst/gen_write.w_cnt[5]_i_1_n_0
    SLICE_X6Y40          FDRE                                         r  final_block_i/ps7_0_axi_periph/s00_mmu/inst/gen_write.w_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_final_block_clk_wiz_0_0 rise edge)
                                                     24.806    24.806 r  
    H16                                               0.000    24.806 r  clk (IN)
                         net (fo=0)                   0.000    24.806    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    26.193 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.355    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    20.250 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    21.849    final_block_i/clk_wiz_0/inst/clk_40MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.940 r  final_block_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2223, routed)        1.507    23.448    final_block_i/ps7_0_axi_periph/s00_mmu/inst/aclk
    SLICE_X6Y40          FDRE                                         r  final_block_i/ps7_0_axi_periph/s00_mmu/inst/gen_write.w_cnt_reg[1]/C
                         clock pessimism              0.473    23.921    
                         clock uncertainty           -0.093    23.827    
    SLICE_X6Y40          FDRE (Setup_fdre_C_CE)      -0.169    23.658    final_block_i/ps7_0_axi_periph/s00_mmu/inst/gen_write.w_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         23.658    
                         arrival time                          -5.693    
  -------------------------------------------------------------------
                         slack                                 17.966    

Slack (MET) :             18.017ns  (required time - arrival time)
  Source:                 final_block_i/axi_gpio_1/U0/ip2bus_wrack_i_D1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@12.403ns period=24.806ns})
  Destination:            final_block_i/ps7_0_axi_periph/s00_mmu/inst/gen_write.w_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@12.403ns period=24.806ns})
  Path Group:             clk_40MHz_final_block_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.806ns  (clk_40MHz_final_block_clk_wiz_0_0 rise@24.806ns - clk_40MHz_final_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.340ns  (logic 1.269ns (20.017%)  route 5.071ns (79.983%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.359ns = ( 23.448 - 24.806 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.254 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -2.494    final_block_i/clk_wiz_0/inst/clk_40MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  final_block_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2223, routed)        1.659    -0.734    final_block_i/axi_gpio_1/U0/s_axi_aclk
    SLICE_X16Y58         FDRE                                         r  final_block_i/axi_gpio_1/U0/ip2bus_wrack_i_D1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y58         FDRE (Prop_fdre_C_Q)         0.478    -0.256 r  final_block_i/axi_gpio_1/U0/ip2bus_wrack_i_D1_reg/Q
                         net (fo=1, routed)           1.107     0.851    final_block_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_wrack_i_D1
    SLICE_X14Y58         LUT6 (Prop_lut6_I0_O)        0.295     1.146 r  final_block_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.808     1.954    final_block_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[1]
    SLICE_X11Y54         LUT6 (Prop_lut6_I5_O)        0.124     2.078 f  final_block_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=5, routed)           0.819     2.897    final_block_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_axilite.s_axi_awready_i_reg
    SLICE_X9Y53          LUT2 (Prop_lut2_I1_O)        0.124     3.021 r  final_block_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=2, routed)           1.044     4.065    final_block_i/ps7_0_axi_periph/s00_mmu/inst/m_axi_wready
    SLICE_X4Y45          LUT5 (Prop_lut5_I1_O)        0.124     4.189 r  final_block_i/ps7_0_axi_periph/s00_mmu/inst/gen_write.w_cnt[5]_i_3/O
                         net (fo=4, routed)           0.799     4.988    final_block_i/ps7_0_axi_periph/s00_mmu/inst/w_pop__1
    SLICE_X7Y40          LUT5 (Prop_lut5_I0_O)        0.124     5.112 r  final_block_i/ps7_0_axi_periph/s00_mmu/inst/gen_write.w_cnt[5]_i_1/O
                         net (fo=6, routed)           0.493     5.606    final_block_i/ps7_0_axi_periph/s00_mmu/inst/gen_write.w_cnt[5]_i_1_n_0
    SLICE_X7Y39          FDRE                                         r  final_block_i/ps7_0_axi_periph/s00_mmu/inst/gen_write.w_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_final_block_clk_wiz_0_0 rise edge)
                                                     24.806    24.806 r  
    H16                                               0.000    24.806 r  clk (IN)
                         net (fo=0)                   0.000    24.806    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    26.193 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.355    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    20.250 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    21.849    final_block_i/clk_wiz_0/inst/clk_40MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.940 r  final_block_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2223, routed)        1.507    23.448    final_block_i/ps7_0_axi_periph/s00_mmu/inst/aclk
    SLICE_X7Y39          FDRE                                         r  final_block_i/ps7_0_axi_periph/s00_mmu/inst/gen_write.w_cnt_reg[0]/C
                         clock pessimism              0.473    23.921    
                         clock uncertainty           -0.093    23.827    
    SLICE_X7Y39          FDRE (Setup_fdre_C_CE)      -0.205    23.622    final_block_i/ps7_0_axi_periph/s00_mmu/inst/gen_write.w_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         23.622    
                         arrival time                          -5.606    
  -------------------------------------------------------------------
                         slack                                 18.017    

Slack (MET) :             18.017ns  (required time - arrival time)
  Source:                 final_block_i/axi_gpio_1/U0/ip2bus_wrack_i_D1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@12.403ns period=24.806ns})
  Destination:            final_block_i/ps7_0_axi_periph/s00_mmu/inst/gen_write.w_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@12.403ns period=24.806ns})
  Path Group:             clk_40MHz_final_block_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.806ns  (clk_40MHz_final_block_clk_wiz_0_0 rise@24.806ns - clk_40MHz_final_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.340ns  (logic 1.269ns (20.017%)  route 5.071ns (79.983%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.359ns = ( 23.448 - 24.806 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.254 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -2.494    final_block_i/clk_wiz_0/inst/clk_40MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  final_block_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2223, routed)        1.659    -0.734    final_block_i/axi_gpio_1/U0/s_axi_aclk
    SLICE_X16Y58         FDRE                                         r  final_block_i/axi_gpio_1/U0/ip2bus_wrack_i_D1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y58         FDRE (Prop_fdre_C_Q)         0.478    -0.256 r  final_block_i/axi_gpio_1/U0/ip2bus_wrack_i_D1_reg/Q
                         net (fo=1, routed)           1.107     0.851    final_block_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_wrack_i_D1
    SLICE_X14Y58         LUT6 (Prop_lut6_I0_O)        0.295     1.146 r  final_block_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.808     1.954    final_block_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[1]
    SLICE_X11Y54         LUT6 (Prop_lut6_I5_O)        0.124     2.078 f  final_block_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=5, routed)           0.819     2.897    final_block_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_axilite.s_axi_awready_i_reg
    SLICE_X9Y53          LUT2 (Prop_lut2_I1_O)        0.124     3.021 r  final_block_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=2, routed)           1.044     4.065    final_block_i/ps7_0_axi_periph/s00_mmu/inst/m_axi_wready
    SLICE_X4Y45          LUT5 (Prop_lut5_I1_O)        0.124     4.189 r  final_block_i/ps7_0_axi_periph/s00_mmu/inst/gen_write.w_cnt[5]_i_3/O
                         net (fo=4, routed)           0.799     4.988    final_block_i/ps7_0_axi_periph/s00_mmu/inst/w_pop__1
    SLICE_X7Y40          LUT5 (Prop_lut5_I0_O)        0.124     5.112 r  final_block_i/ps7_0_axi_periph/s00_mmu/inst/gen_write.w_cnt[5]_i_1/O
                         net (fo=6, routed)           0.493     5.606    final_block_i/ps7_0_axi_periph/s00_mmu/inst/gen_write.w_cnt[5]_i_1_n_0
    SLICE_X7Y39          FDRE                                         r  final_block_i/ps7_0_axi_periph/s00_mmu/inst/gen_write.w_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_final_block_clk_wiz_0_0 rise edge)
                                                     24.806    24.806 r  
    H16                                               0.000    24.806 r  clk (IN)
                         net (fo=0)                   0.000    24.806    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    26.193 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.355    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    20.250 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    21.849    final_block_i/clk_wiz_0/inst/clk_40MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.940 r  final_block_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2223, routed)        1.507    23.448    final_block_i/ps7_0_axi_periph/s00_mmu/inst/aclk
    SLICE_X7Y39          FDRE                                         r  final_block_i/ps7_0_axi_periph/s00_mmu/inst/gen_write.w_cnt_reg[2]/C
                         clock pessimism              0.473    23.921    
                         clock uncertainty           -0.093    23.827    
    SLICE_X7Y39          FDRE (Setup_fdre_C_CE)      -0.205    23.622    final_block_i/ps7_0_axi_periph/s00_mmu/inst/gen_write.w_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         23.622    
                         arrival time                          -5.606    
  -------------------------------------------------------------------
                         slack                                 18.017    

Slack (MET) :             18.017ns  (required time - arrival time)
  Source:                 final_block_i/axi_gpio_1/U0/ip2bus_wrack_i_D1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@12.403ns period=24.806ns})
  Destination:            final_block_i/ps7_0_axi_periph/s00_mmu/inst/gen_write.w_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@12.403ns period=24.806ns})
  Path Group:             clk_40MHz_final_block_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.806ns  (clk_40MHz_final_block_clk_wiz_0_0 rise@24.806ns - clk_40MHz_final_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.340ns  (logic 1.269ns (20.017%)  route 5.071ns (79.983%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.359ns = ( 23.448 - 24.806 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.254 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -2.494    final_block_i/clk_wiz_0/inst/clk_40MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  final_block_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2223, routed)        1.659    -0.734    final_block_i/axi_gpio_1/U0/s_axi_aclk
    SLICE_X16Y58         FDRE                                         r  final_block_i/axi_gpio_1/U0/ip2bus_wrack_i_D1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y58         FDRE (Prop_fdre_C_Q)         0.478    -0.256 r  final_block_i/axi_gpio_1/U0/ip2bus_wrack_i_D1_reg/Q
                         net (fo=1, routed)           1.107     0.851    final_block_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_wrack_i_D1
    SLICE_X14Y58         LUT6 (Prop_lut6_I0_O)        0.295     1.146 r  final_block_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.808     1.954    final_block_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[1]
    SLICE_X11Y54         LUT6 (Prop_lut6_I5_O)        0.124     2.078 f  final_block_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=5, routed)           0.819     2.897    final_block_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_axilite.s_axi_awready_i_reg
    SLICE_X9Y53          LUT2 (Prop_lut2_I1_O)        0.124     3.021 r  final_block_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=2, routed)           1.044     4.065    final_block_i/ps7_0_axi_periph/s00_mmu/inst/m_axi_wready
    SLICE_X4Y45          LUT5 (Prop_lut5_I1_O)        0.124     4.189 r  final_block_i/ps7_0_axi_periph/s00_mmu/inst/gen_write.w_cnt[5]_i_3/O
                         net (fo=4, routed)           0.799     4.988    final_block_i/ps7_0_axi_periph/s00_mmu/inst/w_pop__1
    SLICE_X7Y40          LUT5 (Prop_lut5_I0_O)        0.124     5.112 r  final_block_i/ps7_0_axi_periph/s00_mmu/inst/gen_write.w_cnt[5]_i_1/O
                         net (fo=6, routed)           0.493     5.606    final_block_i/ps7_0_axi_periph/s00_mmu/inst/gen_write.w_cnt[5]_i_1_n_0
    SLICE_X7Y39          FDRE                                         r  final_block_i/ps7_0_axi_periph/s00_mmu/inst/gen_write.w_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_final_block_clk_wiz_0_0 rise edge)
                                                     24.806    24.806 r  
    H16                                               0.000    24.806 r  clk (IN)
                         net (fo=0)                   0.000    24.806    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    26.193 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.355    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    20.250 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    21.849    final_block_i/clk_wiz_0/inst/clk_40MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.940 r  final_block_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2223, routed)        1.507    23.448    final_block_i/ps7_0_axi_periph/s00_mmu/inst/aclk
    SLICE_X7Y39          FDRE                                         r  final_block_i/ps7_0_axi_periph/s00_mmu/inst/gen_write.w_cnt_reg[3]/C
                         clock pessimism              0.473    23.921    
                         clock uncertainty           -0.093    23.827    
    SLICE_X7Y39          FDRE (Setup_fdre_C_CE)      -0.205    23.622    final_block_i/ps7_0_axi_periph/s00_mmu/inst/gen_write.w_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         23.622    
                         arrival time                          -5.606    
  -------------------------------------------------------------------
                         slack                                 18.017    

Slack (MET) :             18.027ns  (required time - arrival time)
  Source:                 final_block_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@12.403ns period=24.806ns})
  Destination:            final_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@12.403ns period=24.806ns})
  Path Group:             clk_40MHz_final_block_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.806ns  (clk_40MHz_final_block_clk_wiz_0_0 rise@24.806ns - clk_40MHz_final_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.597ns  (logic 2.049ns (31.061%)  route 4.548ns (68.939%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 23.444 - 24.806 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.254 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -2.494    final_block_i/clk_wiz_0/inst/clk_40MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  final_block_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2223, routed)        1.667    -0.726    final_block_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X10Y53         FDRE                                         r  final_block_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.208 r  final_block_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.s_ready_i_reg[0]/Q
                         net (fo=3, routed)           1.014     0.806    final_block_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i[0]
    SLICE_X10Y48         LUT2 (Prop_lut2_I0_O)        0.152     0.958 r  final_block_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           0.988     1.946    final_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X14Y45         LUT6 (Prop_lut6_I4_O)        0.348     2.294 r  final_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3__0/O
                         net (fo=20, routed)          1.463     3.757    final_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X12Y41         LUT4 (Prop_lut4_I1_O)        0.124     3.881 r  final_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     3.881    final_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     4.459 r  final_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[2]
                         net (fo=1, routed)           1.083     5.542    final_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[2]
    SLICE_X14Y42         LUT3 (Prop_lut3_I0_O)        0.329     5.871 r  final_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[2]_i_1/O
                         net (fo=1, routed)           0.000     5.871    final_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[2]
    SLICE_X14Y42         FDRE                                         r  final_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_final_block_clk_wiz_0_0 rise edge)
                                                     24.806    24.806 r  
    H16                                               0.000    24.806 r  clk (IN)
                         net (fo=0)                   0.000    24.806    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    26.193 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.355    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    20.250 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    21.849    final_block_i/clk_wiz_0/inst/clk_40MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.940 r  final_block_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2223, routed)        1.503    23.444    final_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X14Y42         FDRE                                         r  final_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/C
                         clock pessimism              0.473    23.917    
                         clock uncertainty           -0.093    23.823    
    SLICE_X14Y42         FDRE (Setup_fdre_C_D)        0.075    23.898    final_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]
  -------------------------------------------------------------------
                         required time                         23.898    
                         arrival time                          -5.871    
  -------------------------------------------------------------------
                         slack                                 18.027    

Slack (MET) :             18.052ns  (required time - arrival time)
  Source:                 final_block_i/axi_gpio_1/U0/ip2bus_wrack_i_D1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@12.403ns period=24.806ns})
  Destination:            final_block_i/ps7_0_axi_periph/s00_mmu/inst/gen_write.w_cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@12.403ns period=24.806ns})
  Path Group:             clk_40MHz_final_block_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.806ns  (clk_40MHz_final_block_clk_wiz_0_0 rise@24.806ns - clk_40MHz_final_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.340ns  (logic 1.269ns (20.017%)  route 5.071ns (79.983%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.359ns = ( 23.448 - 24.806 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.254 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -2.494    final_block_i/clk_wiz_0/inst/clk_40MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  final_block_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2223, routed)        1.659    -0.734    final_block_i/axi_gpio_1/U0/s_axi_aclk
    SLICE_X16Y58         FDRE                                         r  final_block_i/axi_gpio_1/U0/ip2bus_wrack_i_D1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y58         FDRE (Prop_fdre_C_Q)         0.478    -0.256 r  final_block_i/axi_gpio_1/U0/ip2bus_wrack_i_D1_reg/Q
                         net (fo=1, routed)           1.107     0.851    final_block_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_wrack_i_D1
    SLICE_X14Y58         LUT6 (Prop_lut6_I0_O)        0.295     1.146 r  final_block_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.808     1.954    final_block_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[1]
    SLICE_X11Y54         LUT6 (Prop_lut6_I5_O)        0.124     2.078 f  final_block_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=5, routed)           0.819     2.897    final_block_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_axilite.s_axi_awready_i_reg
    SLICE_X9Y53          LUT2 (Prop_lut2_I1_O)        0.124     3.021 r  final_block_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=2, routed)           1.044     4.065    final_block_i/ps7_0_axi_periph/s00_mmu/inst/m_axi_wready
    SLICE_X4Y45          LUT5 (Prop_lut5_I1_O)        0.124     4.189 r  final_block_i/ps7_0_axi_periph/s00_mmu/inst/gen_write.w_cnt[5]_i_3/O
                         net (fo=4, routed)           0.799     4.988    final_block_i/ps7_0_axi_periph/s00_mmu/inst/w_pop__1
    SLICE_X7Y40          LUT5 (Prop_lut5_I0_O)        0.124     5.112 r  final_block_i/ps7_0_axi_periph/s00_mmu/inst/gen_write.w_cnt[5]_i_1/O
                         net (fo=6, routed)           0.493     5.606    final_block_i/ps7_0_axi_periph/s00_mmu/inst/gen_write.w_cnt[5]_i_1_n_0
    SLICE_X6Y39          FDRE                                         r  final_block_i/ps7_0_axi_periph/s00_mmu/inst/gen_write.w_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_final_block_clk_wiz_0_0 rise edge)
                                                     24.806    24.806 r  
    H16                                               0.000    24.806 r  clk (IN)
                         net (fo=0)                   0.000    24.806    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    26.193 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.355    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    20.250 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    21.849    final_block_i/clk_wiz_0/inst/clk_40MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.940 r  final_block_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2223, routed)        1.507    23.448    final_block_i/ps7_0_axi_periph/s00_mmu/inst/aclk
    SLICE_X6Y39          FDRE                                         r  final_block_i/ps7_0_axi_periph/s00_mmu/inst/gen_write.w_cnt_reg[4]/C
                         clock pessimism              0.473    23.921    
                         clock uncertainty           -0.093    23.827    
    SLICE_X6Y39          FDRE (Setup_fdre_C_CE)      -0.169    23.658    final_block_i/ps7_0_axi_periph/s00_mmu/inst/gen_write.w_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         23.658    
                         arrival time                          -5.606    
  -------------------------------------------------------------------
                         slack                                 18.052    

Slack (MET) :             18.052ns  (required time - arrival time)
  Source:                 final_block_i/axi_gpio_1/U0/ip2bus_wrack_i_D1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@12.403ns period=24.806ns})
  Destination:            final_block_i/ps7_0_axi_periph/s00_mmu/inst/gen_write.w_cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@12.403ns period=24.806ns})
  Path Group:             clk_40MHz_final_block_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.806ns  (clk_40MHz_final_block_clk_wiz_0_0 rise@24.806ns - clk_40MHz_final_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.340ns  (logic 1.269ns (20.017%)  route 5.071ns (79.983%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.359ns = ( 23.448 - 24.806 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.254 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -2.494    final_block_i/clk_wiz_0/inst/clk_40MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  final_block_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2223, routed)        1.659    -0.734    final_block_i/axi_gpio_1/U0/s_axi_aclk
    SLICE_X16Y58         FDRE                                         r  final_block_i/axi_gpio_1/U0/ip2bus_wrack_i_D1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y58         FDRE (Prop_fdre_C_Q)         0.478    -0.256 r  final_block_i/axi_gpio_1/U0/ip2bus_wrack_i_D1_reg/Q
                         net (fo=1, routed)           1.107     0.851    final_block_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_wrack_i_D1
    SLICE_X14Y58         LUT6 (Prop_lut6_I0_O)        0.295     1.146 r  final_block_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.808     1.954    final_block_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[1]
    SLICE_X11Y54         LUT6 (Prop_lut6_I5_O)        0.124     2.078 f  final_block_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=5, routed)           0.819     2.897    final_block_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_axilite.s_axi_awready_i_reg
    SLICE_X9Y53          LUT2 (Prop_lut2_I1_O)        0.124     3.021 r  final_block_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=2, routed)           1.044     4.065    final_block_i/ps7_0_axi_periph/s00_mmu/inst/m_axi_wready
    SLICE_X4Y45          LUT5 (Prop_lut5_I1_O)        0.124     4.189 r  final_block_i/ps7_0_axi_periph/s00_mmu/inst/gen_write.w_cnt[5]_i_3/O
                         net (fo=4, routed)           0.799     4.988    final_block_i/ps7_0_axi_periph/s00_mmu/inst/w_pop__1
    SLICE_X7Y40          LUT5 (Prop_lut5_I0_O)        0.124     5.112 r  final_block_i/ps7_0_axi_periph/s00_mmu/inst/gen_write.w_cnt[5]_i_1/O
                         net (fo=6, routed)           0.493     5.606    final_block_i/ps7_0_axi_periph/s00_mmu/inst/gen_write.w_cnt[5]_i_1_n_0
    SLICE_X6Y39          FDRE                                         r  final_block_i/ps7_0_axi_periph/s00_mmu/inst/gen_write.w_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_final_block_clk_wiz_0_0 rise edge)
                                                     24.806    24.806 r  
    H16                                               0.000    24.806 r  clk (IN)
                         net (fo=0)                   0.000    24.806    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    26.193 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.355    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    20.250 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    21.849    final_block_i/clk_wiz_0/inst/clk_40MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.940 r  final_block_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2223, routed)        1.507    23.448    final_block_i/ps7_0_axi_periph/s00_mmu/inst/aclk
    SLICE_X6Y39          FDRE                                         r  final_block_i/ps7_0_axi_periph/s00_mmu/inst/gen_write.w_cnt_reg[5]/C
                         clock pessimism              0.473    23.921    
                         clock uncertainty           -0.093    23.827    
    SLICE_X6Y39          FDRE (Setup_fdre_C_CE)      -0.169    23.658    final_block_i/ps7_0_axi_periph/s00_mmu/inst/gen_write.w_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         23.658    
                         arrival time                          -5.606    
  -------------------------------------------------------------------
                         slack                                 18.052    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 final_block_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@12.403ns period=24.806ns})
  Destination:            final_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_40MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@12.403ns period=24.806ns})
  Path Group:             clk_40MHz_final_block_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40MHz_final_block_clk_wiz_0_0 rise@0.000ns - clk_40MHz_final_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.164ns (34.168%)  route 0.316ns (65.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.602 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -1.120    final_block_i/clk_wiz_0/inst/clk_40MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  final_block_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2223, routed)        0.560    -0.535    final_block_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X16Y50         FDRE                                         r  final_block_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.371 r  final_block_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/Q
                         net (fo=2, routed)           0.316    -0.055    final_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[6]
    SLICE_X8Y47          SRLC32E                                      r  final_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.154 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.626    final_block_i/clk_wiz_0/inst/clk_40MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  final_block_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2223, routed)        0.837    -0.760    final_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y47          SRLC32E                                      r  final_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism              0.503    -0.257    
    SLICE_X8Y47          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.074    final_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                          0.074    
                         arrival time                          -0.055    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 final_block_i/Top_level_0/U0/threshold_output_3_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@12.403ns period=24.806ns})
  Destination:            final_block_i/Top_level_0/U0/combined_threshold_output_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@12.403ns period=24.806ns})
  Path Group:             clk_40MHz_final_block_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40MHz_final_block_clk_wiz_0_0 rise@0.000ns - clk_40MHz_final_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.128ns (40.718%)  route 0.186ns (59.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.602 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -1.120    final_block_i/clk_wiz_0/inst/clk_40MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  final_block_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2223, routed)        0.556    -0.539    final_block_i/Top_level_0/U0/clk_40MHz
    SLICE_X22Y56         FDRE                                         r  final_block_i/Top_level_0/U0/threshold_output_3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y56         FDRE (Prop_fdre_C_Q)         0.128    -0.411 r  final_block_i/Top_level_0/U0/threshold_output_3_reg[7]/Q
                         net (fo=1, routed)           0.186    -0.224    final_block_i/Top_level_0/U0/threshold_output_3[7]
    SLICE_X20Y58         FDRE                                         r  final_block_i/Top_level_0/U0/combined_threshold_output_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.154 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.626    final_block_i/clk_wiz_0/inst/clk_40MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  final_block_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2223, routed)        0.826    -0.771    final_block_i/Top_level_0/U0/clk_40MHz
    SLICE_X20Y58         FDRE                                         r  final_block_i/Top_level_0/U0/combined_threshold_output_reg[23]/C
                         clock pessimism              0.498    -0.273    
    SLICE_X20Y58         FDRE (Hold_fdre_C_D)         0.006    -0.267    final_block_i/Top_level_0/U0/combined_threshold_output_reg[23]
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 final_block_i/ps7_0_axi_periph/s00_mmu/inst/register_slice_inst/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@12.403ns period=24.806ns})
  Destination:            final_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@12.403ns period=24.806ns})
  Path Group:             clk_40MHz_final_block_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40MHz_final_block_clk_wiz_0_0 rise@0.000ns - clk_40MHz_final_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.164ns (39.895%)  route 0.247ns (60.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.602 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -1.120    final_block_i/clk_wiz_0/inst/clk_40MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  final_block_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2223, routed)        0.563    -0.532    final_block_i/ps7_0_axi_periph/s00_mmu/inst/register_slice_inst/aw.aw_pipe/aclk
    SLICE_X10Y50         FDRE                                         r  final_block_i/ps7_0_axi_periph/s00_mmu/inst/register_slice_inst/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.368 r  final_block_i/ps7_0_axi_periph/s00_mmu/inst/register_slice_inst/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=2, routed)           0.247    -0.120    final_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awburst[0]
    SLICE_X11Y46         FDRE                                         r  final_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.154 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.626    final_block_i/clk_wiz_0/inst/clk_40MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  final_block_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2223, routed)        0.836    -0.761    final_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X11Y46         FDRE                                         r  final_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[38]/C
                         clock pessimism              0.503    -0.258    
    SLICE_X11Y46         FDRE (Hold_fdre_C_D)         0.076    -0.182    final_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[38]
  -------------------------------------------------------------------
                         required time                          0.182    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 final_block_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@12.403ns period=24.806ns})
  Destination:            final_block_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_40MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@12.403ns period=24.806ns})
  Path Group:             clk_40MHz_final_block_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40MHz_final_block_clk_wiz_0_0 rise@0.000ns - clk_40MHz_final_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.148ns (36.754%)  route 0.255ns (63.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.602 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -1.120    final_block_i/clk_wiz_0/inst/clk_40MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  final_block_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2223, routed)        0.563    -0.532    final_block_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X12Y50         FDRE                                         r  final_block_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y50         FDRE (Prop_fdre_C_Q)         0.148    -0.384 r  final_block_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[14]/Q
                         net (fo=2, routed)           0.255    -0.129    final_block_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[11]
    SLICE_X8Y49          SRLC32E                                      r  final_block_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.154 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.626    final_block_i/clk_wiz_0/inst/clk_40MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  final_block_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2223, routed)        0.837    -0.760    final_block_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y49          SRLC32E                                      r  final_block_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
                         clock pessimism              0.503    -0.257    
    SLICE_X8Y49          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.064    -0.193    final_block_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32
  -------------------------------------------------------------------
                         required time                          0.193    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 final_block_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@12.403ns period=24.806ns})
  Destination:            final_block_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@12.403ns period=24.806ns})
  Path Group:             clk_40MHz_final_block_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40MHz_final_block_clk_wiz_0_0 rise@0.000ns - clk_40MHz_final_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.231ns (52.857%)  route 0.206ns (47.143%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.602 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -1.120    final_block_i/clk_wiz_0/inst/clk_40MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  final_block_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2223, routed)        0.588    -0.507    final_block_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X3Y49          FDRE                                         r  final_block_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.128    -0.379 r  final_block_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[4]/Q
                         net (fo=1, routed)           0.206    -0.173    final_block_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg_n_0_[4]
    SLICE_X3Y50          LUT3 (Prop_lut3_I2_O)        0.103    -0.070 r  final_block_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[4]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.070    final_block_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[4]_i_1__2_n_0
    SLICE_X3Y50          FDRE                                         r  final_block_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.154 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.626    final_block_i/clk_wiz_0/inst/clk_40MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  final_block_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2223, routed)        0.851    -0.746    final_block_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X3Y50          FDRE                                         r  final_block_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[4]/C
                         clock pessimism              0.503    -0.243    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.107    -0.136    final_block_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[4]
  -------------------------------------------------------------------
                         required time                          0.136    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 final_block_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@12.403ns period=24.806ns})
  Destination:            final_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_40MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@12.403ns period=24.806ns})
  Path Group:             clk_40MHz_final_block_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40MHz_final_block_clk_wiz_0_0 rise@0.000ns - clk_40MHz_final_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.128ns (31.900%)  route 0.273ns (68.100%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.602 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -1.120    final_block_i/clk_wiz_0/inst/clk_40MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  final_block_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2223, routed)        0.560    -0.535    final_block_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X14Y50         FDRE                                         r  final_block_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y50         FDRE (Prop_fdre_C_Q)         0.128    -0.407 r  final_block_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/Q
                         net (fo=2, routed)           0.273    -0.133    final_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[22]
    SLICE_X8Y47          SRLC32E                                      r  final_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.154 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.626    final_block_i/clk_wiz_0/inst/clk_40MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  final_block_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2223, routed)        0.837    -0.760    final_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y47          SRLC32E                                      r  final_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
                         clock pessimism              0.503    -0.257    
    SLICE_X8Y47          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.056    -0.201    final_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 final_block_i/Top_level_0/U0/threshold_output_3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@12.403ns period=24.806ns})
  Destination:            final_block_i/Top_level_0/U0/combined_threshold_output_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@12.403ns period=24.806ns})
  Path Group:             clk_40MHz_final_block_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40MHz_final_block_clk_wiz_0_0 rise@0.000ns - clk_40MHz_final_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.128ns (35.987%)  route 0.228ns (64.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.602 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -1.120    final_block_i/clk_wiz_0/inst/clk_40MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  final_block_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2223, routed)        0.556    -0.539    final_block_i/Top_level_0/U0/clk_40MHz
    SLICE_X25Y53         FDRE                                         r  final_block_i/Top_level_0/U0/threshold_output_3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y53         FDRE (Prop_fdre_C_Q)         0.128    -0.411 r  final_block_i/Top_level_0/U0/threshold_output_3_reg[4]/Q
                         net (fo=1, routed)           0.228    -0.183    final_block_i/Top_level_0/U0/threshold_output_3[4]
    SLICE_X21Y51         FDRE                                         r  final_block_i/Top_level_0/U0/combined_threshold_output_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.154 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.626    final_block_i/clk_wiz_0/inst/clk_40MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  final_block_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2223, routed)        0.828    -0.769    final_block_i/Top_level_0/U0/clk_40MHz
    SLICE_X21Y51         FDRE                                         r  final_block_i/Top_level_0/U0/combined_threshold_output_reg[20]/C
                         clock pessimism              0.498    -0.271    
    SLICE_X21Y51         FDRE (Hold_fdre_C_D)         0.017    -0.254    final_block_i/Top_level_0/U0/combined_threshold_output_reg[20]
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 final_block_i/rst_clk_wiz_0_40M/U0/SEQ/from_sys_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_40MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@12.403ns period=24.806ns})
  Destination:            final_block_i/rst_clk_wiz_0_40M/U0/SEQ/pr_dec_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@12.403ns period=24.806ns})
  Path Group:             clk_40MHz_final_block_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40MHz_final_block_clk_wiz_0_0 rise@0.000ns - clk_40MHz_final_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.227ns (51.779%)  route 0.211ns (48.221%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.602 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -1.120    final_block_i/clk_wiz_0/inst/clk_40MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  final_block_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2223, routed)        0.563    -0.532    final_block_i/rst_clk_wiz_0_40M/U0/SEQ/slowest_sync_clk
    SLICE_X21Y49         FDSE                                         r  final_block_i/rst_clk_wiz_0_40M/U0/SEQ/from_sys_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDSE (Prop_fdse_C_Q)         0.128    -0.404 r  final_block_i/rst_clk_wiz_0_40M/U0/SEQ/from_sys_reg/Q
                         net (fo=10, routed)          0.211    -0.192    final_block_i/rst_clk_wiz_0_40M/U0/SEQ/seq_cnt_en
    SLICE_X21Y50         LUT4 (Prop_lut4_I0_O)        0.099    -0.093 r  final_block_i/rst_clk_wiz_0_40M/U0/SEQ/pr_dec0/O
                         net (fo=1, routed)           0.000    -0.093    final_block_i/rst_clk_wiz_0_40M/U0/SEQ/pr_dec0__0
    SLICE_X21Y50         FDRE                                         r  final_block_i/rst_clk_wiz_0_40M/U0/SEQ/pr_dec_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.154 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.626    final_block_i/clk_wiz_0/inst/clk_40MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  final_block_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2223, routed)        0.828    -0.769    final_block_i/rst_clk_wiz_0_40M/U0/SEQ/slowest_sync_clk
    SLICE_X21Y50         FDRE                                         r  final_block_i/rst_clk_wiz_0_40M/U0/SEQ/pr_dec_reg[1]/C
                         clock pessimism              0.503    -0.266    
    SLICE_X21Y50         FDRE (Hold_fdre_C_D)         0.092    -0.174    final_block_i/rst_clk_wiz_0_40M/U0/SEQ/pr_dec_reg[1]
  -------------------------------------------------------------------
                         required time                          0.174    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 final_block_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/gen_axi.gen_read.read_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@12.403ns period=24.806ns})
  Destination:            final_block_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/gen_axi.gen_read.s_axi_rlast_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@12.403ns period=24.806ns})
  Path Group:             clk_40MHz_final_block_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40MHz_final_block_clk_wiz_0_0 rise@0.000ns - clk_40MHz_final_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.246ns (52.142%)  route 0.226ns (47.858%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.602 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -1.120    final_block_i/clk_wiz_0/inst/clk_40MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  final_block_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2223, routed)        0.586    -0.509    final_block_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/aclk
    SLICE_X0Y49          FDRE                                         r  final_block_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/gen_axi.gen_read.read_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.148    -0.361 r  final_block_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/gen_axi.gen_read.read_cnt_reg[1]/Q
                         net (fo=7, routed)           0.226    -0.135    final_block_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/gen_axi.gen_read.read_cnt_reg__0[1]
    SLICE_X0Y50          LUT6 (Prop_lut6_I2_O)        0.098    -0.037 r  final_block_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/gen_axi.gen_read.s_axi_rlast_i_i_1/O
                         net (fo=1, routed)           0.000    -0.037    final_block_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/gen_axi.gen_read.s_axi_rlast_i_i_1_n_0
    SLICE_X0Y50          FDRE                                         r  final_block_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/gen_axi.gen_read.s_axi_rlast_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.154 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.626    final_block_i/clk_wiz_0/inst/clk_40MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  final_block_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2223, routed)        0.849    -0.748    final_block_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/aclk
    SLICE_X0Y50          FDRE                                         r  final_block_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/gen_axi.gen_read.s_axi_rlast_i_reg/C
                         clock pessimism              0.503    -0.245    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.121    -0.124    final_block_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/gen_axi.gen_read.s_axi_rlast_i_reg
  -------------------------------------------------------------------
                         required time                          0.124    
                         arrival time                          -0.037    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 final_block_i/ps7_0_axi_periph/s00_mmu/inst/register_slice_inst/aw.aw_pipe/m_payload_i_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@12.403ns period=24.806ns})
  Destination:            final_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@12.403ns period=24.806ns})
  Path Group:             clk_40MHz_final_block_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40MHz_final_block_clk_wiz_0_0 rise@0.000ns - clk_40MHz_final_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.164ns (36.605%)  route 0.284ns (63.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.602 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -1.120    final_block_i/clk_wiz_0/inst/clk_40MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  final_block_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2223, routed)        0.563    -0.532    final_block_i/ps7_0_axi_periph/s00_mmu/inst/register_slice_inst/aw.aw_pipe/aclk
    SLICE_X10Y50         FDRE                                         r  final_block_i/ps7_0_axi_periph/s00_mmu/inst/register_slice_inst/aw.aw_pipe/m_payload_i_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.368 r  final_block_i/ps7_0_axi_periph/s00_mmu/inst/register_slice_inst/aw.aw_pipe/m_payload_i_reg[40]/Q
                         net (fo=2, routed)           0.284    -0.083    final_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awburst[1]
    SLICE_X11Y46         FDRE                                         r  final_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.154 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.626    final_block_i/clk_wiz_0/inst/clk_40MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  final_block_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2223, routed)        0.836    -0.761    final_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X11Y46         FDRE                                         r  final_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[39]/C
                         clock pessimism              0.503    -0.258    
    SLICE_X11Y46         FDRE (Hold_fdre_C_D)         0.078    -0.180    final_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[39]
  -------------------------------------------------------------------
                         required time                          0.180    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.097    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_40MHz_final_block_clk_wiz_0_0
Waveform(ns):       { 0.000 12.403 }
Period(ns):         24.806
Sources:            { final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         24.806      20.806     XADC_X0Y0        final_block_i/xadc_wiz_0/U0/DCLK
Min Period        n/a     BUFG/I              n/a            2.155         24.806      22.651     BUFGCTRL_X0Y16   final_block_i/clk_wiz_0/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         24.806      23.557     MMCME2_ADV_X0Y1  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         24.806      23.806     SLICE_X17Y60     final_block_i/Top_level_0/U0/combined_threshold_output_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.806      23.806     SLICE_X15Y64     final_block_i/Top_level_0/U0/combined_threshold_output_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.806      23.806     SLICE_X15Y66     final_block_i/Top_level_0/U0/combined_threshold_output_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.806      23.806     SLICE_X12Y65     final_block_i/Top_level_0/U0/combined_threshold_output_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.806      23.806     SLICE_X14Y65     final_block_i/Top_level_0/U0/combined_threshold_output_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.806      23.806     SLICE_X12Y65     final_block_i/Top_level_0/U0/combined_threshold_output_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.806      23.806     SLICE_X12Y65     final_block_i/Top_level_0/U0/combined_threshold_output_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       24.806      188.554    MMCME2_ADV_X0Y1  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         12.403      11.423     SLICE_X8Y45      final_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         12.403      11.423     SLICE_X8Y45      final_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         12.403      11.423     SLICE_X4Y44      final_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         12.403      11.423     SLICE_X4Y44      final_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         12.403      11.423     SLICE_X8Y45      final_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         12.403      11.423     SLICE_X8Y45      final_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         12.403      11.423     SLICE_X8Y46      final_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         12.403      11.423     SLICE_X8Y46      final_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         12.403      11.423     SLICE_X4Y44      final_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         12.403      11.423     SLICE_X4Y44      final_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         12.403      11.423     SLICE_X8Y45      final_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         12.403      11.423     SLICE_X8Y45      final_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         12.403      11.423     SLICE_X4Y44      final_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         12.403      11.423     SLICE_X4Y44      final_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         12.403      11.423     SLICE_X8Y45      final_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         12.403      11.423     SLICE_X8Y45      final_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         12.403      11.423     SLICE_X8Y46      final_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         12.403      11.423     SLICE_X8Y46      final_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         12.403      11.423     SLICE_X4Y44      final_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         12.403      11.423     SLICE_X4Y44      final_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_42MHz_final_block_clk_wiz_0_0
  To Clock:  clk_42MHz_final_block_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       18.040ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.202ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.407ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.040ns  (required time - arrival time)
  Source:                 final_block_i/Top_level_0/U0/cycle_3/timing_value_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_42MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@11.907ns period=23.814ns})
  Destination:            final_block_i/Top_level_0/U0/cycle_3/current_sin_value_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_42MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@11.907ns period=23.814ns})
  Path Group:             clk_42MHz_final_block_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.814ns  (clk_42MHz_final_block_clk_wiz_0_0 rise@23.814ns - clk_42MHz_final_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.313ns  (logic 1.430ns (26.914%)  route 3.883ns (73.086%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 22.430 - 23.814 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_42MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    final_block_i/clk_wiz_0/inst/clk_42MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  final_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.659    -0.734    final_block_i/Top_level_0/U0/cycle_3/clk_42MHz
    SLICE_X20Y54         FDCE                                         r  final_block_i/Top_level_0/U0/cycle_3/timing_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y54         FDCE (Prop_fdce_C_Q)         0.518    -0.216 r  final_block_i/Top_level_0/U0/cycle_3/timing_value_reg[3]/Q
                         net (fo=2, routed)           0.819     0.603    final_block_i/Top_level_0/U0/cycle_3/timing_value_reg[3]
    SLICE_X21Y55         LUT2 (Prop_lut2_I1_O)        0.124     0.727 r  final_block_i/Top_level_0/U0/cycle_3/timing_value1_carry_i_6/O
                         net (fo=1, routed)           0.000     0.727    final_block_i/Top_level_0/U0/cycle_3/timing_value1_carry_i_6_n_0
    SLICE_X21Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.277 r  final_block_i/Top_level_0/U0/cycle_3/timing_value1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.277    final_block_i/Top_level_0/U0/cycle_3/timing_value1_carry_n_0
    SLICE_X21Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.391 r  final_block_i/Top_level_0/U0/cycle_3/timing_value1_carry__0/CO[3]
                         net (fo=27, routed)          2.187     3.578    final_block_i/Top_level_0/U0/cycle_3/timing_value1_carry__0_n_0
    SLICE_X26Y52         LUT3 (Prop_lut3_I1_O)        0.124     3.702 r  final_block_i/Top_level_0/U0/cycle_3/current_sin_value[7]_i_1__1/O
                         net (fo=8, routed)           0.877     4.579    final_block_i/Top_level_0/U0/cycle_3/current_sin_value[7]_i_1__1_n_0
    SLICE_X23Y56         FDRE                                         r  final_block_i/Top_level_0/U0/cycle_3/current_sin_value_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_42MHz_final_block_clk_wiz_0_0 rise edge)
                                                     23.814    23.814 r  
    H16                                               0.000    23.814 r  clk (IN)
                         net (fo=0)                   0.000    23.814    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    25.201 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    26.363    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    19.258 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    20.857    final_block_i/clk_wiz_0/inst/clk_42MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.948 r  final_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.482    22.430    final_block_i/Top_level_0/U0/cycle_3/clk_42MHz
    SLICE_X23Y56         FDRE                                         r  final_block_i/Top_level_0/U0/cycle_3/current_sin_value_reg[2]/C
                         clock pessimism              0.487    22.917    
                         clock uncertainty           -0.093    22.824    
    SLICE_X23Y56         FDRE (Setup_fdre_C_CE)      -0.205    22.619    final_block_i/Top_level_0/U0/cycle_3/current_sin_value_reg[2]
  -------------------------------------------------------------------
                         required time                         22.619    
                         arrival time                          -4.579    
  -------------------------------------------------------------------
                         slack                                 18.040    

Slack (MET) :             18.040ns  (required time - arrival time)
  Source:                 final_block_i/Top_level_0/U0/cycle_3/timing_value_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_42MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@11.907ns period=23.814ns})
  Destination:            final_block_i/Top_level_0/U0/cycle_3/current_sin_value_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_42MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@11.907ns period=23.814ns})
  Path Group:             clk_42MHz_final_block_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.814ns  (clk_42MHz_final_block_clk_wiz_0_0 rise@23.814ns - clk_42MHz_final_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.313ns  (logic 1.430ns (26.914%)  route 3.883ns (73.086%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 22.430 - 23.814 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_42MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    final_block_i/clk_wiz_0/inst/clk_42MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  final_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.659    -0.734    final_block_i/Top_level_0/U0/cycle_3/clk_42MHz
    SLICE_X20Y54         FDCE                                         r  final_block_i/Top_level_0/U0/cycle_3/timing_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y54         FDCE (Prop_fdce_C_Q)         0.518    -0.216 r  final_block_i/Top_level_0/U0/cycle_3/timing_value_reg[3]/Q
                         net (fo=2, routed)           0.819     0.603    final_block_i/Top_level_0/U0/cycle_3/timing_value_reg[3]
    SLICE_X21Y55         LUT2 (Prop_lut2_I1_O)        0.124     0.727 r  final_block_i/Top_level_0/U0/cycle_3/timing_value1_carry_i_6/O
                         net (fo=1, routed)           0.000     0.727    final_block_i/Top_level_0/U0/cycle_3/timing_value1_carry_i_6_n_0
    SLICE_X21Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.277 r  final_block_i/Top_level_0/U0/cycle_3/timing_value1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.277    final_block_i/Top_level_0/U0/cycle_3/timing_value1_carry_n_0
    SLICE_X21Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.391 r  final_block_i/Top_level_0/U0/cycle_3/timing_value1_carry__0/CO[3]
                         net (fo=27, routed)          2.187     3.578    final_block_i/Top_level_0/U0/cycle_3/timing_value1_carry__0_n_0
    SLICE_X26Y52         LUT3 (Prop_lut3_I1_O)        0.124     3.702 r  final_block_i/Top_level_0/U0/cycle_3/current_sin_value[7]_i_1__1/O
                         net (fo=8, routed)           0.877     4.579    final_block_i/Top_level_0/U0/cycle_3/current_sin_value[7]_i_1__1_n_0
    SLICE_X23Y56         FDRE                                         r  final_block_i/Top_level_0/U0/cycle_3/current_sin_value_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_42MHz_final_block_clk_wiz_0_0 rise edge)
                                                     23.814    23.814 r  
    H16                                               0.000    23.814 r  clk (IN)
                         net (fo=0)                   0.000    23.814    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    25.201 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    26.363    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    19.258 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    20.857    final_block_i/clk_wiz_0/inst/clk_42MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.948 r  final_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.482    22.430    final_block_i/Top_level_0/U0/cycle_3/clk_42MHz
    SLICE_X23Y56         FDRE                                         r  final_block_i/Top_level_0/U0/cycle_3/current_sin_value_reg[7]/C
                         clock pessimism              0.487    22.917    
                         clock uncertainty           -0.093    22.824    
    SLICE_X23Y56         FDRE (Setup_fdre_C_CE)      -0.205    22.619    final_block_i/Top_level_0/U0/cycle_3/current_sin_value_reg[7]
  -------------------------------------------------------------------
                         required time                         22.619    
                         arrival time                          -4.579    
  -------------------------------------------------------------------
                         slack                                 18.040    

Slack (MET) :             18.162ns  (required time - arrival time)
  Source:                 final_block_i/Top_level_0/U0/cycle_4/timing_value_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_42MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@11.907ns period=23.814ns})
  Destination:            final_block_i/Top_level_0/U0/cycle_4/current_sin_value_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_42MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@11.907ns period=23.814ns})
  Path Group:             clk_42MHz_final_block_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.814ns  (clk_42MHz_final_block_clk_wiz_0_0 rise@23.814ns - clk_42MHz_final_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.132ns  (logic 1.422ns (27.710%)  route 3.710ns (72.290%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 22.475 - 23.814 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_42MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    final_block_i/clk_wiz_0/inst/clk_42MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  final_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.659    -0.734    final_block_i/Top_level_0/U0/cycle_4/clk_42MHz
    SLICE_X6Y66          FDCE                                         r  final_block_i/Top_level_0/U0/cycle_4/timing_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y66          FDCE (Prop_fdce_C_Q)         0.518    -0.216 r  final_block_i/Top_level_0/U0/cycle_4/timing_value_reg[3]/Q
                         net (fo=3, routed)           0.807     0.591    final_block_i/Top_level_0/U0/cycle_4/timing_value_reg[3]
    SLICE_X7Y67          LUT2 (Prop_lut2_I0_O)        0.124     0.715 r  final_block_i/Top_level_0/U0/cycle_4/timing_value1_carry_i_5__2/O
                         net (fo=1, routed)           0.000     0.715    final_block_i/Top_level_0/U0/cycle_4/timing_value1_carry_i_5__2_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.265 r  final_block_i/Top_level_0/U0/cycle_4/timing_value1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.265    final_block_i/Top_level_0/U0/cycle_4/timing_value1_carry_n_0
    SLICE_X7Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.379 r  final_block_i/Top_level_0/U0/cycle_4/timing_value1_carry__0/CO[3]
                         net (fo=27, routed)          1.851     3.230    final_block_i/Top_level_0/U0/cycle_4/timing_value1_carry__0_n_0
    SLICE_X10Y72         LUT3 (Prop_lut3_I1_O)        0.116     3.346 r  final_block_i/Top_level_0/U0/cycle_4/current_sin_value[7]_i_1__2/O
                         net (fo=8, routed)           1.052     4.398    final_block_i/Top_level_0/U0/cycle_4/current_sin_value[7]_i_1__2_n_0
    SLICE_X5Y69          FDRE                                         r  final_block_i/Top_level_0/U0/cycle_4/current_sin_value_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_42MHz_final_block_clk_wiz_0_0 rise edge)
                                                     23.814    23.814 r  
    H16                                               0.000    23.814 r  clk (IN)
                         net (fo=0)                   0.000    23.814    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    25.201 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    26.363    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    19.258 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    20.857    final_block_i/clk_wiz_0/inst/clk_42MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.948 r  final_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.527    22.475    final_block_i/Top_level_0/U0/cycle_4/clk_42MHz
    SLICE_X5Y69          FDRE                                         r  final_block_i/Top_level_0/U0/cycle_4/current_sin_value_reg[3]/C
                         clock pessimism              0.587    23.062    
                         clock uncertainty           -0.093    22.969    
    SLICE_X5Y69          FDRE (Setup_fdre_C_CE)      -0.409    22.560    final_block_i/Top_level_0/U0/cycle_4/current_sin_value_reg[3]
  -------------------------------------------------------------------
                         required time                         22.560    
                         arrival time                          -4.398    
  -------------------------------------------------------------------
                         slack                                 18.162    

Slack (MET) :             18.183ns  (required time - arrival time)
  Source:                 final_block_i/Top_level_0/U0/cycle_3/timing_value_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_42MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@11.907ns period=23.814ns})
  Destination:            final_block_i/Top_level_0/U0/cycle_3/current_sin_value_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_42MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@11.907ns period=23.814ns})
  Path Group:             clk_42MHz_final_block_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.814ns  (clk_42MHz_final_block_clk_wiz_0_0 rise@23.814ns - clk_42MHz_final_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.170ns  (logic 1.430ns (27.659%)  route 3.740ns (72.341%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 22.430 - 23.814 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_42MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    final_block_i/clk_wiz_0/inst/clk_42MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  final_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.659    -0.734    final_block_i/Top_level_0/U0/cycle_3/clk_42MHz
    SLICE_X20Y54         FDCE                                         r  final_block_i/Top_level_0/U0/cycle_3/timing_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y54         FDCE (Prop_fdce_C_Q)         0.518    -0.216 r  final_block_i/Top_level_0/U0/cycle_3/timing_value_reg[3]/Q
                         net (fo=2, routed)           0.819     0.603    final_block_i/Top_level_0/U0/cycle_3/timing_value_reg[3]
    SLICE_X21Y55         LUT2 (Prop_lut2_I1_O)        0.124     0.727 r  final_block_i/Top_level_0/U0/cycle_3/timing_value1_carry_i_6/O
                         net (fo=1, routed)           0.000     0.727    final_block_i/Top_level_0/U0/cycle_3/timing_value1_carry_i_6_n_0
    SLICE_X21Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.277 r  final_block_i/Top_level_0/U0/cycle_3/timing_value1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.277    final_block_i/Top_level_0/U0/cycle_3/timing_value1_carry_n_0
    SLICE_X21Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.391 r  final_block_i/Top_level_0/U0/cycle_3/timing_value1_carry__0/CO[3]
                         net (fo=27, routed)          2.187     3.578    final_block_i/Top_level_0/U0/cycle_3/timing_value1_carry__0_n_0
    SLICE_X26Y52         LUT3 (Prop_lut3_I1_O)        0.124     3.702 r  final_block_i/Top_level_0/U0/cycle_3/current_sin_value[7]_i_1__1/O
                         net (fo=8, routed)           0.734     4.436    final_block_i/Top_level_0/U0/cycle_3/current_sin_value[7]_i_1__1_n_0
    SLICE_X22Y54         FDRE                                         r  final_block_i/Top_level_0/U0/cycle_3/current_sin_value_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_42MHz_final_block_clk_wiz_0_0 rise edge)
                                                     23.814    23.814 r  
    H16                                               0.000    23.814 r  clk (IN)
                         net (fo=0)                   0.000    23.814    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    25.201 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    26.363    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    19.258 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    20.857    final_block_i/clk_wiz_0/inst/clk_42MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.948 r  final_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.482    22.430    final_block_i/Top_level_0/U0/cycle_3/clk_42MHz
    SLICE_X22Y54         FDRE                                         r  final_block_i/Top_level_0/U0/cycle_3/current_sin_value_reg[6]/C
                         clock pessimism              0.487    22.917    
                         clock uncertainty           -0.093    22.824    
    SLICE_X22Y54         FDRE (Setup_fdre_C_CE)      -0.205    22.619    final_block_i/Top_level_0/U0/cycle_3/current_sin_value_reg[6]
  -------------------------------------------------------------------
                         required time                         22.619    
                         arrival time                          -4.436    
  -------------------------------------------------------------------
                         slack                                 18.183    

Slack (MET) :             18.183ns  (required time - arrival time)
  Source:                 final_block_i/Top_level_0/U0/cycle_3/timing_value_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_42MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@11.907ns period=23.814ns})
  Destination:            final_block_i/Top_level_0/U0/cycle_3/current_sin_value_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_42MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@11.907ns period=23.814ns})
  Path Group:             clk_42MHz_final_block_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.814ns  (clk_42MHz_final_block_clk_wiz_0_0 rise@23.814ns - clk_42MHz_final_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.170ns  (logic 1.430ns (27.660%)  route 3.740ns (72.340%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 22.430 - 23.814 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_42MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    final_block_i/clk_wiz_0/inst/clk_42MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  final_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.659    -0.734    final_block_i/Top_level_0/U0/cycle_3/clk_42MHz
    SLICE_X20Y54         FDCE                                         r  final_block_i/Top_level_0/U0/cycle_3/timing_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y54         FDCE (Prop_fdce_C_Q)         0.518    -0.216 r  final_block_i/Top_level_0/U0/cycle_3/timing_value_reg[3]/Q
                         net (fo=2, routed)           0.819     0.603    final_block_i/Top_level_0/U0/cycle_3/timing_value_reg[3]
    SLICE_X21Y55         LUT2 (Prop_lut2_I1_O)        0.124     0.727 r  final_block_i/Top_level_0/U0/cycle_3/timing_value1_carry_i_6/O
                         net (fo=1, routed)           0.000     0.727    final_block_i/Top_level_0/U0/cycle_3/timing_value1_carry_i_6_n_0
    SLICE_X21Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.277 r  final_block_i/Top_level_0/U0/cycle_3/timing_value1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.277    final_block_i/Top_level_0/U0/cycle_3/timing_value1_carry_n_0
    SLICE_X21Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.391 r  final_block_i/Top_level_0/U0/cycle_3/timing_value1_carry__0/CO[3]
                         net (fo=27, routed)          2.187     3.578    final_block_i/Top_level_0/U0/cycle_3/timing_value1_carry__0_n_0
    SLICE_X26Y52         LUT3 (Prop_lut3_I1_O)        0.124     3.702 r  final_block_i/Top_level_0/U0/cycle_3/current_sin_value[7]_i_1__1/O
                         net (fo=8, routed)           0.734     4.436    final_block_i/Top_level_0/U0/cycle_3/current_sin_value[7]_i_1__1_n_0
    SLICE_X22Y53         FDRE                                         r  final_block_i/Top_level_0/U0/cycle_3/current_sin_value_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_42MHz_final_block_clk_wiz_0_0 rise edge)
                                                     23.814    23.814 r  
    H16                                               0.000    23.814 r  clk (IN)
                         net (fo=0)                   0.000    23.814    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    25.201 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    26.363    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    19.258 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    20.857    final_block_i/clk_wiz_0/inst/clk_42MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.948 r  final_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.482    22.430    final_block_i/Top_level_0/U0/cycle_3/clk_42MHz
    SLICE_X22Y53         FDRE                                         r  final_block_i/Top_level_0/U0/cycle_3/current_sin_value_reg[0]/C
                         clock pessimism              0.487    22.917    
                         clock uncertainty           -0.093    22.824    
    SLICE_X22Y53         FDRE (Setup_fdre_C_CE)      -0.205    22.619    final_block_i/Top_level_0/U0/cycle_3/current_sin_value_reg[0]
  -------------------------------------------------------------------
                         required time                         22.619    
                         arrival time                          -4.436    
  -------------------------------------------------------------------
                         slack                                 18.183    

Slack (MET) :             18.183ns  (required time - arrival time)
  Source:                 final_block_i/Top_level_0/U0/cycle_3/timing_value_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_42MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@11.907ns period=23.814ns})
  Destination:            final_block_i/Top_level_0/U0/cycle_3/current_sin_value_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_42MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@11.907ns period=23.814ns})
  Path Group:             clk_42MHz_final_block_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.814ns  (clk_42MHz_final_block_clk_wiz_0_0 rise@23.814ns - clk_42MHz_final_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.170ns  (logic 1.430ns (27.660%)  route 3.740ns (72.340%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 22.430 - 23.814 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_42MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    final_block_i/clk_wiz_0/inst/clk_42MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  final_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.659    -0.734    final_block_i/Top_level_0/U0/cycle_3/clk_42MHz
    SLICE_X20Y54         FDCE                                         r  final_block_i/Top_level_0/U0/cycle_3/timing_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y54         FDCE (Prop_fdce_C_Q)         0.518    -0.216 r  final_block_i/Top_level_0/U0/cycle_3/timing_value_reg[3]/Q
                         net (fo=2, routed)           0.819     0.603    final_block_i/Top_level_0/U0/cycle_3/timing_value_reg[3]
    SLICE_X21Y55         LUT2 (Prop_lut2_I1_O)        0.124     0.727 r  final_block_i/Top_level_0/U0/cycle_3/timing_value1_carry_i_6/O
                         net (fo=1, routed)           0.000     0.727    final_block_i/Top_level_0/U0/cycle_3/timing_value1_carry_i_6_n_0
    SLICE_X21Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.277 r  final_block_i/Top_level_0/U0/cycle_3/timing_value1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.277    final_block_i/Top_level_0/U0/cycle_3/timing_value1_carry_n_0
    SLICE_X21Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.391 r  final_block_i/Top_level_0/U0/cycle_3/timing_value1_carry__0/CO[3]
                         net (fo=27, routed)          2.187     3.578    final_block_i/Top_level_0/U0/cycle_3/timing_value1_carry__0_n_0
    SLICE_X26Y52         LUT3 (Prop_lut3_I1_O)        0.124     3.702 r  final_block_i/Top_level_0/U0/cycle_3/current_sin_value[7]_i_1__1/O
                         net (fo=8, routed)           0.734     4.436    final_block_i/Top_level_0/U0/cycle_3/current_sin_value[7]_i_1__1_n_0
    SLICE_X22Y53         FDRE                                         r  final_block_i/Top_level_0/U0/cycle_3/current_sin_value_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_42MHz_final_block_clk_wiz_0_0 rise edge)
                                                     23.814    23.814 r  
    H16                                               0.000    23.814 r  clk (IN)
                         net (fo=0)                   0.000    23.814    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    25.201 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    26.363    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    19.258 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    20.857    final_block_i/clk_wiz_0/inst/clk_42MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.948 r  final_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.482    22.430    final_block_i/Top_level_0/U0/cycle_3/clk_42MHz
    SLICE_X22Y53         FDRE                                         r  final_block_i/Top_level_0/U0/cycle_3/current_sin_value_reg[4]/C
                         clock pessimism              0.487    22.917    
                         clock uncertainty           -0.093    22.824    
    SLICE_X22Y53         FDRE (Setup_fdre_C_CE)      -0.205    22.619    final_block_i/Top_level_0/U0/cycle_3/current_sin_value_reg[4]
  -------------------------------------------------------------------
                         required time                         22.619    
                         arrival time                          -4.436    
  -------------------------------------------------------------------
                         slack                                 18.183    

Slack (MET) :             18.221ns  (required time - arrival time)
  Source:                 final_block_i/Top_level_0/U0/cycle_4/timing_value_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_42MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@11.907ns period=23.814ns})
  Destination:            final_block_i/Top_level_0/U0/cycle_4/current_sin_value_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_42MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@11.907ns period=23.814ns})
  Path Group:             clk_42MHz_final_block_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.814ns  (clk_42MHz_final_block_clk_wiz_0_0 rise@23.814ns - clk_42MHz_final_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.069ns  (logic 1.422ns (28.053%)  route 3.647ns (71.947%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 22.435 - 23.814 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_42MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    final_block_i/clk_wiz_0/inst/clk_42MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  final_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.659    -0.734    final_block_i/Top_level_0/U0/cycle_4/clk_42MHz
    SLICE_X6Y66          FDCE                                         r  final_block_i/Top_level_0/U0/cycle_4/timing_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y66          FDCE (Prop_fdce_C_Q)         0.518    -0.216 r  final_block_i/Top_level_0/U0/cycle_4/timing_value_reg[3]/Q
                         net (fo=3, routed)           0.807     0.591    final_block_i/Top_level_0/U0/cycle_4/timing_value_reg[3]
    SLICE_X7Y67          LUT2 (Prop_lut2_I0_O)        0.124     0.715 r  final_block_i/Top_level_0/U0/cycle_4/timing_value1_carry_i_5__2/O
                         net (fo=1, routed)           0.000     0.715    final_block_i/Top_level_0/U0/cycle_4/timing_value1_carry_i_5__2_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.265 r  final_block_i/Top_level_0/U0/cycle_4/timing_value1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.265    final_block_i/Top_level_0/U0/cycle_4/timing_value1_carry_n_0
    SLICE_X7Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.379 r  final_block_i/Top_level_0/U0/cycle_4/timing_value1_carry__0/CO[3]
                         net (fo=27, routed)          1.851     3.230    final_block_i/Top_level_0/U0/cycle_4/timing_value1_carry__0_n_0
    SLICE_X10Y72         LUT3 (Prop_lut3_I1_O)        0.116     3.346 r  final_block_i/Top_level_0/U0/cycle_4/current_sin_value[7]_i_1__2/O
                         net (fo=8, routed)           0.989     4.335    final_block_i/Top_level_0/U0/cycle_4/current_sin_value[7]_i_1__2_n_0
    SLICE_X10Y66         FDRE                                         r  final_block_i/Top_level_0/U0/cycle_4/current_sin_value_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_42MHz_final_block_clk_wiz_0_0 rise edge)
                                                     23.814    23.814 r  
    H16                                               0.000    23.814 r  clk (IN)
                         net (fo=0)                   0.000    23.814    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    25.201 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    26.363    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    19.258 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    20.857    final_block_i/clk_wiz_0/inst/clk_42MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.948 r  final_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.487    22.435    final_block_i/Top_level_0/U0/cycle_4/clk_42MHz
    SLICE_X10Y66         FDRE                                         r  final_block_i/Top_level_0/U0/cycle_4/current_sin_value_reg[7]/C
                         clock pessimism              0.587    23.022    
                         clock uncertainty           -0.093    22.929    
    SLICE_X10Y66         FDRE (Setup_fdre_C_CE)      -0.373    22.556    final_block_i/Top_level_0/U0/cycle_4/current_sin_value_reg[7]
  -------------------------------------------------------------------
                         required time                         22.556    
                         arrival time                          -4.335    
  -------------------------------------------------------------------
                         slack                                 18.221    

Slack (MET) :             18.223ns  (required time - arrival time)
  Source:                 final_block_i/Top_level_0/U0/cycle_4/timing_value_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_42MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@11.907ns period=23.814ns})
  Destination:            final_block_i/Top_level_0/U0/cycle_4/current_sin_value_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_42MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@11.907ns period=23.814ns})
  Path Group:             clk_42MHz_final_block_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.814ns  (clk_42MHz_final_block_clk_wiz_0_0 rise@23.814ns - clk_42MHz_final_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.031ns  (logic 1.422ns (28.264%)  route 3.609ns (71.736%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 22.435 - 23.814 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_42MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    final_block_i/clk_wiz_0/inst/clk_42MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  final_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.659    -0.734    final_block_i/Top_level_0/U0/cycle_4/clk_42MHz
    SLICE_X6Y66          FDCE                                         r  final_block_i/Top_level_0/U0/cycle_4/timing_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y66          FDCE (Prop_fdce_C_Q)         0.518    -0.216 r  final_block_i/Top_level_0/U0/cycle_4/timing_value_reg[3]/Q
                         net (fo=3, routed)           0.807     0.591    final_block_i/Top_level_0/U0/cycle_4/timing_value_reg[3]
    SLICE_X7Y67          LUT2 (Prop_lut2_I0_O)        0.124     0.715 r  final_block_i/Top_level_0/U0/cycle_4/timing_value1_carry_i_5__2/O
                         net (fo=1, routed)           0.000     0.715    final_block_i/Top_level_0/U0/cycle_4/timing_value1_carry_i_5__2_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.265 r  final_block_i/Top_level_0/U0/cycle_4/timing_value1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.265    final_block_i/Top_level_0/U0/cycle_4/timing_value1_carry_n_0
    SLICE_X7Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.379 r  final_block_i/Top_level_0/U0/cycle_4/timing_value1_carry__0/CO[3]
                         net (fo=27, routed)          1.851     3.230    final_block_i/Top_level_0/U0/cycle_4/timing_value1_carry__0_n_0
    SLICE_X10Y72         LUT3 (Prop_lut3_I1_O)        0.116     3.346 r  final_block_i/Top_level_0/U0/cycle_4/current_sin_value[7]_i_1__2/O
                         net (fo=8, routed)           0.951     4.297    final_block_i/Top_level_0/U0/cycle_4/current_sin_value[7]_i_1__2_n_0
    SLICE_X9Y66          FDRE                                         r  final_block_i/Top_level_0/U0/cycle_4/current_sin_value_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_42MHz_final_block_clk_wiz_0_0 rise edge)
                                                     23.814    23.814 r  
    H16                                               0.000    23.814 r  clk (IN)
                         net (fo=0)                   0.000    23.814    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    25.201 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    26.363    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    19.258 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    20.857    final_block_i/clk_wiz_0/inst/clk_42MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.948 r  final_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.487    22.435    final_block_i/Top_level_0/U0/cycle_4/clk_42MHz
    SLICE_X9Y66          FDRE                                         r  final_block_i/Top_level_0/U0/cycle_4/current_sin_value_reg[0]/C
                         clock pessimism              0.587    23.022    
                         clock uncertainty           -0.093    22.929    
    SLICE_X9Y66          FDRE (Setup_fdre_C_CE)      -0.409    22.520    final_block_i/Top_level_0/U0/cycle_4/current_sin_value_reg[0]
  -------------------------------------------------------------------
                         required time                         22.520    
                         arrival time                          -4.297    
  -------------------------------------------------------------------
                         slack                                 18.223    

Slack (MET) :             18.326ns  (required time - arrival time)
  Source:                 final_block_i/Top_level_0/U0/cycle_3/timing_value_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_42MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@11.907ns period=23.814ns})
  Destination:            final_block_i/Top_level_0/U0/cycle_3/current_sin_value_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_42MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@11.907ns period=23.814ns})
  Path Group:             clk_42MHz_final_block_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.814ns  (clk_42MHz_final_block_clk_wiz_0_0 rise@23.814ns - clk_42MHz_final_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.028ns  (logic 1.430ns (28.442%)  route 3.598ns (71.558%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 22.431 - 23.814 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_42MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    final_block_i/clk_wiz_0/inst/clk_42MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  final_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.659    -0.734    final_block_i/Top_level_0/U0/cycle_3/clk_42MHz
    SLICE_X20Y54         FDCE                                         r  final_block_i/Top_level_0/U0/cycle_3/timing_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y54         FDCE (Prop_fdce_C_Q)         0.518    -0.216 r  final_block_i/Top_level_0/U0/cycle_3/timing_value_reg[3]/Q
                         net (fo=2, routed)           0.819     0.603    final_block_i/Top_level_0/U0/cycle_3/timing_value_reg[3]
    SLICE_X21Y55         LUT2 (Prop_lut2_I1_O)        0.124     0.727 r  final_block_i/Top_level_0/U0/cycle_3/timing_value1_carry_i_6/O
                         net (fo=1, routed)           0.000     0.727    final_block_i/Top_level_0/U0/cycle_3/timing_value1_carry_i_6_n_0
    SLICE_X21Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.277 r  final_block_i/Top_level_0/U0/cycle_3/timing_value1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.277    final_block_i/Top_level_0/U0/cycle_3/timing_value1_carry_n_0
    SLICE_X21Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.391 r  final_block_i/Top_level_0/U0/cycle_3/timing_value1_carry__0/CO[3]
                         net (fo=27, routed)          2.187     3.578    final_block_i/Top_level_0/U0/cycle_3/timing_value1_carry__0_n_0
    SLICE_X26Y52         LUT3 (Prop_lut3_I1_O)        0.124     3.702 r  final_block_i/Top_level_0/U0/cycle_3/current_sin_value[7]_i_1__1/O
                         net (fo=8, routed)           0.592     4.294    final_block_i/Top_level_0/U0/cycle_3/current_sin_value[7]_i_1__1_n_0
    SLICE_X23Y51         FDRE                                         r  final_block_i/Top_level_0/U0/cycle_3/current_sin_value_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_42MHz_final_block_clk_wiz_0_0 rise edge)
                                                     23.814    23.814 r  
    H16                                               0.000    23.814 r  clk (IN)
                         net (fo=0)                   0.000    23.814    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    25.201 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    26.363    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    19.258 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    20.857    final_block_i/clk_wiz_0/inst/clk_42MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.948 r  final_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.483    22.431    final_block_i/Top_level_0/U0/cycle_3/clk_42MHz
    SLICE_X23Y51         FDRE                                         r  final_block_i/Top_level_0/U0/cycle_3/current_sin_value_reg[1]/C
                         clock pessimism              0.487    22.918    
                         clock uncertainty           -0.093    22.825    
    SLICE_X23Y51         FDRE (Setup_fdre_C_CE)      -0.205    22.620    final_block_i/Top_level_0/U0/cycle_3/current_sin_value_reg[1]
  -------------------------------------------------------------------
                         required time                         22.620    
                         arrival time                          -4.294    
  -------------------------------------------------------------------
                         slack                                 18.326    

Slack (MET) :             18.326ns  (required time - arrival time)
  Source:                 final_block_i/Top_level_0/U0/cycle_3/timing_value_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_42MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@11.907ns period=23.814ns})
  Destination:            final_block_i/Top_level_0/U0/cycle_3/current_sin_value_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_42MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@11.907ns period=23.814ns})
  Path Group:             clk_42MHz_final_block_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.814ns  (clk_42MHz_final_block_clk_wiz_0_0 rise@23.814ns - clk_42MHz_final_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.028ns  (logic 1.430ns (28.442%)  route 3.598ns (71.558%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 22.431 - 23.814 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_42MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    final_block_i/clk_wiz_0/inst/clk_42MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  final_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.659    -0.734    final_block_i/Top_level_0/U0/cycle_3/clk_42MHz
    SLICE_X20Y54         FDCE                                         r  final_block_i/Top_level_0/U0/cycle_3/timing_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y54         FDCE (Prop_fdce_C_Q)         0.518    -0.216 r  final_block_i/Top_level_0/U0/cycle_3/timing_value_reg[3]/Q
                         net (fo=2, routed)           0.819     0.603    final_block_i/Top_level_0/U0/cycle_3/timing_value_reg[3]
    SLICE_X21Y55         LUT2 (Prop_lut2_I1_O)        0.124     0.727 r  final_block_i/Top_level_0/U0/cycle_3/timing_value1_carry_i_6/O
                         net (fo=1, routed)           0.000     0.727    final_block_i/Top_level_0/U0/cycle_3/timing_value1_carry_i_6_n_0
    SLICE_X21Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.277 r  final_block_i/Top_level_0/U0/cycle_3/timing_value1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.277    final_block_i/Top_level_0/U0/cycle_3/timing_value1_carry_n_0
    SLICE_X21Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.391 r  final_block_i/Top_level_0/U0/cycle_3/timing_value1_carry__0/CO[3]
                         net (fo=27, routed)          2.187     3.578    final_block_i/Top_level_0/U0/cycle_3/timing_value1_carry__0_n_0
    SLICE_X26Y52         LUT3 (Prop_lut3_I1_O)        0.124     3.702 r  final_block_i/Top_level_0/U0/cycle_3/current_sin_value[7]_i_1__1/O
                         net (fo=8, routed)           0.592     4.294    final_block_i/Top_level_0/U0/cycle_3/current_sin_value[7]_i_1__1_n_0
    SLICE_X23Y51         FDRE                                         r  final_block_i/Top_level_0/U0/cycle_3/current_sin_value_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_42MHz_final_block_clk_wiz_0_0 rise edge)
                                                     23.814    23.814 r  
    H16                                               0.000    23.814 r  clk (IN)
                         net (fo=0)                   0.000    23.814    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    25.201 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    26.363    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    19.258 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    20.857    final_block_i/clk_wiz_0/inst/clk_42MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.948 r  final_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.483    22.431    final_block_i/Top_level_0/U0/cycle_3/clk_42MHz
    SLICE_X23Y51         FDRE                                         r  final_block_i/Top_level_0/U0/cycle_3/current_sin_value_reg[3]/C
                         clock pessimism              0.487    22.918    
                         clock uncertainty           -0.093    22.825    
    SLICE_X23Y51         FDRE (Setup_fdre_C_CE)      -0.205    22.620    final_block_i/Top_level_0/U0/cycle_3/current_sin_value_reg[3]
  -------------------------------------------------------------------
                         required time                         22.620    
                         arrival time                          -4.294    
  -------------------------------------------------------------------
                         slack                                 18.326    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 final_block_i/Top_level_0/U0/cycle_2/memory_value_reg_rep_rep[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_42MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@11.907ns period=23.814ns})
  Destination:            final_block_i/Top_level_0/U0/cycle_2/current_sin_value_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_42MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@11.907ns period=23.814ns})
  Path Group:             clk_42MHz_final_block_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_42MHz_final_block_clk_wiz_0_0 rise@0.000ns - clk_42MHz_final_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.783%)  route 0.142ns (43.217%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_42MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    final_block_i/clk_wiz_0/inst/clk_42MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  final_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.553    -0.542    final_block_i/Top_level_0/U0/cycle_2/clk_42MHz
    SLICE_X15Y67         FDCE                                         r  final_block_i/Top_level_0/U0/cycle_2/memory_value_reg_rep_rep[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y67         FDCE (Prop_fdce_C_Q)         0.141    -0.401 r  final_block_i/Top_level_0/U0/cycle_2/memory_value_reg_rep_rep[7]/Q
                         net (fo=13, routed)          0.142    -0.259    final_block_i/Top_level_0/U0/cycle_2/memory_value_reg_rep_rep[7]
    SLICE_X17Y66         LUT6 (Prop_lut6_I4_O)        0.045    -0.214 r  final_block_i/Top_level_0/U0/cycle_2/current_sin_value[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    final_block_i/Top_level_0/U0/cycle_2/current_sin_value[3]_i_1_n_0
    SLICE_X17Y66         FDRE                                         r  final_block_i/Top_level_0/U0/cycle_2/current_sin_value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_42MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    final_block_i/clk_wiz_0/inst/clk_42MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  final_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.821    -0.776    final_block_i/Top_level_0/U0/cycle_2/clk_42MHz
    SLICE_X17Y66         FDRE                                         r  final_block_i/Top_level_0/U0/cycle_2/current_sin_value_reg[3]/C
                         clock pessimism              0.269    -0.508    
    SLICE_X17Y66         FDRE (Hold_fdre_C_D)         0.092    -0.416    final_block_i/Top_level_0/U0/cycle_2/current_sin_value_reg[3]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 final_block_i/Top_level_0/U0/cycle_3/memory_value_reg_rep_rep[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_42MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@11.907ns period=23.814ns})
  Destination:            final_block_i/Top_level_0/U0/cycle_3/current_sin_value_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_42MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@11.907ns period=23.814ns})
  Path Group:             clk_42MHz_final_block_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_42MHz_final_block_clk_wiz_0_0 rise@0.000ns - clk_42MHz_final_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.209ns (62.794%)  route 0.124ns (37.206%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_42MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    final_block_i/clk_wiz_0/inst/clk_42MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  final_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.557    -0.538    final_block_i/Top_level_0/U0/cycle_3/clk_42MHz
    SLICE_X24Y52         FDCE                                         r  final_block_i/Top_level_0/U0/cycle_3/memory_value_reg_rep_rep[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y52         FDCE (Prop_fdce_C_Q)         0.164    -0.374 r  final_block_i/Top_level_0/U0/cycle_3/memory_value_reg_rep_rep[7]/Q
                         net (fo=13, routed)          0.124    -0.250    final_block_i/Top_level_0/U0/cycle_3/memory_value_reg_rep_rep[7]
    SLICE_X23Y51         LUT6 (Prop_lut6_I4_O)        0.045    -0.205 r  final_block_i/Top_level_0/U0/cycle_3/current_sin_value[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.205    final_block_i/Top_level_0/U0/cycle_3/current_sin_value[1]_i_1_n_0
    SLICE_X23Y51         FDRE                                         r  final_block_i/Top_level_0/U0/cycle_3/current_sin_value_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_42MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    final_block_i/clk_wiz_0/inst/clk_42MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  final_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.826    -0.771    final_block_i/Top_level_0/U0/cycle_3/clk_42MHz
    SLICE_X23Y51         FDRE                                         r  final_block_i/Top_level_0/U0/cycle_3/current_sin_value_reg[1]/C
                         clock pessimism              0.250    -0.522    
    SLICE_X23Y51         FDRE (Hold_fdre_C_D)         0.092    -0.430    final_block_i/Top_level_0/U0/cycle_3/current_sin_value_reg[1]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 final_block_i/Top_level_0/U0/cycle_3/memory_value_reg_rep_rep[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_42MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@11.907ns period=23.814ns})
  Destination:            final_block_i/Top_level_0/U0/cycle_3/current_sin_value_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_42MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@11.907ns period=23.814ns})
  Path Group:             clk_42MHz_final_block_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_42MHz_final_block_clk_wiz_0_0 rise@0.000ns - clk_42MHz_final_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.233%)  route 0.127ns (37.767%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_42MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    final_block_i/clk_wiz_0/inst/clk_42MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  final_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.557    -0.538    final_block_i/Top_level_0/U0/cycle_3/clk_42MHz
    SLICE_X24Y52         FDCE                                         r  final_block_i/Top_level_0/U0/cycle_3/memory_value_reg_rep_rep[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y52         FDCE (Prop_fdce_C_Q)         0.164    -0.374 r  final_block_i/Top_level_0/U0/cycle_3/memory_value_reg_rep_rep[7]/Q
                         net (fo=13, routed)          0.127    -0.247    final_block_i/Top_level_0/U0/cycle_3/memory_value_reg_rep_rep[7]
    SLICE_X23Y51         LUT6 (Prop_lut6_I4_O)        0.045    -0.202 r  final_block_i/Top_level_0/U0/cycle_3/current_sin_value[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    final_block_i/Top_level_0/U0/cycle_3/current_sin_value[3]_i_1_n_0
    SLICE_X23Y51         FDRE                                         r  final_block_i/Top_level_0/U0/cycle_3/current_sin_value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_42MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    final_block_i/clk_wiz_0/inst/clk_42MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  final_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.826    -0.771    final_block_i/Top_level_0/U0/cycle_3/clk_42MHz
    SLICE_X23Y51         FDRE                                         r  final_block_i/Top_level_0/U0/cycle_3/current_sin_value_reg[3]/C
                         clock pessimism              0.250    -0.522    
    SLICE_X23Y51         FDRE (Hold_fdre_C_D)         0.092    -0.430    final_block_i/Top_level_0/U0/cycle_3/current_sin_value_reg[3]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 final_block_i/Top_level_0/U0/cycle_4/memory_value_reg_rep_rep[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_42MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@11.907ns period=23.814ns})
  Destination:            final_block_i/Top_level_0/U0/cycle_4/current_sin_value_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_42MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@11.907ns period=23.814ns})
  Path Group:             clk_42MHz_final_block_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_42MHz_final_block_clk_wiz_0_0 rise@0.000ns - clk_42MHz_final_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.532%)  route 0.175ns (48.468%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_42MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    final_block_i/clk_wiz_0/inst/clk_42MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  final_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.554    -0.541    final_block_i/Top_level_0/U0/cycle_4/clk_42MHz
    SLICE_X7Y69          FDCE                                         r  final_block_i/Top_level_0/U0/cycle_4/memory_value_reg_rep_rep[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDCE (Prop_fdce_C_Q)         0.141    -0.400 r  final_block_i/Top_level_0/U0/cycle_4/memory_value_reg_rep_rep[7]/Q
                         net (fo=13, routed)          0.175    -0.225    final_block_i/Top_level_0/U0/cycle_4/memory_value_reg_rep_rep[7]
    SLICE_X9Y68          LUT6 (Prop_lut6_I4_O)        0.045    -0.180 r  final_block_i/Top_level_0/U0/cycle_4/current_sin_value[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.180    final_block_i/Top_level_0/U0/cycle_4/current_sin_value[1]_i_1_n_0
    SLICE_X9Y68          FDRE                                         r  final_block_i/Top_level_0/U0/cycle_4/current_sin_value_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_42MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    final_block_i/clk_wiz_0/inst/clk_42MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  final_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.822    -0.775    final_block_i/Top_level_0/U0/cycle_4/clk_42MHz
    SLICE_X9Y68          FDRE                                         r  final_block_i/Top_level_0/U0/cycle_4/current_sin_value_reg[1]/C
                         clock pessimism              0.269    -0.507    
    SLICE_X9Y68          FDRE (Hold_fdre_C_D)         0.092    -0.415    final_block_i/Top_level_0/U0/cycle_4/current_sin_value_reg[1]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 final_block_i/Top_level_0/U0/cycle_3/memory_value_reg_rep_rep[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_42MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@11.907ns period=23.814ns})
  Destination:            final_block_i/Top_level_0/U0/cycle_3/memory_value_reg_rep_rep[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_42MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@11.907ns period=23.814ns})
  Path Group:             clk_42MHz_final_block_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_42MHz_final_block_clk_wiz_0_0 rise@0.000ns - clk_42MHz_final_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.209ns (56.020%)  route 0.164ns (43.980%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_42MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    final_block_i/clk_wiz_0/inst/clk_42MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  final_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.557    -0.538    final_block_i/Top_level_0/U0/cycle_3/clk_42MHz
    SLICE_X24Y52         FDCE                                         r  final_block_i/Top_level_0/U0/cycle_3/memory_value_reg_rep_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y52         FDCE (Prop_fdce_C_Q)         0.164    -0.374 r  final_block_i/Top_level_0/U0/cycle_3/memory_value_reg_rep_rep[2]/Q
                         net (fo=58, routed)          0.164    -0.209    final_block_i/Top_level_0/U0/cycle_3/memory_value_reg_rep_rep[2]
    SLICE_X25Y52         LUT6 (Prop_lut6_I4_O)        0.045    -0.164 r  final_block_i/Top_level_0/U0/cycle_3/memory_value_rep_rep[4]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.164    final_block_i/Top_level_0/U0/cycle_3/p_0_in__1[4]
    SLICE_X25Y52         FDCE                                         r  final_block_i/Top_level_0/U0/cycle_3/memory_value_reg_rep_rep[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_42MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    final_block_i/clk_wiz_0/inst/clk_42MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  final_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.826    -0.771    final_block_i/Top_level_0/U0/cycle_3/clk_42MHz
    SLICE_X25Y52         FDCE                                         r  final_block_i/Top_level_0/U0/cycle_3/memory_value_reg_rep_rep[4]/C
                         clock pessimism              0.247    -0.525    
    SLICE_X25Y52         FDCE (Hold_fdce_C_D)         0.091    -0.434    final_block_i/Top_level_0/U0/cycle_3/memory_value_reg_rep_rep[4]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 final_block_i/Top_level_0/U0/cycle_2/memory_value_reg_rep_rep[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_42MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@11.907ns period=23.814ns})
  Destination:            final_block_i/Top_level_0/U0/cycle_2/memory_value_reg_rep_rep[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_42MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@11.907ns period=23.814ns})
  Path Group:             clk_42MHz_final_block_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_42MHz_final_block_clk_wiz_0_0 rise@0.000ns - clk_42MHz_final_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.186ns (45.374%)  route 0.224ns (54.626%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_42MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    final_block_i/clk_wiz_0/inst/clk_42MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  final_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.553    -0.542    final_block_i/Top_level_0/U0/cycle_2/clk_42MHz
    SLICE_X18Y67         FDCE                                         r  final_block_i/Top_level_0/U0/cycle_2/memory_value_reg_rep_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y67         FDCE (Prop_fdce_C_Q)         0.141    -0.401 r  final_block_i/Top_level_0/U0/cycle_2/memory_value_reg_rep_rep[0]/Q
                         net (fo=50, routed)          0.224    -0.177    final_block_i/Top_level_0/U0/cycle_2/memory_value_reg_rep_rep[0]
    SLICE_X16Y67         LUT6 (Prop_lut6_I3_O)        0.045    -0.132 r  final_block_i/Top_level_0/U0/cycle_2/memory_value_rep_rep[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.132    final_block_i/Top_level_0/U0/cycle_2/p_0_in__0[4]
    SLICE_X16Y67         FDCE                                         r  final_block_i/Top_level_0/U0/cycle_2/memory_value_reg_rep_rep[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_42MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    final_block_i/clk_wiz_0/inst/clk_42MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  final_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.820    -0.777    final_block_i/Top_level_0/U0/cycle_2/clk_42MHz
    SLICE_X16Y67         FDCE                                         r  final_block_i/Top_level_0/U0/cycle_2/memory_value_reg_rep_rep[4]/C
                         clock pessimism              0.250    -0.528    
    SLICE_X16Y67         FDCE (Hold_fdce_C_D)         0.121    -0.407    final_block_i/Top_level_0/U0/cycle_2/memory_value_reg_rep_rep[4]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 final_block_i/Top_level_0/U0/cycle_4/memory_value_reg_rep_rep[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_42MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@11.907ns period=23.814ns})
  Destination:            final_block_i/Top_level_0/U0/cycle_4/current_sin_value_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_42MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@11.907ns period=23.814ns})
  Path Group:             clk_42MHz_final_block_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_42MHz_final_block_clk_wiz_0_0 rise@0.000ns - clk_42MHz_final_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.226ns (52.522%)  route 0.204ns (47.478%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_42MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    final_block_i/clk_wiz_0/inst/clk_42MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  final_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.554    -0.541    final_block_i/Top_level_0/U0/cycle_4/clk_42MHz
    SLICE_X7Y69          FDCE                                         r  final_block_i/Top_level_0/U0/cycle_4/memory_value_reg_rep_rep[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDCE (Prop_fdce_C_Q)         0.128    -0.413 r  final_block_i/Top_level_0/U0/cycle_4/memory_value_reg_rep_rep[8]/Q
                         net (fo=10, routed)          0.204    -0.208    final_block_i/Top_level_0/U0/cycle_4/memory_value_reg_rep_rep[8]
    SLICE_X8Y68          LUT6 (Prop_lut6_I2_O)        0.098    -0.110 r  final_block_i/Top_level_0/U0/cycle_4/current_sin_value[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.110    final_block_i/Top_level_0/U0/cycle_4/current_sin_value[2]_i_1_n_0
    SLICE_X8Y68          FDRE                                         r  final_block_i/Top_level_0/U0/cycle_4/current_sin_value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_42MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    final_block_i/clk_wiz_0/inst/clk_42MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  final_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.822    -0.775    final_block_i/Top_level_0/U0/cycle_4/clk_42MHz
    SLICE_X8Y68          FDRE                                         r  final_block_i/Top_level_0/U0/cycle_4/current_sin_value_reg[2]/C
                         clock pessimism              0.269    -0.507    
    SLICE_X8Y68          FDRE (Hold_fdre_C_D)         0.121    -0.386    final_block_i/Top_level_0/U0/cycle_4/current_sin_value_reg[2]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 final_block_i/Top_level_0/U0/cycle_1/memory_value_reg_rep_rep[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_42MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@11.907ns period=23.814ns})
  Destination:            final_block_i/Top_level_0/U0/cycle_1/memory_value_reg_rep_rep[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_42MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@11.907ns period=23.814ns})
  Path Group:             clk_42MHz_final_block_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_42MHz_final_block_clk_wiz_0_0 rise@0.000ns - clk_42MHz_final_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_42MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    final_block_i/clk_wiz_0/inst/clk_42MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  final_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.556    -0.539    final_block_i/Top_level_0/U0/cycle_1/clk_42MHz
    SLICE_X16Y62         FDCE                                         r  final_block_i/Top_level_0/U0/cycle_1/memory_value_reg_rep_rep[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y62         FDCE (Prop_fdce_C_Q)         0.164    -0.375 r  final_block_i/Top_level_0/U0/cycle_1/memory_value_reg_rep_rep[4]/Q
                         net (fo=57, routed)          0.187    -0.187    final_block_i/Top_level_0/U0/cycle_1/memory_value_reg_rep_rep[4]
    SLICE_X16Y62         LUT6 (Prop_lut6_I0_O)        0.045    -0.142 r  final_block_i/Top_level_0/U0/cycle_1/memory_value_rep_rep[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.142    final_block_i/Top_level_0/U0/cycle_1/p_0_in[4]
    SLICE_X16Y62         FDCE                                         r  final_block_i/Top_level_0/U0/cycle_1/memory_value_reg_rep_rep[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_42MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    final_block_i/clk_wiz_0/inst/clk_42MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  final_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.824    -0.773    final_block_i/Top_level_0/U0/cycle_1/clk_42MHz
    SLICE_X16Y62         FDCE                                         r  final_block_i/Top_level_0/U0/cycle_1/memory_value_reg_rep_rep[4]/C
                         clock pessimism              0.235    -0.539    
    SLICE_X16Y62         FDCE (Hold_fdce_C_D)         0.120    -0.419    final_block_i/Top_level_0/U0/cycle_1/memory_value_reg_rep_rep[4]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 final_block_i/Top_level_0/U0/cycle_1/timing_value_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_42MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@11.907ns period=23.814ns})
  Destination:            final_block_i/Top_level_0/U0/cycle_1/timing_value_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_42MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@11.907ns period=23.814ns})
  Path Group:             clk_42MHz_final_block_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_42MHz_final_block_clk_wiz_0_0 rise@0.000ns - clk_42MHz_final_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_42MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    final_block_i/clk_wiz_0/inst/clk_42MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  final_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.560    -0.535    final_block_i/Top_level_0/U0/cycle_1/clk_42MHz
    SLICE_X12Y61         FDCE                                         r  final_block_i/Top_level_0/U0/cycle_1/timing_value_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y61         FDCE (Prop_fdce_C_Q)         0.164    -0.371 r  final_block_i/Top_level_0/U0/cycle_1/timing_value_reg[7]/Q
                         net (fo=2, routed)           0.148    -0.222    final_block_i/Top_level_0/U0/cycle_1/timing_value_reg[7]
    SLICE_X12Y61         LUT2 (Prop_lut2_I0_O)        0.045    -0.177 r  final_block_i/Top_level_0/U0/cycle_1/timing_value[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.177    final_block_i/Top_level_0/U0/cycle_1/timing_value[4]_i_2_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.113 r  final_block_i/Top_level_0/U0/cycle_1/timing_value_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.113    final_block_i/Top_level_0/U0/cycle_1/timing_value_reg[4]_i_1_n_4
    SLICE_X12Y61         FDCE                                         r  final_block_i/Top_level_0/U0/cycle_1/timing_value_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_42MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    final_block_i/clk_wiz_0/inst/clk_42MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  final_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.829    -0.768    final_block_i/Top_level_0/U0/cycle_1/clk_42MHz
    SLICE_X12Y61         FDCE                                         r  final_block_i/Top_level_0/U0/cycle_1/timing_value_reg[7]/C
                         clock pessimism              0.234    -0.535    
    SLICE_X12Y61         FDCE (Hold_fdce_C_D)         0.134    -0.401    final_block_i/Top_level_0/U0/cycle_1/timing_value_reg[7]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 final_block_i/Top_level_0/U0/cycle_3/timing_value_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_42MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@11.907ns period=23.814ns})
  Destination:            final_block_i/Top_level_0/U0/cycle_3/timing_value_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_42MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@11.907ns period=23.814ns})
  Path Group:             clk_42MHz_final_block_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_42MHz_final_block_clk_wiz_0_0 rise@0.000ns - clk_42MHz_final_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_42MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    final_block_i/clk_wiz_0/inst/clk_42MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  final_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.556    -0.539    final_block_i/Top_level_0/U0/cycle_3/clk_42MHz
    SLICE_X20Y56         FDCE                                         r  final_block_i/Top_level_0/U0/cycle_3/timing_value_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y56         FDCE (Prop_fdce_C_Q)         0.164    -0.375 r  final_block_i/Top_level_0/U0/cycle_3/timing_value_reg[11]/Q
                         net (fo=3, routed)           0.148    -0.226    final_block_i/Top_level_0/U0/cycle_3/timing_value_reg[11]
    SLICE_X20Y56         LUT2 (Prop_lut2_I0_O)        0.045    -0.181 r  final_block_i/Top_level_0/U0/cycle_3/timing_value[8]_i_2__1/O
                         net (fo=1, routed)           0.000    -0.181    final_block_i/Top_level_0/U0/cycle_3/timing_value[8]_i_2__1_n_0
    SLICE_X20Y56         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.117 r  final_block_i/Top_level_0/U0/cycle_3/timing_value_reg[8]_i_1__1/O[3]
                         net (fo=1, routed)           0.000    -0.117    final_block_i/Top_level_0/U0/cycle_3/timing_value_reg[8]_i_1__1_n_4
    SLICE_X20Y56         FDCE                                         r  final_block_i/Top_level_0/U0/cycle_3/timing_value_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_42MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    final_block_i/clk_wiz_0/inst/clk_42MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  final_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.827    -0.770    final_block_i/Top_level_0/U0/cycle_3/clk_42MHz
    SLICE_X20Y56         FDCE                                         r  final_block_i/Top_level_0/U0/cycle_3/timing_value_reg[11]/C
                         clock pessimism              0.232    -0.539    
    SLICE_X20Y56         FDCE (Hold_fdce_C_D)         0.134    -0.405    final_block_i/Top_level_0/U0/cycle_3/timing_value_reg[11]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.287    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_42MHz_final_block_clk_wiz_0_0
Waveform(ns):       { 0.000 11.907 }
Period(ns):         23.814
Sources:            { final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         23.814      21.659     BUFGCTRL_X0Y17   final_block_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         23.814      22.565     MMCME2_ADV_X0Y1  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         23.814      22.814     SLICE_X18Y61     final_block_i/Top_level_0/U0/cycle_1/current_sin_value_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         23.814      22.814     SLICE_X13Y61     final_block_i/Top_level_0/U0/cycle_1/current_sin_value_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         23.814      22.814     SLICE_X14Y61     final_block_i/Top_level_0/U0/cycle_1/current_sin_value_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         23.814      22.814     SLICE_X10Y60     final_block_i/Top_level_0/U0/cycle_1/current_sin_value_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         23.814      22.814     SLICE_X9Y62      final_block_i/Top_level_0/U0/cycle_1/current_sin_value_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         23.814      22.814     SLICE_X14Y61     final_block_i/Top_level_0/U0/cycle_1/current_sin_value_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         23.814      22.814     SLICE_X9Y65      final_block_i/Top_level_0/U0/cycle_1/current_sin_value_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         23.814      22.814     SLICE_X10Y65     final_block_i/Top_level_0/U0/cycle_1/current_sin_value_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       23.814      189.546    MMCME2_ADV_X0Y1  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         11.907      11.407     SLICE_X18Y61     final_block_i/Top_level_0/U0/cycle_1/current_sin_value_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         11.907      11.407     SLICE_X18Y61     final_block_i/Top_level_0/U0/cycle_1/current_sin_value_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         11.907      11.407     SLICE_X13Y61     final_block_i/Top_level_0/U0/cycle_1/current_sin_value_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         11.907      11.407     SLICE_X13Y61     final_block_i/Top_level_0/U0/cycle_1/current_sin_value_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         11.907      11.407     SLICE_X14Y61     final_block_i/Top_level_0/U0/cycle_1/current_sin_value_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         11.907      11.407     SLICE_X14Y61     final_block_i/Top_level_0/U0/cycle_1/current_sin_value_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         11.907      11.407     SLICE_X10Y60     final_block_i/Top_level_0/U0/cycle_1/current_sin_value_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         11.907      11.407     SLICE_X10Y60     final_block_i/Top_level_0/U0/cycle_1/current_sin_value_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         11.907      11.407     SLICE_X9Y62      final_block_i/Top_level_0/U0/cycle_1/current_sin_value_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         11.907      11.407     SLICE_X9Y62      final_block_i/Top_level_0/U0/cycle_1/current_sin_value_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         11.907      11.407     SLICE_X18Y61     final_block_i/Top_level_0/U0/cycle_1/current_sin_value_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         11.907      11.407     SLICE_X18Y61     final_block_i/Top_level_0/U0/cycle_1/current_sin_value_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         11.907      11.407     SLICE_X13Y61     final_block_i/Top_level_0/U0/cycle_1/current_sin_value_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         11.907      11.407     SLICE_X13Y61     final_block_i/Top_level_0/U0/cycle_1/current_sin_value_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         11.907      11.407     SLICE_X14Y61     final_block_i/Top_level_0/U0/cycle_1/current_sin_value_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         11.907      11.407     SLICE_X14Y61     final_block_i/Top_level_0/U0/cycle_1/current_sin_value_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         11.907      11.407     SLICE_X10Y60     final_block_i/Top_level_0/U0/cycle_1/current_sin_value_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         11.907      11.407     SLICE_X10Y60     final_block_i/Top_level_0/U0/cycle_1/current_sin_value_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         11.907      11.407     SLICE_X9Y62      final_block_i/Top_level_0/U0/cycle_1/current_sin_value_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         11.907      11.407     SLICE_X9Y62      final_block_i/Top_level_0/U0/cycle_1/current_sin_value_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_84MHz_final_block_clk_wiz_0_0
  To Clock:  clk_84MHz_final_block_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        7.979ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.257ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.453ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.979ns  (required time - arrival time)
  Source:                 final_block_i/Top_level_0/U0/LED_Pulse_3/current_value_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_84MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@5.953ns period=11.907ns})
  Destination:            final_block_i/Top_level_0/U0/LED_Pulse_3/current_value_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_84MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@5.953ns period=11.907ns})
  Path Group:             clk_84MHz_final_block_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.907ns  (clk_84MHz_final_block_clk_wiz_0_0 rise@11.907ns - clk_84MHz_final_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.823ns  (logic 1.257ns (32.884%)  route 2.566ns (67.116%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.380ns = ( 10.527 - 11.907 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_84MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    final_block_i/clk_wiz_0/inst/clk_84MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  final_block_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=104, routed)         1.654    -0.739    final_block_i/Top_level_0/U0/LED_Pulse_3/clk_84MHz
    SLICE_X24Y57         FDCE                                         r  final_block_i/Top_level_0/U0/LED_Pulse_3/current_value_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y57         FDCE (Prop_fdce_C_Q)         0.478    -0.261 r  final_block_i/Top_level_0/U0/LED_Pulse_3/current_value_reg[9]/Q
                         net (fo=4, routed)           1.077     0.817    final_block_i/Top_level_0/U0/LED_Pulse_3/current_value_reg_n_0_[9]
    SLICE_X26Y55         LUT4 (Prop_lut4_I0_O)        0.329     1.146 r  final_block_i/Top_level_0/U0/LED_Pulse_3/current_value[11]_i_4__1/O
                         net (fo=1, routed)           0.653     1.798    final_block_i/Top_level_0/U0/LED_Pulse_3/current_value[11]_i_4__1_n_0
    SLICE_X22Y55         LUT6 (Prop_lut6_I4_O)        0.326     2.124 r  final_block_i/Top_level_0/U0/LED_Pulse_3/current_value[11]_i_3__1/O
                         net (fo=12, routed)          0.836     2.960    final_block_i/Top_level_0/U0/LED_Pulse_3/current_value[11]_i_3__1_n_0
    SLICE_X26Y55         LUT2 (Prop_lut2_I1_O)        0.124     3.084 r  final_block_i/Top_level_0/U0/LED_Pulse_3/current_value[4]_i_1__1/O
                         net (fo=1, routed)           0.000     3.084    final_block_i/Top_level_0/U0/LED_Pulse_3/current_value[4]
    SLICE_X26Y55         FDCE                                         r  final_block_i/Top_level_0/U0/LED_Pulse_3/current_value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_84MHz_final_block_clk_wiz_0_0 rise edge)
                                                     11.907    11.907 r  
    H16                                               0.000    11.907 r  clk (IN)
                         net (fo=0)                   0.000    11.907    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    13.294 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.456    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.351 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     8.950    final_block_i/clk_wiz_0/inst/clk_84MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.041 r  final_block_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=104, routed)         1.486    10.527    final_block_i/Top_level_0/U0/LED_Pulse_3/clk_84MHz
    SLICE_X26Y55         FDCE                                         r  final_block_i/Top_level_0/U0/LED_Pulse_3/current_value_reg[4]/C
                         clock pessimism              0.587    11.114    
                         clock uncertainty           -0.082    11.032    
    SLICE_X26Y55         FDCE (Setup_fdce_C_D)        0.031    11.063    final_block_i/Top_level_0/U0/LED_Pulse_3/current_value_reg[4]
  -------------------------------------------------------------------
                         required time                         11.063    
                         arrival time                          -3.084    
  -------------------------------------------------------------------
                         slack                                  7.979    

Slack (MET) :             7.982ns  (required time - arrival time)
  Source:                 final_block_i/Top_level_0/U0/LED_Pulse_3/current_value_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_84MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@5.953ns period=11.907ns})
  Destination:            final_block_i/Top_level_0/U0/LED_Pulse_3/current_value_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_84MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@5.953ns period=11.907ns})
  Path Group:             clk_84MHz_final_block_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.907ns  (clk_84MHz_final_block_clk_wiz_0_0 rise@11.907ns - clk_84MHz_final_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.818ns  (logic 1.257ns (32.927%)  route 2.561ns (67.073%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.380ns = ( 10.527 - 11.907 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_84MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    final_block_i/clk_wiz_0/inst/clk_84MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  final_block_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=104, routed)         1.654    -0.739    final_block_i/Top_level_0/U0/LED_Pulse_3/clk_84MHz
    SLICE_X24Y57         FDCE                                         r  final_block_i/Top_level_0/U0/LED_Pulse_3/current_value_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y57         FDCE (Prop_fdce_C_Q)         0.478    -0.261 r  final_block_i/Top_level_0/U0/LED_Pulse_3/current_value_reg[9]/Q
                         net (fo=4, routed)           1.077     0.817    final_block_i/Top_level_0/U0/LED_Pulse_3/current_value_reg_n_0_[9]
    SLICE_X26Y55         LUT4 (Prop_lut4_I0_O)        0.329     1.146 r  final_block_i/Top_level_0/U0/LED_Pulse_3/current_value[11]_i_4__1/O
                         net (fo=1, routed)           0.653     1.798    final_block_i/Top_level_0/U0/LED_Pulse_3/current_value[11]_i_4__1_n_0
    SLICE_X22Y55         LUT6 (Prop_lut6_I4_O)        0.326     2.124 r  final_block_i/Top_level_0/U0/LED_Pulse_3/current_value[11]_i_3__1/O
                         net (fo=12, routed)          0.831     2.955    final_block_i/Top_level_0/U0/LED_Pulse_3/current_value[11]_i_3__1_n_0
    SLICE_X26Y55         LUT2 (Prop_lut2_I0_O)        0.124     3.079 r  final_block_i/Top_level_0/U0/LED_Pulse_3/current_value[0]_i_1__2/O
                         net (fo=1, routed)           0.000     3.079    final_block_i/Top_level_0/U0/LED_Pulse_3/current_value[0]_i_1__2_n_0
    SLICE_X26Y55         FDCE                                         r  final_block_i/Top_level_0/U0/LED_Pulse_3/current_value_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_84MHz_final_block_clk_wiz_0_0 rise edge)
                                                     11.907    11.907 r  
    H16                                               0.000    11.907 r  clk (IN)
                         net (fo=0)                   0.000    11.907    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    13.294 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.456    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.351 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     8.950    final_block_i/clk_wiz_0/inst/clk_84MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.041 r  final_block_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=104, routed)         1.486    10.527    final_block_i/Top_level_0/U0/LED_Pulse_3/clk_84MHz
    SLICE_X26Y55         FDCE                                         r  final_block_i/Top_level_0/U0/LED_Pulse_3/current_value_reg[0]/C
                         clock pessimism              0.587    11.114    
                         clock uncertainty           -0.082    11.032    
    SLICE_X26Y55         FDCE (Setup_fdce_C_D)        0.029    11.061    final_block_i/Top_level_0/U0/LED_Pulse_3/current_value_reg[0]
  -------------------------------------------------------------------
                         required time                         11.061    
                         arrival time                          -3.079    
  -------------------------------------------------------------------
                         slack                                  7.982    

Slack (MET) :             8.028ns  (required time - arrival time)
  Source:                 final_block_i/Top_level_0/U0/LED_Pulse_3/current_value_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_84MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@5.953ns period=11.907ns})
  Destination:            final_block_i/Top_level_0/U0/LED_Pulse_3/current_value_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_84MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@5.953ns period=11.907ns})
  Path Group:             clk_84MHz_final_block_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.907ns  (clk_84MHz_final_block_clk_wiz_0_0 rise@11.907ns - clk_84MHz_final_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.818ns  (logic 1.252ns (32.796%)  route 2.566ns (67.204%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.380ns = ( 10.527 - 11.907 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_84MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    final_block_i/clk_wiz_0/inst/clk_84MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  final_block_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=104, routed)         1.654    -0.739    final_block_i/Top_level_0/U0/LED_Pulse_3/clk_84MHz
    SLICE_X24Y57         FDCE                                         r  final_block_i/Top_level_0/U0/LED_Pulse_3/current_value_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y57         FDCE (Prop_fdce_C_Q)         0.478    -0.261 r  final_block_i/Top_level_0/U0/LED_Pulse_3/current_value_reg[9]/Q
                         net (fo=4, routed)           1.077     0.817    final_block_i/Top_level_0/U0/LED_Pulse_3/current_value_reg_n_0_[9]
    SLICE_X26Y55         LUT4 (Prop_lut4_I0_O)        0.329     1.146 r  final_block_i/Top_level_0/U0/LED_Pulse_3/current_value[11]_i_4__1/O
                         net (fo=1, routed)           0.653     1.798    final_block_i/Top_level_0/U0/LED_Pulse_3/current_value[11]_i_4__1_n_0
    SLICE_X22Y55         LUT6 (Prop_lut6_I4_O)        0.326     2.124 r  final_block_i/Top_level_0/U0/LED_Pulse_3/current_value[11]_i_3__1/O
                         net (fo=12, routed)          0.836     2.960    final_block_i/Top_level_0/U0/LED_Pulse_3/current_value[11]_i_3__1_n_0
    SLICE_X26Y55         LUT2 (Prop_lut2_I1_O)        0.119     3.079 r  final_block_i/Top_level_0/U0/LED_Pulse_3/current_value[5]_i_1__1/O
                         net (fo=1, routed)           0.000     3.079    final_block_i/Top_level_0/U0/LED_Pulse_3/current_value[5]
    SLICE_X26Y55         FDCE                                         r  final_block_i/Top_level_0/U0/LED_Pulse_3/current_value_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_84MHz_final_block_clk_wiz_0_0 rise edge)
                                                     11.907    11.907 r  
    H16                                               0.000    11.907 r  clk (IN)
                         net (fo=0)                   0.000    11.907    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    13.294 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.456    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.351 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     8.950    final_block_i/clk_wiz_0/inst/clk_84MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.041 r  final_block_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=104, routed)         1.486    10.527    final_block_i/Top_level_0/U0/LED_Pulse_3/clk_84MHz
    SLICE_X26Y55         FDCE                                         r  final_block_i/Top_level_0/U0/LED_Pulse_3/current_value_reg[5]/C
                         clock pessimism              0.587    11.114    
                         clock uncertainty           -0.082    11.032    
    SLICE_X26Y55         FDCE (Setup_fdce_C_D)        0.075    11.107    final_block_i/Top_level_0/U0/LED_Pulse_3/current_value_reg[5]
  -------------------------------------------------------------------
                         required time                         11.107    
                         arrival time                          -3.079    
  -------------------------------------------------------------------
                         slack                                  8.028    

Slack (MET) :             8.108ns  (required time - arrival time)
  Source:                 final_block_i/Top_level_0/U0/LED_Pulse_2/current_value_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_84MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@5.953ns period=11.907ns})
  Destination:            final_block_i/Top_level_0/U0/LED_Pulse_2/current_value_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_84MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@5.953ns period=11.907ns})
  Path Group:             clk_84MHz_final_block_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.907ns  (clk_84MHz_final_block_clk_wiz_0_0 rise@11.907ns - clk_84MHz_final_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.604ns  (logic 1.058ns (29.360%)  route 2.546ns (70.640%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 10.519 - 11.907 ) 
    Source Clock Delay      (SCD):    -0.744ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_84MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    final_block_i/clk_wiz_0/inst/clk_84MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  final_block_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=104, routed)         1.649    -0.744    final_block_i/Top_level_0/U0/LED_Pulse_2/clk_84MHz
    SLICE_X19Y68         FDCE                                         r  final_block_i/Top_level_0/U0/LED_Pulse_2/current_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y68         FDCE (Prop_fdce_C_Q)         0.456    -0.288 r  final_block_i/Top_level_0/U0/LED_Pulse_2/current_value_reg[1]/Q
                         net (fo=4, routed)           0.958     0.670    final_block_i/Top_level_0/U0/LED_Pulse_2/current_value_reg_n_0_[1]
    SLICE_X21Y67         LUT4 (Prop_lut4_I3_O)        0.152     0.822 r  final_block_i/Top_level_0/U0/LED_Pulse_2/current_value[11]_i_4__0/O
                         net (fo=1, routed)           0.436     1.258    final_block_i/Top_level_0/U0/LED_Pulse_2/current_value[11]_i_4__0_n_0
    SLICE_X21Y67         LUT6 (Prop_lut6_I4_O)        0.326     1.584 r  final_block_i/Top_level_0/U0/LED_Pulse_2/current_value[11]_i_3__0/O
                         net (fo=12, routed)          0.631     2.215    final_block_i/Top_level_0/U0/LED_Pulse_2/current_value[11]_i_3__0_n_0
    SLICE_X21Y67         LUT2 (Prop_lut2_I0_O)        0.124     2.339 r  final_block_i/Top_level_0/U0/LED_Pulse_2/current_value[0]_i_1__1/O
                         net (fo=1, routed)           0.520     2.860    final_block_i/Top_level_0/U0/LED_Pulse_2/current_value[0]_i_1__1_n_0
    SLICE_X20Y67         FDCE                                         r  final_block_i/Top_level_0/U0/LED_Pulse_2/current_value_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_84MHz_final_block_clk_wiz_0_0 rise edge)
                                                     11.907    11.907 r  
    H16                                               0.000    11.907 r  clk (IN)
                         net (fo=0)                   0.000    11.907    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    13.294 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.456    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.351 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     8.950    final_block_i/clk_wiz_0/inst/clk_84MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.041 r  final_block_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=104, routed)         1.478    10.519    final_block_i/Top_level_0/U0/LED_Pulse_2/clk_84MHz
    SLICE_X20Y67         FDCE                                         r  final_block_i/Top_level_0/U0/LED_Pulse_2/current_value_reg[0]/C
                         clock pessimism              0.587    11.106    
                         clock uncertainty           -0.082    11.024    
    SLICE_X20Y67         FDCE (Setup_fdce_C_D)       -0.056    10.968    final_block_i/Top_level_0/U0/LED_Pulse_2/current_value_reg[0]
  -------------------------------------------------------------------
                         required time                         10.968    
                         arrival time                          -2.860    
  -------------------------------------------------------------------
                         slack                                  8.108    

Slack (MET) :             8.122ns  (required time - arrival time)
  Source:                 final_block_i/Top_level_0/U0/LED_Pulse_3/current_value_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_84MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@5.953ns period=11.907ns})
  Destination:            final_block_i/Top_level_0/U0/LED_Pulse_3/current_value_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_84MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@5.953ns period=11.907ns})
  Path Group:             clk_84MHz_final_block_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.907ns  (clk_84MHz_final_block_clk_wiz_0_0 rise@11.907ns - clk_84MHz_final_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.784ns  (logic 1.257ns (33.221%)  route 2.527ns (66.779%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 10.522 - 11.907 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.646ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_84MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    final_block_i/clk_wiz_0/inst/clk_84MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  final_block_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=104, routed)         1.654    -0.739    final_block_i/Top_level_0/U0/LED_Pulse_3/clk_84MHz
    SLICE_X24Y57         FDCE                                         r  final_block_i/Top_level_0/U0/LED_Pulse_3/current_value_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y57         FDCE (Prop_fdce_C_Q)         0.478    -0.261 r  final_block_i/Top_level_0/U0/LED_Pulse_3/current_value_reg[9]/Q
                         net (fo=4, routed)           1.077     0.817    final_block_i/Top_level_0/U0/LED_Pulse_3/current_value_reg_n_0_[9]
    SLICE_X26Y55         LUT4 (Prop_lut4_I0_O)        0.329     1.146 r  final_block_i/Top_level_0/U0/LED_Pulse_3/current_value[11]_i_4__1/O
                         net (fo=1, routed)           0.653     1.798    final_block_i/Top_level_0/U0/LED_Pulse_3/current_value[11]_i_4__1_n_0
    SLICE_X22Y55         LUT6 (Prop_lut6_I4_O)        0.326     2.124 r  final_block_i/Top_level_0/U0/LED_Pulse_3/current_value[11]_i_3__1/O
                         net (fo=12, routed)          0.797     2.921    final_block_i/Top_level_0/U0/LED_Pulse_3/current_value[11]_i_3__1_n_0
    SLICE_X24Y57         LUT2 (Prop_lut2_I1_O)        0.124     3.045 r  final_block_i/Top_level_0/U0/LED_Pulse_3/current_value[6]_i_1__1/O
                         net (fo=1, routed)           0.000     3.045    final_block_i/Top_level_0/U0/LED_Pulse_3/current_value[6]
    SLICE_X24Y57         FDCE                                         r  final_block_i/Top_level_0/U0/LED_Pulse_3/current_value_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_84MHz_final_block_clk_wiz_0_0 rise edge)
                                                     11.907    11.907 r  
    H16                                               0.000    11.907 r  clk (IN)
                         net (fo=0)                   0.000    11.907    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    13.294 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.456    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.351 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     8.950    final_block_i/clk_wiz_0/inst/clk_84MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.041 r  final_block_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=104, routed)         1.481    10.522    final_block_i/Top_level_0/U0/LED_Pulse_3/clk_84MHz
    SLICE_X24Y57         FDCE                                         r  final_block_i/Top_level_0/U0/LED_Pulse_3/current_value_reg[6]/C
                         clock pessimism              0.646    11.168    
                         clock uncertainty           -0.082    11.086    
    SLICE_X24Y57         FDCE (Setup_fdce_C_D)        0.081    11.167    final_block_i/Top_level_0/U0/LED_Pulse_3/current_value_reg[6]
  -------------------------------------------------------------------
                         required time                         11.167    
                         arrival time                          -3.045    
  -------------------------------------------------------------------
                         slack                                  8.122    

Slack (MET) :             8.142ns  (required time - arrival time)
  Source:                 final_block_i/Top_level_0/U0/LED_Pulse_3/current_value_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_84MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@5.953ns period=11.907ns})
  Destination:            final_block_i/Top_level_0/U0/LED_Pulse_3/current_value_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_84MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@5.953ns period=11.907ns})
  Path Group:             clk_84MHz_final_block_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.907ns  (clk_84MHz_final_block_clk_wiz_0_0 rise@11.907ns - clk_84MHz_final_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.760ns  (logic 1.257ns (33.429%)  route 2.503ns (66.571%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 10.522 - 11.907 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.646ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_84MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    final_block_i/clk_wiz_0/inst/clk_84MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  final_block_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=104, routed)         1.654    -0.739    final_block_i/Top_level_0/U0/LED_Pulse_3/clk_84MHz
    SLICE_X24Y57         FDCE                                         r  final_block_i/Top_level_0/U0/LED_Pulse_3/current_value_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y57         FDCE (Prop_fdce_C_Q)         0.478    -0.261 r  final_block_i/Top_level_0/U0/LED_Pulse_3/current_value_reg[9]/Q
                         net (fo=4, routed)           1.077     0.817    final_block_i/Top_level_0/U0/LED_Pulse_3/current_value_reg_n_0_[9]
    SLICE_X26Y55         LUT4 (Prop_lut4_I0_O)        0.329     1.146 r  final_block_i/Top_level_0/U0/LED_Pulse_3/current_value[11]_i_4__1/O
                         net (fo=1, routed)           0.653     1.798    final_block_i/Top_level_0/U0/LED_Pulse_3/current_value[11]_i_4__1_n_0
    SLICE_X22Y55         LUT6 (Prop_lut6_I4_O)        0.326     2.124 r  final_block_i/Top_level_0/U0/LED_Pulse_3/current_value[11]_i_3__1/O
                         net (fo=12, routed)          0.773     2.897    final_block_i/Top_level_0/U0/LED_Pulse_3/current_value[11]_i_3__1_n_0
    SLICE_X24Y57         LUT2 (Prop_lut2_I1_O)        0.124     3.021 r  final_block_i/Top_level_0/U0/LED_Pulse_3/current_value[10]_i_1__1/O
                         net (fo=1, routed)           0.000     3.021    final_block_i/Top_level_0/U0/LED_Pulse_3/current_value[10]
    SLICE_X24Y57         FDCE                                         r  final_block_i/Top_level_0/U0/LED_Pulse_3/current_value_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_84MHz_final_block_clk_wiz_0_0 rise edge)
                                                     11.907    11.907 r  
    H16                                               0.000    11.907 r  clk (IN)
                         net (fo=0)                   0.000    11.907    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    13.294 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.456    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.351 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     8.950    final_block_i/clk_wiz_0/inst/clk_84MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.041 r  final_block_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=104, routed)         1.481    10.522    final_block_i/Top_level_0/U0/LED_Pulse_3/clk_84MHz
    SLICE_X24Y57         FDCE                                         r  final_block_i/Top_level_0/U0/LED_Pulse_3/current_value_reg[10]/C
                         clock pessimism              0.646    11.168    
                         clock uncertainty           -0.082    11.086    
    SLICE_X24Y57         FDCE (Setup_fdce_C_D)        0.077    11.163    final_block_i/Top_level_0/U0/LED_Pulse_3/current_value_reg[10]
  -------------------------------------------------------------------
                         required time                         11.163    
                         arrival time                          -3.021    
  -------------------------------------------------------------------
                         slack                                  8.142    

Slack (MET) :             8.157ns  (required time - arrival time)
  Source:                 final_block_i/Top_level_0/U0/LED_Pulse_3/current_value_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_84MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@5.953ns period=11.907ns})
  Destination:            final_block_i/Top_level_0/U0/LED_Pulse_3/current_value_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_84MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@5.953ns period=11.907ns})
  Path Group:             clk_84MHz_final_block_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.907ns  (clk_84MHz_final_block_clk_wiz_0_0 rise@11.907ns - clk_84MHz_final_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.786ns  (logic 1.283ns (33.886%)  route 2.503ns (66.114%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 10.522 - 11.907 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.646ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_84MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    final_block_i/clk_wiz_0/inst/clk_84MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  final_block_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=104, routed)         1.654    -0.739    final_block_i/Top_level_0/U0/LED_Pulse_3/clk_84MHz
    SLICE_X24Y57         FDCE                                         r  final_block_i/Top_level_0/U0/LED_Pulse_3/current_value_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y57         FDCE (Prop_fdce_C_Q)         0.478    -0.261 r  final_block_i/Top_level_0/U0/LED_Pulse_3/current_value_reg[9]/Q
                         net (fo=4, routed)           1.077     0.817    final_block_i/Top_level_0/U0/LED_Pulse_3/current_value_reg_n_0_[9]
    SLICE_X26Y55         LUT4 (Prop_lut4_I0_O)        0.329     1.146 r  final_block_i/Top_level_0/U0/LED_Pulse_3/current_value[11]_i_4__1/O
                         net (fo=1, routed)           0.653     1.798    final_block_i/Top_level_0/U0/LED_Pulse_3/current_value[11]_i_4__1_n_0
    SLICE_X22Y55         LUT6 (Prop_lut6_I4_O)        0.326     2.124 r  final_block_i/Top_level_0/U0/LED_Pulse_3/current_value[11]_i_3__1/O
                         net (fo=12, routed)          0.773     2.897    final_block_i/Top_level_0/U0/LED_Pulse_3/current_value[11]_i_3__1_n_0
    SLICE_X24Y57         LUT2 (Prop_lut2_I1_O)        0.150     3.047 r  final_block_i/Top_level_0/U0/LED_Pulse_3/current_value[11]_i_1__1/O
                         net (fo=1, routed)           0.000     3.047    final_block_i/Top_level_0/U0/LED_Pulse_3/current_value[11]
    SLICE_X24Y57         FDCE                                         r  final_block_i/Top_level_0/U0/LED_Pulse_3/current_value_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_84MHz_final_block_clk_wiz_0_0 rise edge)
                                                     11.907    11.907 r  
    H16                                               0.000    11.907 r  clk (IN)
                         net (fo=0)                   0.000    11.907    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    13.294 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.456    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.351 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     8.950    final_block_i/clk_wiz_0/inst/clk_84MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.041 r  final_block_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=104, routed)         1.481    10.522    final_block_i/Top_level_0/U0/LED_Pulse_3/clk_84MHz
    SLICE_X24Y57         FDCE                                         r  final_block_i/Top_level_0/U0/LED_Pulse_3/current_value_reg[11]/C
                         clock pessimism              0.646    11.168    
                         clock uncertainty           -0.082    11.086    
    SLICE_X24Y57         FDCE (Setup_fdce_C_D)        0.118    11.204    final_block_i/Top_level_0/U0/LED_Pulse_3/current_value_reg[11]
  -------------------------------------------------------------------
                         required time                         11.204    
                         arrival time                          -3.047    
  -------------------------------------------------------------------
                         slack                                  8.157    

Slack (MET) :             8.166ns  (required time - arrival time)
  Source:                 final_block_i/Top_level_0/U0/LED_Pulse_3/current_value_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_84MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@5.953ns period=11.907ns})
  Destination:            final_block_i/Top_level_0/U0/LED_Pulse_3/current_value_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_84MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@5.953ns period=11.907ns})
  Path Group:             clk_84MHz_final_block_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.907ns  (clk_84MHz_final_block_clk_wiz_0_0 rise@11.907ns - clk_84MHz_final_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.777ns  (logic 1.250ns (33.097%)  route 2.527ns (66.903%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 10.522 - 11.907 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.646ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_84MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    final_block_i/clk_wiz_0/inst/clk_84MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  final_block_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=104, routed)         1.654    -0.739    final_block_i/Top_level_0/U0/LED_Pulse_3/clk_84MHz
    SLICE_X24Y57         FDCE                                         r  final_block_i/Top_level_0/U0/LED_Pulse_3/current_value_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y57         FDCE (Prop_fdce_C_Q)         0.478    -0.261 r  final_block_i/Top_level_0/U0/LED_Pulse_3/current_value_reg[9]/Q
                         net (fo=4, routed)           1.077     0.817    final_block_i/Top_level_0/U0/LED_Pulse_3/current_value_reg_n_0_[9]
    SLICE_X26Y55         LUT4 (Prop_lut4_I0_O)        0.329     1.146 r  final_block_i/Top_level_0/U0/LED_Pulse_3/current_value[11]_i_4__1/O
                         net (fo=1, routed)           0.653     1.798    final_block_i/Top_level_0/U0/LED_Pulse_3/current_value[11]_i_4__1_n_0
    SLICE_X22Y55         LUT6 (Prop_lut6_I4_O)        0.326     2.124 r  final_block_i/Top_level_0/U0/LED_Pulse_3/current_value[11]_i_3__1/O
                         net (fo=12, routed)          0.797     2.921    final_block_i/Top_level_0/U0/LED_Pulse_3/current_value[11]_i_3__1_n_0
    SLICE_X24Y57         LUT2 (Prop_lut2_I1_O)        0.117     3.038 r  final_block_i/Top_level_0/U0/LED_Pulse_3/current_value[9]_i_1__1/O
                         net (fo=1, routed)           0.000     3.038    final_block_i/Top_level_0/U0/LED_Pulse_3/current_value[9]
    SLICE_X24Y57         FDCE                                         r  final_block_i/Top_level_0/U0/LED_Pulse_3/current_value_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_84MHz_final_block_clk_wiz_0_0 rise edge)
                                                     11.907    11.907 r  
    H16                                               0.000    11.907 r  clk (IN)
                         net (fo=0)                   0.000    11.907    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    13.294 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.456    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.351 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     8.950    final_block_i/clk_wiz_0/inst/clk_84MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.041 r  final_block_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=104, routed)         1.481    10.522    final_block_i/Top_level_0/U0/LED_Pulse_3/clk_84MHz
    SLICE_X24Y57         FDCE                                         r  final_block_i/Top_level_0/U0/LED_Pulse_3/current_value_reg[9]/C
                         clock pessimism              0.646    11.168    
                         clock uncertainty           -0.082    11.086    
    SLICE_X24Y57         FDCE (Setup_fdce_C_D)        0.118    11.204    final_block_i/Top_level_0/U0/LED_Pulse_3/current_value_reg[9]
  -------------------------------------------------------------------
                         required time                         11.204    
                         arrival time                          -3.038    
  -------------------------------------------------------------------
                         slack                                  8.166    

Slack (MET) :             8.183ns  (required time - arrival time)
  Source:                 final_block_i/Top_level_0/U0/LED_Pulse_3/current_value_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_84MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@5.953ns period=11.907ns})
  Destination:            final_block_i/Top_level_0/U0/LED_Pulse_3/current_value_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_84MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@5.953ns period=11.907ns})
  Path Group:             clk_84MHz_final_block_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.907ns  (clk_84MHz_final_block_clk_wiz_0_0 rise@11.907ns - clk_84MHz_final_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.721ns  (logic 1.257ns (33.779%)  route 2.464ns (66.221%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 10.522 - 11.907 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.646ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_84MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    final_block_i/clk_wiz_0/inst/clk_84MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  final_block_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=104, routed)         1.654    -0.739    final_block_i/Top_level_0/U0/LED_Pulse_3/clk_84MHz
    SLICE_X24Y57         FDCE                                         r  final_block_i/Top_level_0/U0/LED_Pulse_3/current_value_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y57         FDCE (Prop_fdce_C_Q)         0.478    -0.261 r  final_block_i/Top_level_0/U0/LED_Pulse_3/current_value_reg[9]/Q
                         net (fo=4, routed)           1.077     0.817    final_block_i/Top_level_0/U0/LED_Pulse_3/current_value_reg_n_0_[9]
    SLICE_X26Y55         LUT4 (Prop_lut4_I0_O)        0.329     1.146 r  final_block_i/Top_level_0/U0/LED_Pulse_3/current_value[11]_i_4__1/O
                         net (fo=1, routed)           0.653     1.798    final_block_i/Top_level_0/U0/LED_Pulse_3/current_value[11]_i_4__1_n_0
    SLICE_X22Y55         LUT6 (Prop_lut6_I4_O)        0.326     2.124 r  final_block_i/Top_level_0/U0/LED_Pulse_3/current_value[11]_i_3__1/O
                         net (fo=12, routed)          0.734     2.858    final_block_i/Top_level_0/U0/LED_Pulse_3/current_value[11]_i_3__1_n_0
    SLICE_X24Y57         LUT2 (Prop_lut2_I1_O)        0.124     2.982 r  final_block_i/Top_level_0/U0/LED_Pulse_3/current_value[7]_i_1__1/O
                         net (fo=1, routed)           0.000     2.982    final_block_i/Top_level_0/U0/LED_Pulse_3/current_value[7]
    SLICE_X24Y57         FDCE                                         r  final_block_i/Top_level_0/U0/LED_Pulse_3/current_value_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_84MHz_final_block_clk_wiz_0_0 rise edge)
                                                     11.907    11.907 r  
    H16                                               0.000    11.907 r  clk (IN)
                         net (fo=0)                   0.000    11.907    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    13.294 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.456    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.351 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     8.950    final_block_i/clk_wiz_0/inst/clk_84MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.041 r  final_block_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=104, routed)         1.481    10.522    final_block_i/Top_level_0/U0/LED_Pulse_3/clk_84MHz
    SLICE_X24Y57         FDCE                                         r  final_block_i/Top_level_0/U0/LED_Pulse_3/current_value_reg[7]/C
                         clock pessimism              0.646    11.168    
                         clock uncertainty           -0.082    11.086    
    SLICE_X24Y57         FDCE (Setup_fdce_C_D)        0.079    11.165    final_block_i/Top_level_0/U0/LED_Pulse_3/current_value_reg[7]
  -------------------------------------------------------------------
                         required time                         11.165    
                         arrival time                          -2.982    
  -------------------------------------------------------------------
                         slack                                  8.183    

Slack (MET) :             8.198ns  (required time - arrival time)
  Source:                 final_block_i/Top_level_0/U0/LED_Pulse_3/current_value_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_84MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@5.953ns period=11.907ns})
  Destination:            final_block_i/Top_level_0/U0/LED_Pulse_3/current_value_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_84MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@5.953ns period=11.907ns})
  Path Group:             clk_84MHz_final_block_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.907ns  (clk_84MHz_final_block_clk_wiz_0_0 rise@11.907ns - clk_84MHz_final_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.634ns  (logic 1.257ns (34.590%)  route 2.377ns (65.410%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 10.523 - 11.907 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_84MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    final_block_i/clk_wiz_0/inst/clk_84MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  final_block_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=104, routed)         1.654    -0.739    final_block_i/Top_level_0/U0/LED_Pulse_3/clk_84MHz
    SLICE_X24Y57         FDCE                                         r  final_block_i/Top_level_0/U0/LED_Pulse_3/current_value_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y57         FDCE (Prop_fdce_C_Q)         0.478    -0.261 r  final_block_i/Top_level_0/U0/LED_Pulse_3/current_value_reg[9]/Q
                         net (fo=4, routed)           1.077     0.817    final_block_i/Top_level_0/U0/LED_Pulse_3/current_value_reg_n_0_[9]
    SLICE_X26Y55         LUT4 (Prop_lut4_I0_O)        0.329     1.146 r  final_block_i/Top_level_0/U0/LED_Pulse_3/current_value[11]_i_4__1/O
                         net (fo=1, routed)           0.653     1.798    final_block_i/Top_level_0/U0/LED_Pulse_3/current_value[11]_i_4__1_n_0
    SLICE_X22Y55         LUT6 (Prop_lut6_I4_O)        0.326     2.124 r  final_block_i/Top_level_0/U0/LED_Pulse_3/current_value[11]_i_3__1/O
                         net (fo=12, routed)          0.647     2.771    final_block_i/Top_level_0/U0/LED_Pulse_3/current_value[11]_i_3__1_n_0
    SLICE_X25Y54         LUT2 (Prop_lut2_I1_O)        0.124     2.895 r  final_block_i/Top_level_0/U0/LED_Pulse_3/current_value[2]_i_1__1/O
                         net (fo=1, routed)           0.000     2.895    final_block_i/Top_level_0/U0/LED_Pulse_3/current_value[2]
    SLICE_X25Y54         FDCE                                         r  final_block_i/Top_level_0/U0/LED_Pulse_3/current_value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_84MHz_final_block_clk_wiz_0_0 rise edge)
                                                     11.907    11.907 r  
    H16                                               0.000    11.907 r  clk (IN)
                         net (fo=0)                   0.000    11.907    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    13.294 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.456    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.351 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     8.950    final_block_i/clk_wiz_0/inst/clk_84MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.041 r  final_block_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=104, routed)         1.482    10.523    final_block_i/Top_level_0/U0/LED_Pulse_3/clk_84MHz
    SLICE_X25Y54         FDCE                                         r  final_block_i/Top_level_0/U0/LED_Pulse_3/current_value_reg[2]/C
                         clock pessimism              0.621    11.144    
                         clock uncertainty           -0.082    11.062    
    SLICE_X25Y54         FDCE (Setup_fdce_C_D)        0.031    11.093    final_block_i/Top_level_0/U0/LED_Pulse_3/current_value_reg[2]
  -------------------------------------------------------------------
                         required time                         11.093    
                         arrival time                          -2.895    
  -------------------------------------------------------------------
                         slack                                  8.198    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 final_block_i/Top_level_0/U0/LED_Pulse_4/current_value_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_84MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@5.953ns period=11.907ns})
  Destination:            final_block_i/Top_level_0/U0/LED_Pulse_4/current_value_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_84MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@5.953ns period=11.907ns})
  Path Group:             clk_84MHz_final_block_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_84MHz_final_block_clk_wiz_0_0 rise@0.000ns - clk_84MHz_final_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.525%)  route 0.179ns (49.475%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_84MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    final_block_i/clk_wiz_0/inst/clk_84MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  final_block_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=104, routed)         0.556    -0.539    final_block_i/Top_level_0/U0/LED_Pulse_4/clk_84MHz
    SLICE_X13Y67         FDPE                                         r  final_block_i/Top_level_0/U0/LED_Pulse_4/current_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y67         FDPE (Prop_fdpe_C_Q)         0.141    -0.398 f  final_block_i/Top_level_0/U0/LED_Pulse_4/current_value_reg[0]/Q
                         net (fo=4, routed)           0.179    -0.218    final_block_i/Top_level_0/U0/LED_Pulse_4/current_value_reg_n_0_[0]
    SLICE_X13Y67         LUT1 (Prop_lut1_I0_O)        0.042    -0.176 r  final_block_i/Top_level_0/U0/LED_Pulse_4/current_value[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.176    final_block_i/Top_level_0/U0/LED_Pulse_4/current_value[0]
    SLICE_X13Y67         FDPE                                         r  final_block_i/Top_level_0/U0/LED_Pulse_4/current_value_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_84MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    final_block_i/clk_wiz_0/inst/clk_84MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  final_block_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=104, routed)         0.823    -0.774    final_block_i/Top_level_0/U0/LED_Pulse_4/clk_84MHz
    SLICE_X13Y67         FDPE                                         r  final_block_i/Top_level_0/U0/LED_Pulse_4/current_value_reg[0]/C
                         clock pessimism              0.236    -0.539    
    SLICE_X13Y67         FDPE (Hold_fdpe_C_D)         0.105    -0.434    final_block_i/Top_level_0/U0/LED_Pulse_4/current_value_reg[0]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 final_block_i/Top_level_0/U0/Test_2/current_value_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_84MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@5.953ns period=11.907ns})
  Destination:            final_block_i/Top_level_0/U0/Test_2/current_value_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_84MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@5.953ns period=11.907ns})
  Path Group:             clk_84MHz_final_block_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_84MHz_final_block_clk_wiz_0_0 rise@0.000ns - clk_84MHz_final_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.236%)  route 0.184ns (49.764%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_84MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    final_block_i/clk_wiz_0/inst/clk_84MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  final_block_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=104, routed)         0.592    -0.503    final_block_i/Top_level_0/U0/Test_2/clk_84MHz
    SLICE_X39Y46         FDCE                                         r  final_block_i/Top_level_0/U0/Test_2/current_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.362 f  final_block_i/Top_level_0/U0/Test_2/current_value_reg[2]/Q
                         net (fo=15, routed)          0.184    -0.177    final_block_i/Top_level_0/U0/Test_2/current_value_reg_n_0_[2]
    SLICE_X39Y48         LUT6 (Prop_lut6_I1_O)        0.045    -0.132 r  final_block_i/Top_level_0/U0/Test_2/current_value[9]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.132    final_block_i/Top_level_0/U0/Test_2/current_value[9]
    SLICE_X39Y48         FDCE                                         r  final_block_i/Top_level_0/U0/Test_2/current_value_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_84MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    final_block_i/clk_wiz_0/inst/clk_84MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  final_block_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=104, routed)         0.862    -0.735    final_block_i/Top_level_0/U0/Test_2/clk_84MHz
    SLICE_X39Y48         FDCE                                         r  final_block_i/Top_level_0/U0/Test_2/current_value_reg[9]/C
                         clock pessimism              0.249    -0.486    
    SLICE_X39Y48         FDCE (Hold_fdce_C_D)         0.092    -0.394    final_block_i/Top_level_0/U0/Test_2/current_value_reg[9]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 final_block_i/Top_level_0/U0/Test_2/current_value_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_84MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@5.953ns period=11.907ns})
  Destination:            final_block_i/Top_level_0/U0/Test_2/current_value_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_84MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@5.953ns period=11.907ns})
  Path Group:             clk_84MHz_final_block_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_84MHz_final_block_clk_wiz_0_0 rise@0.000ns - clk_84MHz_final_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.454%)  route 0.183ns (49.546%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_84MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    final_block_i/clk_wiz_0/inst/clk_84MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  final_block_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=104, routed)         0.592    -0.503    final_block_i/Top_level_0/U0/Test_2/clk_84MHz
    SLICE_X39Y46         FDCE                                         r  final_block_i/Top_level_0/U0/Test_2/current_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.362 r  final_block_i/Top_level_0/U0/Test_2/current_value_reg[1]/Q
                         net (fo=13, routed)          0.183    -0.179    final_block_i/Top_level_0/U0/Test_2/current_value_reg_n_0_[1]
    SLICE_X39Y45         LUT6 (Prop_lut6_I2_O)        0.045    -0.134 r  final_block_i/Top_level_0/U0/Test_2/current_value[0]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.134    final_block_i/Top_level_0/U0/Test_2/current_value[0]
    SLICE_X39Y45         FDCE                                         r  final_block_i/Top_level_0/U0/Test_2/current_value_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_84MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    final_block_i/clk_wiz_0/inst/clk_84MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  final_block_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=104, routed)         0.861    -0.736    final_block_i/Top_level_0/U0/Test_2/clk_84MHz
    SLICE_X39Y45         FDCE                                         r  final_block_i/Top_level_0/U0/Test_2/current_value_reg[0]/C
                         clock pessimism              0.249    -0.487    
    SLICE_X39Y45         FDCE (Hold_fdce_C_D)         0.091    -0.396    final_block_i/Top_level_0/U0/Test_2/current_value_reg[0]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 final_block_i/Top_level_0/U0/Test_2/current_value_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_84MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@5.953ns period=11.907ns})
  Destination:            final_block_i/Top_level_0/U0/Test_2/current_value_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_84MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@5.953ns period=11.907ns})
  Path Group:             clk_84MHz_final_block_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_84MHz_final_block_clk_wiz_0_0 rise@0.000ns - clk_84MHz_final_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.186ns (46.762%)  route 0.212ns (53.238%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_84MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    final_block_i/clk_wiz_0/inst/clk_84MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  final_block_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=104, routed)         0.592    -0.503    final_block_i/Top_level_0/U0/Test_2/clk_84MHz
    SLICE_X39Y46         FDCE                                         r  final_block_i/Top_level_0/U0/Test_2/current_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.362 r  final_block_i/Top_level_0/U0/Test_2/current_value_reg[1]/Q
                         net (fo=13, routed)          0.212    -0.150    final_block_i/Top_level_0/U0/Test_2/current_value_reg_n_0_[1]
    SLICE_X39Y47         LUT6 (Prop_lut6_I2_O)        0.045    -0.105 r  final_block_i/Top_level_0/U0/Test_2/current_value[5]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.105    final_block_i/Top_level_0/U0/Test_2/current_value[5]
    SLICE_X39Y47         FDCE                                         r  final_block_i/Top_level_0/U0/Test_2/current_value_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_84MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    final_block_i/clk_wiz_0/inst/clk_84MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  final_block_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=104, routed)         0.862    -0.735    final_block_i/Top_level_0/U0/Test_2/clk_84MHz
    SLICE_X39Y47         FDCE                                         r  final_block_i/Top_level_0/U0/Test_2/current_value_reg[5]/C
                         clock pessimism              0.249    -0.486    
    SLICE_X39Y47         FDCE (Hold_fdce_C_D)         0.091    -0.395    final_block_i/Top_level_0/U0/Test_2/current_value_reg[5]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 final_block_i/Top_level_0/U0/Test_2/current_value_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_84MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@5.953ns period=11.907ns})
  Destination:            final_block_i/Top_level_0/U0/Test_2/current_value_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_84MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@5.953ns period=11.907ns})
  Path Group:             clk_84MHz_final_block_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_84MHz_final_block_clk_wiz_0_0 rise@0.000ns - clk_84MHz_final_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.186ns (46.011%)  route 0.218ns (53.989%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_84MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    final_block_i/clk_wiz_0/inst/clk_84MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  final_block_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=104, routed)         0.592    -0.503    final_block_i/Top_level_0/U0/Test_2/clk_84MHz
    SLICE_X39Y46         FDCE                                         r  final_block_i/Top_level_0/U0/Test_2/current_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.362 f  final_block_i/Top_level_0/U0/Test_2/current_value_reg[2]/Q
                         net (fo=15, routed)          0.218    -0.143    final_block_i/Top_level_0/U0/Test_2/current_value_reg_n_0_[2]
    SLICE_X39Y48         LUT6 (Prop_lut6_I1_O)        0.045    -0.098 r  final_block_i/Top_level_0/U0/Test_2/current_value[11]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.098    final_block_i/Top_level_0/U0/Test_2/current_value[11]
    SLICE_X39Y48         FDCE                                         r  final_block_i/Top_level_0/U0/Test_2/current_value_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_84MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    final_block_i/clk_wiz_0/inst/clk_84MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  final_block_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=104, routed)         0.862    -0.735    final_block_i/Top_level_0/U0/Test_2/clk_84MHz
    SLICE_X39Y48         FDCE                                         r  final_block_i/Top_level_0/U0/Test_2/current_value_reg[11]/C
                         clock pessimism              0.249    -0.486    
    SLICE_X39Y48         FDCE (Hold_fdce_C_D)         0.092    -0.394    final_block_i/Top_level_0/U0/Test_2/current_value_reg[11]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 final_block_i/Top_level_0/U0/Test_2/current_value_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_84MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@5.953ns period=11.907ns})
  Destination:            final_block_i/Top_level_0/U0/Test_2/current_value_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_84MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@5.953ns period=11.907ns})
  Path Group:             clk_84MHz_final_block_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_84MHz_final_block_clk_wiz_0_0 rise@0.000ns - clk_84MHz_final_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.186ns (47.496%)  route 0.206ns (52.504%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_84MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    final_block_i/clk_wiz_0/inst/clk_84MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  final_block_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=104, routed)         0.592    -0.503    final_block_i/Top_level_0/U0/Test_2/clk_84MHz
    SLICE_X39Y46         FDCE                                         r  final_block_i/Top_level_0/U0/Test_2/current_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.362 r  final_block_i/Top_level_0/U0/Test_2/current_value_reg[1]/Q
                         net (fo=13, routed)          0.206    -0.156    final_block_i/Top_level_0/U0/Test_2/current_value_reg_n_0_[1]
    SLICE_X39Y46         LUT6 (Prop_lut6_I2_O)        0.045    -0.111 r  final_block_i/Top_level_0/U0/Test_2/current_value[2]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.111    final_block_i/Top_level_0/U0/Test_2/current_value[2]
    SLICE_X39Y46         FDCE                                         r  final_block_i/Top_level_0/U0/Test_2/current_value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_84MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    final_block_i/clk_wiz_0/inst/clk_84MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  final_block_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=104, routed)         0.861    -0.736    final_block_i/Top_level_0/U0/Test_2/clk_84MHz
    SLICE_X39Y46         FDCE                                         r  final_block_i/Top_level_0/U0/Test_2/current_value_reg[2]/C
                         clock pessimism              0.233    -0.503    
    SLICE_X39Y46         FDCE (Hold_fdce_C_D)         0.092    -0.411    final_block_i/Top_level_0/U0/Test_2/current_value_reg[2]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 final_block_i/Top_level_0/U0/Test_2/current_value_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_84MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@5.953ns period=11.907ns})
  Destination:            final_block_i/Top_level_0/U0/Test_2/current_value_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_84MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@5.953ns period=11.907ns})
  Path Group:             clk_84MHz_final_block_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_84MHz_final_block_clk_wiz_0_0 rise@0.000ns - clk_84MHz_final_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.186ns (46.892%)  route 0.211ns (53.108%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_84MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    final_block_i/clk_wiz_0/inst/clk_84MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  final_block_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=104, routed)         0.592    -0.503    final_block_i/Top_level_0/U0/Test_2/clk_84MHz
    SLICE_X39Y46         FDCE                                         r  final_block_i/Top_level_0/U0/Test_2/current_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.362 r  final_block_i/Top_level_0/U0/Test_2/current_value_reg[1]/Q
                         net (fo=13, routed)          0.211    -0.151    final_block_i/Top_level_0/U0/Test_2/current_value_reg_n_0_[1]
    SLICE_X39Y46         LUT6 (Prop_lut6_I2_O)        0.045    -0.106 r  final_block_i/Top_level_0/U0/Test_2/current_value[4]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.106    final_block_i/Top_level_0/U0/Test_2/current_value[4]
    SLICE_X39Y46         FDCE                                         r  final_block_i/Top_level_0/U0/Test_2/current_value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_84MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    final_block_i/clk_wiz_0/inst/clk_84MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  final_block_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=104, routed)         0.861    -0.736    final_block_i/Top_level_0/U0/Test_2/clk_84MHz
    SLICE_X39Y46         FDCE                                         r  final_block_i/Top_level_0/U0/Test_2/current_value_reg[4]/C
                         clock pessimism              0.233    -0.503    
    SLICE_X39Y46         FDCE (Hold_fdce_C_D)         0.092    -0.411    final_block_i/Top_level_0/U0/Test_2/current_value_reg[4]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 final_block_i/Top_level_0/U0/Test_2/current_value_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_84MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@5.953ns period=11.907ns})
  Destination:            final_block_i/Top_level_0/U0/Test_2/current_value_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_84MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@5.953ns period=11.907ns})
  Path Group:             clk_84MHz_final_block_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_84MHz_final_block_clk_wiz_0_0 rise@0.000ns - clk_84MHz_final_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.186ns (44.264%)  route 0.234ns (55.736%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_84MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    final_block_i/clk_wiz_0/inst/clk_84MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  final_block_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=104, routed)         0.593    -0.502    final_block_i/Top_level_0/U0/Test_2/clk_84MHz
    SLICE_X39Y48         FDCE                                         r  final_block_i/Top_level_0/U0/Test_2/current_value_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.361 f  final_block_i/Top_level_0/U0/Test_2/current_value_reg[11]/Q
                         net (fo=15, routed)          0.234    -0.126    final_block_i/Top_level_0/U0/Test_2/current_value_reg_n_0_[11]
    SLICE_X39Y46         LUT6 (Prop_lut6_I0_O)        0.045    -0.081 r  final_block_i/Top_level_0/U0/Test_2/current_value[1]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.081    final_block_i/Top_level_0/U0/Test_2/current_value[1]
    SLICE_X39Y46         FDCE                                         r  final_block_i/Top_level_0/U0/Test_2/current_value_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_84MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    final_block_i/clk_wiz_0/inst/clk_84MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  final_block_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=104, routed)         0.861    -0.736    final_block_i/Top_level_0/U0/Test_2/clk_84MHz
    SLICE_X39Y46         FDCE                                         r  final_block_i/Top_level_0/U0/Test_2/current_value_reg[1]/C
                         clock pessimism              0.249    -0.487    
    SLICE_X39Y46         FDCE (Hold_fdce_C_D)         0.091    -0.396    final_block_i/Top_level_0/U0/Test_2/current_value_reg[1]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 final_block_i/Top_level_0/U0/LED_Pulse_4/current_value_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_84MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@5.953ns period=11.907ns})
  Destination:            final_block_i/Top_level_0/U0/LED_Pulse_4/LED_signal_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_84MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@5.953ns period=11.907ns})
  Path Group:             clk_84MHz_final_block_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_84MHz_final_block_clk_wiz_0_0 rise@0.000ns - clk_84MHz_final_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.286ns (65.535%)  route 0.150ns (34.465%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_84MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    final_block_i/clk_wiz_0/inst/clk_84MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  final_block_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=104, routed)         0.554    -0.541    final_block_i/Top_level_0/U0/LED_Pulse_4/clk_84MHz
    SLICE_X13Y69         FDCE                                         r  final_block_i/Top_level_0/U0/LED_Pulse_4/current_value_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDCE (Prop_fdce_C_Q)         0.141    -0.400 f  final_block_i/Top_level_0/U0/LED_Pulse_4/current_value_reg[11]/Q
                         net (fo=4, routed)           0.150    -0.249    final_block_i/Top_level_0/U0/LED_Pulse_4/current_value_reg_n_0_[11]
    SLICE_X11Y69         LUT4 (Prop_lut4_I1_O)        0.049    -0.200 r  final_block_i/Top_level_0/U0/LED_Pulse_4/LED_signal0_carry__0_i_1__1/O
                         net (fo=1, routed)           0.000    -0.200    final_block_i/Top_level_0/U0/LED_Pulse_4/LED_signal0_carry__0_i_1__1_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.096    -0.104 r  final_block_i/Top_level_0/U0/LED_Pulse_4/LED_signal0_carry__0/CO[1]
                         net (fo=1, routed)           0.000    -0.104    final_block_i/Top_level_0/U0/LED_Pulse_4/LED_signal0_carry__0_n_2
    SLICE_X11Y69         FDCE                                         r  final_block_i/Top_level_0/U0/LED_Pulse_4/LED_signal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_84MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    final_block_i/clk_wiz_0/inst/clk_84MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  final_block_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=104, routed)         0.821    -0.776    final_block_i/Top_level_0/U0/LED_Pulse_4/clk_84MHz
    SLICE_X11Y69         FDCE                                         r  final_block_i/Top_level_0/U0/LED_Pulse_4/LED_signal_reg/C
                         clock pessimism              0.250    -0.527    
    SLICE_X11Y69         FDCE (Hold_fdce_C_D)         0.100    -0.427    final_block_i/Top_level_0/U0/LED_Pulse_4/LED_signal_reg
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 final_block_i/Top_level_0/U0/LED_Pulse_1/total_value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_84MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@5.953ns period=11.907ns})
  Destination:            final_block_i/Top_level_0/U0/LED_Pulse_1/LED_signal_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_84MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@5.953ns period=11.907ns})
  Path Group:             clk_84MHz_final_block_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_84MHz_final_block_clk_wiz_0_0 rise@0.000ns - clk_84MHz_final_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.376ns (81.899%)  route 0.083ns (18.101%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_84MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    final_block_i/clk_wiz_0/inst/clk_84MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  final_block_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=104, routed)         0.557    -0.538    final_block_i/Top_level_0/U0/LED_Pulse_1/clk_84MHz
    SLICE_X16Y60         FDRE                                         r  final_block_i/Top_level_0/U0/LED_Pulse_1/total_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y60         FDRE (Prop_fdre_C_Q)         0.164    -0.374 r  final_block_i/Top_level_0/U0/LED_Pulse_1/total_value_reg[3]/Q
                         net (fo=2, routed)           0.083    -0.290    final_block_i/Top_level_0/U0/LED_Pulse_1/total_value_reg[3]
    SLICE_X17Y60         LUT4 (Prop_lut4_I3_O)        0.049    -0.241 r  final_block_i/Top_level_0/U0/LED_Pulse_1/LED_signal0_carry_i_3/O
                         net (fo=1, routed)           0.000    -0.241    final_block_i/Top_level_0/U0/LED_Pulse_1/LED_signal0_carry_i_3_n_0
    SLICE_X17Y60         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.119    -0.122 r  final_block_i/Top_level_0/U0/LED_Pulse_1/LED_signal0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.122    final_block_i/Top_level_0/U0/LED_Pulse_1/LED_signal0_carry_n_0
    SLICE_X17Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.044    -0.078 r  final_block_i/Top_level_0/U0/LED_Pulse_1/LED_signal0_carry__0/CO[1]
                         net (fo=1, routed)           0.000    -0.078    final_block_i/Top_level_0/U0/LED_Pulse_1/LED_signal0_carry__0_n_2
    SLICE_X17Y61         FDCE                                         r  final_block_i/Top_level_0/U0/LED_Pulse_1/LED_signal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_84MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    final_block_i/clk_wiz_0/inst/clk_84MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  final_block_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=104, routed)         0.826    -0.771    final_block_i/Top_level_0/U0/LED_Pulse_1/clk_84MHz
    SLICE_X17Y61         FDCE                                         r  final_block_i/Top_level_0/U0/LED_Pulse_1/LED_signal_reg/C
                         clock pessimism              0.250    -0.522    
    SLICE_X17Y61         FDCE (Hold_fdce_C_D)         0.100    -0.422    final_block_i/Top_level_0/U0/LED_Pulse_1/LED_signal_reg
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.343    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_84MHz_final_block_clk_wiz_0_0
Waveform(ns):       { 0.000 5.953 }
Period(ns):         11.907
Sources:            { final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         11.907      9.752      BUFGCTRL_X0Y18   final_block_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         11.907      10.658     MMCME2_ADV_X0Y1  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         11.907      10.907     SLICE_X17Y61     final_block_i/Top_level_0/U0/LED_Pulse_1/LED_signal_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         11.907      10.907     SLICE_X19Y61     final_block_i/Top_level_0/U0/LED_Pulse_1/current_value_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         11.907      10.907     SLICE_X21Y61     final_block_i/Top_level_0/U0/LED_Pulse_1/current_value_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         11.907      10.907     SLICE_X21Y61     final_block_i/Top_level_0/U0/LED_Pulse_1/current_value_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         11.907      10.907     SLICE_X21Y60     final_block_i/Top_level_0/U0/LED_Pulse_1/current_value_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         11.907      10.907     SLICE_X21Y60     final_block_i/Top_level_0/U0/LED_Pulse_1/current_value_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         11.907      10.907     SLICE_X21Y60     final_block_i/Top_level_0/U0/LED_Pulse_1/current_value_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         11.907      10.907     SLICE_X21Y60     final_block_i/Top_level_0/U0/LED_Pulse_1/current_value_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       11.907      201.453    MMCME2_ADV_X0Y1  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.953       5.453      SLICE_X17Y61     final_block_i/Top_level_0/U0/LED_Pulse_1/LED_signal_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.953       5.453      SLICE_X17Y61     final_block_i/Top_level_0/U0/LED_Pulse_1/LED_signal_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.953       5.453      SLICE_X19Y61     final_block_i/Top_level_0/U0/LED_Pulse_1/current_value_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.953       5.453      SLICE_X19Y61     final_block_i/Top_level_0/U0/LED_Pulse_1/current_value_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.953       5.453      SLICE_X21Y61     final_block_i/Top_level_0/U0/LED_Pulse_1/current_value_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.953       5.453      SLICE_X21Y61     final_block_i/Top_level_0/U0/LED_Pulse_1/current_value_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.953       5.453      SLICE_X21Y61     final_block_i/Top_level_0/U0/LED_Pulse_1/current_value_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.953       5.453      SLICE_X21Y61     final_block_i/Top_level_0/U0/LED_Pulse_1/current_value_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.953       5.453      SLICE_X21Y60     final_block_i/Top_level_0/U0/LED_Pulse_1/current_value_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.953       5.453      SLICE_X21Y60     final_block_i/Top_level_0/U0/LED_Pulse_1/current_value_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.953       5.453      SLICE_X17Y61     final_block_i/Top_level_0/U0/LED_Pulse_1/LED_signal_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.953       5.453      SLICE_X17Y61     final_block_i/Top_level_0/U0/LED_Pulse_1/LED_signal_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.953       5.453      SLICE_X19Y61     final_block_i/Top_level_0/U0/LED_Pulse_1/current_value_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.953       5.453      SLICE_X19Y61     final_block_i/Top_level_0/U0/LED_Pulse_1/current_value_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.953       5.453      SLICE_X21Y61     final_block_i/Top_level_0/U0/LED_Pulse_1/current_value_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.953       5.453      SLICE_X21Y61     final_block_i/Top_level_0/U0/LED_Pulse_1/current_value_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.953       5.453      SLICE_X21Y61     final_block_i/Top_level_0/U0/LED_Pulse_1/current_value_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.953       5.453      SLICE_X21Y61     final_block_i/Top_level_0/U0/LED_Pulse_1/current_value_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.953       5.453      SLICE_X21Y60     final_block_i/Top_level_0/U0/LED_Pulse_1/current_value_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.953       5.453      SLICE_X21Y60     final_block_i/Top_level_0/U0/LED_Pulse_1/current_value_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_final_block_clk_wiz_0_0
  To Clock:  clkfbout_final_block_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       13.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_final_block_clk_wiz_0_0
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         16.000      13.845     BUFGCTRL_X0Y19   final_block_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y1  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y1  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y1  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       16.000      197.360    MMCME2_ADV_X0Y1  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_42MHz_final_block_clk_wiz_0_0
  To Clock:  clk_40MHz_final_block_clk_wiz_0_0

Setup :           32  Failing Endpoints,  Worst Slack       -1.657ns,  Total Violation      -47.530ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.657ns  (required time - arrival time)
  Source:                 final_block_i/Top_level_0/U0/cycle_3/current_sin_value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_42MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@11.907ns period=23.814ns})
  Destination:            final_block_i/Top_level_0/U0/threshold_output_3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@12.403ns period=24.806ns})
  Path Group:             clk_40MHz_final_block_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.992ns  (clk_40MHz_final_block_clk_wiz_0_0 rise@24.806ns - clk_42MHz_final_block_clk_wiz_0_0 rise@23.814ns)
  Data Path Delay:        2.048ns  (logic 0.456ns (22.264%)  route 1.592ns (77.736%))
  Logic Levels:           0  
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 23.422 - 24.806 ) 
    Source Clock Delay      (SCD):    -0.738ns = ( 23.076 - 23.814 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_42MHz_final_block_clk_wiz_0_0 rise edge)
                                                     23.814    23.814 r  
    H16                                               0.000    23.814 r  clk (IN)
                         net (fo=0)                   0.000    23.814    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    25.271 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    26.556    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    19.560 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    21.320    final_block_i/clk_wiz_0/inst/clk_42MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    21.421 r  final_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.655    23.076    final_block_i/Top_level_0/U0/cycle_3/clk_42MHz
    SLICE_X23Y56         FDRE                                         r  final_block_i/Top_level_0/U0/cycle_3/current_sin_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y56         FDRE (Prop_fdre_C_Q)         0.456    23.532 r  final_block_i/Top_level_0/U0/cycle_3/current_sin_value_reg[2]/Q
                         net (fo=6, routed)           1.592    25.124    final_block_i/Top_level_0/U0/total_value1_1[2]
    SLICE_X22Y55         FDRE                                         r  final_block_i/Top_level_0/U0/threshold_output_3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_final_block_clk_wiz_0_0 rise edge)
                                                     24.806    24.806 r  
    H16                                               0.000    24.806 r  clk (IN)
                         net (fo=0)                   0.000    24.806    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    26.193 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.355    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    20.250 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    21.849    final_block_i/clk_wiz_0/inst/clk_40MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.940 r  final_block_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2223, routed)        1.482    23.422    final_block_i/Top_level_0/U0/clk_40MHz
    SLICE_X22Y55         FDRE                                         r  final_block_i/Top_level_0/U0/threshold_output_3_reg[2]/C
                         clock pessimism              0.302    23.724    
                         clock uncertainty           -0.213    23.511    
    SLICE_X22Y55         FDRE (Setup_fdre_C_D)       -0.043    23.468    final_block_i/Top_level_0/U0/threshold_output_3_reg[2]
  -------------------------------------------------------------------
                         required time                         23.468    
                         arrival time                         -25.124    
  -------------------------------------------------------------------
                         slack                                 -1.657    

Slack (VIOLATED) :        -1.588ns  (required time - arrival time)
  Source:                 final_block_i/Top_level_0/U0/cycle_3/current_sin_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_42MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@11.907ns period=23.814ns})
  Destination:            final_block_i/Top_level_0/U0/threshold_output_3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@12.403ns period=24.806ns})
  Path Group:             clk_40MHz_final_block_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.992ns  (clk_40MHz_final_block_clk_wiz_0_0 rise@24.806ns - clk_42MHz_final_block_clk_wiz_0_0 rise@23.814ns)
  Data Path Delay:        1.961ns  (logic 0.456ns (23.256%)  route 1.505ns (76.744%))
  Logic Levels:           0  
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 23.422 - 24.806 ) 
    Source Clock Delay      (SCD):    -0.738ns = ( 23.076 - 23.814 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_42MHz_final_block_clk_wiz_0_0 rise edge)
                                                     23.814    23.814 r  
    H16                                               0.000    23.814 r  clk (IN)
                         net (fo=0)                   0.000    23.814    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    25.271 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    26.556    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    19.560 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    21.320    final_block_i/clk_wiz_0/inst/clk_42MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    21.421 r  final_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.655    23.076    final_block_i/Top_level_0/U0/cycle_3/clk_42MHz
    SLICE_X22Y53         FDRE                                         r  final_block_i/Top_level_0/U0/cycle_3/current_sin_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y53         FDRE (Prop_fdre_C_Q)         0.456    23.532 r  final_block_i/Top_level_0/U0/cycle_3/current_sin_value_reg[0]/Q
                         net (fo=8, routed)           1.505    25.037    final_block_i/Top_level_0/U0/total_value1_1[0]
    SLICE_X25Y53         FDRE                                         r  final_block_i/Top_level_0/U0/threshold_output_3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_final_block_clk_wiz_0_0 rise edge)
                                                     24.806    24.806 r  
    H16                                               0.000    24.806 r  clk (IN)
                         net (fo=0)                   0.000    24.806    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    26.193 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.355    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    20.250 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    21.849    final_block_i/clk_wiz_0/inst/clk_40MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.940 r  final_block_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2223, routed)        1.482    23.422    final_block_i/Top_level_0/U0/clk_40MHz
    SLICE_X25Y53         FDRE                                         r  final_block_i/Top_level_0/U0/threshold_output_3_reg[0]/C
                         clock pessimism              0.302    23.724    
                         clock uncertainty           -0.213    23.511    
    SLICE_X25Y53         FDRE (Setup_fdre_C_D)       -0.062    23.449    final_block_i/Top_level_0/U0/threshold_output_3_reg[0]
  -------------------------------------------------------------------
                         required time                         23.449    
                         arrival time                         -25.037    
  -------------------------------------------------------------------
                         slack                                 -1.588    

Slack (VIOLATED) :        -1.584ns  (required time - arrival time)
  Source:                 final_block_i/Top_level_0/U0/cycle_3/current_sin_value_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_42MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@11.907ns period=23.814ns})
  Destination:            final_block_i/Top_level_0/U0/threshold_output_3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@12.403ns period=24.806ns})
  Path Group:             clk_40MHz_final_block_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.992ns  (clk_40MHz_final_block_clk_wiz_0_0 rise@24.806ns - clk_42MHz_final_block_clk_wiz_0_0 rise@23.814ns)
  Data Path Delay:        1.971ns  (logic 0.456ns (23.130%)  route 1.515ns (76.870%))
  Logic Levels:           0  
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 23.422 - 24.806 ) 
    Source Clock Delay      (SCD):    -0.738ns = ( 23.076 - 23.814 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_42MHz_final_block_clk_wiz_0_0 rise edge)
                                                     23.814    23.814 r  
    H16                                               0.000    23.814 r  clk (IN)
                         net (fo=0)                   0.000    23.814    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    25.271 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    26.556    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    19.560 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    21.320    final_block_i/clk_wiz_0/inst/clk_42MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    21.421 r  final_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.655    23.076    final_block_i/Top_level_0/U0/cycle_3/clk_42MHz
    SLICE_X22Y54         FDRE                                         r  final_block_i/Top_level_0/U0/cycle_3/current_sin_value_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y54         FDRE (Prop_fdre_C_Q)         0.456    23.532 r  final_block_i/Top_level_0/U0/cycle_3/current_sin_value_reg[6]/Q
                         net (fo=5, routed)           1.515    25.048    final_block_i/Top_level_0/U0/total_value1_1[6]
    SLICE_X22Y55         FDRE                                         r  final_block_i/Top_level_0/U0/threshold_output_3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_final_block_clk_wiz_0_0 rise edge)
                                                     24.806    24.806 r  
    H16                                               0.000    24.806 r  clk (IN)
                         net (fo=0)                   0.000    24.806    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    26.193 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.355    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    20.250 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    21.849    final_block_i/clk_wiz_0/inst/clk_40MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.940 r  final_block_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2223, routed)        1.482    23.422    final_block_i/Top_level_0/U0/clk_40MHz
    SLICE_X22Y55         FDRE                                         r  final_block_i/Top_level_0/U0/threshold_output_3_reg[6]/C
                         clock pessimism              0.302    23.724    
                         clock uncertainty           -0.213    23.511    
    SLICE_X22Y55         FDRE (Setup_fdre_C_D)       -0.047    23.464    final_block_i/Top_level_0/U0/threshold_output_3_reg[6]
  -------------------------------------------------------------------
                         required time                         23.464    
                         arrival time                         -25.048    
  -------------------------------------------------------------------
                         slack                                 -1.584    

Slack (VIOLATED) :        -1.570ns  (required time - arrival time)
  Source:                 final_block_i/Top_level_0/U0/cycle_2/current_sin_value_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_42MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@11.907ns period=23.814ns})
  Destination:            final_block_i/Top_level_0/U0/threshold_output_2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@12.403ns period=24.806ns})
  Path Group:             clk_40MHz_final_block_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.992ns  (clk_40MHz_final_block_clk_wiz_0_0 rise@24.806ns - clk_42MHz_final_block_clk_wiz_0_0 rise@23.814ns)
  Data Path Delay:        1.961ns  (logic 0.456ns (23.248%)  route 1.505ns (76.752%))
  Logic Levels:           0  
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 23.422 - 24.806 ) 
    Source Clock Delay      (SCD):    -0.738ns = ( 23.076 - 23.814 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_42MHz_final_block_clk_wiz_0_0 rise edge)
                                                     23.814    23.814 r  
    H16                                               0.000    23.814 r  clk (IN)
                         net (fo=0)                   0.000    23.814    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    25.271 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    26.556    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    19.560 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    21.320    final_block_i/clk_wiz_0/inst/clk_42MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    21.421 r  final_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.655    23.076    final_block_i/Top_level_0/U0/cycle_2/clk_42MHz
    SLICE_X15Y65         FDRE                                         r  final_block_i/Top_level_0/U0/cycle_2/current_sin_value_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y65         FDRE (Prop_fdre_C_Q)         0.456    23.532 r  final_block_i/Top_level_0/U0/cycle_2/current_sin_value_reg[6]/Q
                         net (fo=3, routed)           1.505    25.038    final_block_i/Top_level_0/U0/total_value1_0[6]
    SLICE_X14Y65         FDRE                                         r  final_block_i/Top_level_0/U0/threshold_output_2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_final_block_clk_wiz_0_0 rise edge)
                                                     24.806    24.806 r  
    H16                                               0.000    24.806 r  clk (IN)
                         net (fo=0)                   0.000    24.806    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    26.193 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.355    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    20.250 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    21.849    final_block_i/clk_wiz_0/inst/clk_40MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.940 r  final_block_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2223, routed)        1.482    23.422    final_block_i/Top_level_0/U0/clk_40MHz
    SLICE_X14Y65         FDRE                                         r  final_block_i/Top_level_0/U0/threshold_output_2_reg[6]/C
                         clock pessimism              0.302    23.724    
                         clock uncertainty           -0.213    23.511    
    SLICE_X14Y65         FDRE (Setup_fdre_C_D)       -0.043    23.468    final_block_i/Top_level_0/U0/threshold_output_2_reg[6]
  -------------------------------------------------------------------
                         required time                         23.468    
                         arrival time                         -25.038    
  -------------------------------------------------------------------
                         slack                                 -1.570    

Slack (VIOLATED) :        -1.556ns  (required time - arrival time)
  Source:                 final_block_i/Top_level_0/U0/cycle_1/current_sin_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_42MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@11.907ns period=23.814ns})
  Destination:            final_block_i/Top_level_0/U0/threshold_output_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@12.403ns period=24.806ns})
  Path Group:             clk_40MHz_final_block_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.992ns  (clk_40MHz_final_block_clk_wiz_0_0 rise@24.806ns - clk_42MHz_final_block_clk_wiz_0_0 rise@23.814ns)
  Data Path Delay:        1.951ns  (logic 0.456ns (23.371%)  route 1.495ns (76.629%))
  Logic Levels:           0  
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 23.425 - 24.806 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 23.078 - 23.814 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_42MHz_final_block_clk_wiz_0_0 rise edge)
                                                     23.814    23.814 r  
    H16                                               0.000    23.814 r  clk (IN)
                         net (fo=0)                   0.000    23.814    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    25.271 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    26.556    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    19.560 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    21.320    final_block_i/clk_wiz_0/inst/clk_42MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    21.421 r  final_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.657    23.078    final_block_i/Top_level_0/U0/cycle_1/clk_42MHz
    SLICE_X18Y61         FDRE                                         r  final_block_i/Top_level_0/U0/cycle_1/current_sin_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y61         FDRE (Prop_fdre_C_Q)         0.456    23.534 r  final_block_i/Top_level_0/U0/cycle_1/current_sin_value_reg[0]/Q
                         net (fo=2, routed)           1.495    25.029    final_block_i/Top_level_0/U0/total_value1[0]
    SLICE_X17Y60         FDRE                                         r  final_block_i/Top_level_0/U0/threshold_output_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_final_block_clk_wiz_0_0 rise edge)
                                                     24.806    24.806 r  
    H16                                               0.000    24.806 r  clk (IN)
                         net (fo=0)                   0.000    24.806    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    26.193 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.355    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    20.250 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    21.849    final_block_i/clk_wiz_0/inst/clk_40MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.940 r  final_block_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2223, routed)        1.485    23.425    final_block_i/Top_level_0/U0/clk_40MHz
    SLICE_X17Y60         FDRE                                         r  final_block_i/Top_level_0/U0/threshold_output_1_reg[0]/C
                         clock pessimism              0.302    23.727    
                         clock uncertainty           -0.213    23.514    
    SLICE_X17Y60         FDRE (Setup_fdre_C_D)       -0.040    23.474    final_block_i/Top_level_0/U0/threshold_output_1_reg[0]
  -------------------------------------------------------------------
                         required time                         23.474    
                         arrival time                         -25.029    
  -------------------------------------------------------------------
                         slack                                 -1.556    

Slack (VIOLATED) :        -1.553ns  (required time - arrival time)
  Source:                 final_block_i/Top_level_0/U0/cycle_4/current_sin_value_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_42MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@11.907ns period=23.814ns})
  Destination:            final_block_i/Top_level_0/U0/threshold_output_4_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@12.403ns period=24.806ns})
  Path Group:             clk_40MHz_final_block_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.992ns  (clk_40MHz_final_block_clk_wiz_0_0 rise@24.806ns - clk_42MHz_final_block_clk_wiz_0_0 rise@23.814ns)
  Data Path Delay:        1.942ns  (logic 0.456ns (23.485%)  route 1.486ns (76.515%))
  Logic Levels:           0  
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 23.422 - 24.806 ) 
    Source Clock Delay      (SCD):    -0.739ns = ( 23.075 - 23.814 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_42MHz_final_block_clk_wiz_0_0 rise edge)
                                                     23.814    23.814 r  
    H16                                               0.000    23.814 r  clk (IN)
                         net (fo=0)                   0.000    23.814    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    25.271 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    26.556    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    19.560 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    21.320    final_block_i/clk_wiz_0/inst/clk_42MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    21.421 r  final_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.654    23.075    final_block_i/Top_level_0/U0/cycle_4/clk_42MHz
    SLICE_X9Y70          FDRE                                         r  final_block_i/Top_level_0/U0/cycle_4/current_sin_value_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.456    23.531 r  final_block_i/Top_level_0/U0/cycle_4/current_sin_value_reg[6]/Q
                         net (fo=3, routed)           1.486    25.017    final_block_i/Top_level_0/U0/total_value1_2[6]
    SLICE_X9Y71          FDRE                                         r  final_block_i/Top_level_0/U0/threshold_output_4_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_final_block_clk_wiz_0_0 rise edge)
                                                     24.806    24.806 r  
    H16                                               0.000    24.806 r  clk (IN)
                         net (fo=0)                   0.000    24.806    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    26.193 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.355    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    20.250 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    21.849    final_block_i/clk_wiz_0/inst/clk_40MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.940 r  final_block_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2223, routed)        1.482    23.422    final_block_i/Top_level_0/U0/clk_40MHz
    SLICE_X9Y71          FDRE                                         r  final_block_i/Top_level_0/U0/threshold_output_4_reg[6]/C
                         clock pessimism              0.302    23.724    
                         clock uncertainty           -0.213    23.511    
    SLICE_X9Y71          FDRE (Setup_fdre_C_D)       -0.047    23.464    final_block_i/Top_level_0/U0/threshold_output_4_reg[6]
  -------------------------------------------------------------------
                         required time                         23.464    
                         arrival time                         -25.017    
  -------------------------------------------------------------------
                         slack                                 -1.553    

Slack (VIOLATED) :        -1.553ns  (required time - arrival time)
  Source:                 final_block_i/Top_level_0/U0/cycle_1/current_sin_value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_42MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@11.907ns period=23.814ns})
  Destination:            final_block_i/Top_level_0/U0/threshold_output_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@12.403ns period=24.806ns})
  Path Group:             clk_40MHz_final_block_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.992ns  (clk_40MHz_final_block_clk_wiz_0_0 rise@24.806ns - clk_42MHz_final_block_clk_wiz_0_0 rise@23.814ns)
  Data Path Delay:        1.943ns  (logic 0.456ns (23.464%)  route 1.487ns (76.536%))
  Logic Levels:           0  
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 23.425 - 24.806 ) 
    Source Clock Delay      (SCD):    -0.734ns = ( 23.080 - 23.814 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_42MHz_final_block_clk_wiz_0_0 rise edge)
                                                     23.814    23.814 r  
    H16                                               0.000    23.814 r  clk (IN)
                         net (fo=0)                   0.000    23.814    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    25.271 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    26.556    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    19.560 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    21.320    final_block_i/clk_wiz_0/inst/clk_42MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    21.421 r  final_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.659    23.080    final_block_i/Top_level_0/U0/cycle_1/clk_42MHz
    SLICE_X14Y61         FDRE                                         r  final_block_i/Top_level_0/U0/cycle_1/current_sin_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y61         FDRE (Prop_fdre_C_Q)         0.456    23.536 r  final_block_i/Top_level_0/U0/cycle_1/current_sin_value_reg[2]/Q
                         net (fo=7, routed)           1.487    25.024    final_block_i/Top_level_0/U0/total_value1[2]
    SLICE_X17Y60         FDRE                                         r  final_block_i/Top_level_0/U0/threshold_output_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_final_block_clk_wiz_0_0 rise edge)
                                                     24.806    24.806 r  
    H16                                               0.000    24.806 r  clk (IN)
                         net (fo=0)                   0.000    24.806    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    26.193 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.355    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    20.250 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    21.849    final_block_i/clk_wiz_0/inst/clk_40MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.940 r  final_block_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2223, routed)        1.485    23.425    final_block_i/Top_level_0/U0/clk_40MHz
    SLICE_X17Y60         FDRE                                         r  final_block_i/Top_level_0/U0/threshold_output_1_reg[2]/C
                         clock pessimism              0.302    23.727    
                         clock uncertainty           -0.213    23.514    
    SLICE_X17Y60         FDRE (Setup_fdre_C_D)       -0.043    23.471    final_block_i/Top_level_0/U0/threshold_output_1_reg[2]
  -------------------------------------------------------------------
                         required time                         23.471    
                         arrival time                         -25.024    
  -------------------------------------------------------------------
                         slack                                 -1.553    

Slack (VIOLATED) :        -1.548ns  (required time - arrival time)
  Source:                 final_block_i/Top_level_0/U0/cycle_3/current_sin_value_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_42MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@11.907ns period=23.814ns})
  Destination:            final_block_i/Top_level_0/U0/threshold_output_3_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@12.403ns period=24.806ns})
  Path Group:             clk_40MHz_final_block_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.992ns  (clk_40MHz_final_block_clk_wiz_0_0 rise@24.806ns - clk_42MHz_final_block_clk_wiz_0_0 rise@23.814ns)
  Data Path Delay:        1.943ns  (logic 0.456ns (23.472%)  route 1.487ns (76.528%))
  Logic Levels:           0  
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 23.422 - 24.806 ) 
    Source Clock Delay      (SCD):    -0.738ns = ( 23.076 - 23.814 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_42MHz_final_block_clk_wiz_0_0 rise edge)
                                                     23.814    23.814 r  
    H16                                               0.000    23.814 r  clk (IN)
                         net (fo=0)                   0.000    23.814    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    25.271 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    26.556    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    19.560 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    21.320    final_block_i/clk_wiz_0/inst/clk_42MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    21.421 r  final_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.655    23.076    final_block_i/Top_level_0/U0/cycle_3/clk_42MHz
    SLICE_X23Y56         FDRE                                         r  final_block_i/Top_level_0/U0/cycle_3/current_sin_value_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y56         FDRE (Prop_fdre_C_Q)         0.456    23.532 r  final_block_i/Top_level_0/U0/cycle_3/current_sin_value_reg[7]/Q
                         net (fo=4, routed)           1.487    25.019    final_block_i/Top_level_0/U0/total_value1_1[7]
    SLICE_X22Y56         FDRE                                         r  final_block_i/Top_level_0/U0/threshold_output_3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_final_block_clk_wiz_0_0 rise edge)
                                                     24.806    24.806 r  
    H16                                               0.000    24.806 r  clk (IN)
                         net (fo=0)                   0.000    24.806    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    26.193 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.355    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    20.250 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    21.849    final_block_i/clk_wiz_0/inst/clk_40MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.940 r  final_block_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2223, routed)        1.482    23.422    final_block_i/Top_level_0/U0/clk_40MHz
    SLICE_X22Y56         FDRE                                         r  final_block_i/Top_level_0/U0/threshold_output_3_reg[7]/C
                         clock pessimism              0.302    23.724    
                         clock uncertainty           -0.213    23.511    
    SLICE_X22Y56         FDRE (Setup_fdre_C_D)       -0.040    23.471    final_block_i/Top_level_0/U0/threshold_output_3_reg[7]
  -------------------------------------------------------------------
                         required time                         23.471    
                         arrival time                         -25.019    
  -------------------------------------------------------------------
                         slack                                 -1.548    

Slack (VIOLATED) :        -1.514ns  (required time - arrival time)
  Source:                 final_block_i/Top_level_0/U0/cycle_3/current_sin_value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_42MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@11.907ns period=23.814ns})
  Destination:            final_block_i/Top_level_0/U0/threshold_output_3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@12.403ns period=24.806ns})
  Path Group:             clk_40MHz_final_block_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.992ns  (clk_40MHz_final_block_clk_wiz_0_0 rise@24.806ns - clk_42MHz_final_block_clk_wiz_0_0 rise@23.814ns)
  Data Path Delay:        1.887ns  (logic 0.456ns (24.165%)  route 1.431ns (75.835%))
  Logic Levels:           0  
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 23.423 - 24.806 ) 
    Source Clock Delay      (SCD):    -0.737ns = ( 23.077 - 23.814 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_42MHz_final_block_clk_wiz_0_0 rise edge)
                                                     23.814    23.814 r  
    H16                                               0.000    23.814 r  clk (IN)
                         net (fo=0)                   0.000    23.814    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    25.271 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    26.556    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    19.560 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    21.320    final_block_i/clk_wiz_0/inst/clk_42MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    21.421 r  final_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.656    23.077    final_block_i/Top_level_0/U0/cycle_3/clk_42MHz
    SLICE_X23Y51         FDRE                                         r  final_block_i/Top_level_0/U0/cycle_3/current_sin_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y51         FDRE (Prop_fdre_C_Q)         0.456    23.533 r  final_block_i/Top_level_0/U0/cycle_3/current_sin_value_reg[3]/Q
                         net (fo=5, routed)           1.431    24.964    final_block_i/Top_level_0/U0/total_value1_1[3]
    SLICE_X25Y51         FDRE                                         r  final_block_i/Top_level_0/U0/threshold_output_3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_final_block_clk_wiz_0_0 rise edge)
                                                     24.806    24.806 r  
    H16                                               0.000    24.806 r  clk (IN)
                         net (fo=0)                   0.000    24.806    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    26.193 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.355    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    20.250 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    21.849    final_block_i/clk_wiz_0/inst/clk_40MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.940 r  final_block_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2223, routed)        1.483    23.423    final_block_i/Top_level_0/U0/clk_40MHz
    SLICE_X25Y51         FDRE                                         r  final_block_i/Top_level_0/U0/threshold_output_3_reg[3]/C
                         clock pessimism              0.302    23.725    
                         clock uncertainty           -0.213    23.512    
    SLICE_X25Y51         FDRE (Setup_fdre_C_D)       -0.062    23.450    final_block_i/Top_level_0/U0/threshold_output_3_reg[3]
  -------------------------------------------------------------------
                         required time                         23.450    
                         arrival time                         -24.964    
  -------------------------------------------------------------------
                         slack                                 -1.514    

Slack (VIOLATED) :        -1.514ns  (required time - arrival time)
  Source:                 final_block_i/Top_level_0/U0/cycle_1/current_sin_value_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_42MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@11.907ns period=23.814ns})
  Destination:            final_block_i/Top_level_0/U0/threshold_output_1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@12.403ns period=24.806ns})
  Path Group:             clk_40MHz_final_block_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.992ns  (clk_40MHz_final_block_clk_wiz_0_0 rise@24.806ns - clk_42MHz_final_block_clk_wiz_0_0 rise@23.814ns)
  Data Path Delay:        1.902ns  (logic 0.456ns (23.970%)  route 1.446ns (76.030%))
  Logic Levels:           0  
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 23.428 - 24.806 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 23.081 - 23.814 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_42MHz_final_block_clk_wiz_0_0 rise edge)
                                                     23.814    23.814 r  
    H16                                               0.000    23.814 r  clk (IN)
                         net (fo=0)                   0.000    23.814    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    25.271 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    26.556    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    19.560 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    21.320    final_block_i/clk_wiz_0/inst/clk_42MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    21.421 r  final_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.660    23.081    final_block_i/Top_level_0/U0/cycle_1/clk_42MHz
    SLICE_X9Y65          FDRE                                         r  final_block_i/Top_level_0/U0/cycle_1/current_sin_value_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDRE (Prop_fdre_C_Q)         0.456    23.537 r  final_block_i/Top_level_0/U0/cycle_1/current_sin_value_reg[6]/Q
                         net (fo=3, routed)           1.446    24.984    final_block_i/Top_level_0/U0/total_value1[6]
    SLICE_X11Y65         FDRE                                         r  final_block_i/Top_level_0/U0/threshold_output_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_final_block_clk_wiz_0_0 rise edge)
                                                     24.806    24.806 r  
    H16                                               0.000    24.806 r  clk (IN)
                         net (fo=0)                   0.000    24.806    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    26.193 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.355    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    20.250 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    21.849    final_block_i/clk_wiz_0/inst/clk_40MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.940 r  final_block_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2223, routed)        1.488    23.428    final_block_i/Top_level_0/U0/clk_40MHz
    SLICE_X11Y65         FDRE                                         r  final_block_i/Top_level_0/U0/threshold_output_1_reg[6]/C
                         clock pessimism              0.302    23.730    
                         clock uncertainty           -0.213    23.517    
    SLICE_X11Y65         FDRE (Setup_fdre_C_D)       -0.047    23.470    final_block_i/Top_level_0/U0/threshold_output_1_reg[6]
  -------------------------------------------------------------------
                         required time                         23.470    
                         arrival time                         -24.984    
  -------------------------------------------------------------------
                         slack                                 -1.514    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 final_block_i/Top_level_0/U0/cycle_4/current_sin_value_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_42MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@11.907ns period=23.814ns})
  Destination:            final_block_i/Top_level_0/U0/threshold_output_4_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@12.403ns period=24.806ns})
  Path Group:             clk_40MHz_final_block_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40MHz_final_block_clk_wiz_0_0 rise@0.000ns - clk_42MHz_final_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.164ns (24.746%)  route 0.499ns (75.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_42MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    final_block_i/clk_wiz_0/inst/clk_42MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  final_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.557    -0.538    final_block_i/Top_level_0/U0/cycle_4/clk_42MHz
    SLICE_X10Y66         FDRE                                         r  final_block_i/Top_level_0/U0/cycle_4/current_sin_value_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.374 r  final_block_i/Top_level_0/U0/cycle_4/current_sin_value_reg[7]/Q
                         net (fo=4, routed)           0.499     0.125    final_block_i/Top_level_0/U0/total_value1_2[7]
    SLICE_X10Y64         FDRE                                         r  final_block_i/Top_level_0/U0/threshold_output_4_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.154 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.626    final_block_i/clk_wiz_0/inst/clk_40MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  final_block_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2223, routed)        0.826    -0.771    final_block_i/Top_level_0/U0/clk_40MHz
    SLICE_X10Y64         FDRE                                         r  final_block_i/Top_level_0/U0/threshold_output_4_reg[7]/C
                         clock pessimism              0.552    -0.219    
                         clock uncertainty            0.213    -0.006    
    SLICE_X10Y64         FDRE (Hold_fdre_C_D)         0.064     0.058    final_block_i/Top_level_0/U0/threshold_output_4_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.058    
                         arrival time                           0.125    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 final_block_i/Top_level_0/U0/cycle_2/current_sin_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_42MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@11.907ns period=23.814ns})
  Destination:            final_block_i/Top_level_0/U0/threshold_output_2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@12.403ns period=24.806ns})
  Path Group:             clk_40MHz_final_block_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40MHz_final_block_clk_wiz_0_0 rise@0.000ns - clk_42MHz_final_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.164ns (24.265%)  route 0.512ns (75.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_42MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    final_block_i/clk_wiz_0/inst/clk_42MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  final_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.555    -0.540    final_block_i/Top_level_0/U0/cycle_2/clk_42MHz
    SLICE_X16Y64         FDRE                                         r  final_block_i/Top_level_0/U0/cycle_2/current_sin_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y64         FDRE (Prop_fdre_C_Q)         0.164    -0.376 r  final_block_i/Top_level_0/U0/cycle_2/current_sin_value_reg[0]/Q
                         net (fo=2, routed)           0.512     0.136    final_block_i/Top_level_0/U0/total_value1_0[0]
    SLICE_X19Y64         FDRE                                         r  final_block_i/Top_level_0/U0/threshold_output_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.154 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.626    final_block_i/clk_wiz_0/inst/clk_40MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  final_block_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2223, routed)        0.823    -0.774    final_block_i/Top_level_0/U0/clk_40MHz
    SLICE_X19Y64         FDRE                                         r  final_block_i/Top_level_0/U0/threshold_output_2_reg[0]/C
                         clock pessimism              0.552    -0.222    
                         clock uncertainty            0.213    -0.009    
    SLICE_X19Y64         FDRE (Hold_fdre_C_D)         0.076     0.067    final_block_i/Top_level_0/U0/threshold_output_2_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.067    
                         arrival time                           0.136    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 final_block_i/Top_level_0/U0/cycle_2/current_sin_value_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_42MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@11.907ns period=23.814ns})
  Destination:            final_block_i/Top_level_0/U0/threshold_output_2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@12.403ns period=24.806ns})
  Path Group:             clk_40MHz_final_block_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40MHz_final_block_clk_wiz_0_0 rise@0.000ns - clk_42MHz_final_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.141ns (20.938%)  route 0.532ns (79.062%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_42MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    final_block_i/clk_wiz_0/inst/clk_42MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  final_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.554    -0.541    final_block_i/Top_level_0/U0/cycle_2/clk_42MHz
    SLICE_X14Y66         FDRE                                         r  final_block_i/Top_level_0/U0/cycle_2/current_sin_value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  final_block_i/Top_level_0/U0/cycle_2/current_sin_value_reg[5]/Q
                         net (fo=4, routed)           0.532     0.133    final_block_i/Top_level_0/U0/total_value1_0[5]
    SLICE_X14Y67         FDRE                                         r  final_block_i/Top_level_0/U0/threshold_output_2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.154 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.626    final_block_i/clk_wiz_0/inst/clk_40MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  final_block_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2223, routed)        0.820    -0.777    final_block_i/Top_level_0/U0/clk_40MHz
    SLICE_X14Y67         FDRE                                         r  final_block_i/Top_level_0/U0/threshold_output_2_reg[5]/C
                         clock pessimism              0.552    -0.225    
                         clock uncertainty            0.213    -0.012    
    SLICE_X14Y67         FDRE (Hold_fdre_C_D)         0.075     0.063    final_block_i/Top_level_0/U0/threshold_output_2_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.063    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 final_block_i/Top_level_0/U0/cycle_2/current_sin_value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_42MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@11.907ns period=23.814ns})
  Destination:            final_block_i/Top_level_0/U0/threshold_output_2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@12.403ns period=24.806ns})
  Path Group:             clk_40MHz_final_block_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40MHz_final_block_clk_wiz_0_0 rise@0.000ns - clk_42MHz_final_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.141ns (21.029%)  route 0.530ns (78.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_42MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    final_block_i/clk_wiz_0/inst/clk_42MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  final_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.554    -0.541    final_block_i/Top_level_0/U0/cycle_2/clk_42MHz
    SLICE_X17Y66         FDRE                                         r  final_block_i/Top_level_0/U0/cycle_2/current_sin_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  final_block_i/Top_level_0/U0/cycle_2/current_sin_value_reg[3]/Q
                         net (fo=6, routed)           0.530     0.130    final_block_i/Top_level_0/U0/total_value1_0[3]
    SLICE_X18Y66         FDRE                                         r  final_block_i/Top_level_0/U0/threshold_output_2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.154 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.626    final_block_i/clk_wiz_0/inst/clk_40MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  final_block_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2223, routed)        0.821    -0.776    final_block_i/Top_level_0/U0/clk_40MHz
    SLICE_X18Y66         FDRE                                         r  final_block_i/Top_level_0/U0/threshold_output_2_reg[3]/C
                         clock pessimism              0.552    -0.224    
                         clock uncertainty            0.213    -0.011    
    SLICE_X18Y66         FDRE (Hold_fdre_C_D)         0.071     0.060    final_block_i/Top_level_0/U0/threshold_output_2_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.060    
                         arrival time                           0.130    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 final_block_i/Top_level_0/U0/cycle_4/current_sin_value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_42MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@11.907ns period=23.814ns})
  Destination:            final_block_i/Top_level_0/U0/threshold_output_4_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@12.403ns period=24.806ns})
  Path Group:             clk_40MHz_final_block_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40MHz_final_block_clk_wiz_0_0 rise@0.000ns - clk_42MHz_final_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.164ns (24.629%)  route 0.502ns (75.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_42MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    final_block_i/clk_wiz_0/inst/clk_42MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  final_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.555    -0.540    final_block_i/Top_level_0/U0/cycle_4/clk_42MHz
    SLICE_X8Y68          FDRE                                         r  final_block_i/Top_level_0/U0/cycle_4/current_sin_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y68          FDRE (Prop_fdre_C_Q)         0.164    -0.376 r  final_block_i/Top_level_0/U0/cycle_4/current_sin_value_reg[2]/Q
                         net (fo=7, routed)           0.502     0.126    final_block_i/Top_level_0/U0/total_value1_2[2]
    SLICE_X8Y67          FDRE                                         r  final_block_i/Top_level_0/U0/threshold_output_4_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.154 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.626    final_block_i/clk_wiz_0/inst/clk_40MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  final_block_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2223, routed)        0.823    -0.774    final_block_i/Top_level_0/U0/clk_40MHz
    SLICE_X8Y67          FDRE                                         r  final_block_i/Top_level_0/U0/threshold_output_4_reg[2]/C
                         clock pessimism              0.552    -0.222    
                         clock uncertainty            0.213    -0.009    
    SLICE_X8Y67          FDRE (Hold_fdre_C_D)         0.064     0.055    final_block_i/Top_level_0/U0/threshold_output_4_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.055    
                         arrival time                           0.126    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 final_block_i/Top_level_0/U0/cycle_1/current_sin_value_reg[7]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_42MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@11.907ns period=23.814ns})
  Destination:            final_block_i/Top_level_0/U0/threshold_output_1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@12.403ns period=24.806ns})
  Path Group:             clk_40MHz_final_block_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40MHz_final_block_clk_wiz_0_0 rise@0.000ns - clk_42MHz_final_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.164ns (24.087%)  route 0.517ns (75.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_42MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    final_block_i/clk_wiz_0/inst/clk_42MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  final_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.558    -0.537    final_block_i/Top_level_0/U0/cycle_1/clk_42MHz
    SLICE_X10Y65         FDRE                                         r  final_block_i/Top_level_0/U0/cycle_1/current_sin_value_reg[7]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y65         FDRE (Prop_fdre_C_Q)         0.164    -0.373 r  final_block_i/Top_level_0/U0/cycle_1/current_sin_value_reg[7]_replica/Q
                         net (fo=1, routed)           0.517     0.144    final_block_i/Top_level_0/U0/Q[7]_repN_alias
    SLICE_X11Y64         FDRE                                         r  final_block_i/Top_level_0/U0/threshold_output_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.154 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.626    final_block_i/clk_wiz_0/inst/clk_40MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  final_block_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2223, routed)        0.826    -0.771    final_block_i/Top_level_0/U0/clk_40MHz
    SLICE_X11Y64         FDRE                                         r  final_block_i/Top_level_0/U0/threshold_output_1_reg[7]/C
                         clock pessimism              0.552    -0.219    
                         clock uncertainty            0.213    -0.006    
    SLICE_X11Y64         FDRE (Hold_fdre_C_D)         0.076     0.070    final_block_i/Top_level_0/U0/threshold_output_1_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.070    
                         arrival time                           0.144    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 final_block_i/Top_level_0/U0/cycle_4/current_sin_value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_42MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@11.907ns period=23.814ns})
  Destination:            final_block_i/Top_level_0/U0/threshold_output_4_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@12.403ns period=24.806ns})
  Path Group:             clk_40MHz_final_block_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40MHz_final_block_clk_wiz_0_0 rise@0.000ns - clk_42MHz_final_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.141ns (20.603%)  route 0.543ns (79.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_42MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    final_block_i/clk_wiz_0/inst/clk_42MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  final_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.573    -0.522    final_block_i/Top_level_0/U0/cycle_4/clk_42MHz
    SLICE_X5Y69          FDRE                                         r  final_block_i/Top_level_0/U0/cycle_4/current_sin_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  final_block_i/Top_level_0/U0/cycle_4/current_sin_value_reg[3]/Q
                         net (fo=6, routed)           0.543     0.163    final_block_i/Top_level_0/U0/total_value1_2[3]
    SLICE_X5Y68          FDRE                                         r  final_block_i/Top_level_0/U0/threshold_output_4_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.154 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.626    final_block_i/clk_wiz_0/inst/clk_40MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  final_block_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2223, routed)        0.841    -0.756    final_block_i/Top_level_0/U0/clk_40MHz
    SLICE_X5Y68          FDRE                                         r  final_block_i/Top_level_0/U0/threshold_output_4_reg[3]/C
                         clock pessimism              0.552    -0.204    
                         clock uncertainty            0.213     0.009    
    SLICE_X5Y68          FDRE (Hold_fdre_C_D)         0.078     0.087    final_block_i/Top_level_0/U0/threshold_output_4_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.087    
                         arrival time                           0.163    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 final_block_i/Top_level_0/U0/cycle_4/current_sin_value_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_42MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@11.907ns period=23.814ns})
  Destination:            final_block_i/Top_level_0/U0/threshold_output_4_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@12.403ns period=24.806ns})
  Path Group:             clk_40MHz_final_block_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40MHz_final_block_clk_wiz_0_0 rise@0.000ns - clk_42MHz_final_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.141ns (20.596%)  route 0.544ns (79.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_42MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    final_block_i/clk_wiz_0/inst/clk_42MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  final_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.553    -0.542    final_block_i/Top_level_0/U0/cycle_4/clk_42MHz
    SLICE_X9Y70          FDRE                                         r  final_block_i/Top_level_0/U0/cycle_4/current_sin_value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  final_block_i/Top_level_0/U0/cycle_4/current_sin_value_reg[5]/Q
                         net (fo=4, routed)           0.544     0.143    final_block_i/Top_level_0/U0/total_value1_2[5]
    SLICE_X9Y69          FDRE                                         r  final_block_i/Top_level_0/U0/threshold_output_4_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.154 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.626    final_block_i/clk_wiz_0/inst/clk_40MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  final_block_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2223, routed)        0.821    -0.776    final_block_i/Top_level_0/U0/clk_40MHz
    SLICE_X9Y69          FDRE                                         r  final_block_i/Top_level_0/U0/threshold_output_4_reg[5]/C
                         clock pessimism              0.552    -0.224    
                         clock uncertainty            0.213    -0.011    
    SLICE_X9Y69          FDRE (Hold_fdre_C_D)         0.078     0.067    final_block_i/Top_level_0/U0/threshold_output_4_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.067    
                         arrival time                           0.143    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 final_block_i/Top_level_0/U0/cycle_3/current_sin_value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_42MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@11.907ns period=23.814ns})
  Destination:            final_block_i/Top_level_0/U0/threshold_output_3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@12.403ns period=24.806ns})
  Path Group:             clk_40MHz_final_block_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40MHz_final_block_clk_wiz_0_0 rise@0.000ns - clk_42MHz_final_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.686ns  (logic 0.141ns (20.565%)  route 0.545ns (79.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_42MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    final_block_i/clk_wiz_0/inst/clk_42MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  final_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.557    -0.538    final_block_i/Top_level_0/U0/cycle_3/clk_42MHz
    SLICE_X23Y51         FDRE                                         r  final_block_i/Top_level_0/U0/cycle_3/current_sin_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  final_block_i/Top_level_0/U0/cycle_3/current_sin_value_reg[1]/Q
                         net (fo=7, routed)           0.545     0.148    final_block_i/Top_level_0/U0/total_value1_1[1]
    SLICE_X25Y51         FDRE                                         r  final_block_i/Top_level_0/U0/threshold_output_3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.154 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.626    final_block_i/clk_wiz_0/inst/clk_40MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  final_block_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2223, routed)        0.826    -0.771    final_block_i/Top_level_0/U0/clk_40MHz
    SLICE_X25Y51         FDRE                                         r  final_block_i/Top_level_0/U0/threshold_output_3_reg[1]/C
                         clock pessimism              0.552    -0.219    
                         clock uncertainty            0.213    -0.006    
    SLICE_X25Y51         FDRE (Hold_fdre_C_D)         0.078     0.072    final_block_i/Top_level_0/U0/threshold_output_3_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.072    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 final_block_i/Top_level_0/U0/cycle_1/current_sin_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_42MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@11.907ns period=23.814ns})
  Destination:            final_block_i/Top_level_0/U0/threshold_output_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@12.403ns period=24.806ns})
  Path Group:             clk_40MHz_final_block_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40MHz_final_block_clk_wiz_0_0 rise@0.000ns - clk_42MHz_final_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.141ns (20.430%)  route 0.549ns (79.570%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_42MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    final_block_i/clk_wiz_0/inst/clk_42MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  final_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.557    -0.538    final_block_i/Top_level_0/U0/cycle_1/clk_42MHz
    SLICE_X18Y61         FDRE                                         r  final_block_i/Top_level_0/U0/cycle_1/current_sin_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  final_block_i/Top_level_0/U0/cycle_1/current_sin_value_reg[0]/Q
                         net (fo=2, routed)           0.549     0.153    final_block_i/Top_level_0/U0/total_value1[0]
    SLICE_X17Y60         FDRE                                         r  final_block_i/Top_level_0/U0/threshold_output_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.154 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.626    final_block_i/clk_wiz_0/inst/clk_40MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  final_block_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2223, routed)        0.826    -0.771    final_block_i/Top_level_0/U0/clk_40MHz
    SLICE_X17Y60         FDRE                                         r  final_block_i/Top_level_0/U0/threshold_output_1_reg[0]/C
                         clock pessimism              0.552    -0.219    
                         clock uncertainty            0.213    -0.006    
    SLICE_X17Y60         FDRE (Hold_fdre_C_D)         0.078     0.072    final_block_i/Top_level_0/U0/threshold_output_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.072    
                         arrival time                           0.153    
  -------------------------------------------------------------------
                         slack                                  0.080    





---------------------------------------------------------------------------------------------------
From Clock:  clk_42MHz_final_block_clk_wiz_0_0
  To Clock:  clk_84MHz_final_block_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        7.218ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.148ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.218ns  (required time - arrival time)
  Source:                 final_block_i/Top_level_0/U0/cycle_3/current_sin_value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_42MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@11.907ns period=23.814ns})
  Destination:            final_block_i/Top_level_0/U0/LED_Pulse_3/total_value_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_84MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@5.953ns period=11.907ns})
  Path Group:             clk_84MHz_final_block_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.907ns  (clk_84MHz_final_block_clk_wiz_0_0 rise@11.907ns - clk_42MHz_final_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.210ns  (logic 0.704ns (16.721%)  route 3.506ns (83.279%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 10.523 - 11.907 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_42MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    final_block_i/clk_wiz_0/inst/clk_42MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  final_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.656    -0.737    final_block_i/Top_level_0/U0/cycle_3/clk_42MHz
    SLICE_X23Y51         FDRE                                         r  final_block_i/Top_level_0/U0/cycle_3/current_sin_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y51         FDRE (Prop_fdre_C_Q)         0.456    -0.281 r  final_block_i/Top_level_0/U0/cycle_3/current_sin_value_reg[3]/Q
                         net (fo=5, routed)           2.375     2.094    final_block_i/Top_level_0/U0/LED_Pulse_3/out[3]
    SLICE_X24Y53         LUT6 (Prop_lut6_I4_O)        0.124     2.218 r  final_block_i/Top_level_0/U0/LED_Pulse_3/total_value[10]_i_2/O
                         net (fo=4, routed)           1.132     3.350    final_block_i/Top_level_0/U0/LED_Pulse_3/current_sin_value_reg[5]
    SLICE_X24Y54         LUT3 (Prop_lut3_I0_O)        0.124     3.474 r  final_block_i/Top_level_0/U0/LED_Pulse_3/total_value[8]_i_1/O
                         net (fo=1, routed)           0.000     3.474    final_block_i/Top_level_0/U0/LED_Pulse_3/total_value[8]_i_1_n_0
    SLICE_X24Y54         FDRE                                         r  final_block_i/Top_level_0/U0/LED_Pulse_3/total_value_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_84MHz_final_block_clk_wiz_0_0 rise edge)
                                                     11.907    11.907 r  
    H16                                               0.000    11.907 r  clk (IN)
                         net (fo=0)                   0.000    11.907    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    13.294 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.456    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.351 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     8.950    final_block_i/clk_wiz_0/inst/clk_84MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.041 r  final_block_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=104, routed)         1.482    10.523    final_block_i/Top_level_0/U0/LED_Pulse_3/clk_84MHz
    SLICE_X24Y54         FDRE                                         r  final_block_i/Top_level_0/U0/LED_Pulse_3/total_value_reg[8]/C
                         clock pessimism              0.302    10.825    
                         clock uncertainty           -0.213    10.612    
    SLICE_X24Y54         FDRE (Setup_fdre_C_D)        0.079    10.691    final_block_i/Top_level_0/U0/LED_Pulse_3/total_value_reg[8]
  -------------------------------------------------------------------
                         required time                         10.691    
                         arrival time                          -3.474    
  -------------------------------------------------------------------
                         slack                                  7.218    

Slack (MET) :             7.220ns  (required time - arrival time)
  Source:                 final_block_i/Top_level_0/U0/cycle_3/current_sin_value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_42MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@11.907ns period=23.814ns})
  Destination:            final_block_i/Top_level_0/U0/LED_Pulse_3/total_value_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_84MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@5.953ns period=11.907ns})
  Path Group:             clk_84MHz_final_block_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.907ns  (clk_84MHz_final_block_clk_wiz_0_0 rise@11.907ns - clk_42MHz_final_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.210ns  (logic 0.704ns (16.721%)  route 3.506ns (83.279%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 10.523 - 11.907 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_42MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    final_block_i/clk_wiz_0/inst/clk_42MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  final_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.656    -0.737    final_block_i/Top_level_0/U0/cycle_3/clk_42MHz
    SLICE_X23Y51         FDRE                                         r  final_block_i/Top_level_0/U0/cycle_3/current_sin_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y51         FDRE (Prop_fdre_C_Q)         0.456    -0.281 r  final_block_i/Top_level_0/U0/cycle_3/current_sin_value_reg[3]/Q
                         net (fo=5, routed)           2.375     2.094    final_block_i/Top_level_0/U0/LED_Pulse_3/out[3]
    SLICE_X24Y53         LUT6 (Prop_lut6_I4_O)        0.124     2.218 r  final_block_i/Top_level_0/U0/LED_Pulse_3/total_value[10]_i_2/O
                         net (fo=4, routed)           1.132     3.350    final_block_i/Top_level_0/U0/LED_Pulse_3/current_sin_value_reg[5]
    SLICE_X24Y54         LUT2 (Prop_lut2_I0_O)        0.124     3.474 r  final_block_i/Top_level_0/U0/LED_Pulse_3/total_value[7]_i_1/O
                         net (fo=1, routed)           0.000     3.474    final_block_i/Top_level_0/U0/LED_Pulse_3/total_value[7]_i_1_n_0
    SLICE_X24Y54         FDRE                                         r  final_block_i/Top_level_0/U0/LED_Pulse_3/total_value_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_84MHz_final_block_clk_wiz_0_0 rise edge)
                                                     11.907    11.907 r  
    H16                                               0.000    11.907 r  clk (IN)
                         net (fo=0)                   0.000    11.907    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    13.294 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.456    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.351 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     8.950    final_block_i/clk_wiz_0/inst/clk_84MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.041 r  final_block_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=104, routed)         1.482    10.523    final_block_i/Top_level_0/U0/LED_Pulse_3/clk_84MHz
    SLICE_X24Y54         FDRE                                         r  final_block_i/Top_level_0/U0/LED_Pulse_3/total_value_reg[7]/C
                         clock pessimism              0.302    10.825    
                         clock uncertainty           -0.213    10.612    
    SLICE_X24Y54         FDRE (Setup_fdre_C_D)        0.081    10.693    final_block_i/Top_level_0/U0/LED_Pulse_3/total_value_reg[7]
  -------------------------------------------------------------------
                         required time                         10.693    
                         arrival time                          -3.474    
  -------------------------------------------------------------------
                         slack                                  7.220    

Slack (MET) :             7.228ns  (required time - arrival time)
  Source:                 final_block_i/Top_level_0/U0/cycle_3/current_sin_value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_42MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@11.907ns period=23.814ns})
  Destination:            final_block_i/Top_level_0/U0/LED_Pulse_3/total_value_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_84MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@5.953ns period=11.907ns})
  Path Group:             clk_84MHz_final_block_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.907ns  (clk_84MHz_final_block_clk_wiz_0_0 rise@11.907ns - clk_42MHz_final_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.239ns  (logic 0.733ns (17.290%)  route 3.506ns (82.710%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 10.523 - 11.907 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_42MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    final_block_i/clk_wiz_0/inst/clk_42MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  final_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.656    -0.737    final_block_i/Top_level_0/U0/cycle_3/clk_42MHz
    SLICE_X23Y51         FDRE                                         r  final_block_i/Top_level_0/U0/cycle_3/current_sin_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y51         FDRE (Prop_fdre_C_Q)         0.456    -0.281 f  final_block_i/Top_level_0/U0/cycle_3/current_sin_value_reg[3]/Q
                         net (fo=5, routed)           2.375     2.094    final_block_i/Top_level_0/U0/LED_Pulse_3/out[3]
    SLICE_X24Y53         LUT6 (Prop_lut6_I4_O)        0.124     2.218 f  final_block_i/Top_level_0/U0/LED_Pulse_3/total_value[10]_i_2/O
                         net (fo=4, routed)           1.132     3.350    final_block_i/Top_level_0/U0/LED_Pulse_3/current_sin_value_reg[5]
    SLICE_X24Y54         LUT3 (Prop_lut3_I2_O)        0.153     3.503 r  final_block_i/Top_level_0/U0/LED_Pulse_3/total_value[9]_i_1/O
                         net (fo=1, routed)           0.000     3.503    final_block_i/Top_level_0/U0/LED_Pulse_3/total_value[9]_i_1_n_0
    SLICE_X24Y54         FDRE                                         r  final_block_i/Top_level_0/U0/LED_Pulse_3/total_value_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_84MHz_final_block_clk_wiz_0_0 rise edge)
                                                     11.907    11.907 r  
    H16                                               0.000    11.907 r  clk (IN)
                         net (fo=0)                   0.000    11.907    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    13.294 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.456    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.351 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     8.950    final_block_i/clk_wiz_0/inst/clk_84MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.041 r  final_block_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=104, routed)         1.482    10.523    final_block_i/Top_level_0/U0/LED_Pulse_3/clk_84MHz
    SLICE_X24Y54         FDRE                                         r  final_block_i/Top_level_0/U0/LED_Pulse_3/total_value_reg[9]/C
                         clock pessimism              0.302    10.825    
                         clock uncertainty           -0.213    10.612    
    SLICE_X24Y54         FDRE (Setup_fdre_C_D)        0.118    10.730    final_block_i/Top_level_0/U0/LED_Pulse_3/total_value_reg[9]
  -------------------------------------------------------------------
                         required time                         10.730    
                         arrival time                          -3.503    
  -------------------------------------------------------------------
                         slack                                  7.228    

Slack (MET) :             7.504ns  (required time - arrival time)
  Source:                 final_block_i/Top_level_0/U0/cycle_3/current_sin_value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_42MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@11.907ns period=23.814ns})
  Destination:            final_block_i/Top_level_0/U0/LED_Pulse_3/total_value_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_84MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@5.953ns period=11.907ns})
  Path Group:             clk_84MHz_final_block_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.907ns  (clk_84MHz_final_block_clk_wiz_0_0 rise@11.907ns - clk_42MHz_final_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.924ns  (logic 0.704ns (17.941%)  route 3.220ns (82.059%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 10.523 - 11.907 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_42MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    final_block_i/clk_wiz_0/inst/clk_42MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  final_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.656    -0.737    final_block_i/Top_level_0/U0/cycle_3/clk_42MHz
    SLICE_X23Y51         FDRE                                         r  final_block_i/Top_level_0/U0/cycle_3/current_sin_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y51         FDRE (Prop_fdre_C_Q)         0.456    -0.281 r  final_block_i/Top_level_0/U0/cycle_3/current_sin_value_reg[3]/Q
                         net (fo=5, routed)           2.375     2.094    final_block_i/Top_level_0/U0/LED_Pulse_3/out[3]
    SLICE_X24Y53         LUT6 (Prop_lut6_I4_O)        0.124     2.218 r  final_block_i/Top_level_0/U0/LED_Pulse_3/total_value[10]_i_2/O
                         net (fo=4, routed)           0.845     3.063    final_block_i/Top_level_0/U0/cycle_3/total_value_reg[10]
    SLICE_X24Y54         LUT3 (Prop_lut3_I0_O)        0.124     3.187 r  final_block_i/Top_level_0/U0/cycle_3/total_value[10]_i_1/O
                         net (fo=1, routed)           0.000     3.187    final_block_i/Top_level_0/U0/LED_Pulse_3/D[2]
    SLICE_X24Y54         FDRE                                         r  final_block_i/Top_level_0/U0/LED_Pulse_3/total_value_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_84MHz_final_block_clk_wiz_0_0 rise edge)
                                                     11.907    11.907 r  
    H16                                               0.000    11.907 r  clk (IN)
                         net (fo=0)                   0.000    11.907    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    13.294 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.456    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.351 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     8.950    final_block_i/clk_wiz_0/inst/clk_84MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.041 r  final_block_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=104, routed)         1.482    10.523    final_block_i/Top_level_0/U0/LED_Pulse_3/clk_84MHz
    SLICE_X24Y54         FDRE                                         r  final_block_i/Top_level_0/U0/LED_Pulse_3/total_value_reg[10]/C
                         clock pessimism              0.302    10.825    
                         clock uncertainty           -0.213    10.612    
    SLICE_X24Y54         FDRE (Setup_fdre_C_D)        0.079    10.691    final_block_i/Top_level_0/U0/LED_Pulse_3/total_value_reg[10]
  -------------------------------------------------------------------
                         required time                         10.691    
                         arrival time                          -3.187    
  -------------------------------------------------------------------
                         slack                                  7.504    

Slack (MET) :             7.534ns  (required time - arrival time)
  Source:                 final_block_i/Top_level_0/U0/cycle_1/current_sin_value_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_42MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@11.907ns period=23.814ns})
  Destination:            final_block_i/Top_level_0/U0/LED_Pulse_1/total_value_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_84MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@5.953ns period=11.907ns})
  Path Group:             clk_84MHz_final_block_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.907ns  (clk_84MHz_final_block_clk_wiz_0_0 rise@11.907ns - clk_42MHz_final_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.889ns  (logic 0.704ns (18.102%)  route 3.185ns (81.898%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.382ns = ( 10.525 - 11.907 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_42MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    final_block_i/clk_wiz_0/inst/clk_42MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  final_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.663    -0.730    final_block_i/Top_level_0/U0/cycle_1/clk_42MHz
    SLICE_X9Y62          FDRE                                         r  final_block_i/Top_level_0/U0/cycle_1/current_sin_value_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y62          FDRE (Prop_fdre_C_Q)         0.456    -0.274 r  final_block_i/Top_level_0/U0/cycle_1/current_sin_value_reg[4]/Q
                         net (fo=5, routed)           2.144     1.871    final_block_i/Top_level_0/U0/LED_Pulse_1/out[4]
    SLICE_X16Y60         LUT6 (Prop_lut6_I4_O)        0.124     1.995 r  final_block_i/Top_level_0/U0/LED_Pulse_1/total_value[11]_i_3/O
                         net (fo=3, routed)           1.041     3.035    final_block_i/Top_level_0/U0/cycle_1/total_value_reg[11]
    SLICE_X16Y61         LUT2 (Prop_lut2_I0_O)        0.124     3.159 r  final_block_i/Top_level_0/U0/cycle_1/total_value[11]_i_2/O
                         net (fo=1, routed)           0.000     3.159    final_block_i/Top_level_0/U0/LED_Pulse_1/D[3]
    SLICE_X16Y61         FDRE                                         r  final_block_i/Top_level_0/U0/LED_Pulse_1/total_value_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_84MHz_final_block_clk_wiz_0_0 rise edge)
                                                     11.907    11.907 r  
    H16                                               0.000    11.907 r  clk (IN)
                         net (fo=0)                   0.000    11.907    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    13.294 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.456    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.351 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     8.950    final_block_i/clk_wiz_0/inst/clk_84MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.041 r  final_block_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=104, routed)         1.484    10.525    final_block_i/Top_level_0/U0/LED_Pulse_1/clk_84MHz
    SLICE_X16Y61         FDRE                                         r  final_block_i/Top_level_0/U0/LED_Pulse_1/total_value_reg[11]/C
                         clock pessimism              0.302    10.827    
                         clock uncertainty           -0.213    10.614    
    SLICE_X16Y61         FDRE (Setup_fdre_C_D)        0.079    10.693    final_block_i/Top_level_0/U0/LED_Pulse_1/total_value_reg[11]
  -------------------------------------------------------------------
                         required time                         10.693    
                         arrival time                          -3.159    
  -------------------------------------------------------------------
                         slack                                  7.534    

Slack (MET) :             7.547ns  (required time - arrival time)
  Source:                 final_block_i/Top_level_0/U0/cycle_1/current_sin_value_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_42MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@11.907ns period=23.814ns})
  Destination:            final_block_i/Top_level_0/U0/LED_Pulse_1/total_value_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_84MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@5.953ns period=11.907ns})
  Path Group:             clk_84MHz_final_block_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.907ns  (clk_84MHz_final_block_clk_wiz_0_0 rise@11.907ns - clk_42MHz_final_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.915ns  (logic 0.730ns (18.646%)  route 3.185ns (81.354%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.382ns = ( 10.525 - 11.907 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_42MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    final_block_i/clk_wiz_0/inst/clk_42MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  final_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.663    -0.730    final_block_i/Top_level_0/U0/cycle_1/clk_42MHz
    SLICE_X9Y62          FDRE                                         r  final_block_i/Top_level_0/U0/cycle_1/current_sin_value_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y62          FDRE (Prop_fdre_C_Q)         0.456    -0.274 r  final_block_i/Top_level_0/U0/cycle_1/current_sin_value_reg[4]/Q
                         net (fo=5, routed)           2.144     1.871    final_block_i/Top_level_0/U0/LED_Pulse_1/out[4]
    SLICE_X16Y60         LUT6 (Prop_lut6_I4_O)        0.124     1.995 r  final_block_i/Top_level_0/U0/LED_Pulse_1/total_value[11]_i_3/O
                         net (fo=3, routed)           1.041     3.035    final_block_i/Top_level_0/U0/cycle_1/total_value_reg[11]
    SLICE_X16Y61         LUT2 (Prop_lut2_I0_O)        0.150     3.185 r  final_block_i/Top_level_0/U0/cycle_1/total_value[8]_i_1/O
                         net (fo=1, routed)           0.000     3.185    final_block_i/Top_level_0/U0/LED_Pulse_1/D[2]
    SLICE_X16Y61         FDRE                                         r  final_block_i/Top_level_0/U0/LED_Pulse_1/total_value_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_84MHz_final_block_clk_wiz_0_0 rise edge)
                                                     11.907    11.907 r  
    H16                                               0.000    11.907 r  clk (IN)
                         net (fo=0)                   0.000    11.907    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    13.294 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.456    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.351 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     8.950    final_block_i/clk_wiz_0/inst/clk_84MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.041 r  final_block_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=104, routed)         1.484    10.525    final_block_i/Top_level_0/U0/LED_Pulse_1/clk_84MHz
    SLICE_X16Y61         FDRE                                         r  final_block_i/Top_level_0/U0/LED_Pulse_1/total_value_reg[8]/C
                         clock pessimism              0.302    10.827    
                         clock uncertainty           -0.213    10.614    
    SLICE_X16Y61         FDRE (Setup_fdre_C_D)        0.118    10.732    final_block_i/Top_level_0/U0/LED_Pulse_1/total_value_reg[8]
  -------------------------------------------------------------------
                         required time                         10.732    
                         arrival time                          -3.185    
  -------------------------------------------------------------------
                         slack                                  7.547    

Slack (MET) :             7.656ns  (required time - arrival time)
  Source:                 final_block_i/Top_level_0/U0/cycle_4/current_sin_value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_42MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@11.907ns period=23.814ns})
  Destination:            final_block_i/Top_level_0/U0/LED_Pulse_4/total_value_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_84MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@5.953ns period=11.907ns})
  Path Group:             clk_84MHz_final_block_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.907ns  (clk_84MHz_final_block_clk_wiz_0_0 rise@11.907ns - clk_42MHz_final_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.727ns  (logic 0.704ns (18.888%)  route 3.023ns (81.112%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 10.524 - 11.907 ) 
    Source Clock Delay      (SCD):    -0.691ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_42MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    final_block_i/clk_wiz_0/inst/clk_42MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  final_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.702    -0.691    final_block_i/Top_level_0/U0/cycle_4/clk_42MHz
    SLICE_X5Y69          FDRE                                         r  final_block_i/Top_level_0/U0/cycle_4/current_sin_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDRE (Prop_fdre_C_Q)         0.456    -0.235 r  final_block_i/Top_level_0/U0/cycle_4/current_sin_value_reg[3]/Q
                         net (fo=6, routed)           1.992     1.757    final_block_i/Top_level_0/U0/LED_Pulse_4/out[3]
    SLICE_X10Y68         LUT6 (Prop_lut6_I1_O)        0.124     1.881 r  final_block_i/Top_level_0/U0/LED_Pulse_4/total_value[11]_i_2/O
                         net (fo=3, routed)           1.032     2.912    final_block_i/Top_level_0/U0/cycle_4/total_value_reg[11]
    SLICE_X10Y69         LUT2 (Prop_lut2_I0_O)        0.124     3.036 r  final_block_i/Top_level_0/U0/cycle_4/total_value[11]_i_1__0/O
                         net (fo=1, routed)           0.000     3.036    final_block_i/Top_level_0/U0/LED_Pulse_4/D[3]
    SLICE_X10Y69         FDRE                                         r  final_block_i/Top_level_0/U0/LED_Pulse_4/total_value_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_84MHz_final_block_clk_wiz_0_0 rise edge)
                                                     11.907    11.907 r  
    H16                                               0.000    11.907 r  clk (IN)
                         net (fo=0)                   0.000    11.907    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    13.294 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.456    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.351 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     8.950    final_block_i/clk_wiz_0/inst/clk_84MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.041 r  final_block_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=104, routed)         1.483    10.524    final_block_i/Top_level_0/U0/LED_Pulse_4/clk_84MHz
    SLICE_X10Y69         FDRE                                         r  final_block_i/Top_level_0/U0/LED_Pulse_4/total_value_reg[11]/C
                         clock pessimism              0.302    10.826    
                         clock uncertainty           -0.213    10.613    
    SLICE_X10Y69         FDRE (Setup_fdre_C_D)        0.079    10.692    final_block_i/Top_level_0/U0/LED_Pulse_4/total_value_reg[11]
  -------------------------------------------------------------------
                         required time                         10.692    
                         arrival time                          -3.036    
  -------------------------------------------------------------------
                         slack                                  7.656    

Slack (MET) :             7.666ns  (required time - arrival time)
  Source:                 final_block_i/Top_level_0/U0/cycle_4/current_sin_value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_42MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@11.907ns period=23.814ns})
  Destination:            final_block_i/Top_level_0/U0/LED_Pulse_4/total_value_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_84MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@5.953ns period=11.907ns})
  Path Group:             clk_84MHz_final_block_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.907ns  (clk_84MHz_final_block_clk_wiz_0_0 rise@11.907ns - clk_42MHz_final_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.756ns  (logic 0.733ns (19.515%)  route 3.023ns (80.485%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 10.524 - 11.907 ) 
    Source Clock Delay      (SCD):    -0.691ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_42MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    final_block_i/clk_wiz_0/inst/clk_42MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  final_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.702    -0.691    final_block_i/Top_level_0/U0/cycle_4/clk_42MHz
    SLICE_X5Y69          FDRE                                         r  final_block_i/Top_level_0/U0/cycle_4/current_sin_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDRE (Prop_fdre_C_Q)         0.456    -0.235 r  final_block_i/Top_level_0/U0/cycle_4/current_sin_value_reg[3]/Q
                         net (fo=6, routed)           1.992     1.757    final_block_i/Top_level_0/U0/LED_Pulse_4/out[3]
    SLICE_X10Y68         LUT6 (Prop_lut6_I1_O)        0.124     1.881 r  final_block_i/Top_level_0/U0/LED_Pulse_4/total_value[11]_i_2/O
                         net (fo=3, routed)           1.032     2.912    final_block_i/Top_level_0/U0/cycle_4/total_value_reg[11]
    SLICE_X10Y69         LUT2 (Prop_lut2_I0_O)        0.153     3.065 r  final_block_i/Top_level_0/U0/cycle_4/total_value[8]_i_1__0/O
                         net (fo=1, routed)           0.000     3.065    final_block_i/Top_level_0/U0/LED_Pulse_4/D[2]
    SLICE_X10Y69         FDRE                                         r  final_block_i/Top_level_0/U0/LED_Pulse_4/total_value_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_84MHz_final_block_clk_wiz_0_0 rise edge)
                                                     11.907    11.907 r  
    H16                                               0.000    11.907 r  clk (IN)
                         net (fo=0)                   0.000    11.907    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    13.294 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.456    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.351 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     8.950    final_block_i/clk_wiz_0/inst/clk_84MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.041 r  final_block_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=104, routed)         1.483    10.524    final_block_i/Top_level_0/U0/LED_Pulse_4/clk_84MHz
    SLICE_X10Y69         FDRE                                         r  final_block_i/Top_level_0/U0/LED_Pulse_4/total_value_reg[8]/C
                         clock pessimism              0.302    10.826    
                         clock uncertainty           -0.213    10.613    
    SLICE_X10Y69         FDRE (Setup_fdre_C_D)        0.118    10.731    final_block_i/Top_level_0/U0/LED_Pulse_4/total_value_reg[8]
  -------------------------------------------------------------------
                         required time                         10.731    
                         arrival time                          -3.065    
  -------------------------------------------------------------------
                         slack                                  7.666    

Slack (MET) :             7.777ns  (required time - arrival time)
  Source:                 final_block_i/Top_level_0/U0/cycle_1/current_sin_value_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_42MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@11.907ns period=23.814ns})
  Destination:            final_block_i/Top_level_0/U0/LED_Pulse_1/total_value_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_84MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@5.953ns period=11.907ns})
  Path Group:             clk_84MHz_final_block_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.907ns  (clk_84MHz_final_block_clk_wiz_0_0 rise@11.907ns - clk_42MHz_final_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.646ns  (logic 0.704ns (19.309%)  route 2.942ns (80.691%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.382ns = ( 10.525 - 11.907 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_42MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    final_block_i/clk_wiz_0/inst/clk_42MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  final_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.663    -0.730    final_block_i/Top_level_0/U0/cycle_1/clk_42MHz
    SLICE_X9Y62          FDRE                                         r  final_block_i/Top_level_0/U0/cycle_1/current_sin_value_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y62          FDRE (Prop_fdre_C_Q)         0.456    -0.274 f  final_block_i/Top_level_0/U0/cycle_1/current_sin_value_reg[4]/Q
                         net (fo=5, routed)           2.144     1.871    final_block_i/Top_level_0/U0/LED_Pulse_1/out[4]
    SLICE_X16Y60         LUT6 (Prop_lut6_I4_O)        0.124     1.995 f  final_block_i/Top_level_0/U0/LED_Pulse_1/total_value[11]_i_3/O
                         net (fo=3, routed)           0.798     2.792    final_block_i/Top_level_0/U0/LED_Pulse_1/current_sin_value_reg[6]
    SLICE_X16Y61         LUT2 (Prop_lut2_I1_O)        0.124     2.916 r  final_block_i/Top_level_0/U0/LED_Pulse_1/total_value[10]_i_1/O
                         net (fo=1, routed)           0.000     2.916    final_block_i/Top_level_0/U0/LED_Pulse_1/total_value0[10]
    SLICE_X16Y61         FDRE                                         r  final_block_i/Top_level_0/U0/LED_Pulse_1/total_value_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_84MHz_final_block_clk_wiz_0_0 rise edge)
                                                     11.907    11.907 r  
    H16                                               0.000    11.907 r  clk (IN)
                         net (fo=0)                   0.000    11.907    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    13.294 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.456    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.351 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     8.950    final_block_i/clk_wiz_0/inst/clk_84MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.041 r  final_block_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=104, routed)         1.484    10.525    final_block_i/Top_level_0/U0/LED_Pulse_1/clk_84MHz
    SLICE_X16Y61         FDRE                                         r  final_block_i/Top_level_0/U0/LED_Pulse_1/total_value_reg[10]/C
                         clock pessimism              0.302    10.827    
                         clock uncertainty           -0.213    10.614    
    SLICE_X16Y61         FDRE (Setup_fdre_C_D)        0.079    10.693    final_block_i/Top_level_0/U0/LED_Pulse_1/total_value_reg[10]
  -------------------------------------------------------------------
                         required time                         10.693    
                         arrival time                          -2.916    
  -------------------------------------------------------------------
                         slack                                  7.777    

Slack (MET) :             7.858ns  (required time - arrival time)
  Source:                 final_block_i/Top_level_0/U0/cycle_4/current_sin_value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_42MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@11.907ns period=23.814ns})
  Destination:            final_block_i/Top_level_0/U0/LED_Pulse_4/total_value_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_84MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@5.953ns period=11.907ns})
  Path Group:             clk_84MHz_final_block_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.907ns  (clk_84MHz_final_block_clk_wiz_0_0 rise@11.907ns - clk_42MHz_final_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.523ns  (logic 0.704ns (19.981%)  route 2.819ns (80.019%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 10.524 - 11.907 ) 
    Source Clock Delay      (SCD):    -0.691ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_42MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    final_block_i/clk_wiz_0/inst/clk_42MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  final_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.702    -0.691    final_block_i/Top_level_0/U0/cycle_4/clk_42MHz
    SLICE_X5Y69          FDRE                                         r  final_block_i/Top_level_0/U0/cycle_4/current_sin_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDRE (Prop_fdre_C_Q)         0.456    -0.235 f  final_block_i/Top_level_0/U0/cycle_4/current_sin_value_reg[3]/Q
                         net (fo=6, routed)           1.992     1.757    final_block_i/Top_level_0/U0/LED_Pulse_4/out[3]
    SLICE_X10Y68         LUT6 (Prop_lut6_I1_O)        0.124     1.881 f  final_block_i/Top_level_0/U0/LED_Pulse_4/total_value[11]_i_2/O
                         net (fo=3, routed)           0.828     2.708    final_block_i/Top_level_0/U0/LED_Pulse_4/current_sin_value_reg[6]
    SLICE_X10Y69         LUT2 (Prop_lut2_I1_O)        0.124     2.832 r  final_block_i/Top_level_0/U0/LED_Pulse_4/total_value[10]_i_1/O
                         net (fo=1, routed)           0.000     2.832    final_block_i/Top_level_0/U0/LED_Pulse_4/total_value[10]_i_1_n_0
    SLICE_X10Y69         FDRE                                         r  final_block_i/Top_level_0/U0/LED_Pulse_4/total_value_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_84MHz_final_block_clk_wiz_0_0 rise edge)
                                                     11.907    11.907 r  
    H16                                               0.000    11.907 r  clk (IN)
                         net (fo=0)                   0.000    11.907    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    13.294 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.456    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.351 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     8.950    final_block_i/clk_wiz_0/inst/clk_84MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.041 r  final_block_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=104, routed)         1.483    10.524    final_block_i/Top_level_0/U0/LED_Pulse_4/clk_84MHz
    SLICE_X10Y69         FDRE                                         r  final_block_i/Top_level_0/U0/LED_Pulse_4/total_value_reg[10]/C
                         clock pessimism              0.302    10.826    
                         clock uncertainty           -0.213    10.613    
    SLICE_X10Y69         FDRE (Setup_fdre_C_D)        0.077    10.690    final_block_i/Top_level_0/U0/LED_Pulse_4/total_value_reg[10]
  -------------------------------------------------------------------
                         required time                         10.690    
                         arrival time                          -2.832    
  -------------------------------------------------------------------
                         slack                                  7.858    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 final_block_i/Top_level_0/U0/cycle_2/current_sin_value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_42MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@11.907ns period=23.814ns})
  Destination:            final_block_i/Top_level_0/U0/LED_Pulse_2/total_value_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_84MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@5.953ns period=11.907ns})
  Path Group:             clk_84MHz_final_block_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_84MHz_final_block_clk_wiz_0_0 rise@0.000ns - clk_42MHz_final_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.187ns (23.813%)  route 0.598ns (76.187%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_42MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    final_block_i/clk_wiz_0/inst/clk_42MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  final_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.554    -0.541    final_block_i/Top_level_0/U0/cycle_2/clk_42MHz
    SLICE_X17Y66         FDRE                                         r  final_block_i/Top_level_0/U0/cycle_2/current_sin_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  final_block_i/Top_level_0/U0/cycle_2/current_sin_value_reg[3]/Q
                         net (fo=6, routed)           0.598     0.199    final_block_i/Top_level_0/U0/LED_Pulse_2/out[3]
    SLICE_X19Y65         LUT3 (Prop_lut3_I2_O)        0.046     0.245 r  final_block_i/Top_level_0/U0/LED_Pulse_2/total_value[4]_i_1/O
                         net (fo=1, routed)           0.000     0.245    final_block_i/Top_level_0/U0/LED_Pulse_2/total_value[4]_i_1_n_0
    SLICE_X19Y65         FDRE                                         r  final_block_i/Top_level_0/U0/LED_Pulse_2/total_value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_84MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    final_block_i/clk_wiz_0/inst/clk_84MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  final_block_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=104, routed)         0.822    -0.775    final_block_i/Top_level_0/U0/LED_Pulse_2/clk_84MHz
    SLICE_X19Y65         FDRE                                         r  final_block_i/Top_level_0/U0/LED_Pulse_2/total_value_reg[4]/C
                         clock pessimism              0.552    -0.223    
                         clock uncertainty            0.213    -0.010    
    SLICE_X19Y65         FDRE (Hold_fdre_C_D)         0.107     0.097    final_block_i/Top_level_0/U0/LED_Pulse_2/total_value_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.097    
                         arrival time                           0.245    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 final_block_i/Top_level_0/U0/cycle_3/current_sin_value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_42MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@11.907ns period=23.814ns})
  Destination:            final_block_i/Top_level_0/U0/LED_Pulse_3/total_value_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_84MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@5.953ns period=11.907ns})
  Path Group:             clk_84MHz_final_block_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_84MHz_final_block_clk_wiz_0_0 rise@0.000ns - clk_42MHz_final_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.190ns (23.153%)  route 0.631ns (76.847%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_42MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    final_block_i/clk_wiz_0/inst/clk_42MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  final_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.557    -0.538    final_block_i/Top_level_0/U0/cycle_3/clk_42MHz
    SLICE_X23Y51         FDRE                                         r  final_block_i/Top_level_0/U0/cycle_3/current_sin_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  final_block_i/Top_level_0/U0/cycle_3/current_sin_value_reg[3]/Q
                         net (fo=5, routed)           0.631     0.234    final_block_i/Top_level_0/U0/cycle_3/Q[3]
    SLICE_X24Y53         LUT4 (Prop_lut4_I3_O)        0.049     0.283 r  final_block_i/Top_level_0/U0/cycle_3/total_value[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.283    final_block_i/Top_level_0/U0/LED_Pulse_3/D[1]
    SLICE_X24Y53         FDRE                                         r  final_block_i/Top_level_0/U0/LED_Pulse_3/total_value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_84MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    final_block_i/clk_wiz_0/inst/clk_84MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  final_block_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=104, routed)         0.825    -0.772    final_block_i/Top_level_0/U0/LED_Pulse_3/clk_84MHz
    SLICE_X24Y53         FDRE                                         r  final_block_i/Top_level_0/U0/LED_Pulse_3/total_value_reg[4]/C
                         clock pessimism              0.552    -0.220    
                         clock uncertainty            0.213    -0.007    
    SLICE_X24Y53         FDRE (Hold_fdre_C_D)         0.131     0.124    final_block_i/Top_level_0/U0/LED_Pulse_3/total_value_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.124    
                         arrival time                           0.283    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 final_block_i/Top_level_0/U0/cycle_3/current_sin_value_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_42MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@11.907ns period=23.814ns})
  Destination:            final_block_i/Top_level_0/U0/LED_Pulse_3/total_value_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_84MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@5.953ns period=11.907ns})
  Path Group:             clk_84MHz_final_block_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_84MHz_final_block_clk_wiz_0_0 rise@0.000ns - clk_42MHz_final_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.186ns (22.811%)  route 0.629ns (77.189%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_42MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    final_block_i/clk_wiz_0/inst/clk_42MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  final_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.557    -0.538    final_block_i/Top_level_0/U0/cycle_3/clk_42MHz
    SLICE_X23Y52         FDRE                                         r  final_block_i/Top_level_0/U0/cycle_3/current_sin_value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  final_block_i/Top_level_0/U0/cycle_3/current_sin_value_reg[5]/Q
                         net (fo=3, routed)           0.629     0.233    final_block_i/Top_level_0/U0/LED_Pulse_3/out[5]
    SLICE_X24Y53         LUT6 (Prop_lut6_I5_O)        0.045     0.278 r  final_block_i/Top_level_0/U0/LED_Pulse_3/total_value[6]_i_1/O
                         net (fo=1, routed)           0.000     0.278    final_block_i/Top_level_0/U0/LED_Pulse_3/total_value[6]_i_1_n_0
    SLICE_X24Y53         FDRE                                         r  final_block_i/Top_level_0/U0/LED_Pulse_3/total_value_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_84MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    final_block_i/clk_wiz_0/inst/clk_84MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  final_block_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=104, routed)         0.825    -0.772    final_block_i/Top_level_0/U0/LED_Pulse_3/clk_84MHz
    SLICE_X24Y53         FDRE                                         r  final_block_i/Top_level_0/U0/LED_Pulse_3/total_value_reg[6]/C
                         clock pessimism              0.552    -0.220    
                         clock uncertainty            0.213    -0.007    
    SLICE_X24Y53         FDRE (Hold_fdre_C_D)         0.121     0.114    final_block_i/Top_level_0/U0/LED_Pulse_3/total_value_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.114    
                         arrival time                           0.278    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 final_block_i/Top_level_0/U0/cycle_4/current_sin_value_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_42MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@11.907ns period=23.814ns})
  Destination:            final_block_i/Top_level_0/U0/LED_Pulse_4/total_value_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_84MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@5.953ns period=11.907ns})
  Path Group:             clk_84MHz_final_block_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_84MHz_final_block_clk_wiz_0_0 rise@0.000ns - clk_42MHz_final_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.833ns  (logic 0.213ns (25.584%)  route 0.620ns (74.416%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_42MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    final_block_i/clk_wiz_0/inst/clk_42MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  final_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.557    -0.538    final_block_i/Top_level_0/U0/cycle_4/clk_42MHz
    SLICE_X10Y66         FDRE                                         r  final_block_i/Top_level_0/U0/cycle_4/current_sin_value_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.374 r  final_block_i/Top_level_0/U0/cycle_4/current_sin_value_reg[7]/Q
                         net (fo=4, routed)           0.620     0.246    final_block_i/Top_level_0/U0/cycle_4/Q[7]
    SLICE_X10Y69         LUT2 (Prop_lut2_I1_O)        0.049     0.295 r  final_block_i/Top_level_0/U0/cycle_4/total_value[8]_i_1__0/O
                         net (fo=1, routed)           0.000     0.295    final_block_i/Top_level_0/U0/LED_Pulse_4/D[2]
    SLICE_X10Y69         FDRE                                         r  final_block_i/Top_level_0/U0/LED_Pulse_4/total_value_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_84MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    final_block_i/clk_wiz_0/inst/clk_84MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  final_block_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=104, routed)         0.821    -0.776    final_block_i/Top_level_0/U0/LED_Pulse_4/clk_84MHz
    SLICE_X10Y69         FDRE                                         r  final_block_i/Top_level_0/U0/LED_Pulse_4/total_value_reg[8]/C
                         clock pessimism              0.552    -0.224    
                         clock uncertainty            0.213    -0.011    
    SLICE_X10Y69         FDRE (Hold_fdre_C_D)         0.131     0.120    final_block_i/Top_level_0/U0/LED_Pulse_4/total_value_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.120    
                         arrival time                           0.295    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 final_block_i/Top_level_0/U0/cycle_4/current_sin_value_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_42MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@11.907ns period=23.814ns})
  Destination:            final_block_i/Top_level_0/U0/LED_Pulse_4/total_value_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_84MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@5.953ns period=11.907ns})
  Path Group:             clk_84MHz_final_block_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_84MHz_final_block_clk_wiz_0_0 rise@0.000ns - clk_42MHz_final_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.209ns (25.224%)  route 0.620ns (74.776%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_42MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    final_block_i/clk_wiz_0/inst/clk_42MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  final_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.557    -0.538    final_block_i/Top_level_0/U0/cycle_4/clk_42MHz
    SLICE_X10Y66         FDRE                                         r  final_block_i/Top_level_0/U0/cycle_4/current_sin_value_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.374 f  final_block_i/Top_level_0/U0/cycle_4/current_sin_value_reg[7]/Q
                         net (fo=4, routed)           0.620     0.246    final_block_i/Top_level_0/U0/cycle_4/Q[7]
    SLICE_X10Y69         LUT2 (Prop_lut2_I1_O)        0.045     0.291 r  final_block_i/Top_level_0/U0/cycle_4/total_value[11]_i_1__0/O
                         net (fo=1, routed)           0.000     0.291    final_block_i/Top_level_0/U0/LED_Pulse_4/D[3]
    SLICE_X10Y69         FDRE                                         r  final_block_i/Top_level_0/U0/LED_Pulse_4/total_value_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_84MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    final_block_i/clk_wiz_0/inst/clk_84MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  final_block_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=104, routed)         0.821    -0.776    final_block_i/Top_level_0/U0/LED_Pulse_4/clk_84MHz
    SLICE_X10Y69         FDRE                                         r  final_block_i/Top_level_0/U0/LED_Pulse_4/total_value_reg[11]/C
                         clock pessimism              0.552    -0.224    
                         clock uncertainty            0.213    -0.011    
    SLICE_X10Y69         FDRE (Hold_fdre_C_D)         0.121     0.110    final_block_i/Top_level_0/U0/LED_Pulse_4/total_value_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.110    
                         arrival time                           0.291    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 final_block_i/Top_level_0/U0/cycle_1/current_sin_value_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_42MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@11.907ns period=23.814ns})
  Destination:            final_block_i/Top_level_0/U0/LED_Pulse_1/total_value_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_84MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@5.953ns period=11.907ns})
  Path Group:             clk_84MHz_final_block_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_84MHz_final_block_clk_wiz_0_0 rise@0.000ns - clk_42MHz_final_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.846ns  (logic 0.212ns (25.062%)  route 0.634ns (74.938%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_42MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    final_block_i/clk_wiz_0/inst/clk_42MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  final_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.558    -0.537    final_block_i/Top_level_0/U0/cycle_1/clk_42MHz
    SLICE_X10Y65         FDRE                                         r  final_block_i/Top_level_0/U0/cycle_1/current_sin_value_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y65         FDRE (Prop_fdre_C_Q)         0.164    -0.373 r  final_block_i/Top_level_0/U0/cycle_1/current_sin_value_reg[7]/Q
                         net (fo=3, routed)           0.634     0.261    final_block_i/Top_level_0/U0/cycle_1/Q[7]
    SLICE_X16Y61         LUT2 (Prop_lut2_I1_O)        0.048     0.309 r  final_block_i/Top_level_0/U0/cycle_1/total_value[8]_i_1/O
                         net (fo=1, routed)           0.000     0.309    final_block_i/Top_level_0/U0/LED_Pulse_1/D[2]
    SLICE_X16Y61         FDRE                                         r  final_block_i/Top_level_0/U0/LED_Pulse_1/total_value_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_84MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    final_block_i/clk_wiz_0/inst/clk_84MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  final_block_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=104, routed)         0.826    -0.771    final_block_i/Top_level_0/U0/LED_Pulse_1/clk_84MHz
    SLICE_X16Y61         FDRE                                         r  final_block_i/Top_level_0/U0/LED_Pulse_1/total_value_reg[8]/C
                         clock pessimism              0.552    -0.219    
                         clock uncertainty            0.213    -0.006    
    SLICE_X16Y61         FDRE (Hold_fdre_C_D)         0.131     0.125    final_block_i/Top_level_0/U0/LED_Pulse_1/total_value_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.125    
                         arrival time                           0.309    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 final_block_i/Top_level_0/U0/cycle_1/current_sin_value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_42MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@11.907ns period=23.814ns})
  Destination:            final_block_i/Top_level_0/U0/LED_Pulse_1/total_value_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_84MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@5.953ns period=11.907ns})
  Path Group:             clk_84MHz_final_block_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_84MHz_final_block_clk_wiz_0_0 rise@0.000ns - clk_42MHz_final_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.845ns  (logic 0.185ns (21.902%)  route 0.660ns (78.098%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_42MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    final_block_i/clk_wiz_0/inst/clk_42MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  final_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.560    -0.535    final_block_i/Top_level_0/U0/cycle_1/clk_42MHz
    SLICE_X13Y61         FDRE                                         r  final_block_i/Top_level_0/U0/cycle_1/current_sin_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  final_block_i/Top_level_0/U0/cycle_1/current_sin_value_reg[1]/Q
                         net (fo=8, routed)           0.660     0.266    final_block_i/Top_level_0/U0/cycle_1/Q[1]
    SLICE_X16Y60         LUT4 (Prop_lut4_I2_O)        0.044     0.310 r  final_block_i/Top_level_0/U0/cycle_1/total_value[5]_i_1/O
                         net (fo=1, routed)           0.000     0.310    final_block_i/Top_level_0/U0/LED_Pulse_1/D[1]
    SLICE_X16Y60         FDRE                                         r  final_block_i/Top_level_0/U0/LED_Pulse_1/total_value_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_84MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    final_block_i/clk_wiz_0/inst/clk_84MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  final_block_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=104, routed)         0.826    -0.771    final_block_i/Top_level_0/U0/LED_Pulse_1/clk_84MHz
    SLICE_X16Y60         FDRE                                         r  final_block_i/Top_level_0/U0/LED_Pulse_1/total_value_reg[5]/C
                         clock pessimism              0.552    -0.219    
                         clock uncertainty            0.213    -0.006    
    SLICE_X16Y60         FDRE (Hold_fdre_C_D)         0.131     0.125    final_block_i/Top_level_0/U0/LED_Pulse_1/total_value_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.125    
                         arrival time                           0.310    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 final_block_i/Top_level_0/U0/cycle_1/current_sin_value_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_42MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@11.907ns period=23.814ns})
  Destination:            final_block_i/Top_level_0/U0/LED_Pulse_1/total_value_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_84MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@5.953ns period=11.907ns})
  Path Group:             clk_84MHz_final_block_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_84MHz_final_block_clk_wiz_0_0 rise@0.000ns - clk_42MHz_final_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.843ns  (logic 0.209ns (24.796%)  route 0.634ns (75.204%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_42MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    final_block_i/clk_wiz_0/inst/clk_42MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  final_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.558    -0.537    final_block_i/Top_level_0/U0/cycle_1/clk_42MHz
    SLICE_X10Y65         FDRE                                         r  final_block_i/Top_level_0/U0/cycle_1/current_sin_value_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y65         FDRE (Prop_fdre_C_Q)         0.164    -0.373 f  final_block_i/Top_level_0/U0/cycle_1/current_sin_value_reg[7]/Q
                         net (fo=3, routed)           0.634     0.261    final_block_i/Top_level_0/U0/cycle_1/Q[7]
    SLICE_X16Y61         LUT2 (Prop_lut2_I1_O)        0.045     0.306 r  final_block_i/Top_level_0/U0/cycle_1/total_value[11]_i_2/O
                         net (fo=1, routed)           0.000     0.306    final_block_i/Top_level_0/U0/LED_Pulse_1/D[3]
    SLICE_X16Y61         FDRE                                         r  final_block_i/Top_level_0/U0/LED_Pulse_1/total_value_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_84MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    final_block_i/clk_wiz_0/inst/clk_84MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  final_block_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=104, routed)         0.826    -0.771    final_block_i/Top_level_0/U0/LED_Pulse_1/clk_84MHz
    SLICE_X16Y61         FDRE                                         r  final_block_i/Top_level_0/U0/LED_Pulse_1/total_value_reg[11]/C
                         clock pessimism              0.552    -0.219    
                         clock uncertainty            0.213    -0.006    
    SLICE_X16Y61         FDRE (Hold_fdre_C_D)         0.121     0.115    final_block_i/Top_level_0/U0/LED_Pulse_1/total_value_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.115    
                         arrival time                           0.306    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 final_block_i/Top_level_0/U0/cycle_1/current_sin_value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_42MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@11.907ns period=23.814ns})
  Destination:            final_block_i/Top_level_0/U0/LED_Pulse_1/total_value_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_84MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@5.953ns period=11.907ns})
  Path Group:             clk_84MHz_final_block_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_84MHz_final_block_clk_wiz_0_0 rise@0.000ns - clk_42MHz_final_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.846ns  (logic 0.186ns (21.995%)  route 0.660ns (78.005%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_42MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    final_block_i/clk_wiz_0/inst/clk_42MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  final_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.560    -0.535    final_block_i/Top_level_0/U0/cycle_1/clk_42MHz
    SLICE_X13Y61         FDRE                                         r  final_block_i/Top_level_0/U0/cycle_1/current_sin_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  final_block_i/Top_level_0/U0/cycle_1/current_sin_value_reg[1]/Q
                         net (fo=8, routed)           0.660     0.266    final_block_i/Top_level_0/U0/cycle_1/Q[1]
    SLICE_X16Y60         LUT3 (Prop_lut3_I0_O)        0.045     0.311 r  final_block_i/Top_level_0/U0/cycle_1/total_value[4]_i_1/O
                         net (fo=1, routed)           0.000     0.311    final_block_i/Top_level_0/U0/LED_Pulse_1/D[0]
    SLICE_X16Y60         FDRE                                         r  final_block_i/Top_level_0/U0/LED_Pulse_1/total_value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_84MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    final_block_i/clk_wiz_0/inst/clk_84MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  final_block_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=104, routed)         0.826    -0.771    final_block_i/Top_level_0/U0/LED_Pulse_1/clk_84MHz
    SLICE_X16Y60         FDRE                                         r  final_block_i/Top_level_0/U0/LED_Pulse_1/total_value_reg[4]/C
                         clock pessimism              0.552    -0.219    
                         clock uncertainty            0.213    -0.006    
    SLICE_X16Y60         FDRE (Hold_fdre_C_D)         0.121     0.115    final_block_i/Top_level_0/U0/LED_Pulse_1/total_value_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.115    
                         arrival time                           0.311    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 final_block_i/Top_level_0/U0/cycle_2/current_sin_value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_42MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@11.907ns period=23.814ns})
  Destination:            final_block_i/Top_level_0/U0/LED_Pulse_2/total_value_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_84MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@5.953ns period=11.907ns})
  Path Group:             clk_84MHz_final_block_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_84MHz_final_block_clk_wiz_0_0 rise@0.000ns - clk_42MHz_final_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.183ns (21.895%)  route 0.653ns (78.105%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_42MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    final_block_i/clk_wiz_0/inst/clk_42MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  final_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.554    -0.541    final_block_i/Top_level_0/U0/cycle_2/clk_42MHz
    SLICE_X19Y66         FDRE                                         r  final_block_i/Top_level_0/U0/cycle_2/current_sin_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  final_block_i/Top_level_0/U0/cycle_2/current_sin_value_reg[1]/Q
                         net (fo=8, routed)           0.653     0.253    final_block_i/Top_level_0/U0/LED_Pulse_2/out[1]
    SLICE_X18Y65         LUT5 (Prop_lut5_I2_O)        0.042     0.295 r  final_block_i/Top_level_0/U0/LED_Pulse_2/total_value[6]_i_1/O
                         net (fo=1, routed)           0.000     0.295    final_block_i/Top_level_0/U0/LED_Pulse_2/total_value[6]_i_1_n_0
    SLICE_X18Y65         FDRE                                         r  final_block_i/Top_level_0/U0/LED_Pulse_2/total_value_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_84MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    final_block_i/clk_wiz_0/inst/clk_84MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  final_block_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=104, routed)         0.822    -0.775    final_block_i/Top_level_0/U0/LED_Pulse_2/clk_84MHz
    SLICE_X18Y65         FDRE                                         r  final_block_i/Top_level_0/U0/LED_Pulse_2/total_value_reg[6]/C
                         clock pessimism              0.552    -0.223    
                         clock uncertainty            0.213    -0.010    
    SLICE_X18Y65         FDRE (Hold_fdre_C_D)         0.107     0.097    final_block_i/Top_level_0/U0/LED_Pulse_2/total_value_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.097    
                         arrival time                           0.295    
  -------------------------------------------------------------------
                         slack                                  0.199    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_40MHz_final_block_clk_wiz_0_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 final_block_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            final_block_i/rst_clk_wiz_0_40M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@12.403ns period=24.806ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.989ns  (logic 0.124ns (6.235%)  route 1.865ns (93.765%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.116ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  final_block_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.865     1.865    final_block_i/rst_clk_wiz_0_40M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X20Y46         LUT1 (Prop_lut1_I0_O)        0.124     1.989 r  final_block_i/rst_clk_wiz_0_40M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.989    final_block_i/rst_clk_wiz_0_40M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X20Y46         FDRE                                         r  final_block_i/rst_clk_wiz_0_40M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.549    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    -4.556 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    -2.957    final_block_i/clk_wiz_0/inst/clk_40MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.866 r  final_block_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2223, routed)        1.502    -1.364    final_block_i/rst_clk_wiz_0_40M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X20Y46         FDRE                                         r  final_block_i/rst_clk_wiz_0_40M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 final_block_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            final_block_i/rst_clk_wiz_0_40M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@12.403ns period=24.806ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.858ns  (logic 0.045ns (5.246%)  route 0.813ns (94.754%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.116ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  final_block_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.813     0.813    final_block_i/rst_clk_wiz_0_40M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X20Y46         LUT1 (Prop_lut1_I0_O)        0.045     0.858 r  final_block_i/rst_clk_wiz_0_40M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.858    final_block_i/rst_clk_wiz_0_40M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X20Y46         FDRE                                         r  final_block_i/rst_clk_wiz_0_40M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.154 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.626    final_block_i/clk_wiz_0/inst/clk_40MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  final_block_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2223, routed)        0.832    -0.765    final_block_i/rst_clk_wiz_0_40M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X20Y46         FDRE                                         r  final_block_i/rst_clk_wiz_0_40M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_40MHz_final_block_clk_wiz_0_0
  To Clock:  clk_40MHz_final_block_clk_wiz_0_0

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 final_block_i/Top_level_0/U0/combined_threshold_output_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@12.403ns period=24.806ns})
  Destination:            final_block_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@12.403ns period=24.806ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.235ns  (logic 0.456ns (36.919%)  route 0.779ns (63.081%))
  Logic Levels:           0  
  Clock Path Skew:        -0.650ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.254 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -2.494    final_block_i/clk_wiz_0/inst/clk_40MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  final_block_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2223, routed)        1.662    -0.731    final_block_i/Top_level_0/U0/clk_40MHz
    SLICE_X11Y64         FDRE                                         r  final_block_i/Top_level_0/U0/combined_threshold_output_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y64         FDRE (Prop_fdre_C_Q)         0.456    -0.275 r  final_block_i/Top_level_0/U0/combined_threshold_output_reg[6]/Q
                         net (fo=1, routed)           0.779     0.504    final_block_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[6]
    SLICE_X16Y59         FDRE                                         r  final_block_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.549    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    -4.556 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    -2.957    final_block_i/clk_wiz_0/inst/clk_40MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.866 r  final_block_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2223, routed)        1.485    -1.381    final_block_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X16Y59         FDRE                                         r  final_block_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 final_block_i/Top_level_0/U0/combined_threshold_output_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@12.403ns period=24.806ns})
  Destination:            final_block_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@12.403ns period=24.806ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.228ns  (logic 0.456ns (37.145%)  route 0.772ns (62.855%))
  Logic Levels:           0  
  Clock Path Skew:        -0.642ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.377ns
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.254 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -2.494    final_block_i/clk_wiz_0/inst/clk_40MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  final_block_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2223, routed)        1.658    -0.735    final_block_i/Top_level_0/U0/clk_40MHz
    SLICE_X9Y67          FDRE                                         r  final_block_i/Top_level_0/U0/combined_threshold_output_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDRE (Prop_fdre_C_Q)         0.456    -0.279 r  final_block_i/Top_level_0/U0/combined_threshold_output_reg[31]/Q
                         net (fo=1, routed)           0.772     0.493    final_block_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[31]
    SLICE_X9Y63          FDRE                                         r  final_block_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.549    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    -4.556 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    -2.957    final_block_i/clk_wiz_0/inst/clk_40MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.866 r  final_block_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2223, routed)        1.489    -1.377    final_block_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X9Y63          FDRE                                         r  final_block_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 final_block_i/Top_level_0/U0/combined_threshold_output_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@12.403ns period=24.806ns})
  Destination:            final_block_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@12.403ns period=24.806ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.213ns  (logic 0.456ns (37.582%)  route 0.757ns (62.418%))
  Logic Levels:           0  
  Clock Path Skew:        -0.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.254 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -2.494    final_block_i/clk_wiz_0/inst/clk_40MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  final_block_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2223, routed)        1.665    -0.728    final_block_i/Top_level_0/U0/clk_40MHz
    SLICE_X11Y60         FDRE                                         r  final_block_i/Top_level_0/U0/combined_threshold_output_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.272 r  final_block_i/Top_level_0/U0/combined_threshold_output_reg[4]/Q
                         net (fo=1, routed)           0.757     0.486    final_block_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[4]
    SLICE_X15Y61         FDRE                                         r  final_block_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.549    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    -4.556 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    -2.957    final_block_i/clk_wiz_0/inst/clk_40MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.866 r  final_block_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2223, routed)        1.485    -1.381    final_block_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X15Y61         FDRE                                         r  final_block_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 final_block_i/XADC_interpreter_2_0/U0/adc_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@12.403ns period=24.806ns})
  Destination:            final_block_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@12.403ns period=24.806ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.189ns  (logic 0.518ns (43.575%)  route 0.671ns (56.425%))
  Logic Levels:           0  
  Clock Path Skew:        -0.638ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.254 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -2.494    final_block_i/clk_wiz_0/inst/clk_40MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  final_block_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2223, routed)        1.647    -0.746    final_block_i/XADC_interpreter_2_0/U0/clk
    SLICE_X12Y74         FDCE                                         r  final_block_i/XADC_interpreter_2_0/U0/adc_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y74         FDCE (Prop_fdce_C_Q)         0.518    -0.228 r  final_block_i/XADC_interpreter_2_0/U0/adc_data_reg[5]/Q
                         net (fo=1, routed)           0.671     0.443    final_block_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[5]
    SLICE_X12Y71         FDRE                                         r  final_block_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.549    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    -4.556 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    -2.957    final_block_i/clk_wiz_0/inst/clk_40MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.866 r  final_block_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2223, routed)        1.482    -1.384    final_block_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X12Y71         FDRE                                         r  final_block_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 final_block_i/XADC_interpreter_2_0/U0/adc_data_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@12.403ns period=24.806ns})
  Destination:            final_block_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@12.403ns period=24.806ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.167ns  (logic 0.518ns (44.397%)  route 0.649ns (55.603%))
  Logic Levels:           0  
  Clock Path Skew:        -0.633ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.254 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -2.494    final_block_i/clk_wiz_0/inst/clk_40MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  final_block_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2223, routed)        1.647    -0.746    final_block_i/XADC_interpreter_2_0/U0/clk
    SLICE_X12Y74         FDCE                                         r  final_block_i/XADC_interpreter_2_0/U0/adc_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y74         FDCE (Prop_fdce_C_Q)         0.518    -0.228 r  final_block_i/XADC_interpreter_2_0/U0/adc_data_reg[15]/Q
                         net (fo=1, routed)           0.649     0.421    final_block_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[15]
    SLICE_X12Y66         FDRE                                         r  final_block_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.549    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    -4.556 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    -2.957    final_block_i/clk_wiz_0/inst/clk_40MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.866 r  final_block_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2223, routed)        1.487    -1.379    final_block_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X12Y66         FDRE                                         r  final_block_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 final_block_i/Top_level_0/U0/combined_threshold_output_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@12.403ns period=24.806ns})
  Destination:            final_block_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@12.403ns period=24.806ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.150ns  (logic 0.518ns (45.043%)  route 0.632ns (54.957%))
  Logic Levels:           0  
  Clock Path Skew:        -0.643ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.376ns
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.254 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -2.494    final_block_i/clk_wiz_0/inst/clk_40MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  final_block_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2223, routed)        1.660    -0.733    final_block_i/Top_level_0/U0/clk_40MHz
    SLICE_X12Y65         FDRE                                         r  final_block_i/Top_level_0/U0/combined_threshold_output_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y65         FDRE (Prop_fdre_C_Q)         0.518    -0.215 r  final_block_i/Top_level_0/U0/combined_threshold_output_reg[14]/Q
                         net (fo=1, routed)           0.632     0.417    final_block_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[14]
    SLICE_X11Y62         FDRE                                         r  final_block_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.549    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    -4.556 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    -2.957    final_block_i/clk_wiz_0/inst/clk_40MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.866 r  final_block_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2223, routed)        1.490    -1.376    final_block_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X11Y62         FDRE                                         r  final_block_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 final_block_i/Top_level_0/U0/combined_threshold_output_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@12.403ns period=24.806ns})
  Destination:            final_block_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@12.403ns period=24.806ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.111ns  (logic 0.456ns (41.033%)  route 0.655ns (58.967%))
  Logic Levels:           0  
  Clock Path Skew:        -0.650ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.254 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -2.494    final_block_i/clk_wiz_0/inst/clk_40MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  final_block_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2223, routed)        1.660    -0.733    final_block_i/Top_level_0/U0/clk_40MHz
    SLICE_X11Y65         FDRE                                         r  final_block_i/Top_level_0/U0/combined_threshold_output_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.277 r  final_block_i/Top_level_0/U0/combined_threshold_output_reg[7]/Q
                         net (fo=1, routed)           0.655     0.379    final_block_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[7]
    SLICE_X17Y62         FDRE                                         r  final_block_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.549    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    -4.556 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    -2.957    final_block_i/clk_wiz_0/inst/clk_40MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.866 r  final_block_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2223, routed)        1.483    -1.383    final_block_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X17Y62         FDRE                                         r  final_block_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 final_block_i/Top_level_0/U0/combined_threshold_output_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@12.403ns period=24.806ns})
  Destination:            final_block_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@12.403ns period=24.806ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.104ns  (logic 0.456ns (41.290%)  route 0.648ns (58.710%))
  Logic Levels:           0  
  Clock Path Skew:        -0.625ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.362ns
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.254 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -2.494    final_block_i/clk_wiz_0/inst/clk_40MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  final_block_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2223, routed)        1.656    -0.737    final_block_i/Top_level_0/U0/clk_40MHz
    SLICE_X22Y51         FDRE                                         r  final_block_i/Top_level_0/U0/combined_threshold_output_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y51         FDRE (Prop_fdre_C_Q)         0.456    -0.281 r  final_block_i/Top_level_0/U0/combined_threshold_output_reg[19]/Q
                         net (fo=1, routed)           0.648     0.368    final_block_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[19]
    SLICE_X17Y49         FDRE                                         r  final_block_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.549    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    -4.556 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    -2.957    final_block_i/clk_wiz_0/inst/clk_40MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.866 r  final_block_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2223, routed)        1.504    -1.362    final_block_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X17Y49         FDRE                                         r  final_block_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 final_block_i/Top_level_0/U0/combined_threshold_output_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@12.403ns period=24.806ns})
  Destination:            final_block_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@12.403ns period=24.806ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.089ns  (logic 0.456ns (41.866%)  route 0.633ns (58.134%))
  Logic Levels:           0  
  Clock Path Skew:        -0.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.254 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -2.494    final_block_i/clk_wiz_0/inst/clk_40MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  final_block_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2223, routed)        1.657    -0.736    final_block_i/Top_level_0/U0/clk_40MHz
    SLICE_X14Y64         FDRE                                         r  final_block_i/Top_level_0/U0/combined_threshold_output_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y64         FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  final_block_i/Top_level_0/U0/combined_threshold_output_reg[8]/Q
                         net (fo=1, routed)           0.633     0.353    final_block_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[8]
    SLICE_X11Y61         FDRE                                         r  final_block_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.549    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    -4.556 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    -2.957    final_block_i/clk_wiz_0/inst/clk_40MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.866 r  final_block_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2223, routed)        1.491    -1.375    final_block_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X11Y61         FDRE                                         r  final_block_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 final_block_i/Top_level_0/U0/combined_threshold_output_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@12.403ns period=24.806ns})
  Destination:            final_block_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@12.403ns period=24.806ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.072ns  (logic 0.456ns (42.544%)  route 0.616ns (57.456%))
  Logic Levels:           0  
  Clock Path Skew:        -0.647ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.380ns
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.254 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -2.494    final_block_i/clk_wiz_0/inst/clk_40MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  final_block_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2223, routed)        1.660    -0.733    final_block_i/Top_level_0/U0/clk_40MHz
    SLICE_X14Y60         FDRE                                         r  final_block_i/Top_level_0/U0/combined_threshold_output_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.277 r  final_block_i/Top_level_0/U0/combined_threshold_output_reg[3]/Q
                         net (fo=1, routed)           0.616     0.339    final_block_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[3]
    SLICE_X15Y60         FDRE                                         r  final_block_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.549    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    -4.556 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    -2.957    final_block_i/clk_wiz_0/inst/clk_40MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.866 r  final_block_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2223, routed)        1.486    -1.380    final_block_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X15Y60         FDRE                                         r  final_block_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 final_block_i/XADC_interpreter_2_0/U0/adc_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@12.403ns period=24.806ns})
  Destination:            final_block_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@12.403ns period=24.806ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.621ns  (logic 0.367ns (59.141%)  route 0.254ns (40.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -1.395ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.549    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    -4.556 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    -2.957    final_block_i/clk_wiz_0/inst/clk_40MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.866 r  final_block_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2223, routed)        1.471    -1.395    final_block_i/XADC_interpreter_2_0/U0/clk
    SLICE_X15Y74         FDCE                                         r  final_block_i/XADC_interpreter_2_0/U0/adc_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y74         FDCE (Prop_fdce_C_Q)         0.367    -1.028 r  final_block_i/XADC_interpreter_2_0/U0/adc_data_reg[0]/Q
                         net (fo=1, routed)           0.254    -0.775    final_block_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X14Y73         FDRE                                         r  final_block_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.254 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -2.494    final_block_i/clk_wiz_0/inst/clk_40MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  final_block_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2223, routed)        1.644    -0.749    final_block_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X14Y73         FDRE                                         r  final_block_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 final_block_i/Top_level_0/U0/combined_threshold_output_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@12.403ns period=24.806ns})
  Destination:            final_block_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@12.403ns period=24.806ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.620ns  (logic 0.367ns (59.177%)  route 0.253ns (40.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.647ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -1.383ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.549    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    -4.556 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    -2.957    final_block_i/clk_wiz_0/inst/clk_40MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.866 r  final_block_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2223, routed)        1.483    -1.383    final_block_i/Top_level_0/U0/clk_40MHz
    SLICE_X15Y64         FDRE                                         r  final_block_i/Top_level_0/U0/combined_threshold_output_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.367    -1.016 r  final_block_i/Top_level_0/U0/combined_threshold_output_reg[10]/Q
                         net (fo=1, routed)           0.253    -0.763    final_block_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[10]
    SLICE_X15Y63         FDRE                                         r  final_block_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.254 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -2.494    final_block_i/clk_wiz_0/inst/clk_40MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  final_block_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2223, routed)        1.657    -0.736    final_block_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X15Y63         FDRE                                         r  final_block_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 final_block_i/Top_level_0/U0/combined_threshold_output_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@12.403ns period=24.806ns})
  Destination:            final_block_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@12.403ns period=24.806ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.622ns  (logic 0.367ns (59.030%)  route 0.255ns (40.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.644ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -1.384ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.549    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    -4.556 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    -2.957    final_block_i/clk_wiz_0/inst/clk_40MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.866 r  final_block_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2223, routed)        1.482    -1.384    final_block_i/Top_level_0/U0/clk_40MHz
    SLICE_X14Y65         FDRE                                         r  final_block_i/Top_level_0/U0/combined_threshold_output_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y65         FDRE (Prop_fdre_C_Q)         0.367    -1.017 r  final_block_i/Top_level_0/U0/combined_threshold_output_reg[13]/Q
                         net (fo=1, routed)           0.255    -0.763    final_block_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[13]
    SLICE_X17Y65         FDRE                                         r  final_block_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.254 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -2.494    final_block_i/clk_wiz_0/inst/clk_40MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  final_block_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2223, routed)        1.653    -0.740    final_block_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X17Y65         FDRE                                         r  final_block_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 final_block_i/XADC_interpreter_2_0/U0/adc_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@12.403ns period=24.806ns})
  Destination:            final_block_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@12.403ns period=24.806ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.631ns  (logic 0.367ns (58.172%)  route 0.264ns (41.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.642ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -1.393ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.549    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    -4.556 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    -2.957    final_block_i/clk_wiz_0/inst/clk_40MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.866 r  final_block_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2223, routed)        1.473    -1.393    final_block_i/XADC_interpreter_2_0/U0/clk
    SLICE_X15Y73         FDCE                                         r  final_block_i/XADC_interpreter_2_0/U0/adc_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y73         FDCE (Prop_fdce_C_Q)         0.367    -1.026 r  final_block_i/XADC_interpreter_2_0/U0/adc_data_reg[3]/Q
                         net (fo=1, routed)           0.264    -0.762    final_block_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[3]
    SLICE_X16Y73         FDRE                                         r  final_block_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.254 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -2.494    final_block_i/clk_wiz_0/inst/clk_40MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  final_block_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2223, routed)        1.642    -0.751    final_block_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X16Y73         FDRE                                         r  final_block_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 final_block_i/Top_level_0/U0/combined_threshold_output_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@12.403ns period=24.806ns})
  Destination:            final_block_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@12.403ns period=24.806ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.633ns  (logic 0.367ns (57.939%)  route 0.266ns (42.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.650ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -1.384ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.549    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    -4.556 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    -2.957    final_block_i/clk_wiz_0/inst/clk_40MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.866 r  final_block_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2223, routed)        1.482    -1.384    final_block_i/Top_level_0/U0/clk_40MHz
    SLICE_X23Y53         FDRE                                         r  final_block_i/Top_level_0/U0/combined_threshold_output_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y53         FDRE (Prop_fdre_C_Q)         0.367    -1.017 r  final_block_i/Top_level_0/U0/combined_threshold_output_reg[16]/Q
                         net (fo=1, routed)           0.266    -0.751    final_block_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[16]
    SLICE_X20Y53         FDRE                                         r  final_block_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.254 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -2.494    final_block_i/clk_wiz_0/inst/clk_40MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  final_block_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2223, routed)        1.659    -0.734    final_block_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X20Y53         FDRE                                         r  final_block_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 final_block_i/XADC_interpreter_2_0/U0/adc_data_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@12.403ns period=24.806ns})
  Destination:            final_block_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@12.403ns period=24.806ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.639ns  (logic 0.385ns (60.262%)  route 0.254ns (39.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.644ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -1.387ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.549    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    -4.556 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    -2.957    final_block_i/clk_wiz_0/inst/clk_40MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.866 r  final_block_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2223, routed)        1.479    -1.387    final_block_i/XADC_interpreter_2_0/U0/clk
    SLICE_X12Y73         FDCE                                         r  final_block_i/XADC_interpreter_2_0/U0/adc_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y73         FDCE (Prop_fdce_C_Q)         0.385    -1.002 r  final_block_i/XADC_interpreter_2_0/U0/adc_data_reg[8]/Q
                         net (fo=1, routed)           0.254    -0.748    final_block_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[8]
    SLICE_X11Y72         FDRE                                         r  final_block_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.254 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -2.494    final_block_i/clk_wiz_0/inst/clk_40MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  final_block_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2223, routed)        1.650    -0.743    final_block_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X11Y72         FDRE                                         r  final_block_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 final_block_i/Top_level_0/U0/combined_threshold_output_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@12.403ns period=24.806ns})
  Destination:            final_block_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@12.403ns period=24.806ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.635ns  (logic 0.367ns (57.773%)  route 0.268ns (42.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.650ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -1.383ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.549    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    -4.556 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    -2.957    final_block_i/clk_wiz_0/inst/clk_40MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.866 r  final_block_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2223, routed)        1.483    -1.383    final_block_i/Top_level_0/U0/clk_40MHz
    SLICE_X22Y52         FDRE                                         r  final_block_i/Top_level_0/U0/combined_threshold_output_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y52         FDRE (Prop_fdre_C_Q)         0.367    -1.016 r  final_block_i/Top_level_0/U0/combined_threshold_output_reg[17]/Q
                         net (fo=1, routed)           0.268    -0.748    final_block_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[17]
    SLICE_X20Y52         FDRE                                         r  final_block_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.254 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -2.494    final_block_i/clk_wiz_0/inst/clk_40MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  final_block_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2223, routed)        1.660    -0.733    final_block_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X20Y52         FDRE                                         r  final_block_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 final_block_i/XADC_interpreter_2_0/U0/adc_data_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@12.403ns period=24.806ns})
  Destination:            final_block_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@12.403ns period=24.806ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.663ns  (logic 0.418ns (63.007%)  route 0.245ns (36.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.647ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -1.387ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.549    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    -4.556 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    -2.957    final_block_i/clk_wiz_0/inst/clk_40MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.866 r  final_block_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2223, routed)        1.479    -1.387    final_block_i/XADC_interpreter_2_0/U0/clk
    SLICE_X12Y73         FDCE                                         r  final_block_i/XADC_interpreter_2_0/U0/adc_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y73         FDCE (Prop_fdce_C_Q)         0.418    -0.969 r  final_block_i/XADC_interpreter_2_0/U0/adc_data_reg[14]/Q
                         net (fo=1, routed)           0.245    -0.724    final_block_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[14]
    SLICE_X13Y71         FDRE                                         r  final_block_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.254 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -2.494    final_block_i/clk_wiz_0/inst/clk_40MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  final_block_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2223, routed)        1.653    -0.740    final_block_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X13Y71         FDRE                                         r  final_block_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 final_block_i/Top_level_0/U0/combined_threshold_output_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@12.403ns period=24.806ns})
  Destination:            final_block_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@12.403ns period=24.806ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.663ns  (logic 0.418ns (63.030%)  route 0.245ns (36.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.647ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -1.378ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.549    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    -4.556 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    -2.957    final_block_i/clk_wiz_0/inst/clk_40MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.866 r  final_block_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2223, routed)        1.488    -1.378    final_block_i/Top_level_0/U0/clk_40MHz
    SLICE_X12Y65         FDRE                                         r  final_block_i/Top_level_0/U0/combined_threshold_output_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y65         FDRE (Prop_fdre_C_Q)         0.418    -0.960 r  final_block_i/Top_level_0/U0/combined_threshold_output_reg[15]/Q
                         net (fo=1, routed)           0.245    -0.715    final_block_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[15]
    SLICE_X13Y64         FDRE                                         r  final_block_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.254 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -2.494    final_block_i/clk_wiz_0/inst/clk_40MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  final_block_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2223, routed)        1.662    -0.731    final_block_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X13Y64         FDRE                                         r  final_block_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 final_block_i/Top_level_0/U0/combined_threshold_output_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@12.403ns period=24.806ns})
  Destination:            final_block_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@12.403ns period=24.806ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.671ns  (logic 0.418ns (62.279%)  route 0.253ns (37.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.647ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -1.378ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.549    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    -4.556 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    -2.957    final_block_i/clk_wiz_0/inst/clk_40MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.866 r  final_block_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2223, routed)        1.488    -1.378    final_block_i/Top_level_0/U0/clk_40MHz
    SLICE_X8Y65          FDRE                                         r  final_block_i/Top_level_0/U0/combined_threshold_output_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y65          FDRE (Prop_fdre_C_Q)         0.418    -0.960 r  final_block_i/Top_level_0/U0/combined_threshold_output_reg[28]/Q
                         net (fo=1, routed)           0.253    -0.707    final_block_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[28]
    SLICE_X9Y64          FDRE                                         r  final_block_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.254 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -2.494    final_block_i/clk_wiz_0/inst/clk_40MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  final_block_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2223, routed)        1.662    -0.731    final_block_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X9Y64          FDRE                                         r  final_block_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_84MHz_final_block_clk_wiz_0_0
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 final_block_i/Top_level_0/U0/LED_Pulse_4/LED_signal_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_84MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@5.953ns period=11.907ns})
  Destination:            Digital_4
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.624ns  (logic 4.022ns (52.756%)  route 3.602ns (47.244%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.116ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_84MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    final_block_i/clk_wiz_0/inst/clk_84MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  final_block_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=104, routed)         1.655    -0.738    final_block_i/Top_level_0/U0/LED_Pulse_4/clk_84MHz
    SLICE_X11Y69         FDCE                                         r  final_block_i/Top_level_0/U0/LED_Pulse_4/LED_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDCE (Prop_fdce_C_Q)         0.456    -0.282 r  final_block_i/Top_level_0/U0/LED_Pulse_4/LED_signal_reg/Q
                         net (fo=1, routed)           3.602     3.320    Digital_4_OBUF
    T15                  OBUF (Prop_obuf_I_O)         3.566     6.886 r  Digital_4_OBUF_inst/O
                         net (fo=0)                   0.000     6.886    Digital_4
    T15                                                               r  Digital_4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 final_block_i/Top_level_0/U0/LED_Pulse_1/LED_signal_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_84MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@5.953ns period=11.907ns})
  Destination:            Digital_1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.520ns  (logic 4.072ns (54.148%)  route 3.448ns (45.852%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.116ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_84MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    final_block_i/clk_wiz_0/inst/clk_84MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  final_block_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=104, routed)         1.657    -0.736    final_block_i/Top_level_0/U0/LED_Pulse_1/clk_84MHz
    SLICE_X17Y61         FDCE                                         r  final_block_i/Top_level_0/U0/LED_Pulse_1/LED_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y61         FDCE (Prop_fdce_C_Q)         0.456    -0.280 r  final_block_i/Top_level_0/U0/LED_Pulse_1/LED_signal_reg/Q
                         net (fo=1, routed)           3.448     3.168    Digital_1_OBUF
    U14                  OBUF (Prop_obuf_I_O)         3.616     6.784 r  Digital_1_OBUF_inst/O
                         net (fo=0)                   0.000     6.784    Digital_1
    U14                                                               r  Digital_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 final_block_i/Top_level_0/U0/Test_2/LED_signal_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_84MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@5.953ns period=11.907ns})
  Destination:            test_signal
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.131ns  (logic 4.049ns (56.772%)  route 3.083ns (43.228%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.116ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_84MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    final_block_i/clk_wiz_0/inst/clk_84MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  final_block_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=104, routed)         1.755    -0.638    final_block_i/Top_level_0/U0/Test_2/clk_84MHz
    SLICE_X38Y45         FDCE                                         r  final_block_i/Top_level_0/U0/Test_2/LED_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDCE (Prop_fdce_C_Q)         0.518    -0.120 r  final_block_i/Top_level_0/U0/Test_2/LED_signal_reg/Q
                         net (fo=1, routed)           3.083     2.963    test_signal_OBUF
    V17                  OBUF (Prop_obuf_I_O)         3.531     6.493 r  test_signal_OBUF_inst/O
                         net (fo=0)                   0.000     6.493    test_signal
    V17                                                               r  test_signal (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 final_block_i/Top_level_0/U0/LED_Pulse_2/LED_signal_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_84MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@5.953ns period=11.907ns})
  Destination:            Digital_2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.090ns  (logic 4.030ns (56.843%)  route 3.060ns (43.157%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.116ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_84MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    final_block_i/clk_wiz_0/inst/clk_84MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  final_block_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=104, routed)         1.651    -0.742    final_block_i/Top_level_0/U0/LED_Pulse_2/clk_84MHz
    SLICE_X21Y66         FDCE                                         r  final_block_i/Top_level_0/U0/LED_Pulse_2/LED_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y66         FDCE (Prop_fdce_C_Q)         0.456    -0.286 r  final_block_i/Top_level_0/U0/LED_Pulse_2/LED_signal_reg/Q
                         net (fo=1, routed)           3.060     2.774    Digital_2_OBUF
    V13                  OBUF (Prop_obuf_I_O)         3.574     6.348 r  Digital_2_OBUF_inst/O
                         net (fo=0)                   0.000     6.348    Digital_2
    V13                                                               r  Digital_2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 final_block_i/Top_level_0/U0/LED_Pulse_3/LED_signal_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_84MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@5.953ns period=11.907ns})
  Destination:            Digital_3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.758ns  (logic 4.081ns (60.393%)  route 2.677ns (39.607%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.116ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_84MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    final_block_i/clk_wiz_0/inst/clk_84MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  final_block_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=104, routed)         1.655    -0.738    final_block_i/Top_level_0/U0/LED_Pulse_3/clk_84MHz
    SLICE_X24Y56         FDCE                                         r  final_block_i/Top_level_0/U0/LED_Pulse_3/LED_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y56         FDCE (Prop_fdce_C_Q)         0.518    -0.220 r  final_block_i/Top_level_0/U0/LED_Pulse_3/LED_signal_reg/Q
                         net (fo=1, routed)           2.677     2.457    Digital_3_OBUF
    T14                  OBUF (Prop_obuf_I_O)         3.563     6.020 r  Digital_3_OBUF_inst/O
                         net (fo=0)                   0.000     6.020    Digital_3
    T14                                                               r  Digital_3 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 final_block_i/Top_level_0/U0/LED_Pulse_3/LED_signal_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_84MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@5.953ns period=11.907ns})
  Destination:            Digital_3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.295ns  (logic 1.428ns (62.204%)  route 0.868ns (37.796%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.116ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_84MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    final_block_i/clk_wiz_0/inst/clk_84MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  final_block_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=104, routed)         0.556    -0.539    final_block_i/Top_level_0/U0/LED_Pulse_3/clk_84MHz
    SLICE_X24Y56         FDCE                                         r  final_block_i/Top_level_0/U0/LED_Pulse_3/LED_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y56         FDCE (Prop_fdce_C_Q)         0.164    -0.375 r  final_block_i/Top_level_0/U0/LED_Pulse_3/LED_signal_reg/Q
                         net (fo=1, routed)           0.868     0.493    Digital_3_OBUF
    T14                  OBUF (Prop_obuf_I_O)         1.264     1.757 r  Digital_3_OBUF_inst/O
                         net (fo=0)                   0.000     1.757    Digital_3
    T14                                                               r  Digital_3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 final_block_i/Top_level_0/U0/Test_2/LED_signal_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_84MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@5.953ns period=11.907ns})
  Destination:            test_signal
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.325ns  (logic 1.395ns (60.017%)  route 0.930ns (39.983%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.116ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_84MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    final_block_i/clk_wiz_0/inst/clk_84MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  final_block_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=104, routed)         0.592    -0.503    final_block_i/Top_level_0/U0/Test_2/clk_84MHz
    SLICE_X38Y45         FDCE                                         r  final_block_i/Top_level_0/U0/Test_2/LED_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDCE (Prop_fdce_C_Q)         0.164    -0.339 r  final_block_i/Top_level_0/U0/Test_2/LED_signal_reg/Q
                         net (fo=1, routed)           0.930     0.591    test_signal_OBUF
    V17                  OBUF (Prop_obuf_I_O)         1.231     1.822 r  test_signal_OBUF_inst/O
                         net (fo=0)                   0.000     1.822    test_signal
    V17                                                               r  test_signal (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 final_block_i/Top_level_0/U0/LED_Pulse_2/LED_signal_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_84MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@5.953ns period=11.907ns})
  Destination:            Digital_2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.423ns  (logic 1.415ns (58.412%)  route 1.008ns (41.588%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.116ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_84MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    final_block_i/clk_wiz_0/inst/clk_84MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  final_block_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=104, routed)         0.551    -0.544    final_block_i/Top_level_0/U0/LED_Pulse_2/clk_84MHz
    SLICE_X21Y66         FDCE                                         r  final_block_i/Top_level_0/U0/LED_Pulse_2/LED_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y66         FDCE (Prop_fdce_C_Q)         0.141    -0.403 r  final_block_i/Top_level_0/U0/LED_Pulse_2/LED_signal_reg/Q
                         net (fo=1, routed)           1.008     0.605    Digital_2_OBUF
    V13                  OBUF (Prop_obuf_I_O)         1.274     1.880 r  Digital_2_OBUF_inst/O
                         net (fo=0)                   0.000     1.880    Digital_2
    V13                                                               r  Digital_2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 final_block_i/Top_level_0/U0/LED_Pulse_1/LED_signal_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_84MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@5.953ns period=11.907ns})
  Destination:            Digital_1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.643ns  (logic 1.457ns (55.126%)  route 1.186ns (44.874%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.116ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_84MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    final_block_i/clk_wiz_0/inst/clk_84MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  final_block_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=104, routed)         0.557    -0.538    final_block_i/Top_level_0/U0/LED_Pulse_1/clk_84MHz
    SLICE_X17Y61         FDCE                                         r  final_block_i/Top_level_0/U0/LED_Pulse_1/LED_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y61         FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  final_block_i/Top_level_0/U0/LED_Pulse_1/LED_signal_reg/Q
                         net (fo=1, routed)           1.186     0.789    Digital_1_OBUF
    U14                  OBUF (Prop_obuf_I_O)         1.316     2.105 r  Digital_1_OBUF_inst/O
                         net (fo=0)                   0.000     2.105    Digital_1
    U14                                                               r  Digital_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 final_block_i/Top_level_0/U0/LED_Pulse_4/LED_signal_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_84MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@5.953ns period=11.907ns})
  Destination:            Digital_4
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.667ns  (logic 1.408ns (52.790%)  route 1.259ns (47.210%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.116ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_84MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    final_block_i/clk_wiz_0/inst/clk_84MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  final_block_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=104, routed)         0.554    -0.541    final_block_i/Top_level_0/U0/LED_Pulse_4/clk_84MHz
    SLICE_X11Y69         FDCE                                         r  final_block_i/Top_level_0/U0/LED_Pulse_4/LED_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDCE (Prop_fdce_C_Q)         0.141    -0.400 r  final_block_i/Top_level_0/U0/LED_Pulse_4/LED_signal_reg/Q
                         net (fo=1, routed)           1.259     0.859    Digital_4_OBUF
    T15                  OBUF (Prop_obuf_I_O)         1.267     2.126 r  Digital_4_OBUF_inst/O
                         net (fo=0)                   0.000     2.126    Digital_4
    T15                                                               r  Digital_4 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_final_block_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_final_block_clk_wiz_0_0'  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.524ns  (logic 0.101ns (2.866%)  route 3.423ns (97.134%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.116ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_final_block_clk_wiz_0_0 fall edge)
                                                      8.000     8.000 f  
    H16                                               0.000     8.000 f  clk (IN)
                         net (fo=0)                   0.000     8.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     9.457 f  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    10.742    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.996     3.746 f  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.760     5.506    final_block_i/clk_wiz_0/inst/clkfbout_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     5.607 f  final_block_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.663     7.270    final_block_i/clk_wiz_0/inst/clkfbout_buf_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   f  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_final_block_clk_wiz_0_0'  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.164ns  (logic 0.091ns (2.876%)  route 3.073ns (97.124%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.116ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.549    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.105    -4.556 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.599    -2.957    final_block_i/clk_wiz_0/inst/clkfbout_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -2.866 r  final_block_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.474    -1.392    final_block_i/clk_wiz_0/inst/clkfbout_buf_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_40MHz_final_block_clk_wiz_0_0

Max Delay           101 Endpoints
Min Delay           101 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            final_block_i/Top_level_0/U0/threshold_output_4_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@12.403ns period=24.806ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.821ns  (logic 1.475ns (18.861%)  route 6.346ns (81.139%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.116ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  reset_IBUF_inst/O
                         net (fo=256, routed)         6.346     7.821    final_block_i/Top_level_0/U0/reset
    SLICE_X5Y68          FDRE                                         r  final_block_i/Top_level_0/U0/threshold_output_4_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.549    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    -4.556 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    -2.957    final_block_i/clk_wiz_0/inst/clk_40MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.866 r  final_block_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2223, routed)        1.528    -1.338    final_block_i/Top_level_0/U0/clk_40MHz
    SLICE_X5Y68          FDRE                                         r  final_block_i/Top_level_0/U0/threshold_output_4_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            final_block_i/Top_level_0/U0/combined_threshold_output_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@12.403ns period=24.806ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.420ns  (logic 1.475ns (19.880%)  route 5.945ns (80.120%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.116ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  reset_IBUF_inst/O
                         net (fo=256, routed)         5.945     7.420    final_block_i/Top_level_0/U0/reset
    SLICE_X21Y51         FDRE                                         r  final_block_i/Top_level_0/U0/combined_threshold_output_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.549    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    -4.556 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    -2.957    final_block_i/clk_wiz_0/inst/clk_40MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.866 r  final_block_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2223, routed)        1.487    -1.379    final_block_i/Top_level_0/U0/clk_40MHz
    SLICE_X21Y51         FDRE                                         r  final_block_i/Top_level_0/U0/combined_threshold_output_reg[20]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            final_block_i/Top_level_0/U0/combined_threshold_output_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@12.403ns period=24.806ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.307ns  (logic 1.475ns (20.189%)  route 5.831ns (79.811%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.116ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  reset_IBUF_inst/O
                         net (fo=256, routed)         5.831     7.307    final_block_i/Top_level_0/U0/reset
    SLICE_X7Y67          FDRE                                         r  final_block_i/Top_level_0/U0/combined_threshold_output_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.549    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    -4.556 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    -2.957    final_block_i/clk_wiz_0/inst/clk_40MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.866 r  final_block_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2223, routed)        1.485    -1.381    final_block_i/Top_level_0/U0/clk_40MHz
    SLICE_X7Y67          FDRE                                         r  final_block_i/Top_level_0/U0/combined_threshold_output_reg[26]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            final_block_i/Top_level_0/U0/combined_threshold_output_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@12.403ns period=24.806ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.307ns  (logic 1.475ns (20.189%)  route 5.831ns (79.811%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.116ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  reset_IBUF_inst/O
                         net (fo=256, routed)         5.831     7.307    final_block_i/Top_level_0/U0/reset
    SLICE_X7Y67          FDRE                                         r  final_block_i/Top_level_0/U0/combined_threshold_output_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.549    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    -4.556 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    -2.957    final_block_i/clk_wiz_0/inst/clk_40MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.866 r  final_block_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2223, routed)        1.485    -1.381    final_block_i/Top_level_0/U0/clk_40MHz
    SLICE_X7Y67          FDRE                                         r  final_block_i/Top_level_0/U0/combined_threshold_output_reg[27]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            final_block_i/Top_level_0/U0/threshold_output_3_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@12.403ns period=24.806ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.277ns  (logic 1.475ns (20.272%)  route 5.801ns (79.728%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.116ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  reset_IBUF_inst/O
                         net (fo=256, routed)         5.801     7.277    final_block_i/Top_level_0/U0/reset
    SLICE_X25Y51         FDRE                                         r  final_block_i/Top_level_0/U0/threshold_output_3_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.549    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    -4.556 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    -2.957    final_block_i/clk_wiz_0/inst/clk_40MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.866 r  final_block_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2223, routed)        1.483    -1.383    final_block_i/Top_level_0/U0/clk_40MHz
    SLICE_X25Y51         FDRE                                         r  final_block_i/Top_level_0/U0/threshold_output_3_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            final_block_i/Top_level_0/U0/threshold_output_3_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@12.403ns period=24.806ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.277ns  (logic 1.475ns (20.272%)  route 5.801ns (79.728%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.116ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  reset_IBUF_inst/O
                         net (fo=256, routed)         5.801     7.277    final_block_i/Top_level_0/U0/reset
    SLICE_X25Y51         FDRE                                         r  final_block_i/Top_level_0/U0/threshold_output_3_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.549    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    -4.556 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    -2.957    final_block_i/clk_wiz_0/inst/clk_40MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.866 r  final_block_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2223, routed)        1.483    -1.383    final_block_i/Top_level_0/U0/clk_40MHz
    SLICE_X25Y51         FDRE                                         r  final_block_i/Top_level_0/U0/threshold_output_3_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            final_block_i/Top_level_0/U0/combined_threshold_output_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@12.403ns period=24.806ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.148ns  (logic 1.475ns (20.636%)  route 5.673ns (79.364%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.116ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  reset_IBUF_inst/O
                         net (fo=256, routed)         5.673     7.148    final_block_i/Top_level_0/U0/reset
    SLICE_X22Y51         FDRE                                         r  final_block_i/Top_level_0/U0/combined_threshold_output_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.549    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    -4.556 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    -2.957    final_block_i/clk_wiz_0/inst/clk_40MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.866 r  final_block_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2223, routed)        1.483    -1.383    final_block_i/Top_level_0/U0/clk_40MHz
    SLICE_X22Y51         FDRE                                         r  final_block_i/Top_level_0/U0/combined_threshold_output_reg[19]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            final_block_i/Top_level_0/U0/combined_threshold_output_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@12.403ns period=24.806ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.146ns  (logic 1.475ns (20.642%)  route 5.671ns (79.358%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.116ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  reset_IBUF_inst/O
                         net (fo=256, routed)         5.671     7.146    final_block_i/Top_level_0/U0/reset
    SLICE_X7Y68          FDRE                                         r  final_block_i/Top_level_0/U0/combined_threshold_output_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.549    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    -4.556 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    -2.957    final_block_i/clk_wiz_0/inst/clk_40MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.866 r  final_block_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2223, routed)        1.483    -1.383    final_block_i/Top_level_0/U0/clk_40MHz
    SLICE_X7Y68          FDRE                                         r  final_block_i/Top_level_0/U0/combined_threshold_output_reg[29]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            final_block_i/Top_level_0/U0/threshold_output_4_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@12.403ns period=24.806ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.146ns  (logic 1.475ns (20.642%)  route 5.671ns (79.358%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.116ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  reset_IBUF_inst/O
                         net (fo=256, routed)         5.671     7.146    final_block_i/Top_level_0/U0/reset
    SLICE_X7Y68          FDRE                                         r  final_block_i/Top_level_0/U0/threshold_output_4_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.549    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    -4.556 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    -2.957    final_block_i/clk_wiz_0/inst/clk_40MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.866 r  final_block_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2223, routed)        1.483    -1.383    final_block_i/Top_level_0/U0/clk_40MHz
    SLICE_X7Y68          FDRE                                         r  final_block_i/Top_level_0/U0/threshold_output_4_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            final_block_i/Top_level_0/U0/threshold_output_4_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@12.403ns period=24.806ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.146ns  (logic 1.475ns (20.642%)  route 5.671ns (79.358%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.116ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  reset_IBUF_inst/O
                         net (fo=256, routed)         5.671     7.146    final_block_i/Top_level_0/U0/reset
    SLICE_X7Y68          FDRE                                         r  final_block_i/Top_level_0/U0/threshold_output_4_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.549    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    -4.556 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    -2.957    final_block_i/clk_wiz_0/inst/clk_40MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.866 r  final_block_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2223, routed)        1.483    -1.383    final_block_i/Top_level_0/U0/clk_40MHz
    SLICE_X7Y68          FDRE                                         r  final_block_i/Top_level_0/U0/threshold_output_4_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            final_block_i/XADC_interpreter_2_0/U0/adc_data_reg[3]/CLR
                            (removal check against rising-edge clock clk_40MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@12.403ns period=24.806ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.414ns  (logic 0.243ns (17.179%)  route 1.171ns (82.821%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.784ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D20                  IBUF (Prop_ibuf_I_O)         0.243     0.243 f  reset_IBUF_inst/O
                         net (fo=256, routed)         1.171     1.414    final_block_i/XADC_interpreter_2_0/U0/reset
    SLICE_X15Y73         FDCE                                         f  final_block_i/XADC_interpreter_2_0/U0/adc_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.154 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.626    final_block_i/clk_wiz_0/inst/clk_40MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  final_block_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2223, routed)        0.813    -0.784    final_block_i/XADC_interpreter_2_0/U0/clk
    SLICE_X15Y73         FDCE                                         r  final_block_i/XADC_interpreter_2_0/U0/adc_data_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            final_block_i/Top_level_0/U0/threshold_output_2_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@12.403ns period=24.806ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.682ns  (logic 0.243ns (14.446%)  route 1.439ns (85.554%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.777ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D20                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  reset_IBUF_inst/O
                         net (fo=256, routed)         1.439     1.682    final_block_i/Top_level_0/U0/reset
    SLICE_X14Y67         FDRE                                         r  final_block_i/Top_level_0/U0/threshold_output_2_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.154 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.626    final_block_i/clk_wiz_0/inst/clk_40MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  final_block_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2223, routed)        0.820    -0.777    final_block_i/Top_level_0/U0/clk_40MHz
    SLICE_X14Y67         FDRE                                         r  final_block_i/Top_level_0/U0/threshold_output_2_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            final_block_i/XADC_interpreter_2_0/U0/adc_data_reg[12]/CLR
                            (removal check against rising-edge clock clk_40MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@12.403ns period=24.806ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.721ns  (logic 0.243ns (14.121%)  route 1.478ns (85.879%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.781ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D20                  IBUF (Prop_ibuf_I_O)         0.243     0.243 f  reset_IBUF_inst/O
                         net (fo=256, routed)         1.478     1.721    final_block_i/XADC_interpreter_2_0/U0/reset
    SLICE_X12Y73         FDCE                                         f  final_block_i/XADC_interpreter_2_0/U0/adc_data_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.154 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.626    final_block_i/clk_wiz_0/inst/clk_40MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  final_block_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2223, routed)        0.816    -0.781    final_block_i/XADC_interpreter_2_0/U0/clk
    SLICE_X12Y73         FDCE                                         r  final_block_i/XADC_interpreter_2_0/U0/adc_data_reg[12]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            final_block_i/XADC_interpreter_2_0/U0/adc_data_reg[13]/CLR
                            (removal check against rising-edge clock clk_40MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@12.403ns period=24.806ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.721ns  (logic 0.243ns (14.121%)  route 1.478ns (85.879%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.781ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D20                  IBUF (Prop_ibuf_I_O)         0.243     0.243 f  reset_IBUF_inst/O
                         net (fo=256, routed)         1.478     1.721    final_block_i/XADC_interpreter_2_0/U0/reset
    SLICE_X12Y73         FDCE                                         f  final_block_i/XADC_interpreter_2_0/U0/adc_data_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.154 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.626    final_block_i/clk_wiz_0/inst/clk_40MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  final_block_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2223, routed)        0.816    -0.781    final_block_i/XADC_interpreter_2_0/U0/clk
    SLICE_X12Y73         FDCE                                         r  final_block_i/XADC_interpreter_2_0/U0/adc_data_reg[13]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            final_block_i/XADC_interpreter_2_0/U0/adc_data_reg[14]/CLR
                            (removal check against rising-edge clock clk_40MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@12.403ns period=24.806ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.721ns  (logic 0.243ns (14.121%)  route 1.478ns (85.879%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.781ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D20                  IBUF (Prop_ibuf_I_O)         0.243     0.243 f  reset_IBUF_inst/O
                         net (fo=256, routed)         1.478     1.721    final_block_i/XADC_interpreter_2_0/U0/reset
    SLICE_X12Y73         FDCE                                         f  final_block_i/XADC_interpreter_2_0/U0/adc_data_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.154 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.626    final_block_i/clk_wiz_0/inst/clk_40MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  final_block_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2223, routed)        0.816    -0.781    final_block_i/XADC_interpreter_2_0/U0/clk
    SLICE_X12Y73         FDCE                                         r  final_block_i/XADC_interpreter_2_0/U0/adc_data_reg[14]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            final_block_i/XADC_interpreter_2_0/U0/adc_data_reg[1]/CLR
                            (removal check against rising-edge clock clk_40MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@12.403ns period=24.806ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.721ns  (logic 0.243ns (14.121%)  route 1.478ns (85.879%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.781ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D20                  IBUF (Prop_ibuf_I_O)         0.243     0.243 f  reset_IBUF_inst/O
                         net (fo=256, routed)         1.478     1.721    final_block_i/XADC_interpreter_2_0/U0/reset
    SLICE_X12Y73         FDCE                                         f  final_block_i/XADC_interpreter_2_0/U0/adc_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.154 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.626    final_block_i/clk_wiz_0/inst/clk_40MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  final_block_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2223, routed)        0.816    -0.781    final_block_i/XADC_interpreter_2_0/U0/clk
    SLICE_X12Y73         FDCE                                         r  final_block_i/XADC_interpreter_2_0/U0/adc_data_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            final_block_i/XADC_interpreter_2_0/U0/adc_data_reg[8]/CLR
                            (removal check against rising-edge clock clk_40MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@12.403ns period=24.806ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.721ns  (logic 0.243ns (14.121%)  route 1.478ns (85.879%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.781ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D20                  IBUF (Prop_ibuf_I_O)         0.243     0.243 f  reset_IBUF_inst/O
                         net (fo=256, routed)         1.478     1.721    final_block_i/XADC_interpreter_2_0/U0/reset
    SLICE_X12Y73         FDCE                                         f  final_block_i/XADC_interpreter_2_0/U0/adc_data_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.154 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.626    final_block_i/clk_wiz_0/inst/clk_40MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  final_block_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2223, routed)        0.816    -0.781    final_block_i/XADC_interpreter_2_0/U0/clk
    SLICE_X12Y73         FDCE                                         r  final_block_i/XADC_interpreter_2_0/U0/adc_data_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            final_block_i/Top_level_0/U0/combined_threshold_output_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@12.403ns period=24.806ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.754ns  (logic 0.243ns (13.855%)  route 1.511ns (86.145%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.776ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D20                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  reset_IBUF_inst/O
                         net (fo=256, routed)         1.511     1.754    final_block_i/Top_level_0/U0/reset
    SLICE_X15Y66         FDRE                                         r  final_block_i/Top_level_0/U0/combined_threshold_output_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.154 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.626    final_block_i/clk_wiz_0/inst/clk_40MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  final_block_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2223, routed)        0.821    -0.776    final_block_i/Top_level_0/U0/clk_40MHz
    SLICE_X15Y66         FDRE                                         r  final_block_i/Top_level_0/U0/combined_threshold_output_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            final_block_i/Top_level_0/U0/threshold_output_2_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@12.403ns period=24.806ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.754ns  (logic 0.243ns (13.855%)  route 1.511ns (86.145%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.776ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D20                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  reset_IBUF_inst/O
                         net (fo=256, routed)         1.511     1.754    final_block_i/Top_level_0/U0/reset
    SLICE_X15Y66         FDRE                                         r  final_block_i/Top_level_0/U0/threshold_output_2_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.154 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.626    final_block_i/clk_wiz_0/inst/clk_40MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  final_block_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2223, routed)        0.821    -0.776    final_block_i/Top_level_0/U0/clk_40MHz
    SLICE_X15Y66         FDRE                                         r  final_block_i/Top_level_0/U0/threshold_output_2_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            final_block_i/Top_level_0/U0/threshold_output_2_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@12.403ns period=24.806ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.831ns  (logic 0.243ns (13.271%)  route 1.588ns (86.729%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.776ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D20                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  reset_IBUF_inst/O
                         net (fo=256, routed)         1.588     1.831    final_block_i/Top_level_0/U0/reset
    SLICE_X16Y66         FDRE                                         r  final_block_i/Top_level_0/U0/threshold_output_2_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.154 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.626    final_block_i/clk_wiz_0/inst/clk_40MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  final_block_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2223, routed)        0.821    -0.776    final_block_i/Top_level_0/U0/clk_40MHz
    SLICE_X16Y66         FDRE                                         r  final_block_i/Top_level_0/U0/threshold_output_2_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_42MHz_final_block_clk_wiz_0_0

Max Delay           133 Endpoints
Min Delay           133 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            final_block_i/Top_level_0/U0/cycle_3/current_sin_value_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_42MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@11.907ns period=23.814ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.816ns  (logic 1.599ns (18.138%)  route 7.217ns (81.862%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.116ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 f  reset_IBUF_inst/O
                         net (fo=256, routed)         6.340     7.815    final_block_i/Top_level_0/U0/cycle_3/reset
    SLICE_X26Y52         LUT3 (Prop_lut3_I2_O)        0.124     7.939 r  final_block_i/Top_level_0/U0/cycle_3/current_sin_value[7]_i_1__1/O
                         net (fo=8, routed)           0.877     8.816    final_block_i/Top_level_0/U0/cycle_3/current_sin_value[7]_i_1__1_n_0
    SLICE_X23Y56         FDRE                                         r  final_block_i/Top_level_0/U0/cycle_3/current_sin_value_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_42MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.549    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.556 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.957    final_block_i/clk_wiz_0/inst/clk_42MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.866 r  final_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.482    -1.384    final_block_i/Top_level_0/U0/cycle_3/clk_42MHz
    SLICE_X23Y56         FDRE                                         r  final_block_i/Top_level_0/U0/cycle_3/current_sin_value_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            final_block_i/Top_level_0/U0/cycle_3/current_sin_value_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_42MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@11.907ns period=23.814ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.816ns  (logic 1.599ns (18.138%)  route 7.217ns (81.862%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.116ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 f  reset_IBUF_inst/O
                         net (fo=256, routed)         6.340     7.815    final_block_i/Top_level_0/U0/cycle_3/reset
    SLICE_X26Y52         LUT3 (Prop_lut3_I2_O)        0.124     7.939 r  final_block_i/Top_level_0/U0/cycle_3/current_sin_value[7]_i_1__1/O
                         net (fo=8, routed)           0.877     8.816    final_block_i/Top_level_0/U0/cycle_3/current_sin_value[7]_i_1__1_n_0
    SLICE_X23Y56         FDRE                                         r  final_block_i/Top_level_0/U0/cycle_3/current_sin_value_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_42MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.549    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.556 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.957    final_block_i/clk_wiz_0/inst/clk_42MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.866 r  final_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.482    -1.384    final_block_i/Top_level_0/U0/cycle_3/clk_42MHz
    SLICE_X23Y56         FDRE                                         r  final_block_i/Top_level_0/U0/cycle_3/current_sin_value_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            final_block_i/Top_level_0/U0/cycle_3/current_sin_value_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_42MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@11.907ns period=23.814ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.673ns  (logic 1.599ns (18.438%)  route 7.074ns (81.562%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.116ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 f  reset_IBUF_inst/O
                         net (fo=256, routed)         6.340     7.815    final_block_i/Top_level_0/U0/cycle_3/reset
    SLICE_X26Y52         LUT3 (Prop_lut3_I2_O)        0.124     7.939 r  final_block_i/Top_level_0/U0/cycle_3/current_sin_value[7]_i_1__1/O
                         net (fo=8, routed)           0.734     8.673    final_block_i/Top_level_0/U0/cycle_3/current_sin_value[7]_i_1__1_n_0
    SLICE_X22Y54         FDRE                                         r  final_block_i/Top_level_0/U0/cycle_3/current_sin_value_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_42MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.549    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.556 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.957    final_block_i/clk_wiz_0/inst/clk_42MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.866 r  final_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.482    -1.384    final_block_i/Top_level_0/U0/cycle_3/clk_42MHz
    SLICE_X22Y54         FDRE                                         r  final_block_i/Top_level_0/U0/cycle_3/current_sin_value_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            final_block_i/Top_level_0/U0/cycle_3/current_sin_value_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_42MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@11.907ns period=23.814ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.673ns  (logic 1.599ns (18.438%)  route 7.074ns (81.562%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.116ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 f  reset_IBUF_inst/O
                         net (fo=256, routed)         6.340     7.815    final_block_i/Top_level_0/U0/cycle_3/reset
    SLICE_X26Y52         LUT3 (Prop_lut3_I2_O)        0.124     7.939 r  final_block_i/Top_level_0/U0/cycle_3/current_sin_value[7]_i_1__1/O
                         net (fo=8, routed)           0.734     8.673    final_block_i/Top_level_0/U0/cycle_3/current_sin_value[7]_i_1__1_n_0
    SLICE_X22Y53         FDRE                                         r  final_block_i/Top_level_0/U0/cycle_3/current_sin_value_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_42MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.549    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.556 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.957    final_block_i/clk_wiz_0/inst/clk_42MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.866 r  final_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.482    -1.384    final_block_i/Top_level_0/U0/cycle_3/clk_42MHz
    SLICE_X22Y53         FDRE                                         r  final_block_i/Top_level_0/U0/cycle_3/current_sin_value_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            final_block_i/Top_level_0/U0/cycle_3/current_sin_value_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_42MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@11.907ns period=23.814ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.673ns  (logic 1.599ns (18.438%)  route 7.074ns (81.562%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.116ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 f  reset_IBUF_inst/O
                         net (fo=256, routed)         6.340     7.815    final_block_i/Top_level_0/U0/cycle_3/reset
    SLICE_X26Y52         LUT3 (Prop_lut3_I2_O)        0.124     7.939 r  final_block_i/Top_level_0/U0/cycle_3/current_sin_value[7]_i_1__1/O
                         net (fo=8, routed)           0.734     8.673    final_block_i/Top_level_0/U0/cycle_3/current_sin_value[7]_i_1__1_n_0
    SLICE_X22Y53         FDRE                                         r  final_block_i/Top_level_0/U0/cycle_3/current_sin_value_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_42MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.549    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.556 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.957    final_block_i/clk_wiz_0/inst/clk_42MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.866 r  final_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.482    -1.384    final_block_i/Top_level_0/U0/cycle_3/clk_42MHz
    SLICE_X22Y53         FDRE                                         r  final_block_i/Top_level_0/U0/cycle_3/current_sin_value_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            final_block_i/Top_level_0/U0/cycle_3/current_sin_value_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_42MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@11.907ns period=23.814ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.531ns  (logic 1.599ns (18.745%)  route 6.932ns (81.255%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.116ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 f  reset_IBUF_inst/O
                         net (fo=256, routed)         6.340     7.815    final_block_i/Top_level_0/U0/cycle_3/reset
    SLICE_X26Y52         LUT3 (Prop_lut3_I2_O)        0.124     7.939 r  final_block_i/Top_level_0/U0/cycle_3/current_sin_value[7]_i_1__1/O
                         net (fo=8, routed)           0.592     8.531    final_block_i/Top_level_0/U0/cycle_3/current_sin_value[7]_i_1__1_n_0
    SLICE_X23Y51         FDRE                                         r  final_block_i/Top_level_0/U0/cycle_3/current_sin_value_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_42MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.549    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.556 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.957    final_block_i/clk_wiz_0/inst/clk_42MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.866 r  final_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.483    -1.383    final_block_i/Top_level_0/U0/cycle_3/clk_42MHz
    SLICE_X23Y51         FDRE                                         r  final_block_i/Top_level_0/U0/cycle_3/current_sin_value_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            final_block_i/Top_level_0/U0/cycle_3/current_sin_value_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_42MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@11.907ns period=23.814ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.531ns  (logic 1.599ns (18.745%)  route 6.932ns (81.255%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.116ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 f  reset_IBUF_inst/O
                         net (fo=256, routed)         6.340     7.815    final_block_i/Top_level_0/U0/cycle_3/reset
    SLICE_X26Y52         LUT3 (Prop_lut3_I2_O)        0.124     7.939 r  final_block_i/Top_level_0/U0/cycle_3/current_sin_value[7]_i_1__1/O
                         net (fo=8, routed)           0.592     8.531    final_block_i/Top_level_0/U0/cycle_3/current_sin_value[7]_i_1__1_n_0
    SLICE_X23Y51         FDRE                                         r  final_block_i/Top_level_0/U0/cycle_3/current_sin_value_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_42MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.549    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.556 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.957    final_block_i/clk_wiz_0/inst/clk_42MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.866 r  final_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.483    -1.383    final_block_i/Top_level_0/U0/cycle_3/clk_42MHz
    SLICE_X23Y51         FDRE                                         r  final_block_i/Top_level_0/U0/cycle_3/current_sin_value_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            final_block_i/Top_level_0/U0/cycle_3/current_sin_value_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_42MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@11.907ns period=23.814ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.520ns  (logic 1.599ns (18.769%)  route 6.921ns (81.231%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.116ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 f  reset_IBUF_inst/O
                         net (fo=256, routed)         6.340     7.815    final_block_i/Top_level_0/U0/cycle_3/reset
    SLICE_X26Y52         LUT3 (Prop_lut3_I2_O)        0.124     7.939 r  final_block_i/Top_level_0/U0/cycle_3/current_sin_value[7]_i_1__1/O
                         net (fo=8, routed)           0.581     8.520    final_block_i/Top_level_0/U0/cycle_3/current_sin_value[7]_i_1__1_n_0
    SLICE_X23Y52         FDRE                                         r  final_block_i/Top_level_0/U0/cycle_3/current_sin_value_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_42MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.549    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.556 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.957    final_block_i/clk_wiz_0/inst/clk_42MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.866 r  final_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.483    -1.383    final_block_i/Top_level_0/U0/cycle_3/clk_42MHz
    SLICE_X23Y52         FDRE                                         r  final_block_i/Top_level_0/U0/cycle_3/current_sin_value_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            final_block_i/Top_level_0/U0/cycle_4/memory_value_reg_rep_rep[2]/CLR
                            (recovery check against rising-edge clock clk_42MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@11.907ns period=23.814ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.602ns  (logic 1.475ns (19.403%)  route 6.127ns (80.597%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.116ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 f  reset_IBUF_inst/O
                         net (fo=256, routed)         6.127     7.602    final_block_i/Top_level_0/U0/cycle_4/reset
    SLICE_X7Y70          FDCE                                         f  final_block_i/Top_level_0/U0/cycle_4/memory_value_reg_rep_rep[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_42MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.549    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.556 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.957    final_block_i/clk_wiz_0/inst/clk_42MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.866 r  final_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.482    -1.384    final_block_i/Top_level_0/U0/cycle_4/clk_42MHz
    SLICE_X7Y70          FDCE                                         r  final_block_i/Top_level_0/U0/cycle_4/memory_value_reg_rep_rep[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            final_block_i/Top_level_0/U0/cycle_4/memory_value_reg_rep_rep[3]/CLR
                            (recovery check against rising-edge clock clk_42MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@11.907ns period=23.814ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.602ns  (logic 1.475ns (19.403%)  route 6.127ns (80.597%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.116ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 f  reset_IBUF_inst/O
                         net (fo=256, routed)         6.127     7.602    final_block_i/Top_level_0/U0/cycle_4/reset
    SLICE_X7Y70          FDCE                                         f  final_block_i/Top_level_0/U0/cycle_4/memory_value_reg_rep_rep[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_42MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.549    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.556 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.957    final_block_i/clk_wiz_0/inst/clk_42MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.866 r  final_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.482    -1.384    final_block_i/Top_level_0/U0/cycle_4/clk_42MHz
    SLICE_X7Y70          FDCE                                         r  final_block_i/Top_level_0/U0/cycle_4/memory_value_reg_rep_rep[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            final_block_i/Top_level_0/U0/cycle_2/timing_value_reg[10]/CLR
                            (removal check against rising-edge clock clk_42MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@11.907ns period=23.814ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.457ns  (logic 0.243ns (16.678%)  route 1.214ns (83.322%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.781ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D20                  IBUF (Prop_ibuf_I_O)         0.243     0.243 f  reset_IBUF_inst/O
                         net (fo=256, routed)         1.214     1.457    final_block_i/Top_level_0/U0/cycle_2/reset
    SLICE_X14Y71         FDCE                                         f  final_block_i/Top_level_0/U0/cycle_2/timing_value_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_42MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    final_block_i/clk_wiz_0/inst/clk_42MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  final_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.816    -0.781    final_block_i/Top_level_0/U0/cycle_2/clk_42MHz
    SLICE_X14Y71         FDCE                                         r  final_block_i/Top_level_0/U0/cycle_2/timing_value_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            final_block_i/Top_level_0/U0/cycle_2/timing_value_reg[11]/CLR
                            (removal check against rising-edge clock clk_42MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@11.907ns period=23.814ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.457ns  (logic 0.243ns (16.678%)  route 1.214ns (83.322%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.781ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D20                  IBUF (Prop_ibuf_I_O)         0.243     0.243 f  reset_IBUF_inst/O
                         net (fo=256, routed)         1.214     1.457    final_block_i/Top_level_0/U0/cycle_2/reset
    SLICE_X14Y71         FDCE                                         f  final_block_i/Top_level_0/U0/cycle_2/timing_value_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_42MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    final_block_i/clk_wiz_0/inst/clk_42MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  final_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.816    -0.781    final_block_i/Top_level_0/U0/cycle_2/clk_42MHz
    SLICE_X14Y71         FDCE                                         r  final_block_i/Top_level_0/U0/cycle_2/timing_value_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            final_block_i/Top_level_0/U0/cycle_2/timing_value_reg[8]/CLR
                            (removal check against rising-edge clock clk_42MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@11.907ns period=23.814ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.457ns  (logic 0.243ns (16.678%)  route 1.214ns (83.322%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.781ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D20                  IBUF (Prop_ibuf_I_O)         0.243     0.243 f  reset_IBUF_inst/O
                         net (fo=256, routed)         1.214     1.457    final_block_i/Top_level_0/U0/cycle_2/reset
    SLICE_X14Y71         FDCE                                         f  final_block_i/Top_level_0/U0/cycle_2/timing_value_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_42MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    final_block_i/clk_wiz_0/inst/clk_42MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  final_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.816    -0.781    final_block_i/Top_level_0/U0/cycle_2/clk_42MHz
    SLICE_X14Y71         FDCE                                         r  final_block_i/Top_level_0/U0/cycle_2/timing_value_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            final_block_i/Top_level_0/U0/cycle_2/timing_value_reg[9]/CLR
                            (removal check against rising-edge clock clk_42MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@11.907ns period=23.814ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.457ns  (logic 0.243ns (16.678%)  route 1.214ns (83.322%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.781ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D20                  IBUF (Prop_ibuf_I_O)         0.243     0.243 f  reset_IBUF_inst/O
                         net (fo=256, routed)         1.214     1.457    final_block_i/Top_level_0/U0/cycle_2/reset
    SLICE_X14Y71         FDCE                                         f  final_block_i/Top_level_0/U0/cycle_2/timing_value_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_42MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    final_block_i/clk_wiz_0/inst/clk_42MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  final_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.816    -0.781    final_block_i/Top_level_0/U0/cycle_2/clk_42MHz
    SLICE_X14Y71         FDCE                                         r  final_block_i/Top_level_0/U0/cycle_2/timing_value_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            final_block_i/Top_level_0/U0/cycle_2/timing_value_reg[4]/CLR
                            (removal check against rising-edge clock clk_42MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@11.907ns period=23.814ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.521ns  (logic 0.243ns (15.979%)  route 1.278ns (84.021%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.780ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D20                  IBUF (Prop_ibuf_I_O)         0.243     0.243 f  reset_IBUF_inst/O
                         net (fo=256, routed)         1.278     1.521    final_block_i/Top_level_0/U0/cycle_2/reset
    SLICE_X14Y70         FDCE                                         f  final_block_i/Top_level_0/U0/cycle_2/timing_value_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_42MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    final_block_i/clk_wiz_0/inst/clk_42MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  final_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.817    -0.780    final_block_i/Top_level_0/U0/cycle_2/clk_42MHz
    SLICE_X14Y70         FDCE                                         r  final_block_i/Top_level_0/U0/cycle_2/timing_value_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            final_block_i/Top_level_0/U0/cycle_2/timing_value_reg[5]/CLR
                            (removal check against rising-edge clock clk_42MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@11.907ns period=23.814ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.521ns  (logic 0.243ns (15.979%)  route 1.278ns (84.021%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.780ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D20                  IBUF (Prop_ibuf_I_O)         0.243     0.243 f  reset_IBUF_inst/O
                         net (fo=256, routed)         1.278     1.521    final_block_i/Top_level_0/U0/cycle_2/reset
    SLICE_X14Y70         FDCE                                         f  final_block_i/Top_level_0/U0/cycle_2/timing_value_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_42MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    final_block_i/clk_wiz_0/inst/clk_42MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  final_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.817    -0.780    final_block_i/Top_level_0/U0/cycle_2/clk_42MHz
    SLICE_X14Y70         FDCE                                         r  final_block_i/Top_level_0/U0/cycle_2/timing_value_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            final_block_i/Top_level_0/U0/cycle_2/timing_value_reg[6]/CLR
                            (removal check against rising-edge clock clk_42MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@11.907ns period=23.814ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.521ns  (logic 0.243ns (15.979%)  route 1.278ns (84.021%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.780ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D20                  IBUF (Prop_ibuf_I_O)         0.243     0.243 f  reset_IBUF_inst/O
                         net (fo=256, routed)         1.278     1.521    final_block_i/Top_level_0/U0/cycle_2/reset
    SLICE_X14Y70         FDCE                                         f  final_block_i/Top_level_0/U0/cycle_2/timing_value_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_42MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    final_block_i/clk_wiz_0/inst/clk_42MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  final_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.817    -0.780    final_block_i/Top_level_0/U0/cycle_2/clk_42MHz
    SLICE_X14Y70         FDCE                                         r  final_block_i/Top_level_0/U0/cycle_2/timing_value_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            final_block_i/Top_level_0/U0/cycle_2/timing_value_reg[7]/CLR
                            (removal check against rising-edge clock clk_42MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@11.907ns period=23.814ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.521ns  (logic 0.243ns (15.979%)  route 1.278ns (84.021%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.780ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D20                  IBUF (Prop_ibuf_I_O)         0.243     0.243 f  reset_IBUF_inst/O
                         net (fo=256, routed)         1.278     1.521    final_block_i/Top_level_0/U0/cycle_2/reset
    SLICE_X14Y70         FDCE                                         f  final_block_i/Top_level_0/U0/cycle_2/timing_value_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_42MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    final_block_i/clk_wiz_0/inst/clk_42MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  final_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.817    -0.780    final_block_i/Top_level_0/U0/cycle_2/clk_42MHz
    SLICE_X14Y70         FDCE                                         r  final_block_i/Top_level_0/U0/cycle_2/timing_value_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            final_block_i/Top_level_0/U0/cycle_2/timing_value_reg[12]/CLR
                            (removal check against rising-edge clock clk_42MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@11.907ns period=23.814ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.537ns  (logic 0.243ns (15.804%)  route 1.294ns (84.196%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.782ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D20                  IBUF (Prop_ibuf_I_O)         0.243     0.243 f  reset_IBUF_inst/O
                         net (fo=256, routed)         1.294     1.537    final_block_i/Top_level_0/U0/cycle_2/reset
    SLICE_X14Y72         FDCE                                         f  final_block_i/Top_level_0/U0/cycle_2/timing_value_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_42MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    final_block_i/clk_wiz_0/inst/clk_42MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  final_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.815    -0.782    final_block_i/Top_level_0/U0/cycle_2/clk_42MHz
    SLICE_X14Y72         FDCE                                         r  final_block_i/Top_level_0/U0/cycle_2/timing_value_reg[12]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            final_block_i/Top_level_0/U0/cycle_2/timing_value_reg[13]/CLR
                            (removal check against rising-edge clock clk_42MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@11.907ns period=23.814ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.537ns  (logic 0.243ns (15.804%)  route 1.294ns (84.196%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.782ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D20                  IBUF (Prop_ibuf_I_O)         0.243     0.243 f  reset_IBUF_inst/O
                         net (fo=256, routed)         1.294     1.537    final_block_i/Top_level_0/U0/cycle_2/reset
    SLICE_X14Y72         FDCE                                         f  final_block_i/Top_level_0/U0/cycle_2/timing_value_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_42MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    final_block_i/clk_wiz_0/inst/clk_42MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  final_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.815    -0.782    final_block_i/Top_level_0/U0/cycle_2/clk_42MHz
    SLICE_X14Y72         FDCE                                         r  final_block_i/Top_level_0/U0/cycle_2/timing_value_reg[13]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_84MHz_final_block_clk_wiz_0_0

Max Delay           104 Endpoints
Min Delay           104 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            final_block_i/Top_level_0/U0/Test_2/current_value_reg[1]/CLR
                            (recovery check against rising-edge clock clk_84MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@5.953ns period=11.907ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.739ns  (logic 1.475ns (16.880%)  route 7.264ns (83.120%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.116ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 f  reset_IBUF_inst/O
                         net (fo=256, routed)         7.264     8.739    final_block_i/Top_level_0/U0/Test_2/reset
    SLICE_X39Y46         FDCE                                         f  final_block_i/Top_level_0/U0/Test_2/current_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_84MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.549    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    -4.556 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    -2.957    final_block_i/clk_wiz_0/inst/clk_84MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -2.866 r  final_block_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=104, routed)         1.578    -1.288    final_block_i/Top_level_0/U0/Test_2/clk_84MHz
    SLICE_X39Y46         FDCE                                         r  final_block_i/Top_level_0/U0/Test_2/current_value_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            final_block_i/Top_level_0/U0/Test_2/current_value_reg[2]/CLR
                            (recovery check against rising-edge clock clk_84MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@5.953ns period=11.907ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.739ns  (logic 1.475ns (16.880%)  route 7.264ns (83.120%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.116ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 f  reset_IBUF_inst/O
                         net (fo=256, routed)         7.264     8.739    final_block_i/Top_level_0/U0/Test_2/reset
    SLICE_X39Y46         FDCE                                         f  final_block_i/Top_level_0/U0/Test_2/current_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_84MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.549    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    -4.556 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    -2.957    final_block_i/clk_wiz_0/inst/clk_84MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -2.866 r  final_block_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=104, routed)         1.578    -1.288    final_block_i/Top_level_0/U0/Test_2/clk_84MHz
    SLICE_X39Y46         FDCE                                         r  final_block_i/Top_level_0/U0/Test_2/current_value_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            final_block_i/Top_level_0/U0/Test_2/current_value_reg[3]/CLR
                            (recovery check against rising-edge clock clk_84MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@5.953ns period=11.907ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.739ns  (logic 1.475ns (16.880%)  route 7.264ns (83.120%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.116ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 f  reset_IBUF_inst/O
                         net (fo=256, routed)         7.264     8.739    final_block_i/Top_level_0/U0/Test_2/reset
    SLICE_X39Y46         FDCE                                         f  final_block_i/Top_level_0/U0/Test_2/current_value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_84MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.549    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    -4.556 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    -2.957    final_block_i/clk_wiz_0/inst/clk_84MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -2.866 r  final_block_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=104, routed)         1.578    -1.288    final_block_i/Top_level_0/U0/Test_2/clk_84MHz
    SLICE_X39Y46         FDCE                                         r  final_block_i/Top_level_0/U0/Test_2/current_value_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            final_block_i/Top_level_0/U0/Test_2/current_value_reg[4]/CLR
                            (recovery check against rising-edge clock clk_84MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@5.953ns period=11.907ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.739ns  (logic 1.475ns (16.880%)  route 7.264ns (83.120%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.116ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 f  reset_IBUF_inst/O
                         net (fo=256, routed)         7.264     8.739    final_block_i/Top_level_0/U0/Test_2/reset
    SLICE_X39Y46         FDCE                                         f  final_block_i/Top_level_0/U0/Test_2/current_value_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_84MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.549    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    -4.556 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    -2.957    final_block_i/clk_wiz_0/inst/clk_84MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -2.866 r  final_block_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=104, routed)         1.578    -1.288    final_block_i/Top_level_0/U0/Test_2/clk_84MHz
    SLICE_X39Y46         FDCE                                         r  final_block_i/Top_level_0/U0/Test_2/current_value_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            final_block_i/Top_level_0/U0/Test_2/LED_signal_reg/CLR
                            (recovery check against rising-edge clock clk_84MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@5.953ns period=11.907ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.600ns  (logic 1.475ns (17.152%)  route 7.125ns (82.848%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.116ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 f  reset_IBUF_inst/O
                         net (fo=256, routed)         7.125     8.600    final_block_i/Top_level_0/U0/Test_2/reset
    SLICE_X38Y45         FDCE                                         f  final_block_i/Top_level_0/U0/Test_2/LED_signal_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_84MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.549    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    -4.556 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    -2.957    final_block_i/clk_wiz_0/inst/clk_84MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -2.866 r  final_block_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=104, routed)         1.578    -1.288    final_block_i/Top_level_0/U0/Test_2/clk_84MHz
    SLICE_X38Y45         FDCE                                         r  final_block_i/Top_level_0/U0/Test_2/LED_signal_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            final_block_i/Top_level_0/U0/Test_2/current_value_reg[0]/CLR
                            (recovery check against rising-edge clock clk_84MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@5.953ns period=11.907ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.600ns  (logic 1.475ns (17.152%)  route 7.125ns (82.848%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.116ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 f  reset_IBUF_inst/O
                         net (fo=256, routed)         7.125     8.600    final_block_i/Top_level_0/U0/Test_2/reset
    SLICE_X39Y45         FDCE                                         f  final_block_i/Top_level_0/U0/Test_2/current_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_84MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.549    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    -4.556 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    -2.957    final_block_i/clk_wiz_0/inst/clk_84MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -2.866 r  final_block_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=104, routed)         1.578    -1.288    final_block_i/Top_level_0/U0/Test_2/clk_84MHz
    SLICE_X39Y45         FDCE                                         r  final_block_i/Top_level_0/U0/Test_2/current_value_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            final_block_i/Top_level_0/U0/Test_2/current_value_reg[5]/CLR
                            (recovery check against rising-edge clock clk_84MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@5.953ns period=11.907ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.442ns  (logic 1.475ns (17.473%)  route 6.967ns (82.527%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.116ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 f  reset_IBUF_inst/O
                         net (fo=256, routed)         6.967     8.442    final_block_i/Top_level_0/U0/Test_2/reset
    SLICE_X39Y47         FDCE                                         f  final_block_i/Top_level_0/U0/Test_2/current_value_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_84MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.549    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    -4.556 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    -2.957    final_block_i/clk_wiz_0/inst/clk_84MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -2.866 r  final_block_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=104, routed)         1.579    -1.287    final_block_i/Top_level_0/U0/Test_2/clk_84MHz
    SLICE_X39Y47         FDCE                                         r  final_block_i/Top_level_0/U0/Test_2/current_value_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            final_block_i/Top_level_0/U0/Test_2/current_value_reg[6]/CLR
                            (recovery check against rising-edge clock clk_84MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@5.953ns period=11.907ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.442ns  (logic 1.475ns (17.473%)  route 6.967ns (82.527%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.116ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 f  reset_IBUF_inst/O
                         net (fo=256, routed)         6.967     8.442    final_block_i/Top_level_0/U0/Test_2/reset
    SLICE_X39Y47         FDCE                                         f  final_block_i/Top_level_0/U0/Test_2/current_value_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_84MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.549    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    -4.556 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    -2.957    final_block_i/clk_wiz_0/inst/clk_84MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -2.866 r  final_block_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=104, routed)         1.579    -1.287    final_block_i/Top_level_0/U0/Test_2/clk_84MHz
    SLICE_X39Y47         FDCE                                         r  final_block_i/Top_level_0/U0/Test_2/current_value_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            final_block_i/Top_level_0/U0/Test_2/current_value_reg[7]/CLR
                            (recovery check against rising-edge clock clk_84MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@5.953ns period=11.907ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.442ns  (logic 1.475ns (17.473%)  route 6.967ns (82.527%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.116ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 f  reset_IBUF_inst/O
                         net (fo=256, routed)         6.967     8.442    final_block_i/Top_level_0/U0/Test_2/reset
    SLICE_X39Y47         FDCE                                         f  final_block_i/Top_level_0/U0/Test_2/current_value_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_84MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.549    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    -4.556 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    -2.957    final_block_i/clk_wiz_0/inst/clk_84MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -2.866 r  final_block_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=104, routed)         1.579    -1.287    final_block_i/Top_level_0/U0/Test_2/clk_84MHz
    SLICE_X39Y47         FDCE                                         r  final_block_i/Top_level_0/U0/Test_2/current_value_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            final_block_i/Top_level_0/U0/Test_2/current_value_reg[8]/CLR
                            (recovery check against rising-edge clock clk_84MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@5.953ns period=11.907ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.442ns  (logic 1.475ns (17.473%)  route 6.967ns (82.527%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.116ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 f  reset_IBUF_inst/O
                         net (fo=256, routed)         6.967     8.442    final_block_i/Top_level_0/U0/Test_2/reset
    SLICE_X39Y47         FDCE                                         f  final_block_i/Top_level_0/U0/Test_2/current_value_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_84MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.549    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    -4.556 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    -2.957    final_block_i/clk_wiz_0/inst/clk_84MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -2.866 r  final_block_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=104, routed)         1.579    -1.287    final_block_i/Top_level_0/U0/Test_2/clk_84MHz
    SLICE_X39Y47         FDCE                                         r  final_block_i/Top_level_0/U0/Test_2/current_value_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            final_block_i/Top_level_0/U0/LED_Pulse_4/current_value_reg[2]/PRE
                            (removal check against rising-edge clock clk_84MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@5.953ns period=11.907ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.719ns  (logic 0.243ns (14.135%)  route 1.476ns (85.865%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.775ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D20                  IBUF (Prop_ibuf_I_O)         0.243     0.243 f  reset_IBUF_inst/O
                         net (fo=256, routed)         1.476     1.719    final_block_i/Top_level_0/U0/LED_Pulse_4/reset
    SLICE_X13Y68         FDPE                                         f  final_block_i/Top_level_0/U0/LED_Pulse_4/current_value_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_84MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    final_block_i/clk_wiz_0/inst/clk_84MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  final_block_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=104, routed)         0.822    -0.775    final_block_i/Top_level_0/U0/LED_Pulse_4/clk_84MHz
    SLICE_X13Y68         FDPE                                         r  final_block_i/Top_level_0/U0/LED_Pulse_4/current_value_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            final_block_i/Top_level_0/U0/LED_Pulse_4/current_value_reg[5]/PRE
                            (removal check against rising-edge clock clk_84MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@5.953ns period=11.907ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.719ns  (logic 0.243ns (14.135%)  route 1.476ns (85.865%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.775ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D20                  IBUF (Prop_ibuf_I_O)         0.243     0.243 f  reset_IBUF_inst/O
                         net (fo=256, routed)         1.476     1.719    final_block_i/Top_level_0/U0/LED_Pulse_4/reset
    SLICE_X13Y68         FDPE                                         f  final_block_i/Top_level_0/U0/LED_Pulse_4/current_value_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_84MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    final_block_i/clk_wiz_0/inst/clk_84MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  final_block_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=104, routed)         0.822    -0.775    final_block_i/Top_level_0/U0/LED_Pulse_4/clk_84MHz
    SLICE_X13Y68         FDPE                                         r  final_block_i/Top_level_0/U0/LED_Pulse_4/current_value_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            final_block_i/Top_level_0/U0/LED_Pulse_4/current_value_reg[7]/CLR
                            (removal check against rising-edge clock clk_84MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@5.953ns period=11.907ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.719ns  (logic 0.243ns (14.135%)  route 1.476ns (85.865%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.775ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D20                  IBUF (Prop_ibuf_I_O)         0.243     0.243 f  reset_IBUF_inst/O
                         net (fo=256, routed)         1.476     1.719    final_block_i/Top_level_0/U0/LED_Pulse_4/reset
    SLICE_X13Y68         FDCE                                         f  final_block_i/Top_level_0/U0/LED_Pulse_4/current_value_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_84MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    final_block_i/clk_wiz_0/inst/clk_84MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  final_block_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=104, routed)         0.822    -0.775    final_block_i/Top_level_0/U0/LED_Pulse_4/clk_84MHz
    SLICE_X13Y68         FDCE                                         r  final_block_i/Top_level_0/U0/LED_Pulse_4/current_value_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            final_block_i/Top_level_0/U0/LED_Pulse_4/current_value_reg[8]/CLR
                            (removal check against rising-edge clock clk_84MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@5.953ns period=11.907ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.719ns  (logic 0.243ns (14.135%)  route 1.476ns (85.865%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.775ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D20                  IBUF (Prop_ibuf_I_O)         0.243     0.243 f  reset_IBUF_inst/O
                         net (fo=256, routed)         1.476     1.719    final_block_i/Top_level_0/U0/LED_Pulse_4/reset
    SLICE_X13Y68         FDCE                                         f  final_block_i/Top_level_0/U0/LED_Pulse_4/current_value_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_84MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    final_block_i/clk_wiz_0/inst/clk_84MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  final_block_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=104, routed)         0.822    -0.775    final_block_i/Top_level_0/U0/LED_Pulse_4/clk_84MHz
    SLICE_X13Y68         FDCE                                         r  final_block_i/Top_level_0/U0/LED_Pulse_4/current_value_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            final_block_i/Top_level_0/U0/LED_Pulse_4/current_value_reg[0]/PRE
                            (removal check against rising-edge clock clk_84MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@5.953ns period=11.907ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.812ns  (logic 0.243ns (13.406%)  route 1.569ns (86.594%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.774ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D20                  IBUF (Prop_ibuf_I_O)         0.243     0.243 f  reset_IBUF_inst/O
                         net (fo=256, routed)         1.569     1.812    final_block_i/Top_level_0/U0/LED_Pulse_4/reset
    SLICE_X13Y67         FDPE                                         f  final_block_i/Top_level_0/U0/LED_Pulse_4/current_value_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_84MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    final_block_i/clk_wiz_0/inst/clk_84MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  final_block_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=104, routed)         0.823    -0.774    final_block_i/Top_level_0/U0/LED_Pulse_4/clk_84MHz
    SLICE_X13Y67         FDPE                                         r  final_block_i/Top_level_0/U0/LED_Pulse_4/current_value_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            final_block_i/Top_level_0/U0/LED_Pulse_4/current_value_reg[1]/PRE
                            (removal check against rising-edge clock clk_84MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@5.953ns period=11.907ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.812ns  (logic 0.243ns (13.406%)  route 1.569ns (86.594%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.774ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D20                  IBUF (Prop_ibuf_I_O)         0.243     0.243 f  reset_IBUF_inst/O
                         net (fo=256, routed)         1.569     1.812    final_block_i/Top_level_0/U0/LED_Pulse_4/reset
    SLICE_X13Y67         FDPE                                         f  final_block_i/Top_level_0/U0/LED_Pulse_4/current_value_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_84MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    final_block_i/clk_wiz_0/inst/clk_84MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  final_block_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=104, routed)         0.823    -0.774    final_block_i/Top_level_0/U0/LED_Pulse_4/clk_84MHz
    SLICE_X13Y67         FDPE                                         r  final_block_i/Top_level_0/U0/LED_Pulse_4/current_value_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            final_block_i/Top_level_0/U0/LED_Pulse_4/current_value_reg[3]/CLR
                            (removal check against rising-edge clock clk_84MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@5.953ns period=11.907ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.812ns  (logic 0.243ns (13.406%)  route 1.569ns (86.594%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.774ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D20                  IBUF (Prop_ibuf_I_O)         0.243     0.243 f  reset_IBUF_inst/O
                         net (fo=256, routed)         1.569     1.812    final_block_i/Top_level_0/U0/LED_Pulse_4/reset
    SLICE_X13Y67         FDCE                                         f  final_block_i/Top_level_0/U0/LED_Pulse_4/current_value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_84MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    final_block_i/clk_wiz_0/inst/clk_84MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  final_block_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=104, routed)         0.823    -0.774    final_block_i/Top_level_0/U0/LED_Pulse_4/clk_84MHz
    SLICE_X13Y67         FDCE                                         r  final_block_i/Top_level_0/U0/LED_Pulse_4/current_value_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            final_block_i/Top_level_0/U0/LED_Pulse_4/current_value_reg[4]/CLR
                            (removal check against rising-edge clock clk_84MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@5.953ns period=11.907ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.812ns  (logic 0.243ns (13.406%)  route 1.569ns (86.594%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.774ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D20                  IBUF (Prop_ibuf_I_O)         0.243     0.243 f  reset_IBUF_inst/O
                         net (fo=256, routed)         1.569     1.812    final_block_i/Top_level_0/U0/LED_Pulse_4/reset
    SLICE_X13Y67         FDCE                                         f  final_block_i/Top_level_0/U0/LED_Pulse_4/current_value_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_84MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    final_block_i/clk_wiz_0/inst/clk_84MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  final_block_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=104, routed)         0.823    -0.774    final_block_i/Top_level_0/U0/LED_Pulse_4/clk_84MHz
    SLICE_X13Y67         FDCE                                         r  final_block_i/Top_level_0/U0/LED_Pulse_4/current_value_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            final_block_i/Top_level_0/U0/LED_Pulse_4/current_value_reg[10]/PRE
                            (removal check against rising-edge clock clk_84MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@5.953ns period=11.907ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.895ns  (logic 0.243ns (12.821%)  route 1.652ns (87.179%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.776ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D20                  IBUF (Prop_ibuf_I_O)         0.243     0.243 f  reset_IBUF_inst/O
                         net (fo=256, routed)         1.652     1.895    final_block_i/Top_level_0/U0/LED_Pulse_4/reset
    SLICE_X13Y69         FDPE                                         f  final_block_i/Top_level_0/U0/LED_Pulse_4/current_value_reg[10]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_84MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    final_block_i/clk_wiz_0/inst/clk_84MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  final_block_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=104, routed)         0.821    -0.776    final_block_i/Top_level_0/U0/LED_Pulse_4/clk_84MHz
    SLICE_X13Y69         FDPE                                         r  final_block_i/Top_level_0/U0/LED_Pulse_4/current_value_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            final_block_i/Top_level_0/U0/LED_Pulse_4/current_value_reg[11]/CLR
                            (removal check against rising-edge clock clk_84MHz_final_block_clk_wiz_0_0  {rise@0.000ns fall@5.953ns period=11.907ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.895ns  (logic 0.243ns (12.821%)  route 1.652ns (87.179%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.776ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D20                  IBUF (Prop_ibuf_I_O)         0.243     0.243 f  reset_IBUF_inst/O
                         net (fo=256, routed)         1.652     1.895    final_block_i/Top_level_0/U0/LED_Pulse_4/reset
    SLICE_X13Y69         FDCE                                         f  final_block_i/Top_level_0/U0/LED_Pulse_4/current_value_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_84MHz_final_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    final_block_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  final_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    final_block_i/clk_wiz_0/inst/clk_in1_final_block_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  final_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    final_block_i/clk_wiz_0/inst/clk_84MHz_final_block_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  final_block_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=104, routed)         0.821    -0.776    final_block_i/Top_level_0/U0/LED_Pulse_4/clk_84MHz
    SLICE_X13Y69         FDCE                                         r  final_block_i/Top_level_0/U0/LED_Pulse_4/current_value_reg[11]/C





