// Seed: 726024139
module module_0 (
    input tri id_0
);
endmodule
module module_1 (
    output wor   id_0,
    inout  wand  id_1,
    output tri   id_2,
    input  uwire id_3,
    input  uwire id_4
);
  wor id_6 = 1;
  assign id_0 = 1;
  wor id_7;
  generate
    wire id_8;
  endgenerate
  supply0 id_9 = 1'b0 - id_7;
  supply1 id_10;
  assign id_9 = 1;
  wand id_11;
  module_0(
      id_3
  ); id_12 :
  assert property (@(posedge id_11 ** 1 or negedge !1) ~id_10)
  else;
  wire id_13;
  wire id_14, id_15;
  always $display(id_12, id_15 * 1, 'b0);
endmodule
