/* $Id: $
 * 
 * $Copyright: Copyright 2015 Broadcom Corporation.
 * This program is the proprietary software of Broadcom Corporation
 * and/or its licensors, and may only be used, duplicated, modified
 * or distributed pursuant to the terms and conditions of a separate,
 * written license agreement executed between you and Broadcom
 * (an "Authorized License").  Except as set forth in an Authorized
 * License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and
 * Broadcom expressly reserves all rights in and to the Software
 * and all intellectual property rights therein.  IF YOU HAVE
 * NO AUTHORIZED LICENSE, THEN YOU HAVE NO RIGHT TO USE THIS SOFTWARE
 * IN ANY WAY, AND SHOULD IMMEDIATELY NOTIFY BROADCOM AND DISCONTINUE
 * ALL USE OF THE SOFTWARE.  
 *  
 * Except as expressly set forth in the Authorized License,
 *  
 * 1.     This program, including its structure, sequence and organization,
 * constitutes the valuable trade secrets of Broadcom, and you shall use
 * all reasonable efforts to protect the confidentiality thereof,
 * and to use this information only in connection with your use of
 * Broadcom integrated circuit products.
 *  
 * 2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS
 * PROVIDED "AS IS" AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES,
 * REPRESENTATIONS OR WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY,
 * OR OTHERWISE, WITH RESPECT TO THE SOFTWARE.  BROADCOM SPECIFICALLY
 * DISCLAIMS ANY AND ALL IMPLIED WARRANTIES OF TITLE, MERCHANTABILITY,
 * NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF VIRUSES,
 * ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR
 * CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING
 * OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 * 
 * 3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL
 * BROADCOM OR ITS LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL,
 * INCIDENTAL, SPECIAL, INDIRECT, OR EXEMPLARY DAMAGES WHATSOEVER
 * ARISING OUT OF OR IN ANY WAY RELATING TO YOUR USE OF OR INABILITY
 * TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF THE
 * POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF
 * THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR USD 1.00,
 * WHICHEVER IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING
 * ANY FAILURE OF ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.$
 * 
 * DO NOT EDIT THIS FILE!
 * This file is auto-generated.
 * Edits to this file will be lost when it is regenerated.
 */

#include <sal/core/libc.h>
#include <shared/swstate/sw_state.h>
#include <shared/error.h>
#include <shared/swstate/sw_state_defs.h>
#include <shared/bsl.h>
#include <shared/swstate/access/sw_state_access.h>


/* AUTO-GENERATED - DO NOT MODIFY */
int sw_state_dpp_soc_arad_tm_arad_egr_ports_set(int _unit, CONST ARAD_DEV_EGR_PORTS *arad_egr_ports){
    int rv = _SHR_E_NONE;
    SW_STATE_IS_WARM_BOOT_CHECK();
    sal_memcpy(&(sw_state[_unit]->dpp.soc.arad.tm->arad_egr_ports[0]), arad_egr_ports, sizeof(ARAD_DEV_EGR_PORTS));
    return rv;
}


/* AUTO-GENERATED - DO NOT MODIFY */
int sw_state_dpp_soc_arad_tm_arad_egr_ports_get(int _unit, ARAD_DEV_EGR_PORTS *arad_egr_ports){
    int rv = _SHR_E_NONE;
    *arad_egr_ports = sw_state[_unit]->dpp.soc.arad.tm->arad_egr_ports[0];
    return rv;
}


/* AUTO-GENERATED - DO NOT MODIFY */
int sw_state_dpp_soc_arad_tm_arad_egr_ports_alloc(int _unit){
    int rv = _SHR_E_NONE;
    SW_STATE_IS_WARM_BOOT_CHECK();
    SW_STATE_IS_ALREADY_ALLOCATED_CHECK(sw_state[_unit]->dpp.soc.arad.tm->arad_egr_ports);
    rv = shr_sw_state_alloc(_unit, (uint8 **) &sw_state[_unit]->dpp.soc.arad.tm->arad_egr_ports, sizeof(ARAD_DEV_EGR_PORTS));
    return rv;
}

/* AUTO-GENERATED - DO NOT MODIFY */
int sw_state_dpp_soc_arad_tm_arad_egr_ports_is_allocated(int _unit, uint8 *is_allocated){
    int rv = _SHR_E_NONE;
    *is_allocated = (sw_state[_unit]->dpp.soc.arad.tm->arad_egr_ports) ? 1 : 0;
    rv = _SHR_E_NONE;
    return rv;
}

/* AUTO-GENERATED - DO NOT MODIFY */
int sw_state_dpp_soc_arad_tm_arad_egr_ports_free(int _unit){
    int rv = _SHR_E_NONE;
    SW_STATE_IS_WARM_BOOT_CHECK();
    SW_STATE_IS_DEINIT_CHECK();
    SW_STATE_NULL_CHECK(sw_state[_unit]->dpp.soc.arad.tm->arad_egr_ports);
    rv = shr_sw_state_free(_unit, (uint8 *) sw_state[_unit]->dpp.soc.arad.tm->arad_egr_ports);
    return rv;
}


/* AUTO-GENERATED - DO NOT MODIFY */
int sw_state_dpp_soc_arad_tm_arad_egr_ports_port_reserved_reassembly_context_set(int _unit, int port_reserved_reassembly_context_idx, uint32 port_reserved_reassembly_context){
    int rv = _SHR_E_NONE;
    SW_STATE_IS_WARM_BOOT_CHECK();
    sw_state[_unit]->dpp.soc.arad.tm->arad_egr_ports->port_reserved_reassembly_context[port_reserved_reassembly_context_idx] = port_reserved_reassembly_context;
    return rv;
}


/* AUTO-GENERATED - DO NOT MODIFY */
int sw_state_dpp_soc_arad_tm_arad_egr_ports_port_reserved_reassembly_context_get(int _unit, int port_reserved_reassembly_context_idx, uint32 *port_reserved_reassembly_context){
    int rv = _SHR_E_NONE;
    *port_reserved_reassembly_context = sw_state[_unit]->dpp.soc.arad.tm->arad_egr_ports->port_reserved_reassembly_context[port_reserved_reassembly_context_idx];
    return rv;
}


/* AUTO-GENERATED - DO NOT MODIFY */
int sw_state_dpp_soc_arad_tm_arad_egr_ports_port_priority_cal_set(int _unit, int port_priority_cal_idx, CONST ARAD_SW_DB_DEV_EGR_PORT_PRIORITY *port_priority_cal){
    int rv = _SHR_E_NONE;
    SW_STATE_IS_WARM_BOOT_CHECK();
    sal_memcpy(&(sw_state[_unit]->dpp.soc.arad.tm->arad_egr_ports->port_priority_cal[port_priority_cal_idx]), port_priority_cal, sizeof(ARAD_SW_DB_DEV_EGR_PORT_PRIORITY));
    return rv;
}


/* AUTO-GENERATED - DO NOT MODIFY */
int sw_state_dpp_soc_arad_tm_arad_egr_ports_port_priority_cal_get(int _unit, int port_priority_cal_idx, ARAD_SW_DB_DEV_EGR_PORT_PRIORITY *port_priority_cal){
    int rv = _SHR_E_NONE;
    *port_priority_cal = sw_state[_unit]->dpp.soc.arad.tm->arad_egr_ports->port_priority_cal[port_priority_cal_idx];
    return rv;
}


/* AUTO-GENERATED - DO NOT MODIFY */
int sw_state_dpp_soc_arad_tm_arad_egr_ports_port_priority_cal_queue_rate_set(int _unit, int port_priority_cal_idx, int queue_rate_idx, CONST ARAD_SW_DB_DEV_RATE *queue_rate){
    int rv = _SHR_E_NONE;
    SW_STATE_IS_WARM_BOOT_CHECK();
    sal_memcpy(&(sw_state[_unit]->dpp.soc.arad.tm->arad_egr_ports->port_priority_cal[port_priority_cal_idx].queue_rate[queue_rate_idx]), queue_rate, sizeof(ARAD_SW_DB_DEV_RATE));
    return rv;
}


/* AUTO-GENERATED - DO NOT MODIFY */
int sw_state_dpp_soc_arad_tm_arad_egr_ports_port_priority_cal_queue_rate_get(int _unit, int port_priority_cal_idx, int queue_rate_idx, ARAD_SW_DB_DEV_RATE *queue_rate){
    int rv = _SHR_E_NONE;
    *queue_rate = sw_state[_unit]->dpp.soc.arad.tm->arad_egr_ports->port_priority_cal[port_priority_cal_idx].queue_rate[queue_rate_idx];
    return rv;
}


/* AUTO-GENERATED - DO NOT MODIFY */
int sw_state_dpp_soc_arad_tm_arad_egr_ports_port_priority_cal_queue_rate_valid_set(int _unit, int port_priority_cal_idx, int queue_rate_idx, uint8 valid){
    int rv = _SHR_E_NONE;
    SW_STATE_IS_WARM_BOOT_CHECK();
    sw_state[_unit]->dpp.soc.arad.tm->arad_egr_ports->port_priority_cal[port_priority_cal_idx].queue_rate[queue_rate_idx].valid = valid;
    return rv;
}


/* AUTO-GENERATED - DO NOT MODIFY */
int sw_state_dpp_soc_arad_tm_arad_egr_ports_port_priority_cal_queue_rate_valid_get(int _unit, int port_priority_cal_idx, int queue_rate_idx, uint8 *valid){
    int rv = _SHR_E_NONE;
    *valid = sw_state[_unit]->dpp.soc.arad.tm->arad_egr_ports->port_priority_cal[port_priority_cal_idx].queue_rate[queue_rate_idx].valid;
    return rv;
}


/* AUTO-GENERATED - DO NOT MODIFY */
int sw_state_dpp_soc_arad_tm_arad_egr_ports_port_priority_cal_queue_rate_egq_rates_set(int _unit, int port_priority_cal_idx, int queue_rate_idx, uint32 egq_rates){
    int rv = _SHR_E_NONE;
    SW_STATE_IS_WARM_BOOT_CHECK();
    sw_state[_unit]->dpp.soc.arad.tm->arad_egr_ports->port_priority_cal[port_priority_cal_idx].queue_rate[queue_rate_idx].egq_rates = egq_rates;
    return rv;
}


/* AUTO-GENERATED - DO NOT MODIFY */
int sw_state_dpp_soc_arad_tm_arad_egr_ports_port_priority_cal_queue_rate_egq_rates_get(int _unit, int port_priority_cal_idx, int queue_rate_idx, uint32 *egq_rates){
    int rv = _SHR_E_NONE;
    *egq_rates = sw_state[_unit]->dpp.soc.arad.tm->arad_egr_ports->port_priority_cal[port_priority_cal_idx].queue_rate[queue_rate_idx].egq_rates;
    return rv;
}


/* AUTO-GENERATED - DO NOT MODIFY */
int sw_state_dpp_soc_arad_tm_arad_egr_ports_port_priority_cal_queue_rate_egq_bursts_set(int _unit, int port_priority_cal_idx, int queue_rate_idx, uint32 egq_bursts){
    int rv = _SHR_E_NONE;
    SW_STATE_IS_WARM_BOOT_CHECK();
    sw_state[_unit]->dpp.soc.arad.tm->arad_egr_ports->port_priority_cal[port_priority_cal_idx].queue_rate[queue_rate_idx].egq_bursts = egq_bursts;
    return rv;
}


/* AUTO-GENERATED - DO NOT MODIFY */
int sw_state_dpp_soc_arad_tm_arad_egr_ports_port_priority_cal_queue_rate_egq_bursts_get(int _unit, int port_priority_cal_idx, int queue_rate_idx, uint32 *egq_bursts){
    int rv = _SHR_E_NONE;
    *egq_bursts = sw_state[_unit]->dpp.soc.arad.tm->arad_egr_ports->port_priority_cal[port_priority_cal_idx].queue_rate[queue_rate_idx].egq_bursts;
    return rv;
}


/* AUTO-GENERATED - DO NOT MODIFY */
int sw_state_dpp_soc_arad_tm_arad_egr_ports_tcg_cal_set(int _unit, int tcg_cal_idx, CONST ARAD_SW_DB_DEV_EGR_TCG *tcg_cal){
    int rv = _SHR_E_NONE;
    SW_STATE_IS_WARM_BOOT_CHECK();
    sal_memcpy(&(sw_state[_unit]->dpp.soc.arad.tm->arad_egr_ports->tcg_cal[tcg_cal_idx]), tcg_cal, sizeof(ARAD_SW_DB_DEV_EGR_TCG));
    return rv;
}


/* AUTO-GENERATED - DO NOT MODIFY */
int sw_state_dpp_soc_arad_tm_arad_egr_ports_tcg_cal_get(int _unit, int tcg_cal_idx, ARAD_SW_DB_DEV_EGR_TCG *tcg_cal){
    int rv = _SHR_E_NONE;
    *tcg_cal = sw_state[_unit]->dpp.soc.arad.tm->arad_egr_ports->tcg_cal[tcg_cal_idx];
    return rv;
}


/* AUTO-GENERATED - DO NOT MODIFY */
int sw_state_dpp_soc_arad_tm_arad_egr_ports_tcg_cal_tcg_rate_set(int _unit, int tcg_cal_idx, int tcg_rate_idx_0, int tcg_rate_idx_1, CONST ARAD_SW_DB_DEV_RATE *tcg_rate){
    int rv = _SHR_E_NONE;
    SW_STATE_IS_WARM_BOOT_CHECK();
    sal_memcpy(&(sw_state[_unit]->dpp.soc.arad.tm->arad_egr_ports->tcg_cal[tcg_cal_idx].tcg_rate[tcg_rate_idx_0][tcg_rate_idx_1]), tcg_rate, sizeof(ARAD_SW_DB_DEV_RATE));
    return rv;
}


/* AUTO-GENERATED - DO NOT MODIFY */
int sw_state_dpp_soc_arad_tm_arad_egr_ports_tcg_cal_tcg_rate_get(int _unit, int tcg_cal_idx, int tcg_rate_idx_0, int tcg_rate_idx_1, ARAD_SW_DB_DEV_RATE *tcg_rate){
    int rv = _SHR_E_NONE;
    *tcg_rate = sw_state[_unit]->dpp.soc.arad.tm->arad_egr_ports->tcg_cal[tcg_cal_idx].tcg_rate[tcg_rate_idx_0][tcg_rate_idx_1];
    return rv;
}


/* AUTO-GENERATED - DO NOT MODIFY */
int sw_state_dpp_soc_arad_tm_arad_egr_ports_tcg_cal_tcg_rate_valid_set(int _unit, int tcg_cal_idx, int tcg_rate_idx_0, int tcg_rate_idx_1, uint8 valid){
    int rv = _SHR_E_NONE;
    SW_STATE_IS_WARM_BOOT_CHECK();
    sw_state[_unit]->dpp.soc.arad.tm->arad_egr_ports->tcg_cal[tcg_cal_idx].tcg_rate[tcg_rate_idx_0][tcg_rate_idx_1].valid = valid;
    return rv;
}


/* AUTO-GENERATED - DO NOT MODIFY */
int sw_state_dpp_soc_arad_tm_arad_egr_ports_tcg_cal_tcg_rate_valid_get(int _unit, int tcg_cal_idx, int tcg_rate_idx_0, int tcg_rate_idx_1, uint8 *valid){
    int rv = _SHR_E_NONE;
    *valid = sw_state[_unit]->dpp.soc.arad.tm->arad_egr_ports->tcg_cal[tcg_cal_idx].tcg_rate[tcg_rate_idx_0][tcg_rate_idx_1].valid;
    return rv;
}


/* AUTO-GENERATED - DO NOT MODIFY */
int sw_state_dpp_soc_arad_tm_arad_egr_ports_tcg_cal_tcg_rate_egq_rates_set(int _unit, int tcg_cal_idx, int tcg_rate_idx_0, int tcg_rate_idx_1, uint32 egq_rates){
    int rv = _SHR_E_NONE;
    SW_STATE_IS_WARM_BOOT_CHECK();
    sw_state[_unit]->dpp.soc.arad.tm->arad_egr_ports->tcg_cal[tcg_cal_idx].tcg_rate[tcg_rate_idx_0][tcg_rate_idx_1].egq_rates = egq_rates;
    return rv;
}


/* AUTO-GENERATED - DO NOT MODIFY */
int sw_state_dpp_soc_arad_tm_arad_egr_ports_tcg_cal_tcg_rate_egq_rates_get(int _unit, int tcg_cal_idx, int tcg_rate_idx_0, int tcg_rate_idx_1, uint32 *egq_rates){
    int rv = _SHR_E_NONE;
    *egq_rates = sw_state[_unit]->dpp.soc.arad.tm->arad_egr_ports->tcg_cal[tcg_cal_idx].tcg_rate[tcg_rate_idx_0][tcg_rate_idx_1].egq_rates;
    return rv;
}


/* AUTO-GENERATED - DO NOT MODIFY */
int sw_state_dpp_soc_arad_tm_arad_egr_ports_tcg_cal_tcg_rate_egq_bursts_set(int _unit, int tcg_cal_idx, int tcg_rate_idx_0, int tcg_rate_idx_1, uint32 egq_bursts){
    int rv = _SHR_E_NONE;
    SW_STATE_IS_WARM_BOOT_CHECK();
    sw_state[_unit]->dpp.soc.arad.tm->arad_egr_ports->tcg_cal[tcg_cal_idx].tcg_rate[tcg_rate_idx_0][tcg_rate_idx_1].egq_bursts = egq_bursts;
    return rv;
}


/* AUTO-GENERATED - DO NOT MODIFY */
int sw_state_dpp_soc_arad_tm_arad_egr_ports_tcg_cal_tcg_rate_egq_bursts_get(int _unit, int tcg_cal_idx, int tcg_rate_idx_0, int tcg_rate_idx_1, uint32 *egq_bursts){
    int rv = _SHR_E_NONE;
    *egq_bursts = sw_state[_unit]->dpp.soc.arad.tm->arad_egr_ports->tcg_cal[tcg_cal_idx].tcg_rate[tcg_rate_idx_0][tcg_rate_idx_1].egq_bursts;
    return rv;
}


/* AUTO-GENERATED - DO NOT MODIFY */
int sw_state_dpp_soc_arad_tm_arad_egr_ports_rates_set(int _unit, int rates_idx_0, int rates_idx_1, CONST ARAD_SW_DB_DEV_EGR_RATE *rates){
    int rv = _SHR_E_NONE;
    SW_STATE_IS_WARM_BOOT_CHECK();
    sal_memcpy(&(sw_state[_unit]->dpp.soc.arad.tm->arad_egr_ports->rates[rates_idx_0][rates_idx_1]), rates, sizeof(ARAD_SW_DB_DEV_EGR_RATE));
    return rv;
}


/* AUTO-GENERATED - DO NOT MODIFY */
int sw_state_dpp_soc_arad_tm_arad_egr_ports_rates_get(int _unit, int rates_idx_0, int rates_idx_1, ARAD_SW_DB_DEV_EGR_RATE *rates){
    int rv = _SHR_E_NONE;
    *rates = sw_state[_unit]->dpp.soc.arad.tm->arad_egr_ports->rates[rates_idx_0][rates_idx_1];
    return rv;
}


/* AUTO-GENERATED - DO NOT MODIFY */
int sw_state_dpp_soc_arad_tm_arad_egr_ports_rates_valid_set(int _unit, int rates_idx_0, int rates_idx_1, uint8 valid){
    int rv = _SHR_E_NONE;
    SW_STATE_IS_WARM_BOOT_CHECK();
    sw_state[_unit]->dpp.soc.arad.tm->arad_egr_ports->rates[rates_idx_0][rates_idx_1].valid = valid;
    return rv;
}


/* AUTO-GENERATED - DO NOT MODIFY */
int sw_state_dpp_soc_arad_tm_arad_egr_ports_rates_valid_get(int _unit, int rates_idx_0, int rates_idx_1, uint8 *valid){
    int rv = _SHR_E_NONE;
    *valid = sw_state[_unit]->dpp.soc.arad.tm->arad_egr_ports->rates[rates_idx_0][rates_idx_1].valid;
    return rv;
}


/* AUTO-GENERATED - DO NOT MODIFY */
int sw_state_dpp_soc_arad_tm_arad_egr_ports_rates_sch_rates_set(int _unit, int rates_idx_0, int rates_idx_1, uint32 sch_rates){
    int rv = _SHR_E_NONE;
    SW_STATE_IS_WARM_BOOT_CHECK();
    sw_state[_unit]->dpp.soc.arad.tm->arad_egr_ports->rates[rates_idx_0][rates_idx_1].sch_rates = sch_rates;
    return rv;
}


/* AUTO-GENERATED - DO NOT MODIFY */
int sw_state_dpp_soc_arad_tm_arad_egr_ports_rates_sch_rates_get(int _unit, int rates_idx_0, int rates_idx_1, uint32 *sch_rates){
    int rv = _SHR_E_NONE;
    *sch_rates = sw_state[_unit]->dpp.soc.arad.tm->arad_egr_ports->rates[rates_idx_0][rates_idx_1].sch_rates;
    return rv;
}


/* AUTO-GENERATED - DO NOT MODIFY */
int sw_state_dpp_soc_arad_tm_arad_egr_ports_rates_egq_rates_set(int _unit, int rates_idx_0, int rates_idx_1, uint32 egq_rates){
    int rv = _SHR_E_NONE;
    SW_STATE_IS_WARM_BOOT_CHECK();
    sw_state[_unit]->dpp.soc.arad.tm->arad_egr_ports->rates[rates_idx_0][rates_idx_1].egq_rates = egq_rates;
    return rv;
}


/* AUTO-GENERATED - DO NOT MODIFY */
int sw_state_dpp_soc_arad_tm_arad_egr_ports_rates_egq_rates_get(int _unit, int rates_idx_0, int rates_idx_1, uint32 *egq_rates){
    int rv = _SHR_E_NONE;
    *egq_rates = sw_state[_unit]->dpp.soc.arad.tm->arad_egr_ports->rates[rates_idx_0][rates_idx_1].egq_rates;
    return rv;
}


/* AUTO-GENERATED - DO NOT MODIFY */
int sw_state_dpp_soc_arad_tm_arad_egr_ports_rates_egq_bursts_set(int _unit, int rates_idx_0, int rates_idx_1, uint32 egq_bursts){
    int rv = _SHR_E_NONE;
    SW_STATE_IS_WARM_BOOT_CHECK();
    sw_state[_unit]->dpp.soc.arad.tm->arad_egr_ports->rates[rates_idx_0][rates_idx_1].egq_bursts = egq_bursts;
    return rv;
}


/* AUTO-GENERATED - DO NOT MODIFY */
int sw_state_dpp_soc_arad_tm_arad_egr_ports_rates_egq_bursts_get(int _unit, int rates_idx_0, int rates_idx_1, uint32 *egq_bursts){
    int rv = _SHR_E_NONE;
    *egq_bursts = sw_state[_unit]->dpp.soc.arad.tm->arad_egr_ports->rates[rates_idx_0][rates_idx_1].egq_bursts;
    return rv;
}


/* AUTO-GENERATED - DO NOT MODIFY */
int sw_state_dpp_soc_arad_tm_arad_egr_ports_port_priority_set(int _unit, int port_priority_idx_0, int port_priority_idx_1, CONST ARAD_SW_DB_DEV_EGR_SCH_PORT_PRIORITY_SHAPER *port_priority){
    int rv = _SHR_E_NONE;
    SW_STATE_IS_WARM_BOOT_CHECK();
    sal_memcpy(&(sw_state[_unit]->dpp.soc.arad.tm->arad_egr_ports->port_priority[port_priority_idx_0][port_priority_idx_1]), port_priority, sizeof(ARAD_SW_DB_DEV_EGR_SCH_PORT_PRIORITY_SHAPER));
    return rv;
}


/* AUTO-GENERATED - DO NOT MODIFY */
int sw_state_dpp_soc_arad_tm_arad_egr_ports_port_priority_get(int _unit, int port_priority_idx_0, int port_priority_idx_1, ARAD_SW_DB_DEV_EGR_SCH_PORT_PRIORITY_SHAPER *port_priority){
    int rv = _SHR_E_NONE;
    *port_priority = sw_state[_unit]->dpp.soc.arad.tm->arad_egr_ports->port_priority[port_priority_idx_0][port_priority_idx_1];
    return rv;
}


/* AUTO-GENERATED - DO NOT MODIFY */
int sw_state_dpp_soc_arad_tm_arad_egr_ports_port_priority_priority_shaper_rate_set(int _unit, int port_priority_idx_0, int port_priority_idx_1, int priority_shaper_rate){
    int rv = _SHR_E_NONE;
    SW_STATE_IS_WARM_BOOT_CHECK();
    sw_state[_unit]->dpp.soc.arad.tm->arad_egr_ports->port_priority[port_priority_idx_0][port_priority_idx_1].priority_shaper_rate = priority_shaper_rate;
    return rv;
}


/* AUTO-GENERATED - DO NOT MODIFY */
int sw_state_dpp_soc_arad_tm_arad_egr_ports_port_priority_priority_shaper_rate_get(int _unit, int port_priority_idx_0, int port_priority_idx_1, int *priority_shaper_rate){
    int rv = _SHR_E_NONE;
    *priority_shaper_rate = sw_state[_unit]->dpp.soc.arad.tm->arad_egr_ports->port_priority[port_priority_idx_0][port_priority_idx_1].priority_shaper_rate;
    return rv;
}


/* AUTO-GENERATED - DO NOT MODIFY */
int sw_state_dpp_soc_arad_tm_arad_egr_ports_port_priority_valid_set(int _unit, int port_priority_idx_0, int port_priority_idx_1, uint8 valid){
    int rv = _SHR_E_NONE;
    SW_STATE_IS_WARM_BOOT_CHECK();
    sw_state[_unit]->dpp.soc.arad.tm->arad_egr_ports->port_priority[port_priority_idx_0][port_priority_idx_1].valid = valid;
    return rv;
}


/* AUTO-GENERATED - DO NOT MODIFY */
int sw_state_dpp_soc_arad_tm_arad_egr_ports_port_priority_valid_get(int _unit, int port_priority_idx_0, int port_priority_idx_1, uint8 *valid){
    int rv = _SHR_E_NONE;
    *valid = sw_state[_unit]->dpp.soc.arad.tm->arad_egr_ports->port_priority[port_priority_idx_0][port_priority_idx_1].valid;
    return rv;
}


/* AUTO-GENERATED - DO NOT MODIFY */
int sw_state_dpp_soc_arad_tm_arad_egr_ports_chan_arb_set(int _unit, int chan_arb_idx_0, int chan_arb_idx_1, CONST ARAD_SW_DB_DEV_EGR_CHAN_ARB *chan_arb){
    int rv = _SHR_E_NONE;
    SW_STATE_IS_WARM_BOOT_CHECK();
    sal_memcpy(&(sw_state[_unit]->dpp.soc.arad.tm->arad_egr_ports->chan_arb[chan_arb_idx_0][chan_arb_idx_1]), chan_arb, sizeof(ARAD_SW_DB_DEV_EGR_CHAN_ARB));
    return rv;
}


/* AUTO-GENERATED - DO NOT MODIFY */
int sw_state_dpp_soc_arad_tm_arad_egr_ports_chan_arb_get(int _unit, int chan_arb_idx_0, int chan_arb_idx_1, ARAD_SW_DB_DEV_EGR_CHAN_ARB *chan_arb){
    int rv = _SHR_E_NONE;
    *chan_arb = sw_state[_unit]->dpp.soc.arad.tm->arad_egr_ports->chan_arb[chan_arb_idx_0][chan_arb_idx_1];
    return rv;
}


/* AUTO-GENERATED - DO NOT MODIFY */
int sw_state_dpp_soc_arad_tm_arad_egr_ports_chan_arb_nof_calcal_instances_set(int _unit, int chan_arb_idx_0, int chan_arb_idx_1, uint32 nof_calcal_instances){
    int rv = _SHR_E_NONE;
    SW_STATE_IS_WARM_BOOT_CHECK();
    sw_state[_unit]->dpp.soc.arad.tm->arad_egr_ports->chan_arb[chan_arb_idx_0][chan_arb_idx_1].nof_calcal_instances = nof_calcal_instances;
    return rv;
}


/* AUTO-GENERATED - DO NOT MODIFY */
int sw_state_dpp_soc_arad_tm_arad_egr_ports_chan_arb_nof_calcal_instances_get(int _unit, int chan_arb_idx_0, int chan_arb_idx_1, uint32 *nof_calcal_instances){
    int rv = _SHR_E_NONE;
    *nof_calcal_instances = sw_state[_unit]->dpp.soc.arad.tm->arad_egr_ports->chan_arb[chan_arb_idx_0][chan_arb_idx_1].nof_calcal_instances;
    return rv;
}


/* AUTO-GENERATED - DO NOT MODIFY */
int sw_state_dpp_soc_arad_tm_arad_egr_ports_calcal_length_set(int _unit, int calcal_length_idx, uint32 calcal_length){
    int rv = _SHR_E_NONE;
    SW_STATE_IS_WARM_BOOT_CHECK();
    sw_state[_unit]->dpp.soc.arad.tm->arad_egr_ports->calcal_length[calcal_length_idx] = calcal_length;
    return rv;
}


/* AUTO-GENERATED - DO NOT MODIFY */
int sw_state_dpp_soc_arad_tm_arad_egr_ports_calcal_length_get(int _unit, int calcal_length_idx, uint32 *calcal_length){
    int rv = _SHR_E_NONE;
    *calcal_length = sw_state[_unit]->dpp.soc.arad.tm->arad_egr_ports->calcal_length[calcal_length_idx];
    return rv;
}


/* AUTO-GENERATED - DO NOT MODIFY */
int sw_state_dpp_soc_arad_tm_arad_egr_ports_egq_tcg_qpair_shaper_enable_set(int _unit, uint8 egq_tcg_qpair_shaper_enable){
    int rv = _SHR_E_NONE;
    SW_STATE_IS_WARM_BOOT_CHECK();
    sw_state[_unit]->dpp.soc.arad.tm->arad_egr_ports->egq_tcg_qpair_shaper_enable = egq_tcg_qpair_shaper_enable;
    return rv;
}


/* AUTO-GENERATED - DO NOT MODIFY */
int sw_state_dpp_soc_arad_tm_arad_egr_ports_egq_tcg_qpair_shaper_enable_get(int _unit, uint8 *egq_tcg_qpair_shaper_enable){
    int rv = _SHR_E_NONE;
    *egq_tcg_qpair_shaper_enable = sw_state[_unit]->dpp.soc.arad.tm->arad_egr_ports->egq_tcg_qpair_shaper_enable;
    return rv;
}


/* AUTO-GENERATED - DO NOT MODIFY */
int sw_state_dpp_soc_arad_tm_arad_egr_ports_erp_interface_id_set(int _unit, int erp_interface_id_idx, ARAD_INTERFACE_ID erp_interface_id){
    int rv = _SHR_E_NONE;
    SW_STATE_IS_WARM_BOOT_CHECK();
    sw_state[_unit]->dpp.soc.arad.tm->arad_egr_ports->erp_interface_id[erp_interface_id_idx] = erp_interface_id;
    return rv;
}


/* AUTO-GENERATED - DO NOT MODIFY */
int sw_state_dpp_soc_arad_tm_arad_egr_ports_erp_interface_id_get(int _unit, int erp_interface_id_idx, ARAD_INTERFACE_ID *erp_interface_id){
    int rv = _SHR_E_NONE;
    *erp_interface_id = sw_state[_unit]->dpp.soc.arad.tm->arad_egr_ports->erp_interface_id[erp_interface_id_idx];
    return rv;
}


/* AUTO-GENERATED - DO NOT MODIFY */
int sw_state_dpp_soc_arad_tm_arad_egr_ports_ports_prog_editor_profile_set(int _unit, int ports_prog_editor_profile_idx, ARAD_EGR_PROG_TM_PORT_PROFILE ports_prog_editor_profile){
    int rv = _SHR_E_NONE;
    SW_STATE_IS_WARM_BOOT_CHECK();
    sw_state[_unit]->dpp.soc.arad.tm->arad_egr_ports->ports_prog_editor_profile[ports_prog_editor_profile_idx] = ports_prog_editor_profile;
    return rv;
}


/* AUTO-GENERATED - DO NOT MODIFY */
int sw_state_dpp_soc_arad_tm_arad_egr_ports_ports_prog_editor_profile_get(int _unit, int ports_prog_editor_profile_idx, ARAD_EGR_PROG_TM_PORT_PROFILE *ports_prog_editor_profile){
    int rv = _SHR_E_NONE;
    *ports_prog_editor_profile = sw_state[_unit]->dpp.soc.arad.tm->arad_egr_ports->ports_prog_editor_profile[ports_prog_editor_profile_idx];
    return rv;
}


/* AUTO-GENERATED - DO NOT MODIFY */
int sw_state_dpp_soc_arad_tm_arad_egr_ports_tcg_shaper_set(int _unit, int tcg_shaper_idx_0, int tcg_shaper_idx_1, CONST ARAD_SW_DB_DEV_EGR_SCH_TCG_SHAPER *tcg_shaper){
    int rv = _SHR_E_NONE;
    SW_STATE_IS_WARM_BOOT_CHECK();
    sal_memcpy(&(sw_state[_unit]->dpp.soc.arad.tm->arad_egr_ports->tcg_shaper[tcg_shaper_idx_0][tcg_shaper_idx_1]), tcg_shaper, sizeof(ARAD_SW_DB_DEV_EGR_SCH_TCG_SHAPER));
    return rv;
}


/* AUTO-GENERATED - DO NOT MODIFY */
int sw_state_dpp_soc_arad_tm_arad_egr_ports_tcg_shaper_get(int _unit, int tcg_shaper_idx_0, int tcg_shaper_idx_1, ARAD_SW_DB_DEV_EGR_SCH_TCG_SHAPER *tcg_shaper){
    int rv = _SHR_E_NONE;
    *tcg_shaper = sw_state[_unit]->dpp.soc.arad.tm->arad_egr_ports->tcg_shaper[tcg_shaper_idx_0][tcg_shaper_idx_1];
    return rv;
}


/* AUTO-GENERATED - DO NOT MODIFY */
int sw_state_dpp_soc_arad_tm_arad_egr_ports_tcg_shaper_tcg_shaper_rate_set(int _unit, int tcg_shaper_idx_0, int tcg_shaper_idx_1, int tcg_shaper_rate){
    int rv = _SHR_E_NONE;
    SW_STATE_IS_WARM_BOOT_CHECK();
    sw_state[_unit]->dpp.soc.arad.tm->arad_egr_ports->tcg_shaper[tcg_shaper_idx_0][tcg_shaper_idx_1].tcg_shaper_rate = tcg_shaper_rate;
    return rv;
}


/* AUTO-GENERATED - DO NOT MODIFY */
int sw_state_dpp_soc_arad_tm_arad_egr_ports_tcg_shaper_tcg_shaper_rate_get(int _unit, int tcg_shaper_idx_0, int tcg_shaper_idx_1, int *tcg_shaper_rate){
    int rv = _SHR_E_NONE;
    *tcg_shaper_rate = sw_state[_unit]->dpp.soc.arad.tm->arad_egr_ports->tcg_shaper[tcg_shaper_idx_0][tcg_shaper_idx_1].tcg_shaper_rate;
    return rv;
}


/* AUTO-GENERATED - DO NOT MODIFY */
int sw_state_dpp_soc_arad_tm_arad_egr_ports_tcg_shaper_valid_set(int _unit, int tcg_shaper_idx_0, int tcg_shaper_idx_1, uint8 valid){
    int rv = _SHR_E_NONE;
    SW_STATE_IS_WARM_BOOT_CHECK();
    sw_state[_unit]->dpp.soc.arad.tm->arad_egr_ports->tcg_shaper[tcg_shaper_idx_0][tcg_shaper_idx_1].valid = valid;
    return rv;
}


/* AUTO-GENERATED - DO NOT MODIFY */
int sw_state_dpp_soc_arad_tm_arad_egr_ports_tcg_shaper_valid_get(int _unit, int tcg_shaper_idx_0, int tcg_shaper_idx_1, uint8 *valid){
    int rv = _SHR_E_NONE;
    *valid = sw_state[_unit]->dpp.soc.arad.tm->arad_egr_ports->tcg_shaper[tcg_shaper_idx_0][tcg_shaper_idx_1].valid;
    return rv;
}



int
sw_state_dpp_soc_arad_tm_arad_egr_ports_access_cb_init(int _unit){
    sw_state_access[_unit].dpp.soc.arad.tm.arad_egr_ports.set = sw_state_dpp_soc_arad_tm_arad_egr_ports_set;
    sw_state_access[_unit].dpp.soc.arad.tm.arad_egr_ports.get = sw_state_dpp_soc_arad_tm_arad_egr_ports_get;
    sw_state_access[_unit].dpp.soc.arad.tm.arad_egr_ports.alloc = sw_state_dpp_soc_arad_tm_arad_egr_ports_alloc;
    sw_state_access[_unit].dpp.soc.arad.tm.arad_egr_ports.is_allocated = sw_state_dpp_soc_arad_tm_arad_egr_ports_is_allocated;
    sw_state_access[_unit].dpp.soc.arad.tm.arad_egr_ports.free = sw_state_dpp_soc_arad_tm_arad_egr_ports_free;
    sw_state_access[_unit].dpp.soc.arad.tm.arad_egr_ports.port_reserved_reassembly_context.set = sw_state_dpp_soc_arad_tm_arad_egr_ports_port_reserved_reassembly_context_set;
    sw_state_access[_unit].dpp.soc.arad.tm.arad_egr_ports.port_reserved_reassembly_context.get = sw_state_dpp_soc_arad_tm_arad_egr_ports_port_reserved_reassembly_context_get;
    sw_state_access[_unit].dpp.soc.arad.tm.arad_egr_ports.port_priority_cal.set = sw_state_dpp_soc_arad_tm_arad_egr_ports_port_priority_cal_set;
    sw_state_access[_unit].dpp.soc.arad.tm.arad_egr_ports.port_priority_cal.get = sw_state_dpp_soc_arad_tm_arad_egr_ports_port_priority_cal_get;
    sw_state_access[_unit].dpp.soc.arad.tm.arad_egr_ports.port_priority_cal.queue_rate.set = sw_state_dpp_soc_arad_tm_arad_egr_ports_port_priority_cal_queue_rate_set;
    sw_state_access[_unit].dpp.soc.arad.tm.arad_egr_ports.port_priority_cal.queue_rate.get = sw_state_dpp_soc_arad_tm_arad_egr_ports_port_priority_cal_queue_rate_get;
    sw_state_access[_unit].dpp.soc.arad.tm.arad_egr_ports.port_priority_cal.queue_rate.valid.set = sw_state_dpp_soc_arad_tm_arad_egr_ports_port_priority_cal_queue_rate_valid_set;
    sw_state_access[_unit].dpp.soc.arad.tm.arad_egr_ports.port_priority_cal.queue_rate.valid.get = sw_state_dpp_soc_arad_tm_arad_egr_ports_port_priority_cal_queue_rate_valid_get;
    sw_state_access[_unit].dpp.soc.arad.tm.arad_egr_ports.port_priority_cal.queue_rate.egq_rates.set = sw_state_dpp_soc_arad_tm_arad_egr_ports_port_priority_cal_queue_rate_egq_rates_set;
    sw_state_access[_unit].dpp.soc.arad.tm.arad_egr_ports.port_priority_cal.queue_rate.egq_rates.get = sw_state_dpp_soc_arad_tm_arad_egr_ports_port_priority_cal_queue_rate_egq_rates_get;
    sw_state_access[_unit].dpp.soc.arad.tm.arad_egr_ports.port_priority_cal.queue_rate.egq_bursts.set = sw_state_dpp_soc_arad_tm_arad_egr_ports_port_priority_cal_queue_rate_egq_bursts_set;
    sw_state_access[_unit].dpp.soc.arad.tm.arad_egr_ports.port_priority_cal.queue_rate.egq_bursts.get = sw_state_dpp_soc_arad_tm_arad_egr_ports_port_priority_cal_queue_rate_egq_bursts_get;
    sw_state_access[_unit].dpp.soc.arad.tm.arad_egr_ports.tcg_cal.set = sw_state_dpp_soc_arad_tm_arad_egr_ports_tcg_cal_set;
    sw_state_access[_unit].dpp.soc.arad.tm.arad_egr_ports.tcg_cal.get = sw_state_dpp_soc_arad_tm_arad_egr_ports_tcg_cal_get;
    sw_state_access[_unit].dpp.soc.arad.tm.arad_egr_ports.tcg_cal.tcg_rate.set = sw_state_dpp_soc_arad_tm_arad_egr_ports_tcg_cal_tcg_rate_set;
    sw_state_access[_unit].dpp.soc.arad.tm.arad_egr_ports.tcg_cal.tcg_rate.get = sw_state_dpp_soc_arad_tm_arad_egr_ports_tcg_cal_tcg_rate_get;
    sw_state_access[_unit].dpp.soc.arad.tm.arad_egr_ports.tcg_cal.tcg_rate.valid.set = sw_state_dpp_soc_arad_tm_arad_egr_ports_tcg_cal_tcg_rate_valid_set;
    sw_state_access[_unit].dpp.soc.arad.tm.arad_egr_ports.tcg_cal.tcg_rate.valid.get = sw_state_dpp_soc_arad_tm_arad_egr_ports_tcg_cal_tcg_rate_valid_get;
    sw_state_access[_unit].dpp.soc.arad.tm.arad_egr_ports.tcg_cal.tcg_rate.egq_rates.set = sw_state_dpp_soc_arad_tm_arad_egr_ports_tcg_cal_tcg_rate_egq_rates_set;
    sw_state_access[_unit].dpp.soc.arad.tm.arad_egr_ports.tcg_cal.tcg_rate.egq_rates.get = sw_state_dpp_soc_arad_tm_arad_egr_ports_tcg_cal_tcg_rate_egq_rates_get;
    sw_state_access[_unit].dpp.soc.arad.tm.arad_egr_ports.tcg_cal.tcg_rate.egq_bursts.set = sw_state_dpp_soc_arad_tm_arad_egr_ports_tcg_cal_tcg_rate_egq_bursts_set;
    sw_state_access[_unit].dpp.soc.arad.tm.arad_egr_ports.tcg_cal.tcg_rate.egq_bursts.get = sw_state_dpp_soc_arad_tm_arad_egr_ports_tcg_cal_tcg_rate_egq_bursts_get;
    sw_state_access[_unit].dpp.soc.arad.tm.arad_egr_ports.rates.set = sw_state_dpp_soc_arad_tm_arad_egr_ports_rates_set;
    sw_state_access[_unit].dpp.soc.arad.tm.arad_egr_ports.rates.get = sw_state_dpp_soc_arad_tm_arad_egr_ports_rates_get;
    sw_state_access[_unit].dpp.soc.arad.tm.arad_egr_ports.rates.valid.set = sw_state_dpp_soc_arad_tm_arad_egr_ports_rates_valid_set;
    sw_state_access[_unit].dpp.soc.arad.tm.arad_egr_ports.rates.valid.get = sw_state_dpp_soc_arad_tm_arad_egr_ports_rates_valid_get;
    sw_state_access[_unit].dpp.soc.arad.tm.arad_egr_ports.rates.sch_rates.set = sw_state_dpp_soc_arad_tm_arad_egr_ports_rates_sch_rates_set;
    sw_state_access[_unit].dpp.soc.arad.tm.arad_egr_ports.rates.sch_rates.get = sw_state_dpp_soc_arad_tm_arad_egr_ports_rates_sch_rates_get;
    sw_state_access[_unit].dpp.soc.arad.tm.arad_egr_ports.rates.egq_rates.set = sw_state_dpp_soc_arad_tm_arad_egr_ports_rates_egq_rates_set;
    sw_state_access[_unit].dpp.soc.arad.tm.arad_egr_ports.rates.egq_rates.get = sw_state_dpp_soc_arad_tm_arad_egr_ports_rates_egq_rates_get;
    sw_state_access[_unit].dpp.soc.arad.tm.arad_egr_ports.rates.egq_bursts.set = sw_state_dpp_soc_arad_tm_arad_egr_ports_rates_egq_bursts_set;
    sw_state_access[_unit].dpp.soc.arad.tm.arad_egr_ports.rates.egq_bursts.get = sw_state_dpp_soc_arad_tm_arad_egr_ports_rates_egq_bursts_get;
    sw_state_access[_unit].dpp.soc.arad.tm.arad_egr_ports.port_priority.set = sw_state_dpp_soc_arad_tm_arad_egr_ports_port_priority_set;
    sw_state_access[_unit].dpp.soc.arad.tm.arad_egr_ports.port_priority.get = sw_state_dpp_soc_arad_tm_arad_egr_ports_port_priority_get;
    sw_state_access[_unit].dpp.soc.arad.tm.arad_egr_ports.port_priority.priority_shaper_rate.set = sw_state_dpp_soc_arad_tm_arad_egr_ports_port_priority_priority_shaper_rate_set;
    sw_state_access[_unit].dpp.soc.arad.tm.arad_egr_ports.port_priority.priority_shaper_rate.get = sw_state_dpp_soc_arad_tm_arad_egr_ports_port_priority_priority_shaper_rate_get;
    sw_state_access[_unit].dpp.soc.arad.tm.arad_egr_ports.port_priority.valid.set = sw_state_dpp_soc_arad_tm_arad_egr_ports_port_priority_valid_set;
    sw_state_access[_unit].dpp.soc.arad.tm.arad_egr_ports.port_priority.valid.get = sw_state_dpp_soc_arad_tm_arad_egr_ports_port_priority_valid_get;
    sw_state_access[_unit].dpp.soc.arad.tm.arad_egr_ports.chan_arb.set = sw_state_dpp_soc_arad_tm_arad_egr_ports_chan_arb_set;
    sw_state_access[_unit].dpp.soc.arad.tm.arad_egr_ports.chan_arb.get = sw_state_dpp_soc_arad_tm_arad_egr_ports_chan_arb_get;
    sw_state_access[_unit].dpp.soc.arad.tm.arad_egr_ports.chan_arb.nof_calcal_instances.set = sw_state_dpp_soc_arad_tm_arad_egr_ports_chan_arb_nof_calcal_instances_set;
    sw_state_access[_unit].dpp.soc.arad.tm.arad_egr_ports.chan_arb.nof_calcal_instances.get = sw_state_dpp_soc_arad_tm_arad_egr_ports_chan_arb_nof_calcal_instances_get;
    sw_state_access[_unit].dpp.soc.arad.tm.arad_egr_ports.calcal_length.set = sw_state_dpp_soc_arad_tm_arad_egr_ports_calcal_length_set;
    sw_state_access[_unit].dpp.soc.arad.tm.arad_egr_ports.calcal_length.get = sw_state_dpp_soc_arad_tm_arad_egr_ports_calcal_length_get;
    sw_state_access[_unit].dpp.soc.arad.tm.arad_egr_ports.egq_tcg_qpair_shaper_enable.set = sw_state_dpp_soc_arad_tm_arad_egr_ports_egq_tcg_qpair_shaper_enable_set;
    sw_state_access[_unit].dpp.soc.arad.tm.arad_egr_ports.egq_tcg_qpair_shaper_enable.get = sw_state_dpp_soc_arad_tm_arad_egr_ports_egq_tcg_qpair_shaper_enable_get;
    sw_state_access[_unit].dpp.soc.arad.tm.arad_egr_ports.erp_interface_id.set = sw_state_dpp_soc_arad_tm_arad_egr_ports_erp_interface_id_set;
    sw_state_access[_unit].dpp.soc.arad.tm.arad_egr_ports.erp_interface_id.get = sw_state_dpp_soc_arad_tm_arad_egr_ports_erp_interface_id_get;
    sw_state_access[_unit].dpp.soc.arad.tm.arad_egr_ports.ports_prog_editor_profile.set = sw_state_dpp_soc_arad_tm_arad_egr_ports_ports_prog_editor_profile_set;
    sw_state_access[_unit].dpp.soc.arad.tm.arad_egr_ports.ports_prog_editor_profile.get = sw_state_dpp_soc_arad_tm_arad_egr_ports_ports_prog_editor_profile_get;
    sw_state_access[_unit].dpp.soc.arad.tm.arad_egr_ports.tcg_shaper.set = sw_state_dpp_soc_arad_tm_arad_egr_ports_tcg_shaper_set;
    sw_state_access[_unit].dpp.soc.arad.tm.arad_egr_ports.tcg_shaper.get = sw_state_dpp_soc_arad_tm_arad_egr_ports_tcg_shaper_get;
    sw_state_access[_unit].dpp.soc.arad.tm.arad_egr_ports.tcg_shaper.tcg_shaper_rate.set = sw_state_dpp_soc_arad_tm_arad_egr_ports_tcg_shaper_tcg_shaper_rate_set;
    sw_state_access[_unit].dpp.soc.arad.tm.arad_egr_ports.tcg_shaper.tcg_shaper_rate.get = sw_state_dpp_soc_arad_tm_arad_egr_ports_tcg_shaper_tcg_shaper_rate_get;
    sw_state_access[_unit].dpp.soc.arad.tm.arad_egr_ports.tcg_shaper.valid.set = sw_state_dpp_soc_arad_tm_arad_egr_ports_tcg_shaper_valid_set;
    sw_state_access[_unit].dpp.soc.arad.tm.arad_egr_ports.tcg_shaper.valid.get = sw_state_dpp_soc_arad_tm_arad_egr_ports_tcg_shaper_valid_get;
    return _SHR_E_NONE;
}
