
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003287                       # Number of seconds simulated
sim_ticks                                  3286740624                       # Number of ticks simulated
final_tick                               574789663743                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  65319                       # Simulator instruction rate (inst/s)
host_op_rate                                    85671                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 101876                       # Simulator tick rate (ticks/s)
host_mem_usage                               16897804                       # Number of bytes of host memory used
host_seconds                                 32262.32                       # Real time elapsed on the host
sim_insts                                  2107326512                       # Number of instructions simulated
sim_ops                                    2763930434                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       152448                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        47360                       # Number of bytes read from this memory
system.physmem.bytes_read::total               203904                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4096                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        66944                       # Number of bytes written to this memory
system.physmem.bytes_written::total             66944                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1191                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          370                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1593                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             523                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  523                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       623110                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     46382729                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       623110                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     14409412                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                62038361                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       623110                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       623110                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1246219                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          20367899                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               20367899                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          20367899                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       623110                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     46382729                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       623110                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     14409412                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               82406259                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 7881873                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2874221                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2508757                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       186010                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1418287                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1375801                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          207340                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5836                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3387841                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15983954                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2874221                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1583141                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3292044                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         909068                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        372528                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1670672                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        75262                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7774452                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.368530                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.173710                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4482408     57.66%     57.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          164022      2.11%     59.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          299003      3.85%     63.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          282336      3.63%     67.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          456782      5.88%     73.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          474667      6.11%     79.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          115394      1.48%     80.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           86558      1.11%     81.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1413282     18.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7774452                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.364662                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.027939                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3496695                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       360244                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3183507                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        12685                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        721311                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       315376                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          724                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17885125                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1294                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        721311                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3646564                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         118578                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        41592                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3044745                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       201653                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17395616                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            9                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         69069                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        80839                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     23111150                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     79182962                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     79182962                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14913019                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         8198100                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2053                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1001                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           542734                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2666460                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       580962                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         9592                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       196279                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16449304                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2001                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13841944                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        17767                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5023353                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     13756872                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7774452                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.780440                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.840812                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2711049     34.87%     34.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1447510     18.62%     53.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1256735     16.16%     69.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       774063      9.96%     79.61% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       805727     10.36%     89.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       473347      6.09%     96.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       211520      2.72%     98.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        55996      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        38505      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7774452                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          54683     66.38%     66.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         17565     21.32%     87.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        10131     12.30%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10863922     78.49%     78.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109601      0.79%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1000      0.01%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2372289     17.14%     96.42% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       495132      3.58%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13841944                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.756174                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              82379                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005951                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35558485                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     21474707                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13379683                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13924323                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        34306                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       781506                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           94                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           49                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       142021                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        721311                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          61932                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         5697                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16451308                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        19709                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2666460                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       580962                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1001                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          3167                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           29                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           49                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        98191                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       110660                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       208851                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13575489                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2278541                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       266454                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2761216                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2049152                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            482675                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.722368                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13395272                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13379683                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          8218468                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         20093518                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.697526                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.409011                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11371778                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5079585                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2000                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       186301                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7053141                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.612300                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.310259                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3255385     46.16%     46.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1496202     21.21%     67.37% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       834012     11.82%     79.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       283801      4.02%     83.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       271904      3.86%     87.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       113373      1.61%     88.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       298561      4.23%     92.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        88922      1.26%     94.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       410981      5.83%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7053141                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11371778                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2323892                       # Number of memory references committed
system.switch_cpus0.commit.loads              1884951                       # Number of loads committed
system.switch_cpus0.commit.membars               1000                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779029                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9931216                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154874                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       410981                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            23093523                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           33624697                       # The number of ROB writes
system.switch_cpus0.timesIdled                   2693                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 107421                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11371778                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.788187                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.788187                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.268734                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.268734                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62771957                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17551099                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18409001                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2000                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 7881873                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2976492                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2430610                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       199886                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1239593                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1171406                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          306139                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8778                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3077234                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              16157232                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2976492                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1477545                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3501120                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1039295                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        438730                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           14                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1497967                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        77014                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      7854874                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.542928                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.340038                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4353754     55.43%     55.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          284701      3.62%     59.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          432530      5.51%     64.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          297707      3.79%     68.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          209488      2.67%     71.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          203322      2.59%     73.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          123486      1.57%     75.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          263067      3.35%     78.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1686819     21.47%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      7854874                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.377638                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.049923                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3166393                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       460285                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3341850                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        48760                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        837573                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       498904                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          302                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19338346                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1202                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        837573                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3344659                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          46741                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       157771                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3208801                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       259318                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18757062                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents        107879                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        88419                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     26320135                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     87297863                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     87297863                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16155242                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10164808                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3342                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1609                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           774317                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1717913                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       876146                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        10265                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       206384                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17470184                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3213                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13945066                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        27871                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5847003                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     17869022                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            5                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      7854874                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.775339                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.921871                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2811358     35.79%     35.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1591249     20.26%     56.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1103423     14.05%     70.10% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       750253      9.55%     79.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       771031      9.82%     89.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       364090      4.64%     94.10% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       326837      4.16%     98.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        62448      0.80%     99.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        74185      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      7854874                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          75527     70.53%     70.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     70.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     70.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     70.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     70.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     70.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     70.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     70.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     70.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     70.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     70.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     70.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     70.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     70.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     70.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     70.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     70.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     70.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     70.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     70.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     70.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     70.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     70.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     70.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     70.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     70.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     70.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     70.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         15067     14.07%     84.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        16495     15.40%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11662501     83.63%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       175915      1.26%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1605      0.01%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1370251      9.83%     94.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       734794      5.27%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13945066                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.769258                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             107089                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007679                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     35879962                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23320435                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13556368                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14052155                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        43863                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       668116                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          584                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           35                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       208469                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        837573                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          24278                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         4715                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17473399                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        63516                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1717913                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       876146                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1609                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          4015                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           35                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       120924                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       109504                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       230428                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13687049                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1280876                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       258013                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1996971                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1945435                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            716095                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.736522                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13562304                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13556368                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8778833                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         24936755                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.719942                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.352044                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9392873                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11578177                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5895190                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3208                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       201293                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7017301                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.649947                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.176788                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2682384     38.23%     38.23% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2012112     28.67%     66.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       762409     10.86%     77.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       426326      6.08%     83.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       355604      5.07%     88.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       159772      2.28%     91.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       151766      2.16%     93.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       105027      1.50%     94.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       361901      5.16%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7017301                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9392873                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11578177                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1717464                       # Number of memory references committed
system.switch_cpus1.commit.loads              1049790                       # Number of loads committed
system.switch_cpus1.commit.membars               1604                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1679806                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10423431                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       239491                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       361901                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            24128767                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           35784923                       # The number of ROB writes
system.switch_cpus1.timesIdled                   1625                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  26999                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9392873                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11578177                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9392873                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.839133                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.839133                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.191706                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.191706                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        61471750                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18856891                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       17783580                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3208                       # number of misc regfile writes
system.l2.replacements                           1593                       # number of replacements
system.l2.tagsinuse                             32768                       # Cycle average of tags in use
system.l2.total_refs                           455953                       # Total number of references to valid blocks.
system.l2.sampled_refs                          34361                       # Sample count of references to valid blocks.
system.l2.avg_refs                          13.269492                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          2328.547527                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     15.492067                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    618.212488                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     15.646700                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    180.338665                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          20632.429743                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           8977.332810                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.071062                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000473                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.018866                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000477                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.005503                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.629652                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.273966                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data         3851                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         2752                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    6603                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             2109                       # number of Writeback hits
system.l2.Writeback_hits::total                  2109                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data         3851                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         2752                       # number of demand (read+write) hits
system.l2.demand_hits::total                     6603                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data         3851                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         2752                       # number of overall hits
system.l2.overall_hits::total                    6603                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1191                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          370                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1593                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1191                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          370                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1593                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1191                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          370                       # number of overall misses
system.l2.overall_misses::total                  1593                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       884174                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     73671610                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       869558                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     23413329                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        98838671                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       884174                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     73671610                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       869558                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     23413329                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         98838671                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       884174                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     73671610                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       869558                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     23413329                       # number of overall miss cycles
system.l2.overall_miss_latency::total        98838671                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         5042                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         3122                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                8196                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         2109                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              2109                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         5042                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         3122                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 8196                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         5042                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         3122                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                8196                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.236216                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.118514                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.194363                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.236216                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.118514                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.194363                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.236216                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.118514                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.194363                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 55260.875000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 61856.935348                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 54347.375000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 63279.267568                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 62045.618958                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 55260.875000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 61856.935348                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 54347.375000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 63279.267568                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 62045.618958                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 55260.875000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 61856.935348                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 54347.375000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 63279.267568                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 62045.618958                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  523                       # number of writebacks
system.l2.writebacks::total                       523                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1191                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          370                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1593                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1191                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          370                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1593                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1191                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          370                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1593                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       793157                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     66748186                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       777253                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     21280399                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     89598995                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       793157                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     66748186                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       777253                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     21280399                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     89598995                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       793157                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     66748186                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       777253                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     21280399                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     89598995                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.236216                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.118514                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.194363                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.236216                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.118514                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.194363                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.236216                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.118514                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.194363                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 49572.312500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 56043.816961                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 48578.312500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 57514.591892                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 56245.445700                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 49572.312500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 56043.816961                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 48578.312500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 57514.591892                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 56245.445700                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 49572.312500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 56043.816961                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 48578.312500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 57514.591892                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 56245.445700                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               542.492032                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001702766                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   543                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1844756.475138                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    15.492032                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.024827                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.869378                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1670652                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1670652                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1670652                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1670652                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1670652                       # number of overall hits
system.cpu0.icache.overall_hits::total        1670652                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           20                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           20                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           20                       # number of overall misses
system.cpu0.icache.overall_misses::total           20                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1138766                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1138766                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1138766                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1138766                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1138766                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1138766                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1670672                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1670672                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1670672                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1670672                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1670672                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1670672                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000012                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000012                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000012                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000012                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000012                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 56938.300000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 56938.300000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 56938.300000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 56938.300000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 56938.300000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 56938.300000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            4                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            4                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       922471                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       922471                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       922471                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       922471                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       922471                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       922471                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 57654.437500                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 57654.437500                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 57654.437500                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 57654.437500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 57654.437500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 57654.437500                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5042                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223935581                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5298                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              42267.946584                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   199.046167                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    56.953833                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.777524                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.222476                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2067224                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2067224                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       436940                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        436940                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1001                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1001                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1000                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1000                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2504164                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2504164                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2504164                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2504164                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        15054                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        15054                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        15054                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         15054                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        15054                       # number of overall misses
system.cpu0.dcache.overall_misses::total        15054                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    622007651                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    622007651                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    622007651                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    622007651                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    622007651                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    622007651                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2082278                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2082278                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1001                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1001                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2519218                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2519218                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2519218                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2519218                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007230                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007230                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005976                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005976                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005976                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005976                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 41318.430384                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 41318.430384                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 41318.430384                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 41318.430384                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 41318.430384                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 41318.430384                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1353                       # number of writebacks
system.cpu0.dcache.writebacks::total             1353                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        10012                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        10012                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        10012                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        10012                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        10012                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        10012                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5042                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5042                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5042                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5042                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5042                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5042                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    102442102                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    102442102                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    102442102                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    102442102                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    102442102                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    102442102                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002421                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002421                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002001                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002001                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002001                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002001                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 20317.751289                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 20317.751289                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 20317.751289                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 20317.751289                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 20317.751289                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 20317.751289                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               461.646672                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1089439235                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2358093.582251                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    15.646672                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.025075                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.739818                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1497948                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1497948                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1497948                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1497948                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1497948                       # number of overall hits
system.cpu1.icache.overall_hits::total        1497948                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.cpu1.icache.overall_misses::total           19                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1121486                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1121486                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1121486                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1121486                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1121486                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1121486                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1497967                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1497967                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1497967                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1497967                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1497967                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1497967                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000013                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000013                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000013                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000013                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000013                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000013                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 59025.578947                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 59025.578947                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 59025.578947                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 59025.578947                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 59025.578947                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 59025.578947                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       888717                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       888717                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       888717                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       888717                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       888717                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       888717                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000011                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000011                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000011                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000011                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 55544.812500                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 55544.812500                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 55544.812500                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 55544.812500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 55544.812500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 55544.812500                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  3122                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               161228521                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  3378                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              47728.987863                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   212.693405                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    43.306595                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.830834                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.169166                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       975175                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         975175                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       664465                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        664465                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1608                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1608                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1604                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1604                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1639640                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1639640                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1639640                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1639640                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         6317                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         6317                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         6317                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          6317                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         6317                       # number of overall misses
system.cpu1.dcache.overall_misses::total         6317                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    166962361                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    166962361                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    166962361                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    166962361                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    166962361                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    166962361                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       981492                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       981492                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       664465                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       664465                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1608                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1608                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1604                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1604                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1645957                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1645957                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1645957                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1645957                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006436                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006436                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.003838                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.003838                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.003838                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.003838                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 26430.641285                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 26430.641285                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 26430.641285                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 26430.641285                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 26430.641285                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 26430.641285                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          756                       # number of writebacks
system.cpu1.dcache.writebacks::total              756                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         3195                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         3195                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         3195                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         3195                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         3195                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         3195                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         3122                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3122                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         3122                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         3122                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         3122                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         3122                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     46322374                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     46322374                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     46322374                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     46322374                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     46322374                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     46322374                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003181                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003181                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001897                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001897                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001897                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001897                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 14837.403587                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 14837.403587                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 14837.403587                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 14837.403587                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 14837.403587                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 14837.403587                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
