verilog xil_defaultlib --include "../../../../block_compile.srcs/sources_1/bd/design_1/ipshared/f8d8/hdl" --include "../../../../block_compile.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../block_compile.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog" --include "../../../../block_compile.srcs/sources_1/bd/design_1/ipshared/1313/hdl" --include "../../../../block_compile.srcs/sources_1/bd/design_1/ipshared/0ab1/hdl" --include "../../../../block_compile.srcs/sources_1/bd/design_1/ipshared/6180/hdl/verilog" --include "../../../../block_compile.srcs/sources_1/bd/design_1/ipshared/a08d/hdl/verilog" --include "../../../../block_compile.srcs/sources_1/bd/design_1/ipshared/6851/hdl/verilog" --include "../../../../block_compile.srcs/sources_1/bd/design_1/ipshared/82bb/hdl/verilog" --include "../../../../block_compile.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/ila_refclk/hdl/verilog" --include "../../../../block_compile.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/ila_pixclk/hdl/verilog" --include "../../../../block_compile.srcs/sources_1/bd/design_1/ip/design_1_MIPI_D_PHY_RX_0_0_1/hdl/ila_sfen_rxclk/hdl/verilog" --include "../../../../block_compile.srcs/sources_1/bd/design_1/ip/design_1_MIPI_D_PHY_RX_0_0_1/hdl/ila_sfen_refclk/hdl/verilog" --include "../../../../block_compile.srcs/sources_1/bd/design_1/ip/design_1_MIPI_D_PHY_RX_0_0_1/hdl/ila_scnn_refclk/hdl/verilog" --include "../../../../block_compile.srcs/sources_1/bd/design_1/ip/design_1_MIPI_CSI_2_RX_1_0_1/hdl/line_buffer/hdl" --include "../../../../block_compile.srcs/sources_1/bd/design_1/ip/design_1_MIPI_CSI_2_RX_1_0_1/hdl/ila_rxclk_lane/hdl/verilog" --include "../../../../block_compile.srcs/sources_1/bd/design_1/ip/design_1_MIPI_CSI_2_RX_1_0_1/hdl/ila_rxclk/hdl/verilog" --include "../../../../block_compile.srcs/sources_1/bd/design_1/ip/design_1_MIPI_CSI_2_RX_1_0_1/hdl/ila_vidclk/hdl/verilog" \
"../../../bd/design_1/ip/design_1_v_vid_in_axi4s_0_0_1/sim/design_1_v_vid_in_axi4s_0_0.v" \
"../../../bd/design_1/ip/design_1_xlconstant_0_0_1/sim/design_1_xlconstant_0_0.v" \
"../../../bd/design_1/ip/design_1_xlconstant_1_0/sim/design_1_xlconstant_1_0.v" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0_1/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/ip/design_1_v_axi4s_vid_out_0_0_1/sim/design_1_v_axi4s_vid_out_0_0.v" \
"../../../../block_compile.srcs/sources_1/bd/design_1/ipshared/9097/src/mmcme2_drp.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_0_1/hdl/tdata_design_1_axis_subset_converter_0_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_0_1/hdl/tuser_design_1_axis_subset_converter_0_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_0_1/hdl/tstrb_design_1_axis_subset_converter_0_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_0_1/hdl/tkeep_design_1_axis_subset_converter_0_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_0_1/hdl/tid_design_1_axis_subset_converter_0_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_0_1/hdl/tdest_design_1_axis_subset_converter_0_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_0_1/hdl/tlast_design_1_axis_subset_converter_0_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_0_1/hdl/top_design_1_axis_subset_converter_0_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_0_1/sim/design_1_axis_subset_converter_0_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_1_0/hdl/tdata_design_1_axis_subset_converter_1_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_1_0/hdl/tuser_design_1_axis_subset_converter_1_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_1_0/hdl/tstrb_design_1_axis_subset_converter_1_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_1_0/hdl/tkeep_design_1_axis_subset_converter_1_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_1_0/hdl/tid_design_1_axis_subset_converter_1_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_1_0/hdl/tdest_design_1_axis_subset_converter_1_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_1_0/hdl/tlast_design_1_axis_subset_converter_1_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_1_0/hdl/top_design_1_axis_subset_converter_1_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_1_0/sim/design_1_axis_subset_converter_1_0.v" \
"../../../bd/design_1/ip/design_1_axis_switch_0_0_1/sim/design_1_axis_switch_0_0.v" \
"../../../bd/design_1/ip/design_1_MIPI_CSI_2_RX_1_0_1/hdl/line_buffer/sim/line_buffer.v" \
"../../../bd/design_1/ip/design_1_MIPI_CSI_2_RX_1_0_1/hdl/cdc_fifo/sim/cdc_fifo.v" \
"../../../bd/design_1/ip/design_1_xbar_0_1/sim/design_1_xbar_0.v" \
"../../../bd/design_1/ip/design_1_xbar_1_1/sim/design_1_xbar_1.v" \
"../../../bd/design_1/ip/design_1_auto_pc_1_1/sim/design_1_auto_pc_1.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0_1/sim/design_1_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
