Starting process: IPCFG

GenerateCore within package Core_Generate 1.0.0 in file LatticeIP_generate.tcl
Starting process: '"C:/lscc/diamond/1.2/bin/nt/synpwrap" -rem -e ddr3core -target lattice-ecp3'

End process: completed successfully.


Synplify Log Output


Starting process: '"C:/lscc/diamond/1.2/bin/nt/../../ispfpga/bin/nt/edif2ngd" -ip "C:/LatticeCore/ddr3_sdram_common_v1.2/lib/../.." -ic ddr3_sdram_common_v1.2 -nopropwarn -l LatticeECP3 -d LFE3-35EA "syn_results/ddr3core.edi" "ddr3core.ngo"'
edif2ngd:  version Diamond_1.2_Production (88)
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2011 Lattice Semiconductor Corporation,  All rights
     reserved.
Writing the design to ddr3core.ngo...
Generating edif netlist for IP cell pmi_distributed_dpramebnonen13664.edn

C:\DK-ECP3-DDR3-010\core>"C:/lscc/diamond/1.2/ispfpga/bin/nt/scuba" -w -bus_exp 7 -bb -arch ep5c00 -type sdpram -num_rows 64 -data_width 13   -memformat bin -n pmi_distributed_dpramEbnonen13664 -pmi 
Writing the design to pmi_distributed_dpramEbnonen13664.ngo...

End process: completed successfully.

=============================================================================
Filelist generated by IPexpress    06/03/2011    16:11:17          
Filename: ddr3core_filelist.log                                         
Copyright(c) 2005-2010 Lattice Semiconductor Corporation. All rights reserved.   
=============================================================================
-----------------------------------------------------------------------------
Basic IP Core Files
Output Directory: C:/DK-ECP3-DDR3-010/core 
-----------------------------------------------------------------------------
  ddr3core.lpc   : IP ispLEVER LPC File
  ddr3core.ngo   : IP ispLEVER Database File
  ddr3core_bb.v   : IP Verilog Blackbox Module
  ddr3core_beh.v   : IP Verilog Behaviorial Sim Model
  ddr3core_gen.log   : IP Status Log
  ddr3core_generate.log   : IP Generate Log
-----------------------------------------------------------------------------
Supplemental Implementation and Simulation Files:

Testbench files common to all DDR3 SDRAM Memory Controller configurations
    ../ddr_p_eval/testbench/top 
    ../ddr_p_eval/testbench/tests 

Models common to all DDR3 SDRAM Memory Controller configurations
    ../ddr_p_eval/models/ecp3 
    ../ddr_p_eval/models/mem 

Evaluation source files specific to ddr3core configuration
    ../ddr_p_eval/ddr3core/src/rtl/top/ecp3 
    ../ddr_p_eval/ddr3core/src/rtl/templates/ecp3 
    ../ddr_p_eval/ddr3core/src/params 

Simulation files specific to ddr3core configuration
    ../ddr_p_eval/ddr3core/sim/modelsim 
    ../ddr_p_eval/ddr3core/sim/aldec 


Total Warnings:  0


Total Errors:  0



