# Reading D:/altera/13.0/modelsim_ase/tcl/vsim/pref.tcl 
# do lab10_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying D:\altera\13.0\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied D:\altera\13.0\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+D:/Journey/He\ thong\ Nhung\ tren\ fpga/git/lab10 {D:/Journey/He thong Nhung tren fpga/git/lab10/bintobcd_9bit.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module bintobcd_9bit
# 
# Top level modules:
# 	bintobcd_9bit
# vlog -vlog01compat -work work +incdir+D:/Journey/He\ thong\ Nhung\ tren\ fpga/git/lab10 {D:/Journey/He thong Nhung tren fpga/git/lab10/rom_program.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module rom_program
# 
# Top level modules:
# 	rom_program
# vlog -vlog01compat -work work +incdir+D:/Journey/He\ thong\ Nhung\ tren\ fpga/git/lab10 {D:/Journey/He thong Nhung tren fpga/git/lab10/register_9bitv.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module register_9bit
# 
# Top level modules:
# 	register_9bit
# vlog -vlog01compat -work work +incdir+D:/Journey/He\ thong\ Nhung\ tren\ fpga/git/lab10 {D:/Journey/He thong Nhung tren fpga/git/lab10/counter_9bit.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module counter_9bit
# 
# Top level modules:
# 	counter_9bit
# vlog -vlog01compat -work work +incdir+D:/Journey/He\ thong\ Nhung\ tren\ fpga/git/lab10 {D:/Journey/He thong Nhung tren fpga/git/lab10/mux_9to1.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module mux_9to1
# 
# Top level modules:
# 	mux_9to1
# vlog -vlog01compat -work work +incdir+D:/Journey/He\ thong\ Nhung\ tren\ fpga/git/lab10 {D:/Journey/He thong Nhung tren fpga/git/lab10/addsub_9bit.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module addsub_9bit
# 
# Top level modules:
# 	addsub_9bit
# vlog -vlog01compat -work work +incdir+D:/Journey/He\ thong\ Nhung\ tren\ fpga/git/lab10 {D:/Journey/He thong Nhung tren fpga/git/lab10/control_unit.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# vlog -vlog01compat -work work +incdir+D:/Journey/He\ thong\ Nhung\ tren\ fpga/git/lab10 {D:/Journey/He thong Nhung tren fpga/git/lab10/lab10.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module lab10
# 
# Top level modules:
# 	lab10
# vlog -vlog01compat -work work +incdir+D:/Journey/He\ thong\ Nhung\ tren\ fpga/git/lab10 {D:/Journey/He thong Nhung tren fpga/git/lab10/register_1bit.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module register_1bit
# 
# Top level modules:
# 	register_1bit
# vlog -vlog01compat -work work +incdir+D:/Journey/He\ thong\ Nhung\ tren\ fpga/git/lab10 {D:/Journey/He thong Nhung tren fpga/git/lab10/CPU.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module CPU
# 
# Top level modules:
# 	CPU
# vlog -vlog01compat -work work +incdir+D:/Journey/He\ thong\ Nhung\ tren\ fpga/git/lab10 {D:/Journey/He thong Nhung tren fpga/git/lab10/rom_led_de1.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module rom_led
# 
# Top level modules:
# 	rom_led
# vlog -vlog01compat -work work +incdir+D:/Journey/He\ thong\ Nhung\ tren\ fpga/git/lab10 {D:/Journey/He thong Nhung tren fpga/git/lab10/comparator.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module comparator
# 
# Top level modules:
# 	comparator
# vlog -vlog01compat -work work +incdir+D:/Journey/He\ thong\ Nhung\ tren\ fpga/git/lab10 {D:/Journey/He thong Nhung tren fpga/git/lab10/timer.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module timer
# 
# Top level modules:
# 	timer
# vlog -vlog01compat -work work +incdir+D:/Journey/He\ thong\ Nhung\ tren\ fpga/git/lab10 {D:/Journey/He thong Nhung tren fpga/git/lab10/hexto7seg.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module hexto7seg
# 
# Top level modules:
# 	hexto7seg
# 
vsim work.lab10
# vsim work.lab10 
# Loading work.lab10
# Loading work.timer
# Loading work.rom_program
# Loading work.rom_led
# Loading work.CPU
# Loading work.register_9bit
# Loading work.counter_9bit
# Loading work.register_1bit
# Loading work.comparator
# Loading work.addsub_9bit
# Loading work.mux_9to1
# Loading work.control_unit
# Loading work.bintobcd_9bit
# Loading work.hexto7seg
# ** Warning: (vsim-3017) D:/Journey/He thong Nhung tren fpga/git/lab10/lab10.v(74): [TFMPC] - Too few port connections. Expected 9, found 8.
# 
#         Region: /lab10/LED
# ** Warning: (vsim-3722) D:/Journey/He thong Nhung tren fpga/git/lab10/lab10.v(74): [TFMPC] - Missing connection for port 'rdata'.
# 
# ** Warning: (vsim-3015) D:/Journey/He thong Nhung tren fpga/git/lab10/lab10.v(102): [PCDPC] - Port size (16 or 16) does not match connection size (15) for port 'en_reg'. The port definition is at: D:/Journey/He thong Nhung tren fpga/git/lab10/CPU.v(24).
# 
#         Region: /lab10/CPU_unit
# ** Warning: (vsim-3017) D:/Journey/He thong Nhung tren fpga/git/lab10/CPU.v(257): [TFMPC] - Too few port connections. Expected 12, found 11.
# 
#         Region: /lab10/CPU_unit/uut
# ** Warning: (vsim-3722) D:/Journey/He thong Nhung tren fpga/git/lab10/CPU.v(257): [TFMPC] - Missing connection for port 'W'.
# 
add wave -position insertpoint  \
sim:/lab10/SW \
sim:/lab10/KEY \
sim:/lab10/CLOCK_50 \
sim:/lab10/HEX0 \
sim:/lab10/HEX1 \
sim:/lab10/HEX2 \
sim:/lab10/HEX3 \
sim:/lab10/LEDR \
sim:/lab10/LEDG \
sim:/lab10/clk \
sim:/lab10/re \
sim:/lab10/run \
sim:/lab10/w \
sim:/lab10/Din_bus \
sim:/lab10/Addr_bus \
sim:/lab10/Dout_bus \
sim:/lab10/step \
sim:/lab10/IR_process \
sim:/lab10/IR \
sim:/lab10/R0 \
sim:/lab10/R1 \
sim:/lab10/R2 \
sim:/lab10/R3 \
sim:/lab10/R4 \
sim:/lab10/R5 \
sim:/lab10/R6 \
sim:/lab10/R7 \
sim:/lab10/A \
sim:/lab10/G \
sim:/lab10/addsub \
sim:/lab10/Mux_out \
sim:/lab10/en_reg \
sim:/lab10/addr_rom \
sim:/lab10/en_mem \
sim:/lab10/en_led \
sim:/lab10/wr_en_mem \
sim:/lab10/wr_en_led \
sim:/lab10/MEM \
sim:/lab10/HEX
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: kiemh  Hostname: DESKTOP-KU8UHAJ  ProcessID: 13328
# 
#           Attempting to use alternate WLF file "./wlftkmx1kn".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftkmx1kn
# 
force -freeze sim:/lab10/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/lab10/re 1 0, 0 {50 ps} -r 100
force -freeze sim:/lab10/run 1 0, 01 {50 ps} -r 100
run
force -freeze sim:/lab10/re 0 0, 0 {50 ps} -r 100
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run -all
