cosim.base=testbench.alta.unit.epl.port_ultb(1,3,1,9){        verilog.rtl,csp,subcells,prs,java      }:digital{verilog.rtl,csp,subcells,prs,java}
cosim.exceptions=port[1].epl{java,subcells,csp,prs},port[1].epl{java,subcells,csp,prs}
cosim.spec=testbench.alta.unit.epl.port_ultb(1,3,1,9){        verilog.rtl,csp,subcells,prs,java      -port[1].epl{java,subcells,csp,prs}}:digital{verilog.rtl,csp,subcells,prs,java}
topdir=.
