<!DOCTYPE html>
<html>
  <head>
    <meta http-equiv="content-type" content="text/html; charset=UTF-8">
    <title>K1921VG015</title>
    <script>
      var found=[];
      function search(){
        resetContent();
        var elements=document.getElementsByClassName("content");
        var searchText=document.getElementById("search-field").value;
        for(var i=0; i<elements.length; i++){
          if(elements[i].textContent.indexOf(searchText)!==-1){
            expandDetails(elements[i]);
            if(elements[i].innerText.indexOf(searchText)!==-1){
              elements[i].style.background='yellow';
            }
            found.push(elements[i]);
          }
        }
      }
      function resetContent(){
        for(var i=0;i<found.length;i++){
          found[i].style.background='transparent';
        }
        var details=document.getElementsByTagName("DETAILS");
        for(var i=0;i<details.length;i++){
          details[i].removeAttribute("open");
        }
        found=[];
      }
      function expandDetails(element){
        var tagName=element.tagName;
        if(tagName==='BODY'){
          return;
        }
        if(tagName==='DETAILS'){
          element.setAttribute("open","");
        }
        expandDetails(element.parentElement);
      }
    </script>
  </head>
  <body>
    <H1>K1921VG015</H1>

    <form style="position:fixed; top:0px; left:100px" onsubmit="event.preventDefault(); search();">
      <input type="search" id="search-field" placeholder="Search the siteâ€¦" required="" value="addr">
      <button>Search</button>
      <button type="button" onclick="resetContent();">Reset</button>
    </form>
<ul>
<li class="content"><details><summary>0x3000E000<b style="margin: 20px;">RCU</b>// Reset and clock unit registers</summary>
<ul>
<li class="content"><details><summary>0x3000E000<b style="margin: 20px;">CGCFGAHB</b>//   Clockgate AHB configuration register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">CANEN</b> (def=0x0)    //    Enable clock CAN
</li>
<li class="content">
[1]<b style="margin: 20px;">USBEN</b> (def=0x0)    //    Enable clock USB
</li>
<li class="content">
[2]<b style="margin: 20px;">CRYPTOEN</b> (def=0x0)    //    Enable clock CRYPTO
</li>
<li class="content">
[3]<b style="margin: 20px;">HASHEN</b> (def=0x0)    //    Enable clock HASH
</li>
<li class="content">
[4]<b style="margin: 20px;">QSPIEN</b> (def=0x0)    //    Enable clock QSPI
</li>
<li class="content">
[5]<b style="margin: 20px;">SPI0EN</b> (def=0x0)    //    Enable clock SPI0
</li>
<li class="content">
[6]<b style="margin: 20px;">SPI1EN</b> (def=0x0)    //    Enable clock SPI1
</li>
<li class="content">
[8]<b style="margin: 20px;">GPIOAEN</b> (def=0x0)    //    Enable clock GPIOA
</li>
<li class="content">
[9]<b style="margin: 20px;">GPIOBEN</b> (def=0x0)    //    Enable clock GPIOB
</li>
<li class="content">
[10]<b style="margin: 20px;">GPIOCEN</b> (def=0x0)    //    Enable clock GPIOC
</li>
<li class="content">
[12]<b style="margin: 20px;">CRC0EN</b> (def=0x0)    //    Enable clock CRC0
</li>
<li class="content">
[13]<b style="margin: 20px;">CRC1EN</b> (def=0x0)    //    Enable clock CRC1
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x3000E008<b style="margin: 20px;">CGCFGAPB</b>//   Clockgate APB configuration register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">TMR32EN</b> (def=0x0)    //    Enable clock TMR32
</li>
<li class="content">
[1]<b style="margin: 20px;">TMR0EN</b> (def=0x0)    //    Enable clock TMR0
</li>
<li class="content">
[2]<b style="margin: 20px;">TMR1EN</b> (def=0x0)    //    Enable clock TMR1
</li>
<li class="content">
[3]<b style="margin: 20px;">TMR2EN</b> (def=0x0)    //    Enable clock TMR2
</li>
<li class="content">
[4]<b style="margin: 20px;">TRNGEN</b> (def=0x0)    //    Enable clock TRNG
</li>
<li class="content">
[5]<b style="margin: 20px;">I2CEN</b> (def=0x0)    //    Enable clock I2C
</li>
<li class="content">
[6]<b style="margin: 20px;">UART0EN</b> (def=0x0)    //    Enable clock UART0
</li>
<li class="content">
[7]<b style="margin: 20px;">UART1EN</b> (def=0x0)    //    Enable clock UART1
</li>
<li class="content">
[8]<b style="margin: 20px;">UART2EN</b> (def=0x0)    //    Enable clock UART2
</li>
<li class="content">
[9]<b style="margin: 20px;">UART3EN</b> (def=0x0)    //    Enable clock UART3
</li>
<li class="content">
[10]<b style="margin: 20px;">UART4EN</b> (def=0x0)    //    Enable clock UART4
</li>
<li class="content">
[11]<b style="margin: 20px;">WDTEN</b> (def=0x0)    //    Enable clock WDT
</li>
<li class="content">
[15]<b style="margin: 20px;">ADCSDEN</b> (def=0x0)    //    Enable clock ADCSD
</li>
<li class="content">
[16]<b style="margin: 20px;">ADCSAREN</b> (def=0x0)    //    Enable clock ADCSAR
</li>
<li class="content">
[18]<b style="margin: 20px;">CMPEN</b> (def=0x0)    //    Enable clock CMP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x3000E010<b style="margin: 20px;">RSTDISAHB</b>//   Reset disable AHB configuration register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">CANEN</b> (def=0x0)    //    Disable reset from CAN
</li>
<li class="content">
[1]<b style="margin: 20px;">USBEN</b> (def=0x0)    //    Disable reset from USB
</li>
<li class="content">
[2]<b style="margin: 20px;">CRYPTOEN</b> (def=0x0)    //    Disable reset from CRYPTO
</li>
<li class="content">
[3]<b style="margin: 20px;">HASHEN</b> (def=0x0)    //    Disable reset from HASH
</li>
<li class="content">
[4]<b style="margin: 20px;">QSPIEN</b> (def=0x0)    //    Disable reset from QSPI
</li>
<li class="content">
[5]<b style="margin: 20px;">SPI0EN</b> (def=0x0)    //    Disable reset from SPI0
</li>
<li class="content">
[6]<b style="margin: 20px;">SPI1EN</b> (def=0x0)    //    Disable reset from SPI1
</li>
<li class="content">
[8]<b style="margin: 20px;">GPIOAEN</b> (def=0x0)    //    Disable reset from GPIOA
</li>
<li class="content">
[9]<b style="margin: 20px;">GPIOBEN</b> (def=0x0)    //    Disable reset from GPIOB
</li>
<li class="content">
[10]<b style="margin: 20px;">GPIOCEN</b> (def=0x0)    //    Disable reset from GPIOC
</li>
<li class="content">
[12]<b style="margin: 20px;">CRC0EN</b> (def=0x0)    //    Disable reset from CRC0
</li>
<li class="content">
[13]<b style="margin: 20px;">CRC1EN</b> (def=0x0)    //    Disable reset from CRC1
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x3000E018<b style="margin: 20px;">RSTDISAPB</b>//   Reset disable APB register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">TMR32EN</b> (def=0x0)    //    Disable reset from TMR32
</li>
<li class="content">
[1]<b style="margin: 20px;">TMR0EN</b> (def=0x0)    //    Disable reset from TMR0
</li>
<li class="content">
[2]<b style="margin: 20px;">TMR1EN</b> (def=0x0)    //    Disable reset from TMR1
</li>
<li class="content">
[3]<b style="margin: 20px;">TMR2EN</b> (def=0x0)    //    Disable reset from TMR2
</li>
<li class="content">
[4]<b style="margin: 20px;">TRNGEN</b> (def=0x0)    //    Disable reset from TRNG
</li>
<li class="content">
[5]<b style="margin: 20px;">I2CEN</b> (def=0x0)    //    Disable reset from I2C
</li>
<li class="content">
[6]<b style="margin: 20px;">UART0EN</b> (def=0x0)    //    Disable reset from UART0
</li>
<li class="content">
[7]<b style="margin: 20px;">UART1EN</b> (def=0x0)    //    Disable reset from UART1
</li>
<li class="content">
[8]<b style="margin: 20px;">UART2EN</b> (def=0x0)    //    Disable reset from UART2
</li>
<li class="content">
[9]<b style="margin: 20px;">UART3EN</b> (def=0x0)    //    Disable reset from UART3
</li>
<li class="content">
[10]<b style="margin: 20px;">UART4EN</b> (def=0x0)    //    Disable reset from UART4
</li>
<li class="content">
[11]<b style="margin: 20px;">WDTEN</b> (def=0x0)    //    Disable reset from WDT
</li>
<li class="content">
[15]<b style="margin: 20px;">ADCSDEN</b> (def=0x0)    //    Disable reset from ADCSD
</li>
<li class="content">
[16]<b style="margin: 20px;">ADCSAREN</b> (def=0x0)    //    Disable reset from ADCSAR
</li>
<li class="content">
[18]<b style="margin: 20px;">CMPEN</b> (def=0x0)    //    Disable reset from CMP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x3000E020<b style="margin: 20px;">RSTSTAT</b>//   Reset Status Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">PORVBAT</b> (def=0x0)    //    PowerOn Reset status
</li>
<li class="content">
[1]<b style="margin: 20px;">POR</b> (def=0x0)    //    WatchDog Reset status
</li>
<li class="content">
[2]<b style="margin: 20px;">WDOG</b> (def=0x0)    //    System Reset Status
</li>
<li class="content">
[3]<b style="margin: 20px;">IWDOG</b> (def=0x0)    //    Lockup Reset Status
</li>
<li class="content">
[4]<b style="margin: 20px;">SYSRST</b> (def=0x0)    //    
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x3000E030<b style="margin: 20px;">SYSCLKCFG</b>//   System clock configuration register</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">SRC</b> (def=0x0)    //    System clock source
</li>
<li class="content">
[16]<b style="margin: 20px;">SECEN</b> (def=0x0)    //    
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x3000E034<b style="margin: 20px;">SECCNT0</b>//   Security counter configuration 0 register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">VAL0</b> (def=0x0)    //    
</li>
<li class="content">
[16:31]<b style="margin: 20px;">VAL1</b> (def=0x0)    //    
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x3000E038<b style="margin: 20px;">SECCNT1</b>//   Security counter configuration 1 register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">VAL2</b> (def=0x0)    //    
</li>
<li class="content">
[16:31]<b style="margin: 20px;">VAL3</b> (def=0x0)    //    
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x3000E03C<b style="margin: 20px;">CLKSTAT</b>//   System clock status register</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">SRC</b> (def=0x0)    //    REFCLK:0:HSI 1MHz if CPE=0 or HSE(XTALL) if CPE=1;SRCCLK:1:HSE(XTALL) if CPE=0 or HSI 1MHz if CPE=1
</li>
<li class="content">
[8]<b style="margin: 20px;">CLKGOOD0</b> (def=0x0)    //    
</li>
<li class="content">
[9]<b style="margin: 20px;">CLKGOOD1</b> (def=0x0)    //    
</li>
<li class="content">
[10]<b style="margin: 20px;">CLKGOOD2</b> (def=0x0)    //    
</li>
<li class="content">
[11]<b style="margin: 20px;">CLKGOOD3</b> (def=0x0)    //    
</li>
<li class="content">
[16]<b style="margin: 20px;">CLKERR0</b> (def=0x0)    //    
</li>
<li class="content">
[17]<b style="margin: 20px;">CLKERR1</b> (def=0x0)    //    
</li>
<li class="content">
[18]<b style="margin: 20px;">CLKERR2</b> (def=0x0)    //    
</li>
<li class="content">
[19]<b style="margin: 20px;">CLKERR3</b> (def=0x0)    //    
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x3000E050<b style="margin: 20px;">PLLSYSCFG0</b>//   PLL configudration 0 register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">PLLEN</b> (def=0x0)    //    PLL enable
</li>
<li class="content">
[1:2]<b style="margin: 20px;">BYP</b> (def=0x0)    //    Bypass
</li>
<li class="content">
[3]<b style="margin: 20px;">DACEN</b> (def=0x0)    //    
</li>
<li class="content">
[4]<b style="margin: 20px;">DSMEN</b> (def=0x0)    //    
</li>
<li class="content">
[5:6]<b style="margin: 20px;">FOUTEN</b> (def=0x0)    //    Output frequency enabled
</li>
<li class="content">
[7:12]<b style="margin: 20px;">REFDIV</b> (def=0x0)    //    
</li>
<li class="content">
[13:15]<b style="margin: 20px;">PD0A</b> (def=0x0)    //    
</li>
<li class="content">
[16:21]<b style="margin: 20px;">PD0B</b> (def=0x0)    //    
</li>
<li class="content">
[22:24]<b style="margin: 20px;">PD1A</b> (def=0x0)    //    
</li>
<li class="content">
[25:30]<b style="margin: 20px;">PD1B</b> (def=0x0)    //    
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x3000E054<b style="margin: 20px;">PLLSYSCFG1</b>//   PLL configudration 1 register</summary>
<ul>
<li class="content">
[0:23]<b style="margin: 20px;">FRAC</b> (def=0x0)    //    
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x3000E058<b style="margin: 20px;">PLLSYSCFG2</b>//   PLL configudration 2 register</summary>
<ul>
<li class="content">
[0:11]<b style="margin: 20px;">FBDIV</b> (def=0x0)    //    
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x3000E05C<b style="margin: 20px;">PLLSYSCFG3</b>//   PLL configudration 3 register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">DSKEWEN</b> (def=0x0)    //    Bit must be 0
</li>
<li class="content">
[1]<b style="margin: 20px;">DSKEWCALBYP</b> (def=0x0)    //    
</li>
<li class="content">
[2:4]<b style="margin: 20px;">DSKEWCALCNT</b> (def=0x0)    //    
</li>
<li class="content">
[5]<b style="margin: 20px;">DSKEWCALEN</b> (def=0x0)    //    
</li>
<li class="content">
[6]<b style="margin: 20px;">DSKEWFASTCAL</b> (def=0x0)    //    
</li>
<li class="content">
[8:19]<b style="margin: 20px;">DSKEWCALIN</b> (def=0x0)    //    
</li>
<li class="content">
[24]<b style="margin: 20px;">REFSEL</b> (def=0x0)    //    0-RefClk; 1- SrcClk
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x3000E060<b style="margin: 20px;">PLLSYSSTAT</b>//   PLL Status Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">LOCK</b> (def=0x0)    //    Lock status PLL
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x3000E0B0<b style="margin: 20px;">ADCSARCLKCFG</b>//   ADC SAR Configuraton Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">CLKEN</b> (def=0x0)    //    Clock enable
</li>
<li class="content">
[8]<b style="margin: 20px;">RSTDIS</b> (def=0x0)    //    Reset disable
</li>
<li class="content">
[16:17]<b style="margin: 20px;">CLKSEL</b> (def=0x0)    //    Clock select
</li>
<li class="content">
[20]<b style="margin: 20px;">DIVEN</b> (def=0x0)    //    Divider enabled
</li>
<li class="content">
[24:29]<b style="margin: 20px;">DIVN</b> (def=0x0)    //    Divider coefficient
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x3000E0B4<b style="margin: 20px;">ADCSDCLKCFG</b>//   ADC Sigma Delta Configuraton Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">CLKEN</b> (def=0x0)    //    Clock enable
</li>
<li class="content">
[8]<b style="margin: 20px;">RSTDIS</b> (def=0x0)    //    Reset disable
</li>
<li class="content">
[16:17]<b style="margin: 20px;">CLKSEL</b> (def=0x0)    //    Clock select
</li>
<li class="content">
[20]<b style="margin: 20px;">DIVEN</b> (def=0x0)    //    Divider enabled
</li>
<li class="content">
[24:29]<b style="margin: 20px;">DIVN</b> (def=0x0)    //    Divider coefficient
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x3000E0B8<b style="margin: 20px;">WDOGCLKCFG</b>//   Watchdog clock configuration register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">CLKEN</b> (def=0x0)    //    Clock enable
</li>
<li class="content">
[8]<b style="margin: 20px;">RSTDIS</b> (def=0x0)    //    Reset disable
</li>
<li class="content">
[16:17]<b style="margin: 20px;">CLKSEL</b> (def=0x0)    //    Clock select
</li>
<li class="content">
[20]<b style="margin: 20px;">DIVEN</b> (def=0x0)    //    Divider enabled
</li>
<li class="content">
[24:29]<b style="margin: 20px;">DIVN</b> (def=0x0)    //    Divider coefficient
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x3000E0BC<b style="margin: 20px;">CLKOUTCFG</b>//   Clockout configuration register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">CLKEN</b> (def=0x0)    //    Clock enable
</li>
<li class="content">
[4:5]<b style="margin: 20px;">CLKSEL</b> (def=0x0)    //    Clock select
</li>
<li class="content">
[8]<b style="margin: 20px;">RSTDIS</b> (def=0x0)    //    Reset disable
</li>
<li class="content">
[12]<b style="margin: 20px;">DIVEN</b> (def=0x0)    //    Divider enabled
</li>
<li class="content">
[16:31]<b style="margin: 20px;">DIVN</b> (def=0x0)    //    Divider coefficient
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x3000E0C0<b style="margin: 20px;">RSTSYS</b>//   System Reset Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">RSTEN</b> (def=0x0)    //    Reset enable
</li>
<li class="content">
[16:31]<b style="margin: 20px;">KEY</b> (def=0x0)    //    KEY 'A55A' in hexadecimal for unblocking
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x3000F000<b style="margin: 20px;">PMUSYS</b>// Power management unit registers</summary>
<ul>
<li class="content"><details><summary>0x3000F000<b style="margin: 20px;">PDEN</b>//   PMU Core Periph powerdown register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">PLLEN</b> (def=0x0)    //    PLL powerdown after WFI command
</li>
<li class="content">
[1]<b style="margin: 20px;">USBEN</b> (def=0x0)    //    USB powerdown after WFI command
</li>
<li class="content">
[2]<b style="margin: 20px;">ADCEN</b> (def=0x0)    //    ADC powerdown after WFI command
</li>
<li class="content">
[3]<b style="margin: 20px;">FLASHEN</b> (def=0x0)    //    FLASH powerdown after WFI command
</li>
<li class="content">
[4]<b style="margin: 20px;">SCMEN</b> (def=0x0)    //    System clock manager powerdown after WFI command
</li>
<li class="content">
[8]<b style="margin: 20px;">SRAM0EN</b> (def=0x0)    //    SRAM0 0-32k powerdown
</li>
<li class="content">
[9]<b style="margin: 20px;">SRAM1EN</b> (def=0x0)    //    SRAM0 32-64k powerdown
</li>
<li class="content">
[10]<b style="margin: 20px;">SRAM2EN</b> (def=0x0)    //    SRAM0 64-96k powerdown
</li>
<li class="content">
[11]<b style="margin: 20px;">SRAM3EN</b> (def=0x0)    //    SRAM0 96-128k powerdown
</li>
<li class="content">
[12]<b style="margin: 20px;">SRAM4EN</b> (def=0x0)    //    SRAM0 128-160k powerdown
</li>
<li class="content">
[13]<b style="margin: 20px;">SRAM5EN</b> (def=0x0)    //    SRAM0 160-192k powerdown
</li>
<li class="content">
[14]<b style="margin: 20px;">SRAM6EN</b> (def=0x0)    //    SRAM0 192-224k powerdown
</li>
<li class="content">
[15]<b style="margin: 20px;">SRAM7EN</b> (def=0x0)    //    SRAM0 224-256k powerdown
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x3000F004<b style="margin: 20px;">PDENFORCE</b>//   PMU Core Periph powerdown Force register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">PLLEN</b> (def=0x0)    //    PLL powerdown after write this bit
</li>
<li class="content">
[1]<b style="margin: 20px;">USBEN</b> (def=0x0)    //    USB powerdown after write this bit
</li>
<li class="content">
[2]<b style="margin: 20px;">ADCEN</b> (def=0x0)    //    ADC powerdown after write this bit
</li>
<li class="content">
[3]<b style="margin: 20px;">FLASHEN</b> (def=0x0)    //    FLASH powerdown after write this bit
</li>
<li class="content">
[4]<b style="margin: 20px;">SCMEN</b> (def=0x0)    //     this bit write down no (always read 0)
</li>
<li class="content">
[8]<b style="margin: 20px;">SRAM0EN</b> (def=0x0)    //    SRAM0 0-32k powerdown
</li>
<li class="content">
[9]<b style="margin: 20px;">SRAM1EN</b> (def=0x0)    //    SRAM0 32-64k powerdown
</li>
<li class="content">
[10]<b style="margin: 20px;">SRAM2EN</b> (def=0x0)    //    SRAM0 64-96k powerdown
</li>
<li class="content">
[11]<b style="margin: 20px;">SRAM3EN</b> (def=0x0)    //    SRAM0 96-128k powerdown
</li>
<li class="content">
[12]<b style="margin: 20px;">SRAM4EN</b> (def=0x0)    //    SRAM0 128-160k powerdown
</li>
<li class="content">
[13]<b style="margin: 20px;">SRAM5EN</b> (def=0x0)    //    SRAM0 160-192k powerdown
</li>
<li class="content">
[14]<b style="margin: 20px;">SRAM6EN</b> (def=0x0)    //    SRAM0 192-224k powerdown
</li>
<li class="content">
[15]<b style="margin: 20px;">SRAM7EN</b> (def=0x0)    //    SRAM0 224-256k powerdown
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x3000F008<b style="margin: 20px;">RETEN</b>//   PMU Enable SRAM retention register</summary>
<ul>
<li class="content">
[8]<b style="margin: 20px;">SRAM0EN</b> (def=0x0)    //    Retention SRAM0 block 
</li>
<li class="content">
[9]<b style="margin: 20px;">SRAM1EN</b> (def=0x0)    //    Retention SRAM0 block 
</li>
<li class="content">
[10]<b style="margin: 20px;">SRAM2EN</b> (def=0x0)    //    Retention SRAM0 block 
</li>
<li class="content">
[11]<b style="margin: 20px;">SRAM3EN</b> (def=0x0)    //    Retention SRAM0 block 
</li>
<li class="content">
[12]<b style="margin: 20px;">SRAM4EN</b> (def=0x0)    //    Retention SRAM0 block 
</li>
<li class="content">
[13]<b style="margin: 20px;">SRAM5EN</b> (def=0x0)    //    Retention SRAM0 block 
</li>
<li class="content">
[14]<b style="margin: 20px;">SRAM6EN</b> (def=0x0)    //    Retention SRAM0 block 
</li>
<li class="content">
[15]<b style="margin: 20px;">SRAM7EN</b> (def=0x0)    //    Retention SRAM0 block 
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x3000F010<b style="margin: 20px;">ADCPWRCFG</b>//   SAR ADC Powerdown configuration register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">LDOEN</b> (def=0x0)    //    Enable ADC module Low Drop Out Regulator (LDO)
</li>
<li class="content">
[1]<b style="margin: 20px;">LVLDIS</b> (def=0x0)    //    Disable ADC level-shifters to go into deep LP mode
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x3000F100<b style="margin: 20px;">CHIPID</b>//   Chip identifier register</summary>
<ul>
<li class="content">
[0:3]<b style="margin: 20px;">REV</b> (def=0x0)    //    Revision
</li>
<li class="content">
[4:31]<b style="margin: 20px;">ID</b> (def=0x0)    //    Chip identifier
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x3000F104<b style="margin: 20px;">SERVCTL</b>//   Service mode control register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SERVEN</b> (def=0x0)    //    SERV_EN_STAT
</li>
<li class="content">
[8]<b style="margin: 20px;">DONE</b> (def=0x0)    //    WR_serv_all_erase_req__RD_serv_done
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x38012000<b style="margin: 20px;">IWDT</b>// Watchdog control registers</summary>
<ul>
<li class="content"><details><summary>0x38012000<b style="margin: 20px;">LOAD</b>//   Watchdog Load Register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">VAL</b> (def=0x0)    //    
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x38012004<b style="margin: 20px;">VALUE</b>//   Watchdog Value Register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">VAL</b> (def=0x0)    //    
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x38012008<b style="margin: 20px;">CTRL</b>//   Watchdog Control Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">INTEN</b> (def=0x0)    //    Enable the interrupt event
</li>
<li class="content">
[1]<b style="margin: 20px;">RESEN</b> (def=0x0)    //    Enable watchdog reset output
</li>
<li class="content">
[2]<b style="margin: 20px;">BLK</b> (def=0x0)    //    Blocking configuration
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x3801200C<b style="margin: 20px;">INTCLR</b>//   Watchdog Clear Interrupt Register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">WDTCLR</b> (def=0x0)    //    
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x38012010<b style="margin: 20px;">RIS</b>//   Watchdog Raw Interrupt Status Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">RAWWDTINT</b> (def=0x0)    //    Raw interrupt status from the counter
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x38012014<b style="margin: 20px;">MIS</b>//   Watchdog Interrupt Status Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">WDTINT</b> (def=0x0)    //    Enabled interrupt status from the counter
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x38012C00<b style="margin: 20px;">LOCK</b>//   Watchdog Lock Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">REGWRDIS</b> (def=0x0)    //    Disable write to all registers Watchdog
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x3000B000<b style="margin: 20px;">WDT</b>// Watchdog control registers</summary>
<ul>
<li class="content"><details><summary>0x3000B000<b style="margin: 20px;">LOAD</b>//   Watchdog Load Register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">VAL</b> (def=0x0)    //    
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x3000B004<b style="margin: 20px;">VALUE</b>//   Watchdog Value Register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">VAL</b> (def=0x0)    //    
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x3000B008<b style="margin: 20px;">CTRL</b>//   Watchdog Control Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">INTEN</b> (def=0x0)    //    Enable the interrupt event
</li>
<li class="content">
[1]<b style="margin: 20px;">RESEN</b> (def=0x0)    //    Enable watchdog reset output
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x3000B00C<b style="margin: 20px;">INTCLR</b>//   Watchdog Clear Interrupt Register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">WDTCLR</b> (def=0x0)    //    
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x3000B010<b style="margin: 20px;">RIS</b>//   Watchdog Raw Interrupt Status Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">RAWWDTINT</b> (def=0x0)    //    Raw interrupt status from the counter
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x3000B014<b style="margin: 20px;">MIS</b>//   Watchdog Interrupt Status Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">WDTINT</b> (def=0x0)    //    Enabled interrupt status from the counter
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x3000BC00<b style="margin: 20px;">LOCK</b>//   Watchdog Lock Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">REGWRDIS</b> (def=0x0)    //    Disable write to all registers Watchdog
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[1]  <b>WDT</b>    //    Watchdog timer interrupt</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x30001000<b style="margin: 20px;">TMR0</b>// TMR 16-bit controller registers</summary>
<ul>
<li class="content"><details><summary>0x30001000<b style="margin: 20px;">CTRL</b>//   Timer control register</summary>
<ul>
<li class="content">
[2]<b style="margin: 20px;">CLR</b> (def=0x0)    //    Timer Clear
</li>
<li class="content">
[4:5]<b style="margin: 20px;">MODE</b> (def=0x0)    //    Count mode
</li>
<li class="content">
[6:7]<b style="margin: 20px;">DIV</b> (def=0x0)    //    Divider
</li>
<li class="content">
[8]<b style="margin: 20px;">CLKSEL</b> (def=0x0)    //    Clock Source Select
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x30001004<b style="margin: 20px;">COUNT</b>//   Current value timer register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">VAL</b> (def=0x0)    //    
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x30001008<b style="margin: 20px;">IM</b>//   Interrupt mask register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">TMR</b> (def=0x0)    //    Timer Interrupt Enable
</li>
<li class="content">
[1]<b style="margin: 20px;">CAP0</b> (def=0x0)    //    Capcom0 Interrupt Enable
</li>
<li class="content">
[2]<b style="margin: 20px;">CAP1</b> (def=0x0)    //    Capcom1 Interrupt Enable
</li>
<li class="content">
[3]<b style="margin: 20px;">CAP2</b> (def=0x0)    //    Capcom2 Interrupt Enable
</li>
<li class="content">
[4]<b style="margin: 20px;">CAP3</b> (def=0x0)    //    Capcom3 Interrupt Enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x3000100C<b style="margin: 20px;">RIS</b>//   Raw Interrupt Status register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">TMR</b> (def=0x0)    //    Timer Interrupt Status
</li>
<li class="content">
[1]<b style="margin: 20px;">CAP0</b> (def=0x0)    //    Capcom0 Interrupt Status
</li>
<li class="content">
[2]<b style="margin: 20px;">CAP1</b> (def=0x0)    //    Capcom1 Interrupt Status
</li>
<li class="content">
[3]<b style="margin: 20px;">CAP2</b> (def=0x0)    //    Capcom2 Interrupt Status
</li>
<li class="content">
[4]<b style="margin: 20px;">CAP3</b> (def=0x0)    //    Capcom3 Interrupt Status
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x30001010<b style="margin: 20px;">MIS</b>//   Masked Interrupt Status register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">TMR</b> (def=0x0)    //    Timer Interrupt Status
</li>
<li class="content">
[1]<b style="margin: 20px;">CAP0</b> (def=0x0)    //    Capcom0 Interrupt Status
</li>
<li class="content">
[2]<b style="margin: 20px;">CAP1</b> (def=0x0)    //    Capcom1 Interrupt Status
</li>
<li class="content">
[3]<b style="margin: 20px;">CAP2</b> (def=0x0)    //    Capcom2 Interrupt Status
</li>
<li class="content">
[4]<b style="margin: 20px;">CAP3</b> (def=0x0)    //    Capcom3 Interrupt Status
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x30001014<b style="margin: 20px;">IC</b>//   Clear Interrupt Status register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">TMR</b> (def=0x0)    //    Timer Interrupt Clear
</li>
<li class="content">
[1]<b style="margin: 20px;">CAP0</b> (def=0x0)    //    Capcom0 Interrupt Clear
</li>
<li class="content">
[2]<b style="margin: 20px;">CAP1</b> (def=0x0)    //    Capcom1 Interrupt Clear
</li>
<li class="content">
[3]<b style="margin: 20px;">CAP2</b> (def=0x0)    //    Capcom2 Interrupt Clear
</li>
<li class="content">
[4]<b style="margin: 20px;">CAP3</b> (def=0x0)    //    Capcom3 Interrupt Clear
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x30001038<b style="margin: 20px;">DMA_IM</b>//   DMA request mask register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">TMR</b> (def=0x0)    //    Timer DMA Request Enable
</li>
<li class="content">
[1]<b style="margin: 20px;">CAP0</b> (def=0x0)    //    Capcom0 DMA Request Enable
</li>
<li class="content">
[2]<b style="margin: 20px;">CAP1</b> (def=0x0)    //    Capcom1 DMA Request Enable
</li>
<li class="content">
[3]<b style="margin: 20px;">CAP2</b> (def=0x0)    //    Capcom2 DMA Request Enable
</li>
<li class="content">
[4]<b style="margin: 20px;">CAP3</b> (def=0x0)    //    Capcom3 DMA Request Enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x3000103C<b style="margin: 20px;">ADC_IM</b>//   ADC request mask register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">TMR</b> (def=0x0)    //    Timer ADC Request Enable
</li>
<li class="content">
[1]<b style="margin: 20px;">CAP0</b> (def=0x0)    //    Capcom0 ADC Request Enable
</li>
<li class="content">
[2]<b style="margin: 20px;">CAP1</b> (def=0x0)    //    Capcom1 ADC Request Enable
</li>
<li class="content">
[3]<b style="margin: 20px;">CAP2</b> (def=0x0)    //    Capcom2 ADC Request Enable
</li>
<li class="content">
[4]<b style="margin: 20px;">CAP3</b> (def=0x0)    //    Capcom3 ADC Request Enable
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[7]  <b>TMR0</b>    //    Timer 0 interrupt</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x30002000<b style="margin: 20px;">TMR1</b>// </summary>
<ul>
<li class="content"><details><summary>0x30002000<b style="margin: 20px;">CTRL</b>//   Timer control register</summary>
<ul>
<li class="content">
[2]<b style="margin: 20px;">CLR</b> (def=0x0)    //    Timer Clear
</li>
<li class="content">
[4:5]<b style="margin: 20px;">MODE</b> (def=0x0)    //    Count mode
</li>
<li class="content">
[6:7]<b style="margin: 20px;">DIV</b> (def=0x0)    //    Divider
</li>
<li class="content">
[8]<b style="margin: 20px;">CLKSEL</b> (def=0x0)    //    Clock Source Select
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x30002004<b style="margin: 20px;">COUNT</b>//   Current value timer register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">VAL</b> (def=0x0)    //    
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x30002008<b style="margin: 20px;">IM</b>//   Interrupt mask register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">TMR</b> (def=0x0)    //    Timer Interrupt Enable
</li>
<li class="content">
[1]<b style="margin: 20px;">CAP0</b> (def=0x0)    //    Capcom0 Interrupt Enable
</li>
<li class="content">
[2]<b style="margin: 20px;">CAP1</b> (def=0x0)    //    Capcom1 Interrupt Enable
</li>
<li class="content">
[3]<b style="margin: 20px;">CAP2</b> (def=0x0)    //    Capcom2 Interrupt Enable
</li>
<li class="content">
[4]<b style="margin: 20px;">CAP3</b> (def=0x0)    //    Capcom3 Interrupt Enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x3000200C<b style="margin: 20px;">RIS</b>//   Raw Interrupt Status register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">TMR</b> (def=0x0)    //    Timer Interrupt Status
</li>
<li class="content">
[1]<b style="margin: 20px;">CAP0</b> (def=0x0)    //    Capcom0 Interrupt Status
</li>
<li class="content">
[2]<b style="margin: 20px;">CAP1</b> (def=0x0)    //    Capcom1 Interrupt Status
</li>
<li class="content">
[3]<b style="margin: 20px;">CAP2</b> (def=0x0)    //    Capcom2 Interrupt Status
</li>
<li class="content">
[4]<b style="margin: 20px;">CAP3</b> (def=0x0)    //    Capcom3 Interrupt Status
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x30002010<b style="margin: 20px;">MIS</b>//   Masked Interrupt Status register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">TMR</b> (def=0x0)    //    Timer Interrupt Status
</li>
<li class="content">
[1]<b style="margin: 20px;">CAP0</b> (def=0x0)    //    Capcom0 Interrupt Status
</li>
<li class="content">
[2]<b style="margin: 20px;">CAP1</b> (def=0x0)    //    Capcom1 Interrupt Status
</li>
<li class="content">
[3]<b style="margin: 20px;">CAP2</b> (def=0x0)    //    Capcom2 Interrupt Status
</li>
<li class="content">
[4]<b style="margin: 20px;">CAP3</b> (def=0x0)    //    Capcom3 Interrupt Status
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x30002014<b style="margin: 20px;">IC</b>//   Clear Interrupt Status register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">TMR</b> (def=0x0)    //    Timer Interrupt Clear
</li>
<li class="content">
[1]<b style="margin: 20px;">CAP0</b> (def=0x0)    //    Capcom0 Interrupt Clear
</li>
<li class="content">
[2]<b style="margin: 20px;">CAP1</b> (def=0x0)    //    Capcom1 Interrupt Clear
</li>
<li class="content">
[3]<b style="margin: 20px;">CAP2</b> (def=0x0)    //    Capcom2 Interrupt Clear
</li>
<li class="content">
[4]<b style="margin: 20px;">CAP3</b> (def=0x0)    //    Capcom3 Interrupt Clear
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x30002038<b style="margin: 20px;">DMA_IM</b>//   DMA request mask register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">TMR</b> (def=0x0)    //    Timer DMA Request Enable
</li>
<li class="content">
[1]<b style="margin: 20px;">CAP0</b> (def=0x0)    //    Capcom0 DMA Request Enable
</li>
<li class="content">
[2]<b style="margin: 20px;">CAP1</b> (def=0x0)    //    Capcom1 DMA Request Enable
</li>
<li class="content">
[3]<b style="margin: 20px;">CAP2</b> (def=0x0)    //    Capcom2 DMA Request Enable
</li>
<li class="content">
[4]<b style="margin: 20px;">CAP3</b> (def=0x0)    //    Capcom3 DMA Request Enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x3000203C<b style="margin: 20px;">ADC_IM</b>//   ADC request mask register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">TMR</b> (def=0x0)    //    Timer ADC Request Enable
</li>
<li class="content">
[1]<b style="margin: 20px;">CAP0</b> (def=0x0)    //    Capcom0 ADC Request Enable
</li>
<li class="content">
[2]<b style="margin: 20px;">CAP1</b> (def=0x0)    //    Capcom1 ADC Request Enable
</li>
<li class="content">
[3]<b style="margin: 20px;">CAP2</b> (def=0x0)    //    Capcom2 ADC Request Enable
</li>
<li class="content">
[4]<b style="margin: 20px;">CAP3</b> (def=0x0)    //    Capcom3 ADC Request Enable
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[8]  <b>TMR1</b>    //    Timer 1 interrupt</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x30003000<b style="margin: 20px;">TMR2</b>// </summary>
<ul>
<li class="content"><details><summary>0x30003000<b style="margin: 20px;">CTRL</b>//   Timer control register</summary>
<ul>
<li class="content">
[2]<b style="margin: 20px;">CLR</b> (def=0x0)    //    Timer Clear
</li>
<li class="content">
[4:5]<b style="margin: 20px;">MODE</b> (def=0x0)    //    Count mode
</li>
<li class="content">
[6:7]<b style="margin: 20px;">DIV</b> (def=0x0)    //    Divider
</li>
<li class="content">
[8]<b style="margin: 20px;">CLKSEL</b> (def=0x0)    //    Clock Source Select
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x30003004<b style="margin: 20px;">COUNT</b>//   Current value timer register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">VAL</b> (def=0x0)    //    
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x30003008<b style="margin: 20px;">IM</b>//   Interrupt mask register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">TMR</b> (def=0x0)    //    Timer Interrupt Enable
</li>
<li class="content">
[1]<b style="margin: 20px;">CAP0</b> (def=0x0)    //    Capcom0 Interrupt Enable
</li>
<li class="content">
[2]<b style="margin: 20px;">CAP1</b> (def=0x0)    //    Capcom1 Interrupt Enable
</li>
<li class="content">
[3]<b style="margin: 20px;">CAP2</b> (def=0x0)    //    Capcom2 Interrupt Enable
</li>
<li class="content">
[4]<b style="margin: 20px;">CAP3</b> (def=0x0)    //    Capcom3 Interrupt Enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x3000300C<b style="margin: 20px;">RIS</b>//   Raw Interrupt Status register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">TMR</b> (def=0x0)    //    Timer Interrupt Status
</li>
<li class="content">
[1]<b style="margin: 20px;">CAP0</b> (def=0x0)    //    Capcom0 Interrupt Status
</li>
<li class="content">
[2]<b style="margin: 20px;">CAP1</b> (def=0x0)    //    Capcom1 Interrupt Status
</li>
<li class="content">
[3]<b style="margin: 20px;">CAP2</b> (def=0x0)    //    Capcom2 Interrupt Status
</li>
<li class="content">
[4]<b style="margin: 20px;">CAP3</b> (def=0x0)    //    Capcom3 Interrupt Status
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x30003010<b style="margin: 20px;">MIS</b>//   Masked Interrupt Status register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">TMR</b> (def=0x0)    //    Timer Interrupt Status
</li>
<li class="content">
[1]<b style="margin: 20px;">CAP0</b> (def=0x0)    //    Capcom0 Interrupt Status
</li>
<li class="content">
[2]<b style="margin: 20px;">CAP1</b> (def=0x0)    //    Capcom1 Interrupt Status
</li>
<li class="content">
[3]<b style="margin: 20px;">CAP2</b> (def=0x0)    //    Capcom2 Interrupt Status
</li>
<li class="content">
[4]<b style="margin: 20px;">CAP3</b> (def=0x0)    //    Capcom3 Interrupt Status
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x30003014<b style="margin: 20px;">IC</b>//   Clear Interrupt Status register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">TMR</b> (def=0x0)    //    Timer Interrupt Clear
</li>
<li class="content">
[1]<b style="margin: 20px;">CAP0</b> (def=0x0)    //    Capcom0 Interrupt Clear
</li>
<li class="content">
[2]<b style="margin: 20px;">CAP1</b> (def=0x0)    //    Capcom1 Interrupt Clear
</li>
<li class="content">
[3]<b style="margin: 20px;">CAP2</b> (def=0x0)    //    Capcom2 Interrupt Clear
</li>
<li class="content">
[4]<b style="margin: 20px;">CAP3</b> (def=0x0)    //    Capcom3 Interrupt Clear
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x30003038<b style="margin: 20px;">DMA_IM</b>//   DMA request mask register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">TMR</b> (def=0x0)    //    Timer DMA Request Enable
</li>
<li class="content">
[1]<b style="margin: 20px;">CAP0</b> (def=0x0)    //    Capcom0 DMA Request Enable
</li>
<li class="content">
[2]<b style="margin: 20px;">CAP1</b> (def=0x0)    //    Capcom1 DMA Request Enable
</li>
<li class="content">
[3]<b style="margin: 20px;">CAP2</b> (def=0x0)    //    Capcom2 DMA Request Enable
</li>
<li class="content">
[4]<b style="margin: 20px;">CAP3</b> (def=0x0)    //    Capcom3 DMA Request Enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x3000303C<b style="margin: 20px;">ADC_IM</b>//   ADC request mask register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">TMR</b> (def=0x0)    //    Timer ADC Request Enable
</li>
<li class="content">
[1]<b style="margin: 20px;">CAP0</b> (def=0x0)    //    Capcom0 ADC Request Enable
</li>
<li class="content">
[2]<b style="margin: 20px;">CAP1</b> (def=0x0)    //    Capcom1 ADC Request Enable
</li>
<li class="content">
[3]<b style="margin: 20px;">CAP2</b> (def=0x0)    //    Capcom2 ADC Request Enable
</li>
<li class="content">
[4]<b style="margin: 20px;">CAP3</b> (def=0x0)    //    Capcom3 ADC Request Enable
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[9]  <b>TMR2</b>    //    Timer 2 interrupt</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x30000000<b style="margin: 20px;">TMR32</b>// TMR 32-bit controller registers</summary>
<ul>
<li class="content"><details><summary>0x30000000<b style="margin: 20px;">CTRL</b>//   Timer control register</summary>
<ul>
<li class="content">
[2]<b style="margin: 20px;">CLR</b> (def=0x0)    //    Timer Clear
</li>
<li class="content">
[4:5]<b style="margin: 20px;">MODE</b> (def=0x0)    //    Count mode
</li>
<li class="content">
[6:7]<b style="margin: 20px;">DIV</b> (def=0x0)    //    Divider
</li>
<li class="content">
[8]<b style="margin: 20px;">CLKSEL</b> (def=0x0)    //    Clock Source Select
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x30000004<b style="margin: 20px;">COUNT</b>//   Current value timer register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">VAL</b> (def=0x0)    //    
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x30000008<b style="margin: 20px;">IM</b>//   Interrupt mask register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">TMR</b> (def=0x0)    //    Timer Interrupt Enable
</li>
<li class="content">
[1]<b style="margin: 20px;">CAP0</b> (def=0x0)    //    Capcom0 Interrupt Enable
</li>
<li class="content">
[2]<b style="margin: 20px;">CAP1</b> (def=0x0)    //    Capcom1 Interrupt Enable
</li>
<li class="content">
[3]<b style="margin: 20px;">CAP2</b> (def=0x0)    //    Capcom2 Interrupt Enable
</li>
<li class="content">
[4]<b style="margin: 20px;">CAP3</b> (def=0x0)    //    Capcom3 Interrupt Enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x3000000C<b style="margin: 20px;">RIS</b>//   Raw Interrupt Status register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">TMR</b> (def=0x0)    //    Timer Interrupt Status
</li>
<li class="content">
[1]<b style="margin: 20px;">CAP0</b> (def=0x0)    //    Capcom0 Interrupt Status
</li>
<li class="content">
[2]<b style="margin: 20px;">CAP1</b> (def=0x0)    //    Capcom1 Interrupt Status
</li>
<li class="content">
[3]<b style="margin: 20px;">CAP2</b> (def=0x0)    //    Capcom2 Interrupt Status
</li>
<li class="content">
[4]<b style="margin: 20px;">CAP3</b> (def=0x0)    //    Capcom3 Interrupt Status
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x30000010<b style="margin: 20px;">MIS</b>//   Masked Interrupt Status register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">TMR</b> (def=0x0)    //    Timer Interrupt Status
</li>
<li class="content">
[1]<b style="margin: 20px;">CAP0</b> (def=0x0)    //    Capcom0 Interrupt Status
</li>
<li class="content">
[2]<b style="margin: 20px;">CAP1</b> (def=0x0)    //    Capcom1 Interrupt Status
</li>
<li class="content">
[3]<b style="margin: 20px;">CAP2</b> (def=0x0)    //    Capcom2 Interrupt Status
</li>
<li class="content">
[4]<b style="margin: 20px;">CAP3</b> (def=0x0)    //    Capcom3 Interrupt Status
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x30000014<b style="margin: 20px;">IC</b>//   Clear Interrupt Status register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">TMR</b> (def=0x0)    //    Timer Interrupt Clear
</li>
<li class="content">
[1]<b style="margin: 20px;">CAP0</b> (def=0x0)    //    Capcom0 Interrupt Clear
</li>
<li class="content">
[2]<b style="margin: 20px;">CAP1</b> (def=0x0)    //    Capcom1 Interrupt Clear
</li>
<li class="content">
[3]<b style="margin: 20px;">CAP2</b> (def=0x0)    //    Capcom2 Interrupt Clear
</li>
<li class="content">
[4]<b style="margin: 20px;">CAP3</b> (def=0x0)    //    Capcom3 Interrupt Clear
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x30000038<b style="margin: 20px;">DMA_IM</b>//   DMA request mask register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">TMR</b> (def=0x0)    //    Timer DMA Request Enable
</li>
<li class="content">
[1]<b style="margin: 20px;">CAP0</b> (def=0x0)    //    Capcom0 DMA Request Enable
</li>
<li class="content">
[2]<b style="margin: 20px;">CAP1</b> (def=0x0)    //    Capcom1 DMA Request Enable
</li>
<li class="content">
[3]<b style="margin: 20px;">CAP2</b> (def=0x0)    //    Capcom2 DMA Request Enable
</li>
<li class="content">
[4]<b style="margin: 20px;">CAP3</b> (def=0x0)    //    Capcom3 DMA Request Enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x3000003C<b style="margin: 20px;">ADC_IM</b>//   ADC request mask register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">TMR</b> (def=0x0)    //    Timer ADC Request Enable
</li>
<li class="content">
[1]<b style="margin: 20px;">CAP0</b> (def=0x0)    //    Capcom0 ADC Request Enable
</li>
<li class="content">
[2]<b style="margin: 20px;">CAP1</b> (def=0x0)    //    Capcom1 ADC Request Enable
</li>
<li class="content">
[3]<b style="margin: 20px;">CAP2</b> (def=0x0)    //    Capcom2 ADC Request Enable
</li>
<li class="content">
[4]<b style="margin: 20px;">CAP3</b> (def=0x0)    //    Capcom3 ADC Request Enable
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x30004000<b style="margin: 20px;">TRNG</b>// Random Number Generators (TRNG) control registers</summary>
<ul>
<li class="content"><details><summary>0x30004000<b style="margin: 20px;">CR</b>//   Control register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">START</b> (def=0x0)    //    Start/enable the NDRNG
</li>
<li class="content">
[1]<b style="margin: 20px;">LFSR</b> (def=0x0)    //    Select between the NDRNG with asynchronous free running oscillators (when 0) and the Pseudo-Random 
</li>
<li class="content">
[2]<b style="margin: 20px;">TESTEN</b> (def=0x0)    //    Select input for conditioning function and continuous tests: 0: Noise source (normal mode) 1: Test 
</li>
<li class="content">
[3]<b style="margin: 20px;">CONDBYPASS</b> (def=0x0)    //    0: Conditioning function is used (normal mode); 1: Conditioning function is bypassed (to observe en
</li>
<li class="content">
[4]<b style="margin: 20px;">TFAILINTEN</b> (def=0x0)    //    Enable interrupt if any of the health test fails
</li>
<li class="content">
[7]<b style="margin: 20px;">FFULLINTEN</b> (def=0x0)    //    Enable interrupt if FIFO is full
</li>
<li class="content">
[8]<b style="margin: 20px;">SOFTRST</b> (def=0x0)    //    Datapath content 2ush and control FSM reset: 0: Normal mode; 1: Datapath components - the health te
</li>
<li class="content">
[11]<b style="margin: 20px;">FORCEROS</b> (def=0x0)    //    Force oscillators to run when FIFO is full
</li>
<li class="content">
[12]<b style="margin: 20px;">IGNORHTF</b> (def=0x0)    //    Results of the health tests during start-up and online test do not affect the control FSM state. It
</li>
<li class="content">
[16:19]<b style="margin: 20px;">COUNTBLOCK</b> (def=0x0)    //    Number of 128-bit blocks used in conditioning (AES-CBC-MAC) post-processing. Zero value is not allo
</li>
<li class="content">
[20]<b style="margin: 20px;">FIFOFILLST</b> (def=0x0)    //    Enable write of the samples in the FIFO during start-up
</li>
<li class="content">
[21]<b style="margin: 20px;">REPTSTDIS</b> (def=0x0)    //    All repetition tests (each share) are disabled via this single bit
</li>
<li class="content">
[22]<b style="margin: 20px;">PROPTSTDIS</b> (def=0x0)    //    All proportion tests (each share) are disabled via this single bit
</li>
<li class="content">
[23:24]<b style="margin: 20px;">AUTOCORRDIS</b> (def=0x0)    //    Disable speci1c delay(s) check in auto-correlation test - same RO: x1: vs. the following sample of 
</li>
<li class="content">
[27:29]<b style="margin: 20px;">CORRTSTDIS</b> (def=0x0)    //    Disable speci1c delay(s) check in correlation test - different ROs: xx1: vs. the same sample of the
</li>
<li class="content">
[30:31]<b style="margin: 20px;">BLENDMETHOD</b> (def=0x0)    //    Select blending method: 00: Concatenation; 01: XOR_LEVEL_1; 10: XOR_LEVEL_2; 11: VON-NEUMANN debias
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x30004004<b style="margin: 20px;">FIFOLEV</b>//   FIFOLevel register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">VAL</b> (def=0x0)    //    Number of 32 bits words of random available in the FIFO. Any write to this register clears the Fifo
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x30004008<b style="margin: 20px;">FIFOTHR</b>//   FIFOThreshold register</summary>
<ul>
<li class="content">
[0:6]<b style="margin: 20px;">VAL</b> (def=0x0)    //    FIFO level below which the module starts to refill the FIFO, expressed in number of 128bit blocks.
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x3000400C<b style="margin: 20px;">FIFODEP</b>//   FIFODepth register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">VAL</b> (def=0x0)    //    Maximum number of 32 bits words that can be stored in the FIFO
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x30004020<b style="margin: 20px;">TESTDATA</b>//   Test data register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">VAL</b> (def=0x0)    //    Test data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x30004024<b style="margin: 20px;">REPTSTCUTOFF</b>//   Cut-off value for the repetition tests register</summary>
<ul>
<li class="content">
[0:5]<b style="margin: 20px;">VAL</b> (def=0x0)    //    Cut-off value for the repetition tests
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x30004028<b style="margin: 20px;">PROPTESTCUTOFF</b>//   Proportion test cut-off value register</summary>
<ul>
<li class="content">
[0:8]<b style="margin: 20px;">VAL</b> (def=0x0)    //    Proportion test cut-off value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x3000402C<b style="margin: 20px;">LFSRSEED</b>//   LFSRSeed register</summary>
<ul>
<li class="content">
[0:23]<b style="margin: 20px;">SEED</b> (def=0x0)    //    LFSR initialization value
</li>
<li class="content">
[24:25]<b style="margin: 20px;">SEL</b> (def=0x0)    //    Share index for which initialization value should be used
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x30004030<b style="margin: 20px;">STAT</b>//   Status register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">DATABUSYTEST</b> (def=0x0)    //    High when data written to TestData register is being processed
</li>
<li class="content">
[1:3]<b style="margin: 20px;">STATE</b> (def=0x0)    //    State of the control FSM
</li>
<li class="content">
[4]<b style="margin: 20px;">REPTESTFAIL</b> (def=0x0)    //    NIST Repetition test(s) failure
</li>
<li class="content">
[5]<b style="margin: 20px;">PROPTESTFAIL</b> (def=0x0)    //    NIST Proportion test(s) failure
</li>
<li class="content">
[6]<b style="margin: 20px;">ANYTESTFAIL</b> (def=0x0)    //    Any of the enabled health tests is failing
</li>
<li class="content">
[7]<b style="margin: 20px;">FIFOFULL</b> (def=0x0)    //    FIFO full status
</li>
<li class="content">
[10]<b style="margin: 20px;">STARTUPFAIL</b> (def=0x0)    //    Start-up test(s) failure
</li>
<li class="content">
[12:15]<b style="margin: 20px;">REPTSTFAILSH</b> (def=0x0)    //    NIST Repetition test failure per share
</li>
<li class="content">
[16:19]<b style="margin: 20px;">PRTSTFAILSH</b> (def=0x0)    //    NIST Proportion test failure per share
</li>
<li class="content">
[20]<b style="margin: 20px;">CONDSLOW</b> (def=0x0)    //    Conditioning consumes data slower than they are provided to it
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x30004034<b style="margin: 20px;">WARMPERIOD</b>//   WarmupPeriod register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">VAL</b> (def=0x0)    //    Number of clock cycles to wait during warm-up sequence
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x30004038<b style="margin: 20px;">DISOSC</b>//   DisableOsc registers</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">VAL</b> (def=0x0)    //    Disable oscillator rings 0 to size-1
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x30004044<b style="margin: 20px;">SAMPERIOD</b>//   SamplingPeriod register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">VAL</b> (def=0x0)    //    Number of clock cycles to wait between sampling moments
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x30004058<b style="margin: 20px;">HWCFG</b>//   HW Configuration register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">INVCOUNT</b> (def=0x0)    //    Generic g_NbOfInverters value
</li>
<li class="content">
[8:11]<b style="margin: 20px;">AUTOCORRTEST</b> (def=0x0)    //    Generic g_Log2NbOfAutoCorrTestsPerShare value
</li>
<li class="content">
[12:15]<b style="margin: 20px;">FIFODEP</b> (def=0x0)    //    Generic g_Log2FifoDepth value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x3000405C<b style="margin: 20px;">COOLDPERIOD</b>//   CooldownPeriod register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">VAL</b> (def=0x0)    //    Number of clock cycles to wait during cool-down sequence
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x30004060<b style="margin: 20px;">AUTOCORRTESTCUTOFF0</b>//   AutoCorrTestCutoff register 0</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">ZEROCUTOFF</b> (def=0x0)    //    Auto-correlation test cut-off value for delay of 0 samples
</li>
<li class="content">
[16:31]<b style="margin: 20px;">ONECUTOFF</b> (def=0x0)    //    Auto-correlation test cut-off value for delay of +1 sample
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x30004064<b style="margin: 20px;">AUTOCORRTESTCUTOFF1</b>//   AutoCorrTestCutoff register 1</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">TWOCUTOFF</b> (def=0x0)    //    Auto-correlation test cut-off value for delay +2 samples
</li>
<li class="content">
[16:31]<b style="margin: 20px;">THREECUTOFF</b> (def=0x0)    //    Auto-correlation test cut-off value for delay +3 samples
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x30004068<b style="margin: 20px;">CORRTESTCUTOFF0</b>//   CorrTestCutoff register 0</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">ZEROCUTOFF</b> (def=0x0)    //    Correlation test cut-off value for time shift/delay of 0 samples
</li>
<li class="content">
[16:31]<b style="margin: 20px;">ONECUTOFF</b> (def=0x0)    //    Correlation test cut-off value for time shift/delay of +/-1 sample
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x3000406C<b style="margin: 20px;">CORRTESTCUTOFF1</b>//   CorrTestCutoff register 1</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">TWOCUTOFF</b> (def=0x0)    //    Correlation test cut-off value for time shift/delay of +/-2 samples
</li>
<li class="content">
[16:31]<b style="margin: 20px;">THREECUTOFF</b> (def=0x0)    //    Correlation test cut-off value for time shift/delay of +/-3 samples
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x30004070<b style="margin: 20px;">AUTOCORRTESTFAILED</b>//   AutoCorrTestFailed register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">VAL</b> (def=0x0)    //    Auto-correlation test failing ring(s)
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x30004074<b style="margin: 20px;">CORRTESTFAILED</b>//   CorrTestFailed register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">VAL</b> (def=0x0)    //    Correlation test failing rings
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x3000407C<b style="margin: 20px;">HWVERSION</b>//   HW Version register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">HWVER</b> (def=0x0)    //    
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[28]  <b>TRNG</b>    //    TRNG interrupt</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x20030000<b style="margin: 20px;">CRC0</b>// CRC controller registers</summary>
<ul>
<li class="content"><details><summary>0x20030000<b style="margin: 20px;">DR</b>//   CRC Data register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">VAL</b> (def=0x0)    //    Data register
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x20030004<b style="margin: 20px;">POST</b>//   CRC post register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">VAL</b> (def=0x0)    //    Post-processing CRC value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x20030008<b style="margin: 20px;">CR</b>//   CRC control register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">RESET</b> (def=0x0)    //    RESET bit
</li>
<li class="content">
[1]<b style="margin: 20px;">MODE</b> (def=0x0)    //    Mode calc CRC
</li>
<li class="content">
[2]<b style="margin: 20px;">XOROUT</b> (def=0x0)    //    XOR for data out
</li>
<li class="content">
[3:4]<b style="margin: 20px;">POLYSIZE</b> (def=0x0)    //    Polynomial size. These bits control the size of the polynomial 
</li>
<li class="content">
[5:6]<b style="margin: 20px;">REV_IN</b> (def=0x0)    //    Reverse input data. These bits control the reversal of the bit order of the input data
</li>
<li class="content">
[7]<b style="margin: 20px;">REV_OUT</b> (def=0x0)    //    Reverse output data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x2003000C<b style="margin: 20px;">INIT</b>//   CRC initial value register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">VAL</b> (def=0x0)    //    Initial CRC value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x20030010<b style="margin: 20px;">POL</b>//   CRC polynomial register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">VAL</b> (def=0x0)    //    Programmable polynomial value
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x20031000<b style="margin: 20px;">CRC1</b>// </summary>
<ul>
<li class="content"><details><summary>0x20031000<b style="margin: 20px;">DR</b>//   CRC Data register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">VAL</b> (def=0x0)    //    Data register
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x20031004<b style="margin: 20px;">POST</b>//   CRC post register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">VAL</b> (def=0x0)    //    Post-processing CRC value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x20031008<b style="margin: 20px;">CR</b>//   CRC control register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">RESET</b> (def=0x0)    //    RESET bit
</li>
<li class="content">
[1]<b style="margin: 20px;">MODE</b> (def=0x0)    //    Mode calc CRC
</li>
<li class="content">
[2]<b style="margin: 20px;">XOROUT</b> (def=0x0)    //    XOR for data out
</li>
<li class="content">
[3:4]<b style="margin: 20px;">POLYSIZE</b> (def=0x0)    //    Polynomial size. These bits control the size of the polynomial 
</li>
<li class="content">
[5:6]<b style="margin: 20px;">REV_IN</b> (def=0x0)    //    Reverse input data. These bits control the reversal of the bit order of the input data
</li>
<li class="content">
[7]<b style="margin: 20px;">REV_OUT</b> (def=0x0)    //    Reverse output data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x2003100C<b style="margin: 20px;">INIT</b>//   CRC initial value register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">VAL</b> (def=0x0)    //    Initial CRC value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x20031010<b style="margin: 20px;">POL</b>//   CRC polynomial register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">VAL</b> (def=0x0)    //    Programmable polynomial value
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x20032000<b style="margin: 20px;">HASH</b>// HASH controller registers</summary>
<ul>
<li class="content"><details><summary>0x20032000<b style="margin: 20px;">CR</b>//   Control register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">INIT</b> (def=0x0)    //    Initialize message digest calculation
</li>
<li class="content">
[1]<b style="margin: 20px;">MODE</b> (def=0x0)    //    Mode selection
</li>
<li class="content">
[2]<b style="margin: 20px;">LKEY</b> (def=0x0)    //    Long key selection
</li>
<li class="content">
[3]<b style="margin: 20px;">SAMK</b> (def=0x0)    //    Same key option
</li>
<li class="content">
[4:5]<b style="margin: 20px;">DATATYPE</b> (def=0x0)    //    Datatype selection
</li>
<li class="content">
[6]<b style="margin: 20px;">DMAE</b> (def=0x0)    //    DMA enable
</li>
<li class="content">
[7]<b style="margin: 20px;">MDMAT</b> (def=0x0)    //    Multiple DMA transfers
</li>
<li class="content">
[8:11]<b style="margin: 20px;">NBW</b> (def=0x0)    //    Number of words already pushed
</li>
<li class="content">
[12]<b style="margin: 20px;">DINNE</b> (def=0x0)    //    DIN not empty
</li>
<li class="content">
[14:15]<b style="margin: 20px;">ALGO</b> (def=0x0)    //    Algorithm selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x20032004<b style="margin: 20px;">DATAIN</b>//   Data input register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">VAL</b> (def=0x0)    //    Data input
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x20032008<b style="margin: 20px;">STR</b>//   Start register</summary>
<ul>
<li class="content">
[0:4]<b style="margin: 20px;">NBLW</b> (def=0x0)    //    Number of valid bits in the last word of the message
</li>
<li class="content">
[8]<b style="margin: 20px;">DCAL</b> (def=0x0)    //    Digest calculation
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x2003200C<b style="margin: 20px;">IMR</b>//   Interrupt enable register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">DINIE</b> (def=0x0)    //    Data input interrupt enable
</li>
<li class="content">
[1]<b style="margin: 20px;">DCIE</b> (def=0x0)    //    Digest calculation completion interrupt enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x20032010<b style="margin: 20px;">SR</b>//   Interrupt status register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">DINIS</b> (def=0x0)    //    Data input interrupt status
</li>
<li class="content">
[1]<b style="margin: 20px;">DCIS</b> (def=0x0)    //    Digest calculation completion interrupt status
</li>
<li class="content">
[2]<b style="margin: 20px;">DMAS</b> (def=0x0)    //    DMA status
</li>
<li class="content">
[3]<b style="margin: 20px;">BUSY</b> (def=0x0)    //    Busy bit
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x20020000<b style="margin: 20px;">CRYPTO</b>// Cryptographic module registers (AES_128, AES_256, Magma, Kuznechik algorithms)</summary>
<ul>
<li class="content"><details><summary>0x20020040<b style="margin: 20px;">IRQ_ENABLE</b>//   Interrupt enable register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">DONE</b> (def=0x0)    //    
</li>
<li class="content">
[1]<b style="margin: 20px;">WR_IGNORED</b> (def=0x0)    //    
</li>
<li class="content">
[2]<b style="margin: 20px;">DMA_DONE</b> (def=0x0)    //    
</li>
<li class="content">
[3]<b style="margin: 20px;">DMA_FAIL</b> (def=0x0)    //    
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x20020044<b style="margin: 20px;">CONTROL</b>//   Operation control register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">UPDATE_KEY</b> (def=0x0)    //    
</li>
<li class="content">
[1]<b style="margin: 20px;">START</b> (def=0x0)    //    
</li>
<li class="content">
[2]<b style="margin: 20px;">DIRECTION</b> (def=0x0)    //    
</li>
<li class="content">
[3:4]<b style="margin: 20px;">ALGORITHM</b> (def=0x0)    //    
</li>
<li class="content">
[5:6]<b style="margin: 20px;">MODE</b> (def=0x0)    //    
</li>
<li class="content">
[8]<b style="margin: 20px;">SELF_UPDATE</b> (def=0x0)    //    
</li>
<li class="content">
[9:10]<b style="margin: 20px;">GCM_PHASE</b> (def=0x0)    //    
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x20020048<b style="margin: 20px;">BASE_DESCRIPTOR</b>//   Register of address of base descriptor</summary>
<ul>
<li class="content">
[0:3]<b style="margin: 20px;">ZEROES</b> (def=0x0)    //    
</li>
<li class="content">
[4:31]<b style="margin: 20px;">ADDRESS</b> (def=0x0)    //    
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x2002004C<b style="margin: 20px;">DMA_CONTROL</b>//   DMA operations control register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">START</b> (def=0x0)    //    
</li>
<li class="content">
[1]<b style="margin: 20px;">BYTES_SWAP</b> (def=0x0)    //    
</li>
<li class="content">
[2]<b style="margin: 20px;">WORDS_SWAP</b> (def=0x0)    //    
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x20020050<b style="margin: 20px;">TERMINATE</b>//   Operation emergency terminate register (write of 0xD0 terminate current oeparation)</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">CODE</b> (def=0x0)    //    
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x20020060<b style="margin: 20px;">IRQ</b>//   Interrupts pending register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">DONE</b> (def=0x0)    //    
</li>
<li class="content">
[1]<b style="margin: 20px;">WR_IGNORED</b> (def=0x0)    //    
</li>
<li class="content">
[2]<b style="margin: 20px;">DMA_DONE</b> (def=0x0)    //    
</li>
<li class="content">
[3]<b style="margin: 20px;">DMA_FAIL</b> (def=0x0)    //    
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x20020080<b style="margin: 20px;">STATUS</b>//   Operation status register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">READY</b> (def=0x0)    //    
</li>
<li class="content">
[1]<b style="margin: 20px;">KEYS_READY</b> (def=0x0)    //    
</li>
<li class="content">
[2]<b style="margin: 20px;">OUT_VALID</b> (def=0x0)    //    
</li>
<li class="content">
[3]<b style="margin: 20px;">IRQ_PENDING</b> (def=0x0)    //    
</li>
<li class="content">
[4:7]<b style="margin: 20px;">KEYS_STORED</b> (def=0x0)    //    
</li>
<li class="content">
[8]<b style="margin: 20px;">DMA_ACTIVE</b> (def=0x0)    //    
</li>
<li class="content">
[9:11]<b style="margin: 20px;">AHB_ERROR</b> (def=0x0)    //    
</li>
<li class="content">
[12:15]<b style="margin: 20px;">BAD_DESCR</b> (def=0x0)    //    
</li>
<li class="content">
[16:27]<b style="margin: 20px;">DMA_COUNTER</b> (def=0x0)    //    
</li>
<li class="content">
[31]<b style="margin: 20px;">DMA_LAST</b> (def=0x0)    //    
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x20020084<b style="margin: 20px;">CURRENT_DESCRIPTOR</b>//   Register of address of current handling descriptor</summary>
<ul>
<li class="content">
[0:3]<b style="margin: 20px;">ZEROES</b> (def=0x0)    //    
</li>
<li class="content">
[4:31]<b style="margin: 20px;">ADDRESS</b> (def=0x0)    //    
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x20020088<b style="margin: 20px;">NEXT_DESCRIPTOR</b>//   Register of address of next descriptor</summary>
<ul>
<li class="content">
[0:3]<b style="margin: 20px;">ZEROES</b> (def=0x0)    //    
</li>
<li class="content">
[4:31]<b style="margin: 20px;">ADDRESS</b> (def=0x0)    //    
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x30011000<b style="margin: 20px;">TSENS</b>// Temperature sensor controller registers</summary>
<ul>
<li class="content"><details><summary>0x30011000<b style="margin: 20px;">CTRL</b>//   TSENS control register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">EN</b> (def=0x0)    //    Enable temperatire sensor
</li>
<li class="content">
[1]<b style="margin: 20px;">ADCSEL</b> (def=0x0)    //    ADC select
</li>
<li class="content">
[2]<b style="margin: 20px;">STYP</b> (def=0x0)    //    Sense type select
</li>
<li class="content">
[3]<b style="margin: 20px;">ISWAP</b> (def=0x0)    //    
</li>
<li class="content">
[4]<b style="margin: 20px;">ISEL</b> (def=0x0)    //    Current source
</li>
<li class="content">
[5]<b style="margin: 20px;">ZS</b> (def=0x0)    //    Zero sample for calibration
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x30010000<b style="margin: 20px;">ADCSAR</b>// ADC SAR control registers</summary>
<ul>
<li class="content"><details><summary>0x30010000<b style="margin: 20px;">SEQEN</b>//   Enable sequencer register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SEQEN0</b> (def=0x0)    //    Enable sequencer 0
</li>
<li class="content">
[1]<b style="margin: 20px;">SEQEN1</b> (def=0x0)    //    Enable sequencer 1
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x30010004<b style="margin: 20px;">SEQSYNC</b>//   Sequencer sync register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SYNC0</b> (def=0x0)    //    Enable sequencer 0 software sync
</li>
<li class="content">
[1]<b style="margin: 20px;">SYNC1</b> (def=0x0)    //    Enable sequencer 1 software sync
</li>
<li class="content">
[31]<b style="margin: 20px;">GSYNC</b> (def=0x0)    //    Sync all sequencers
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x30010008<b style="margin: 20px;">FSTAT</b>//   FIFO overflow status register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">OV0</b> (def=0x0)    //    Sequencer 0 FIFO overflow
</li>
<li class="content">
[1]<b style="margin: 20px;">OV1</b> (def=0x0)    //    Sequencer 1 FIFO overflow
</li>
<li class="content">
[8]<b style="margin: 20px;">UN0</b> (def=0x0)    //    Sequencer 0 FIFO underflow
</li>
<li class="content">
[9]<b style="margin: 20px;">UN1</b> (def=0x0)    //    Sequencer 1 FIFO underflow
</li>
<li class="content">
[16]<b style="margin: 20px;">DOV0</b> (def=0x0)    //    Sequencer 0 FIFO DMA request overflow
</li>
<li class="content">
[17]<b style="margin: 20px;">DOV1</b> (def=0x0)    //    Sequencer 1 FIFO DMA request overflow
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x3001000C<b style="margin: 20px;">BSTAT</b>//   Busy status register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SEQBUSY0</b> (def=0x0)    //    Sequencer 0 busy
</li>
<li class="content">
[1]<b style="margin: 20px;">SEQBUSY1</b> (def=0x0)    //    Sequencer 1 busy
</li>
<li class="content">
[16]<b style="margin: 20px;">ADCBUSY</b> (def=0x0)    //    ADC module conversion busy
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x30010010<b style="margin: 20px;">DCTRIG</b>//   Digital comparator output trigger status register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">TOS0</b> (def=0x0)    //    DC 0 output trigger status
</li>
<li class="content">
[1]<b style="margin: 20px;">TOS1</b> (def=0x0)    //    DC 1 output trigger status
</li>
<li class="content">
[2]<b style="margin: 20px;">TOS2</b> (def=0x0)    //    DC 2 output trigger status
</li>
<li class="content">
[3]<b style="margin: 20px;">TOS3</b> (def=0x0)    //    DC 3 output trigger status
</li>
<li class="content">
[4]<b style="margin: 20px;">TOS4</b> (def=0x0)    //    DC 4 output trigger status
</li>
<li class="content">
[5]<b style="margin: 20px;">TOS5</b> (def=0x0)    //    DC 5 output trigger status
</li>
<li class="content">
[6]<b style="margin: 20px;">TOS6</b> (def=0x0)    //    DC 6 output trigger status
</li>
<li class="content">
[7]<b style="margin: 20px;">TOS7</b> (def=0x0)    //    DC 7 output trigger status
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x30010014<b style="margin: 20px;">DCEV</b>//   Digital comparator compare event status register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">DCEV0</b> (def=0x0)    //    Digital compare event 0
</li>
<li class="content">
[1]<b style="margin: 20px;">DCEV1</b> (def=0x0)    //    Digital compare event 1
</li>
<li class="content">
[2]<b style="margin: 20px;">DCEV2</b> (def=0x0)    //    Digital compare event 2
</li>
<li class="content">
[3]<b style="margin: 20px;">DCEV3</b> (def=0x0)    //    Digital compare event 3
</li>
<li class="content">
[4]<b style="margin: 20px;">DCEV4</b> (def=0x0)    //    Digital compare event 4
</li>
<li class="content">
[5]<b style="margin: 20px;">DCEV5</b> (def=0x0)    //    Digital compare event 5
</li>
<li class="content">
[6]<b style="margin: 20px;">DCEV6</b> (def=0x0)    //    Digital compare event 6
</li>
<li class="content">
[7]<b style="margin: 20px;">DCEV7</b> (def=0x0)    //    Digital compare event 7
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x30010018<b style="margin: 20px;">CICNT</b>//   Interrupt counter clear control</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">ICNT0</b> (def=0x0)    //    Clear interrupt counter on sequencer 0 start
</li>
<li class="content">
[1]<b style="margin: 20px;">ICNT1</b> (def=0x0)    //    Clear interrupt counter on sequencer 1 start
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x3001001C<b style="margin: 20px;">EMUX</b>//   Sequencer start event selection register</summary>
<ul>
<li class="content">
[0:3]<b style="margin: 20px;">VAL</b> (def=0x0)    //    Select start event for sequencer 0
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x30010020<b style="margin: 20px;">RIS</b>//   Raw interrupt status register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SEQRIS0</b> (def=0x0)    //    Sequencer 0 raw interrupt status
</li>
<li class="content">
[1]<b style="margin: 20px;">SEQRIS1</b> (def=0x0)    //    Sequencer 1 raw interrupt status
</li>
<li class="content">
[8]<b style="margin: 20px;">DCRIS0</b> (def=0x0)    //    Raw interrupt status of Digital Comparator 0
</li>
<li class="content">
[9]<b style="margin: 20px;">DCRIS1</b> (def=0x0)    //    Raw interrupt status of Digital Comparator 1
</li>
<li class="content">
[10]<b style="margin: 20px;">DCRIS2</b> (def=0x0)    //    Raw interrupt status of Digital Comparator 2
</li>
<li class="content">
[11]<b style="margin: 20px;">DCRIS3</b> (def=0x0)    //    Raw interrupt status of Digital Comparator 3
</li>
<li class="content">
[12]<b style="margin: 20px;">DCRIS4</b> (def=0x0)    //    Raw interrupt status of Digital Comparator 4
</li>
<li class="content">
[13]<b style="margin: 20px;">DCRIS5</b> (def=0x0)    //    Raw interrupt status of Digital Comparator 5
</li>
<li class="content">
[14]<b style="margin: 20px;">DCRIS6</b> (def=0x0)    //    Raw interrupt status of Digital Comparator 6
</li>
<li class="content">
[15]<b style="margin: 20px;">DCRIS7</b> (def=0x0)    //    Raw interrupt status of Digital Comparator 7
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x30010024<b style="margin: 20px;">IM</b>//   Interrupt mask register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SEQIM0</b> (def=0x0)    //    Sequencer 0 interrupt mask
</li>
<li class="content">
[1]<b style="margin: 20px;">SEQIM1</b> (def=0x0)    //    Sequencer 1 interrupt mask
</li>
<li class="content">
[8]<b style="margin: 20px;">DCIM0</b> (def=0x0)    //    Interrupt mask of Digital Comparator 0
</li>
<li class="content">
[9]<b style="margin: 20px;">DCIM1</b> (def=0x0)    //    Interrupt mask of Digital Comparator 1
</li>
<li class="content">
[10]<b style="margin: 20px;">DCIM2</b> (def=0x0)    //    Interrupt mask of Digital Comparator 2
</li>
<li class="content">
[11]<b style="margin: 20px;">DCIM3</b> (def=0x0)    //    Interrupt mask of Digital Comparator 3
</li>
<li class="content">
[12]<b style="margin: 20px;">DCIM4</b> (def=0x0)    //    Interrupt mask of Digital Comparator 4
</li>
<li class="content">
[13]<b style="margin: 20px;">DCIM5</b> (def=0x0)    //    Interrupt mask of Digital Comparator 5
</li>
<li class="content">
[14]<b style="margin: 20px;">DCIM6</b> (def=0x0)    //    Interrupt mask of Digital Comparator 6
</li>
<li class="content">
[15]<b style="margin: 20px;">DCIM7</b> (def=0x0)    //    Interrupt mask of Digital Comparator 7
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x30010028<b style="margin: 20px;">MIS</b>//   Masked interrupt status and clear register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SEQMIS0</b> (def=0x0)    //    Sequencer 0 masked interrupt status
</li>
<li class="content">
[1]<b style="margin: 20px;">SEQMIS1</b> (def=0x0)    //    Sequencer 1 masked interrupt status 
</li>
<li class="content">
[8]<b style="margin: 20px;">DCMIS0</b> (def=0x0)    //    DC 0 masked interrupt status 
</li>
<li class="content">
[9]<b style="margin: 20px;">DCMIS1</b> (def=0x0)    //    DC 1 masked interrupt status 
</li>
<li class="content">
[10]<b style="margin: 20px;">DCMIS2</b> (def=0x0)    //    DC 2 masked interrupt status 
</li>
<li class="content">
[11]<b style="margin: 20px;">DCMIS3</b> (def=0x0)    //    DC 3 masked interrupt status 
</li>
<li class="content">
[12]<b style="margin: 20px;">DCMIS4</b> (def=0x0)    //    DC 4 masked interrupt status 
</li>
<li class="content">
[13]<b style="margin: 20px;">DCMIS5</b> (def=0x0)    //    DC 5 masked interrupt status 
</li>
<li class="content">
[14]<b style="margin: 20px;">DCMIS6</b> (def=0x0)    //    DC 6 masked interrupt status 
</li>
<li class="content">
[15]<b style="margin: 20px;">DCMIS7</b> (def=0x0)    //    DC 7 masked interrupt status 
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x3001002C<b style="margin: 20px;">IC</b>//   Interrupt clear register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SEQIC0</b> (def=0x0)    //    Sequencer 0 interrupt status clear
</li>
<li class="content">
[1]<b style="margin: 20px;">SEQIC1</b> (def=0x0)    //    Sequencer 1 interrupt status clear
</li>
<li class="content">
[8]<b style="margin: 20px;">DCIC0</b> (def=0x0)    //    DC 0 interrupt status clear
</li>
<li class="content">
[9]<b style="margin: 20px;">DCIC1</b> (def=0x0)    //    DC 1 interrupt status clear
</li>
<li class="content">
[10]<b style="margin: 20px;">DCIC2</b> (def=0x0)    //    DC 2 interrupt status clear
</li>
<li class="content">
[11]<b style="margin: 20px;">DCIC3</b> (def=0x0)    //    DC 3 interrupt status clear
</li>
<li class="content">
[12]<b style="margin: 20px;">DCIC4</b> (def=0x0)    //    DC 4 interrupt status clear
</li>
<li class="content">
[13]<b style="margin: 20px;">DCIC5</b> (def=0x0)    //    DC 5 interrupt status clear
</li>
<li class="content">
[14]<b style="margin: 20px;">DCIC6</b> (def=0x0)    //    DC 6 interrupt status clear
</li>
<li class="content">
[15]<b style="margin: 20px;">DCIC7</b> (def=0x0)    //    DC 7 interrupt status clear
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x30010540<b style="margin: 20px;">ACTL</b>//   ADC module control register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">ADCEN</b> (def=0x0)    //    Enable ADC module
</li>
<li class="content">
[1]<b style="margin: 20px;">ADCRDY</b> (def=0x0)    //    ADC ready for conversions
</li>
<li class="content">
[4:5]<b style="margin: 20px;">SELRES</b> (def=0x0)    //    ADC resolution select
</li>
<li class="content">
[8]<b style="margin: 20px;">CALEN</b> (def=0x0)    //    
</li>
<li class="content">
[9]<b style="margin: 20px;">CALLOAD</b> (def=0x0)    //    
</li>
<li class="content">
[10]<b style="margin: 20px;">CALSTART</b> (def=0x0)    //    
</li>
<li class="content">
[11]<b style="margin: 20px;">CALBUSY</b> (def=0x0)    //    Enable ADC internal calibration
</li>
<li class="content">
[16:22]<b style="margin: 20px;">CALIN</b> (def=0x0)    //    ADC calibration input value
</li>
<li class="content">
[24:30]<b style="margin: 20px;">CALOUT</b> (def=0x0)    //    ADC calibration output value
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x30012000<b style="margin: 20px;">ADCSD</b>// ADC SAR control registers</summary>
<ul>
<li class="content"><details><summary>0x30012000<b style="margin: 20px;">CTRL</b>//   Enable sequencer register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">ENB</b> (def=0x0)    //    reserved
</li>
<li class="content">
[1]<b style="margin: 20px;">PUREF</b> (def=0x0)    //    reserved
</li>
<li class="content">
[4]<b style="margin: 20px;">RST</b> (def=0x0)    //    reserved
</li>
<li class="content">
[5]<b style="margin: 20px;">SFRST</b> (def=0x0)    //    reserved
</li>
<li class="content">
[8:9]<b style="margin: 20px;">DR</b> (def=0x0)    //    reserved
</li>
<li class="content">
[12:14]<b style="margin: 20px;">MDC</b> (def=0x0)    //    reserved
</li>
<li class="content">
[16:18]<b style="margin: 20px;">WTCYC</b> (def=0x0)    //    reserved
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x30012004<b style="margin: 20px;">MODE</b>//   Sequencer sync register</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">CH0</b> (def=0x0)    //    Inverce input data on Chanel0
</li>
<li class="content">
[4:5]<b style="margin: 20px;">CH1</b> (def=0x0)    //    Inverce input data on Chanel4
</li>
<li class="content">
[8:9]<b style="margin: 20px;">CH2</b> (def=0x0)    //    reserved
</li>
<li class="content">
[12:13]<b style="margin: 20px;">CH3</b> (def=0x0)    //    reserved
</li>
<li class="content">
[16:17]<b style="margin: 20px;">CH4</b> (def=0x0)    //    reserved
</li>
<li class="content">
[20:21]<b style="margin: 20px;">CH5</b> (def=0x0)    //    reserved
</li>
<li class="content">
[24:25]<b style="margin: 20px;">CH6</b> (def=0x0)    //    reserved
</li>
<li class="content">
[28:29]<b style="margin: 20px;">CH7</b> (def=0x0)    //    reserved
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x30012008<b style="margin: 20px;">AMPL</b>//   Chanel amplifier register</summary>
<ul>
<li class="content">
[0:2]<b style="margin: 20px;">CH0</b> (def=0x0)    //    Amplifying for Chanel0
</li>
<li class="content">
[4:6]<b style="margin: 20px;">CH1</b> (def=0x0)    //    Amplifying for Chanel1
</li>
<li class="content">
[8:10]<b style="margin: 20px;">CH2</b> (def=0x0)    //    Amplifying for Chanel2
</li>
<li class="content">
[12:14]<b style="margin: 20px;">CH3</b> (def=0x0)    //    Amplifying for Chanel3
</li>
<li class="content">
[16:18]<b style="margin: 20px;">CH4</b> (def=0x0)    //    Amplifying for Chanel4
</li>
<li class="content">
[20:22]<b style="margin: 20px;">CH5</b> (def=0x0)    //    Amplifying for Chanel5
</li>
<li class="content">
[24:26]<b style="margin: 20px;">CH6</b> (def=0x0)    //    Amplifying for Chanel6
</li>
<li class="content">
[28:30]<b style="margin: 20px;">CH7</b> (def=0x0)    //    Amplifying for Chanel7
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x3001200C<b style="margin: 20px;">ENB</b>//   Enable conversion register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">CH0</b> (def=0x0)    //    Enable conversion on Chanel0
</li>
<li class="content">
[1]<b style="margin: 20px;">CH1</b> (def=0x0)    //    Enable conversion on Chanel1
</li>
<li class="content">
[2]<b style="margin: 20px;">CH2</b> (def=0x0)    //    Enable conversion on Chanel2
</li>
<li class="content">
[3]<b style="margin: 20px;">CH3</b> (def=0x0)    //    Enable conversion on Chanel3
</li>
<li class="content">
[4]<b style="margin: 20px;">CH4</b> (def=0x0)    //    Enable conversion on Chanel4
</li>
<li class="content">
[5]<b style="margin: 20px;">CH5</b> (def=0x0)    //    Enable conversion on Chanel5
</li>
<li class="content">
[6]<b style="margin: 20px;">CH6</b> (def=0x0)    //    Enable conversion on Chanel6
</li>
<li class="content">
[7]<b style="margin: 20px;">CH7</b> (def=0x0)    //    Enable conversion on Chanel7
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x30012010<b style="margin: 20px;">DIFF</b>//   Enable differencial mode for channels</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">CH0</b> (def=0x0)    //    Enable conversion on Chanel0
</li>
<li class="content">
[1]<b style="margin: 20px;">CH1</b> (def=0x0)    //    Enable conversion on Chanel1
</li>
<li class="content">
[2]<b style="margin: 20px;">CH2</b> (def=0x0)    //    Enable conversion on Chanel2
</li>
<li class="content">
[3]<b style="margin: 20px;">CH3</b> (def=0x0)    //    Enable conversion on Chanel3
</li>
<li class="content">
[4]<b style="margin: 20px;">CH4</b> (def=0x0)    //    Enable conversion on Chanel4
</li>
<li class="content">
[5]<b style="margin: 20px;">CH5</b> (def=0x0)    //    Enable conversion on Chanel5
</li>
<li class="content">
[6]<b style="margin: 20px;">CH6</b> (def=0x0)    //    Enable conversion on Chanel6
</li>
<li class="content">
[7]<b style="margin: 20px;">CH7</b> (def=0x0)    //    Enable conversion on Chanel7
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x30012014<b style="margin: 20px;">READY</b>//   Ready for conversion result register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">CH0</b> (def=0x0)    //    Status of Chanel 0
</li>
<li class="content">
[1]<b style="margin: 20px;">CH1</b> (def=0x0)    //    Status of Chanel 1
</li>
<li class="content">
[2]<b style="margin: 20px;">CH2</b> (def=0x0)    //    Status of Chanel 2
</li>
<li class="content">
[3]<b style="margin: 20px;">CH3</b> (def=0x0)    //    Status of Chanel 3
</li>
<li class="content">
[4]<b style="margin: 20px;">CH4</b> (def=0x0)    //    Status of Chanel 4
</li>
<li class="content">
[5]<b style="margin: 20px;">CH5</b> (def=0x0)    //    Status of Chanel 5
</li>
<li class="content">
[6]<b style="margin: 20px;">CH6</b> (def=0x0)    //    Status of Chanel 6
</li>
<li class="content">
[7]<b style="margin: 20px;">CH7</b> (def=0x0)    //    Status of Chanel 7
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x30012018<b style="margin: 20px;">DATAUPD</b>//   Flag of successful conversion</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">CH0</b> (def=0x0)    //    
</li>
<li class="content">
[1]<b style="margin: 20px;">CH1</b> (def=0x0)    //    
</li>
<li class="content">
[2]<b style="margin: 20px;">CH2</b> (def=0x0)    //    
</li>
<li class="content">
[3]<b style="margin: 20px;">CH3</b> (def=0x0)    //    
</li>
<li class="content">
[4]<b style="margin: 20px;">CH4</b> (def=0x0)    //    
</li>
<li class="content">
[5]<b style="margin: 20px;">CH5</b> (def=0x0)    //    
</li>
<li class="content">
[6]<b style="margin: 20px;">CH6</b> (def=0x0)    //    
</li>
<li class="content">
[7]<b style="margin: 20px;">CH7</b> (def=0x0)    //    
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x3001201C<b style="margin: 20px;">IM</b>//   Interrupt mask</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">CH0</b> (def=0x0)    //    
</li>
<li class="content">
[1]<b style="margin: 20px;">CH1</b> (def=0x0)    //    
</li>
<li class="content">
[2]<b style="margin: 20px;">CH2</b> (def=0x0)    //    
</li>
<li class="content">
[3]<b style="margin: 20px;">CH3</b> (def=0x0)    //    
</li>
<li class="content">
[4]<b style="margin: 20px;">CH4</b> (def=0x0)    //    
</li>
<li class="content">
[5]<b style="margin: 20px;">CH5</b> (def=0x0)    //    
</li>
<li class="content">
[6]<b style="margin: 20px;">CH6</b> (def=0x0)    //    
</li>
<li class="content">
[7]<b style="margin: 20px;">CH7</b> (def=0x0)    //    
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x30012020<b style="margin: 20px;">MIS</b>//   Masked Interrupt Status</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">CH0</b> (def=0x0)    //    
</li>
<li class="content">
[1]<b style="margin: 20px;">CH1</b> (def=0x0)    //    
</li>
<li class="content">
[2]<b style="margin: 20px;">CH2</b> (def=0x0)    //    
</li>
<li class="content">
[3]<b style="margin: 20px;">CH3</b> (def=0x0)    //    
</li>
<li class="content">
[4]<b style="margin: 20px;">CH4</b> (def=0x0)    //    
</li>
<li class="content">
[5]<b style="margin: 20px;">CH5</b> (def=0x0)    //    
</li>
<li class="content">
[6]<b style="margin: 20px;">CH6</b> (def=0x0)    //    
</li>
<li class="content">
[7]<b style="margin: 20px;">CH7</b> (def=0x0)    //    
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x30012024<b style="margin: 20px;">IC</b>//   Interrupt Status Clear</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">CH0</b> (def=0x0)    //    
</li>
<li class="content">
[1]<b style="margin: 20px;">CH1</b> (def=0x0)    //    
</li>
<li class="content">
[2]<b style="margin: 20px;">CH2</b> (def=0x0)    //    
</li>
<li class="content">
[3]<b style="margin: 20px;">CH3</b> (def=0x0)    //    
</li>
<li class="content">
[4]<b style="margin: 20px;">CH4</b> (def=0x0)    //    
</li>
<li class="content">
[5]<b style="margin: 20px;">CH5</b> (def=0x0)    //    
</li>
<li class="content">
[6]<b style="margin: 20px;">CH6</b> (def=0x0)    //    
</li>
<li class="content">
[7]<b style="margin: 20px;">CH7</b> (def=0x0)    //    
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x28000000<b style="margin: 20px;">GPIOA</b>// GPIO control registers</summary>
<ul>
<li class="content"><details><summary>0x28000000<b style="margin: 20px;">DATA</b>//   Data Input register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">VAL</b> (def=0x0)    //    
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x28000004<b style="margin: 20px;">DATAOUT</b>//   Data output register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">VAL</b> (def=0x0)    //    
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x28000008<b style="margin: 20px;">DATAOUTSET</b>//   Data output set bits register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">PIN0</b> (def=0x0)    //    Data output set bit 0
</li>
<li class="content">
[1]<b style="margin: 20px;">PIN1</b> (def=0x0)    //    Data output set bit 1
</li>
<li class="content">
[2]<b style="margin: 20px;">PIN2</b> (def=0x0)    //    Data output set bit 2
</li>
<li class="content">
[3]<b style="margin: 20px;">PIN3</b> (def=0x0)    //    Data output set bit 3
</li>
<li class="content">
[4]<b style="margin: 20px;">PIN4</b> (def=0x0)    //    Data output set bit 4
</li>
<li class="content">
[5]<b style="margin: 20px;">PIN5</b> (def=0x0)    //    Data output set bit 5
</li>
<li class="content">
[6]<b style="margin: 20px;">PIN6</b> (def=0x0)    //    Data output set bit 6
</li>
<li class="content">
[7]<b style="margin: 20px;">PIN7</b> (def=0x0)    //    Data output set bit 7
</li>
<li class="content">
[8]<b style="margin: 20px;">PIN8</b> (def=0x0)    //    Data output set bit 8
</li>
<li class="content">
[9]<b style="margin: 20px;">PIN9</b> (def=0x0)    //    Data output set bit 9
</li>
<li class="content">
[10]<b style="margin: 20px;">PIN10</b> (def=0x0)    //    Data output set bit 10
</li>
<li class="content">
[11]<b style="margin: 20px;">PIN11</b> (def=0x0)    //    Data output set bit 11
</li>
<li class="content">
[12]<b style="margin: 20px;">PIN12</b> (def=0x0)    //    Data output set bit 12
</li>
<li class="content">
[13]<b style="margin: 20px;">PIN13</b> (def=0x0)    //    Data output set bit 13
</li>
<li class="content">
[14]<b style="margin: 20px;">PIN14</b> (def=0x0)    //    Data output set bit 14
</li>
<li class="content">
[15]<b style="margin: 20px;">PIN15</b> (def=0x0)    //    Data output set bit 15
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x2800000C<b style="margin: 20px;">DATAOUTCLR</b>//   Data output clear bits register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">VAL</b> (def=0x0)    //    Data output clear
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x28000010<b style="margin: 20px;">DATAOUTTGL</b>//   Data output toggle bits register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">VAL</b> (def=0x0)    //    Data output toggle
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x28000020<b style="margin: 20px;">PULLMODE</b>//   Select pull mode register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">PIN0</b> (def=0x0)    //    Select pull mode for pin 0
</li>
<li class="content">
[1]<b style="margin: 20px;">PIN1</b> (def=0x0)    //    Select pull mode for pin 1
</li>
<li class="content">
[2]<b style="margin: 20px;">PIN2</b> (def=0x0)    //    Select pull mode for pin 2
</li>
<li class="content">
[3]<b style="margin: 20px;">PIN3</b> (def=0x0)    //    Select pull mode for pin 3
</li>
<li class="content">
[4]<b style="margin: 20px;">PIN4</b> (def=0x0)    //    Select pull mode for pin 4
</li>
<li class="content">
[5]<b style="margin: 20px;">PIN5</b> (def=0x0)    //    Select pull mode for pin 5
</li>
<li class="content">
[6]<b style="margin: 20px;">PIN6</b> (def=0x0)    //    Select pull mode for pin 6
</li>
<li class="content">
[7]<b style="margin: 20px;">PIN7</b> (def=0x0)    //    Select pull mode for pin 7
</li>
<li class="content">
[8]<b style="margin: 20px;">PIN8</b> (def=0x0)    //    Select pull mode for pin 8
</li>
<li class="content">
[9]<b style="margin: 20px;">PIN9</b> (def=0x0)    //    Select pull mode for pin 9
</li>
<li class="content">
[10]<b style="margin: 20px;">PIN10</b> (def=0x0)    //    Select pull mode for pin 10
</li>
<li class="content">
[11]<b style="margin: 20px;">PIN11</b> (def=0x0)    //    Select pull mode for pin 11
</li>
<li class="content">
[12]<b style="margin: 20px;">PIN12</b> (def=0x0)    //    Select pull mode for pin 12
</li>
<li class="content">
[13]<b style="margin: 20px;">PIN13</b> (def=0x0)    //    Select pull mode for pin 13
</li>
<li class="content">
[14]<b style="margin: 20px;">PIN14</b> (def=0x0)    //    Select pull mode for pin 14
</li>
<li class="content">
[15]<b style="margin: 20px;">PIN15</b> (def=0x0)    //    Select pull mode for pin 15
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x28000024<b style="margin: 20px;">OUTMODE</b>//   Select output mode register</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">PIN0</b> (def=0x0)    //    Select output mode for pin 0
</li>
<li class="content">
[2:3]<b style="margin: 20px;">PIN1</b> (def=0x0)    //    Select output mode for pin 1
</li>
<li class="content">
[4:5]<b style="margin: 20px;">PIN2</b> (def=0x0)    //    Select output mode for pin 2
</li>
<li class="content">
[6:7]<b style="margin: 20px;">PIN3</b> (def=0x0)    //    Select output mode for pin 3
</li>
<li class="content">
[8:9]<b style="margin: 20px;">PIN4</b> (def=0x0)    //    Select output mode for pin 4
</li>
<li class="content">
[10:11]<b style="margin: 20px;">PIN5</b> (def=0x0)    //    Select output mode for pin 5
</li>
<li class="content">
[12:13]<b style="margin: 20px;">PIN6</b> (def=0x0)    //    Select output mode for pin 6
</li>
<li class="content">
[14:15]<b style="margin: 20px;">PIN7</b> (def=0x0)    //    Select output mode for pin 7
</li>
<li class="content">
[16:17]<b style="margin: 20px;">PIN8</b> (def=0x0)    //    Select output mode for pin 8
</li>
<li class="content">
[18:19]<b style="margin: 20px;">PIN9</b> (def=0x0)    //    Select output mode for pin 9
</li>
<li class="content">
[20:21]<b style="margin: 20px;">PIN10</b> (def=0x0)    //    Select output mode for pin 10
</li>
<li class="content">
[22:23]<b style="margin: 20px;">PIN11</b> (def=0x0)    //    Select output mode for pin 11
</li>
<li class="content">
[24:25]<b style="margin: 20px;">PIN12</b> (def=0x0)    //    Select output mode for pin 12
</li>
<li class="content">
[26:27]<b style="margin: 20px;">PIN13</b> (def=0x0)    //    Select output mode for pin 13
</li>
<li class="content">
[28:29]<b style="margin: 20px;">PIN14</b> (def=0x0)    //    Select output mode for pin 14
</li>
<li class="content">
[30:31]<b style="margin: 20px;">PIN15</b> (def=0x0)    //    Select output mode for pin 15
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x2800002C<b style="margin: 20px;">OUTENSET</b>//   Output enable register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">PIN0</b> (def=0x0)    //    Output enable for pin 0
</li>
<li class="content">
[1]<b style="margin: 20px;">PIN1</b> (def=0x0)    //    Output enable for pin 1
</li>
<li class="content">
[2]<b style="margin: 20px;">PIN2</b> (def=0x0)    //    Output enable for pin 2
</li>
<li class="content">
[3]<b style="margin: 20px;">PIN3</b> (def=0x0)    //    Output enable for pin 3
</li>
<li class="content">
[4]<b style="margin: 20px;">PIN4</b> (def=0x0)    //    Output enable for pin 4
</li>
<li class="content">
[5]<b style="margin: 20px;">PIN5</b> (def=0x0)    //    Output enable for pin 5
</li>
<li class="content">
[6]<b style="margin: 20px;">PIN6</b> (def=0x0)    //    Output enable for pin 6
</li>
<li class="content">
[7]<b style="margin: 20px;">PIN7</b> (def=0x0)    //    Output enable for pin 7
</li>
<li class="content">
[8]<b style="margin: 20px;">PIN8</b> (def=0x0)    //    Output enable for pin 8
</li>
<li class="content">
[9]<b style="margin: 20px;">PIN9</b> (def=0x0)    //    Output enable for pin 9
</li>
<li class="content">
[10]<b style="margin: 20px;">PIN10</b> (def=0x0)    //    Output enable for pin 10
</li>
<li class="content">
[11]<b style="margin: 20px;">PIN11</b> (def=0x0)    //    Output enable for pin 11
</li>
<li class="content">
[12]<b style="margin: 20px;">PIN12</b> (def=0x0)    //    Output enable for pin 12
</li>
<li class="content">
[13]<b style="margin: 20px;">PIN13</b> (def=0x0)    //    Output enable for pin 13
</li>
<li class="content">
[14]<b style="margin: 20px;">PIN14</b> (def=0x0)    //    Output enable for pin 14
</li>
<li class="content">
[15]<b style="margin: 20px;">PIN15</b> (def=0x0)    //    Output enable for pin 15
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x28000030<b style="margin: 20px;">OUTENCLR</b>//   Output disable register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">VAL</b> (def=0x0)    //    Output disable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x28000034<b style="margin: 20px;">ALTFUNCSET</b>//   Alternative function enable register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">PIN0</b> (def=0x0)    //    Alternative function enable for pin 0
</li>
<li class="content">
[1]<b style="margin: 20px;">PIN1</b> (def=0x0)    //    Alternative function enable for pin 1
</li>
<li class="content">
[2]<b style="margin: 20px;">PIN2</b> (def=0x0)    //    Alternative function enable for pin 2
</li>
<li class="content">
[3]<b style="margin: 20px;">PIN3</b> (def=0x0)    //    Alternative function enable for pin 3
</li>
<li class="content">
[4]<b style="margin: 20px;">PIN4</b> (def=0x0)    //    Alternative function enable for pin 4
</li>
<li class="content">
[5]<b style="margin: 20px;">PIN5</b> (def=0x0)    //    Alternative function enable for pin 5
</li>
<li class="content">
[6]<b style="margin: 20px;">PIN6</b> (def=0x0)    //    Alternative function enable for pin 6
</li>
<li class="content">
[7]<b style="margin: 20px;">PIN7</b> (def=0x0)    //    Alternative function enable for pin 7
</li>
<li class="content">
[8]<b style="margin: 20px;">PIN8</b> (def=0x0)    //    Alternative function enable for pin 8
</li>
<li class="content">
[9]<b style="margin: 20px;">PIN9</b> (def=0x0)    //    Alternative function enable for pin 9
</li>
<li class="content">
[10]<b style="margin: 20px;">PIN10</b> (def=0x0)    //    Alternative function enable for pin 10
</li>
<li class="content">
[11]<b style="margin: 20px;">PIN11</b> (def=0x0)    //    Alternative function enable for pin 11
</li>
<li class="content">
[12]<b style="margin: 20px;">PIN12</b> (def=0x0)    //    Alternative function enable for pin 12
</li>
<li class="content">
[13]<b style="margin: 20px;">PIN13</b> (def=0x0)    //    Alternative function enable for pin 13
</li>
<li class="content">
[14]<b style="margin: 20px;">PIN14</b> (def=0x0)    //    Alternative function enable for pin 14
</li>
<li class="content">
[15]<b style="margin: 20px;">PIN15</b> (def=0x0)    //    Alternative function enable for pin 15
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x28000038<b style="margin: 20px;">ALTFUNCCLR</b>//   Alternative function disable register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">VAL</b> (def=0x0)    //    Alternative function disable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x2800003C<b style="margin: 20px;">ALTFUNCNUM</b>//   Alternative function number register</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">PIN0</b> (def=0x0)    //    Select altfunc number for pin 0
</li>
<li class="content">
[2:3]<b style="margin: 20px;">PIN1</b> (def=0x0)    //    Select altfunc number for pin 0
</li>
<li class="content">
[4:5]<b style="margin: 20px;">PIN2</b> (def=0x0)    //    Select altfunc number for pin 1
</li>
<li class="content">
[6:7]<b style="margin: 20px;">PIN3</b> (def=0x0)    //    Select altfunc number for pin 1
</li>
<li class="content">
[8:9]<b style="margin: 20px;">PIN4</b> (def=0x0)    //    Select altfunc number for pin 2
</li>
<li class="content">
[10:11]<b style="margin: 20px;">PIN5</b> (def=0x0)    //    Select altfunc number for pin 2
</li>
<li class="content">
[12:13]<b style="margin: 20px;">PIN6</b> (def=0x0)    //    Select altfunc number for pin 3
</li>
<li class="content">
[14:15]<b style="margin: 20px;">PIN7</b> (def=0x0)    //    Select altfunc number for pin 3
</li>
<li class="content">
[16:17]<b style="margin: 20px;">PIN8</b> (def=0x0)    //    Select altfunc number for pin 4
</li>
<li class="content">
[18:19]<b style="margin: 20px;">PIN9</b> (def=0x0)    //    Select altfunc number for pin 4
</li>
<li class="content">
[20:21]<b style="margin: 20px;">PIN10</b> (def=0x0)    //    Select altfunc number for pin 5
</li>
<li class="content">
[22:23]<b style="margin: 20px;">PIN11</b> (def=0x0)    //    Select altfunc number for pin 5
</li>
<li class="content">
[24:25]<b style="margin: 20px;">PIN12</b> (def=0x0)    //    Select altfunc number for pin 6
</li>
<li class="content">
[26:27]<b style="margin: 20px;">PIN13</b> (def=0x0)    //    Select altfunc number for pin 6
</li>
<li class="content">
[28:29]<b style="margin: 20px;">PIN14</b> (def=0x0)    //    Select altfunc number for pin 7
</li>
<li class="content">
[30:31]<b style="margin: 20px;">PIN15</b> (def=0x0)    //    Select altfunc number for pin 7
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x28000044<b style="margin: 20px;">SYNCSET</b>//   Additional double flip-flop syncronization enable register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">PIN0</b> (def=0x0)    //    Additional double flip-flop syncronization buffer enable for pin 0
</li>
<li class="content">
[1]<b style="margin: 20px;">PIN1</b> (def=0x0)    //    Additional double flip-flop syncronization buffer enable for pin 1
</li>
<li class="content">
[2]<b style="margin: 20px;">PIN2</b> (def=0x0)    //    Additional double flip-flop syncronization buffer enable for pin 2
</li>
<li class="content">
[3]<b style="margin: 20px;">PIN3</b> (def=0x0)    //    Additional double flip-flop syncronization buffer enable for pin 3
</li>
<li class="content">
[4]<b style="margin: 20px;">PIN4</b> (def=0x0)    //    Additional double flip-flop syncronization buffer enable for pin 4
</li>
<li class="content">
[5]<b style="margin: 20px;">PIN5</b> (def=0x0)    //    Additional double flip-flop syncronization buffer enable for pin 5
</li>
<li class="content">
[6]<b style="margin: 20px;">PIN6</b> (def=0x0)    //    Additional double flip-flop syncronization buffer enable for pin 6
</li>
<li class="content">
[7]<b style="margin: 20px;">PIN7</b> (def=0x0)    //    Additional double flip-flop syncronization buffer enable for pin 7
</li>
<li class="content">
[8]<b style="margin: 20px;">PIN8</b> (def=0x0)    //    Additional double flip-flop syncronization buffer enable for pin 8
</li>
<li class="content">
[9]<b style="margin: 20px;">PIN9</b> (def=0x0)    //    Additional double flip-flop syncronization buffer enable for pin 9
</li>
<li class="content">
[10]<b style="margin: 20px;">PIN10</b> (def=0x0)    //    Additional double flip-flop syncronization buffer enable for pin 10
</li>
<li class="content">
[11]<b style="margin: 20px;">PIN11</b> (def=0x0)    //    Additional double flip-flop syncronization buffer enable for pin 11
</li>
<li class="content">
[12]<b style="margin: 20px;">PIN12</b> (def=0x0)    //    Additional double flip-flop syncronization buffer enable for pin 12
</li>
<li class="content">
[13]<b style="margin: 20px;">PIN13</b> (def=0x0)    //    Additional double flip-flop syncronization buffer enable for pin 13
</li>
<li class="content">
[14]<b style="margin: 20px;">PIN14</b> (def=0x0)    //    Additional double flip-flop syncronization buffer enable for pin 14
</li>
<li class="content">
[15]<b style="margin: 20px;">PIN15</b> (def=0x0)    //    Additional double flip-flop syncronization buffer enable for pin 15
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x28000048<b style="margin: 20px;">SYNCCLR</b>//   Additional double flip-flop syncronization disable register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">VAL</b> (def=0x0)    //    Additional double flip-flop syncronization disable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x2800004C<b style="margin: 20px;">QUALSET</b>//   Qualifier enable register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">PIN0</b> (def=0x0)    //    Qualifier enable for pin 0
</li>
<li class="content">
[1]<b style="margin: 20px;">PIN1</b> (def=0x0)    //    Qualifier enable for pin 1
</li>
<li class="content">
[2]<b style="margin: 20px;">PIN2</b> (def=0x0)    //    Qualifier enable for pin 2
</li>
<li class="content">
[3]<b style="margin: 20px;">PIN3</b> (def=0x0)    //    Qualifier enable for pin 3
</li>
<li class="content">
[4]<b style="margin: 20px;">PIN4</b> (def=0x0)    //    Qualifier enable for pin 4
</li>
<li class="content">
[5]<b style="margin: 20px;">PIN5</b> (def=0x0)    //    Qualifier enable for pin 5
</li>
<li class="content">
[6]<b style="margin: 20px;">PIN6</b> (def=0x0)    //    Qualifier enable for pin 6
</li>
<li class="content">
[7]<b style="margin: 20px;">PIN7</b> (def=0x0)    //    Qualifier enable for pin 7
</li>
<li class="content">
[8]<b style="margin: 20px;">PIN8</b> (def=0x0)    //    Qualifier enable for pin 8
</li>
<li class="content">
[9]<b style="margin: 20px;">PIN9</b> (def=0x0)    //    Qualifier enable for pin 9
</li>
<li class="content">
[10]<b style="margin: 20px;">PIN10</b> (def=0x0)    //    Qualifier enable for pin 10
</li>
<li class="content">
[11]<b style="margin: 20px;">PIN11</b> (def=0x0)    //    Qualifier enable for pin 11
</li>
<li class="content">
[12]<b style="margin: 20px;">PIN12</b> (def=0x0)    //    Qualifier enable for pin 12
</li>
<li class="content">
[13]<b style="margin: 20px;">PIN13</b> (def=0x0)    //    Qualifier enable for pin 13
</li>
<li class="content">
[14]<b style="margin: 20px;">PIN14</b> (def=0x0)    //    Qualifier enable for pin 14
</li>
<li class="content">
[15]<b style="margin: 20px;">PIN15</b> (def=0x0)    //    Qualifier enable for pin 15
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x28000050<b style="margin: 20px;">QUALCLR</b>//   Qualifier disable register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">VAL</b> (def=0x0)    //    Qualifier disable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x28000054<b style="margin: 20px;">QUALMODESET</b>//   Qualifier mode set register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">PIN0</b> (def=0x0)    //    Qualifier mode set for pin 0
</li>
<li class="content">
[1]<b style="margin: 20px;">PIN1</b> (def=0x0)    //    Qualifier mode set for pin 1
</li>
<li class="content">
[2]<b style="margin: 20px;">PIN2</b> (def=0x0)    //    Qualifier mode set for pin 2
</li>
<li class="content">
[3]<b style="margin: 20px;">PIN3</b> (def=0x0)    //    Qualifier mode set for pin 3
</li>
<li class="content">
[4]<b style="margin: 20px;">PIN4</b> (def=0x0)    //    Qualifier mode set for pin 4
</li>
<li class="content">
[5]<b style="margin: 20px;">PIN5</b> (def=0x0)    //    Qualifier mode set for pin 5
</li>
<li class="content">
[6]<b style="margin: 20px;">PIN6</b> (def=0x0)    //    Qualifier mode set for pin 6
</li>
<li class="content">
[7]<b style="margin: 20px;">PIN7</b> (def=0x0)    //    Qualifier mode set for pin 7
</li>
<li class="content">
[8]<b style="margin: 20px;">PIN8</b> (def=0x0)    //    Qualifier mode set for pin 8
</li>
<li class="content">
[9]<b style="margin: 20px;">PIN9</b> (def=0x0)    //    Qualifier mode set for pin 9
</li>
<li class="content">
[10]<b style="margin: 20px;">PIN10</b> (def=0x0)    //    Qualifier mode set for pin 10
</li>
<li class="content">
[11]<b style="margin: 20px;">PIN11</b> (def=0x0)    //    Qualifier mode set for pin 11
</li>
<li class="content">
[12]<b style="margin: 20px;">PIN12</b> (def=0x0)    //    Qualifier mode set for pin 12
</li>
<li class="content">
[13]<b style="margin: 20px;">PIN13</b> (def=0x0)    //    Qualifier mode set for pin 13
</li>
<li class="content">
[14]<b style="margin: 20px;">PIN14</b> (def=0x0)    //    Qualifier mode set for pin 14
</li>
<li class="content">
[15]<b style="margin: 20px;">PIN15</b> (def=0x0)    //    Qualifier mode set for pin 15
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x28000058<b style="margin: 20px;">QUALMODECLR</b>//   Qualifier mode clear register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">VAL</b> (def=0x0)    //    Qualifier mode clear
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x2800005C<b style="margin: 20px;">QUALSAMPLE</b>//   Qualifier sample period register</summary>
<ul>
<li class="content">
[0:19]<b style="margin: 20px;">VAL</b> (def=0x0)    //    Qualifier sample period
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x28000060<b style="margin: 20px;">INTENSET</b>//   Interrupt enable register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">PIN0</b> (def=0x0)    //    Interrupt enable for pin 0
</li>
<li class="content">
[1]<b style="margin: 20px;">PIN1</b> (def=0x0)    //    Interrupt enable for pin 1
</li>
<li class="content">
[2]<b style="margin: 20px;">PIN2</b> (def=0x0)    //    Interrupt enable for pin 2
</li>
<li class="content">
[3]<b style="margin: 20px;">PIN3</b> (def=0x0)    //    Interrupt enable for pin 3
</li>
<li class="content">
[4]<b style="margin: 20px;">PIN4</b> (def=0x0)    //    Interrupt enable for pin 4
</li>
<li class="content">
[5]<b style="margin: 20px;">PIN5</b> (def=0x0)    //    Interrupt enable for pin 5
</li>
<li class="content">
[6]<b style="margin: 20px;">PIN6</b> (def=0x0)    //    Interrupt enable for pin 6
</li>
<li class="content">
[7]<b style="margin: 20px;">PIN7</b> (def=0x0)    //    Interrupt enable for pin 7
</li>
<li class="content">
[8]<b style="margin: 20px;">PIN8</b> (def=0x0)    //    Interrupt enable for pin 8
</li>
<li class="content">
[9]<b style="margin: 20px;">PIN9</b> (def=0x0)    //    Interrupt enable for pin 9
</li>
<li class="content">
[10]<b style="margin: 20px;">PIN10</b> (def=0x0)    //    Interrupt enable for pin 10
</li>
<li class="content">
[11]<b style="margin: 20px;">PIN11</b> (def=0x0)    //    Interrupt enable for pin 11
</li>
<li class="content">
[12]<b style="margin: 20px;">PIN12</b> (def=0x0)    //    Interrupt enable for pin 12
</li>
<li class="content">
[13]<b style="margin: 20px;">PIN13</b> (def=0x0)    //    Interrupt enable for pin 13
</li>
<li class="content">
[14]<b style="margin: 20px;">PIN14</b> (def=0x0)    //    Interrupt enable for pin 14
</li>
<li class="content">
[15]<b style="margin: 20px;">PIN15</b> (def=0x0)    //    Interrupt enable for pin 15
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x28000064<b style="margin: 20px;">INTENCLR</b>//   Interrupt disable register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">VAL</b> (def=0x0)    //    Interrupt disable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x28000068<b style="margin: 20px;">INTTYPESET</b>//   Interrupt type set register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">PIN0</b> (def=0x0)    //    Interrupt type set for pin 0
</li>
<li class="content">
[1]<b style="margin: 20px;">PIN1</b> (def=0x0)    //    Interrupt type set for pin 1
</li>
<li class="content">
[2]<b style="margin: 20px;">PIN2</b> (def=0x0)    //    Interrupt type set for pin 2
</li>
<li class="content">
[3]<b style="margin: 20px;">PIN3</b> (def=0x0)    //    Interrupt type set for pin 3
</li>
<li class="content">
[4]<b style="margin: 20px;">PIN4</b> (def=0x0)    //    Interrupt type set for pin 4
</li>
<li class="content">
[5]<b style="margin: 20px;">PIN5</b> (def=0x0)    //    Interrupt type set for pin 5
</li>
<li class="content">
[6]<b style="margin: 20px;">PIN6</b> (def=0x0)    //    Interrupt type set for pin 6
</li>
<li class="content">
[7]<b style="margin: 20px;">PIN7</b> (def=0x0)    //    Interrupt type set for pin 7
</li>
<li class="content">
[8]<b style="margin: 20px;">PIN8</b> (def=0x0)    //    Interrupt type set for pin 8
</li>
<li class="content">
[9]<b style="margin: 20px;">PIN9</b> (def=0x0)    //    Interrupt type set for pin 9
</li>
<li class="content">
[10]<b style="margin: 20px;">PIN10</b> (def=0x0)    //    Interrupt type set for pin 10
</li>
<li class="content">
[11]<b style="margin: 20px;">PIN11</b> (def=0x0)    //    Interrupt type set for pin 11
</li>
<li class="content">
[12]<b style="margin: 20px;">PIN12</b> (def=0x0)    //    Interrupt type set for pin 12
</li>
<li class="content">
[13]<b style="margin: 20px;">PIN13</b> (def=0x0)    //    Interrupt type set for pin 13
</li>
<li class="content">
[14]<b style="margin: 20px;">PIN14</b> (def=0x0)    //    Interrupt type set for pin 14
</li>
<li class="content">
[15]<b style="margin: 20px;">PIN15</b> (def=0x0)    //    Interrupt type set for pin 15
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x2800006C<b style="margin: 20px;">INTTYPECLR</b>//   Interrupt type clear register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">VAL</b> (def=0x0)    //    Interrupt type clear
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x28000070<b style="margin: 20px;">INTPOLSET</b>//   Interrupt polarity set register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">PIN0</b> (def=0x0)    //    Interrupt polarity set for pin 0
</li>
<li class="content">
[1]<b style="margin: 20px;">PIN1</b> (def=0x0)    //    Interrupt polarity set for pin 1
</li>
<li class="content">
[2]<b style="margin: 20px;">PIN2</b> (def=0x0)    //    Interrupt polarity set for pin 2
</li>
<li class="content">
[3]<b style="margin: 20px;">PIN3</b> (def=0x0)    //    Interrupt polarity set for pin 3
</li>
<li class="content">
[4]<b style="margin: 20px;">PIN4</b> (def=0x0)    //    Interrupt polarity set for pin 4
</li>
<li class="content">
[5]<b style="margin: 20px;">PIN5</b> (def=0x0)    //    Interrupt polarity set for pin 5
</li>
<li class="content">
[6]<b style="margin: 20px;">PIN6</b> (def=0x0)    //    Interrupt polarity set for pin 6
</li>
<li class="content">
[7]<b style="margin: 20px;">PIN7</b> (def=0x0)    //    Interrupt polarity set for pin 7
</li>
<li class="content">
[8]<b style="margin: 20px;">PIN8</b> (def=0x0)    //    Interrupt polarity set for pin 8
</li>
<li class="content">
[9]<b style="margin: 20px;">PIN9</b> (def=0x0)    //    Interrupt polarity set for pin 9
</li>
<li class="content">
[10]<b style="margin: 20px;">PIN10</b> (def=0x0)    //    Interrupt polarity set for pin 10
</li>
<li class="content">
[11]<b style="margin: 20px;">PIN11</b> (def=0x0)    //    Interrupt polarity set for pin 11
</li>
<li class="content">
[12]<b style="margin: 20px;">PIN12</b> (def=0x0)    //    Interrupt polarity set for pin 12
</li>
<li class="content">
[13]<b style="margin: 20px;">PIN13</b> (def=0x0)    //    Interrupt polarity set for pin 13
</li>
<li class="content">
[14]<b style="margin: 20px;">PIN14</b> (def=0x0)    //    Interrupt polarity set for pin 14
</li>
<li class="content">
[15]<b style="margin: 20px;">PIN15</b> (def=0x0)    //    Interrupt polarity set for pin 15
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x28000074<b style="margin: 20px;">INTPOLCLR</b>//   Interrupt polarity clear register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">VAL</b> (def=0x0)    //    Interrupt polarity clear
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x28000078<b style="margin: 20px;">INTEDGESET</b>//   Interrupt every edge set register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">PIN0</b> (def=0x0)    //    Interrupt every edge set for pin 0
</li>
<li class="content">
[1]<b style="margin: 20px;">PIN1</b> (def=0x0)    //    Interrupt every edge set for pin 1
</li>
<li class="content">
[2]<b style="margin: 20px;">PIN2</b> (def=0x0)    //    Interrupt every edge set for pin 2
</li>
<li class="content">
[3]<b style="margin: 20px;">PIN3</b> (def=0x0)    //    Interrupt every edge set for pin 3
</li>
<li class="content">
[4]<b style="margin: 20px;">PIN4</b> (def=0x0)    //    Interrupt every edge set for pin 4
</li>
<li class="content">
[5]<b style="margin: 20px;">PIN5</b> (def=0x0)    //    Interrupt every edge set for pin 5
</li>
<li class="content">
[6]<b style="margin: 20px;">PIN6</b> (def=0x0)    //    Interrupt every edge set for pin 6
</li>
<li class="content">
[7]<b style="margin: 20px;">PIN7</b> (def=0x0)    //    Interrupt every edge set for pin 7
</li>
<li class="content">
[8]<b style="margin: 20px;">PIN8</b> (def=0x0)    //    Interrupt every edge set for pin 8
</li>
<li class="content">
[9]<b style="margin: 20px;">PIN9</b> (def=0x0)    //    Interrupt every edge set for pin 9
</li>
<li class="content">
[10]<b style="margin: 20px;">PIN10</b> (def=0x0)    //    Interrupt every edge set for pin 10
</li>
<li class="content">
[11]<b style="margin: 20px;">PIN11</b> (def=0x0)    //    Interrupt every edge set for pin 11
</li>
<li class="content">
[12]<b style="margin: 20px;">PIN12</b> (def=0x0)    //    Interrupt every edge set for pin 12
</li>
<li class="content">
[13]<b style="margin: 20px;">PIN13</b> (def=0x0)    //    Interrupt every edge set for pin 13
</li>
<li class="content">
[14]<b style="margin: 20px;">PIN14</b> (def=0x0)    //    Interrupt every edge set for pin 14
</li>
<li class="content">
[15]<b style="margin: 20px;">PIN15</b> (def=0x0)    //    Interrupt every edge set for pin 15
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x2800007C<b style="margin: 20px;">INTEDGECLR</b>//   Interrupt every edge clear register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">VAL</b> (def=0x0)    //    Interrupt every edge clear
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x28000080<b style="margin: 20px;">INTSTATUS</b>//   Interrupt status</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">PIN0</b> (def=0x0)    //    Interrupt status of pin 0
</li>
<li class="content">
[1]<b style="margin: 20px;">PIN1</b> (def=0x0)    //    Interrupt status of pin 1
</li>
<li class="content">
[2]<b style="margin: 20px;">PIN2</b> (def=0x0)    //    Interrupt status of pin 2
</li>
<li class="content">
[3]<b style="margin: 20px;">PIN3</b> (def=0x0)    //    Interrupt status of pin 3
</li>
<li class="content">
[4]<b style="margin: 20px;">PIN4</b> (def=0x0)    //    Interrupt status of pin 4
</li>
<li class="content">
[5]<b style="margin: 20px;">PIN5</b> (def=0x0)    //    Interrupt status of pin 5
</li>
<li class="content">
[6]<b style="margin: 20px;">PIN6</b> (def=0x0)    //    Interrupt status of pin 6
</li>
<li class="content">
[7]<b style="margin: 20px;">PIN7</b> (def=0x0)    //    Interrupt status of pin 7
</li>
<li class="content">
[8]<b style="margin: 20px;">PIN8</b> (def=0x0)    //    Interrupt status of pin 8
</li>
<li class="content">
[9]<b style="margin: 20px;">PIN9</b> (def=0x0)    //    Interrupt status of pin 9
</li>
<li class="content">
[10]<b style="margin: 20px;">PIN10</b> (def=0x0)    //    Interrupt status of pin 10
</li>
<li class="content">
[11]<b style="margin: 20px;">PIN11</b> (def=0x0)    //    Interrupt status of pin 11
</li>
<li class="content">
[12]<b style="margin: 20px;">PIN12</b> (def=0x0)    //    Interrupt status of pin 12
</li>
<li class="content">
[13]<b style="margin: 20px;">PIN13</b> (def=0x0)    //    Interrupt status of pin 13
</li>
<li class="content">
[14]<b style="margin: 20px;">PIN14</b> (def=0x0)    //    Interrupt status of pin 14
</li>
<li class="content">
[15]<b style="margin: 20px;">PIN15</b> (def=0x0)    //    Interrupt status of pin 15
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x28000084<b style="margin: 20px;">DMAREQSET</b>//   DMA request enable register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">PIN0</b> (def=0x0)    //    DMA request enable for pin 0
</li>
<li class="content">
[1]<b style="margin: 20px;">PIN1</b> (def=0x0)    //    DMA request enable for pin 1
</li>
<li class="content">
[2]<b style="margin: 20px;">PIN2</b> (def=0x0)    //    DMA request enable for pin 2
</li>
<li class="content">
[3]<b style="margin: 20px;">PIN3</b> (def=0x0)    //    DMA request enable for pin 3
</li>
<li class="content">
[4]<b style="margin: 20px;">PIN4</b> (def=0x0)    //    DMA request enable for pin 4
</li>
<li class="content">
[5]<b style="margin: 20px;">PIN5</b> (def=0x0)    //    DMA request enable for pin 5
</li>
<li class="content">
[6]<b style="margin: 20px;">PIN6</b> (def=0x0)    //    DMA request enable for pin 6
</li>
<li class="content">
[7]<b style="margin: 20px;">PIN7</b> (def=0x0)    //    DMA request enable for pin 7
</li>
<li class="content">
[8]<b style="margin: 20px;">PIN8</b> (def=0x0)    //    DMA request enable for pin 8
</li>
<li class="content">
[9]<b style="margin: 20px;">PIN9</b> (def=0x0)    //    DMA request enable for pin 9
</li>
<li class="content">
[10]<b style="margin: 20px;">PIN10</b> (def=0x0)    //    DMA request enable for pin 10
</li>
<li class="content">
[11]<b style="margin: 20px;">PIN11</b> (def=0x0)    //    DMA request enable for pin 11
</li>
<li class="content">
[12]<b style="margin: 20px;">PIN12</b> (def=0x0)    //    DMA request enable for pin 12
</li>
<li class="content">
[13]<b style="margin: 20px;">PIN13</b> (def=0x0)    //    DMA request enable for pin 13
</li>
<li class="content">
[14]<b style="margin: 20px;">PIN14</b> (def=0x0)    //    DMA request enable for pin 14
</li>
<li class="content">
[15]<b style="margin: 20px;">PIN15</b> (def=0x0)    //    DMA request enable for pin 15
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x28000088<b style="margin: 20px;">DMAREQCLR</b>//   DMA request disable register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">VAL</b> (def=0x0)    //    DMA request disable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x2800008C<b style="margin: 20px;">ADCSOCSET</b>//   ADC Start Of Conversion enable register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">PIN0</b> (def=0x0)    //    ADC SOC enable for pin 0
</li>
<li class="content">
[1]<b style="margin: 20px;">PIN1</b> (def=0x0)    //    ADC SOC enable for pin 1
</li>
<li class="content">
[2]<b style="margin: 20px;">PIN2</b> (def=0x0)    //    ADC SOC enable for pin 2
</li>
<li class="content">
[3]<b style="margin: 20px;">PIN3</b> (def=0x0)    //    ADC SOC enable for pin 3
</li>
<li class="content">
[4]<b style="margin: 20px;">PIN4</b> (def=0x0)    //    ADC SOC enable for pin 4
</li>
<li class="content">
[5]<b style="margin: 20px;">PIN5</b> (def=0x0)    //    ADC SOC enable for pin 5
</li>
<li class="content">
[6]<b style="margin: 20px;">PIN6</b> (def=0x0)    //    ADC SOC enable for pin 6
</li>
<li class="content">
[7]<b style="margin: 20px;">PIN7</b> (def=0x0)    //    ADC SOC enable for pin 7
</li>
<li class="content">
[8]<b style="margin: 20px;">PIN8</b> (def=0x0)    //    ADC SOC enable for pin 8
</li>
<li class="content">
[9]<b style="margin: 20px;">PIN9</b> (def=0x0)    //    ADC SOC enable for pin 9
</li>
<li class="content">
[10]<b style="margin: 20px;">PIN10</b> (def=0x0)    //    ADC SOC enable for pin 10
</li>
<li class="content">
[11]<b style="margin: 20px;">PIN11</b> (def=0x0)    //    ADC SOC enable for pin 11
</li>
<li class="content">
[12]<b style="margin: 20px;">PIN12</b> (def=0x0)    //    ADC SOC enable for pin 12
</li>
<li class="content">
[13]<b style="margin: 20px;">PIN13</b> (def=0x0)    //    ADC SOC enable for pin 13
</li>
<li class="content">
[14]<b style="margin: 20px;">PIN14</b> (def=0x0)    //    ADC SOC enable for pin 14
</li>
<li class="content">
[15]<b style="margin: 20px;">PIN15</b> (def=0x0)    //    ADC SOC enable for pin 15
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x28000090<b style="margin: 20px;">ADCSOCCLR</b>//   ADC Start Of Conversion disable register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">VAL</b> (def=0x0)    //    ADC SOC disable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x2800009C<b style="margin: 20px;">LOCKKEY</b>//   Key register to unlock LOCKSET/LOCKCLR registers for write (KEY=0xADEADBEE)</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">VAL</b> (def=0x0)    //     Key to unlock LOCKSET/LOCKCLR registers for write (KEY=0xADEADBEE)
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x280000A0<b style="margin: 20px;">LOCKSET</b>//   Lock pins configuration enable register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">PIN0</b> (def=0x0)    //    Lock configuration enable for pin 0
</li>
<li class="content">
[1]<b style="margin: 20px;">PIN1</b> (def=0x0)    //    Lock configuration enable for pin 1
</li>
<li class="content">
[2]<b style="margin: 20px;">PIN2</b> (def=0x0)    //    Lock configuration enable for pin 2
</li>
<li class="content">
[3]<b style="margin: 20px;">PIN3</b> (def=0x0)    //    Lock configuration enable for pin 3
</li>
<li class="content">
[4]<b style="margin: 20px;">PIN4</b> (def=0x0)    //    Lock configuration enable for pin 4
</li>
<li class="content">
[5]<b style="margin: 20px;">PIN5</b> (def=0x0)    //    Lock configuration enable for pin 5
</li>
<li class="content">
[6]<b style="margin: 20px;">PIN6</b> (def=0x0)    //    Lock configuration enable for pin 6
</li>
<li class="content">
[7]<b style="margin: 20px;">PIN7</b> (def=0x0)    //    Lock configuration enable for pin 7
</li>
<li class="content">
[8]<b style="margin: 20px;">PIN8</b> (def=0x0)    //    Lock configuration enable for pin 8
</li>
<li class="content">
[9]<b style="margin: 20px;">PIN9</b> (def=0x0)    //    Lock configuration enable for pin 9
</li>
<li class="content">
[10]<b style="margin: 20px;">PIN10</b> (def=0x0)    //    Lock configuration enable for pin 10
</li>
<li class="content">
[11]<b style="margin: 20px;">PIN11</b> (def=0x0)    //    Lock configuration enable for pin 11
</li>
<li class="content">
[12]<b style="margin: 20px;">PIN12</b> (def=0x0)    //    Lock configuration enable for pin 12
</li>
<li class="content">
[13]<b style="margin: 20px;">PIN13</b> (def=0x0)    //    Lock configuration enable for pin 13
</li>
<li class="content">
[14]<b style="margin: 20px;">PIN14</b> (def=0x0)    //    Lock configuration enable for pin 14
</li>
<li class="content">
[15]<b style="margin: 20px;">PIN15</b> (def=0x0)    //    Lock configuration enable for pin 15
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x280000A4<b style="margin: 20px;">LOCKCLR</b>//   Lock pins configuration disable register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">VAL</b> (def=0x0)    //    Lock configuration disable
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x28001000<b style="margin: 20px;">GPIOB</b>// </summary>
<ul>
<li class="content"><details><summary>0x28001000<b style="margin: 20px;">DATA</b>//   Data Input register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">VAL</b> (def=0x0)    //    
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x28001004<b style="margin: 20px;">DATAOUT</b>//   Data output register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">VAL</b> (def=0x0)    //    
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x28001008<b style="margin: 20px;">DATAOUTSET</b>//   Data output set bits register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">PIN0</b> (def=0x0)    //    Data output set bit 0
</li>
<li class="content">
[1]<b style="margin: 20px;">PIN1</b> (def=0x0)    //    Data output set bit 1
</li>
<li class="content">
[2]<b style="margin: 20px;">PIN2</b> (def=0x0)    //    Data output set bit 2
</li>
<li class="content">
[3]<b style="margin: 20px;">PIN3</b> (def=0x0)    //    Data output set bit 3
</li>
<li class="content">
[4]<b style="margin: 20px;">PIN4</b> (def=0x0)    //    Data output set bit 4
</li>
<li class="content">
[5]<b style="margin: 20px;">PIN5</b> (def=0x0)    //    Data output set bit 5
</li>
<li class="content">
[6]<b style="margin: 20px;">PIN6</b> (def=0x0)    //    Data output set bit 6
</li>
<li class="content">
[7]<b style="margin: 20px;">PIN7</b> (def=0x0)    //    Data output set bit 7
</li>
<li class="content">
[8]<b style="margin: 20px;">PIN8</b> (def=0x0)    //    Data output set bit 8
</li>
<li class="content">
[9]<b style="margin: 20px;">PIN9</b> (def=0x0)    //    Data output set bit 9
</li>
<li class="content">
[10]<b style="margin: 20px;">PIN10</b> (def=0x0)    //    Data output set bit 10
</li>
<li class="content">
[11]<b style="margin: 20px;">PIN11</b> (def=0x0)    //    Data output set bit 11
</li>
<li class="content">
[12]<b style="margin: 20px;">PIN12</b> (def=0x0)    //    Data output set bit 12
</li>
<li class="content">
[13]<b style="margin: 20px;">PIN13</b> (def=0x0)    //    Data output set bit 13
</li>
<li class="content">
[14]<b style="margin: 20px;">PIN14</b> (def=0x0)    //    Data output set bit 14
</li>
<li class="content">
[15]<b style="margin: 20px;">PIN15</b> (def=0x0)    //    Data output set bit 15
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x2800100C<b style="margin: 20px;">DATAOUTCLR</b>//   Data output clear bits register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">VAL</b> (def=0x0)    //    Data output clear
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x28001010<b style="margin: 20px;">DATAOUTTGL</b>//   Data output toggle bits register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">VAL</b> (def=0x0)    //    Data output toggle
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x28001020<b style="margin: 20px;">PULLMODE</b>//   Select pull mode register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">PIN0</b> (def=0x0)    //    Select pull mode for pin 0
</li>
<li class="content">
[1]<b style="margin: 20px;">PIN1</b> (def=0x0)    //    Select pull mode for pin 1
</li>
<li class="content">
[2]<b style="margin: 20px;">PIN2</b> (def=0x0)    //    Select pull mode for pin 2
</li>
<li class="content">
[3]<b style="margin: 20px;">PIN3</b> (def=0x0)    //    Select pull mode for pin 3
</li>
<li class="content">
[4]<b style="margin: 20px;">PIN4</b> (def=0x0)    //    Select pull mode for pin 4
</li>
<li class="content">
[5]<b style="margin: 20px;">PIN5</b> (def=0x0)    //    Select pull mode for pin 5
</li>
<li class="content">
[6]<b style="margin: 20px;">PIN6</b> (def=0x0)    //    Select pull mode for pin 6
</li>
<li class="content">
[7]<b style="margin: 20px;">PIN7</b> (def=0x0)    //    Select pull mode for pin 7
</li>
<li class="content">
[8]<b style="margin: 20px;">PIN8</b> (def=0x0)    //    Select pull mode for pin 8
</li>
<li class="content">
[9]<b style="margin: 20px;">PIN9</b> (def=0x0)    //    Select pull mode for pin 9
</li>
<li class="content">
[10]<b style="margin: 20px;">PIN10</b> (def=0x0)    //    Select pull mode for pin 10
</li>
<li class="content">
[11]<b style="margin: 20px;">PIN11</b> (def=0x0)    //    Select pull mode for pin 11
</li>
<li class="content">
[12]<b style="margin: 20px;">PIN12</b> (def=0x0)    //    Select pull mode for pin 12
</li>
<li class="content">
[13]<b style="margin: 20px;">PIN13</b> (def=0x0)    //    Select pull mode for pin 13
</li>
<li class="content">
[14]<b style="margin: 20px;">PIN14</b> (def=0x0)    //    Select pull mode for pin 14
</li>
<li class="content">
[15]<b style="margin: 20px;">PIN15</b> (def=0x0)    //    Select pull mode for pin 15
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x28001024<b style="margin: 20px;">OUTMODE</b>//   Select output mode register</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">PIN0</b> (def=0x0)    //    Select output mode for pin 0
</li>
<li class="content">
[2:3]<b style="margin: 20px;">PIN1</b> (def=0x0)    //    Select output mode for pin 1
</li>
<li class="content">
[4:5]<b style="margin: 20px;">PIN2</b> (def=0x0)    //    Select output mode for pin 2
</li>
<li class="content">
[6:7]<b style="margin: 20px;">PIN3</b> (def=0x0)    //    Select output mode for pin 3
</li>
<li class="content">
[8:9]<b style="margin: 20px;">PIN4</b> (def=0x0)    //    Select output mode for pin 4
</li>
<li class="content">
[10:11]<b style="margin: 20px;">PIN5</b> (def=0x0)    //    Select output mode for pin 5
</li>
<li class="content">
[12:13]<b style="margin: 20px;">PIN6</b> (def=0x0)    //    Select output mode for pin 6
</li>
<li class="content">
[14:15]<b style="margin: 20px;">PIN7</b> (def=0x0)    //    Select output mode for pin 7
</li>
<li class="content">
[16:17]<b style="margin: 20px;">PIN8</b> (def=0x0)    //    Select output mode for pin 8
</li>
<li class="content">
[18:19]<b style="margin: 20px;">PIN9</b> (def=0x0)    //    Select output mode for pin 9
</li>
<li class="content">
[20:21]<b style="margin: 20px;">PIN10</b> (def=0x0)    //    Select output mode for pin 10
</li>
<li class="content">
[22:23]<b style="margin: 20px;">PIN11</b> (def=0x0)    //    Select output mode for pin 11
</li>
<li class="content">
[24:25]<b style="margin: 20px;">PIN12</b> (def=0x0)    //    Select output mode for pin 12
</li>
<li class="content">
[26:27]<b style="margin: 20px;">PIN13</b> (def=0x0)    //    Select output mode for pin 13
</li>
<li class="content">
[28:29]<b style="margin: 20px;">PIN14</b> (def=0x0)    //    Select output mode for pin 14
</li>
<li class="content">
[30:31]<b style="margin: 20px;">PIN15</b> (def=0x0)    //    Select output mode for pin 15
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x2800102C<b style="margin: 20px;">OUTENSET</b>//   Output enable register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">PIN0</b> (def=0x0)    //    Output enable for pin 0
</li>
<li class="content">
[1]<b style="margin: 20px;">PIN1</b> (def=0x0)    //    Output enable for pin 1
</li>
<li class="content">
[2]<b style="margin: 20px;">PIN2</b> (def=0x0)    //    Output enable for pin 2
</li>
<li class="content">
[3]<b style="margin: 20px;">PIN3</b> (def=0x0)    //    Output enable for pin 3
</li>
<li class="content">
[4]<b style="margin: 20px;">PIN4</b> (def=0x0)    //    Output enable for pin 4
</li>
<li class="content">
[5]<b style="margin: 20px;">PIN5</b> (def=0x0)    //    Output enable for pin 5
</li>
<li class="content">
[6]<b style="margin: 20px;">PIN6</b> (def=0x0)    //    Output enable for pin 6
</li>
<li class="content">
[7]<b style="margin: 20px;">PIN7</b> (def=0x0)    //    Output enable for pin 7
</li>
<li class="content">
[8]<b style="margin: 20px;">PIN8</b> (def=0x0)    //    Output enable for pin 8
</li>
<li class="content">
[9]<b style="margin: 20px;">PIN9</b> (def=0x0)    //    Output enable for pin 9
</li>
<li class="content">
[10]<b style="margin: 20px;">PIN10</b> (def=0x0)    //    Output enable for pin 10
</li>
<li class="content">
[11]<b style="margin: 20px;">PIN11</b> (def=0x0)    //    Output enable for pin 11
</li>
<li class="content">
[12]<b style="margin: 20px;">PIN12</b> (def=0x0)    //    Output enable for pin 12
</li>
<li class="content">
[13]<b style="margin: 20px;">PIN13</b> (def=0x0)    //    Output enable for pin 13
</li>
<li class="content">
[14]<b style="margin: 20px;">PIN14</b> (def=0x0)    //    Output enable for pin 14
</li>
<li class="content">
[15]<b style="margin: 20px;">PIN15</b> (def=0x0)    //    Output enable for pin 15
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x28001030<b style="margin: 20px;">OUTENCLR</b>//   Output disable register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">VAL</b> (def=0x0)    //    Output disable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x28001034<b style="margin: 20px;">ALTFUNCSET</b>//   Alternative function enable register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">PIN0</b> (def=0x0)    //    Alternative function enable for pin 0
</li>
<li class="content">
[1]<b style="margin: 20px;">PIN1</b> (def=0x0)    //    Alternative function enable for pin 1
</li>
<li class="content">
[2]<b style="margin: 20px;">PIN2</b> (def=0x0)    //    Alternative function enable for pin 2
</li>
<li class="content">
[3]<b style="margin: 20px;">PIN3</b> (def=0x0)    //    Alternative function enable for pin 3
</li>
<li class="content">
[4]<b style="margin: 20px;">PIN4</b> (def=0x0)    //    Alternative function enable for pin 4
</li>
<li class="content">
[5]<b style="margin: 20px;">PIN5</b> (def=0x0)    //    Alternative function enable for pin 5
</li>
<li class="content">
[6]<b style="margin: 20px;">PIN6</b> (def=0x0)    //    Alternative function enable for pin 6
</li>
<li class="content">
[7]<b style="margin: 20px;">PIN7</b> (def=0x0)    //    Alternative function enable for pin 7
</li>
<li class="content">
[8]<b style="margin: 20px;">PIN8</b> (def=0x0)    //    Alternative function enable for pin 8
</li>
<li class="content">
[9]<b style="margin: 20px;">PIN9</b> (def=0x0)    //    Alternative function enable for pin 9
</li>
<li class="content">
[10]<b style="margin: 20px;">PIN10</b> (def=0x0)    //    Alternative function enable for pin 10
</li>
<li class="content">
[11]<b style="margin: 20px;">PIN11</b> (def=0x0)    //    Alternative function enable for pin 11
</li>
<li class="content">
[12]<b style="margin: 20px;">PIN12</b> (def=0x0)    //    Alternative function enable for pin 12
</li>
<li class="content">
[13]<b style="margin: 20px;">PIN13</b> (def=0x0)    //    Alternative function enable for pin 13
</li>
<li class="content">
[14]<b style="margin: 20px;">PIN14</b> (def=0x0)    //    Alternative function enable for pin 14
</li>
<li class="content">
[15]<b style="margin: 20px;">PIN15</b> (def=0x0)    //    Alternative function enable for pin 15
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x28001038<b style="margin: 20px;">ALTFUNCCLR</b>//   Alternative function disable register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">VAL</b> (def=0x0)    //    Alternative function disable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x2800103C<b style="margin: 20px;">ALTFUNCNUM</b>//   Alternative function number register</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">PIN0</b> (def=0x0)    //    Select altfunc number for pin 0
</li>
<li class="content">
[2:3]<b style="margin: 20px;">PIN1</b> (def=0x0)    //    Select altfunc number for pin 0
</li>
<li class="content">
[4:5]<b style="margin: 20px;">PIN2</b> (def=0x0)    //    Select altfunc number for pin 1
</li>
<li class="content">
[6:7]<b style="margin: 20px;">PIN3</b> (def=0x0)    //    Select altfunc number for pin 1
</li>
<li class="content">
[8:9]<b style="margin: 20px;">PIN4</b> (def=0x0)    //    Select altfunc number for pin 2
</li>
<li class="content">
[10:11]<b style="margin: 20px;">PIN5</b> (def=0x0)    //    Select altfunc number for pin 2
</li>
<li class="content">
[12:13]<b style="margin: 20px;">PIN6</b> (def=0x0)    //    Select altfunc number for pin 3
</li>
<li class="content">
[14:15]<b style="margin: 20px;">PIN7</b> (def=0x0)    //    Select altfunc number for pin 3
</li>
<li class="content">
[16:17]<b style="margin: 20px;">PIN8</b> (def=0x0)    //    Select altfunc number for pin 4
</li>
<li class="content">
[18:19]<b style="margin: 20px;">PIN9</b> (def=0x0)    //    Select altfunc number for pin 4
</li>
<li class="content">
[20:21]<b style="margin: 20px;">PIN10</b> (def=0x0)    //    Select altfunc number for pin 5
</li>
<li class="content">
[22:23]<b style="margin: 20px;">PIN11</b> (def=0x0)    //    Select altfunc number for pin 5
</li>
<li class="content">
[24:25]<b style="margin: 20px;">PIN12</b> (def=0x0)    //    Select altfunc number for pin 6
</li>
<li class="content">
[26:27]<b style="margin: 20px;">PIN13</b> (def=0x0)    //    Select altfunc number for pin 6
</li>
<li class="content">
[28:29]<b style="margin: 20px;">PIN14</b> (def=0x0)    //    Select altfunc number for pin 7
</li>
<li class="content">
[30:31]<b style="margin: 20px;">PIN15</b> (def=0x0)    //    Select altfunc number for pin 7
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x28001044<b style="margin: 20px;">SYNCSET</b>//   Additional double flip-flop syncronization enable register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">PIN0</b> (def=0x0)    //    Additional double flip-flop syncronization buffer enable for pin 0
</li>
<li class="content">
[1]<b style="margin: 20px;">PIN1</b> (def=0x0)    //    Additional double flip-flop syncronization buffer enable for pin 1
</li>
<li class="content">
[2]<b style="margin: 20px;">PIN2</b> (def=0x0)    //    Additional double flip-flop syncronization buffer enable for pin 2
</li>
<li class="content">
[3]<b style="margin: 20px;">PIN3</b> (def=0x0)    //    Additional double flip-flop syncronization buffer enable for pin 3
</li>
<li class="content">
[4]<b style="margin: 20px;">PIN4</b> (def=0x0)    //    Additional double flip-flop syncronization buffer enable for pin 4
</li>
<li class="content">
[5]<b style="margin: 20px;">PIN5</b> (def=0x0)    //    Additional double flip-flop syncronization buffer enable for pin 5
</li>
<li class="content">
[6]<b style="margin: 20px;">PIN6</b> (def=0x0)    //    Additional double flip-flop syncronization buffer enable for pin 6
</li>
<li class="content">
[7]<b style="margin: 20px;">PIN7</b> (def=0x0)    //    Additional double flip-flop syncronization buffer enable for pin 7
</li>
<li class="content">
[8]<b style="margin: 20px;">PIN8</b> (def=0x0)    //    Additional double flip-flop syncronization buffer enable for pin 8
</li>
<li class="content">
[9]<b style="margin: 20px;">PIN9</b> (def=0x0)    //    Additional double flip-flop syncronization buffer enable for pin 9
</li>
<li class="content">
[10]<b style="margin: 20px;">PIN10</b> (def=0x0)    //    Additional double flip-flop syncronization buffer enable for pin 10
</li>
<li class="content">
[11]<b style="margin: 20px;">PIN11</b> (def=0x0)    //    Additional double flip-flop syncronization buffer enable for pin 11
</li>
<li class="content">
[12]<b style="margin: 20px;">PIN12</b> (def=0x0)    //    Additional double flip-flop syncronization buffer enable for pin 12
</li>
<li class="content">
[13]<b style="margin: 20px;">PIN13</b> (def=0x0)    //    Additional double flip-flop syncronization buffer enable for pin 13
</li>
<li class="content">
[14]<b style="margin: 20px;">PIN14</b> (def=0x0)    //    Additional double flip-flop syncronization buffer enable for pin 14
</li>
<li class="content">
[15]<b style="margin: 20px;">PIN15</b> (def=0x0)    //    Additional double flip-flop syncronization buffer enable for pin 15
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x28001048<b style="margin: 20px;">SYNCCLR</b>//   Additional double flip-flop syncronization disable register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">VAL</b> (def=0x0)    //    Additional double flip-flop syncronization disable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x2800104C<b style="margin: 20px;">QUALSET</b>//   Qualifier enable register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">PIN0</b> (def=0x0)    //    Qualifier enable for pin 0
</li>
<li class="content">
[1]<b style="margin: 20px;">PIN1</b> (def=0x0)    //    Qualifier enable for pin 1
</li>
<li class="content">
[2]<b style="margin: 20px;">PIN2</b> (def=0x0)    //    Qualifier enable for pin 2
</li>
<li class="content">
[3]<b style="margin: 20px;">PIN3</b> (def=0x0)    //    Qualifier enable for pin 3
</li>
<li class="content">
[4]<b style="margin: 20px;">PIN4</b> (def=0x0)    //    Qualifier enable for pin 4
</li>
<li class="content">
[5]<b style="margin: 20px;">PIN5</b> (def=0x0)    //    Qualifier enable for pin 5
</li>
<li class="content">
[6]<b style="margin: 20px;">PIN6</b> (def=0x0)    //    Qualifier enable for pin 6
</li>
<li class="content">
[7]<b style="margin: 20px;">PIN7</b> (def=0x0)    //    Qualifier enable for pin 7
</li>
<li class="content">
[8]<b style="margin: 20px;">PIN8</b> (def=0x0)    //    Qualifier enable for pin 8
</li>
<li class="content">
[9]<b style="margin: 20px;">PIN9</b> (def=0x0)    //    Qualifier enable for pin 9
</li>
<li class="content">
[10]<b style="margin: 20px;">PIN10</b> (def=0x0)    //    Qualifier enable for pin 10
</li>
<li class="content">
[11]<b style="margin: 20px;">PIN11</b> (def=0x0)    //    Qualifier enable for pin 11
</li>
<li class="content">
[12]<b style="margin: 20px;">PIN12</b> (def=0x0)    //    Qualifier enable for pin 12
</li>
<li class="content">
[13]<b style="margin: 20px;">PIN13</b> (def=0x0)    //    Qualifier enable for pin 13
</li>
<li class="content">
[14]<b style="margin: 20px;">PIN14</b> (def=0x0)    //    Qualifier enable for pin 14
</li>
<li class="content">
[15]<b style="margin: 20px;">PIN15</b> (def=0x0)    //    Qualifier enable for pin 15
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x28001050<b style="margin: 20px;">QUALCLR</b>//   Qualifier disable register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">VAL</b> (def=0x0)    //    Qualifier disable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x28001054<b style="margin: 20px;">QUALMODESET</b>//   Qualifier mode set register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">PIN0</b> (def=0x0)    //    Qualifier mode set for pin 0
</li>
<li class="content">
[1]<b style="margin: 20px;">PIN1</b> (def=0x0)    //    Qualifier mode set for pin 1
</li>
<li class="content">
[2]<b style="margin: 20px;">PIN2</b> (def=0x0)    //    Qualifier mode set for pin 2
</li>
<li class="content">
[3]<b style="margin: 20px;">PIN3</b> (def=0x0)    //    Qualifier mode set for pin 3
</li>
<li class="content">
[4]<b style="margin: 20px;">PIN4</b> (def=0x0)    //    Qualifier mode set for pin 4
</li>
<li class="content">
[5]<b style="margin: 20px;">PIN5</b> (def=0x0)    //    Qualifier mode set for pin 5
</li>
<li class="content">
[6]<b style="margin: 20px;">PIN6</b> (def=0x0)    //    Qualifier mode set for pin 6
</li>
<li class="content">
[7]<b style="margin: 20px;">PIN7</b> (def=0x0)    //    Qualifier mode set for pin 7
</li>
<li class="content">
[8]<b style="margin: 20px;">PIN8</b> (def=0x0)    //    Qualifier mode set for pin 8
</li>
<li class="content">
[9]<b style="margin: 20px;">PIN9</b> (def=0x0)    //    Qualifier mode set for pin 9
</li>
<li class="content">
[10]<b style="margin: 20px;">PIN10</b> (def=0x0)    //    Qualifier mode set for pin 10
</li>
<li class="content">
[11]<b style="margin: 20px;">PIN11</b> (def=0x0)    //    Qualifier mode set for pin 11
</li>
<li class="content">
[12]<b style="margin: 20px;">PIN12</b> (def=0x0)    //    Qualifier mode set for pin 12
</li>
<li class="content">
[13]<b style="margin: 20px;">PIN13</b> (def=0x0)    //    Qualifier mode set for pin 13
</li>
<li class="content">
[14]<b style="margin: 20px;">PIN14</b> (def=0x0)    //    Qualifier mode set for pin 14
</li>
<li class="content">
[15]<b style="margin: 20px;">PIN15</b> (def=0x0)    //    Qualifier mode set for pin 15
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x28001058<b style="margin: 20px;">QUALMODECLR</b>//   Qualifier mode clear register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">VAL</b> (def=0x0)    //    Qualifier mode clear
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x2800105C<b style="margin: 20px;">QUALSAMPLE</b>//   Qualifier sample period register</summary>
<ul>
<li class="content">
[0:19]<b style="margin: 20px;">VAL</b> (def=0x0)    //    Qualifier sample period
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x28001060<b style="margin: 20px;">INTENSET</b>//   Interrupt enable register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">PIN0</b> (def=0x0)    //    Interrupt enable for pin 0
</li>
<li class="content">
[1]<b style="margin: 20px;">PIN1</b> (def=0x0)    //    Interrupt enable for pin 1
</li>
<li class="content">
[2]<b style="margin: 20px;">PIN2</b> (def=0x0)    //    Interrupt enable for pin 2
</li>
<li class="content">
[3]<b style="margin: 20px;">PIN3</b> (def=0x0)    //    Interrupt enable for pin 3
</li>
<li class="content">
[4]<b style="margin: 20px;">PIN4</b> (def=0x0)    //    Interrupt enable for pin 4
</li>
<li class="content">
[5]<b style="margin: 20px;">PIN5</b> (def=0x0)    //    Interrupt enable for pin 5
</li>
<li class="content">
[6]<b style="margin: 20px;">PIN6</b> (def=0x0)    //    Interrupt enable for pin 6
</li>
<li class="content">
[7]<b style="margin: 20px;">PIN7</b> (def=0x0)    //    Interrupt enable for pin 7
</li>
<li class="content">
[8]<b style="margin: 20px;">PIN8</b> (def=0x0)    //    Interrupt enable for pin 8
</li>
<li class="content">
[9]<b style="margin: 20px;">PIN9</b> (def=0x0)    //    Interrupt enable for pin 9
</li>
<li class="content">
[10]<b style="margin: 20px;">PIN10</b> (def=0x0)    //    Interrupt enable for pin 10
</li>
<li class="content">
[11]<b style="margin: 20px;">PIN11</b> (def=0x0)    //    Interrupt enable for pin 11
</li>
<li class="content">
[12]<b style="margin: 20px;">PIN12</b> (def=0x0)    //    Interrupt enable for pin 12
</li>
<li class="content">
[13]<b style="margin: 20px;">PIN13</b> (def=0x0)    //    Interrupt enable for pin 13
</li>
<li class="content">
[14]<b style="margin: 20px;">PIN14</b> (def=0x0)    //    Interrupt enable for pin 14
</li>
<li class="content">
[15]<b style="margin: 20px;">PIN15</b> (def=0x0)    //    Interrupt enable for pin 15
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x28001064<b style="margin: 20px;">INTENCLR</b>//   Interrupt disable register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">VAL</b> (def=0x0)    //    Interrupt disable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x28001068<b style="margin: 20px;">INTTYPESET</b>//   Interrupt type set register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">PIN0</b> (def=0x0)    //    Interrupt type set for pin 0
</li>
<li class="content">
[1]<b style="margin: 20px;">PIN1</b> (def=0x0)    //    Interrupt type set for pin 1
</li>
<li class="content">
[2]<b style="margin: 20px;">PIN2</b> (def=0x0)    //    Interrupt type set for pin 2
</li>
<li class="content">
[3]<b style="margin: 20px;">PIN3</b> (def=0x0)    //    Interrupt type set for pin 3
</li>
<li class="content">
[4]<b style="margin: 20px;">PIN4</b> (def=0x0)    //    Interrupt type set for pin 4
</li>
<li class="content">
[5]<b style="margin: 20px;">PIN5</b> (def=0x0)    //    Interrupt type set for pin 5
</li>
<li class="content">
[6]<b style="margin: 20px;">PIN6</b> (def=0x0)    //    Interrupt type set for pin 6
</li>
<li class="content">
[7]<b style="margin: 20px;">PIN7</b> (def=0x0)    //    Interrupt type set for pin 7
</li>
<li class="content">
[8]<b style="margin: 20px;">PIN8</b> (def=0x0)    //    Interrupt type set for pin 8
</li>
<li class="content">
[9]<b style="margin: 20px;">PIN9</b> (def=0x0)    //    Interrupt type set for pin 9
</li>
<li class="content">
[10]<b style="margin: 20px;">PIN10</b> (def=0x0)    //    Interrupt type set for pin 10
</li>
<li class="content">
[11]<b style="margin: 20px;">PIN11</b> (def=0x0)    //    Interrupt type set for pin 11
</li>
<li class="content">
[12]<b style="margin: 20px;">PIN12</b> (def=0x0)    //    Interrupt type set for pin 12
</li>
<li class="content">
[13]<b style="margin: 20px;">PIN13</b> (def=0x0)    //    Interrupt type set for pin 13
</li>
<li class="content">
[14]<b style="margin: 20px;">PIN14</b> (def=0x0)    //    Interrupt type set for pin 14
</li>
<li class="content">
[15]<b style="margin: 20px;">PIN15</b> (def=0x0)    //    Interrupt type set for pin 15
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x2800106C<b style="margin: 20px;">INTTYPECLR</b>//   Interrupt type clear register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">VAL</b> (def=0x0)    //    Interrupt type clear
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x28001070<b style="margin: 20px;">INTPOLSET</b>//   Interrupt polarity set register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">PIN0</b> (def=0x0)    //    Interrupt polarity set for pin 0
</li>
<li class="content">
[1]<b style="margin: 20px;">PIN1</b> (def=0x0)    //    Interrupt polarity set for pin 1
</li>
<li class="content">
[2]<b style="margin: 20px;">PIN2</b> (def=0x0)    //    Interrupt polarity set for pin 2
</li>
<li class="content">
[3]<b style="margin: 20px;">PIN3</b> (def=0x0)    //    Interrupt polarity set for pin 3
</li>
<li class="content">
[4]<b style="margin: 20px;">PIN4</b> (def=0x0)    //    Interrupt polarity set for pin 4
</li>
<li class="content">
[5]<b style="margin: 20px;">PIN5</b> (def=0x0)    //    Interrupt polarity set for pin 5
</li>
<li class="content">
[6]<b style="margin: 20px;">PIN6</b> (def=0x0)    //    Interrupt polarity set for pin 6
</li>
<li class="content">
[7]<b style="margin: 20px;">PIN7</b> (def=0x0)    //    Interrupt polarity set for pin 7
</li>
<li class="content">
[8]<b style="margin: 20px;">PIN8</b> (def=0x0)    //    Interrupt polarity set for pin 8
</li>
<li class="content">
[9]<b style="margin: 20px;">PIN9</b> (def=0x0)    //    Interrupt polarity set for pin 9
</li>
<li class="content">
[10]<b style="margin: 20px;">PIN10</b> (def=0x0)    //    Interrupt polarity set for pin 10
</li>
<li class="content">
[11]<b style="margin: 20px;">PIN11</b> (def=0x0)    //    Interrupt polarity set for pin 11
</li>
<li class="content">
[12]<b style="margin: 20px;">PIN12</b> (def=0x0)    //    Interrupt polarity set for pin 12
</li>
<li class="content">
[13]<b style="margin: 20px;">PIN13</b> (def=0x0)    //    Interrupt polarity set for pin 13
</li>
<li class="content">
[14]<b style="margin: 20px;">PIN14</b> (def=0x0)    //    Interrupt polarity set for pin 14
</li>
<li class="content">
[15]<b style="margin: 20px;">PIN15</b> (def=0x0)    //    Interrupt polarity set for pin 15
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x28001074<b style="margin: 20px;">INTPOLCLR</b>//   Interrupt polarity clear register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">VAL</b> (def=0x0)    //    Interrupt polarity clear
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x28001078<b style="margin: 20px;">INTEDGESET</b>//   Interrupt every edge set register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">PIN0</b> (def=0x0)    //    Interrupt every edge set for pin 0
</li>
<li class="content">
[1]<b style="margin: 20px;">PIN1</b> (def=0x0)    //    Interrupt every edge set for pin 1
</li>
<li class="content">
[2]<b style="margin: 20px;">PIN2</b> (def=0x0)    //    Interrupt every edge set for pin 2
</li>
<li class="content">
[3]<b style="margin: 20px;">PIN3</b> (def=0x0)    //    Interrupt every edge set for pin 3
</li>
<li class="content">
[4]<b style="margin: 20px;">PIN4</b> (def=0x0)    //    Interrupt every edge set for pin 4
</li>
<li class="content">
[5]<b style="margin: 20px;">PIN5</b> (def=0x0)    //    Interrupt every edge set for pin 5
</li>
<li class="content">
[6]<b style="margin: 20px;">PIN6</b> (def=0x0)    //    Interrupt every edge set for pin 6
</li>
<li class="content">
[7]<b style="margin: 20px;">PIN7</b> (def=0x0)    //    Interrupt every edge set for pin 7
</li>
<li class="content">
[8]<b style="margin: 20px;">PIN8</b> (def=0x0)    //    Interrupt every edge set for pin 8
</li>
<li class="content">
[9]<b style="margin: 20px;">PIN9</b> (def=0x0)    //    Interrupt every edge set for pin 9
</li>
<li class="content">
[10]<b style="margin: 20px;">PIN10</b> (def=0x0)    //    Interrupt every edge set for pin 10
</li>
<li class="content">
[11]<b style="margin: 20px;">PIN11</b> (def=0x0)    //    Interrupt every edge set for pin 11
</li>
<li class="content">
[12]<b style="margin: 20px;">PIN12</b> (def=0x0)    //    Interrupt every edge set for pin 12
</li>
<li class="content">
[13]<b style="margin: 20px;">PIN13</b> (def=0x0)    //    Interrupt every edge set for pin 13
</li>
<li class="content">
[14]<b style="margin: 20px;">PIN14</b> (def=0x0)    //    Interrupt every edge set for pin 14
</li>
<li class="content">
[15]<b style="margin: 20px;">PIN15</b> (def=0x0)    //    Interrupt every edge set for pin 15
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x2800107C<b style="margin: 20px;">INTEDGECLR</b>//   Interrupt every edge clear register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">VAL</b> (def=0x0)    //    Interrupt every edge clear
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x28001080<b style="margin: 20px;">INTSTATUS</b>//   Interrupt status</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">PIN0</b> (def=0x0)    //    Interrupt status of pin 0
</li>
<li class="content">
[1]<b style="margin: 20px;">PIN1</b> (def=0x0)    //    Interrupt status of pin 1
</li>
<li class="content">
[2]<b style="margin: 20px;">PIN2</b> (def=0x0)    //    Interrupt status of pin 2
</li>
<li class="content">
[3]<b style="margin: 20px;">PIN3</b> (def=0x0)    //    Interrupt status of pin 3
</li>
<li class="content">
[4]<b style="margin: 20px;">PIN4</b> (def=0x0)    //    Interrupt status of pin 4
</li>
<li class="content">
[5]<b style="margin: 20px;">PIN5</b> (def=0x0)    //    Interrupt status of pin 5
</li>
<li class="content">
[6]<b style="margin: 20px;">PIN6</b> (def=0x0)    //    Interrupt status of pin 6
</li>
<li class="content">
[7]<b style="margin: 20px;">PIN7</b> (def=0x0)    //    Interrupt status of pin 7
</li>
<li class="content">
[8]<b style="margin: 20px;">PIN8</b> (def=0x0)    //    Interrupt status of pin 8
</li>
<li class="content">
[9]<b style="margin: 20px;">PIN9</b> (def=0x0)    //    Interrupt status of pin 9
</li>
<li class="content">
[10]<b style="margin: 20px;">PIN10</b> (def=0x0)    //    Interrupt status of pin 10
</li>
<li class="content">
[11]<b style="margin: 20px;">PIN11</b> (def=0x0)    //    Interrupt status of pin 11
</li>
<li class="content">
[12]<b style="margin: 20px;">PIN12</b> (def=0x0)    //    Interrupt status of pin 12
</li>
<li class="content">
[13]<b style="margin: 20px;">PIN13</b> (def=0x0)    //    Interrupt status of pin 13
</li>
<li class="content">
[14]<b style="margin: 20px;">PIN14</b> (def=0x0)    //    Interrupt status of pin 14
</li>
<li class="content">
[15]<b style="margin: 20px;">PIN15</b> (def=0x0)    //    Interrupt status of pin 15
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x28001084<b style="margin: 20px;">DMAREQSET</b>//   DMA request enable register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">PIN0</b> (def=0x0)    //    DMA request enable for pin 0
</li>
<li class="content">
[1]<b style="margin: 20px;">PIN1</b> (def=0x0)    //    DMA request enable for pin 1
</li>
<li class="content">
[2]<b style="margin: 20px;">PIN2</b> (def=0x0)    //    DMA request enable for pin 2
</li>
<li class="content">
[3]<b style="margin: 20px;">PIN3</b> (def=0x0)    //    DMA request enable for pin 3
</li>
<li class="content">
[4]<b style="margin: 20px;">PIN4</b> (def=0x0)    //    DMA request enable for pin 4
</li>
<li class="content">
[5]<b style="margin: 20px;">PIN5</b> (def=0x0)    //    DMA request enable for pin 5
</li>
<li class="content">
[6]<b style="margin: 20px;">PIN6</b> (def=0x0)    //    DMA request enable for pin 6
</li>
<li class="content">
[7]<b style="margin: 20px;">PIN7</b> (def=0x0)    //    DMA request enable for pin 7
</li>
<li class="content">
[8]<b style="margin: 20px;">PIN8</b> (def=0x0)    //    DMA request enable for pin 8
</li>
<li class="content">
[9]<b style="margin: 20px;">PIN9</b> (def=0x0)    //    DMA request enable for pin 9
</li>
<li class="content">
[10]<b style="margin: 20px;">PIN10</b> (def=0x0)    //    DMA request enable for pin 10
</li>
<li class="content">
[11]<b style="margin: 20px;">PIN11</b> (def=0x0)    //    DMA request enable for pin 11
</li>
<li class="content">
[12]<b style="margin: 20px;">PIN12</b> (def=0x0)    //    DMA request enable for pin 12
</li>
<li class="content">
[13]<b style="margin: 20px;">PIN13</b> (def=0x0)    //    DMA request enable for pin 13
</li>
<li class="content">
[14]<b style="margin: 20px;">PIN14</b> (def=0x0)    //    DMA request enable for pin 14
</li>
<li class="content">
[15]<b style="margin: 20px;">PIN15</b> (def=0x0)    //    DMA request enable for pin 15
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x28001088<b style="margin: 20px;">DMAREQCLR</b>//   DMA request disable register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">VAL</b> (def=0x0)    //    DMA request disable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x2800108C<b style="margin: 20px;">ADCSOCSET</b>//   ADC Start Of Conversion enable register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">PIN0</b> (def=0x0)    //    ADC SOC enable for pin 0
</li>
<li class="content">
[1]<b style="margin: 20px;">PIN1</b> (def=0x0)    //    ADC SOC enable for pin 1
</li>
<li class="content">
[2]<b style="margin: 20px;">PIN2</b> (def=0x0)    //    ADC SOC enable for pin 2
</li>
<li class="content">
[3]<b style="margin: 20px;">PIN3</b> (def=0x0)    //    ADC SOC enable for pin 3
</li>
<li class="content">
[4]<b style="margin: 20px;">PIN4</b> (def=0x0)    //    ADC SOC enable for pin 4
</li>
<li class="content">
[5]<b style="margin: 20px;">PIN5</b> (def=0x0)    //    ADC SOC enable for pin 5
</li>
<li class="content">
[6]<b style="margin: 20px;">PIN6</b> (def=0x0)    //    ADC SOC enable for pin 6
</li>
<li class="content">
[7]<b style="margin: 20px;">PIN7</b> (def=0x0)    //    ADC SOC enable for pin 7
</li>
<li class="content">
[8]<b style="margin: 20px;">PIN8</b> (def=0x0)    //    ADC SOC enable for pin 8
</li>
<li class="content">
[9]<b style="margin: 20px;">PIN9</b> (def=0x0)    //    ADC SOC enable for pin 9
</li>
<li class="content">
[10]<b style="margin: 20px;">PIN10</b> (def=0x0)    //    ADC SOC enable for pin 10
</li>
<li class="content">
[11]<b style="margin: 20px;">PIN11</b> (def=0x0)    //    ADC SOC enable for pin 11
</li>
<li class="content">
[12]<b style="margin: 20px;">PIN12</b> (def=0x0)    //    ADC SOC enable for pin 12
</li>
<li class="content">
[13]<b style="margin: 20px;">PIN13</b> (def=0x0)    //    ADC SOC enable for pin 13
</li>
<li class="content">
[14]<b style="margin: 20px;">PIN14</b> (def=0x0)    //    ADC SOC enable for pin 14
</li>
<li class="content">
[15]<b style="margin: 20px;">PIN15</b> (def=0x0)    //    ADC SOC enable for pin 15
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x28001090<b style="margin: 20px;">ADCSOCCLR</b>//   ADC Start Of Conversion disable register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">VAL</b> (def=0x0)    //    ADC SOC disable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x2800109C<b style="margin: 20px;">LOCKKEY</b>//   Key register to unlock LOCKSET/LOCKCLR registers for write (KEY=0xADEADBEE)</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">VAL</b> (def=0x0)    //     Key to unlock LOCKSET/LOCKCLR registers for write (KEY=0xADEADBEE)
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x280010A0<b style="margin: 20px;">LOCKSET</b>//   Lock pins configuration enable register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">PIN0</b> (def=0x0)    //    Lock configuration enable for pin 0
</li>
<li class="content">
[1]<b style="margin: 20px;">PIN1</b> (def=0x0)    //    Lock configuration enable for pin 1
</li>
<li class="content">
[2]<b style="margin: 20px;">PIN2</b> (def=0x0)    //    Lock configuration enable for pin 2
</li>
<li class="content">
[3]<b style="margin: 20px;">PIN3</b> (def=0x0)    //    Lock configuration enable for pin 3
</li>
<li class="content">
[4]<b style="margin: 20px;">PIN4</b> (def=0x0)    //    Lock configuration enable for pin 4
</li>
<li class="content">
[5]<b style="margin: 20px;">PIN5</b> (def=0x0)    //    Lock configuration enable for pin 5
</li>
<li class="content">
[6]<b style="margin: 20px;">PIN6</b> (def=0x0)    //    Lock configuration enable for pin 6
</li>
<li class="content">
[7]<b style="margin: 20px;">PIN7</b> (def=0x0)    //    Lock configuration enable for pin 7
</li>
<li class="content">
[8]<b style="margin: 20px;">PIN8</b> (def=0x0)    //    Lock configuration enable for pin 8
</li>
<li class="content">
[9]<b style="margin: 20px;">PIN9</b> (def=0x0)    //    Lock configuration enable for pin 9
</li>
<li class="content">
[10]<b style="margin: 20px;">PIN10</b> (def=0x0)    //    Lock configuration enable for pin 10
</li>
<li class="content">
[11]<b style="margin: 20px;">PIN11</b> (def=0x0)    //    Lock configuration enable for pin 11
</li>
<li class="content">
[12]<b style="margin: 20px;">PIN12</b> (def=0x0)    //    Lock configuration enable for pin 12
</li>
<li class="content">
[13]<b style="margin: 20px;">PIN13</b> (def=0x0)    //    Lock configuration enable for pin 13
</li>
<li class="content">
[14]<b style="margin: 20px;">PIN14</b> (def=0x0)    //    Lock configuration enable for pin 14
</li>
<li class="content">
[15]<b style="margin: 20px;">PIN15</b> (def=0x0)    //    Lock configuration enable for pin 15
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x280010A4<b style="margin: 20px;">LOCKCLR</b>//   Lock pins configuration disable register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">VAL</b> (def=0x0)    //    Lock configuration disable
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x28002000<b style="margin: 20px;">GPIOC</b>// </summary>
<ul>
<li class="content"><details><summary>0x28002000<b style="margin: 20px;">DATA</b>//   Data Input register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">VAL</b> (def=0x0)    //    
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x28002004<b style="margin: 20px;">DATAOUT</b>//   Data output register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">VAL</b> (def=0x0)    //    
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x28002008<b style="margin: 20px;">DATAOUTSET</b>//   Data output set bits register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">PIN0</b> (def=0x0)    //    Data output set bit 0
</li>
<li class="content">
[1]<b style="margin: 20px;">PIN1</b> (def=0x0)    //    Data output set bit 1
</li>
<li class="content">
[2]<b style="margin: 20px;">PIN2</b> (def=0x0)    //    Data output set bit 2
</li>
<li class="content">
[3]<b style="margin: 20px;">PIN3</b> (def=0x0)    //    Data output set bit 3
</li>
<li class="content">
[4]<b style="margin: 20px;">PIN4</b> (def=0x0)    //    Data output set bit 4
</li>
<li class="content">
[5]<b style="margin: 20px;">PIN5</b> (def=0x0)    //    Data output set bit 5
</li>
<li class="content">
[6]<b style="margin: 20px;">PIN6</b> (def=0x0)    //    Data output set bit 6
</li>
<li class="content">
[7]<b style="margin: 20px;">PIN7</b> (def=0x0)    //    Data output set bit 7
</li>
<li class="content">
[8]<b style="margin: 20px;">PIN8</b> (def=0x0)    //    Data output set bit 8
</li>
<li class="content">
[9]<b style="margin: 20px;">PIN9</b> (def=0x0)    //    Data output set bit 9
</li>
<li class="content">
[10]<b style="margin: 20px;">PIN10</b> (def=0x0)    //    Data output set bit 10
</li>
<li class="content">
[11]<b style="margin: 20px;">PIN11</b> (def=0x0)    //    Data output set bit 11
</li>
<li class="content">
[12]<b style="margin: 20px;">PIN12</b> (def=0x0)    //    Data output set bit 12
</li>
<li class="content">
[13]<b style="margin: 20px;">PIN13</b> (def=0x0)    //    Data output set bit 13
</li>
<li class="content">
[14]<b style="margin: 20px;">PIN14</b> (def=0x0)    //    Data output set bit 14
</li>
<li class="content">
[15]<b style="margin: 20px;">PIN15</b> (def=0x0)    //    Data output set bit 15
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x2800200C<b style="margin: 20px;">DATAOUTCLR</b>//   Data output clear bits register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">VAL</b> (def=0x0)    //    Data output clear
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x28002010<b style="margin: 20px;">DATAOUTTGL</b>//   Data output toggle bits register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">VAL</b> (def=0x0)    //    Data output toggle
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x28002020<b style="margin: 20px;">PULLMODE</b>//   Select pull mode register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">PIN0</b> (def=0x0)    //    Select pull mode for pin 0
</li>
<li class="content">
[1]<b style="margin: 20px;">PIN1</b> (def=0x0)    //    Select pull mode for pin 1
</li>
<li class="content">
[2]<b style="margin: 20px;">PIN2</b> (def=0x0)    //    Select pull mode for pin 2
</li>
<li class="content">
[3]<b style="margin: 20px;">PIN3</b> (def=0x0)    //    Select pull mode for pin 3
</li>
<li class="content">
[4]<b style="margin: 20px;">PIN4</b> (def=0x0)    //    Select pull mode for pin 4
</li>
<li class="content">
[5]<b style="margin: 20px;">PIN5</b> (def=0x0)    //    Select pull mode for pin 5
</li>
<li class="content">
[6]<b style="margin: 20px;">PIN6</b> (def=0x0)    //    Select pull mode for pin 6
</li>
<li class="content">
[7]<b style="margin: 20px;">PIN7</b> (def=0x0)    //    Select pull mode for pin 7
</li>
<li class="content">
[8]<b style="margin: 20px;">PIN8</b> (def=0x0)    //    Select pull mode for pin 8
</li>
<li class="content">
[9]<b style="margin: 20px;">PIN9</b> (def=0x0)    //    Select pull mode for pin 9
</li>
<li class="content">
[10]<b style="margin: 20px;">PIN10</b> (def=0x0)    //    Select pull mode for pin 10
</li>
<li class="content">
[11]<b style="margin: 20px;">PIN11</b> (def=0x0)    //    Select pull mode for pin 11
</li>
<li class="content">
[12]<b style="margin: 20px;">PIN12</b> (def=0x0)    //    Select pull mode for pin 12
</li>
<li class="content">
[13]<b style="margin: 20px;">PIN13</b> (def=0x0)    //    Select pull mode for pin 13
</li>
<li class="content">
[14]<b style="margin: 20px;">PIN14</b> (def=0x0)    //    Select pull mode for pin 14
</li>
<li class="content">
[15]<b style="margin: 20px;">PIN15</b> (def=0x0)    //    Select pull mode for pin 15
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x28002024<b style="margin: 20px;">OUTMODE</b>//   Select output mode register</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">PIN0</b> (def=0x0)    //    Select output mode for pin 0
</li>
<li class="content">
[2:3]<b style="margin: 20px;">PIN1</b> (def=0x0)    //    Select output mode for pin 1
</li>
<li class="content">
[4:5]<b style="margin: 20px;">PIN2</b> (def=0x0)    //    Select output mode for pin 2
</li>
<li class="content">
[6:7]<b style="margin: 20px;">PIN3</b> (def=0x0)    //    Select output mode for pin 3
</li>
<li class="content">
[8:9]<b style="margin: 20px;">PIN4</b> (def=0x0)    //    Select output mode for pin 4
</li>
<li class="content">
[10:11]<b style="margin: 20px;">PIN5</b> (def=0x0)    //    Select output mode for pin 5
</li>
<li class="content">
[12:13]<b style="margin: 20px;">PIN6</b> (def=0x0)    //    Select output mode for pin 6
</li>
<li class="content">
[14:15]<b style="margin: 20px;">PIN7</b> (def=0x0)    //    Select output mode for pin 7
</li>
<li class="content">
[16:17]<b style="margin: 20px;">PIN8</b> (def=0x0)    //    Select output mode for pin 8
</li>
<li class="content">
[18:19]<b style="margin: 20px;">PIN9</b> (def=0x0)    //    Select output mode for pin 9
</li>
<li class="content">
[20:21]<b style="margin: 20px;">PIN10</b> (def=0x0)    //    Select output mode for pin 10
</li>
<li class="content">
[22:23]<b style="margin: 20px;">PIN11</b> (def=0x0)    //    Select output mode for pin 11
</li>
<li class="content">
[24:25]<b style="margin: 20px;">PIN12</b> (def=0x0)    //    Select output mode for pin 12
</li>
<li class="content">
[26:27]<b style="margin: 20px;">PIN13</b> (def=0x0)    //    Select output mode for pin 13
</li>
<li class="content">
[28:29]<b style="margin: 20px;">PIN14</b> (def=0x0)    //    Select output mode for pin 14
</li>
<li class="content">
[30:31]<b style="margin: 20px;">PIN15</b> (def=0x0)    //    Select output mode for pin 15
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x2800202C<b style="margin: 20px;">OUTENSET</b>//   Output enable register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">PIN0</b> (def=0x0)    //    Output enable for pin 0
</li>
<li class="content">
[1]<b style="margin: 20px;">PIN1</b> (def=0x0)    //    Output enable for pin 1
</li>
<li class="content">
[2]<b style="margin: 20px;">PIN2</b> (def=0x0)    //    Output enable for pin 2
</li>
<li class="content">
[3]<b style="margin: 20px;">PIN3</b> (def=0x0)    //    Output enable for pin 3
</li>
<li class="content">
[4]<b style="margin: 20px;">PIN4</b> (def=0x0)    //    Output enable for pin 4
</li>
<li class="content">
[5]<b style="margin: 20px;">PIN5</b> (def=0x0)    //    Output enable for pin 5
</li>
<li class="content">
[6]<b style="margin: 20px;">PIN6</b> (def=0x0)    //    Output enable for pin 6
</li>
<li class="content">
[7]<b style="margin: 20px;">PIN7</b> (def=0x0)    //    Output enable for pin 7
</li>
<li class="content">
[8]<b style="margin: 20px;">PIN8</b> (def=0x0)    //    Output enable for pin 8
</li>
<li class="content">
[9]<b style="margin: 20px;">PIN9</b> (def=0x0)    //    Output enable for pin 9
</li>
<li class="content">
[10]<b style="margin: 20px;">PIN10</b> (def=0x0)    //    Output enable for pin 10
</li>
<li class="content">
[11]<b style="margin: 20px;">PIN11</b> (def=0x0)    //    Output enable for pin 11
</li>
<li class="content">
[12]<b style="margin: 20px;">PIN12</b> (def=0x0)    //    Output enable for pin 12
</li>
<li class="content">
[13]<b style="margin: 20px;">PIN13</b> (def=0x0)    //    Output enable for pin 13
</li>
<li class="content">
[14]<b style="margin: 20px;">PIN14</b> (def=0x0)    //    Output enable for pin 14
</li>
<li class="content">
[15]<b style="margin: 20px;">PIN15</b> (def=0x0)    //    Output enable for pin 15
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x28002030<b style="margin: 20px;">OUTENCLR</b>//   Output disable register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">VAL</b> (def=0x0)    //    Output disable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x28002034<b style="margin: 20px;">ALTFUNCSET</b>//   Alternative function enable register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">PIN0</b> (def=0x0)    //    Alternative function enable for pin 0
</li>
<li class="content">
[1]<b style="margin: 20px;">PIN1</b> (def=0x0)    //    Alternative function enable for pin 1
</li>
<li class="content">
[2]<b style="margin: 20px;">PIN2</b> (def=0x0)    //    Alternative function enable for pin 2
</li>
<li class="content">
[3]<b style="margin: 20px;">PIN3</b> (def=0x0)    //    Alternative function enable for pin 3
</li>
<li class="content">
[4]<b style="margin: 20px;">PIN4</b> (def=0x0)    //    Alternative function enable for pin 4
</li>
<li class="content">
[5]<b style="margin: 20px;">PIN5</b> (def=0x0)    //    Alternative function enable for pin 5
</li>
<li class="content">
[6]<b style="margin: 20px;">PIN6</b> (def=0x0)    //    Alternative function enable for pin 6
</li>
<li class="content">
[7]<b style="margin: 20px;">PIN7</b> (def=0x0)    //    Alternative function enable for pin 7
</li>
<li class="content">
[8]<b style="margin: 20px;">PIN8</b> (def=0x0)    //    Alternative function enable for pin 8
</li>
<li class="content">
[9]<b style="margin: 20px;">PIN9</b> (def=0x0)    //    Alternative function enable for pin 9
</li>
<li class="content">
[10]<b style="margin: 20px;">PIN10</b> (def=0x0)    //    Alternative function enable for pin 10
</li>
<li class="content">
[11]<b style="margin: 20px;">PIN11</b> (def=0x0)    //    Alternative function enable for pin 11
</li>
<li class="content">
[12]<b style="margin: 20px;">PIN12</b> (def=0x0)    //    Alternative function enable for pin 12
</li>
<li class="content">
[13]<b style="margin: 20px;">PIN13</b> (def=0x0)    //    Alternative function enable for pin 13
</li>
<li class="content">
[14]<b style="margin: 20px;">PIN14</b> (def=0x0)    //    Alternative function enable for pin 14
</li>
<li class="content">
[15]<b style="margin: 20px;">PIN15</b> (def=0x0)    //    Alternative function enable for pin 15
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x28002038<b style="margin: 20px;">ALTFUNCCLR</b>//   Alternative function disable register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">VAL</b> (def=0x0)    //    Alternative function disable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x2800203C<b style="margin: 20px;">ALTFUNCNUM</b>//   Alternative function number register</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">PIN0</b> (def=0x0)    //    Select altfunc number for pin 0
</li>
<li class="content">
[2:3]<b style="margin: 20px;">PIN1</b> (def=0x0)    //    Select altfunc number for pin 0
</li>
<li class="content">
[4:5]<b style="margin: 20px;">PIN2</b> (def=0x0)    //    Select altfunc number for pin 1
</li>
<li class="content">
[6:7]<b style="margin: 20px;">PIN3</b> (def=0x0)    //    Select altfunc number for pin 1
</li>
<li class="content">
[8:9]<b style="margin: 20px;">PIN4</b> (def=0x0)    //    Select altfunc number for pin 2
</li>
<li class="content">
[10:11]<b style="margin: 20px;">PIN5</b> (def=0x0)    //    Select altfunc number for pin 2
</li>
<li class="content">
[12:13]<b style="margin: 20px;">PIN6</b> (def=0x0)    //    Select altfunc number for pin 3
</li>
<li class="content">
[14:15]<b style="margin: 20px;">PIN7</b> (def=0x0)    //    Select altfunc number for pin 3
</li>
<li class="content">
[16:17]<b style="margin: 20px;">PIN8</b> (def=0x0)    //    Select altfunc number for pin 4
</li>
<li class="content">
[18:19]<b style="margin: 20px;">PIN9</b> (def=0x0)    //    Select altfunc number for pin 4
</li>
<li class="content">
[20:21]<b style="margin: 20px;">PIN10</b> (def=0x0)    //    Select altfunc number for pin 5
</li>
<li class="content">
[22:23]<b style="margin: 20px;">PIN11</b> (def=0x0)    //    Select altfunc number for pin 5
</li>
<li class="content">
[24:25]<b style="margin: 20px;">PIN12</b> (def=0x0)    //    Select altfunc number for pin 6
</li>
<li class="content">
[26:27]<b style="margin: 20px;">PIN13</b> (def=0x0)    //    Select altfunc number for pin 6
</li>
<li class="content">
[28:29]<b style="margin: 20px;">PIN14</b> (def=0x0)    //    Select altfunc number for pin 7
</li>
<li class="content">
[30:31]<b style="margin: 20px;">PIN15</b> (def=0x0)    //    Select altfunc number for pin 7
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x28002044<b style="margin: 20px;">SYNCSET</b>//   Additional double flip-flop syncronization enable register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">PIN0</b> (def=0x0)    //    Additional double flip-flop syncronization buffer enable for pin 0
</li>
<li class="content">
[1]<b style="margin: 20px;">PIN1</b> (def=0x0)    //    Additional double flip-flop syncronization buffer enable for pin 1
</li>
<li class="content">
[2]<b style="margin: 20px;">PIN2</b> (def=0x0)    //    Additional double flip-flop syncronization buffer enable for pin 2
</li>
<li class="content">
[3]<b style="margin: 20px;">PIN3</b> (def=0x0)    //    Additional double flip-flop syncronization buffer enable for pin 3
</li>
<li class="content">
[4]<b style="margin: 20px;">PIN4</b> (def=0x0)    //    Additional double flip-flop syncronization buffer enable for pin 4
</li>
<li class="content">
[5]<b style="margin: 20px;">PIN5</b> (def=0x0)    //    Additional double flip-flop syncronization buffer enable for pin 5
</li>
<li class="content">
[6]<b style="margin: 20px;">PIN6</b> (def=0x0)    //    Additional double flip-flop syncronization buffer enable for pin 6
</li>
<li class="content">
[7]<b style="margin: 20px;">PIN7</b> (def=0x0)    //    Additional double flip-flop syncronization buffer enable for pin 7
</li>
<li class="content">
[8]<b style="margin: 20px;">PIN8</b> (def=0x0)    //    Additional double flip-flop syncronization buffer enable for pin 8
</li>
<li class="content">
[9]<b style="margin: 20px;">PIN9</b> (def=0x0)    //    Additional double flip-flop syncronization buffer enable for pin 9
</li>
<li class="content">
[10]<b style="margin: 20px;">PIN10</b> (def=0x0)    //    Additional double flip-flop syncronization buffer enable for pin 10
</li>
<li class="content">
[11]<b style="margin: 20px;">PIN11</b> (def=0x0)    //    Additional double flip-flop syncronization buffer enable for pin 11
</li>
<li class="content">
[12]<b style="margin: 20px;">PIN12</b> (def=0x0)    //    Additional double flip-flop syncronization buffer enable for pin 12
</li>
<li class="content">
[13]<b style="margin: 20px;">PIN13</b> (def=0x0)    //    Additional double flip-flop syncronization buffer enable for pin 13
</li>
<li class="content">
[14]<b style="margin: 20px;">PIN14</b> (def=0x0)    //    Additional double flip-flop syncronization buffer enable for pin 14
</li>
<li class="content">
[15]<b style="margin: 20px;">PIN15</b> (def=0x0)    //    Additional double flip-flop syncronization buffer enable for pin 15
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x28002048<b style="margin: 20px;">SYNCCLR</b>//   Additional double flip-flop syncronization disable register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">VAL</b> (def=0x0)    //    Additional double flip-flop syncronization disable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x2800204C<b style="margin: 20px;">QUALSET</b>//   Qualifier enable register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">PIN0</b> (def=0x0)    //    Qualifier enable for pin 0
</li>
<li class="content">
[1]<b style="margin: 20px;">PIN1</b> (def=0x0)    //    Qualifier enable for pin 1
</li>
<li class="content">
[2]<b style="margin: 20px;">PIN2</b> (def=0x0)    //    Qualifier enable for pin 2
</li>
<li class="content">
[3]<b style="margin: 20px;">PIN3</b> (def=0x0)    //    Qualifier enable for pin 3
</li>
<li class="content">
[4]<b style="margin: 20px;">PIN4</b> (def=0x0)    //    Qualifier enable for pin 4
</li>
<li class="content">
[5]<b style="margin: 20px;">PIN5</b> (def=0x0)    //    Qualifier enable for pin 5
</li>
<li class="content">
[6]<b style="margin: 20px;">PIN6</b> (def=0x0)    //    Qualifier enable for pin 6
</li>
<li class="content">
[7]<b style="margin: 20px;">PIN7</b> (def=0x0)    //    Qualifier enable for pin 7
</li>
<li class="content">
[8]<b style="margin: 20px;">PIN8</b> (def=0x0)    //    Qualifier enable for pin 8
</li>
<li class="content">
[9]<b style="margin: 20px;">PIN9</b> (def=0x0)    //    Qualifier enable for pin 9
</li>
<li class="content">
[10]<b style="margin: 20px;">PIN10</b> (def=0x0)    //    Qualifier enable for pin 10
</li>
<li class="content">
[11]<b style="margin: 20px;">PIN11</b> (def=0x0)    //    Qualifier enable for pin 11
</li>
<li class="content">
[12]<b style="margin: 20px;">PIN12</b> (def=0x0)    //    Qualifier enable for pin 12
</li>
<li class="content">
[13]<b style="margin: 20px;">PIN13</b> (def=0x0)    //    Qualifier enable for pin 13
</li>
<li class="content">
[14]<b style="margin: 20px;">PIN14</b> (def=0x0)    //    Qualifier enable for pin 14
</li>
<li class="content">
[15]<b style="margin: 20px;">PIN15</b> (def=0x0)    //    Qualifier enable for pin 15
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x28002050<b style="margin: 20px;">QUALCLR</b>//   Qualifier disable register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">VAL</b> (def=0x0)    //    Qualifier disable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x28002054<b style="margin: 20px;">QUALMODESET</b>//   Qualifier mode set register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">PIN0</b> (def=0x0)    //    Qualifier mode set for pin 0
</li>
<li class="content">
[1]<b style="margin: 20px;">PIN1</b> (def=0x0)    //    Qualifier mode set for pin 1
</li>
<li class="content">
[2]<b style="margin: 20px;">PIN2</b> (def=0x0)    //    Qualifier mode set for pin 2
</li>
<li class="content">
[3]<b style="margin: 20px;">PIN3</b> (def=0x0)    //    Qualifier mode set for pin 3
</li>
<li class="content">
[4]<b style="margin: 20px;">PIN4</b> (def=0x0)    //    Qualifier mode set for pin 4
</li>
<li class="content">
[5]<b style="margin: 20px;">PIN5</b> (def=0x0)    //    Qualifier mode set for pin 5
</li>
<li class="content">
[6]<b style="margin: 20px;">PIN6</b> (def=0x0)    //    Qualifier mode set for pin 6
</li>
<li class="content">
[7]<b style="margin: 20px;">PIN7</b> (def=0x0)    //    Qualifier mode set for pin 7
</li>
<li class="content">
[8]<b style="margin: 20px;">PIN8</b> (def=0x0)    //    Qualifier mode set for pin 8
</li>
<li class="content">
[9]<b style="margin: 20px;">PIN9</b> (def=0x0)    //    Qualifier mode set for pin 9
</li>
<li class="content">
[10]<b style="margin: 20px;">PIN10</b> (def=0x0)    //    Qualifier mode set for pin 10
</li>
<li class="content">
[11]<b style="margin: 20px;">PIN11</b> (def=0x0)    //    Qualifier mode set for pin 11
</li>
<li class="content">
[12]<b style="margin: 20px;">PIN12</b> (def=0x0)    //    Qualifier mode set for pin 12
</li>
<li class="content">
[13]<b style="margin: 20px;">PIN13</b> (def=0x0)    //    Qualifier mode set for pin 13
</li>
<li class="content">
[14]<b style="margin: 20px;">PIN14</b> (def=0x0)    //    Qualifier mode set for pin 14
</li>
<li class="content">
[15]<b style="margin: 20px;">PIN15</b> (def=0x0)    //    Qualifier mode set for pin 15
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x28002058<b style="margin: 20px;">QUALMODECLR</b>//   Qualifier mode clear register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">VAL</b> (def=0x0)    //    Qualifier mode clear
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x2800205C<b style="margin: 20px;">QUALSAMPLE</b>//   Qualifier sample period register</summary>
<ul>
<li class="content">
[0:19]<b style="margin: 20px;">VAL</b> (def=0x0)    //    Qualifier sample period
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x28002060<b style="margin: 20px;">INTENSET</b>//   Interrupt enable register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">PIN0</b> (def=0x0)    //    Interrupt enable for pin 0
</li>
<li class="content">
[1]<b style="margin: 20px;">PIN1</b> (def=0x0)    //    Interrupt enable for pin 1
</li>
<li class="content">
[2]<b style="margin: 20px;">PIN2</b> (def=0x0)    //    Interrupt enable for pin 2
</li>
<li class="content">
[3]<b style="margin: 20px;">PIN3</b> (def=0x0)    //    Interrupt enable for pin 3
</li>
<li class="content">
[4]<b style="margin: 20px;">PIN4</b> (def=0x0)    //    Interrupt enable for pin 4
</li>
<li class="content">
[5]<b style="margin: 20px;">PIN5</b> (def=0x0)    //    Interrupt enable for pin 5
</li>
<li class="content">
[6]<b style="margin: 20px;">PIN6</b> (def=0x0)    //    Interrupt enable for pin 6
</li>
<li class="content">
[7]<b style="margin: 20px;">PIN7</b> (def=0x0)    //    Interrupt enable for pin 7
</li>
<li class="content">
[8]<b style="margin: 20px;">PIN8</b> (def=0x0)    //    Interrupt enable for pin 8
</li>
<li class="content">
[9]<b style="margin: 20px;">PIN9</b> (def=0x0)    //    Interrupt enable for pin 9
</li>
<li class="content">
[10]<b style="margin: 20px;">PIN10</b> (def=0x0)    //    Interrupt enable for pin 10
</li>
<li class="content">
[11]<b style="margin: 20px;">PIN11</b> (def=0x0)    //    Interrupt enable for pin 11
</li>
<li class="content">
[12]<b style="margin: 20px;">PIN12</b> (def=0x0)    //    Interrupt enable for pin 12
</li>
<li class="content">
[13]<b style="margin: 20px;">PIN13</b> (def=0x0)    //    Interrupt enable for pin 13
</li>
<li class="content">
[14]<b style="margin: 20px;">PIN14</b> (def=0x0)    //    Interrupt enable for pin 14
</li>
<li class="content">
[15]<b style="margin: 20px;">PIN15</b> (def=0x0)    //    Interrupt enable for pin 15
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x28002064<b style="margin: 20px;">INTENCLR</b>//   Interrupt disable register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">VAL</b> (def=0x0)    //    Interrupt disable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x28002068<b style="margin: 20px;">INTTYPESET</b>//   Interrupt type set register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">PIN0</b> (def=0x0)    //    Interrupt type set for pin 0
</li>
<li class="content">
[1]<b style="margin: 20px;">PIN1</b> (def=0x0)    //    Interrupt type set for pin 1
</li>
<li class="content">
[2]<b style="margin: 20px;">PIN2</b> (def=0x0)    //    Interrupt type set for pin 2
</li>
<li class="content">
[3]<b style="margin: 20px;">PIN3</b> (def=0x0)    //    Interrupt type set for pin 3
</li>
<li class="content">
[4]<b style="margin: 20px;">PIN4</b> (def=0x0)    //    Interrupt type set for pin 4
</li>
<li class="content">
[5]<b style="margin: 20px;">PIN5</b> (def=0x0)    //    Interrupt type set for pin 5
</li>
<li class="content">
[6]<b style="margin: 20px;">PIN6</b> (def=0x0)    //    Interrupt type set for pin 6
</li>
<li class="content">
[7]<b style="margin: 20px;">PIN7</b> (def=0x0)    //    Interrupt type set for pin 7
</li>
<li class="content">
[8]<b style="margin: 20px;">PIN8</b> (def=0x0)    //    Interrupt type set for pin 8
</li>
<li class="content">
[9]<b style="margin: 20px;">PIN9</b> (def=0x0)    //    Interrupt type set for pin 9
</li>
<li class="content">
[10]<b style="margin: 20px;">PIN10</b> (def=0x0)    //    Interrupt type set for pin 10
</li>
<li class="content">
[11]<b style="margin: 20px;">PIN11</b> (def=0x0)    //    Interrupt type set for pin 11
</li>
<li class="content">
[12]<b style="margin: 20px;">PIN12</b> (def=0x0)    //    Interrupt type set for pin 12
</li>
<li class="content">
[13]<b style="margin: 20px;">PIN13</b> (def=0x0)    //    Interrupt type set for pin 13
</li>
<li class="content">
[14]<b style="margin: 20px;">PIN14</b> (def=0x0)    //    Interrupt type set for pin 14
</li>
<li class="content">
[15]<b style="margin: 20px;">PIN15</b> (def=0x0)    //    Interrupt type set for pin 15
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x2800206C<b style="margin: 20px;">INTTYPECLR</b>//   Interrupt type clear register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">VAL</b> (def=0x0)    //    Interrupt type clear
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x28002070<b style="margin: 20px;">INTPOLSET</b>//   Interrupt polarity set register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">PIN0</b> (def=0x0)    //    Interrupt polarity set for pin 0
</li>
<li class="content">
[1]<b style="margin: 20px;">PIN1</b> (def=0x0)    //    Interrupt polarity set for pin 1
</li>
<li class="content">
[2]<b style="margin: 20px;">PIN2</b> (def=0x0)    //    Interrupt polarity set for pin 2
</li>
<li class="content">
[3]<b style="margin: 20px;">PIN3</b> (def=0x0)    //    Interrupt polarity set for pin 3
</li>
<li class="content">
[4]<b style="margin: 20px;">PIN4</b> (def=0x0)    //    Interrupt polarity set for pin 4
</li>
<li class="content">
[5]<b style="margin: 20px;">PIN5</b> (def=0x0)    //    Interrupt polarity set for pin 5
</li>
<li class="content">
[6]<b style="margin: 20px;">PIN6</b> (def=0x0)    //    Interrupt polarity set for pin 6
</li>
<li class="content">
[7]<b style="margin: 20px;">PIN7</b> (def=0x0)    //    Interrupt polarity set for pin 7
</li>
<li class="content">
[8]<b style="margin: 20px;">PIN8</b> (def=0x0)    //    Interrupt polarity set for pin 8
</li>
<li class="content">
[9]<b style="margin: 20px;">PIN9</b> (def=0x0)    //    Interrupt polarity set for pin 9
</li>
<li class="content">
[10]<b style="margin: 20px;">PIN10</b> (def=0x0)    //    Interrupt polarity set for pin 10
</li>
<li class="content">
[11]<b style="margin: 20px;">PIN11</b> (def=0x0)    //    Interrupt polarity set for pin 11
</li>
<li class="content">
[12]<b style="margin: 20px;">PIN12</b> (def=0x0)    //    Interrupt polarity set for pin 12
</li>
<li class="content">
[13]<b style="margin: 20px;">PIN13</b> (def=0x0)    //    Interrupt polarity set for pin 13
</li>
<li class="content">
[14]<b style="margin: 20px;">PIN14</b> (def=0x0)    //    Interrupt polarity set for pin 14
</li>
<li class="content">
[15]<b style="margin: 20px;">PIN15</b> (def=0x0)    //    Interrupt polarity set for pin 15
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x28002074<b style="margin: 20px;">INTPOLCLR</b>//   Interrupt polarity clear register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">VAL</b> (def=0x0)    //    Interrupt polarity clear
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x28002078<b style="margin: 20px;">INTEDGESET</b>//   Interrupt every edge set register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">PIN0</b> (def=0x0)    //    Interrupt every edge set for pin 0
</li>
<li class="content">
[1]<b style="margin: 20px;">PIN1</b> (def=0x0)    //    Interrupt every edge set for pin 1
</li>
<li class="content">
[2]<b style="margin: 20px;">PIN2</b> (def=0x0)    //    Interrupt every edge set for pin 2
</li>
<li class="content">
[3]<b style="margin: 20px;">PIN3</b> (def=0x0)    //    Interrupt every edge set for pin 3
</li>
<li class="content">
[4]<b style="margin: 20px;">PIN4</b> (def=0x0)    //    Interrupt every edge set for pin 4
</li>
<li class="content">
[5]<b style="margin: 20px;">PIN5</b> (def=0x0)    //    Interrupt every edge set for pin 5
</li>
<li class="content">
[6]<b style="margin: 20px;">PIN6</b> (def=0x0)    //    Interrupt every edge set for pin 6
</li>
<li class="content">
[7]<b style="margin: 20px;">PIN7</b> (def=0x0)    //    Interrupt every edge set for pin 7
</li>
<li class="content">
[8]<b style="margin: 20px;">PIN8</b> (def=0x0)    //    Interrupt every edge set for pin 8
</li>
<li class="content">
[9]<b style="margin: 20px;">PIN9</b> (def=0x0)    //    Interrupt every edge set for pin 9
</li>
<li class="content">
[10]<b style="margin: 20px;">PIN10</b> (def=0x0)    //    Interrupt every edge set for pin 10
</li>
<li class="content">
[11]<b style="margin: 20px;">PIN11</b> (def=0x0)    //    Interrupt every edge set for pin 11
</li>
<li class="content">
[12]<b style="margin: 20px;">PIN12</b> (def=0x0)    //    Interrupt every edge set for pin 12
</li>
<li class="content">
[13]<b style="margin: 20px;">PIN13</b> (def=0x0)    //    Interrupt every edge set for pin 13
</li>
<li class="content">
[14]<b style="margin: 20px;">PIN14</b> (def=0x0)    //    Interrupt every edge set for pin 14
</li>
<li class="content">
[15]<b style="margin: 20px;">PIN15</b> (def=0x0)    //    Interrupt every edge set for pin 15
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x2800207C<b style="margin: 20px;">INTEDGECLR</b>//   Interrupt every edge clear register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">VAL</b> (def=0x0)    //    Interrupt every edge clear
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x28002080<b style="margin: 20px;">INTSTATUS</b>//   Interrupt status</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">PIN0</b> (def=0x0)    //    Interrupt status of pin 0
</li>
<li class="content">
[1]<b style="margin: 20px;">PIN1</b> (def=0x0)    //    Interrupt status of pin 1
</li>
<li class="content">
[2]<b style="margin: 20px;">PIN2</b> (def=0x0)    //    Interrupt status of pin 2
</li>
<li class="content">
[3]<b style="margin: 20px;">PIN3</b> (def=0x0)    //    Interrupt status of pin 3
</li>
<li class="content">
[4]<b style="margin: 20px;">PIN4</b> (def=0x0)    //    Interrupt status of pin 4
</li>
<li class="content">
[5]<b style="margin: 20px;">PIN5</b> (def=0x0)    //    Interrupt status of pin 5
</li>
<li class="content">
[6]<b style="margin: 20px;">PIN6</b> (def=0x0)    //    Interrupt status of pin 6
</li>
<li class="content">
[7]<b style="margin: 20px;">PIN7</b> (def=0x0)    //    Interrupt status of pin 7
</li>
<li class="content">
[8]<b style="margin: 20px;">PIN8</b> (def=0x0)    //    Interrupt status of pin 8
</li>
<li class="content">
[9]<b style="margin: 20px;">PIN9</b> (def=0x0)    //    Interrupt status of pin 9
</li>
<li class="content">
[10]<b style="margin: 20px;">PIN10</b> (def=0x0)    //    Interrupt status of pin 10
</li>
<li class="content">
[11]<b style="margin: 20px;">PIN11</b> (def=0x0)    //    Interrupt status of pin 11
</li>
<li class="content">
[12]<b style="margin: 20px;">PIN12</b> (def=0x0)    //    Interrupt status of pin 12
</li>
<li class="content">
[13]<b style="margin: 20px;">PIN13</b> (def=0x0)    //    Interrupt status of pin 13
</li>
<li class="content">
[14]<b style="margin: 20px;">PIN14</b> (def=0x0)    //    Interrupt status of pin 14
</li>
<li class="content">
[15]<b style="margin: 20px;">PIN15</b> (def=0x0)    //    Interrupt status of pin 15
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x28002084<b style="margin: 20px;">DMAREQSET</b>//   DMA request enable register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">PIN0</b> (def=0x0)    //    DMA request enable for pin 0
</li>
<li class="content">
[1]<b style="margin: 20px;">PIN1</b> (def=0x0)    //    DMA request enable for pin 1
</li>
<li class="content">
[2]<b style="margin: 20px;">PIN2</b> (def=0x0)    //    DMA request enable for pin 2
</li>
<li class="content">
[3]<b style="margin: 20px;">PIN3</b> (def=0x0)    //    DMA request enable for pin 3
</li>
<li class="content">
[4]<b style="margin: 20px;">PIN4</b> (def=0x0)    //    DMA request enable for pin 4
</li>
<li class="content">
[5]<b style="margin: 20px;">PIN5</b> (def=0x0)    //    DMA request enable for pin 5
</li>
<li class="content">
[6]<b style="margin: 20px;">PIN6</b> (def=0x0)    //    DMA request enable for pin 6
</li>
<li class="content">
[7]<b style="margin: 20px;">PIN7</b> (def=0x0)    //    DMA request enable for pin 7
</li>
<li class="content">
[8]<b style="margin: 20px;">PIN8</b> (def=0x0)    //    DMA request enable for pin 8
</li>
<li class="content">
[9]<b style="margin: 20px;">PIN9</b> (def=0x0)    //    DMA request enable for pin 9
</li>
<li class="content">
[10]<b style="margin: 20px;">PIN10</b> (def=0x0)    //    DMA request enable for pin 10
</li>
<li class="content">
[11]<b style="margin: 20px;">PIN11</b> (def=0x0)    //    DMA request enable for pin 11
</li>
<li class="content">
[12]<b style="margin: 20px;">PIN12</b> (def=0x0)    //    DMA request enable for pin 12
</li>
<li class="content">
[13]<b style="margin: 20px;">PIN13</b> (def=0x0)    //    DMA request enable for pin 13
</li>
<li class="content">
[14]<b style="margin: 20px;">PIN14</b> (def=0x0)    //    DMA request enable for pin 14
</li>
<li class="content">
[15]<b style="margin: 20px;">PIN15</b> (def=0x0)    //    DMA request enable for pin 15
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x28002088<b style="margin: 20px;">DMAREQCLR</b>//   DMA request disable register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">VAL</b> (def=0x0)    //    DMA request disable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x2800208C<b style="margin: 20px;">ADCSOCSET</b>//   ADC Start Of Conversion enable register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">PIN0</b> (def=0x0)    //    ADC SOC enable for pin 0
</li>
<li class="content">
[1]<b style="margin: 20px;">PIN1</b> (def=0x0)    //    ADC SOC enable for pin 1
</li>
<li class="content">
[2]<b style="margin: 20px;">PIN2</b> (def=0x0)    //    ADC SOC enable for pin 2
</li>
<li class="content">
[3]<b style="margin: 20px;">PIN3</b> (def=0x0)    //    ADC SOC enable for pin 3
</li>
<li class="content">
[4]<b style="margin: 20px;">PIN4</b> (def=0x0)    //    ADC SOC enable for pin 4
</li>
<li class="content">
[5]<b style="margin: 20px;">PIN5</b> (def=0x0)    //    ADC SOC enable for pin 5
</li>
<li class="content">
[6]<b style="margin: 20px;">PIN6</b> (def=0x0)    //    ADC SOC enable for pin 6
</li>
<li class="content">
[7]<b style="margin: 20px;">PIN7</b> (def=0x0)    //    ADC SOC enable for pin 7
</li>
<li class="content">
[8]<b style="margin: 20px;">PIN8</b> (def=0x0)    //    ADC SOC enable for pin 8
</li>
<li class="content">
[9]<b style="margin: 20px;">PIN9</b> (def=0x0)    //    ADC SOC enable for pin 9
</li>
<li class="content">
[10]<b style="margin: 20px;">PIN10</b> (def=0x0)    //    ADC SOC enable for pin 10
</li>
<li class="content">
[11]<b style="margin: 20px;">PIN11</b> (def=0x0)    //    ADC SOC enable for pin 11
</li>
<li class="content">
[12]<b style="margin: 20px;">PIN12</b> (def=0x0)    //    ADC SOC enable for pin 12
</li>
<li class="content">
[13]<b style="margin: 20px;">PIN13</b> (def=0x0)    //    ADC SOC enable for pin 13
</li>
<li class="content">
[14]<b style="margin: 20px;">PIN14</b> (def=0x0)    //    ADC SOC enable for pin 14
</li>
<li class="content">
[15]<b style="margin: 20px;">PIN15</b> (def=0x0)    //    ADC SOC enable for pin 15
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x28002090<b style="margin: 20px;">ADCSOCCLR</b>//   ADC Start Of Conversion disable register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">VAL</b> (def=0x0)    //    ADC SOC disable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x2800209C<b style="margin: 20px;">LOCKKEY</b>//   Key register to unlock LOCKSET/LOCKCLR registers for write (KEY=0xADEADBEE)</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">VAL</b> (def=0x0)    //     Key to unlock LOCKSET/LOCKCLR registers for write (KEY=0xADEADBEE)
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x280020A0<b style="margin: 20px;">LOCKSET</b>//   Lock pins configuration enable register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">PIN0</b> (def=0x0)    //    Lock configuration enable for pin 0
</li>
<li class="content">
[1]<b style="margin: 20px;">PIN1</b> (def=0x0)    //    Lock configuration enable for pin 1
</li>
<li class="content">
[2]<b style="margin: 20px;">PIN2</b> (def=0x0)    //    Lock configuration enable for pin 2
</li>
<li class="content">
[3]<b style="margin: 20px;">PIN3</b> (def=0x0)    //    Lock configuration enable for pin 3
</li>
<li class="content">
[4]<b style="margin: 20px;">PIN4</b> (def=0x0)    //    Lock configuration enable for pin 4
</li>
<li class="content">
[5]<b style="margin: 20px;">PIN5</b> (def=0x0)    //    Lock configuration enable for pin 5
</li>
<li class="content">
[6]<b style="margin: 20px;">PIN6</b> (def=0x0)    //    Lock configuration enable for pin 6
</li>
<li class="content">
[7]<b style="margin: 20px;">PIN7</b> (def=0x0)    //    Lock configuration enable for pin 7
</li>
<li class="content">
[8]<b style="margin: 20px;">PIN8</b> (def=0x0)    //    Lock configuration enable for pin 8
</li>
<li class="content">
[9]<b style="margin: 20px;">PIN9</b> (def=0x0)    //    Lock configuration enable for pin 9
</li>
<li class="content">
[10]<b style="margin: 20px;">PIN10</b> (def=0x0)    //    Lock configuration enable for pin 10
</li>
<li class="content">
[11]<b style="margin: 20px;">PIN11</b> (def=0x0)    //    Lock configuration enable for pin 11
</li>
<li class="content">
[12]<b style="margin: 20px;">PIN12</b> (def=0x0)    //    Lock configuration enable for pin 12
</li>
<li class="content">
[13]<b style="margin: 20px;">PIN13</b> (def=0x0)    //    Lock configuration enable for pin 13
</li>
<li class="content">
[14]<b style="margin: 20px;">PIN14</b> (def=0x0)    //    Lock configuration enable for pin 14
</li>
<li class="content">
[15]<b style="margin: 20px;">PIN15</b> (def=0x0)    //    Lock configuration enable for pin 15
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x280020A4<b style="margin: 20px;">LOCKCLR</b>//   Lock pins configuration disable register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">VAL</b> (def=0x0)    //    Lock configuration disable
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x20010000<b style="margin: 20px;">USB</b>// USB control registers</summary>
<ul>
<li class="content"><details><summary>0x20010000<b style="margin: 20px;">INTSTAT0</b>//   Interrupt status register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">USBBUSINT</b> (def=0x0)    //    Interrupt flag events on the USB bus
</li>
<li class="content">
[1]<b style="margin: 20px;">CEP_INT</b> (def=0x0)    //    Interrupt flag Control EndPoint
</li>
<li class="content">
[2]<b style="margin: 20px;">EP0_INT</b> (def=0x0)    //    Interrupt flags EndPoint 0
</li>
<li class="content">
[3]<b style="margin: 20px;">EP1_INT</b> (def=0x0)    //    Interrupt flags EndPoint 1
</li>
<li class="content">
[4]<b style="margin: 20px;">EP2_INT</b> (def=0x0)    //    Interrupt flags EndPoint 2
</li>
<li class="content">
[5]<b style="margin: 20px;">EP3_INT</b> (def=0x0)    //    Interrupt flags EndPoint 3
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x20010008<b style="margin: 20px;">INTEN0</b>//   Interrupt enable register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">USBBUSINTEN</b> (def=0x0)    //    Enable interrupts from the events on the USB bus
</li>
<li class="content">
[1]<b style="margin: 20px;">CEP_INTEN</b> (def=0x0)    //    Interrupt enable for Control EndPoint
</li>
<li class="content">
[2]<b style="margin: 20px;">EP0_INTEN</b> (def=0x0)    //    Interrupt enable for EndPoint 0
</li>
<li class="content">
[3]<b style="margin: 20px;">EP1_INTEN</b> (def=0x0)    //    Interrupt enable for EndPoint 1
</li>
<li class="content">
[4]<b style="margin: 20px;">EP2_INTEN</b> (def=0x0)    //    Interrupt enable for EndPoint 2
</li>
<li class="content">
[5]<b style="margin: 20px;">EP3_INTEN</b> (def=0x0)    //    Interrupt enable for EndPoint 3
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x20010010<b style="margin: 20px;">INTSTAT1</b>//   USB Interrupt status register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SOF</b> (def=0x0)    //    Flag SOF packet reception
</li>
<li class="content">
[1]<b style="margin: 20px;">RESSTATUS</b> (def=0x0)    //    Completion flag reset the root port
</li>
<li class="content">
[2]<b style="margin: 20px;">RESUME</b> (def=0x0)    //    Flag reactivate the device
</li>
<li class="content">
[3]<b style="margin: 20px;">SUSPEND</b> (def=0x0)    //    SUSPEND mode request bit
</li>
<li class="content">
[4]<b style="margin: 20px;">HSSETTLE</b> (def=0x0)    //    Completion flag reset and switching devices in high-speed mode
</li>
<li class="content">
[5]<b style="margin: 20px;">DMACMPL</b> (def=0x0)    //    Completion flag DMA data transfer
</li>
<li class="content">
[6]<b style="margin: 20px;">CLKUNSTBL</b> (def=0x0)    //    Interrupt flag, signaling an unstable clock signal UTMI and to initialize the device controller reg
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x20010014<b style="margin: 20px;">INTEN1</b>//   USB Interrupt enable register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SOF</b> (def=0x0)    //    Enable SOF packet reception
</li>
<li class="content">
[1]<b style="margin: 20px;">RESSTATUS</b> (def=0x0)    //    Enable completion reset the root port
</li>
<li class="content">
[2]<b style="margin: 20px;">RESUME</b> (def=0x0)    //    Enable reactivate the device
</li>
<li class="content">
[3]<b style="margin: 20px;">SUSPEND</b> (def=0x0)    //    Enable SUSPEND mode request bit
</li>
<li class="content">
[4]<b style="margin: 20px;">HISPEED</b> (def=0x0)    //    Enable completion reset and switching devices in high-speed mode
</li>
<li class="content">
[5]<b style="margin: 20px;">DMACMPL</b> (def=0x0)    //    Enable completion DMA data transfer
</li>
<li class="content">
[6]<b style="margin: 20px;">CLKUNSTBL</b> (def=0x0)    //    Enable interrupt, signaling an unstable clock signal UTMI and to initialize the device controller r
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x20010018<b style="margin: 20px;">OPERATIONS</b>//   USB Operations register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">GEN_RESUME</b> (def=0x0)    //    Bit start recovery work
</li>
<li class="content">
[1]<b style="margin: 20px;">HIGHSPEED</b> (def=0x0)    //    Trigger bit protocol 'Chirp'
</li>
<li class="content">
[2]<b style="margin: 20px;">CURRENTSPEED</b> (def=0x0)    //    Speed indication device controller 1-High speed; 0 - Full speed
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x2001001C<b style="margin: 20px;">FRAMECNT</b>//   USB Frame counter register</summary>
<ul>
<li class="content">
[0:2]<b style="margin: 20px;">MICRO_FRAME_COUNTER</b> (def=0x0)    //    Number field current a chip
</li>
<li class="content">
[3:13]<b style="margin: 20px;">FRAME_COUNTER</b> (def=0x0)    //    Field frame counter since last SOF packet
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x20010020<b style="margin: 20px;">USBADDR</b>//   USB Address register</summary>
<ul>
<li class="content">
[0:6]<b style="margin: 20px;">USBADDR</b> (def=0x0)    //    Field of the current address of the device
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x20010028<b style="margin: 20px;">CEP_DATA_BUF</b>//   Data buffer for transmission register of Control EndPoint</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">VAL</b> (def=0x0)    //    Data buffer for transmission
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x2001002C<b style="margin: 20px;">CEP_CTRL_STAT</b>//   Control register and buffer status of Control EndPoint</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">NAKCLEAR</b> (def=0x0)    //    Receiving flag tags SETIP
</li>
<li class="content">
[1]<b style="margin: 20px;">STALL</b> (def=0x0)    //    Enable sending 'Stall'
</li>
<li class="content">
[2]<b style="margin: 20px;">ZEROLEN</b> (def=0x0)    //    Enable transmission zero length packet
</li>
<li class="content">
[3]<b style="margin: 20px;">CEPFLUSH</b> (def=0x0)    //    Reset buffer
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x20010030<b style="margin: 20px;">CEP_IRQ_ENB</b>//   Interrupt Enable buffer register of Control EndPoint</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SETUPTOKEN</b> (def=0x0)    //    Enable flag deadline tags SETUP from the host
</li>
<li class="content">
[1]<b style="margin: 20px;">SETUPPKT</b> (def=0x0)    //    Enable flag deadline Setup package from the host
</li>
<li class="content">
[2]<b style="margin: 20px;">OUTTOKEN</b> (def=0x0)    //    Enable reception end flag tags OUT from the host
</li>
<li class="content">
[3]<b style="margin: 20px;">INTOKEN</b> (def=0x0)    //    Enable reception end flag tags IN from the host
</li>
<li class="content">
[4]<b style="margin: 20px;">PINGTOKEN</b> (def=0x0)    //    Enable reception end flag tags PING from host
</li>
<li class="content">
[5]<b style="margin: 20px;">DATAPKTTR</b> (def=0x0)    //    Enable flag successful sending of the data packet in response to the label to obtain IN ACK confirm
</li>
<li class="content">
[6]<b style="margin: 20px;">DATAPKTREC</b> (def=0x0)    //    Enable flag successful reception of the data packet following the label OUT, in response to which t
</li>
<li class="content">
[7]<b style="margin: 20px;">NAKSENT</b> (def=0x0)    //    Enable flag closure parcel labels NAK in response to mark IN or OUT
</li>
<li class="content">
[8]<b style="margin: 20px;">STALLSENT</b> (def=0x0)    //    Enable flag closure parcel labels STALL in response to mark IN or OUT
</li>
<li class="content">
[9]<b style="margin: 20px;">USBERR</b> (def=0x0)    //    Enable error flag during the operation
</li>
<li class="content">
[10]<b style="margin: 20px;">STATCMPLN</b> (def=0x0)    //    Enable flag successful completion stage 'Status' operations on the USB bus
</li>
<li class="content">
[11]<b style="margin: 20px;">BUFFFULL</b> (def=0x0)    //    Enable flag filling control buffer
</li>
<li class="content">
[12]<b style="margin: 20px;">BUFFEMPTY</b> (def=0x0)    //    Enable flag emptying control buffer
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x20010034<b style="margin: 20px;">CEP_IRQ_STAT</b>//   Buffer interrupt flag register of Control EndPoint</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SETUPTOKEN</b> (def=0x0)    //    Flag deadline tags SETUP from the host
</li>
<li class="content">
[1]<b style="margin: 20px;">SETUPPKT</b> (def=0x0)    //    Flag deadline Setup package from the host
</li>
<li class="content">
[2]<b style="margin: 20px;">OUTTOKEN</b> (def=0x0)    //    Reception end flag tags OUT from the host
</li>
<li class="content">
[3]<b style="margin: 20px;">INTOKEN</b> (def=0x0)    //    Reception end flag tags IN from the host
</li>
<li class="content">
[4]<b style="margin: 20px;">PINGTOKEN</b> (def=0x0)    //    Reception end flag tags PING from host
</li>
<li class="content">
[5]<b style="margin: 20px;">DATAPKTTR</b> (def=0x0)    //    Flag successful sending of the data packet in response to the label to obtain IN ACK confirming tag
</li>
<li class="content">
[6]<b style="margin: 20px;">DATAPKTREC</b> (def=0x0)    //    Flag successful reception of the data packet following the label OUT, in response to which the mark
</li>
<li class="content">
[7]<b style="margin: 20px;">NAKSENT</b> (def=0x0)    //    Flag closure parcel labels NAK in response to mark IN or OUT
</li>
<li class="content">
[8]<b style="margin: 20px;">STALLSENT</b> (def=0x0)    //    Flag closure parcel labels STALL in response to mark IN or OUT
</li>
<li class="content">
[9]<b style="margin: 20px;">USBERR</b> (def=0x0)    //    The error flag during the operation
</li>
<li class="content">
[10]<b style="margin: 20px;">STATCMPLN</b> (def=0x0)    //    Flag successful completion stage 'Status' operations on the USB bus
</li>
<li class="content">
[11]<b style="margin: 20px;">BUFFFULL</b> (def=0x0)    //    Flag filling control buffer
</li>
<li class="content">
[12]<b style="margin: 20px;">BUFFEMPTY</b> (def=0x0)    //    Flag control buffer emptying
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x20010038<b style="margin: 20px;">CEP_IN_XFRCNT</b>//   In transfer data count register of Control EndPoint</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">DATACOUNT</b> (def=0x0)    //    The number of bytes to be sent in response to a label IN
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x2001003C<b style="margin: 20px;">CEP_OUT_XFRCNT</b>//   Out-transfer data count register of Control EndPoint</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">DATACOUNT</b> (def=0x0)    //    The number of bytes received of data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x20010040<b style="margin: 20px;">CEP_DATA_AVL</b>//   Register number of bytes received</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">NUM_BYTES</b> (def=0x0)    //    The number of bytes received of data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x20010044<b style="margin: 20px;">CEP_SETUP1_0</b>//   Register zero and first byte packet Setup of Control EndPoint</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">BYTE0</b> (def=0x0)    //    destination
</li>
<li class="content">
[8:15]<b style="margin: 20px;">BYTE1</b> (def=0x0)    //    The first byte of the packet Setup
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x20010048<b style="margin: 20px;">CEP_SETUP3_2</b>//   Register 2nd and 3rd bytes of the packet Setup of Control EndPoint</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">BYTE2</b> (def=0x0)    //    Low byte field wValue
</li>
<li class="content">
[8:15]<b style="margin: 20px;">BYTE3</b> (def=0x0)    //    High byte field wValue
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x2001004C<b style="margin: 20px;">CEP_SETUP5_4</b>//   Register 4th and 5th bytes of the packet Setup of Control EndPoint</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">BYTE4</b> (def=0x0)    //    Low byte field windex
</li>
<li class="content">
[8:15]<b style="margin: 20px;">BYTE5</b> (def=0x0)    //    High byte field windex
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x20010050<b style="margin: 20px;">CEP_SETUP7_6</b>//   Register on the 6th and 7th byte packet Setup of Control EndPoint</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">BYTE6</b> (def=0x0)    //    Low byte field wLength
</li>
<li class="content">
[8:15]<b style="margin: 20px;">BYTE7</b> (def=0x0)    //    High byte field wLength
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x20010054<b style="margin: 20px;">CEP_START_ADDR</b>//   Control EndPoint RAM start Addr register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">VAL</b> (def=0x0)    //    Beginning of the address space
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x20010058<b style="margin: 20px;">CEP_END_ADDR</b>//   Control EndPoint RAM end Addr register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">VAL</b> (def=0x0)    //     The end of the address space
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x2001005C<b style="margin: 20px;">DMA_CTRL_STS</b>//   DMA Control Register</summary>
<ul>
<li class="content">
[0:3]<b style="margin: 20px;">DMA_EP_ADDR</b> (def=0x0)    //    Buffer address accessed by the DMA
</li>
<li class="content">
[4]<b style="margin: 20px;">DMA_RW</b> (def=0x0)    //    Type DMA operations 1-Read, 0-Write
</li>
<li class="content">
[5]<b style="margin: 20px;">DMA_EN</b> (def=0x0)    //    Enable DMA
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x20010060<b style="margin: 20px;">DMA_CNT</b>//   DMA Count byte Register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">DMA_CNT</b> (def=0x0)    //    The number of words transmitted by DMA
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x20010700<b style="margin: 20px;">AHB_DMA_ADDR</b>//   AHB addr register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">AHBADDR</b> (def=0x0)    //    It specifies the address from which the DMA has to read / write.The address must WORD (32- bits) al
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x200107C0<b style="margin: 20px;">PHY_PD</b>//   USB PHY PowerDown Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">CMN</b> (def=0x0)    //    Enable powerdown function of common PHY logic
</li>
<li class="content">
[1]<b style="margin: 20px;">RX</b> (def=0x0)    //    Enable Powerdown of RX part
</li>
<li class="content">
[2]<b style="margin: 20px;">TX</b> (def=0x0)    //    Enable Powerdown of TX part
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x20010800<b style="margin: 20px;">PLLUSBCFG0</b>//   PLL configudration 0 register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">PLLEN</b> (def=0x0)    //    PLL enable
</li>
<li class="content">
[1:2]<b style="margin: 20px;">BYP</b> (def=0x0)    //    Bypass
</li>
<li class="content">
[3]<b style="margin: 20px;">DACEN</b> (def=0x0)    //    
</li>
<li class="content">
[4]<b style="margin: 20px;">DSMEN</b> (def=0x0)    //    
</li>
<li class="content">
[5:6]<b style="margin: 20px;">FOUTEN</b> (def=0x0)    //    Output frequency enabled
</li>
<li class="content">
[7:12]<b style="margin: 20px;">REFDIV</b> (def=0x0)    //    
</li>
<li class="content">
[13:15]<b style="margin: 20px;">PD0A</b> (def=0x0)    //    
</li>
<li class="content">
[16:21]<b style="margin: 20px;">PD0B</b> (def=0x0)    //    
</li>
<li class="content">
[22:24]<b style="margin: 20px;">PD1A</b> (def=0x0)    //    
</li>
<li class="content">
[25:30]<b style="margin: 20px;">PD1B</b> (def=0x0)    //    
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x20010804<b style="margin: 20px;">PLLUSBCFG1</b>//   PLL configudration 1 register</summary>
<ul>
<li class="content">
[0:23]<b style="margin: 20px;">FRAC</b> (def=0x0)    //    
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x20010808<b style="margin: 20px;">PLLUSBCFG2</b>//   PLL configudration 2 register</summary>
<ul>
<li class="content">
[0:11]<b style="margin: 20px;">FBDIV</b> (def=0x0)    //    
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x2001080C<b style="margin: 20px;">PLLUSBCFG3</b>//   PLL configudration 3 register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">DSKEWEN</b> (def=0x0)    //    
</li>
<li class="content">
[1]<b style="margin: 20px;">DSKEWCALBYP</b> (def=0x0)    //    
</li>
<li class="content">
[2:4]<b style="margin: 20px;">DSKEWCALCNT</b> (def=0x0)    //    
</li>
<li class="content">
[5]<b style="margin: 20px;">DSKEWCALEN</b> (def=0x0)    //    
</li>
<li class="content">
[6]<b style="margin: 20px;">DSKEWFASTCAL</b> (def=0x0)    //    
</li>
<li class="content">
[8:19]<b style="margin: 20px;">DSKEWCALIN</b> (def=0x0)    //    
</li>
<li class="content">
[24]<b style="margin: 20px;">USBCLKSEL</b> (def=0x0)    //    0-PLLUSBClk (FOUT0); 1- SYSClk
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x20010810<b style="margin: 20px;">PLLUSBSTAT</b>//   PLL Status Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">LOCK</b> (def=0x0)    //    Lock status PLL
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[4]  <b>USB</b>    //    USB interrupt</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x30006000<b style="margin: 20px;">UART0</b>// UART control registers</summary>
<ul>
<li class="content"><details><summary>0x30006000<b style="margin: 20px;">DR</b>//   Data Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">DATA</b> (def=0x0)    //    
</li>
<li class="content">
[8]<b style="margin: 20px;">FE</b> (def=0x0)    //    Framing error
</li>
<li class="content">
[9]<b style="margin: 20px;">PE</b> (def=0x0)    //    Parity error
</li>
<li class="content">
[10]<b style="margin: 20px;">BE</b> (def=0x0)    //    Break error
</li>
<li class="content">
[11]<b style="margin: 20px;">OE</b> (def=0x0)    //    Overrun error
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x30006004<b style="margin: 20px;">RSR</b>//   Receive Status Register/Error Clear Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FE</b> (def=0x0)    //    Framing error
</li>
<li class="content">
[1]<b style="margin: 20px;">PE</b> (def=0x0)    //    Parity error
</li>
<li class="content">
[2]<b style="margin: 20px;">BE</b> (def=0x0)    //    Break error
</li>
<li class="content">
[3]<b style="margin: 20px;">OE</b> (def=0x0)    //    Overrun error
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x30006018<b style="margin: 20px;">FR</b>//   Flag Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">CTS</b> (def=0x0)    //    Clear to send
</li>
<li class="content">
[1]<b style="margin: 20px;">DSR</b> (def=0x0)    //    Data set ready
</li>
<li class="content">
[2]<b style="margin: 20px;">DCD</b> (def=0x0)    //    Data carrier detect
</li>
<li class="content">
[3]<b style="margin: 20px;">BUSY</b> (def=0x0)    //    UART busy
</li>
<li class="content">
[4]<b style="margin: 20px;">RXFE</b> (def=0x0)    //    Receive FIFO empty
</li>
<li class="content">
[5]<b style="margin: 20px;">TXFF</b> (def=0x0)    //    Transmit FIFO full
</li>
<li class="content">
[6]<b style="margin: 20px;">RXFF</b> (def=0x0)    //    Receive FIFO full
</li>
<li class="content">
[7]<b style="margin: 20px;">TXFE</b> (def=0x0)    //    Transmit FIFO empty
</li>
<li class="content">
[8]<b style="margin: 20px;">RI</b> (def=0x0)    //    Ring indicator
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x30006020<b style="margin: 20px;">ILPR</b>//   IrDA Low-Power Counter Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">ILPDVSR</b> (def=0x0)    //    
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x30006024<b style="margin: 20px;">IBRD</b>//   Integer Baud Rate Register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">DIVINT</b> (def=0x0)    //    
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x30006028<b style="margin: 20px;">FBRD</b>//   Fractional Baud Rate Register</summary>
<ul>
<li class="content">
[0:5]<b style="margin: 20px;">DIVFRAC</b> (def=0x0)    //    
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x3000602C<b style="margin: 20px;">LCRH</b>//   Line Control Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">BRK</b> (def=0x0)    //    Send break
</li>
<li class="content">
[1]<b style="margin: 20px;">PEN</b> (def=0x0)    //    Parity enable
</li>
<li class="content">
[2]<b style="margin: 20px;">EPS</b> (def=0x0)    //    Even parity select
</li>
<li class="content">
[3]<b style="margin: 20px;">STP2</b> (def=0x0)    //    Two stop bits select
</li>
<li class="content">
[4]<b style="margin: 20px;">FEN</b> (def=0x0)    //    Enable FIFOs
</li>
<li class="content">
[5:6]<b style="margin: 20px;">WLEN</b> (def=0x0)    //    
</li>
<li class="content">
[7]<b style="margin: 20px;">SPS</b> (def=0x0)    //    Stick parity select
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x30006030<b style="margin: 20px;">CR</b>//   Control Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">UARTEN</b> (def=0x0)    //    UART enable
</li>
<li class="content">
[1]<b style="margin: 20px;">SIREN</b> (def=0x0)    //    Enable IrDA SIR ENDEC
</li>
<li class="content">
[2]<b style="margin: 20px;">SIRLP</b> (def=0x0)    //    Enable SIR low-power IrDA mode
</li>
<li class="content">
[7]<b style="margin: 20px;">LBE</b> (def=0x0)    //    Loopback enable
</li>
<li class="content">
[8]<b style="margin: 20px;">TXE</b> (def=0x0)    //    Transmit enable
</li>
<li class="content">
[9]<b style="margin: 20px;">RXE</b> (def=0x0)    //    Receive enable
</li>
<li class="content">
[10]<b style="margin: 20px;">DTR</b> (def=0x0)    //    Data transmit ready
</li>
<li class="content">
[11]<b style="margin: 20px;">RTS</b> (def=0x0)    //    Request to send
</li>
<li class="content">
[14]<b style="margin: 20px;">RTSEN</b> (def=0x0)    //    RTS hardware flow control enable
</li>
<li class="content">
[15]<b style="margin: 20px;">CTSEN</b> (def=0x0)    //    CTS hardware flow control enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x30006034<b style="margin: 20px;">IFLS</b>//   Interrupt FIFO Level Select Register</summary>
<ul>
<li class="content">
[0:2]<b style="margin: 20px;">TXIFLSEL</b> (def=0x0)    //    
</li>
<li class="content">
[3:5]<b style="margin: 20px;">RXIFLSEL</b> (def=0x0)    //    
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x30006038<b style="margin: 20px;">IMSC</b>//   Interrupt Mask Set/Clear Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">RIMIM</b> (def=0x0)    //    nUARTRI modem interrupt mask
</li>
<li class="content">
[1]<b style="margin: 20px;">CTSMIM</b> (def=0x0)    //    nUARTCTS modem interrupt mask
</li>
<li class="content">
[2]<b style="margin: 20px;">DCDMIM</b> (def=0x0)    //    nUARTDCD modem interrupt mask
</li>
<li class="content">
[3]<b style="margin: 20px;">DSRMIM</b> (def=0x0)    //    nUARTDSR modem interrupt mask
</li>
<li class="content">
[4]<b style="margin: 20px;">RXIM</b> (def=0x0)    //    Receive interrupt mask
</li>
<li class="content">
[5]<b style="margin: 20px;">TXIM</b> (def=0x0)    //    Transmit interrupt mask
</li>
<li class="content">
[6]<b style="margin: 20px;">RTIM</b> (def=0x0)    //    Receive timeout interrupt mask
</li>
<li class="content">
[7]<b style="margin: 20px;">FERIM</b> (def=0x0)    //    Framing error interrupt mask
</li>
<li class="content">
[8]<b style="margin: 20px;">PERIM</b> (def=0x0)    //    Parity error interrupt mask
</li>
<li class="content">
[9]<b style="margin: 20px;">BERIM</b> (def=0x0)    //    Break error interrupt mask
</li>
<li class="content">
[10]<b style="margin: 20px;">OERIM</b> (def=0x0)    //    Overrun error interrupt mask
</li>
<li class="content">
[11]<b style="margin: 20px;">TDIM</b> (def=0x0)    //    Transmit done interrupt mask
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x3000603C<b style="margin: 20px;">RIS</b>//   Raw Interrupt Status Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">RIRMIS</b> (def=0x0)    //    nUARTRI modem interrupt status
</li>
<li class="content">
[1]<b style="margin: 20px;">CTSRMIS</b> (def=0x0)    //    nUARTCTS modem interrupt status
</li>
<li class="content">
[2]<b style="margin: 20px;">DCDRMIS</b> (def=0x0)    //    nUARTDCD modem interrupt status
</li>
<li class="content">
[3]<b style="margin: 20px;">DSRRMIS</b> (def=0x0)    //    nUARTDSR modem interrupt status
</li>
<li class="content">
[4]<b style="margin: 20px;">RXRIS</b> (def=0x0)    //    Receive interrupt status
</li>
<li class="content">
[5]<b style="margin: 20px;">TXRIS</b> (def=0x0)    //    Transmit interrupt status
</li>
<li class="content">
[6]<b style="margin: 20px;">RTRIS</b> (def=0x0)    //    Receive timeout interrupt status
</li>
<li class="content">
[7]<b style="margin: 20px;">FERIS</b> (def=0x0)    //    Framing error interrupt status
</li>
<li class="content">
[8]<b style="margin: 20px;">PERIS</b> (def=0x0)    //    Parity error interrupt status
</li>
<li class="content">
[9]<b style="margin: 20px;">BERIS</b> (def=0x0)    //    Break error interrupt status
</li>
<li class="content">
[10]<b style="margin: 20px;">OERIS</b> (def=0x0)    //    Overrun error interrupt status
</li>
<li class="content">
[11]<b style="margin: 20px;">TDRIS</b> (def=0x0)    //    Transmit done raw interrupt status
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x30006040<b style="margin: 20px;">MIS</b>//   Masked Interrupt Status Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">RIMMIS</b> (def=0x0)    //    nUARTRI modem masked interrupt status
</li>
<li class="content">
[1]<b style="margin: 20px;">CTSMMIS</b> (def=0x0)    //    nUARTCTS modem masked interrupt status
</li>
<li class="content">
[2]<b style="margin: 20px;">DCDMMIS</b> (def=0x0)    //    nUARTDCD modem masked interrupt status
</li>
<li class="content">
[3]<b style="margin: 20px;">DSRMMIS</b> (def=0x0)    //    nUARTDSR modem masked interrupt status
</li>
<li class="content">
[4]<b style="margin: 20px;">RXMIS</b> (def=0x0)    //    Receive masked interrupt status
</li>
<li class="content">
[5]<b style="margin: 20px;">TXMIS</b> (def=0x0)    //    Transmit masked interrupt status
</li>
<li class="content">
[6]<b style="margin: 20px;">RTMIS</b> (def=0x0)    //    Receive timeout masked interrupt status
</li>
<li class="content">
[7]<b style="margin: 20px;">FEMIS</b> (def=0x0)    //    Framing error masked interrupt status
</li>
<li class="content">
[8]<b style="margin: 20px;">PEMIS</b> (def=0x0)    //    Parity error masked interrupt status
</li>
<li class="content">
[9]<b style="margin: 20px;">BEMIS</b> (def=0x0)    //    Break error masked interrupt status
</li>
<li class="content">
[10]<b style="margin: 20px;">OEMIS</b> (def=0x0)    //    Overrun error masked interrupt status
</li>
<li class="content">
[11]<b style="margin: 20px;">TDMIS</b> (def=0x0)    //    Transmit done masked interrupt status
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x30006044<b style="margin: 20px;">ICR</b>//   Interrupt Clear Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">RIMIC</b> (def=0x0)    //    nUARTRI modem interrupt clear
</li>
<li class="content">
[1]<b style="margin: 20px;">CTSMIC</b> (def=0x0)    //    nUARTCTS modem interrupt clear
</li>
<li class="content">
[2]<b style="margin: 20px;">DCDMIC</b> (def=0x0)    //    nUARTDCD modem interrupt clear
</li>
<li class="content">
[3]<b style="margin: 20px;">DSRMIC</b> (def=0x0)    //    nUARTDSR modem interrupt clear
</li>
<li class="content">
[4]<b style="margin: 20px;">RXIC</b> (def=0x0)    //    Receive interrupt clear
</li>
<li class="content">
[5]<b style="margin: 20px;">TXIC</b> (def=0x0)    //    Transmit interrupt clear
</li>
<li class="content">
[6]<b style="margin: 20px;">RTIC</b> (def=0x0)    //    Receive timeout interrupt clear
</li>
<li class="content">
[7]<b style="margin: 20px;">FEIC</b> (def=0x0)    //    Framing error interrupt clear
</li>
<li class="content">
[8]<b style="margin: 20px;">PEIC</b> (def=0x0)    //    Parity error interrupt clear
</li>
<li class="content">
[9]<b style="margin: 20px;">BEIC</b> (def=0x0)    //    Break error interrupt clear
</li>
<li class="content">
[10]<b style="margin: 20px;">OEIC</b> (def=0x0)    //    Overrun error interrupt clear
</li>
<li class="content">
[11]<b style="margin: 20px;">TDIC</b> (def=0x0)    //    Transmit done interrupt clear
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x30006048<b style="margin: 20px;">DMACR</b>//   DMA Control Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">RXDMAE</b> (def=0x0)    //    Receive DMA enable
</li>
<li class="content">
[1]<b style="margin: 20px;">TXDMAE</b> (def=0x0)    //    Transmit DMA enable
</li>
<li class="content">
[2]<b style="margin: 20px;">DMAONERR</b> (def=0x0)    //    DMA on error
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[22]  <b>UART0</b>    //    UART0 interrupt</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x30007000<b style="margin: 20px;">UART1</b>// </summary>
<ul>
<li class="content"><details><summary>0x30007000<b style="margin: 20px;">DR</b>//   Data Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">DATA</b> (def=0x0)    //    
</li>
<li class="content">
[8]<b style="margin: 20px;">FE</b> (def=0x0)    //    Framing error
</li>
<li class="content">
[9]<b style="margin: 20px;">PE</b> (def=0x0)    //    Parity error
</li>
<li class="content">
[10]<b style="margin: 20px;">BE</b> (def=0x0)    //    Break error
</li>
<li class="content">
[11]<b style="margin: 20px;">OE</b> (def=0x0)    //    Overrun error
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x30007004<b style="margin: 20px;">RSR</b>//   Receive Status Register/Error Clear Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FE</b> (def=0x0)    //    Framing error
</li>
<li class="content">
[1]<b style="margin: 20px;">PE</b> (def=0x0)    //    Parity error
</li>
<li class="content">
[2]<b style="margin: 20px;">BE</b> (def=0x0)    //    Break error
</li>
<li class="content">
[3]<b style="margin: 20px;">OE</b> (def=0x0)    //    Overrun error
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x30007018<b style="margin: 20px;">FR</b>//   Flag Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">CTS</b> (def=0x0)    //    Clear to send
</li>
<li class="content">
[1]<b style="margin: 20px;">DSR</b> (def=0x0)    //    Data set ready
</li>
<li class="content">
[2]<b style="margin: 20px;">DCD</b> (def=0x0)    //    Data carrier detect
</li>
<li class="content">
[3]<b style="margin: 20px;">BUSY</b> (def=0x0)    //    UART busy
</li>
<li class="content">
[4]<b style="margin: 20px;">RXFE</b> (def=0x0)    //    Receive FIFO empty
</li>
<li class="content">
[5]<b style="margin: 20px;">TXFF</b> (def=0x0)    //    Transmit FIFO full
</li>
<li class="content">
[6]<b style="margin: 20px;">RXFF</b> (def=0x0)    //    Receive FIFO full
</li>
<li class="content">
[7]<b style="margin: 20px;">TXFE</b> (def=0x0)    //    Transmit FIFO empty
</li>
<li class="content">
[8]<b style="margin: 20px;">RI</b> (def=0x0)    //    Ring indicator
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x30007020<b style="margin: 20px;">ILPR</b>//   IrDA Low-Power Counter Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">ILPDVSR</b> (def=0x0)    //    
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x30007024<b style="margin: 20px;">IBRD</b>//   Integer Baud Rate Register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">DIVINT</b> (def=0x0)    //    
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x30007028<b style="margin: 20px;">FBRD</b>//   Fractional Baud Rate Register</summary>
<ul>
<li class="content">
[0:5]<b style="margin: 20px;">DIVFRAC</b> (def=0x0)    //    
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x3000702C<b style="margin: 20px;">LCRH</b>//   Line Control Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">BRK</b> (def=0x0)    //    Send break
</li>
<li class="content">
[1]<b style="margin: 20px;">PEN</b> (def=0x0)    //    Parity enable
</li>
<li class="content">
[2]<b style="margin: 20px;">EPS</b> (def=0x0)    //    Even parity select
</li>
<li class="content">
[3]<b style="margin: 20px;">STP2</b> (def=0x0)    //    Two stop bits select
</li>
<li class="content">
[4]<b style="margin: 20px;">FEN</b> (def=0x0)    //    Enable FIFOs
</li>
<li class="content">
[5:6]<b style="margin: 20px;">WLEN</b> (def=0x0)    //    
</li>
<li class="content">
[7]<b style="margin: 20px;">SPS</b> (def=0x0)    //    Stick parity select
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x30007030<b style="margin: 20px;">CR</b>//   Control Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">UARTEN</b> (def=0x0)    //    UART enable
</li>
<li class="content">
[1]<b style="margin: 20px;">SIREN</b> (def=0x0)    //    Enable IrDA SIR ENDEC
</li>
<li class="content">
[2]<b style="margin: 20px;">SIRLP</b> (def=0x0)    //    Enable SIR low-power IrDA mode
</li>
<li class="content">
[7]<b style="margin: 20px;">LBE</b> (def=0x0)    //    Loopback enable
</li>
<li class="content">
[8]<b style="margin: 20px;">TXE</b> (def=0x0)    //    Transmit enable
</li>
<li class="content">
[9]<b style="margin: 20px;">RXE</b> (def=0x0)    //    Receive enable
</li>
<li class="content">
[10]<b style="margin: 20px;">DTR</b> (def=0x0)    //    Data transmit ready
</li>
<li class="content">
[11]<b style="margin: 20px;">RTS</b> (def=0x0)    //    Request to send
</li>
<li class="content">
[14]<b style="margin: 20px;">RTSEN</b> (def=0x0)    //    RTS hardware flow control enable
</li>
<li class="content">
[15]<b style="margin: 20px;">CTSEN</b> (def=0x0)    //    CTS hardware flow control enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x30007034<b style="margin: 20px;">IFLS</b>//   Interrupt FIFO Level Select Register</summary>
<ul>
<li class="content">
[0:2]<b style="margin: 20px;">TXIFLSEL</b> (def=0x0)    //    
</li>
<li class="content">
[3:5]<b style="margin: 20px;">RXIFLSEL</b> (def=0x0)    //    
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x30007038<b style="margin: 20px;">IMSC</b>//   Interrupt Mask Set/Clear Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">RIMIM</b> (def=0x0)    //    nUARTRI modem interrupt mask
</li>
<li class="content">
[1]<b style="margin: 20px;">CTSMIM</b> (def=0x0)    //    nUARTCTS modem interrupt mask
</li>
<li class="content">
[2]<b style="margin: 20px;">DCDMIM</b> (def=0x0)    //    nUARTDCD modem interrupt mask
</li>
<li class="content">
[3]<b style="margin: 20px;">DSRMIM</b> (def=0x0)    //    nUARTDSR modem interrupt mask
</li>
<li class="content">
[4]<b style="margin: 20px;">RXIM</b> (def=0x0)    //    Receive interrupt mask
</li>
<li class="content">
[5]<b style="margin: 20px;">TXIM</b> (def=0x0)    //    Transmit interrupt mask
</li>
<li class="content">
[6]<b style="margin: 20px;">RTIM</b> (def=0x0)    //    Receive timeout interrupt mask
</li>
<li class="content">
[7]<b style="margin: 20px;">FERIM</b> (def=0x0)    //    Framing error interrupt mask
</li>
<li class="content">
[8]<b style="margin: 20px;">PERIM</b> (def=0x0)    //    Parity error interrupt mask
</li>
<li class="content">
[9]<b style="margin: 20px;">BERIM</b> (def=0x0)    //    Break error interrupt mask
</li>
<li class="content">
[10]<b style="margin: 20px;">OERIM</b> (def=0x0)    //    Overrun error interrupt mask
</li>
<li class="content">
[11]<b style="margin: 20px;">TDIM</b> (def=0x0)    //    Transmit done interrupt mask
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x3000703C<b style="margin: 20px;">RIS</b>//   Raw Interrupt Status Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">RIRMIS</b> (def=0x0)    //    nUARTRI modem interrupt status
</li>
<li class="content">
[1]<b style="margin: 20px;">CTSRMIS</b> (def=0x0)    //    nUARTCTS modem interrupt status
</li>
<li class="content">
[2]<b style="margin: 20px;">DCDRMIS</b> (def=0x0)    //    nUARTDCD modem interrupt status
</li>
<li class="content">
[3]<b style="margin: 20px;">DSRRMIS</b> (def=0x0)    //    nUARTDSR modem interrupt status
</li>
<li class="content">
[4]<b style="margin: 20px;">RXRIS</b> (def=0x0)    //    Receive interrupt status
</li>
<li class="content">
[5]<b style="margin: 20px;">TXRIS</b> (def=0x0)    //    Transmit interrupt status
</li>
<li class="content">
[6]<b style="margin: 20px;">RTRIS</b> (def=0x0)    //    Receive timeout interrupt status
</li>
<li class="content">
[7]<b style="margin: 20px;">FERIS</b> (def=0x0)    //    Framing error interrupt status
</li>
<li class="content">
[8]<b style="margin: 20px;">PERIS</b> (def=0x0)    //    Parity error interrupt status
</li>
<li class="content">
[9]<b style="margin: 20px;">BERIS</b> (def=0x0)    //    Break error interrupt status
</li>
<li class="content">
[10]<b style="margin: 20px;">OERIS</b> (def=0x0)    //    Overrun error interrupt status
</li>
<li class="content">
[11]<b style="margin: 20px;">TDRIS</b> (def=0x0)    //    Transmit done raw interrupt status
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x30007040<b style="margin: 20px;">MIS</b>//   Masked Interrupt Status Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">RIMMIS</b> (def=0x0)    //    nUARTRI modem masked interrupt status
</li>
<li class="content">
[1]<b style="margin: 20px;">CTSMMIS</b> (def=0x0)    //    nUARTCTS modem masked interrupt status
</li>
<li class="content">
[2]<b style="margin: 20px;">DCDMMIS</b> (def=0x0)    //    nUARTDCD modem masked interrupt status
</li>
<li class="content">
[3]<b style="margin: 20px;">DSRMMIS</b> (def=0x0)    //    nUARTDSR modem masked interrupt status
</li>
<li class="content">
[4]<b style="margin: 20px;">RXMIS</b> (def=0x0)    //    Receive masked interrupt status
</li>
<li class="content">
[5]<b style="margin: 20px;">TXMIS</b> (def=0x0)    //    Transmit masked interrupt status
</li>
<li class="content">
[6]<b style="margin: 20px;">RTMIS</b> (def=0x0)    //    Receive timeout masked interrupt status
</li>
<li class="content">
[7]<b style="margin: 20px;">FEMIS</b> (def=0x0)    //    Framing error masked interrupt status
</li>
<li class="content">
[8]<b style="margin: 20px;">PEMIS</b> (def=0x0)    //    Parity error masked interrupt status
</li>
<li class="content">
[9]<b style="margin: 20px;">BEMIS</b> (def=0x0)    //    Break error masked interrupt status
</li>
<li class="content">
[10]<b style="margin: 20px;">OEMIS</b> (def=0x0)    //    Overrun error masked interrupt status
</li>
<li class="content">
[11]<b style="margin: 20px;">TDMIS</b> (def=0x0)    //    Transmit done masked interrupt status
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x30007044<b style="margin: 20px;">ICR</b>//   Interrupt Clear Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">RIMIC</b> (def=0x0)    //    nUARTRI modem interrupt clear
</li>
<li class="content">
[1]<b style="margin: 20px;">CTSMIC</b> (def=0x0)    //    nUARTCTS modem interrupt clear
</li>
<li class="content">
[2]<b style="margin: 20px;">DCDMIC</b> (def=0x0)    //    nUARTDCD modem interrupt clear
</li>
<li class="content">
[3]<b style="margin: 20px;">DSRMIC</b> (def=0x0)    //    nUARTDSR modem interrupt clear
</li>
<li class="content">
[4]<b style="margin: 20px;">RXIC</b> (def=0x0)    //    Receive interrupt clear
</li>
<li class="content">
[5]<b style="margin: 20px;">TXIC</b> (def=0x0)    //    Transmit interrupt clear
</li>
<li class="content">
[6]<b style="margin: 20px;">RTIC</b> (def=0x0)    //    Receive timeout interrupt clear
</li>
<li class="content">
[7]<b style="margin: 20px;">FEIC</b> (def=0x0)    //    Framing error interrupt clear
</li>
<li class="content">
[8]<b style="margin: 20px;">PEIC</b> (def=0x0)    //    Parity error interrupt clear
</li>
<li class="content">
[9]<b style="margin: 20px;">BEIC</b> (def=0x0)    //    Break error interrupt clear
</li>
<li class="content">
[10]<b style="margin: 20px;">OEIC</b> (def=0x0)    //    Overrun error interrupt clear
</li>
<li class="content">
[11]<b style="margin: 20px;">TDIC</b> (def=0x0)    //    Transmit done interrupt clear
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x30007048<b style="margin: 20px;">DMACR</b>//   DMA Control Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">RXDMAE</b> (def=0x0)    //    Receive DMA enable
</li>
<li class="content">
[1]<b style="margin: 20px;">TXDMAE</b> (def=0x0)    //    Transmit DMA enable
</li>
<li class="content">
[2]<b style="margin: 20px;">DMAONERR</b> (def=0x0)    //    DMA on error
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[23]  <b>UART1</b>    //    UART1 interrupt</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x30008000<b style="margin: 20px;">UART2</b>// </summary>
<ul>
<li class="content"><details><summary>0x30008000<b style="margin: 20px;">DR</b>//   Data Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">DATA</b> (def=0x0)    //    
</li>
<li class="content">
[8]<b style="margin: 20px;">FE</b> (def=0x0)    //    Framing error
</li>
<li class="content">
[9]<b style="margin: 20px;">PE</b> (def=0x0)    //    Parity error
</li>
<li class="content">
[10]<b style="margin: 20px;">BE</b> (def=0x0)    //    Break error
</li>
<li class="content">
[11]<b style="margin: 20px;">OE</b> (def=0x0)    //    Overrun error
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x30008004<b style="margin: 20px;">RSR</b>//   Receive Status Register/Error Clear Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FE</b> (def=0x0)    //    Framing error
</li>
<li class="content">
[1]<b style="margin: 20px;">PE</b> (def=0x0)    //    Parity error
</li>
<li class="content">
[2]<b style="margin: 20px;">BE</b> (def=0x0)    //    Break error
</li>
<li class="content">
[3]<b style="margin: 20px;">OE</b> (def=0x0)    //    Overrun error
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x30008018<b style="margin: 20px;">FR</b>//   Flag Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">CTS</b> (def=0x0)    //    Clear to send
</li>
<li class="content">
[1]<b style="margin: 20px;">DSR</b> (def=0x0)    //    Data set ready
</li>
<li class="content">
[2]<b style="margin: 20px;">DCD</b> (def=0x0)    //    Data carrier detect
</li>
<li class="content">
[3]<b style="margin: 20px;">BUSY</b> (def=0x0)    //    UART busy
</li>
<li class="content">
[4]<b style="margin: 20px;">RXFE</b> (def=0x0)    //    Receive FIFO empty
</li>
<li class="content">
[5]<b style="margin: 20px;">TXFF</b> (def=0x0)    //    Transmit FIFO full
</li>
<li class="content">
[6]<b style="margin: 20px;">RXFF</b> (def=0x0)    //    Receive FIFO full
</li>
<li class="content">
[7]<b style="margin: 20px;">TXFE</b> (def=0x0)    //    Transmit FIFO empty
</li>
<li class="content">
[8]<b style="margin: 20px;">RI</b> (def=0x0)    //    Ring indicator
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x30008020<b style="margin: 20px;">ILPR</b>//   IrDA Low-Power Counter Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">ILPDVSR</b> (def=0x0)    //    
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x30008024<b style="margin: 20px;">IBRD</b>//   Integer Baud Rate Register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">DIVINT</b> (def=0x0)    //    
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x30008028<b style="margin: 20px;">FBRD</b>//   Fractional Baud Rate Register</summary>
<ul>
<li class="content">
[0:5]<b style="margin: 20px;">DIVFRAC</b> (def=0x0)    //    
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x3000802C<b style="margin: 20px;">LCRH</b>//   Line Control Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">BRK</b> (def=0x0)    //    Send break
</li>
<li class="content">
[1]<b style="margin: 20px;">PEN</b> (def=0x0)    //    Parity enable
</li>
<li class="content">
[2]<b style="margin: 20px;">EPS</b> (def=0x0)    //    Even parity select
</li>
<li class="content">
[3]<b style="margin: 20px;">STP2</b> (def=0x0)    //    Two stop bits select
</li>
<li class="content">
[4]<b style="margin: 20px;">FEN</b> (def=0x0)    //    Enable FIFOs
</li>
<li class="content">
[5:6]<b style="margin: 20px;">WLEN</b> (def=0x0)    //    
</li>
<li class="content">
[7]<b style="margin: 20px;">SPS</b> (def=0x0)    //    Stick parity select
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x30008030<b style="margin: 20px;">CR</b>//   Control Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">UARTEN</b> (def=0x0)    //    UART enable
</li>
<li class="content">
[1]<b style="margin: 20px;">SIREN</b> (def=0x0)    //    Enable IrDA SIR ENDEC
</li>
<li class="content">
[2]<b style="margin: 20px;">SIRLP</b> (def=0x0)    //    Enable SIR low-power IrDA mode
</li>
<li class="content">
[7]<b style="margin: 20px;">LBE</b> (def=0x0)    //    Loopback enable
</li>
<li class="content">
[8]<b style="margin: 20px;">TXE</b> (def=0x0)    //    Transmit enable
</li>
<li class="content">
[9]<b style="margin: 20px;">RXE</b> (def=0x0)    //    Receive enable
</li>
<li class="content">
[10]<b style="margin: 20px;">DTR</b> (def=0x0)    //    Data transmit ready
</li>
<li class="content">
[11]<b style="margin: 20px;">RTS</b> (def=0x0)    //    Request to send
</li>
<li class="content">
[14]<b style="margin: 20px;">RTSEN</b> (def=0x0)    //    RTS hardware flow control enable
</li>
<li class="content">
[15]<b style="margin: 20px;">CTSEN</b> (def=0x0)    //    CTS hardware flow control enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x30008034<b style="margin: 20px;">IFLS</b>//   Interrupt FIFO Level Select Register</summary>
<ul>
<li class="content">
[0:2]<b style="margin: 20px;">TXIFLSEL</b> (def=0x0)    //    
</li>
<li class="content">
[3:5]<b style="margin: 20px;">RXIFLSEL</b> (def=0x0)    //    
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x30008038<b style="margin: 20px;">IMSC</b>//   Interrupt Mask Set/Clear Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">RIMIM</b> (def=0x0)    //    nUARTRI modem interrupt mask
</li>
<li class="content">
[1]<b style="margin: 20px;">CTSMIM</b> (def=0x0)    //    nUARTCTS modem interrupt mask
</li>
<li class="content">
[2]<b style="margin: 20px;">DCDMIM</b> (def=0x0)    //    nUARTDCD modem interrupt mask
</li>
<li class="content">
[3]<b style="margin: 20px;">DSRMIM</b> (def=0x0)    //    nUARTDSR modem interrupt mask
</li>
<li class="content">
[4]<b style="margin: 20px;">RXIM</b> (def=0x0)    //    Receive interrupt mask
</li>
<li class="content">
[5]<b style="margin: 20px;">TXIM</b> (def=0x0)    //    Transmit interrupt mask
</li>
<li class="content">
[6]<b style="margin: 20px;">RTIM</b> (def=0x0)    //    Receive timeout interrupt mask
</li>
<li class="content">
[7]<b style="margin: 20px;">FERIM</b> (def=0x0)    //    Framing error interrupt mask
</li>
<li class="content">
[8]<b style="margin: 20px;">PERIM</b> (def=0x0)    //    Parity error interrupt mask
</li>
<li class="content">
[9]<b style="margin: 20px;">BERIM</b> (def=0x0)    //    Break error interrupt mask
</li>
<li class="content">
[10]<b style="margin: 20px;">OERIM</b> (def=0x0)    //    Overrun error interrupt mask
</li>
<li class="content">
[11]<b style="margin: 20px;">TDIM</b> (def=0x0)    //    Transmit done interrupt mask
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x3000803C<b style="margin: 20px;">RIS</b>//   Raw Interrupt Status Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">RIRMIS</b> (def=0x0)    //    nUARTRI modem interrupt status
</li>
<li class="content">
[1]<b style="margin: 20px;">CTSRMIS</b> (def=0x0)    //    nUARTCTS modem interrupt status
</li>
<li class="content">
[2]<b style="margin: 20px;">DCDRMIS</b> (def=0x0)    //    nUARTDCD modem interrupt status
</li>
<li class="content">
[3]<b style="margin: 20px;">DSRRMIS</b> (def=0x0)    //    nUARTDSR modem interrupt status
</li>
<li class="content">
[4]<b style="margin: 20px;">RXRIS</b> (def=0x0)    //    Receive interrupt status
</li>
<li class="content">
[5]<b style="margin: 20px;">TXRIS</b> (def=0x0)    //    Transmit interrupt status
</li>
<li class="content">
[6]<b style="margin: 20px;">RTRIS</b> (def=0x0)    //    Receive timeout interrupt status
</li>
<li class="content">
[7]<b style="margin: 20px;">FERIS</b> (def=0x0)    //    Framing error interrupt status
</li>
<li class="content">
[8]<b style="margin: 20px;">PERIS</b> (def=0x0)    //    Parity error interrupt status
</li>
<li class="content">
[9]<b style="margin: 20px;">BERIS</b> (def=0x0)    //    Break error interrupt status
</li>
<li class="content">
[10]<b style="margin: 20px;">OERIS</b> (def=0x0)    //    Overrun error interrupt status
</li>
<li class="content">
[11]<b style="margin: 20px;">TDRIS</b> (def=0x0)    //    Transmit done raw interrupt status
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x30008040<b style="margin: 20px;">MIS</b>//   Masked Interrupt Status Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">RIMMIS</b> (def=0x0)    //    nUARTRI modem masked interrupt status
</li>
<li class="content">
[1]<b style="margin: 20px;">CTSMMIS</b> (def=0x0)    //    nUARTCTS modem masked interrupt status
</li>
<li class="content">
[2]<b style="margin: 20px;">DCDMMIS</b> (def=0x0)    //    nUARTDCD modem masked interrupt status
</li>
<li class="content">
[3]<b style="margin: 20px;">DSRMMIS</b> (def=0x0)    //    nUARTDSR modem masked interrupt status
</li>
<li class="content">
[4]<b style="margin: 20px;">RXMIS</b> (def=0x0)    //    Receive masked interrupt status
</li>
<li class="content">
[5]<b style="margin: 20px;">TXMIS</b> (def=0x0)    //    Transmit masked interrupt status
</li>
<li class="content">
[6]<b style="margin: 20px;">RTMIS</b> (def=0x0)    //    Receive timeout masked interrupt status
</li>
<li class="content">
[7]<b style="margin: 20px;">FEMIS</b> (def=0x0)    //    Framing error masked interrupt status
</li>
<li class="content">
[8]<b style="margin: 20px;">PEMIS</b> (def=0x0)    //    Parity error masked interrupt status
</li>
<li class="content">
[9]<b style="margin: 20px;">BEMIS</b> (def=0x0)    //    Break error masked interrupt status
</li>
<li class="content">
[10]<b style="margin: 20px;">OEMIS</b> (def=0x0)    //    Overrun error masked interrupt status
</li>
<li class="content">
[11]<b style="margin: 20px;">TDMIS</b> (def=0x0)    //    Transmit done masked interrupt status
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x30008044<b style="margin: 20px;">ICR</b>//   Interrupt Clear Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">RIMIC</b> (def=0x0)    //    nUARTRI modem interrupt clear
</li>
<li class="content">
[1]<b style="margin: 20px;">CTSMIC</b> (def=0x0)    //    nUARTCTS modem interrupt clear
</li>
<li class="content">
[2]<b style="margin: 20px;">DCDMIC</b> (def=0x0)    //    nUARTDCD modem interrupt clear
</li>
<li class="content">
[3]<b style="margin: 20px;">DSRMIC</b> (def=0x0)    //    nUARTDSR modem interrupt clear
</li>
<li class="content">
[4]<b style="margin: 20px;">RXIC</b> (def=0x0)    //    Receive interrupt clear
</li>
<li class="content">
[5]<b style="margin: 20px;">TXIC</b> (def=0x0)    //    Transmit interrupt clear
</li>
<li class="content">
[6]<b style="margin: 20px;">RTIC</b> (def=0x0)    //    Receive timeout interrupt clear
</li>
<li class="content">
[7]<b style="margin: 20px;">FEIC</b> (def=0x0)    //    Framing error interrupt clear
</li>
<li class="content">
[8]<b style="margin: 20px;">PEIC</b> (def=0x0)    //    Parity error interrupt clear
</li>
<li class="content">
[9]<b style="margin: 20px;">BEIC</b> (def=0x0)    //    Break error interrupt clear
</li>
<li class="content">
[10]<b style="margin: 20px;">OEIC</b> (def=0x0)    //    Overrun error interrupt clear
</li>
<li class="content">
[11]<b style="margin: 20px;">TDIC</b> (def=0x0)    //    Transmit done interrupt clear
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x30008048<b style="margin: 20px;">DMACR</b>//   DMA Control Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">RXDMAE</b> (def=0x0)    //    Receive DMA enable
</li>
<li class="content">
[1]<b style="margin: 20px;">TXDMAE</b> (def=0x0)    //    Transmit DMA enable
</li>
<li class="content">
[2]<b style="margin: 20px;">DMAONERR</b> (def=0x0)    //    DMA on error
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[24]  <b>UART2</b>    //    UART2 interrupt</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x30009000<b style="margin: 20px;">UART3</b>// </summary>
<ul>
<li class="content"><details><summary>0x30009000<b style="margin: 20px;">DR</b>//   Data Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">DATA</b> (def=0x0)    //    
</li>
<li class="content">
[8]<b style="margin: 20px;">FE</b> (def=0x0)    //    Framing error
</li>
<li class="content">
[9]<b style="margin: 20px;">PE</b> (def=0x0)    //    Parity error
</li>
<li class="content">
[10]<b style="margin: 20px;">BE</b> (def=0x0)    //    Break error
</li>
<li class="content">
[11]<b style="margin: 20px;">OE</b> (def=0x0)    //    Overrun error
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x30009004<b style="margin: 20px;">RSR</b>//   Receive Status Register/Error Clear Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FE</b> (def=0x0)    //    Framing error
</li>
<li class="content">
[1]<b style="margin: 20px;">PE</b> (def=0x0)    //    Parity error
</li>
<li class="content">
[2]<b style="margin: 20px;">BE</b> (def=0x0)    //    Break error
</li>
<li class="content">
[3]<b style="margin: 20px;">OE</b> (def=0x0)    //    Overrun error
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x30009018<b style="margin: 20px;">FR</b>//   Flag Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">CTS</b> (def=0x0)    //    Clear to send
</li>
<li class="content">
[1]<b style="margin: 20px;">DSR</b> (def=0x0)    //    Data set ready
</li>
<li class="content">
[2]<b style="margin: 20px;">DCD</b> (def=0x0)    //    Data carrier detect
</li>
<li class="content">
[3]<b style="margin: 20px;">BUSY</b> (def=0x0)    //    UART busy
</li>
<li class="content">
[4]<b style="margin: 20px;">RXFE</b> (def=0x0)    //    Receive FIFO empty
</li>
<li class="content">
[5]<b style="margin: 20px;">TXFF</b> (def=0x0)    //    Transmit FIFO full
</li>
<li class="content">
[6]<b style="margin: 20px;">RXFF</b> (def=0x0)    //    Receive FIFO full
</li>
<li class="content">
[7]<b style="margin: 20px;">TXFE</b> (def=0x0)    //    Transmit FIFO empty
</li>
<li class="content">
[8]<b style="margin: 20px;">RI</b> (def=0x0)    //    Ring indicator
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x30009020<b style="margin: 20px;">ILPR</b>//   IrDA Low-Power Counter Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">ILPDVSR</b> (def=0x0)    //    
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x30009024<b style="margin: 20px;">IBRD</b>//   Integer Baud Rate Register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">DIVINT</b> (def=0x0)    //    
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x30009028<b style="margin: 20px;">FBRD</b>//   Fractional Baud Rate Register</summary>
<ul>
<li class="content">
[0:5]<b style="margin: 20px;">DIVFRAC</b> (def=0x0)    //    
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x3000902C<b style="margin: 20px;">LCRH</b>//   Line Control Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">BRK</b> (def=0x0)    //    Send break
</li>
<li class="content">
[1]<b style="margin: 20px;">PEN</b> (def=0x0)    //    Parity enable
</li>
<li class="content">
[2]<b style="margin: 20px;">EPS</b> (def=0x0)    //    Even parity select
</li>
<li class="content">
[3]<b style="margin: 20px;">STP2</b> (def=0x0)    //    Two stop bits select
</li>
<li class="content">
[4]<b style="margin: 20px;">FEN</b> (def=0x0)    //    Enable FIFOs
</li>
<li class="content">
[5:6]<b style="margin: 20px;">WLEN</b> (def=0x0)    //    
</li>
<li class="content">
[7]<b style="margin: 20px;">SPS</b> (def=0x0)    //    Stick parity select
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x30009030<b style="margin: 20px;">CR</b>//   Control Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">UARTEN</b> (def=0x0)    //    UART enable
</li>
<li class="content">
[1]<b style="margin: 20px;">SIREN</b> (def=0x0)    //    Enable IrDA SIR ENDEC
</li>
<li class="content">
[2]<b style="margin: 20px;">SIRLP</b> (def=0x0)    //    Enable SIR low-power IrDA mode
</li>
<li class="content">
[7]<b style="margin: 20px;">LBE</b> (def=0x0)    //    Loopback enable
</li>
<li class="content">
[8]<b style="margin: 20px;">TXE</b> (def=0x0)    //    Transmit enable
</li>
<li class="content">
[9]<b style="margin: 20px;">RXE</b> (def=0x0)    //    Receive enable
</li>
<li class="content">
[10]<b style="margin: 20px;">DTR</b> (def=0x0)    //    Data transmit ready
</li>
<li class="content">
[11]<b style="margin: 20px;">RTS</b> (def=0x0)    //    Request to send
</li>
<li class="content">
[14]<b style="margin: 20px;">RTSEN</b> (def=0x0)    //    RTS hardware flow control enable
</li>
<li class="content">
[15]<b style="margin: 20px;">CTSEN</b> (def=0x0)    //    CTS hardware flow control enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x30009034<b style="margin: 20px;">IFLS</b>//   Interrupt FIFO Level Select Register</summary>
<ul>
<li class="content">
[0:2]<b style="margin: 20px;">TXIFLSEL</b> (def=0x0)    //    
</li>
<li class="content">
[3:5]<b style="margin: 20px;">RXIFLSEL</b> (def=0x0)    //    
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x30009038<b style="margin: 20px;">IMSC</b>//   Interrupt Mask Set/Clear Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">RIMIM</b> (def=0x0)    //    nUARTRI modem interrupt mask
</li>
<li class="content">
[1]<b style="margin: 20px;">CTSMIM</b> (def=0x0)    //    nUARTCTS modem interrupt mask
</li>
<li class="content">
[2]<b style="margin: 20px;">DCDMIM</b> (def=0x0)    //    nUARTDCD modem interrupt mask
</li>
<li class="content">
[3]<b style="margin: 20px;">DSRMIM</b> (def=0x0)    //    nUARTDSR modem interrupt mask
</li>
<li class="content">
[4]<b style="margin: 20px;">RXIM</b> (def=0x0)    //    Receive interrupt mask
</li>
<li class="content">
[5]<b style="margin: 20px;">TXIM</b> (def=0x0)    //    Transmit interrupt mask
</li>
<li class="content">
[6]<b style="margin: 20px;">RTIM</b> (def=0x0)    //    Receive timeout interrupt mask
</li>
<li class="content">
[7]<b style="margin: 20px;">FERIM</b> (def=0x0)    //    Framing error interrupt mask
</li>
<li class="content">
[8]<b style="margin: 20px;">PERIM</b> (def=0x0)    //    Parity error interrupt mask
</li>
<li class="content">
[9]<b style="margin: 20px;">BERIM</b> (def=0x0)    //    Break error interrupt mask
</li>
<li class="content">
[10]<b style="margin: 20px;">OERIM</b> (def=0x0)    //    Overrun error interrupt mask
</li>
<li class="content">
[11]<b style="margin: 20px;">TDIM</b> (def=0x0)    //    Transmit done interrupt mask
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x3000903C<b style="margin: 20px;">RIS</b>//   Raw Interrupt Status Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">RIRMIS</b> (def=0x0)    //    nUARTRI modem interrupt status
</li>
<li class="content">
[1]<b style="margin: 20px;">CTSRMIS</b> (def=0x0)    //    nUARTCTS modem interrupt status
</li>
<li class="content">
[2]<b style="margin: 20px;">DCDRMIS</b> (def=0x0)    //    nUARTDCD modem interrupt status
</li>
<li class="content">
[3]<b style="margin: 20px;">DSRRMIS</b> (def=0x0)    //    nUARTDSR modem interrupt status
</li>
<li class="content">
[4]<b style="margin: 20px;">RXRIS</b> (def=0x0)    //    Receive interrupt status
</li>
<li class="content">
[5]<b style="margin: 20px;">TXRIS</b> (def=0x0)    //    Transmit interrupt status
</li>
<li class="content">
[6]<b style="margin: 20px;">RTRIS</b> (def=0x0)    //    Receive timeout interrupt status
</li>
<li class="content">
[7]<b style="margin: 20px;">FERIS</b> (def=0x0)    //    Framing error interrupt status
</li>
<li class="content">
[8]<b style="margin: 20px;">PERIS</b> (def=0x0)    //    Parity error interrupt status
</li>
<li class="content">
[9]<b style="margin: 20px;">BERIS</b> (def=0x0)    //    Break error interrupt status
</li>
<li class="content">
[10]<b style="margin: 20px;">OERIS</b> (def=0x0)    //    Overrun error interrupt status
</li>
<li class="content">
[11]<b style="margin: 20px;">TDRIS</b> (def=0x0)    //    Transmit done raw interrupt status
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x30009040<b style="margin: 20px;">MIS</b>//   Masked Interrupt Status Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">RIMMIS</b> (def=0x0)    //    nUARTRI modem masked interrupt status
</li>
<li class="content">
[1]<b style="margin: 20px;">CTSMMIS</b> (def=0x0)    //    nUARTCTS modem masked interrupt status
</li>
<li class="content">
[2]<b style="margin: 20px;">DCDMMIS</b> (def=0x0)    //    nUARTDCD modem masked interrupt status
</li>
<li class="content">
[3]<b style="margin: 20px;">DSRMMIS</b> (def=0x0)    //    nUARTDSR modem masked interrupt status
</li>
<li class="content">
[4]<b style="margin: 20px;">RXMIS</b> (def=0x0)    //    Receive masked interrupt status
</li>
<li class="content">
[5]<b style="margin: 20px;">TXMIS</b> (def=0x0)    //    Transmit masked interrupt status
</li>
<li class="content">
[6]<b style="margin: 20px;">RTMIS</b> (def=0x0)    //    Receive timeout masked interrupt status
</li>
<li class="content">
[7]<b style="margin: 20px;">FEMIS</b> (def=0x0)    //    Framing error masked interrupt status
</li>
<li class="content">
[8]<b style="margin: 20px;">PEMIS</b> (def=0x0)    //    Parity error masked interrupt status
</li>
<li class="content">
[9]<b style="margin: 20px;">BEMIS</b> (def=0x0)    //    Break error masked interrupt status
</li>
<li class="content">
[10]<b style="margin: 20px;">OEMIS</b> (def=0x0)    //    Overrun error masked interrupt status
</li>
<li class="content">
[11]<b style="margin: 20px;">TDMIS</b> (def=0x0)    //    Transmit done masked interrupt status
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x30009044<b style="margin: 20px;">ICR</b>//   Interrupt Clear Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">RIMIC</b> (def=0x0)    //    nUARTRI modem interrupt clear
</li>
<li class="content">
[1]<b style="margin: 20px;">CTSMIC</b> (def=0x0)    //    nUARTCTS modem interrupt clear
</li>
<li class="content">
[2]<b style="margin: 20px;">DCDMIC</b> (def=0x0)    //    nUARTDCD modem interrupt clear
</li>
<li class="content">
[3]<b style="margin: 20px;">DSRMIC</b> (def=0x0)    //    nUARTDSR modem interrupt clear
</li>
<li class="content">
[4]<b style="margin: 20px;">RXIC</b> (def=0x0)    //    Receive interrupt clear
</li>
<li class="content">
[5]<b style="margin: 20px;">TXIC</b> (def=0x0)    //    Transmit interrupt clear
</li>
<li class="content">
[6]<b style="margin: 20px;">RTIC</b> (def=0x0)    //    Receive timeout interrupt clear
</li>
<li class="content">
[7]<b style="margin: 20px;">FEIC</b> (def=0x0)    //    Framing error interrupt clear
</li>
<li class="content">
[8]<b style="margin: 20px;">PEIC</b> (def=0x0)    //    Parity error interrupt clear
</li>
<li class="content">
[9]<b style="margin: 20px;">BEIC</b> (def=0x0)    //    Break error interrupt clear
</li>
<li class="content">
[10]<b style="margin: 20px;">OEIC</b> (def=0x0)    //    Overrun error interrupt clear
</li>
<li class="content">
[11]<b style="margin: 20px;">TDIC</b> (def=0x0)    //    Transmit done interrupt clear
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x30009048<b style="margin: 20px;">DMACR</b>//   DMA Control Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">RXDMAE</b> (def=0x0)    //    Receive DMA enable
</li>
<li class="content">
[1]<b style="margin: 20px;">TXDMAE</b> (def=0x0)    //    Transmit DMA enable
</li>
<li class="content">
[2]<b style="margin: 20px;">DMAONERR</b> (def=0x0)    //    DMA on error
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[25]  <b>UART3</b>    //    UART3 interrupt</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x3000A000<b style="margin: 20px;">UART4</b>// </summary>
<ul>
<li class="content"><details><summary>0x3000A000<b style="margin: 20px;">DR</b>//   Data Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">DATA</b> (def=0x0)    //    
</li>
<li class="content">
[8]<b style="margin: 20px;">FE</b> (def=0x0)    //    Framing error
</li>
<li class="content">
[9]<b style="margin: 20px;">PE</b> (def=0x0)    //    Parity error
</li>
<li class="content">
[10]<b style="margin: 20px;">BE</b> (def=0x0)    //    Break error
</li>
<li class="content">
[11]<b style="margin: 20px;">OE</b> (def=0x0)    //    Overrun error
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x3000A004<b style="margin: 20px;">RSR</b>//   Receive Status Register/Error Clear Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FE</b> (def=0x0)    //    Framing error
</li>
<li class="content">
[1]<b style="margin: 20px;">PE</b> (def=0x0)    //    Parity error
</li>
<li class="content">
[2]<b style="margin: 20px;">BE</b> (def=0x0)    //    Break error
</li>
<li class="content">
[3]<b style="margin: 20px;">OE</b> (def=0x0)    //    Overrun error
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x3000A018<b style="margin: 20px;">FR</b>//   Flag Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">CTS</b> (def=0x0)    //    Clear to send
</li>
<li class="content">
[1]<b style="margin: 20px;">DSR</b> (def=0x0)    //    Data set ready
</li>
<li class="content">
[2]<b style="margin: 20px;">DCD</b> (def=0x0)    //    Data carrier detect
</li>
<li class="content">
[3]<b style="margin: 20px;">BUSY</b> (def=0x0)    //    UART busy
</li>
<li class="content">
[4]<b style="margin: 20px;">RXFE</b> (def=0x0)    //    Receive FIFO empty
</li>
<li class="content">
[5]<b style="margin: 20px;">TXFF</b> (def=0x0)    //    Transmit FIFO full
</li>
<li class="content">
[6]<b style="margin: 20px;">RXFF</b> (def=0x0)    //    Receive FIFO full
</li>
<li class="content">
[7]<b style="margin: 20px;">TXFE</b> (def=0x0)    //    Transmit FIFO empty
</li>
<li class="content">
[8]<b style="margin: 20px;">RI</b> (def=0x0)    //    Ring indicator
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x3000A020<b style="margin: 20px;">ILPR</b>//   IrDA Low-Power Counter Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">ILPDVSR</b> (def=0x0)    //    
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x3000A024<b style="margin: 20px;">IBRD</b>//   Integer Baud Rate Register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">DIVINT</b> (def=0x0)    //    
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x3000A028<b style="margin: 20px;">FBRD</b>//   Fractional Baud Rate Register</summary>
<ul>
<li class="content">
[0:5]<b style="margin: 20px;">DIVFRAC</b> (def=0x0)    //    
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x3000A02C<b style="margin: 20px;">LCRH</b>//   Line Control Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">BRK</b> (def=0x0)    //    Send break
</li>
<li class="content">
[1]<b style="margin: 20px;">PEN</b> (def=0x0)    //    Parity enable
</li>
<li class="content">
[2]<b style="margin: 20px;">EPS</b> (def=0x0)    //    Even parity select
</li>
<li class="content">
[3]<b style="margin: 20px;">STP2</b> (def=0x0)    //    Two stop bits select
</li>
<li class="content">
[4]<b style="margin: 20px;">FEN</b> (def=0x0)    //    Enable FIFOs
</li>
<li class="content">
[5:6]<b style="margin: 20px;">WLEN</b> (def=0x0)    //    
</li>
<li class="content">
[7]<b style="margin: 20px;">SPS</b> (def=0x0)    //    Stick parity select
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x3000A030<b style="margin: 20px;">CR</b>//   Control Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">UARTEN</b> (def=0x0)    //    UART enable
</li>
<li class="content">
[1]<b style="margin: 20px;">SIREN</b> (def=0x0)    //    Enable IrDA SIR ENDEC
</li>
<li class="content">
[2]<b style="margin: 20px;">SIRLP</b> (def=0x0)    //    Enable SIR low-power IrDA mode
</li>
<li class="content">
[7]<b style="margin: 20px;">LBE</b> (def=0x0)    //    Loopback enable
</li>
<li class="content">
[8]<b style="margin: 20px;">TXE</b> (def=0x0)    //    Transmit enable
</li>
<li class="content">
[9]<b style="margin: 20px;">RXE</b> (def=0x0)    //    Receive enable
</li>
<li class="content">
[10]<b style="margin: 20px;">DTR</b> (def=0x0)    //    Data transmit ready
</li>
<li class="content">
[11]<b style="margin: 20px;">RTS</b> (def=0x0)    //    Request to send
</li>
<li class="content">
[14]<b style="margin: 20px;">RTSEN</b> (def=0x0)    //    RTS hardware flow control enable
</li>
<li class="content">
[15]<b style="margin: 20px;">CTSEN</b> (def=0x0)    //    CTS hardware flow control enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x3000A034<b style="margin: 20px;">IFLS</b>//   Interrupt FIFO Level Select Register</summary>
<ul>
<li class="content">
[0:2]<b style="margin: 20px;">TXIFLSEL</b> (def=0x0)    //    
</li>
<li class="content">
[3:5]<b style="margin: 20px;">RXIFLSEL</b> (def=0x0)    //    
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x3000A038<b style="margin: 20px;">IMSC</b>//   Interrupt Mask Set/Clear Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">RIMIM</b> (def=0x0)    //    nUARTRI modem interrupt mask
</li>
<li class="content">
[1]<b style="margin: 20px;">CTSMIM</b> (def=0x0)    //    nUARTCTS modem interrupt mask
</li>
<li class="content">
[2]<b style="margin: 20px;">DCDMIM</b> (def=0x0)    //    nUARTDCD modem interrupt mask
</li>
<li class="content">
[3]<b style="margin: 20px;">DSRMIM</b> (def=0x0)    //    nUARTDSR modem interrupt mask
</li>
<li class="content">
[4]<b style="margin: 20px;">RXIM</b> (def=0x0)    //    Receive interrupt mask
</li>
<li class="content">
[5]<b style="margin: 20px;">TXIM</b> (def=0x0)    //    Transmit interrupt mask
</li>
<li class="content">
[6]<b style="margin: 20px;">RTIM</b> (def=0x0)    //    Receive timeout interrupt mask
</li>
<li class="content">
[7]<b style="margin: 20px;">FERIM</b> (def=0x0)    //    Framing error interrupt mask
</li>
<li class="content">
[8]<b style="margin: 20px;">PERIM</b> (def=0x0)    //    Parity error interrupt mask
</li>
<li class="content">
[9]<b style="margin: 20px;">BERIM</b> (def=0x0)    //    Break error interrupt mask
</li>
<li class="content">
[10]<b style="margin: 20px;">OERIM</b> (def=0x0)    //    Overrun error interrupt mask
</li>
<li class="content">
[11]<b style="margin: 20px;">TDIM</b> (def=0x0)    //    Transmit done interrupt mask
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x3000A03C<b style="margin: 20px;">RIS</b>//   Raw Interrupt Status Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">RIRMIS</b> (def=0x0)    //    nUARTRI modem interrupt status
</li>
<li class="content">
[1]<b style="margin: 20px;">CTSRMIS</b> (def=0x0)    //    nUARTCTS modem interrupt status
</li>
<li class="content">
[2]<b style="margin: 20px;">DCDRMIS</b> (def=0x0)    //    nUARTDCD modem interrupt status
</li>
<li class="content">
[3]<b style="margin: 20px;">DSRRMIS</b> (def=0x0)    //    nUARTDSR modem interrupt status
</li>
<li class="content">
[4]<b style="margin: 20px;">RXRIS</b> (def=0x0)    //    Receive interrupt status
</li>
<li class="content">
[5]<b style="margin: 20px;">TXRIS</b> (def=0x0)    //    Transmit interrupt status
</li>
<li class="content">
[6]<b style="margin: 20px;">RTRIS</b> (def=0x0)    //    Receive timeout interrupt status
</li>
<li class="content">
[7]<b style="margin: 20px;">FERIS</b> (def=0x0)    //    Framing error interrupt status
</li>
<li class="content">
[8]<b style="margin: 20px;">PERIS</b> (def=0x0)    //    Parity error interrupt status
</li>
<li class="content">
[9]<b style="margin: 20px;">BERIS</b> (def=0x0)    //    Break error interrupt status
</li>
<li class="content">
[10]<b style="margin: 20px;">OERIS</b> (def=0x0)    //    Overrun error interrupt status
</li>
<li class="content">
[11]<b style="margin: 20px;">TDRIS</b> (def=0x0)    //    Transmit done raw interrupt status
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x3000A040<b style="margin: 20px;">MIS</b>//   Masked Interrupt Status Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">RIMMIS</b> (def=0x0)    //    nUARTRI modem masked interrupt status
</li>
<li class="content">
[1]<b style="margin: 20px;">CTSMMIS</b> (def=0x0)    //    nUARTCTS modem masked interrupt status
</li>
<li class="content">
[2]<b style="margin: 20px;">DCDMMIS</b> (def=0x0)    //    nUARTDCD modem masked interrupt status
</li>
<li class="content">
[3]<b style="margin: 20px;">DSRMMIS</b> (def=0x0)    //    nUARTDSR modem masked interrupt status
</li>
<li class="content">
[4]<b style="margin: 20px;">RXMIS</b> (def=0x0)    //    Receive masked interrupt status
</li>
<li class="content">
[5]<b style="margin: 20px;">TXMIS</b> (def=0x0)    //    Transmit masked interrupt status
</li>
<li class="content">
[6]<b style="margin: 20px;">RTMIS</b> (def=0x0)    //    Receive timeout masked interrupt status
</li>
<li class="content">
[7]<b style="margin: 20px;">FEMIS</b> (def=0x0)    //    Framing error masked interrupt status
</li>
<li class="content">
[8]<b style="margin: 20px;">PEMIS</b> (def=0x0)    //    Parity error masked interrupt status
</li>
<li class="content">
[9]<b style="margin: 20px;">BEMIS</b> (def=0x0)    //    Break error masked interrupt status
</li>
<li class="content">
[10]<b style="margin: 20px;">OEMIS</b> (def=0x0)    //    Overrun error masked interrupt status
</li>
<li class="content">
[11]<b style="margin: 20px;">TDMIS</b> (def=0x0)    //    Transmit done masked interrupt status
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x3000A044<b style="margin: 20px;">ICR</b>//   Interrupt Clear Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">RIMIC</b> (def=0x0)    //    nUARTRI modem interrupt clear
</li>
<li class="content">
[1]<b style="margin: 20px;">CTSMIC</b> (def=0x0)    //    nUARTCTS modem interrupt clear
</li>
<li class="content">
[2]<b style="margin: 20px;">DCDMIC</b> (def=0x0)    //    nUARTDCD modem interrupt clear
</li>
<li class="content">
[3]<b style="margin: 20px;">DSRMIC</b> (def=0x0)    //    nUARTDSR modem interrupt clear
</li>
<li class="content">
[4]<b style="margin: 20px;">RXIC</b> (def=0x0)    //    Receive interrupt clear
</li>
<li class="content">
[5]<b style="margin: 20px;">TXIC</b> (def=0x0)    //    Transmit interrupt clear
</li>
<li class="content">
[6]<b style="margin: 20px;">RTIC</b> (def=0x0)    //    Receive timeout interrupt clear
</li>
<li class="content">
[7]<b style="margin: 20px;">FEIC</b> (def=0x0)    //    Framing error interrupt clear
</li>
<li class="content">
[8]<b style="margin: 20px;">PEIC</b> (def=0x0)    //    Parity error interrupt clear
</li>
<li class="content">
[9]<b style="margin: 20px;">BEIC</b> (def=0x0)    //    Break error interrupt clear
</li>
<li class="content">
[10]<b style="margin: 20px;">OEIC</b> (def=0x0)    //    Overrun error interrupt clear
</li>
<li class="content">
[11]<b style="margin: 20px;">TDIC</b> (def=0x0)    //    Transmit done interrupt clear
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x3000A048<b style="margin: 20px;">DMACR</b>//   DMA Control Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">RXDMAE</b> (def=0x0)    //    Receive DMA enable
</li>
<li class="content">
[1]<b style="margin: 20px;">TXDMAE</b> (def=0x0)    //    Transmit DMA enable
</li>
<li class="content">
[2]<b style="margin: 20px;">DMAONERR</b> (def=0x0)    //    DMA on error
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[26]  <b>UART4</b>    //    UART4 interrupt</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x3000C000<b style="margin: 20px;">DMA</b>// DMA control registers</summary>
<ul>
<li class="content"><details><summary>0x3000C000<b style="margin: 20px;">STATUS</b>//   Status DMA register</summary>
<ul>
<li class="content">
[0:3]<b style="margin: 20px;">STATE</b> (def=0x0)    //    State of DMA
</li>
<li class="content">
[4]<b style="margin: 20px;">MASTEREN</b> (def=0x0)    //    Indicate enable DMA
</li>
<li class="content">
[5:9]<b style="margin: 20px;">CHNLS</b> (def=0x0)    //    Number channel DMA (write: N-1)
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x3000C004<b style="margin: 20px;">CFG</b>//   DMA configuration register</summary>
<ul>
<li class="content">
[0:2]<b style="margin: 20px;">CHPROT</b> (def=0x0)    //    Sets the AHB-Lite protection
</li>
<li class="content">
[3]<b style="margin: 20px;">MASTEREN</b> (def=0x0)    //    Enable DMA
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x3000C008<b style="margin: 20px;">BASEPTR</b>//   Channel control data base pointer</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">VAL</b> (def=0x0)    //    
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x3000C00C<b style="margin: 20px;">ALTBASEPTR</b>//   Channel alternate control data base pointer</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">VAL</b> (def=0x0)    //    
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x3000C010<b style="margin: 20px;">WAITONREQ</b>//   Channel wait on request status</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">CH0</b> (def=0x0)    //    Returns the status of the DMA request signals
</li>
<li class="content">
[1]<b style="margin: 20px;">CH1</b> (def=0x0)    //    Returns the status of the DMA request signals
</li>
<li class="content">
[2]<b style="margin: 20px;">CH2</b> (def=0x0)    //    Returns the status of the DMA request signals
</li>
<li class="content">
[3]<b style="margin: 20px;">CH3</b> (def=0x0)    //    Returns the status of the DMA request signals
</li>
<li class="content">
[4]<b style="margin: 20px;">CH4</b> (def=0x0)    //    Returns the status of the DMA request signals
</li>
<li class="content">
[5]<b style="margin: 20px;">CH5</b> (def=0x0)    //    Returns the status of the DMA request signals
</li>
<li class="content">
[6]<b style="margin: 20px;">CH6</b> (def=0x0)    //    Returns the status of the DMA request signals
</li>
<li class="content">
[7]<b style="margin: 20px;">CH7</b> (def=0x0)    //    Returns the status of the DMA request signals
</li>
<li class="content">
[8]<b style="margin: 20px;">CH8</b> (def=0x0)    //    Returns the status of the DMA request signals
</li>
<li class="content">
[9]<b style="margin: 20px;">CH9</b> (def=0x0)    //    Returns the status of the DMA request signals
</li>
<li class="content">
[10]<b style="margin: 20px;">CH10</b> (def=0x0)    //    Returns the status of the DMA request signals
</li>
<li class="content">
[11]<b style="margin: 20px;">CH11</b> (def=0x0)    //    Returns the status of the DMA request signals
</li>
<li class="content">
[12]<b style="margin: 20px;">CH12</b> (def=0x0)    //    Returns the status of the DMA request signals
</li>
<li class="content">
[13]<b style="margin: 20px;">CH13</b> (def=0x0)    //    Returns the status of the DMA request signals
</li>
<li class="content">
[14]<b style="margin: 20px;">CH14</b> (def=0x0)    //    Returns the status of the DMA request signals
</li>
<li class="content">
[15]<b style="margin: 20px;">CH15</b> (def=0x0)    //    Returns the status of the DMA request signals
</li>
<li class="content">
[16]<b style="margin: 20px;">CH16</b> (def=0x0)    //    Returns the status of the DMA request signals
</li>
<li class="content">
[17]<b style="margin: 20px;">CH17</b> (def=0x0)    //    Returns the status of the DMA request signals
</li>
<li class="content">
[18]<b style="margin: 20px;">CH18</b> (def=0x0)    //    Returns the status of the DMA request signals
</li>
<li class="content">
[19]<b style="margin: 20px;">CH19</b> (def=0x0)    //    Returns the status of the DMA request signals
</li>
<li class="content">
[20]<b style="margin: 20px;">CH20</b> (def=0x0)    //    Returns the status of the DMA request signals
</li>
<li class="content">
[21]<b style="margin: 20px;">CH21</b> (def=0x0)    //    Returns the status of the DMA request signals
</li>
<li class="content">
[22]<b style="margin: 20px;">CH22</b> (def=0x0)    //    Returns the status of the DMA request signals
</li>
<li class="content">
[23]<b style="margin: 20px;">CH23</b> (def=0x0)    //    Returns the status of the DMA request signals
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x3000C014<b style="margin: 20px;">SWREQ</b>//   Channel software request</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">CH0</b> (def=0x0)    //    Set software request on channel
</li>
<li class="content">
[1]<b style="margin: 20px;">CH1</b> (def=0x0)    //    Set software request on channel
</li>
<li class="content">
[2]<b style="margin: 20px;">CH2</b> (def=0x0)    //    Set software request on channel
</li>
<li class="content">
[3]<b style="margin: 20px;">CH3</b> (def=0x0)    //    Set software request on channel
</li>
<li class="content">
[4]<b style="margin: 20px;">CH4</b> (def=0x0)    //    Set software request on channel
</li>
<li class="content">
[5]<b style="margin: 20px;">CH5</b> (def=0x0)    //    Set software request on channel
</li>
<li class="content">
[6]<b style="margin: 20px;">CH6</b> (def=0x0)    //    Set software request on channel
</li>
<li class="content">
[7]<b style="margin: 20px;">CH7</b> (def=0x0)    //    Set software request on channel
</li>
<li class="content">
[8]<b style="margin: 20px;">CH8</b> (def=0x0)    //    Set software request on channel
</li>
<li class="content">
[9]<b style="margin: 20px;">CH9</b> (def=0x0)    //    Set software request on channel
</li>
<li class="content">
[10]<b style="margin: 20px;">CH10</b> (def=0x0)    //    Set software request on channel
</li>
<li class="content">
[11]<b style="margin: 20px;">CH11</b> (def=0x0)    //    Set software request on channel
</li>
<li class="content">
[12]<b style="margin: 20px;">CH12</b> (def=0x0)    //    Set software request on channel
</li>
<li class="content">
[13]<b style="margin: 20px;">CH13</b> (def=0x0)    //    Set software request on channel
</li>
<li class="content">
[14]<b style="margin: 20px;">CH14</b> (def=0x0)    //    Set software request on channel
</li>
<li class="content">
[15]<b style="margin: 20px;">CH15</b> (def=0x0)    //    Set software request on channel
</li>
<li class="content">
[16]<b style="margin: 20px;">CH16</b> (def=0x0)    //    Set software request on channel
</li>
<li class="content">
[17]<b style="margin: 20px;">CH17</b> (def=0x0)    //    Set software request on channel
</li>
<li class="content">
[18]<b style="margin: 20px;">CH18</b> (def=0x0)    //    Set software request on channel
</li>
<li class="content">
[19]<b style="margin: 20px;">CH19</b> (def=0x0)    //    Set software request on channel
</li>
<li class="content">
[20]<b style="margin: 20px;">CH20</b> (def=0x0)    //    Set software request on channel
</li>
<li class="content">
[21]<b style="margin: 20px;">CH21</b> (def=0x0)    //    Set software request on channel
</li>
<li class="content">
[22]<b style="margin: 20px;">CH22</b> (def=0x0)    //    Set software request on channel
</li>
<li class="content">
[23]<b style="margin: 20px;">CH23</b> (def=0x0)    //    Set software request on channel
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x3000C018<b style="margin: 20px;">USEBURSTSET</b>//   Channel useburst set</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">CH0</b> (def=0x0)    //    Enable single requests
</li>
<li class="content">
[1]<b style="margin: 20px;">CH1</b> (def=0x0)    //    Enable single requests
</li>
<li class="content">
[2]<b style="margin: 20px;">CH2</b> (def=0x0)    //    Enable single requests
</li>
<li class="content">
[3]<b style="margin: 20px;">CH3</b> (def=0x0)    //    Enable single requests
</li>
<li class="content">
[4]<b style="margin: 20px;">CH4</b> (def=0x0)    //    Enable single requests
</li>
<li class="content">
[5]<b style="margin: 20px;">CH5</b> (def=0x0)    //    Enable single requests
</li>
<li class="content">
[6]<b style="margin: 20px;">CH6</b> (def=0x0)    //    Enable single requests
</li>
<li class="content">
[7]<b style="margin: 20px;">CH7</b> (def=0x0)    //    Enable single requests
</li>
<li class="content">
[8]<b style="margin: 20px;">CH8</b> (def=0x0)    //    Enable single requests
</li>
<li class="content">
[9]<b style="margin: 20px;">CH9</b> (def=0x0)    //    Enable single requests
</li>
<li class="content">
[10]<b style="margin: 20px;">CH10</b> (def=0x0)    //    Enable single requests
</li>
<li class="content">
[11]<b style="margin: 20px;">CH11</b> (def=0x0)    //    Enable single requests
</li>
<li class="content">
[12]<b style="margin: 20px;">CH12</b> (def=0x0)    //    Enable single requests
</li>
<li class="content">
[13]<b style="margin: 20px;">CH13</b> (def=0x0)    //    Enable single requests
</li>
<li class="content">
[14]<b style="margin: 20px;">CH14</b> (def=0x0)    //    Enable single requests
</li>
<li class="content">
[15]<b style="margin: 20px;">CH15</b> (def=0x0)    //    Enable single requests
</li>
<li class="content">
[16]<b style="margin: 20px;">CH16</b> (def=0x0)    //    Enable single requests
</li>
<li class="content">
[17]<b style="margin: 20px;">CH17</b> (def=0x0)    //    Enable single requests
</li>
<li class="content">
[18]<b style="margin: 20px;">CH18</b> (def=0x0)    //    Enable single requests
</li>
<li class="content">
[19]<b style="margin: 20px;">CH19</b> (def=0x0)    //    Enable single requests
</li>
<li class="content">
[20]<b style="margin: 20px;">CH20</b> (def=0x0)    //    Enable single requests
</li>
<li class="content">
[21]<b style="margin: 20px;">CH21</b> (def=0x0)    //    Enable single requests
</li>
<li class="content">
[22]<b style="margin: 20px;">CH22</b> (def=0x0)    //    Enable single requests
</li>
<li class="content">
[23]<b style="margin: 20px;">CH23</b> (def=0x0)    //    Enable single requests
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x3000C01C<b style="margin: 20px;">USEBURSTCLR</b>//   Channel useburst clear</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">CH0</b> (def=0x0)    //    Disable single requests
</li>
<li class="content">
[1]<b style="margin: 20px;">CH1</b> (def=0x0)    //    Disable single requests
</li>
<li class="content">
[2]<b style="margin: 20px;">CH2</b> (def=0x0)    //    Disable single requests
</li>
<li class="content">
[3]<b style="margin: 20px;">CH3</b> (def=0x0)    //    Disable single requests
</li>
<li class="content">
[4]<b style="margin: 20px;">CH4</b> (def=0x0)    //    Disable single requests
</li>
<li class="content">
[5]<b style="margin: 20px;">CH5</b> (def=0x0)    //    Disable single requests
</li>
<li class="content">
[6]<b style="margin: 20px;">CH6</b> (def=0x0)    //    Disable single requests
</li>
<li class="content">
[7]<b style="margin: 20px;">CH7</b> (def=0x0)    //    Disable single requests
</li>
<li class="content">
[8]<b style="margin: 20px;">CH8</b> (def=0x0)    //    Disable single requests
</li>
<li class="content">
[9]<b style="margin: 20px;">CH9</b> (def=0x0)    //    Disable single requests
</li>
<li class="content">
[10]<b style="margin: 20px;">CH10</b> (def=0x0)    //    Disable single requests
</li>
<li class="content">
[11]<b style="margin: 20px;">CH11</b> (def=0x0)    //    Disable single requests
</li>
<li class="content">
[12]<b style="margin: 20px;">CH12</b> (def=0x0)    //    Disable single requests
</li>
<li class="content">
[13]<b style="margin: 20px;">CH13</b> (def=0x0)    //    Disable single requests
</li>
<li class="content">
[14]<b style="margin: 20px;">CH14</b> (def=0x0)    //    Disable single requests
</li>
<li class="content">
[15]<b style="margin: 20px;">CH15</b> (def=0x0)    //    Disable single requests
</li>
<li class="content">
[16]<b style="margin: 20px;">CH16</b> (def=0x0)    //    Disable single requests
</li>
<li class="content">
[17]<b style="margin: 20px;">CH17</b> (def=0x0)    //    Disable single requests
</li>
<li class="content">
[18]<b style="margin: 20px;">CH18</b> (def=0x0)    //    Disable single requests
</li>
<li class="content">
[19]<b style="margin: 20px;">CH19</b> (def=0x0)    //    Disable single requests
</li>
<li class="content">
[20]<b style="margin: 20px;">CH20</b> (def=0x0)    //    Disable single requests
</li>
<li class="content">
[21]<b style="margin: 20px;">CH21</b> (def=0x0)    //    Disable single requests
</li>
<li class="content">
[22]<b style="margin: 20px;">CH22</b> (def=0x0)    //    Disable single requests
</li>
<li class="content">
[23]<b style="margin: 20px;">CH23</b> (def=0x0)    //    Disable single requests
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x3000C020<b style="margin: 20px;">REQMASKSET</b>//   Channel request mask set</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">CH0</b> (def=0x0)    //    External requests are enabled for channel
</li>
<li class="content">
[1]<b style="margin: 20px;">CH1</b> (def=0x0)    //    External requests are enabled for channel
</li>
<li class="content">
[2]<b style="margin: 20px;">CH2</b> (def=0x0)    //    External requests are enabled for channel
</li>
<li class="content">
[3]<b style="margin: 20px;">CH3</b> (def=0x0)    //    External requests are enabled for channel
</li>
<li class="content">
[4]<b style="margin: 20px;">CH4</b> (def=0x0)    //    External requests are enabled for channel
</li>
<li class="content">
[5]<b style="margin: 20px;">CH5</b> (def=0x0)    //    External requests are enabled for channel
</li>
<li class="content">
[6]<b style="margin: 20px;">CH6</b> (def=0x0)    //    External requests are enabled for channel
</li>
<li class="content">
[7]<b style="margin: 20px;">CH7</b> (def=0x0)    //    External requests are enabled for channel
</li>
<li class="content">
[8]<b style="margin: 20px;">CH8</b> (def=0x0)    //    External requests are enabled for channel
</li>
<li class="content">
[9]<b style="margin: 20px;">CH9</b> (def=0x0)    //    External requests are enabled for channel
</li>
<li class="content">
[10]<b style="margin: 20px;">CH10</b> (def=0x0)    //    External requests are enabled for channel
</li>
<li class="content">
[11]<b style="margin: 20px;">CH11</b> (def=0x0)    //    External requests are enabled for channel
</li>
<li class="content">
[12]<b style="margin: 20px;">CH12</b> (def=0x0)    //    External requests are enabled for channel
</li>
<li class="content">
[13]<b style="margin: 20px;">CH13</b> (def=0x0)    //    External requests are enabled for channel
</li>
<li class="content">
[14]<b style="margin: 20px;">CH14</b> (def=0x0)    //    External requests are enabled for channel
</li>
<li class="content">
[15]<b style="margin: 20px;">CH15</b> (def=0x0)    //    External requests are enabled for channel
</li>
<li class="content">
[16]<b style="margin: 20px;">CH16</b> (def=0x0)    //    External requests are enabled for channel
</li>
<li class="content">
[17]<b style="margin: 20px;">CH17</b> (def=0x0)    //    External requests are enabled for channel
</li>
<li class="content">
[18]<b style="margin: 20px;">CH18</b> (def=0x0)    //    External requests are enabled for channel
</li>
<li class="content">
[19]<b style="margin: 20px;">CH19</b> (def=0x0)    //    External requests are enabled for channel
</li>
<li class="content">
[20]<b style="margin: 20px;">CH20</b> (def=0x0)    //    External requests are enabled for channel
</li>
<li class="content">
[21]<b style="margin: 20px;">CH21</b> (def=0x0)    //    External requests are enabled for channel
</li>
<li class="content">
[22]<b style="margin: 20px;">CH22</b> (def=0x0)    //    External requests are enabled for channel
</li>
<li class="content">
[23]<b style="margin: 20px;">CH23</b> (def=0x0)    //    External requests are enabled for channel
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x3000C024<b style="margin: 20px;">REQMASKCLR</b>//   Channel request mask clear</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">CH0</b> (def=0x0)    //    External requests are disabled for channel
</li>
<li class="content">
[1]<b style="margin: 20px;">CH1</b> (def=0x0)    //    External requests are disabled for channel
</li>
<li class="content">
[2]<b style="margin: 20px;">CH2</b> (def=0x0)    //    External requests are disabled for channel
</li>
<li class="content">
[3]<b style="margin: 20px;">CH3</b> (def=0x0)    //    External requests are disabled for channel
</li>
<li class="content">
[4]<b style="margin: 20px;">CH4</b> (def=0x0)    //    External requests are disabled for channel
</li>
<li class="content">
[5]<b style="margin: 20px;">CH5</b> (def=0x0)    //    External requests are disabled for channel
</li>
<li class="content">
[6]<b style="margin: 20px;">CH6</b> (def=0x0)    //    External requests are disabled for channel
</li>
<li class="content">
[7]<b style="margin: 20px;">CH7</b> (def=0x0)    //    External requests are disabled for channel
</li>
<li class="content">
[8]<b style="margin: 20px;">CH8</b> (def=0x0)    //    External requests are disabled for channel
</li>
<li class="content">
[9]<b style="margin: 20px;">CH9</b> (def=0x0)    //    External requests are disabled for channel
</li>
<li class="content">
[10]<b style="margin: 20px;">CH10</b> (def=0x0)    //    External requests are disabled for channel
</li>
<li class="content">
[11]<b style="margin: 20px;">CH11</b> (def=0x0)    //    External requests are disabled for channel
</li>
<li class="content">
[12]<b style="margin: 20px;">CH12</b> (def=0x0)    //    External requests are disabled for channel
</li>
<li class="content">
[13]<b style="margin: 20px;">CH13</b> (def=0x0)    //    External requests are disabled for channel
</li>
<li class="content">
[14]<b style="margin: 20px;">CH14</b> (def=0x0)    //    External requests are disabled for channel
</li>
<li class="content">
[15]<b style="margin: 20px;">CH15</b> (def=0x0)    //    External requests are disabled for channel
</li>
<li class="content">
[16]<b style="margin: 20px;">CH16</b> (def=0x0)    //    External requests are disabled for channel
</li>
<li class="content">
[17]<b style="margin: 20px;">CH17</b> (def=0x0)    //    External requests are disabled for channel
</li>
<li class="content">
[18]<b style="margin: 20px;">CH18</b> (def=0x0)    //    External requests are disabled for channel
</li>
<li class="content">
[19]<b style="margin: 20px;">CH19</b> (def=0x0)    //    External requests are disabled for channel
</li>
<li class="content">
[20]<b style="margin: 20px;">CH20</b> (def=0x0)    //    External requests are disabled for channel
</li>
<li class="content">
[21]<b style="margin: 20px;">CH21</b> (def=0x0)    //    External requests are disabled for channel
</li>
<li class="content">
[22]<b style="margin: 20px;">CH22</b> (def=0x0)    //    External requests are disabled for channel
</li>
<li class="content">
[23]<b style="margin: 20px;">CH23</b> (def=0x0)    //    External requests are disabled for channel
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x3000C028<b style="margin: 20px;">ENSET</b>//   Channel enable set</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">CH0</b> (def=0x0)    //    Enable channel
</li>
<li class="content">
[1]<b style="margin: 20px;">CH1</b> (def=0x0)    //    Enable channel
</li>
<li class="content">
[2]<b style="margin: 20px;">CH2</b> (def=0x0)    //    Enable channel
</li>
<li class="content">
[3]<b style="margin: 20px;">CH3</b> (def=0x0)    //    Enable channel
</li>
<li class="content">
[4]<b style="margin: 20px;">CH4</b> (def=0x0)    //    Enable channel
</li>
<li class="content">
[5]<b style="margin: 20px;">CH5</b> (def=0x0)    //    Enable channel
</li>
<li class="content">
[6]<b style="margin: 20px;">CH6</b> (def=0x0)    //    Enable channel
</li>
<li class="content">
[7]<b style="margin: 20px;">CH7</b> (def=0x0)    //    Enable channel
</li>
<li class="content">
[8]<b style="margin: 20px;">CH8</b> (def=0x0)    //    Enable channel
</li>
<li class="content">
[9]<b style="margin: 20px;">CH9</b> (def=0x0)    //    Enable channel
</li>
<li class="content">
[10]<b style="margin: 20px;">CH10</b> (def=0x0)    //    Enable channel
</li>
<li class="content">
[11]<b style="margin: 20px;">CH11</b> (def=0x0)    //    Enable channel
</li>
<li class="content">
[12]<b style="margin: 20px;">CH12</b> (def=0x0)    //    Enable channel
</li>
<li class="content">
[13]<b style="margin: 20px;">CH13</b> (def=0x0)    //    Enable channel
</li>
<li class="content">
[14]<b style="margin: 20px;">CH14</b> (def=0x0)    //    Enable channel
</li>
<li class="content">
[15]<b style="margin: 20px;">CH15</b> (def=0x0)    //    Enable channel
</li>
<li class="content">
[16]<b style="margin: 20px;">CH16</b> (def=0x0)    //    Enable channel
</li>
<li class="content">
[17]<b style="margin: 20px;">CH17</b> (def=0x0)    //    Enable channel
</li>
<li class="content">
[18]<b style="margin: 20px;">CH18</b> (def=0x0)    //    Enable channel
</li>
<li class="content">
[19]<b style="margin: 20px;">CH19</b> (def=0x0)    //    Enable channel
</li>
<li class="content">
[20]<b style="margin: 20px;">CH20</b> (def=0x0)    //    Enable channel
</li>
<li class="content">
[21]<b style="margin: 20px;">CH21</b> (def=0x0)    //    Enable channel
</li>
<li class="content">
[22]<b style="margin: 20px;">CH22</b> (def=0x0)    //    Enable channel
</li>
<li class="content">
[23]<b style="margin: 20px;">CH23</b> (def=0x0)    //    Enable channel
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x3000C02C<b style="margin: 20px;">ENCLR</b>//   Channel enable clear</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">CH0</b> (def=0x0)    //    Disable channel
</li>
<li class="content">
[1]<b style="margin: 20px;">CH1</b> (def=0x0)    //    Disable channel
</li>
<li class="content">
[2]<b style="margin: 20px;">CH2</b> (def=0x0)    //    Disable channel
</li>
<li class="content">
[3]<b style="margin: 20px;">CH3</b> (def=0x0)    //    Disable channel
</li>
<li class="content">
[4]<b style="margin: 20px;">CH4</b> (def=0x0)    //    Disable channel
</li>
<li class="content">
[5]<b style="margin: 20px;">CH5</b> (def=0x0)    //    Disable channel
</li>
<li class="content">
[6]<b style="margin: 20px;">CH6</b> (def=0x0)    //    Disable channel
</li>
<li class="content">
[7]<b style="margin: 20px;">CH7</b> (def=0x0)    //    Disable channel
</li>
<li class="content">
[8]<b style="margin: 20px;">CH8</b> (def=0x0)    //    Disable channel
</li>
<li class="content">
[9]<b style="margin: 20px;">CH9</b> (def=0x0)    //    Disable channel
</li>
<li class="content">
[10]<b style="margin: 20px;">CH10</b> (def=0x0)    //    Disable channel
</li>
<li class="content">
[11]<b style="margin: 20px;">CH11</b> (def=0x0)    //    Disable channel
</li>
<li class="content">
[12]<b style="margin: 20px;">CH12</b> (def=0x0)    //    Disable channel
</li>
<li class="content">
[13]<b style="margin: 20px;">CH13</b> (def=0x0)    //    Disable channel
</li>
<li class="content">
[14]<b style="margin: 20px;">CH14</b> (def=0x0)    //    Disable channel
</li>
<li class="content">
[15]<b style="margin: 20px;">CH15</b> (def=0x0)    //    Disable channel
</li>
<li class="content">
[16]<b style="margin: 20px;">CH16</b> (def=0x0)    //    Disable channel
</li>
<li class="content">
[17]<b style="margin: 20px;">CH17</b> (def=0x0)    //    Disable channel
</li>
<li class="content">
[18]<b style="margin: 20px;">CH18</b> (def=0x0)    //    Disable channel
</li>
<li class="content">
[19]<b style="margin: 20px;">CH19</b> (def=0x0)    //    Disable channel
</li>
<li class="content">
[20]<b style="margin: 20px;">CH20</b> (def=0x0)    //    Disable channel
</li>
<li class="content">
[21]<b style="margin: 20px;">CH21</b> (def=0x0)    //    Disable channel
</li>
<li class="content">
[22]<b style="margin: 20px;">CH22</b> (def=0x0)    //    Disable channel
</li>
<li class="content">
[23]<b style="margin: 20px;">CH23</b> (def=0x0)    //    Disable channel
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x3000C030<b style="margin: 20px;">PRIALTSET</b>//   Channel primary-alternate set</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">CH0</b> (def=0x0)    //    Set primary / alternate channel control data structure
</li>
<li class="content">
[1]<b style="margin: 20px;">CH1</b> (def=0x0)    //    Set primary / alternate channel control data structure
</li>
<li class="content">
[2]<b style="margin: 20px;">CH2</b> (def=0x0)    //    Set primary / alternate channel control data structure
</li>
<li class="content">
[3]<b style="margin: 20px;">CH3</b> (def=0x0)    //    Set primary / alternate channel control data structure
</li>
<li class="content">
[4]<b style="margin: 20px;">CH4</b> (def=0x0)    //    Set primary / alternate channel control data structure
</li>
<li class="content">
[5]<b style="margin: 20px;">CH5</b> (def=0x0)    //    Set primary / alternate channel control data structure
</li>
<li class="content">
[6]<b style="margin: 20px;">CH6</b> (def=0x0)    //    Set primary / alternate channel control data structure
</li>
<li class="content">
[7]<b style="margin: 20px;">CH7</b> (def=0x0)    //    Set primary / alternate channel control data structure
</li>
<li class="content">
[8]<b style="margin: 20px;">CH8</b> (def=0x0)    //    Set primary / alternate channel control data structure
</li>
<li class="content">
[9]<b style="margin: 20px;">CH9</b> (def=0x0)    //    Set primary / alternate channel control data structure
</li>
<li class="content">
[10]<b style="margin: 20px;">CH10</b> (def=0x0)    //    Set primary / alternate channel control data structure
</li>
<li class="content">
[11]<b style="margin: 20px;">CH11</b> (def=0x0)    //    Set primary / alternate channel control data structure
</li>
<li class="content">
[12]<b style="margin: 20px;">CH12</b> (def=0x0)    //    Set primary / alternate channel control data structure
</li>
<li class="content">
[13]<b style="margin: 20px;">CH13</b> (def=0x0)    //    Set primary / alternate channel control data structure
</li>
<li class="content">
[14]<b style="margin: 20px;">CH14</b> (def=0x0)    //    Set primary / alternate channel control data structure
</li>
<li class="content">
[15]<b style="margin: 20px;">CH15</b> (def=0x0)    //    Set primary / alternate channel control data structure
</li>
<li class="content">
[16]<b style="margin: 20px;">CH16</b> (def=0x0)    //    Set primary / alternate channel control data structure
</li>
<li class="content">
[17]<b style="margin: 20px;">CH17</b> (def=0x0)    //    Set primary / alternate channel control data structure
</li>
<li class="content">
[18]<b style="margin: 20px;">CH18</b> (def=0x0)    //    Set primary / alternate channel control data structure
</li>
<li class="content">
[19]<b style="margin: 20px;">CH19</b> (def=0x0)    //    Set primary / alternate channel control data structure
</li>
<li class="content">
[20]<b style="margin: 20px;">CH20</b> (def=0x0)    //    Set primary / alternate channel control data structure
</li>
<li class="content">
[21]<b style="margin: 20px;">CH21</b> (def=0x0)    //    Set primary / alternate channel control data structure
</li>
<li class="content">
[22]<b style="margin: 20px;">CH22</b> (def=0x0)    //    Set primary / alternate channel control data structure
</li>
<li class="content">
[23]<b style="margin: 20px;">CH23</b> (def=0x0)    //    Set primary / alternate channel control data structure
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x3000C034<b style="margin: 20px;">PRIALTCLR</b>//   Channel primary-alternate clear</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">CH0</b> (def=0x0)    //    Clear primary / alternate channel control data structure
</li>
<li class="content">
[1]<b style="margin: 20px;">CH1</b> (def=0x0)    //    Clear primary / alternate channel control data structure
</li>
<li class="content">
[2]<b style="margin: 20px;">CH2</b> (def=0x0)    //    Clear primary / alternate channel control data structure
</li>
<li class="content">
[3]<b style="margin: 20px;">CH3</b> (def=0x0)    //    Clear primary / alternate channel control data structure
</li>
<li class="content">
[4]<b style="margin: 20px;">CH4</b> (def=0x0)    //    Clear primary / alternate channel control data structure
</li>
<li class="content">
[5]<b style="margin: 20px;">CH5</b> (def=0x0)    //    Clear primary / alternate channel control data structure
</li>
<li class="content">
[6]<b style="margin: 20px;">CH6</b> (def=0x0)    //    Clear primary / alternate channel control data structure
</li>
<li class="content">
[7]<b style="margin: 20px;">CH7</b> (def=0x0)    //    Clear primary / alternate channel control data structure
</li>
<li class="content">
[8]<b style="margin: 20px;">CH8</b> (def=0x0)    //    Clear primary / alternate channel control data structure
</li>
<li class="content">
[9]<b style="margin: 20px;">CH9</b> (def=0x0)    //    Clear primary / alternate channel control data structure
</li>
<li class="content">
[10]<b style="margin: 20px;">CH10</b> (def=0x0)    //    Clear primary / alternate channel control data structure
</li>
<li class="content">
[11]<b style="margin: 20px;">CH11</b> (def=0x0)    //    Clear primary / alternate channel control data structure
</li>
<li class="content">
[12]<b style="margin: 20px;">CH12</b> (def=0x0)    //    Clear primary / alternate channel control data structure
</li>
<li class="content">
[13]<b style="margin: 20px;">CH13</b> (def=0x0)    //    Clear primary / alternate channel control data structure
</li>
<li class="content">
[14]<b style="margin: 20px;">CH14</b> (def=0x0)    //    Clear primary / alternate channel control data structure
</li>
<li class="content">
[15]<b style="margin: 20px;">CH15</b> (def=0x0)    //    Clear primary / alternate channel control data structure
</li>
<li class="content">
[16]<b style="margin: 20px;">CH16</b> (def=0x0)    //    Clear primary / alternate channel control data structure
</li>
<li class="content">
[17]<b style="margin: 20px;">CH17</b> (def=0x0)    //    Clear primary / alternate channel control data structure
</li>
<li class="content">
[18]<b style="margin: 20px;">CH18</b> (def=0x0)    //    Clear primary / alternate channel control data structure
</li>
<li class="content">
[19]<b style="margin: 20px;">CH19</b> (def=0x0)    //    Clear primary / alternate channel control data structure
</li>
<li class="content">
[20]<b style="margin: 20px;">CH20</b> (def=0x0)    //    Clear primary / alternate channel control data structure
</li>
<li class="content">
[21]<b style="margin: 20px;">CH21</b> (def=0x0)    //    Clear primary / alternate channel control data structure
</li>
<li class="content">
[22]<b style="margin: 20px;">CH22</b> (def=0x0)    //    Clear primary / alternate channel control data structure
</li>
<li class="content">
[23]<b style="margin: 20px;">CH23</b> (def=0x0)    //    Clear primary / alternate channel control data structure
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x3000C038<b style="margin: 20px;">PRIORITYSET</b>//   Channel priority set</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">CH0</b> (def=0x0)    //    Set the priority of channel
</li>
<li class="content">
[1]<b style="margin: 20px;">CH1</b> (def=0x0)    //    Set the priority of channel
</li>
<li class="content">
[2]<b style="margin: 20px;">CH2</b> (def=0x0)    //    Set the priority of channel
</li>
<li class="content">
[3]<b style="margin: 20px;">CH3</b> (def=0x0)    //    Set the priority of channel
</li>
<li class="content">
[4]<b style="margin: 20px;">CH4</b> (def=0x0)    //    Set the priority of channel
</li>
<li class="content">
[5]<b style="margin: 20px;">CH5</b> (def=0x0)    //    Set the priority of channel
</li>
<li class="content">
[6]<b style="margin: 20px;">CH6</b> (def=0x0)    //    Set the priority of channel
</li>
<li class="content">
[7]<b style="margin: 20px;">CH7</b> (def=0x0)    //    Set the priority of channel
</li>
<li class="content">
[8]<b style="margin: 20px;">CH8</b> (def=0x0)    //    Set the priority of channel
</li>
<li class="content">
[9]<b style="margin: 20px;">CH9</b> (def=0x0)    //    Set the priority of channel
</li>
<li class="content">
[10]<b style="margin: 20px;">CH10</b> (def=0x0)    //    Set the priority of channel
</li>
<li class="content">
[11]<b style="margin: 20px;">CH11</b> (def=0x0)    //    Set the priority of channel
</li>
<li class="content">
[12]<b style="margin: 20px;">CH12</b> (def=0x0)    //    Set the priority of channel
</li>
<li class="content">
[13]<b style="margin: 20px;">CH13</b> (def=0x0)    //    Set the priority of channel
</li>
<li class="content">
[14]<b style="margin: 20px;">CH14</b> (def=0x0)    //    Set the priority of channel
</li>
<li class="content">
[15]<b style="margin: 20px;">CH15</b> (def=0x0)    //    Set the priority of channel
</li>
<li class="content">
[16]<b style="margin: 20px;">CH16</b> (def=0x0)    //    Set the priority of channel
</li>
<li class="content">
[17]<b style="margin: 20px;">CH17</b> (def=0x0)    //    Set the priority of channel
</li>
<li class="content">
[18]<b style="margin: 20px;">CH18</b> (def=0x0)    //    Set the priority of channel
</li>
<li class="content">
[19]<b style="margin: 20px;">CH19</b> (def=0x0)    //    Set the priority of channel
</li>
<li class="content">
[20]<b style="margin: 20px;">CH20</b> (def=0x0)    //    Set the priority of channel
</li>
<li class="content">
[21]<b style="margin: 20px;">CH21</b> (def=0x0)    //    Set the priority of channel
</li>
<li class="content">
[22]<b style="margin: 20px;">CH22</b> (def=0x0)    //    Set the priority of channel
</li>
<li class="content">
[23]<b style="margin: 20px;">CH23</b> (def=0x0)    //    Set the priority of channel
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x3000C03C<b style="margin: 20px;">PRIORITYCLR</b>//   Channel priority clear</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">CH0</b> (def=0x0)    //    Clear the priority
</li>
<li class="content">
[1]<b style="margin: 20px;">CH1</b> (def=0x0)    //    Clear the priority
</li>
<li class="content">
[2]<b style="margin: 20px;">CH2</b> (def=0x0)    //    Clear the priority
</li>
<li class="content">
[3]<b style="margin: 20px;">CH3</b> (def=0x0)    //    Clear the priority
</li>
<li class="content">
[4]<b style="margin: 20px;">CH4</b> (def=0x0)    //    Clear the priority
</li>
<li class="content">
[5]<b style="margin: 20px;">CH5</b> (def=0x0)    //    Clear the priority
</li>
<li class="content">
[6]<b style="margin: 20px;">CH6</b> (def=0x0)    //    Clear the priority
</li>
<li class="content">
[7]<b style="margin: 20px;">CH7</b> (def=0x0)    //    Clear the priority
</li>
<li class="content">
[8]<b style="margin: 20px;">CH8</b> (def=0x0)    //    Clear the priority
</li>
<li class="content">
[9]<b style="margin: 20px;">CH9</b> (def=0x0)    //    Clear the priority
</li>
<li class="content">
[10]<b style="margin: 20px;">CH10</b> (def=0x0)    //    Clear the priority
</li>
<li class="content">
[11]<b style="margin: 20px;">CH11</b> (def=0x0)    //    Clear the priority
</li>
<li class="content">
[12]<b style="margin: 20px;">CH12</b> (def=0x0)    //    Clear the priority
</li>
<li class="content">
[13]<b style="margin: 20px;">CH13</b> (def=0x0)    //    Clear the priority
</li>
<li class="content">
[14]<b style="margin: 20px;">CH14</b> (def=0x0)    //    Clear the priority
</li>
<li class="content">
[15]<b style="margin: 20px;">CH15</b> (def=0x0)    //    Clear the priority
</li>
<li class="content">
[16]<b style="margin: 20px;">CH16</b> (def=0x0)    //    Clear the priority
</li>
<li class="content">
[17]<b style="margin: 20px;">CH17</b> (def=0x0)    //    Clear the priority
</li>
<li class="content">
[18]<b style="margin: 20px;">CH18</b> (def=0x0)    //    Clear the priority
</li>
<li class="content">
[19]<b style="margin: 20px;">CH19</b> (def=0x0)    //    Clear the priority
</li>
<li class="content">
[20]<b style="margin: 20px;">CH20</b> (def=0x0)    //    Clear the priority
</li>
<li class="content">
[21]<b style="margin: 20px;">CH21</b> (def=0x0)    //    Clear the priority
</li>
<li class="content">
[22]<b style="margin: 20px;">CH22</b> (def=0x0)    //    Clear the priority
</li>
<li class="content">
[23]<b style="margin: 20px;">CH23</b> (def=0x0)    //    Clear the priority
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x3000C040<b style="margin: 20px;">CIRCULARSET</b>//   Channel circular set</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">CH0</b> (def=0x0)    //    Set the channel circular mode
</li>
<li class="content">
[1]<b style="margin: 20px;">CH1</b> (def=0x0)    //    Set the channel circular mode
</li>
<li class="content">
[2]<b style="margin: 20px;">CH2</b> (def=0x0)    //    Set the channel circular mode
</li>
<li class="content">
[3]<b style="margin: 20px;">CH3</b> (def=0x0)    //    Set the channel circular mode
</li>
<li class="content">
[4]<b style="margin: 20px;">CH4</b> (def=0x0)    //    Set the channel circular mode
</li>
<li class="content">
[5]<b style="margin: 20px;">CH5</b> (def=0x0)    //    Set the channel circular mode
</li>
<li class="content">
[6]<b style="margin: 20px;">CH6</b> (def=0x0)    //    Set the channel circular mode
</li>
<li class="content">
[7]<b style="margin: 20px;">CH7</b> (def=0x0)    //    Set the channel circular mode
</li>
<li class="content">
[8]<b style="margin: 20px;">CH8</b> (def=0x0)    //    Set the channel circular mode
</li>
<li class="content">
[9]<b style="margin: 20px;">CH9</b> (def=0x0)    //    Set the channel circular mode
</li>
<li class="content">
[10]<b style="margin: 20px;">CH10</b> (def=0x0)    //    Set the channel circular mode
</li>
<li class="content">
[11]<b style="margin: 20px;">CH11</b> (def=0x0)    //    Set the channel circular mode
</li>
<li class="content">
[12]<b style="margin: 20px;">CH12</b> (def=0x0)    //    Set the channel circular mode
</li>
<li class="content">
[13]<b style="margin: 20px;">CH13</b> (def=0x0)    //    Set the channel circular mode
</li>
<li class="content">
[14]<b style="margin: 20px;">CH14</b> (def=0x0)    //    Set the channel circular mode
</li>
<li class="content">
[15]<b style="margin: 20px;">CH15</b> (def=0x0)    //    Set the channel circular mode
</li>
<li class="content">
[16]<b style="margin: 20px;">CH16</b> (def=0x0)    //    Set the channel circular mode
</li>
<li class="content">
[17]<b style="margin: 20px;">CH17</b> (def=0x0)    //    Set the channel circular mode
</li>
<li class="content">
[18]<b style="margin: 20px;">CH18</b> (def=0x0)    //    Set the channel circular mode
</li>
<li class="content">
[19]<b style="margin: 20px;">CH19</b> (def=0x0)    //    Set the channel circular mode
</li>
<li class="content">
[20]<b style="margin: 20px;">CH20</b> (def=0x0)    //    Set the channel circular mode
</li>
<li class="content">
[21]<b style="margin: 20px;">CH21</b> (def=0x0)    //    Set the channel circular mode
</li>
<li class="content">
[22]<b style="margin: 20px;">CH22</b> (def=0x0)    //    Set the channel circular mode
</li>
<li class="content">
[23]<b style="margin: 20px;">CH23</b> (def=0x0)    //    Set the channel circular mode
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x3000C044<b style="margin: 20px;">CIRCULARCLR</b>//   Channel circular clear</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">CH0</b> (def=0x0)    //    Clear the channel circular mode
</li>
<li class="content">
[1]<b style="margin: 20px;">CH1</b> (def=0x0)    //    Clear the channel circular mode
</li>
<li class="content">
[2]<b style="margin: 20px;">CH2</b> (def=0x0)    //    Clear the channel circular mode
</li>
<li class="content">
[3]<b style="margin: 20px;">CH3</b> (def=0x0)    //    Clear the channel circular mode
</li>
<li class="content">
[4]<b style="margin: 20px;">CH4</b> (def=0x0)    //    Clear the channel circular mode
</li>
<li class="content">
[5]<b style="margin: 20px;">CH5</b> (def=0x0)    //    Clear the channel circular mode
</li>
<li class="content">
[6]<b style="margin: 20px;">CH6</b> (def=0x0)    //    Clear the channel circular mode
</li>
<li class="content">
[7]<b style="margin: 20px;">CH7</b> (def=0x0)    //    Clear the channel circular mode
</li>
<li class="content">
[8]<b style="margin: 20px;">CH8</b> (def=0x0)    //    Clear the channel circular mode
</li>
<li class="content">
[9]<b style="margin: 20px;">CH9</b> (def=0x0)    //    Clear the channel circular mode
</li>
<li class="content">
[10]<b style="margin: 20px;">CH10</b> (def=0x0)    //    Clear the channel circular mode
</li>
<li class="content">
[11]<b style="margin: 20px;">CH11</b> (def=0x0)    //    Clear the channel circular mode
</li>
<li class="content">
[12]<b style="margin: 20px;">CH12</b> (def=0x0)    //    Clear the channel circular mode
</li>
<li class="content">
[13]<b style="margin: 20px;">CH13</b> (def=0x0)    //    Clear the channel circular mode
</li>
<li class="content">
[14]<b style="margin: 20px;">CH14</b> (def=0x0)    //    Clear the channel circular mode
</li>
<li class="content">
[15]<b style="margin: 20px;">CH15</b> (def=0x0)    //    Clear the channel circular mode
</li>
<li class="content">
[16]<b style="margin: 20px;">CH16</b> (def=0x0)    //    Clear the channel circular mode
</li>
<li class="content">
[17]<b style="margin: 20px;">CH17</b> (def=0x0)    //    Clear the channel circular mode
</li>
<li class="content">
[18]<b style="margin: 20px;">CH18</b> (def=0x0)    //    Clear the channel circular mode
</li>
<li class="content">
[19]<b style="margin: 20px;">CH19</b> (def=0x0)    //    Clear the channel circular mode
</li>
<li class="content">
[20]<b style="margin: 20px;">CH20</b> (def=0x0)    //    Clear the channel circular mode
</li>
<li class="content">
[21]<b style="margin: 20px;">CH21</b> (def=0x0)    //    Clear the channel circular mode
</li>
<li class="content">
[22]<b style="margin: 20px;">CH22</b> (def=0x0)    //    Clear the channel circular mode
</li>
<li class="content">
[23]<b style="margin: 20px;">CH23</b> (def=0x0)    //    Clear the channel circular mode
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x3000C04C<b style="margin: 20px;">ERRCLR</b>//   Bus error register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">VAL</b> (def=0x0)    //    Indicate Error on bus AHB-Lite
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x3000C050<b style="margin: 20px;">IRQSTAT</b>//   IRQ Status register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">CH0</b> (def=0x0)    //    
</li>
<li class="content">
[1]<b style="margin: 20px;">CH1</b> (def=0x0)    //    
</li>
<li class="content">
[2]<b style="margin: 20px;">CH2</b> (def=0x0)    //    
</li>
<li class="content">
[3]<b style="margin: 20px;">CH3</b> (def=0x0)    //    
</li>
<li class="content">
[4]<b style="margin: 20px;">CH4</b> (def=0x0)    //    
</li>
<li class="content">
[5]<b style="margin: 20px;">CH5</b> (def=0x0)    //    
</li>
<li class="content">
[6]<b style="margin: 20px;">CH6</b> (def=0x0)    //    
</li>
<li class="content">
[7]<b style="margin: 20px;">CH7</b> (def=0x0)    //    
</li>
<li class="content">
[8]<b style="margin: 20px;">CH8</b> (def=0x0)    //    
</li>
<li class="content">
[9]<b style="margin: 20px;">CH9</b> (def=0x0)    //    
</li>
<li class="content">
[10]<b style="margin: 20px;">CH10</b> (def=0x0)    //    
</li>
<li class="content">
[11]<b style="margin: 20px;">CH11</b> (def=0x0)    //    
</li>
<li class="content">
[12]<b style="margin: 20px;">CH12</b> (def=0x0)    //    
</li>
<li class="content">
[13]<b style="margin: 20px;">CH13</b> (def=0x0)    //    
</li>
<li class="content">
[14]<b style="margin: 20px;">CH14</b> (def=0x0)    //    
</li>
<li class="content">
[15]<b style="margin: 20px;">CH15</b> (def=0x0)    //    
</li>
<li class="content">
[16]<b style="margin: 20px;">CH16</b> (def=0x0)    //    
</li>
<li class="content">
[17]<b style="margin: 20px;">CH17</b> (def=0x0)    //    
</li>
<li class="content">
[18]<b style="margin: 20px;">CH18</b> (def=0x0)    //    
</li>
<li class="content">
[19]<b style="margin: 20px;">CH19</b> (def=0x0)    //    
</li>
<li class="content">
[20]<b style="margin: 20px;">CH20</b> (def=0x0)    //    
</li>
<li class="content">
[21]<b style="margin: 20px;">CH21</b> (def=0x0)    //    
</li>
<li class="content">
[22]<b style="margin: 20px;">CH22</b> (def=0x0)    //    
</li>
<li class="content">
[23]<b style="margin: 20px;">CH23</b> (def=0x0)    //    
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x3000C054<b style="margin: 20px;">IRQSTATCLR</b>//   IRQ Clear Status register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">CH0</b> (def=0x0)    //    
</li>
<li class="content">
[1]<b style="margin: 20px;">CH1</b> (def=0x0)    //    
</li>
<li class="content">
[2]<b style="margin: 20px;">CH2</b> (def=0x0)    //    
</li>
<li class="content">
[3]<b style="margin: 20px;">CH3</b> (def=0x0)    //    
</li>
<li class="content">
[4]<b style="margin: 20px;">CH4</b> (def=0x0)    //    
</li>
<li class="content">
[5]<b style="margin: 20px;">CH5</b> (def=0x0)    //    
</li>
<li class="content">
[6]<b style="margin: 20px;">CH6</b> (def=0x0)    //    
</li>
<li class="content">
[7]<b style="margin: 20px;">CH7</b> (def=0x0)    //    
</li>
<li class="content">
[8]<b style="margin: 20px;">CH8</b> (def=0x0)    //    
</li>
<li class="content">
[9]<b style="margin: 20px;">CH9</b> (def=0x0)    //    
</li>
<li class="content">
[10]<b style="margin: 20px;">CH10</b> (def=0x0)    //    
</li>
<li class="content">
[11]<b style="margin: 20px;">CH11</b> (def=0x0)    //    
</li>
<li class="content">
[12]<b style="margin: 20px;">CH12</b> (def=0x0)    //    
</li>
<li class="content">
[13]<b style="margin: 20px;">CH13</b> (def=0x0)    //    
</li>
<li class="content">
[14]<b style="margin: 20px;">CH14</b> (def=0x0)    //    
</li>
<li class="content">
[15]<b style="margin: 20px;">CH15</b> (def=0x0)    //    
</li>
<li class="content">
[16]<b style="margin: 20px;">CH16</b> (def=0x0)    //    
</li>
<li class="content">
[17]<b style="margin: 20px;">CH17</b> (def=0x0)    //    
</li>
<li class="content">
[18]<b style="margin: 20px;">CH18</b> (def=0x0)    //    
</li>
<li class="content">
[19]<b style="margin: 20px;">CH19</b> (def=0x0)    //    
</li>
<li class="content">
[20]<b style="margin: 20px;">CH20</b> (def=0x0)    //    
</li>
<li class="content">
[21]<b style="margin: 20px;">CH21</b> (def=0x0)    //    
</li>
<li class="content">
[22]<b style="margin: 20px;">CH22</b> (def=0x0)    //    
</li>
<li class="content">
[23]<b style="margin: 20px;">CH23</b> (def=0x0)    //    
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[13]  <b>DMA0</b>    //    DMA channel 0,1,2 interrupt</li>
<li>[14]  <b>DMA1</b>    //    DMA channel 3,4,5 interrupt</li>
<li>[15]  <b>DMA2</b>    //    DMA channel 6,7,8 interrupt</li>
<li>[16]  <b>DMA3</b>    //    DMA channel 9,10,11 interrupt</li>
<li>[17]  <b>DMA4</b>    //    DMA channel 12,13,14 interrupt</li>
<li>[18]  <b>DMA5</b>    //    DMA channel 15,16,17 interrupt</li>
<li>[19]  <b>DMA6</b>    //    DMA channel 18,19,20 interrupt</li>
<li>[20]  <b>DMA7</b>    //    DMA channel 21,22,23 interrupt</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x3000D000<b style="margin: 20px;">FLASH</b>// Mainflash control registers</summary>
<ul>
<li class="content"><details><summary>0x3000D000<b style="margin: 20px;">ADDR</b>//   Address Register</summary>
<ul>
<li class="content">
[0:18]<b style="margin: 20px;">VAL</b> (def=0x0)    //    Address value for flash operations
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x3000D044<b style="margin: 20px;">CMD</b>//   Command Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">RD</b> (def=0x0)    //    Read enable command
</li>
<li class="content">
[1]<b style="margin: 20px;">WR</b> (def=0x0)    //    Write enable command
</li>
<li class="content">
[2]<b style="margin: 20px;">ERSEC</b> (def=0x0)    //    Erase sector enable command
</li>
<li class="content">
[3]<b style="margin: 20px;">ALLSEC</b> (def=0x0)    //    Enable Erase all flash memory
</li>
<li class="content">
[8]<b style="margin: 20px;">NVRON</b> (def=0x0)    //    INFO access bit
</li>
<li class="content">
[16:31]<b style="margin: 20px;">KEY</b> (def=0x0)    //    Magic Key for flash access "C0DE"
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x3000D048<b style="margin: 20px;">STAT</b>//   Status Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">BUSY</b> (def=0x0)    //    Busy status bit when command is processing
</li>
<li class="content">
[1]<b style="margin: 20px;">IRQF</b> (def=0x0)    //    IRQ Flag set when command done. Set by hardware only if IRQEN bit is set.
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x3000D04C<b style="margin: 20px;">CTRL</b>//   Control Register</summary>
<ul>
<li class="content">
[1]<b style="margin: 20px;">CEN</b> (def=0x0)    //    Cache enable bit
</li>
<li class="content">
[8]<b style="margin: 20px;">CFLUSH</b> (def=0x0)    //    Cache bit
</li>
<li class="content">
[16:19]<b style="margin: 20px;">LAT</b> (def=0x0)    //    Flash latency
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x3000D0C8<b style="margin: 20px;">LP</b>//   LP mode Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">LPEN</b> (def=0x0)    //    LowPower mode enable
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x20050000<b style="margin: 20px;">SPI0</b>// SPI control registers</summary>
<ul>
<li class="content"><details><summary>0x20050000<b style="margin: 20px;">CR0</b>//   Control register 0</summary>
<ul>
<li class="content">
[0:3]<b style="margin: 20px;">DSS</b> (def=0x0)    //    
</li>
<li class="content">
[4:5]<b style="margin: 20px;">FRF</b> (def=0x0)    //    
</li>
<li class="content">
[6]<b style="margin: 20px;">SPO</b> (def=0x0)    //    Polarity SSPCLKOUT
</li>
<li class="content">
[7]<b style="margin: 20px;">SPH</b> (def=0x0)    //    Phase SSPCLKOUT
</li>
<li class="content">
[8:15]<b style="margin: 20px;">SCR</b> (def=0x0)    //    
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x20050004<b style="margin: 20px;">CR1</b>//   Control register 1</summary>
<ul>
<li class="content">
[1]<b style="margin: 20px;">SSE</b> (def=0x0)    //    Enable transceiver
</li>
<li class="content">
[2]<b style="margin: 20px;">MS</b> (def=0x0)    //    Select mode
</li>
<li class="content">
[3]<b style="margin: 20px;">SOD</b> (def=0x0)    //    Disable bit data
</li>
<li class="content">
[8:11]<b style="margin: 20px;">RXIFLSEL</b> (def=0x0)    //    
</li>
<li class="content">
[12:15]<b style="margin: 20px;">TXIFLSEL</b> (def=0x0)    //    
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x20050008<b style="margin: 20px;">DR</b>//   Data register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">DATA</b> (def=0x0)    //    
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x2005000C<b style="margin: 20px;">SR</b>//   State register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">TFE</b> (def=0x0)    //    FIFO buffer empty flag transmitter
</li>
<li class="content">
[1]<b style="margin: 20px;">TNF</b> (def=0x0)    //    Indicator the transmitter FIFO buffer is not full
</li>
<li class="content">
[2]<b style="margin: 20px;">RNE</b> (def=0x0)    //    Indicate not empty receive buffer
</li>
<li class="content">
[3]<b style="margin: 20px;">RFF</b> (def=0x0)    //    Indicate full receive buffer
</li>
<li class="content">
[4]<b style="margin: 20px;">BSY</b> (def=0x0)    //    Activity flag
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x20050010<b style="margin: 20px;">CPSR</b>//   Clock division factor register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">CPSDVSR</b> (def=0x0)    //    
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x20050014<b style="margin: 20px;">IMSC</b>//   Mask interrupt register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">RORIM</b> (def=0x0)    //    Interrupt mask bit SSPRORINTR buffer overflow receiver
</li>
<li class="content">
[1]<b style="margin: 20px;">RTIM</b> (def=0x0)    //    Interrupt mask bit SSPRTINTR timeout receiver
</li>
<li class="content">
[2]<b style="margin: 20px;">RXIM</b> (def=0x0)    //    SSPRXINTR interrupt mask bit to fill 50% or less of the receiver FIFO buffer
</li>
<li class="content">
[3]<b style="margin: 20px;">TXIM</b> (def=0x0)    //    SSPTXINTR interrupt mask bit to fill 50% or less of the FIFO buffer of the transmitter
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x20050018<b style="margin: 20px;">RIS</b>//   Status register interrupt without mask</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">RORRIS</b> (def=0x0)    //    Interrupt status before masking SSPRORINTR
</li>
<li class="content">
[1]<b style="margin: 20px;">RTRIS</b> (def=0x0)    //    Interrupt status before masking SSPRTINTR
</li>
<li class="content">
[2]<b style="margin: 20px;">RXRIS</b> (def=0x0)    //    Interrupt status before masking SSPRXINTR
</li>
<li class="content">
[3]<b style="margin: 20px;">TXRIS</b> (def=0x0)    //    Interrupt status before masking SSPTXINTR
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x2005001C<b style="margin: 20px;">MIS</b>//   Status register interrupt masking account</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">RORMIS</b> (def=0x0)    //    Masked interrupt status SSPRORINTR
</li>
<li class="content">
[1]<b style="margin: 20px;">RTMIS</b> (def=0x0)    //    Masked interrupt status SSPRTINTR
</li>
<li class="content">
[2]<b style="margin: 20px;">RXMIS</b> (def=0x0)    //    Masked interrupt status SSPRXINTR
</li>
<li class="content">
[3]<b style="margin: 20px;">TXMIS</b> (def=0x0)    //    Masked interrupt status SSPTXINTR
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x20050020<b style="margin: 20px;">ICR</b>//   Register reset interrupt</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">RORIC</b> (def=0x0)    //    Reset interrupt SSPRORINTR
</li>
<li class="content">
[1]<b style="margin: 20px;">RTIC</b> (def=0x0)    //    Reset interrupt SSPRTINTR
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x20050024<b style="margin: 20px;">DMACR</b>//   Control register DMA</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">RXDMAE</b> (def=0x0)    //    DMA enable bit at reception
</li>
<li class="content">
[1]<b style="margin: 20px;">TXDMAE</b> (def=0x0)    //    DMA enable bit transmission
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[11]  <b>SPI0</b>    //    SPI0 interrupt</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x20060000<b style="margin: 20px;">SPI1</b>// </summary>
<ul>
<li class="content"><details><summary>0x20060000<b style="margin: 20px;">CR0</b>//   Control register 0</summary>
<ul>
<li class="content">
[0:3]<b style="margin: 20px;">DSS</b> (def=0x0)    //    
</li>
<li class="content">
[4:5]<b style="margin: 20px;">FRF</b> (def=0x0)    //    
</li>
<li class="content">
[6]<b style="margin: 20px;">SPO</b> (def=0x0)    //    Polarity SSPCLKOUT
</li>
<li class="content">
[7]<b style="margin: 20px;">SPH</b> (def=0x0)    //    Phase SSPCLKOUT
</li>
<li class="content">
[8:15]<b style="margin: 20px;">SCR</b> (def=0x0)    //    
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x20060004<b style="margin: 20px;">CR1</b>//   Control register 1</summary>
<ul>
<li class="content">
[1]<b style="margin: 20px;">SSE</b> (def=0x0)    //    Enable transceiver
</li>
<li class="content">
[2]<b style="margin: 20px;">MS</b> (def=0x0)    //    Select mode
</li>
<li class="content">
[3]<b style="margin: 20px;">SOD</b> (def=0x0)    //    Disable bit data
</li>
<li class="content">
[8:11]<b style="margin: 20px;">RXIFLSEL</b> (def=0x0)    //    
</li>
<li class="content">
[12:15]<b style="margin: 20px;">TXIFLSEL</b> (def=0x0)    //    
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x20060008<b style="margin: 20px;">DR</b>//   Data register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">DATA</b> (def=0x0)    //    
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x2006000C<b style="margin: 20px;">SR</b>//   State register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">TFE</b> (def=0x0)    //    FIFO buffer empty flag transmitter
</li>
<li class="content">
[1]<b style="margin: 20px;">TNF</b> (def=0x0)    //    Indicator the transmitter FIFO buffer is not full
</li>
<li class="content">
[2]<b style="margin: 20px;">RNE</b> (def=0x0)    //    Indicate not empty receive buffer
</li>
<li class="content">
[3]<b style="margin: 20px;">RFF</b> (def=0x0)    //    Indicate full receive buffer
</li>
<li class="content">
[4]<b style="margin: 20px;">BSY</b> (def=0x0)    //    Activity flag
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x20060010<b style="margin: 20px;">CPSR</b>//   Clock division factor register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">CPSDVSR</b> (def=0x0)    //    
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x20060014<b style="margin: 20px;">IMSC</b>//   Mask interrupt register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">RORIM</b> (def=0x0)    //    Interrupt mask bit SSPRORINTR buffer overflow receiver
</li>
<li class="content">
[1]<b style="margin: 20px;">RTIM</b> (def=0x0)    //    Interrupt mask bit SSPRTINTR timeout receiver
</li>
<li class="content">
[2]<b style="margin: 20px;">RXIM</b> (def=0x0)    //    SSPRXINTR interrupt mask bit to fill 50% or less of the receiver FIFO buffer
</li>
<li class="content">
[3]<b style="margin: 20px;">TXIM</b> (def=0x0)    //    SSPTXINTR interrupt mask bit to fill 50% or less of the FIFO buffer of the transmitter
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x20060018<b style="margin: 20px;">RIS</b>//   Status register interrupt without mask</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">RORRIS</b> (def=0x0)    //    Interrupt status before masking SSPRORINTR
</li>
<li class="content">
[1]<b style="margin: 20px;">RTRIS</b> (def=0x0)    //    Interrupt status before masking SSPRTINTR
</li>
<li class="content">
[2]<b style="margin: 20px;">RXRIS</b> (def=0x0)    //    Interrupt status before masking SSPRXINTR
</li>
<li class="content">
[3]<b style="margin: 20px;">TXRIS</b> (def=0x0)    //    Interrupt status before masking SSPTXINTR
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x2006001C<b style="margin: 20px;">MIS</b>//   Status register interrupt masking account</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">RORMIS</b> (def=0x0)    //    Masked interrupt status SSPRORINTR
</li>
<li class="content">
[1]<b style="margin: 20px;">RTMIS</b> (def=0x0)    //    Masked interrupt status SSPRTINTR
</li>
<li class="content">
[2]<b style="margin: 20px;">RXMIS</b> (def=0x0)    //    Masked interrupt status SSPRXINTR
</li>
<li class="content">
[3]<b style="margin: 20px;">TXMIS</b> (def=0x0)    //    Masked interrupt status SSPTXINTR
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x20060020<b style="margin: 20px;">ICR</b>//   Register reset interrupt</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">RORIC</b> (def=0x0)    //    Reset interrupt SSPRORINTR
</li>
<li class="content">
[1]<b style="margin: 20px;">RTIC</b> (def=0x0)    //    Reset interrupt SSPRTINTR
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x20060024<b style="margin: 20px;">DMACR</b>//   Control register DMA</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">RXDMAE</b> (def=0x0)    //    DMA enable bit at reception
</li>
<li class="content">
[1]<b style="margin: 20px;">TXDMAE</b> (def=0x0)    //    DMA enable bit transmission
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[12]  <b>SPI1</b>    //    SPI1 interrupt</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x20040000<b style="margin: 20px;">QSPI</b>// QSPI control registers</summary>
<ul>
<li class="content"><details><summary>0x20040000<b style="margin: 20px;">HCR</b>//   Host Control Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">DEN</b> (def=0x0)    //    Device enable
</li>
<li class="content">
[1]<b style="margin: 20px;">DRS</b> (def=0x0)    //    Device reset ( SW reset )
</li>
<li class="content">
[2]<b style="margin: 20px;">TXFCLR</b> (def=0x0)    //    Tx FIFO clear
</li>
<li class="content">
[3]<b style="margin: 20px;">RXFCLR</b> (def=0x0)    //    Rx FIFO clear
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x20040004<b style="margin: 20px;">DCR</b>//   Device Config Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">CPHA</b> (def=0x0)    //    Serial clock phase
</li>
<li class="content">
[1]<b style="margin: 20px;">CPOL</b> (def=0x0)    //    Serial clock polarity
</li>
<li class="content">
[8:15]<b style="margin: 20px;">CDIV</b> (def=0x0)    //    Serial clock DIV value
</li>
<li class="content">
[16:18]<b style="margin: 20px;">FMOD</b> (def=0x0)    //    Functional mode ( [00] - Std.SPI ; [01] - Reserved ; [10] - QSPI Memory Interface ; [11] - Test Loo
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x20040008<b style="margin: 20px;">DSR</b>//   Device status register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">BUSY</b> (def=0x0)    //    Flag BUSY 
</li>
<li class="content">
[1]<b style="margin: 20px;">TIP</b> (def=0x0)    //    Transfer In Progress
</li>
<li class="content">
[2]<b style="margin: 20px;">TST</b> (def=0x0)    //    Transfer Stall 
</li>
<li class="content">
[4]<b style="margin: 20px;">TFE</b> (def=0x0)    //    Tx FIFO Empty
</li>
<li class="content">
[5]<b style="margin: 20px;">TFF</b> (def=0x0)    //    Tx FIFO Full
</li>
<li class="content">
[6]<b style="margin: 20px;">RFE</b> (def=0x0)    //    Rx FIFO Empty
</li>
<li class="content">
[7]<b style="margin: 20px;">RFF</b> (def=0x0)    //    Rx FIFO Full
</li>
<li class="content">
[8:12]<b style="margin: 20px;">TXFCNT</b> (def=0x0)    //    Curent Tx FIFO Element Count
</li>
<li class="content">
[16:20]<b style="margin: 20px;">RXFCNT</b> (def=0x0)    //    Curent Rx FIFO Element Count
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x2004000C<b style="margin: 20px;">TCR</b>//   Transfer Config register</summary>
<ul>
<li class="content">
[0:5]<b style="margin: 20px;">LEN</b> (def=0x0)    //    Size of data
</li>
<li class="content">
[6]<b style="margin: 20px;">LSBF</b> (def=0x0)    //    LSB First ( 0 - MSB First; 1 - LSB First )
</li>
<li class="content">
[7]<b style="margin: 20px;">DDR</b> (def=0x0)    //    Double Data Rate ( 0 - SDR ; 1 - DDR )
</li>
<li class="content">
[8]<b style="margin: 20px;">TXE</b> (def=0x0)    //    Serial Transmitter Enable
</li>
<li class="content">
[9]<b style="margin: 20px;">RXE</b> (def=0x0)    //    Serial Receiver Enable
</li>
<li class="content">
[10:11]<b style="margin: 20px;">IOM</b> (def=0x0)    //    IO Mode ( SIO/DIO/QIO ) Single/Double/Quad lines for serial IO
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x20040010<b style="margin: 20px;">TDR</b>//   Transfer Data register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">VAL</b> (def=0x0)    //    
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x20040014<b style="margin: 20px;">TDS</b>//   Transfer Data size register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">VAL</b> (def=0x0)    //    
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x20040018<b style="margin: 20px;">QCC</b>//   QSPI Communication Config register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">INST</b> (def=0x0)    //    Instruction to be sent to the external SPI defice
</li>
<li class="content">
[8:9]<b style="margin: 20px;">IMOD</b> (def=0x0)    //    Instruction mode
</li>
<li class="content">
[10:11]<b style="margin: 20px;">ADMOD</b> (def=0x0)    //    Address mode
</li>
<li class="content">
[12:13]<b style="margin: 20px;">ADSIZ</b> (def=0x0)    //    Address size
</li>
<li class="content">
[14:15]<b style="margin: 20px;">ABMOD</b> (def=0x0)    //    Alternate bytes mode
</li>
<li class="content">
[16:17]<b style="margin: 20px;">ABSIZ</b> (def=0x0)    //    Alternate bytes size
</li>
<li class="content">
[18:22]<b style="margin: 20px;">DCYCS</b> (def=0x0)    //    Number of dummy cycles ( This field defines of the dummy phase. ) It specifies a number of CLK cycl
</li>
<li class="content">
[24:25]<b style="margin: 20px;">DMOD</b> (def=0x0)    //    Data mode
</li>
<li class="content">
[26:27]<b style="margin: 20px;">DIOD</b> (def=0x0)    //    QSPI Data IO Direction
</li>
<li class="content">
[31]<b style="margin: 20px;">DDRM</b> (def=0x0)    //    QSPI Double Data Rate Mode: ( 0 - SDR; 1 - DDR ) This bit sets the DDR mode for address, alt byte
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x2004001C<b style="margin: 20px;">QAD</b>//   QSPI Address Register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">VAL</b> (def=0x0)    //    
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x20040020<b style="margin: 20px;">QAB</b>//   QSPI Alternate Bytes Register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">VAL</b> (def=0x0)    //    
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x20040024<b style="margin: 20px;">IMR</b>//   Interrupt Mask Register</summary>
<ul>
<li class="content">
[1]<b style="margin: 20px;">TCIM</b> (def=0x0)    //    Transfer Complete Interrupt Mask
</li>
<li class="content">
[2]<b style="margin: 20px;">TSIM</b> (def=0x0)    //    Transfer Stall Interrupt Mask
</li>
<li class="content">
[4]<b style="margin: 20px;">TEIM</b> (def=0x0)    //    Tx FIFO Empty Interrupt Mask
</li>
<li class="content">
[5]<b style="margin: 20px;">TFIM</b> (def=0x0)    //    Tx FIFO Full Interrupt Mask
</li>
<li class="content">
[6]<b style="margin: 20px;">REIM</b> (def=0x0)    //    Rx FIFO Empty Interrupt Mask
</li>
<li class="content">
[7]<b style="margin: 20px;">RFIM</b> (def=0x0)    //    Rx FIFO Full Interrupt Mask
</li>
<li class="content">
[8]<b style="margin: 20px;">TWMIM</b> (def=0x0)    //    Tx FIFO Watermark Interrupt Mask
</li>
<li class="content">
[9]<b style="margin: 20px;">RWMIM</b> (def=0x0)    //    Rx FIFO Watermark Interrupt Mask
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x20040028<b style="margin: 20px;">ICR</b>//   Interrupt Clear Register</summary>
<ul>
<li class="content">
[1]<b style="margin: 20px;">TCIC</b> (def=0x0)    //    Transfer Complete Interrupt Clear
</li>
<li class="content">
[2]<b style="margin: 20px;">TSIC</b> (def=0x0)    //    Transfer Stall Interrupt Clear
</li>
<li class="content">
[4]<b style="margin: 20px;">TEIC</b> (def=0x0)    //    Tx FIFO Empty Interrupt Clear
</li>
<li class="content">
[5]<b style="margin: 20px;">TFIC</b> (def=0x0)    //    Tx FIFO Full Interrupt Clear
</li>
<li class="content">
[6]<b style="margin: 20px;">REIC</b> (def=0x0)    //    Rx FIFO Empty Interrupt Clear
</li>
<li class="content">
[7]<b style="margin: 20px;">RFIC</b> (def=0x0)    //    Rx FIFO Full Interrupt Clear
</li>
<li class="content">
[8]<b style="margin: 20px;">TWMIC</b> (def=0x0)    //    Tx FIFO Watermark Interrupt Clear
</li>
<li class="content">
[9]<b style="margin: 20px;">RWMIC</b> (def=0x0)    //    Rx FIFO Watermark Interrupt Clear
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x2004002C<b style="margin: 20px;">RIS</b>//   Raw Interrupt Status Register</summary>
<ul>
<li class="content">
[1]<b style="margin: 20px;">TCRIS</b> (def=0x0)    //    Transfer Complete raw interrupt status
</li>
<li class="content">
[2]<b style="margin: 20px;">TSRIS</b> (def=0x0)    //    Transfer Stall raw interrupt status
</li>
<li class="content">
[4]<b style="margin: 20px;">TERIS</b> (def=0x0)    //    Tx FIFO Empty raw interrupt status
</li>
<li class="content">
[5]<b style="margin: 20px;">TFRIS</b> (def=0x0)    //    Tx FIFO Full raw interrupt status
</li>
<li class="content">
[6]<b style="margin: 20px;">RERIS</b> (def=0x0)    //    Rx FIFO Empty raw interrupt status
</li>
<li class="content">
[7]<b style="margin: 20px;">RFRIS</b> (def=0x0)    //    Rx FIFO Full raw interrupt status
</li>
<li class="content">
[8]<b style="margin: 20px;">TWMRIS</b> (def=0x0)    //    Tx FIFO Watermark raw interrupt status
</li>
<li class="content">
[9]<b style="margin: 20px;">RWMRIS</b> (def=0x0)    //    Rx FIFO Watermark raw interrupt status
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x20040030<b style="margin: 20px;">FWM</b>//   Fifo's WaterMarks Register</summary>
<ul>
<li class="content">
[0:4]<b style="margin: 20px;">TLEC</b> (def=0x0)    //    Tx FIFO Low Element Count limit ( Low Watermark )
</li>
<li class="content">
[8:12]<b style="margin: 20px;">RHEC</b> (def=0x0)    //    Rx FIFO High Element Count limit ( High Watermark )
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x20040034<b style="margin: 20px;">MIS</b>//   Masked Interrupt Status Register</summary>
<ul>
<li class="content">
[1]<b style="margin: 20px;">TCMIS</b> (def=0x0)    //    Transfer Complete masked interrupt status
</li>
<li class="content">
[2]<b style="margin: 20px;">TSMIS</b> (def=0x0)    //    Transfer Stall masked interrupt status
</li>
<li class="content">
[4]<b style="margin: 20px;">TEMIS</b> (def=0x0)    //    Tx FIFO Empty masked interrupt status
</li>
<li class="content">
[5]<b style="margin: 20px;">TFMIS</b> (def=0x0)    //    Tx FIFO Full masked interrupt status
</li>
<li class="content">
[6]<b style="margin: 20px;">REMIS</b> (def=0x0)    //    Rx FIFO Empty masked interrupt status
</li>
<li class="content">
[7]<b style="margin: 20px;">RFMIS</b> (def=0x0)    //    Rx FIFO Full masked interrupt status
</li>
<li class="content">
[8]<b style="margin: 20px;">TWMIS</b> (def=0x0)    //    Tx FIFO Watermark masked interrupt status
</li>
<li class="content">
[9]<b style="margin: 20px;">RWMIS</b> (def=0x0)    //    Rx FIFO Watermark masked interrupt status
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[10]  <b>QSPI</b>    //    QSPI interrupt</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x20000000<b style="margin: 20px;">CAN</b>// CAN controller registers</summary>
<ul>
<li class="content"><details><summary>0x20000000<b style="margin: 20px;">CLC</b>//   Frequency control register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">DISR</b> (def=0x0)    //    OFF module CAN
</li>
<li class="content">
[1]<b style="margin: 20px;">DISS</b> (def=0x0)    //    State CAN
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x20000008<b style="margin: 20px;">ID</b>//   Identity register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">MODREV</b> (def=0x0)    //    
</li>
<li class="content">
[8:15]<b style="margin: 20px;">MODTYPE</b> (def=0x0)    //    
</li>
<li class="content">
[16:31]<b style="margin: 20px;">MODNUM</b> (def=0x0)    //    
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x2000000C<b style="margin: 20px;">FDR</b>//   Register divider</summary>
<ul>
<li class="content">
[0:9]<b style="margin: 20px;">STEP</b> (def=0x0)    //    
</li>
<li class="content">
[14:15]<b style="margin: 20px;">DM</b> (def=0x0)    //    
</li>
<li class="content">
[16:25]<b style="margin: 20px;">RESULT</b> (def=0x0)    //    
</li>
<li class="content">
[30]<b style="margin: 20px;">ENHW</b> (def=0x0)    //    Control bit synchronization
</li>
<li class="content">
[31]<b style="margin: 20px;">DISCLK</b> (def=0x0)    //    Disable bit internal clock
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x200001C0<b style="margin: 20px;">MSIMASK</b>//   Mask register message index</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">IM</b> (def=0x0)    //    
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x200001C4<b style="margin: 20px;">PANCTR</b>//   Register command panel</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">PANCMD</b> (def=0x0)    //    
</li>
<li class="content">
[8]<b style="margin: 20px;">BUSY</b> (def=0x0)    //    Busy flag panels arguments (waiting to be written at the end of the command)
</li>
<li class="content">
[9]<b style="margin: 20px;">RBUSY</b> (def=0x0)    //    Busy flag panels arguments (running the command list, the result of which will be recorded in PANAR
</li>
<li class="content">
[16:23]<b style="margin: 20px;">PANAR1</b> (def=0x0)    //    Panel argument 8
</li>
<li class="content">
[24:31]<b style="margin: 20px;">PANAR2</b> (def=0x0)    //    Panel argument 9
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x200001C8<b style="margin: 20px;">MCR</b>//   Control register</summary>
<ul>
<li class="content">
[12:15]<b style="margin: 20px;">MPSEL</b> (def=0x0)    //    
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x200001CC<b style="margin: 20px;">MITR</b>//   Interrupt register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">IT</b> (def=0x0)    //    
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[2]  <b>CAN0</b>    //    CAN0 interrupt</li>
<li>[3]  <b>CAN1</b>    //    CAN1 interrupt</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x20001000<b style="margin: 20px;">CANMSG</b>// CAN Msg registers</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0x30005000<b style="margin: 20px;">I2C</b>// I2C controller registers</summary>
<ul>
<li class="content"><details><summary>0x30005000<b style="margin: 20px;">SDA</b>//   Data register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">DATA</b> (def=0x0)    //    
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x30005004<b style="margin: 20px;">ST</b>//   Status register</summary>
<ul>
<li class="content">
[0:5]<b style="margin: 20px;">MODE</b> (def=0x0)    //    
</li>
<li class="content">
[7]<b style="margin: 20px;">INT</b> (def=0x0)    //    Interrupt flag
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x30005008<b style="margin: 20px;">CST</b>//   Status and control register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">BB</b> (def=0x0)    //    Flag employment bus
</li>
<li class="content">
[1:2]<b style="margin: 20px;">TOCDIV</b> (def=0x0)    //    
</li>
<li class="content">
[3]<b style="margin: 20px;">TOERR</b> (def=0x0)    //    Flag error simple bus
</li>
<li class="content">
[4]<b style="margin: 20px;">TSDA</b> (def=0x0)    //    Bit test SDA
</li>
<li class="content">
[5]<b style="margin: 20px;">TGSCL</b> (def=0x0)    //    Bit switch SCL
</li>
<li class="content">
[6]<b style="margin: 20px;">PECNEXT</b> (def=0x0)    //    Bit control transmit CRC
</li>
<li class="content">
[7]<b style="margin: 20px;">PECFAULT</b> (def=0x0)    //    Error flag
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x3000500C<b style="margin: 20px;">CTL0</b>//   Control register 0</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">START</b> (def=0x0)    //    Start bit
</li>
<li class="content">
[1]<b style="margin: 20px;">STOP</b> (def=0x0)    //    Stop bit
</li>
<li class="content">
[2]<b style="margin: 20px;">INTEN</b> (def=0x0)    //    Interrupt enable bit
</li>
<li class="content">
[4]<b style="margin: 20px;">ACK</b> (def=0x0)    //    Acknowledgment bit reception
</li>
<li class="content">
[5]<b style="margin: 20px;">GCMEN</b> (def=0x0)    //    Control bit part a response to the general call address
</li>
<li class="content">
[6]<b style="margin: 20px;">SMBARE</b> (def=0x0)    //    Control bit part a response to the response address
</li>
<li class="content">
[7]<b style="margin: 20px;">CLRST</b> (def=0x0)    //    Bit reset flag interrupt
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x30005010<b style="margin: 20px;">ADDR</b>//   Register own address</summary>
<ul>
<li class="content">
[0:6]<b style="margin: 20px;">ADDR</b> (def=0x0)    //    
</li>
<li class="content">
[7]<b style="margin: 20px;">SAEN</b> (def=0x0)    //    Enable bit address recognition
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x30005014<b style="margin: 20px;">CTL1</b>//   Control register 1</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">ENABLE</b> (def=0x0)    //    Enable I2C
</li>
<li class="content">
[1:7]<b style="margin: 20px;">SCLFRQ</b> (def=0x0)    //    
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x30005018<b style="margin: 20px;">TOPR</b>//   Prescaler load register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">SMBTOPR</b> (def=0x0)    //    
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x3000501C<b style="margin: 20px;">CTL2</b>//   Control register 2</summary>
<ul>
<li class="content">
[0:2]<b style="margin: 20px;">S10ADR</b> (def=0x0)    //    
</li>
<li class="content">
[3]<b style="margin: 20px;">S10EN</b> (def=0x0)    //    Bit enabled 10-bit addressing slave
</li>
<li class="content">
[4:7]<b style="margin: 20px;">HSDIV</b> (def=0x0)    //    
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x30005020<b style="margin: 20px;">CTL3</b>//   Control register 3</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">SCLFRQ</b> (def=0x0)    //    Field frequency selection signal at pin SCL in master mode (bits [14:7])
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x30005024<b style="margin: 20px;">CTL4</b>//   Control Register 4</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">RSDIV</b> (def=0x0)    //    Field frequency selection signal at pin SCL in HS master mode (bits [11:4])
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x30005028<b style="margin: 20px;">CTL5</b>//   Control Register 5</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">HSDIV</b> (def=0x0)    //    Field frequency selection signal at pin SCL in HS master mode (bits [11:4])
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[21]  <b>I2C</b>    //    I2C interrupt</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x38010000<b style="margin: 20px;">CMP</b>// CMP controller registers</summary>
<ul>
<li class="content"><details><summary>0x38010000<b style="margin: 20px;">DACCTL</b>//   DAC control register</summary>
<ul>
<li class="content">
[0:3]<b style="margin: 20px;">REF0</b> (def=0x0)    //    
</li>
<li class="content">
[8:11]<b style="margin: 20px;">REF1</b> (def=0x0)    //    
</li>
<li class="content">
[16]<b style="margin: 20px;">EN</b> (def=0x0)    //    
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x38010004<b style="margin: 20px;">ACMP0CTL</b>//   ACMP0 control register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">EN</b> (def=0x0)    //    
</li>
<li class="content">
[1]<b style="margin: 20px;">RST</b> (def=0x0)    //    
</li>
<li class="content">
[2]<b style="margin: 20px;">INV</b> (def=0x0)    //    
</li>
<li class="content">
[4:5]<b style="margin: 20px;">SELREF</b> (def=0x0)    //    
</li>
<li class="content">
[8:10]<b style="margin: 20px;">INTSRC</b> (def=0x0)    //    
</li>
<li class="content">
[12:14]<b style="margin: 20px;">TRIGSRC</b> (def=0x0)    //    
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x38010008<b style="margin: 20px;">ACMP1CTL</b>//   ACMP1 control register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">EN</b> (def=0x0)    //    
</li>
<li class="content">
[1]<b style="margin: 20px;">RST</b> (def=0x0)    //    
</li>
<li class="content">
[2]<b style="margin: 20px;">INV</b> (def=0x0)    //    
</li>
<li class="content">
[4:5]<b style="margin: 20px;">SELREF</b> (def=0x0)    //    
</li>
<li class="content">
[8:10]<b style="margin: 20px;">INTSRC</b> (def=0x0)    //    
</li>
<li class="content">
[12:14]<b style="margin: 20px;">TRIGSRC</b> (def=0x0)    //    
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x3801000C<b style="margin: 20px;">ACSTATUS</b>//   ACMP status</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">STATE0</b> (def=0x0)    //    
</li>
<li class="content">
[1]<b style="margin: 20px;">STATE1</b> (def=0x0)    //    
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x38010010<b style="margin: 20px;">INTEN</b>//   Interrupt enable</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">CMP0</b> (def=0x0)    //    
</li>
<li class="content">
[1]<b style="margin: 20px;">CMP1</b> (def=0x0)    //    
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x38010014<b style="margin: 20px;">RIS</b>//   Raw interrupt status</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">CMP0</b> (def=0x0)    //    
</li>
<li class="content">
[1]<b style="margin: 20px;">CMP1</b> (def=0x0)    //    
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x38010018<b style="margin: 20px;">MIS</b>//   Masked interrupt status</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">CMP0</b> (def=0x0)    //    
</li>
<li class="content">
[1]<b style="margin: 20px;">CMP1</b> (def=0x0)    //    
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x3801001C<b style="margin: 20px;">ICLR</b>//   Clear interrupt status</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">CMP0</b> (def=0x0)    //    
</li>
<li class="content">
[1]<b style="margin: 20px;">CMP1</b> (def=0x0)    //    
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[30]  <b>CMP</b>    //    CMP interrupt</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x38011000<b style="margin: 20px;">PMURTC</b>// RTC controller registers</summary>
<ul>
<li class="content"><details><summary>0x38011000<b style="margin: 20px;">RTC_CFG0</b>//   Config0 register</summary>
<ul>
<li class="content">
[0:2]<b style="margin: 20px;">LPCK</b> (def=0x0)    //    defines the refresh period of comparators, in LP and ULP
</li>
<li class="content">
[3:4]<b style="margin: 20px;">FC</b> (def=0x0)    //    (must stay 0) force power mode of the PMU power controller submodule
</li>
<li class="content">
[5]<b style="margin: 20px;">UVDIS</b> (def=0x0)    //    undervoltage disable (default is 0 - undervoltage detection enable)
</li>
<li class="content">
[6]<b style="margin: 20px;">CD</b> (def=0x0)    //    lpclk pulse disable (default is 0 - pulse enabled)
</li>
<li class="content">
[10]<b style="margin: 20px;">DE</b> (def=0x0)    //    clkdiv output enable (defauls is 0, output disabled)
</li>
<li class="content">
[11]<b style="margin: 20px;">EL</b> (def=0x0)    //    (must stay 0) forced enable levelshifters of LDO0
</li>
<li class="content">
[13]<b style="margin: 20px;">LS</b> (def=0x0)    //    lpclk == 1 period duration. 0 - 15 us, 1 - 30 us
</li>
<li class="content">
[14:16]<b style="margin: 20px;">AT2</b> (def=0x0)    //    2 - AT2 disabled (default). 001 to 111 - freq limit: 4.7/7.8/10.9/14.1/17.2/20.3/23.4 [%]
</li>
<li class="content">
[17]<b style="margin: 20px;">EXTOSC</b> (def=0x0)    //    Use external crystal oscillator and disables RC osc. (except if antitamper2 is active)
</li>
<li class="content">
[19:27]<b style="margin: 20px;">FREQDIFF</b> (def=0x0)    //    Value of the antitamper 2 clock cycles difference relative to expected value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x38011004<b style="margin: 20px;">RTC_TRIMRC</b>//   Trim RC OSC register</summary>
<ul>
<li class="content">
[0:10]<b style="margin: 20px;">VAL</b> (def=0x0)    //    Trim for rc osc
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x38011008<b style="margin: 20px;">RTC_HISTORY</b>//   History register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">WAKE0</b> (def=0x0)    //    when a wake event occurs, the corresponding bit is set.
</li>
<li class="content">
[1]<b style="margin: 20px;">WAKE1</b> (def=0x0)    //    when a wake event occurs, the corresponding bit is set.
</li>
<li class="content">
[2]<b style="margin: 20px;">WAKE2</b> (def=0x0)    //    when a wake event occurs, the corresponding bit is set.
</li>
<li class="content">
[3]<b style="margin: 20px;">WKVBATPER</b> (def=0x0)    //    when a wake event occurs, the corresponding bit is set.
</li>
<li class="content">
[4]<b style="margin: 20px;">WKUVLO</b> (def=0x0)    //    when a wake event occurs, the corresponding bit is set.
</li>
<li class="content">
[5]<b style="margin: 20px;">WKVFVBAK</b> (def=0x0)    //    when a wake event occurs, the corresponding bit is set.
</li>
<li class="content">
[6]<b style="margin: 20px;">FREQERR</b> (def=0x0)    //    frequency error detection history
</li>
<li class="content">
[7]<b style="margin: 20px;">TAMPER0</b> (def=0x0)    //    Anti-tamper 0 detection 
</li>
<li class="content">
[8]<b style="margin: 20px;">TAMPER1</b> (def=0x0)    //    Anti-tamper 1 detection 
</li>
<li class="content">
[9]<b style="margin: 20px;">TAMPER2</b> (def=0x0)    //    Anti-tamper 1 detection 
</li>
<li class="content">
[10]<b style="margin: 20px;">TIMEALARM</b> (def=0x0)    //    time alarm: time=alarm
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x3801100C<b style="margin: 20px;">RTC_TIME</b>//   Time register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">VAL</b> (def=0x0)    //    Value of Time
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x38011010<b style="margin: 20px;">RTC_ALARM</b>//   Alarm register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">VAL</b> (def=0x0)    //    time value that will set alarm if t=1'b1
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x38011014<b style="margin: 20px;">RTC_TRIM</b>//   Trim register</summary>
<ul>
<li class="content">
[0:10]<b style="margin: 20px;">TRIM1S</b> (def=0x0)    //    active oscillator (RTC_CFG0.OSCSEL) 1sec trim word (to apply each 64sec)
</li>
<li class="content">
[11:13]<b style="margin: 20px;">ITRIM</b> (def=0x0)    //    bias current trim word for APC
</li>
<li class="content">
[14:18]<b style="margin: 20px;">VTRIM</b> (def=0x0)    //    reference voltage offset trim word for APC
</li>
<li class="content">
[19:21]<b style="margin: 20px;">TEMPTRIM</b> (def=0x0)    //    temperature trim word for APC
</li>
<li class="content">
[22]<b style="margin: 20px;">BYPASS</b> (def=0x0)    //    Crystal oscillator cmos bypass mode (default is 0 = disabled)
</li>
<li class="content">
[23:26]<b style="margin: 20px;">CXT</b> (def=0x0)    //    bits reserved (must be 0 unless otherwise advised)
</li>
<li class="content">
[27:31]<b style="margin: 20px;">CLKDIV</b> (def=0x0)    //    division of clk32 used as anti-tamper source and output at clkdiv
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x38011018<b style="margin: 20px;">RTC_CFG1</b>//   Config1 register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">CLKSEL</b> (def=0x0)    //    time register clock selection (32kHz if ck=0; 1Hz if ck=1 - default)
</li>
<li class="content">
[1]<b style="margin: 20px;">ALARMZEN</b> (def=0x0)    //    if z=1, alarmz open drain output is active; if z=0 OD output is not active (default is z=1)
</li>
<li class="content">
[2]<b style="margin: 20px;">ALARMEN</b> (def=0x0)    //    enable alarm being set by time==alarm (default is 1, set possibility enabled)
</li>
<li class="content">
[9:10]<b style="margin: 20px;">ULP</b> (def=0x0)    //    when ulp[k]=1, regulator k operates in ultra-low power (default is 00)
</li>
<li class="content">
[11:12]<b style="margin: 20px;">LP</b> (def=0x0)    //    when lp[k]=1, regulator k operates in low power (default is 00)
</li>
<li class="content">
[13:14]<b style="margin: 20px;">REGEN</b> (def=0x0)    //    when en[k]=1, regulator k is enabled even with alarm=0 (default is 00)
</li>
<li class="content">
[15:16]<b style="margin: 20px;">REGDIS</b> (def=0x0)    //    when dis[k]=1, regulator k is disabled even with alarm=1 (default is 00)
</li>
<li class="content">
[17:21]<b style="margin: 20px;">LDOLV</b> (def=0x0)    //    LDOs low voltage for low power and ultra low power. Default 000101 - 0.9V
</li>
<li class="content">
[23:27]<b style="margin: 20px;">LDOHV</b> (def=0x0)    //    LDOs high voltage for low power and ultra low power. Default 011010 - 1.32V
</li>
<li class="content">
[30]<b style="margin: 20px;">ALARMRST</b> (def=0x0)    //    alarm reset (resets alarm if r=1)
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x3801101C<b style="margin: 20px;">RTC_WAKECFG</b>//   Wake config register</summary>
<ul>
<li class="content">
[0:5]<b style="margin: 20px;">WAKEEN</b> (def=0x0)    //    crystal oscillator cmos bypass mode (default is 0 = disabled)
</li>
<li class="content">
[6:11]<b style="margin: 20px;">WAKEPOL</b> (def=0x0)    //    if wp[i]=0, wake[i] is active high; if wp[i]=1, wake[i] is active low (default is wp[i]=0)
</li>
<li class="content">
[12:13]<b style="margin: 20px;">DIS5</b> (def=0x0)    //    values that are copied to dis[1:0] when wake[5] occurs (default is 00)
</li>
<li class="content">
[14:15]<b style="margin: 20px;">DIS4</b> (def=0x0)    //    values that are copied to dis[1:0] when wake[4] occurs (default is 00)
</li>
<li class="content">
[16:17]<b style="margin: 20px;">RST5</b> (def=0x0)    //    reset configuration for porz1 and porz0 if wake[5] occurs (default is 00)
</li>
<li class="content">
[18:19]<b style="margin: 20px;">RST4</b> (def=0x0)    //    reset configuration for porz1 and porz0 if wake[4] occurs (default is 00)
</li>
<li class="content">
[20]<b style="margin: 20px;">TAMPER0EN</b> (def=0x0)    //    Anti-tamper input 0 enable bit
</li>
<li class="content">
[21]<b style="margin: 20px;">TAMPER1EN</b> (def=0x0)    //    Anti-tamper input 1 enable bit
</li>
<li class="content">
[22]<b style="margin: 20px;">TAMPER2EN</b> (def=0x0)    //    Anti-tamper input 2 enable bit
</li>
<li class="content">
[26:30]<b style="margin: 20px;">VPROG</b> (def=0x0)    //    programming voltage for high power operation of both LDOs. Default is 010100 - 1.2V
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x38011060<b style="margin: 20px;">RTC_TICKGEN</b>//   Tick counter register (used to generate clk1s)</summary>
<ul>
<li class="content">
[0:20]<b style="margin: 20px;">VAL</b> (def=0x0)    //    (debug and production test only) Overwrite value of tick counter used for generation of clk1s
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x38011064<b style="margin: 20px;">RTC_TRIM1S_LD</b>//   TRIM1S load regiter</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">VAL</b> (def=0x0)    //    RTC_TRIM.TRIM1S will be used after write to this register
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x38011080<b style="margin: 20px;">PMU_WK3EN</b>//   PMU WKVBATPER Event Enable register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">CMP0</b> (def=0x0)    //    Comparator 0 event enable for WKVBATPER
</li>
<li class="content">
[1]<b style="margin: 20px;">CMP1</b> (def=0x0)    //    Comparator 1 event enable for WKVBATPER
</li>
<li class="content">
[2]<b style="margin: 20px;">IWDG</b> (def=0x0)    //    Independent WatchDog event enable for WKVBATPER
</li>
<li class="content">
[3]<b style="margin: 20px;">EXTRST</b> (def=0x0)    //    External reset event enable for WKVBATPER
</li>
<li class="content">
[4]<b style="margin: 20px;">CLK1S</b> (def=0x0)    //    CLK1S posedge event enable for WKVBATPER
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x38011084<b style="margin: 20px;">PMU_WK3STAT</b>//   PMU WKVBATPER Event Status register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">CMP0</b> (def=0x0)    //    Comaparator 0 event status for WKVBATPER
</li>
<li class="content">
[1]<b style="margin: 20px;">CMP1</b> (def=0x0)    //    Comaparator 1 event status for WKVBATPER
</li>
<li class="content">
[2]<b style="margin: 20px;">IWDG</b> (def=0x0)    //    Independent WatchDog event status for WKVBATPER
</li>
<li class="content">
[3]<b style="margin: 20px;">EXTRST</b> (def=0x0)    //    External reset event status for WKVBATPER
</li>
<li class="content">
[4]<b style="margin: 20px;">CLK1S</b> (def=0x0)    //    CLK1S posedge event status for WKVBATPER
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x38011088<b style="margin: 20px;">PMU_WCYC</b>//   PMU Wait cycles Register Access</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">VAL</b> (def=0x0)    //    Wait cycles value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x3801108C<b style="margin: 20px;">WFI_PDEN</b>//   WFI Powerdown function configuration</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">EN</b> (def=0x0)    //    Enable powerdown function for WFI command
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x38011090<b style="margin: 20px;">WFI_ENTR</b>//   WFI Powerdown Entry configuration</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">LDO0EN</b> (def=0x0)    //    LDO0 enabled after WFI command
</li>
<li class="content">
[1]<b style="margin: 20px;">LDO1EN</b> (def=0x0)    //    LDO1 enabled after WFI command
</li>
<li class="content">
[4]<b style="margin: 20px;">LDO0LP</b> (def=0x0)    //    LDO0 in lowpower mode after WFI command
</li>
<li class="content">
[5]<b style="margin: 20px;">LDO1LP</b> (def=0x0)    //    LDO1 in lowpower mode after WFI command
</li>
<li class="content">
[8]<b style="margin: 20px;">LDO0ULP</b> (def=0x0)    //    LDO0 in ultralowpower mode after WFI command
</li>
<li class="content">
[9]<b style="margin: 20px;">LDO1ULP</b> (def=0x0)    //    LDO1 in ultralowpower mode after WFI command
</li>
<li class="content">
[16:20]<b style="margin: 20px;">VL</b> (def=0x0)    //    Lower LDO voltage value in LP/ULP mode
</li>
<li class="content">
[24:28]<b style="margin: 20px;">VH</b> (def=0x0)    //    Upper LDO voltage value in LP/ULP mode
</li>
<li class="content">
[31]<b style="margin: 20px;">ALR</b> (def=0x0)    //    Automatic alarm reset RTC_CFG1.ALARMRST bit after WFI command
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x38011094<b style="margin: 20px;">WFI_EXIT</b>//   WFI Powerdown Exit configuration</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">LDO0EN</b> (def=0x0)    //    LDO0 enabled after WFI command
</li>
<li class="content">
[1]<b style="margin: 20px;">LDO1EN</b> (def=0x0)    //    LDO1 enabled after WFI command
</li>
<li class="content">
[4]<b style="margin: 20px;">LDO0LP</b> (def=0x0)    //    LDO0 in lowpower mode after WFI command
</li>
<li class="content">
[5]<b style="margin: 20px;">LDO1LP</b> (def=0x0)    //    LDO1 in lowpower mode after WFI command
</li>
<li class="content">
[8]<b style="margin: 20px;">LDO0ULP</b> (def=0x0)    //    LDO0 in ultralowpower mode after WFI command
</li>
<li class="content">
[9]<b style="margin: 20px;">LDO1ULP</b> (def=0x0)    //    LDO1 in ultralowpower mode after WFI command
</li>
<li class="content">
[16:20]<b style="margin: 20px;">VL</b> (def=0x0)    //    Lower LDO voltage value in LP/ULP mode
</li>
<li class="content">
[24:28]<b style="margin: 20px;">VH</b> (def=0x0)    //    Upper LDO voltage value in LP/ULP mode
</li>
<li class="content">
[31]<b style="margin: 20px;">ALR</b> (def=0x0)    //    Automatic alarm reset CFG1.ALARMRST bit after WFI command
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x38011098<b style="margin: 20px;">WFI_DELENTR</b>//   WFI Delay Entering PD mode register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">VAL</b> (def=0x0)    //    Value in ticks of REFCLK when entering powerdown mode
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x3801109C<b style="margin: 20px;">WFI_DELEXIT</b>//   WFI Delay Exiting PD mode register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">VAL</b> (def=0x0)    //    Value in ticks of REFCLK when exiting powerdown mode
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x380110A0<b style="margin: 20px;">PMU_IRQEVT</b>//   PMU Interrupt event flag</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IRQEVT</b> (def=0x0)    //    Flag automatic sets when ALARM, Tamper, WAKE events occurs. Need to clear for resetting request for
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x380110A4<b style="margin: 20px;">PMU_VBATPER_FORCE</b>//   PMU vbat domain periph powerdown force register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">DACPD</b> (def=0x0)    //    DAC powerdown alltime
</li>
<li class="content">
[1]<b style="margin: 20px;">CMP0PD</b> (def=0x0)    //    CMP0 powerdown alltime
</li>
<li class="content">
[2]<b style="margin: 20px;">CMP1PD</b> (def=0x0)    //    CMP1 powerdown alltime
</li>
<li class="content">
[3]<b style="margin: 20px;">SRAM1LO_PD</b> (def=0x0)    //    Lower 32k SRAM1 powerdown alltime
</li>
<li class="content">
[4]<b style="margin: 20px;">SRAM1HI_PD</b> (def=0x0)    //    Upper 32k SRAM1 powerdown alltime
</li>
<li class="content">
[5]<b style="margin: 20px;">EXTOSC</b> (def=0x0)    //    Stop clock generation of external crystal oscillator alltime
</li>
<li class="content">
[6]<b style="margin: 20px;">INTOSC</b> (def=0x0)    //    Stop clock generation of internal RC oscillator alltime
</li>
<li class="content">
[16]<b style="margin: 20px;">SRAM1LO_RET</b> (def=0x0)    //    Lower 32k SRAM1 in retention mode
</li>
<li class="content">
[17]<b style="margin: 20px;">SRAM1HI_RET</b> (def=0x0)    //    Upper 32k SRAM1 in retention mode
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x380110A8<b style="margin: 20px;">PMU_VBATPER_WFI</b>//   PMU vbat domain periph powerdown WFI register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">DACPD</b> (def=0x0)    //    DAC powerdown after WFI command
</li>
<li class="content">
[1]<b style="margin: 20px;">CMP0PD</b> (def=0x0)    //    CMP0 powerdown after WFI command
</li>
<li class="content">
[2]<b style="margin: 20px;">CMP1PD</b> (def=0x0)    //    CMP1 powerdown after WFI command
</li>
<li class="content">
[3]<b style="margin: 20px;">SRAM1LO_PD</b> (def=0x0)    //    Lower 32k SRAM1 powerdown after WFI command
</li>
<li class="content">
[4]<b style="margin: 20px;">SRAM1HI_PD</b> (def=0x0)    //    Upper 32k SRAM1 powerdown after WFI command
</li>
<li class="content">
[5]<b style="margin: 20px;">EXTOSC</b> (def=0x0)    //    Stop clock generation of external crystal oscillator after WFI command
</li>
<li class="content">
[6]<b style="margin: 20px;">INTOSC</b> (def=0x0)    //    Stop clock generation of internal RC oscillator after WFI command
</li>
<li class="content">
[16]<b style="margin: 20px;">SRAM1LO_RET</b> (def=0x0)    //    Lower 32k SRAM1 in retention mode after WFI command
</li>
<li class="content">
[17]<b style="margin: 20px;">SRAM1HI_RET</b> (def=0x0)    //    Upper 32k SRAM1 in retention mode after WFI command
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x380110AC<b style="margin: 20px;">IWDG_CFG</b>//   IWDG Clock configuration register</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">CLKSRC</b> (def=0x0)    //    Independent watchdog clock source control
</li>
<li class="content">
[8]<b style="margin: 20px;">RSTDIS</b> (def=0x0)    //    Disabling reset from IWDG timer counter
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x380110C0<b style="margin: 20px;">VBATRST</b>//   VBAT Reset Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">RSTEN</b> (def=0x0)    //    Reset enable
</li>
<li class="content">
[16:31]<b style="margin: 20px;">KEY</b> (def=0x0)    //    KEY 'C0DE' in hexadecimal for unblocking
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x380110C4<b style="margin: 20px;">CPE_STAT</b>//   CPE Status Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">CPE</b> (def=0x0)    //    Status of CPE PAD latched after PowerOn vbat domain
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[31]  <b>PMURTC</b>    //    PMURTC interrupt</li>
</ul>
</ul>
</details></li>
</ul>

  </body>
</html>
