<stg><name>sobelConvolve</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="10" op_0_bw="10">
<![CDATA[
entry:0 %window_adjust_0_0_0_load = load i10 %window_adjust_0_0_0

]]></Node>
<StgValue><ssdm name="window_adjust_0_0_0_load"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="11" op_0_bw="10">
<![CDATA[
entry:1 %zext_ln41 = zext i10 %window_adjust_0_0_0_load

]]></Node>
<StgValue><ssdm name="zext_ln41"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="10" op_0_bw="10">
<![CDATA[
entry:2 %window_adjust_0_2_0_load = load i10 %window_adjust_0_2_0

]]></Node>
<StgValue><ssdm name="window_adjust_0_2_0_load"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="11" op_0_bw="10">
<![CDATA[
entry:3 %zext_ln41_1 = zext i10 %window_adjust_0_2_0_load

]]></Node>
<StgValue><ssdm name="zext_ln41_1"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="10" op_0_bw="10">
<![CDATA[
entry:4 %window_adjust_1_0_0_load = load i10 %window_adjust_1_0_0

]]></Node>
<StgValue><ssdm name="window_adjust_1_0_0_load"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="11" op_0_bw="10">
<![CDATA[
entry:5 %zext_ln41_2 = zext i10 %window_adjust_1_0_0_load

]]></Node>
<StgValue><ssdm name="zext_ln41_2"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="10" op_0_bw="10">
<![CDATA[
entry:6 %window_adjust_1_2_0_load = load i10 %window_adjust_1_2_0

]]></Node>
<StgValue><ssdm name="window_adjust_1_2_0_load"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="11" op_0_bw="10">
<![CDATA[
entry:7 %zext_ln41_3 = zext i10 %window_adjust_1_2_0_load

]]></Node>
<StgValue><ssdm name="zext_ln41_3"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="10" op_0_bw="10">
<![CDATA[
entry:8 %window_adjust_2_0_0_load = load i10 %window_adjust_2_0_0

]]></Node>
<StgValue><ssdm name="window_adjust_2_0_0_load"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="12" op_0_bw="10">
<![CDATA[
entry:9 %window_adjust_2_0_0_load_cast_i = zext i10 %window_adjust_2_0_0_load

]]></Node>
<StgValue><ssdm name="window_adjust_2_0_0_load_cast_i"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:10 %tmp_i = sub i11 %zext_ln41_3, i11 %zext_ln41_2

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="9" op_0_bw="11">
<![CDATA[
entry:11 %empty = trunc i11 %tmp_i

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="12" op_0_bw="12" op_1_bw="11" op_2_bw="1">
<![CDATA[
entry:12 %tmp = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %tmp_i, i1 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
entry:13 %tmp_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %empty, i1 0

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="13" op_0_bw="12">
<![CDATA[
entry:14 %sext_ln41_1 = sext i12 %tmp

]]></Node>
<StgValue><ssdm name="sext_ln41_1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:15 %sub_ln41 = sub i11 %zext_ln41_1, i11 %zext_ln41

]]></Node>
<StgValue><ssdm name="sub_ln41"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="12" op_0_bw="11">
<![CDATA[
entry:16 %sext_ln41 = sext i11 %sub_ln41

]]></Node>
<StgValue><ssdm name="sext_ln41"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:17 %sub_ln41_1 = sub i12 %sext_ln41, i12 %window_adjust_2_0_0_load_cast_i

]]></Node>
<StgValue><ssdm name="sub_ln41_1"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="10" op_0_bw="10">
<![CDATA[
entry:18 %window_adjust_2_2_0_load = load i10 %window_adjust_2_2_0

]]></Node>
<StgValue><ssdm name="window_adjust_2_2_0_load"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="12" op_0_bw="10">
<![CDATA[
entry:19 %zext_ln41_4 = zext i10 %window_adjust_2_2_0_load

]]></Node>
<StgValue><ssdm name="zext_ln41_4"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:20 %add_ln41 = add i12 %sub_ln41_1, i12 %zext_ln41_4

]]></Node>
<StgValue><ssdm name="add_ln41"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="10" op_0_bw="12">
<![CDATA[
entry:21 %trunc_ln41 = trunc i12 %add_ln41

]]></Node>
<StgValue><ssdm name="trunc_ln41"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="13" op_0_bw="12">
<![CDATA[
entry:22 %sext_ln41_3 = sext i12 %add_ln41

]]></Node>
<StgValue><ssdm name="sext_ln41_3"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:23 %add_ln44 = add i10 %trunc_ln41, i10 %tmp_cast

]]></Node>
<StgValue><ssdm name="add_ln44"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:24 %add_ln41_1 = add i13 %sext_ln41_3, i13 %sext_ln41_1

]]></Node>
<StgValue><ssdm name="add_ln41_1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="13">
<![CDATA[
entry:25 %sext_ln44_8 = sext i13 %add_ln41_1

]]></Node>
<StgValue><ssdm name="sext_ln44_8"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:26 %tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sext_ln44_8, i32 31

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="3" op_0_bw="3" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:27 %tmp_9 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %add_ln41_1, i32 10, i32 12

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:28 %icmp_ln46 = icmp_sgt  i3 %tmp_9, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln46"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:29 %xor_ln44 = xor i1 %tmp_8, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln44"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:30 %select_ln44_8 = select i1 %xor_ln44, i10 1023, i10 0

]]></Node>
<StgValue><ssdm name="select_ln44_8"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:31 %or_ln44 = or i1 %tmp_8, i1 %icmp_ln46

]]></Node>
<StgValue><ssdm name="or_ln44"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:32 %select_ln44 = select i1 %or_ln44, i10 %select_ln44_8, i10 %add_ln44

]]></Node>
<StgValue><ssdm name="select_ln44"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="10" op_0_bw="10">
<![CDATA[
entry:33 %window_adjust_0_0_1_load = load i10 %window_adjust_0_0_1

]]></Node>
<StgValue><ssdm name="window_adjust_0_0_1_load"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="11" op_0_bw="10">
<![CDATA[
entry:34 %zext_ln41_5 = zext i10 %window_adjust_0_0_1_load

]]></Node>
<StgValue><ssdm name="zext_ln41_5"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="10" op_0_bw="10">
<![CDATA[
entry:35 %window_adjust_0_2_1_load = load i10 %window_adjust_0_2_1

]]></Node>
<StgValue><ssdm name="window_adjust_0_2_1_load"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="11" op_0_bw="10">
<![CDATA[
entry:36 %zext_ln41_6 = zext i10 %window_adjust_0_2_1_load

]]></Node>
<StgValue><ssdm name="zext_ln41_6"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="10" op_0_bw="10">
<![CDATA[
entry:37 %window_adjust_1_0_1_load = load i10 %window_adjust_1_0_1

]]></Node>
<StgValue><ssdm name="window_adjust_1_0_1_load"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="11" op_0_bw="10">
<![CDATA[
entry:38 %zext_ln41_7 = zext i10 %window_adjust_1_0_1_load

]]></Node>
<StgValue><ssdm name="zext_ln41_7"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="10" op_0_bw="10">
<![CDATA[
entry:39 %window_adjust_1_2_1_load = load i10 %window_adjust_1_2_1

]]></Node>
<StgValue><ssdm name="window_adjust_1_2_1_load"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="11" op_0_bw="10">
<![CDATA[
entry:40 %zext_ln41_8 = zext i10 %window_adjust_1_2_1_load

]]></Node>
<StgValue><ssdm name="zext_ln41_8"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="10" op_0_bw="10">
<![CDATA[
entry:41 %window_adjust_2_0_1_load = load i10 %window_adjust_2_0_1

]]></Node>
<StgValue><ssdm name="window_adjust_2_0_1_load"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="12" op_0_bw="10">
<![CDATA[
entry:42 %window_adjust_2_0_1_load_cast_i = zext i10 %window_adjust_2_0_1_load

]]></Node>
<StgValue><ssdm name="window_adjust_2_0_1_load_cast_i"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:43 %tmp83_i = sub i11 %zext_ln41_8, i11 %zext_ln41_7

]]></Node>
<StgValue><ssdm name="tmp83_i"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln44_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="9" op_0_bw="11">
<![CDATA[
entry:44 %empty_25 = trunc i11 %tmp83_i

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="12" op_0_bw="12" op_1_bw="11" op_2_bw="1">
<![CDATA[
entry:45 %tmp_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %tmp83_i, i1 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln44_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
entry:46 %tmp_1_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %empty_25, i1 0

]]></Node>
<StgValue><ssdm name="tmp_1_cast"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="13" op_0_bw="12">
<![CDATA[
entry:47 %sext_ln41_5 = sext i12 %tmp_1

]]></Node>
<StgValue><ssdm name="sext_ln41_5"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:48 %sub_ln41_2 = sub i11 %zext_ln41_6, i11 %zext_ln41_5

]]></Node>
<StgValue><ssdm name="sub_ln41_2"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="12" op_0_bw="11">
<![CDATA[
entry:49 %sext_ln41_2 = sext i11 %sub_ln41_2

]]></Node>
<StgValue><ssdm name="sext_ln41_2"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:50 %sub_ln41_3 = sub i12 %sext_ln41_2, i12 %window_adjust_2_0_1_load_cast_i

]]></Node>
<StgValue><ssdm name="sub_ln41_3"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="10" op_0_bw="10">
<![CDATA[
entry:51 %window_adjust_2_2_1_load = load i10 %window_adjust_2_2_1

]]></Node>
<StgValue><ssdm name="window_adjust_2_2_1_load"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="12" op_0_bw="10">
<![CDATA[
entry:52 %zext_ln41_9 = zext i10 %window_adjust_2_2_1_load

]]></Node>
<StgValue><ssdm name="zext_ln41_9"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:53 %add_ln41_2 = add i12 %sub_ln41_3, i12 %zext_ln41_9

]]></Node>
<StgValue><ssdm name="add_ln41_2"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln44_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="10" op_0_bw="12">
<![CDATA[
entry:54 %trunc_ln41_1 = trunc i12 %add_ln41_2

]]></Node>
<StgValue><ssdm name="trunc_ln41_1"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="13" op_0_bw="12">
<![CDATA[
entry:55 %sext_ln41_7 = sext i12 %add_ln41_2

]]></Node>
<StgValue><ssdm name="sext_ln41_7"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln44_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:56 %add_ln44_1 = add i10 %trunc_ln41_1, i10 %tmp_1_cast

]]></Node>
<StgValue><ssdm name="add_ln44_1"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:57 %add_ln41_3 = add i13 %sext_ln41_7, i13 %sext_ln41_5

]]></Node>
<StgValue><ssdm name="add_ln41_3"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="13">
<![CDATA[
entry:58 %sext_ln44 = sext i13 %add_ln41_3

]]></Node>
<StgValue><ssdm name="sext_ln44"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:59 %tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sext_ln44, i32 31

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="3" op_0_bw="3" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:60 %tmp_11 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %add_ln41_3, i32 10, i32 12

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:61 %icmp_ln46_1 = icmp_sgt  i3 %tmp_11, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln46_1"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln44_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:62 %xor_ln44_1 = xor i1 %tmp_10, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln44_1"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln44_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:63 %select_ln44_9 = select i1 %xor_ln44_1, i10 1023, i10 0

]]></Node>
<StgValue><ssdm name="select_ln44_9"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:64 %or_ln44_1 = or i1 %tmp_10, i1 %icmp_ln46_1

]]></Node>
<StgValue><ssdm name="or_ln44_1"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:65 %select_ln44_1 = select i1 %or_ln44_1, i10 %select_ln44_9, i10 %add_ln44_1

]]></Node>
<StgValue><ssdm name="select_ln44_1"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="10" op_0_bw="10">
<![CDATA[
entry:66 %window_adjust_0_0_2_load = load i10 %window_adjust_0_0_2

]]></Node>
<StgValue><ssdm name="window_adjust_0_0_2_load"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="11" op_0_bw="10">
<![CDATA[
entry:67 %zext_ln41_10 = zext i10 %window_adjust_0_0_2_load

]]></Node>
<StgValue><ssdm name="zext_ln41_10"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="10" op_0_bw="10">
<![CDATA[
entry:68 %window_adjust_0_2_2_load = load i10 %window_adjust_0_2_2

]]></Node>
<StgValue><ssdm name="window_adjust_0_2_2_load"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="11" op_0_bw="10">
<![CDATA[
entry:69 %zext_ln41_11 = zext i10 %window_adjust_0_2_2_load

]]></Node>
<StgValue><ssdm name="zext_ln41_11"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="10" op_0_bw="10">
<![CDATA[
entry:70 %window_adjust_1_0_2_load = load i10 %window_adjust_1_0_2

]]></Node>
<StgValue><ssdm name="window_adjust_1_0_2_load"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="11" op_0_bw="10">
<![CDATA[
entry:71 %zext_ln41_12 = zext i10 %window_adjust_1_0_2_load

]]></Node>
<StgValue><ssdm name="zext_ln41_12"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="10" op_0_bw="10">
<![CDATA[
entry:72 %window_adjust_1_2_2_load = load i10 %window_adjust_1_2_2

]]></Node>
<StgValue><ssdm name="window_adjust_1_2_2_load"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="11" op_0_bw="10">
<![CDATA[
entry:73 %zext_ln41_13 = zext i10 %window_adjust_1_2_2_load

]]></Node>
<StgValue><ssdm name="zext_ln41_13"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="10" op_0_bw="10">
<![CDATA[
entry:74 %window_adjust_2_0_2_load = load i10 %window_adjust_2_0_2

]]></Node>
<StgValue><ssdm name="window_adjust_2_0_2_load"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="12" op_0_bw="10">
<![CDATA[
entry:75 %window_adjust_2_0_2_load_cast_i = zext i10 %window_adjust_2_0_2_load

]]></Node>
<StgValue><ssdm name="window_adjust_2_0_2_load_cast_i"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:76 %tmp86_i = sub i11 %zext_ln41_13, i11 %zext_ln41_12

]]></Node>
<StgValue><ssdm name="tmp86_i"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln44_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="9" op_0_bw="11">
<![CDATA[
entry:77 %empty_26 = trunc i11 %tmp86_i

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="12" op_0_bw="12" op_1_bw="11" op_2_bw="1">
<![CDATA[
entry:78 %tmp_2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %tmp86_i, i1 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln44_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
entry:79 %tmp_2_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %empty_26, i1 0

]]></Node>
<StgValue><ssdm name="tmp_2_cast"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="13" op_0_bw="12">
<![CDATA[
entry:80 %sext_ln41_9 = sext i12 %tmp_2

]]></Node>
<StgValue><ssdm name="sext_ln41_9"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:81 %sub_ln41_4 = sub i11 %zext_ln41_11, i11 %zext_ln41_10

]]></Node>
<StgValue><ssdm name="sub_ln41_4"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="12" op_0_bw="11">
<![CDATA[
entry:82 %sext_ln41_4 = sext i11 %sub_ln41_4

]]></Node>
<StgValue><ssdm name="sext_ln41_4"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:83 %sub_ln41_5 = sub i12 %sext_ln41_4, i12 %window_adjust_2_0_2_load_cast_i

]]></Node>
<StgValue><ssdm name="sub_ln41_5"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="10" op_0_bw="10">
<![CDATA[
entry:84 %window_adjust_2_2_2_load = load i10 %window_adjust_2_2_2

]]></Node>
<StgValue><ssdm name="window_adjust_2_2_2_load"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="12" op_0_bw="10">
<![CDATA[
entry:85 %zext_ln41_14 = zext i10 %window_adjust_2_2_2_load

]]></Node>
<StgValue><ssdm name="zext_ln41_14"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:86 %add_ln41_4 = add i12 %sub_ln41_5, i12 %zext_ln41_14

]]></Node>
<StgValue><ssdm name="add_ln41_4"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln44_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="10" op_0_bw="12">
<![CDATA[
entry:87 %trunc_ln41_2 = trunc i12 %add_ln41_4

]]></Node>
<StgValue><ssdm name="trunc_ln41_2"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="13" op_0_bw="12">
<![CDATA[
entry:88 %sext_ln41_11 = sext i12 %add_ln41_4

]]></Node>
<StgValue><ssdm name="sext_ln41_11"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln44_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:89 %add_ln44_2 = add i10 %trunc_ln41_2, i10 %tmp_2_cast

]]></Node>
<StgValue><ssdm name="add_ln44_2"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:90 %add_ln41_5 = add i13 %sext_ln41_11, i13 %sext_ln41_9

]]></Node>
<StgValue><ssdm name="add_ln41_5"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="13">
<![CDATA[
entry:91 %sext_ln44_9 = sext i13 %add_ln41_5

]]></Node>
<StgValue><ssdm name="sext_ln44_9"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:92 %tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sext_ln44_9, i32 31

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="3" op_0_bw="3" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:93 %tmp_13 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %add_ln41_5, i32 10, i32 12

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:94 %icmp_ln46_2 = icmp_sgt  i3 %tmp_13, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln46_2"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln44_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:95 %xor_ln44_2 = xor i1 %tmp_12, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln44_2"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln44_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:96 %select_ln44_10 = select i1 %xor_ln44_2, i10 1023, i10 0

]]></Node>
<StgValue><ssdm name="select_ln44_10"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:97 %or_ln44_2 = or i1 %tmp_12, i1 %icmp_ln46_2

]]></Node>
<StgValue><ssdm name="or_ln44_2"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:98 %select_ln44_2 = select i1 %or_ln44_2, i10 %select_ln44_10, i10 %add_ln44_2

]]></Node>
<StgValue><ssdm name="select_ln44_2"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="10" op_0_bw="10">
<![CDATA[
entry:99 %window_adjust_0_0_3_load = load i10 %window_adjust_0_0_3

]]></Node>
<StgValue><ssdm name="window_adjust_0_0_3_load"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="11" op_0_bw="10">
<![CDATA[
entry:100 %zext_ln41_15 = zext i10 %window_adjust_0_0_3_load

]]></Node>
<StgValue><ssdm name="zext_ln41_15"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="10" op_0_bw="10">
<![CDATA[
entry:101 %window_adjust_0_2_3_load = load i10 %window_adjust_0_2_3

]]></Node>
<StgValue><ssdm name="window_adjust_0_2_3_load"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="11" op_0_bw="10">
<![CDATA[
entry:102 %zext_ln41_16 = zext i10 %window_adjust_0_2_3_load

]]></Node>
<StgValue><ssdm name="zext_ln41_16"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="10" op_0_bw="10">
<![CDATA[
entry:103 %window_adjust_1_0_3_load = load i10 %window_adjust_1_0_3

]]></Node>
<StgValue><ssdm name="window_adjust_1_0_3_load"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="11" op_0_bw="10">
<![CDATA[
entry:104 %zext_ln41_17 = zext i10 %window_adjust_1_0_3_load

]]></Node>
<StgValue><ssdm name="zext_ln41_17"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="10" op_0_bw="10">
<![CDATA[
entry:105 %window_adjust_1_2_3_load = load i10 %window_adjust_1_2_3

]]></Node>
<StgValue><ssdm name="window_adjust_1_2_3_load"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="11" op_0_bw="10">
<![CDATA[
entry:106 %zext_ln41_18 = zext i10 %window_adjust_1_2_3_load

]]></Node>
<StgValue><ssdm name="zext_ln41_18"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="10" op_0_bw="10">
<![CDATA[
entry:107 %window_adjust_2_0_3_load = load i10 %window_adjust_2_0_3

]]></Node>
<StgValue><ssdm name="window_adjust_2_0_3_load"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="12" op_0_bw="10">
<![CDATA[
entry:108 %window_adjust_2_0_3_load_cast_i = zext i10 %window_adjust_2_0_3_load

]]></Node>
<StgValue><ssdm name="window_adjust_2_0_3_load_cast_i"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:109 %tmp89_i = sub i11 %zext_ln41_18, i11 %zext_ln41_17

]]></Node>
<StgValue><ssdm name="tmp89_i"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln44_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="9" op_0_bw="11">
<![CDATA[
entry:110 %empty_27 = trunc i11 %tmp89_i

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="12" op_0_bw="12" op_1_bw="11" op_2_bw="1">
<![CDATA[
entry:111 %tmp_3 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %tmp89_i, i1 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln44_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
entry:112 %tmp_3_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %empty_27, i1 0

]]></Node>
<StgValue><ssdm name="tmp_3_cast"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="13" op_0_bw="12">
<![CDATA[
entry:113 %sext_ln41_13 = sext i12 %tmp_3

]]></Node>
<StgValue><ssdm name="sext_ln41_13"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:114 %sub_ln41_6 = sub i11 %zext_ln41_16, i11 %zext_ln41_15

]]></Node>
<StgValue><ssdm name="sub_ln41_6"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="12" op_0_bw="11">
<![CDATA[
entry:115 %sext_ln41_6 = sext i11 %sub_ln41_6

]]></Node>
<StgValue><ssdm name="sext_ln41_6"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:116 %sub_ln41_7 = sub i12 %sext_ln41_6, i12 %window_adjust_2_0_3_load_cast_i

]]></Node>
<StgValue><ssdm name="sub_ln41_7"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="10" op_0_bw="10">
<![CDATA[
entry:117 %window_adjust_2_2_3_load = load i10 %window_adjust_2_2_3

]]></Node>
<StgValue><ssdm name="window_adjust_2_2_3_load"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="12" op_0_bw="10">
<![CDATA[
entry:118 %zext_ln41_19 = zext i10 %window_adjust_2_2_3_load

]]></Node>
<StgValue><ssdm name="zext_ln41_19"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:119 %add_ln41_6 = add i12 %sub_ln41_7, i12 %zext_ln41_19

]]></Node>
<StgValue><ssdm name="add_ln41_6"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln44_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="10" op_0_bw="12">
<![CDATA[
entry:120 %trunc_ln41_3 = trunc i12 %add_ln41_6

]]></Node>
<StgValue><ssdm name="trunc_ln41_3"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="13" op_0_bw="12">
<![CDATA[
entry:121 %sext_ln41_15 = sext i12 %add_ln41_6

]]></Node>
<StgValue><ssdm name="sext_ln41_15"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln44_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:122 %add_ln44_3 = add i10 %trunc_ln41_3, i10 %tmp_3_cast

]]></Node>
<StgValue><ssdm name="add_ln44_3"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:123 %add_ln41_7 = add i13 %sext_ln41_15, i13 %sext_ln41_13

]]></Node>
<StgValue><ssdm name="add_ln41_7"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="13">
<![CDATA[
entry:124 %sext_ln44_10 = sext i13 %add_ln41_7

]]></Node>
<StgValue><ssdm name="sext_ln44_10"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:125 %tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sext_ln44_10, i32 31

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="3" op_0_bw="3" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:126 %tmp_15 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %add_ln41_7, i32 10, i32 12

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:127 %icmp_ln46_3 = icmp_sgt  i3 %tmp_15, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln46_3"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln44_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:128 %xor_ln44_3 = xor i1 %tmp_14, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln44_3"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln44_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:129 %select_ln44_11 = select i1 %xor_ln44_3, i10 1023, i10 0

]]></Node>
<StgValue><ssdm name="select_ln44_11"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:130 %or_ln44_3 = or i1 %tmp_14, i1 %icmp_ln46_3

]]></Node>
<StgValue><ssdm name="or_ln44_3"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:131 %select_ln44_3 = select i1 %or_ln44_3, i10 %select_ln44_11, i10 %add_ln44_3

]]></Node>
<StgValue><ssdm name="select_ln44_3"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="10" op_0_bw="10">
<![CDATA[
entry:132 %window_adjust_0_0_4_load = load i10 %window_adjust_0_0_4

]]></Node>
<StgValue><ssdm name="window_adjust_0_0_4_load"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="11" op_0_bw="10">
<![CDATA[
entry:133 %zext_ln41_20 = zext i10 %window_adjust_0_0_4_load

]]></Node>
<StgValue><ssdm name="zext_ln41_20"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="10" op_0_bw="10">
<![CDATA[
entry:134 %window_adjust_0_2_4_load = load i10 %window_adjust_0_2_4

]]></Node>
<StgValue><ssdm name="window_adjust_0_2_4_load"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="11" op_0_bw="10">
<![CDATA[
entry:135 %zext_ln41_21 = zext i10 %window_adjust_0_2_4_load

]]></Node>
<StgValue><ssdm name="zext_ln41_21"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="10" op_0_bw="10">
<![CDATA[
entry:136 %window_adjust_1_0_4_load = load i10 %window_adjust_1_0_4

]]></Node>
<StgValue><ssdm name="window_adjust_1_0_4_load"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="11" op_0_bw="10">
<![CDATA[
entry:137 %zext_ln41_22 = zext i10 %window_adjust_1_0_4_load

]]></Node>
<StgValue><ssdm name="zext_ln41_22"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="10" op_0_bw="10">
<![CDATA[
entry:138 %window_adjust_1_2_4_load = load i10 %window_adjust_1_2_4

]]></Node>
<StgValue><ssdm name="window_adjust_1_2_4_load"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="11" op_0_bw="10">
<![CDATA[
entry:139 %zext_ln41_23 = zext i10 %window_adjust_1_2_4_load

]]></Node>
<StgValue><ssdm name="zext_ln41_23"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="10" op_0_bw="10">
<![CDATA[
entry:140 %window_adjust_2_0_4_load = load i10 %window_adjust_2_0_4

]]></Node>
<StgValue><ssdm name="window_adjust_2_0_4_load"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="12" op_0_bw="10">
<![CDATA[
entry:141 %window_adjust_2_0_4_load_cast_i = zext i10 %window_adjust_2_0_4_load

]]></Node>
<StgValue><ssdm name="window_adjust_2_0_4_load_cast_i"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:142 %tmp92_i = sub i11 %zext_ln41_23, i11 %zext_ln41_22

]]></Node>
<StgValue><ssdm name="tmp92_i"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln44_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="9" op_0_bw="11">
<![CDATA[
entry:143 %empty_28 = trunc i11 %tmp92_i

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="12" op_0_bw="12" op_1_bw="11" op_2_bw="1">
<![CDATA[
entry:144 %tmp_4 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %tmp92_i, i1 0

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln44_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
entry:145 %tmp_4_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %empty_28, i1 0

]]></Node>
<StgValue><ssdm name="tmp_4_cast"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="13" op_0_bw="12">
<![CDATA[
entry:146 %sext_ln41_16 = sext i12 %tmp_4

]]></Node>
<StgValue><ssdm name="sext_ln41_16"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:147 %sub_ln41_8 = sub i11 %zext_ln41_21, i11 %zext_ln41_20

]]></Node>
<StgValue><ssdm name="sub_ln41_8"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="12" op_0_bw="11">
<![CDATA[
entry:148 %sext_ln41_8 = sext i11 %sub_ln41_8

]]></Node>
<StgValue><ssdm name="sext_ln41_8"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:149 %sub_ln41_9 = sub i12 %sext_ln41_8, i12 %window_adjust_2_0_4_load_cast_i

]]></Node>
<StgValue><ssdm name="sub_ln41_9"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="10" op_0_bw="10">
<![CDATA[
entry:150 %window_adjust_2_2_4_load = load i10 %window_adjust_2_2_4

]]></Node>
<StgValue><ssdm name="window_adjust_2_2_4_load"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="12" op_0_bw="10">
<![CDATA[
entry:151 %zext_ln41_24 = zext i10 %window_adjust_2_2_4_load

]]></Node>
<StgValue><ssdm name="zext_ln41_24"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:152 %add_ln41_8 = add i12 %sub_ln41_9, i12 %zext_ln41_24

]]></Node>
<StgValue><ssdm name="add_ln41_8"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln44_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="10" op_0_bw="12">
<![CDATA[
entry:153 %trunc_ln41_4 = trunc i12 %add_ln41_8

]]></Node>
<StgValue><ssdm name="trunc_ln41_4"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="13" op_0_bw="12">
<![CDATA[
entry:154 %sext_ln41_17 = sext i12 %add_ln41_8

]]></Node>
<StgValue><ssdm name="sext_ln41_17"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln44_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:155 %add_ln44_4 = add i10 %trunc_ln41_4, i10 %tmp_4_cast

]]></Node>
<StgValue><ssdm name="add_ln44_4"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:156 %add_ln41_9 = add i13 %sext_ln41_17, i13 %sext_ln41_16

]]></Node>
<StgValue><ssdm name="add_ln41_9"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="13">
<![CDATA[
entry:157 %sext_ln44_11 = sext i13 %add_ln41_9

]]></Node>
<StgValue><ssdm name="sext_ln44_11"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:158 %tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sext_ln44_11, i32 31

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="3" op_0_bw="3" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:159 %tmp_17 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %add_ln41_9, i32 10, i32 12

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:160 %icmp_ln46_4 = icmp_sgt  i3 %tmp_17, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln46_4"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln44_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:161 %xor_ln44_4 = xor i1 %tmp_16, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln44_4"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln44_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:162 %select_ln44_12 = select i1 %xor_ln44_4, i10 1023, i10 0

]]></Node>
<StgValue><ssdm name="select_ln44_12"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:163 %or_ln44_4 = or i1 %tmp_16, i1 %icmp_ln46_4

]]></Node>
<StgValue><ssdm name="or_ln44_4"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:164 %select_ln44_4 = select i1 %or_ln44_4, i10 %select_ln44_12, i10 %add_ln44_4

]]></Node>
<StgValue><ssdm name="select_ln44_4"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="10" op_0_bw="10">
<![CDATA[
entry:165 %window_adjust_0_0_5_load = load i10 %window_adjust_0_0_5

]]></Node>
<StgValue><ssdm name="window_adjust_0_0_5_load"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="11" op_0_bw="10">
<![CDATA[
entry:166 %zext_ln41_25 = zext i10 %window_adjust_0_0_5_load

]]></Node>
<StgValue><ssdm name="zext_ln41_25"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="10" op_0_bw="10">
<![CDATA[
entry:167 %window_adjust_0_2_5_load = load i10 %window_adjust_0_2_5

]]></Node>
<StgValue><ssdm name="window_adjust_0_2_5_load"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="11" op_0_bw="10">
<![CDATA[
entry:168 %zext_ln41_26 = zext i10 %window_adjust_0_2_5_load

]]></Node>
<StgValue><ssdm name="zext_ln41_26"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="10" op_0_bw="10">
<![CDATA[
entry:169 %window_adjust_1_0_5_load = load i10 %window_adjust_1_0_5

]]></Node>
<StgValue><ssdm name="window_adjust_1_0_5_load"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="11" op_0_bw="10">
<![CDATA[
entry:170 %zext_ln41_27 = zext i10 %window_adjust_1_0_5_load

]]></Node>
<StgValue><ssdm name="zext_ln41_27"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="10" op_0_bw="10">
<![CDATA[
entry:171 %window_adjust_1_2_5_load = load i10 %window_adjust_1_2_5

]]></Node>
<StgValue><ssdm name="window_adjust_1_2_5_load"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="11" op_0_bw="10">
<![CDATA[
entry:172 %zext_ln41_28 = zext i10 %window_adjust_1_2_5_load

]]></Node>
<StgValue><ssdm name="zext_ln41_28"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="10" op_0_bw="10">
<![CDATA[
entry:173 %window_adjust_2_0_5_load = load i10 %window_adjust_2_0_5

]]></Node>
<StgValue><ssdm name="window_adjust_2_0_5_load"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="12" op_0_bw="10">
<![CDATA[
entry:174 %window_adjust_2_0_5_load_cast_i = zext i10 %window_adjust_2_0_5_load

]]></Node>
<StgValue><ssdm name="window_adjust_2_0_5_load_cast_i"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:175 %tmp95_i = sub i11 %zext_ln41_28, i11 %zext_ln41_27

]]></Node>
<StgValue><ssdm name="tmp95_i"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln44_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="9" op_0_bw="11">
<![CDATA[
entry:176 %empty_29 = trunc i11 %tmp95_i

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="12" op_0_bw="12" op_1_bw="11" op_2_bw="1">
<![CDATA[
entry:177 %tmp_5 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %tmp95_i, i1 0

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln44_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
entry:178 %tmp_5_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %empty_29, i1 0

]]></Node>
<StgValue><ssdm name="tmp_5_cast"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="13" op_0_bw="12">
<![CDATA[
entry:179 %sext_ln41_18 = sext i12 %tmp_5

]]></Node>
<StgValue><ssdm name="sext_ln41_18"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:180 %sub_ln41_10 = sub i11 %zext_ln41_26, i11 %zext_ln41_25

]]></Node>
<StgValue><ssdm name="sub_ln41_10"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="12" op_0_bw="11">
<![CDATA[
entry:181 %sext_ln41_10 = sext i11 %sub_ln41_10

]]></Node>
<StgValue><ssdm name="sext_ln41_10"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:182 %sub_ln41_11 = sub i12 %sext_ln41_10, i12 %window_adjust_2_0_5_load_cast_i

]]></Node>
<StgValue><ssdm name="sub_ln41_11"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="10" op_0_bw="10">
<![CDATA[
entry:183 %window_adjust_2_2_5_load = load i10 %window_adjust_2_2_5

]]></Node>
<StgValue><ssdm name="window_adjust_2_2_5_load"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="12" op_0_bw="10">
<![CDATA[
entry:184 %zext_ln41_29 = zext i10 %window_adjust_2_2_5_load

]]></Node>
<StgValue><ssdm name="zext_ln41_29"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:185 %add_ln41_10 = add i12 %sub_ln41_11, i12 %zext_ln41_29

]]></Node>
<StgValue><ssdm name="add_ln41_10"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln44_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="10" op_0_bw="12">
<![CDATA[
entry:186 %trunc_ln41_5 = trunc i12 %add_ln41_10

]]></Node>
<StgValue><ssdm name="trunc_ln41_5"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="13" op_0_bw="12">
<![CDATA[
entry:187 %sext_ln41_19 = sext i12 %add_ln41_10

]]></Node>
<StgValue><ssdm name="sext_ln41_19"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln44_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:188 %add_ln44_5 = add i10 %trunc_ln41_5, i10 %tmp_5_cast

]]></Node>
<StgValue><ssdm name="add_ln44_5"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:189 %add_ln41_11 = add i13 %sext_ln41_19, i13 %sext_ln41_18

]]></Node>
<StgValue><ssdm name="add_ln41_11"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="13">
<![CDATA[
entry:190 %sext_ln44_12 = sext i13 %add_ln41_11

]]></Node>
<StgValue><ssdm name="sext_ln44_12"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:191 %tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sext_ln44_12, i32 31

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="3" op_0_bw="3" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:192 %tmp_19 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %add_ln41_11, i32 10, i32 12

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:193 %icmp_ln46_5 = icmp_sgt  i3 %tmp_19, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln46_5"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln44_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:194 %xor_ln44_5 = xor i1 %tmp_18, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln44_5"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln44_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:195 %select_ln44_13 = select i1 %xor_ln44_5, i10 1023, i10 0

]]></Node>
<StgValue><ssdm name="select_ln44_13"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:196 %or_ln44_5 = or i1 %tmp_18, i1 %icmp_ln46_5

]]></Node>
<StgValue><ssdm name="or_ln44_5"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:197 %select_ln44_5 = select i1 %or_ln44_5, i10 %select_ln44_13, i10 %add_ln44_5

]]></Node>
<StgValue><ssdm name="select_ln44_5"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="10" op_0_bw="10">
<![CDATA[
entry:198 %window_adjust_0_0_6_load = load i10 %window_adjust_0_0_6

]]></Node>
<StgValue><ssdm name="window_adjust_0_0_6_load"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="11" op_0_bw="10">
<![CDATA[
entry:199 %zext_ln41_30 = zext i10 %window_adjust_0_0_6_load

]]></Node>
<StgValue><ssdm name="zext_ln41_30"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="10" op_0_bw="10">
<![CDATA[
entry:200 %window_adjust_0_2_6_load = load i10 %window_adjust_0_2_6

]]></Node>
<StgValue><ssdm name="window_adjust_0_2_6_load"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="11" op_0_bw="10">
<![CDATA[
entry:201 %zext_ln41_31 = zext i10 %window_adjust_0_2_6_load

]]></Node>
<StgValue><ssdm name="zext_ln41_31"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="10" op_0_bw="10">
<![CDATA[
entry:202 %window_adjust_1_0_6_load = load i10 %window_adjust_1_0_6

]]></Node>
<StgValue><ssdm name="window_adjust_1_0_6_load"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="11" op_0_bw="10">
<![CDATA[
entry:203 %zext_ln41_32 = zext i10 %window_adjust_1_0_6_load

]]></Node>
<StgValue><ssdm name="zext_ln41_32"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="10" op_0_bw="10">
<![CDATA[
entry:204 %window_adjust_1_2_6_load = load i10 %window_adjust_1_2_6

]]></Node>
<StgValue><ssdm name="window_adjust_1_2_6_load"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="11" op_0_bw="10">
<![CDATA[
entry:205 %zext_ln41_33 = zext i10 %window_adjust_1_2_6_load

]]></Node>
<StgValue><ssdm name="zext_ln41_33"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="10" op_0_bw="10">
<![CDATA[
entry:206 %window_adjust_2_0_6_load = load i10 %window_adjust_2_0_6

]]></Node>
<StgValue><ssdm name="window_adjust_2_0_6_load"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="12" op_0_bw="10">
<![CDATA[
entry:207 %window_adjust_2_0_6_load_cast_i = zext i10 %window_adjust_2_0_6_load

]]></Node>
<StgValue><ssdm name="window_adjust_2_0_6_load_cast_i"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:208 %tmp98_i = sub i11 %zext_ln41_33, i11 %zext_ln41_32

]]></Node>
<StgValue><ssdm name="tmp98_i"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln44_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="9" op_0_bw="11">
<![CDATA[
entry:209 %empty_30 = trunc i11 %tmp98_i

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="12" op_0_bw="12" op_1_bw="11" op_2_bw="1">
<![CDATA[
entry:210 %tmp_6 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %tmp98_i, i1 0

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln44_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
entry:211 %tmp_6_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %empty_30, i1 0

]]></Node>
<StgValue><ssdm name="tmp_6_cast"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="13" op_0_bw="12">
<![CDATA[
entry:212 %sext_ln41_20 = sext i12 %tmp_6

]]></Node>
<StgValue><ssdm name="sext_ln41_20"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:213 %sub_ln41_12 = sub i11 %zext_ln41_31, i11 %zext_ln41_30

]]></Node>
<StgValue><ssdm name="sub_ln41_12"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="12" op_0_bw="11">
<![CDATA[
entry:214 %sext_ln41_12 = sext i11 %sub_ln41_12

]]></Node>
<StgValue><ssdm name="sext_ln41_12"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:215 %sub_ln41_13 = sub i12 %sext_ln41_12, i12 %window_adjust_2_0_6_load_cast_i

]]></Node>
<StgValue><ssdm name="sub_ln41_13"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="10" op_0_bw="10">
<![CDATA[
entry:216 %window_adjust_2_2_6_load = load i10 %window_adjust_2_2_6

]]></Node>
<StgValue><ssdm name="window_adjust_2_2_6_load"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="12" op_0_bw="10">
<![CDATA[
entry:217 %zext_ln41_34 = zext i10 %window_adjust_2_2_6_load

]]></Node>
<StgValue><ssdm name="zext_ln41_34"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:218 %add_ln41_12 = add i12 %sub_ln41_13, i12 %zext_ln41_34

]]></Node>
<StgValue><ssdm name="add_ln41_12"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln44_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="10" op_0_bw="12">
<![CDATA[
entry:219 %trunc_ln41_6 = trunc i12 %add_ln41_12

]]></Node>
<StgValue><ssdm name="trunc_ln41_6"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="13" op_0_bw="12">
<![CDATA[
entry:220 %sext_ln41_21 = sext i12 %add_ln41_12

]]></Node>
<StgValue><ssdm name="sext_ln41_21"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln44_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:221 %add_ln44_6 = add i10 %trunc_ln41_6, i10 %tmp_6_cast

]]></Node>
<StgValue><ssdm name="add_ln44_6"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:222 %add_ln41_13 = add i13 %sext_ln41_21, i13 %sext_ln41_20

]]></Node>
<StgValue><ssdm name="add_ln41_13"/></StgValue>
</operation>

<operation id="225" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="13">
<![CDATA[
entry:223 %sext_ln44_13 = sext i13 %add_ln41_13

]]></Node>
<StgValue><ssdm name="sext_ln44_13"/></StgValue>
</operation>

<operation id="226" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:224 %tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sext_ln44_13, i32 31

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="227" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="3" op_0_bw="3" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:225 %tmp_21 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %add_ln41_13, i32 10, i32 12

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="228" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:226 %icmp_ln46_6 = icmp_sgt  i3 %tmp_21, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln46_6"/></StgValue>
</operation>

<operation id="229" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln44_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:227 %xor_ln44_6 = xor i1 %tmp_20, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln44_6"/></StgValue>
</operation>

<operation id="230" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln44_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:228 %select_ln44_14 = select i1 %xor_ln44_6, i10 1023, i10 0

]]></Node>
<StgValue><ssdm name="select_ln44_14"/></StgValue>
</operation>

<operation id="231" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:229 %or_ln44_6 = or i1 %tmp_20, i1 %icmp_ln46_6

]]></Node>
<StgValue><ssdm name="or_ln44_6"/></StgValue>
</operation>

<operation id="232" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:230 %select_ln44_6 = select i1 %or_ln44_6, i10 %select_ln44_14, i10 %add_ln44_6

]]></Node>
<StgValue><ssdm name="select_ln44_6"/></StgValue>
</operation>

<operation id="233" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="10" op_0_bw="10">
<![CDATA[
entry:231 %window_adjust_0_0_7_load = load i10 %window_adjust_0_0_7

]]></Node>
<StgValue><ssdm name="window_adjust_0_0_7_load"/></StgValue>
</operation>

<operation id="234" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="11" op_0_bw="10">
<![CDATA[
entry:232 %zext_ln41_35 = zext i10 %window_adjust_0_0_7_load

]]></Node>
<StgValue><ssdm name="zext_ln41_35"/></StgValue>
</operation>

<operation id="235" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="10" op_0_bw="10">
<![CDATA[
entry:233 %window_adjust_0_2_7_load = load i10 %window_adjust_0_2_7

]]></Node>
<StgValue><ssdm name="window_adjust_0_2_7_load"/></StgValue>
</operation>

<operation id="236" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="11" op_0_bw="10">
<![CDATA[
entry:234 %zext_ln41_36 = zext i10 %window_adjust_0_2_7_load

]]></Node>
<StgValue><ssdm name="zext_ln41_36"/></StgValue>
</operation>

<operation id="237" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="10" op_0_bw="10">
<![CDATA[
entry:235 %window_adjust_1_0_7_load = load i10 %window_adjust_1_0_7

]]></Node>
<StgValue><ssdm name="window_adjust_1_0_7_load"/></StgValue>
</operation>

<operation id="238" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="11" op_0_bw="10">
<![CDATA[
entry:236 %zext_ln41_37 = zext i10 %window_adjust_1_0_7_load

]]></Node>
<StgValue><ssdm name="zext_ln41_37"/></StgValue>
</operation>

<operation id="239" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="10" op_0_bw="10">
<![CDATA[
entry:237 %window_adjust_1_2_7_load = load i10 %window_adjust_1_2_7

]]></Node>
<StgValue><ssdm name="window_adjust_1_2_7_load"/></StgValue>
</operation>

<operation id="240" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="11" op_0_bw="10">
<![CDATA[
entry:238 %zext_ln41_38 = zext i10 %window_adjust_1_2_7_load

]]></Node>
<StgValue><ssdm name="zext_ln41_38"/></StgValue>
</operation>

<operation id="241" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="10" op_0_bw="10">
<![CDATA[
entry:239 %window_adjust_2_0_7_load = load i10 %window_adjust_2_0_7

]]></Node>
<StgValue><ssdm name="window_adjust_2_0_7_load"/></StgValue>
</operation>

<operation id="242" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="12" op_0_bw="10">
<![CDATA[
entry:240 %window_adjust_2_0_7_load_cast_i = zext i10 %window_adjust_2_0_7_load

]]></Node>
<StgValue><ssdm name="window_adjust_2_0_7_load_cast_i"/></StgValue>
</operation>

<operation id="243" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:241 %tmp101_i = sub i11 %zext_ln41_38, i11 %zext_ln41_37

]]></Node>
<StgValue><ssdm name="tmp101_i"/></StgValue>
</operation>

<operation id="244" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln44_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="9" op_0_bw="11">
<![CDATA[
entry:242 %empty_31 = trunc i11 %tmp101_i

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="245" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="12" op_0_bw="12" op_1_bw="11" op_2_bw="1">
<![CDATA[
entry:243 %tmp_7 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %tmp101_i, i1 0

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="246" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln44_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
entry:244 %tmp_7_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %empty_31, i1 0

]]></Node>
<StgValue><ssdm name="tmp_7_cast"/></StgValue>
</operation>

<operation id="247" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="13" op_0_bw="12">
<![CDATA[
entry:245 %sext_ln41_22 = sext i12 %tmp_7

]]></Node>
<StgValue><ssdm name="sext_ln41_22"/></StgValue>
</operation>

<operation id="248" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:246 %sub_ln41_14 = sub i11 %zext_ln41_36, i11 %zext_ln41_35

]]></Node>
<StgValue><ssdm name="sub_ln41_14"/></StgValue>
</operation>

<operation id="249" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="12" op_0_bw="11">
<![CDATA[
entry:247 %sext_ln41_14 = sext i11 %sub_ln41_14

]]></Node>
<StgValue><ssdm name="sext_ln41_14"/></StgValue>
</operation>

<operation id="250" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:248 %sub_ln41_15 = sub i12 %sext_ln41_14, i12 %window_adjust_2_0_7_load_cast_i

]]></Node>
<StgValue><ssdm name="sub_ln41_15"/></StgValue>
</operation>

<operation id="251" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="10" op_0_bw="10">
<![CDATA[
entry:249 %window_adjust_2_2_7_load = load i10 %window_adjust_2_2_7

]]></Node>
<StgValue><ssdm name="window_adjust_2_2_7_load"/></StgValue>
</operation>

<operation id="252" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="12" op_0_bw="10">
<![CDATA[
entry:250 %zext_ln41_39 = zext i10 %window_adjust_2_2_7_load

]]></Node>
<StgValue><ssdm name="zext_ln41_39"/></StgValue>
</operation>

<operation id="253" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:251 %add_ln41_14 = add i12 %sub_ln41_15, i12 %zext_ln41_39

]]></Node>
<StgValue><ssdm name="add_ln41_14"/></StgValue>
</operation>

<operation id="254" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln44_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="10" op_0_bw="12">
<![CDATA[
entry:252 %trunc_ln41_7 = trunc i12 %add_ln41_14

]]></Node>
<StgValue><ssdm name="trunc_ln41_7"/></StgValue>
</operation>

<operation id="255" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="13" op_0_bw="12">
<![CDATA[
entry:253 %sext_ln41_23 = sext i12 %add_ln41_14

]]></Node>
<StgValue><ssdm name="sext_ln41_23"/></StgValue>
</operation>

<operation id="256" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln44_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:254 %add_ln44_7 = add i10 %trunc_ln41_7, i10 %tmp_7_cast

]]></Node>
<StgValue><ssdm name="add_ln44_7"/></StgValue>
</operation>

<operation id="257" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:255 %add_ln41_15 = add i13 %sext_ln41_23, i13 %sext_ln41_22

]]></Node>
<StgValue><ssdm name="add_ln41_15"/></StgValue>
</operation>

<operation id="258" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="13">
<![CDATA[
entry:256 %sext_ln44_14 = sext i13 %add_ln41_15

]]></Node>
<StgValue><ssdm name="sext_ln44_14"/></StgValue>
</operation>

<operation id="259" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:257 %tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sext_ln44_14, i32 31

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="260" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="3" op_0_bw="3" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:258 %tmp_23 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %add_ln41_15, i32 10, i32 12

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="261" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:259 %icmp_ln46_7 = icmp_sgt  i3 %tmp_23, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln46_7"/></StgValue>
</operation>

<operation id="262" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln44_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:260 %xor_ln44_7 = xor i1 %tmp_22, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln44_7"/></StgValue>
</operation>

<operation id="263" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln44_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:261 %select_ln44_15 = select i1 %xor_ln44_7, i10 1023, i10 0

]]></Node>
<StgValue><ssdm name="select_ln44_15"/></StgValue>
</operation>

<operation id="264" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:262 %or_ln44_7 = or i1 %tmp_22, i1 %icmp_ln46_7

]]></Node>
<StgValue><ssdm name="or_ln44_7"/></StgValue>
</operation>

<operation id="265" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:263 %select_ln44_7 = select i1 %or_ln44_7, i10 %select_ln44_15, i10 %add_ln44_7

]]></Node>
<StgValue><ssdm name="select_ln44_7"/></StgValue>
</operation>

<operation id="266" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="80" op_0_bw="80" op_1_bw="10" op_2_bw="10" op_3_bw="10" op_4_bw="10" op_5_bw="10" op_6_bw="10" op_7_bw="10" op_8_bw="10">
<![CDATA[
entry:264 %data_out = bitconcatenate i80 @_ssdm_op_BitConcatenate.i80.i10.i10.i10.i10.i10.i10.i10.i10, i10 %select_ln44, i10 %select_ln44_1, i10 %select_ln44_2, i10 %select_ln44_3, i10 %select_ln44_4, i10 %select_ln44_5, i10 %select_ln44_6, i10 %select_ln44_7

]]></Node>
<StgValue><ssdm name="data_out"/></StgValue>
</operation>

<operation id="267" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="80">
<![CDATA[
entry:265 %ret_ln41 = ret i80 %data_out

]]></Node>
<StgValue><ssdm name="ret_ln41"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
