#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sat May 11 16:26:22 2024
# Process ID: 32680
# Current directory: C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18072 C:\Users\Pato\Desktop\Universida\2024-1\SEP\IEE2463_P1\Proyecto_1\proyecto_1.xpr
# Log file: C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/vivado.log
# Journal file: C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/vicen/OneDrive/Escritorio/Septimo Semestre/SEP/Proyecto1/proyecto_1' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/Pato/Desktop/Universida/2024-1/SEP/Ayudantias/Ayudantia 1/Zybo-Z7-Master.xdc', nor could it be found using path 'C:/Users/vicen/OneDrive/Escritorio/Septimo Semestre/SEP/Ayudantias/Ayudantia 1/Zybo-Z7-Master.xdc'.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.ip_user_files', nor could it be found using path 'C:/Users/vicen/OneDrive/Escritorio/Septimo Semestre/SEP/Proyecto1/proyecto_1/proyecto_1.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/IP_Cores'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1047.781 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/Proyecto_1_sep.bd}
Adding component instance block -- xilinx.com:ip:vio:3.0 - vio_0
Adding component instance block -- xilinx.com:ip:vio:3.0 - vio_1
Adding component instance block -- xilinx.com:user:Sel_frec:1.0 - Sel_frec_0
Adding component instance block -- xilinx.com:user:Sel_funcion:1.4 - Sel_funcion_0
Adding component instance block -- xilinx.com:user:Math:1.4 - Math_0
Adding component instance block -- xilinx.com:ip:ila:6.2 - ila_0
INFO: [xilinx.com:ip:ila:6.2-6] /ila_0: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
Adding component instance block -- xilinx.com:user:generador_f:1.0 - generador_f_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /vio_0/probe_out1(undef) and /Sel_funcion_0/reset(rst)
Successfully read diagram <Proyecto_1_sep> from BD file <C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/Proyecto_1_sep.bd>
ipx::edit_ip_in_project -upgrade true -name generador_f_v1_0_project -directory C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.tmp/generador_f_v1_0_project c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/IP_Cores/generador_f/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/pato/desktop/universida/2024-1/sep/iee2463_p1/proyecto_1/proyecto_1.tmp/generador_f_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/IP_Cores'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
current_project proyecto_1
delete_bd_objs [get_bd_nets vio_1_probe_out0] [get_bd_cells vio_1]
current_project generador_f_v1_0_project
add_files -norecurse -copy_to c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/IP_Cores/generador_f/src {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/IP_Cores/SINE_RAM_1.0/hdl/SINE_RAM_v1_0.vhd C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/IP_Cores/SINE_RAM_1.0/hdl/SINE_RAM_v1_0_S00_AXI.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/IP_Cores/generador_f/generador_f.srcs/sources_1/new/c_Sinusoide.vhd'.
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/IP_Cores/generador_f/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/IP_Cores/generador_f/src/SINE_RAM_v1_0.vhd'.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/IP_Cores/generador_f/generador_f.srcs/sources_1/new/c_Sinusoide.vhd' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/IP_Cores/generador_f/generador_f.srcs/sources_1/new/c_Sinusoide.vhd' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/IP_Cores/generador_f/generador_f.srcs/sources_1/new/c_Sinusoide.vhd'.
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/IP_Cores/generador_f/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/IP_Cores/generador_f/src/SINE_RAM_v1_0.vhd'.
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 's00_axi_aresetn'.
ipx::add_memory_map s00_axi_aresetn [ipx::current_core]
set_property slave_memory_map_ref s00_axi_aresetn [ipx::get_bus_interfaces s00_axi_aresetn -of_objects [ipx::current_core]]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project proyecto_1
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/IP_Cores'.
report_ip_status -name ip_status
current_project generador_f_v1_0_project
startgroup
current_project proyecto_1
create_bd_cell -type ip -vlnv xilinx.com:user:SINE_RAM:3 SINE_RAM_0
endgroup
set_property location {3 530 -44} [get_bd_cells SINE_RAM_0]
set_property location {1 360 -64} [get_bd_cells SINE_RAM_0]
ipx::edit_ip_in_project -upgrade true -name SINE_RAM_v3_project -directory C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.tmp/SINE_RAM_v3_project c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/IP_Cores/SINE_RAM_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/pato/desktop/universida/2024-1/sep/iee2463_p1/proyecto_1/proyecto_1.tmp/sine_ram_v3_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/IP_Cores'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
current_project generador_f_v1_0_project
update_compile_order -fileset sources_1
ipx::remove_memory_map s00_axi_aresetn [ipx::current_core]
ipx::merge_project_changes ports [ipx::current_core]
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/IP_Cores/generador_f/src/SINE_RAM_v1_0_S00_AXI.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/IP_Cores/generador_f/generador_f.srcs/sources_1/new/c_Sinusoide.vhd'.
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/IP_Cores/generador_f/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/IP_Cores/generador_f/src/SINE_RAM_v1_0.vhd'.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/IP_Cores/generador_f/src/SINE_RAM_v1_0_S00_AXI.vhd' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/IP_Cores/generador_f/src/SINE_RAM_v1_0_S00_AXI.vhd' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
CRITICAL WARNING: [IP_Flow 19-4834] IP port (s00_axi_aresetn) was removed from the interface 's00_axi_aresetn'. Please review the IP interface 's00_axi_aresetn'.
CRITICAL WARNING: [IP_Flow 19-4834] IP port (s00_axi_aclk) was removed from the interface 's00_axi_aclk'. Please review the IP interface 's00_axi_aclk'.
ERROR: [Common 17-39] 'ipx::merge_project_changes' failed due to earlier errors.
ipx::merge_project_changes ports [ipx::current_core]
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/IP_Cores/generador_f/src/SINE_RAM_v1_0_S00_AXI.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/IP_Cores/generador_f/generador_f.srcs/sources_1/new/c_Sinusoide.vhd'.
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/IP_Cores/generador_f/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/IP_Cores/generador_f/src/SINE_RAM_v1_0.vhd'.
ERROR: [Common 17-39] 'ipx::merge_project_changes' failed due to earlier errors.
ipx::remove_bus_interface s00_axi_aresetn [ipx::current_core]
ipx::remove_bus_interface s00_axi_aclk [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/IP_Cores/generador_f/src/SINE_RAM_v1_0_S00_AXI.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/IP_Cores/generador_f/generador_f.srcs/sources_1/new/c_Sinusoide.vhd'.
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/IP_Cores/generador_f/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/IP_Cores/generador_f/src/SINE_RAM_v1_0.vhd'.
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/IP_Cores/generador_f/src/SINE_RAM_v1_0_S00_AXI.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/IP_Cores/generador_f/generador_f.srcs/sources_1/new/c_Sinusoide.vhd'.
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/IP_Cores/generador_f/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/IP_Cores/generador_f/src/SINE_RAM_v1_0.vhd'.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 3 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 4 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/IP_Cores
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/IP_Cores'
current_project proyecto_1
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:generador_f:1.0 [get_ips  Proyecto_1_sep_generador_f_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/Proyecto_1_sep.bd'
INFO: [IP_Flow 19-1972] Upgraded Proyecto_1_sep_generador_f_0_0 from generador_f_v1_0 1.0 to generador_f_v1_0 1.0
WARNING: [IP_Flow 19-4697] Upgrade has added interface 's00_axi_aclk' (xilinx.com:signal:clock:1.0)
WARNING: [IP_Flow 19-4697] Upgrade has added interface 's00_axi_aresetn' (xilinx.com:signal:reset:1.0)
WARNING: [IP_Flow 19-3670] Detected external interface differences while upgrading 'Proyecto_1_sep_generador_f_0_0'.
WARNING: [IP_Flow 19-4698] Upgrade has added port 's00_axi_aclk'
WARNING: [IP_Flow 19-4698] Upgrade has added port 's00_axi_araddr'
WARNING: [IP_Flow 19-4698] Upgrade has added port 's00_axi_aresetn'
WARNING: [IP_Flow 19-4698] Upgrade has added port 's00_axi_arprot'
WARNING: [IP_Flow 19-4698] Upgrade has added port 's00_axi_arready'
WARNING: [IP_Flow 19-4698] Upgrade has added port 's00_axi_arvalid'
WARNING: [IP_Flow 19-4698] Upgrade has added port 's00_axi_awaddr'
WARNING: [IP_Flow 19-4698] Upgrade has added port 's00_axi_awprot'
WARNING: [IP_Flow 19-4698] Upgrade has added port 's00_axi_awready'
WARNING: [IP_Flow 19-4698] Upgrade has added port 's00_axi_awvalid'
WARNING: [IP_Flow 19-4698] Upgrade has added port 's00_axi_bready'
WARNING: [IP_Flow 19-4698] Upgrade has added port 's00_axi_bresp'
WARNING: [IP_Flow 19-4698] Upgrade has added port 's00_axi_bvalid'
WARNING: [IP_Flow 19-4698] Upgrade has added port 's00_axi_rdata'
WARNING: [IP_Flow 19-4698] Upgrade has added port 's00_axi_rready'
WARNING: [IP_Flow 19-4698] Upgrade has added port 's00_axi_rresp'
WARNING: [IP_Flow 19-4698] Upgrade has added port 's00_axi_rvalid'
WARNING: [IP_Flow 19-4698] Upgrade has added port 's00_axi_wdata'
WARNING: [IP_Flow 19-4698] Upgrade has added port 's00_axi_wready'
WARNING: [IP_Flow 19-4698] Upgrade has added port 's00_axi_wstrb'
WARNING: [IP_Flow 19-4698] Upgrade has added port 's00_axi_wvalid'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'Proyecto_1_sep_generador_f_0_0'. These changes may impact your design.
WARNING: [IP_Flow 19-5891] Detected address segment differences while upgrading 'Proyecto_1_sep_generador_f_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'Proyecto_1_sep_generador_f_0_0' has identified issues that may require user intervention. Please review the upgrade log 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : <C:\Users\Pato\Desktop\Universida\2024-1\SEP\IEE2463_P1\Proyecto_1\proyecto_1.srcs\sources_1\bd\Proyecto_1_sep\Proyecto_1_sep.bd> 
Wrote  : <C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ui/bd_1c9b5016.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips Proyecto_1_sep_generador_f_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/IP_Cores'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:generador_f:1.0 [get_ips  Proyecto_1_sep_generador_f_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/Proyecto_1_sep.bd'
WARNING: [IP_Flow 19-4316] Parameter 'SIN_WIDTH' is no longer present on the upgraded IP 'Proyecto_1_sep_generador_f_0_0', and cannot be set to '8'
WARNING: [IP_Flow 19-4316] Parameter 'C_S00_AXI_DATA_WIDTH' is no longer present on the upgraded IP 'Proyecto_1_sep_generador_f_0_0', and cannot be set to '32'
WARNING: [IP_Flow 19-4316] Parameter 'C_S00_AXI_ADDR_WIDTH' is no longer present on the upgraded IP 'Proyecto_1_sep_generador_f_0_0', and cannot be set to '10'
INFO: [IP_Flow 19-3422] Upgraded Proyecto_1_sep_generador_f_0_0 (generador_f_v1_0 1.0) from revision 2 to revision 4
WARNING: [IP_Flow 19-4699] Upgrade has removed interface 's00_axi_aclk'
WARNING: [IP_Flow 19-4699] Upgrade has removed interface 's00_axi_aresetn'
WARNING: [IP_Flow 19-3670] Detected external interface differences while upgrading 'Proyecto_1_sep_generador_f_0_0'.
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's00_axi_aclk'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's00_axi_araddr'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's00_axi_aresetn'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's00_axi_arprot'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's00_axi_arready'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's00_axi_arvalid'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's00_axi_awaddr'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's00_axi_awprot'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's00_axi_awready'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's00_axi_awvalid'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's00_axi_bready'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's00_axi_bresp'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's00_axi_bvalid'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's00_axi_rdata'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's00_axi_rready'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's00_axi_rresp'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's00_axi_rvalid'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's00_axi_wdata'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's00_axi_wready'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's00_axi_wstrb'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's00_axi_wvalid'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'seno_o'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'Proyecto_1_sep_generador_f_0_0'. These changes may impact your design.
WARNING: [IP_Flow 19-5891] Detected address segment differences while upgrading 'Proyecto_1_sep_generador_f_0_0'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1167] The pin 'seno_o' is not found on the upgraded version of the cell '/generador_f_0'. Its connection to the net 'RAM_test_0_seno' has been removed.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'Proyecto_1_sep_generador_f_0_0' has identified issues that may require user intervention. Please review the upgrade log 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
WARNING: [BD 41-597] NET <RAM_test_0_seno> has no source
Wrote  : <C:\Users\Pato\Desktop\Universida\2024-1\SEP\IEE2463_P1\Proyecto_1\proyecto_1.srcs\sources_1\bd\Proyecto_1_sep\Proyecto_1_sep.bd> 
Wrote  : <C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ui/bd_1c9b5016.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips Proyecto_1_sep_generador_f_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/Proyecto_1_sep.bd]
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/SINE_RAM_0/s00_axi_aclk

ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/Proyecto_1_sep.bd 
ERROR: [Common 17-39] 'generate_target' failed due to earlier errors.
connect_bd_net [get_bd_pins SINE_RAM_0/seno] [get_bd_pins Sel_funcion_0/seno]
set_property location {2 593 -66} [get_bd_cells SINE_RAM_0]
connect_bd_net [get_bd_pins SINE_RAM_0/counter] [get_bd_pins generador_f_0/sierra_o]
connect_bd_net [get_bd_ports clk] [get_bd_pins SINE_RAM_0/s00_axi_aclk]
report_ip_status -name ip_status 
set_property location {2 655 -47} [get_bd_cells SINE_RAM_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_traffic_gen:3.0 axi_traffic_gen_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_traffic_gen:3.0 axi_traffic_gen_1
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:RAM_FREC:3.0 RAM_FREC_0
endgroup
connect_bd_net [get_bd_pins RAM_FREC_0/divisor] [get_bd_pins Sel_frec_0/sw]
set_property location {0.5 30 411} [get_bd_cells RAM_FREC_0]
set_property location {1 91 241} [get_bd_cells RAM_FREC_0]
set_property location {1 -22 417} [get_bd_cells axi_traffic_gen_1]
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting range_value property on PARAM_VALUE.ATG_HLT_CH_SELECT is not allowed in procedure update_gui_for_PARAM_VALUE.TRAFFIC_PROFILE
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Extras/coe lite/addr_sin.coe' provided. It will be converted relative to IP Instance files '../../../../../Extras/coe lite/addr_sin.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Extras/coe lite/data_sin.coe' provided. It will be converted relative to IP Instance files '../../../../../Extras/coe lite/data_sin.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Extras/coe lite/mask_sin.coe' provided. It will be converted relative to IP Instance files '../../../../../Extras/coe lite/mask_sin.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Extras/coe lite/ctrl_sin.coe' provided. It will be converted relative to IP Instance files '../../../../../Extras/coe lite/ctrl_sin.coe'
set_property -dict [list CONFIG.C_ATG_SYSTEM_CMD_MAX_RETRY {2147483647} CONFIG.C_ATG_SYSTEM_INIT_DATA_MIF {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Extras/coe lite/data_sin.coe} CONFIG.C_ATG_SYSTEM_INIT_ADDR_MIF {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Extras/coe lite/addr_sin.coe} CONFIG.C_ATG_SYSTEM_INIT_MASK_MIF {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Extras/coe lite/mask_sin.coe} CONFIG.C_ATG_SYSTEM_INIT_CTRL_MIF {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Extras/coe lite/ctrl_sin.coe} CONFIG.C_ATG_MODE {AXI4-Lite} CONFIG.C_ATG_SYSINIT_MODES {System_Test} CONFIG.C_ATG_MIF_DATA_DEPTH {256}] [get_bd_cells axi_traffic_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Extras/coe lite/data_sin.coe' provided. It will be converted relative to IP Instance files '../../../../../../../Extras/coe lite/data_sin.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Extras/coe lite/addr_sin.coe' provided. It will be converted relative to IP Instance files '../../../../../../../Extras/coe lite/addr_sin.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Extras/coe lite/mask_sin.coe' provided. It will be converted relative to IP Instance files '../../../../../../../Extras/coe lite/mask_sin.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Extras/coe lite/ctrl_sin.coe' provided. It will be converted relative to IP Instance files '../../../../../../../Extras/coe lite/ctrl_sin.coe'
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting range_value property on PARAM_VALUE.ATG_HLT_CH_SELECT is not allowed in procedure update_gui_for_PARAM_VALUE.TRAFFIC_PROFILE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting range_value property on PARAM_VALUE.ATG_HLT_CH_SELECT is not allowed in procedure update_gui_for_PARAM_VALUE.TRAFFIC_PROFILE
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_traffic_gen:3.0 axi_traffic_gen_2
endgroup
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting range_value property on PARAM_VALUE.ATG_HLT_CH_SELECT is not allowed in procedure update_gui_for_PARAM_VALUE.TRAFFIC_PROFILE
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Extras/coe adv/addr_adv.coe' provided. It will be converted relative to IP Instance files '../../../../../Extras/coe adv/addr_adv.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Extras/coe adv/data_adv.coe' provided. It will be converted relative to IP Instance files '../../../../../Extras/coe adv/data_adv.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Extras/coe adv/mask_adv.coe' provided. It will be converted relative to IP Instance files '../../../../../Extras/coe adv/mask_adv.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Extras/coe adv/ctrl_adv.coe' provided. It will be converted relative to IP Instance files '../../../../../Extras/coe adv/ctrl_adv.coe'
set_property -dict [list CONFIG.C_ATG_SYSTEM_CMD_MAX_RETRY {2147483647} CONFIG.C_ATG_SYSTEM_INIT_DATA_MIF {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Extras/coe adv/data_adv.coe} CONFIG.C_ATG_SYSTEM_INIT_ADDR_MIF {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Extras/coe adv/addr_adv.coe} CONFIG.C_ATG_SYSTEM_INIT_MASK_MIF {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Extras/coe adv/mask_adv.coe} CONFIG.C_ATG_SYSTEM_INIT_CTRL_MIF {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Extras/coe adv/ctrl_adv.coe} CONFIG.C_ATG_MODE {AXI4-Lite} CONFIG.C_ATG_SYSINIT_MODES {System_Test}] [get_bd_cells axi_traffic_gen_2]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Extras/coe adv/data_adv.coe' provided. It will be converted relative to IP Instance files '../../../../../../../Extras/coe adv/data_adv.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Extras/coe adv/addr_adv.coe' provided. It will be converted relative to IP Instance files '../../../../../../../Extras/coe adv/addr_adv.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Extras/coe adv/mask_adv.coe' provided. It will be converted relative to IP Instance files '../../../../../../../Extras/coe adv/mask_adv.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Extras/coe adv/ctrl_adv.coe' provided. It will be converted relative to IP Instance files '../../../../../../../Extras/coe adv/ctrl_adv.coe'
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/axi_traffic_gen_2/M_AXI_LITE_CH1} Slave {/axi_traffic_gen_1/S_AXI} ddr_seg {Auto} intc_ip {New AXI SmartConnect} master_apm {0}}  [get_bd_intf_pins axi_traffic_gen_1/S_AXI]
Slave segment '/axi_traffic_gen_1/S_AXI/Reg0' is being assigned into address space '/axi_traffic_gen_2/Reg1' at <0x44A0_0000 [ 64K ]>.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/axi_traffic_gen_1/M_AXI} Slave {/RAM_FREC_0/S00_AXI} ddr_seg {Auto} intc_ip {New AXI SmartConnect} master_apm {0}}  [get_bd_intf_pins RAM_FREC_0/S00_AXI]
Slave segment '/RAM_FREC_0/S00_AXI/S00_AXI_mem' is being assigned into address space '/axi_traffic_gen_1/Data' at <0x7600_0000 [ 64K ]>.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/clk (100 MHz)} Clk_xbar {Auto} Master {/axi_traffic_gen_0/M_AXI_LITE_CH1} Slave {/SINE_RAM_0/S00_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins SINE_RAM_0/S00_AXI]
WARNING: [BD 41-1753] The name 'axi_traffic_gen_0_axi_periph' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
Slave segment '/SINE_RAM_0/S00_AXI/S00_AXI_reg' is being assigned into address space '/axi_traffic_gen_0/Reg1' at <0x44A0_0000 [ 64K ]>.
endgroup
regenerate_bd_layout
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_pins rst_clk_100M/ext_reset_in]
INFO: [BoardRule 102-10] create_bd_port -dir I reset_rtl_0 -type rst
INFO: [BoardRule 102-7] set_property CONFIG.POLARITY ACTIVE_LOW /reset_rtl_0
INFO: [BoardRule 102-15] connect_bd_net /reset_rtl_0 /rst_clk_100M/ext_reset_in
INFO: [BoardRule 102-19] set_property CONFIG.POLARITY ACTIVE_LOW /reset_rtl_0
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout -routing
regenerate_bd_layout
set_property CONFIG.FREQ_HZ 125000000 [get_bd_ports clk]
delete_bd_objs [get_bd_nets clk_0_1]
set_property location {-48 102} [get_bd_ports clk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {New Clocking Wizard} Freq {100} Ref_Clk0 {None} Ref_Clk1 {None} Ref_Clk2 {None}}  [get_bd_pins axi_traffic_gen_0/s_axi_aclk]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_traffic_gen_0_axi_periph/ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_traffic_gen_0_axi_periph/M00_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_traffic_gen_1/s_axi_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_traffic_gen_2/s_axi_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Clk {/clk (125 MHz)} Manual_Source {Auto}}  [get_bd_pins clk_wiz/clk_in1]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {New External Port (ACTIVE_HIGH)}}  [get_bd_pins clk_wiz/reset]
INFO: [BoardRule 102-10] create_bd_port -dir I reset_rtl_0_0 -type rst
INFO: [BoardRule 102-7] set_property CONFIG.POLARITY ACTIVE_HIGH /reset_rtl_0_0
INFO: [BoardRule 102-15] connect_bd_net /reset_rtl_0_0 /clk_wiz/reset
INFO: [BoardRule 102-19] set_property CONFIG.POLARITY ACTIVE_HIGH /reset_rtl_0_0
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins ila_0/clk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins RAM_FREC_0/s00_axi_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins rst_clk_100M/slowest_sync_clk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins Sel_frec_0/clk]
INFO: [BD 5-455] Automation on '/SINE_RAM_0/s00_axi_aclk' will not be run, since it is obsolete due to previously run automations
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins vio_0/clk]
endgroup
regenerate_bd_layout
current_project SINE_RAM_v3_project
close_project
report_ip_status -name ip_status 
delete_bd_objs [get_bd_intf_nets axi_traffic_gen_0_axi_periph_M00_AXI] [get_bd_intf_nets axi_traffic_gen_0_M_AXI_LITE_CH1] [get_bd_cells axi_traffic_gen_0_axi_periph]
set_property location {8 1930 94} [get_bd_cells axi_traffic_gen_0]
connect_bd_intf_net [get_bd_intf_pins axi_traffic_gen_0/M_AXI_LITE_CH1] [get_bd_intf_pins SINE_RAM_0/S00_AXI]
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 blk_mem_gen_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:dist_mem_gen:8.0 dist_mem_gen_0
endgroup
delete_bd_objs [get_bd_cells blk_mem_gen_0]
delete_bd_objs [get_bd_cells dist_mem_gen_0]
report_ip_status -name ip_status 
set_property location {3 712 105} [get_bd_cells axi_traffic_gen_2]
set_property location {4 1009 95} [get_bd_cells axi_smc]
set_property location {5 1226 106} [get_bd_cells axi_traffic_gen_1]
set_property location {5 1237 39} [get_bd_cells axi_traffic_gen_1]
set_property location {6 1466 66} [get_bd_cells axi_smc_1]
set_property location {12 3141 95} [get_bd_cells Math_0]
set_property location {10 2579 271} [get_bd_cells SINE_RAM_0]
set_property location {9 2284 575} [get_bd_cells axi_traffic_gen_0]
set_property location {9 2331 336} [get_bd_cells SINE_RAM_0]
set_property location {9 2246 264} [get_bd_cells SINE_RAM_0]
set_property location {9 2270 407} [get_bd_cells axi_traffic_gen_0]
regenerate_bd_layout -routing
set_property location {12 3070 582} [get_bd_cells ila_0]
regenerate_bd_layout -routing
set_property location {11 2905 230} [get_bd_cells Math_0]
set_property location {11 2869 144} [get_bd_cells Math_0]
set_property location {2796 -87} [get_bd_ports btn]
set_property location {2549 -236} [get_bd_ports sel]
regenerate_bd_layout -routing
regenerate_bd_layout -routing
regenerate_bd_layout -routing
regenerate_bd_layout -routing
set_property location {6 1420 153} [get_bd_cells vio_0]
set_property location {1 47 656} [get_bd_cells clk_wiz]
set_property location {1 80 570} [get_bd_cells clk_wiz]
set_property location {5 1216 475} [get_bd_cells axi_traffic_gen_1]
set_property location {5 1213 515} [get_bd_cells axi_traffic_gen_1]
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout
regenerate_bd_layout
set_property location {9 2222 825} [get_bd_cells axi_traffic_gen_0]
set_property location {10 2500 834} [get_bd_cells SINE_RAM_0]
set_property location {10 2541 533} [get_bd_cells Sel_funcion_0]
set_property location {10 2526 503} [get_bd_cells Sel_funcion_0]
set_property location {10 2525 454} [get_bd_cells Sel_funcion_0]
set_property location {10.5 2721 490} [get_bd_cells Sel_funcion_0]
set_property location {9.5 2289 387} [get_bd_cells generador_f_0]
regenerate_bd_layout
set_property location {11 2829 514} [get_bd_cells ila_0]
regenerate_bd_layout
set_property location {11 2852 646} [get_bd_cells Math_0]
regenerate_bd_layout -routing
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout -routing
regenerate_bd_layout -routing
regenerate_bd_layout -routing
regenerate_bd_layout
ipx::edit_ip_in_project -upgrade true -name RAM_FREC_v3_0_project -directory C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.tmp/RAM_FREC_v3_0_project c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/IP_Cores/RAM_FREC_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/pato/desktop/universida/2024-1/sep/iee2463_p1/proyecto_1/proyecto_1.tmp/ram_frec_v3_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/IP_Cores'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/IP_Cores/RAM_FREC_1.0/component.xml' ignored by IP packager.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/IP_Cores/RAM_FREC_1.0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-4300] HDL parameter 'C_S00_AXI_AWUSER_WIDTH' has its value changed from '1' to '0'.
WARNING: [IP_Flow 19-4300] HDL parameter 'C_S00_AXI_ARUSER_WIDTH' has its value changed from '1' to '0'.
WARNING: [IP_Flow 19-4300] HDL parameter 'C_S00_AXI_WUSER_WIDTH' has its value changed from '1' to '0'.
WARNING: [IP_Flow 19-4300] HDL parameter 'C_S00_AXI_RUSER_WIDTH' has its value changed from '1' to '0'.
WARNING: [IP_Flow 19-4300] HDL parameter 'C_S00_AXI_BUSER_WIDTH' has its value changed from '1' to '0'.
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/IP_Cores
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/IP_Cores'
report_ip_status -name ip_status 
upgrade_ip [get_ips  Proyecto_1_sep_RAM_FREC_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/Proyecto_1_sep.bd'
WARNING: [IP_Flow 19-4316] Parameter 'USER_NUM_MEM' is no longer present on the upgraded IP 'Proyecto_1_sep_RAM_FREC_0_0', and cannot be set to '2'
INFO: [IP_Flow 19-3422] Upgraded Proyecto_1_sep_RAM_FREC_0_0 (RAM_FREC_v3.0 3.0) from revision 1 to revision 2
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'mem_select'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'Proyecto_1_sep_RAM_FREC_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'Proyecto_1_sep_RAM_FREC_0_0' has identified issues that may require user intervention. Please review the upgrade log 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : <C:\Users\Pato\Desktop\Universida\2024-1\SEP\IEE2463_P1\Proyecto_1\proyecto_1.srcs\sources_1\bd\Proyecto_1_sep\Proyecto_1_sep.bd> 
Wrote  : <C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ui/bd_1c9b5016.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips Proyecto_1_sep_RAM_FREC_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/Proyecto_1_sep.bd]
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz clk_wiz propagate
Wrote  : <C:\Users\Pato\Desktop\Universida\2024-1\SEP\IEE2463_P1\Proyecto_1\proyecto_1.srcs\sources_1\bd\Proyecto_1_sep\Proyecto_1_sep.bd> 
VHDL Output written to : C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/synth/Proyecto_1_sep.vhd
VHDL Output written to : C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/sim/Proyecto_1_sep.vhd
VHDL Output written to : C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/hdl/Proyecto_1_sep_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block vio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Sel_frec_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Sel_funcion_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Math_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ip/Proyecto_1_sep_ila_0_0/Proyecto_1_sep_ila_0_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block generador_f_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SINE_RAM_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RAM_FREC_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_traffic_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_traffic_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_traffic_gen_2 .
Exporting to file c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ip/Proyecto_1_sep_axi_smc_0/bd_0/hw_handoff/Proyecto_1_sep_axi_smc_0.hwh
Generated Block Design Tcl file c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ip/Proyecto_1_sep_axi_smc_0/bd_0/hw_handoff/Proyecto_1_sep_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ip/Proyecto_1_sep_axi_smc_0/bd_0/synth/Proyecto_1_sep_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_100M .
Exporting to file c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ip/Proyecto_1_sep_axi_smc_1_0/bd_0/hw_handoff/Proyecto_1_sep_axi_smc_1_0.hwh
Generated Block Design Tcl file c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ip/Proyecto_1_sep_axi_smc_1_0/bd_0/hw_handoff/Proyecto_1_sep_axi_smc_1_0_bd.tcl
Generated Hardware Definition File c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ip/Proyecto_1_sep_axi_smc_1_0/bd_0/synth/Proyecto_1_sep_axi_smc_1_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz .
Exporting to file C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/hw_handoff/Proyecto_1_sep.hwh
Generated Block Design Tcl file C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/hw_handoff/Proyecto_1_sep_bd.tcl
Generated Hardware Definition File C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/synth/Proyecto_1_sep.hwdef
generate_target: Time (s): cpu = 00:00:09 ; elapsed = 00:00:37 . Memory (MB): peak = 1976.855 ; gain = 194.137
catch { config_ip_cache -export [get_ips -all Proyecto_1_sep_vio_0_0] }
catch { config_ip_cache -export [get_ips -all Proyecto_1_sep_Sel_frec_0_0] }
catch { config_ip_cache -export [get_ips -all Proyecto_1_sep_Sel_funcion_0_0] }
catch { config_ip_cache -export [get_ips -all Proyecto_1_sep_Math_0_0] }
catch { config_ip_cache -export [get_ips -all Proyecto_1_sep_ila_0_0] }
catch { config_ip_cache -export [get_ips -all Proyecto_1_sep_generador_f_0_0] }
catch { config_ip_cache -export [get_ips -all Proyecto_1_sep_SINE_RAM_0_0] }
catch { config_ip_cache -export [get_ips -all Proyecto_1_sep_RAM_FREC_0_0] }
catch { config_ip_cache -export [get_ips -all Proyecto_1_sep_axi_traffic_gen_0_0] }
catch { config_ip_cache -export [get_ips -all Proyecto_1_sep_axi_traffic_gen_1_0] }
catch { config_ip_cache -export [get_ips -all Proyecto_1_sep_axi_traffic_gen_2_0] }
catch { config_ip_cache -export [get_ips -all Proyecto_1_sep_axi_smc_0] }
catch { config_ip_cache -export [get_ips -all Proyecto_1_sep_rst_clk_100M_0] }
catch { config_ip_cache -export [get_ips -all Proyecto_1_sep_axi_smc_1_0] }
catch { config_ip_cache -export [get_ips -all Proyecto_1_sep_clk_wiz_0] }
export_ip_user_files -of_objects [get_files C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/Proyecto_1_sep.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/Proyecto_1_sep.bd]
launch_runs Proyecto_1_sep_vio_0_0_synth_1 Proyecto_1_sep_Sel_frec_0_0_synth_1 Proyecto_1_sep_Sel_funcion_0_0_synth_1 Proyecto_1_sep_Math_0_0_synth_1 Proyecto_1_sep_ila_0_0_synth_1 Proyecto_1_sep_generador_f_0_0_synth_1 Proyecto_1_sep_SINE_RAM_0_0_synth_1 Proyecto_1_sep_RAM_FREC_0_0_synth_1 Proyecto_1_sep_axi_traffic_gen_0_0_synth_1 Proyecto_1_sep_axi_traffic_gen_1_0_synth_1 Proyecto_1_sep_axi_traffic_gen_2_0_synth_1 Proyecto_1_sep_axi_smc_0_synth_1 Proyecto_1_sep_rst_clk_100M_0_synth_1 Proyecto_1_sep_axi_smc_1_0_synth_1 Proyecto_1_sep_clk_wiz_0_synth_1 -jobs 12
[Sat May 11 17:53:15 2024] Launched Proyecto_1_sep_vio_0_0_synth_1, Proyecto_1_sep_Sel_frec_0_0_synth_1, Proyecto_1_sep_Sel_funcion_0_0_synth_1, Proyecto_1_sep_Math_0_0_synth_1, Proyecto_1_sep_ila_0_0_synth_1, Proyecto_1_sep_generador_f_0_0_synth_1, Proyecto_1_sep_SINE_RAM_0_0_synth_1, Proyecto_1_sep_RAM_FREC_0_0_synth_1, Proyecto_1_sep_axi_traffic_gen_0_0_synth_1, Proyecto_1_sep_axi_traffic_gen_1_0_synth_1, Proyecto_1_sep_axi_traffic_gen_2_0_synth_1, Proyecto_1_sep_axi_smc_0_synth_1, Proyecto_1_sep_rst_clk_100M_0_synth_1, Proyecto_1_sep_axi_smc_1_0_synth_1, Proyecto_1_sep_clk_wiz_0_synth_1...
Run output will be captured here:
Proyecto_1_sep_vio_0_0_synth_1: C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/Proyecto_1_sep_vio_0_0_synth_1/runme.log
Proyecto_1_sep_Sel_frec_0_0_synth_1: C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/Proyecto_1_sep_Sel_frec_0_0_synth_1/runme.log
Proyecto_1_sep_Sel_funcion_0_0_synth_1: C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/Proyecto_1_sep_Sel_funcion_0_0_synth_1/runme.log
Proyecto_1_sep_Math_0_0_synth_1: C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/Proyecto_1_sep_Math_0_0_synth_1/runme.log
Proyecto_1_sep_ila_0_0_synth_1: C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/Proyecto_1_sep_ila_0_0_synth_1/runme.log
Proyecto_1_sep_generador_f_0_0_synth_1: C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/Proyecto_1_sep_generador_f_0_0_synth_1/runme.log
Proyecto_1_sep_SINE_RAM_0_0_synth_1: C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/Proyecto_1_sep_SINE_RAM_0_0_synth_1/runme.log
Proyecto_1_sep_RAM_FREC_0_0_synth_1: C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/Proyecto_1_sep_RAM_FREC_0_0_synth_1/runme.log
Proyecto_1_sep_axi_traffic_gen_0_0_synth_1: C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/Proyecto_1_sep_axi_traffic_gen_0_0_synth_1/runme.log
Proyecto_1_sep_axi_traffic_gen_1_0_synth_1: C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/Proyecto_1_sep_axi_traffic_gen_1_0_synth_1/runme.log
Proyecto_1_sep_axi_traffic_gen_2_0_synth_1: C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/Proyecto_1_sep_axi_traffic_gen_2_0_synth_1/runme.log
Proyecto_1_sep_axi_smc_0_synth_1: C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/Proyecto_1_sep_axi_smc_0_synth_1/runme.log
Proyecto_1_sep_rst_clk_100M_0_synth_1: C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/Proyecto_1_sep_rst_clk_100M_0_synth_1/runme.log
Proyecto_1_sep_axi_smc_1_0_synth_1: C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/Proyecto_1_sep_axi_smc_1_0_synth_1/runme.log
Proyecto_1_sep_clk_wiz_0_synth_1: C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/Proyecto_1_sep_clk_wiz_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/Proyecto_1_sep.bd] -directory C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.ip_user_files -ipstatic_source_dir C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.cache/compile_simlib/modelsim} {questa=C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.cache/compile_simlib/questa} {riviera=C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.cache/compile_simlib/riviera} {activehdl=C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
launch_runs impl_1 -jobs 15
[Sat May 11 18:02:05 2024] Launched synth_1...
Run output will be captured here: C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/synth_1/runme.log
[Sat May 11 18:02:05 2024] Launched impl_1...
Run output will be captured here: C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/impl_1/runme.log
export_ip_user_files -of_objects  [get_files {{C:/Users/Pato/Desktop/Universida/2024-1/SEP/Ayudantias/Ayudantia 1/Zybo-Z7-Master.xdc}}] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 {{C:/Users/Pato/Desktop/Universida/2024-1/SEP/Ayudantias/Ayudantia 1/Zybo-Z7-Master.xdc}}
add_files -fileset constrs_1 -norecurse C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Zybo-Z7-Master.xdc
reorder_files -fileset constrs_1 -after C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Zybo-Z7-Master.xdc C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Zybo-Z7-Master.xdc
delete_bd_objs [get_bd_nets reset_rtl_0_0_1] [get_bd_ports reset_rtl_0_0]
set_property location {270 466} [get_bd_ports reset_rtl_0]
delete_bd_objs [get_bd_nets reset_rtl_0_1] [get_bd_ports reset_rtl_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {New External Port (ACTIVE_HIGH)}}  [get_bd_pins clk_wiz/reset]
INFO: [BoardRule 102-10] create_bd_port -dir I reset_rtl_0 -type rst
INFO: [BoardRule 102-7] set_property CONFIG.POLARITY ACTIVE_HIGH /reset_rtl_0
INFO: [BoardRule 102-15] connect_bd_net /reset_rtl_0 /clk_wiz/reset
INFO: [BoardRule 102-19] set_property CONFIG.POLARITY ACTIVE_HIGH /reset_rtl_0
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_pins rst_clk_100M/ext_reset_in]
endgroup
set_property name reset_rtl [get_bd_ports reset_rtl_0]
set_property location {7 1708 320} [get_bd_cells vio_0]
connect_bd_net [get_bd_pins vio_0/probe_out1] [get_bd_pins rst_clk_100M/aux_reset_in]
WARNING: [BD 41-1731] Type mismatch between connected pins: /vio_0/probe_out1(undef) and /rst_clk_100M/aux_reset_in(rst)
delete_bd_objs [get_bd_ports reset_rtl]
delete_bd_objs [get_bd_nets vio_0_probe_out1]
connect_bd_net [get_bd_pins vio_0/probe_out0] [get_bd_pins clk_wiz/reset]
WARNING: [BD 41-1731] Type mismatch between connected pins: /vio_0/probe_out0(undef) and /clk_wiz/reset(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /vio_0/probe_out0(undef) and /rst_clk_100M/ext_reset_in(rst)
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins vio_0/probe_out0] [get_bd_pins clk_wiz/reset]'
connect_bd_net [get_bd_pins vio_0/probe_out1] [get_bd_pins Sel_funcion_0/reset]
WARNING: [BD 41-1731] Type mismatch between connected pins: /vio_0/probe_out1(undef) and /Sel_funcion_0/reset(rst)
connect_bd_net [get_bd_pins vio_0/probe_out1] [get_bd_pins clk_wiz/reset]
WARNING: [BD 41-1731] Type mismatch between connected pins: /vio_0/probe_out1(undef) and /clk_wiz/reset(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /vio_0/probe_out1(undef) and /rst_clk_100M/ext_reset_in(rst)
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout -routing
set_property location {6 1444 296} [get_bd_cells axi_traffic_gen_1]
set_property location {3 543 269} [get_bd_cells rst_clk_100M]
regenerate_bd_layout
set_property location {10 2441 237} [get_bd_cells generador_f_0]
save_bd_design
Wrote  : <C:\Users\Pato\Desktop\Universida\2024-1\SEP\IEE2463_P1\Proyecto_1\proyecto_1.srcs\sources_1\bd\Proyecto_1_sep\Proyecto_1_sep.bd> 
Wrote  : <C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ui/bd_1c9b5016.ui> 
regenerate_bd_layout
regenerate_bd_layout
set_property location {10 2409 390} [get_bd_cells axi_traffic_gen_0]
set_property location {10 2414 428} [get_bd_cells axi_traffic_gen_0]
set_property location {10 2424 448} [get_bd_cells axi_traffic_gen_0]
set_property location {10 2419 469} [get_bd_cells axi_traffic_gen_0]
set_property location {10 2418 499} [get_bd_cells axi_traffic_gen_0]
set_property location {10 2409 515} [get_bd_cells axi_traffic_gen_0]
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout -routing
regenerate_bd_layout -routing
reset_run synth_1
launch_runs impl_1 -jobs 16
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz clk_wiz propagate
Wrote  : <C:\Users\Pato\Desktop\Universida\2024-1\SEP\IEE2463_P1\Proyecto_1\proyecto_1.srcs\sources_1\bd\Proyecto_1_sep\Proyecto_1_sep.bd> 
Wrote  : <C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ui/bd_1c9b5016.ui> 
VHDL Output written to : C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/synth/Proyecto_1_sep.vhd
VHDL Output written to : C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/sim/Proyecto_1_sep.vhd
VHDL Output written to : C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/hdl/Proyecto_1_sep_wrapper.vhd
Exporting to file c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ip/Proyecto_1_sep_axi_smc_0/bd_0/hw_handoff/Proyecto_1_sep_axi_smc_0.hwh
Generated Block Design Tcl file c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ip/Proyecto_1_sep_axi_smc_0/bd_0/hw_handoff/Proyecto_1_sep_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ip/Proyecto_1_sep_axi_smc_0/bd_0/synth/Proyecto_1_sep_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
Exporting to file c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ip/Proyecto_1_sep_axi_smc_1_0/bd_0/hw_handoff/Proyecto_1_sep_axi_smc_1_0.hwh
Generated Block Design Tcl file c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ip/Proyecto_1_sep_axi_smc_1_0/bd_0/hw_handoff/Proyecto_1_sep_axi_smc_1_0_bd.tcl
Generated Hardware Definition File c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ip/Proyecto_1_sep_axi_smc_1_0/bd_0/synth/Proyecto_1_sep_axi_smc_1_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc_1 .
Exporting to file C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/hw_handoff/Proyecto_1_sep.hwh
Generated Block Design Tcl file C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/hw_handoff/Proyecto_1_sep_bd.tcl
Generated Hardware Definition File C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/synth/Proyecto_1_sep.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Proyecto_1_sep_axi_smc_0, cache-ID = 14c884f44cdd3bc4; cache size = 40.655 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Proyecto_1_sep_axi_smc_1_0, cache-ID = 2c5a92389ff7d236; cache size = 40.655 MB.
[Sat May 11 18:09:51 2024] Launched synth_1...
Run output will be captured here: C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/synth_1/runme.log
[Sat May 11 18:09:51 2024] Launched impl_1...
Run output will be captured here: C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:08 ; elapsed = 00:00:30 . Memory (MB): peak = 2723.820 ; gain = 25.699
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sat May 11 18:25:39 2024] Launched synth_1...
Run output will be captured here: C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/synth_1/runme.log
[Sat May 11 18:25:39 2024] Launched impl_1...
Run output will be captured here: C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/impl_1/runme.log
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-a7-100:part0:1.0 available at C:/Xilinx/Vivado/2020.1/data/boards/board_files/arty-a7-100/E.0/1.0/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-a7-100:part0:1.1 available at C:/Xilinx/Vivado/2020.1/data/boards/board_files/arty-a7-100/E.0/1.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-a7-35:part0:1.0 available at C:/Xilinx/Vivado/2020.1/data/boards/board_files/arty-a7-35/E.0/1.0/board.xml as part xc7a35ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-a7-35:part0:1.1 available at C:/Xilinx/Vivado/2020.1/data/boards/board_files/arty-a7-35/E.0/1.1/board.xml as part xc7a35ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.1 available at C:/Xilinx/Vivado/2020.1/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.1 available at C:/Xilinx/Vivado/2020.1/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty:part0:1.1 available at C:/Xilinx/Vivado/2020.1/data/boards/board_files/arty/C.0/board.xml as part xc7a35ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:basys3:part0:1.2 available at C:/Xilinx/Vivado/2020.1/data/boards/board_files/basys3/C.0/board.xml as part xc7a35tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2020.1/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod_a7-15t:part0:1.2 available at C:/Xilinx/Vivado/2020.1/data/boards/board_files/cmod_a7-15t/B.0/board.xml as part xc7a15tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod_a7-35t:part0:1.2 available at C:/Xilinx/Vivado/2020.1/data/boards/board_files/cmod_a7-35t/B.0/board.xml as part xc7a35tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2020.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys-a7-100t:part0:1.0 available at C:/Xilinx/Vivado/2020.1/data/boards/board_files/nexys-a7-100t/D.0/1.0/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys-a7-100t:part0:1.3 available at C:/Xilinx/Vivado/2020.1/data/boards/board_files/nexys-a7-100t/D.0/1.3/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys-a7-50t:part0:1.0 available at C:/Xilinx/Vivado/2020.1/data/boards/board_files/nexys-a7-50t/D.0/1.0/board.xml as part xc7a50ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys-a7-50t:part0:1.3 available at C:/Xilinx/Vivado/2020.1/data/boards/board_files/nexys-a7-50t/D.0/1.3/board.xml as part xc7a50ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4:part0:1.1 available at C:/Xilinx/Vivado/2020.1/data/boards/board_files/nexys4/B.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4_ddr:part0:1.1 available at C:/Xilinx/Vivado/2020.1/data/boards/board_files/nexys4_ddr/C.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys_video:part0:1.1 available at C:/Xilinx/Vivado/2020.1/data/boards/board_files/nexys_video/A.0/1.1/board.xml as part xc7a200tsbg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys_video:part0:1.2 available at C:/Xilinx/Vivado/2020.1/data/boards/board_files/nexys_video/A.0/1.2/board.xml as part xc7a200tsbg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2020.1/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:usb104-a7:part0:1.0 available at C:/Xilinx/Vivado/2020.1/data/boards/board_files/usb104-a7/B/1.0/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:usb104-a7:part0:1.1 available at C:/Xilinx/Vivado/2020.1/data/boards/board_files/usb104-a7/B/1.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:usb104-a7:part0:1.2 available at C:/Xilinx/Vivado/2020.1/data/boards/board_files/usb104-a7/B/1.2/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:usb104-a7:part0:1.3 available at C:/Xilinx/Vivado/2020.1/data/boards/board_files/usb104-a7/B/1.3/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-a7-100:part0:1.0 available at C:/Xilinx/Vivado/2020.1/data/boards/board_files/arty-a7-100/E.0/1.0/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-a7-100:part0:1.1 available at C:/Xilinx/Vivado/2020.1/data/boards/board_files/arty-a7-100/E.0/1.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-a7-35:part0:1.0 available at C:/Xilinx/Vivado/2020.1/data/boards/board_files/arty-a7-35/E.0/1.0/board.xml as part xc7a35ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-a7-35:part0:1.1 available at C:/Xilinx/Vivado/2020.1/data/boards/board_files/arty-a7-35/E.0/1.1/board.xml as part xc7a35ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.1 available at C:/Xilinx/Vivado/2020.1/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.1 available at C:/Xilinx/Vivado/2020.1/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty:part0:1.1 available at C:/Xilinx/Vivado/2020.1/data/boards/board_files/arty/C.0/board.xml as part xc7a35ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:basys3:part0:1.2 available at C:/Xilinx/Vivado/2020.1/data/boards/board_files/basys3/C.0/board.xml as part xc7a35tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2020.1/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod_a7-15t:part0:1.2 available at C:/Xilinx/Vivado/2020.1/data/boards/board_files/cmod_a7-15t/B.0/board.xml as part xc7a15tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod_a7-35t:part0:1.2 available at C:/Xilinx/Vivado/2020.1/data/boards/board_files/cmod_a7-35t/B.0/board.xml as part xc7a35tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2020.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys-a7-100t:part0:1.0 available at C:/Xilinx/Vivado/2020.1/data/boards/board_files/nexys-a7-100t/D.0/1.0/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys-a7-100t:part0:1.3 available at C:/Xilinx/Vivado/2020.1/data/boards/board_files/nexys-a7-100t/D.0/1.3/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys-a7-50t:part0:1.0 available at C:/Xilinx/Vivado/2020.1/data/boards/board_files/nexys-a7-50t/D.0/1.0/board.xml as part xc7a50ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys-a7-50t:part0:1.3 available at C:/Xilinx/Vivado/2020.1/data/boards/board_files/nexys-a7-50t/D.0/1.3/board.xml as part xc7a50ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4:part0:1.1 available at C:/Xilinx/Vivado/2020.1/data/boards/board_files/nexys4/B.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4_ddr:part0:1.1 available at C:/Xilinx/Vivado/2020.1/data/boards/board_files/nexys4_ddr/C.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys_video:part0:1.1 available at C:/Xilinx/Vivado/2020.1/data/boards/board_files/nexys_video/A.0/1.1/board.xml as part xc7a200tsbg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys_video:part0:1.2 available at C:/Xilinx/Vivado/2020.1/data/boards/board_files/nexys_video/A.0/1.2/board.xml as part xc7a200tsbg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2020.1/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:usb104-a7:part0:1.0 available at C:/Xilinx/Vivado/2020.1/data/boards/board_files/usb104-a7/B/1.0/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:usb104-a7:part0:1.1 available at C:/Xilinx/Vivado/2020.1/data/boards/board_files/usb104-a7/B/1.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:usb104-a7:part0:1.2 available at C:/Xilinx/Vivado/2020.1/data/boards/board_files/usb104-a7/B/1.2/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:usb104-a7:part0:1.3 available at C:/Xilinx/Vivado/2020.1/data/boards/board_files/usb104-a7/B/1.3/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-a7-100:part0:1.0 available at C:/Xilinx/Vivado/2020.1/data/boards/board_files/arty-a7-100/E.0/1.0/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-a7-100:part0:1.1 available at C:/Xilinx/Vivado/2020.1/data/boards/board_files/arty-a7-100/E.0/1.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-a7-35:part0:1.0 available at C:/Xilinx/Vivado/2020.1/data/boards/board_files/arty-a7-35/E.0/1.0/board.xml as part xc7a35ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-a7-35:part0:1.1 available at C:/Xilinx/Vivado/2020.1/data/boards/board_files/arty-a7-35/E.0/1.1/board.xml as part xc7a35ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.1 available at C:/Xilinx/Vivado/2020.1/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.1 available at C:/Xilinx/Vivado/2020.1/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty:part0:1.1 available at C:/Xilinx/Vivado/2020.1/data/boards/board_files/arty/C.0/board.xml as part xc7a35ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:basys3:part0:1.2 available at C:/Xilinx/Vivado/2020.1/data/boards/board_files/basys3/C.0/board.xml as part xc7a35tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2020.1/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod_a7-15t:part0:1.2 available at C:/Xilinx/Vivado/2020.1/data/boards/board_files/cmod_a7-15t/B.0/board.xml as part xc7a15tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod_a7-35t:part0:1.2 available at C:/Xilinx/Vivado/2020.1/data/boards/board_files/cmod_a7-35t/B.0/board.xml as part xc7a35tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2020.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys-a7-100t:part0:1.0 available at C:/Xilinx/Vivado/2020.1/data/boards/board_files/nexys-a7-100t/D.0/1.0/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys-a7-100t:part0:1.3 available at C:/Xilinx/Vivado/2020.1/data/boards/board_files/nexys-a7-100t/D.0/1.3/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys-a7-50t:part0:1.0 available at C:/Xilinx/Vivado/2020.1/data/boards/board_files/nexys-a7-50t/D.0/1.0/board.xml as part xc7a50ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys-a7-50t:part0:1.3 available at C:/Xilinx/Vivado/2020.1/data/boards/board_files/nexys-a7-50t/D.0/1.3/board.xml as part xc7a50ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4:part0:1.1 available at C:/Xilinx/Vivado/2020.1/data/boards/board_files/nexys4/B.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4_ddr:part0:1.1 available at C:/Xilinx/Vivado/2020.1/data/boards/board_files/nexys4_ddr/C.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys_video:part0:1.1 available at C:/Xilinx/Vivado/2020.1/data/boards/board_files/nexys_video/A.0/1.1/board.xml as part xc7a200tsbg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys_video:part0:1.2 available at C:/Xilinx/Vivado/2020.1/data/boards/board_files/nexys_video/A.0/1.2/board.xml as part xc7a200tsbg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2020.1/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:usb104-a7:part0:1.0 available at C:/Xilinx/Vivado/2020.1/data/boards/board_files/usb104-a7/B/1.0/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:usb104-a7:part0:1.1 available at C:/Xilinx/Vivado/2020.1/data/boards/board_files/usb104-a7/B/1.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:usb104-a7:part0:1.2 available at C:/Xilinx/Vivado/2020.1/data/boards/board_files/usb104-a7/B/1.2/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:usb104-a7:part0:1.3 available at C:/Xilinx/Vivado/2020.1/data/boards/board_files/usb104-a7/B/1.3/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-a7-100:part0:1.0 available at C:/Xilinx/Vivado/2020.1/data/boards/board_files/arty-a7-100/E.0/1.0/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-a7-100:part0:1.1 available at C:/Xilinx/Vivado/2020.1/data/boards/board_files/arty-a7-100/E.0/1.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-a7-35:part0:1.0 available at C:/Xilinx/Vivado/2020.1/data/boards/board_files/arty-a7-35/E.0/1.0/board.xml as part xc7a35ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-a7-35:part0:1.1 available at C:/Xilinx/Vivado/2020.1/data/boards/board_files/arty-a7-35/E.0/1.1/board.xml as part xc7a35ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.1 available at C:/Xilinx/Vivado/2020.1/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.1 available at C:/Xilinx/Vivado/2020.1/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty:part0:1.1 available at C:/Xilinx/Vivado/2020.1/data/boards/board_files/arty/C.0/board.xml as part xc7a35ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:basys3:part0:1.2 available at C:/Xilinx/Vivado/2020.1/data/boards/board_files/basys3/C.0/board.xml as part xc7a35tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2020.1/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod_a7-15t:part0:1.2 available at C:/Xilinx/Vivado/2020.1/data/boards/board_files/cmod_a7-15t/B.0/board.xml as part xc7a15tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod_a7-35t:part0:1.2 available at C:/Xilinx/Vivado/2020.1/data/boards/board_files/cmod_a7-35t/B.0/board.xml as part xc7a35tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2020.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys-a7-100t:part0:1.0 available at C:/Xilinx/Vivado/2020.1/data/boards/board_files/nexys-a7-100t/D.0/1.0/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys-a7-100t:part0:1.3 available at C:/Xilinx/Vivado/2020.1/data/boards/board_files/nexys-a7-100t/D.0/1.3/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys-a7-50t:part0:1.0 available at C:/Xilinx/Vivado/2020.1/data/boards/board_files/nexys-a7-50t/D.0/1.0/board.xml as part xc7a50ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys-a7-50t:part0:1.3 available at C:/Xilinx/Vivado/2020.1/data/boards/board_files/nexys-a7-50t/D.0/1.3/board.xml as part xc7a50ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4:part0:1.1 available at C:/Xilinx/Vivado/2020.1/data/boards/board_files/nexys4/B.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4_ddr:part0:1.1 available at C:/Xilinx/Vivado/2020.1/data/boards/board_files/nexys4_ddr/C.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys_video:part0:1.1 available at C:/Xilinx/Vivado/2020.1/data/boards/board_files/nexys_video/A.0/1.1/board.xml as part xc7a200tsbg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys_video:part0:1.2 available at C:/Xilinx/Vivado/2020.1/data/boards/board_files/nexys_video/A.0/1.2/board.xml as part xc7a200tsbg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2020.1/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:usb104-a7:part0:1.0 available at C:/Xilinx/Vivado/2020.1/data/boards/board_files/usb104-a7/B/1.0/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:usb104-a7:part0:1.1 available at C:/Xilinx/Vivado/2020.1/data/boards/board_files/usb104-a7/B/1.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:usb104-a7:part0:1.2 available at C:/Xilinx/Vivado/2020.1/data/boards/board_files/usb104-a7/B/1.2/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:usb104-a7:part0:1.3 available at C:/Xilinx/Vivado/2020.1/data/boards/board_files/usb104-a7/B/1.3/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
INFO: [Common 17-14] Message 'Board 49-26' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
set_property board_part digilentinc.com:zybo-z7-10:part0:1.2 [current_project]
WARNING: [Project 1-153] The current project device 'xc7z010iclg225-1l' does not match with the device on the 'DIGILENTINC.COM:ZYBO-Z7-10:PART0:1.2' board part. A device change to match the device on 'DIGILENTINC.COM:ZYBO-Z7-10:PART0:1.2' board part is being done. Please upgrade the IP in the project via the upgrade_ip command or by selecting Reports => Reports IP Status.
INFO: [Project 1-152] Project part set to zynq (xc7z010clg400-1)
reset_run synth_1
reset_run Proyecto_1_sep_vio_0_0_synth_1
reset_run Proyecto_1_sep_Sel_frec_0_0_synth_1
reset_run Proyecto_1_sep_Sel_funcion_0_0_synth_1
reset_run Proyecto_1_sep_Math_0_0_synth_1
reset_run Proyecto_1_sep_ila_0_0_synth_1
reset_run Proyecto_1_sep_generador_f_0_0_synth_1
reset_run Proyecto_1_sep_SINE_RAM_0_0_synth_1
reset_run Proyecto_1_sep_RAM_FREC_0_0_synth_1
reset_run Proyecto_1_sep_axi_traffic_gen_0_0_synth_1
reset_run Proyecto_1_sep_axi_traffic_gen_1_0_synth_1
reset_run Proyecto_1_sep_axi_traffic_gen_2_0_synth_1
reset_run Proyecto_1_sep_rst_clk_100M_0_synth_1
reset_run Proyecto_1_sep_clk_wiz_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Proyecto_1_sep_Math_0_0, cache-ID = 1b6d1cc8e76d6b5c; cache size = 42.671 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Proyecto_1_sep_generador_f_0_0, cache-ID = c2ccf020339547c8; cache size = 42.671 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Proyecto_1_sep_RAM_FREC_0_0, cache-ID = ff4c5fc8efcea8f9; cache size = 42.671 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Proyecto_1_sep_clk_wiz_0, cache-ID = a61bfc1c5b8de39f; cache size = 42.671 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Proyecto_1_sep_SINE_RAM_0_0, cache-ID = 2d41ee1a16dd7964; cache size = 42.671 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Proyecto_1_sep_rst_clk_100M_0, cache-ID = 9d8bc68c039f56da; cache size = 42.671 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Proyecto_1_sep_Sel_frec_0_0, cache-ID = ad01999228b4dae4; cache size = 42.671 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Proyecto_1_sep_Sel_funcion_0_0, cache-ID = 269a44a705e4af0e; cache size = 42.671 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Proyecto_1_sep_axi_smc_0, cache-ID = 14c884f44cdd3bc4; cache size = 42.671 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Proyecto_1_sep_ila_0_0, cache-ID = e5a4db10ea1e9fae; cache size = 42.671 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Proyecto_1_sep_axi_smc_1_0, cache-ID = 2c5a92389ff7d236; cache size = 42.671 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Proyecto_1_sep_axi_traffic_gen_0_0, cache-ID = fb07e9db9d5f46d6; cache size = 42.671 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Proyecto_1_sep_axi_traffic_gen_1_0, cache-ID = 274015a78707e205; cache size = 42.671 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Proyecto_1_sep_vio_0_0, cache-ID = d20156dde43b615d; cache size = 42.671 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Proyecto_1_sep_axi_traffic_gen_2_0, cache-ID = 7fdd07c12a7eb2e1; cache size = 42.671 MB.
config_ip_cache: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 3690.816 ; gain = 13.449
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ip/Proyecto_1_sep_vio_0_0/Proyecto_1_sep_vio_0_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ip/Proyecto_1_sep_Sel_frec_0_0/Proyecto_1_sep_Sel_frec_0_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ip/Proyecto_1_sep_Sel_funcion_0_0/Proyecto_1_sep_Sel_funcion_0_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ip/Proyecto_1_sep_Math_0_0/Proyecto_1_sep_Math_0_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ip/Proyecto_1_sep_ila_0_0/Proyecto_1_sep_ila_0_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ip/Proyecto_1_sep_generador_f_0_0/Proyecto_1_sep_generador_f_0_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ip/Proyecto_1_sep_SINE_RAM_0_0/Proyecto_1_sep_SINE_RAM_0_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ip/Proyecto_1_sep_RAM_FREC_0_0/Proyecto_1_sep_RAM_FREC_0_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ip/Proyecto_1_sep_axi_traffic_gen_0_0/Proyecto_1_sep_axi_traffic_gen_0_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ip/Proyecto_1_sep_axi_traffic_gen_1_0/Proyecto_1_sep_axi_traffic_gen_1_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ip/Proyecto_1_sep_axi_traffic_gen_2_0/Proyecto_1_sep_axi_traffic_gen_2_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ip/Proyecto_1_sep_axi_smc_0/Proyecto_1_sep_axi_smc_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ip/Proyecto_1_sep_rst_clk_100M_0/Proyecto_1_sep_rst_clk_100M_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ip/Proyecto_1_sep_axi_smc_1_0/Proyecto_1_sep_axi_smc_1_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ip/Proyecto_1_sep_clk_wiz_0/Proyecto_1_sep_clk_wiz_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-577] IP run Proyecto_1_sep_vio_0_0_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-577] IP run Proyecto_1_sep_Sel_frec_0_0_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-577] IP run Proyecto_1_sep_Sel_funcion_0_0_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-577] IP run Proyecto_1_sep_Math_0_0_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-577] IP run Proyecto_1_sep_ila_0_0_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-577] IP run Proyecto_1_sep_generador_f_0_0_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-577] IP run Proyecto_1_sep_SINE_RAM_0_0_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-577] IP run Proyecto_1_sep_RAM_FREC_0_0_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-577] IP run Proyecto_1_sep_axi_traffic_gen_0_0_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-577] IP run Proyecto_1_sep_axi_traffic_gen_1_0_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-577] IP run Proyecto_1_sep_axi_traffic_gen_2_0_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-577] IP run Proyecto_1_sep_rst_clk_100M_0_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-577] IP run Proyecto_1_sep_clk_wiz_0_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-576] IP 'C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ip/Proyecto_1_sep_vio_0_0/Proyecto_1_sep_vio_0_0.xci' in run Proyecto_1_sep_vio_0_0_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-576] IP 'C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ip/Proyecto_1_sep_Sel_frec_0_0/Proyecto_1_sep_Sel_frec_0_0.xci' in run Proyecto_1_sep_Sel_frec_0_0_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-576] IP 'C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ip/Proyecto_1_sep_Sel_funcion_0_0/Proyecto_1_sep_Sel_funcion_0_0.xci' in run Proyecto_1_sep_Sel_funcion_0_0_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-576] IP 'C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ip/Proyecto_1_sep_Math_0_0/Proyecto_1_sep_Math_0_0.xci' in run Proyecto_1_sep_Math_0_0_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-576] IP 'C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ip/Proyecto_1_sep_ila_0_0/Proyecto_1_sep_ila_0_0.xci' in run Proyecto_1_sep_ila_0_0_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-576] IP 'C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ip/Proyecto_1_sep_generador_f_0_0/Proyecto_1_sep_generador_f_0_0.xci' in run Proyecto_1_sep_generador_f_0_0_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-576] IP 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ip/Proyecto_1_sep_SINE_RAM_0_0/Proyecto_1_sep_SINE_RAM_0_0.xci' in run Proyecto_1_sep_SINE_RAM_0_0_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-576] IP 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ip/Proyecto_1_sep_RAM_FREC_0_0/Proyecto_1_sep_RAM_FREC_0_0.xci' in run Proyecto_1_sep_RAM_FREC_0_0_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-576] IP 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ip/Proyecto_1_sep_axi_traffic_gen_0_0/Proyecto_1_sep_axi_traffic_gen_0_0.xci' in run Proyecto_1_sep_axi_traffic_gen_0_0_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-576] IP 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ip/Proyecto_1_sep_axi_traffic_gen_1_0/Proyecto_1_sep_axi_traffic_gen_1_0.xci' in run Proyecto_1_sep_axi_traffic_gen_1_0_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-576] IP 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ip/Proyecto_1_sep_axi_traffic_gen_2_0/Proyecto_1_sep_axi_traffic_gen_2_0.xci' in run Proyecto_1_sep_axi_traffic_gen_2_0_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-576] IP 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ip/Proyecto_1_sep_rst_clk_100M_0/Proyecto_1_sep_rst_clk_100M_0.xci' in run Proyecto_1_sep_rst_clk_100M_0_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-576] IP 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ip/Proyecto_1_sep_clk_wiz_0/Proyecto_1_sep_clk_wiz_0.xci' in run Proyecto_1_sep_clk_wiz_0_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
[Sat May 11 18:30:08 2024] Launched Proyecto_1_sep_vio_0_0_synth_1, Proyecto_1_sep_Sel_frec_0_0_synth_1, Proyecto_1_sep_Sel_funcion_0_0_synth_1, Proyecto_1_sep_Math_0_0_synth_1, Proyecto_1_sep_ila_0_0_synth_1, Proyecto_1_sep_generador_f_0_0_synth_1, Proyecto_1_sep_SINE_RAM_0_0_synth_1, Proyecto_1_sep_RAM_FREC_0_0_synth_1, Proyecto_1_sep_axi_traffic_gen_0_0_synth_1, Proyecto_1_sep_axi_traffic_gen_1_0_synth_1, Proyecto_1_sep_axi_traffic_gen_2_0_synth_1, Proyecto_1_sep_rst_clk_100M_0_synth_1, Proyecto_1_sep_clk_wiz_0_synth_1, synth_1...
Run output will be captured here:
Proyecto_1_sep_vio_0_0_synth_1: C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/Proyecto_1_sep_vio_0_0_synth_1/runme.log
Proyecto_1_sep_Sel_frec_0_0_synth_1: C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/Proyecto_1_sep_Sel_frec_0_0_synth_1/runme.log
Proyecto_1_sep_Sel_funcion_0_0_synth_1: C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/Proyecto_1_sep_Sel_funcion_0_0_synth_1/runme.log
Proyecto_1_sep_Math_0_0_synth_1: C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/Proyecto_1_sep_Math_0_0_synth_1/runme.log
Proyecto_1_sep_ila_0_0_synth_1: C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/Proyecto_1_sep_ila_0_0_synth_1/runme.log
Proyecto_1_sep_generador_f_0_0_synth_1: C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/Proyecto_1_sep_generador_f_0_0_synth_1/runme.log
Proyecto_1_sep_SINE_RAM_0_0_synth_1: C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/Proyecto_1_sep_SINE_RAM_0_0_synth_1/runme.log
Proyecto_1_sep_RAM_FREC_0_0_synth_1: C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/Proyecto_1_sep_RAM_FREC_0_0_synth_1/runme.log
Proyecto_1_sep_axi_traffic_gen_0_0_synth_1: C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/Proyecto_1_sep_axi_traffic_gen_0_0_synth_1/runme.log
Proyecto_1_sep_axi_traffic_gen_1_0_synth_1: C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/Proyecto_1_sep_axi_traffic_gen_1_0_synth_1/runme.log
Proyecto_1_sep_axi_traffic_gen_2_0_synth_1: C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/Proyecto_1_sep_axi_traffic_gen_2_0_synth_1/runme.log
Proyecto_1_sep_rst_clk_100M_0_synth_1: C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/Proyecto_1_sep_rst_clk_100M_0_synth_1/runme.log
Proyecto_1_sep_clk_wiz_0_synth_1: C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/Proyecto_1_sep_clk_wiz_0_synth_1/runme.log
synth_1: C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/synth_1/runme.log
[Sat May 11 18:30:09 2024] Launched impl_1...
Run output will be captured here: C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 3690.816 ; gain = 13.449
regenerate_bd_layout -routing
delete_bd_objs [get_bd_intf_nets axi_traffic_gen_1_M_AXI] [get_bd_intf_nets axi_smc_1_M00_AXI] [get_bd_cells axi_smc_1]
connect_bd_intf_net [get_bd_intf_pins axi_traffic_gen_1/M_AXI] [get_bd_intf_pins RAM_FREC_0/S00_AXI]
regenerate_bd_layout -routing
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout -routing
set_property location {3 644 291} [get_bd_cells rst_clk_100M]
set_property location {3 589 334} [get_bd_cells rst_clk_100M]
set_property location {1 62 200} [get_bd_cells vio_0]
set_property location {1 90 129} [get_bd_cells vio_0]
set_property location {1 135 129} [get_bd_cells vio_0]
set_property location {2 298 548} [get_bd_cells clk_wiz]
set_property location {1 87 329} [get_bd_cells vio_0]
set_property location {1 86 373} [get_bd_cells vio_0]
set_property location {3 566 378} [get_bd_cells rst_clk_100M]
set_property location {3 566 416} [get_bd_cells rst_clk_100M]
set_property location {3 566 379} [get_bd_cells rst_clk_100M]
set_property location {3 552 382} [get_bd_cells rst_clk_100M]
regenerate_bd_layout -routing
regenerate_bd_layout -routing
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout -routing
regenerate_bd_layout -routing
set_property location {11 2803 462} [get_bd_cells Sel_funcion_0]
set_property location {11 2776 530} [get_bd_cells Sel_funcion_0]
set_property location {11 2736 663} [get_bd_cells Sel_funcion_0]
set_property location {12 3074 313} [get_bd_cells Math_0]
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout -routing
regenerate_bd_layout -routing
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout -routing
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout -routing
regenerate_bd_layout -routing
regenerate_bd_layout -routing
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout -routing
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout
set_property location {8 2022 393} [get_bd_cells Sel_frec_0]
set_property location {8.5 2055 386} [get_bd_cells Sel_frec_0]
set_property location {8 2074 405} [get_bd_cells Sel_frec_0]
open_run impl_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.607 . Memory (MB): peak = 3744.891 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3060 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3744.891 ; gain = 0.000
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3744.891 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 3744.891 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 471 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 60 instances
  RAM16X1S => RAM32X1S (RAMS32): 109 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 115 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 187 instances

open_run: Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 3744.891 ; gain = 25.312
open_report: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3744.891 ; gain = 0.000
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
regenerate_bd_layout
set_property location {10 2525 258} [get_bd_cells Sel_funcion_0]
set_property location {10 2511 305} [get_bd_cells Sel_funcion_0]
set_property location {10.5 2792 249} [get_bd_cells Math_0]
set_property location {10.5 2671 218} [get_bd_cells Math_0]
set_property location {10.5 2578 258} [get_bd_cells Math_0]
regenerate_bd_layout -routing
regenerate_bd_layout -routing
regenerate_bd_layout -routing
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
set_property location {2472 317} [get_bd_ports btn]
set_property location {2502 332} [get_bd_ports btn]
set_property location {2421 336} [get_bd_ports btn]
set_property location {2666 11} [get_bd_ports btn]
set_property location {10 2480 315} [get_bd_cells generador_f_0]
set_property location {10 2530 341} [get_bd_cells generador_f_0]
regenerate_bd_layout -routing
regenerate_bd_layout -routing
set_property location {10 2524 365} [get_bd_cells generador_f_0]
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout -routing
set_property location {9 2192 117} [get_bd_cells axi_traffic_gen_0]
set_property location {9 2235 564} [get_bd_cells generador_f_0]
set_property location {9 2226 652} [get_bd_cells generador_f_0]
set_property location {10 2613 281} [get_bd_cells SINE_RAM_0]
set_property location {9 2218 236} [get_bd_cells axi_traffic_gen_0]
set_property location {9 2231 324} [get_bd_cells axi_traffic_gen_0]
set_property location {9 2236 544} [get_bd_cells generador_f_0]
set_property location {9 2232 482} [get_bd_cells generador_f_0]
set_property location {9 2259 426} [get_bd_cells generador_f_0]
set_property location {9 2231 397} [get_bd_cells generador_f_0]
set_property location {9 2240 595} [get_bd_cells generador_f_0]
set_property location {9 2231 472} [get_bd_cells generador_f_0]
set_property location {9 2233 420} [get_bd_cells generador_f_0]
regenerate_bd_layout -routing
set_property location {11 2837 394} [get_bd_cells Sel_funcion_0]
regenerate_bd_layout -routing
regenerate_bd_layout -routing
set_property location {9 2245 686} [get_bd_cells generador_f_0]
set_property location {9 2243 765} [get_bd_cells generador_f_0]
set_property location {9 2243 869} [get_bd_cells generador_f_0]
set_property location {9 2230 1064} [get_bd_cells generador_f_0]
set_property location {9 2250 772} [get_bd_cells generador_f_0]
set_property location {9 2230 710} [get_bd_cells generador_f_0]
set_property location {9 2221 657} [get_bd_cells generador_f_0]
set_property location {9 2231 627} [get_bd_cells generador_f_0]
regenerate_bd_layout -routing
set_property location {11 2860 320} [get_bd_cells Sel_funcion_0]
set_property location {11 2842 383} [get_bd_cells Sel_funcion_0]
set_property location {11 2821 223} [get_bd_cells Sel_funcion_0]
set_property location {11 2852 176} [get_bd_cells Sel_funcion_0]
set_property location {11 2858 159} [get_bd_cells Sel_funcion_0]
set_property location {11 2866 161} [get_bd_cells Sel_funcion_0]
set_property location {11 2857 129} [get_bd_cells Sel_funcion_0]
regenerate_bd_layout -routing
set_property location {12 3095 152} [get_bd_cells Math_0]
set_property location {12 3085 38} [get_bd_cells Math_0]
regenerate_bd_layout -routing
set_property location {12 3025 29} [get_bd_cells Math_0]
regenerate_bd_layout -routing
set_property location {12 3010 -34} [get_bd_cells Math_0]
set_property location {12 3085 -176} [get_bd_cells Math_0]
regenerate_bd_layout -routing
report_ip_status -name ip_status 
upgrade_ip [get_ips  {Proyecto_1_sep_generador_f_0_0 Proyecto_1_sep_Math_0_0 Proyecto_1_sep_clk_wiz_0 Proyecto_1_sep_axi_traffic_gen_1_0 Proyecto_1_sep_rst_clk_100M_0 Proyecto_1_sep_SINE_RAM_0_0 Proyecto_1_sep_axi_smc_0 Proyecto_1_sep_vio_0_0 Proyecto_1_sep_RAM_FREC_0_0 Proyecto_1_sep_ila_0_0 Proyecto_1_sep_Sel_frec_0_0 Proyecto_1_sep_axi_traffic_gen_0_0 Proyecto_1_sep_axi_traffic_gen_2_0 Proyecto_1_sep_Sel_funcion_0_0}] -log ip_upgrade.log
Upgrading 'C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/Proyecto_1_sep.bd'
INFO: [IP_Flow 19-3420] Updated Proyecto_1_sep_Math_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated Proyecto_1_sep_RAM_FREC_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated Proyecto_1_sep_SINE_RAM_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated Proyecto_1_sep_Sel_frec_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated Proyecto_1_sep_Sel_funcion_0_0 to use current project options
WARNING: [BD 41-1731] Type mismatch between connected pins: /vio_0/probe_out1(undef) and /Sel_funcion_0_upgraded_ipi/reset(rst)
INFO: [IP_Flow 19-3420] Updated Proyecto_1_sep_axi_smc_0 to use current project options
INFO: [IP_Flow 19-3420] Updated Proyecto_1_sep_axi_traffic_gen_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated Proyecto_1_sep_axi_traffic_gen_1_0 to use current project options
INFO: [IP_Flow 19-3420] Updated Proyecto_1_sep_axi_traffic_gen_2_0 to use current project options
INFO: [IP_Flow 19-3420] Updated Proyecto_1_sep_clk_wiz_0 to use current project options
WARNING: [BD 41-1731] Type mismatch between connected pins: /vio_0/probe_out1(undef) and /clk_wiz_upgraded_ipi/reset(rst)
INFO: [IP_Flow 19-3420] Updated Proyecto_1_sep_generador_f_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated Proyecto_1_sep_ila_0_0 to use current project options
INFO: [xilinx.com:ip:ila:6.2-6] /ila_0_upgraded_ipi: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [IP_Flow 19-3420] Updated Proyecto_1_sep_rst_clk_100M_0 to use current project options
WARNING: [BD 41-1731] Type mismatch between connected pins: /vio_0/probe_out1(undef) and /rst_clk_100M_upgraded_ipi/ext_reset_in(rst)
INFO: [IP_Flow 19-3420] Updated Proyecto_1_sep_vio_0_0 to use current project options
WARNING: [BD 41-1731] Type mismatch between connected pins: /Sel_funcion_0/reset(rst) and /vio_0_upgraded_ipi/probe_out1(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz/reset(rst) and /vio_0_upgraded_ipi/probe_out1(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst_clk_100M/ext_reset_in(rst) and /vio_0_upgraded_ipi/probe_out1(undef)
Wrote  : <C:\Users\Pato\Desktop\Universida\2024-1\SEP\IEE2463_P1\Proyecto_1\proyecto_1.srcs\sources_1\bd\Proyecto_1_sep\Proyecto_1_sep.bd> 
Wrote  : <C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ui/bd_1c9b5016.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 3744.891 ; gain = 0.000
export_ip_user_files -of_objects [get_ips {Proyecto_1_sep_generador_f_0_0 Proyecto_1_sep_Math_0_0 Proyecto_1_sep_clk_wiz_0 Proyecto_1_sep_axi_traffic_gen_1_0 Proyecto_1_sep_rst_clk_100M_0 Proyecto_1_sep_SINE_RAM_0_0 Proyecto_1_sep_axi_smc_0 Proyecto_1_sep_vio_0_0 Proyecto_1_sep_RAM_FREC_0_0 Proyecto_1_sep_ila_0_0 Proyecto_1_sep_Sel_frec_0_0 Proyecto_1_sep_axi_traffic_gen_0_0 Proyecto_1_sep_axi_traffic_gen_2_0 Proyecto_1_sep_Sel_funcion_0_0}] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/Proyecto_1_sep.bd]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz clk_wiz propagate
CRITICAL WARNING: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /RAM_FREC_0/S00_AXI(0) and /axi_traffic_gen_1/M_AXI(1)
Wrote  : <C:\Users\Pato\Desktop\Universida\2024-1\SEP\IEE2463_P1\Proyecto_1\proyecto_1.srcs\sources_1\bd\Proyecto_1_sep\Proyecto_1_sep.bd> 
VHDL Output written to : C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/synth/Proyecto_1_sep.vhd
VHDL Output written to : C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/sim/Proyecto_1_sep.vhd
VHDL Output written to : C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/hdl/Proyecto_1_sep_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block vio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Sel_frec_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Sel_funcion_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Math_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ip/Proyecto_1_sep_ila_0_0/Proyecto_1_sep_ila_0_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block generador_f_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SINE_RAM_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RAM_FREC_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_traffic_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_traffic_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_traffic_gen_2 .
Exporting to file c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ip/Proyecto_1_sep_axi_smc_0/bd_0/hw_handoff/Proyecto_1_sep_axi_smc_0.hwh
Generated Block Design Tcl file c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ip/Proyecto_1_sep_axi_smc_0/bd_0/hw_handoff/Proyecto_1_sep_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ip/Proyecto_1_sep_axi_smc_0/bd_0/synth/Proyecto_1_sep_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz .
Exporting to file C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/hw_handoff/Proyecto_1_sep.hwh
Generated Block Design Tcl file C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/hw_handoff/Proyecto_1_sep_bd.tcl
Generated Hardware Definition File C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/synth/Proyecto_1_sep.hwdef
generate_target: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 3744.891 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all Proyecto_1_sep_vio_0_0] }
catch { config_ip_cache -export [get_ips -all Proyecto_1_sep_Sel_frec_0_0] }
catch { config_ip_cache -export [get_ips -all Proyecto_1_sep_Sel_funcion_0_0] }
catch { config_ip_cache -export [get_ips -all Proyecto_1_sep_Math_0_0] }
catch { config_ip_cache -export [get_ips -all Proyecto_1_sep_ila_0_0] }
catch { config_ip_cache -export [get_ips -all Proyecto_1_sep_generador_f_0_0] }
catch { config_ip_cache -export [get_ips -all Proyecto_1_sep_SINE_RAM_0_0] }
catch { config_ip_cache -export [get_ips -all Proyecto_1_sep_RAM_FREC_0_0] }
catch { config_ip_cache -export [get_ips -all Proyecto_1_sep_axi_traffic_gen_0_0] }
catch { config_ip_cache -export [get_ips -all Proyecto_1_sep_axi_traffic_gen_1_0] }
catch { config_ip_cache -export [get_ips -all Proyecto_1_sep_axi_traffic_gen_2_0] }
catch { config_ip_cache -export [get_ips -all Proyecto_1_sep_axi_smc_0] }
catch { config_ip_cache -export [get_ips -all Proyecto_1_sep_rst_clk_100M_0] }
catch { config_ip_cache -export [get_ips -all Proyecto_1_sep_clk_wiz_0] }
export_ip_user_files -of_objects [get_files C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/Proyecto_1_sep.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/Proyecto_1_sep.bd]
launch_runs Proyecto_1_sep_vio_0_0_synth_1 Proyecto_1_sep_Sel_frec_0_0_synth_1 Proyecto_1_sep_Sel_funcion_0_0_synth_1 Proyecto_1_sep_Math_0_0_synth_1 Proyecto_1_sep_ila_0_0_synth_1 Proyecto_1_sep_generador_f_0_0_synth_1 Proyecto_1_sep_SINE_RAM_0_0_synth_1 Proyecto_1_sep_RAM_FREC_0_0_synth_1 Proyecto_1_sep_axi_traffic_gen_0_0_synth_1 Proyecto_1_sep_axi_traffic_gen_1_0_synth_1 Proyecto_1_sep_axi_traffic_gen_2_0_synth_1 Proyecto_1_sep_axi_smc_0_synth_1 Proyecto_1_sep_rst_clk_100M_0_synth_1 Proyecto_1_sep_clk_wiz_0_synth_1 -jobs 16
[Sat May 11 18:42:25 2024] Launched Proyecto_1_sep_vio_0_0_synth_1, Proyecto_1_sep_Sel_frec_0_0_synth_1, Proyecto_1_sep_Sel_funcion_0_0_synth_1, Proyecto_1_sep_Math_0_0_synth_1, Proyecto_1_sep_ila_0_0_synth_1, Proyecto_1_sep_generador_f_0_0_synth_1, Proyecto_1_sep_SINE_RAM_0_0_synth_1, Proyecto_1_sep_RAM_FREC_0_0_synth_1, Proyecto_1_sep_axi_traffic_gen_0_0_synth_1, Proyecto_1_sep_axi_traffic_gen_1_0_synth_1, Proyecto_1_sep_axi_traffic_gen_2_0_synth_1, Proyecto_1_sep_axi_smc_0_synth_1, Proyecto_1_sep_rst_clk_100M_0_synth_1, Proyecto_1_sep_clk_wiz_0_synth_1...
Run output will be captured here:
Proyecto_1_sep_vio_0_0_synth_1: C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/Proyecto_1_sep_vio_0_0_synth_1/runme.log
Proyecto_1_sep_Sel_frec_0_0_synth_1: C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/Proyecto_1_sep_Sel_frec_0_0_synth_1/runme.log
Proyecto_1_sep_Sel_funcion_0_0_synth_1: C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/Proyecto_1_sep_Sel_funcion_0_0_synth_1/runme.log
Proyecto_1_sep_Math_0_0_synth_1: C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/Proyecto_1_sep_Math_0_0_synth_1/runme.log
Proyecto_1_sep_ila_0_0_synth_1: C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/Proyecto_1_sep_ila_0_0_synth_1/runme.log
Proyecto_1_sep_generador_f_0_0_synth_1: C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/Proyecto_1_sep_generador_f_0_0_synth_1/runme.log
Proyecto_1_sep_SINE_RAM_0_0_synth_1: C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/Proyecto_1_sep_SINE_RAM_0_0_synth_1/runme.log
Proyecto_1_sep_RAM_FREC_0_0_synth_1: C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/Proyecto_1_sep_RAM_FREC_0_0_synth_1/runme.log
Proyecto_1_sep_axi_traffic_gen_0_0_synth_1: C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/Proyecto_1_sep_axi_traffic_gen_0_0_synth_1/runme.log
Proyecto_1_sep_axi_traffic_gen_1_0_synth_1: C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/Proyecto_1_sep_axi_traffic_gen_1_0_synth_1/runme.log
Proyecto_1_sep_axi_traffic_gen_2_0_synth_1: C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/Proyecto_1_sep_axi_traffic_gen_2_0_synth_1/runme.log
Proyecto_1_sep_axi_smc_0_synth_1: C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/Proyecto_1_sep_axi_smc_0_synth_1/runme.log
Proyecto_1_sep_rst_clk_100M_0_synth_1: C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/Proyecto_1_sep_rst_clk_100M_0_synth_1/runme.log
Proyecto_1_sep_clk_wiz_0_synth_1: C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/Proyecto_1_sep_clk_wiz_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/Proyecto_1_sep.bd] -directory C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.ip_user_files -ipstatic_source_dir C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.cache/compile_simlib/modelsim} {questa=C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.cache/compile_simlib/questa} {riviera=C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.cache/compile_simlib/riviera} {activehdl=C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property location {6 1538 279} [get_bd_cells vio_0]
set_property location {5 1478 330} [get_bd_cells vio_0]
set_property location {6 1696 323} [get_bd_cells vio_0]
regenerate_bd_layout -routing
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout -routing
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout -routing
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout -routing
report_ip_status -name ip_status 
set_property location {244 92} [get_bd_ports clk]
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout -routing
regenerate_bd_layout -routing
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout
regenerate_bd_layout
set_property location {2612 -84} [get_bd_ports btn]
set_property location {2835 -131} [get_bd_ports sel]
regenerate_bd_layout -routing
regenerate_bd_layout -routing
regenerate_bd_layout
regenerate_bd_layout -routing
set_property location {-122 61} [get_bd_ports btn]
set_property location {-254 120} [get_bd_ports sel]
regenerate_bd_layout
set_property location {55 147} [get_bd_ports clk]
regenerate_bd_layout
set_property location {18 159} [get_bd_ports clk]
set_property location {-206 186} [get_bd_ports clk]
regenerate_bd_layout
set_property location {2603 -318} [get_bd_ports btn]
regenerate_bd_layout -routing
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout -routing
set_property location {10 2377 542} [get_bd_cells generador_f_0]
set_property location {10 2416 448} [get_bd_cells generador_f_0]
regenerate_bd_layout -routing
set_property location {9 2124 411} [get_bd_cells Sel_frec_0]
regenerate_bd_layout -routing
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout -routing
set_property location {2664 911} [get_bd_ports sel]
regenerate_bd_layout
regenerate_bd_layout -routing
set_property location {573 750} [get_bd_ports clk]
regenerate_bd_layout
regenerate_bd_layout -routing
set_property location {448 31} [get_bd_ports clk]
regenerate_bd_layout -routing
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout
set_property location {2907 116} [get_bd_ports sel]
set_property location {2791 862} [get_bd_ports btn]
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout
regenerate_bd_layout
set_property location {2823 58} [get_bd_ports sel]
regenerate_bd_layout
set_property location {358 741} [get_bd_ports clk]
regenerate_bd_layout
set_property location {7 1712 516} [get_bd_cells axi_traffic_gen_0]
set_property location {7 1650 466} [get_bd_cells axi_traffic_gen_0]
set_property location {7 1647 502} [get_bd_cells axi_traffic_gen_0]
regenerate_bd_layout -routing
set_property location {8 1961 467} [get_bd_cells Sel_frec_0]
regenerate_bd_layout -routing
set_property location {9 2207 519} [get_bd_cells SINE_RAM_0]
regenerate_bd_layout -routing
set_property location {8 1993 163} [get_bd_cells generador_f_0]
set_property location {8 2023 497} [get_bd_cells SINE_RAM_0]
set_property location {8.5 2299 354} [get_bd_cells Sel_funcion_0]
set_property location {9 2256 328} [get_bd_cells Sel_funcion_0]
set_property location {9.5 2524 302} [get_bd_cells ila_0]
set_property location {10 2479 263} [get_bd_cells ila_0]
set_property location {9 2177 901} [get_bd_cells Math_0]
regenerate_bd_layout -routing
set_property location {7 1600 486} [get_bd_cells RAM_FREC_0]
regenerate_bd_layout -routing
set_property location {7 1658 479} [get_bd_cells RAM_FREC_0]
regenerate_bd_layout -routing
regenerate_bd_layout
set_property location {10 2394 -375} [get_bd_cells ila_0]
regenerate_bd_layout -routing
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout -routing
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout -routing
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
set_property location {2513 -131} [get_bd_ports btn]
set_property location {2520 110} [get_bd_ports btn]
set_property location {2501 -63} [get_bd_ports btn]
set_property location {2534 272} [get_bd_ports btn]
set_property location {2442 42} [get_bd_ports btn]
regenerate_bd_layout
regenerate_bd_layout -routing
set_property location {7 1721 445} [get_bd_cells RAM_FREC_0]
set_property location {7 1720 435} [get_bd_cells RAM_FREC_0]
set_property location {7 1717 418} [get_bd_cells RAM_FREC_0]
set_property location {7 1718 405} [get_bd_cells RAM_FREC_0]
set_property location {7 1720 412} [get_bd_cells RAM_FREC_0]
regenerate_bd_layout -routing
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 13 2020-21:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3744.891 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B3FC65A
open_hw_target: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 5030.566 ; gain = 1285.676
set_property PROGRAM.FILE {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/impl_1/Proyecto_1_sep_wrapper.bit} [get_hw_devices xc7z010_1]
set_property PROBES.FILE {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/impl_1/Proyecto_1_sep_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/impl_1/Proyecto_1_sep_wrapper.ltx} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'Proyecto_1_sep_i/vio_0' at location 'uuid_23131980AC3C53EAB46060782D8D041E' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'Proyecto_1_sep_i/ila_0' at location 'uuid_9A977D32E2075A2E827174EABD613DC1' from probes file, since it cannot be found on the programmed device.
set_property PROBES.FILE {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/impl_1/Proyecto_1_sep_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/impl_1/Proyecto_1_sep_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/impl_1/Proyecto_1_sep_wrapper.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 1 VIO core(s).
INFO: [Labtools 27-1889] Uploading output probe values for VIO core [hw_vio_1]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/ila_0"}]]
display_hw_ila_data: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 5095.418 ; gain = 29.930
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-May-11 20:25:04
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-May-11 20:25:04
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property OUTPUT_VALUE 1 [get_hw_probes Proyecto_1_sep_i/vio_0_probe_out1 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
commit_hw_vio [get_hw_probes {Proyecto_1_sep_i/vio_0_probe_out1} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
set_property OUTPUT_VALUE 0 [get_hw_probes Proyecto_1_sep_i/vio_0_probe_out1 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
commit_hw_vio [get_hw_probes {Proyecto_1_sep_i/vio_0_probe_out1} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/ila_0"}]
ERROR: [Labtools 27-1395] Unable to arm ILA 'hw_ila_1'. The core clock is slow or no core clock connected for this ILA or the ILA core may not meet timing.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/ila_0"}]
ERROR: [Labtools 27-1395] Unable to arm ILA 'hw_ila_1'. The core clock is slow or no core clock connected for this ILA or the ILA core may not meet timing.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/ila_0"}]
ERROR: [Labtools 27-1395] Unable to arm ILA 'hw_ila_1'. The core clock is slow or no core clock connected for this ILA or the ILA core may not meet timing.
set_property OUTPUT_VALUE 1 [get_hw_probes Proyecto_1_sep_i/vio_0_probe_out1 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
commit_hw_vio [get_hw_probes {Proyecto_1_sep_i/vio_0_probe_out1} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/ila_0"}]
ERROR: [Labtools 27-1395] Unable to arm ILA 'hw_ila_1'. The core clock is slow or no core clock connected for this ILA or the ILA core may not meet timing.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/ila_0"}]
ERROR: [Labtools 27-1395] Unable to arm ILA 'hw_ila_1'. The core clock is slow or no core clock connected for this ILA or the ILA core may not meet timing.
set_property TRIGGER_COMPARE_VALUE eq8'h01 [get_hw_probes Proyecto_1_sep_i/comp_cuadrada_0_cuadrada -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/ila_0"}]
ERROR: [Labtools 27-1395] Unable to arm ILA 'hw_ila_1'. The core clock is slow or no core clock connected for this ILA or the ILA core may not meet timing.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/ila_0"}]
ERROR: [Labtools 27-1395] Unable to arm ILA 'hw_ila_1'. The core clock is slow or no core clock connected for this ILA or the ILA core may not meet timing.
save_wave_config {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
refresh_hw_target {localhost:3121/xilinx_tcf/Digilent/210351B3FC65A}
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'Proyecto_1_sep_i/vio_0' at location 'uuid_23131980AC3C53EAB46060782D8D041E' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'Proyecto_1_sep_i/ila_0' at location 'uuid_9A977D32E2075A2E827174EABD613DC1' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/impl_1/Proyecto_1_sep_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/impl_1/Proyecto_1_sep_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/impl_1/Proyecto_1_sep_wrapper.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 1 VIO core(s).
WARNING: [Labtools 27-1952] VIO hw_probe OUTPUT_VALUE properties for hw_vio(s) [hw_vio_1] differ from output values in the VIO core(s).
Resolution: 
To synchronize the hw_probes properties and the VIO core outputs choose one of the following alternatives:
  1) Execute the command 'Commit Output Values to VIO Core', to write down the hw_probe values to the core.
  2) Execute the command 'Refresh Input and Output Values from VIO Core', to update the hw_probe properties with the core values.
  3) First restore initial values in the core with the command 'Reset VIO Core Outputs', and then execute the command 'Refresh Input and Output Values from VIO Core'.
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-May-11 20:29:33
set_property OUTPUT_VALUE 0 [get_hw_probes Proyecto_1_sep_i/vio_0_probe_out1 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
commit_hw_vio [get_hw_probes {Proyecto_1_sep_i/vio_0_probe_out1} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
set_property OUTPUT_VALUE 1 [get_hw_probes Proyecto_1_sep_i/vio_0_probe_out1 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
commit_hw_vio [get_hw_probes {Proyecto_1_sep_i/vio_0_probe_out1} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
set_property OUTPUT_VALUE 0 [get_hw_probes Proyecto_1_sep_i/vio_0_probe_out1 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
commit_hw_vio [get_hw_probes {Proyecto_1_sep_i/vio_0_probe_out1} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/ila_0"}]
ERROR: [Labtools 27-1395] Unable to arm ILA 'hw_ila_1'. The core clock is slow or no core clock connected for this ILA or the ILA core may not meet timing.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351B3FC65A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B3FC65A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'Proyecto_1_sep_i/vio_0' at location 'uuid_23131980AC3C53EAB46060782D8D041E' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'Proyecto_1_sep_i/ila_0' at location 'uuid_9A977D32E2075A2E827174EABD613DC1' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
close_hw_manager
open_bd_design {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/Proyecto_1_sep.bd}
regenerate_bd_layout
delete_bd_objs [get_bd_intf_nets axi_traffic_gen_1_M_AXI]
delete_bd_objs [get_bd_intf_nets axi_traffic_gen_0_M_AXI_LITE_CH1]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz/clk_out1 (100 MHz)} Clk_slave {/clk_wiz/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz/clk_out1 (100 MHz)} Master {/axi_traffic_gen_0/M_AXI_LITE_CH1} Slave {/axi_traffic_gen_1/S_AXI} ddr_seg {Auto} intc_ip {/axi_smc} master_apm {0}}  [get_bd_intf_pins axi_traffic_gen_0/M_AXI_LITE_CH1]
CRITICAL WARNING: [BD 41-1377] Network address <0x44A0_0000 [ 64K ]> is occupied by different slave segments, </SINE_RAM_0/S00_AXI/S00_AXI_reg> in </axi_traffic_gen_0/Reg1> and by </axi_traffic_gen_1/S_AXI/Reg0> in </axi_traffic_gen_2/Reg1>. This is illegal and must be resolved before passing validation
CRITICAL WARNING: [BD 41-1359] Failed to assign group of peripherals <
/axi_traffic_gen_0/Reg1 [/axi_traffic_gen_1/S_AXI/Reg0]>.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz/clk_out1 (100 MHz)} Clk_slave {/clk_wiz/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz/clk_out1 (100 MHz)} Master {/axi_traffic_gen_1/M_AXI} Slave {/RAM_FREC_0/S00_AXI} ddr_seg {Auto} intc_ip {New AXI SmartConnect} master_apm {0}}  [get_bd_intf_pins RAM_FREC_0/S00_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz/clk_out1 (100 MHz)} Clk_slave {/clk_wiz/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz/clk_out1 (100 MHz)} Master {/axi_traffic_gen_0/M_AXI_LITE_CH1} Slave {/SINE_RAM_0/S00_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins SINE_RAM_0/S00_AXI]
Slave segment '/SINE_RAM_0/S00_AXI/S00_AXI_reg' is being assigned into address space '/axi_traffic_gen_2/Reg1' at <0x44A1_0000 [ 64K ]>.
endgroup
regenerate_bd_layout
delete_bd_objs [get_bd_intf_nets axi_traffic_gen_0_M_AXI_LITE_CH1] [get_bd_intf_nets axi_traffic_gen_2_M_AXI_LITE_CH1] [get_bd_intf_nets axi_smc_M00_AXI] [get_bd_intf_nets axi_smc_M01_AXI] [get_bd_cells axi_smc]
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting range_value property on PARAM_VALUE.ATG_HLT_CH_SELECT is not allowed in procedure update_gui_for_PARAM_VALUE.TRAFFIC_PROFILE
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz/clk_out1 (100 MHz)} Clk_slave {/clk_wiz/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz/clk_out1 (100 MHz)} Master {/axi_traffic_gen_0/M_AXI_LITE_CH1} Slave {/RAM_FREC_0/S00_AXI} ddr_seg {Auto} intc_ip {/axi_smc_1} master_apm {0}}  [get_bd_intf_pins axi_traffic_gen_0/M_AXI_LITE_CH1]
Slave segment '/RAM_FREC_0/S00_AXI/S00_AXI_mem' is being assigned into address space '/axi_traffic_gen_0/Reg1' at <0x7600_0000 [ 64K ]>.
delete_bd_objs [get_bd_intf_nets axi_traffic_gen_1_M_AXI] [get_bd_intf_nets axi_smc_1_M00_AXI] [get_bd_intf_nets axi_traffic_gen_0_M_AXI_LITE_CH1] [get_bd_cells axi_smc_1]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz/clk_out1 (100 MHz)} Clk_slave {/clk_wiz/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz/clk_out1 (100 MHz)} Master {/axi_traffic_gen_0/M_AXI_LITE_CH1} Slave {/axi_traffic_gen_1/S_AXI} ddr_seg {Auto} intc_ip {New AXI SmartConnect} master_apm {0}}  [get_bd_intf_pins axi_traffic_gen_1/S_AXI]
Slave segment '/axi_traffic_gen_1/S_AXI/Reg0' is being assigned into address space '/axi_traffic_gen_0/Reg1' at <0x44A1_0000 [ 64K ]>.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz/clk_out1 (100 MHz)} Clk_slave {/clk_wiz/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz/clk_out1 (100 MHz)} Master {/axi_traffic_gen_0/M_AXI_LITE_CH1} Slave {/SINE_RAM_0/S00_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins SINE_RAM_0/S00_AXI]
endgroup
delete_bd_objs [get_bd_intf_nets axi_smc_M00_AXI]
startgroup
set_property -dict [list CONFIG.NUM_MI {1}] [get_bd_cells axi_smc]
delete_bd_objs [get_bd_intf_nets axi_smc_M01_AXI]
endgroup
delete_bd_objs [get_bd_intf_nets axi_traffic_gen_0_M_AXI_LITE_CH1] [get_bd_cells axi_smc]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz/clk_out1 (100 MHz)} Clk_slave {/clk_wiz/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz/clk_out1 (100 MHz)} Master {/axi_traffic_gen_2/M_AXI_LITE_CH1} Slave {/axi_traffic_gen_1/S_AXI} ddr_seg {Auto} intc_ip {New AXI SmartConnect} master_apm {0}}  [get_bd_intf_pins axi_traffic_gen_1/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz/clk_out1 (100 MHz)} Clk_slave {/clk_wiz/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz/clk_out1 (100 MHz)} Master {/axi_traffic_gen_1/M_AXI} Slave {/RAM_FREC_0/S00_AXI} ddr_seg {Auto} intc_ip {New AXI SmartConnect} master_apm {0}}  [get_bd_intf_pins RAM_FREC_0/S00_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz/clk_out1 (100 MHz)} Clk_slave {/clk_wiz/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz/clk_out1 (100 MHz)} Master {/axi_traffic_gen_0/M_AXI_LITE_CH1} Slave {/SINE_RAM_0/S00_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins SINE_RAM_0/S00_AXI]
WARNING: [BD 41-1753] The name 'axi_traffic_gen_0_axi_periph' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
endgroup
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout
save_bd_design
Wrote  : <C:\Users\Pato\Desktop\Universida\2024-1\SEP\IEE2463_P1\Proyecto_1\proyecto_1.srcs\sources_1\bd\Proyecto_1_sep\Proyecto_1_sep.bd> 
Wrote  : <C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ui/bd_1c9b5016.ui> 
regenerate_bd_layout -routing
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout -routing
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
ERROR: [BD 41-703] Slave segment </RAM_FREC_0/S00_AXI/S00_AXI_mem> is mapped into master segment </axi_traffic_gen_0/Reg1/SEG_RAM_FREC_0_S00_AXI_mem>, but there is no path between them. Please delete the master segment or check your design to ensure a valid path can be created.
ERROR: [BD 41-703] Slave segment </axi_traffic_gen_1/S_AXI/Reg0> is mapped into master segment </axi_traffic_gen_0/Reg1/SEG_axi_traffic_gen_1_Reg0>, but there is no path between them. Please delete the master segment or check your design to ensure a valid path can be created.
ERROR: [BD 41-703] Slave segment </SINE_RAM_0/S00_AXI/S00_AXI_reg> is mapped into master segment </axi_traffic_gen_2/Reg1/SEG_SINE_RAM_0_S00_AXI_reg>, but there is no path between them. Please delete the master segment or check your design to ensure a valid path can be created.
CRITICAL WARNING: [xilinx.com:ip:axi_traffic_gen:3.0-1] /axi_traffic_gen_1/axi_traffic_gen_1/S_AXI/Reg0 is mapped to multiple disjoint addresses 1151336448 0x00010000 1151401984 0x00010000. Using 1151336448 0x00010000
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz clk_wiz propagate
Wrote  : <C:\Users\Pato\Desktop\Universida\2024-1\SEP\IEE2463_P1\Proyecto_1\proyecto_1.srcs\sources_1\bd\Proyecto_1_sep\Proyecto_1_sep.bd> 
Wrote  : <C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ui/bd_1c9b5016.ui> 
VHDL Output written to : C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/synth/Proyecto_1_sep.vhd
VHDL Output written to : C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/sim/Proyecto_1_sep.vhd
VHDL Output written to : C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/hdl/Proyecto_1_sep_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block RAM_FREC_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_traffic_gen_2 .
Exporting to file c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ip/Proyecto_1_sep_axi_smc_3/bd_0/hw_handoff/Proyecto_1_sep_axi_smc_3.hwh
Generated Block Design Tcl file c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ip/Proyecto_1_sep_axi_smc_3/bd_0/hw_handoff/Proyecto_1_sep_axi_smc_3_bd.tcl
Generated Hardware Definition File c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ip/Proyecto_1_sep_axi_smc_3/bd_0/synth/Proyecto_1_sep_axi_smc_3.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
Exporting to file c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ip/Proyecto_1_sep_axi_smc_1_1/bd_0/hw_handoff/Proyecto_1_sep_axi_smc_1_1.hwh
Generated Block Design Tcl file c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ip/Proyecto_1_sep_axi_smc_1_1/bd_0/hw_handoff/Proyecto_1_sep_axi_smc_1_1_bd.tcl
Generated Hardware Definition File c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ip/Proyecto_1_sep_axi_smc_1_1/bd_0/synth/Proyecto_1_sep_axi_smc_1_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc_1 .
Exporting to file C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/hw_handoff/Proyecto_1_sep.hwh
Generated Block Design Tcl file C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/hw_handoff/Proyecto_1_sep_bd.tcl
Generated Hardware Definition File C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/synth/Proyecto_1_sep.hwdef
ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution.
validate_bd_design -force
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
ERROR: [BD 41-703] Slave segment </RAM_FREC_0/S00_AXI/S00_AXI_mem> is mapped into master segment </axi_traffic_gen_0/Reg1/SEG_RAM_FREC_0_S00_AXI_mem>, but there is no path between them. Please delete the master segment or check your design to ensure a valid path can be created.
ERROR: [BD 41-703] Slave segment </axi_traffic_gen_1/S_AXI/Reg0> is mapped into master segment </axi_traffic_gen_0/Reg1/SEG_axi_traffic_gen_1_Reg0>, but there is no path between them. Please delete the master segment or check your design to ensure a valid path can be created.
ERROR: [BD 41-703] Slave segment </SINE_RAM_0/S00_AXI/S00_AXI_reg> is mapped into master segment </axi_traffic_gen_2/Reg1/SEG_SINE_RAM_0_S00_AXI_reg>, but there is no path between them. Please delete the master segment or check your design to ensure a valid path can be created.
CRITICAL WARNING: [xilinx.com:ip:axi_traffic_gen:3.0-1] /axi_traffic_gen_1/axi_traffic_gen_1/S_AXI/Reg0 is mapped to multiple disjoint addresses 1151336448 0x00010000 1151401984 0x00010000. Using 1151336448 0x00010000
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz clk_wiz propagate
validate_bd_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 5145.980 ; gain = 0.523
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
WARNING: [BD 41-1282] Ignoring parameter WIZ_DATA_WIDTH
WARNING: [BD 41-1282] Ignoring parameter WIZ_MEMORY_SIZE
WARNING: [BD 41-1282] Ignoring parameter WIZ_DATA_WIDTH
WARNING: [BD 41-1282] Ignoring parameter WIZ_MEMORY_SIZE
report_ip_status -name ip_status 
validate_bd_design -force
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
ERROR: [BD 41-703] Slave segment </RAM_FREC_0/S00_AXI/S00_AXI_mem> is mapped into master segment </axi_traffic_gen_0/Reg1/SEG_RAM_FREC_0_S00_AXI_mem>, but there is no path between them. Please delete the master segment or check your design to ensure a valid path can be created.
ERROR: [BD 41-703] Slave segment </axi_traffic_gen_1/S_AXI/Reg0> is mapped into master segment </axi_traffic_gen_0/Reg1/SEG_axi_traffic_gen_1_Reg0>, but there is no path between them. Please delete the master segment or check your design to ensure a valid path can be created.
ERROR: [BD 41-703] Slave segment </SINE_RAM_0/S00_AXI/S00_AXI_reg> is mapped into master segment </axi_traffic_gen_2/Reg1/SEG_SINE_RAM_0_S00_AXI_reg>, but there is no path between them. Please delete the master segment or check your design to ensure a valid path can be created.
CRITICAL WARNING: [xilinx.com:ip:axi_traffic_gen:3.0-1] /axi_traffic_gen_1/axi_traffic_gen_1/S_AXI/Reg0 is mapped to multiple disjoint addresses 1151336448 0x00010000 1151401984 0x00010000. Using 1151336448 0x00010000
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz clk_wiz propagate
validate_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 5197.883 ; gain = 11.020
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting range_value property on PARAM_VALUE.ATG_HLT_CH_SELECT is not allowed in procedure update_gui_for_PARAM_VALUE.TRAFFIC_PROFILE
regenerate_bd_layout
delete_bd_objs [get_bd_intf_nets axi_traffic_gen_1_M_AXI] [get_bd_intf_nets axi_smc_1_M00_AXI] [get_bd_cells axi_smc_1]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz/clk_out1 (100 MHz)} Clk_slave {/clk_wiz/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz/clk_out1 (100 MHz)} Master {/axi_traffic_gen_1/M_AXI} Slave {/SINE_RAM_0/S00_AXI} ddr_seg {Auto} intc_ip {/axi_traffic_gen_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_traffic_gen_1/M_AXI]
Slave segment '/SINE_RAM_0/S00_AXI/S00_AXI_reg' is being assigned into address space '/axi_traffic_gen_1/Data' at <0x44A0_0000 [ 64K ]>.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz/clk_out1 (100 MHz)} Clk_slave {/clk_wiz/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz/clk_out1 (100 MHz)} Master {/axi_traffic_gen_1/M_AXI} Slave {/RAM_FREC_0/S00_AXI} ddr_seg {Auto} intc_ip {New AXI SmartConnect} master_apm {0}}  [get_bd_intf_pins RAM_FREC_0/S00_AXI]
endgroup
delete_bd_objs [get_bd_intf_nets axi_traffic_gen_0_axi_periph_M01_AXI] [get_bd_intf_nets axi_traffic_gen_0_axi_periph_M00_AXI] [get_bd_intf_nets axi_traffic_gen_0_M_AXI_LITE_CH1] [get_bd_intf_nets axi_traffic_gen_1_M_AXI] [get_bd_cells axi_traffic_gen_0_axi_periph]
regenerate_bd_layout
delete_bd_objs [get_bd_intf_nets axi_traffic_gen_2_M_AXI_LITE_CH1] [get_bd_intf_nets axi_smc_M00_AXI] [get_bd_cells axi_smc]
regenerate_bd_layout
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz/clk_out1 (100 MHz)} Clk_slave {/clk_wiz/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz/clk_out1 (100 MHz)} Master {/axi_traffic_gen_0/M_AXI_LITE_CH1} Slave {/axi_traffic_gen_1/S_AXI} ddr_seg {Auto} intc_ip {New AXI SmartConnect} master_apm {0}}  [get_bd_intf_pins axi_traffic_gen_1/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz/clk_out1 (100 MHz)} Clk_slave {/clk_wiz/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz/clk_out1 (100 MHz)} Master {/axi_traffic_gen_1/M_AXI} Slave {/RAM_FREC_0/S00_AXI} ddr_seg {Auto} intc_ip {New AXI SmartConnect} master_apm {0}}  [get_bd_intf_pins RAM_FREC_0/S00_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz/clk_out1 (100 MHz)} Clk_slave {/clk_wiz/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz/clk_out1 (100 MHz)} Master {/axi_traffic_gen_2/M_AXI_LITE_CH1} Slave {/SINE_RAM_0/S00_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins SINE_RAM_0/S00_AXI]
WARNING: [BD 41-1753] The name 'axi_traffic_gen_2_axi_periph' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
endgroup
regenerate_bd_layout
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting range_value property on PARAM_VALUE.ATG_HLT_CH_SELECT is not allowed in procedure update_gui_for_PARAM_VALUE.TRAFFIC_PROFILE
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Extras/coe lite/addr_sin.coe' provided. It will be converted relative to IP Instance files '../../../../../Extras/coe lite/addr_sin.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Extras/coe adv/addr_adv.coe' provided. It will be converted relative to IP Instance files '../../../../../Extras/coe adv/addr_adv.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Extras/coe adv/data_adv.coe' provided. It will be converted relative to IP Instance files '../../../../../Extras/coe adv/data_adv.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Extras/coe adv/mask_adv.coe' provided. It will be converted relative to IP Instance files '../../../../../Extras/coe adv/mask_adv.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Extras/coe adv/ctrl_adv.coe' provided. It will be converted relative to IP Instance files '../../../../../Extras/coe adv/ctrl_adv.coe'
startgroup
set_property -dict [list CONFIG.C_ATG_SYSTEM_INIT_DATA_MIF {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Extras/coe adv/data_adv.coe} CONFIG.C_ATG_SYSTEM_INIT_ADDR_MIF {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Extras/coe adv/addr_adv.coe} CONFIG.C_ATG_SYSTEM_INIT_MASK_MIF {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Extras/coe adv/mask_adv.coe} CONFIG.C_ATG_SYSTEM_INIT_CTRL_MIF {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Extras/coe adv/ctrl_adv.coe}] [get_bd_cells axi_traffic_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Extras/coe adv/data_adv.coe' provided. It will be converted relative to IP Instance files '../../../../../../../Extras/coe adv/data_adv.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Extras/coe adv/addr_adv.coe' provided. It will be converted relative to IP Instance files '../../../../../../../Extras/coe adv/addr_adv.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Extras/coe adv/mask_adv.coe' provided. It will be converted relative to IP Instance files '../../../../../../../Extras/coe adv/mask_adv.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Extras/coe adv/ctrl_adv.coe' provided. It will be converted relative to IP Instance files '../../../../../../../Extras/coe adv/ctrl_adv.coe'
endgroup
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting range_value property on PARAM_VALUE.ATG_HLT_CH_SELECT is not allowed in procedure update_gui_for_PARAM_VALUE.TRAFFIC_PROFILE
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Extras/coe lite/addr_sin.coe' provided. It will be converted relative to IP Instance files '../../../../../Extras/coe lite/addr_sin.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Extras/coe lite/data_sin.coe' provided. It will be converted relative to IP Instance files '../../../../../Extras/coe lite/data_sin.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Extras/coe lite/mask_sin.coe' provided. It will be converted relative to IP Instance files '../../../../../Extras/coe lite/mask_sin.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Extras/coe lite/ctrl_sin.coe' provided. It will be converted relative to IP Instance files '../../../../../Extras/coe lite/ctrl_sin.coe'
startgroup
set_property -dict [list CONFIG.C_ATG_SYSTEM_INIT_DATA_MIF {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Extras/coe lite/data_sin.coe} CONFIG.C_ATG_SYSTEM_INIT_ADDR_MIF {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Extras/coe lite/addr_sin.coe} CONFIG.C_ATG_SYSTEM_INIT_MASK_MIF {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Extras/coe lite/mask_sin.coe} CONFIG.C_ATG_SYSTEM_INIT_CTRL_MIF {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Extras/coe lite/ctrl_sin.coe}] [get_bd_cells axi_traffic_gen_2]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Extras/coe lite/data_sin.coe' provided. It will be converted relative to IP Instance files '../../../../../../../Extras/coe lite/data_sin.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Extras/coe lite/addr_sin.coe' provided. It will be converted relative to IP Instance files '../../../../../../../Extras/coe lite/addr_sin.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Extras/coe lite/mask_sin.coe' provided. It will be converted relative to IP Instance files '../../../../../../../Extras/coe lite/mask_sin.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Extras/coe lite/ctrl_sin.coe' provided. It will be converted relative to IP Instance files '../../../../../../../Extras/coe lite/ctrl_sin.coe'
endgroup
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout -routing
report_ip_status -name ip_status 
validate_bd_design
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
ERROR: [BD 41-703] Slave segment </RAM_FREC_0/S00_AXI/S00_AXI_mem> is mapped into master segment </axi_traffic_gen_0/Reg1/SEG_RAM_FREC_0_S00_AXI_mem>, but there is no path between them. Please delete the master segment or check your design to ensure a valid path can be created.
ERROR: [BD 41-703] Slave segment </SINE_RAM_0/S00_AXI/S00_AXI_reg> is mapped into master segment </axi_traffic_gen_0/Reg1/SEG_SINE_RAM_0_S00_AXI_reg>, but there is no path between them. Please delete the master segment or check your design to ensure a valid path can be created.
ERROR: [BD 41-703] Slave segment </SINE_RAM_0/S00_AXI/S00_AXI_reg> is mapped into master segment </axi_traffic_gen_1/Data/SEG_SINE_RAM_0_S00_AXI_reg>, but there is no path between them. Please delete the master segment or check your design to ensure a valid path can be created.
ERROR: [BD 41-703] Slave segment </axi_traffic_gen_1/S_AXI/Reg0> is mapped into master segment </axi_traffic_gen_2/Reg1/SEG_axi_traffic_gen_1_Reg0>, but there is no path between them. Please delete the master segment or check your design to ensure a valid path can be created.
CRITICAL WARNING: [xilinx.com:ip:axi_traffic_gen:3.0-1] /axi_traffic_gen_1/axi_traffic_gen_1/S_AXI/Reg0 is mapped to multiple disjoint addresses 1151336448 0x00010000 1151401984 0x00010000. Using 1151336448 0x00010000
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz clk_wiz propagate
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
WARNING: [BD 41-1282] Ignoring parameter WIZ_DATA_WIDTH
WARNING: [BD 41-1282] Ignoring parameter WIZ_MEMORY_SIZE
WARNING: [BD 41-1282] Ignoring parameter WIZ_DATA_WIDTH
WARNING: [BD 41-1282] Ignoring parameter WIZ_MEMORY_SIZE
delete_bd_objs [get_bd_addr_segs axi_traffic_gen_2/Reg1/SEG_axi_traffic_gen_1_Reg0] [get_bd_addr_segs axi_traffic_gen_2/Reg1/SEG_SINE_RAM_0_S00_AXI_reg] [get_bd_addr_segs axi_traffic_gen_0/Reg1/SEG_RAM_FREC_0_S00_AXI_mem] [get_bd_addr_segs axi_traffic_gen_0/Reg1/SEG_SINE_RAM_0_S00_AXI_reg] [get_bd_addr_segs axi_traffic_gen_0/Reg1/SEG_axi_traffic_gen_1_Reg0] [get_bd_addr_segs axi_traffic_gen_1/Data/SEG_SINE_RAM_0_S00_AXI_reg] [get_bd_addr_segs axi_traffic_gen_1/Data/SEG_RAM_FREC_0_S00_AXI_mem]
delete_bd_objs [get_bd_intf_nets axi_traffic_gen_1_M_AXI] [get_bd_intf_nets axi_smc_1_M00_AXI] [get_bd_cells axi_smc_1]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz/clk_out1 (100 MHz)} Clk_slave {/clk_wiz/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz/clk_out1 (100 MHz)} Master {/axi_traffic_gen_1/M_AXI} Slave {/RAM_FREC_0/S00_AXI} ddr_seg {Auto} intc_ip {New AXI SmartConnect} master_apm {0}}  [get_bd_intf_pins RAM_FREC_0/S00_AXI]
Slave segment '/RAM_FREC_0/S00_AXI/S00_AXI_mem' is being assigned into address space '/axi_traffic_gen_1/Data' at <0x7600_0000 [ 64K ]>.
delete_bd_objs [get_bd_intf_nets axi_traffic_gen_2_M_AXI_LITE_CH1] [get_bd_intf_nets axi_traffic_gen_2_axi_periph_M00_AXI] [get_bd_cells axi_traffic_gen_2_axi_periph]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz/clk_out1 (100 MHz)} Clk_slave {/clk_wiz/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz/clk_out1 (100 MHz)} Master {/axi_traffic_gen_0/M_AXI_LITE_CH1} Slave {/SINE_RAM_0/S00_AXI} ddr_seg {Auto} intc_ip {/axi_smc} master_apm {0}}  [get_bd_intf_pins SINE_RAM_0/S00_AXI]
Slave segment '/SINE_RAM_0/S00_AXI/S00_AXI_reg' is being assigned into address space '/axi_traffic_gen_0/Reg1' at <0x44A0_0000 [ 64K ]>.
undo
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz/clk_out1 (100 MHz)} Clk_slave {/clk_wiz/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz/clk_out1 (100 MHz)} Master {/axi_traffic_gen_0/M_AXI_LITE_CH1} Slave {/SINE_RAM_0/S00_AXI} ddr_seg {Auto} intc_ip {/axi_smc} master_apm {0}}  [get_bd_intf_pins SINE_RAM_0/S00_AXI]'
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz/clk_out1 (100 MHz)} Clk_slave {/clk_wiz/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz/clk_out1 (100 MHz)} Master {/axi_traffic_gen_2/M_AXI_LITE_CH1} Slave {/SINE_RAM_0/S00_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins SINE_RAM_0/S00_AXI]
WARNING: [BD 41-1753] The name 'axi_traffic_gen_2_axi_periph' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
Slave segment '/SINE_RAM_0/S00_AXI/S00_AXI_reg' is being assigned into address space '/axi_traffic_gen_2/Reg1' at <0x44A0_0000 [ 64K ]>.
regenerate_bd_layout
validate_bd_design
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_traffic_gen_1/S_AXI/Reg0> is not assigned into address space </axi_traffic_gen_0/Reg1>. Please use Address Editor to either assign or exclude it.
ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
ERROR: [BD 41-1273] Error running post_propagate TCL procedure: ERROR: [Common 17-55] 'get_property' expects at least one object.
    ::xilinx.com_ip_axi_traffic_gen_3.0::post_propagate Line 12
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz clk_wiz propagate
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
delete_bd_objs [get_bd_intf_nets axi_traffic_gen_0_M_AXI_LITE_CH1] [get_bd_intf_nets axi_smc_M00_AXI] [get_bd_cells axi_smc]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz/clk_out1 (100 MHz)} Clk_slave {/clk_wiz/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz/clk_out1 (100 MHz)} Master {/axi_traffic_gen_0/M_AXI_LITE_CH1} Slave {/axi_traffic_gen_1/S_AXI} ddr_seg {Auto} intc_ip {New AXI SmartConnect} master_apm {0}}  [get_bd_intf_pins axi_traffic_gen_1/S_AXI]
Slave segment '/axi_traffic_gen_1/S_AXI/Reg0' is being assigned into address space '/axi_traffic_gen_0/Reg1' at <0x44A0_0000 [ 64K ]>.
report_ip_status -name ip_status 
regenerate_bd_layout
validate_bd_design
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz clk_wiz propagate
save_bd_design
Wrote  : <C:\Users\Pato\Desktop\Universida\2024-1\SEP\IEE2463_P1\Proyecto_1\proyecto_1.srcs\sources_1\bd\Proyecto_1_sep\Proyecto_1_sep.bd> 
Wrote  : <C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ui/bd_1c9b5016.ui> 
reset_run Proyecto_1_sep_axi_traffic_gen_0_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/Proyecto_1_sep_axi_traffic_gen_0_0_synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [BD 41-1662] The design 'Proyecto_1_sep.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ui/bd_1c9b5016.ui> 
VHDL Output written to : C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/synth/Proyecto_1_sep.vhd
VHDL Output written to : C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/sim/Proyecto_1_sep.vhd
VHDL Output written to : C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/hdl/Proyecto_1_sep_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_traffic_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_traffic_gen_2 .
Exporting to file c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ip/Proyecto_1_sep_axi_smc_1_3/bd_0/hw_handoff/Proyecto_1_sep_axi_smc_1_3.hwh
Generated Block Design Tcl file c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ip/Proyecto_1_sep_axi_smc_1_3/bd_0/hw_handoff/Proyecto_1_sep_axi_smc_1_3_bd.tcl
Generated Hardware Definition File c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ip/Proyecto_1_sep_axi_smc_1_3/bd_0/synth/Proyecto_1_sep_axi_smc_1_3.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc_1 .
Exporting to file c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ip/Proyecto_1_sep_axi_smc_5/bd_0/hw_handoff/Proyecto_1_sep_axi_smc_5.hwh
Generated Block Design Tcl file c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ip/Proyecto_1_sep_axi_smc_5/bd_0/hw_handoff/Proyecto_1_sep_axi_smc_5_bd.tcl
Generated Hardware Definition File c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ip/Proyecto_1_sep_axi_smc_5/bd_0/synth/Proyecto_1_sep_axi_smc_5.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
Exporting to file C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/hw_handoff/Proyecto_1_sep.hwh
Generated Block Design Tcl file C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/hw_handoff/Proyecto_1_sep_bd.tcl
Generated Hardware Definition File C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/synth/Proyecto_1_sep.hwdef
[Sat May 11 21:19:17 2024] Launched Proyecto_1_sep_RAM_FREC_0_0_synth_1, Proyecto_1_sep_axi_traffic_gen_0_0_synth_1, Proyecto_1_sep_axi_traffic_gen_2_0_synth_1, Proyecto_1_sep_axi_smc_5_synth_1, Proyecto_1_sep_axi_smc_1_3_synth_1, synth_1...
Run output will be captured here:
Proyecto_1_sep_RAM_FREC_0_0_synth_1: C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/Proyecto_1_sep_RAM_FREC_0_0_synth_1/runme.log
Proyecto_1_sep_axi_traffic_gen_0_0_synth_1: C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/Proyecto_1_sep_axi_traffic_gen_0_0_synth_1/runme.log
Proyecto_1_sep_axi_traffic_gen_2_0_synth_1: C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/Proyecto_1_sep_axi_traffic_gen_2_0_synth_1/runme.log
Proyecto_1_sep_axi_smc_5_synth_1: C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/Proyecto_1_sep_axi_smc_5_synth_1/runme.log
Proyecto_1_sep_axi_smc_1_3_synth_1: C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/Proyecto_1_sep_axi_smc_1_3_synth_1/runme.log
synth_1: C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/synth_1/runme.log
[Sat May 11 21:19:17 2024] Launched impl_1...
Run output will be captured here: C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 5331.148 ; gain = 13.023
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B3FC65A
set_property PROGRAM.FILE {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/impl_1/Proyecto_1_sep_wrapper.bit} [get_hw_devices xc7z010_1]
set_property PROBES.FILE {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/impl_1/Proyecto_1_sep_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/impl_1/Proyecto_1_sep_wrapper.ltx} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 2 ILA core(s).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'Proyecto_1_sep_i/vio_0' at location 'uuid_23131980AC3C53EAB46060782D8D041E' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'Proyecto_1_sep_i/ila_0' at location 'uuid_9A977D32E2075A2E827174EABD613DC1' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtools 27-1974] Mismatch between the design programmed into the device xc7z010_1 and the probes file(s) C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/impl_1/Proyecto_1_sep_wrapper.ltx.
The device design has 2 ILA core(s) and 0 VIO core(s). 0 ILA core(s) and 0 VIO core(s) are matched in the probes file(s).
Resolution: 
1. Reprogram device with the correct programming file and associated probes file(s) OR
2. Goto device properties and associate the correct probes file(s) with the programming file already programmed in the device.
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 2 ILA core(s).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'Proyecto_1_sep_i/vio_0' at location 'uuid_23131980AC3C53EAB46060782D8D041E' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'Proyecto_1_sep_i/ila_0' at location 'uuid_9A977D32E2075A2E827174EABD613DC1' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtools 27-1974] Mismatch between the design programmed into the device xc7z010_1 and the probes file(s) C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/impl_1/Proyecto_1_sep_wrapper.ltx.
The device design has 2 ILA core(s) and 0 VIO core(s). 0 ILA core(s) and 0 VIO core(s) are matched in the probes file(s).
Resolution: 
1. Reprogram device with the correct programming file and associated probes file(s) OR
2. Goto device properties and associate the correct probes file(s) with the programming file already programmed in the device.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351B3FC65A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B3FC65A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'Proyecto_1_sep_i/vio_0' at location 'uuid_23131980AC3C53EAB46060782D8D041E' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'Proyecto_1_sep_i/ila_0' at location 'uuid_9A977D32E2075A2E827174EABD613DC1' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
open_bd_design {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/Proyecto_1_sep.bd}
set_property PROBES.FILE {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/impl_1/Proyecto_1_sep_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/impl_1/Proyecto_1_sep_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/impl_1/Proyecto_1_sep_wrapper.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 1 VIO core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/ila_0"}]]
save_wave_config {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
set_property OUTPUT_VALUE 1 [get_hw_probes Proyecto_1_sep_i/vio_0_probe_out1 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
commit_hw_vio [get_hw_probes {Proyecto_1_sep_i/vio_0_probe_out1} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
set_property OUTPUT_VALUE 0 [get_hw_probes Proyecto_1_sep_i/vio_0_probe_out1 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
commit_hw_vio [get_hw_probes {Proyecto_1_sep_i/vio_0_probe_out1} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/ila_0"}]
ERROR: [Labtools 27-1395] Unable to arm ILA 'hw_ila_1'. The core clock is slow or no core clock connected for this ILA or the ILA core may not meet timing.
set_property OUTPUT_VALUE 00 [get_hw_probes Proyecto_1_sep_i/vio_0_probe_out2 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
commit_hw_vio [get_hw_probes {Proyecto_1_sep_i/vio_0_probe_out2} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
set_property OUTPUT_VALUE 00 [get_hw_probes Proyecto_1_sep_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
commit_hw_vio [get_hw_probes {Proyecto_1_sep_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
set_property OUTPUT_VALUE 00 [get_hw_probes Proyecto_1_sep_i/vio_0_probe_out2 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
commit_hw_vio [get_hw_probes {Proyecto_1_sep_i/vio_0_probe_out2} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
set_property OUTPUT_VALUE_RADIX BINARY [get_hw_probes Proyecto_1_sep_i/vio_0_probe_out2 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
set_property OUTPUT_VALUE_RADIX BINARY [get_hw_probes Proyecto_1_sep_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
startgroup
set_property OUTPUT_VALUE 1 [get_hw_probes Proyecto_1_sep_i/vio_0_probe_out1 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
commit_hw_vio [get_hw_probes {Proyecto_1_sep_i/vio_0_probe_out1} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 0 [get_hw_probes Proyecto_1_sep_i/vio_0_probe_out1 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
commit_hw_vio [get_hw_probes {Proyecto_1_sep_i/vio_0_probe_out1} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
endgroup
set_property OUTPUT_VALUE 10000000 [get_hw_probes Proyecto_1_sep_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
commit_hw_vio [get_hw_probes {Proyecto_1_sep_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
set_property OUTPUT_VALUE 00000001 [get_hw_probes Proyecto_1_sep_i/vio_0_probe_out2 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
commit_hw_vio [get_hw_probes {Proyecto_1_sep_i/vio_0_probe_out2} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
set_property OUTPUT_VALUE 00000010 [get_hw_probes Proyecto_1_sep_i/vio_0_probe_out2 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
commit_hw_vio [get_hw_probes {Proyecto_1_sep_i/vio_0_probe_out2} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
startgroup
set_property OUTPUT_VALUE 1 [get_hw_probes Proyecto_1_sep_i/vio_0_probe_out1 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
commit_hw_vio [get_hw_probes {Proyecto_1_sep_i/vio_0_probe_out1} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 0 [get_hw_probes Proyecto_1_sep_i/vio_0_probe_out1 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
commit_hw_vio [get_hw_probes {Proyecto_1_sep_i/vio_0_probe_out1} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
endgroup
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/ila_0"}]
ERROR: [Labtools 27-1395] Unable to arm ILA 'hw_ila_1'. The core clock is slow or no core clock connected for this ILA or the ILA core may not meet timing.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/ila_0"}]
ERROR: [Labtools 27-1395] Unable to arm ILA 'hw_ila_1'. The core clock is slow or no core clock connected for this ILA or the ILA core may not meet timing.
set_property TRIGGER_COMPARE_VALUE neq8'h01 [get_hw_probes Proyecto_1_sep_i/comp_cuadrada_0_cuadrada -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq8'hXX [get_hw_probes Proyecto_1_sep_i/comp_cuadrada_0_cuadrada -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq8'bXXXX_XXXX [get_hw_probes Proyecto_1_sep_i/Dientes_de_sierra_0_sierra -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq8'b0100_0000 [get_hw_probes Proyecto_1_sep_i/Dientes_de_sierra_0_sierra -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/ila_0"}]
ERROR: [Labtools 27-1395] Unable to arm ILA 'hw_ila_1'. The core clock is slow or no core clock connected for this ILA or the ILA core may not meet timing.
set_property CORE_REFRESH_RATE_MS 1 [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/ila_0"}]
set_property CORE_REFRESH_RATE_MS 10000 [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/ila_0"}]
set_property CORE_REFRESH_RATE_MS 1000 [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/ila_0"}]
ERROR: [Labtools 27-1395] Unable to arm ILA 'hw_ila_1'. The core clock is slow or no core clock connected for this ILA or the ILA core may not meet timing.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/ila_0"}]
ERROR: [Labtools 27-1395] Unable to arm ILA 'hw_ila_1'. The core clock is slow or no core clock connected for this ILA or the ILA core may not meet timing.
startgroup
set_property OUTPUT_VALUE 1 [get_hw_probes Proyecto_1_sep_i/vio_0_probe_out1 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
commit_hw_vio [get_hw_probes {Proyecto_1_sep_i/vio_0_probe_out1} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 0 [get_hw_probes Proyecto_1_sep_i/vio_0_probe_out1 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
commit_hw_vio [get_hw_probes {Proyecto_1_sep_i/vio_0_probe_out1} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
endgroup
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/ila_0"}]
ERROR: [Labtools 27-1395] Unable to arm ILA 'hw_ila_1'. The core clock is slow or no core clock connected for this ILA or the ILA core may not meet timing.
save_wave_config {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw_target {localhost:3121/xilinx_tcf/Digilent/210351B3FC65A}
INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Digilent/210351B3FC65A
open_bd_design {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/Proyecto_1_sep.bd}
delete_bd_objs [get_bd_nets clk_1]
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_nets clk_1]'
delete_bd_objs [get_bd_nets clk_wiz_clk_out1]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_traffic_gen_0/s_axi_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_traffic_gen_1/s_axi_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_traffic_gen_2/s_axi_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_traffic_gen_2_axi_periph/ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_traffic_gen_2_axi_periph/M00_ACLK]
INFO: [BD 5-455] Automation on '/axi_traffic_gen_2_axi_periph/S00_ACLK' will not be run, since it is obsolete due to previously run automations
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk (125 MHz)} Freq {125} Ref_Clk0 {None} Ref_Clk1 {None} Ref_Clk2 {None}}  [get_bd_pins ila_0/clk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins RAM_FREC_0/s00_axi_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins rst_clk_100M/slowest_sync_clk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins Sel_frec_0/clk]
INFO: [BD 5-455] Automation on '/SINE_RAM_0/s00_axi_aclk' will not be run, since it is obsolete due to previously run automations
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins vio_0/clk]
endgroup
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout -routing
regenerate_bd_layout -routing
regenerate_bd_layout
regenerate_bd_layout
startgroup
endgroup
regenerate_bd_layout
save_bd_design
Wrote  : <C:\Users\Pato\Desktop\Universida\2024-1\SEP\IEE2463_P1\Proyecto_1\proyecto_1.srcs\sources_1\bd\Proyecto_1_sep\Proyecto_1_sep.bd> 
Wrote  : <C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ui/bd_1c9b5016.ui> 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz clk_wiz propagate
Wrote  : <C:\Users\Pato\Desktop\Universida\2024-1\SEP\IEE2463_P1\Proyecto_1\proyecto_1.srcs\sources_1\bd\Proyecto_1_sep\Proyecto_1_sep.bd> 
VHDL Output written to : C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/synth/Proyecto_1_sep.vhd
VHDL Output written to : C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/sim/Proyecto_1_sep.vhd
VHDL Output written to : C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/hdl/Proyecto_1_sep_wrapper.vhd
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ip/Proyecto_1_sep_ila_0_0/Proyecto_1_sep_ila_0_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_0 .
Exporting to file c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ip/Proyecto_1_sep_axi_smc_1_3/bd_0/hw_handoff/Proyecto_1_sep_axi_smc_1_3.hwh
Generated Block Design Tcl file c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ip/Proyecto_1_sep_axi_smc_1_3/bd_0/hw_handoff/Proyecto_1_sep_axi_smc_1_3_bd.tcl
Generated Hardware Definition File c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ip/Proyecto_1_sep_axi_smc_1_3/bd_0/synth/Proyecto_1_sep_axi_smc_1_3.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc_1 .
Exporting to file c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ip/Proyecto_1_sep_axi_smc_5/bd_0/hw_handoff/Proyecto_1_sep_axi_smc_5.hwh
Generated Block Design Tcl file c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ip/Proyecto_1_sep_axi_smc_5/bd_0/hw_handoff/Proyecto_1_sep_axi_smc_5_bd.tcl
Generated Hardware Definition File c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ip/Proyecto_1_sep_axi_smc_5/bd_0/synth/Proyecto_1_sep_axi_smc_5.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
Exporting to file C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/hw_handoff/Proyecto_1_sep.hwh
Generated Block Design Tcl file C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/hw_handoff/Proyecto_1_sep_bd.tcl
Generated Hardware Definition File C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/synth/Proyecto_1_sep.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Proyecto_1_sep_axi_smc_1_3, cache-ID = 20135aceab4256b4; cache size = 92.305 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Proyecto_1_sep_axi_smc_5, cache-ID = 378b9d4cb5bbbe5d; cache size = 92.305 MB.
[Sat May 11 21:50:24 2024] Launched Proyecto_1_sep_ila_0_0_synth_1, synth_1...
Run output will be captured here:
Proyecto_1_sep_ila_0_0_synth_1: C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/Proyecto_1_sep_ila_0_0_synth_1/runme.log
synth_1: C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/synth_1/runme.log
[Sat May 11 21:50:24 2024] Launched impl_1...
Run output will be captured here: C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:15 ; elapsed = 00:00:36 . Memory (MB): peak = 5371.070 ; gain = 0.285
report_ip_status -name ip_status 
delete_bd_objs [get_bd_nets clk_wiz_clk_out1]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_traffic_gen_0/s_axi_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_traffic_gen_1/s_axi_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_traffic_gen_2/s_axi_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_traffic_gen_2_axi_periph/ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_traffic_gen_2_axi_periph/M00_ACLK]
INFO: [BD 5-455] Automation on '/axi_traffic_gen_2_axi_periph/S00_ACLK' will not be run, since it is obsolete due to previously run automations
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins RAM_FREC_0/s00_axi_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins rst_clk_100M/slowest_sync_clk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins Sel_frec_0/clk]
INFO: [BD 5-455] Automation on '/SINE_RAM_0/s00_axi_aclk' will not be run, since it is obsolete due to previously run automations
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk (125 MHz)} Freq {125} Ref_Clk0 {None} Ref_Clk1 {None} Ref_Clk2 {None}}  [get_bd_pins vio_0/clk]
endgroup
regenerate_bd_layout
save_bd_design
Wrote  : <C:\Users\Pato\Desktop\Universida\2024-1\SEP\IEE2463_P1\Proyecto_1\proyecto_1.srcs\sources_1\bd\Proyecto_1_sep\Proyecto_1_sep.bd> 
Wrote  : <C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ui/bd_1c9b5016.ui> 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz clk_wiz propagate
Wrote  : <C:\Users\Pato\Desktop\Universida\2024-1\SEP\IEE2463_P1\Proyecto_1\proyecto_1.srcs\sources_1\bd\Proyecto_1_sep\Proyecto_1_sep.bd> 
VHDL Output written to : C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/synth/Proyecto_1_sep.vhd
VHDL Output written to : C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/sim/Proyecto_1_sep.vhd
VHDL Output written to : C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/hdl/Proyecto_1_sep_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block vio_0 .
Exporting to file c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ip/Proyecto_1_sep_axi_smc_1_3/bd_0/hw_handoff/Proyecto_1_sep_axi_smc_1_3.hwh
Generated Block Design Tcl file c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ip/Proyecto_1_sep_axi_smc_1_3/bd_0/hw_handoff/Proyecto_1_sep_axi_smc_1_3_bd.tcl
Generated Hardware Definition File c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ip/Proyecto_1_sep_axi_smc_1_3/bd_0/synth/Proyecto_1_sep_axi_smc_1_3.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc_1 .
Exporting to file c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ip/Proyecto_1_sep_axi_smc_5/bd_0/hw_handoff/Proyecto_1_sep_axi_smc_5.hwh
Generated Block Design Tcl file c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ip/Proyecto_1_sep_axi_smc_5/bd_0/hw_handoff/Proyecto_1_sep_axi_smc_5_bd.tcl
Generated Hardware Definition File c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ip/Proyecto_1_sep_axi_smc_5/bd_0/synth/Proyecto_1_sep_axi_smc_5.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
Exporting to file C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/hw_handoff/Proyecto_1_sep.hwh
Generated Block Design Tcl file C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/hw_handoff/Proyecto_1_sep_bd.tcl
Generated Hardware Definition File C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/synth/Proyecto_1_sep.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Proyecto_1_sep_axi_smc_1_3, cache-ID = 20135aceab4256b4; cache size = 92.305 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Proyecto_1_sep_axi_smc_5, cache-ID = 378b9d4cb5bbbe5d; cache size = 92.305 MB.
[Sat May 11 21:51:58 2024] Launched Proyecto_1_sep_vio_0_0_synth_1, Proyecto_1_sep_ila_0_0_synth_1, synth_1...
Run output will be captured here:
Proyecto_1_sep_vio_0_0_synth_1: C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/Proyecto_1_sep_vio_0_0_synth_1/runme.log
Proyecto_1_sep_ila_0_0_synth_1: C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/Proyecto_1_sep_ila_0_0_synth_1/runme.log
synth_1: C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/synth_1/runme.log
[Sat May 11 21:51:58 2024] Launched impl_1...
Run output will be captured here: C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:11 ; elapsed = 00:00:39 . Memory (MB): peak = 5384.664 ; gain = 13.484
report_ip_status -name ip_status 
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B3FC65A
set_property PROGRAM.FILE {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/impl_1/Proyecto_1_sep_wrapper.bit} [get_hw_devices xc7z010_1]
set_property PROBES.FILE {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/impl_1/Proyecto_1_sep_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/impl_1/Proyecto_1_sep_wrapper.ltx} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
WARNING: [Xicom 50-38] xicom: No CseXsdb register file specified for CseXsdb slave type: 0, cse driver version: 0. Slave initialization skipped.
WARNING: [Xicom 50-38] xicom: No CseXsdb register file specified for CseXsdb slave type: 0, cse driver version: 0. Slave initialization skipped.
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'Proyecto_1_sep_i/vio_0' at location 'uuid_23131980AC3C53EAB46060782D8D041E' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'Proyecto_1_sep_i/ila_0' at location 'uuid_9A977D32E2075A2E827174EABD613DC1' from probes file, since it cannot be found on the programmed device.
set_property PROBES.FILE {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/impl_1/Proyecto_1_sep_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/impl_1/Proyecto_1_sep_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/impl_1/Proyecto_1_sep_wrapper.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 1 VIO core(s).
WARNING: [Labtools 27-1952] VIO hw_probe OUTPUT_VALUE properties for hw_vio(s) [hw_vio_1] differ from output values in the VIO core(s).
Resolution: 
To synchronize the hw_probes properties and the VIO core outputs choose one of the following alternatives:
  1) Execute the command 'Commit Output Values to VIO Core', to write down the hw_probe values to the core.
  2) Execute the command 'Refresh Input and Output Values from VIO Core', to update the hw_probe properties with the core values.
  3) First restore initial values in the core with the command 'Reset VIO Core Outputs', and then execute the command 'Refresh Input and Output Values from VIO Core'.
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-May-11 22:10:04
set_property OUTPUT_VALUE 10000000 [get_hw_probes Proyecto_1_sep_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
commit_hw_vio [get_hw_probes {Proyecto_1_sep_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
set_property OUTPUT_VALUE 00000010 [get_hw_probes Proyecto_1_sep_i/vio_0_probe_out2 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
commit_hw_vio [get_hw_probes {Proyecto_1_sep_i/vio_0_probe_out2} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
startgroup
set_property OUTPUT_VALUE 1 [get_hw_probes Proyecto_1_sep_i/vio_0_probe_out1 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
commit_hw_vio [get_hw_probes {Proyecto_1_sep_i/vio_0_probe_out1} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 0 [get_hw_probes Proyecto_1_sep_i/vio_0_probe_out1 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
commit_hw_vio [get_hw_probes {Proyecto_1_sep_i/vio_0_probe_out1} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 1 [get_hw_probes Proyecto_1_sep_i/vio_0_probe_out1 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
commit_hw_vio [get_hw_probes {Proyecto_1_sep_i/vio_0_probe_out1} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 0 [get_hw_probes Proyecto_1_sep_i/vio_0_probe_out1 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
commit_hw_vio [get_hw_probes {Proyecto_1_sep_i/vio_0_probe_out1} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 1 [get_hw_probes Proyecto_1_sep_i/vio_0_probe_out1 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
commit_hw_vio [get_hw_probes {Proyecto_1_sep_i/vio_0_probe_out1} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 0 [get_hw_probes Proyecto_1_sep_i/vio_0_probe_out1 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
commit_hw_vio [get_hw_probes {Proyecto_1_sep_i/vio_0_probe_out1} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 1 [get_hw_probes Proyecto_1_sep_i/vio_0_probe_out1 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
commit_hw_vio [get_hw_probes {Proyecto_1_sep_i/vio_0_probe_out1} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 0 [get_hw_probes Proyecto_1_sep_i/vio_0_probe_out1 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
commit_hw_vio [get_hw_probes {Proyecto_1_sep_i/vio_0_probe_out1} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 1 [get_hw_probes Proyecto_1_sep_i/vio_0_probe_out1 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
commit_hw_vio [get_hw_probes {Proyecto_1_sep_i/vio_0_probe_out1} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 0 [get_hw_probes Proyecto_1_sep_i/vio_0_probe_out1 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
commit_hw_vio [get_hw_probes {Proyecto_1_sep_i/vio_0_probe_out1} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
endgroup
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/ila_0"}]
INFO: [Labtools 27-1965] The ILA core 'hw_ila_1' trigger was stopped by user at 2024-May-11 22:10:56
WARNING: [Labtools 27-157] hw_ila [hw_ila_1] stopped. No data to upload.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-May-11 22:10:57
startgroup
set_property OUTPUT_VALUE 1 [get_hw_probes Proyecto_1_sep_i/vio_0_probe_out1 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
commit_hw_vio [get_hw_probes {Proyecto_1_sep_i/vio_0_probe_out1} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 0 [get_hw_probes Proyecto_1_sep_i/vio_0_probe_out1 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
commit_hw_vio [get_hw_probes {Proyecto_1_sep_i/vio_0_probe_out1} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
endgroup
set_property OUTPUT_VALUE 10000000 [get_hw_probes Proyecto_1_sep_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
commit_hw_vio [get_hw_probes {Proyecto_1_sep_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
set_property OUTPUT_VALUE 00000010 [get_hw_probes Proyecto_1_sep_i/vio_0_probe_out2 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
commit_hw_vio [get_hw_probes {Proyecto_1_sep_i/vio_0_probe_out2} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
startgroup
set_property OUTPUT_VALUE 1 [get_hw_probes Proyecto_1_sep_i/vio_0_probe_out1 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
commit_hw_vio [get_hw_probes {Proyecto_1_sep_i/vio_0_probe_out1} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 0 [get_hw_probes Proyecto_1_sep_i/vio_0_probe_out1 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
commit_hw_vio [get_hw_probes {Proyecto_1_sep_i/vio_0_probe_out1} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
endgroup
set_property CORE_REFRESH_RATE_MS 500 [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/ila_0"}]
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/ila_0"}]
INFO: [Labtools 27-1965] The ILA core 'hw_ila_1' trigger was stopped by user at 2024-May-11 22:17:00
WARNING: [Labtools 27-157] hw_ila [hw_ila_1] stopped. No data to upload.
save_wave_config {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw_target {localhost:3121/xilinx_tcf/Digilent/210351B3FC65A}
INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Digilent/210351B3FC65A
open_bd_design {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/Proyecto_1_sep.bd}
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sat May 11 22:18:35 2024] Launched synth_1...
Run output will be captured here: C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/synth_1/runme.log
[Sat May 11 22:18:35 2024] Launched impl_1...
Run output will be captured here: C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sat May 11 22:28:06 2024] Launched synth_1...
Run output will be captured here: C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/synth_1/runme.log
[Sat May 11 22:28:06 2024] Launched impl_1...
Run output will be captured here: C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/impl_1/runme.log
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B3FC65A
set_property PROGRAM.FILE {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/impl_1/Proyecto_1_sep_wrapper.bit} [get_hw_devices xc7z010_1]
set_property PROBES.FILE {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/impl_1/Proyecto_1_sep_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/impl_1/Proyecto_1_sep_wrapper.ltx} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 1 VIO core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/ila_0"}]]
set_property OUTPUT_VALUE 10000000 [get_hw_probes Proyecto_1_sep_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
commit_hw_vio [get_hw_probes {Proyecto_1_sep_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
set_property OUTPUT_VALUE 10000000 [get_hw_probes Proyecto_1_sep_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
commit_hw_vio [get_hw_probes {Proyecto_1_sep_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
startgroup
set_property OUTPUT_VALUE 1 [get_hw_probes Proyecto_1_sep_i/vio_0_probe_out1 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
commit_hw_vio [get_hw_probes {Proyecto_1_sep_i/vio_0_probe_out1} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
endgroup
set_property OUTPUT_VALUE 00000010 [get_hw_probes Proyecto_1_sep_i/vio_0_probe_out2 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
commit_hw_vio [get_hw_probes {Proyecto_1_sep_i/vio_0_probe_out2} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-May-11 22:34:38
set_property TRIGGER_COMPARE_VALUE eq8'b0000_0000 [get_hw_probes Proyecto_1_sep_i/Dientes_de_sierra_0_sierra -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/ila_0"}]]
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351B3FC65A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B3FC65A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'Proyecto_1_sep_i/vio_0' at location 'uuid_23131980AC3C53EAB46060782D8D041E' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'Proyecto_1_sep_i/ila_0' at location 'uuid_9A977D32E2075A2E827174EABD613DC1' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/impl_1/Proyecto_1_sep_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/impl_1/Proyecto_1_sep_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/impl_1/Proyecto_1_sep_wrapper.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 1 VIO core(s).
WARNING: [Labtools 27-1952] VIO hw_probe OUTPUT_VALUE properties for hw_vio(s) [hw_vio_1] differ from output values in the VIO core(s).
Resolution: 
To synchronize the hw_probes properties and the VIO core outputs choose one of the following alternatives:
  1) Execute the command 'Commit Output Values to VIO Core', to write down the hw_probe values to the core.
  2) Execute the command 'Refresh Input and Output Values from VIO Core', to update the hw_probe properties with the core values.
  3) First restore initial values in the core with the command 'Reset VIO Core Outputs', and then execute the command 'Refresh Input and Output Values from VIO Core'.
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/ila_0"}]]
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351B3FC65A
open_bd_design {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/Proyecto_1_sep.bd}
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting range_value property on PARAM_VALUE.ATG_HLT_CH_SELECT is not allowed in procedure update_gui_for_PARAM_VALUE.TRAFFIC_PROFILE
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:ila:6.2 ila_1
INFO: [xilinx.com:ip:ila:6.2-6] /ila_1: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
endgroup
set_property location {9 2226 513} [get_bd_cells ila_1]
connect_bd_intf_net [get_bd_intf_pins ila_1/SLOT_0_AXI] [get_bd_intf_pins RAM_FREC_0/S00_AXI]
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.C_PROBE43_MU_CNT {1} CONFIG.C_PROBE42_MU_CNT {1} CONFIG.C_PROBE41_MU_CNT {1} CONFIG.C_PROBE40_MU_CNT {1} CONFIG.C_PROBE39_MU_CNT {1} CONFIG.C_PROBE38_MU_CNT {1} CONFIG.C_PROBE37_MU_CNT {1} CONFIG.C_PROBE36_MU_CNT {1} CONFIG.C_PROBE35_MU_CNT {1} CONFIG.C_PROBE34_MU_CNT {1} CONFIG.C_PROBE33_MU_CNT {1} CONFIG.C_PROBE32_MU_CNT {1} CONFIG.C_PROBE31_MU_CNT {1} CONFIG.C_PROBE30_MU_CNT {1} CONFIG.C_PROBE29_MU_CNT {1} CONFIG.C_PROBE28_MU_CNT {1} CONFIG.C_PROBE27_MU_CNT {1} CONFIG.C_PROBE26_MU_CNT {1} CONFIG.C_PROBE25_MU_CNT {1} CONFIG.C_PROBE24_MU_CNT {1} CONFIG.C_PROBE23_MU_CNT {1} CONFIG.C_PROBE22_MU_CNT {1} CONFIG.C_PROBE21_MU_CNT {1} CONFIG.C_PROBE20_MU_CNT {1} CONFIG.C_PROBE19_MU_CNT {1} CONFIG.C_PROBE18_MU_CNT {1} CONFIG.C_PROBE17_MU_CNT {1} CONFIG.C_PROBE16_MU_CNT {1} CONFIG.C_PROBE15_MU_CNT {1} CONFIG.C_PROBE14_MU_CNT {1} CONFIG.C_PROBE13_MU_CNT {1} CONFIG.C_PROBE12_MU_CNT {1} CONFIG.C_PROBE11_MU_CNT {1} CONFIG.C_PROBE10_MU_CNT {1} CONFIG.C_PROBE9_MU_CNT {1} CONFIG.C_PROBE8_MU_CNT {1} CONFIG.C_PROBE7_MU_CNT {1} CONFIG.C_PROBE6_MU_CNT {1} CONFIG.C_PROBE5_MU_CNT {1} CONFIG.C_PROBE4_MU_CNT {1} CONFIG.C_PROBE3_MU_CNT {1} CONFIG.C_PROBE2_MU_CNT {1} CONFIG.C_PROBE1_MU_CNT {1} CONFIG.C_PROBE0_MU_CNT {1} CONFIG.ALL_PROBE_SAME_MU {true} CONFIG.ALL_PROBE_SAME_MU_CNT {1}] [get_bd_cells ila_1]
endgroup
copy_bd_objs /  [get_bd_cells {ila_1}]
INFO: [xilinx.com:ip:ila:6.2-6] /ila_2: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
set_property location {10 2757 440} [get_bd_cells ila_2]
connect_bd_intf_net [get_bd_intf_pins ila_2/SLOT_0_AXI] -boundary_type upper [get_bd_intf_pins axi_traffic_gen_2_axi_periph/M00_AXI]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk (125 MHz)} Freq {125} Ref_Clk0 {None} Ref_Clk1 {None} Ref_Clk2 {None}}  [get_bd_pins ila_1/clk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk (125 MHz)} Freq {125} Ref_Clk0 {None} Ref_Clk1 {None} Ref_Clk2 {None}}  [get_bd_pins ila_2/clk]
endgroup
regenerate_bd_layout
regenerate_bd_layout
save_bd_design
Wrote  : <C:\Users\Pato\Desktop\Universida\2024-1\SEP\IEE2463_P1\Proyecto_1\proyecto_1.srcs\sources_1\bd\Proyecto_1_sep\Proyecto_1_sep.bd> 
Wrote  : <C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ui/bd_1c9b5016.ui> 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz clk_wiz propagate
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /ila_2/SLOT_0_AXI(125000000) and /axi_traffic_gen_2/M_AXI_LITE_CH1(100000000)
ERROR: [BD 41-237] Bus Interface property CLK_DOMAIN does not match between /ila_2/SLOT_0_AXI(Proyecto_1_sep_clk_0) and /axi_traffic_gen_2/M_AXI_LITE_CH1(/clk_wiz_clk_out1)
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /ila_1/SLOT_0_AXI(125000000) and /axi_smc_1/M00_AXI(100000000)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /ila_1/SLOT_0_AXI(1) and /axi_smc_1/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /ila_1/SLOT_0_AXI(1) and /axi_smc_1/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /ila_1/SLOT_0_AXI(1) and /axi_smc_1/M00_AXI(0)
ERROR: [BD 41-237] Bus Interface property CLK_DOMAIN does not match between /ila_1/SLOT_0_AXI(Proyecto_1_sep_clk_0) and /axi_smc_1/M00_AXI(/clk_wiz_clk_out1)
ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/Proyecto_1_sep.bd 
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Proyecto_1_sep_axi_smc_1_3, cache-ID = 20135aceab4256b4; cache size = 100.343 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Proyecto_1_sep_axi_smc_5, cache-ID = 378b9d4cb5bbbe5d; cache size = 100.343 MB.
ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution.
validate_bd_design
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz clk_wiz propagate
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /ila_2/SLOT_0_AXI(125000000) and /axi_traffic_gen_2/M_AXI_LITE_CH1(100000000)
ERROR: [BD 41-237] Bus Interface property CLK_DOMAIN does not match between /ila_2/SLOT_0_AXI(Proyecto_1_sep_clk_0) and /axi_traffic_gen_2/M_AXI_LITE_CH1(/clk_wiz_clk_out1)
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /ila_1/SLOT_0_AXI(125000000) and /axi_smc_1/M00_AXI(100000000)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /ila_1/SLOT_0_AXI(1) and /axi_smc_1/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /ila_1/SLOT_0_AXI(1) and /axi_smc_1/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /ila_1/SLOT_0_AXI(1) and /axi_smc_1/M00_AXI(0)
ERROR: [BD 41-237] Bus Interface property CLK_DOMAIN does not match between /ila_1/SLOT_0_AXI(Proyecto_1_sep_clk_0) and /axi_smc_1/M00_AXI(/clk_wiz_clk_out1)
validate_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:19 . Memory (MB): peak = 7614.320 ; gain = 0.000
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
delete_bd_objs [get_bd_nets clk_1]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {sys_clock ( System Clock ) } Manual_Source {New External Port (ACTIVE_LOW)}}  [get_bd_pins clk_wiz/clk_in1]
INFO: [board_rule 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells /clk_wiz]
INFO: [board_rule 100-100] set_property CONFIG.CLK_IN1_BOARD_INTERFACE sys_clock [get_bd_cells /clk_wiz]
WARNING: [BD 5-670] It is required to provide a frequency value for a user created input clock port. Please use the <-freq_hz $freq_val> argument of the create_bd_port command. ie create_bd_port -dir I -type clk -freq_hz 100000000 clkin
INFO: [BoardRule 102-10] create_bd_port -dir I sys_clock -type clk
INFO: [BoardRule 102-5] set_property CONFIG.FREQ_HZ 125000000 /sys_clock
INFO: [BoardRule 102-6] set_property CONFIG.PHASE 0.000 /sys_clock
INFO: [BoardRule 102-15] connect_bd_net /sys_clock /clk_wiz/clk_in1
INFO: [BoardRule 102-17] set_property CONFIG.FREQ_HZ 125000000 /sys_clock
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {Auto} Freq {100} Ref_Clk0 {None} Ref_Clk1 {None} Ref_Clk2 {None}}  [get_bd_pins ila_0/clk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {Auto} Freq {100} Ref_Clk0 {None} Ref_Clk1 {None} Ref_Clk2 {None}}  [get_bd_pins ila_1/clk]
ERROR: [BD 41-2168] Errors found in procedure apply_rule:


INFO: [BD 5-145] Automation rule xilinx.com:bd_rule:clkrst was not applied to object clk
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {Auto} Freq {100} Ref_Clk0 {None} Ref_Clk1 {None} Ref_Clk2 {None}}  [get_bd_pins ila_1/clk]'
ERROR: [Common 17-39] 'apply_bd_automation' failed due to earlier errors.
