Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Apr  3 05:34:46 2025
| Host         : parkjiho running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_counter_up_down_control_sets_placed.rpt
| Design       : top_counter_up_down
| Device       : xc7a35t
------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    40 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            1 |
| No           | No                    | Yes                    |              78 |           26 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              80 |           26 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |                 Enable Signal                | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+----------------------------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | U_UART/U_UART_TX/tx_next                     | reset_IBUF       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG |                                              |                  |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG | U_UART/U_UART_RX/bit_count                   | reset_IBUF       |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | U_UART/U_UART_RX/tick_count                  | reset_IBUF       |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | U_UART/U_UART_TX/tick_count_next             | reset_IBUF       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | U_UART/U_UART_TX/bit_count_next              | reset_IBUF       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | U_UART/U_UART_TX/FSM_onehot_state[4]_i_1_n_0 | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | U_UART/U_UART_RX/o_rx_done_i_1_n_0           | reset_IBUF       |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | U_UART/U_UART_RX/E[0]                        | reset_IBUF       |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | U_UART/U_UART_TX/data_reg0                   | reset_IBUF       |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | U_CU/E[0]                                    | reset_IBUF       |                5 |             14 |         2.80 |
|  clk_IBUF_BUFG | U_UART/reset_counter                         | reset_IBUF       |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG |                                              | reset_IBUF       |               26 |             78 |         3.00 |
+----------------+----------------------------------------------+------------------+------------------+----------------+--------------+


