{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version " "Info: Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 21 15:17:42 2010 " "Info: Processing started: Wed Jul 21 15:17:42 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Rabbit_2_FPGA_2_DDS_multi -c Rabbit_2_FPGA_2_DDS_multi " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Rabbit_2_FPGA_2_DDS_multi -c Rabbit_2_FPGA_2_DDS_multi" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Rabbit_2_FPGA_2_DDS_multi.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Rabbit_2_FPGA_2_DDS_multi.v" { { "Info" "ISGN_ENTITY_NAME" "1 Rabbit_2_FPGA_2_DDS_multi " "Info: Found entity 1: Rabbit_2_FPGA_2_DDS_multi" {  } { { "Rabbit_2_FPGA_2_DDS_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/Rabbit_2_FPGA_2_DDS_multi.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "out_2_DDS.v(157) " "Warning (10268): Verilog HDL information at out_2_DDS.v(157): Always Construct contains both blocking and non-blocking assignments" {  } { { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/out_2_DDS.v" 157 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: Always Construct contains both blocking and non-blocking assignments" 1 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "out_2_DDS.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file out_2_DDS.v" { { "Info" "ISGN_ENTITY_NAME" "1 out_2_DDS " "Info: Found entity 1: out_2_DDS" {  } { { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/out_2_DDS.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reader_multi.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file reader_multi.v" { { "Info" "ISGN_ENTITY_NAME" "1 reader_multi " "Info: Found entity 1: reader_multi" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sorter.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sorter.v" { { "Info" "ISGN_ENTITY_NAME" "1 sorter " "Info: Found entity 1: sorter" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "Rabbit_2_FPGA_2_DDS_multi " "Info: Elaborating entity \"Rabbit_2_FPGA_2_DDS_multi\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "out_2_DDS out_2_DDS:outing_DDS " "Info: Elaborating entity \"out_2_DDS\" for hierarchy \"out_2_DDS:outing_DDS\"" {  } { { "Rabbit_2_FPGA_2_DDS_multi.v" "outing_DDS" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/Rabbit_2_FPGA_2_DDS_multi.v" 88 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 out_2_DDS.v(142) " "Warning (10230): Verilog HDL assignment warning at out_2_DDS.v(142): truncated value with size 32 to match size of target (26)" {  } { { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/out_2_DDS.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "out_2_DDS.v(216) " "Warning (10762): Verilog HDL Case Statement warning at out_2_DDS.v(216): can't check case statement for completeness because the case expression has too many possible states" {  } { { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/out_2_DDS.v" 216 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reader_multi reader_multi:reading_multi " "Info: Elaborating entity \"reader_multi\" for hierarchy \"reader_multi:reading_multi\"" {  } { { "Rabbit_2_FPGA_2_DDS_multi.v" "reading_multi" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/Rabbit_2_FPGA_2_DDS_multi.v" 116 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 reader_multi.v(66) " "Warning (10230): Verilog HDL assignment warning at reader_multi.v(66): truncated value with size 32 to match size of target (5)" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 reader_multi.v(89) " "Warning (10230): Verilog HDL assignment warning at reader_multi.v(89): truncated value with size 32 to match size of target (5)" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sorter sorter:sorting " "Info: Elaborating entity \"sorter\" for hierarchy \"sorter:sorting\"" {  } { { "Rabbit_2_FPGA_2_DDS_multi.v" "sorting" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/Rabbit_2_FPGA_2_DDS_multi.v" 142 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "sorter.v(75) " "Warning (10270): Verilog HDL Case Statement warning at sorter.v(75): incomplete case statement has no default case item" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 75 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "full_184_bit_2_11 sorter.v(147) " "Warning (10240): Verilog HDL Always Construct warning at sorter.v(147): inferring latch(es) for variable \"full_184_bit_2_11\", which holds its previous value in one or more paths through the always construct" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "full_184_bit_2_10 sorter.v(147) " "Warning (10240): Verilog HDL Always Construct warning at sorter.v(147): inferring latch(es) for variable \"full_184_bit_2_10\", which holds its previous value in one or more paths through the always construct" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "full_184_bit_2_9 sorter.v(147) " "Warning (10240): Verilog HDL Always Construct warning at sorter.v(147): inferring latch(es) for variable \"full_184_bit_2_9\", which holds its previous value in one or more paths through the always construct" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "full_184_bit_2_8 sorter.v(147) " "Warning (10240): Verilog HDL Always Construct warning at sorter.v(147): inferring latch(es) for variable \"full_184_bit_2_8\", which holds its previous value in one or more paths through the always construct" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "full_184_bit_2_7 sorter.v(147) " "Warning (10240): Verilog HDL Always Construct warning at sorter.v(147): inferring latch(es) for variable \"full_184_bit_2_7\", which holds its previous value in one or more paths through the always construct" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "full_184_bit_2_6 sorter.v(147) " "Warning (10240): Verilog HDL Always Construct warning at sorter.v(147): inferring latch(es) for variable \"full_184_bit_2_6\", which holds its previous value in one or more paths through the always construct" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "full_184_bit_2_5 sorter.v(147) " "Warning (10240): Verilog HDL Always Construct warning at sorter.v(147): inferring latch(es) for variable \"full_184_bit_2_5\", which holds its previous value in one or more paths through the always construct" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "full_184_bit_2_4 sorter.v(147) " "Warning (10240): Verilog HDL Always Construct warning at sorter.v(147): inferring latch(es) for variable \"full_184_bit_2_4\", which holds its previous value in one or more paths through the always construct" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "full_184_bit_2_3 sorter.v(147) " "Warning (10240): Verilog HDL Always Construct warning at sorter.v(147): inferring latch(es) for variable \"full_184_bit_2_3\", which holds its previous value in one or more paths through the always construct" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "full_184_bit_2_2 sorter.v(147) " "Warning (10240): Verilog HDL Always Construct warning at sorter.v(147): inferring latch(es) for variable \"full_184_bit_2_2\", which holds its previous value in one or more paths through the always construct" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "full_184_bit_2_1 sorter.v(147) " "Warning (10240): Verilog HDL Always Construct warning at sorter.v(147): inferring latch(es) for variable \"full_184_bit_2_1\", which holds its previous value in one or more paths through the always construct" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "full_184_bit_2_0 sorter.v(147) " "Warning (10240): Verilog HDL Always Construct warning at sorter.v(147): inferring latch(es) for variable \"full_184_bit_2_0\", which holds its previous value in one or more paths through the always construct" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[183\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[183\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[182\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[182\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[181\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[181\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[180\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[180\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[179\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[179\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[178\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[178\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[177\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[177\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[176\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[176\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[175\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[175\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[174\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[174\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[173\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[173\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[172\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[172\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[171\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[171\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[170\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[170\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[169\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[169\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[168\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[168\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[167\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[167\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[166\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[166\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[165\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[165\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[164\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[164\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[163\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[163\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[162\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[162\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[161\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[161\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[160\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[160\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[159\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[159\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[158\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[158\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[157\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[157\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[156\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[156\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[155\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[155\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[154\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[154\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[153\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[153\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[152\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[152\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[151\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[151\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[150\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[150\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[149\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[149\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[148\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[148\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[147\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[147\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[146\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[146\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[145\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[145\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[144\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[144\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[143\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[143\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[142\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[142\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[141\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[141\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[140\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[140\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[139\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[139\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[138\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[138\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[137\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[137\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[136\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[136\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[135\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[135\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[134\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[134\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[133\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[133\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[132\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[132\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[131\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[131\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[130\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[130\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[129\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[129\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[128\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[128\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[127\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[127\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[126\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[126\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[125\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[125\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[124\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[124\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[123\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[123\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[122\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[122\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[121\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[121\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[120\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[120\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[119\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[119\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[118\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[118\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[117\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[117\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[116\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[116\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[115\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[115\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[114\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[114\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[113\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[113\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[112\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[112\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[111\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[111\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[110\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[110\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[109\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[109\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[108\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[108\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[107\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[107\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[106\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[106\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[105\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[105\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[104\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[104\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[103\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[103\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[102\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[102\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[101\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[101\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[100\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[100\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[99\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[99\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[98\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[98\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[97\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[97\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[96\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[96\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[95\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[95\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[94\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[94\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[93\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[93\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[92\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[92\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[91\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[91\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[90\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[90\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[89\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[89\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[88\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[88\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[87\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[87\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[86\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[86\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[85\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[85\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[84\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[84\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[83\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[83\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[82\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[82\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[81\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[81\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[80\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[80\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[79\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[79\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[78\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[78\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[77\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[77\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[76\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[76\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[75\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[75\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[74\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[74\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[73\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[73\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[72\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[72\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[71\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[71\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[70\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[70\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[69\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[69\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[68\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[68\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[67\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[67\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[66\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[66\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[65\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[65\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[64\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[64\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[63\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[63\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[62\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[62\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[61\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[61\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[60\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[60\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[59\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[59\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[58\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[58\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[57\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[57\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[56\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[56\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[55\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[55\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[54\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[54\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[53\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[53\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[52\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[52\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[51\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[51\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[50\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[50\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[49\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[49\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[48\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[48\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[47\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[47\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[46\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[46\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[45\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[45\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[44\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[44\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[43\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[43\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[42\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[42\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[41\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[41\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[40\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[40\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[39\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[39\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[38\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[38\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[37\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[37\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[36\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[36\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[35\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[35\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[34\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[34\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[33\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[33\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[32\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[32\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[31\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[31\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[30\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[30\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[29\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[29\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[28\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[28\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[27\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[27\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[26\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[26\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[25\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[25\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[24\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[24\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[23\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[23\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[22\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[22\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[21\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[21\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[20\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[20\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[19\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[19\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[18\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[18\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[17\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[17\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[16\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[16\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[15\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[15\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[14\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[14\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[13\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[13\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[12\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[12\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[11\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[11\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[10\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[10\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[9\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[9\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[8\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[8\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[7\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[7\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[6\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[6\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[5\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[5\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[4\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[4\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[3\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[3\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[2\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[2\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[1\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[1\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[0\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[0\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[183\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[183\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[182\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[182\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[181\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[181\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[180\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[180\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[179\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[179\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[178\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[178\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[177\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[177\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[176\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[176\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[175\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[175\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[174\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[174\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[173\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[173\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[172\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[172\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[171\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[171\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[170\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[170\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[169\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[169\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[168\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[168\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[167\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[167\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[166\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[166\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[165\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[165\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[164\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[164\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[163\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[163\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[162\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[162\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[161\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[161\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[160\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[160\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[159\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[159\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[158\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[158\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[157\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[157\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[156\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[156\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[155\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[155\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[154\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[154\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[153\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[153\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[152\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[152\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[151\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[151\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[150\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[150\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[149\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[149\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[148\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[148\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[147\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[147\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[146\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[146\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[145\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[145\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[144\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[144\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[143\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[143\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[142\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[142\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[141\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[141\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[140\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[140\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[139\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[139\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[138\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[138\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[137\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[137\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[136\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[136\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[135\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[135\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[134\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[134\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[133\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[133\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[132\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[132\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[131\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[131\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[130\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[130\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[129\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[129\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[128\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[128\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[127\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[127\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[126\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[126\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[125\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[125\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[124\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[124\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[123\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[123\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[122\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[122\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[121\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[121\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[120\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[120\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[119\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[119\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[118\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[118\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[117\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[117\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[116\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[116\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[115\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[115\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[114\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[114\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[113\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[113\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[112\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[112\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[111\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[111\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[110\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[110\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[109\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[109\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[108\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[108\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[107\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[107\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[106\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[106\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[105\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[105\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[104\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[104\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[103\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[103\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[102\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[102\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[101\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[101\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[100\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[100\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[99\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[99\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[98\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[98\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[97\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[97\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[96\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[96\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[95\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[95\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[94\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[94\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[93\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[93\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[92\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[92\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[91\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[91\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[90\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[90\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[89\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[89\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[88\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[88\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[87\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[87\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[86\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[86\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[85\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[85\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[84\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[84\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[83\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[83\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[82\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[82\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[81\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[81\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[80\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[80\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[79\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[79\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[78\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[78\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[77\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[77\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[76\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[76\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[75\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[75\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[74\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[74\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[73\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[73\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[72\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[72\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[71\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[71\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[70\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[70\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[69\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[69\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[68\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[68\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[67\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[67\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[66\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[66\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[65\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[65\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[64\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[64\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[63\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[63\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[62\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[62\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[61\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[61\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[60\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[60\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[59\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[59\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[58\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[58\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[57\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[57\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[56\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[56\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[55\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[55\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[54\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[54\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[53\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[53\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[52\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[52\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[51\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[51\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[50\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[50\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[49\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[49\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[48\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[48\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[47\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[47\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[46\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[46\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[45\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[45\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[44\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[44\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[43\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[43\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[42\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[42\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[41\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[41\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[40\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[40\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[39\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[39\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[38\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[38\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[37\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[37\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[36\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[36\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[35\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[35\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[34\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[34\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[33\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[33\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[32\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[32\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[31\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[31\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[30\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[30\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[29\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[29\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[28\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[28\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[27\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[27\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[26\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[26\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[25\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[25\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[24\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[24\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[23\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[23\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[22\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[22\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[21\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[21\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[20\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[20\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[19\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[19\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[18\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[18\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[17\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[17\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[16\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[16\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[15\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[15\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[14\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[14\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[13\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[13\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[12\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[12\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[11\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[11\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[10\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[10\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[9\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[9\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[8\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[8\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[7\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[7\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[6\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[6\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[5\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[5\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[4\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[4\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[3\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[3\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[2\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[2\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[1\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[1\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[0\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[0\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[183\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[183\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[182\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[182\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[181\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[181\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[180\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[180\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[179\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[179\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[178\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[178\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[177\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[177\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[176\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[176\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[175\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[175\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[174\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[174\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[173\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[173\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[172\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[172\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[171\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[171\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[170\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[170\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[169\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[169\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[168\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[168\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[167\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[167\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[166\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[166\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[165\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[165\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[164\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[164\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[163\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[163\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[162\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[162\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[161\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[161\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[160\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[160\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[159\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[159\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[158\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[158\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[157\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[157\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[156\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[156\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[155\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[155\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[154\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[154\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[153\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[153\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[152\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[152\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[151\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[151\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[150\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[150\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[149\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[149\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[148\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[148\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[147\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[147\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[146\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[146\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[145\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[145\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[144\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[144\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[143\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[143\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[142\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[142\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[141\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[141\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[140\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[140\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[139\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[139\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[138\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[138\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[137\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[137\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[136\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[136\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[135\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[135\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[134\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[134\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[133\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[133\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[132\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[132\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[131\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[131\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[130\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[130\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[129\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[129\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[128\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[128\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[127\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[127\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[126\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[126\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[125\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[125\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[124\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[124\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[123\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[123\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[122\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[122\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[121\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[121\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[120\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[120\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[119\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[119\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[118\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[118\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[117\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[117\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[116\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[116\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[115\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[115\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[114\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[114\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[113\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[113\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[112\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[112\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[111\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[111\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[110\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[110\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[109\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[109\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[108\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[108\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[107\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[107\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[106\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[106\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[105\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[105\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[104\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[104\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[103\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[103\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[102\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[102\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[101\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[101\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[100\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[100\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[99\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[99\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[98\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[98\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[97\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[97\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[96\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[96\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[95\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[95\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[94\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[94\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[93\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[93\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[92\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[92\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[91\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[91\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[90\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[90\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[89\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[89\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[88\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[88\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[87\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[87\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[86\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[86\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[85\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[85\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[84\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[84\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[83\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[83\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[82\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[82\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[81\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[81\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[80\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[80\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[79\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[79\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[78\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[78\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[77\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[77\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[76\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[76\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[75\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[75\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[74\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[74\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[73\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[73\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[72\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[72\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[71\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[71\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[70\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[70\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[69\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[69\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[68\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[68\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[67\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[67\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[66\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[66\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[65\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[65\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[64\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[64\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[63\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[63\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[62\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[62\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[61\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[61\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[60\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[60\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[59\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[59\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[58\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[58\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[57\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[57\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[56\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[56\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[55\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[55\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[54\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[54\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[53\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[53\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[52\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[52\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[51\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[51\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[50\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[50\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[49\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[49\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[48\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[48\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[47\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[47\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[46\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[46\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[45\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[45\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[44\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[44\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[43\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[43\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[42\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[42\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[41\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[41\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[40\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[40\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[39\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[39\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[38\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[38\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[37\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[37\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[36\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[36\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[35\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[35\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[34\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[34\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[33\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[33\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[32\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[32\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[31\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[31\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[30\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[30\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[29\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[29\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[28\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[28\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[27\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[27\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[26\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[26\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[25\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[25\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[24\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[24\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[23\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[23\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[22\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[22\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[21\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[21\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[20\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[20\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[19\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[19\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[18\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[18\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[17\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[17\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[16\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[16\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[15\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[15\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[14\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[14\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[13\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[13\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[12\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[12\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[11\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[11\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[10\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[10\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[9\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[9\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[8\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[8\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[7\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[7\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[6\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[6\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[5\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[5\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[4\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[4\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[3\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[3\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[2\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[2\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[1\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[1\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[0\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[0\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[183\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[183\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[182\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[182\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[181\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[181\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[180\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[180\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[179\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[179\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[178\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[178\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[177\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[177\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[176\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[176\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[175\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[175\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[174\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[174\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[173\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[173\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[172\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[172\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[171\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[171\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[170\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[170\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[169\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[169\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[168\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[168\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[167\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[167\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[166\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[166\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[165\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[165\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[164\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[164\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[163\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[163\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[162\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[162\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[161\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[161\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[160\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[160\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[159\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[159\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[158\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[158\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[157\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[157\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[156\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[156\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[155\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[155\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[154\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[154\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[153\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[153\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[152\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[152\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[151\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[151\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[150\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[150\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[149\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[149\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[148\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[148\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[147\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[147\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[146\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[146\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[145\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[145\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[144\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[144\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[143\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[143\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[142\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[142\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[141\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[141\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[140\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[140\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[139\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[139\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[138\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[138\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[137\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[137\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[136\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[136\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[135\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[135\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[134\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[134\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[133\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[133\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[132\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[132\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[131\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[131\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[130\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[130\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[129\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[129\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[128\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[128\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[127\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[127\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[126\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[126\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[125\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[125\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[124\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[124\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[123\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[123\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[122\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[122\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[121\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[121\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[120\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[120\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[119\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[119\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[118\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[118\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[117\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[117\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[116\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[116\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[115\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[115\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[114\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[114\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[113\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[113\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[112\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[112\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[111\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[111\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[110\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[110\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[109\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[109\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[108\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[108\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[107\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[107\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[106\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[106\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[105\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[105\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[104\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[104\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[103\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[103\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[102\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[102\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[101\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[101\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[100\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[100\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[99\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[99\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[98\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[98\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[97\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[97\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[96\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[96\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[95\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[95\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[94\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[94\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[93\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[93\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[92\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[92\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[91\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[91\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[90\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[90\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[89\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[89\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[88\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[88\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[87\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[87\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[86\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[86\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[85\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[85\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[84\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[84\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[83\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[83\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[82\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[82\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[81\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[81\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[80\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[80\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[79\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[79\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[78\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[78\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[77\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[77\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[76\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[76\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[75\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[75\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[74\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[74\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[73\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[73\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[72\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[72\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[71\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[71\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[70\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[70\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[69\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[69\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[68\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[68\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[67\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[67\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[66\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[66\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[65\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[65\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[64\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[64\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[63\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[63\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[62\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[62\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[61\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[61\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[60\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[60\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[59\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[59\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[58\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[58\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[57\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[57\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[56\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[56\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[55\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[55\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[54\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[54\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[53\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[53\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[52\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[52\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[51\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[51\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[50\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[50\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[49\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[49\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[48\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[48\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[47\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[47\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[46\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[46\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[45\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[45\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[44\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[44\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[43\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[43\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[42\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[42\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[41\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[41\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[40\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[40\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[39\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[39\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[38\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[38\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[37\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[37\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[36\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[36\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[35\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[35\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[34\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[34\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[33\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[33\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[32\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[32\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[31\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[31\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[30\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[30\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[29\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[29\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[28\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[28\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[27\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[27\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[26\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[26\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[25\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[25\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[24\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[24\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[23\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[23\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[22\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[22\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[21\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[21\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[20\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[20\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[19\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[19\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[18\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[18\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[17\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[17\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[16\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[16\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[15\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[15\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[14\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[14\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[13\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[13\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[12\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[12\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[11\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[11\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[10\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[10\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[9\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[9\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[8\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[8\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[7\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[7\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[6\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[6\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[5\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[5\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[4\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[4\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[3\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[3\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[2\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[2\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[1\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[1\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[0\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[0\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[183\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[183\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[182\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[182\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[181\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[181\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[180\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[180\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[179\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[179\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[178\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[178\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[177\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[177\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[176\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[176\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[175\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[175\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[174\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[174\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[173\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[173\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[172\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[172\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[171\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[171\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[170\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[170\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[169\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[169\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[168\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[168\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[167\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[167\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[166\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[166\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[165\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[165\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[164\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[164\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[163\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[163\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[162\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[162\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[161\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[161\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[160\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[160\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[159\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[159\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[158\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[158\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[157\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[157\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[156\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[156\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[155\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[155\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[154\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[154\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[153\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[153\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[152\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[152\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[151\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[151\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[150\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[150\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[149\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[149\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[148\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[148\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[147\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[147\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[146\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[146\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[145\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[145\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[144\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[144\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[143\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[143\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[142\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[142\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[141\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[141\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[140\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[140\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[139\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[139\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[138\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[138\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[137\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[137\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[136\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[136\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[135\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[135\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[134\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[134\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[133\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[133\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[132\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[132\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[131\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[131\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[130\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[130\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[129\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[129\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[128\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[128\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[127\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[127\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[126\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[126\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[125\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[125\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[124\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[124\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[123\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[123\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[122\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[122\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[121\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[121\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[120\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[120\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[119\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[119\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[118\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[118\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[117\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[117\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[116\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[116\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[115\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[115\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[114\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[114\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[113\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[113\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[112\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[112\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[111\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[111\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[110\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[110\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[109\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[109\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[108\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[108\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[107\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[107\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[106\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[106\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[105\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[105\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[104\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[104\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[103\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[103\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[102\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[102\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[101\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[101\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[100\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[100\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[99\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[99\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[98\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[98\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[97\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[97\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[96\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[96\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[95\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[95\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[94\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[94\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[93\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[93\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[92\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[92\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[91\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[91\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[90\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[90\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[89\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[89\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[88\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[88\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[87\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[87\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[86\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[86\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[85\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[85\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[84\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[84\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[83\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[83\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[82\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[82\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[81\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[81\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[80\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[80\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[79\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[79\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[78\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[78\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[77\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[77\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[76\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[76\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[75\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[75\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[74\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[74\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[73\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[73\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[72\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[72\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[71\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[71\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[70\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[70\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[69\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[69\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[68\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[68\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[67\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[67\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[66\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[66\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[65\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[65\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[64\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[64\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[63\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[63\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[62\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[62\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[61\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[61\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[60\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[60\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[59\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[59\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[58\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[58\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[57\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[57\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[56\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[56\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[55\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[55\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[54\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[54\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[53\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[53\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[52\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[52\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[51\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[51\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[50\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[50\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[49\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[49\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[48\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[48\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[47\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[47\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[46\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[46\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[45\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[45\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[44\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[44\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[43\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[43\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[42\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[42\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[41\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[41\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[40\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[40\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[39\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[39\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[38\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[38\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[37\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[37\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[36\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[36\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[35\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[35\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[34\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[34\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[33\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[33\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[32\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[32\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[31\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[31\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[30\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[30\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[29\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[29\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[28\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[28\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[27\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[27\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[26\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[26\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[25\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[25\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[24\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[24\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[23\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[23\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[22\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[22\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[21\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[21\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[20\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[20\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[19\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[19\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[18\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[18\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[17\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[17\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[16\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[16\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[15\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[15\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[14\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[14\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[13\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[13\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[12\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[12\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[11\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[11\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[10\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[10\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[9\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[9\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[8\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[8\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[7\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[7\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[6\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[6\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[5\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[5\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[4\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[4\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[3\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[3\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[2\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[2\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[1\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[1\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[0\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[0\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[183\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[183\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[182\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[182\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[181\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[181\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[180\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[180\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[179\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[179\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[178\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[178\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[177\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[177\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[176\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[176\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[175\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[175\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[174\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[174\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[173\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[173\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[172\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[172\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[171\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[171\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[170\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[170\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[169\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[169\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[168\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[168\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[167\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[167\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[166\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[166\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[165\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[165\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[164\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[164\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[163\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[163\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[162\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[162\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[161\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[161\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[160\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[160\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[159\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[159\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[158\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[158\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[157\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[157\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[156\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[156\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[155\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[155\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[154\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[154\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[153\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[153\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[152\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[152\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[151\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[151\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[150\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[150\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[149\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[149\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[148\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[148\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[147\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[147\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[146\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[146\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[145\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[145\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[144\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[144\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[143\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[143\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[142\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[142\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[141\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[141\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[140\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[140\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[139\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[139\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[138\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[138\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[137\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[137\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[136\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[136\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[135\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[135\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[134\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[134\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[133\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[133\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[132\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[132\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[131\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[131\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[130\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[130\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[129\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[129\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[128\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[128\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[127\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[127\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[126\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[126\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[125\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[125\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[124\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[124\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[123\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[123\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[122\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[122\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[121\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[121\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[120\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[120\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[119\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[119\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[118\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[118\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[117\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[117\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[116\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[116\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[115\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[115\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[114\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[114\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[113\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[113\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[112\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[112\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[111\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[111\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[110\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[110\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[109\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[109\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[108\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[108\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[107\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[107\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[106\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[106\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[105\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[105\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[104\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[104\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[103\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[103\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[102\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[102\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[101\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[101\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[100\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[100\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[99\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[99\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[98\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[98\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[97\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[97\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[96\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[96\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[95\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[95\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[94\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[94\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[93\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[93\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[92\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[92\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[91\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[91\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[90\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[90\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[89\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[89\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[88\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[88\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[87\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[87\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[86\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[86\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[85\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[85\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[84\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[84\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[83\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[83\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[82\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[82\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[81\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[81\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[80\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[80\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[79\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[79\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[78\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[78\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[77\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[77\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[76\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[76\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[75\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[75\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[74\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[74\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[73\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[73\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[72\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[72\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[71\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[71\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[70\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[70\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[69\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[69\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[68\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[68\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[67\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[67\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[66\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[66\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[65\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[65\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[64\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[64\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[63\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[63\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[62\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[62\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[61\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[61\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[60\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[60\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[59\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[59\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[58\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[58\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[57\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[57\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[56\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[56\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[55\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[55\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[54\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[54\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[53\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[53\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[52\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[52\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[51\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[51\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[50\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[50\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[49\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[49\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[48\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[48\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[47\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[47\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[46\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[46\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[45\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[45\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[44\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[44\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[43\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[43\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[42\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[42\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[41\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[41\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[40\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[40\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[39\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[39\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[38\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[38\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[37\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[37\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[36\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[36\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[35\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[35\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[34\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[34\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[33\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[33\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[32\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[32\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[31\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[31\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[30\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[30\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[29\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[29\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[28\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[28\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[27\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[27\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[26\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[26\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[25\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[25\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[24\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[24\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[23\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[23\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[22\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[22\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[21\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[21\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[20\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[20\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[19\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[19\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[18\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[18\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[17\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[17\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[16\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[16\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[15\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[15\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[14\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[14\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[13\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[13\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[12\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[12\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[11\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[11\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[10\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[10\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[9\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[9\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[8\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[8\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[7\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[7\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[6\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[6\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[5\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[5\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[4\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[4\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[3\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[3\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[2\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[2\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[1\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[1\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[0\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[0\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[183\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[183\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[182\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[182\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[181\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[181\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[180\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[180\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[179\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[179\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[178\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[178\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[177\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[177\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[176\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[176\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[175\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[175\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[174\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[174\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[173\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[173\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[172\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[172\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[171\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[171\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[170\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[170\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[169\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[169\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[168\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[168\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[167\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[167\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[166\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[166\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[165\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[165\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[164\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[164\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[163\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[163\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[162\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[162\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[161\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[161\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[160\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[160\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[159\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[159\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[158\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[158\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[157\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[157\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[156\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[156\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[155\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[155\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[154\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[154\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[153\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[153\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[152\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[152\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[151\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[151\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[150\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[150\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[149\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[149\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[148\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[148\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[147\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[147\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[146\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[146\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[145\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[145\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[144\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[144\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[143\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[143\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[142\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[142\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[141\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[141\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[140\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[140\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[139\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[139\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[138\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[138\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[137\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[137\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[136\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[136\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[135\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[135\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[134\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[134\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[133\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[133\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[132\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[132\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[131\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[131\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[130\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[130\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[129\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[129\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[128\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[128\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[127\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[127\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[126\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[126\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[125\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[125\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[124\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[124\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[123\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[123\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[122\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[122\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[121\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[121\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[120\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[120\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[119\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[119\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[118\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[118\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[117\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[117\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[116\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[116\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[115\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[115\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[114\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[114\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[113\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[113\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[112\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[112\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[111\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[111\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[110\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[110\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[109\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[109\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[108\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[108\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[107\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[107\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[106\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[106\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[105\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[105\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[104\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[104\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[103\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[103\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[102\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[102\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[101\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[101\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[100\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[100\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[99\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[99\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[98\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[98\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[97\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[97\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[96\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[96\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[95\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[95\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[94\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[94\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[93\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[93\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[92\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[92\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[91\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[91\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[90\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[90\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[89\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[89\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[88\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[88\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[87\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[87\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[86\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[86\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[85\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[85\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[84\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[84\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[83\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[83\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[82\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[82\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[81\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[81\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[80\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[80\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[79\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[79\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[78\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[78\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[77\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[77\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[76\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[76\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[75\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[75\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[74\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[74\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[73\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[73\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[72\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[72\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[71\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[71\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[70\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[70\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[69\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[69\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[68\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[68\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[67\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[67\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[66\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[66\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[65\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[65\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[64\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[64\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[63\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[63\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[62\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[62\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[61\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[61\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[60\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[60\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[59\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[59\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[58\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[58\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[57\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[57\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[56\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[56\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[55\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[55\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[54\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[54\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[53\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[53\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[52\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[52\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[51\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[51\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[50\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[50\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[49\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[49\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[48\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[48\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[47\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[47\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[46\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[46\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[45\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[45\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[44\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[44\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[43\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[43\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[42\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[42\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[41\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[41\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[40\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[40\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[39\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[39\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[38\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[38\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[37\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[37\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[36\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[36\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[35\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[35\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[34\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[34\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[33\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[33\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[32\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[32\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[31\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[31\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[30\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[30\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[29\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[29\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[28\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[28\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[27\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[27\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[26\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[26\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[25\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[25\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[24\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[24\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[23\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[23\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[22\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[22\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[21\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[21\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[20\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[20\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[19\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[19\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[18\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[18\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[17\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[17\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[16\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[16\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[15\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[15\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[14\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[14\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[13\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[13\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[12\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[12\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[11\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[11\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[10\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[10\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[9\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[9\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[8\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[8\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[7\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[7\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[6\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[6\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[5\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[5\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[4\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[4\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[3\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[3\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[2\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[2\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[1\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[1\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[0\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[0\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[183\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[183\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[182\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[182\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[181\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[181\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[180\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[180\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[179\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[179\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[178\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[178\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[177\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[177\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[176\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[176\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[175\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[175\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[174\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[174\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[173\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[173\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[172\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[172\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[171\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[171\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[170\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[170\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[169\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[169\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[168\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[168\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[167\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[167\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[166\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[166\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[165\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[165\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[164\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[164\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[163\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[163\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[162\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[162\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[161\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[161\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[160\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[160\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[159\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[159\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[158\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[158\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[157\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[157\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[156\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[156\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[155\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[155\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[154\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[154\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[153\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[153\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[152\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[152\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[151\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[151\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[150\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[150\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[149\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[149\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[148\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[148\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[147\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[147\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[146\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[146\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[145\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[145\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[144\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[144\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[143\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[143\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[142\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[142\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[141\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[141\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[140\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[140\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[139\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[139\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[138\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[138\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[137\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[137\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[136\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[136\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[135\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[135\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[134\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[134\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[133\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[133\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[132\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[132\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[131\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[131\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[130\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[130\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[129\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[129\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[128\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[128\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[127\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[127\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[126\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[126\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[125\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[125\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[124\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[124\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[123\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[123\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[122\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[122\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[121\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[121\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[120\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[120\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[119\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[119\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[118\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[118\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[117\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[117\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[116\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[116\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[115\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[115\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[114\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[114\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[113\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[113\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[112\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[112\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[111\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[111\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[110\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[110\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[109\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[109\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[108\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[108\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[107\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[107\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[106\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[106\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[105\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[105\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[104\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[104\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[103\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[103\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[102\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[102\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[101\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[101\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[100\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[100\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[99\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[99\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[98\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[98\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[97\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[97\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[96\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[96\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[95\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[95\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[94\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[94\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[93\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[93\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[92\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[92\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[91\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[91\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[90\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[90\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[89\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[89\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[88\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[88\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[87\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[87\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[86\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[86\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[85\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[85\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[84\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[84\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[83\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[83\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[82\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[82\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[81\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[81\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[80\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[80\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[79\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[79\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[78\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[78\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[77\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[77\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[76\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[76\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[75\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[75\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[74\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[74\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[73\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[73\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[72\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[72\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[71\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[71\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[70\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[70\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[69\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[69\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[68\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[68\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[67\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[67\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[66\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[66\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[65\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[65\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[64\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[64\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[63\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[63\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[62\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[62\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[61\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[61\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[60\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[60\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[59\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[59\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[58\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[58\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[57\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[57\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[56\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[56\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[55\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[55\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[54\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[54\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[53\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[53\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[52\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[52\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[51\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[51\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[50\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[50\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[49\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[49\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[48\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[48\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[47\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[47\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[46\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[46\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[45\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[45\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[44\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[44\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[43\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[43\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[42\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[42\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[41\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[41\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[40\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[40\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[39\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[39\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[38\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[38\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[37\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[37\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[36\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[36\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[35\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[35\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[34\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[34\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[33\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[33\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[32\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[32\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[31\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[31\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[30\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[30\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[29\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[29\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[28\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[28\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[27\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[27\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[26\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[26\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[25\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[25\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[24\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[24\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[23\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[23\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[22\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[22\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[21\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[21\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[20\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[20\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[19\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[19\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[18\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[18\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[17\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[17\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[16\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[16\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[15\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[15\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[14\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[14\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[13\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[13\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[12\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[12\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[11\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[11\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[10\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[10\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[9\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[9\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[8\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[8\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[7\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[7\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[6\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[6\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[5\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[5\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[4\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[4\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[3\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[3\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[2\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[2\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[1\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[1\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[0\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[0\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[183\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[183\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[182\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[182\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[181\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[181\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[180\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[180\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[179\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[179\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[178\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[178\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[177\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[177\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[176\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[176\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[175\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[175\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[174\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[174\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[173\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[173\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[172\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[172\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[171\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[171\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[170\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[170\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[169\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[169\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[168\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[168\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[167\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[167\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[166\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[166\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[165\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[165\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[164\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[164\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[163\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[163\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[162\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[162\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[161\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[161\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[160\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[160\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[159\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[159\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[158\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[158\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[157\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[157\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[156\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[156\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[155\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[155\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[154\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[154\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[153\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[153\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[152\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[152\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[151\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[151\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[150\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[150\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[149\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[149\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[148\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[148\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[147\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[147\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[146\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[146\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[145\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[145\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[144\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[144\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[143\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[143\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[142\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[142\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[141\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[141\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[140\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[140\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[139\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[139\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[138\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[138\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[137\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[137\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[136\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[136\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[135\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[135\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[134\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[134\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[133\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[133\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[132\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[132\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[131\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[131\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[130\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[130\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[129\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[129\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[128\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[128\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[127\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[127\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[126\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[126\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[125\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[125\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[124\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[124\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[123\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[123\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[122\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[122\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[121\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[121\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[120\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[120\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[119\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[119\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[118\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[118\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[117\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[117\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[116\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[116\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[115\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[115\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[114\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[114\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[113\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[113\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[112\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[112\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[111\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[111\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[110\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[110\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[109\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[109\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[108\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[108\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[107\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[107\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[106\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[106\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[105\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[105\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[104\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[104\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[103\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[103\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[102\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[102\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[101\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[101\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[100\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[100\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[99\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[99\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[98\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[98\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[97\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[97\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[96\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[96\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[95\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[95\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[94\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[94\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[93\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[93\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[92\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[92\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[91\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[91\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[90\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[90\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[89\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[89\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[88\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[88\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[87\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[87\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[86\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[86\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[85\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[85\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[84\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[84\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[83\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[83\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[82\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[82\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[81\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[81\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[80\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[80\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[79\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[79\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[78\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[78\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[77\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[77\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[76\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[76\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[75\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[75\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[74\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[74\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[73\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[73\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[72\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[72\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[71\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[71\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[70\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[70\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[69\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[69\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[68\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[68\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[67\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[67\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[66\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[66\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[65\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[65\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[64\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[64\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[63\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[63\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[62\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[62\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[61\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[61\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[60\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[60\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[59\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[59\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[58\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[58\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[57\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[57\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[56\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[56\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[55\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[55\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[54\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[54\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[53\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[53\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[52\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[52\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[51\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[51\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[50\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[50\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[49\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[49\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[48\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[48\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[47\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[47\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[46\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[46\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[45\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[45\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[44\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[44\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[43\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[43\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[42\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[42\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[41\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[41\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[40\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[40\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[39\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[39\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[38\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[38\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[37\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[37\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[36\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[36\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[35\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[35\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[34\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[34\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[33\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[33\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[32\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[32\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[31\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[31\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[30\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[30\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[29\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[29\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[28\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[28\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[27\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[27\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[26\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[26\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[25\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[25\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[24\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[24\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[23\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[23\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[22\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[22\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[21\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[21\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[20\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[20\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[19\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[19\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[18\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[18\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[17\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[17\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[16\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[16\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[15\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[15\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[14\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[14\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[13\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[13\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[12\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[12\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[11\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[11\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[10\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[10\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[9\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[9\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[8\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[8\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[7\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[7\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[6\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[6\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[5\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[5\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[4\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[4\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[3\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[3\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[2\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[2\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[1\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[1\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[0\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[0\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[183\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[183\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[182\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[182\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[181\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[181\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[180\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[180\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[179\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[179\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[178\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[178\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[177\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[177\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[176\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[176\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[175\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[175\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[174\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[174\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[173\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[173\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[172\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[172\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[171\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[171\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[170\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[170\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[169\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[169\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[168\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[168\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[167\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[167\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[166\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[166\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[165\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[165\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[164\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[164\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[163\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[163\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[162\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[162\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[161\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[161\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[160\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[160\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[159\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[159\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[158\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[158\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[157\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[157\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[156\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[156\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[155\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[155\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[154\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[154\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[153\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[153\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[152\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[152\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[151\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[151\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[150\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[150\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[149\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[149\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[148\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[148\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[147\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[147\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[146\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[146\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[145\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[145\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[144\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[144\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[143\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[143\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[142\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[142\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[141\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[141\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[140\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[140\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[139\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[139\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[138\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[138\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[137\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[137\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[136\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[136\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[135\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[135\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[134\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[134\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[133\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[133\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[132\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[132\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[131\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[131\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[130\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[130\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[129\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[129\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[128\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[128\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[127\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[127\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[126\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[126\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[125\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[125\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[124\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[124\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[123\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[123\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[122\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[122\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[121\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[121\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[120\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[120\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[119\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[119\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[118\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[118\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[117\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[117\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[116\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[116\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[115\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[115\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[114\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[114\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[113\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[113\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[112\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[112\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[111\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[111\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[110\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[110\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[109\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[109\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[108\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[108\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[107\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[107\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[106\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[106\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[105\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[105\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[104\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[104\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[103\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[103\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[102\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[102\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[101\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[101\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[100\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[100\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[99\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[99\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[98\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[98\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[97\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[97\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[96\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[96\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[95\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[95\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[94\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[94\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[93\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[93\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[92\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[92\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[91\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[91\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[90\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[90\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[89\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[89\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[88\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[88\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[87\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[87\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[86\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[86\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[85\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[85\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[84\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[84\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[83\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[83\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[82\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[82\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[81\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[81\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[80\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[80\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[79\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[79\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[78\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[78\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[77\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[77\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[76\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[76\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[75\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[75\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[74\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[74\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[73\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[73\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[72\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[72\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[71\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[71\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[70\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[70\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[69\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[69\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[68\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[68\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[67\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[67\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[66\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[66\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[65\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[65\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[64\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[64\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[63\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[63\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[62\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[62\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[61\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[61\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[60\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[60\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[59\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[59\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[58\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[58\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[57\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[57\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[56\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[56\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[55\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[55\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[54\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[54\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[53\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[53\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[52\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[52\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[51\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[51\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[50\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[50\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[49\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[49\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[48\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[48\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[47\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[47\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[46\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[46\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[45\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[45\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[44\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[44\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[43\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[43\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[42\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[42\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[41\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[41\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[40\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[40\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[39\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[39\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[38\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[38\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[37\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[37\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[36\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[36\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[35\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[35\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[34\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[34\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[33\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[33\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[32\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[32\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[31\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[31\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[30\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[30\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[29\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[29\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[28\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[28\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[27\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[27\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[26\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[26\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[25\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[25\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[24\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[24\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[23\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[23\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[22\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[22\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[21\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[21\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[20\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[20\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[19\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[19\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[18\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[18\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[17\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[17\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[16\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[16\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[15\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[15\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[14\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[14\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[13\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[13\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[12\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[12\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[11\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[11\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[10\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[10\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[9\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[9\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[8\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[8\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[7\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[7\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[6\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[6\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[5\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[5\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[4\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[4\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[3\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[3\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[2\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[2\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[1\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[1\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[0\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[0\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[183\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[183\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[182\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[182\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[181\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[181\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[180\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[180\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[179\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[179\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[178\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[178\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[177\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[177\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[176\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[176\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[175\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[175\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[174\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[174\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[173\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[173\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[172\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[172\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[171\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[171\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[170\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[170\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[169\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[169\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[168\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[168\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[167\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[167\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[166\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[166\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[165\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[165\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[164\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[164\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[163\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[163\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[162\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[162\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[161\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[161\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[160\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[160\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[159\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[159\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[158\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[158\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[157\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[157\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[156\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[156\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[155\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[155\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[154\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[154\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[153\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[153\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[152\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[152\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[151\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[151\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[150\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[150\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[149\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[149\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[148\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[148\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[147\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[147\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[146\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[146\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[145\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[145\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[144\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[144\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[143\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[143\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[142\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[142\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[141\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[141\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[140\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[140\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[139\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[139\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[138\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[138\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[137\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[137\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[136\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[136\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[135\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[135\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[134\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[134\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[133\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[133\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[132\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[132\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[131\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[131\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[130\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[130\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[129\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[129\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[128\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[128\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[127\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[127\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[126\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[126\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[125\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[125\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[124\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[124\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[123\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[123\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[122\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[122\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[121\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[121\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[120\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[120\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[119\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[119\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[118\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[118\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[117\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[117\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[116\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[116\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[115\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[115\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[114\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[114\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[113\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[113\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[112\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[112\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[111\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[111\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[110\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[110\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[109\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[109\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[108\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[108\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[107\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[107\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[106\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[106\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[105\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[105\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[104\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[104\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[103\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[103\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[102\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[102\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[101\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[101\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[100\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[100\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[99\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[99\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[98\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[98\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[97\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[97\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[96\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[96\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[95\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[95\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[94\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[94\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[93\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[93\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[92\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[92\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[91\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[91\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[90\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[90\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[89\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[89\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[88\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[88\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[87\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[87\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[86\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[86\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[85\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[85\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[84\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[84\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[83\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[83\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[82\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[82\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[81\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[81\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[80\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[80\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[79\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[79\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[78\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[78\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[77\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[77\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[76\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[76\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[75\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[75\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[74\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[74\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[73\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[73\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[72\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[72\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[71\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[71\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[70\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[70\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[69\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[69\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[68\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[68\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[67\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[67\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[66\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[66\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[65\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[65\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[64\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[64\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[63\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[63\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[62\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[62\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[61\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[61\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[60\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[60\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[59\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[59\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[58\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[58\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[57\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[57\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[56\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[56\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[55\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[55\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[54\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[54\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[53\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[53\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[52\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[52\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[51\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[51\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[50\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[50\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[49\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[49\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[48\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[48\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[47\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[47\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[46\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[46\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[45\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[45\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[44\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[44\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[43\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[43\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[42\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[42\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[41\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[41\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[40\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[40\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[39\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[39\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[38\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[38\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[37\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[37\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[36\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[36\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[35\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[35\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[34\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[34\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[33\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[33\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[32\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[32\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[31\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[31\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[30\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[30\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[29\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[29\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[28\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[28\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[27\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[27\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[26\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[26\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[25\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[25\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[24\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[24\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[23\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[23\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[22\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[22\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[21\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[21\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[20\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[20\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[19\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[19\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[18\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[18\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[17\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[17\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[16\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[16\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[15\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[15\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[14\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[14\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[13\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[13\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[12\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[12\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[11\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[11\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[10\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[10\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[9\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[9\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[8\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[8\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[7\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[7\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[6\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[6\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[5\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[5\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[4\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[4\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[3\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[3\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[2\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[2\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[1\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[1\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[0\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[0\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[183\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[183\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[182\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[182\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[181\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[181\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[180\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[180\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[179\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[179\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[178\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[178\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[177\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[177\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[176\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[176\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[175\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[175\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[174\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[174\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[173\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[173\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[172\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[172\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[171\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[171\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[170\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[170\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[169\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[169\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[168\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[168\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[167\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[167\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[166\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[166\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[165\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[165\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[164\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[164\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[163\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[163\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[162\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[162\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[161\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[161\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[160\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[160\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[159\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[159\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[158\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[158\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[157\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[157\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[156\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[156\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[155\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[155\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[154\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[154\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[153\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[153\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[152\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[152\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[151\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[151\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[150\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[150\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[149\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[149\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[148\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[148\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[147\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[147\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[146\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[146\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[145\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[145\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[144\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[144\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[143\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[143\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[142\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[142\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[141\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[141\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[140\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[140\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[139\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[139\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[138\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[138\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[137\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[137\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[136\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[136\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[135\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[135\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[134\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[134\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[133\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[133\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[132\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[132\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[131\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[131\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[130\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[130\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[129\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[129\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[128\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[128\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[127\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[127\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[126\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[126\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[125\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[125\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[124\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[124\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[123\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[123\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[122\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[122\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[121\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[121\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[120\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[120\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[119\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[119\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[118\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[118\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[117\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[117\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[116\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[116\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[115\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[115\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[114\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[114\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[113\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[113\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[112\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[112\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[111\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[111\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[110\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[110\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[109\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[109\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[108\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[108\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[107\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[107\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[106\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[106\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[105\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[105\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[104\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[104\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[103\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[103\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[102\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[102\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[101\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[101\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[100\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[100\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[99\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[99\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[98\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[98\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[97\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[97\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[96\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[96\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[95\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[95\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[94\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[94\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[93\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[93\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[92\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[92\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[91\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[91\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[90\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[90\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[89\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[89\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[88\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[88\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[87\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[87\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[86\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[86\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[85\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[85\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[84\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[84\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[83\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[83\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[82\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[82\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[81\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[81\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[80\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[80\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[79\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[79\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[78\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[78\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[77\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[77\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[76\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[76\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[75\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[75\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[74\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[74\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[73\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[73\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[72\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[72\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[71\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[71\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[70\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[70\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[69\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[69\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[68\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[68\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[67\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[67\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[66\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[66\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[65\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[65\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[64\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[64\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[63\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[63\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[62\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[62\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[61\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[61\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[60\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[60\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[59\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[59\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[58\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[58\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[57\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[57\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[56\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[56\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[55\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[55\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[54\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[54\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[53\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[53\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[52\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[52\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[51\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[51\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[50\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[50\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[49\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[49\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[48\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[48\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[47\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[47\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[46\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[46\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[45\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[45\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[44\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[44\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[43\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[43\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[42\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[42\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[41\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[41\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[40\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[40\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[39\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[39\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[38\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[38\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[37\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[37\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[36\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[36\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[35\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[35\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[34\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[34\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[33\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[33\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[32\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[32\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[31\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[31\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[30\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[30\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[29\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[29\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[28\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[28\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[27\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[27\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[26\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[26\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[25\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[25\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[24\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[24\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[23\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[23\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[22\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[22\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[21\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[21\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[20\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[20\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[19\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[19\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[18\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[18\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[17\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[17\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[16\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[16\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[15\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[15\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[14\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[14\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[13\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[13\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[12\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[12\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[11\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[11\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[10\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[10\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[9\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[9\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[8\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[8\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[7\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[7\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[6\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[6\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[5\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[5\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[4\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[4\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[3\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[3\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[2\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[2\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[1\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[1\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[0\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[0\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "out_2_DDS:outing_DDS\|DR_HOLD_0 data_in GND " "Warning: Reduced register \"out_2_DDS:outing_DDS\|DR_HOLD_0\" with stuck data_in port to stuck value GND" {  } { { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/out_2_DDS.v" 60 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "out_2_DDS:outing_DDS\|OSK_0 data_in GND " "Warning: Reduced register \"out_2_DDS:outing_DDS\|OSK_0\" with stuck data_in port to stuck value GND" {  } { { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/out_2_DDS.v" 61 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "out_2_DDS:outing_DDS\|CSB_0 data_in GND " "Warning: Reduced register \"out_2_DDS:outing_DDS\|CSB_0\" with stuck data_in port to stuck value GND" {  } { { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/out_2_DDS.v" 58 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "reader_multi:reading_multi\|N\[0\] reader_multi:reading_multi\|M\[0\] " "Info: Duplicate register \"reader_multi:reading_multi\|N\[0\]\" merged to single register \"reader_multi:reading_multi\|M\[0\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader_multi:reading_multi\|N\[1\] reader_multi:reading_multi\|M\[1\] " "Info: Duplicate register \"reader_multi:reading_multi\|N\[1\]\" merged to single register \"reader_multi:reading_multi\|M\[1\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader_multi:reading_multi\|N\[2\] reader_multi:reading_multi\|M\[2\] " "Info: Duplicate register \"reader_multi:reading_multi\|N\[2\]\" merged to single register \"reader_multi:reading_multi\|M\[2\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader_multi:reading_multi\|N\[3\] reader_multi:reading_multi\|M\[3\] " "Info: Duplicate register \"reader_multi:reading_multi\|N\[3\]\" merged to single register \"reader_multi:reading_multi\|M\[3\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader_multi:reading_multi\|N\[4\] reader_multi:reading_multi\|M\[4\] " "Info: Duplicate register \"reader_multi:reading_multi\|N\[4\]\" merged to single register \"reader_multi:reading_multi\|M\[4\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader_multi:reading_multi\|N\[5\] reader_multi:reading_multi\|M\[5\] " "Info: Duplicate register \"reader_multi:reading_multi\|N\[5\]\" merged to single register \"reader_multi:reading_multi\|M\[5\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader_multi:reading_multi\|N\[6\] reader_multi:reading_multi\|M\[6\] " "Info: Duplicate register \"reader_multi:reading_multi\|N\[6\]\" merged to single register \"reader_multi:reading_multi\|M\[6\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader_multi:reading_multi\|N\[7\] reader_multi:reading_multi\|M\[7\] " "Info: Duplicate register \"reader_multi:reading_multi\|N\[7\]\" merged to single register \"reader_multi:reading_multi\|M\[7\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader_multi:reading_multi\|N\[8\] reader_multi:reading_multi\|M\[8\] " "Info: Duplicate register \"reader_multi:reading_multi\|N\[8\]\" merged to single register \"reader_multi:reading_multi\|M\[8\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader_multi:reading_multi\|N\[9\] reader_multi:reading_multi\|M\[9\] " "Info: Duplicate register \"reader_multi:reading_multi\|N\[9\]\" merged to single register \"reader_multi:reading_multi\|M\[9\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader_multi:reading_multi\|N\[10\] reader_multi:reading_multi\|M\[10\] " "Info: Duplicate register \"reader_multi:reading_multi\|N\[10\]\" merged to single register \"reader_multi:reading_multi\|M\[10\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader_multi:reading_multi\|N\[11\] reader_multi:reading_multi\|M\[11\] " "Info: Duplicate register \"reader_multi:reading_multi\|N\[11\]\" merged to single register \"reader_multi:reading_multi\|M\[11\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader_multi:reading_multi\|N\[12\] reader_multi:reading_multi\|M\[12\] " "Info: Duplicate register \"reader_multi:reading_multi\|N\[12\]\" merged to single register \"reader_multi:reading_multi\|M\[12\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader_multi:reading_multi\|N\[13\] reader_multi:reading_multi\|M\[13\] " "Info: Duplicate register \"reader_multi:reading_multi\|N\[13\]\" merged to single register \"reader_multi:reading_multi\|M\[13\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader_multi:reading_multi\|N\[14\] reader_multi:reading_multi\|M\[14\] " "Info: Duplicate register \"reader_multi:reading_multi\|N\[14\]\" merged to single register \"reader_multi:reading_multi\|M\[14\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader_multi:reading_multi\|N\[15\] reader_multi:reading_multi\|M\[15\] " "Info: Duplicate register \"reader_multi:reading_multi\|N\[15\]\" merged to single register \"reader_multi:reading_multi\|M\[15\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader_multi:reading_multi\|N\[16\] reader_multi:reading_multi\|M\[16\] " "Info: Duplicate register \"reader_multi:reading_multi\|N\[16\]\" merged to single register \"reader_multi:reading_multi\|M\[16\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader_multi:reading_multi\|N\[17\] reader_multi:reading_multi\|M\[17\] " "Info: Duplicate register \"reader_multi:reading_multi\|N\[17\]\" merged to single register \"reader_multi:reading_multi\|M\[17\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader_multi:reading_multi\|N\[18\] reader_multi:reading_multi\|M\[18\] " "Info: Duplicate register \"reader_multi:reading_multi\|N\[18\]\" merged to single register \"reader_multi:reading_multi\|M\[18\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader_multi:reading_multi\|N\[19\] reader_multi:reading_multi\|M\[19\] " "Info: Duplicate register \"reader_multi:reading_multi\|N\[19\]\" merged to single register \"reader_multi:reading_multi\|M\[19\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "reader_multi:reading_multi\|N\[20\] reader_multi:reading_multi\|M\[20\] " "Info: Duplicate register \"reader_multi:reading_multi\|N\[20\]\" merged to single register \"reader_multi:reading_multi\|M\[20\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader_multi:reading_multi\|N\[21\] reader_multi:reading_multi\|M\[21\] " "Info: Duplicate register \"reader_multi:reading_multi\|N\[21\]\" merged to single register \"reader_multi:reading_multi\|M\[21\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader_multi:reading_multi\|N\[22\] reader_multi:reading_multi\|M\[22\] " "Info: Duplicate register \"reader_multi:reading_multi\|N\[22\]\" merged to single register \"reader_multi:reading_multi\|M\[22\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader_multi:reading_multi\|N\[23\] reader_multi:reading_multi\|M\[23\] " "Info: Duplicate register \"reader_multi:reading_multi\|N\[23\]\" merged to single register \"reader_multi:reading_multi\|M\[23\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader_multi:reading_multi\|N\[24\] reader_multi:reading_multi\|M\[24\] " "Info: Duplicate register \"reader_multi:reading_multi\|N\[24\]\" merged to single register \"reader_multi:reading_multi\|M\[24\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader_multi:reading_multi\|N\[25\] reader_multi:reading_multi\|M\[25\] " "Info: Duplicate register \"reader_multi:reading_multi\|N\[25\]\" merged to single register \"reader_multi:reading_multi\|M\[25\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader_multi:reading_multi\|N\[26\] reader_multi:reading_multi\|M\[26\] " "Info: Duplicate register \"reader_multi:reading_multi\|N\[26\]\" merged to single register \"reader_multi:reading_multi\|M\[26\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader_multi:reading_multi\|N\[27\] reader_multi:reading_multi\|M\[27\] " "Info: Duplicate register \"reader_multi:reading_multi\|N\[27\]\" merged to single register \"reader_multi:reading_multi\|M\[27\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader_multi:reading_multi\|N\[28\] reader_multi:reading_multi\|M\[28\] " "Info: Duplicate register \"reader_multi:reading_multi\|N\[28\]\" merged to single register \"reader_multi:reading_multi\|M\[28\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader_multi:reading_multi\|N\[29\] reader_multi:reading_multi\|M\[29\] " "Info: Duplicate register \"reader_multi:reading_multi\|N\[29\]\" merged to single register \"reader_multi:reading_multi\|M\[29\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader_multi:reading_multi\|N\[30\] reader_multi:reading_multi\|M\[30\] " "Info: Duplicate register \"reader_multi:reading_multi\|N\[30\]\" merged to single register \"reader_multi:reading_multi\|M\[30\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader_multi:reading_multi\|N\[31\] reader_multi:reading_multi\|M\[31\] " "Info: Duplicate register \"reader_multi:reading_multi\|N\[31\]\" merged to single register \"reader_multi:reading_multi\|M\[31\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0}
{ "Warning" "WOPT_ROM_FUNCTIONALITY_CHANGE_ALTSYNCRAM" "out_2_DDS:outing_DDS\|WideOr1~513 " "Warning: Created node \"out_2_DDS:outing_DDS\|WideOr1~513\" as a ROM by generating altsyncram megafunction to implement register logic with M512, M-LAB, M4K, or M9K memory block; therefore the power-up state differs from the original design" {  } { { "out_2_DDS.v" "WideOr1~513" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/out_2_DDS.v" 199 -1 0 } }  } 0 0 "Created node \"%1!s!\" as a ROM by generating altsyncram megafunction to implement register logic with M512, M-LAB, M4K, or M9K memory block; therefore the power-up state differs from the original design" 0 0 "" 0}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "IOPT_ALTSYNCRAM_ROM_INFERRED" "out_2_DDS:outing_DDS\|WideOr1~513 " "Info: Inferred altsyncram megafunction from the following design logic: \"out_2_DDS:outing_DDS\|WideOr1~513\"" { { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Info: Parameter OPERATION_MODE set to ROM" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 1 " "Info: Parameter WIDTH_A set to 1" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Info: Parameter WIDTHAD_A set to 9" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Info: Parameter NUMWORDS_A set to 512" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Info: Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Info: Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE Rabbit_2_FPGA_2_DDS_multi0.rtl.mif " "Info: Parameter INIT_FILE set to Rabbit_2_FPGA_2_DDS_multi0.rtl.mif" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0}  } { { "out_2_DDS.v" "WideOr1~513" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/out_2_DDS.v" 199 -1 0 } }  } 0 0 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../libraries/megafunctions/altsyncram.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../libraries/megafunctions/altsyncram.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram " "Info: Found entity 1: altsyncram" {  } { { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 435 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "out_2_DDS:outing_DDS\|altsyncram:WideOr1_rtl_0 " "Info: Elaborated megafunction instantiation \"out_2_DDS:outing_DDS\|altsyncram:WideOr1_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i511.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_i511.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i511 " "Info: Found entity 1: altsyncram_i511" {  } { { "db/altsyncram_i511.tdf" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/db/altsyncram_i511.tdf" 36 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "CSB GND " "Warning: Pin \"CSB\" stuck at GND" {  } { { "Rabbit_2_FPGA_2_DDS_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/Rabbit_2_FPGA_2_DDS_multi.v" 17 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "DR_HOLD GND " "Warning: Pin \"DR_HOLD\" stuck at GND" {  } { { "Rabbit_2_FPGA_2_DDS_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/Rabbit_2_FPGA_2_DDS_multi.v" 19 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "OSK GND " "Warning: Pin \"OSK\" stuck at GND" {  } { { "Rabbit_2_FPGA_2_DDS_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/Rabbit_2_FPGA_2_DDS_multi.v" 20 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "50 50 " "Info: 50 registers lost all their fanouts during netlist optimizations. The first 50 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "outing_DDS/N\[31\] " "Info: Register \"outing_DDS/N\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "outing_DDS/N\[30\] " "Info: Register \"outing_DDS/N\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "outing_DDS/N\[29\] " "Info: Register \"outing_DDS/N\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "outing_DDS/N\[28\] " "Info: Register \"outing_DDS/N\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "outing_DDS/N\[27\] " "Info: Register \"outing_DDS/N\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "outing_DDS/N\[26\] " "Info: Register \"outing_DDS/N\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "outing_DDS/N\[25\] " "Info: Register \"outing_DDS/N\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "outing_DDS/N\[24\] " "Info: Register \"outing_DDS/N\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "outing_DDS/N\[23\] " "Info: Register \"outing_DDS/N\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "outing_DDS/N\[22\] " "Info: Register \"outing_DDS/N\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "outing_DDS/N\[21\] " "Info: Register \"outing_DDS/N\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "outing_DDS/N\[20\] " "Info: Register \"outing_DDS/N\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "outing_DDS/N\[19\] " "Info: Register \"outing_DDS/N\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "outing_DDS/N\[18\] " "Info: Register \"outing_DDS/N\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "outing_DDS/N\[17\] " "Info: Register \"outing_DDS/N\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "outing_DDS/N\[16\] " "Info: Register \"outing_DDS/N\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "outing_DDS/N\[15\] " "Info: Register \"outing_DDS/N\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "outing_DDS/N\[14\] " "Info: Register \"outing_DDS/N\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "outing_DDS/N\[13\] " "Info: Register \"outing_DDS/N\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "outing_DDS/N\[12\] " "Info: Register \"outing_DDS/N\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "outing_DDS/N\[11\] " "Info: Register \"outing_DDS/N\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "outing_DDS/N\[10\] " "Info: Register \"outing_DDS/N\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "outing_DDS/N\[9\] " "Info: Register \"outing_DDS/N\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "reading_multi/L\[5\] " "Info: Register \"reading_multi/L\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "reading_multi/L\[6\] " "Info: Register \"reading_multi/L\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "reading_multi/L\[7\] " "Info: Register \"reading_multi/L\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "reading_multi/L\[8\] " "Info: Register \"reading_multi/L\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "reading_multi/L\[9\] " "Info: Register \"reading_multi/L\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "reading_multi/L\[10\] " "Info: Register \"reading_multi/L\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "reading_multi/L\[11\] " "Info: Register \"reading_multi/L\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "reading_multi/L\[12\] " "Info: Register \"reading_multi/L\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "reading_multi/L\[13\] " "Info: Register \"reading_multi/L\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "reading_multi/L\[14\] " "Info: Register \"reading_multi/L\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "reading_multi/L\[15\] " "Info: Register \"reading_multi/L\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "reading_multi/L\[16\] " "Info: Register \"reading_multi/L\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "reading_multi/L\[17\] " "Info: Register \"reading_multi/L\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "reading_multi/L\[18\] " "Info: Register \"reading_multi/L\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "reading_multi/L\[19\] " "Info: Register \"reading_multi/L\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "reading_multi/L\[20\] " "Info: Register \"reading_multi/L\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "reading_multi/L\[21\] " "Info: Register \"reading_multi/L\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "reading_multi/L\[22\] " "Info: Register \"reading_multi/L\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "reading_multi/L\[23\] " "Info: Register \"reading_multi/L\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "reading_multi/L\[24\] " "Info: Register \"reading_multi/L\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "reading_multi/L\[25\] " "Info: Register \"reading_multi/L\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "reading_multi/L\[26\] " "Info: Register \"reading_multi/L\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "reading_multi/L\[27\] " "Info: Register \"reading_multi/L\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "reading_multi/L\[28\] " "Info: Register \"reading_multi/L\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "reading_multi/L\[29\] " "Info: Register \"reading_multi/L\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "reading_multi/L\[30\] " "Info: Register \"reading_multi/L\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "reading_multi/L\[31\] " "Info: Register \"reading_multi/L\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/Rabbit_2_FPGA_2_DDS_multi.map.smsg " "Info: Generated suppressed messages file C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/Rabbit_2_FPGA_2_DDS_multi.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5171 " "Info: Implemented 5171 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Info: Implemented 7 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "41 " "Info: Implemented 41 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "5122 " "Info: Implemented 5122 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0} { "Info" "ICUT_CUT_TM_RAMS" "1 " "Info: Implemented 1 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "157 " "Info: Allocated 157 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 21 15:18:15 2010 " "Info: Processing ended: Wed Jul 21 15:18:15 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Info: Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version " "Info: Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 21 15:18:16 2010 " "Info: Processing started: Wed Jul 21 15:18:16 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Rabbit_2_FPGA_2_DDS_multi -c Rabbit_2_FPGA_2_DDS_multi " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Rabbit_2_FPGA_2_DDS_multi -c Rabbit_2_FPGA_2_DDS_multi" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "Rabbit_2_FPGA_2_DDS_multi EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"Rabbit_2_FPGA_2_DDS_multi\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0}
{ "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_TOP" "1 0 " "Info: The Fitter has identified 1 logical partitions of which 0 have a previous placement to use" { { "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_NONE_OVERRIDE" "5533 Top " "Info: Previous placement does not exist for 5533 of 5533 atoms in partition Top" {  } {  } 0 0 "Previous placement does not exist for %1!d! of %1!d! atoms in partition %2!s!" 0 0 "" 0}  } {  } 0 0 "The Fitter has identified %1!d! logical partitions of which %2!d! have a previous placement to use" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } {  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } {  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } {  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "5 48 " "Warning: No exact pin location assignment(s) for 5 pins of 48 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "p_number\[18\] " "Info: Pin p_number\[18\] not assigned to an exact location on the device" {  } { { "Rabbit_2_FPGA_2_DDS_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/Rabbit_2_FPGA_2_DDS_multi.v" 21 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { p_number[18] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { p_number[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "p_number\[19\] " "Info: Pin p_number\[19\] not assigned to an exact location on the device" {  } { { "Rabbit_2_FPGA_2_DDS_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/Rabbit_2_FPGA_2_DDS_multi.v" 21 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { p_number[19] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { p_number[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "p_number\[20\] " "Info: Pin p_number\[20\] not assigned to an exact location on the device" {  } { { "Rabbit_2_FPGA_2_DDS_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/Rabbit_2_FPGA_2_DDS_multi.v" 21 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { p_number[20] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { p_number[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "p_number\[21\] " "Info: Pin p_number\[21\] not assigned to an exact location on the device" {  } { { "Rabbit_2_FPGA_2_DDS_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/Rabbit_2_FPGA_2_DDS_multi.v" 21 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { p_number[21] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { p_number[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "p_number\[22\] " "Info: Pin p_number\[22\] not assigned to an exact location on the device" {  } { { "Rabbit_2_FPGA_2_DDS_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/Rabbit_2_FPGA_2_DDS_multi.v" 21 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { p_number[22] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { p_number[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ten_MHz_ext (placed in PIN D13 (CLK11, LVDSCLK5p, Input)) " "Info: Automatically promoted node ten_MHz_ext (placed in PIN D13 (CLK11, LVDSCLK5p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "Rabbit_2_FPGA_2_DDS_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/Rabbit_2_FPGA_2_DDS_multi.v" 5 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "ten_MHz_ext" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ten_MHz_ext } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ten_MHz_ext } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sorter:sorting\|Decoder0~206  " "Info: Automatically promoted node sorter:sorting\|Decoder0~206 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 75 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sorter:sorting|Decoder0~206 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sorter:sorting|Decoder0~206 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sorter:sorting\|Decoder0~207  " "Info: Automatically promoted node sorter:sorting\|Decoder0~207 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 75 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sorter:sorting|Decoder0~207 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sorter:sorting|Decoder0~207 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sorter:sorting\|Decoder0~208  " "Info: Automatically promoted node sorter:sorting\|Decoder0~208 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 75 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sorter:sorting|Decoder0~208 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sorter:sorting|Decoder0~208 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sorter:sorting\|Decoder0~209  " "Info: Automatically promoted node sorter:sorting\|Decoder0~209 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 75 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sorter:sorting|Decoder0~209 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sorter:sorting|Decoder0~209 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sorter:sorting\|Decoder0~211  " "Info: Automatically promoted node sorter:sorting\|Decoder0~211 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 75 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sorter:sorting|Decoder0~211 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sorter:sorting|Decoder0~211 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sorter:sorting\|Decoder0~212  " "Info: Automatically promoted node sorter:sorting\|Decoder0~212 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 75 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sorter:sorting|Decoder0~212 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sorter:sorting|Decoder0~212 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sorter:sorting\|Decoder0~213  " "Info: Automatically promoted node sorter:sorting\|Decoder0~213 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 75 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sorter:sorting|Decoder0~213 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sorter:sorting|Decoder0~213 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sorter:sorting\|Decoder0~214  " "Info: Automatically promoted node sorter:sorting\|Decoder0~214 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 75 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sorter:sorting|Decoder0~214 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sorter:sorting|Decoder0~214 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sorter:sorting\|Decoder0~215  " "Info: Automatically promoted node sorter:sorting\|Decoder0~215 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 75 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sorter:sorting|Decoder0~215 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sorter:sorting|Decoder0~215 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sorter:sorting\|Decoder0~216  " "Info: Automatically promoted node sorter:sorting\|Decoder0~216 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 75 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sorter:sorting|Decoder0~216 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sorter:sorting|Decoder0~216 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sorter:sorting\|Decoder0~217  " "Info: Automatically promoted node sorter:sorting\|Decoder0~217 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 75 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sorter:sorting|Decoder0~217 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sorter:sorting|Decoder0~217 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sorter:sorting\|Decoder0~218  " "Info: Automatically promoted node sorter:sorting\|Decoder0~218 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 75 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sorter:sorting|Decoder0~218 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sorter:sorting|Decoder0~218 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "00:00:01 " "Info: Finished register packing: elapsed time is 00:00:01" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0}  } {  } 0 0 "Finished register packing: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "5 unused 3.30 0 5 0 " "Info: Number of I/O pins in group: 5 (unused VREF, 3.30 VCCIO, 0 input, 5 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use unused 0 64 " "Info: I/O bank number 1 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  64 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use unused 2 57 " "Info: I/O bank number 2 does not use VREF pins and has unused VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use unused 1 55 " "Info: I/O bank number 3 does not use VREF pins and has unused VCCIO pins. 1 total pin(s) used --  55 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use unused 0 58 " "Info: I/O bank number 4 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.30V 11 54 " "Info: I/O bank number 5 does not use VREF pins and has 3.30V VCCIO pins. 11 total pin(s) used --  54 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.30V 5 54 " "Info: I/O bank number 6 does not use VREF pins and has 3.30V VCCIO pins. 5 total pin(s) used --  54 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.30V 22 36 " "Info: I/O bank number 7 does not use VREF pins and has 3.30V VCCIO pins. 22 total pin(s) used --  36 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.30V 5 51 " "Info: I/O bank number 8 does not use VREF pins and has 3.30V VCCIO pins. 5 total pin(s) used --  51 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Info: Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "17.990 ns register register " "Info: Estimated most critical path is register to register delay of 17.990 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns out_2_DDS:outing_DDS\|P\[21\] 1 REG LAB_X62_Y23 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X62_Y23; Fanout = 5; REG Node = 'out_2_DDS:outing_DDS\|P\[21\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_2_DDS:outing_DDS|P[21] } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/out_2_DDS.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.664 ns) + CELL(0.150 ns) 0.814 ns out_2_DDS:outing_DDS\|LessThan0~499 2 COMB LAB_X61_Y23 1 " "Info: 2: + IC(0.664 ns) + CELL(0.150 ns) = 0.814 ns; Loc. = LAB_X61_Y23; Fanout = 1; COMB Node = 'out_2_DDS:outing_DDS\|LessThan0~499'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.814 ns" { out_2_DDS:outing_DDS|P[21] out_2_DDS:outing_DDS|LessThan0~499 } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/out_2_DDS.v" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 1.379 ns out_2_DDS:outing_DDS\|LessThan0~500 3 COMB LAB_X61_Y23 2 " "Info: 3: + IC(0.415 ns) + CELL(0.150 ns) = 1.379 ns; Loc. = LAB_X61_Y23; Fanout = 2; COMB Node = 'out_2_DDS:outing_DDS\|LessThan0~500'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { out_2_DDS:outing_DDS|LessThan0~499 out_2_DDS:outing_DDS|LessThan0~500 } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/out_2_DDS.v" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.419 ns) 1.943 ns out_2_DDS:outing_DDS\|Equal1~104 4 COMB LAB_X61_Y23 3 " "Info: 4: + IC(0.145 ns) + CELL(0.419 ns) = 1.943 ns; Loc. = LAB_X61_Y23; Fanout = 3; COMB Node = 'out_2_DDS:outing_DDS\|Equal1~104'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.564 ns" { out_2_DDS:outing_DDS|LessThan0~500 out_2_DDS:outing_DDS|Equal1~104 } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/out_2_DDS.v" 217 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 2.508 ns out_2_DDS:outing_DDS\|Equal7~94 5 COMB LAB_X61_Y23 49 " "Info: 5: + IC(0.145 ns) + CELL(0.420 ns) = 2.508 ns; Loc. = LAB_X61_Y23; Fanout = 49; COMB Node = 'out_2_DDS:outing_DDS\|Equal7~94'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { out_2_DDS:outing_DDS|Equal1~104 out_2_DDS:outing_DDS|Equal7~94 } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/out_2_DDS.v" 223 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.371 ns) + CELL(0.438 ns) 4.317 ns out_2_DDS:outing_DDS\|Equal5~82 6 COMB LAB_X49_Y19 185 " "Info: 6: + IC(1.371 ns) + CELL(0.438 ns) = 4.317 ns; Loc. = LAB_X49_Y19; Fanout = 185; COMB Node = 'out_2_DDS:outing_DDS\|Equal5~82'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.809 ns" { out_2_DDS:outing_DDS|Equal7~94 out_2_DDS:outing_DDS|Equal5~82 } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/out_2_DDS.v" 221 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.614 ns) + CELL(0.420 ns) 5.351 ns out_2_DDS:outing_DDS\|WideNor0~73 7 COMB LAB_X46_Y19 1 " "Info: 7: + IC(0.614 ns) + CELL(0.420 ns) = 5.351 ns; Loc. = LAB_X46_Y19; Fanout = 1; COMB Node = 'out_2_DDS:outing_DDS\|WideNor0~73'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.034 ns" { out_2_DDS:outing_DDS|Equal5~82 out_2_DDS:outing_DDS|WideNor0~73 } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/out_2_DDS.v" 216 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.448 ns) + CELL(0.149 ns) 6.948 ns out_2_DDS:outing_DDS\|WideNor0~74 8 COMB LAB_X53_Y16 184 " "Info: 8: + IC(1.448 ns) + CELL(0.149 ns) = 6.948 ns; Loc. = LAB_X53_Y16; Fanout = 184; COMB Node = 'out_2_DDS:outing_DDS\|WideNor0~74'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.597 ns" { out_2_DDS:outing_DDS|WideNor0~73 out_2_DDS:outing_DDS|WideNor0~74 } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/out_2_DDS.v" 216 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.755 ns) + CELL(0.150 ns) 8.853 ns out_2_DDS:outing_DDS\|Selector82~165 9 COMB LAB_X45_Y21 1 " "Info: 9: + IC(1.755 ns) + CELL(0.150 ns) = 8.853 ns; Loc. = LAB_X45_Y21; Fanout = 1; COMB Node = 'out_2_DDS:outing_DDS\|Selector82~165'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.905 ns" { out_2_DDS:outing_DDS|WideNor0~74 out_2_DDS:outing_DDS|Selector82~165 } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/out_2_DDS.v" 216 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.866 ns) + CELL(0.438 ns) 11.157 ns out_2_DDS:outing_DDS\|Selector82~172 10 COMB LAB_X31_Y11 2 " "Info: 10: + IC(1.866 ns) + CELL(0.438 ns) = 11.157 ns; Loc. = LAB_X31_Y11; Fanout = 2; COMB Node = 'out_2_DDS:outing_DDS\|Selector82~172'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.304 ns" { out_2_DDS:outing_DDS|Selector82~165 out_2_DDS:outing_DDS|Selector82~172 } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/out_2_DDS.v" 216 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.655 ns) + CELL(0.150 ns) 12.962 ns out_2_DDS:outing_DDS\|Mux0~1000 11 COMB LAB_X41_Y14 1 " "Info: 11: + IC(1.655 ns) + CELL(0.150 ns) = 12.962 ns; Loc. = LAB_X41_Y14; Fanout = 1; COMB Node = 'out_2_DDS:outing_DDS\|Mux0~1000'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.805 ns" { out_2_DDS:outing_DDS|Selector82~172 out_2_DDS:outing_DDS|Mux0~1000 } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/out_2_DDS.v" 324 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.271 ns) 13.523 ns out_2_DDS:outing_DDS\|Mux0~1001 12 COMB LAB_X41_Y14 1 " "Info: 12: + IC(0.290 ns) + CELL(0.271 ns) = 13.523 ns; Loc. = LAB_X41_Y14; Fanout = 1; COMB Node = 'out_2_DDS:outing_DDS\|Mux0~1001'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.561 ns" { out_2_DDS:outing_DDS|Mux0~1000 out_2_DDS:outing_DDS|Mux0~1001 } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/out_2_DDS.v" 324 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.438 ns) 14.088 ns out_2_DDS:outing_DDS\|Mux0~1009 13 COMB LAB_X41_Y14 1 " "Info: 13: + IC(0.127 ns) + CELL(0.438 ns) = 14.088 ns; Loc. = LAB_X41_Y14; Fanout = 1; COMB Node = 'out_2_DDS:outing_DDS\|Mux0~1009'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { out_2_DDS:outing_DDS|Mux0~1001 out_2_DDS:outing_DDS|Mux0~1009 } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/out_2_DDS.v" 324 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.207 ns) + CELL(0.419 ns) 15.714 ns out_2_DDS:outing_DDS\|Mux0~1020 14 COMB LAB_X45_Y8 1 " "Info: 14: + IC(1.207 ns) + CELL(0.419 ns) = 15.714 ns; Loc. = LAB_X45_Y8; Fanout = 1; COMB Node = 'out_2_DDS:outing_DDS\|Mux0~1020'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.626 ns" { out_2_DDS:outing_DDS|Mux0~1009 out_2_DDS:outing_DDS|Mux0~1020 } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/out_2_DDS.v" 324 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.271 ns) 16.275 ns out_2_DDS:outing_DDS\|Mux0~1031 15 COMB LAB_X45_Y8 1 " "Info: 15: + IC(0.290 ns) + CELL(0.271 ns) = 16.275 ns; Loc. = LAB_X45_Y8; Fanout = 1; COMB Node = 'out_2_DDS:outing_DDS\|Mux0~1031'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.561 ns" { out_2_DDS:outing_DDS|Mux0~1020 out_2_DDS:outing_DDS|Mux0~1031 } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/out_2_DDS.v" 324 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.437 ns) 16.839 ns out_2_DDS:outing_DDS\|SDIO_0~320 16 COMB LAB_X45_Y8 1 " "Info: 16: + IC(0.127 ns) + CELL(0.437 ns) = 16.839 ns; Loc. = LAB_X45_Y8; Fanout = 1; COMB Node = 'out_2_DDS:outing_DDS\|SDIO_0~320'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.564 ns" { out_2_DDS:outing_DDS|Mux0~1031 out_2_DDS:outing_DDS|SDIO_0~320 } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/out_2_DDS.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.393 ns) 17.377 ns out_2_DDS:outing_DDS\|SDIO_0~321 17 COMB LAB_X45_Y8 1 " "Info: 17: + IC(0.145 ns) + CELL(0.393 ns) = 17.377 ns; Loc. = LAB_X45_Y8; Fanout = 1; COMB Node = 'out_2_DDS:outing_DDS\|SDIO_0~321'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.538 ns" { out_2_DDS:outing_DDS|SDIO_0~320 out_2_DDS:outing_DDS|SDIO_0~321 } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/out_2_DDS.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.366 ns) 17.990 ns out_2_DDS:outing_DDS\|SDIO_0 18 REG LAB_X45_Y8 3 " "Info: 18: + IC(0.247 ns) + CELL(0.366 ns) = 17.990 ns; Loc. = LAB_X45_Y8; Fanout = 3; REG Node = 'out_2_DDS:outing_DDS\|SDIO_0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.613 ns" { out_2_DDS:outing_DDS|SDIO_0~321 out_2_DDS:outing_DDS|SDIO_0 } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/out_2_DDS.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.479 ns ( 30.46 % ) " "Info: Total cell delay = 5.479 ns ( 30.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "12.511 ns ( 69.54 % ) " "Info: Total interconnect delay = 12.511 ns ( 69.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "17.990 ns" { out_2_DDS:outing_DDS|P[21] out_2_DDS:outing_DDS|LessThan0~499 out_2_DDS:outing_DDS|LessThan0~500 out_2_DDS:outing_DDS|Equal1~104 out_2_DDS:outing_DDS|Equal7~94 out_2_DDS:outing_DDS|Equal5~82 out_2_DDS:outing_DDS|WideNor0~73 out_2_DDS:outing_DDS|WideNor0~74 out_2_DDS:outing_DDS|Selector82~165 out_2_DDS:outing_DDS|Selector82~172 out_2_DDS:outing_DDS|Mux0~1000 out_2_DDS:outing_DDS|Mux0~1001 out_2_DDS:outing_DDS|Mux0~1009 out_2_DDS:outing_DDS|Mux0~1020 out_2_DDS:outing_DDS|Mux0~1031 out_2_DDS:outing_DDS|SDIO_0~320 out_2_DDS:outing_DDS|SDIO_0~321 out_2_DDS:outing_DDS|SDIO_0 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0}
{ "Warning" "WFITAPI_FITAPI_WARNING_VPR_VERY_HIGH_HOLD_REQUIREMENTS_DETECTED" "74 15605 " "Warning: 74 (of 15605) connections in the design require a large routing delay to achieve hold requirements. Please check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." { { "Info" "IFITAPI_FITAPI_INFO_VPR_REGISTERS_WITH_VERY_HIGH_HOLD_REQUIREMENTS" "74 " "Info: Found 74 Registers with very high hold time requirements" { { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|full_184_bit_choice_1\[55\] " "Info: Node \"reader_multi:reading_multi\|full_184_bit_choice_1\[55\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|full_184_bit_choice_1\[55\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[55] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[55] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|temp_184\[150\] " "Info: Node \"reader_multi:reading_multi\|temp_184\[150\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|temp_184\[150\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|temp_184[150] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|temp_184[150] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|temp_184\[165\] " "Info: Node \"reader_multi:reading_multi\|temp_184\[165\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|temp_184\[165\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|temp_184[165] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|temp_184[165] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|full_184_bit_choice_1\[150\] " "Info: Node \"reader_multi:reading_multi\|full_184_bit_choice_1\[150\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|full_184_bit_choice_1\[150\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[150] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[150] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|full_184_bit_choice_1\[165\] " "Info: Node \"reader_multi:reading_multi\|full_184_bit_choice_1\[165\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|full_184_bit_choice_1\[165\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[165] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[165] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|full_184_bit_choice_1\[138\] " "Info: Node \"reader_multi:reading_multi\|full_184_bit_choice_1\[138\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|full_184_bit_choice_1\[138\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[138] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[138] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|temp_184\[138\] " "Info: Node \"reader_multi:reading_multi\|temp_184\[138\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|temp_184\[138\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|temp_184[138] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|temp_184[138] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|full_184_bit_choice_1\[33\] " "Info: Node \"reader_multi:reading_multi\|full_184_bit_choice_1\[33\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|full_184_bit_choice_1\[33\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[33] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[33] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|temp_184\[74\] " "Info: Node \"reader_multi:reading_multi\|temp_184\[74\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|temp_184\[74\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|temp_184[74] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|temp_184[74] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|full_184_bit_choice_1\[74\] " "Info: Node \"reader_multi:reading_multi\|full_184_bit_choice_1\[74\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|full_184_bit_choice_1\[74\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[74] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[74] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|full_184_bit_choice_1\[173\] " "Info: Node \"reader_multi:reading_multi\|full_184_bit_choice_1\[173\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|full_184_bit_choice_1\[173\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[173] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[173] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|full_184_bit_choice_1\[152\] " "Info: Node \"reader_multi:reading_multi\|full_184_bit_choice_1\[152\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|full_184_bit_choice_1\[152\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[152] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[152] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|full_184_bit_choice_1\[123\] " "Info: Node \"reader_multi:reading_multi\|full_184_bit_choice_1\[123\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|full_184_bit_choice_1\[123\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[123] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[123] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|temp_184\[53\] " "Info: Node \"reader_multi:reading_multi\|temp_184\[53\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|temp_184\[53\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|temp_184[53] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|temp_184[53] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|temp_184\[70\] " "Info: Node \"reader_multi:reading_multi\|temp_184\[70\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|temp_184\[70\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|temp_184[70] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|temp_184[70] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|temp_184\[162\] " "Info: Node \"reader_multi:reading_multi\|temp_184\[162\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|temp_184\[162\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|temp_184[162] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|temp_184[162] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|full_184_bit_choice_1\[70\] " "Info: Node \"reader_multi:reading_multi\|full_184_bit_choice_1\[70\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|full_184_bit_choice_1\[70\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[70] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[70] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|M\[31\] " "Info: Node \"reader_multi:reading_multi\|M\[31\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|M\[31\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|M[31] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|M[31] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|full_184_bit_choice_1\[51\] " "Info: Node \"reader_multi:reading_multi\|full_184_bit_choice_1\[51\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|full_184_bit_choice_1\[51\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[51] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[51] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|full_184_bit_choice_1\[162\] " "Info: Node \"reader_multi:reading_multi\|full_184_bit_choice_1\[162\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|full_184_bit_choice_1\[162\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[162] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[162] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|temp_184\[181\] " "Info: Node \"reader_multi:reading_multi\|temp_184\[181\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|temp_184\[181\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|temp_184[181] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|temp_184[181] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|temp_184\[122\] " "Info: Node \"reader_multi:reading_multi\|temp_184\[122\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|temp_184\[122\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|temp_184[122] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|temp_184[122] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|full_184_bit_choice_1\[181\] " "Info: Node \"reader_multi:reading_multi\|full_184_bit_choice_1\[181\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|full_184_bit_choice_1\[181\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[181] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[181] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|temp_184\[152\] " "Info: Node \"reader_multi:reading_multi\|temp_184\[152\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|temp_184\[152\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|temp_184[152] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|temp_184[152] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|temp_184\[123\] " "Info: Node \"reader_multi:reading_multi\|temp_184\[123\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|temp_184\[123\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|temp_184[123] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|temp_184[123] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|full_184_bit_choice_1\[122\] " "Info: Node \"reader_multi:reading_multi\|full_184_bit_choice_1\[122\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|full_184_bit_choice_1\[122\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[122] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[122] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|temp_184\[44\] " "Info: Node \"reader_multi:reading_multi\|temp_184\[44\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|temp_184\[44\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|temp_184[44] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|temp_184[44] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|full_184_bit_choice_1\[44\] " "Info: Node \"reader_multi:reading_multi\|full_184_bit_choice_1\[44\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|full_184_bit_choice_1\[44\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[44] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[44] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|full_184_bit_choice_1\[175\] " "Info: Node \"reader_multi:reading_multi\|full_184_bit_choice_1\[175\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|full_184_bit_choice_1\[175\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[175] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[175] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|full_184_bit_choice_1\[149\] " "Info: Node \"reader_multi:reading_multi\|full_184_bit_choice_1\[149\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|full_184_bit_choice_1\[149\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[149] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[149] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|full_184_bit_choice_1\[159\] " "Info: Node \"reader_multi:reading_multi\|full_184_bit_choice_1\[159\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|full_184_bit_choice_1\[159\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[159] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[159] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|full_184_bit_choice_1\[161\] " "Info: Node \"reader_multi:reading_multi\|full_184_bit_choice_1\[161\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|full_184_bit_choice_1\[161\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[161] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[161] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|temp_184\[169\] " "Info: Node \"reader_multi:reading_multi\|temp_184\[169\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|temp_184\[169\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|temp_184[169] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|temp_184[169] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|temp_184\[153\] " "Info: Node \"reader_multi:reading_multi\|temp_184\[153\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|temp_184\[153\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|temp_184[153] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|temp_184[153] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|full_184_bit_choice_1\[134\] " "Info: Node \"reader_multi:reading_multi\|full_184_bit_choice_1\[134\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|full_184_bit_choice_1\[134\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[134] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[134] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|full_184_bit_choice_1\[90\] " "Info: Node \"reader_multi:reading_multi\|full_184_bit_choice_1\[90\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|full_184_bit_choice_1\[90\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[90] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[90] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|full_184_bit_choice_1\[101\] " "Info: Node \"reader_multi:reading_multi\|full_184_bit_choice_1\[101\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|full_184_bit_choice_1\[101\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[101] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[101] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|full_184_bit_choice_1\[5\] " "Info: Node \"reader_multi:reading_multi\|full_184_bit_choice_1\[5\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|full_184_bit_choice_1\[5\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[5] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|temp_184\[159\] " "Info: Node \"reader_multi:reading_multi\|temp_184\[159\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|temp_184\[159\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|temp_184[159] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|temp_184[159] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|temp_184\[161\] " "Info: Node \"reader_multi:reading_multi\|temp_184\[161\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|temp_184\[161\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|temp_184[161] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|temp_184[161] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|temp_184\[31\] " "Info: Node \"reader_multi:reading_multi\|temp_184\[31\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|temp_184\[31\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|temp_184[31] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|temp_184[31] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|temp_184\[5\] " "Info: Node \"reader_multi:reading_multi\|temp_184\[5\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|temp_184\[5\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|temp_184[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|temp_184[5] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|temp_184\[134\] " "Info: Node \"reader_multi:reading_multi\|temp_184\[134\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|temp_184\[134\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|temp_184[134] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|temp_184[134] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|temp_184\[90\] " "Info: Node \"reader_multi:reading_multi\|temp_184\[90\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|temp_184\[90\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|temp_184[90] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|temp_184[90] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|temp_184\[101\] " "Info: Node \"reader_multi:reading_multi\|temp_184\[101\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|temp_184\[101\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|temp_184[101] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|temp_184[101] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|full_184_bit_choice_1\[37\] " "Info: Node \"reader_multi:reading_multi\|full_184_bit_choice_1\[37\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|full_184_bit_choice_1\[37\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[37] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[37] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|temp_184\[37\] " "Info: Node \"reader_multi:reading_multi\|temp_184\[37\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|temp_184\[37\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|temp_184[37] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|temp_184[37] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|full_184_bit_choice_1\[25\] " "Info: Node \"reader_multi:reading_multi\|full_184_bit_choice_1\[25\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|full_184_bit_choice_1\[25\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[25] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[25] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|full_184_bit_choice_1\[179\] " "Info: Node \"reader_multi:reading_multi\|full_184_bit_choice_1\[179\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|full_184_bit_choice_1\[179\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[179] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[179] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|full_184_bit_choice_1\[26\] " "Info: Node \"reader_multi:reading_multi\|full_184_bit_choice_1\[26\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|full_184_bit_choice_1\[26\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[26] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[26] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|full_184_bit_choice_1\[47\] " "Info: Node \"reader_multi:reading_multi\|full_184_bit_choice_1\[47\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|full_184_bit_choice_1\[47\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[47] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[47] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|temp_184\[125\] " "Info: Node \"reader_multi:reading_multi\|temp_184\[125\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|temp_184\[125\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|temp_184[125] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|temp_184[125] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|full_184_bit_choice_1\[15\] " "Info: Node \"reader_multi:reading_multi\|full_184_bit_choice_1\[15\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|full_184_bit_choice_1\[15\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[15] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[15] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|full_184_bit_choice_1\[100\] " "Info: Node \"reader_multi:reading_multi\|full_184_bit_choice_1\[100\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|full_184_bit_choice_1\[100\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[100] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[100] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|full_184_bit_choice_1\[166\] " "Info: Node \"reader_multi:reading_multi\|full_184_bit_choice_1\[166\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|full_184_bit_choice_1\[166\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[166] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[166] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|full_184_bit_choice_1\[182\] " "Info: Node \"reader_multi:reading_multi\|full_184_bit_choice_1\[182\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|full_184_bit_choice_1\[182\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[182] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[182] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|full_184_bit_choice_1\[38\] " "Info: Node \"reader_multi:reading_multi\|full_184_bit_choice_1\[38\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|full_184_bit_choice_1\[38\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[38] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[38] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|full_184_bit_choice_1\[30\] " "Info: Node \"reader_multi:reading_multi\|full_184_bit_choice_1\[30\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|full_184_bit_choice_1\[30\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[30] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[30] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|temp_184\[182\] " "Info: Node \"reader_multi:reading_multi\|temp_184\[182\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|temp_184\[182\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|temp_184[182] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|temp_184[182] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|temp_184\[166\] " "Info: Node \"reader_multi:reading_multi\|temp_184\[166\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|temp_184\[166\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|temp_184[166] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|temp_184[166] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|full_184_bit_choice_1\[39\] " "Info: Node \"reader_multi:reading_multi\|full_184_bit_choice_1\[39\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|full_184_bit_choice_1\[39\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[39] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[39] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|temp_184\[106\] " "Info: Node \"reader_multi:reading_multi\|temp_184\[106\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|temp_184\[106\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|temp_184[106] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|temp_184[106] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|M\[3\] " "Info: Node \"reader_multi:reading_multi\|M\[3\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|M\[3\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|M[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|M[3] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|full_184_bit_choice_1\[106\] " "Info: Node \"reader_multi:reading_multi\|full_184_bit_choice_1\[106\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|full_184_bit_choice_1\[106\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[106] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[106] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|temp_184\[22\] " "Info: Node \"reader_multi:reading_multi\|temp_184\[22\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|temp_184\[22\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|temp_184[22] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|temp_184[22] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|full_184_bit_choice_1\[167\] " "Info: Node \"reader_multi:reading_multi\|full_184_bit_choice_1\[167\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|full_184_bit_choice_1\[167\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[167] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[167] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|full_184_bit_choice_1\[75\] " "Info: Node \"reader_multi:reading_multi\|full_184_bit_choice_1\[75\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|full_184_bit_choice_1\[75\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[75] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[75] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|full_184_bit_choice_1\[62\] " "Info: Node \"reader_multi:reading_multi\|full_184_bit_choice_1\[62\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|full_184_bit_choice_1\[62\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[62] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[62] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|full_184_bit_choice_1\[63\] " "Info: Node \"reader_multi:reading_multi\|full_184_bit_choice_1\[63\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|full_184_bit_choice_1\[63\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[63] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[63] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|full_184_bit_choice_1\[154\] " "Info: Node \"reader_multi:reading_multi\|full_184_bit_choice_1\[154\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|full_184_bit_choice_1\[154\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[154] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[154] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|full_184_bit_choice_1\[20\] " "Info: Node \"reader_multi:reading_multi\|full_184_bit_choice_1\[20\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|full_184_bit_choice_1\[20\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[20] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[20] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|temp_184\[34\] " "Info: Node \"reader_multi:reading_multi\|temp_184\[34\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|temp_184\[34\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|temp_184[34] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|temp_184[34] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|full_184_bit_choice_1\[46\] " "Info: Node \"reader_multi:reading_multi\|full_184_bit_choice_1\[46\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|full_184_bit_choice_1\[46\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[46] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[46] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|full_184_bit_choice_1\[18\] " "Info: Node \"reader_multi:reading_multi\|full_184_bit_choice_1\[18\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|full_184_bit_choice_1\[18\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[18] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[18] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Found %1!d! Registers with very high hold time requirements" 0 0 "" 0}  } {  } 0 0 "%1!d! (of %2!d!) connections in the design require a large routing delay to achieve hold requirements. Please check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "10 48 " "Info: Average interconnect usage is 10% of the available device resources. Peak interconnect usage is 48%" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "X44_Y12 X54_Y23 " "Info: The peak interconnect region extends from location X44_Y12 to location X54_Y23" {  } {  } 0 0 "The peak interconnect region extends from location %1!s! to location %2!s!" 0 0 "" 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources. Peak interconnect usage is %2!d!%%" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:16 " "Info: Fitter routing operations ending: elapsed time is 00:00:16" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "41 " "Warning: Found 41 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDIO 0 " "Info: Pin \"SDIO\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SCLK 0 " "Info: Pin \"SCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DR_CTL 0 " "Info: Pin \"DR_CTL\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_UPDATE 0 " "Info: Pin \"IO_UPDATE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_RESET 0 " "Info: Pin \"IO_RESET\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CSB 0 " "Info: Pin \"CSB\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "trigger 0 " "Info: Pin \"trigger\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DR_HOLD 0 " "Info: Pin \"DR_HOLD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OSK 0 " "Info: Pin \"OSK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p_number\[0\] 0 " "Info: Pin \"p_number\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p_number\[1\] 0 " "Info: Pin \"p_number\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p_number\[2\] 0 " "Info: Pin \"p_number\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p_number\[3\] 0 " "Info: Pin \"p_number\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p_number\[4\] 0 " "Info: Pin \"p_number\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p_number\[5\] 0 " "Info: Pin \"p_number\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p_number\[6\] 0 " "Info: Pin \"p_number\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p_number\[7\] 0 " "Info: Pin \"p_number\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p_number\[8\] 0 " "Info: Pin \"p_number\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p_number\[9\] 0 " "Info: Pin \"p_number\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p_number\[10\] 0 " "Info: Pin \"p_number\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p_number\[11\] 0 " "Info: Pin \"p_number\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p_number\[12\] 0 " "Info: Pin \"p_number\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p_number\[13\] 0 " "Info: Pin \"p_number\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p_number\[14\] 0 " "Info: Pin \"p_number\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p_number\[15\] 0 " "Info: Pin \"p_number\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p_number\[16\] 0 " "Info: Pin \"p_number\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p_number\[17\] 0 " "Info: Pin \"p_number\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p_number\[18\] 0 " "Info: Pin \"p_number\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p_number\[19\] 0 " "Info: Pin \"p_number\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p_number\[20\] 0 " "Info: Pin \"p_number\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p_number\[21\] 0 " "Info: Pin \"p_number\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p_number\[22\] 0 " "Info: Pin \"p_number\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p_number\[23\] 0 " "Info: Pin \"p_number\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p_number\[24\] 0 " "Info: Pin \"p_number\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p_number\[25\] 0 " "Info: Pin \"p_number\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tell_sweep_flag 0 " "Info: Pin \"tell_sweep_flag\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "total\[0\] 0 " "Info: Pin \"total\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "total\[1\] 0 " "Info: Pin \"total\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "total\[2\] 0 " "Info: Pin \"total\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "total\[3\] 0 " "Info: Pin \"total\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "total\[4\] 0 " "Info: Pin \"total\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "3 " "Warning: Following 3 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "CSB GND " "Info: Pin CSB has GND driving its datain port" {  } { { "Rabbit_2_FPGA_2_DDS_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/Rabbit_2_FPGA_2_DDS_multi.v" 17 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "CSB" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { CSB } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { CSB } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DR_HOLD GND " "Info: Pin DR_HOLD has GND driving its datain port" {  } { { "Rabbit_2_FPGA_2_DDS_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/Rabbit_2_FPGA_2_DDS_multi.v" 19 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DR_HOLD" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DR_HOLD } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DR_HOLD } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OSK GND " "Info: Pin OSK has GND driving its datain port" {  } { { "Rabbit_2_FPGA_2_DDS_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/Rabbit_2_FPGA_2_DDS_multi.v" 20 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "OSK" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OSK } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OSK } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/Rabbit_2_FPGA_2_DDS_multi.fit.smsg " "Info: Generated suppressed messages file C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/Rabbit_2_FPGA_2_DDS_multi.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "262 " "Info: Allocated 262 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 21 15:19:05 2010 " "Info: Processing ended: Wed Jul 21 15:19:05 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:49 " "Info: Elapsed time: 00:00:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version " "Info: Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 21 15:19:06 2010 " "Info: Processing started: Wed Jul 21 15:19:06 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Rabbit_2_FPGA_2_DDS_multi -c Rabbit_2_FPGA_2_DDS_multi " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off Rabbit_2_FPGA_2_DDS_multi -c Rabbit_2_FPGA_2_DDS_multi" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "201 " "Info: Allocated 201 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 21 15:19:19 2010 " "Info: Processing ended: Wed Jul 21 15:19:19 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Info: Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version " "Info: Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 21 15:19:20 2010 " "Info: Processing started: Wed Jul 21 15:19:20 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Rabbit_2_FPGA_2_DDS_multi -c Rabbit_2_FPGA_2_DDS_multi --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Rabbit_2_FPGA_2_DDS_multi -c Rabbit_2_FPGA_2_DDS_multi --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[31\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[31\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[31\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[31\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[29\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[29\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[29\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[29\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[61\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[61\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[61\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[61\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[63\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[63\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[63\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[63\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[39\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[39\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[39\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[39\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[55\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[55\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[55\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[55\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[54\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[54\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[54\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[54\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[22\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[22\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[22\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[22\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[183\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[183\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[183\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[183\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[181\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[181\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[181\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[181\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[178\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[178\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[178\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[178\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[179\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[179\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[179\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[179\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[169\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[169\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[169\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[169\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[173\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[173\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[173\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[173\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[175\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[175\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[175\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[175\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[171\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[171\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[171\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[171\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[127\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[127\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[127\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[127\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[123\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[123\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[123\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[123\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[111\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[111\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[111\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[111\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[103\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[103\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[103\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[103\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[122\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[122\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[122\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[122\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[106\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[106\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[106\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[106\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[126\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[126\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[126\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[126\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[94\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[94\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[94\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[94\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[30\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[30\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[30\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[30\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[28\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[28\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[28\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[28\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[31\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[31\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[31\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[31\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[31\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[31\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[31\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[31\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[31\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[31\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[31\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[31\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[31\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[31\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[29\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[29\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[29\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[29\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[29\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[29\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[29\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[29\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[29\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[29\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[29\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[29\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[29\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[29\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[61\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[61\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[61\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[61\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[61\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[61\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[61\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[61\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[61\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[61\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[61\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[61\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[61\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[61\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[62\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[62\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[62\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[62\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[60\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[60\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[60\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[60\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[63\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[63\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[63\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[63\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[63\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[63\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[63\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[63\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[63\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[63\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[63\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[63\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[63\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[63\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[46\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[46\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[46\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[46\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[47\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[47\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[47\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[47\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[15\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[15\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[15\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[15\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[14\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[14\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[14\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[14\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[39\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[39\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[39\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[39\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[39\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[39\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[39\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[39\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[39\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[39\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[39\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[39\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[39\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[39\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[55\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[55\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[55\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[55\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[55\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[55\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[55\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[55\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[55\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[55\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[55\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[55\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[55\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[55\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[23\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[23\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[23\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[23\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[7\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[7\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[7\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[7\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[37\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[37\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[37\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[37\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[53\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[53\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[53\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[53\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[52\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[52\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[52\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[52\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[20\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[20\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[20\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[20\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[54\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[54\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[54\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[54\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[54\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[54\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[54\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[54\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[54\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[54\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[54\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[54\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[54\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[54\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[38\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[38\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[38\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[38\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[6\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[6\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[6\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[6\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[22\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[22\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[22\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[22\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[22\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[22\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[22\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[22\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[22\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[22\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[22\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[22\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[22\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[22\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[51\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[51\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[51\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[51\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[35\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[35\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[35\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[35\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[49\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[49\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[49\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[49\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[33\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[33\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[33\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[33\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[43\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[43\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[43\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[43\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[59\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[59\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[59\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[59\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[41\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[41\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[41\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[41\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[57\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[57\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[57\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[57\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[183\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[183\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[183\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[183\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[183\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[183\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[183\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[183\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[183\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[183\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[183\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[183\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[183\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[183\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[181\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[181\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[181\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[181\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[181\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[181\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[181\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[181\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[181\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[181\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[181\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[181\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[181\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[181\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[182\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[182\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[182\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[182\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[180\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[180\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[180\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[180\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[178\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[178\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[178\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[178\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[178\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[178\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[178\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[178\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[178\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[178\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[178\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[178\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[178\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[178\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[177\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[177\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[177\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[177\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[176\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[176\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[176\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[176\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[179\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[179\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[179\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[179\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[179\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[179\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[179\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[179\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[179\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[179\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[179\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[179\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[179\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[179\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[142\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[142\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[142\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[142\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[138\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[138\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[138\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[138\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[135\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[135\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[135\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[135\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[143\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[143\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[143\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[143\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[159\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[159\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[159\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[159\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[158\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[158\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[158\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[158\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[153\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[153\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[153\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[153\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[155\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[155\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[155\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[155\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[169\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[169\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[169\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[169\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[169\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[169\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[169\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[169\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[169\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[169\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[169\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[169\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[169\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[169\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[173\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[173\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[173\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[173\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[173\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[173\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[173\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[173\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[173\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[173\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[173\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[173\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[173\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[173\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[161\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[161\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[161\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[161\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[165\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[165\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[165\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[165\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[164\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[164\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[164\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[164\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[172\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[172\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[172\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[172\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[174\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[174\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[174\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[174\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[166\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[166\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[166\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[166\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[175\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[175\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[175\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[175\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[175\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[175\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[175\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[175\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[175\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[175\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[175\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[175\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[175\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[175\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[171\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[171\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[171\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[171\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[171\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[171\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[171\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[171\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[171\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[171\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[171\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[171\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[171\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[171\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[163\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[163\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[163\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[163\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[167\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[167\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[167\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[167\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[124\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[124\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[124\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[124\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[116\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[116\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[116\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[116\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[108\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[108\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[108\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[108\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[104\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[104\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[104\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[104\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[125\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[125\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[125\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[125\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[117\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[117\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[117\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[117\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[93\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[93\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[93\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[93\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[85\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[85\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[85\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[85\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[127\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[127\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[127\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[127\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[127\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[127\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[127\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[127\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[127\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[127\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[127\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[127\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[127\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[127\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[123\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[123\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[123\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[123\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[123\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[123\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[123\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[123\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[123\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[123\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[123\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[123\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[123\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[123\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[119\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[119\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[119\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[119\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[115\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[115\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[115\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[115\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[111\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[111\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[111\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[111\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[111\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[111\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[111\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[111\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[111\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[111\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[111\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[111\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[111\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[111\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[103\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[103\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[103\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[103\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[103\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[103\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[103\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[103\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[103\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[103\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[103\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[103\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[103\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[103\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[107\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[107\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[107\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[107\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[99\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[99\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[99\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[99\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[79\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[79\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[79\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[79\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[71\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[71\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[71\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[71\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[91\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[91\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[91\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[91\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[95\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[95\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[95\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[95\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[118\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[118\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[118\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[118\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[86\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[86\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[86\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[86\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[114\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[114\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[114\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[114\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[98\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[98\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[98\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[98\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[74\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[74\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[74\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[74\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[90\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[90\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[90\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[90\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[122\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[122\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[122\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[122\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[122\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[122\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[122\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[122\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[122\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[122\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[122\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[122\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[122\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[122\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[106\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[106\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[106\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[106\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[106\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[106\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[106\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[106\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[106\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[106\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[106\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[106\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[106\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[106\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[106\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[106\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[106\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[106\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[106\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[106\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[126\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[126\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[126\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[126\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[126\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[126\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[126\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[126\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[126\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[126\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[126\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[126\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[126\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[126\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[78\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[78\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[78\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[78\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[110\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[110\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[110\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[110\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[94\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[94\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[94\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[94\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[94\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[94\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[94\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[94\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[94\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[94\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[94\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[94\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[94\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[94\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[94\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[94\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[94\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[94\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[94\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[94\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[30\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[30\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[30\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[30\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[30\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[30\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[30\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[30\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[30\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[30\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[30\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[30\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[30\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[30\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[28\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[28\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[28\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[28\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[28\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[28\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[28\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[28\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[28\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[28\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[28\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[28\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[28\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[28\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[31\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[31\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[31\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[31\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[31\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[31\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[29\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[29\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[29\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[29\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[29\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[29\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[61\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[61\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[61\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[61\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[61\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[61\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[62\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[62\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[62\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[62\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[62\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[62\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[62\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[62\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[62\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[62\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[62\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[62\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[62\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[62\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[60\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[60\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[60\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[60\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[60\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[60\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[60\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[60\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[60\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[60\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[60\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[60\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[60\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[60\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[63\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[63\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[63\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[63\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[63\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[63\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[45\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[45\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[45\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[45\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[44\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[44\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[44\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[44\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[46\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[46\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[46\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[46\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[46\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[46\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[46\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[46\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[46\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[46\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[46\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[46\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[46\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[46\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[47\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[47\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[47\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[47\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[47\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[47\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[47\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[47\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[47\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[47\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[47\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[47\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[47\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[47\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[15\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[15\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[15\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[15\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[15\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[15\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[15\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[15\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[15\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[15\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[15\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[15\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[15\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[15\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[14\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[14\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[14\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[14\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[14\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[14\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[14\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[14\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[14\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[14\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[14\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[14\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[14\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[14\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[13\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[13\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[13\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[13\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[12\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[12\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[12\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[12\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[39\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[39\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[39\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[39\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[39\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[39\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[55\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[55\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[55\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[55\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[55\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[55\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[23\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[23\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[23\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[23\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[23\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[23\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[23\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[23\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[23\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[23\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[23\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[23\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[23\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[23\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[7\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[7\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[7\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[7\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[7\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[7\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[7\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[7\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[7\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[7\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[7\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[7\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[7\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[7\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[5\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[5\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[5\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[5\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[21\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[21\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[21\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[21\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[37\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[37\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[37\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[37\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[37\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[37\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[37\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[37\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[37\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[37\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[37\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[37\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[37\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[37\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[53\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[53\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[53\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[53\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[53\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[53\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[53\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[53\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[53\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[53\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[53\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[53\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[53\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[53\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[36\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[36\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[36\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[36\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[4\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[4\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[4\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[4\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[52\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[52\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[52\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[52\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[52\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[52\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[52\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[52\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[52\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[52\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[52\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[52\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[52\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[52\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[20\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[20\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[20\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[20\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[20\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[20\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[20\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[20\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[20\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[20\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[20\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[20\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[20\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[20\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[54\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[54\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[54\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[54\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[54\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[54\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[38\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[38\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[38\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[38\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[38\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[38\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[38\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[38\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[38\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[38\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[38\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[38\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[38\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[38\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[6\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[6\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[6\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[6\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[6\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[6\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[6\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[6\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[6\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[6\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[6\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[6\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[6\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[6\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[22\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[22\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[22\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[22\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[22\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[22\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[51\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[51\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[51\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[51\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[51\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[51\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[51\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[51\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[51\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[51\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[51\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[51\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[51\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[51\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[35\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[35\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[35\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[35\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[35\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[35\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[35\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[35\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[35\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[35\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[35\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[35\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[35\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[35\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[19\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[19\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[19\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[19\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[3\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[3\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[3\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[3\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[49\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[49\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[49\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[49\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[49\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[49\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[49\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[49\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[49\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[49\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[49\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[49\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[49\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[49\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[33\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[33\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[33\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[33\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[33\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[33\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[33\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[33\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[33\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[33\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[33\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[33\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[33\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[33\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[17\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[17\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[17\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[17\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[1\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[1\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[1\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[1\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[50\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[50\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[50\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[50\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[18\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[18\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[18\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[18\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[48\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[48\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[48\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[48\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[16\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[16\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[16\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[16\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[43\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[43\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[43\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[43\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[43\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[43\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[43\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[43\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[43\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[43\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[43\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[43\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[43\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[43\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[59\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[59\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[59\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[59\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[59\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[59\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[59\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[59\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[59\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[59\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[59\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[59\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[59\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[59\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[11\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[11\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[11\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[11\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[27\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[27\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[27\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[27\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[41\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[41\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[41\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[41\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[41\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[41\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[41\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[41\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[41\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[41\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[41\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[41\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[41\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[41\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[57\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[57\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[57\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[57\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[57\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[57\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[57\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[57\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[57\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[57\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[57\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[57\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[57\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[57\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[25\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[25\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[25\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[25\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[9\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[9\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[9\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[9\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[26\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[26\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[26\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[26\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[58\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[58\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[58\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[58\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[24\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[24\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[24\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[24\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[56\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[56\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[56\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[56\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[183\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[183\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[183\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[183\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[183\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[183\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[181\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[181\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[181\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[181\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[181\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[181\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[182\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[182\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[182\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[182\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[182\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[182\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[182\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[182\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[182\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[182\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[182\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[182\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[182\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[182\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[182\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[182\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[182\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[182\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[182\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[182\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[180\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[180\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[180\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[180\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[180\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[180\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[180\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[180\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[180\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[180\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[180\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[180\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[180\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[180\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[178\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[178\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[178\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[178\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[178\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[178\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[177\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[177\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[177\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[177\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[177\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[177\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[177\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[177\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[177\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[177\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[177\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[177\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[177\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[177\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[176\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[176\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[176\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[176\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[176\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[176\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[176\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[176\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[176\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[176\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[176\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[176\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[176\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[176\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[179\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[179\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[179\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[179\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[179\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[179\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[141\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[141\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[141\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[141\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[133\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[133\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[133\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[133\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[140\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[140\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[140\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[140\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[136\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[136\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[136\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[136\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[142\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[142\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[142\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[142\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[142\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[142\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[142\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[142\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[142\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[142\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[142\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[142\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[142\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[142\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[138\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[138\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[138\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[138\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[138\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[138\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[138\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[138\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[138\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[138\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[138\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[138\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[138\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[138\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[134\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[134\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[134\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[134\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[130\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[130\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[130\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[130\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[135\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[135\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[135\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[135\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[135\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[135\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[135\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[135\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[135\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[135\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[135\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[135\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[135\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[135\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[143\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[143\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[143\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[143\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[143\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[143\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[143\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[143\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[143\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[143\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[143\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[143\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[143\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[143\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[139\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[139\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[139\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[139\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[131\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[131\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[131\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[131\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[159\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[159\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[159\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[159\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[159\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[159\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[159\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[159\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[159\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[159\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[159\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[159\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[159\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[159\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[158\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[158\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[158\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[158\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[158\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[158\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[158\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[158\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[158\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[158\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[158\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[158\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[158\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[158\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[157\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[157\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[157\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[157\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[156\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[156\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[156\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[156\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[147\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[147\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[147\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[147\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[145\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[145\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[145\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[145\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[150\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[150\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[150\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[150\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[151\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[151\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[151\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[151\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[153\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[153\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[153\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[153\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[153\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[153\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[153\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[153\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[153\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[153\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[153\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[153\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[153\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[153\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[155\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[155\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[155\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[155\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[155\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[155\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[155\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[155\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[155\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[155\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[155\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[155\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[155\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[155\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[152\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[152\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[152\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[152\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[154\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[154\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[154\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[154\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[169\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[169\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[169\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[169\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[169\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[169\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[173\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[173\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[173\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[173\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[173\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[173\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[161\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[161\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[161\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[161\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[161\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[161\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[161\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[161\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[161\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[161\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[161\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[161\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[161\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[161\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[165\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[165\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[165\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[165\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[165\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[165\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[165\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[165\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[165\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[165\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[165\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[165\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[165\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[165\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[164\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[164\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[164\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[164\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[164\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[164\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[164\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[164\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[164\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[164\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[164\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[164\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[164\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[164\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[172\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[172\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[172\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[172\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[172\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[172\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[172\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[172\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[172\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[172\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[172\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[172\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[172\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[172\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[168\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[168\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[168\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[168\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[160\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[160\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[160\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[160\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[174\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[174\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[174\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[174\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[174\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[174\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[174\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[174\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[174\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[174\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[174\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[174\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[174\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[174\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[166\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[166\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[166\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[166\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[166\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[166\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[166\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[166\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[166\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[166\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[166\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[166\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[166\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[166\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[162\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[162\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[162\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[162\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[170\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[170\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[170\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[170\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[175\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[175\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[175\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[175\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[175\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[175\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[171\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[171\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[171\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[171\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[171\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[171\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[163\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[163\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[163\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[163\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[163\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[163\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[163\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[163\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[163\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[163\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[163\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[163\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[163\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[163\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[167\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[167\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[167\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[167\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[167\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[167\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[167\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[167\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[167\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[167\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[167\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[167\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[167\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[167\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[120\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[120\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[120\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[120\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[112\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[112\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[112\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[112\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[124\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[124\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[124\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[124\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[124\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[124\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[124\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[124\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[124\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[124\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[124\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[124\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[124\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[124\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[116\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[116\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[116\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[116\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[116\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[116\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[116\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[116\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[116\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[116\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[116\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[116\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[116\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[116\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[76\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[76\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[76\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[76\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[72\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[72\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[72\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[72\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[84\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[84\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[84\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[84\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[92\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[92\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[92\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[92\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[96\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[96\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[96\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[96\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[100\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[100\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[100\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[100\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[108\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[108\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[108\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[108\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[108\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[108\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[108\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[108\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[108\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[108\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[108\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[108\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[108\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[108\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[104\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[104\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[104\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[104\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[104\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[104\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[104\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[104\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[104\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[104\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[104\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[104\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[104\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[104\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[77\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[77\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[77\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[77\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[73\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[73\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[73\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[73\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[109\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[109\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[109\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[109\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[105\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[105\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[105\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[105\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[121\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[121\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[121\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[121\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[113\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[113\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[113\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[113\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[125\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[125\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[125\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[125\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[125\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[125\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[125\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[125\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[125\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[125\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[125\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[125\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[125\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[125\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[117\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[117\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[117\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[117\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[117\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[117\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[117\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[117\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[117\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[117\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[117\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[117\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[117\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[117\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[93\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[93\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[93\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[93\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[93\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[93\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[93\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[93\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[93\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[93\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[93\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[93\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[93\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[93\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[85\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[85\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[85\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[85\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[85\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[85\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[85\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[85\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[85\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[85\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[85\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[85\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[85\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[85\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[89\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[89\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[89\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[89\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[81\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[81\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[81\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[81\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[127\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[127\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[127\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[127\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[127\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[127\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[123\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[123\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[123\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[123\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[123\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[123\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[119\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[119\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[119\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[119\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[119\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[119\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[119\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[119\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[119\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[119\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[119\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[119\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[119\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[119\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[115\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[115\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[115\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[115\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[115\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[115\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[115\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[115\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[115\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[115\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[115\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[115\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[115\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[115\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[111\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[111\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[111\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[111\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[111\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[111\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[103\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[103\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[103\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[103\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[103\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[103\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[107\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[107\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[107\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[107\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[107\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[107\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[107\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[107\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[107\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[107\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[107\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[107\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[107\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[107\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[107\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[107\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[107\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[107\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[107\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[107\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[99\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[99\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[99\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[99\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[99\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[99\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[99\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[99\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[99\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[99\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[99\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[99\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[99\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[99\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[79\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[79\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[79\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[79\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[79\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[79\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[79\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[79\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[79\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[79\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[79\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[79\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[79\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[79\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[75\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[75\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[75\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[75\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[67\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[67\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[67\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[67\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[71\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[71\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[71\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[71\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[71\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[71\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[71\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[71\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[71\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[71\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[71\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[71\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[71\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[71\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[91\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[91\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[91\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[91\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[91\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[91\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[91\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[91\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[91\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[91\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[91\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[91\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[91\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[91\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[95\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[95\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[95\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[95\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[95\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[95\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[95\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[95\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[95\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[95\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[95\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[95\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[95\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[95\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[87\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[87\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[87\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[87\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[83\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[83\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[83\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[83\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[118\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[118\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[118\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[118\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[118\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[118\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[118\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[118\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[118\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[118\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[118\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[118\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[118\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[118\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[70\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[70\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[70\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[70\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[102\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[102\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[102\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[102\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[86\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[86\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[86\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[86\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[86\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[86\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[86\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[86\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[86\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[86\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[86\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[86\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[86\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[86\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[82\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[82\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[82\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[82\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[66\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[66\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[66\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[66\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[114\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[114\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[114\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[114\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[114\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[114\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[114\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[114\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[114\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[114\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[114\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[114\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[114\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[114\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[98\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[98\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[98\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[98\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[98\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[98\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[98\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[98\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[98\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[98\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[98\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[98\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[98\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[98\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[74\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[74\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[74\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[74\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[74\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[74\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[74\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[74\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[74\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[74\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[74\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[74\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[74\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[74\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[90\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[90\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[90\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[90\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[90\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[90\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[90\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[90\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[90\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[90\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[90\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[90\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[90\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[90\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[122\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[122\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[122\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[122\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[122\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[122\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[126\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[126\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[126\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[126\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[126\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[126\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[78\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[78\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[78\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[78\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[78\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[78\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[78\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[78\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[78\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[78\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[78\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[78\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[78\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[78\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[110\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[110\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[110\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[110\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[110\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[110\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[110\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[110\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[110\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[110\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[110\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[110\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[110\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[110\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[30\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[30\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[30\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[30\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[30\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[30\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[28\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[28\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[28\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[28\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[28\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[28\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[62\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[62\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[62\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[62\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[62\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[62\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[60\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[60\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[60\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[60\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[60\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[60\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[45\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[45\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[45\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[45\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[45\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[45\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[45\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[45\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[45\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[45\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[45\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[45\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[45\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[45\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[44\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[44\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[44\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[44\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[44\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[44\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[44\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[44\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[44\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[44\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[44\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[44\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[44\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[44\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[46\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[46\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[46\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[46\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[46\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[46\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[47\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[47\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[47\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[47\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[47\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[47\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[15\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[15\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[15\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[15\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[15\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[15\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[14\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[14\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[14\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[14\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[14\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[14\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[13\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[13\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[13\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[13\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[13\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[13\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[13\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[13\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[13\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[13\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[13\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[13\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[13\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[13\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[12\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[12\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[12\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[12\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[12\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[12\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[12\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[12\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[12\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[12\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[12\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[12\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[12\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[12\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[23\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[23\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[23\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[23\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[23\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[23\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[7\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[7\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[7\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[7\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[7\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[7\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[5\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[5\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[5\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[5\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[5\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[5\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[5\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[5\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[5\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[5\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[5\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[5\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[5\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[5\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[21\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[21\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[21\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[21\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[21\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[21\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[21\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[21\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[21\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[21\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[21\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[21\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[21\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[21\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[37\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[37\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[37\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[37\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[37\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[37\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[53\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[53\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[53\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[53\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[53\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[53\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[36\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[36\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[36\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[36\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[36\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[36\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[36\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[36\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[36\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[36\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[36\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[36\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[36\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[36\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[4\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[4\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[4\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[4\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[4\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[4\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[4\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[4\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[4\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[4\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[4\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[4\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[4\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[4\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[52\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[52\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[52\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[52\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[52\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[52\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[20\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[20\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[20\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[20\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[20\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[20\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[38\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[38\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[38\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[38\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[38\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[38\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[6\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[6\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[6\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[6\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[6\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[6\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[51\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[51\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[51\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[51\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[51\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[51\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[35\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[35\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[35\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[35\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[35\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[35\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[19\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[19\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[19\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[19\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[19\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[19\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[19\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[19\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[19\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[19\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[19\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[19\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[19\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[19\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[3\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[3\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[3\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[3\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[3\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[3\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[3\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[3\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[3\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[3\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[3\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[3\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[3\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[3\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[49\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[49\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[49\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[49\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[49\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[49\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[33\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[33\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[33\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[33\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[33\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[33\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[17\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[17\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[17\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[17\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[17\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[17\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[17\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[17\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[17\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[17\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[17\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[17\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[17\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[17\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[1\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[1\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[1\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[1\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[1\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[1\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[1\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[1\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[1\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[1\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[1\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[1\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[1\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[1\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[2\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[2\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[2\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[2\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[34\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[34\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[34\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[34\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[50\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[50\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[50\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[50\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[50\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[50\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[50\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[50\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[50\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[50\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[50\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[50\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[50\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[50\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[18\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[18\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[18\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[18\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[18\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[18\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[18\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[18\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[18\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[18\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[18\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[18\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[18\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[18\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[48\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[48\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[48\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[48\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[48\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[48\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[48\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[48\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[48\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[48\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[48\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[48\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[48\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[48\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[16\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[16\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[16\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[16\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[16\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[16\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[16\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[16\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[16\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[16\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[16\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[16\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[16\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[16\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[0\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[0\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[0\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[0\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[32\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[32\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[32\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[32\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[43\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[43\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[43\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[43\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[43\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[43\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[59\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[59\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[59\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[59\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[59\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[59\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[11\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[11\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[11\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[11\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[11\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[11\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[11\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[11\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[11\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[11\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[11\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[11\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[11\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[11\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[27\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[27\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[27\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[27\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[27\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[27\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[27\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[27\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[27\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[27\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[27\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[27\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[27\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[27\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[41\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[41\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[41\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[41\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[41\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[41\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[57\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[57\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[57\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[57\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[57\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[57\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[25\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[25\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[25\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[25\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[25\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[25\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[25\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[25\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[25\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[25\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[25\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[25\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[25\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[25\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[9\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[9\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[9\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[9\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[9\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[9\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[9\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[9\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[9\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[9\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[9\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[9\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[9\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[9\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[42\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[42\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[42\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[42\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[10\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[10\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[10\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[10\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[26\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[26\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[26\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[26\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[26\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[26\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[26\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[26\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[26\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[26\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[26\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[26\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[26\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[26\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[58\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[58\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[58\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[58\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[58\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[58\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[58\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[58\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[58\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[58\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[58\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[58\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[58\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[58\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[58\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[58\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[58\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[58\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[58\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[58\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[8\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[8\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[8\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[8\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[40\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[40\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[40\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[40\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[24\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[24\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[24\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[24\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[24\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[24\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[24\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[24\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[24\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[24\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[24\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[24\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[24\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[24\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[56\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[56\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[56\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[56\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[56\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[56\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[56\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[56\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[56\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[56\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[56\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[56\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[56\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[56\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[180\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[180\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[180\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[180\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[180\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[180\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[177\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[177\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[177\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[177\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[177\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[177\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[176\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[176\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[176\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[176\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[176\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[176\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[137\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[137\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[137\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[137\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[129\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[129\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[129\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[129\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[141\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[141\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[141\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[141\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[141\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[141\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[141\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[141\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[141\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[141\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[141\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[141\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[141\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[141\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[133\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[133\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[133\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[133\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[133\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[133\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[133\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[133\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[133\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[133\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[133\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[133\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[133\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[133\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[140\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[140\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[140\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[140\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[140\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[140\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[140\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[140\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[140\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[140\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[140\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[140\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[140\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[140\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[136\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[136\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[136\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[136\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[136\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[136\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[136\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[136\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[136\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[136\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[136\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[136\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[136\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[136\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[128\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[128\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[128\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[128\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[132\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[132\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[132\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[132\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[142\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[142\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[142\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[142\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[142\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[142\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[138\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[138\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[138\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[138\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[138\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[138\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[134\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[134\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[134\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[134\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[134\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[134\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[134\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[134\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[134\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[134\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[134\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[134\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[134\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[134\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[130\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[130\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[130\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[130\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[130\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[130\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[130\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[130\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[130\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[130\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[130\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[130\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[130\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[130\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[135\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[135\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[135\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[135\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[135\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[135\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[143\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[143\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[143\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[143\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[143\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[143\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[139\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[139\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[139\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[139\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[139\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[139\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[139\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[139\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[139\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[139\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[139\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[139\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[139\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[139\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[139\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[139\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[139\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[139\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[139\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[139\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[131\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[131\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[131\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[131\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[131\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[131\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[131\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[131\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[131\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[131\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[131\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[131\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[131\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[131\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[159\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[159\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[159\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[159\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[159\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[159\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[158\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[158\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[158\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[158\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[158\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[158\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[157\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[157\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[157\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[157\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[157\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[157\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[157\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[157\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[157\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[157\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[157\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[157\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[157\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[157\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[156\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[156\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[156\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[156\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[156\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[156\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[156\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[156\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[156\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[156\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[156\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[156\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[156\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[156\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[144\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[144\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[144\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[144\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[146\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[146\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[146\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[146\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[147\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[147\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[147\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[147\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[147\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[147\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[147\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[147\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[147\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[147\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[147\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[147\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[147\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[147\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[145\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[145\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[145\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[145\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[145\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[145\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[145\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[145\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[145\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[145\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[145\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[145\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[145\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[145\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[148\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[148\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[148\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[148\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[149\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[149\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[149\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[149\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[150\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[150\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[150\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[150\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[150\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[150\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[150\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[150\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[150\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[150\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[150\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[150\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[150\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[150\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[151\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[151\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[151\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[151\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[151\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[151\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[151\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[151\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[151\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[151\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[151\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[151\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[151\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[151\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[153\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[153\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[153\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[153\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[153\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[153\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[155\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[155\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[155\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[155\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[155\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[155\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[152\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[152\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[152\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[152\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[152\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[152\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[152\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[152\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[152\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[152\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[152\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[152\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[152\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[152\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[154\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[154\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[154\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[154\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[154\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[154\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[154\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[154\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[154\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[154\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[154\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[154\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[154\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[154\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[161\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[161\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[161\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[161\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[161\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[161\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[165\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[165\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[165\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[165\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[165\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[165\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[164\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[164\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[164\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[164\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[164\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[164\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[172\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[172\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[172\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[172\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[172\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[172\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[168\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[168\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[168\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[168\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[168\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[168\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[168\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[168\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[168\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[168\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[168\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[168\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[168\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[168\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[160\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[160\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[160\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[160\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[160\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[160\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[160\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[160\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[160\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[160\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[160\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[160\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[160\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[160\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[174\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[174\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[174\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[174\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[174\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[174\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[166\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[166\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[166\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[166\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[166\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[166\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[162\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[162\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[162\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[162\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[162\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[162\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[162\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[162\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[162\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[162\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[162\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[162\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[162\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[162\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[170\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[170\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[170\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[170\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[170\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[170\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[170\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[170\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[170\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[170\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[170\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[170\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[170\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[170\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[163\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[163\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[163\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[163\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[163\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[163\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[167\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[167\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[167\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[167\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[167\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[167\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[120\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[120\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[120\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[120\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[120\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[120\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[120\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[120\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[120\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[120\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[120\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[120\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[120\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[120\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[112\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[112\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[112\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[112\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[112\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[112\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[112\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[112\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[112\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[112\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[112\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[112\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[112\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[112\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[124\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[124\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[124\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[124\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[124\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[124\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[116\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[116\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[116\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[116\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[116\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[116\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[64\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[64\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[64\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[64\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[68\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[68\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[68\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[68\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[76\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[76\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[76\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[76\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[76\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[76\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[76\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[76\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[76\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[76\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[76\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[76\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[76\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[76\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[72\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[72\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[72\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[72\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[72\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[72\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[72\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[72\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[72\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[72\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[72\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[72\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[72\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[72\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[84\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[84\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[84\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[84\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[84\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[84\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[84\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[84\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[84\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[84\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[84\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[84\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[84\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[84\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[88\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[88\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[88\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[88\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[80\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[80\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[80\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[80\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[92\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[92\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[92\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[92\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[92\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[92\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[92\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[92\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[92\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[92\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[92\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[92\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[92\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[92\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[96\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[96\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[96\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[96\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[96\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[96\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[96\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[96\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[96\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[96\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[96\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[96\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[96\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[96\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[100\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[100\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[100\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[100\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[100\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[100\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[100\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[100\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[100\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[100\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[100\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[100\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[100\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[100\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[108\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[108\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[108\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[108\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[108\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[108\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[104\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[104\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[104\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[104\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[104\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[104\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[77\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[77\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[77\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[77\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[77\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[77\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[77\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[77\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[77\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[77\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[77\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[77\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[77\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[77\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[69\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[69\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[69\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[69\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[65\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[65\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[65\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[65\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[73\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[73\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[73\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[73\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[73\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[73\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[73\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[73\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[73\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[73\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[73\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[73\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[73\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[73\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[109\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[109\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[109\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[109\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[109\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[109\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[109\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[109\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[109\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[109\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[109\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[109\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[109\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[109\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[105\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[105\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[105\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[105\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[105\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[105\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[105\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[105\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[105\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[105\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[105\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[105\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[105\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[105\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[101\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[101\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[101\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[101\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[97\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[97\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[97\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[97\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[121\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[121\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[121\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[121\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[121\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[121\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[121\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[121\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[121\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[121\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[121\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[121\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[121\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[121\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[113\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[113\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[113\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[113\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[113\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[113\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[113\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[113\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[113\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[113\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[113\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[113\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[113\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[113\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[125\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[125\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[125\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[125\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[125\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[125\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[117\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[117\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[117\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[117\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[117\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[117\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[93\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[93\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[93\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[93\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[93\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[93\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[85\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[85\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[85\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[85\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[85\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[85\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[89\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[89\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[89\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[89\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[89\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[89\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[89\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[89\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[89\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[89\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[89\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[89\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[89\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[89\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[81\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[81\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[81\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[81\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[81\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[81\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[81\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[81\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[81\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[81\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[81\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[81\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[81\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[81\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[81\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[81\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[81\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[81\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[81\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[81\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[119\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[119\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[119\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[119\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[119\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[119\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[115\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[115\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[115\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[115\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[115\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[115\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[99\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[99\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[99\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[99\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[99\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[99\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[79\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[79\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[79\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[79\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[79\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[79\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[75\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[75\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[75\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[75\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[75\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[75\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[75\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[75\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[75\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[75\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[75\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[75\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[75\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[75\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[67\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[67\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[67\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[67\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[67\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[67\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[67\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[67\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[67\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[67\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[67\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[67\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[67\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[67\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[71\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[71\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[71\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[71\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[71\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[71\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[91\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[91\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[91\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[91\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[91\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[91\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[95\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[95\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[95\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[95\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[95\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[95\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[87\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[87\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[87\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[87\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[87\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[87\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[87\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[87\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[87\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[87\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[87\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[87\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[87\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[87\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[83\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[83\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[83\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[83\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[83\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[83\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[83\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[83\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[83\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[83\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[83\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[83\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[83\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[83\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[118\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[118\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[118\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[118\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[118\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[118\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[70\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[70\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[70\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[70\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[70\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[70\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[70\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[70\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[70\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[70\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[70\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[70\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[70\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[70\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[102\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[102\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[102\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[102\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[102\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[102\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[102\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[102\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[102\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[102\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[102\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[102\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[102\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[102\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[102\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[102\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[102\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[102\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[102\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[102\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[86\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[86\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[86\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[86\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[86\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[86\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[82\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[82\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[82\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[82\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[82\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[82\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[82\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[82\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[82\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[82\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[82\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[82\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[82\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[82\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[66\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[66\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[66\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[66\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[66\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[66\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[66\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[66\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[66\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[66\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[66\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[66\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[66\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[66\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[114\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[114\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[114\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[114\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[114\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[114\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[98\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[98\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[98\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[98\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[98\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[98\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[74\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[74\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[74\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[74\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[74\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[74\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[90\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[90\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[90\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[90\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[90\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[90\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[78\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[78\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[78\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[78\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[78\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[78\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[110\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[110\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[110\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[110\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[110\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[110\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[45\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[45\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[45\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[45\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[45\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[45\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[44\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[44\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[44\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[44\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[44\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[44\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[13\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[13\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[13\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[13\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[13\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[13\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[12\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[12\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[12\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[12\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[12\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[12\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[5\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[5\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[5\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[5\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[5\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[5\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[21\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[21\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[21\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[21\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[21\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[21\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[36\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[36\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[36\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[36\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[36\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[36\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[4\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[4\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[4\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[4\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[4\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[4\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[19\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[19\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[19\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[19\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[19\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[19\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[3\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[3\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[3\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[3\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[3\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[3\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[17\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[17\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[17\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[17\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[17\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[17\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[1\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[1\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[1\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[1\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[1\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[1\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[2\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[2\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[2\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[2\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[2\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[2\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[2\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[2\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[2\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[2\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[2\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[2\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[2\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[2\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[2\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[2\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[2\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[2\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[2\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[2\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[34\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[34\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[34\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[34\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[34\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[34\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[34\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[34\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[34\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[34\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[34\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[34\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[34\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[34\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[50\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[50\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[50\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[50\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[50\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[50\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[18\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[18\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[18\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[18\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[18\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[18\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[48\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[48\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[48\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[48\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[48\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[48\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[16\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[16\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[16\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[16\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[16\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[16\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[0\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[0\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[0\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[0\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[0\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[0\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[0\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[0\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[0\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[0\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[0\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[0\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[0\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[0\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[32\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[32\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[32\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[32\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[32\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[32\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[32\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[32\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[32\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[32\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[32\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[32\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[32\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[32\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[11\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[11\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[11\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[11\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[11\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[11\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[27\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[27\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[27\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[27\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[27\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[27\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[25\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[25\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[25\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[25\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[25\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[25\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[9\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[9\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[9\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[9\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[9\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[9\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[42\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[42\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[42\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[42\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[42\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[42\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[42\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[42\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[42\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[42\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[42\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[42\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[42\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[42\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[10\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[10\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[10\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[10\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[10\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[10\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[10\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[10\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[10\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[10\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[10\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[10\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[10\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[10\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[26\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[26\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[26\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[26\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[26\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[26\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[8\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[8\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[8\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[8\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[8\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[8\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[8\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[8\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[8\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[8\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[8\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[8\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[8\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[8\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[40\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[40\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[40\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[40\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[40\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[40\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[40\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[40\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[40\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[40\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[40\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[40\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[40\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[40\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[24\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[24\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[24\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[24\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[24\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[24\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[56\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[56\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[56\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[56\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[56\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[56\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[137\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[137\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[137\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[137\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[137\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[137\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[137\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[137\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[137\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[137\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[137\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[137\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[137\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[137\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[129\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[129\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[129\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[129\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[129\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[129\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[129\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[129\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[129\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[129\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[129\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[129\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[129\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[129\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[141\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[141\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[141\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[141\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[141\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[141\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[133\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[133\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[133\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[133\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[133\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[133\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[140\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[140\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[140\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[140\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[140\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[140\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[136\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[136\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[136\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[136\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[136\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[136\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[128\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[128\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[128\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[128\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[128\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[128\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[128\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[128\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[128\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[128\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[128\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[128\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[128\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[128\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[128\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[128\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[128\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[128\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[128\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[128\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[132\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[132\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[132\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[132\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[132\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[132\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[132\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[132\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[132\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[132\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[132\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[132\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[132\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[132\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[134\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[134\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[134\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[134\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[134\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[134\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[130\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[130\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[130\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[130\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[130\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[130\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[131\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[131\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[131\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[131\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[131\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[131\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[157\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[157\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[157\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[157\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[157\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[157\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[156\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[156\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[156\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[156\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[156\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[156\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[144\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[144\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[144\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[144\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[144\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[144\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[144\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[144\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[144\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[144\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[144\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[144\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[144\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[144\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[146\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[146\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[146\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[146\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[146\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[146\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[146\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[146\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[146\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[146\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[146\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[146\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[146\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[146\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[147\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[147\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[147\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[147\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[147\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[147\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[145\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[145\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[145\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[145\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[145\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[145\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[148\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[148\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[148\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[148\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[148\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[148\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[148\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[148\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[148\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[148\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[148\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[148\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[148\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[148\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[149\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[149\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[149\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[149\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[149\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[149\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[149\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[149\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[149\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[149\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[149\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[149\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[149\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[149\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[149\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[149\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[149\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[149\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[149\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[149\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[150\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[150\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[150\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[150\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[150\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[150\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[151\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[151\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[151\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[151\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[151\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[151\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[152\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[152\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[152\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[152\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[152\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[152\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[154\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[154\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[154\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[154\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[154\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[154\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[168\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[168\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[168\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[168\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[168\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[168\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[160\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[160\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[160\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[160\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[160\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[160\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[162\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[162\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[162\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[162\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[162\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[162\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[170\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[170\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[170\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[170\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[170\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[170\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[120\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[120\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[120\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[120\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[120\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[120\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[112\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[112\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[112\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[112\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[112\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[112\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[64\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[64\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[64\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[64\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[64\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[64\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[64\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[64\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[64\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[64\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[64\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[64\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[64\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[64\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[68\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[68\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[68\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[68\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[68\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[68\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[68\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[68\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[68\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[68\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[68\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[68\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[68\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[68\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[76\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[76\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[76\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[76\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[76\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[76\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[72\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[72\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[72\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[72\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[72\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[72\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[84\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[84\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[84\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[84\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[84\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[84\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[88\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[88\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[88\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[88\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[88\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[88\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[88\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[88\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[88\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[88\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[88\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[88\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[88\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[88\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[80\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[80\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[80\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[80\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[80\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[80\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[80\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[80\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[80\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[80\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[80\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[80\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[80\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[80\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[92\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[92\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[92\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[92\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[92\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[92\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[96\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[96\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[96\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[96\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[96\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[96\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[100\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[100\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[100\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[100\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[100\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[100\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[77\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[77\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[77\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[77\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[77\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[77\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[69\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[69\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[69\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[69\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[69\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[69\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[69\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[69\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[69\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[69\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[69\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[69\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[69\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[69\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[65\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[65\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[65\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[65\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[65\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[65\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[65\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[65\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[65\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[65\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[65\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[65\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[65\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[65\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[73\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[73\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[73\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[73\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[73\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[73\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[109\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[109\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[109\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[109\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[109\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[109\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[105\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[105\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[105\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[105\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[105\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[105\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[101\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[101\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[101\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[101\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[101\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[101\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[101\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[101\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[101\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[101\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[101\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[101\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[101\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[101\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[97\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[97\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[97\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[97\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[97\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[97\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[97\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[97\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[97\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[97\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[97\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[97\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[97\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[97\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[121\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[121\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[121\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[121\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[121\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[121\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[113\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[113\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[113\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[113\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[113\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[113\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[89\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[89\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[89\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[89\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[89\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[89\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[75\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[75\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[75\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[75\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[75\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[75\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[67\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[67\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[67\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[67\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[67\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[67\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[87\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[87\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[87\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[87\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[87\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[87\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[83\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[83\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[83\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[83\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[83\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[83\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[70\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[70\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[70\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[70\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[70\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[70\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[82\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[82\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[82\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[82\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[82\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[82\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[66\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[66\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[66\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[66\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[66\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[66\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[34\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[34\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[34\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[34\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[34\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[34\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[0\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[0\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[0\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[0\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[0\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[0\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[32\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[32\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[32\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[32\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[32\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[32\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[42\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[42\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[42\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[42\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[42\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[42\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[10\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[10\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[10\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[10\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[10\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[10\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[8\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[8\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[8\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[8\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[8\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[8\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[40\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[40\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[40\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[40\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[40\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[40\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[137\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[137\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[137\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[137\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[137\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[137\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[129\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[129\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[129\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[129\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[129\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[129\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[132\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[132\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[132\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[132\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[132\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[132\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[144\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[144\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[144\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[144\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[144\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[144\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[146\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[146\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[146\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[146\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[146\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[146\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[148\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[148\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[148\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[148\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[148\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[148\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[64\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[64\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[64\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[64\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[64\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[64\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[68\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[68\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[68\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[68\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[68\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[68\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[88\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[88\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[88\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[88\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[88\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[88\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[80\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[80\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[80\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[80\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[80\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[80\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[69\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[69\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[69\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[69\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[69\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[69\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[65\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[65\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[65\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[65\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[65\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[65\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[101\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[101\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[101\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[101\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[101\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[101\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[97\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[97\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[97\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[97\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[97\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[97\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "ten_MHz_ext " "Info: Assuming node \"ten_MHz_ext\" is an undefined clock" {  } { { "Rabbit_2_FPGA_2_DDS_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/Rabbit_2_FPGA_2_DDS_multi.v" 5 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "ten_MHz_ext" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "SCLK_PE_3 " "Info: Assuming node \"SCLK_PE_3\" is an undefined clock" {  } { { "Rabbit_2_FPGA_2_DDS_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/Rabbit_2_FPGA_2_DDS_multi.v" 6 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCLK_PE_3" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "19 " "Warning: Found 19 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "reader_multi:reading_multi\|sweep_count_1\[2\] " "Info: Detected ripple clock \"reader_multi:reading_multi\|sweep_count_1\[2\]\" as buffer" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|sweep_count_1\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "reader_multi:reading_multi\|sweep_count_1\[4\] " "Info: Detected ripple clock \"reader_multi:reading_multi\|sweep_count_1\[4\]\" as buffer" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|sweep_count_1\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "sorter:sorting\|Decoder0~209 " "Info: Detected gated clock \"sorter:sorting\|Decoder0~209\" as buffer" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 75 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "sorter:sorting\|Decoder0~209" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "sorter:sorting\|Decoder0~208 " "Info: Detected gated clock \"sorter:sorting\|Decoder0~208\" as buffer" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 75 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "sorter:sorting\|Decoder0~208" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "sorter:sorting\|Decoder0~210 " "Info: Detected gated clock \"sorter:sorting\|Decoder0~210\" as buffer" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 75 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "sorter:sorting\|Decoder0~210" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "sorter:sorting\|Decoder0~212 " "Info: Detected gated clock \"sorter:sorting\|Decoder0~212\" as buffer" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 75 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "sorter:sorting\|Decoder0~212" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "sorter:sorting\|Decoder0~213 " "Info: Detected gated clock \"sorter:sorting\|Decoder0~213\" as buffer" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 75 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "sorter:sorting\|Decoder0~213" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "sorter:sorting\|Decoder0~214 " "Info: Detected gated clock \"sorter:sorting\|Decoder0~214\" as buffer" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 75 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "sorter:sorting\|Decoder0~214" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "sorter:sorting\|Decoder0~215 " "Info: Detected gated clock \"sorter:sorting\|Decoder0~215\" as buffer" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 75 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "sorter:sorting\|Decoder0~215" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "sorter:sorting\|Decoder0~216 " "Info: Detected gated clock \"sorter:sorting\|Decoder0~216\" as buffer" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 75 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "sorter:sorting\|Decoder0~216" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "sorter:sorting\|Decoder0~211 " "Info: Detected gated clock \"sorter:sorting\|Decoder0~211\" as buffer" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 75 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "sorter:sorting\|Decoder0~211" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "reader_multi:reading_multi\|sweep_count_1\[0\] " "Info: Detected ripple clock \"reader_multi:reading_multi\|sweep_count_1\[0\]\" as buffer" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|sweep_count_1\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "reader_multi:reading_multi\|sweep_count_1\[1\] " "Info: Detected ripple clock \"reader_multi:reading_multi\|sweep_count_1\[1\]\" as buffer" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|sweep_count_1\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "sorter:sorting\|Decoder0~205 " "Info: Detected gated clock \"sorter:sorting\|Decoder0~205\" as buffer" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 75 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "sorter:sorting\|Decoder0~205" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "reader_multi:reading_multi\|sweep_count_1\[3\] " "Info: Detected ripple clock \"reader_multi:reading_multi\|sweep_count_1\[3\]\" as buffer" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|sweep_count_1\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "sorter:sorting\|Decoder0~217 " "Info: Detected gated clock \"sorter:sorting\|Decoder0~217\" as buffer" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 75 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "sorter:sorting\|Decoder0~217" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "sorter:sorting\|Decoder0~218 " "Info: Detected gated clock \"sorter:sorting\|Decoder0~218\" as buffer" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 75 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "sorter:sorting\|Decoder0~218" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "sorter:sorting\|Decoder0~206 " "Info: Detected gated clock \"sorter:sorting\|Decoder0~206\" as buffer" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 75 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "sorter:sorting\|Decoder0~206" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "sorter:sorting\|Decoder0~207 " "Info: Detected gated clock \"sorter:sorting\|Decoder0~207\" as buffer" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 75 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "sorter:sorting\|Decoder0~207" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "ten_MHz_ext register out_2_DDS:outing_DDS\|P\[14\] register out_2_DDS:outing_DDS\|SDIO_0 30.03 MHz 33.304 ns Internal " "Info: Clock \"ten_MHz_ext\" has Internal fmax of 30.03 MHz between source register \"out_2_DDS:outing_DDS\|P\[14\]\" and destination register \"out_2_DDS:outing_DDS\|SDIO_0\" (period= 33.304 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.424 ns + Longest register register " "Info: + Longest register to register delay is 16.424 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns out_2_DDS:outing_DDS\|P\[14\] 1 REG LCFF_X60_Y23_N31 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X60_Y23_N31; Fanout = 5; REG Node = 'out_2_DDS:outing_DDS\|P\[14\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_2_DDS:outing_DDS|P[14] } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/out_2_DDS.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.750 ns) + CELL(0.371 ns) 1.121 ns out_2_DDS:outing_DDS\|LessThan0~498 2 COMB LCCOMB_X61_Y23_N20 1 " "Info: 2: + IC(0.750 ns) + CELL(0.371 ns) = 1.121 ns; Loc. = LCCOMB_X61_Y23_N20; Fanout = 1; COMB Node = 'out_2_DDS:outing_DDS\|LessThan0~498'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.121 ns" { out_2_DDS:outing_DDS|P[14] out_2_DDS:outing_DDS|LessThan0~498 } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/out_2_DDS.v" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.272 ns) + CELL(0.410 ns) 1.803 ns out_2_DDS:outing_DDS\|LessThan0~500 3 COMB LCCOMB_X61_Y23_N26 2 " "Info: 3: + IC(0.272 ns) + CELL(0.410 ns) = 1.803 ns; Loc. = LCCOMB_X61_Y23_N26; Fanout = 2; COMB Node = 'out_2_DDS:outing_DDS\|LessThan0~500'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.682 ns" { out_2_DDS:outing_DDS|LessThan0~498 out_2_DDS:outing_DDS|LessThan0~500 } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/out_2_DDS.v" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.150 ns) 2.203 ns out_2_DDS:outing_DDS\|Equal1~104 4 COMB LCCOMB_X61_Y23_N18 3 " "Info: 4: + IC(0.250 ns) + CELL(0.150 ns) = 2.203 ns; Loc. = LCCOMB_X61_Y23_N18; Fanout = 3; COMB Node = 'out_2_DDS:outing_DDS\|Equal1~104'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { out_2_DDS:outing_DDS|LessThan0~500 out_2_DDS:outing_DDS|Equal1~104 } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/out_2_DDS.v" 217 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 2.606 ns out_2_DDS:outing_DDS\|Equal7~94 5 COMB LCCOMB_X61_Y23_N28 49 " "Info: 5: + IC(0.253 ns) + CELL(0.150 ns) = 2.606 ns; Loc. = LCCOMB_X61_Y23_N28; Fanout = 49; COMB Node = 'out_2_DDS:outing_DDS\|Equal7~94'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { out_2_DDS:outing_DDS|Equal1~104 out_2_DDS:outing_DDS|Equal7~94 } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/out_2_DDS.v" 223 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.527 ns) + CELL(0.150 ns) 4.283 ns out_2_DDS:outing_DDS\|Equal5~82 6 COMB LCCOMB_X49_Y19_N8 185 " "Info: 6: + IC(1.527 ns) + CELL(0.150 ns) = 4.283 ns; Loc. = LCCOMB_X49_Y19_N8; Fanout = 185; COMB Node = 'out_2_DDS:outing_DDS\|Equal5~82'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.677 ns" { out_2_DDS:outing_DDS|Equal7~94 out_2_DDS:outing_DDS|Equal5~82 } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/out_2_DDS.v" 221 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.552 ns) + CELL(0.150 ns) 5.985 ns out_2_DDS:outing_DDS\|Selector111~166 7 COMB LCCOMB_X54_Y13_N8 1 " "Info: 7: + IC(1.552 ns) + CELL(0.150 ns) = 5.985 ns; Loc. = LCCOMB_X54_Y13_N8; Fanout = 1; COMB Node = 'out_2_DDS:outing_DDS\|Selector111~166'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.702 ns" { out_2_DDS:outing_DDS|Equal5~82 out_2_DDS:outing_DDS|Selector111~166 } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/out_2_DDS.v" 216 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.737 ns) + CELL(0.149 ns) 6.871 ns out_2_DDS:outing_DDS\|Selector111~167 8 COMB LCCOMB_X55_Y16_N8 1 " "Info: 8: + IC(0.737 ns) + CELL(0.149 ns) = 6.871 ns; Loc. = LCCOMB_X55_Y16_N8; Fanout = 1; COMB Node = 'out_2_DDS:outing_DDS\|Selector111~167'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.886 ns" { out_2_DDS:outing_DDS|Selector111~166 out_2_DDS:outing_DDS|Selector111~167 } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/out_2_DDS.v" 216 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.377 ns) + CELL(0.149 ns) 8.397 ns out_2_DDS:outing_DDS\|Selector111~171 9 COMB LCCOMB_X55_Y28_N4 1 " "Info: 9: + IC(1.377 ns) + CELL(0.149 ns) = 8.397 ns; Loc. = LCCOMB_X55_Y28_N4; Fanout = 1; COMB Node = 'out_2_DDS:outing_DDS\|Selector111~171'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.526 ns" { out_2_DDS:outing_DDS|Selector111~167 out_2_DDS:outing_DDS|Selector111~171 } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/out_2_DDS.v" 216 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.077 ns) + CELL(0.149 ns) 9.623 ns out_2_DDS:outing_DDS\|Selector111~172 10 COMB LCCOMB_X54_Y20_N20 2 " "Info: 10: + IC(1.077 ns) + CELL(0.149 ns) = 9.623 ns; Loc. = LCCOMB_X54_Y20_N20; Fanout = 2; COMB Node = 'out_2_DDS:outing_DDS\|Selector111~172'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.226 ns" { out_2_DDS:outing_DDS|Selector111~171 out_2_DDS:outing_DDS|Selector111~172 } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/out_2_DDS.v" 216 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.055 ns) + CELL(0.150 ns) 10.828 ns out_2_DDS:outing_DDS\|Mux0~997 11 COMB LCCOMB_X54_Y13_N0 1 " "Info: 11: + IC(1.055 ns) + CELL(0.150 ns) = 10.828 ns; Loc. = LCCOMB_X54_Y13_N0; Fanout = 1; COMB Node = 'out_2_DDS:outing_DDS\|Mux0~997'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.205 ns" { out_2_DDS:outing_DDS|Selector111~172 out_2_DDS:outing_DDS|Mux0~997 } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/out_2_DDS.v" 324 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.298 ns) + CELL(0.275 ns) 12.401 ns out_2_DDS:outing_DDS\|Mux0~998 12 COMB LCCOMB_X55_Y22_N12 1 " "Info: 12: + IC(1.298 ns) + CELL(0.275 ns) = 12.401 ns; Loc. = LCCOMB_X55_Y22_N12; Fanout = 1; COMB Node = 'out_2_DDS:outing_DDS\|Mux0~998'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { out_2_DDS:outing_DDS|Mux0~997 out_2_DDS:outing_DDS|Mux0~998 } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/out_2_DDS.v" 324 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.923 ns) + CELL(0.150 ns) 14.474 ns out_2_DDS:outing_DDS\|Mux0~999 13 COMB LCCOMB_X44_Y8_N14 1 " "Info: 13: + IC(1.923 ns) + CELL(0.150 ns) = 14.474 ns; Loc. = LCCOMB_X44_Y8_N14; Fanout = 1; COMB Node = 'out_2_DDS:outing_DDS\|Mux0~999'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.073 ns" { out_2_DDS:outing_DDS|Mux0~998 out_2_DDS:outing_DDS|Mux0~999 } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/out_2_DDS.v" 324 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.388 ns) + CELL(0.150 ns) 15.012 ns out_2_DDS:outing_DDS\|Mux0~1031 14 COMB LCCOMB_X45_Y8_N0 1 " "Info: 14: + IC(0.388 ns) + CELL(0.150 ns) = 15.012 ns; Loc. = LCCOMB_X45_Y8_N0; Fanout = 1; COMB Node = 'out_2_DDS:outing_DDS\|Mux0~1031'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.538 ns" { out_2_DDS:outing_DDS|Mux0~999 out_2_DDS:outing_DDS|Mux0~1031 } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/out_2_DDS.v" 324 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.150 ns) 15.411 ns out_2_DDS:outing_DDS\|SDIO_0~320 15 COMB LCCOMB_X45_Y8_N30 1 " "Info: 15: + IC(0.249 ns) + CELL(0.150 ns) = 15.411 ns; Loc. = LCCOMB_X45_Y8_N30; Fanout = 1; COMB Node = 'out_2_DDS:outing_DDS\|SDIO_0~320'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { out_2_DDS:outing_DDS|Mux0~1031 out_2_DDS:outing_DDS|SDIO_0~320 } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/out_2_DDS.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 15.804 ns out_2_DDS:outing_DDS\|SDIO_0~321 16 COMB LCCOMB_X45_Y8_N24 1 " "Info: 16: + IC(0.243 ns) + CELL(0.150 ns) = 15.804 ns; Loc. = LCCOMB_X45_Y8_N24; Fanout = 1; COMB Node = 'out_2_DDS:outing_DDS\|SDIO_0~321'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { out_2_DDS:outing_DDS|SDIO_0~320 out_2_DDS:outing_DDS|SDIO_0~321 } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/out_2_DDS.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.366 ns) 16.424 ns out_2_DDS:outing_DDS\|SDIO_0 17 REG LCFF_X45_Y8_N23 3 " "Info: 17: + IC(0.254 ns) + CELL(0.366 ns) = 16.424 ns; Loc. = LCFF_X45_Y8_N23; Fanout = 3; REG Node = 'out_2_DDS:outing_DDS\|SDIO_0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.620 ns" { out_2_DDS:outing_DDS|SDIO_0~321 out_2_DDS:outing_DDS|SDIO_0 } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/out_2_DDS.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.219 ns ( 19.60 % ) " "Info: Total cell delay = 3.219 ns ( 19.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "13.205 ns ( 80.40 % ) " "Info: Total interconnect delay = 13.205 ns ( 80.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "16.424 ns" { out_2_DDS:outing_DDS|P[14] out_2_DDS:outing_DDS|LessThan0~498 out_2_DDS:outing_DDS|LessThan0~500 out_2_DDS:outing_DDS|Equal1~104 out_2_DDS:outing_DDS|Equal7~94 out_2_DDS:outing_DDS|Equal5~82 out_2_DDS:outing_DDS|Selector111~166 out_2_DDS:outing_DDS|Selector111~167 out_2_DDS:outing_DDS|Selector111~171 out_2_DDS:outing_DDS|Selector111~172 out_2_DDS:outing_DDS|Mux0~997 out_2_DDS:outing_DDS|Mux0~998 out_2_DDS:outing_DDS|Mux0~999 out_2_DDS:outing_DDS|Mux0~1031 out_2_DDS:outing_DDS|SDIO_0~320 out_2_DDS:outing_DDS|SDIO_0~321 out_2_DDS:outing_DDS|SDIO_0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "16.424 ns" { out_2_DDS:outing_DDS|P[14] out_2_DDS:outing_DDS|LessThan0~498 out_2_DDS:outing_DDS|LessThan0~500 out_2_DDS:outing_DDS|Equal1~104 out_2_DDS:outing_DDS|Equal7~94 out_2_DDS:outing_DDS|Equal5~82 out_2_DDS:outing_DDS|Selector111~166 out_2_DDS:outing_DDS|Selector111~167 out_2_DDS:outing_DDS|Selector111~171 out_2_DDS:outing_DDS|Selector111~172 out_2_DDS:outing_DDS|Mux0~997 out_2_DDS:outing_DDS|Mux0~998 out_2_DDS:outing_DDS|Mux0~999 out_2_DDS:outing_DDS|Mux0~1031 out_2_DDS:outing_DDS|SDIO_0~320 out_2_DDS:outing_DDS|SDIO_0~321 out_2_DDS:outing_DDS|SDIO_0 } { 0.000ns 0.750ns 0.272ns 0.250ns 0.253ns 1.527ns 1.552ns 0.737ns 1.377ns 1.077ns 1.055ns 1.298ns 1.923ns 0.388ns 0.249ns 0.243ns 0.254ns } { 0.000ns 0.371ns 0.410ns 0.150ns 0.150ns 0.150ns 0.150ns 0.149ns 0.149ns 0.149ns 0.150ns 0.275ns 0.150ns 0.150ns 0.150ns 0.150ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.014 ns - Smallest " "Info: - Smallest clock skew is -0.014 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ten_MHz_ext destination 2.630 ns + Shortest register " "Info: + Shortest clock path from clock \"ten_MHz_ext\" to destination register is 2.630 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns ten_MHz_ext 1 CLK PIN_D13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 1; CLK Node = 'ten_MHz_ext'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ten_MHz_ext } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/Rabbit_2_FPGA_2_DDS_multi.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns ten_MHz_ext~clkctrl 2 COMB CLKCTRL_G11 374 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G11; Fanout = 374; COMB Node = 'ten_MHz_ext~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { ten_MHz_ext ten_MHz_ext~clkctrl } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/Rabbit_2_FPGA_2_DDS_multi.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.537 ns) 2.630 ns out_2_DDS:outing_DDS\|SDIO_0 3 REG LCFF_X45_Y8_N23 3 " "Info: 3: + IC(1.001 ns) + CELL(0.537 ns) = 2.630 ns; Loc. = LCFF_X45_Y8_N23; Fanout = 3; REG Node = 'out_2_DDS:outing_DDS\|SDIO_0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.538 ns" { ten_MHz_ext~clkctrl out_2_DDS:outing_DDS|SDIO_0 } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/out_2_DDS.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 57.64 % ) " "Info: Total cell delay = 1.516 ns ( 57.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.114 ns ( 42.36 % ) " "Info: Total interconnect delay = 1.114 ns ( 42.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.630 ns" { ten_MHz_ext ten_MHz_ext~clkctrl out_2_DDS:outing_DDS|SDIO_0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.630 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl out_2_DDS:outing_DDS|SDIO_0 } { 0.000ns 0.000ns 0.113ns 1.001ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ten_MHz_ext source 2.644 ns - Longest register " "Info: - Longest clock path from clock \"ten_MHz_ext\" to source register is 2.644 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns ten_MHz_ext 1 CLK PIN_D13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 1; CLK Node = 'ten_MHz_ext'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ten_MHz_ext } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/Rabbit_2_FPGA_2_DDS_multi.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns ten_MHz_ext~clkctrl 2 COMB CLKCTRL_G11 374 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G11; Fanout = 374; COMB Node = 'ten_MHz_ext~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { ten_MHz_ext ten_MHz_ext~clkctrl } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/Rabbit_2_FPGA_2_DDS_multi.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.015 ns) + CELL(0.537 ns) 2.644 ns out_2_DDS:outing_DDS\|P\[14\] 3 REG LCFF_X60_Y23_N31 5 " "Info: 3: + IC(1.015 ns) + CELL(0.537 ns) = 2.644 ns; Loc. = LCFF_X60_Y23_N31; Fanout = 5; REG Node = 'out_2_DDS:outing_DDS\|P\[14\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.552 ns" { ten_MHz_ext~clkctrl out_2_DDS:outing_DDS|P[14] } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/out_2_DDS.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 57.34 % ) " "Info: Total cell delay = 1.516 ns ( 57.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.128 ns ( 42.66 % ) " "Info: Total interconnect delay = 1.128 ns ( 42.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.644 ns" { ten_MHz_ext ten_MHz_ext~clkctrl out_2_DDS:outing_DDS|P[14] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.644 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl out_2_DDS:outing_DDS|P[14] } { 0.000ns 0.000ns 0.113ns 1.015ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.630 ns" { ten_MHz_ext ten_MHz_ext~clkctrl out_2_DDS:outing_DDS|SDIO_0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.630 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl out_2_DDS:outing_DDS|SDIO_0 } { 0.000ns 0.000ns 0.113ns 1.001ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.644 ns" { ten_MHz_ext ten_MHz_ext~clkctrl out_2_DDS:outing_DDS|P[14] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.644 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl out_2_DDS:outing_DDS|P[14] } { 0.000ns 0.000ns 0.113ns 1.015ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/out_2_DDS.v" 111 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/out_2_DDS.v" 53 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/out_2_DDS.v" 111 -1 0 } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/out_2_DDS.v" 53 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "16.424 ns" { out_2_DDS:outing_DDS|P[14] out_2_DDS:outing_DDS|LessThan0~498 out_2_DDS:outing_DDS|LessThan0~500 out_2_DDS:outing_DDS|Equal1~104 out_2_DDS:outing_DDS|Equal7~94 out_2_DDS:outing_DDS|Equal5~82 out_2_DDS:outing_DDS|Selector111~166 out_2_DDS:outing_DDS|Selector111~167 out_2_DDS:outing_DDS|Selector111~171 out_2_DDS:outing_DDS|Selector111~172 out_2_DDS:outing_DDS|Mux0~997 out_2_DDS:outing_DDS|Mux0~998 out_2_DDS:outing_DDS|Mux0~999 out_2_DDS:outing_DDS|Mux0~1031 out_2_DDS:outing_DDS|SDIO_0~320 out_2_DDS:outing_DDS|SDIO_0~321 out_2_DDS:outing_DDS|SDIO_0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "16.424 ns" { out_2_DDS:outing_DDS|P[14] out_2_DDS:outing_DDS|LessThan0~498 out_2_DDS:outing_DDS|LessThan0~500 out_2_DDS:outing_DDS|Equal1~104 out_2_DDS:outing_DDS|Equal7~94 out_2_DDS:outing_DDS|Equal5~82 out_2_DDS:outing_DDS|Selector111~166 out_2_DDS:outing_DDS|Selector111~167 out_2_DDS:outing_DDS|Selector111~171 out_2_DDS:outing_DDS|Selector111~172 out_2_DDS:outing_DDS|Mux0~997 out_2_DDS:outing_DDS|Mux0~998 out_2_DDS:outing_DDS|Mux0~999 out_2_DDS:outing_DDS|Mux0~1031 out_2_DDS:outing_DDS|SDIO_0~320 out_2_DDS:outing_DDS|SDIO_0~321 out_2_DDS:outing_DDS|SDIO_0 } { 0.000ns 0.750ns 0.272ns 0.250ns 0.253ns 1.527ns 1.552ns 0.737ns 1.377ns 1.077ns 1.055ns 1.298ns 1.923ns 0.388ns 0.249ns 0.243ns 0.254ns } { 0.000ns 0.371ns 0.410ns 0.150ns 0.150ns 0.150ns 0.150ns 0.149ns 0.149ns 0.149ns 0.150ns 0.275ns 0.150ns 0.150ns 0.150ns 0.150ns 0.366ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.630 ns" { ten_MHz_ext ten_MHz_ext~clkctrl out_2_DDS:outing_DDS|SDIO_0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.630 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl out_2_DDS:outing_DDS|SDIO_0 } { 0.000ns 0.000ns 0.113ns 1.001ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.644 ns" { ten_MHz_ext ten_MHz_ext~clkctrl out_2_DDS:outing_DDS|P[14] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.644 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl out_2_DDS:outing_DDS|P[14] } { 0.000ns 0.000ns 0.113ns 1.015ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SCLK_PE_3 register reader_multi:reading_multi\|full_184_bit_choice_1\[16\] register sorter:sorting\|full_184_bit_2_10\[16\] 80.68 MHz 12.394 ns Internal " "Info: Clock \"SCLK_PE_3\" has Internal fmax of 80.68 MHz between source register \"reader_multi:reading_multi\|full_184_bit_choice_1\[16\]\" and destination register \"sorter:sorting\|full_184_bit_2_10\[16\]\" (period= 12.394 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.694 ns + Longest register register " "Info: + Longest register to register delay is 2.694 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reader_multi:reading_multi\|full_184_bit_choice_1\[16\] 1 REG LCFF_X32_Y28_N27 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y28_N27; Fanout = 12; REG Node = 'reader_multi:reading_multi\|full_184_bit_choice_1\[16\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[16] } "NODE_NAME" } } { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.423 ns) + CELL(0.271 ns) 2.694 ns sorter:sorting\|full_184_bit_2_10\[16\] 2 REG LCCOMB_X53_Y14_N20 1 " "Info: 2: + IC(2.423 ns) + CELL(0.271 ns) = 2.694 ns; Loc. = LCCOMB_X53_Y14_N20; Fanout = 1; REG Node = 'sorter:sorting\|full_184_bit_2_10\[16\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.694 ns" { reader_multi:reading_multi|full_184_bit_choice_1[16] sorter:sorting|full_184_bit_2_10[16] } "NODE_NAME" } } { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.271 ns ( 10.06 % ) " "Info: Total cell delay = 0.271 ns ( 10.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.423 ns ( 89.94 % ) " "Info: Total interconnect delay = 2.423 ns ( 89.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.694 ns" { reader_multi:reading_multi|full_184_bit_choice_1[16] sorter:sorting|full_184_bit_2_10[16] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.694 ns" { reader_multi:reading_multi|full_184_bit_choice_1[16] sorter:sorting|full_184_bit_2_10[16] } { 0.000ns 2.423ns } { 0.000ns 0.271ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.392 ns - Smallest " "Info: - Smallest clock skew is -2.392 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SCLK_PE_3 destination 7.148 ns + Shortest register " "Info: + Shortest clock path from clock \"SCLK_PE_3\" to destination register is 7.148 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns SCLK_PE_3 1 CLK PIN_R20 409 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_R20; Fanout = 409; CLK Node = 'SCLK_PE_3'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCLK_PE_3 } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/Rabbit_2_FPGA_2_DDS_multi.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.815 ns) + CELL(0.787 ns) 3.424 ns reader_multi:reading_multi\|sweep_count_1\[1\] 2 REG LCFF_X36_Y19_N15 13 " "Info: 2: + IC(1.815 ns) + CELL(0.787 ns) = 3.424 ns; Loc. = LCFF_X36_Y19_N15; Fanout = 13; REG Node = 'reader_multi:reading_multi\|sweep_count_1\[1\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.602 ns" { SCLK_PE_3 reader_multi:reading_multi|sweep_count_1[1] } "NODE_NAME" } } { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 3.747 ns sorter:sorting\|Decoder0~208 3 COMB LCCOMB_X36_Y19_N14 1 " "Info: 3: + IC(0.000 ns) + CELL(0.323 ns) = 3.747 ns; Loc. = LCCOMB_X36_Y19_N14; Fanout = 1; COMB Node = 'sorter:sorting\|Decoder0~208'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { reader_multi:reading_multi|sweep_count_1[1] sorter:sorting|Decoder0~208 } "NODE_NAME" } } { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.899 ns) + CELL(0.000 ns) 5.646 ns sorter:sorting\|Decoder0~208clkctrl 4 COMB CLKCTRL_G13 184 " "Info: 4: + IC(1.899 ns) + CELL(0.000 ns) = 5.646 ns; Loc. = CLKCTRL_G13; Fanout = 184; COMB Node = 'sorter:sorting\|Decoder0~208clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.899 ns" { sorter:sorting|Decoder0~208 sorter:sorting|Decoder0~208clkctrl } "NODE_NAME" } } { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.352 ns) + CELL(0.150 ns) 7.148 ns sorter:sorting\|full_184_bit_2_10\[16\] 5 REG LCCOMB_X53_Y14_N20 1 " "Info: 5: + IC(1.352 ns) + CELL(0.150 ns) = 7.148 ns; Loc. = LCCOMB_X53_Y14_N20; Fanout = 1; REG Node = 'sorter:sorting\|full_184_bit_2_10\[16\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.502 ns" { sorter:sorting|Decoder0~208clkctrl sorter:sorting|full_184_bit_2_10[16] } "NODE_NAME" } } { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.082 ns ( 29.13 % ) " "Info: Total cell delay = 2.082 ns ( 29.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.066 ns ( 70.87 % ) " "Info: Total interconnect delay = 5.066 ns ( 70.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.148 ns" { SCLK_PE_3 reader_multi:reading_multi|sweep_count_1[1] sorter:sorting|Decoder0~208 sorter:sorting|Decoder0~208clkctrl sorter:sorting|full_184_bit_2_10[16] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.148 ns" { SCLK_PE_3 SCLK_PE_3~combout reader_multi:reading_multi|sweep_count_1[1] sorter:sorting|Decoder0~208 sorter:sorting|Decoder0~208clkctrl sorter:sorting|full_184_bit_2_10[16] } { 0.000ns 0.000ns 1.815ns 0.000ns 1.899ns 1.352ns } { 0.000ns 0.822ns 0.787ns 0.323ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SCLK_PE_3 source 9.540 ns - Longest register " "Info: - Longest clock path from clock \"SCLK_PE_3\" to source register is 9.540 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns SCLK_PE_3 1 CLK PIN_R20 409 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_R20; Fanout = 409; CLK Node = 'SCLK_PE_3'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCLK_PE_3 } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/Rabbit_2_FPGA_2_DDS_multi.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(8.181 ns) + CELL(0.537 ns) 9.540 ns reader_multi:reading_multi\|full_184_bit_choice_1\[16\] 2 REG LCFF_X32_Y28_N27 12 " "Info: 2: + IC(8.181 ns) + CELL(0.537 ns) = 9.540 ns; Loc. = LCFF_X32_Y28_N27; Fanout = 12; REG Node = 'reader_multi:reading_multi\|full_184_bit_choice_1\[16\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "8.718 ns" { SCLK_PE_3 reader_multi:reading_multi|full_184_bit_choice_1[16] } "NODE_NAME" } } { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.359 ns ( 14.25 % ) " "Info: Total cell delay = 1.359 ns ( 14.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.181 ns ( 85.75 % ) " "Info: Total interconnect delay = 8.181 ns ( 85.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "9.540 ns" { SCLK_PE_3 reader_multi:reading_multi|full_184_bit_choice_1[16] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "9.540 ns" { SCLK_PE_3 SCLK_PE_3~combout reader_multi:reading_multi|full_184_bit_choice_1[16] } { 0.000ns 0.000ns 8.181ns } { 0.000ns 0.822ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.148 ns" { SCLK_PE_3 reader_multi:reading_multi|sweep_count_1[1] sorter:sorting|Decoder0~208 sorter:sorting|Decoder0~208clkctrl sorter:sorting|full_184_bit_2_10[16] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.148 ns" { SCLK_PE_3 SCLK_PE_3~combout reader_multi:reading_multi|sweep_count_1[1] sorter:sorting|Decoder0~208 sorter:sorting|Decoder0~208clkctrl sorter:sorting|full_184_bit_2_10[16] } { 0.000ns 0.000ns 1.815ns 0.000ns 1.899ns 1.352ns } { 0.000ns 0.822ns 0.787ns 0.323ns 0.000ns 0.150ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "9.540 ns" { SCLK_PE_3 reader_multi:reading_multi|full_184_bit_choice_1[16] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "9.540 ns" { SCLK_PE_3 SCLK_PE_3~combout reader_multi:reading_multi|full_184_bit_choice_1[16] } { 0.000ns 0.000ns 8.181ns } { 0.000ns 0.822ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.861 ns + " "Info: + Micro setup delay of destination is 0.861 ns" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.694 ns" { reader_multi:reading_multi|full_184_bit_choice_1[16] sorter:sorting|full_184_bit_2_10[16] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.694 ns" { reader_multi:reading_multi|full_184_bit_choice_1[16] sorter:sorting|full_184_bit_2_10[16] } { 0.000ns 2.423ns } { 0.000ns 0.271ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.148 ns" { SCLK_PE_3 reader_multi:reading_multi|sweep_count_1[1] sorter:sorting|Decoder0~208 sorter:sorting|Decoder0~208clkctrl sorter:sorting|full_184_bit_2_10[16] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.148 ns" { SCLK_PE_3 SCLK_PE_3~combout reader_multi:reading_multi|sweep_count_1[1] sorter:sorting|Decoder0~208 sorter:sorting|Decoder0~208clkctrl sorter:sorting|full_184_bit_2_10[16] } { 0.000ns 0.000ns 1.815ns 0.000ns 1.899ns 1.352ns } { 0.000ns 0.822ns 0.787ns 0.323ns 0.000ns 0.150ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "9.540 ns" { SCLK_PE_3 reader_multi:reading_multi|full_184_bit_choice_1[16] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "9.540 ns" { SCLK_PE_3 SCLK_PE_3~combout reader_multi:reading_multi|full_184_bit_choice_1[16] } { 0.000ns 0.000ns 8.181ns } { 0.000ns 0.822ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "SCLK_PE_3 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"SCLK_PE_3\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "reader_multi:reading_multi\|full_184_bit_choice_1\[171\] sorter:sorting\|full_184_bit_2_0\[171\] SCLK_PE_3 6.496 ns " "Info: Found hold time violation between source  pin or register \"reader_multi:reading_multi\|full_184_bit_choice_1\[171\]\" and destination pin or register \"sorter:sorting\|full_184_bit_2_0\[171\]\" for clock \"SCLK_PE_3\" (Hold time is 6.496 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "7.069 ns + Largest " "Info: + Largest clock skew is 7.069 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SCLK_PE_3 destination 10.243 ns + Longest register " "Info: + Longest clock path from clock \"SCLK_PE_3\" to destination register is 10.243 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns SCLK_PE_3 1 CLK PIN_R20 409 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_R20; Fanout = 409; CLK Node = 'SCLK_PE_3'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCLK_PE_3 } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/Rabbit_2_FPGA_2_DDS_multi.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.815 ns) + CELL(0.787 ns) 3.424 ns reader_multi:reading_multi\|sweep_count_1\[4\] 2 REG LCFF_X36_Y19_N5 3 " "Info: 2: + IC(1.815 ns) + CELL(0.787 ns) = 3.424 ns; Loc. = LCFF_X36_Y19_N5; Fanout = 3; REG Node = 'reader_multi:reading_multi\|sweep_count_1\[4\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.602 ns" { SCLK_PE_3 reader_multi:reading_multi|sweep_count_1[4] } "NODE_NAME" } } { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.464 ns) + CELL(0.376 ns) 5.264 ns sorter:sorting\|Decoder0~205 3 COMB LCCOMB_X46_Y19_N0 8 " "Info: 3: + IC(1.464 ns) + CELL(0.376 ns) = 5.264 ns; Loc. = LCCOMB_X46_Y19_N0; Fanout = 8; COMB Node = 'sorter:sorting\|Decoder0~205'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.840 ns" { reader_multi:reading_multi|sweep_count_1[4] sorter:sorting|Decoder0~205 } "NODE_NAME" } } { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.503 ns) + CELL(0.275 ns) 7.042 ns sorter:sorting\|Decoder0~218 4 COMB LCCOMB_X36_Y19_N28 1 " "Info: 4: + IC(1.503 ns) + CELL(0.275 ns) = 7.042 ns; Loc. = LCCOMB_X36_Y19_N28; Fanout = 1; COMB Node = 'sorter:sorting\|Decoder0~218'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.778 ns" { sorter:sorting|Decoder0~205 sorter:sorting|Decoder0~218 } "NODE_NAME" } } { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.725 ns) + CELL(0.000 ns) 8.767 ns sorter:sorting\|Decoder0~218clkctrl 5 COMB CLKCTRL_G12 184 " "Info: 5: + IC(1.725 ns) + CELL(0.000 ns) = 8.767 ns; Loc. = CLKCTRL_G12; Fanout = 184; COMB Node = 'sorter:sorting\|Decoder0~218clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.725 ns" { sorter:sorting|Decoder0~218 sorter:sorting|Decoder0~218clkctrl } "NODE_NAME" } } { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.326 ns) + CELL(0.150 ns) 10.243 ns sorter:sorting\|full_184_bit_2_0\[171\] 6 REG LCCOMB_X36_Y19_N2 1 " "Info: 6: + IC(1.326 ns) + CELL(0.150 ns) = 10.243 ns; Loc. = LCCOMB_X36_Y19_N2; Fanout = 1; REG Node = 'sorter:sorting\|full_184_bit_2_0\[171\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.476 ns" { sorter:sorting|Decoder0~218clkctrl sorter:sorting|full_184_bit_2_0[171] } "NODE_NAME" } } { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.410 ns ( 23.53 % ) " "Info: Total cell delay = 2.410 ns ( 23.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.833 ns ( 76.47 % ) " "Info: Total interconnect delay = 7.833 ns ( 76.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "10.243 ns" { SCLK_PE_3 reader_multi:reading_multi|sweep_count_1[4] sorter:sorting|Decoder0~205 sorter:sorting|Decoder0~218 sorter:sorting|Decoder0~218clkctrl sorter:sorting|full_184_bit_2_0[171] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "10.243 ns" { SCLK_PE_3 SCLK_PE_3~combout reader_multi:reading_multi|sweep_count_1[4] sorter:sorting|Decoder0~205 sorter:sorting|Decoder0~218 sorter:sorting|Decoder0~218clkctrl sorter:sorting|full_184_bit_2_0[171] } { 0.000ns 0.000ns 1.815ns 1.464ns 1.503ns 1.725ns 1.326ns } { 0.000ns 0.822ns 0.787ns 0.376ns 0.275ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SCLK_PE_3 source 3.174 ns - Shortest register " "Info: - Shortest clock path from clock \"SCLK_PE_3\" to source register is 3.174 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns SCLK_PE_3 1 CLK PIN_R20 409 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_R20; Fanout = 409; CLK Node = 'SCLK_PE_3'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCLK_PE_3 } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/Rabbit_2_FPGA_2_DDS_multi.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.815 ns) + CELL(0.537 ns) 3.174 ns reader_multi:reading_multi\|full_184_bit_choice_1\[171\] 2 REG LCFF_X36_Y19_N3 12 " "Info: 2: + IC(1.815 ns) + CELL(0.537 ns) = 3.174 ns; Loc. = LCFF_X36_Y19_N3; Fanout = 12; REG Node = 'reader_multi:reading_multi\|full_184_bit_choice_1\[171\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.352 ns" { SCLK_PE_3 reader_multi:reading_multi|full_184_bit_choice_1[171] } "NODE_NAME" } } { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.359 ns ( 42.82 % ) " "Info: Total cell delay = 1.359 ns ( 42.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.815 ns ( 57.18 % ) " "Info: Total interconnect delay = 1.815 ns ( 57.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.174 ns" { SCLK_PE_3 reader_multi:reading_multi|full_184_bit_choice_1[171] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.174 ns" { SCLK_PE_3 SCLK_PE_3~combout reader_multi:reading_multi|full_184_bit_choice_1[171] } { 0.000ns 0.000ns 1.815ns } { 0.000ns 0.822ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "10.243 ns" { SCLK_PE_3 reader_multi:reading_multi|sweep_count_1[4] sorter:sorting|Decoder0~205 sorter:sorting|Decoder0~218 sorter:sorting|Decoder0~218clkctrl sorter:sorting|full_184_bit_2_0[171] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "10.243 ns" { SCLK_PE_3 SCLK_PE_3~combout reader_multi:reading_multi|sweep_count_1[4] sorter:sorting|Decoder0~205 sorter:sorting|Decoder0~218 sorter:sorting|Decoder0~218clkctrl sorter:sorting|full_184_bit_2_0[171] } { 0.000ns 0.000ns 1.815ns 1.464ns 1.503ns 1.725ns 1.326ns } { 0.000ns 0.822ns 0.787ns 0.376ns 0.275ns 0.000ns 0.150ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.174 ns" { SCLK_PE_3 reader_multi:reading_multi|full_184_bit_choice_1[171] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.174 ns" { SCLK_PE_3 SCLK_PE_3~combout reader_multi:reading_multi|full_184_bit_choice_1[171] } { 0.000ns 0.000ns 1.815ns } { 0.000ns 0.822ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.323 ns - Shortest register register " "Info: - Shortest register to register delay is 0.323 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reader_multi:reading_multi\|full_184_bit_choice_1\[171\] 1 REG LCFF_X36_Y19_N3 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X36_Y19_N3; Fanout = 12; REG Node = 'reader_multi:reading_multi\|full_184_bit_choice_1\[171\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[171] } "NODE_NAME" } } { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns sorter:sorting\|full_184_bit_2_0\[171\] 2 REG LCCOMB_X36_Y19_N2 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X36_Y19_N2; Fanout = 1; REG Node = 'sorter:sorting\|full_184_bit_2_0\[171\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { reader_multi:reading_multi|full_184_bit_choice_1[171] sorter:sorting|full_184_bit_2_0[171] } "NODE_NAME" } } { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.323 ns ( 100.00 % ) " "Info: Total cell delay = 0.323 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { reader_multi:reading_multi|full_184_bit_choice_1[171] sorter:sorting|full_184_bit_2_0[171] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "0.323 ns" { reader_multi:reading_multi|full_184_bit_choice_1[171] sorter:sorting|full_184_bit_2_0[171] } { 0.000ns 0.000ns } { 0.000ns 0.323ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "10.243 ns" { SCLK_PE_3 reader_multi:reading_multi|sweep_count_1[4] sorter:sorting|Decoder0~205 sorter:sorting|Decoder0~218 sorter:sorting|Decoder0~218clkctrl sorter:sorting|full_184_bit_2_0[171] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "10.243 ns" { SCLK_PE_3 SCLK_PE_3~combout reader_multi:reading_multi|sweep_count_1[4] sorter:sorting|Decoder0~205 sorter:sorting|Decoder0~218 sorter:sorting|Decoder0~218clkctrl sorter:sorting|full_184_bit_2_0[171] } { 0.000ns 0.000ns 1.815ns 1.464ns 1.503ns 1.725ns 1.326ns } { 0.000ns 0.822ns 0.787ns 0.376ns 0.275ns 0.000ns 0.150ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.174 ns" { SCLK_PE_3 reader_multi:reading_multi|full_184_bit_choice_1[171] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.174 ns" { SCLK_PE_3 SCLK_PE_3~combout reader_multi:reading_multi|full_184_bit_choice_1[171] } { 0.000ns 0.000ns 1.815ns } { 0.000ns 0.822ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { reader_multi:reading_multi|full_184_bit_choice_1[171] sorter:sorting|full_184_bit_2_0[171] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "0.323 ns" { reader_multi:reading_multi|full_184_bit_choice_1[171] sorter:sorting|full_184_bit_2_0[171] } { 0.000ns 0.000ns } { 0.000ns 0.323ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "out_2_DDS:outing_DDS\|P\[3\] key_2_reset ten_MHz_ext 5.211 ns register " "Info: tsu for register \"out_2_DDS:outing_DDS\|P\[3\]\" (data pin = \"key_2_reset\", clock pin = \"ten_MHz_ext\") is 5.211 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.886 ns + Longest pin register " "Info: + Longest pin to register delay is 7.886 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns key_2_reset 1 PIN PIN_P23 28 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P23; Fanout = 28; PIN Node = 'key_2_reset'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { key_2_reset } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/Rabbit_2_FPGA_2_DDS_multi.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.066 ns) + CELL(0.150 ns) 6.058 ns out_2_DDS:outing_DDS\|P\[25\]~1434 2 COMB LCCOMB_X60_Y22_N4 6 " "Info: 2: + IC(5.066 ns) + CELL(0.150 ns) = 6.058 ns; Loc. = LCCOMB_X60_Y22_N4; Fanout = 6; COMB Node = 'out_2_DDS:outing_DDS\|P\[25\]~1434'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.216 ns" { key_2_reset out_2_DDS:outing_DDS|P[25]~1434 } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/out_2_DDS.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.168 ns) + CELL(0.660 ns) 7.886 ns out_2_DDS:outing_DDS\|P\[3\] 3 REG LCFF_X53_Y23_N21 17 " "Info: 3: + IC(1.168 ns) + CELL(0.660 ns) = 7.886 ns; Loc. = LCFF_X53_Y23_N21; Fanout = 17; REG Node = 'out_2_DDS:outing_DDS\|P\[3\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.828 ns" { out_2_DDS:outing_DDS|P[25]~1434 out_2_DDS:outing_DDS|P[3] } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/out_2_DDS.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.652 ns ( 20.95 % ) " "Info: Total cell delay = 1.652 ns ( 20.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.234 ns ( 79.05 % ) " "Info: Total interconnect delay = 6.234 ns ( 79.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.886 ns" { key_2_reset out_2_DDS:outing_DDS|P[25]~1434 out_2_DDS:outing_DDS|P[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.886 ns" { key_2_reset key_2_reset~combout out_2_DDS:outing_DDS|P[25]~1434 out_2_DDS:outing_DDS|P[3] } { 0.000ns 0.000ns 5.066ns 1.168ns } { 0.000ns 0.842ns 0.150ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/out_2_DDS.v" 111 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ten_MHz_ext destination 2.639 ns - Shortest register " "Info: - Shortest clock path from clock \"ten_MHz_ext\" to destination register is 2.639 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns ten_MHz_ext 1 CLK PIN_D13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 1; CLK Node = 'ten_MHz_ext'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ten_MHz_ext } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/Rabbit_2_FPGA_2_DDS_multi.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns ten_MHz_ext~clkctrl 2 COMB CLKCTRL_G11 374 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G11; Fanout = 374; COMB Node = 'ten_MHz_ext~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { ten_MHz_ext ten_MHz_ext~clkctrl } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/Rabbit_2_FPGA_2_DDS_multi.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.010 ns) + CELL(0.537 ns) 2.639 ns out_2_DDS:outing_DDS\|P\[3\] 3 REG LCFF_X53_Y23_N21 17 " "Info: 3: + IC(1.010 ns) + CELL(0.537 ns) = 2.639 ns; Loc. = LCFF_X53_Y23_N21; Fanout = 17; REG Node = 'out_2_DDS:outing_DDS\|P\[3\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.547 ns" { ten_MHz_ext~clkctrl out_2_DDS:outing_DDS|P[3] } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/out_2_DDS.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 57.45 % ) " "Info: Total cell delay = 1.516 ns ( 57.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.123 ns ( 42.55 % ) " "Info: Total interconnect delay = 1.123 ns ( 42.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.639 ns" { ten_MHz_ext ten_MHz_ext~clkctrl out_2_DDS:outing_DDS|P[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.639 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl out_2_DDS:outing_DDS|P[3] } { 0.000ns 0.000ns 0.113ns 1.010ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.886 ns" { key_2_reset out_2_DDS:outing_DDS|P[25]~1434 out_2_DDS:outing_DDS|P[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.886 ns" { key_2_reset key_2_reset~combout out_2_DDS:outing_DDS|P[25]~1434 out_2_DDS:outing_DDS|P[3] } { 0.000ns 0.000ns 5.066ns 1.168ns } { 0.000ns 0.842ns 0.150ns 0.660ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.639 ns" { ten_MHz_ext ten_MHz_ext~clkctrl out_2_DDS:outing_DDS|P[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.639 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl out_2_DDS:outing_DDS|P[3] } { 0.000ns 0.000ns 0.113ns 1.010ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "SCLK_PE_3 total\[3\] reader_multi:reading_multi\|sweep_count_1\[3\] 12.334 ns register " "Info: tco from clock \"SCLK_PE_3\" to destination pin \"total\[3\]\" through register \"reader_multi:reading_multi\|sweep_count_1\[3\]\" is 12.334 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SCLK_PE_3 source 3.174 ns + Longest register " "Info: + Longest clock path from clock \"SCLK_PE_3\" to source register is 3.174 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns SCLK_PE_3 1 CLK PIN_R20 409 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_R20; Fanout = 409; CLK Node = 'SCLK_PE_3'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCLK_PE_3 } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/Rabbit_2_FPGA_2_DDS_multi.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.815 ns) + CELL(0.537 ns) 3.174 ns reader_multi:reading_multi\|sweep_count_1\[3\] 2 REG LCFF_X36_Y19_N31 10 " "Info: 2: + IC(1.815 ns) + CELL(0.537 ns) = 3.174 ns; Loc. = LCFF_X36_Y19_N31; Fanout = 10; REG Node = 'reader_multi:reading_multi\|sweep_count_1\[3\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.352 ns" { SCLK_PE_3 reader_multi:reading_multi|sweep_count_1[3] } "NODE_NAME" } } { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.359 ns ( 42.82 % ) " "Info: Total cell delay = 1.359 ns ( 42.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.815 ns ( 57.18 % ) " "Info: Total interconnect delay = 1.815 ns ( 57.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.174 ns" { SCLK_PE_3 reader_multi:reading_multi|sweep_count_1[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.174 ns" { SCLK_PE_3 SCLK_PE_3~combout reader_multi:reading_multi|sweep_count_1[3] } { 0.000ns 0.000ns 1.815ns } { 0.000ns 0.822ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.910 ns + Longest register pin " "Info: + Longest register to pin delay is 8.910 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reader_multi:reading_multi\|sweep_count_1\[3\] 1 REG LCFF_X36_Y19_N31 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X36_Y19_N31; Fanout = 10; REG Node = 'reader_multi:reading_multi\|sweep_count_1\[3\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|sweep_count_1[3] } "NODE_NAME" } } { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(6.082 ns) + CELL(2.828 ns) 8.910 ns total\[3\] 2 PIN PIN_U18 0 " "Info: 2: + IC(6.082 ns) + CELL(2.828 ns) = 8.910 ns; Loc. = PIN_U18; Fanout = 0; PIN Node = 'total\[3\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "8.910 ns" { reader_multi:reading_multi|sweep_count_1[3] total[3] } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/Rabbit_2_FPGA_2_DDS_multi.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.828 ns ( 31.74 % ) " "Info: Total cell delay = 2.828 ns ( 31.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.082 ns ( 68.26 % ) " "Info: Total interconnect delay = 6.082 ns ( 68.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "8.910 ns" { reader_multi:reading_multi|sweep_count_1[3] total[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "8.910 ns" { reader_multi:reading_multi|sweep_count_1[3] total[3] } { 0.000ns 6.082ns } { 0.000ns 2.828ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.174 ns" { SCLK_PE_3 reader_multi:reading_multi|sweep_count_1[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.174 ns" { SCLK_PE_3 SCLK_PE_3~combout reader_multi:reading_multi|sweep_count_1[3] } { 0.000ns 0.000ns 1.815ns } { 0.000ns 0.822ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "8.910 ns" { reader_multi:reading_multi|sweep_count_1[3] total[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "8.910 ns" { reader_multi:reading_multi|sweep_count_1[3] total[3] } { 0.000ns 6.082ns } { 0.000ns 2.828ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "reader_multi:reading_multi\|temp_184\[126\] SDIO_PE_5 SCLK_PE_3 2.993 ns register " "Info: th for register \"reader_multi:reading_multi\|temp_184\[126\]\" (data pin = \"SDIO_PE_5\", clock pin = \"SCLK_PE_3\") is 2.993 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SCLK_PE_3 destination 9.273 ns + Longest register " "Info: + Longest clock path from clock \"SCLK_PE_3\" to destination register is 9.273 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns SCLK_PE_3 1 CLK PIN_R20 409 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_R20; Fanout = 409; CLK Node = 'SCLK_PE_3'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCLK_PE_3 } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/Rabbit_2_FPGA_2_DDS_multi.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(7.914 ns) + CELL(0.537 ns) 9.273 ns reader_multi:reading_multi\|temp_184\[126\] 2 REG LCFF_X45_Y20_N5 2 " "Info: 2: + IC(7.914 ns) + CELL(0.537 ns) = 9.273 ns; Loc. = LCFF_X45_Y20_N5; Fanout = 2; REG Node = 'reader_multi:reading_multi\|temp_184\[126\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "8.451 ns" { SCLK_PE_3 reader_multi:reading_multi|temp_184[126] } "NODE_NAME" } } { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.359 ns ( 14.66 % ) " "Info: Total cell delay = 1.359 ns ( 14.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.914 ns ( 85.34 % ) " "Info: Total interconnect delay = 7.914 ns ( 85.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "9.273 ns" { SCLK_PE_3 reader_multi:reading_multi|temp_184[126] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "9.273 ns" { SCLK_PE_3 SCLK_PE_3~combout reader_multi:reading_multi|temp_184[126] } { 0.000ns 0.000ns 7.914ns } { 0.000ns 0.822ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.546 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.546 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns SDIO_PE_5 1 PIN PIN_N24 184 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N24; Fanout = 184; PIN Node = 'SDIO_PE_5'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDIO_PE_5 } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/Rabbit_2_FPGA_2_DDS_multi.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.201 ns) + CELL(0.419 ns) 6.462 ns reader_multi:reading_multi\|temp_184\[126\]~16421 2 COMB LCCOMB_X45_Y20_N4 1 " "Info: 2: + IC(5.201 ns) + CELL(0.419 ns) = 6.462 ns; Loc. = LCCOMB_X45_Y20_N4; Fanout = 1; COMB Node = 'reader_multi:reading_multi\|temp_184\[126\]~16421'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.620 ns" { SDIO_PE_5 reader_multi:reading_multi|temp_184[126]~16421 } "NODE_NAME" } } { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.546 ns reader_multi:reading_multi\|temp_184\[126\] 3 REG LCFF_X45_Y20_N5 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 6.546 ns; Loc. = LCFF_X45_Y20_N5; Fanout = 2; REG Node = 'reader_multi:reading_multi\|temp_184\[126\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { reader_multi:reading_multi|temp_184[126]~16421 reader_multi:reading_multi|temp_184[126] } "NODE_NAME" } } { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.345 ns ( 20.55 % ) " "Info: Total cell delay = 1.345 ns ( 20.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.201 ns ( 79.45 % ) " "Info: Total interconnect delay = 5.201 ns ( 79.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.546 ns" { SDIO_PE_5 reader_multi:reading_multi|temp_184[126]~16421 reader_multi:reading_multi|temp_184[126] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.546 ns" { SDIO_PE_5 SDIO_PE_5~combout reader_multi:reading_multi|temp_184[126]~16421 reader_multi:reading_multi|temp_184[126] } { 0.000ns 0.000ns 5.201ns 0.000ns } { 0.000ns 0.842ns 0.419ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "9.273 ns" { SCLK_PE_3 reader_multi:reading_multi|temp_184[126] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "9.273 ns" { SCLK_PE_3 SCLK_PE_3~combout reader_multi:reading_multi|temp_184[126] } { 0.000ns 0.000ns 7.914ns } { 0.000ns 0.822ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.546 ns" { SDIO_PE_5 reader_multi:reading_multi|temp_184[126]~16421 reader_multi:reading_multi|temp_184[126] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.546 ns" { SDIO_PE_5 SDIO_PE_5~combout reader_multi:reading_multi|temp_184[126]~16421 reader_multi:reading_multi|temp_184[126] } { 0.000ns 0.000ns 5.201ns 0.000ns } { 0.000ns 0.842ns 0.419ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2212 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2212 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "148 " "Info: Allocated 148 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 21 15:19:24 2010 " "Info: Processing ended: Wed Jul 21 15:19:24 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 2242 s " "Info: Quartus II Full Compilation was successful. 0 errors, 2242 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
