{"files":[{"patch":"@@ -219,2 +219,1 @@\n-\/\/ riscv do not ovlerlay the floating-point registers on vector registers.\n-\/\/ vector registers are saved by default on riscv when RVV is enabled.\n+\/\/ riscv does not ovlerlay the floating-point registers on vector registers like aarch64.\n","filename":"src\/hotspot\/cpu\/riscv\/sharedRuntime_riscv.cpp","additions":1,"deletions":2,"binary":false,"changes":3,"status":"modified"}]}