#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x558142711a50 .scope module, "microc_tb" "microc_tb" 2 2;
 .timescale -9 -11;
v0x55814273ea80_0 .var "clk", 0 0;
v0x55814273eb40_0 .var "reset", 0 0;
v0x55814273ec00_0 .var "t_op", 2 0;
v0x55814273eca0_0 .net "t_opcode", 5 0, L_0x55814273f1f0;  1 drivers
v0x55814273ed40_0 .var "t_s_inc", 0 0;
v0x55814273ee80_0 .var "t_s_inm", 0 0;
v0x55814273ef70_0 .var "t_we3", 0 0;
v0x55814273f060_0 .var "t_wez", 0 0;
v0x55814273f150_0 .net "t_z", 0 0, v0x5581427393c0_0;  1 drivers
S_0x558142711470 .scope module, "pmicroc" "microc" 2 10, 3 1 0, S_0x558142711a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "s_inc"
    .port_info 3 /INPUT 1 "s_inm"
    .port_info 4 /INPUT 1 "we3"
    .port_info 5 /INPUT 1 "wez"
    .port_info 6 /INPUT 3 "op"
    .port_info 7 /OUTPUT 1 "z"
    .port_info 8 /OUTPUT 6 "opcode"
v0x55814273dab0_0 .net "clk", 0 0, v0x55814273ea80_0;  1 drivers
v0x55814273db50_0 .net "direccion", 9 0, v0x558142739a20_0;  1 drivers
v0x55814273dc10_0 .net "instruccion", 15 0, L_0x558142750340;  1 drivers
v0x55814273dd10_0 .net "op", 2 0, v0x55814273ec00_0;  1 drivers
v0x55814273dde0_0 .net "opcode", 5 0, L_0x55814273f1f0;  alias, 1 drivers
v0x55814273dea0_0 .net "rd1", 7 0, L_0x55814274f7c0;  1 drivers
v0x55814273dfb0_0 .net "rd2", 7 0, L_0x55814274fe90;  1 drivers
v0x55814273e0c0_0 .net "reset", 0 0, v0x55814273eb40_0;  1 drivers
v0x55814273e1b0_0 .net "s_alu", 7 0, v0x55814273bb40_0;  1 drivers
v0x55814273e270_0 .net "s_inc", 0 0, v0x55814273ed40_0;  1 drivers
v0x55814273e310_0 .net "s_inm", 0 0, v0x55814273ee80_0;  1 drivers
v0x55814273e3b0_0 .net "s_mux_suma", 9 0, L_0x5581427504d0;  1 drivers
v0x55814273e4a0_0 .net "s_sum", 9 0, L_0x5581427502a0;  1 drivers
v0x55814273e590_0 .net "wd3", 7 0, L_0x5581427506a0;  1 drivers
v0x55814273e6a0_0 .net "we3", 0 0, v0x55814273ef70_0;  1 drivers
v0x55814273e740_0 .net "wez", 0 0, v0x55814273f060_0;  1 drivers
v0x55814273e7e0_0 .net "z", 0 0, v0x5581427393c0_0;  alias, 1 drivers
v0x55814273e880_0 .net "z_alu", 0 0, L_0x558142750c20;  1 drivers
L_0x55814273f1f0 .part L_0x558142750340, 10, 6;
L_0x558142750030 .part L_0x558142750340, 8, 4;
L_0x5581427500d0 .part L_0x558142750340, 4, 4;
L_0x558142750200 .part L_0x558142750340, 0, 4;
L_0x558142750600 .part L_0x558142750340, 0, 10;
L_0x558142750740 .part L_0x558142750340, 4, 8;
S_0x558142710e00 .scope module, "FFZ" "ffd" 3 43, 4 56 0, S_0x558142711470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "carga"
    .port_info 4 /OUTPUT 1 "q"
v0x5581427133f0_0 .net "carga", 0 0, v0x55814273f060_0;  alias, 1 drivers
v0x5581427134c0_0 .net "clk", 0 0, v0x55814273ea80_0;  alias, 1 drivers
v0x558142739320_0 .net "d", 0 0, L_0x558142750c20;  alias, 1 drivers
v0x5581427393c0_0 .var "q", 0 0;
v0x558142739480_0 .net "reset", 0 0, v0x55814273eb40_0;  alias, 1 drivers
E_0x5581426b0d70 .event posedge, v0x558142739480_0, v0x5581427134c0_0;
S_0x558142739630 .scope module, "PC" "registro" 3 34, 4 35 0, S_0x558142711470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 10 "d"
    .port_info 3 /OUTPUT 10 "q"
P_0x558142739820 .param/l "WIDTH" 0 4 35, +C4<00000000000000000000000000001010>;
v0x5581427398c0_0 .net "clk", 0 0, v0x55814273ea80_0;  alias, 1 drivers
v0x558142739960_0 .net "d", 9 0, L_0x5581427504d0;  alias, 1 drivers
v0x558142739a20_0 .var "q", 9 0;
v0x558142739ae0_0 .net "reset", 0 0, v0x55814273eb40_0;  alias, 1 drivers
S_0x558142739c40 .scope module, "banco_de_registros" "regfile" 3 22, 4 4 0, S_0x558142711470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we3"
    .port_info 2 /INPUT 4 "ra1"
    .port_info 3 /INPUT 4 "ra2"
    .port_info 4 /INPUT 4 "wa3"
    .port_info 5 /INPUT 8 "wd3"
    .port_info 6 /OUTPUT 8 "rd1"
    .port_info 7 /OUTPUT 8 "rd2"
v0x558142739f50_0 .net *"_s0", 31 0, L_0x55814273f330;  1 drivers
v0x55814273a050_0 .net *"_s10", 5 0, L_0x55814274f630;  1 drivers
L_0x7fbd1ac8b0a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55814273a130_0 .net *"_s13", 1 0, L_0x7fbd1ac8b0a8;  1 drivers
L_0x7fbd1ac8b0f0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55814273a220_0 .net/2u *"_s14", 7 0, L_0x7fbd1ac8b0f0;  1 drivers
v0x55814273a300_0 .net *"_s18", 31 0, L_0x55814274f950;  1 drivers
L_0x7fbd1ac8b138 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55814273a430_0 .net *"_s21", 27 0, L_0x7fbd1ac8b138;  1 drivers
L_0x7fbd1ac8b180 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55814273a510_0 .net/2u *"_s22", 31 0, L_0x7fbd1ac8b180;  1 drivers
v0x55814273a5f0_0 .net *"_s24", 0 0, L_0x55814274fad0;  1 drivers
v0x55814273a6b0_0 .net *"_s26", 7 0, L_0x55814274fc10;  1 drivers
v0x55814273a790_0 .net *"_s28", 5 0, L_0x55814274fd00;  1 drivers
L_0x7fbd1ac8b018 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55814273a870_0 .net *"_s3", 27 0, L_0x7fbd1ac8b018;  1 drivers
L_0x7fbd1ac8b1c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55814273a950_0 .net *"_s31", 1 0, L_0x7fbd1ac8b1c8;  1 drivers
L_0x7fbd1ac8b210 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55814273aa30_0 .net/2u *"_s32", 7 0, L_0x7fbd1ac8b210;  1 drivers
L_0x7fbd1ac8b060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55814273ab10_0 .net/2u *"_s4", 31 0, L_0x7fbd1ac8b060;  1 drivers
v0x55814273abf0_0 .net *"_s6", 0 0, L_0x55814274f450;  1 drivers
v0x55814273acb0_0 .net *"_s8", 7 0, L_0x55814274f590;  1 drivers
v0x55814273ad90_0 .net "clk", 0 0, v0x55814273ea80_0;  alias, 1 drivers
v0x55814273ae30_0 .net "ra1", 3 0, L_0x558142750030;  1 drivers
v0x55814273af10_0 .net "ra2", 3 0, L_0x5581427500d0;  1 drivers
v0x55814273aff0_0 .net "rd1", 7 0, L_0x55814274f7c0;  alias, 1 drivers
v0x55814273b0d0_0 .net "rd2", 7 0, L_0x55814274fe90;  alias, 1 drivers
v0x55814273b1b0 .array "regb", 15 0, 7 0;
v0x55814273b270_0 .net "wa3", 3 0, L_0x558142750200;  1 drivers
v0x55814273b350_0 .net "wd3", 7 0, L_0x5581427506a0;  alias, 1 drivers
v0x55814273b430_0 .net "we3", 0 0, v0x55814273ef70_0;  alias, 1 drivers
E_0x5581426e59b0 .event posedge, v0x5581427134c0_0;
L_0x55814273f330 .concat [ 4 28 0 0], L_0x558142750030, L_0x7fbd1ac8b018;
L_0x55814274f450 .cmp/ne 32, L_0x55814273f330, L_0x7fbd1ac8b060;
L_0x55814274f590 .array/port v0x55814273b1b0, L_0x55814274f630;
L_0x55814274f630 .concat [ 4 2 0 0], L_0x558142750030, L_0x7fbd1ac8b0a8;
L_0x55814274f7c0 .functor MUXZ 8, L_0x7fbd1ac8b0f0, L_0x55814274f590, L_0x55814274f450, C4<>;
L_0x55814274f950 .concat [ 4 28 0 0], L_0x5581427500d0, L_0x7fbd1ac8b138;
L_0x55814274fad0 .cmp/ne 32, L_0x55814274f950, L_0x7fbd1ac8b180;
L_0x55814274fc10 .array/port v0x55814273b1b0, L_0x55814274fd00;
L_0x55814274fd00 .concat [ 4 2 0 0], L_0x5581427500d0, L_0x7fbd1ac8b1c8;
L_0x55814274fe90 .functor MUXZ 8, L_0x7fbd1ac8b210, L_0x55814274fc10, L_0x55814274fad0, C4<>;
S_0x55814273b640 .scope module, "m_alu" "alu" 3 40, 5 1 0, S_0x558142711470;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 3 "op"
    .port_info 3 /OUTPUT 8 "y"
    .port_info 4 /OUTPUT 1 "zero"
L_0x558142750c20 .functor NOT 1, L_0x558142750b80, C4<0>, C4<0>, C4<0>;
v0x55814273b800_0 .net *"_s3", 0 0, L_0x558142750b80;  1 drivers
v0x55814273b8e0_0 .net "a", 7 0, L_0x55814274f7c0;  alias, 1 drivers
v0x55814273b9a0_0 .net "b", 7 0, L_0x55814274fe90;  alias, 1 drivers
v0x55814273baa0_0 .net "op", 2 0, v0x55814273ec00_0;  alias, 1 drivers
v0x55814273bb40_0 .var "s", 7 0;
v0x55814273bc70_0 .net "y", 7 0, v0x55814273bb40_0;  alias, 1 drivers
v0x55814273bd50_0 .net "zero", 0 0, L_0x558142750c20;  alias, 1 drivers
E_0x5581426e62c0 .event edge, v0x55814273baa0_0, v0x55814273b0d0_0, v0x55814273aff0_0;
L_0x558142750b80 .reduce/or v0x55814273bb40_0;
S_0x55814273bea0 .scope module, "mem_prog" "memprog" 3 37, 6 3 0, S_0x558142711470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 10 "a"
    .port_info 2 /OUTPUT 16 "rd"
L_0x558142750340 .functor BUFZ 16, L_0x558142750820, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x55814273c130_0 .net *"_s0", 15 0, L_0x558142750820;  1 drivers
v0x55814273c230_0 .net *"_s2", 11 0, L_0x5581427508c0;  1 drivers
L_0x7fbd1ac8b2a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55814273c310_0 .net *"_s5", 1 0, L_0x7fbd1ac8b2a0;  1 drivers
v0x55814273c3d0_0 .net "a", 9 0, v0x558142739a20_0;  alias, 1 drivers
v0x55814273c490_0 .net "clk", 0 0, v0x55814273ea80_0;  alias, 1 drivers
v0x55814273c580 .array "mem", 1023 0, 15 0;
v0x55814273c620_0 .net "rd", 15 0, L_0x558142750340;  alias, 1 drivers
L_0x558142750820 .array/port v0x55814273c580, L_0x5581427508c0;
L_0x5581427508c0 .concat [ 10 2 0 0], v0x558142739a20_0, L_0x7fbd1ac8b2a0;
S_0x55814273c780 .scope module, "mux_alu" "mux2" 3 31, 4 46 0, S_0x558142711470;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0"
    .port_info 1 /INPUT 8 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 8 "y"
P_0x55814273c950 .param/l "WIDTH" 0 4 46, +C4<00000000000000000000000000001000>;
v0x55814273ca20_0 .net "d0", 7 0, v0x55814273bb40_0;  alias, 1 drivers
v0x55814273cb10_0 .net "d1", 7 0, L_0x558142750740;  1 drivers
v0x55814273cbd0_0 .net "s", 0 0, v0x55814273ee80_0;  alias, 1 drivers
v0x55814273cca0_0 .net "y", 7 0, L_0x5581427506a0;  alias, 1 drivers
L_0x5581427506a0 .functor MUXZ 8, v0x55814273bb40_0, L_0x558142750740, v0x55814273ee80_0, C4<>;
S_0x55814273ce20 .scope module, "mux_suma" "mux2" 3 28, 4 46 0, S_0x558142711470;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "d0"
    .port_info 1 /INPUT 10 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 10 "y"
P_0x55814273cff0 .param/l "WIDTH" 0 4 46, +C4<00000000000000000000000000001010>;
v0x55814273d130_0 .net "d0", 9 0, L_0x558142750600;  1 drivers
v0x55814273d230_0 .net "d1", 9 0, L_0x5581427502a0;  alias, 1 drivers
v0x55814273d310_0 .net "s", 0 0, v0x55814273ed40_0;  alias, 1 drivers
v0x55814273d3e0_0 .net "y", 9 0, L_0x5581427504d0;  alias, 1 drivers
L_0x5581427504d0 .functor MUXZ 10, L_0x558142750600, L_0x5581427502a0, v0x55814273ed40_0, C4<>;
S_0x55814273d560 .scope module, "sumador" "sum" 3 25, 4 28 0, S_0x558142711470;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "a"
    .port_info 1 /INPUT 10 "b"
    .port_info 2 /OUTPUT 10 "y"
L_0x7fbd1ac8b258 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x55814273d7a0_0 .net "a", 9 0, L_0x7fbd1ac8b258;  1 drivers
v0x55814273d8a0_0 .net "b", 9 0, v0x558142739a20_0;  alias, 1 drivers
v0x55814273d9b0_0 .net "y", 9 0, L_0x5581427502a0;  alias, 1 drivers
L_0x5581427502a0 .arith/sum 10, L_0x7fbd1ac8b258, v0x558142739a20_0;
    .scope S_0x558142739c40;
T_0 ;
    %vpi_call 4 14 "$readmemb", "regfile.dat", v0x55814273b1b0 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x558142739c40;
T_1 ;
    %wait E_0x5581426e59b0;
    %load/vec4 v0x55814273b430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x55814273b350_0;
    %load/vec4 v0x55814273b270_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55814273b1b0, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x558142739630;
T_2 ;
    %wait E_0x5581426b0d70;
    %load/vec4 v0x558142739ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x558142739a20_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x558142739960_0;
    %assign/vec4 v0x558142739a20_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55814273bea0;
T_3 ;
    %vpi_call 6 11 "$readmemb", "progfile.dat", v0x55814273c580 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x55814273b640;
T_4 ;
    %wait E_0x5581426e62c0;
    %load/vec4 v0x55814273baa0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x55814273bb40_0, 0, 8;
    %jmp T_4.9;
T_4.0 ;
    %load/vec4 v0x55814273b8e0_0;
    %store/vec4 v0x55814273bb40_0, 0, 8;
    %jmp T_4.9;
T_4.1 ;
    %load/vec4 v0x55814273b8e0_0;
    %inv;
    %store/vec4 v0x55814273bb40_0, 0, 8;
    %jmp T_4.9;
T_4.2 ;
    %load/vec4 v0x55814273b8e0_0;
    %load/vec4 v0x55814273b9a0_0;
    %add;
    %store/vec4 v0x55814273bb40_0, 0, 8;
    %jmp T_4.9;
T_4.3 ;
    %load/vec4 v0x55814273b8e0_0;
    %load/vec4 v0x55814273b9a0_0;
    %sub;
    %store/vec4 v0x55814273bb40_0, 0, 8;
    %jmp T_4.9;
T_4.4 ;
    %load/vec4 v0x55814273b8e0_0;
    %load/vec4 v0x55814273b9a0_0;
    %and;
    %store/vec4 v0x55814273bb40_0, 0, 8;
    %jmp T_4.9;
T_4.5 ;
    %load/vec4 v0x55814273b8e0_0;
    %load/vec4 v0x55814273b9a0_0;
    %or;
    %store/vec4 v0x55814273bb40_0, 0, 8;
    %jmp T_4.9;
T_4.6 ;
    %load/vec4 v0x55814273b8e0_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x55814273bb40_0, 0, 8;
    %jmp T_4.9;
T_4.7 ;
    %load/vec4 v0x55814273b9a0_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x55814273bb40_0, 0, 8;
    %jmp T_4.9;
T_4.9 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x558142710e00;
T_5 ;
    %wait E_0x5581426b0d70;
    %load/vec4 v0x558142739480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5581427393c0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5581427133f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x558142739320_0;
    %assign/vec4 v0x5581427393c0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x558142711a50;
T_6 ;
    %delay 1000, 0;
    %load/vec4 v0x55814273ea80_0;
    %inv;
    %store/vec4 v0x55814273ea80_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x558142711a50;
T_7 ;
    %vpi_call 2 20 "$dumpfile", "microc.vcd" {0 0 0};
    %vpi_call 2 21 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55814273ea80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55814273ed40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55814273ee80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55814273ef70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55814273f060_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55814273ec00_0, 0, 3;
    %end;
    .thread T_7;
    .scope S_0x558142711a50;
T_8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55814273eb40_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55814273eb40_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0x558142711a50;
T_9 ;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55814273ed40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55814273ee80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55814273ef70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55814273f060_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55814273ec00_0, 0, 3;
    %delay 4000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55814273ed40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55814273ee80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55814273ef70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55814273f060_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55814273ec00_0, 0, 3;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55814273ed40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55814273ee80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55814273ef70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55814273f060_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55814273ec00_0, 0, 3;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55814273ed40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55814273ee80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55814273ef70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55814273f060_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55814273ec00_0, 0, 3;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55814273ed40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55814273ee80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55814273ef70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55814273f060_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55814273ec00_0, 0, 3;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55814273ed40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55814273ee80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55814273ef70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55814273f060_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55814273ec00_0, 0, 3;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55814273ed40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55814273ee80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55814273ef70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55814273f060_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55814273ec00_0, 0, 3;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55814273ed40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55814273ee80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55814273ef70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55814273f060_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55814273ec00_0, 0, 3;
    %delay 1000, 0;
    %vpi_call 2 106 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "microc_tb.v";
    "microc.v";
    "componentes.v";
    "alu.v";
    "memprog.v";
