\subsection{ddr2\+\_\+mem\+\_\+model Entity Reference}
\label{classddr2__mem__model}\index{ddr2\+\_\+mem\+\_\+model@{ddr2\+\_\+mem\+\_\+model}}


Inheritance diagram for ddr2\+\_\+mem\+\_\+model\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=550pt]{de/d94/classddr2__mem__model__inherit__graph}
\end{center}
\end{figure}


Collaboration diagram for ddr2\+\_\+mem\+\_\+model\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=217pt]{d8/d91/classddr2__mem__model__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Entities}
\begin{DoxyCompactItemize}
\item 
{\bf europa} architecture
\end{DoxyCompactItemize}
\subsubsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
{\bf altera} 
\item 
{\bf altera\+\_\+mf} 
\item 
{\bf ieee} 
\item 
{\bf std} 
\end{DoxyCompactItemize}
\subsubsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
{\bf altera\+\_\+europa\+\_\+support\+\_\+lib}   
\item 
{\bf altera\+\_\+mf\+\_\+components}   
\item 
{\bf std\+\_\+logic\+\_\+1164}   
\item 
{\bf std\+\_\+logic\+\_\+arith}   
\item 
{\bf std\+\_\+logic\+\_\+unsigned}   
\item 
{\bf textio}   
\end{DoxyCompactItemize}
\subsubsection*{Ports}
 \begin{DoxyCompactItemize}
\item 
{\bf mem\+\_\+addr}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{12} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mem\+\_\+ba}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mem\+\_\+cas\+\_\+n}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf mem\+\_\+cke}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf mem\+\_\+clk}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf mem\+\_\+clk\+\_\+n}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf mem\+\_\+cs\+\_\+n}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf mem\+\_\+dm}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mem\+\_\+odt}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf mem\+\_\+ras\+\_\+n}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf mem\+\_\+we\+\_\+n}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf burst\+\_\+term}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf global\+\_\+reset\+\_\+n}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf mem\+\_\+dq}  {\bfseries {\bfseries \textcolor{keywordflow}{inout}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mem\+\_\+dqs}  {\bfseries {\bfseries \textcolor{keywordflow}{inout}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mem\+\_\+dqs\+\_\+n}  {\bfseries {\bfseries \textcolor{keywordflow}{inout}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 133} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.



\subsubsection{Member Data Documentation}
\index{ddr2\+\_\+mem\+\_\+model@{ddr2\+\_\+mem\+\_\+model}!altera@{altera}}
\index{altera@{altera}!ddr2\+\_\+mem\+\_\+model@{ddr2\+\_\+mem\+\_\+model}}
\paragraph[{altera}]{\setlength{\rightskip}{0pt plus 5cm}{\bf altera}\hspace{0.3cm}{\ttfamily [Library]}}\label{classddr2__mem__model_a6225a53bc3f8773294fcf63b77915332}


Definition at line {\bf 119} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model@{ddr2\+\_\+mem\+\_\+model}!altera\+\_\+europa\+\_\+support\+\_\+lib@{altera\+\_\+europa\+\_\+support\+\_\+lib}}
\index{altera\+\_\+europa\+\_\+support\+\_\+lib@{altera\+\_\+europa\+\_\+support\+\_\+lib}!ddr2\+\_\+mem\+\_\+model@{ddr2\+\_\+mem\+\_\+model}}
\paragraph[{altera\+\_\+europa\+\_\+support\+\_\+lib}]{\setlength{\rightskip}{0pt plus 5cm}{\bf altera\+\_\+europa\+\_\+support\+\_\+lib}\hspace{0.3cm}{\ttfamily [Package]}}\label{classddr2__mem__model_a44a4f9dd5bb8c6900279ff4b4fd71103}


Definition at line {\bf 120} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model@{ddr2\+\_\+mem\+\_\+model}!altera\+\_\+mf@{altera\+\_\+mf}}
\index{altera\+\_\+mf@{altera\+\_\+mf}!ddr2\+\_\+mem\+\_\+model@{ddr2\+\_\+mem\+\_\+model}}
\paragraph[{altera\+\_\+mf}]{\setlength{\rightskip}{0pt plus 5cm}{\bf altera\+\_\+mf}\hspace{0.3cm}{\ttfamily [Library]}}\label{classddr2__mem__model_ad57cd8d31a38ff87ac163fb47757ffbf}


Definition at line {\bf 122} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model@{ddr2\+\_\+mem\+\_\+model}!altera\+\_\+mf\+\_\+components@{altera\+\_\+mf\+\_\+components}}
\index{altera\+\_\+mf\+\_\+components@{altera\+\_\+mf\+\_\+components}!ddr2\+\_\+mem\+\_\+model@{ddr2\+\_\+mem\+\_\+model}}
\paragraph[{altera\+\_\+mf\+\_\+components}]{\setlength{\rightskip}{0pt plus 5cm}{\bf altera\+\_\+mf\+\_\+components}\hspace{0.3cm}{\ttfamily [Package]}}\label{classddr2__mem__model_a421d8a97945a4307e385df667430facb}


Definition at line {\bf 123} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model@{ddr2\+\_\+mem\+\_\+model}!burst\+\_\+term@{burst\+\_\+term}}
\index{burst\+\_\+term@{burst\+\_\+term}!ddr2\+\_\+mem\+\_\+model@{ddr2\+\_\+mem\+\_\+model}}
\paragraph[{burst\+\_\+term}]{\setlength{\rightskip}{0pt plus 5cm}{\bf burst\+\_\+term} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__mem__model_a72b630d6f7492f5a0ae594600ce665c2}


Definition at line {\bf 149} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model@{ddr2\+\_\+mem\+\_\+model}!global\+\_\+reset\+\_\+n@{global\+\_\+reset\+\_\+n}}
\index{global\+\_\+reset\+\_\+n@{global\+\_\+reset\+\_\+n}!ddr2\+\_\+mem\+\_\+model@{ddr2\+\_\+mem\+\_\+model}}
\paragraph[{global\+\_\+reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf global\+\_\+reset\+\_\+n} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__mem__model_afa431ccf290be4a7e715b98bc1c21fc5}


Definition at line {\bf 150} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model@{ddr2\+\_\+mem\+\_\+model}!ieee@{ieee}}
\index{ieee@{ieee}!ddr2\+\_\+mem\+\_\+model@{ddr2\+\_\+mem\+\_\+model}}
\paragraph[{ieee}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ieee}\hspace{0.3cm}{\ttfamily [Library]}}\label{classddr2__mem__model_a0a6af6eef40212dbaf130d57ce711256}


Definition at line {\bf 125} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model@{ddr2\+\_\+mem\+\_\+model}!mem\+\_\+addr@{mem\+\_\+addr}}
\index{mem\+\_\+addr@{mem\+\_\+addr}!ddr2\+\_\+mem\+\_\+model@{ddr2\+\_\+mem\+\_\+model}}
\paragraph[{mem\+\_\+addr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mem\+\_\+addr} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{12} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__mem__model_ab4a0be17e317f70f376035caad0bdeaf}


Definition at line {\bf 136} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model@{ddr2\+\_\+mem\+\_\+model}!mem\+\_\+ba@{mem\+\_\+ba}}
\index{mem\+\_\+ba@{mem\+\_\+ba}!ddr2\+\_\+mem\+\_\+model@{ddr2\+\_\+mem\+\_\+model}}
\paragraph[{mem\+\_\+ba}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mem\+\_\+ba} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__mem__model_a117e3da79c8cff92994edd5a36508a38}


Definition at line {\bf 137} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model@{ddr2\+\_\+mem\+\_\+model}!mem\+\_\+cas\+\_\+n@{mem\+\_\+cas\+\_\+n}}
\index{mem\+\_\+cas\+\_\+n@{mem\+\_\+cas\+\_\+n}!ddr2\+\_\+mem\+\_\+model@{ddr2\+\_\+mem\+\_\+model}}
\paragraph[{mem\+\_\+cas\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mem\+\_\+cas\+\_\+n} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__mem__model_a8a9bf3b83d1ed706a8c68cd8ad88b598}


Definition at line {\bf 138} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model@{ddr2\+\_\+mem\+\_\+model}!mem\+\_\+cke@{mem\+\_\+cke}}
\index{mem\+\_\+cke@{mem\+\_\+cke}!ddr2\+\_\+mem\+\_\+model@{ddr2\+\_\+mem\+\_\+model}}
\paragraph[{mem\+\_\+cke}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mem\+\_\+cke} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__mem__model_a20c107edb85a38c3abb4a35caff494e4}


Definition at line {\bf 139} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model@{ddr2\+\_\+mem\+\_\+model}!mem\+\_\+clk@{mem\+\_\+clk}}
\index{mem\+\_\+clk@{mem\+\_\+clk}!ddr2\+\_\+mem\+\_\+model@{ddr2\+\_\+mem\+\_\+model}}
\paragraph[{mem\+\_\+clk}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mem\+\_\+clk} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__mem__model_ab422a875d2a922d8b5ddb85f789c6b5a}


Definition at line {\bf 140} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model@{ddr2\+\_\+mem\+\_\+model}!mem\+\_\+clk\+\_\+n@{mem\+\_\+clk\+\_\+n}}
\index{mem\+\_\+clk\+\_\+n@{mem\+\_\+clk\+\_\+n}!ddr2\+\_\+mem\+\_\+model@{ddr2\+\_\+mem\+\_\+model}}
\paragraph[{mem\+\_\+clk\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mem\+\_\+clk\+\_\+n} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__mem__model_a478e9651ef2ecd2d56ca3082222b0333}


Definition at line {\bf 141} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model@{ddr2\+\_\+mem\+\_\+model}!mem\+\_\+cs\+\_\+n@{mem\+\_\+cs\+\_\+n}}
\index{mem\+\_\+cs\+\_\+n@{mem\+\_\+cs\+\_\+n}!ddr2\+\_\+mem\+\_\+model@{ddr2\+\_\+mem\+\_\+model}}
\paragraph[{mem\+\_\+cs\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mem\+\_\+cs\+\_\+n} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__mem__model_a96326a55708ede127b79ae66cb698fd2}


Definition at line {\bf 142} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model@{ddr2\+\_\+mem\+\_\+model}!mem\+\_\+dm@{mem\+\_\+dm}}
\index{mem\+\_\+dm@{mem\+\_\+dm}!ddr2\+\_\+mem\+\_\+model@{ddr2\+\_\+mem\+\_\+model}}
\paragraph[{mem\+\_\+dm}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mem\+\_\+dm} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__mem__model_a40521ddfe4aedeca7833cd7c7be16c34}


Definition at line {\bf 143} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model@{ddr2\+\_\+mem\+\_\+model}!mem\+\_\+dq@{mem\+\_\+dq}}
\index{mem\+\_\+dq@{mem\+\_\+dq}!ddr2\+\_\+mem\+\_\+model@{ddr2\+\_\+mem\+\_\+model}}
\paragraph[{mem\+\_\+dq}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mem\+\_\+dq} {\bfseries \textcolor{keywordflow}{inout}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__mem__model_a523acbc776ea0d4bb3636c1762b97bbb}


Definition at line {\bf 151} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model@{ddr2\+\_\+mem\+\_\+model}!mem\+\_\+dqs@{mem\+\_\+dqs}}
\index{mem\+\_\+dqs@{mem\+\_\+dqs}!ddr2\+\_\+mem\+\_\+model@{ddr2\+\_\+mem\+\_\+model}}
\paragraph[{mem\+\_\+dqs}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mem\+\_\+dqs} {\bfseries \textcolor{keywordflow}{inout}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__mem__model_a4dc9f36564489295eb0ba3ba315de770}


Definition at line {\bf 152} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model@{ddr2\+\_\+mem\+\_\+model}!mem\+\_\+dqs\+\_\+n@{mem\+\_\+dqs\+\_\+n}}
\index{mem\+\_\+dqs\+\_\+n@{mem\+\_\+dqs\+\_\+n}!ddr2\+\_\+mem\+\_\+model@{ddr2\+\_\+mem\+\_\+model}}
\paragraph[{mem\+\_\+dqs\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mem\+\_\+dqs\+\_\+n} {\bfseries \textcolor{keywordflow}{inout}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__mem__model_a8f6a979c32972083c02a2c87725f02fd}


Definition at line {\bf 154} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model@{ddr2\+\_\+mem\+\_\+model}!mem\+\_\+odt@{mem\+\_\+odt}}
\index{mem\+\_\+odt@{mem\+\_\+odt}!ddr2\+\_\+mem\+\_\+model@{ddr2\+\_\+mem\+\_\+model}}
\paragraph[{mem\+\_\+odt}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mem\+\_\+odt} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__mem__model_a6629d30640cd976e959b9228e7fe181f}


Definition at line {\bf 144} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model@{ddr2\+\_\+mem\+\_\+model}!mem\+\_\+ras\+\_\+n@{mem\+\_\+ras\+\_\+n}}
\index{mem\+\_\+ras\+\_\+n@{mem\+\_\+ras\+\_\+n}!ddr2\+\_\+mem\+\_\+model@{ddr2\+\_\+mem\+\_\+model}}
\paragraph[{mem\+\_\+ras\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mem\+\_\+ras\+\_\+n} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__mem__model_a525177d7ed4260e623da059628977b5e}


Definition at line {\bf 145} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model@{ddr2\+\_\+mem\+\_\+model}!mem\+\_\+we\+\_\+n@{mem\+\_\+we\+\_\+n}}
\index{mem\+\_\+we\+\_\+n@{mem\+\_\+we\+\_\+n}!ddr2\+\_\+mem\+\_\+model@{ddr2\+\_\+mem\+\_\+model}}
\paragraph[{mem\+\_\+we\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mem\+\_\+we\+\_\+n} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__mem__model_a8f8d15af47132881970bef1ca46010a8}


Definition at line {\bf 146} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model@{ddr2\+\_\+mem\+\_\+model}!std@{std}}
\index{std@{std}!ddr2\+\_\+mem\+\_\+model@{ddr2\+\_\+mem\+\_\+model}}
\paragraph[{std}]{\setlength{\rightskip}{0pt plus 5cm}{\bf std}\hspace{0.3cm}{\ttfamily [Library]}}\label{classddr2__mem__model_a17a7c5b2be3cba8592e83e385620216b}


Definition at line {\bf 130} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model@{ddr2\+\_\+mem\+\_\+model}!std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}}
\index{std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}!ddr2\+\_\+mem\+\_\+model@{ddr2\+\_\+mem\+\_\+model}}
\paragraph[{std\+\_\+logic\+\_\+1164}]{\setlength{\rightskip}{0pt plus 5cm}{\bf std\+\_\+logic\+\_\+1164}\hspace{0.3cm}{\ttfamily [Package]}}\label{classddr2__mem__model_acd03516902501cd1c7296a98e22c6fcb}


Definition at line {\bf 126} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model@{ddr2\+\_\+mem\+\_\+model}!std\+\_\+logic\+\_\+arith@{std\+\_\+logic\+\_\+arith}}
\index{std\+\_\+logic\+\_\+arith@{std\+\_\+logic\+\_\+arith}!ddr2\+\_\+mem\+\_\+model@{ddr2\+\_\+mem\+\_\+model}}
\paragraph[{std\+\_\+logic\+\_\+arith}]{\setlength{\rightskip}{0pt plus 5cm}{\bf std\+\_\+logic\+\_\+arith}\hspace{0.3cm}{\ttfamily [Package]}}\label{classddr2__mem__model_a0f5ecc6613f63d07f7963a97b1b26095}


Definition at line {\bf 127} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model@{ddr2\+\_\+mem\+\_\+model}!std\+\_\+logic\+\_\+unsigned@{std\+\_\+logic\+\_\+unsigned}}
\index{std\+\_\+logic\+\_\+unsigned@{std\+\_\+logic\+\_\+unsigned}!ddr2\+\_\+mem\+\_\+model@{ddr2\+\_\+mem\+\_\+model}}
\paragraph[{std\+\_\+logic\+\_\+unsigned}]{\setlength{\rightskip}{0pt plus 5cm}{\bf std\+\_\+logic\+\_\+unsigned}\hspace{0.3cm}{\ttfamily [Package]}}\label{classddr2__mem__model_a598da929e807d58939b47499e8bc9fa8}


Definition at line {\bf 128} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model@{ddr2\+\_\+mem\+\_\+model}!textio@{textio}}
\index{textio@{textio}!ddr2\+\_\+mem\+\_\+model@{ddr2\+\_\+mem\+\_\+model}}
\paragraph[{textio}]{\setlength{\rightskip}{0pt plus 5cm}{\bf textio}\hspace{0.3cm}{\ttfamily [Package]}}\label{classddr2__mem__model_aa8c4e25998323a84db5b1fa701b92fcb}


Definition at line {\bf 131} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/ip/ddr2/testbench/{\bf ddr2\+\_\+mem\+\_\+model.\+vhd}\end{DoxyCompactItemize}
