# compile vhdl design source files
vhdl xil_defaultlib  "../../../vhdl_project.srcs/sources_1/new/PLL_9MHz.vhd"
vhdl xil_defaultlib  "../../../vhdl_project.srcs/sim_1/new/PLL_9MHz_TB.vhd"

# Do not sort compile order
nosort
