{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1524816443512 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1524816443512 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 27 03:07:23 2018 " "Processing started: Fri Apr 27 03:07:23 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1524816443512 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1524816443512 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final_project -c final_project_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off final_project -c final_project_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1524816443512 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1524816443918 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "hexdriver.sv(25) " "Verilog HDL warning at hexdriver.sv(25): extended using \"x\" or \"z\"" {  } { { "hexdriver.sv" "" { Text "D:/ECE_385/final_project/hexdriver.sv" 25 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1524816451949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hexdriver " "Found entity 1: hexdriver" {  } { { "hexdriver.sv" "" { Text "D:/ECE_385/final_project/hexdriver.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524816451949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524816451949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lut.sv 4 4 " "Found 4 design units, including 4 entities, in source file lut.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sin_lut " "Found entity 1: sin_lut" {  } { { "lut.sv" "" { Text "D:/ECE_385/final_project/lut.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524816451949 ""} { "Info" "ISGN_ENTITY_NAME" "2 cos_lut " "Found entity 2: cos_lut" {  } { { "lut.sv" "" { Text "D:/ECE_385/final_project/lut.sv" 180 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524816451949 ""} { "Info" "ISGN_ENTITY_NAME" "3 wgt_mean " "Found entity 3: wgt_mean" {  } { { "lut.sv" "" { Text "D:/ECE_385/final_project/lut.sv" 326 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524816451949 ""} { "Info" "ISGN_ENTITY_NAME" "4 ray_lut " "Found entity 4: ray_lut" {  } { { "lut.sv" "" { Text "D:/ECE_385/final_project/lut.sv" 351 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524816451949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524816451949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ang_lut.sv 1 1 " "Found 1 design units, including 1 entities, in source file ang_lut.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ang_lut " "Found entity 1: ang_lut" {  } { { "ang_lut.sv" "" { Text "D:/ECE_385/final_project/ang_lut.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524816451949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524816451949 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ps2_mouse_controller.sv(15) " "Verilog HDL information at ps2_mouse_controller.sv(15): always construct contains both blocking and non-blocking assignments" {  } { { "ps2_mouse_controller.sv" "" { Text "D:/ECE_385/final_project/ps2_mouse_controller.sv" 15 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1524816451965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_mouse_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file ps2_mouse_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ps2m " "Found entity 1: ps2m" {  } { { "ps2_mouse_controller.sv" "" { Text "D:/ECE_385/final_project/ps2_mouse_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524816451965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524816451965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_clk " "Found entity 1: vga_clk" {  } { { "vga_clk.v" "" { Text "D:/ECE_385/final_project/vga_clk.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524816451965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524816451965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_controller " "Found entity 1: VGA_controller" {  } { { "VGA_controller.sv" "" { Text "D:/ECE_385/final_project/VGA_controller.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524816451965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524816451965 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "final_top_level.sv(64) " "Verilog HDL information at final_top_level.sv(64): always construct contains both blocking and non-blocking assignments" {  } { { "final_top_level.sv" "" { Text "D:/ECE_385/final_project/final_top_level.sv" 64 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1524816451965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_top_level.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_top_level.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_top_level " "Found entity 1: final_top_level" {  } { { "final_top_level.sv" "" { Text "D:/ECE_385/final_project/final_top_level.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524816451965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524816451965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vector.sv 6 6 " "Found 6 design units, including 6 entities, in source file vector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 add_vector " "Found entity 1: add_vector" {  } { { "vector.sv" "" { Text "D:/ECE_385/final_project/vector.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524816451965 ""} { "Info" "ISGN_ENTITY_NAME" "2 sub_vector " "Found entity 2: sub_vector" {  } { { "vector.sv" "" { Text "D:/ECE_385/final_project/vector.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524816451965 ""} { "Info" "ISGN_ENTITY_NAME" "3 mult_real " "Found entity 3: mult_real" {  } { { "vector.sv" "" { Text "D:/ECE_385/final_project/vector.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524816451965 ""} { "Info" "ISGN_ENTITY_NAME" "4 dot_product_scale " "Found entity 4: dot_product_scale" {  } { { "vector.sv" "" { Text "D:/ECE_385/final_project/vector.sv" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524816451965 ""} { "Info" "ISGN_ENTITY_NAME" "5 sqrt_real_32 " "Found entity 5: sqrt_real_32" {  } { { "vector.sv" "" { Text "D:/ECE_385/final_project/vector.sv" 110 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524816451965 ""} { "Info" "ISGN_ENTITY_NAME" "6 sqrt_real " "Found entity 6: sqrt_real" {  } { { "vector.sv" "" { Text "D:/ECE_385/final_project/vector.sv" 136 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524816451965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524816451965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frame_buffer.sv 3 3 " "Found 3 design units, including 3 entities, in source file frame_buffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 frame_buffer " "Found entity 1: frame_buffer" {  } { { "frame_buffer.sv" "" { Text "D:/ECE_385/final_project/frame_buffer.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524816451965 ""} { "Info" "ISGN_ENTITY_NAME" "2 color_shrink " "Found entity 2: color_shrink" {  } { { "frame_buffer.sv" "" { Text "D:/ECE_385/final_project/frame_buffer.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524816451965 ""} { "Info" "ISGN_ENTITY_NAME" "3 color_expand " "Found entity 3: color_expand" {  } { { "frame_buffer.sv" "" { Text "D:/ECE_385/final_project/frame_buffer.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524816451965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524816451965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "collision_detection.sv 1 1 " "Found 1 design units, including 1 entities, in source file collision_detection.sv" { { "Info" "ISGN_ENTITY_NAME" "1 collision_detection " "Found entity 1: collision_detection" {  } { { "collision_detection.sv" "" { Text "D:/ECE_385/final_project/collision_detection.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524816451965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524816451965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sphere_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file sphere_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sphere_reg_4 " "Found entity 1: sphere_reg_4" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524816451965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524816451965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "writeupdate.sv 1 1 " "Found 1 design units, including 1 entities, in source file writeupdate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 increment_write " "Found entity 1: increment_write" {  } { { "WriteUpdate.sv" "" { Text "D:/ECE_385/final_project/WriteUpdate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524816451965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524816451965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file color_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 color_mapper " "Found entity 1: color_mapper" {  } { { "color_mapper.sv" "" { Text "D:/ECE_385/final_project/color_mapper.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524816451965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524816451965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/testbench.sv 2 2 " "Found 2 design units, including 2 entities, in source file output_files/testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "output_files/testbench.sv" "" { Text "D:/ECE_385/final_project/output_files/testbench.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524816451965 ""} { "Info" "ISGN_ENTITY_NAME" "2 random_testbench " "Found entity 2: random_testbench" {  } { { "output_files/testbench.sv" "" { Text "D:/ECE_385/final_project/output_files/testbench.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524816451965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524816451965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random.sv 17 17 " "Found 17 design units, including 17 entities, in source file random.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rand_lut " "Found entity 1: rand_lut" {  } { { "random.sv" "" { Text "D:/ECE_385/final_project/random.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524816451981 ""} { "Info" "ISGN_ENTITY_NAME" "2 random_0 " "Found entity 2: random_0" {  } { { "random.sv" "" { Text "D:/ECE_385/final_project/random.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524816451981 ""} { "Info" "ISGN_ENTITY_NAME" "3 random_1 " "Found entity 3: random_1" {  } { { "random.sv" "" { Text "D:/ECE_385/final_project/random.sv" 81 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524816451981 ""} { "Info" "ISGN_ENTITY_NAME" "4 random_2 " "Found entity 4: random_2" {  } { { "random.sv" "" { Text "D:/ECE_385/final_project/random.sv" 107 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524816451981 ""} { "Info" "ISGN_ENTITY_NAME" "5 random_3 " "Found entity 5: random_3" {  } { { "random.sv" "" { Text "D:/ECE_385/final_project/random.sv" 133 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524816451981 ""} { "Info" "ISGN_ENTITY_NAME" "6 random_4 " "Found entity 6: random_4" {  } { { "random.sv" "" { Text "D:/ECE_385/final_project/random.sv" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524816451981 ""} { "Info" "ISGN_ENTITY_NAME" "7 random_5 " "Found entity 7: random_5" {  } { { "random.sv" "" { Text "D:/ECE_385/final_project/random.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524816451981 ""} { "Info" "ISGN_ENTITY_NAME" "8 random_6 " "Found entity 8: random_6" {  } { { "random.sv" "" { Text "D:/ECE_385/final_project/random.sv" 211 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524816451981 ""} { "Info" "ISGN_ENTITY_NAME" "9 random_7 " "Found entity 9: random_7" {  } { { "random.sv" "" { Text "D:/ECE_385/final_project/random.sv" 237 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524816451981 ""} { "Info" "ISGN_ENTITY_NAME" "10 random_8 " "Found entity 10: random_8" {  } { { "random.sv" "" { Text "D:/ECE_385/final_project/random.sv" 263 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524816451981 ""} { "Info" "ISGN_ENTITY_NAME" "11 random_9 " "Found entity 11: random_9" {  } { { "random.sv" "" { Text "D:/ECE_385/final_project/random.sv" 289 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524816451981 ""} { "Info" "ISGN_ENTITY_NAME" "12 random_10 " "Found entity 12: random_10" {  } { { "random.sv" "" { Text "D:/ECE_385/final_project/random.sv" 315 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524816451981 ""} { "Info" "ISGN_ENTITY_NAME" "13 random_11 " "Found entity 13: random_11" {  } { { "random.sv" "" { Text "D:/ECE_385/final_project/random.sv" 341 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524816451981 ""} { "Info" "ISGN_ENTITY_NAME" "14 random_12 " "Found entity 14: random_12" {  } { { "random.sv" "" { Text "D:/ECE_385/final_project/random.sv" 367 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524816451981 ""} { "Info" "ISGN_ENTITY_NAME" "15 random_13 " "Found entity 15: random_13" {  } { { "random.sv" "" { Text "D:/ECE_385/final_project/random.sv" 393 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524816451981 ""} { "Info" "ISGN_ENTITY_NAME" "16 random_14 " "Found entity 16: random_14" {  } { { "random.sv" "" { Text "D:/ECE_385/final_project/random.sv" 419 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524816451981 ""} { "Info" "ISGN_ENTITY_NAME" "17 random_15 " "Found entity 17: random_15" {  } { { "random.sv" "" { Text "D:/ECE_385/final_project/random.sv" 445 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524816451981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524816451981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hit_detection.sv 1 1 " "Found 1 design units, including 1 entities, in source file hit_detection.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hit_detection " "Found entity 1: hit_detection" {  } { { "hit_detection.sv" "" { Text "D:/ECE_385/final_project/hit_detection.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524816451981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524816451981 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "final_top_level " "Elaborating entity \"final_top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1524816452074 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "final_top_level.sv(82) " "Verilog HDL Case Statement information at final_top_level.sv(82): all case item expressions in this case statement are onehot" {  } { { "final_top_level.sv" "" { Text "D:/ECE_385/final_project/final_top_level.sv" 82 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1524816452074 "|final_top_level"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "final_top_level.sv(89) " "Verilog HDL Case Statement information at final_top_level.sv(89): all case item expressions in this case statement are onehot" {  } { { "final_top_level.sv" "" { Text "D:/ECE_385/final_project/final_top_level.sv" 89 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1524816452074 "|final_top_level"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "spherecol " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"spherecol\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1524816452074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sphere_reg_4 sphere_reg_4:sph4 " "Elaborating entity \"sphere_reg_4\" for hierarchy \"sphere_reg_4:sph4\"" {  } { { "final_top_level.sv" "sph4" { Text "D:/ECE_385/final_project/final_top_level.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816452074 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "Sphere_col " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"Sphere_col\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1524816452231 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "pos " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"pos\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1524816452231 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "col " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"col\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1524816452231 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "vel " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"vel\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1524816452231 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "acc " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"acc\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1524816452231 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "velacc " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"velacc\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1524816452231 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "posvelacc " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"posvelacc\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1524816452231 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "pos_n " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"pos_n\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1524816452231 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "vel_n " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"vel_n\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1524816452231 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "col_n " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"col_n\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1524816452231 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "pos_rand " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"pos_rand\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1524816452231 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "vel_rand " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"vel_rand\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1524816452231 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "col_rand " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"col_rand\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1524816452231 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "Sphere_col " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"Sphere_col\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1524816452231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_vector sphere_reg_4:sph4\|add_vector:va0 " "Elaborating entity \"add_vector\" for hierarchy \"sphere_reg_4:sph4\|add_vector:va0\"" {  } { { "sphere_reg.sv" "va0" { Text "D:/ECE_385/final_project/sphere_reg.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816452293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rand_lut sphere_reg_4:sph4\|rand_lut:rl " "Elaborating entity \"rand_lut\" for hierarchy \"sphere_reg_4:sph4\|rand_lut:rl\"" {  } { { "sphere_reg.sv" "rl" { Text "D:/ECE_385/final_project/sphere_reg.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816452293 ""}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "random.sv(25) " "Verilog HDL or VHDL warning at the random.sv(25): index expression is not wide enough to address all of the elements in the array" {  } { { "random.sv" "" { Text "D:/ECE_385/final_project/random.sv" 25 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1524816452293 "|final_top_level|sphere_reg_4:sph4|rand_lut:rl"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "random.sv(26) " "Verilog HDL or VHDL warning at the random.sv(26): index expression is not wide enough to address all of the elements in the array" {  } { { "random.sv" "" { Text "D:/ECE_385/final_project/random.sv" 26 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1524816452293 "|final_top_level|sphere_reg_4:sph4|rand_lut:rl"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "random.sv(27) " "Verilog HDL or VHDL warning at the random.sv(27): index expression is not wide enough to address all of the elements in the array" {  } { { "random.sv" "" { Text "D:/ECE_385/final_project/random.sv" 27 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1524816452293 "|final_top_level|sphere_reg_4:sph4|rand_lut:rl"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "random.sv(28) " "Verilog HDL or VHDL warning at the random.sv(28): index expression is not wide enough to address all of the elements in the array" {  } { { "random.sv" "" { Text "D:/ECE_385/final_project/random.sv" 28 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1524816452293 "|final_top_level|sphere_reg_4:sph4|rand_lut:rl"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "random.sv(29) " "Verilog HDL or VHDL warning at the random.sv(29): index expression is not wide enough to address all of the elements in the array" {  } { { "random.sv" "" { Text "D:/ECE_385/final_project/random.sv" 29 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1524816452293 "|final_top_level|sphere_reg_4:sph4|rand_lut:rl"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "random.sv(30) " "Verilog HDL or VHDL warning at the random.sv(30): index expression is not wide enough to address all of the elements in the array" {  } { { "random.sv" "" { Text "D:/ECE_385/final_project/random.sv" 30 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1524816452293 "|final_top_level|sphere_reg_4:sph4|rand_lut:rl"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "random.sv(31) " "Verilog HDL or VHDL warning at the random.sv(31): index expression is not wide enough to address all of the elements in the array" {  } { { "random.sv" "" { Text "D:/ECE_385/final_project/random.sv" 31 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1524816452293 "|final_top_level|sphere_reg_4:sph4|rand_lut:rl"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "random.sv(32) " "Verilog HDL or VHDL warning at the random.sv(32): index expression is not wide enough to address all of the elements in the array" {  } { { "random.sv" "" { Text "D:/ECE_385/final_project/random.sv" 32 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1524816452293 "|final_top_level|sphere_reg_4:sph4|rand_lut:rl"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "random.sv(33) " "Verilog HDL or VHDL warning at the random.sv(33): index expression is not wide enough to address all of the elements in the array" {  } { { "random.sv" "" { Text "D:/ECE_385/final_project/random.sv" 33 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1524816452293 "|final_top_level|sphere_reg_4:sph4|rand_lut:rl"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "random.sv(34) " "Verilog HDL or VHDL warning at the random.sv(34): index expression is not wide enough to address all of the elements in the array" {  } { { "random.sv" "" { Text "D:/ECE_385/final_project/random.sv" 34 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1524816452293 "|final_top_level|sphere_reg_4:sph4|rand_lut:rl"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "random.sv(35) " "Verilog HDL or VHDL warning at the random.sv(35): index expression is not wide enough to address all of the elements in the array" {  } { { "random.sv" "" { Text "D:/ECE_385/final_project/random.sv" 35 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1524816452293 "|final_top_level|sphere_reg_4:sph4|rand_lut:rl"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "random.sv(36) " "Verilog HDL or VHDL warning at the random.sv(36): index expression is not wide enough to address all of the elements in the array" {  } { { "random.sv" "" { Text "D:/ECE_385/final_project/random.sv" 36 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1524816452293 "|final_top_level|sphere_reg_4:sph4|rand_lut:rl"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "random.sv(37) " "Verilog HDL or VHDL warning at the random.sv(37): index expression is not wide enough to address all of the elements in the array" {  } { { "random.sv" "" { Text "D:/ECE_385/final_project/random.sv" 37 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1524816452293 "|final_top_level|sphere_reg_4:sph4|rand_lut:rl"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "random.sv(38) " "Verilog HDL or VHDL warning at the random.sv(38): index expression is not wide enough to address all of the elements in the array" {  } { { "random.sv" "" { Text "D:/ECE_385/final_project/random.sv" 38 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1524816452293 "|final_top_level|sphere_reg_4:sph4|rand_lut:rl"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "random.sv(39) " "Verilog HDL or VHDL warning at the random.sv(39): index expression is not wide enough to address all of the elements in the array" {  } { { "random.sv" "" { Text "D:/ECE_385/final_project/random.sv" 39 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1524816452293 "|final_top_level|sphere_reg_4:sph4|rand_lut:rl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_0 sphere_reg_4:sph4\|rand_lut:rl\|random_0:r0 " "Elaborating entity \"random_0\" for hierarchy \"sphere_reg_4:sph4\|rand_lut:rl\|random_0:r0\"" {  } { { "random.sv" "r0" { Text "D:/ECE_385/final_project/random.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816452293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_1 sphere_reg_4:sph4\|rand_lut:rl\|random_1:r1 " "Elaborating entity \"random_1\" for hierarchy \"sphere_reg_4:sph4\|rand_lut:rl\|random_1:r1\"" {  } { { "random.sv" "r1" { Text "D:/ECE_385/final_project/random.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816452293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_2 sphere_reg_4:sph4\|rand_lut:rl\|random_2:r2 " "Elaborating entity \"random_2\" for hierarchy \"sphere_reg_4:sph4\|rand_lut:rl\|random_2:r2\"" {  } { { "random.sv" "r2" { Text "D:/ECE_385/final_project/random.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816452293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_3 sphere_reg_4:sph4\|rand_lut:rl\|random_3:r3 " "Elaborating entity \"random_3\" for hierarchy \"sphere_reg_4:sph4\|rand_lut:rl\|random_3:r3\"" {  } { { "random.sv" "r3" { Text "D:/ECE_385/final_project/random.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816452293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_4 sphere_reg_4:sph4\|rand_lut:rl\|random_4:r4 " "Elaborating entity \"random_4\" for hierarchy \"sphere_reg_4:sph4\|rand_lut:rl\|random_4:r4\"" {  } { { "random.sv" "r4" { Text "D:/ECE_385/final_project/random.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816452293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_5 sphere_reg_4:sph4\|rand_lut:rl\|random_5:r5 " "Elaborating entity \"random_5\" for hierarchy \"sphere_reg_4:sph4\|rand_lut:rl\|random_5:r5\"" {  } { { "random.sv" "r5" { Text "D:/ECE_385/final_project/random.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816452293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_6 sphere_reg_4:sph4\|rand_lut:rl\|random_6:r6 " "Elaborating entity \"random_6\" for hierarchy \"sphere_reg_4:sph4\|rand_lut:rl\|random_6:r6\"" {  } { { "random.sv" "r6" { Text "D:/ECE_385/final_project/random.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816452293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_7 sphere_reg_4:sph4\|rand_lut:rl\|random_7:r7 " "Elaborating entity \"random_7\" for hierarchy \"sphere_reg_4:sph4\|rand_lut:rl\|random_7:r7\"" {  } { { "random.sv" "r7" { Text "D:/ECE_385/final_project/random.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816452293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_8 sphere_reg_4:sph4\|rand_lut:rl\|random_8:r8 " "Elaborating entity \"random_8\" for hierarchy \"sphere_reg_4:sph4\|rand_lut:rl\|random_8:r8\"" {  } { { "random.sv" "r8" { Text "D:/ECE_385/final_project/random.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816452309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_9 sphere_reg_4:sph4\|rand_lut:rl\|random_9:r9 " "Elaborating entity \"random_9\" for hierarchy \"sphere_reg_4:sph4\|rand_lut:rl\|random_9:r9\"" {  } { { "random.sv" "r9" { Text "D:/ECE_385/final_project/random.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816452309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_10 sphere_reg_4:sph4\|rand_lut:rl\|random_10:r10 " "Elaborating entity \"random_10\" for hierarchy \"sphere_reg_4:sph4\|rand_lut:rl\|random_10:r10\"" {  } { { "random.sv" "r10" { Text "D:/ECE_385/final_project/random.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816452309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_11 sphere_reg_4:sph4\|rand_lut:rl\|random_11:r11 " "Elaborating entity \"random_11\" for hierarchy \"sphere_reg_4:sph4\|rand_lut:rl\|random_11:r11\"" {  } { { "random.sv" "r11" { Text "D:/ECE_385/final_project/random.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816452309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_12 sphere_reg_4:sph4\|rand_lut:rl\|random_12:r12 " "Elaborating entity \"random_12\" for hierarchy \"sphere_reg_4:sph4\|rand_lut:rl\|random_12:r12\"" {  } { { "random.sv" "r12" { Text "D:/ECE_385/final_project/random.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816452309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_13 sphere_reg_4:sph4\|rand_lut:rl\|random_13:r13 " "Elaborating entity \"random_13\" for hierarchy \"sphere_reg_4:sph4\|rand_lut:rl\|random_13:r13\"" {  } { { "random.sv" "r13" { Text "D:/ECE_385/final_project/random.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816452309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_14 sphere_reg_4:sph4\|rand_lut:rl\|random_14:r14 " "Elaborating entity \"random_14\" for hierarchy \"sphere_reg_4:sph4\|rand_lut:rl\|random_14:r14\"" {  } { { "random.sv" "r14" { Text "D:/ECE_385/final_project/random.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816452309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_15 sphere_reg_4:sph4\|rand_lut:rl\|random_15:r15 " "Elaborating entity \"random_15\" for hierarchy \"sphere_reg_4:sph4\|rand_lut:rl\|random_15:r15\"" {  } { { "random.sv" "r15" { Text "D:/ECE_385/final_project/random.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816452309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_mapper color_mapper:colmap " "Elaborating entity \"color_mapper\" for hierarchy \"color_mapper:colmap\"" {  } { { "final_top_level.sv" "colmap" { Text "D:/ECE_385/final_project/final_top_level.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816452309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collision_detection collision_detection:cd " "Elaborating entity \"collision_detection\" for hierarchy \"collision_detection:cd\"" {  } { { "final_top_level.sv" "cd" { Text "D:/ECE_385/final_project/final_top_level.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816452309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dot_product_scale collision_detection:cd\|dot_product_scale:vdxc " "Elaborating entity \"dot_product_scale\" for hierarchy \"collision_detection:cd\|dot_product_scale:vdxc\"" {  } { { "collision_detection.sv" "vdxc" { Text "D:/ECE_385/final_project/collision_detection.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816452309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_real collision_detection:cd\|dot_product_scale:vdxc\|mult_real:x " "Elaborating entity \"mult_real\" for hierarchy \"collision_detection:cd\|dot_product_scale:vdxc\|mult_real:x\"" {  } { { "vector.sv" "x" { Text "D:/ECE_385/final_project/vector.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816452309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sqrt_real collision_detection:cd\|sqrt_real:rbsqrt " "Elaborating entity \"sqrt_real\" for hierarchy \"collision_detection:cd\|sqrt_real:rbsqrt\"" {  } { { "collision_detection.sv" "rbsqrt" { Text "D:/ECE_385/final_project/collision_detection.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816452309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_controller VGA_controller:vga " "Elaborating entity \"VGA_controller\" for hierarchy \"VGA_controller:vga\"" {  } { { "final_top_level.sv" "vga" { Text "D:/ECE_385/final_project/final_top_level.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816452324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frame_buffer frame_buffer:fb " "Elaborating entity \"frame_buffer\" for hierarchy \"frame_buffer:fb\"" {  } { { "final_top_level.sv" "fb" { Text "D:/ECE_385/final_project/final_top_level.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816452324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_shrink frame_buffer:fb\|color_shrink:shrink " "Elaborating entity \"color_shrink\" for hierarchy \"frame_buffer:fb\|color_shrink:shrink\"" {  } { { "frame_buffer.sv" "shrink" { Text "D:/ECE_385/final_project/frame_buffer.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816452324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_expand frame_buffer:fb\|color_expand:expand " "Elaborating entity \"color_expand\" for hierarchy \"frame_buffer:fb\|color_expand:expand\"" {  } { { "frame_buffer.sv" "expand" { Text "D:/ECE_385/final_project/frame_buffer.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816452324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "increment_write increment_write:iw " "Elaborating entity \"increment_write\" for hierarchy \"increment_write:iw\"" {  } { { "final_top_level.sv" "iw" { Text "D:/ECE_385/final_project/final_top_level.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816452324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ang_lut ang_lut:al " "Elaborating entity \"ang_lut\" for hierarchy \"ang_lut:al\"" {  } { { "final_top_level.sv" "al" { Text "D:/ECE_385/final_project/final_top_level.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816452324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ray_lut ray_lut:rl " "Elaborating entity \"ray_lut\" for hierarchy \"ray_lut:rl\"" {  } { { "final_top_level.sv" "rl" { Text "D:/ECE_385/final_project/final_top_level.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816452340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sin_lut ray_lut:rl\|sin_lut:s0 " "Elaborating entity \"sin_lut\" for hierarchy \"ray_lut:rl\|sin_lut:s0\"" {  } { { "lut.sv" "s0" { Text "D:/ECE_385/final_project/lut.sv" 361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816452340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cos_lut ray_lut:rl\|cos_lut:c0 " "Elaborating entity \"cos_lut\" for hierarchy \"ray_lut:rl\|cos_lut:c0\"" {  } { { "lut.sv" "c0" { Text "D:/ECE_385/final_project/lut.sv" 365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816452356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wgt_mean ray_lut:rl\|wgt_mean:wm0 " "Elaborating entity \"wgt_mean\" for hierarchy \"ray_lut:rl\|wgt_mean:wm0\"" {  } { { "lut.sv" "wm0" { Text "D:/ECE_385/final_project/lut.sv" 370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816452371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_clk vga_clk:vga_clk_instance " "Elaborating entity \"vga_clk\" for hierarchy \"vga_clk:vga_clk_instance\"" {  } { { "final_top_level.sv" "vga_clk_instance" { Text "D:/ECE_385/final_project/final_top_level.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816452371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_clk:vga_clk_instance\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_clk:vga_clk_instance\|altpll:altpll_component\"" {  } { { "vga_clk.v" "altpll_component" { Text "D:/ECE_385/final_project/vga_clk.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816452387 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_clk:vga_clk_instance\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_clk:vga_clk_instance\|altpll:altpll_component\"" {  } { { "vga_clk.v" "" { Text "D:/ECE_385/final_project/vga_clk.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524816452402 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_clk:vga_clk_instance\|altpll:altpll_component " "Instantiated megafunction \"vga_clk:vga_clk_instance\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816452402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816452402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816452402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816452402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816452402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816452402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816452402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816452402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=vga_clk " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=vga_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816452402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816452402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816452402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816452402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816452402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816452402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816452402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816452402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816452402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816452402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816452402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816452402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816452402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816452402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816452402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816452402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816452402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816452402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816452402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816452402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816452402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816452402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816452402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816452402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816452402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816452402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816452402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816452402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816452402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816452402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816452402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816452402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816452402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816452402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816452402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816452402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816452402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816452402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816452402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816452402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816452402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816452402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816452402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816452402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816452402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816452402 ""}  } { { "vga_clk.v" "" { Text "D:/ECE_385/final_project/vga_clk.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1524816452402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/vga_clk_altpll1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/vga_clk_altpll1.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_clk_altpll1 " "Found entity 1: vga_clk_altpll1" {  } { { "db/vga_clk_altpll1.v" "" { Text "D:/ECE_385/final_project/db/vga_clk_altpll1.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524816452434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524816452434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_clk_altpll1 vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll1:auto_generated " "Elaborating entity \"vga_clk_altpll1\" for hierarchy \"vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll1:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/altera/15.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816452434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hit_detection hit_detection:hd " "Elaborating entity \"hit_detection\" for hierarchy \"hit_detection:hd\"" {  } { { "final_top_level.sv" "hd" { Text "D:/ECE_385/final_project/final_top_level.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816452449 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "frame_buffer:fb\|buffer_rtl_0 " "Inferred dual-clock RAM node \"frame_buffer:fb\|buffer_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1524816457683 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "frame_buffer:fb\|buffer_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"frame_buffer:fb\|buffer_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1524816470704 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 6 " "Parameter WIDTH_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1524816470704 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 19 " "Parameter WIDTHAD_A set to 19" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1524816470704 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 307200 " "Parameter NUMWORDS_A set to 307200" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1524816470704 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 6 " "Parameter WIDTH_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1524816470704 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 19 " "Parameter WIDTHAD_B set to 19" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1524816470704 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 307200 " "Parameter NUMWORDS_B set to 307200" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1524816470704 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1524816470704 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1524816470704 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1524816470704 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1524816470704 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1524816470704 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1524816470704 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1524816470704 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1524816470704 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1524816470704 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "10 " "Inferred 10 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "collision_detection:cd\|mult_real:vsqrmod\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"collision_detection:cd\|mult_real:vsqrmod\|Mult0\"" {  } { { "vector.sv" "Mult0" { Text "D:/ECE_385/final_project/vector.sv" 46 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524816470704 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ray_lut:rl\|mult_real:m1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ray_lut:rl\|mult_real:m1\|Mult0\"" {  } { { "vector.sv" "Mult0" { Text "D:/ECE_385/final_project/vector.sv" 46 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524816470704 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "collision_detection:cd\|dot_product_scale:vdxc\|mult_real:z\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"collision_detection:cd\|dot_product_scale:vdxc\|mult_real:z\|Mult0\"" {  } { { "vector.sv" "Mult0" { Text "D:/ECE_385/final_project/vector.sv" 46 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524816470704 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "collision_detection:cd\|dot_product_scale:cc\|mult_real:z\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"collision_detection:cd\|dot_product_scale:cc\|mult_real:z\|Mult0\"" {  } { { "vector.sv" "Mult0" { Text "D:/ECE_385/final_project/vector.sv" 46 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524816470704 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "collision_detection:cd\|dot_product_scale:vdxc\|mult_real:x\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"collision_detection:cd\|dot_product_scale:vdxc\|mult_real:x\|Mult0\"" {  } { { "vector.sv" "Mult0" { Text "D:/ECE_385/final_project/vector.sv" 46 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524816470704 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ray_lut:rl\|mult_real:m0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ray_lut:rl\|mult_real:m0\|Mult0\"" {  } { { "vector.sv" "Mult0" { Text "D:/ECE_385/final_project/vector.sv" 46 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524816470704 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "collision_detection:cd\|dot_product_scale:vdxc\|mult_real:y\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"collision_detection:cd\|dot_product_scale:vdxc\|mult_real:y\|Mult0\"" {  } { { "vector.sv" "Mult0" { Text "D:/ECE_385/final_project/vector.sv" 46 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524816470704 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ang_lut:al\|mult_real:m\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ang_lut:al\|mult_real:m\|Mult0\"" {  } { { "vector.sv" "Mult0" { Text "D:/ECE_385/final_project/vector.sv" 46 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524816470704 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "collision_detection:cd\|dot_product_scale:cc\|mult_real:x\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"collision_detection:cd\|dot_product_scale:cc\|mult_real:x\|Mult0\"" {  } { { "vector.sv" "Mult0" { Text "D:/ECE_385/final_project/vector.sv" 46 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524816470704 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "collision_detection:cd\|dot_product_scale:cc\|mult_real:y\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"collision_detection:cd\|dot_product_scale:cc\|mult_real:y\|Mult0\"" {  } { { "vector.sv" "Mult0" { Text "D:/ECE_385/final_project/vector.sv" 46 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524816470704 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1524816470704 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "frame_buffer:fb\|altsyncram:buffer_rtl_0 " "Elaborated megafunction instantiation \"frame_buffer:fb\|altsyncram:buffer_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524816470735 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "frame_buffer:fb\|altsyncram:buffer_rtl_0 " "Instantiated megafunction \"frame_buffer:fb\|altsyncram:buffer_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816470735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 6 " "Parameter \"WIDTH_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816470735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 19 " "Parameter \"WIDTHAD_A\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816470735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 307200 " "Parameter \"NUMWORDS_A\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816470735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 6 " "Parameter \"WIDTH_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816470735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 19 " "Parameter \"WIDTHAD_B\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816470735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 307200 " "Parameter \"NUMWORDS_B\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816470735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816470735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816470735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816470735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816470735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816470735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816470735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816470735 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1524816470735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u5e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u5e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u5e1 " "Found entity 1: altsyncram_u5e1" {  } { { "db/altsyncram_u5e1.tdf" "" { Text "D:/ECE_385/final_project/db/altsyncram_u5e1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524816470813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524816470813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_hua.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_hua.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_hua " "Found entity 1: decode_hua" {  } { { "db/decode_hua.tdf" "" { Text "D:/ECE_385/final_project/db/decode_hua.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524816470845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524816470845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_vob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_vob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_vob " "Found entity 1: mux_vob" {  } { { "db/mux_vob.tdf" "" { Text "D:/ECE_385/final_project/db/mux_vob.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524816470907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524816470907 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "collision_detection:cd\|mult_real:vsqrmod\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"collision_detection:cd\|mult_real:vsqrmod\|lpm_mult:Mult0\"" {  } { { "vector.sv" "" { Text "D:/ECE_385/final_project/vector.sv" 46 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524816470923 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "collision_detection:cd\|mult_real:vsqrmod\|lpm_mult:Mult0 " "Instantiated megafunction \"collision_detection:cd\|mult_real:vsqrmod\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 64 " "Parameter \"LPM_WIDTHA\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816470923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 64 " "Parameter \"LPM_WIDTHB\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816470923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 128 " "Parameter \"LPM_WIDTHP\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816470923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 128 " "Parameter \"LPM_WIDTHR\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816470923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816470923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816470923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816470923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816470923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816470923 ""}  } { { "vector.sv" "" { Text "D:/ECE_385/final_project/vector.sv" 46 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1524816470923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_v7t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_v7t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_v7t " "Found entity 1: mult_v7t" {  } { { "db/mult_v7t.tdf" "" { Text "D:/ECE_385/final_project/db/mult_v7t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524816470970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524816470970 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ray_lut:rl\|mult_real:m1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ray_lut:rl\|mult_real:m1\|lpm_mult:Mult0\"" {  } { { "vector.sv" "" { Text "D:/ECE_385/final_project/vector.sv" 46 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524816470985 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ray_lut:rl\|mult_real:m1\|lpm_mult:Mult0 " "Instantiated megafunction \"ray_lut:rl\|mult_real:m1\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 34 " "Parameter \"LPM_WIDTHA\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816470985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 34 " "Parameter \"LPM_WIDTHB\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816470985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 68 " "Parameter \"LPM_WIDTHP\" = \"68\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816470985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 68 " "Parameter \"LPM_WIDTHR\" = \"68\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816470985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816470985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816470985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816470985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816470985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816470985 ""}  } { { "vector.sv" "" { Text "D:/ECE_385/final_project/vector.sv" 46 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1524816470985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_c6t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_c6t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_c6t " "Found entity 1: mult_c6t" {  } { { "db/mult_c6t.tdf" "" { Text "D:/ECE_385/final_project/db/mult_c6t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524816471017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524816471017 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "collision_detection:cd\|dot_product_scale:vdxc\|mult_real:z\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"collision_detection:cd\|dot_product_scale:vdxc\|mult_real:z\|lpm_mult:Mult0\"" {  } { { "vector.sv" "" { Text "D:/ECE_385/final_project/vector.sv" 46 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524816471017 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "collision_detection:cd\|dot_product_scale:vdxc\|mult_real:z\|lpm_mult:Mult0 " "Instantiated megafunction \"collision_detection:cd\|dot_product_scale:vdxc\|mult_real:z\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 36 " "Parameter \"LPM_WIDTHA\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816471017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 64 " "Parameter \"LPM_WIDTHB\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816471017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 100 " "Parameter \"LPM_WIDTHP\" = \"100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816471017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 100 " "Parameter \"LPM_WIDTHR\" = \"100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816471017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816471017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816471017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816471017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816471017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816471017 ""}  } { { "vector.sv" "" { Text "D:/ECE_385/final_project/vector.sv" 46 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1524816471017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_k7t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_k7t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_k7t " "Found entity 1: mult_k7t" {  } { { "db/mult_k7t.tdf" "" { Text "D:/ECE_385/final_project/db/mult_k7t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524816471063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524816471063 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "collision_detection:cd\|dot_product_scale:cc\|mult_real:z\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"collision_detection:cd\|dot_product_scale:cc\|mult_real:z\|lpm_mult:Mult0\"" {  } { { "vector.sv" "" { Text "D:/ECE_385/final_project/vector.sv" 46 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524816471063 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "collision_detection:cd\|dot_product_scale:cc\|mult_real:z\|lpm_mult:Mult0 " "Instantiated megafunction \"collision_detection:cd\|dot_product_scale:cc\|mult_real:z\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 64 " "Parameter \"LPM_WIDTHA\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816471063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 64 " "Parameter \"LPM_WIDTHB\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816471063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 128 " "Parameter \"LPM_WIDTHP\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816471063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 128 " "Parameter \"LPM_WIDTHR\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816471063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816471063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816471063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816471063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816471063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816471063 ""}  } { { "vector.sv" "" { Text "D:/ECE_385/final_project/vector.sv" 46 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1524816471063 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "collision_detection:cd\|dot_product_scale:vdxc\|mult_real:x\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"collision_detection:cd\|dot_product_scale:vdxc\|mult_real:x\|lpm_mult:Mult0\"" {  } { { "vector.sv" "" { Text "D:/ECE_385/final_project/vector.sv" 46 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524816471079 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "collision_detection:cd\|dot_product_scale:vdxc\|mult_real:x\|lpm_mult:Mult0 " "Instantiated megafunction \"collision_detection:cd\|dot_product_scale:vdxc\|mult_real:x\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 34 " "Parameter \"LPM_WIDTHA\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816471079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 64 " "Parameter \"LPM_WIDTHB\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816471079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 98 " "Parameter \"LPM_WIDTHP\" = \"98\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816471079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 98 " "Parameter \"LPM_WIDTHR\" = \"98\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816471079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816471079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816471079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816471079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816471079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816471079 ""}  } { { "vector.sv" "" { Text "D:/ECE_385/final_project/vector.sv" 46 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1524816471079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_i6t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_i6t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_i6t " "Found entity 1: mult_i6t" {  } { { "db/mult_i6t.tdf" "" { Text "D:/ECE_385/final_project/db/mult_i6t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524816471110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524816471110 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ang_lut:al\|mult_real:m\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ang_lut:al\|mult_real:m\|lpm_mult:Mult0\"" {  } { { "vector.sv" "" { Text "D:/ECE_385/final_project/vector.sv" 46 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524816471126 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ang_lut:al\|mult_real:m\|lpm_mult:Mult0 " "Instantiated megafunction \"ang_lut:al\|mult_real:m\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 33 " "Parameter \"LPM_WIDTHA\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816471126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 38 " "Parameter \"LPM_WIDTHB\" = \"38\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816471126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 71 " "Parameter \"LPM_WIDTHP\" = \"71\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816471126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 71 " "Parameter \"LPM_WIDTHR\" = \"71\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816471126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816471126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816471126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816471126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816471126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524816471126 ""}  } { { "vector.sv" "" { Text "D:/ECE_385/final_project/vector.sv" 46 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1524816471126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_cdt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_cdt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_cdt " "Found entity 1: mult_cdt" {  } { { "db/mult_cdt.tdf" "" { Text "D:/ECE_385/final_project/db/mult_cdt.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524816471173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524816471173 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "collision_detection:cd\|dot_product_scale:cc\|mult_real:y\|lpm_mult:Mult0\|mult_v7t:auto_generated\|mac_mult31 " "Synthesized away node \"collision_detection:cd\|dot_product_scale:cc\|mult_real:y\|lpm_mult:Mult0\|mult_v7t:auto_generated\|mac_mult31\"" {  } { { "db/mult_v7t.tdf" "" { Text "D:/ECE_385/final_project/db/mult_v7t.tdf" 152 2 0 } } { "lpm_mult.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "vector.sv" "" { Text "D:/ECE_385/final_project/vector.sv" 46 -1 0 } } { "vector.sv" "" { Text "D:/ECE_385/final_project/vector.sv" 78 0 0 } } { "collision_detection.sv" "" { Text "D:/ECE_385/final_project/collision_detection.sv" 14 0 0 } } { "final_top_level.sv" "" { Text "D:/ECE_385/final_project/final_top_level.sv" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524816471626 "|final_top_level|collision_detection:cd|dot_product_scale:cc|mult_real:y|lpm_mult:Mult0|mult_v7t:auto_generated|mac_mult31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "collision_detection:cd\|dot_product_scale:cc\|mult_real:y\|lpm_mult:Mult0\|mult_v7t:auto_generated\|mac_out32 " "Synthesized away node \"collision_detection:cd\|dot_product_scale:cc\|mult_real:y\|lpm_mult:Mult0\|mult_v7t:auto_generated\|mac_out32\"" {  } { { "db/mult_v7t.tdf" "" { Text "D:/ECE_385/final_project/db/mult_v7t.tdf" 248 2 0 } } { "lpm_mult.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "vector.sv" "" { Text "D:/ECE_385/final_project/vector.sv" 46 -1 0 } } { "vector.sv" "" { Text "D:/ECE_385/final_project/vector.sv" 78 0 0 } } { "collision_detection.sv" "" { Text "D:/ECE_385/final_project/collision_detection.sv" 14 0 0 } } { "final_top_level.sv" "" { Text "D:/ECE_385/final_project/final_top_level.sv" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524816471626 "|final_top_level|collision_detection:cd|dot_product_scale:cc|mult_real:y|lpm_mult:Mult0|mult_v7t:auto_generated|mac_out32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "collision_detection:cd\|dot_product_scale:cc\|mult_real:x\|lpm_mult:Mult0\|mult_v7t:auto_generated\|mac_mult31 " "Synthesized away node \"collision_detection:cd\|dot_product_scale:cc\|mult_real:x\|lpm_mult:Mult0\|mult_v7t:auto_generated\|mac_mult31\"" {  } { { "db/mult_v7t.tdf" "" { Text "D:/ECE_385/final_project/db/mult_v7t.tdf" 152 2 0 } } { "lpm_mult.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "vector.sv" "" { Text "D:/ECE_385/final_project/vector.sv" 46 -1 0 } } { "vector.sv" "" { Text "D:/ECE_385/final_project/vector.sv" 77 0 0 } } { "collision_detection.sv" "" { Text "D:/ECE_385/final_project/collision_detection.sv" 14 0 0 } } { "final_top_level.sv" "" { Text "D:/ECE_385/final_project/final_top_level.sv" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524816471626 "|final_top_level|collision_detection:cd|dot_product_scale:cc|mult_real:x|lpm_mult:Mult0|mult_v7t:auto_generated|mac_mult31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "collision_detection:cd\|dot_product_scale:cc\|mult_real:x\|lpm_mult:Mult0\|mult_v7t:auto_generated\|mac_out32 " "Synthesized away node \"collision_detection:cd\|dot_product_scale:cc\|mult_real:x\|lpm_mult:Mult0\|mult_v7t:auto_generated\|mac_out32\"" {  } { { "db/mult_v7t.tdf" "" { Text "D:/ECE_385/final_project/db/mult_v7t.tdf" 248 2 0 } } { "lpm_mult.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "vector.sv" "" { Text "D:/ECE_385/final_project/vector.sv" 46 -1 0 } } { "vector.sv" "" { Text "D:/ECE_385/final_project/vector.sv" 77 0 0 } } { "collision_detection.sv" "" { Text "D:/ECE_385/final_project/collision_detection.sv" 14 0 0 } } { "final_top_level.sv" "" { Text "D:/ECE_385/final_project/final_top_level.sv" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524816471626 "|final_top_level|collision_detection:cd|dot_product_scale:cc|mult_real:x|lpm_mult:Mult0|mult_v7t:auto_generated|mac_out32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "collision_detection:cd\|dot_product_scale:cc\|mult_real:z\|lpm_mult:Mult0\|mult_v7t:auto_generated\|mac_mult31 " "Synthesized away node \"collision_detection:cd\|dot_product_scale:cc\|mult_real:z\|lpm_mult:Mult0\|mult_v7t:auto_generated\|mac_mult31\"" {  } { { "db/mult_v7t.tdf" "" { Text "D:/ECE_385/final_project/db/mult_v7t.tdf" 152 2 0 } } { "lpm_mult.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "vector.sv" "" { Text "D:/ECE_385/final_project/vector.sv" 46 -1 0 } } { "vector.sv" "" { Text "D:/ECE_385/final_project/vector.sv" 79 0 0 } } { "collision_detection.sv" "" { Text "D:/ECE_385/final_project/collision_detection.sv" 14 0 0 } } { "final_top_level.sv" "" { Text "D:/ECE_385/final_project/final_top_level.sv" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524816471626 "|final_top_level|collision_detection:cd|dot_product_scale:cc|mult_real:z|lpm_mult:Mult0|mult_v7t:auto_generated|mac_mult31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "collision_detection:cd\|dot_product_scale:cc\|mult_real:z\|lpm_mult:Mult0\|mult_v7t:auto_generated\|mac_out32 " "Synthesized away node \"collision_detection:cd\|dot_product_scale:cc\|mult_real:z\|lpm_mult:Mult0\|mult_v7t:auto_generated\|mac_out32\"" {  } { { "db/mult_v7t.tdf" "" { Text "D:/ECE_385/final_project/db/mult_v7t.tdf" 248 2 0 } } { "lpm_mult.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "vector.sv" "" { Text "D:/ECE_385/final_project/vector.sv" 46 -1 0 } } { "vector.sv" "" { Text "D:/ECE_385/final_project/vector.sv" 79 0 0 } } { "collision_detection.sv" "" { Text "D:/ECE_385/final_project/collision_detection.sv" 14 0 0 } } { "final_top_level.sv" "" { Text "D:/ECE_385/final_project/final_top_level.sv" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524816471626 "|final_top_level|collision_detection:cd|dot_product_scale:cc|mult_real:z|lpm_mult:Mult0|mult_v7t:auto_generated|mac_out32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "collision_detection:cd\|mult_real:vsqrmod\|lpm_mult:Mult0\|mult_v7t:auto_generated\|mac_mult31 " "Synthesized away node \"collision_detection:cd\|mult_real:vsqrmod\|lpm_mult:Mult0\|mult_v7t:auto_generated\|mac_mult31\"" {  } { { "db/mult_v7t.tdf" "" { Text "D:/ECE_385/final_project/db/mult_v7t.tdf" 152 2 0 } } { "lpm_mult.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "vector.sv" "" { Text "D:/ECE_385/final_project/vector.sv" 46 -1 0 } } { "collision_detection.sv" "" { Text "D:/ECE_385/final_project/collision_detection.sv" 15 0 0 } } { "final_top_level.sv" "" { Text "D:/ECE_385/final_project/final_top_level.sv" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524816471626 "|final_top_level|collision_detection:cd|mult_real:vsqrmod|lpm_mult:Mult0|mult_v7t:auto_generated|mac_mult31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "collision_detection:cd\|mult_real:vsqrmod\|lpm_mult:Mult0\|mult_v7t:auto_generated\|mac_out32 " "Synthesized away node \"collision_detection:cd\|mult_real:vsqrmod\|lpm_mult:Mult0\|mult_v7t:auto_generated\|mac_out32\"" {  } { { "db/mult_v7t.tdf" "" { Text "D:/ECE_385/final_project/db/mult_v7t.tdf" 248 2 0 } } { "lpm_mult.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "vector.sv" "" { Text "D:/ECE_385/final_project/vector.sv" 46 -1 0 } } { "collision_detection.sv" "" { Text "D:/ECE_385/final_project/collision_detection.sv" 15 0 0 } } { "final_top_level.sv" "" { Text "D:/ECE_385/final_project/final_top_level.sv" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524816471626 "|final_top_level|collision_detection:cd|mult_real:vsqrmod|lpm_mult:Mult0|mult_v7t:auto_generated|mac_out32"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1524816471626 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1524816471626 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1524816473642 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "6901 " "Ignored 6901 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "6901 " "Ignored 6901 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1524816473782 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1524816473782 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 14 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1524816473923 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1524816473923 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|col\[2\]\[0\]\[6\] sphere_reg_4:sph4\|col\[2\]\[0\]\[6\]~_emulated sphere_reg_4:sph4\|col\[2\]\[0\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|col\[2\]\[0\]\[6\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|col\[2\]\[0\]\[6\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[2\]\[0\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 81 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|col[2][0][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|col\[1\]\[0\]\[6\] sphere_reg_4:sph4\|col\[1\]\[0\]\[6\]~_emulated sphere_reg_4:sph4\|col\[1\]\[0\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|col\[1\]\[0\]\[6\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|col\[1\]\[0\]\[6\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[1\]\[0\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 81 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|col[1][0][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|col\[0\]\[0\]\[6\] sphere_reg_4:sph4\|col\[0\]\[0\]\[6\]~_emulated sphere_reg_4:sph4\|col\[0\]\[0\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|col\[0\]\[0\]\[6\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|col\[0\]\[0\]\[6\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[0\]\[0\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 81 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|col[0][0][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|col\[3\]\[0\]\[6\] sphere_reg_4:sph4\|col\[3\]\[0\]\[6\]~_emulated sphere_reg_4:sph4\|col\[3\]\[0\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|col\[3\]\[0\]\[6\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|col\[3\]\[0\]\[6\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[3\]\[0\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 81 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|col[3][0][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|col\[1\]\[0\]\[7\] sphere_reg_4:sph4\|col\[1\]\[0\]\[7\]~_emulated sphere_reg_4:sph4\|col\[1\]\[0\]\[7\]~1 " "Register \"sphere_reg_4:sph4\|col\[1\]\[0\]\[7\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|col\[1\]\[0\]\[7\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[1\]\[0\]\[7\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 81 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|col[1][0][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|col\[2\]\[0\]\[7\] sphere_reg_4:sph4\|col\[2\]\[0\]\[7\]~_emulated sphere_reg_4:sph4\|col\[2\]\[0\]\[7\]~1 " "Register \"sphere_reg_4:sph4\|col\[2\]\[0\]\[7\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|col\[2\]\[0\]\[7\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[2\]\[0\]\[7\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 81 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|col[2][0][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|col\[0\]\[0\]\[7\] sphere_reg_4:sph4\|col\[0\]\[0\]\[7\]~_emulated sphere_reg_4:sph4\|col\[0\]\[0\]\[7\]~1 " "Register \"sphere_reg_4:sph4\|col\[0\]\[0\]\[7\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|col\[0\]\[0\]\[7\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[0\]\[0\]\[7\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 81 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|col[0][0][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|col\[3\]\[0\]\[7\] sphere_reg_4:sph4\|col\[3\]\[0\]\[7\]~_emulated sphere_reg_4:sph4\|col\[3\]\[0\]\[7\]~1 " "Register \"sphere_reg_4:sph4\|col\[3\]\[0\]\[7\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|col\[3\]\[0\]\[7\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[3\]\[0\]\[7\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 81 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|col[3][0][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|col\[2\]\[1\]\[6\] sphere_reg_4:sph4\|col\[2\]\[1\]\[6\]~_emulated sphere_reg_4:sph4\|col\[2\]\[1\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|col\[2\]\[1\]\[6\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|col\[2\]\[1\]\[6\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[2\]\[1\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 81 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|col[2][1][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|col\[1\]\[1\]\[6\] sphere_reg_4:sph4\|col\[1\]\[1\]\[6\]~_emulated sphere_reg_4:sph4\|col\[1\]\[1\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|col\[1\]\[1\]\[6\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|col\[1\]\[1\]\[6\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[1\]\[1\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 81 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|col[1][1][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|col\[0\]\[1\]\[6\] sphere_reg_4:sph4\|col\[0\]\[1\]\[6\]~_emulated sphere_reg_4:sph4\|col\[0\]\[1\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|col\[0\]\[1\]\[6\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|col\[0\]\[1\]\[6\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[0\]\[1\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 81 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|col[0][1][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|col\[3\]\[1\]\[6\] sphere_reg_4:sph4\|col\[3\]\[1\]\[6\]~_emulated sphere_reg_4:sph4\|col\[3\]\[1\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|col\[3\]\[1\]\[6\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|col\[3\]\[1\]\[6\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[3\]\[1\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 81 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|col[3][1][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|col\[1\]\[1\]\[7\] sphere_reg_4:sph4\|col\[1\]\[1\]\[7\]~_emulated sphere_reg_4:sph4\|col\[1\]\[1\]\[7\]~1 " "Register \"sphere_reg_4:sph4\|col\[1\]\[1\]\[7\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|col\[1\]\[1\]\[7\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[1\]\[1\]\[7\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 81 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|col[1][1][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|col\[2\]\[1\]\[7\] sphere_reg_4:sph4\|col\[2\]\[1\]\[7\]~_emulated sphere_reg_4:sph4\|col\[2\]\[1\]\[7\]~1 " "Register \"sphere_reg_4:sph4\|col\[2\]\[1\]\[7\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|col\[2\]\[1\]\[7\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[2\]\[1\]\[7\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 81 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|col[2][1][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|col\[0\]\[1\]\[7\] sphere_reg_4:sph4\|col\[0\]\[1\]\[7\]~_emulated sphere_reg_4:sph4\|col\[0\]\[1\]\[7\]~1 " "Register \"sphere_reg_4:sph4\|col\[0\]\[1\]\[7\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|col\[0\]\[1\]\[7\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[0\]\[1\]\[7\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 81 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|col[0][1][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|col\[3\]\[1\]\[7\] sphere_reg_4:sph4\|col\[3\]\[1\]\[7\]~_emulated sphere_reg_4:sph4\|col\[0\]\[0\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|col\[3\]\[1\]\[7\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|col\[3\]\[1\]\[7\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[0\]\[0\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 81 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|col[3][1][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|col\[2\]\[2\]\[6\] sphere_reg_4:sph4\|col\[2\]\[2\]\[6\]~_emulated sphere_reg_4:sph4\|col\[2\]\[2\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|col\[2\]\[2\]\[6\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|col\[2\]\[2\]\[6\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[2\]\[2\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 81 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|col[2][2][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|col\[1\]\[2\]\[6\] sphere_reg_4:sph4\|col\[1\]\[2\]\[6\]~_emulated sphere_reg_4:sph4\|col\[3\]\[0\]\[7\]~1 " "Register \"sphere_reg_4:sph4\|col\[1\]\[2\]\[6\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|col\[1\]\[2\]\[6\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[3\]\[0\]\[7\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 81 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|col[1][2][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|col\[0\]\[2\]\[6\] sphere_reg_4:sph4\|col\[0\]\[2\]\[6\]~_emulated sphere_reg_4:sph4\|col\[2\]\[0\]\[7\]~1 " "Register \"sphere_reg_4:sph4\|col\[0\]\[2\]\[6\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|col\[0\]\[2\]\[6\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[2\]\[0\]\[7\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 81 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|col[0][2][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|col\[3\]\[2\]\[6\] sphere_reg_4:sph4\|col\[3\]\[2\]\[6\]~_emulated sphere_reg_4:sph4\|col\[3\]\[2\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|col\[3\]\[2\]\[6\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|col\[3\]\[2\]\[6\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[3\]\[2\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 81 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|col[3][2][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|col\[1\]\[2\]\[7\] sphere_reg_4:sph4\|col\[1\]\[2\]\[7\]~_emulated sphere_reg_4:sph4\|col\[1\]\[2\]\[7\]~1 " "Register \"sphere_reg_4:sph4\|col\[1\]\[2\]\[7\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|col\[1\]\[2\]\[7\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[1\]\[2\]\[7\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 81 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|col[1][2][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|col\[2\]\[2\]\[7\] sphere_reg_4:sph4\|col\[2\]\[2\]\[7\]~_emulated sphere_reg_4:sph4\|col\[2\]\[2\]\[7\]~1 " "Register \"sphere_reg_4:sph4\|col\[2\]\[2\]\[7\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|col\[2\]\[2\]\[7\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[2\]\[2\]\[7\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 81 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|col[2][2][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|col\[0\]\[2\]\[7\] sphere_reg_4:sph4\|col\[0\]\[2\]\[7\]~_emulated sphere_reg_4:sph4\|col\[0\]\[2\]\[7\]~1 " "Register \"sphere_reg_4:sph4\|col\[0\]\[2\]\[7\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|col\[0\]\[2\]\[7\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[0\]\[2\]\[7\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 81 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|col[0][2][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|col\[3\]\[2\]\[7\] sphere_reg_4:sph4\|col\[3\]\[2\]\[7\]~_emulated sphere_reg_4:sph4\|col\[0\]\[1\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|col\[3\]\[2\]\[7\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|col\[3\]\[2\]\[7\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[0\]\[1\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 81 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|col[3][2][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[2\]\[18\] sphere_reg_4:sph4\|vel\[2\]\[2\]\[18\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[2\]\[18\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[18\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[18\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[18\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[2][2][18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[2\]\[19\] sphere_reg_4:sph4\|vel\[2\]\[2\]\[19\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[2\]\[19\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[19\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[19\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[19\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[2][2][19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[2\]\[20\] sphere_reg_4:sph4\|vel\[2\]\[2\]\[20\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[2\]\[20\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[20\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[20\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[20\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[2][2][20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[2\]\[21\] sphere_reg_4:sph4\|vel\[2\]\[2\]\[21\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[2\]\[21\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[21\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[21\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[21\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[2][2][21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[2\]\[22\] sphere_reg_4:sph4\|vel\[2\]\[2\]\[22\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[2\]\[22\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[22\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[22\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[22\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[2][2][22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[2\]\[23\] sphere_reg_4:sph4\|vel\[2\]\[2\]\[23\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[2\]\[23\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[23\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[23\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[23\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[2][2][23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[2\]\[24\] sphere_reg_4:sph4\|vel\[2\]\[2\]\[24\]~_emulated sphere_reg_4:sph4\|col\[1\]\[0\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[24\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[24\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[1\]\[0\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[2][2][24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[2\]\[25\] sphere_reg_4:sph4\|vel\[2\]\[2\]\[25\]~_emulated sphere_reg_4:sph4\|col\[1\]\[0\]\[7\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[25\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[25\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[1\]\[0\]\[7\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[2][2][25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[2\]\[26\] sphere_reg_4:sph4\|vel\[2\]\[2\]\[26\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[2\]\[26\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[26\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[26\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[26\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[2][2][26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[2\]\[27\] sphere_reg_4:sph4\|vel\[2\]\[2\]\[27\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[2\]\[27\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[27\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[27\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[27\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[2][2][27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[2\]\[28\] sphere_reg_4:sph4\|vel\[2\]\[2\]\[28\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[2\]\[28\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[28\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[28\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[28\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[2][2][28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[2\]\[29\] sphere_reg_4:sph4\|vel\[2\]\[2\]\[29\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[2\]\[29\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[29\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[29\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[29\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[2][2][29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[2\]\[30\] sphere_reg_4:sph4\|vel\[2\]\[2\]\[30\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[2\]\[30\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[30\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[30\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[30\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[2][2][30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[2\]\[31\] sphere_reg_4:sph4\|vel\[2\]\[2\]\[31\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[2\]\[31\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[31\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[31\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[31\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[2][2][31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[2\]\[32\] sphere_reg_4:sph4\|vel\[2\]\[2\]\[32\]~_emulated sphere_reg_4:sph4\|col\[1\]\[1\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[32\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[32\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[1\]\[1\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[2][2][32]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[2\]\[17\] sphere_reg_4:sph4\|vel\[1\]\[2\]\[17\]~_emulated sphere_reg_4:sph4\|vel\[1\]\[2\]\[17\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[17\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[17\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[17\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[1][2][17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[2\]\[18\] sphere_reg_4:sph4\|vel\[1\]\[2\]\[18\]~_emulated sphere_reg_4:sph4\|vel\[1\]\[2\]\[18\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[18\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[18\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[18\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[1][2][18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[2\]\[19\] sphere_reg_4:sph4\|vel\[1\]\[2\]\[19\]~_emulated sphere_reg_4:sph4\|vel\[1\]\[2\]\[19\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[19\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[19\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[19\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[1][2][19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[2\]\[20\] sphere_reg_4:sph4\|vel\[1\]\[2\]\[20\]~_emulated sphere_reg_4:sph4\|vel\[1\]\[2\]\[20\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[20\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[20\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[20\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[1][2][20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[2\]\[21\] sphere_reg_4:sph4\|vel\[1\]\[2\]\[21\]~_emulated sphere_reg_4:sph4\|vel\[1\]\[2\]\[21\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[21\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[21\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[21\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[1][2][21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[2\]\[22\] sphere_reg_4:sph4\|vel\[1\]\[2\]\[22\]~_emulated sphere_reg_4:sph4\|vel\[1\]\[2\]\[22\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[22\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[22\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[22\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[1][2][22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[2\]\[23\] sphere_reg_4:sph4\|vel\[1\]\[2\]\[23\]~_emulated sphere_reg_4:sph4\|col\[2\]\[1\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[23\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[23\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[2\]\[1\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[1][2][23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[2\]\[24\] sphere_reg_4:sph4\|vel\[1\]\[2\]\[24\]~_emulated sphere_reg_4:sph4\|col\[2\]\[1\]\[7\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[24\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[24\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[2\]\[1\]\[7\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[1][2][24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[2\]\[25\] sphere_reg_4:sph4\|vel\[1\]\[2\]\[25\]~_emulated sphere_reg_4:sph4\|vel\[1\]\[2\]\[25\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[25\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[25\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[25\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[1][2][25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[2\]\[26\] sphere_reg_4:sph4\|vel\[1\]\[2\]\[26\]~_emulated sphere_reg_4:sph4\|vel\[1\]\[2\]\[26\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[26\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[26\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[26\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[1][2][26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[2\]\[27\] sphere_reg_4:sph4\|vel\[1\]\[2\]\[27\]~_emulated sphere_reg_4:sph4\|vel\[1\]\[2\]\[27\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[27\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[27\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[27\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[1][2][27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[2\]\[28\] sphere_reg_4:sph4\|vel\[1\]\[2\]\[28\]~_emulated sphere_reg_4:sph4\|vel\[1\]\[2\]\[28\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[28\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[28\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[28\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[1][2][28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[2\]\[29\] sphere_reg_4:sph4\|vel\[1\]\[2\]\[29\]~_emulated sphere_reg_4:sph4\|vel\[1\]\[2\]\[29\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[29\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[29\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[29\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[1][2][29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[2\]\[30\] sphere_reg_4:sph4\|vel\[1\]\[2\]\[30\]~_emulated sphere_reg_4:sph4\|vel\[1\]\[2\]\[30\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[30\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[30\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[30\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[1][2][30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[2\]\[31\] sphere_reg_4:sph4\|vel\[1\]\[2\]\[31\]~_emulated sphere_reg_4:sph4\|col\[2\]\[2\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[31\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[31\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[2\]\[2\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[1][2][31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[2\]\[32\] sphere_reg_4:sph4\|vel\[1\]\[2\]\[32\]~_emulated sphere_reg_4:sph4\|col\[2\]\[2\]\[7\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[32\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[32\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[2\]\[2\]\[7\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[1][2][32]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[2\]\[17\] sphere_reg_4:sph4\|vel\[0\]\[2\]\[17\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[2\]\[17\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[17\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[17\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[17\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[0][2][17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[2\]\[18\] sphere_reg_4:sph4\|vel\[0\]\[2\]\[18\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[2\]\[18\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[18\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[18\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[18\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[0][2][18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[2\]\[19\] sphere_reg_4:sph4\|vel\[0\]\[2\]\[19\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[2\]\[19\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[19\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[19\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[19\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[0][2][19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[2\]\[20\] sphere_reg_4:sph4\|vel\[0\]\[2\]\[20\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[2\]\[20\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[20\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[20\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[20\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[0][2][20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[2\]\[21\] sphere_reg_4:sph4\|vel\[0\]\[2\]\[21\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[2\]\[21\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[21\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[21\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[21\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[0][2][21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[2\]\[22\] sphere_reg_4:sph4\|vel\[0\]\[2\]\[22\]~_emulated sphere_reg_4:sph4\|col\[3\]\[2\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[22\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[22\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[3\]\[2\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[0][2][22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[2\]\[25\] sphere_reg_4:sph4\|vel\[0\]\[2\]\[25\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[2\]\[25\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[25\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[25\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[25\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[0][2][25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[2\]\[26\] sphere_reg_4:sph4\|vel\[0\]\[2\]\[26\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[2\]\[26\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[26\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[26\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[26\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[0][2][26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[2\]\[27\] sphere_reg_4:sph4\|vel\[0\]\[2\]\[27\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[2\]\[27\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[27\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[27\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[27\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[0][2][27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[2\]\[28\] sphere_reg_4:sph4\|vel\[0\]\[2\]\[28\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[2\]\[28\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[28\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[28\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[28\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[0][2][28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[2\]\[29\] sphere_reg_4:sph4\|vel\[0\]\[2\]\[29\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[2\]\[29\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[29\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[29\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[29\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[0][2][29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[2\]\[30\] sphere_reg_4:sph4\|vel\[0\]\[2\]\[30\]~_emulated sphere_reg_4:sph4\|col\[2\]\[0\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[30\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[30\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[2\]\[0\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[0][2][30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[2\]\[32\] sphere_reg_4:sph4\|vel\[3\]\[2\]\[32\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[2\]\[31\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[2\]\[32\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[2\]\[32\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[31\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[3][2][32]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[2\]\[31\] sphere_reg_4:sph4\|vel\[3\]\[2\]\[31\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[2\]\[30\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[2\]\[31\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[2\]\[31\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[30\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[3][2][31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[2\]\[30\] sphere_reg_4:sph4\|vel\[3\]\[2\]\[30\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[2\]\[29\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[2\]\[30\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[2\]\[30\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[29\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[3][2][30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[2\]\[29\] sphere_reg_4:sph4\|vel\[3\]\[2\]\[29\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[2\]\[28\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[2\]\[29\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[2\]\[29\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[28\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[3][2][29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[2\]\[28\] sphere_reg_4:sph4\|vel\[3\]\[2\]\[28\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[2\]\[27\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[2\]\[28\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[2\]\[28\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[27\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[3][2][28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[2\]\[27\] sphere_reg_4:sph4\|vel\[3\]\[2\]\[27\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[2\]\[26\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[2\]\[27\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[2\]\[27\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[26\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[3][2][27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[2\]\[26\] sphere_reg_4:sph4\|vel\[3\]\[2\]\[26\]~_emulated sphere_reg_4:sph4\|col\[1\]\[0\]\[7\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[2\]\[26\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[2\]\[26\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[1\]\[0\]\[7\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[3][2][26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[2\]\[25\] sphere_reg_4:sph4\|vel\[3\]\[2\]\[25\]~_emulated sphere_reg_4:sph4\|col\[1\]\[0\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[2\]\[25\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[2\]\[25\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[1\]\[0\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[3][2][25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[2\]\[24\] sphere_reg_4:sph4\|vel\[3\]\[2\]\[24\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[2\]\[23\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[2\]\[24\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[2\]\[24\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[23\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[3][2][24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[2\]\[23\] sphere_reg_4:sph4\|vel\[3\]\[2\]\[23\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[2\]\[22\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[2\]\[23\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[2\]\[23\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[22\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[3][2][23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[2\]\[22\] sphere_reg_4:sph4\|vel\[3\]\[2\]\[22\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[2\]\[21\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[2\]\[22\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[2\]\[22\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[21\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[3][2][22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[2\]\[21\] sphere_reg_4:sph4\|vel\[3\]\[2\]\[21\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[2\]\[20\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[2\]\[21\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[2\]\[21\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[20\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[3][2][21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[2\]\[20\] sphere_reg_4:sph4\|vel\[3\]\[2\]\[20\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[2\]\[19\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[2\]\[20\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[2\]\[20\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[19\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[3][2][20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[2\]\[19\] sphere_reg_4:sph4\|vel\[3\]\[2\]\[19\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[2\]\[18\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[2\]\[19\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[2\]\[19\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[18\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[3][2][19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[2\]\[18\] sphere_reg_4:sph4\|vel\[3\]\[2\]\[18\]~_emulated sphere_reg_4:sph4\|col\[2\]\[2\]\[7\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[2\]\[18\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[2\]\[18\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[2\]\[2\]\[7\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[3][2][18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[2\]\[17\] sphere_reg_4:sph4\|vel\[3\]\[2\]\[17\]~_emulated sphere_reg_4:sph4\|col\[2\]\[2\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[2\]\[17\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[2\]\[17\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[2\]\[2\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[3][2][17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[0\]\[17\] sphere_reg_4:sph4\|vel\[0\]\[0\]\[17\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[2\]\[18\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[0\]\[17\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[0\]\[17\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[18\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[0][0][17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[1\]\[17\] sphere_reg_4:sph4\|vel\[2\]\[1\]\[17\]~_emulated sphere_reg_4:sph4\|col\[0\]\[0\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[17\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[17\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[0\]\[0\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[2][1][17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[1\]\[17\] sphere_reg_4:sph4\|vel\[1\]\[1\]\[17\]~_emulated sphere_reg_4:sph4\|col\[0\]\[0\]\[7\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[17\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[17\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[0\]\[0\]\[7\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[1][1][17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[1\]\[17\] sphere_reg_4:sph4\|vel\[0\]\[1\]\[17\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[1\]\[17\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[17\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[17\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[17\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[0][1][17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[0\]\[63\] sphere_reg_4:sph4\|vel\[2\]\[0\]\[63\]~_emulated sphere_reg_4:sph4\|vel\[1\]\[2\]\[22\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[63\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[63\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[22\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[2][0][63]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[0\]\[32\] sphere_reg_4:sph4\|vel\[2\]\[0\]\[32\]~_emulated sphere_reg_4:sph4\|col\[3\]\[1\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[32\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[32\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[3\]\[1\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[2][0][32]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[0\]\[31\] sphere_reg_4:sph4\|vel\[2\]\[0\]\[31\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[0\]\[31\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[31\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[31\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[31\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[2][0][31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[0\]\[30\] sphere_reg_4:sph4\|vel\[2\]\[0\]\[30\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[0\]\[30\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[30\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[30\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[30\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[2][0][30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[0\]\[29\] sphere_reg_4:sph4\|vel\[2\]\[0\]\[29\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[0\]\[29\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[29\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[29\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[29\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[2][0][29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[0\]\[28\] sphere_reg_4:sph4\|vel\[2\]\[0\]\[28\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[0\]\[28\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[28\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[28\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[28\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[2][0][28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[0\]\[27\] sphere_reg_4:sph4\|vel\[2\]\[0\]\[27\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[0\]\[27\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[27\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[27\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[27\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[2][0][27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[0\]\[26\] sphere_reg_4:sph4\|vel\[2\]\[0\]\[26\]~_emulated sphere_reg_4:sph4\|col\[1\]\[2\]\[7\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[26\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[26\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[1\]\[2\]\[7\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[2][0][26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[0\]\[25\] sphere_reg_4:sph4\|vel\[2\]\[0\]\[25\]~_emulated sphere_reg_4:sph4\|col\[3\]\[0\]\[7\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[25\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[25\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[3\]\[0\]\[7\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[2][0][25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[0\]\[24\] sphere_reg_4:sph4\|vel\[2\]\[0\]\[24\]~_emulated sphere_reg_4:sph4\|col\[3\]\[0\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[24\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[24\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[3\]\[0\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[2][0][24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[0\]\[23\] sphere_reg_4:sph4\|vel\[2\]\[0\]\[23\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[0\]\[23\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[23\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[23\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[23\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[2][0][23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[0\]\[22\] sphere_reg_4:sph4\|vel\[2\]\[0\]\[22\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[0\]\[22\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[22\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[22\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[22\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[2][0][22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[0\]\[21\] sphere_reg_4:sph4\|vel\[2\]\[0\]\[21\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[0\]\[21\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[21\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[21\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[21\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[2][0][21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[0\]\[20\] sphere_reg_4:sph4\|vel\[2\]\[0\]\[20\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[0\]\[20\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[20\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[20\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[20\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[2][0][20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[0\]\[19\] sphere_reg_4:sph4\|vel\[2\]\[0\]\[19\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[1\]\[17\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[19\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[19\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[17\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[2][0][19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[0\]\[18\] sphere_reg_4:sph4\|vel\[2\]\[0\]\[18\]~_emulated sphere_reg_4:sph4\|col\[1\]\[1\]\[7\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[18\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[18\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[1\]\[1\]\[7\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[2][0][18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[0\]\[32\] sphere_reg_4:sph4\|vel\[1\]\[0\]\[32\]~_emulated sphere_reg_4:sph4\|col\[0\]\[0\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[0\]\[32\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[0\]\[32\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[0\]\[0\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[1][0][32]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[0\]\[31\] sphere_reg_4:sph4\|vel\[1\]\[0\]\[31\]~_emulated sphere_reg_4:sph4\|col\[3\]\[1\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[0\]\[31\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[0\]\[31\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[3\]\[1\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[1][0][31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[0\]\[30\] sphere_reg_4:sph4\|vel\[1\]\[0\]\[30\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[0\]\[31\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[0\]\[30\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[0\]\[30\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[31\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[1][0][30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[0\]\[29\] sphere_reg_4:sph4\|vel\[1\]\[0\]\[29\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[0\]\[30\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[0\]\[29\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[0\]\[29\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[30\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[1][0][29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[0\]\[28\] sphere_reg_4:sph4\|vel\[1\]\[0\]\[28\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[0\]\[29\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[0\]\[28\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[0\]\[28\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[29\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[1][0][28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[0\]\[27\] sphere_reg_4:sph4\|vel\[1\]\[0\]\[27\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[0\]\[28\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[0\]\[27\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[0\]\[27\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[28\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[1][0][27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[0\]\[26\] sphere_reg_4:sph4\|vel\[1\]\[0\]\[26\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[0\]\[27\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[0\]\[26\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[0\]\[26\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[27\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[1][0][26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[0\]\[23\] sphere_reg_4:sph4\|vel\[1\]\[0\]\[23\]~_emulated sphere_reg_4:sph4\|col\[3\]\[0\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[0\]\[23\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[0\]\[23\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[3\]\[0\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[1][0][23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[0\]\[22\] sphere_reg_4:sph4\|vel\[1\]\[0\]\[22\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[0\]\[23\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[0\]\[22\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[0\]\[22\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[23\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[1][0][22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[0\]\[21\] sphere_reg_4:sph4\|vel\[1\]\[0\]\[21\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[0\]\[22\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[0\]\[21\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[0\]\[21\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[22\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[1][0][21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[0\]\[20\] sphere_reg_4:sph4\|vel\[1\]\[0\]\[20\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[0\]\[21\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[0\]\[20\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[0\]\[20\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[21\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[1][0][20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[0\]\[19\] sphere_reg_4:sph4\|vel\[1\]\[0\]\[19\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[0\]\[20\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[0\]\[19\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[0\]\[19\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[20\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[1][0][19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[0\]\[18\] sphere_reg_4:sph4\|vel\[1\]\[0\]\[18\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[1\]\[17\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[0\]\[18\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[0\]\[18\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[17\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[1][0][18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[0\]\[63\] sphere_reg_4:sph4\|vel\[0\]\[0\]\[63\]~_emulated sphere_reg_4:sph4\|vel\[1\]\[2\]\[18\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[0\]\[63\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[0\]\[63\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[18\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[0][0][63]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[0\]\[32\] sphere_reg_4:sph4\|vel\[0\]\[0\]\[32\]~_emulated sphere_reg_4:sph4\|col\[1\]\[1\]\[7\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[0\]\[32\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[0\]\[32\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[1\]\[1\]\[7\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[0][0][32]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[0\]\[31\] sphere_reg_4:sph4\|vel\[0\]\[0\]\[31\]~_emulated sphere_reg_4:sph4\|col\[1\]\[1\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[0\]\[31\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[0\]\[31\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[1\]\[1\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[0][0][31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[0\]\[30\] sphere_reg_4:sph4\|vel\[0\]\[0\]\[30\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[2\]\[31\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[0\]\[30\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[0\]\[30\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[31\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[0][0][30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[0\]\[29\] sphere_reg_4:sph4\|vel\[0\]\[0\]\[29\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[2\]\[30\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[0\]\[29\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[0\]\[29\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[30\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[0][0][29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[0\]\[28\] sphere_reg_4:sph4\|vel\[0\]\[0\]\[28\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[2\]\[29\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[0\]\[28\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[0\]\[28\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[29\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[0][0][28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[0\]\[27\] sphere_reg_4:sph4\|vel\[0\]\[0\]\[27\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[2\]\[28\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[0\]\[27\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[0\]\[27\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[28\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[0][0][27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[0\]\[26\] sphere_reg_4:sph4\|vel\[0\]\[0\]\[26\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[2\]\[27\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[0\]\[26\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[0\]\[26\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[27\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[0][0][26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[0\]\[25\] sphere_reg_4:sph4\|vel\[0\]\[0\]\[25\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[2\]\[26\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[0\]\[25\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[0\]\[25\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[26\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[0][0][25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[0\]\[24\] sphere_reg_4:sph4\|vel\[0\]\[0\]\[24\]~_emulated sphere_reg_4:sph4\|col\[1\]\[0\]\[7\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[0\]\[24\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[0\]\[24\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[1\]\[0\]\[7\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[0][0][24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[0\]\[23\] sphere_reg_4:sph4\|vel\[0\]\[0\]\[23\]~_emulated sphere_reg_4:sph4\|col\[1\]\[0\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[0\]\[23\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[0\]\[23\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[1\]\[0\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[0][0][23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[0\]\[22\] sphere_reg_4:sph4\|vel\[0\]\[0\]\[22\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[2\]\[23\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[0\]\[22\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[0\]\[22\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[23\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[0][0][22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[0\]\[21\] sphere_reg_4:sph4\|vel\[0\]\[0\]\[21\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[2\]\[22\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[0\]\[21\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[0\]\[21\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[22\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[0][0][21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[0\]\[20\] sphere_reg_4:sph4\|vel\[0\]\[0\]\[20\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[2\]\[21\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[0\]\[20\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[0\]\[20\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[21\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[0][0][20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[0\]\[19\] sphere_reg_4:sph4\|vel\[0\]\[0\]\[19\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[2\]\[20\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[0\]\[19\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[0\]\[19\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[20\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[0][0][19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[0\]\[18\] sphere_reg_4:sph4\|vel\[0\]\[0\]\[18\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[2\]\[19\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[0\]\[18\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[0\]\[18\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[19\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[0][0][18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[0\]\[63\] sphere_reg_4:sph4\|vel\[3\]\[0\]\[63\]~_emulated sphere_reg_4:sph4\|col\[2\]\[1\]\[7\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[0\]\[63\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[0\]\[63\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[2\]\[1\]\[7\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[3][0][63]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[0\]\[32\] sphere_reg_4:sph4\|vel\[3\]\[0\]\[32\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[0\]\[31\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[0\]\[32\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[0\]\[32\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[31\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[3][0][32]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[0\]\[31\] sphere_reg_4:sph4\|vel\[3\]\[0\]\[31\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[0\]\[30\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[0\]\[31\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[0\]\[31\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[30\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[3][0][31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[0\]\[30\] sphere_reg_4:sph4\|vel\[3\]\[0\]\[30\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[0\]\[29\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[0\]\[30\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[0\]\[30\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[29\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[3][0][30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[0\]\[29\] sphere_reg_4:sph4\|vel\[3\]\[0\]\[29\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[0\]\[28\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[0\]\[29\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[0\]\[29\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[28\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[3][0][29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[0\]\[28\] sphere_reg_4:sph4\|vel\[3\]\[0\]\[28\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[0\]\[27\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[0\]\[28\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[0\]\[28\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[27\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[3][0][28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[0\]\[27\] sphere_reg_4:sph4\|vel\[3\]\[0\]\[27\]~_emulated sphere_reg_4:sph4\|col\[1\]\[2\]\[7\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[0\]\[27\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[0\]\[27\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[1\]\[2\]\[7\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[3][0][27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[0\]\[24\] sphere_reg_4:sph4\|vel\[3\]\[0\]\[24\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[0\]\[23\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[0\]\[24\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[0\]\[24\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[23\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[3][0][24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[0\]\[23\] sphere_reg_4:sph4\|vel\[3\]\[0\]\[23\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[0\]\[22\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[0\]\[23\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[0\]\[23\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[22\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[3][0][23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[0\]\[22\] sphere_reg_4:sph4\|vel\[3\]\[0\]\[22\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[0\]\[21\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[0\]\[22\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[0\]\[22\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[21\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[3][0][22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[0\]\[21\] sphere_reg_4:sph4\|vel\[3\]\[0\]\[21\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[0\]\[20\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[0\]\[21\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[0\]\[21\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[20\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[3][0][21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[0\]\[20\] sphere_reg_4:sph4\|vel\[3\]\[0\]\[20\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[1\]\[17\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[0\]\[20\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[0\]\[20\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[17\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[3][0][20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[0\]\[19\] sphere_reg_4:sph4\|vel\[3\]\[0\]\[19\]~_emulated sphere_reg_4:sph4\|col\[1\]\[1\]\[7\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[0\]\[19\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[0\]\[19\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[1\]\[1\]\[7\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[3][0][19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[0\]\[18\] sphere_reg_4:sph4\|vel\[3\]\[0\]\[18\]~_emulated sphere_reg_4:sph4\|col\[1\]\[1\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[0\]\[18\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[0\]\[18\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[1\]\[1\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[3][0][18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[1\]\[54\] sphere_reg_4:sph4\|vel\[1\]\[1\]\[54\]~_emulated sphere_reg_4:sph4\|vel\[1\]\[2\]\[19\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[54\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[54\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[19\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[1][1][54]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[1\]\[53\] sphere_reg_4:sph4\|vel\[1\]\[1\]\[53\]~_emulated sphere_reg_4:sph4\|vel\[1\]\[2\]\[19\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[53\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[53\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[19\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[1][1][53]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[1\]\[52\] sphere_reg_4:sph4\|vel\[1\]\[1\]\[52\]~_emulated sphere_reg_4:sph4\|vel\[1\]\[2\]\[19\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[52\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[52\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[19\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[1][1][52]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[1\]\[51\] sphere_reg_4:sph4\|vel\[1\]\[1\]\[51\]~_emulated sphere_reg_4:sph4\|vel\[1\]\[2\]\[19\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[51\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[51\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[19\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[1][1][51]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[1\]\[50\] sphere_reg_4:sph4\|vel\[1\]\[1\]\[50\]~_emulated sphere_reg_4:sph4\|vel\[1\]\[2\]\[19\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[50\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[50\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[19\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[1][1][50]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[1\]\[49\] sphere_reg_4:sph4\|vel\[1\]\[1\]\[49\]~_emulated sphere_reg_4:sph4\|vel\[1\]\[2\]\[19\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[49\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[49\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[19\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[1][1][49]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[1\]\[48\] sphere_reg_4:sph4\|vel\[1\]\[1\]\[48\]~_emulated sphere_reg_4:sph4\|vel\[1\]\[2\]\[19\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[48\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[48\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[19\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[1][1][48]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[1\]\[47\] sphere_reg_4:sph4\|vel\[1\]\[1\]\[47\]~_emulated sphere_reg_4:sph4\|vel\[1\]\[2\]\[19\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[47\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[47\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[19\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[1][1][47]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[1\]\[46\] sphere_reg_4:sph4\|vel\[1\]\[1\]\[46\]~_emulated sphere_reg_4:sph4\|vel\[1\]\[2\]\[19\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[46\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[46\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[19\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[1][1][46]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[1\]\[45\] sphere_reg_4:sph4\|vel\[1\]\[1\]\[45\]~_emulated sphere_reg_4:sph4\|vel\[1\]\[2\]\[19\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[45\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[45\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[19\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[1][1][45]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[1\]\[44\] sphere_reg_4:sph4\|vel\[1\]\[1\]\[44\]~_emulated sphere_reg_4:sph4\|vel\[1\]\[2\]\[19\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[44\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[44\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[19\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[1][1][44]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[1\]\[43\] sphere_reg_4:sph4\|vel\[1\]\[1\]\[43\]~_emulated sphere_reg_4:sph4\|vel\[1\]\[2\]\[19\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[43\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[43\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[19\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[1][1][43]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[1\]\[42\] sphere_reg_4:sph4\|vel\[1\]\[1\]\[42\]~_emulated sphere_reg_4:sph4\|vel\[1\]\[2\]\[19\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[42\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[42\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[19\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[1][1][42]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[1\]\[41\] sphere_reg_4:sph4\|vel\[1\]\[1\]\[41\]~_emulated sphere_reg_4:sph4\|vel\[1\]\[2\]\[19\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[41\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[41\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[19\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[1][1][41]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[1\]\[40\] sphere_reg_4:sph4\|vel\[1\]\[1\]\[40\]~_emulated sphere_reg_4:sph4\|vel\[1\]\[2\]\[19\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[40\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[40\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[19\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[1][1][40]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[1\]\[39\] sphere_reg_4:sph4\|vel\[1\]\[1\]\[39\]~_emulated sphere_reg_4:sph4\|vel\[1\]\[2\]\[19\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[39\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[39\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[19\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[1][1][39]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[1\]\[38\] sphere_reg_4:sph4\|vel\[1\]\[1\]\[38\]~_emulated sphere_reg_4:sph4\|vel\[1\]\[2\]\[19\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[38\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[38\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[19\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[1][1][38]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[1\]\[37\] sphere_reg_4:sph4\|vel\[1\]\[1\]\[37\]~_emulated sphere_reg_4:sph4\|vel\[1\]\[2\]\[19\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[37\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[37\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[19\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[1][1][37]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[1\]\[36\] sphere_reg_4:sph4\|vel\[1\]\[1\]\[36\]~_emulated sphere_reg_4:sph4\|vel\[1\]\[2\]\[19\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[36\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[36\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[19\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[1][1][36]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[1\]\[35\] sphere_reg_4:sph4\|vel\[1\]\[1\]\[35\]~_emulated sphere_reg_4:sph4\|vel\[1\]\[2\]\[19\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[35\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[35\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[19\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[1][1][35]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[1\]\[34\] sphere_reg_4:sph4\|vel\[1\]\[1\]\[34\]~_emulated sphere_reg_4:sph4\|vel\[1\]\[2\]\[19\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[34\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[34\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[19\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[1][1][34]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[1\]\[33\] sphere_reg_4:sph4\|vel\[1\]\[1\]\[33\]~_emulated sphere_reg_4:sph4\|vel\[1\]\[2\]\[19\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[33\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[33\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[19\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[1][1][33]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[1\]\[32\] sphere_reg_4:sph4\|vel\[1\]\[1\]\[32\]~_emulated sphere_reg_4:sph4\|col\[2\]\[0\]\[7\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[32\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[32\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[2\]\[0\]\[7\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[1][1][32]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[1\]\[31\] sphere_reg_4:sph4\|vel\[1\]\[1\]\[31\]~_emulated sphere_reg_4:sph4\|col\[2\]\[0\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[31\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[31\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[2\]\[0\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[1][1][31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[1\]\[30\] sphere_reg_4:sph4\|vel\[1\]\[1\]\[30\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[2\]\[29\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[30\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[30\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[29\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[1][1][30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[1\]\[29\] sphere_reg_4:sph4\|vel\[1\]\[1\]\[29\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[2\]\[28\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[29\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[29\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[28\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[1][1][29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[1\]\[28\] sphere_reg_4:sph4\|vel\[1\]\[1\]\[28\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[2\]\[27\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[28\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[28\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[27\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[1][1][28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[1\]\[27\] sphere_reg_4:sph4\|vel\[1\]\[1\]\[27\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[2\]\[26\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[27\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[27\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[26\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[1][1][27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[1\]\[26\] sphere_reg_4:sph4\|vel\[1\]\[1\]\[26\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[2\]\[25\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[26\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[26\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[25\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[1][1][26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[1\]\[25\] sphere_reg_4:sph4\|vel\[1\]\[1\]\[25\]~_emulated sphere_reg_4:sph4\|col\[0\]\[1\]\[7\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[25\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[25\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[0\]\[1\]\[7\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[1][1][25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[1\]\[24\] sphere_reg_4:sph4\|vel\[1\]\[1\]\[24\]~_emulated sphere_reg_4:sph4\|col\[0\]\[1\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[24\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[24\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[0\]\[1\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[1][1][24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[1\]\[23\] sphere_reg_4:sph4\|vel\[1\]\[1\]\[23\]~_emulated sphere_reg_4:sph4\|col\[3\]\[2\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[23\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[23\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[3\]\[2\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[1][1][23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[1\]\[22\] sphere_reg_4:sph4\|vel\[1\]\[1\]\[22\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[2\]\[21\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[22\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[22\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[21\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[1][1][22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[1\]\[21\] sphere_reg_4:sph4\|vel\[1\]\[1\]\[21\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[2\]\[20\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[21\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[21\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[20\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[1][1][21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[1\]\[20\] sphere_reg_4:sph4\|vel\[1\]\[1\]\[20\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[2\]\[19\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[20\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[20\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[19\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[1][1][20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[1\]\[19\] sphere_reg_4:sph4\|vel\[1\]\[1\]\[19\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[2\]\[18\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[19\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[19\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[18\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[1][1][19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[1\]\[18\] sphere_reg_4:sph4\|vel\[1\]\[1\]\[18\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[2\]\[17\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[18\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[18\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[17\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[1][1][18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[1\]\[54\] sphere_reg_4:sph4\|vel\[2\]\[1\]\[54\]~_emulated sphere_reg_4:sph4\|vel\[1\]\[2\]\[21\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[54\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[54\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[21\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[2][1][54]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[1\]\[53\] sphere_reg_4:sph4\|vel\[2\]\[1\]\[53\]~_emulated sphere_reg_4:sph4\|vel\[1\]\[2\]\[21\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[53\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[53\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[21\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[2][1][53]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[1\]\[52\] sphere_reg_4:sph4\|vel\[2\]\[1\]\[52\]~_emulated sphere_reg_4:sph4\|vel\[1\]\[2\]\[21\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[52\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[52\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[21\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[2][1][52]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[1\]\[51\] sphere_reg_4:sph4\|vel\[2\]\[1\]\[51\]~_emulated sphere_reg_4:sph4\|vel\[1\]\[2\]\[21\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[51\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[51\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[21\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[2][1][51]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[1\]\[50\] sphere_reg_4:sph4\|vel\[2\]\[1\]\[50\]~_emulated sphere_reg_4:sph4\|vel\[1\]\[2\]\[21\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[50\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[50\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[21\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[2][1][50]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[1\]\[49\] sphere_reg_4:sph4\|vel\[2\]\[1\]\[49\]~_emulated sphere_reg_4:sph4\|vel\[1\]\[2\]\[21\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[49\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[49\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[21\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[2][1][49]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[1\]\[48\] sphere_reg_4:sph4\|vel\[2\]\[1\]\[48\]~_emulated sphere_reg_4:sph4\|vel\[1\]\[2\]\[21\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[48\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[48\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[21\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[2][1][48]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[1\]\[47\] sphere_reg_4:sph4\|vel\[2\]\[1\]\[47\]~_emulated sphere_reg_4:sph4\|vel\[1\]\[2\]\[21\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[47\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[47\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[21\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[2][1][47]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[1\]\[46\] sphere_reg_4:sph4\|vel\[2\]\[1\]\[46\]~_emulated sphere_reg_4:sph4\|vel\[1\]\[2\]\[21\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[46\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[46\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[21\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[2][1][46]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[1\]\[45\] sphere_reg_4:sph4\|vel\[2\]\[1\]\[45\]~_emulated sphere_reg_4:sph4\|vel\[1\]\[2\]\[21\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[45\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[45\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[21\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[2][1][45]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[1\]\[44\] sphere_reg_4:sph4\|vel\[2\]\[1\]\[44\]~_emulated sphere_reg_4:sph4\|vel\[1\]\[2\]\[21\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[44\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[44\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[21\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[2][1][44]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[1\]\[43\] sphere_reg_4:sph4\|vel\[2\]\[1\]\[43\]~_emulated sphere_reg_4:sph4\|vel\[1\]\[2\]\[21\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[43\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[43\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[21\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[2][1][43]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[1\]\[42\] sphere_reg_4:sph4\|vel\[2\]\[1\]\[42\]~_emulated sphere_reg_4:sph4\|vel\[1\]\[2\]\[21\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[42\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[42\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[21\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[2][1][42]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[1\]\[41\] sphere_reg_4:sph4\|vel\[2\]\[1\]\[41\]~_emulated sphere_reg_4:sph4\|vel\[1\]\[2\]\[21\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[41\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[41\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[21\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[2][1][41]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[1\]\[40\] sphere_reg_4:sph4\|vel\[2\]\[1\]\[40\]~_emulated sphere_reg_4:sph4\|vel\[1\]\[2\]\[21\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[40\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[40\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[21\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[2][1][40]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[1\]\[39\] sphere_reg_4:sph4\|vel\[2\]\[1\]\[39\]~_emulated sphere_reg_4:sph4\|vel\[1\]\[2\]\[21\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[39\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[39\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[21\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[2][1][39]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[1\]\[38\] sphere_reg_4:sph4\|vel\[2\]\[1\]\[38\]~_emulated sphere_reg_4:sph4\|vel\[1\]\[2\]\[21\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[38\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[38\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[21\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[2][1][38]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[1\]\[37\] sphere_reg_4:sph4\|vel\[2\]\[1\]\[37\]~_emulated sphere_reg_4:sph4\|vel\[1\]\[2\]\[21\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[37\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[37\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[21\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[2][1][37]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[1\]\[36\] sphere_reg_4:sph4\|vel\[2\]\[1\]\[36\]~_emulated sphere_reg_4:sph4\|vel\[1\]\[2\]\[21\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[36\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[36\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[21\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[2][1][36]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[1\]\[35\] sphere_reg_4:sph4\|vel\[2\]\[1\]\[35\]~_emulated sphere_reg_4:sph4\|vel\[1\]\[2\]\[21\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[35\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[35\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[21\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[2][1][35]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[1\]\[34\] sphere_reg_4:sph4\|vel\[2\]\[1\]\[34\]~_emulated sphere_reg_4:sph4\|vel\[1\]\[2\]\[21\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[34\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[34\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[21\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[2][1][34]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[1\]\[33\] sphere_reg_4:sph4\|vel\[2\]\[1\]\[33\]~_emulated sphere_reg_4:sph4\|vel\[1\]\[2\]\[21\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[33\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[33\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[21\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[2][1][33]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[1\]\[32\] sphere_reg_4:sph4\|vel\[2\]\[1\]\[32\]~_emulated sphere_reg_4:sph4\|col\[2\]\[0\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[32\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[32\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[2\]\[0\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[2][1][32]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[1\]\[31\] sphere_reg_4:sph4\|vel\[2\]\[1\]\[31\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[2\]\[29\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[31\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[31\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[29\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[2][1][31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[1\]\[30\] sphere_reg_4:sph4\|vel\[2\]\[1\]\[30\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[2\]\[28\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[30\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[30\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[28\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[2][1][30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[1\]\[29\] sphere_reg_4:sph4\|vel\[2\]\[1\]\[29\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[2\]\[27\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[29\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[29\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[27\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[2][1][29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[1\]\[28\] sphere_reg_4:sph4\|vel\[2\]\[1\]\[28\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[2\]\[26\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[28\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[28\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[26\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[2][1][28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[1\]\[27\] sphere_reg_4:sph4\|vel\[2\]\[1\]\[27\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[2\]\[25\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[27\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[27\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[25\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[2][1][27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[1\]\[26\] sphere_reg_4:sph4\|vel\[2\]\[1\]\[26\]~_emulated sphere_reg_4:sph4\|col\[0\]\[1\]\[7\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[26\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[26\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[0\]\[1\]\[7\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[2][1][26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[1\]\[25\] sphere_reg_4:sph4\|vel\[2\]\[1\]\[25\]~_emulated sphere_reg_4:sph4\|col\[0\]\[1\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[25\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[25\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[0\]\[1\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[2][1][25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[1\]\[24\] sphere_reg_4:sph4\|vel\[2\]\[1\]\[24\]~_emulated sphere_reg_4:sph4\|col\[3\]\[2\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[24\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[24\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[3\]\[2\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[2][1][24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[1\]\[23\] sphere_reg_4:sph4\|vel\[2\]\[1\]\[23\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[2\]\[21\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[23\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[23\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[21\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[2][1][23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[1\]\[22\] sphere_reg_4:sph4\|vel\[2\]\[1\]\[22\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[2\]\[20\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[22\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[22\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[20\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[2][1][22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[1\]\[21\] sphere_reg_4:sph4\|vel\[2\]\[1\]\[21\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[2\]\[19\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[21\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[21\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[19\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[2][1][21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[1\]\[20\] sphere_reg_4:sph4\|vel\[2\]\[1\]\[20\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[2\]\[18\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[20\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[20\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[18\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[2][1][20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[1\]\[19\] sphere_reg_4:sph4\|vel\[2\]\[1\]\[19\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[2\]\[17\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[19\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[19\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[17\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[2][1][19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[1\]\[18\] sphere_reg_4:sph4\|vel\[2\]\[1\]\[18\]~_emulated sphere_reg_4:sph4\|col\[0\]\[0\]\[7\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[18\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[18\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[0\]\[0\]\[7\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[2][1][18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[1\]\[54\] sphere_reg_4:sph4\|vel\[0\]\[1\]\[54\]~_emulated sphere_reg_4:sph4\|vel\[1\]\[2\]\[17\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[54\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[54\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[17\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[0][1][54]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[1\]\[53\] sphere_reg_4:sph4\|vel\[0\]\[1\]\[53\]~_emulated sphere_reg_4:sph4\|vel\[1\]\[2\]\[17\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[53\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[53\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[17\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[0][1][53]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[1\]\[52\] sphere_reg_4:sph4\|vel\[0\]\[1\]\[52\]~_emulated sphere_reg_4:sph4\|vel\[1\]\[2\]\[17\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[52\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[52\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[17\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[0][1][52]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[1\]\[51\] sphere_reg_4:sph4\|vel\[0\]\[1\]\[51\]~_emulated sphere_reg_4:sph4\|vel\[1\]\[2\]\[17\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[51\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[51\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[17\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[0][1][51]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[1\]\[50\] sphere_reg_4:sph4\|vel\[0\]\[1\]\[50\]~_emulated sphere_reg_4:sph4\|vel\[1\]\[2\]\[17\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[50\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[50\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[17\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[0][1][50]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[1\]\[49\] sphere_reg_4:sph4\|vel\[0\]\[1\]\[49\]~_emulated sphere_reg_4:sph4\|vel\[1\]\[2\]\[17\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[49\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[49\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[17\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[0][1][49]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[1\]\[48\] sphere_reg_4:sph4\|vel\[0\]\[1\]\[48\]~_emulated sphere_reg_4:sph4\|vel\[1\]\[2\]\[17\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[48\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[48\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[17\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[0][1][48]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[1\]\[47\] sphere_reg_4:sph4\|vel\[0\]\[1\]\[47\]~_emulated sphere_reg_4:sph4\|vel\[1\]\[2\]\[17\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[47\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[47\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[17\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[0][1][47]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[1\]\[46\] sphere_reg_4:sph4\|vel\[0\]\[1\]\[46\]~_emulated sphere_reg_4:sph4\|vel\[1\]\[2\]\[17\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[46\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[46\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[17\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[0][1][46]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[1\]\[45\] sphere_reg_4:sph4\|vel\[0\]\[1\]\[45\]~_emulated sphere_reg_4:sph4\|vel\[1\]\[2\]\[17\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[45\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[45\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[17\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[0][1][45]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[1\]\[44\] sphere_reg_4:sph4\|vel\[0\]\[1\]\[44\]~_emulated sphere_reg_4:sph4\|vel\[1\]\[2\]\[17\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[44\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[44\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[17\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[0][1][44]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[1\]\[43\] sphere_reg_4:sph4\|vel\[0\]\[1\]\[43\]~_emulated sphere_reg_4:sph4\|vel\[1\]\[2\]\[17\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[43\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[43\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[17\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[0][1][43]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[1\]\[42\] sphere_reg_4:sph4\|vel\[0\]\[1\]\[42\]~_emulated sphere_reg_4:sph4\|vel\[1\]\[2\]\[17\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[42\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[42\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[17\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[0][1][42]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[1\]\[41\] sphere_reg_4:sph4\|vel\[0\]\[1\]\[41\]~_emulated sphere_reg_4:sph4\|vel\[1\]\[2\]\[17\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[41\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[41\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[17\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[0][1][41]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[1\]\[40\] sphere_reg_4:sph4\|vel\[0\]\[1\]\[40\]~_emulated sphere_reg_4:sph4\|vel\[1\]\[2\]\[17\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[40\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[40\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[17\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[0][1][40]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[1\]\[39\] sphere_reg_4:sph4\|vel\[0\]\[1\]\[39\]~_emulated sphere_reg_4:sph4\|vel\[1\]\[2\]\[17\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[39\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[39\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[17\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[0][1][39]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[1\]\[38\] sphere_reg_4:sph4\|vel\[0\]\[1\]\[38\]~_emulated sphere_reg_4:sph4\|vel\[1\]\[2\]\[17\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[38\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[38\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[17\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[0][1][38]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[1\]\[37\] sphere_reg_4:sph4\|vel\[0\]\[1\]\[37\]~_emulated sphere_reg_4:sph4\|vel\[1\]\[2\]\[17\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[37\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[37\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[17\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[0][1][37]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[1\]\[36\] sphere_reg_4:sph4\|vel\[0\]\[1\]\[36\]~_emulated sphere_reg_4:sph4\|vel\[1\]\[2\]\[17\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[36\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[36\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[17\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[0][1][36]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[1\]\[35\] sphere_reg_4:sph4\|vel\[0\]\[1\]\[35\]~_emulated sphere_reg_4:sph4\|vel\[1\]\[2\]\[17\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[35\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[35\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[17\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[0][1][35]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[1\]\[34\] sphere_reg_4:sph4\|vel\[0\]\[1\]\[34\]~_emulated sphere_reg_4:sph4\|vel\[1\]\[2\]\[17\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[34\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[34\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[17\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[0][1][34]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[1\]\[33\] sphere_reg_4:sph4\|vel\[0\]\[1\]\[33\]~_emulated sphere_reg_4:sph4\|vel\[1\]\[2\]\[17\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[33\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[33\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[17\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[0][1][33]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[1\]\[32\] sphere_reg_4:sph4\|vel\[0\]\[1\]\[32\]~_emulated sphere_reg_4:sph4\|col\[0\]\[0\]\[7\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[32\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[32\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[0\]\[0\]\[7\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[0][1][32]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[1\]\[31\] sphere_reg_4:sph4\|vel\[0\]\[1\]\[31\]~_emulated sphere_reg_4:sph4\|col\[0\]\[0\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[31\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[31\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[0\]\[0\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[0][1][31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[1\]\[30\] sphere_reg_4:sph4\|vel\[0\]\[1\]\[30\]~_emulated sphere_reg_4:sph4\|col\[3\]\[1\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[30\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[30\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[3\]\[1\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[0][1][30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[1\]\[29\] sphere_reg_4:sph4\|vel\[0\]\[1\]\[29\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[0\]\[31\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[29\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[29\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[31\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[0][1][29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[1\]\[28\] sphere_reg_4:sph4\|vel\[0\]\[1\]\[28\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[0\]\[30\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[28\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[28\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[30\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[0][1][28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[1\]\[27\] sphere_reg_4:sph4\|vel\[0\]\[1\]\[27\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[0\]\[29\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[27\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[27\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[29\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[0][1][27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[1\]\[26\] sphere_reg_4:sph4\|vel\[0\]\[1\]\[26\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[0\]\[28\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[26\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[26\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[28\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[0][1][26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[1\]\[25\] sphere_reg_4:sph4\|vel\[0\]\[1\]\[25\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[0\]\[27\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[25\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[25\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[27\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[0][1][25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[1\]\[24\] sphere_reg_4:sph4\|vel\[0\]\[1\]\[24\]~_emulated sphere_reg_4:sph4\|col\[1\]\[2\]\[7\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[24\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[24\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[1\]\[2\]\[7\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[0][1][24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[1\]\[23\] sphere_reg_4:sph4\|vel\[0\]\[1\]\[23\]~_emulated sphere_reg_4:sph4\|col\[3\]\[0\]\[7\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[23\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[23\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[3\]\[0\]\[7\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[0][1][23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[1\]\[22\] sphere_reg_4:sph4\|vel\[0\]\[1\]\[22\]~_emulated sphere_reg_4:sph4\|col\[3\]\[0\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[22\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[22\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[3\]\[0\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[0][1][22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[1\]\[21\] sphere_reg_4:sph4\|vel\[0\]\[1\]\[21\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[0\]\[23\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[21\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[21\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[23\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[0][1][21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[1\]\[20\] sphere_reg_4:sph4\|vel\[0\]\[1\]\[20\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[0\]\[22\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[20\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[20\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[22\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[0][1][20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[1\]\[19\] sphere_reg_4:sph4\|vel\[0\]\[1\]\[19\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[0\]\[21\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[19\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[19\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[21\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[0][1][19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[1\]\[18\] sphere_reg_4:sph4\|vel\[0\]\[1\]\[18\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[0\]\[20\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[18\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[18\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[20\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[0][1][18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[1\]\[54\] sphere_reg_4:sph4\|vel\[3\]\[1\]\[54\]~_emulated sphere_reg_4:sph4\|col\[2\]\[1\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[54\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[54\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[2\]\[1\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[3][1][54]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[1\]\[53\] sphere_reg_4:sph4\|vel\[3\]\[1\]\[53\]~_emulated sphere_reg_4:sph4\|col\[2\]\[1\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[53\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[53\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[2\]\[1\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[3][1][53]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[1\]\[52\] sphere_reg_4:sph4\|vel\[3\]\[1\]\[52\]~_emulated sphere_reg_4:sph4\|col\[2\]\[1\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[52\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[52\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[2\]\[1\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[3][1][52]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[1\]\[51\] sphere_reg_4:sph4\|vel\[3\]\[1\]\[51\]~_emulated sphere_reg_4:sph4\|col\[2\]\[1\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[51\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[51\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[2\]\[1\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[3][1][51]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[1\]\[50\] sphere_reg_4:sph4\|vel\[3\]\[1\]\[50\]~_emulated sphere_reg_4:sph4\|col\[2\]\[1\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[50\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[50\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[2\]\[1\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[3][1][50]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[1\]\[49\] sphere_reg_4:sph4\|vel\[3\]\[1\]\[49\]~_emulated sphere_reg_4:sph4\|col\[2\]\[1\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[49\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[49\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[2\]\[1\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[3][1][49]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[1\]\[48\] sphere_reg_4:sph4\|vel\[3\]\[1\]\[48\]~_emulated sphere_reg_4:sph4\|col\[2\]\[1\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[48\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[48\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[2\]\[1\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[3][1][48]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[1\]\[47\] sphere_reg_4:sph4\|vel\[3\]\[1\]\[47\]~_emulated sphere_reg_4:sph4\|col\[2\]\[1\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[47\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[47\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[2\]\[1\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[3][1][47]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[1\]\[46\] sphere_reg_4:sph4\|vel\[3\]\[1\]\[46\]~_emulated sphere_reg_4:sph4\|col\[2\]\[1\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[46\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[46\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[2\]\[1\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[3][1][46]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[1\]\[45\] sphere_reg_4:sph4\|vel\[3\]\[1\]\[45\]~_emulated sphere_reg_4:sph4\|col\[2\]\[1\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[45\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[45\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[2\]\[1\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[3][1][45]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[1\]\[44\] sphere_reg_4:sph4\|vel\[3\]\[1\]\[44\]~_emulated sphere_reg_4:sph4\|col\[2\]\[1\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[44\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[44\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[2\]\[1\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[3][1][44]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[1\]\[43\] sphere_reg_4:sph4\|vel\[3\]\[1\]\[43\]~_emulated sphere_reg_4:sph4\|col\[2\]\[1\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[43\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[43\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[2\]\[1\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[3][1][43]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[1\]\[42\] sphere_reg_4:sph4\|vel\[3\]\[1\]\[42\]~_emulated sphere_reg_4:sph4\|col\[2\]\[1\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[42\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[42\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[2\]\[1\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[3][1][42]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[1\]\[41\] sphere_reg_4:sph4\|vel\[3\]\[1\]\[41\]~_emulated sphere_reg_4:sph4\|col\[2\]\[1\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[41\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[41\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[2\]\[1\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[3][1][41]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[1\]\[40\] sphere_reg_4:sph4\|vel\[3\]\[1\]\[40\]~_emulated sphere_reg_4:sph4\|col\[2\]\[1\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[40\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[40\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[2\]\[1\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[3][1][40]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[1\]\[39\] sphere_reg_4:sph4\|vel\[3\]\[1\]\[39\]~_emulated sphere_reg_4:sph4\|col\[2\]\[1\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[39\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[39\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[2\]\[1\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[3][1][39]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[1\]\[38\] sphere_reg_4:sph4\|vel\[3\]\[1\]\[38\]~_emulated sphere_reg_4:sph4\|col\[2\]\[1\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[38\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[38\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[2\]\[1\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[3][1][38]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[1\]\[37\] sphere_reg_4:sph4\|vel\[3\]\[1\]\[37\]~_emulated sphere_reg_4:sph4\|col\[2\]\[1\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[37\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[37\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[2\]\[1\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[3][1][37]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[1\]\[36\] sphere_reg_4:sph4\|vel\[3\]\[1\]\[36\]~_emulated sphere_reg_4:sph4\|col\[2\]\[1\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[36\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[36\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[2\]\[1\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[3][1][36]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[1\]\[35\] sphere_reg_4:sph4\|vel\[3\]\[1\]\[35\]~_emulated sphere_reg_4:sph4\|col\[2\]\[1\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[35\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[35\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[2\]\[1\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[3][1][35]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[1\]\[34\] sphere_reg_4:sph4\|vel\[3\]\[1\]\[34\]~_emulated sphere_reg_4:sph4\|col\[2\]\[1\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[34\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[34\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[2\]\[1\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[3][1][34]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[1\]\[33\] sphere_reg_4:sph4\|vel\[3\]\[1\]\[33\]~_emulated sphere_reg_4:sph4\|col\[2\]\[1\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[33\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[33\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[2\]\[1\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[3][1][33]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[1\]\[32\] sphere_reg_4:sph4\|vel\[3\]\[1\]\[32\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[2\]\[29\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[32\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[32\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[29\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[3][1][32]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[1\]\[31\] sphere_reg_4:sph4\|vel\[3\]\[1\]\[31\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[2\]\[28\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[31\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[31\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[28\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[3][1][31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[1\]\[30\] sphere_reg_4:sph4\|vel\[3\]\[1\]\[30\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[2\]\[27\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[30\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[30\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[27\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[3][1][30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[1\]\[29\] sphere_reg_4:sph4\|vel\[3\]\[1\]\[29\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[2\]\[26\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[29\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[29\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[26\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[3][1][29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[1\]\[28\] sphere_reg_4:sph4\|vel\[3\]\[1\]\[28\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[2\]\[25\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[28\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[28\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[25\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[3][1][28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[1\]\[27\] sphere_reg_4:sph4\|vel\[3\]\[1\]\[27\]~_emulated sphere_reg_4:sph4\|col\[0\]\[1\]\[7\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[27\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[27\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[0\]\[1\]\[7\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[3][1][27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[1\]\[26\] sphere_reg_4:sph4\|vel\[3\]\[1\]\[26\]~_emulated sphere_reg_4:sph4\|col\[0\]\[1\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[26\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[26\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[0\]\[1\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[3][1][26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[1\]\[24\] sphere_reg_4:sph4\|vel\[3\]\[1\]\[24\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[2\]\[21\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[24\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[24\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[21\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[3][1][24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[1\]\[23\] sphere_reg_4:sph4\|vel\[3\]\[1\]\[23\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[2\]\[20\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[23\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[23\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[20\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[3][1][23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[1\]\[22\] sphere_reg_4:sph4\|vel\[3\]\[1\]\[22\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[2\]\[19\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[22\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[22\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[19\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[3][1][22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[1\]\[21\] sphere_reg_4:sph4\|vel\[3\]\[1\]\[21\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[2\]\[18\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[21\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[21\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[18\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[3][1][21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[1\]\[20\] sphere_reg_4:sph4\|vel\[3\]\[1\]\[20\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[2\]\[17\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[20\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[20\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[17\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[3][1][20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[1\]\[19\] sphere_reg_4:sph4\|vel\[3\]\[1\]\[19\]~_emulated sphere_reg_4:sph4\|col\[0\]\[0\]\[7\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[19\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[19\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[0\]\[0\]\[7\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[3][1][19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[1\]\[55\] sphere_reg_4:sph4\|vel\[2\]\[1\]\[55\]~_emulated sphere_reg_4:sph4\|vel\[1\]\[2\]\[21\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[55\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[55\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[21\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[2][1][55]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[1\]\[55\] sphere_reg_4:sph4\|vel\[1\]\[1\]\[55\]~_emulated sphere_reg_4:sph4\|vel\[1\]\[2\]\[19\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[55\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[55\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[19\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[1][1][55]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[1\]\[55\] sphere_reg_4:sph4\|vel\[0\]\[1\]\[55\]~_emulated sphere_reg_4:sph4\|vel\[1\]\[2\]\[17\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[55\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[55\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[17\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[0][1][55]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[1\]\[55\] sphere_reg_4:sph4\|vel\[3\]\[1\]\[55\]~_emulated sphere_reg_4:sph4\|col\[2\]\[1\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[55\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[55\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[2\]\[1\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[3][1][55]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[1\]\[56\] sphere_reg_4:sph4\|vel\[1\]\[1\]\[56\]~_emulated sphere_reg_4:sph4\|vel\[1\]\[2\]\[19\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[56\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[56\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[19\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[1][1][56]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[1\]\[56\] sphere_reg_4:sph4\|vel\[2\]\[1\]\[56\]~_emulated sphere_reg_4:sph4\|vel\[1\]\[2\]\[21\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[56\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[56\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[21\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[2][1][56]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[1\]\[56\] sphere_reg_4:sph4\|vel\[0\]\[1\]\[56\]~_emulated sphere_reg_4:sph4\|vel\[1\]\[2\]\[17\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[56\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[56\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[17\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[0][1][56]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[1\]\[56\] sphere_reg_4:sph4\|vel\[3\]\[1\]\[56\]~_emulated sphere_reg_4:sph4\|col\[2\]\[1\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[56\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[56\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[2\]\[1\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[3][1][56]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[1\]\[57\] sphere_reg_4:sph4\|vel\[2\]\[1\]\[57\]~_emulated sphere_reg_4:sph4\|vel\[1\]\[2\]\[21\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[57\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[57\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[21\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[2][1][57]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[1\]\[57\] sphere_reg_4:sph4\|vel\[1\]\[1\]\[57\]~_emulated sphere_reg_4:sph4\|vel\[1\]\[2\]\[19\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[57\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[57\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[19\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[1][1][57]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[1\]\[57\] sphere_reg_4:sph4\|vel\[0\]\[1\]\[57\]~_emulated sphere_reg_4:sph4\|vel\[1\]\[2\]\[17\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[57\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[57\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[17\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[0][1][57]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[1\]\[57\] sphere_reg_4:sph4\|vel\[3\]\[1\]\[57\]~_emulated sphere_reg_4:sph4\|col\[2\]\[1\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[57\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[57\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[2\]\[1\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[3][1][57]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[1\]\[58\] sphere_reg_4:sph4\|vel\[1\]\[1\]\[58\]~_emulated sphere_reg_4:sph4\|vel\[1\]\[2\]\[19\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[58\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[58\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[19\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[1][1][58]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[1\]\[58\] sphere_reg_4:sph4\|vel\[2\]\[1\]\[58\]~_emulated sphere_reg_4:sph4\|vel\[1\]\[2\]\[21\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[58\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[58\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[21\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[2][1][58]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[1\]\[58\] sphere_reg_4:sph4\|vel\[0\]\[1\]\[58\]~_emulated sphere_reg_4:sph4\|vel\[1\]\[2\]\[17\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[58\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[58\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[17\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[0][1][58]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[1\]\[58\] sphere_reg_4:sph4\|vel\[3\]\[1\]\[58\]~_emulated sphere_reg_4:sph4\|col\[2\]\[1\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[58\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[58\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[2\]\[1\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[3][1][58]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[1\]\[59\] sphere_reg_4:sph4\|vel\[2\]\[1\]\[59\]~_emulated sphere_reg_4:sph4\|vel\[1\]\[2\]\[21\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[59\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[59\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[21\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[2][1][59]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[1\]\[59\] sphere_reg_4:sph4\|vel\[1\]\[1\]\[59\]~_emulated sphere_reg_4:sph4\|vel\[1\]\[2\]\[19\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[59\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[59\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[19\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[1][1][59]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[1\]\[59\] sphere_reg_4:sph4\|vel\[0\]\[1\]\[59\]~_emulated sphere_reg_4:sph4\|vel\[1\]\[2\]\[17\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[59\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[59\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[17\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[0][1][59]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[1\]\[59\] sphere_reg_4:sph4\|vel\[3\]\[1\]\[59\]~_emulated sphere_reg_4:sph4\|col\[2\]\[1\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[59\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[59\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[2\]\[1\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[3][1][59]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[1\]\[60\] sphere_reg_4:sph4\|vel\[1\]\[1\]\[60\]~_emulated sphere_reg_4:sph4\|vel\[1\]\[2\]\[19\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[60\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[60\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[19\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[1][1][60]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[1\]\[60\] sphere_reg_4:sph4\|vel\[2\]\[1\]\[60\]~_emulated sphere_reg_4:sph4\|vel\[1\]\[2\]\[21\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[60\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[60\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[21\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[2][1][60]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[1\]\[60\] sphere_reg_4:sph4\|vel\[0\]\[1\]\[60\]~_emulated sphere_reg_4:sph4\|vel\[1\]\[2\]\[17\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[60\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[60\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[17\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[0][1][60]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[1\]\[60\] sphere_reg_4:sph4\|vel\[3\]\[1\]\[60\]~_emulated sphere_reg_4:sph4\|col\[2\]\[1\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[60\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[60\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[2\]\[1\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[3][1][60]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[1\]\[61\] sphere_reg_4:sph4\|vel\[2\]\[1\]\[61\]~_emulated sphere_reg_4:sph4\|vel\[1\]\[2\]\[21\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[61\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[61\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[21\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[2][1][61]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[1\]\[61\] sphere_reg_4:sph4\|vel\[1\]\[1\]\[61\]~_emulated sphere_reg_4:sph4\|vel\[1\]\[2\]\[19\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[61\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[61\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[19\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[1][1][61]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[1\]\[61\] sphere_reg_4:sph4\|vel\[0\]\[1\]\[61\]~_emulated sphere_reg_4:sph4\|vel\[1\]\[2\]\[17\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[61\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[61\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[17\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[0][1][61]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[1\]\[61\] sphere_reg_4:sph4\|vel\[3\]\[1\]\[61\]~_emulated sphere_reg_4:sph4\|col\[2\]\[1\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[61\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[61\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[2\]\[1\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[3][1][61]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[1\]\[62\] sphere_reg_4:sph4\|vel\[1\]\[1\]\[62\]~_emulated sphere_reg_4:sph4\|vel\[1\]\[2\]\[19\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[62\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[62\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[19\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[1][1][62]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[1\]\[62\] sphere_reg_4:sph4\|vel\[2\]\[1\]\[62\]~_emulated sphere_reg_4:sph4\|vel\[1\]\[2\]\[21\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[62\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[62\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[21\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[2][1][62]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[1\]\[62\] sphere_reg_4:sph4\|vel\[0\]\[1\]\[62\]~_emulated sphere_reg_4:sph4\|vel\[1\]\[2\]\[17\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[62\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[62\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[17\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[0][1][62]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[1\]\[62\] sphere_reg_4:sph4\|vel\[3\]\[1\]\[62\]~_emulated sphere_reg_4:sph4\|col\[2\]\[1\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[62\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[62\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[2\]\[1\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[3][1][62]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[1\]\[63\] sphere_reg_4:sph4\|vel\[2\]\[1\]\[63\]~_emulated sphere_reg_4:sph4\|vel\[1\]\[2\]\[21\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[63\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[63\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[21\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[2][1][63]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[1\]\[63\] sphere_reg_4:sph4\|vel\[1\]\[1\]\[63\]~_emulated sphere_reg_4:sph4\|vel\[1\]\[2\]\[19\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[63\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[63\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[19\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[1][1][63]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[1\]\[63\] sphere_reg_4:sph4\|vel\[0\]\[1\]\[63\]~_emulated sphere_reg_4:sph4\|vel\[1\]\[2\]\[17\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[63\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[63\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[17\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[0][1][63]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[1\]\[63\] sphere_reg_4:sph4\|vel\[3\]\[1\]\[63\]~_emulated sphere_reg_4:sph4\|col\[2\]\[1\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[63\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[63\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[2\]\[1\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ECE_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524816473954 "|final_top_level|sphere_reg_4:sph4|vel[3][1][63]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1524816473954 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "final_top_level.sv" "" { Text "D:/ECE_385/final_project/final_top_level.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1524816493108 "|final_top_level|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "final_top_level.sv" "" { Text "D:/ECE_385/final_project/final_top_level.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1524816493108 "|final_top_level|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "final_top_level.sv" "" { Text "D:/ECE_385/final_project/final_top_level.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1524816493108 "|final_top_level|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "final_top_level.sv" "" { Text "D:/ECE_385/final_project/final_top_level.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1524816493108 "|final_top_level|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "final_top_level.sv" "" { Text "D:/ECE_385/final_project/final_top_level.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1524816493108 "|final_top_level|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "final_top_level.sv" "" { Text "D:/ECE_385/final_project/final_top_level.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1524816493108 "|final_top_level|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "final_top_level.sv" "" { Text "D:/ECE_385/final_project/final_top_level.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1524816493108 "|final_top_level|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "final_top_level.sv" "" { Text "D:/ECE_385/final_project/final_top_level.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1524816493108 "|final_top_level|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "final_top_level.sv" "" { Text "D:/ECE_385/final_project/final_top_level.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1524816493108 "|final_top_level|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "final_top_level.sv" "" { Text "D:/ECE_385/final_project/final_top_level.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1524816493108 "|final_top_level|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "final_top_level.sv" "" { Text "D:/ECE_385/final_project/final_top_level.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1524816493108 "|final_top_level|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "final_top_level.sv" "" { Text "D:/ECE_385/final_project/final_top_level.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1524816493108 "|final_top_level|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "final_top_level.sv" "" { Text "D:/ECE_385/final_project/final_top_level.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1524816493108 "|final_top_level|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "final_top_level.sv" "" { Text "D:/ECE_385/final_project/final_top_level.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1524816493108 "|final_top_level|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "final_top_level.sv" "" { Text "D:/ECE_385/final_project/final_top_level.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1524816493108 "|final_top_level|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "final_top_level.sv" "" { Text "D:/ECE_385/final_project/final_top_level.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1524816493108 "|final_top_level|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "final_top_level.sv" "" { Text "D:/ECE_385/final_project/final_top_level.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1524816493108 "|final_top_level|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "final_top_level.sv" "" { Text "D:/ECE_385/final_project/final_top_level.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1524816493108 "|final_top_level|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "final_top_level.sv" "" { Text "D:/ECE_385/final_project/final_top_level.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1524816493108 "|final_top_level|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1524816493108 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1524816493733 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "72 " "72 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1524816522234 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "collision_detection:cd\|Add2~96 " "Logic cell \"collision_detection:cd\|Add2~96\"" {  } { { "collision_detection.sv" "Add2~96" { Text "D:/ECE_385/final_project/collision_detection.sv" 31 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524816522312 ""} { "Info" "ISCL_SCL_CELL_NAME" "collision_detection:cd\|Add2~98 " "Logic cell \"collision_detection:cd\|Add2~98\"" {  } { { "collision_detection.sv" "Add2~98" { Text "D:/ECE_385/final_project/collision_detection.sv" 31 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524816522312 ""} { "Info" "ISCL_SCL_CELL_NAME" "collision_detection:cd\|Add2~100 " "Logic cell \"collision_detection:cd\|Add2~100\"" {  } { { "collision_detection.sv" "Add2~100" { Text "D:/ECE_385/final_project/collision_detection.sv" 31 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524816522312 ""} { "Info" "ISCL_SCL_CELL_NAME" "collision_detection:cd\|Add2~102 " "Logic cell \"collision_detection:cd\|Add2~102\"" {  } { { "collision_detection.sv" "Add2~102" { Text "D:/ECE_385/final_project/collision_detection.sv" 31 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524816522312 ""} { "Info" "ISCL_SCL_CELL_NAME" "collision_detection:cd\|Add2~104 " "Logic cell \"collision_detection:cd\|Add2~104\"" {  } { { "collision_detection.sv" "Add2~104" { Text "D:/ECE_385/final_project/collision_detection.sv" 31 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524816522312 ""} { "Info" "ISCL_SCL_CELL_NAME" "collision_detection:cd\|Add2~106 " "Logic cell \"collision_detection:cd\|Add2~106\"" {  } { { "collision_detection.sv" "Add2~106" { Text "D:/ECE_385/final_project/collision_detection.sv" 31 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524816522312 ""} { "Info" "ISCL_SCL_CELL_NAME" "collision_detection:cd\|Add2~108 " "Logic cell \"collision_detection:cd\|Add2~108\"" {  } { { "collision_detection.sv" "Add2~108" { Text "D:/ECE_385/final_project/collision_detection.sv" 31 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524816522312 ""} { "Info" "ISCL_SCL_CELL_NAME" "collision_detection:cd\|Add2~110 " "Logic cell \"collision_detection:cd\|Add2~110\"" {  } { { "collision_detection.sv" "Add2~110" { Text "D:/ECE_385/final_project/collision_detection.sv" 31 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524816522312 ""} { "Info" "ISCL_SCL_CELL_NAME" "collision_detection:cd\|Add2~112 " "Logic cell \"collision_detection:cd\|Add2~112\"" {  } { { "collision_detection.sv" "Add2~112" { Text "D:/ECE_385/final_project/collision_detection.sv" 31 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524816522312 ""} { "Info" "ISCL_SCL_CELL_NAME" "collision_detection:cd\|Add2~114 " "Logic cell \"collision_detection:cd\|Add2~114\"" {  } { { "collision_detection.sv" "Add2~114" { Text "D:/ECE_385/final_project/collision_detection.sv" 31 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524816522312 ""} { "Info" "ISCL_SCL_CELL_NAME" "collision_detection:cd\|Add2~116 " "Logic cell \"collision_detection:cd\|Add2~116\"" {  } { { "collision_detection.sv" "Add2~116" { Text "D:/ECE_385/final_project/collision_detection.sv" 31 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524816522312 ""} { "Info" "ISCL_SCL_CELL_NAME" "collision_detection:cd\|Add2~118 " "Logic cell \"collision_detection:cd\|Add2~118\"" {  } { { "collision_detection.sv" "Add2~118" { Text "D:/ECE_385/final_project/collision_detection.sv" 31 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524816522312 ""} { "Info" "ISCL_SCL_CELL_NAME" "collision_detection:cd\|Add2~120 " "Logic cell \"collision_detection:cd\|Add2~120\"" {  } { { "collision_detection.sv" "Add2~120" { Text "D:/ECE_385/final_project/collision_detection.sv" 31 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524816522312 ""} { "Info" "ISCL_SCL_CELL_NAME" "collision_detection:cd\|Add2~122 " "Logic cell \"collision_detection:cd\|Add2~122\"" {  } { { "collision_detection.sv" "Add2~122" { Text "D:/ECE_385/final_project/collision_detection.sv" 31 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524816522312 ""} { "Info" "ISCL_SCL_CELL_NAME" "collision_detection:cd\|Add2~124 " "Logic cell \"collision_detection:cd\|Add2~124\"" {  } { { "collision_detection.sv" "Add2~124" { Text "D:/ECE_385/final_project/collision_detection.sv" 31 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524816522312 ""} { "Info" "ISCL_SCL_CELL_NAME" "collision_detection:cd\|Add2~126 " "Logic cell \"collision_detection:cd\|Add2~126\"" {  } { { "collision_detection.sv" "Add2~126" { Text "D:/ECE_385/final_project/collision_detection.sv" 31 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524816522312 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1524816522312 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/ECE_385/final_project/output_files/final_project_top.map.smsg " "Generated suppressed messages file D:/ECE_385/final_project/output_files/final_project_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1524816522718 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1524816523703 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524816523703 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "final_top_level.sv" "" { Text "D:/ECE_385/final_project/final_top_level.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524816524484 "|final_top_level|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "final_top_level.sv" "" { Text "D:/ECE_385/final_project/final_top_level.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524816524484 "|final_top_level|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "final_top_level.sv" "" { Text "D:/ECE_385/final_project/final_top_level.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524816524484 "|final_top_level|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1524816524484 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "14269 " "Implemented 14269 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1524816524484 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1524816524484 ""} { "Info" "ICUT_CUT_TM_LCELLS" "13810 " "Implemented 13810 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1524816524484 ""} { "Info" "ICUT_CUT_TM_RAMS" "228 " "Implemented 228 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1524816524484 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1524816524484 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "196 " "Implemented 196 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1524816524484 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1524816524484 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 381 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 381 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "881 " "Peak virtual memory: 881 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1524816524609 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 27 03:08:44 2018 " "Processing ended: Fri Apr 27 03:08:44 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1524816524609 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:21 " "Elapsed time: 00:01:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1524816524609 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:34 " "Total CPU time (on all processors): 00:01:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1524816524609 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1524816524609 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1524816526719 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1524816526734 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 27 03:08:46 2018 " "Processing started: Fri Apr 27 03:08:46 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1524816526734 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1524816526734 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off final_project -c final_project_top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off final_project -c final_project_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1524816526734 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1524816526812 ""}
{ "Info" "0" "" "Project  = final_project" {  } {  } 0 0 "Project  = final_project" 0 0 "Fitter" 0 0 1524816526812 ""}
{ "Info" "0" "" "Revision = final_project_top" {  } {  } 0 0 "Revision = final_project_top" 0 0 "Fitter" 0 0 1524816526812 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1524816527047 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "final_project_top EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"final_project_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1524816527172 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1524816527219 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1524816527219 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll1:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll1:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll1:auto_generated\|wire_pll1_clk\[0\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll1:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/vga_clk_altpll1.v" "" { Text "D:/ECE_385/final_project/db/vga_clk_altpll1.v" 44 -1 0 } } { "" "" { Generic "D:/ECE_385/final_project/" { { 0 { 0 ""} 0 661 9698 10655 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1524816527281 ""}  } { { "db/vga_clk_altpll1.v" "" { Text "D:/ECE_385/final_project/db/vga_clk_altpll1.v" 44 -1 0 } } { "" "" { Generic "D:/ECE_385/final_project/" { { 0 { 0 ""} 0 661 9698 10655 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1524816527281 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1524816527687 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1524816527687 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1524816528109 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1524816528109 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1524816528109 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1524816528109 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1524816528109 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1524816528109 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1524816528109 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1524816528109 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1524816528109 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1524816528109 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "d:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/ECE_385/final_project/" { { 0 { 0 ""} 0 37641 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1524816528156 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/ECE_385/final_project/" { { 0 { 0 ""} 0 37643 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1524816528156 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "d:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/ECE_385/final_project/" { { 0 { 0 ""} 0 37645 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1524816528156 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "d:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/ECE_385/final_project/" { { 0 { 0 ""} 0 37647 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1524816528156 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "d:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/ECE_385/final_project/" { { 0 { 0 ""} 0 37649 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1524816528156 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1524816528156 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1524816528156 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1524816530438 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "64 " "TimeQuest Timing Analyzer is analyzing 64 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1524816533456 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "final_project_top.sdc " "Synopsys Design Constraints File file not found: 'final_project_top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1524816533456 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1524816533456 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1524816533503 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1524816533613 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1524816533613 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1524816533628 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1524816534707 ""}  } { { "final_top_level.sv" "" { Text "D:/ECE_385/final_project/final_top_level.sv" 6 0 0 } } { "temporary_test_loc" "" { Generic "D:/ECE_385/final_project/" { { 0 { 0 ""} 0 37633 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1524816534707 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll1:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll1:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1524816534707 ""}  } { { "db/vga_clk_altpll1.v" "" { Text "D:/ECE_385/final_project/db/vga_clk_altpll1.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ECE_385/final_project/" { { 0 { 0 ""} 0 661 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1524816534707 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset_clk  " "Automatically promoted node reset_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1524816534707 ""}  } { { "final_top_level.sv" "" { Text "D:/ECE_385/final_project/final_top_level.sv" 25 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ECE_385/final_project/" { { 0 { 0 ""} 0 3716 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1524816534707 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1524816536832 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1524816536847 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1524816536847 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1524816536863 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1524816536879 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON * " "Wildcard assignment \"Fast Output Register=ON\" to \"*\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1524816536879 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1524816536879 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1524816536879 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1524816536894 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1524816539686 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "1354 Embedded multiplier block " "Packed 1354 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1524816539701 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "3 I/O Output Buffer " "Packed 3 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1524816539701 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "1212 " "Created 1212 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1524816539701 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1524816539701 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll1:auto_generated\|pll1 clk\[0\] VGA_CLK~output " "PLL \"vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll1:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"VGA_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/vga_clk_altpll1.v" "" { Text "D:/ECE_385/final_project/db/vga_clk_altpll1.v" 44 -1 0 } } { "altpll.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "vga_clk.v" "" { Text "D:/ECE_385/final_project/vga_clk.v" 91 0 0 } } { "final_top_level.sv" "" { Text "D:/ECE_385/final_project/final_top_level.sv" 60 0 0 } } { "final_top_level.sv" "" { Text "D:/ECE_385/final_project/final_top_level.sv" 9 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1524816539998 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[0\] " "Node \"DRAM_DQM\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[1\] " "Node \"DRAM_DQM\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[2\] " "Node \"DRAM_DQM\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[3\] " "Node \"DRAM_DQM\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[16\] " "Node \"DRAM_DQ\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[17\] " "Node \"DRAM_DQ\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[18\] " "Node \"DRAM_DQ\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[19\] " "Node \"DRAM_DQ\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[20\] " "Node \"DRAM_DQ\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[21\] " "Node \"DRAM_DQ\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[22\] " "Node \"DRAM_DQ\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[23\] " "Node \"DRAM_DQ\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[24\] " "Node \"DRAM_DQ\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[25\] " "Node \"DRAM_DQ\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[26\] " "Node \"DRAM_DQ\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[27\] " "Node \"DRAM_DQ\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[28\] " "Node \"DRAM_DQ\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[29\] " "Node \"DRAM_DQ\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[30\] " "Node \"DRAM_DQ\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[31\] " "Node \"DRAM_DQ\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SCLK " "Node \"EEP_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SDAT " "Node \"EEP_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_GTX_CLK " "Node \"ENET0_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_INT_N " "Node \"ENET0_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_LINK100 " "Node \"ENET0_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDC " "Node \"ENET0_MDC\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDIO " "Node \"ENET0_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RESET_N " "Node \"ENET0_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CLK " "Node \"ENET0_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_COL " "Node \"ENET0_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CRS " "Node \"ENET0_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[0\] " "Node \"ENET0_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[1\] " "Node \"ENET0_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[2\] " "Node \"ENET0_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[3\] " "Node \"ENET0_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DV " "Node \"ENET0_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_ER " "Node \"ENET0_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_CLK " "Node \"ENET0_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[0\] " "Node \"ENET0_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[1\] " "Node \"ENET0_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[2\] " "Node \"ENET0_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[3\] " "Node \"ENET0_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_EN " "Node \"ENET0_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_ER " "Node \"ENET0_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_GTX_CLK " "Node \"ENET1_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_INT_N " "Node \"ENET1_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_LINK100 " "Node \"ENET1_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDC " "Node \"ENET1_MDC\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDIO " "Node \"ENET1_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RESET_N " "Node \"ENET1_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CLK " "Node \"ENET1_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_COL " "Node \"ENET1_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CRS " "Node \"ENET1_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[0\] " "Node \"ENET1_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[1\] " "Node \"ENET1_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[2\] " "Node \"ENET1_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[3\] " "Node \"ENET1_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DV " "Node \"ENET1_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_ER " "Node \"ENET1_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_CLK " "Node \"ENET1_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[0\] " "Node \"ENET1_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[1\] " "Node \"ENET1_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[2\] " "Node \"ENET1_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[3\] " "Node \"ENET1_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_EN " "Node \"ENET1_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_ER " "Node \"ENET1_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENETCLK_25 " "Node \"ENETCLK_25\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENETCLK_25" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[0\] " "Node \"EXT_IO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[1\] " "Node \"EXT_IO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[2\] " "Node \"EXT_IO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[3\] " "Node \"EXT_IO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[4\] " "Node \"EXT_IO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[5\] " "Node \"EXT_IO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[6\] " "Node \"EXT_IO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[22\] " "Node \"FL_ADDR\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_CE_N " "Node \"FL_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RESET_N " "Node \"FL_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RY " "Node \"FL_RY\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WP_N " "Node \"FL_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[0\] " "Node \"GPIO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[10\] " "Node \"GPIO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[11\] " "Node \"GPIO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[12\] " "Node \"GPIO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[13\] " "Node \"GPIO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[14\] " "Node \"GPIO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[15\] " "Node \"GPIO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[16\] " "Node \"GPIO\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[17\] " "Node \"GPIO\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[18\] " "Node \"GPIO\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[19\] " "Node \"GPIO\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[1\] " "Node \"GPIO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[20\] " "Node \"GPIO\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[21\] " "Node \"GPIO\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[22\] " "Node \"GPIO\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[23\] " "Node \"GPIO\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[24\] " "Node \"GPIO\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[25\] " "Node \"GPIO\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[26\] " "Node \"GPIO\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[27\] " "Node \"GPIO\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[28\] " "Node \"GPIO\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[29\] " "Node \"GPIO\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[2\] " "Node \"GPIO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[30\] " "Node \"GPIO\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[31\] " "Node \"GPIO\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[32\] " "Node \"GPIO\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[33\] " "Node \"GPIO\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[34\] " "Node \"GPIO\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[35\] " "Node \"GPIO\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[3\] " "Node \"GPIO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[4\] " "Node \"GPIO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[5\] " "Node \"GPIO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[6\] " "Node \"GPIO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[7\] " "Node \"GPIO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[8\] " "Node \"GPIO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[9\] " "Node \"GPIO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[0\] " "Node \"HEX0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[1\] " "Node \"HEX0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[2\] " "Node \"HEX0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[3\] " "Node \"HEX0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[4\] " "Node \"HEX0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[5\] " "Node \"HEX0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[6\] " "Node \"HEX0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[0\] " "Node \"HEX1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[1\] " "Node \"HEX1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[2\] " "Node \"HEX1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[3\] " "Node \"HEX1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[4\] " "Node \"HEX1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[5\] " "Node \"HEX1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[6\] " "Node \"HEX1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[0\] " "Node \"HEX2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[1\] " "Node \"HEX2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[2\] " "Node \"HEX2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[3\] " "Node \"HEX2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[4\] " "Node \"HEX2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[5\] " "Node \"HEX2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[6\] " "Node \"HEX2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[0\] " "Node \"HEX5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[1\] " "Node \"HEX5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[2\] " "Node \"HEX5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[3\] " "Node \"HEX5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[4\] " "Node \"HEX5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[5\] " "Node \"HEX5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[6\] " "Node \"HEX5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[0\] " "Node \"HEX6\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[1\] " "Node \"HEX6\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[2\] " "Node \"HEX6\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[3\] " "Node \"HEX6\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[4\] " "Node \"HEX6\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[5\] " "Node \"HEX6\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[6\] " "Node \"HEX6\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[0\] " "Node \"HEX7\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[1\] " "Node \"HEX7\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[2\] " "Node \"HEX7\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[3\] " "Node \"HEX7\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[4\] " "Node \"HEX7\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[5\] " "Node \"HEX7\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[6\] " "Node \"HEX7\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN0 " "Node \"HSMC_CLKIN0\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N1 " "Node \"HSMC_CLKIN_N1\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N2 " "Node \"HSMC_CLKIN_N2\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P1 " "Node \"HSMC_CLKIN_P1\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P2 " "Node \"HSMC_CLKIN_P2\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT0 " "Node \"HSMC_CLKOUT0\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N1 " "Node \"HSMC_CLKOUT_N1\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N2 " "Node \"HSMC_CLKOUT_N2\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P1 " "Node \"HSMC_CLKOUT_P1\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P2 " "Node \"HSMC_CLKOUT_P2\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[0\] " "Node \"HSMC_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[1\] " "Node \"HSMC_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[2\] " "Node \"HSMC_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[3\] " "Node \"HSMC_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[0\] " "Node \"HSMC_RX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[10\] " "Node \"HSMC_RX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[11\] " "Node \"HSMC_RX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[12\] " "Node \"HSMC_RX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[13\] " "Node \"HSMC_RX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[14\] " "Node \"HSMC_RX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[15\] " "Node \"HSMC_RX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[16\] " "Node \"HSMC_RX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[1\] " "Node \"HSMC_RX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[2\] " "Node \"HSMC_RX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[3\] " "Node \"HSMC_RX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[4\] " "Node \"HSMC_RX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[5\] " "Node \"HSMC_RX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[6\] " "Node \"HSMC_RX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[7\] " "Node \"HSMC_RX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[8\] " "Node \"HSMC_RX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[9\] " "Node \"HSMC_RX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[0\] " "Node \"HSMC_RX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[10\] " "Node \"HSMC_RX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[11\] " "Node \"HSMC_RX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[12\] " "Node \"HSMC_RX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[13\] " "Node \"HSMC_RX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[14\] " "Node \"HSMC_RX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[15\] " "Node \"HSMC_RX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[16\] " "Node \"HSMC_RX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[1\] " "Node \"HSMC_RX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[2\] " "Node \"HSMC_RX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[3\] " "Node \"HSMC_RX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[4\] " "Node \"HSMC_RX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[5\] " "Node \"HSMC_RX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[6\] " "Node \"HSMC_RX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[7\] " "Node \"HSMC_RX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[8\] " "Node \"HSMC_RX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[9\] " "Node \"HSMC_RX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[0\] " "Node \"HSMC_TX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[10\] " "Node \"HSMC_TX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[11\] " "Node \"HSMC_TX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[12\] " "Node \"HSMC_TX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[13\] " "Node \"HSMC_TX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[14\] " "Node \"HSMC_TX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[15\] " "Node \"HSMC_TX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[16\] " "Node \"HSMC_TX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[1\] " "Node \"HSMC_TX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[2\] " "Node \"HSMC_TX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[3\] " "Node \"HSMC_TX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[4\] " "Node \"HSMC_TX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[5\] " "Node \"HSMC_TX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[6\] " "Node \"HSMC_TX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[7\] " "Node \"HSMC_TX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[8\] " "Node \"HSMC_TX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[9\] " "Node \"HSMC_TX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[0\] " "Node \"HSMC_TX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[10\] " "Node \"HSMC_TX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[11\] " "Node \"HSMC_TX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[12\] " "Node \"HSMC_TX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[13\] " "Node \"HSMC_TX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[14\] " "Node \"HSMC_TX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[15\] " "Node \"HSMC_TX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[16\] " "Node \"HSMC_TX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[1\] " "Node \"HSMC_TX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[2\] " "Node \"HSMC_TX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[3\] " "Node \"HSMC_TX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[4\] " "Node \"HSMC_TX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[5\] " "Node \"HSMC_TX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[6\] " "Node \"HSMC_TX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[7\] " "Node \"HSMC_TX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[8\] " "Node \"HSMC_TX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[9\] " "Node \"HSMC_TX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_BLON " "Node \"LCD_BLON\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[0\] " "Node \"LCD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[1\] " "Node \"LCD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[2\] " "Node \"LCD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[3\] " "Node \"LCD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[4\] " "Node \"LCD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[5\] " "Node \"LCD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[6\] " "Node \"LCD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[7\] " "Node \"LCD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_EN " "Node \"LCD_EN\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_ON " "Node \"LCD_ON\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_ON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RS " "Node \"LCD_RS\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_RS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RW " "Node \"LCD_RW\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[0\] " "Node \"LEDG\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[1\] " "Node \"LEDG\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[2\] " "Node \"LEDG\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[3\] " "Node \"LEDG\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[4\] " "Node \"LEDG\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[5\] " "Node \"LEDG\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[6\] " "Node \"LEDG\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[7\] " "Node \"LEDG\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[8\] " "Node \"LEDG\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[0\] " "Node \"LEDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[10\] " "Node \"LEDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[11\] " "Node \"LEDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[12\] " "Node \"LEDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[13\] " "Node \"LEDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[14\] " "Node \"LEDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[15\] " "Node \"LEDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[16\] " "Node \"LEDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[17\] " "Node \"LEDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[1\] " "Node \"LEDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[2\] " "Node \"LEDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[3\] " "Node \"LEDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[4\] " "Node \"LEDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[5\] " "Node \"LEDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[6\] " "Node \"LEDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[7\] " "Node \"LEDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[8\] " "Node \"LEDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[9\] " "Node \"LEDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[0\] " "Node \"OTG_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[1\] " "Node \"OTG_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_CS_N " "Node \"OTG_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK_N\[0\] " "Node \"OTG_DACK_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DACK_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK_N\[1\] " "Node \"OTG_DACK_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DACK_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[0\] " "Node \"OTG_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[10\] " "Node \"OTG_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[11\] " "Node \"OTG_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[12\] " "Node \"OTG_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[13\] " "Node \"OTG_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[14\] " "Node \"OTG_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[15\] " "Node \"OTG_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[1\] " "Node \"OTG_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[2\] " "Node \"OTG_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[3\] " "Node \"OTG_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[4\] " "Node \"OTG_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[5\] " "Node \"OTG_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[6\] " "Node \"OTG_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[7\] " "Node \"OTG_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[8\] " "Node \"OTG_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[9\] " "Node \"OTG_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ\[0\] " "Node \"OTG_DREQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ\[1\] " "Node \"OTG_DREQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_FSPEED " "Node \"OTG_FSPEED\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT\[0\] " "Node \"OTG_INT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT\[1\] " "Node \"OTG_INT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_LSPEED " "Node \"OTG_LSPEED\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_OE_N " "Node \"OTG_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RST_N " "Node \"OTG_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_WE_N " "Node \"OTG_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_KBCLK " "Node \"PS2_KBCLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_KBCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_KBDAT " "Node \"PS2_KBDAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_KBDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_MSCLK " "Node \"PS2_MSCLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_MSCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_MSDAT " "Node \"PS2_MSDAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_MSDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[0\] " "Node \"SD_DAT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[1\] " "Node \"SD_DAT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[2\] " "Node \"SD_DAT\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[3\] " "Node \"SD_DAT\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_WP_N " "Node \"SD_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKIN " "Node \"SMA_CLKIN\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_CLKIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKOUT " "Node \"SMA_CLKOUT\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_CLKOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[0\] " "Node \"SRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[10\] " "Node \"SRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[11\] " "Node \"SRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[12\] " "Node \"SRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[13\] " "Node \"SRAM_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[14\] " "Node \"SRAM_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[15\] " "Node \"SRAM_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[16\] " "Node \"SRAM_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[17\] " "Node \"SRAM_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[18\] " "Node \"SRAM_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[19\] " "Node \"SRAM_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[1\] " "Node \"SRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[2\] " "Node \"SRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[3\] " "Node \"SRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[4\] " "Node \"SRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[5\] " "Node \"SRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[6\] " "Node \"SRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[7\] " "Node \"SRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[8\] " "Node \"SRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[9\] " "Node \"SRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_CE_N " "Node \"SRAM_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[0\] " "Node \"SRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[10\] " "Node \"SRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[11\] " "Node \"SRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[12\] " "Node \"SRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[13\] " "Node \"SRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[14\] " "Node \"SRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[15\] " "Node \"SRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[1\] " "Node \"SRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[2\] " "Node \"SRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[3\] " "Node \"SRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[4\] " "Node \"SRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[5\] " "Node \"SRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[6\] " "Node \"SRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[7\] " "Node \"SRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[8\] " "Node \"SRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[9\] " "Node \"SRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_LB_N " "Node \"SRAM_LB_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_LB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_OE_N " "Node \"SRAM_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_UB_N " "Node \"SRAM_UB_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_UB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_WE_N " "Node \"SRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[0\] " "Node \"SW\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[10\] " "Node \"SW\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[11\] " "Node \"SW\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[12\] " "Node \"SW\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[13\] " "Node \"SW\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[14\] " "Node \"SW\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[15\] " "Node \"SW\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[16\] " "Node \"SW\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[17\] " "Node \"SW\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[1\] " "Node \"SW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[2\] " "Node \"SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[4\] " "Node \"SW\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[5\] " "Node \"SW\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[6\] " "Node \"SW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[7\] " "Node \"SW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_CTS " "Node \"UART_CTS\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_CTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RTS " "Node \"UART_RTS\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524816542373 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1524816542373 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:15 " "Fitter preparation operations ending: elapsed time is 00:00:15" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1524816542389 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1524816542405 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1524816549173 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:08 " "Fitter placement preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1524816556862 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1524816557003 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1524816722379 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:02:46 " "Fitter placement operations ending: elapsed time is 00:02:46" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1524816722379 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1524816725073 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "7e+03 ns 2.8% " "7e+03 ns of routing delay (approximately 2.8% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1524816741886 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "8 " "Router estimated average interconnect usage is 8% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "38 X69_Y37 X80_Y48 " "Router estimated peak interconnect usage is 38% of the available device resources in the region that extends from location X69_Y37 to location X80_Y48" {  } { { "loc" "" { Generic "D:/ECE_385/final_project/" { { 1 { 0 "Router estimated peak interconnect usage is 38% of the available device resources in the region that extends from location X69_Y37 to location X80_Y48"} { { 12 { 0 ""} 69 37 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1524816746713 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1524816746713 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:02 " "Fitter routing operations ending: elapsed time is 00:01:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1524816790438 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1524816790438 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1524816790438 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 23.94 " "Total time spent on timing analysis during the Fitter is 23.94 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1524816790844 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1524816791063 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1524816793623 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1524816793702 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1524816796197 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:09 " "Fitter post-fit operations ending: elapsed time is 00:00:09" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1524816799863 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1524816802644 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "1 Cyclone IV E " "1 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "d:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.0/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "final_top_level.sv" "" { Text "D:/ECE_385/final_project/final_top_level.sv" 6 0 0 } } { "temporary_test_loc" "" { Generic "D:/ECE_385/final_project/" { { 0 { 0 ""} 0 100 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1524816802676 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1524816802676 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/ECE_385/final_project/output_files/final_project_top.fit.smsg " "Generated suppressed messages file D:/ECE_385/final_project/output_files/final_project_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1524816803566 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 502 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 502 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1419 " "Peak virtual memory: 1419 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1524816806392 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 27 03:13:26 2018 " "Processing ended: Fri Apr 27 03:13:26 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1524816806392 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:40 " "Elapsed time: 00:04:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1524816806392 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:39 " "Total CPU time (on all processors): 00:04:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1524816806392 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1524816806392 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1524816808465 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1524816808465 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 27 03:13:28 2018 " "Processing started: Fri Apr 27 03:13:28 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1524816808465 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1524816808465 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off final_project -c final_project_top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off final_project -c final_project_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1524816808465 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1524816811919 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1524816812044 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "721 " "Peak virtual memory: 721 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1524816813403 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 27 03:13:33 2018 " "Processing ended: Fri Apr 27 03:13:33 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1524816813403 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1524816813403 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1524816813403 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1524816813403 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1524816814122 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1524816815529 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1524816815529 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 27 03:13:35 2018 " "Processing started: Fri Apr 27 03:13:35 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1524816815529 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1524816815529 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta final_project -c final_project_top " "Command: quartus_sta final_project -c final_project_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1524816815529 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #11" {  } {  } 0 0 "qsta_default_script.tcl version: #11" 0 0 "Quartus II" 0 0 1524816815622 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1524816816060 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1524816816107 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1524816816107 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "64 " "TimeQuest Timing Analyzer is analyzing 64 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1524816817044 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "final_project_top.sdc " "Synopsys Design Constraints File file not found: 'final_project_top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1524816817248 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1524816817248 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1524816817294 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{vga_clk_instance\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{vga_clk_instance\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1524816817294 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1524816817294 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1524816817294 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name reset_clk reset_clk " "create_clock -period 1.000 -name reset_clk reset_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1524816817294 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[0\] KEY\[0\] " "create_clock -period 1.000 -name KEY\[0\] KEY\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1524816817294 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1524816817294 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1524816817638 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1524816817638 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1524816817654 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1524816825452 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1524816825452 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -209.428 " "Worst-case setup slack is -209.428" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524816825467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524816825467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -209.428          -54550.338 CLOCK_50  " " -209.428          -54550.338 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524816825467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -61.561           -2152.990 KEY\[0\]  " "  -61.561           -2152.990 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524816825467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.533             -71.873 reset_clk  " "   -5.533             -71.873 reset_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524816825467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.702             -55.752 vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -4.702             -55.752 vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524816825467 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1524816825467 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.383 " "Worst-case hold slack is 0.383" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524816825983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524816825983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.383               0.000 CLOCK_50  " "    0.383               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524816825983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.384               0.000 vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.384               0.000 vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524816825983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.656               0.000 reset_clk  " "    0.656               0.000 reset_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524816825983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.140               0.000 KEY\[0\]  " "    3.140               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524816825983 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1524816825983 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.509 " "Worst-case recovery slack is -1.509" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524816825983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524816825983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.509             -27.214 reset_clk  " "   -1.509             -27.214 reset_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524816825983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.961            -753.822 CLOCK_50  " "   -0.961            -753.822 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524816825983 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1524816825983 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.582 " "Worst-case removal slack is 0.582" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524816825998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524816825998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.582               0.000 CLOCK_50  " "    0.582               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524816825998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.917               0.000 reset_clk  " "    0.917               0.000 reset_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524816825998 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1524816825998 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524816825998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524816825998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 KEY\[0\]  " "   -3.000              -3.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524816825998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -25.700 reset_clk  " "   -1.285             -25.700 reset_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524816825998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.412               0.000 CLOCK_50  " "    9.412               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524816825998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.710               0.000 vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.710               0.000 vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524816825998 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1524816825998 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1524816845458 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1524816845458 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1015 " "Peak virtual memory: 1015 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1524816845740 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 27 03:14:05 2018 " "Processing ended: Fri Apr 27 03:14:05 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1524816845740 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1524816845740 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1524816845740 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1524816845740 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1524816847755 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1524816847755 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 27 03:14:07 2018 " "Processing started: Fri Apr 27 03:14:07 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1524816847755 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1524816847755 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off final_project -c final_project_top " "Command: quartus_eda --read_settings_files=off --write_settings_files=off final_project -c final_project_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1524816847755 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "final_project_top_7_1200mv_85c_slow.svo D:/ECE_385/final_project/simulation/modelsim/ simulation " "Generated file final_project_top_7_1200mv_85c_slow.svo in folder \"D:/ECE_385/final_project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1524816851037 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "final_project_top_min_1200mv_0c_fast.svo D:/ECE_385/final_project/simulation/modelsim/ simulation " "Generated file final_project_top_min_1200mv_0c_fast.svo in folder \"D:/ECE_385/final_project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1524816852881 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "final_project_top.svo D:/ECE_385/final_project/simulation/modelsim/ simulation " "Generated file final_project_top.svo in folder \"D:/ECE_385/final_project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1524816854756 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "final_project_top_7_1200mv_85c_v_slow.sdo D:/ECE_385/final_project/simulation/modelsim/ simulation " "Generated file final_project_top_7_1200mv_85c_v_slow.sdo in folder \"D:/ECE_385/final_project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1524816856241 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "final_project_top_min_1200mv_0c_v_fast.sdo D:/ECE_385/final_project/simulation/modelsim/ simulation " "Generated file final_project_top_min_1200mv_0c_v_fast.sdo in folder \"D:/ECE_385/final_project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1524816857741 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "final_project_top_v.sdo D:/ECE_385/final_project/simulation/modelsim/ simulation " "Generated file final_project_top_v.sdo in folder \"D:/ECE_385/final_project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1524816859241 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "806 " "Peak virtual memory: 806 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1524816859491 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 27 03:14:19 2018 " "Processing ended: Fri Apr 27 03:14:19 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1524816859491 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1524816859491 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1524816859491 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1524816859491 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 887 s " "Quartus II Full Compilation was successful. 0 errors, 887 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1524816860163 ""}
