<!DOCTYPE html>
<html lang="en">

<head>
  <title>
  UVM Internals - Register model callbacks Â· Techiedeepdive
</title>
  <meta charset="utf-8">
<meta name="viewport" content="width=device-width, initial-scale=1.0">
<meta name="color-scheme" content="light dark">




<meta name="description" content="UVM register model defines several callback hooks. This is deepdive into how it works.

  pre_read example
  
    
    Link to heading
  

First, we need to define callback class extending uvm_reg_cbs. I am using pre_read in this case.
class mycb extends uvm_reg_cbs;
  `uvm_object_utils(mycb)
  function new(string name=&#34;&#34;);
    super.new(name);
  endfunction

  virtual task pre_read(uvm_reg_item rw);
    $display(&#34;cb called&#34;);
  endtask
endclass
Then register the callback with required uvm register(not confusing at all!).">
<meta name="keywords" content="homepage, blog">



  <meta name="twitter:card" content="summary_large_image">
  <meta name="twitter:image" content="/">
  <meta name="twitter:title" content="UVM Internals - Register model callbacks">
  <meta name="twitter:description" content="UVM register model defines several callback hooks. This is deepdive into how it works.
pre_read example Link to heading First, we need to define callback class extending uvm_reg_cbs. I am using pre_read in this case.
class mycb extends uvm_reg_cbs; `uvm_object_utils(mycb) function new(string name=&#34;&#34;); super.new(name); endfunction virtual task pre_read(uvm_reg_item rw); $display(&#34;cb called&#34;); endtask endclass Then register the callback with required uvm register(not confusing at all!).">

<meta property="og:url" content="/posts/2022/01/uvm-internals-register-model-callbacks/">
  <meta property="og:site_name" content="Techiedeepdive">
  <meta property="og:title" content="UVM Internals - Register model callbacks">
  <meta property="og:description" content="UVM register model defines several callback hooks. This is deepdive into how it works.
pre_read example Link to heading First, we need to define callback class extending uvm_reg_cbs. I am using pre_read in this case.
class mycb extends uvm_reg_cbs; `uvm_object_utils(mycb) function new(string name=&#34;&#34;); super.new(name); endfunction virtual task pre_read(uvm_reg_item rw); $display(&#34;cb called&#34;); endtask endclass Then register the callback with required uvm register(not confusing at all!).">
  <meta property="og:locale" content="en">
  <meta property="og:type" content="article">
    <meta property="article:section" content="posts">
    <meta property="article:published_time" content="2022-01-29T00:00:00+00:00">
    <meta property="article:modified_time" content="2022-01-29T00:00:00+00:00">
    <meta property="article:tag" content="UVM">
    <meta property="og:image" content="/">
      <meta property="og:see_also" content="/posts/2024/12/uvm-internals-callbacks/">
      <meta property="og:see_also" content="/posts/2024/12/uvm-internals-debugging-uvm-uvm_config_db_trace-and-uvm_objection_trace/">
      <meta property="og:see_also" content="/posts/2024/05/uvm-internals-uvm_root/">
      <meta property="og:see_also" content="/posts/2023/09/uvm-internals-set_config_int-and-set_config_string/">
      <meta property="og:see_also" content="/posts/2023/02/uvm-internals-deepdive-into-uvm_reg_predictor/">
      <meta property="og:see_also" content="/posts/2023/02/uvm-internals-deepdive-into-uvm_reg_bit_bash_seq/">
      <meta property="og:see_also" content="/posts/2023/02/uvm-internals-what-happens-when-you-call-set_auto_predict/">




<link rel="canonical" href="/posts/2022/01/uvm-internals-register-model-callbacks/">


<link rel="preload" href="/fonts/fa-brands-400.woff2" as="font" type="font/woff2" crossorigin>
<link rel="preload" href="/fonts/fa-regular-400.woff2" as="font" type="font/woff2" crossorigin>
<link rel="preload" href="/fonts/fa-solid-900.woff2" as="font" type="font/woff2" crossorigin>


  
  
  <link rel="stylesheet" href="/css/coder.min.aa5ef26fa979d6793724ae2dbd71efa94fd16cb1c5c7db3b6651f21f9892a5fd.css" integrity="sha256-ql7yb6l51nk3JK4tvXHvqU/RbLHFx9s7ZlHyH5iSpf0=" crossorigin="anonymous" media="screen" />






  
    
    
    <link rel="stylesheet" href="/css/coder-dark.min.a00e6364bacbc8266ad1cc81230774a1397198f8cfb7bcba29b7d6fcb54ce57f.css" integrity="sha256-oA5jZLrLyCZq0cyBIwd0oTlxmPjPt7y6KbfW/LVM5X8=" crossorigin="anonymous" media="screen" />
  



 




<link rel="icon" type="image/svg+xml" href="/images/favicon.svg" sizes="any">
<link rel="icon" type="image/png" href="/images/favicon-32x32.png" sizes="32x32">
<link rel="icon" type="image/png" href="/images/favicon-16x16.png" sizes="16x16">

<link rel="apple-touch-icon" href="/images/apple-touch-icon.png">
<link rel="apple-touch-icon" sizes="180x180" href="/images/apple-touch-icon.png">

<link rel="manifest" href="/site.webmanifest">
<link rel="mask-icon" href="/images/safari-pinned-tab.svg" color="#5bbad5">









</head>






<body class="preload-transitions colorscheme-auto">
  
<div class="float-container">
    <a id="dark-mode-toggle" class="colorscheme-toggle">
        <i class="fa-solid fa-adjust fa-fw" aria-hidden="true"></i>
    </a>
</div>


  <main class="wrapper">
    <nav class="navigation">
  <section class="container">
    
    <a class="navigation-title" href="/">
      Techiedeepdive
    </a>
    
    
      <input type="checkbox" id="menu-toggle" />
      <label class="menu-button float-right" for="menu-toggle">
        <i class="fa-solid fa-bars fa-fw" aria-hidden="true"></i>
      </label>
      <ul class="navigation-list">
        
          
            <li class="navigation-item">
              <a class="navigation-link " href="/posts">Blog</a>
            </li>
          
            <li class="navigation-item">
              <a class="navigation-link " href="/reading-list/">Reading list</a>
            </li>
          
            <li class="navigation-item">
              <a class="navigation-link " href="/tags/">Tags</a>
            </li>
          
        
        
      </ul>
    
  </section>
</nav>


    <div class="content">
      
  <section class="container post">
    <article>
      <header>
        <div class="post-title">
          <h1 class="title">
            <a class="title-link" href="/posts/2022/01/uvm-internals-register-model-callbacks/">
              UVM Internals - Register model callbacks
            </a>
          </h1>
        </div>
        <div class="post-meta">
          <div class="date">
            <span class="posted-on">
              <i class="fa-solid fa-calendar" aria-hidden="true"></i>
              <time datetime="2022-01-29T00:00:00Z">
                January 29, 2022
              </time>
            </span>
            <span class="reading-time">
              <i class="fa-solid fa-clock" aria-hidden="true"></i>
              3-minute read
            </span>
          </div>
          
          
          <div class="tags">
  <i class="fa-solid fa-tag" aria-hidden="true"></i>
    <span class="tag">
      <a href="/tags/uvm/">UVM</a>
    </span></div>

        </div>
      </header>

      <div class="post-content">
        
        <p>UVM register model defines several callback hooks. This is deepdive into how it works.</p>
<h1 id="pre_read-example">
  pre_read example
  <a class="heading-link" href="#pre_read-example">
    <i class="fa-solid fa-link" aria-hidden="true" title="Link to heading"></i>
    <span class="sr-only">Link to heading</span>
  </a>
</h1>
<p>First, we need to define callback class extending <code>uvm_reg_cbs</code>. I am using <code>pre_read</code> in this case.</p>
<div class="highlight"><pre tabindex="0" style="color:#e6edf3;background-color:#0d1117;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-verilog" data-lang="verilog"><span style="display:flex;"><span>class mycb extends uvm_reg_cbs;
</span></span><span style="display:flex;"><span>  <span style="color:#79c0ff;font-weight:bold">`uvm_object_utils</span>(mycb)
</span></span><span style="display:flex;"><span>  <span style="color:#ff7b72">function</span> new(<span style="color:#ff7b72">string</span> name<span style="color:#ff7b72;font-weight:bold">=</span><span style="color:#a5d6ff">&#34;&#34;</span>);
</span></span><span style="display:flex;"><span>    super.new(name);
</span></span><span style="display:flex;"><span>  <span style="color:#ff7b72">endfunction</span>
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>  virtual <span style="color:#ff7b72">task</span> pre_read(uvm_reg_item rw);
</span></span><span style="display:flex;"><span>    $display(<span style="color:#a5d6ff">&#34;cb called&#34;</span>);
</span></span><span style="display:flex;"><span>  <span style="color:#ff7b72">endtask</span>
</span></span><span style="display:flex;"><span>endclass
</span></span></code></pre></div><p>Then register the callback with required uvm register(not confusing at all!).</p>
<div class="highlight"><pre tabindex="0" style="color:#e6edf3;background-color:#0d1117;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-verilog" data-lang="verilog"><span style="display:flex;"><span>  mycb m_mycb;
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>  virtual <span style="color:#ff7b72">function</span> <span style="color:#ff7b72">void</span> build_phase(uvm_phase phase);
</span></span><span style="display:flex;"><span>    ...
</span></span><span style="display:flex;"><span>    m_mycb <span style="color:#ff7b72;font-weight:bold">=</span> mycb<span style="color:#ff7b72;font-weight:bold">::</span>type_id<span style="color:#ff7b72;font-weight:bold">::</span>create(<span style="color:#a5d6ff">&#34;m_mycb&#34;</span>);
</span></span><span style="display:flex;"><span>  <span style="color:#ff7b72">endfunction</span>
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>  virtual <span style="color:#ff7b72">function</span> <span style="color:#ff7b72">void</span> connect_phase(uvm_phase phase);
</span></span><span style="display:flex;"><span>    ,,,
</span></span><span style="display:flex;"><span>    uvm_callbacks #(uvm_reg,mycb)<span style="color:#ff7b72;font-weight:bold">::</span>add( m_myblock_ral.m_myreg,m_mycb);
</span></span><span style="display:flex;"><span>  <span style="color:#ff7b72">endfunction</span>
</span></span></code></pre></div><h1 id="calling-callback">
  Calling callback
  <a class="heading-link" href="#calling-callback">
    <i class="fa-solid fa-link" aria-hidden="true" title="Link to heading"></i>
    <span class="sr-only">Link to heading</span>
  </a>
</h1>
<p>So, what happens when we call <code>m_myreg.read()</code>?</p>
<p><code>read</code> is defined in <code>uvm_reg.svh</code> which calls <code>XreadX</code></p>
<div class="highlight"><pre tabindex="0" style="color:#e6edf3;background-color:#0d1117;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-verilog" data-lang="verilog"><span style="display:flex;"><span><span style="color:#ff7b72">task</span> uvm_reg<span style="color:#ff7b72;font-weight:bold">::</span>read(<span style="color:#ff7b72">output</span> uvm_status_e      status,
</span></span><span style="display:flex;"><span>                   <span style="color:#ff7b72">output</span> uvm_reg_data_t    value,
</span></span><span style="display:flex;"><span>                   <span style="color:#ff7b72">input</span>  uvm_path_e        path <span style="color:#ff7b72;font-weight:bold">=</span> UVM_DEFAULT_PATH,
</span></span><span style="display:flex;"><span>                   <span style="color:#ff7b72">input</span>  uvm_reg_map       map <span style="color:#ff7b72;font-weight:bold">=</span> null,
</span></span><span style="display:flex;"><span>                   <span style="color:#ff7b72">input</span>  uvm_sequence_base parent <span style="color:#ff7b72;font-weight:bold">=</span> null,
</span></span><span style="display:flex;"><span>                   <span style="color:#ff7b72">input</span>  <span style="color:#ff7b72">int</span>               prior <span style="color:#ff7b72;font-weight:bold">=</span> <span style="color:#ff7b72;font-weight:bold">-</span><span style="color:#a5d6ff">1</span>,
</span></span><span style="display:flex;"><span>                   <span style="color:#ff7b72">input</span>  uvm_object        extension <span style="color:#ff7b72;font-weight:bold">=</span> null,
</span></span><span style="display:flex;"><span>                   <span style="color:#ff7b72">input</span>  <span style="color:#ff7b72">string</span>            fname <span style="color:#ff7b72;font-weight:bold">=</span> <span style="color:#a5d6ff">&#34;&#34;</span>,
</span></span><span style="display:flex;"><span>                   <span style="color:#ff7b72">input</span>  <span style="color:#ff7b72">int</span>               lineno <span style="color:#ff7b72;font-weight:bold">=</span> <span style="color:#a5d6ff">0</span>);
</span></span><span style="display:flex;"><span>   XatomicX(<span style="color:#a5d6ff">1</span>);
</span></span><span style="display:flex;"><span>   XreadX(status, value, path, map, parent, prior, extension, fname, lineno);
</span></span><span style="display:flex;"><span>   XatomicX(<span style="color:#a5d6ff">0</span>);
</span></span><span style="display:flex;"><span><span style="color:#ff7b72">endtask</span><span style="color:#ff7b72;font-weight:bold">:</span> read
</span></span></code></pre></div><p><code>XreadX</code> calls <code>do_read</code></p>
<div class="highlight"><pre tabindex="0" style="color:#e6edf3;background-color:#0d1117;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-verilog" data-lang="verilog"><span style="display:flex;"><span>   do_read(rw);
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>   status <span style="color:#ff7b72;font-weight:bold">=</span> rw.status;
</span></span><span style="display:flex;"><span>   value <span style="color:#ff7b72;font-weight:bold">=</span> rw.value[<span style="color:#a5d6ff">0</span>];
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span><span style="color:#ff7b72">endtask</span><span style="color:#ff7b72;font-weight:bold">:</span> XreadX
</span></span></code></pre></div><p>Voila! <code>do_read</code> loops over callbacks from <code>cbs</code> and calls <code>pre_read</code></p>
<div class="highlight"><pre tabindex="0" style="color:#e6edf3;background-color:#0d1117;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-verilog" data-lang="verilog"><span style="display:flex;"><span>   <span style="color:#ff7b72">for</span> (uvm_reg_cbs cb<span style="color:#ff7b72;font-weight:bold">=</span>cbs.first(); cb<span style="color:#ff7b72;font-weight:bold">!=</span>null; cb<span style="color:#ff7b72;font-weight:bold">=</span>cbs.next())
</span></span><span style="display:flex;"><span>      cb.pre_read(rw);
</span></span></code></pre></div><h1 id="registering-callback">
  Registering callback
  <a class="heading-link" href="#registering-callback">
    <i class="fa-solid fa-link" aria-hidden="true" title="Link to heading"></i>
    <span class="sr-only">Link to heading</span>
  </a>
</h1>
<h2 id="uvm_reg-callback-registration">
  uvm_reg callback registration
  <a class="heading-link" href="#uvm_reg-callback-registration">
    <i class="fa-solid fa-link" aria-hidden="true" title="Link to heading"></i>
    <span class="sr-only">Link to heading</span>
  </a>
</h2>
<p>Now, we know where <code>pre_read</code> is called, who populates <code>cbs</code>?</p>
<p>from <code>uvm_reg.svh</code></p>
<div class="highlight"><pre tabindex="0" style="color:#e6edf3;background-color:#0d1117;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-verilog" data-lang="verilog"><span style="display:flex;"><span>uvm_reg_cb_iter  cbs <span style="color:#ff7b72;font-weight:bold">=</span> new(this)
</span></span></code></pre></div><p>And</p>
<div class="highlight"><pre tabindex="0" style="color:#e6edf3;background-color:#0d1117;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-verilog" data-lang="verilog"><span style="display:flex;"><span><span style="color:#ff7b72">typedef</span> uvm_callback_iter#(uvm_reg, uvm_reg_cbs) uvm_reg_cb_iter;
</span></span></code></pre></div><p>And <code>uvm_callback_iter</code> is defined as an iterator wrapper for <code>uvm_callbacks</code></p>
<div class="highlight"><pre tabindex="0" style="color:#e6edf3;background-color:#0d1117;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-verilog" data-lang="verilog"><span style="display:flex;"><span>   <span style="color:#ff7b72">function</span> CB first();
</span></span><span style="display:flex;"><span>      m_cb <span style="color:#ff7b72;font-weight:bold">=</span> uvm_callbacks#(T,CB)<span style="color:#ff7b72;font-weight:bold">::</span>get_first(m_i, m_obj);
</span></span><span style="display:flex;"><span>      <span style="color:#ff7b72">return</span> m_cb;
</span></span><span style="display:flex;"><span>   <span style="color:#ff7b72">endfunction</span>
</span></span></code></pre></div><p>Weird! Let&rsquo;s circle back later.</p>
<p>For now, let&rsquo;s look at <code>uvm_reg.svh</code>, where <code>uvm_register_cb</code> macro is used</p>
<div class="highlight"><pre tabindex="0" style="color:#e6edf3;background-color:#0d1117;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-verilog" data-lang="verilog"><span style="display:flex;"><span><span style="color:#79c0ff;font-weight:bold">`uvm_register_cb</span>(uvm_reg, uvm_reg_cbs)
</span></span></code></pre></div><p>Which leads to generic UVM callback infrastructure.In <code>uvm_callback_defines.svh</code>,</p>
<div class="highlight"><pre tabindex="0" style="color:#e6edf3;background-color:#0d1117;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-verilog" data-lang="verilog"><span style="display:flex;"><span><span style="color:#8b949e;font-weight:bold;font-style:italic">`define uvm_register_cb(T,CB) \
</span></span></span><span style="display:flex;"><span><span style="color:#8b949e;font-weight:bold;font-style:italic">  static local bit m_register_cb_``CB = uvm_callbacks#(T,CB)::m_register_pair(`&#34;T`&#34;,`&#34;CB`&#34;);
</span></span></span></code></pre></div><p>Which expands to</p>
<div class="highlight"><pre tabindex="0" style="color:#e6edf3;background-color:#0d1117;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-verilog" data-lang="verilog"><span style="display:flex;"><span>  static local <span style="color:#ff7b72">bit</span> m_register_cb_uvm_reg_cbs <span style="color:#ff7b72;font-weight:bold">=</span> uvm_callbacks#(uvm_reg,uvm_reg_cbs)<span style="color:#ff7b72;font-weight:bold">::</span>m_register_pair(<span style="color:#a5d6ff">&#34;uvm_reg&#34;</span>,<span style="color:#a5d6ff">&#34;uvm_reg_cbs&#34;</span>);
</span></span></code></pre></div><p><code>m_register_pair</code> is static function that sets <code>m_registered</code> to 1 and stored strings for both classes</p>
<div class="highlight"><pre tabindex="0" style="color:#e6edf3;background-color:#0d1117;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-verilog" data-lang="verilog"><span style="display:flex;"><span>  static <span style="color:#ff7b72">function</span> <span style="color:#ff7b72">bit</span> m_register_pair(<span style="color:#ff7b72">string</span> tname<span style="color:#ff7b72;font-weight:bold">=</span><span style="color:#a5d6ff">&#34;&#34;</span>, cbname<span style="color:#ff7b72;font-weight:bold">=</span><span style="color:#a5d6ff">&#34;&#34;</span>);
</span></span><span style="display:flex;"><span>    this_type inst <span style="color:#ff7b72;font-weight:bold">=</span> get();
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>    m_typename <span style="color:#ff7b72;font-weight:bold">=</span> tname;
</span></span><span style="display:flex;"><span>    super_type<span style="color:#ff7b72;font-weight:bold">::</span>m_typename <span style="color:#ff7b72;font-weight:bold">=</span> tname;
</span></span><span style="display:flex;"><span>    m_typeid.typename <span style="color:#ff7b72;font-weight:bold">=</span> tname;
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>    m_cb_typename <span style="color:#ff7b72;font-weight:bold">=</span> cbname;
</span></span><span style="display:flex;"><span>    m_cb_typeid.typename <span style="color:#ff7b72;font-weight:bold">=</span> cbname;
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>    inst.m_registered <span style="color:#ff7b72;font-weight:bold">=</span> <span style="color:#a5d6ff">1</span>;
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>    <span style="color:#ff7b72">return</span> <span style="color:#a5d6ff">1</span>;
</span></span><span style="display:flex;"><span>  <span style="color:#ff7b72">endfunction</span>
</span></span></code></pre></div><h2 id="uvm-generic--callback-infrastructure">
  UVM generic  callback infrastructure
  <a class="heading-link" href="#uvm-generic--callback-infrastructure">
    <i class="fa-solid fa-link" aria-hidden="true" title="Link to heading"></i>
    <span class="sr-only">Link to heading</span>
  </a>
</h2>
<p>At this point, we covered things <code>uvm_reg</code> does to register callback. But How does this work with <code>::add</code>?</p>
<div class="highlight"><pre tabindex="0" style="color:#e6edf3;background-color:#0d1117;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-verilog" data-lang="verilog"><span style="display:flex;"><span>    uvm_callbacks #(uvm_reg,mycb)<span style="color:#ff7b72;font-weight:bold">::</span>add( m_myblock_ral.m_myreg,m_mycb);
</span></span></code></pre></div><p>Looking at <code>uvm_callback.svh</code>, <code>add</code> is static and there is a different one for each of <code>uvm_callback</code> specializations.</p>
<div class="highlight"><pre tabindex="0" style="color:#e6edf3;background-color:#0d1117;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-verilog" data-lang="verilog"><span style="display:flex;"><span>  static <span style="color:#ff7b72">function</span> <span style="color:#ff7b72">void</span> add(T obj, uvm_callback cb, uvm_apprepend ordering<span style="color:#ff7b72;font-weight:bold">=</span>UVM_APPEND);
</span></span></code></pre></div><p>First it checks that object and cb are registered</p>
<div class="highlight"><pre tabindex="0" style="color:#e6edf3;background-color:#0d1117;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-verilog" data-lang="verilog"><span style="display:flex;"><span>    <span style="color:#ff7b72">if</span> (<span style="color:#ff7b72;font-weight:bold">!</span>m_base_inst.check_registration(obj,cb)) <span style="color:#ff7b72">begin</span>
</span></span></code></pre></div><p><code>check_registration</code> should return 1 as <code>uvm_reg</code> used <code>uvm_register_cb</code> to register the callback.</p>
<div class="highlight"><pre tabindex="0" style="color:#e6edf3;background-color:#0d1117;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-verilog" data-lang="verilog"><span style="display:flex;"><span>  <span style="color:#ff7b72">function</span> <span style="color:#ff7b72">bit</span> check_registration(uvm_object obj, uvm_callback cb);
</span></span><span style="display:flex;"><span>    this_type st, dt;
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>    <span style="color:#ff7b72">if</span> (m_is_registered(obj,cb))
</span></span><span style="display:flex;"><span>      <span style="color:#ff7b72">return</span> <span style="color:#a5d6ff">1</span>;
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>    <span style="color:#8b949e;font-style:italic">// Need to look at all possible T/CB pairs of this type
</span></span></span><span style="display:flex;"><span><span style="color:#8b949e;font-style:italic"></span>    foreach(m_this_type[i])
</span></span><span style="display:flex;"><span>      <span style="color:#ff7b72">if</span>(m_b_inst <span style="color:#ff7b72;font-weight:bold">!=</span> m_this_type[i] <span style="color:#ff7b72;font-weight:bold">&amp;&amp;</span> m_this_type[i].m_is_registered(obj,cb))
</span></span><span style="display:flex;"><span>        <span style="color:#ff7b72">return</span> <span style="color:#a5d6ff">1</span>;
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>    <span style="color:#ff7b72">if</span>(obj <span style="color:#ff7b72;font-weight:bold">==</span> null) <span style="color:#ff7b72">begin</span>
</span></span><span style="display:flex;"><span>      foreach(m_derived_types[i]) <span style="color:#ff7b72">begin</span>
</span></span><span style="display:flex;"><span>        dt <span style="color:#ff7b72;font-weight:bold">=</span> uvm_typeid_base<span style="color:#ff7b72;font-weight:bold">::</span>typeid_map[m_derived_types[i] ];
</span></span><span style="display:flex;"><span>        <span style="color:#ff7b72">if</span>(dt <span style="color:#ff7b72;font-weight:bold">!=</span> null <span style="color:#ff7b72;font-weight:bold">&amp;&amp;</span> dt.check_registration(null,cb))
</span></span><span style="display:flex;"><span>          <span style="color:#ff7b72">return</span> <span style="color:#a5d6ff">1</span>;
</span></span><span style="display:flex;"><span>      <span style="color:#ff7b72">end</span>
</span></span><span style="display:flex;"><span>    <span style="color:#ff7b72">end</span>
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>    <span style="color:#ff7b72">return</span> <span style="color:#a5d6ff">0</span>;
</span></span></code></pre></div><p>Then, It looks up the callbacks for that type(uvm_reg)</p>
<div class="highlight"><pre tabindex="0" style="color:#e6edf3;background-color:#0d1117;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-verilog" data-lang="verilog"><span style="display:flex;"><span>      q <span style="color:#ff7b72;font-weight:bold">=</span> m_base_inst.m_pool.get(obj);
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>      <span style="color:#ff7b72">if</span> (q<span style="color:#ff7b72;font-weight:bold">==</span>null) <span style="color:#ff7b72">begin</span>
</span></span><span style="display:flex;"><span>        q<span style="color:#ff7b72;font-weight:bold">=</span>new;
</span></span><span style="display:flex;"><span>        m_base_inst.m_pool.add(obj,q);
</span></span><span style="display:flex;"><span>      <span style="color:#ff7b72">end</span>
</span></span></code></pre></div><p>Then it pushes that cb to the queue, if not registered already</p>
<div class="highlight"><pre tabindex="0" style="color:#e6edf3;background-color:#0d1117;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-verilog" data-lang="verilog"><span style="display:flex;"><span>        <span style="color:#ff7b72">void</span>&#39;(m_cb_find_name(q, cb.get_name(), {<span style="color:#a5d6ff">&#34;object instance &#34;</span>, obj.get_full_name()}));
</span></span><span style="display:flex;"><span>        <span style="color:#ff7b72">if</span>(ordering <span style="color:#ff7b72;font-weight:bold">==</span> UVM_APPEND)
</span></span><span style="display:flex;"><span>          q.push_back(cb);
</span></span><span style="display:flex;"><span>        <span style="color:#ff7b72">else</span>
</span></span><span style="display:flex;"><span>          q.push_front(cb);
</span></span><span style="display:flex;"><span>      <span style="color:#ff7b72">end</span>
</span></span></code></pre></div><p>Wait! where is <code>cbs</code> populated and what is <code>uvm_callbacks</code>?</p>
<p>Actually, The queue <code>q</code> is coming from <code>m_base_inst</code></p>
<div class="highlight"><pre tabindex="0" style="color:#e6edf3;background-color:#0d1117;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-verilog" data-lang="verilog"><span style="display:flex;"><span>      q <span style="color:#ff7b72;font-weight:bold">=</span> m_base_inst.m_pool.get(obj);
</span></span></code></pre></div><p>which is of type <code>uvm_callbacks#(T,uvm_callback)</code></p>
<div class="highlight"><pre tabindex="0" style="color:#e6edf3;background-color:#0d1117;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-verilog" data-lang="verilog"><span style="display:flex;"><span>static uvm_callbacks#(T,uvm_callback) m_base_inst;
</span></span></code></pre></div><p>To sum up, <code>q</code> is inside <code>uvm_callbacks</code>. <code>uvm_callbacks_iterator</code> works as wrapper for <code>uvm_callbacks</code>. <code>cbs</code> type is <code>uvm_callback_iterator</code></p>

      </div>


      <footer>
        

<section class="see-also">
  
    
    
    
  
</section>


        
        
        
        
        
        
        
      </footer>
    </article>

    
  </section>

    </div>

    <footer class="footer">
  <section class="container">
    Â©
    
    2024
    
    Â·
    
      Licensed under <a rel="license" href="http://creativecommons.org/licenses/by-sa/4.0/">CC BY-SA-4.0</a>
    Â·
    
    Powered by <a href="https://gohugo.io/" target="_blank" rel="noopener">Hugo</a> & <a href="https://github.com/luizdepra/hugo-coder/" target="_blank" rel="noopener">Coder</a>.
    
  </section>
</footer>

  </main>

  

  
  
  <script src="/js/coder.min.6ae284be93d2d19dad1f02b0039508d9aab3180a12a06dcc71b0b0ef7825a317.js" integrity="sha256-auKEvpPS0Z2tHwKwA5UI2aqzGAoSoG3McbCw73gloxc="></script>
  

  

  


  

  

  

  

  

  

  

  

  

  

  

  

  

  

  

  
</body>

</html>
