

================================================================
== Vivado HLS Report for 'Mat2Array2D'
================================================================
* Date:           Fri Nov 23 08:52:18 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        PCIE_Rotate
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     4.819|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+---------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  |   Trip  |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+---------+----------+
        |- Loop 1     |    ?|    ?|  3 ~ 259 |          -|          -|        ?|    no    |
        | + Loop 1.1  |    0|  256|         2|          1|          1| 0 ~ 256 |    yes   |
        +-------------+-----+-----+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     661|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|     130|     105|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      87|
|Register         |        -|      -|     352|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     482|     853|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+----+----+
    |         Instance         |        Module        | BRAM_18K| DSP48E| FF | LUT|
    +--------------------------+----------------------+---------+-------+----+----+
    |imgproc_mux_42_32bkb_U17  |imgproc_mux_42_32bkb  |        0|      0|  26|  21|
    |imgproc_mux_42_32bkb_U18  |imgproc_mux_42_32bkb  |        0|      0|  26|  21|
    |imgproc_mux_42_32bkb_U19  |imgproc_mux_42_32bkb  |        0|      0|  26|  21|
    |imgproc_mux_42_32bkb_U20  |imgproc_mux_42_32bkb  |        0|      0|  26|  21|
    |imgproc_mux_42_32bkb_U21  |imgproc_mux_42_32bkb  |        0|      0|  26|  21|
    +--------------------------+----------------------+---------+-------+----+----+
    |Total                     |                      |        0|      0| 130| 105|
    +--------------------------+----------------------+---------+-------+----+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |i_2_fu_181_p2              |     +    |      0|  0|  38|          31|           1|
    |idx_1_fu_419_p2            |     +    |      0|  0|  39|          32|           1|
    |j_2_fu_242_p2              |     +    |      0|  0|  38|          31|           1|
    |offset_1_fu_425_p2         |     +    |      0|  0|  39|          32|           1|
    |rows_fu_156_p2             |     +    |      0|  0|  39|          32|           2|
    |tmp_16_fu_252_p2           |     +    |      0|  0|  25|          18|          18|
    |tmp_64_fu_197_p2           |     +    |      0|  0|  17|           2|          10|
    |ap_block_pp0_stage0_11001  |    and   |      0|  0|   2|           1|           1|
    |tmp_74_fu_335_p2           |    and   |      0|  0|  32|          32|          32|
    |icmp_fu_274_p2             |   icmp   |      0|  0|  18|          30|           1|
    |tmp_2_fu_187_p2            |   icmp   |      0|  0|  18|          31|           1|
    |tmp_5_fu_237_p2            |   icmp   |      0|  0|  18|          32|          32|
    |tmp_9_fu_413_p2            |   icmp   |      0|  0|  18|          32|           2|
    |tmp_s_fu_176_p2            |   icmp   |      0|  0|  18|          32|          32|
    |p_Result_s_fu_351_p2       |    or    |      0|  0|  32|          32|          32|
    |idx_2_fu_431_p3            |  select  |      0|  0|  32|           1|          32|
    |offset_2_fu_439_p3         |  select  |      0|  0|  32|           1|           1|
    |tmp_72_fu_323_p2           |    shl   |      0|  0|  85|           8|          32|
    |tmp_76_fu_345_p2           |    shl   |      0|  0|  85|          32|          32|
    |ap_enable_pp0              |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1    |    xor   |      0|  0|   2|           2|           1|
    |tmp_73_fu_329_p2           |    xor   |      0|  0|  32|          32|           2|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 661|         477|         269|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter1  |  15|          3|    1|          3|
    |i_reg_128                |   9|          2|   31|         62|
    |idx_fu_76                |   9|          2|   32|         64|
    |j_reg_139                |   9|          2|   31|         62|
    |mat_data_stream_V_blk_n  |   9|          2|    1|          2|
    |offset_fu_72             |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  87|         18|  129|        262|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_2_reg_535              |  31|   0|   31|          0|
    |i_reg_128                |  31|   0|   31|          0|
    |idx_fu_76                |  32|   0|   32|          0|
    |j_reg_139                |  31|   0|   31|          0|
    |offset_fu_72             |  32|   0|   32|          0|
    |param_val_0_V_fu_92      |  32|   0|   32|          0|
    |param_val_1_V_fu_88      |  32|   0|   32|          0|
    |param_val_2_V_fu_84      |  32|   0|   32|          0|
    |param_val_3_V_fu_80      |  32|   0|   32|          0|
    |rows_reg_526             |  32|   0|   32|          0|
    |tmp_16_reg_558           |  18|   0|   18|          0|
    |tmp_2_reg_540            |   1|   0|    1|          0|
    |tmp_34_cast_reg_544      |  10|   0|   18|          8|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 352|   0|  360|          8|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+---------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs |    Mat2Array2D    | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs |    Mat2Array2D    | return value |
|ap_start                   |  in |    1| ap_ctrl_hs |    Mat2Array2D    | return value |
|ap_done                    | out |    1| ap_ctrl_hs |    Mat2Array2D    | return value |
|ap_idle                    | out |    1| ap_ctrl_hs |    Mat2Array2D    | return value |
|ap_ready                   | out |    1| ap_ctrl_hs |    Mat2Array2D    | return value |
|ap_return_0                | out |   32| ap_ctrl_hs |    Mat2Array2D    | return value |
|ap_return_1                | out |   32| ap_ctrl_hs |    Mat2Array2D    | return value |
|ap_return_2                | out |   32| ap_ctrl_hs |    Mat2Array2D    | return value |
|ap_return_3                | out |   32| ap_ctrl_hs |    Mat2Array2D    | return value |
|mat_rows_V_read            |  in |   32|   ap_none  |  mat_rows_V_read  |    scalar    |
|mat_cols_V_read            |  in |   32|   ap_none  |  mat_cols_V_read  |    scalar    |
|mat_data_stream_V_dout     |  in |    8|   ap_fifo  | mat_data_stream_V |    pointer   |
|mat_data_stream_V_empty_n  |  in |    1|   ap_fifo  | mat_data_stream_V |    pointer   |
|mat_data_stream_V_read     | out |    1|   ap_fifo  | mat_data_stream_V |    pointer   |
|arr_val_address0           | out |   16|  ap_memory |      arr_val      |     array    |
|arr_val_ce0                | out |    1|  ap_memory |      arr_val      |     array    |
|arr_val_we0                | out |    1|  ap_memory |      arr_val      |     array    |
|arr_val_d0                 | out |    8|  ap_memory |      arr_val      |     array    |
+---------------------------+-----+-----+------------+-------------------+--------------+

