--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml pong_top.twx pong_top.ncd -o pong_top.twr pong_top.pcf -ucf
Basys2.ucf

Design file:              pong_top.ncd
Physical constraint file: pong_top.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 26907 paths analyzed, 579 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.038ns.
--------------------------------------------------------------------------------

Paths for end point rgb_reg_1 (SLICE_X18Y22.G1), 1162 paths
--------------------------------------------------------------------------------
Slack (setup path):     29.962ns (requirement - (data path - clock path skew + uncertainty))
  Source:               graph_unit/ball_y_reg_3 (FF)
  Destination:          rgb_reg_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.038ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: graph_unit/ball_y_reg_3 to rgb_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y6.XQ       Tcko                  0.514   graph_unit/ball_y_reg<3>
                                                       graph_unit/ball_y_reg_3
    SLICE_X30Y8.F3       net (fanout=10)       1.112   graph_unit/ball_y_reg<3>
    SLICE_X30Y8.X        Tilo                  0.660   graph_unit/N44
                                                       graph_unit/Madd_ball_y_b_addsub0000_xor<6>111
    SLICE_X31Y8.G4       net (fanout=2)        0.039   graph_unit/N44
    SLICE_X31Y8.COUT     Topcyg                0.871   graph_unit/ball_y_b<6>
                                                       graph_unit/Msub_ball_y_b_lut<7>
                                                       graph_unit/Msub_ball_y_b_cy<7>
    SLICE_X31Y9.CIN      net (fanout=1)        0.000   graph_unit/Msub_ball_y_b_cy<7>
    SLICE_X31Y9.Y        Tciny                 0.756   graph_unit/ball_y_b<8>
                                                       graph_unit/Msub_ball_y_b_cy<8>
                                                       graph_unit/Msub_ball_y_b_xor<9>
    SLICE_X31Y15.G2      net (fanout=2)        0.795   graph_unit/ball_y_b<9>
    SLICE_X31Y15.COUT    Topcyg                0.871   graph_unit/sq_ball_on_cmp_le0003
                                                       graph_unit/Mcompar_sq_ball_on_cmp_le0003_lut<9>
                                                       graph_unit/Mcompar_sq_ball_on_cmp_le0003_cy<9>
    SLICE_X24Y18.F4      net (fanout=2)        1.338   graph_unit/sq_ball_on_cmp_le0003
    SLICE_X24Y18.X       Tilo                  0.660   graph_unit/N3
                                                       graph_unit/rgb<1>1
    SLICE_X18Y20.F1      net (fanout=2)        0.627   graph_unit/N3
    SLICE_X18Y20.X       Tilo                  0.660   N62
                                                       rgb_next<1>_SW0
    SLICE_X18Y22.G1      net (fanout=1)        0.359   N62
    SLICE_X18Y22.CLK     Tgck                  0.776   rgb_reg<1>
                                                       rgb_next<1>
                                                       rgb_reg_1
    -------------------------------------------------  ---------------------------
    Total                                     10.038ns (5.768ns logic, 4.270ns route)
                                                       (57.5% logic, 42.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     30.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               graph_unit/ball_y_reg_3 (FF)
  Destination:          rgb_reg_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      9.940ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: graph_unit/ball_y_reg_3 to rgb_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y6.XQ       Tcko                  0.514   graph_unit/ball_y_reg<3>
                                                       graph_unit/ball_y_reg_3
    SLICE_X30Y8.F3       net (fanout=10)       1.112   graph_unit/ball_y_reg<3>
    SLICE_X30Y8.X        Tilo                  0.660   graph_unit/N44
                                                       graph_unit/Madd_ball_y_b_addsub0000_xor<6>111
    SLICE_X31Y8.G4       net (fanout=2)        0.039   graph_unit/N44
    SLICE_X31Y8.COUT     Topcyg                0.871   graph_unit/ball_y_b<6>
                                                       graph_unit/Msub_ball_y_b_lut<7>
                                                       graph_unit/Msub_ball_y_b_cy<7>
    SLICE_X31Y9.CIN      net (fanout=1)        0.000   graph_unit/Msub_ball_y_b_cy<7>
    SLICE_X31Y9.Y        Tciny                 0.756   graph_unit/ball_y_b<8>
                                                       graph_unit/Msub_ball_y_b_cy<8>
                                                       graph_unit/Msub_ball_y_b_xor<9>
    SLICE_X31Y15.G2      net (fanout=2)        0.795   graph_unit/ball_y_b<9>
    SLICE_X31Y15.COUT    Topcyg                0.773   graph_unit/sq_ball_on_cmp_le0003
                                                       graph_unit/Mcompar_sq_ball_on_cmp_le0003_cy<9>
    SLICE_X24Y18.F4      net (fanout=2)        1.338   graph_unit/sq_ball_on_cmp_le0003
    SLICE_X24Y18.X       Tilo                  0.660   graph_unit/N3
                                                       graph_unit/rgb<1>1
    SLICE_X18Y20.F1      net (fanout=2)        0.627   graph_unit/N3
    SLICE_X18Y20.X       Tilo                  0.660   N62
                                                       rgb_next<1>_SW0
    SLICE_X18Y22.G1      net (fanout=1)        0.359   N62
    SLICE_X18Y22.CLK     Tgck                  0.776   rgb_reg<1>
                                                       rgb_next<1>
                                                       rgb_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      9.940ns (5.670ns logic, 4.270ns route)
                                                       (57.0% logic, 43.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     30.164ns (requirement - (data path - clock path skew + uncertainty))
  Source:               graph_unit/ball_y_reg_3 (FF)
  Destination:          rgb_reg_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      9.836ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: graph_unit/ball_y_reg_3 to rgb_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y6.XQ       Tcko                  0.514   graph_unit/ball_y_reg<3>
                                                       graph_unit/ball_y_reg_3
    SLICE_X30Y8.F3       net (fanout=10)       1.112   graph_unit/ball_y_reg<3>
    SLICE_X30Y8.X        Tilo                  0.660   graph_unit/N44
                                                       graph_unit/Madd_ball_y_b_addsub0000_xor<6>111
    SLICE_X31Y9.F4       net (fanout=2)        0.037   graph_unit/N44
    SLICE_X31Y9.Y        Topy                  1.427   graph_unit/ball_y_b<8>
                                                       graph_unit/Msub_ball_y_b_lut<8>
                                                       graph_unit/Msub_ball_y_b_cy<8>
                                                       graph_unit/Msub_ball_y_b_xor<9>
    SLICE_X31Y15.G2      net (fanout=2)        0.795   graph_unit/ball_y_b<9>
    SLICE_X31Y15.COUT    Topcyg                0.871   graph_unit/sq_ball_on_cmp_le0003
                                                       graph_unit/Mcompar_sq_ball_on_cmp_le0003_lut<9>
                                                       graph_unit/Mcompar_sq_ball_on_cmp_le0003_cy<9>
    SLICE_X24Y18.F4      net (fanout=2)        1.338   graph_unit/sq_ball_on_cmp_le0003
    SLICE_X24Y18.X       Tilo                  0.660   graph_unit/N3
                                                       graph_unit/rgb<1>1
    SLICE_X18Y20.F1      net (fanout=2)        0.627   graph_unit/N3
    SLICE_X18Y20.X       Tilo                  0.660   N62
                                                       rgb_next<1>_SW0
    SLICE_X18Y22.G1      net (fanout=1)        0.359   N62
    SLICE_X18Y22.CLK     Tgck                  0.776   rgb_reg<1>
                                                       rgb_next<1>
                                                       rgb_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      9.836ns (5.568ns logic, 4.268ns route)
                                                       (56.6% logic, 43.4% route)

--------------------------------------------------------------------------------

Paths for end point rgb_reg_1 (SLICE_X18Y22.G2), 1475 paths
--------------------------------------------------------------------------------
Slack (setup path):     30.058ns (requirement - (data path - clock path skew + uncertainty))
  Source:               graph_unit/ball_y_reg_3 (FF)
  Destination:          rgb_reg_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      9.942ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: graph_unit/ball_y_reg_3 to rgb_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y6.XQ       Tcko                  0.514   graph_unit/ball_y_reg<3>
                                                       graph_unit/ball_y_reg_3
    SLICE_X30Y8.F3       net (fanout=10)       1.112   graph_unit/ball_y_reg<3>
    SLICE_X30Y8.X        Tilo                  0.660   graph_unit/N44
                                                       graph_unit/Madd_ball_y_b_addsub0000_xor<6>111
    SLICE_X31Y8.G4       net (fanout=2)        0.039   graph_unit/N44
    SLICE_X31Y8.COUT     Topcyg                0.871   graph_unit/ball_y_b<6>
                                                       graph_unit/Msub_ball_y_b_lut<7>
                                                       graph_unit/Msub_ball_y_b_cy<7>
    SLICE_X31Y9.CIN      net (fanout=1)        0.000   graph_unit/Msub_ball_y_b_cy<7>
    SLICE_X31Y9.Y        Tciny                 0.756   graph_unit/ball_y_b<8>
                                                       graph_unit/Msub_ball_y_b_cy<8>
                                                       graph_unit/Msub_ball_y_b_xor<9>
    SLICE_X31Y15.G2      net (fanout=2)        0.795   graph_unit/ball_y_b<9>
    SLICE_X31Y15.COUT    Topcyg                0.871   graph_unit/sq_ball_on_cmp_le0003
                                                       graph_unit/Mcompar_sq_ball_on_cmp_le0003_lut<9>
                                                       graph_unit/Mcompar_sq_ball_on_cmp_le0003_cy<9>
    SLICE_X25Y19.F1      net (fanout=2)        1.454   graph_unit/sq_ball_on_cmp_le0003
    SLICE_X25Y19.X       Tilo                  0.612   N76
                                                       rgb_next<0>312_SW0
    SLICE_X19Y22.G4      net (fanout=1)        0.738   N76
    SLICE_X19Y22.Y       Tilo                  0.612   rgb_reg<2>
                                                       rgb_next<0>352
    SLICE_X18Y22.G2      net (fanout=3)        0.132   N4
    SLICE_X18Y22.CLK     Tgck                  0.776   rgb_reg<1>
                                                       rgb_next<1>
                                                       rgb_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      9.942ns (5.672ns logic, 4.270ns route)
                                                       (57.1% logic, 42.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     30.083ns (requirement - (data path - clock path skew + uncertainty))
  Source:               graph_unit/proj1_y_reg_4 (FF)
  Destination:          rgb_reg_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      9.917ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: graph_unit/proj1_y_reg_4 to rgb_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y38.XQ      Tcko                  0.514   graph_unit/proj1_y_reg<4>
                                                       graph_unit/proj1_y_reg_4
    SLICE_X30Y38.G1      net (fanout=7)        0.932   graph_unit/proj1_y_reg<4>
    SLICE_X30Y38.Y       Tilo                  0.660   N111
                                                       graph_unit/Madd_proj1_y_b_addsub0000_xor<5>111
    SLICE_X31Y37.G1      net (fanout=2)        0.439   graph_unit/N71
    SLICE_X31Y37.COUT    Topcyg                0.871   graph_unit/proj1_y_b<6>
                                                       graph_unit/Msub_proj1_y_b_lut<7>
                                                       graph_unit/Msub_proj1_y_b_cy<7>
    SLICE_X31Y38.CIN     net (fanout=1)        0.000   graph_unit/Msub_proj1_y_b_cy<7>
    SLICE_X31Y38.Y       Tciny                 0.756   graph_unit/proj1_y_b<8>
                                                       graph_unit/Msub_proj1_y_b_cy<8>
                                                       graph_unit/Msub_proj1_y_b_xor<9>
    SLICE_X29Y35.G2      net (fanout=3)        0.812   graph_unit/proj1_y_b<9>
    SLICE_X29Y35.COUT    Topcyg                0.871   graph_unit/proj1_on_cmp_le0003
                                                       graph_unit/Mcompar_proj1_on_cmp_le0003_lut<9>
                                                       graph_unit/Mcompar_proj1_on_cmp_le0003_cy<9>
    SLICE_X26Y34.F2      net (fanout=1)        0.763   graph_unit/proj1_on_cmp_le0003
    SLICE_X26Y34.X       Tilo                  0.660   rgb_next<0>323
                                                       rgb_next<0>323
    SLICE_X19Y22.G2      net (fanout=1)        1.119   rgb_next<0>323
    SLICE_X19Y22.Y       Tilo                  0.612   rgb_reg<2>
                                                       rgb_next<0>352
    SLICE_X18Y22.G2      net (fanout=3)        0.132   N4
    SLICE_X18Y22.CLK     Tgck                  0.776   rgb_reg<1>
                                                       rgb_next<1>
                                                       rgb_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      9.917ns (5.720ns logic, 4.197ns route)
                                                       (57.7% logic, 42.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     30.143ns (requirement - (data path - clock path skew + uncertainty))
  Source:               graph_unit/proj1_y_reg_3 (FF)
  Destination:          rgb_reg_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      9.857ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: graph_unit/proj1_y_reg_3 to rgb_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y37.YQ      Tcko                  0.511   graph_unit/proj1_y_reg<2>
                                                       graph_unit/proj1_y_reg_3
    SLICE_X30Y38.G4      net (fanout=8)        0.875   graph_unit/proj1_y_reg<3>
    SLICE_X30Y38.Y       Tilo                  0.660   N111
                                                       graph_unit/Madd_proj1_y_b_addsub0000_xor<5>111
    SLICE_X31Y37.G1      net (fanout=2)        0.439   graph_unit/N71
    SLICE_X31Y37.COUT    Topcyg                0.871   graph_unit/proj1_y_b<6>
                                                       graph_unit/Msub_proj1_y_b_lut<7>
                                                       graph_unit/Msub_proj1_y_b_cy<7>
    SLICE_X31Y38.CIN     net (fanout=1)        0.000   graph_unit/Msub_proj1_y_b_cy<7>
    SLICE_X31Y38.Y       Tciny                 0.756   graph_unit/proj1_y_b<8>
                                                       graph_unit/Msub_proj1_y_b_cy<8>
                                                       graph_unit/Msub_proj1_y_b_xor<9>
    SLICE_X29Y35.G2      net (fanout=3)        0.812   graph_unit/proj1_y_b<9>
    SLICE_X29Y35.COUT    Topcyg                0.871   graph_unit/proj1_on_cmp_le0003
                                                       graph_unit/Mcompar_proj1_on_cmp_le0003_lut<9>
                                                       graph_unit/Mcompar_proj1_on_cmp_le0003_cy<9>
    SLICE_X26Y34.F2      net (fanout=1)        0.763   graph_unit/proj1_on_cmp_le0003
    SLICE_X26Y34.X       Tilo                  0.660   rgb_next<0>323
                                                       rgb_next<0>323
    SLICE_X19Y22.G2      net (fanout=1)        1.119   rgb_next<0>323
    SLICE_X19Y22.Y       Tilo                  0.612   rgb_reg<2>
                                                       rgb_next<0>352
    SLICE_X18Y22.G2      net (fanout=3)        0.132   N4
    SLICE_X18Y22.CLK     Tgck                  0.776   rgb_reg<1>
                                                       rgb_next<1>
                                                       rgb_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      9.857ns (5.717ns logic, 4.140ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------

Paths for end point rgb_reg_0 (SLICE_X19Y23.F3), 1475 paths
--------------------------------------------------------------------------------
Slack (setup path):     30.183ns (requirement - (data path - clock path skew + uncertainty))
  Source:               graph_unit/ball_y_reg_3 (FF)
  Destination:          rgb_reg_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      9.817ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: graph_unit/ball_y_reg_3 to rgb_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y6.XQ       Tcko                  0.514   graph_unit/ball_y_reg<3>
                                                       graph_unit/ball_y_reg_3
    SLICE_X30Y8.F3       net (fanout=10)       1.112   graph_unit/ball_y_reg<3>
    SLICE_X30Y8.X        Tilo                  0.660   graph_unit/N44
                                                       graph_unit/Madd_ball_y_b_addsub0000_xor<6>111
    SLICE_X31Y8.G4       net (fanout=2)        0.039   graph_unit/N44
    SLICE_X31Y8.COUT     Topcyg                0.871   graph_unit/ball_y_b<6>
                                                       graph_unit/Msub_ball_y_b_lut<7>
                                                       graph_unit/Msub_ball_y_b_cy<7>
    SLICE_X31Y9.CIN      net (fanout=1)        0.000   graph_unit/Msub_ball_y_b_cy<7>
    SLICE_X31Y9.Y        Tciny                 0.756   graph_unit/ball_y_b<8>
                                                       graph_unit/Msub_ball_y_b_cy<8>
                                                       graph_unit/Msub_ball_y_b_xor<9>
    SLICE_X31Y15.G2      net (fanout=2)        0.795   graph_unit/ball_y_b<9>
    SLICE_X31Y15.COUT    Topcyg                0.871   graph_unit/sq_ball_on_cmp_le0003
                                                       graph_unit/Mcompar_sq_ball_on_cmp_le0003_lut<9>
                                                       graph_unit/Mcompar_sq_ball_on_cmp_le0003_cy<9>
    SLICE_X25Y19.F1      net (fanout=2)        1.454   graph_unit/sq_ball_on_cmp_le0003
    SLICE_X25Y19.X       Tilo                  0.612   N76
                                                       rgb_next<0>312_SW0
    SLICE_X19Y22.G4      net (fanout=1)        0.738   N76
    SLICE_X19Y22.Y       Tilo                  0.612   rgb_reg<2>
                                                       rgb_next<0>352
    SLICE_X19Y23.F3      net (fanout=3)        0.055   N4
    SLICE_X19Y23.CLK     Tfck                  0.728   rgb_reg<0>
                                                       rgb_next<0>
                                                       rgb_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      9.817ns (5.624ns logic, 4.193ns route)
                                                       (57.3% logic, 42.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     30.208ns (requirement - (data path - clock path skew + uncertainty))
  Source:               graph_unit/proj1_y_reg_4 (FF)
  Destination:          rgb_reg_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      9.792ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: graph_unit/proj1_y_reg_4 to rgb_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y38.XQ      Tcko                  0.514   graph_unit/proj1_y_reg<4>
                                                       graph_unit/proj1_y_reg_4
    SLICE_X30Y38.G1      net (fanout=7)        0.932   graph_unit/proj1_y_reg<4>
    SLICE_X30Y38.Y       Tilo                  0.660   N111
                                                       graph_unit/Madd_proj1_y_b_addsub0000_xor<5>111
    SLICE_X31Y37.G1      net (fanout=2)        0.439   graph_unit/N71
    SLICE_X31Y37.COUT    Topcyg                0.871   graph_unit/proj1_y_b<6>
                                                       graph_unit/Msub_proj1_y_b_lut<7>
                                                       graph_unit/Msub_proj1_y_b_cy<7>
    SLICE_X31Y38.CIN     net (fanout=1)        0.000   graph_unit/Msub_proj1_y_b_cy<7>
    SLICE_X31Y38.Y       Tciny                 0.756   graph_unit/proj1_y_b<8>
                                                       graph_unit/Msub_proj1_y_b_cy<8>
                                                       graph_unit/Msub_proj1_y_b_xor<9>
    SLICE_X29Y35.G2      net (fanout=3)        0.812   graph_unit/proj1_y_b<9>
    SLICE_X29Y35.COUT    Topcyg                0.871   graph_unit/proj1_on_cmp_le0003
                                                       graph_unit/Mcompar_proj1_on_cmp_le0003_lut<9>
                                                       graph_unit/Mcompar_proj1_on_cmp_le0003_cy<9>
    SLICE_X26Y34.F2      net (fanout=1)        0.763   graph_unit/proj1_on_cmp_le0003
    SLICE_X26Y34.X       Tilo                  0.660   rgb_next<0>323
                                                       rgb_next<0>323
    SLICE_X19Y22.G2      net (fanout=1)        1.119   rgb_next<0>323
    SLICE_X19Y22.Y       Tilo                  0.612   rgb_reg<2>
                                                       rgb_next<0>352
    SLICE_X19Y23.F3      net (fanout=3)        0.055   N4
    SLICE_X19Y23.CLK     Tfck                  0.728   rgb_reg<0>
                                                       rgb_next<0>
                                                       rgb_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      9.792ns (5.672ns logic, 4.120ns route)
                                                       (57.9% logic, 42.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     30.268ns (requirement - (data path - clock path skew + uncertainty))
  Source:               graph_unit/proj1_y_reg_3 (FF)
  Destination:          rgb_reg_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      9.732ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: graph_unit/proj1_y_reg_3 to rgb_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y37.YQ      Tcko                  0.511   graph_unit/proj1_y_reg<2>
                                                       graph_unit/proj1_y_reg_3
    SLICE_X30Y38.G4      net (fanout=8)        0.875   graph_unit/proj1_y_reg<3>
    SLICE_X30Y38.Y       Tilo                  0.660   N111
                                                       graph_unit/Madd_proj1_y_b_addsub0000_xor<5>111
    SLICE_X31Y37.G1      net (fanout=2)        0.439   graph_unit/N71
    SLICE_X31Y37.COUT    Topcyg                0.871   graph_unit/proj1_y_b<6>
                                                       graph_unit/Msub_proj1_y_b_lut<7>
                                                       graph_unit/Msub_proj1_y_b_cy<7>
    SLICE_X31Y38.CIN     net (fanout=1)        0.000   graph_unit/Msub_proj1_y_b_cy<7>
    SLICE_X31Y38.Y       Tciny                 0.756   graph_unit/proj1_y_b<8>
                                                       graph_unit/Msub_proj1_y_b_cy<8>
                                                       graph_unit/Msub_proj1_y_b_xor<9>
    SLICE_X29Y35.G2      net (fanout=3)        0.812   graph_unit/proj1_y_b<9>
    SLICE_X29Y35.COUT    Topcyg                0.871   graph_unit/proj1_on_cmp_le0003
                                                       graph_unit/Mcompar_proj1_on_cmp_le0003_lut<9>
                                                       graph_unit/Mcompar_proj1_on_cmp_le0003_cy<9>
    SLICE_X26Y34.F2      net (fanout=1)        0.763   graph_unit/proj1_on_cmp_le0003
    SLICE_X26Y34.X       Tilo                  0.660   rgb_next<0>323
                                                       rgb_next<0>323
    SLICE_X19Y22.G2      net (fanout=1)        1.119   rgb_next<0>323
    SLICE_X19Y22.Y       Tilo                  0.612   rgb_reg<2>
                                                       rgb_next<0>352
    SLICE_X19Y23.F3      net (fanout=3)        0.055   N4
    SLICE_X19Y23.CLK     Tfck                  0.728   rgb_reg<0>
                                                       rgb_next<0>
                                                       rgb_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      9.732ns (5.669ns logic, 4.063ns route)
                                                       (58.3% logic, 41.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point keyboard_unit/ps2_code_reg_5 (SLICE_X11Y0.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.820ns (requirement - (clock path skew + uncertainty - data path))
  Source:               keyboard_unit/ps2_code_next_5 (FF)
  Destination:          keyboard_unit/ps2_code_reg_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.821ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.006 - 0.005)
  Source Clock:         clk rising at 40.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: keyboard_unit/ps2_code_next_5 to keyboard_unit/ps2_code_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y3.XQ       Tcko                  0.412   keyboard_unit/ps2_code_next<5>
                                                       keyboard_unit/ps2_code_next_5
    SLICE_X11Y0.BX       net (fanout=1)        0.329   keyboard_unit/ps2_code_next<5>
    SLICE_X11Y0.CLK      Tckdi       (-Th)    -0.080   keyboard_unit/ps2_code_reg<5>
                                                       keyboard_unit/ps2_code_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      0.821ns (0.492ns logic, 0.329ns route)
                                                       (59.9% logic, 40.1% route)

--------------------------------------------------------------------------------

Paths for end point keyboard_unit/ps2_code_reg_0 (SLICE_X13Y2.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.856ns (requirement - (clock path skew + uncertainty - data path))
  Source:               keyboard_unit/ps2_code_next_0 (FF)
  Destination:          keyboard_unit/ps2_code_reg_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.856ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 40.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: keyboard_unit/ps2_code_next_0 to keyboard_unit/ps2_code_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y3.YQ       Tcko                  0.409   keyboard_unit/ps2_code_next<1>
                                                       keyboard_unit/ps2_code_next_0
    SLICE_X13Y2.BY       net (fanout=1)        0.330   keyboard_unit/ps2_code_next<0>
    SLICE_X13Y2.CLK      Tckdi       (-Th)    -0.117   keyboard_unit/ps2_code_reg<1>
                                                       keyboard_unit/ps2_code_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      0.856ns (0.526ns logic, 0.330ns route)
                                                       (61.4% logic, 38.6% route)

--------------------------------------------------------------------------------

Paths for end point graph_unit/rand_reg_7 (SLICE_X22Y22.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.857ns (requirement - (clock path skew + uncertainty - data path))
  Source:               graph_unit/rand_reg_8 (FF)
  Destination:          graph_unit/rand_reg_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.857ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 40.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: graph_unit/rand_reg_8 to graph_unit/rand_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y21.XQ      Tcko                  0.412   graph_unit/rand_reg<8>
                                                       graph_unit/rand_reg_8
    SLICE_X22Y22.BX      net (fanout=1)        0.329   graph_unit/rand_reg<8>
    SLICE_X22Y22.CLK     Tckdi       (-Th)    -0.116   graph_unit/rand_reg<7>
                                                       graph_unit/rand_reg_7
    -------------------------------------------------  ---------------------------
    Total                                      0.857ns (0.528ns logic, 0.329ns route)
                                                       (61.6% logic, 38.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 37.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: graph_unit/proj1_y_reg<0>/SR
  Logical resource: graph_unit/proj1_y_reg_0/SR
  Location pin: SLICE_X29Y36.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------
Slack: 37.224ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 1.388ns (Trpw)
  Physical resource: graph_unit/proj1_y_reg<0>/SR
  Logical resource: graph_unit/proj1_y_reg_0/SR
  Location pin: SLICE_X29Y36.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------
Slack: 37.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: graph_unit/proj1_y_reg<0>/SR
  Logical resource: graph_unit/proj1_y_reg_1/SR
  Location pin: SLICE_X29Y36.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |   10.038|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 26907 paths, 0 nets, and 1921 connections

Design statistics:
   Minimum period:  10.038ns{1}   (Maximum frequency:  99.621MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Jan 22 01:15:54 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 347 MB



