<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>ncr53c9xreg.h source code [netbsd/sys/dev/ic/ncr53c9xreg.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/ic/ncr53c9xreg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>ic</a>/<a href='ncr53c9xreg.h.html'>ncr53c9xreg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: ncr53c9xreg.h,v 1.16 2009/09/07 13:31:44 tsutsui Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright (c) 1994 Peter Galbavy.  All rights reserved.</i></td></tr>
<tr><th id="5">5</th><td><i> *</i></td></tr>
<tr><th id="6">6</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="7">7</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="8">8</th><td><i> * are met:</i></td></tr>
<tr><th id="9">9</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="10">10</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="11">11</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="12">12</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="13">13</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="14">14</th><td><i> * 3. All advertising materials mentioning features or use of this software</i></td></tr>
<tr><th id="15">15</th><td><i> *    must display the following acknowledgement:</i></td></tr>
<tr><th id="16">16</th><td><i> *	This product includes software developed by Peter Galbavy.</i></td></tr>
<tr><th id="17">17</th><td><i> * 4. The name of the author may not be used to endorse or promote products</i></td></tr>
<tr><th id="18">18</th><td><i> *    derived from this software without specific prior written permission.</i></td></tr>
<tr><th id="19">19</th><td><i> *</i></td></tr>
<tr><th id="20">20</th><td><i> * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR</i></td></tr>
<tr><th id="21">21</th><td><i> * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES</i></td></tr>
<tr><th id="22">22</th><td><i> * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.</i></td></tr>
<tr><th id="23">23</th><td><i> * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,</i></td></tr>
<tr><th id="24">24</th><td><i> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT</i></td></tr>
<tr><th id="25">25</th><td><i> * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</i></td></tr>
<tr><th id="26">26</th><td><i> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</i></td></tr>
<tr><th id="27">27</th><td><i> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</i></td></tr>
<tr><th id="28">28</th><td><i> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF</i></td></tr>
<tr><th id="29">29</th><td><i> * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="30">30</th><td><i> */</i></td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><i>/*</i></td></tr>
<tr><th id="33">33</th><td><i> * Register addresses, relative to some base address</i></td></tr>
<tr><th id="34">34</th><td><i> */</i></td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td><u>#define	<dfn class="macro" id="_M/NCR_TCL" data-ref="_M/NCR_TCL">NCR_TCL</dfn>		0x00		/* RW - Transfer Count Low	*/</u></td></tr>
<tr><th id="37">37</th><td><u>#define	<dfn class="macro" id="_M/NCR_TCM" data-ref="_M/NCR_TCM">NCR_TCM</dfn>		0x01		/* RW - Transfer Count Mid	*/</u></td></tr>
<tr><th id="38">38</th><td><u>#define	<dfn class="macro" id="_M/NCR_TCH" data-ref="_M/NCR_TCH">NCR_TCH</dfn>		0x0e		/* RW - Transfer Count High	*/</u></td></tr>
<tr><th id="39">39</th><td>					<i>/*	NOT on 53C90		*/</i></td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td><u>#define	<dfn class="macro" id="_M/NCR_FIFO" data-ref="_M/NCR_FIFO">NCR_FIFO</dfn>	0x02		/* RW - FIFO data		*/</u></td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td><u>#define	<dfn class="macro" id="_M/NCR_CMD" data-ref="_M/NCR_CMD">NCR_CMD</dfn>		0x03		/* RW - Command (2 deep)	*/</u></td></tr>
<tr><th id="44">44</th><td><u>#define  <dfn class="macro" id="_M/NCRCMD_DMA" data-ref="_M/NCRCMD_DMA">NCRCMD_DMA</dfn>	0x80		/*	DMA Bit			*/</u></td></tr>
<tr><th id="45">45</th><td><u>#define  <dfn class="macro" id="_M/NCRCMD_NOP" data-ref="_M/NCRCMD_NOP">NCRCMD_NOP</dfn>	0x00		/*	No Operation		*/</u></td></tr>
<tr><th id="46">46</th><td><u>#define  <dfn class="macro" id="_M/NCRCMD_FLUSH" data-ref="_M/NCRCMD_FLUSH">NCRCMD_FLUSH</dfn>	0x01		/*	Flush FIFO		*/</u></td></tr>
<tr><th id="47">47</th><td><u>#define  <dfn class="macro" id="_M/NCRCMD_RSTCHIP" data-ref="_M/NCRCMD_RSTCHIP">NCRCMD_RSTCHIP</dfn>	0x02		/*	Reset Chip		*/</u></td></tr>
<tr><th id="48">48</th><td><u>#define  <dfn class="macro" id="_M/NCRCMD_RSTSCSI" data-ref="_M/NCRCMD_RSTSCSI">NCRCMD_RSTSCSI</dfn>	0x03		/*	Reset SCSI Bus		*/</u></td></tr>
<tr><th id="49">49</th><td><u>#define  <dfn class="macro" id="_M/NCRCMD_RESEL" data-ref="_M/NCRCMD_RESEL">NCRCMD_RESEL</dfn>	0x40		/*	Reselect Sequence	*/</u></td></tr>
<tr><th id="50">50</th><td><u>#define  <dfn class="macro" id="_M/NCRCMD_SELNATN" data-ref="_M/NCRCMD_SELNATN">NCRCMD_SELNATN</dfn>	0x41		/*	Select without ATN	*/</u></td></tr>
<tr><th id="51">51</th><td><u>#define  <dfn class="macro" id="_M/NCRCMD_SELATN" data-ref="_M/NCRCMD_SELATN">NCRCMD_SELATN</dfn>	0x42		/*	Select with ATN		*/</u></td></tr>
<tr><th id="52">52</th><td><u>#define  <dfn class="macro" id="_M/NCRCMD_SELATNS" data-ref="_M/NCRCMD_SELATNS">NCRCMD_SELATNS</dfn>	0x43		/*	Select with ATN &amp; Stop	*/</u></td></tr>
<tr><th id="53">53</th><td><u>#define  <dfn class="macro" id="_M/NCRCMD_ENSEL" data-ref="_M/NCRCMD_ENSEL">NCRCMD_ENSEL</dfn>	0x44		/*	Enable (Re)Selection	*/</u></td></tr>
<tr><th id="54">54</th><td><u>#define  <dfn class="macro" id="_M/NCRCMD_DISSEL" data-ref="_M/NCRCMD_DISSEL">NCRCMD_DISSEL</dfn>	0x45		/*	Disable (Re)Selection	*/</u></td></tr>
<tr><th id="55">55</th><td><u>#define  <dfn class="macro" id="_M/NCRCMD_SELATN3" data-ref="_M/NCRCMD_SELATN3">NCRCMD_SELATN3</dfn>	0x46		/*	Select with ATN3	*/</u></td></tr>
<tr><th id="56">56</th><td><u>#define  <dfn class="macro" id="_M/NCRCMD_RESEL3" data-ref="_M/NCRCMD_RESEL3">NCRCMD_RESEL3</dfn>	0x47		/*	Reselect3 Sequence	*/</u></td></tr>
<tr><th id="57">57</th><td><u>#define  <dfn class="macro" id="_M/NCRCMD_SNDMSG" data-ref="_M/NCRCMD_SNDMSG">NCRCMD_SNDMSG</dfn>	0x20		/*	Send Message		*/</u></td></tr>
<tr><th id="58">58</th><td><u>#define  <dfn class="macro" id="_M/NCRCMD_SNDSTAT" data-ref="_M/NCRCMD_SNDSTAT">NCRCMD_SNDSTAT</dfn>	0x21		/*	Send Status		*/</u></td></tr>
<tr><th id="59">59</th><td><u>#define  <dfn class="macro" id="_M/NCRCMD_SNDDATA" data-ref="_M/NCRCMD_SNDDATA">NCRCMD_SNDDATA</dfn>	0x22		/*	Send Data		*/</u></td></tr>
<tr><th id="60">60</th><td><u>#define  <dfn class="macro" id="_M/NCRCMD_DISCSEQ" data-ref="_M/NCRCMD_DISCSEQ">NCRCMD_DISCSEQ</dfn>	0x23		/*	Disconnect Sequence	*/</u></td></tr>
<tr><th id="61">61</th><td><u>#define  <dfn class="macro" id="_M/NCRCMD_TERMSEQ" data-ref="_M/NCRCMD_TERMSEQ">NCRCMD_TERMSEQ</dfn>	0x24		/*	Terminate Sequence	*/</u></td></tr>
<tr><th id="62">62</th><td><u>#define  <dfn class="macro" id="_M/NCRCMD_TCCS" data-ref="_M/NCRCMD_TCCS">NCRCMD_TCCS</dfn>	0x25		/*	Target Command Comp Seq	*/</u></td></tr>
<tr><th id="63">63</th><td><u>#define  <dfn class="macro" id="_M/NCRCMD_DISC" data-ref="_M/NCRCMD_DISC">NCRCMD_DISC</dfn>	0x27		/*	Disconnect		*/</u></td></tr>
<tr><th id="64">64</th><td><u>#define  <dfn class="macro" id="_M/NCRCMD_RECMSG" data-ref="_M/NCRCMD_RECMSG">NCRCMD_RECMSG</dfn>	0x28		/*	Receive Message		*/</u></td></tr>
<tr><th id="65">65</th><td><u>#define  <dfn class="macro" id="_M/NCRCMD_RECCMD" data-ref="_M/NCRCMD_RECCMD">NCRCMD_RECCMD</dfn>	0x29		/*	Receive Command		*/</u></td></tr>
<tr><th id="66">66</th><td><u>#define  <dfn class="macro" id="_M/NCRCMD_RECDATA" data-ref="_M/NCRCMD_RECDATA">NCRCMD_RECDATA</dfn>	0x2a		/*	Receive Data		*/</u></td></tr>
<tr><th id="67">67</th><td><u>#define  <dfn class="macro" id="_M/NCRCMD_RECCSEQ" data-ref="_M/NCRCMD_RECCSEQ">NCRCMD_RECCSEQ</dfn>	0x2b		/*	Receive Command Sequence*/</u></td></tr>
<tr><th id="68">68</th><td><u>#define  <dfn class="macro" id="_M/NCRCMD_ABORT" data-ref="_M/NCRCMD_ABORT">NCRCMD_ABORT</dfn>	0x04		/*	Target Abort DMA	*/</u></td></tr>
<tr><th id="69">69</th><td><u>#define  <dfn class="macro" id="_M/NCRCMD_TRANS" data-ref="_M/NCRCMD_TRANS">NCRCMD_TRANS</dfn>	0x10		/*	Transfer Information	*/</u></td></tr>
<tr><th id="70">70</th><td><u>#define  <dfn class="macro" id="_M/NCRCMD_ICCS" data-ref="_M/NCRCMD_ICCS">NCRCMD_ICCS</dfn>	0x11		/*	Initiator Cmd Comp Seq	*/</u></td></tr>
<tr><th id="71">71</th><td><u>#define  <dfn class="macro" id="_M/NCRCMD_MSGOK" data-ref="_M/NCRCMD_MSGOK">NCRCMD_MSGOK</dfn>	0x12		/*	Message Accepted	*/</u></td></tr>
<tr><th id="72">72</th><td><u>#define  <dfn class="macro" id="_M/NCRCMD_TRPAD" data-ref="_M/NCRCMD_TRPAD">NCRCMD_TRPAD</dfn>	0x18		/*	Transfer Pad		*/</u></td></tr>
<tr><th id="73">73</th><td><u>#define  <dfn class="macro" id="_M/NCRCMD_SETATN" data-ref="_M/NCRCMD_SETATN">NCRCMD_SETATN</dfn>	0x1a		/*	Set ATN			*/</u></td></tr>
<tr><th id="74">74</th><td><u>#define  <dfn class="macro" id="_M/NCRCMD_RSTATN" data-ref="_M/NCRCMD_RSTATN">NCRCMD_RSTATN</dfn>	0x1b		/*	Reset ATN		*/</u></td></tr>
<tr><th id="75">75</th><td></td></tr>
<tr><th id="76">76</th><td><u>#define	<dfn class="macro" id="_M/NCR_STAT" data-ref="_M/NCR_STAT">NCR_STAT</dfn>	0x04		/* RO - Status			*/</u></td></tr>
<tr><th id="77">77</th><td><u>#define  <dfn class="macro" id="_M/NCRSTAT_INT" data-ref="_M/NCRSTAT_INT">NCRSTAT_INT</dfn>	0x80		/*	Interrupt		*/</u></td></tr>
<tr><th id="78">78</th><td><u>#define  <dfn class="macro" id="_M/NCRSTAT_GE" data-ref="_M/NCRSTAT_GE">NCRSTAT_GE</dfn>	0x40		/*	Gross Error		*/</u></td></tr>
<tr><th id="79">79</th><td><u>#define  <dfn class="macro" id="_M/NCRSTAT_PE" data-ref="_M/NCRSTAT_PE">NCRSTAT_PE</dfn>	0x20		/*	Parity Error		*/</u></td></tr>
<tr><th id="80">80</th><td><u>#define  <dfn class="macro" id="_M/NCRSTAT_TC" data-ref="_M/NCRSTAT_TC">NCRSTAT_TC</dfn>	0x10		/*	Terminal Count		*/</u></td></tr>
<tr><th id="81">81</th><td><u>#define  <dfn class="macro" id="_M/NCRSTAT_VGC" data-ref="_M/NCRSTAT_VGC">NCRSTAT_VGC</dfn>	0x08		/*	Valid Group Code	*/</u></td></tr>
<tr><th id="82">82</th><td><u>#define  <dfn class="macro" id="_M/NCRSTAT_PHASE" data-ref="_M/NCRSTAT_PHASE">NCRSTAT_PHASE</dfn>	0x07		/*	Phase bits		*/</u></td></tr>
<tr><th id="83">83</th><td></td></tr>
<tr><th id="84">84</th><td><u>#define	<dfn class="macro" id="_M/NCR_SELID" data-ref="_M/NCR_SELID">NCR_SELID</dfn>	0x04		/* WO - Select/Reselect Bus ID	*/</u></td></tr>
<tr><th id="85">85</th><td><u>#define  <dfn class="macro" id="_M/NCR_BUSID_HME" data-ref="_M/NCR_BUSID_HME">NCR_BUSID_HME</dfn>		0x10	/* XXX HME reselect ID		*/</u></td></tr>
<tr><th id="86">86</th><td><u>#define  <dfn class="macro" id="_M/NCR_BUSID_HME32" data-ref="_M/NCR_BUSID_HME32">NCR_BUSID_HME32</dfn>	0x40	/* XXX HME to select more than 16 */</u></td></tr>
<tr><th id="87">87</th><td></td></tr>
<tr><th id="88">88</th><td><u>#define	<dfn class="macro" id="_M/NCR_INTR" data-ref="_M/NCR_INTR">NCR_INTR</dfn>	0x05		/* RO - Interrupt		*/</u></td></tr>
<tr><th id="89">89</th><td><u>#define  <dfn class="macro" id="_M/NCRINTR_SBR" data-ref="_M/NCRINTR_SBR">NCRINTR_SBR</dfn>	0x80		/*	SCSI Bus Reset		*/</u></td></tr>
<tr><th id="90">90</th><td><u>#define  <dfn class="macro" id="_M/NCRINTR_ILL" data-ref="_M/NCRINTR_ILL">NCRINTR_ILL</dfn>	0x40		/*	Illegal Command		*/</u></td></tr>
<tr><th id="91">91</th><td><u>#define  <dfn class="macro" id="_M/NCRINTR_DIS" data-ref="_M/NCRINTR_DIS">NCRINTR_DIS</dfn>	0x20		/*	Disconnect		*/</u></td></tr>
<tr><th id="92">92</th><td><u>#define  <dfn class="macro" id="_M/NCRINTR_BS" data-ref="_M/NCRINTR_BS">NCRINTR_BS</dfn>	0x10		/*	Bus Service		*/</u></td></tr>
<tr><th id="93">93</th><td><u>#define  <dfn class="macro" id="_M/NCRINTR_FC" data-ref="_M/NCRINTR_FC">NCRINTR_FC</dfn>	0x08		/*	Function Complete	*/</u></td></tr>
<tr><th id="94">94</th><td><u>#define  <dfn class="macro" id="_M/NCRINTR_RESEL" data-ref="_M/NCRINTR_RESEL">NCRINTR_RESEL</dfn>	0x04		/*	Reselected		*/</u></td></tr>
<tr><th id="95">95</th><td><u>#define  <dfn class="macro" id="_M/NCRINTR_SELATN" data-ref="_M/NCRINTR_SELATN">NCRINTR_SELATN</dfn>	0x02		/*	Select with ATN		*/</u></td></tr>
<tr><th id="96">96</th><td><u>#define  <dfn class="macro" id="_M/NCRINTR_SEL" data-ref="_M/NCRINTR_SEL">NCRINTR_SEL</dfn>	0x01		/*	Selected		*/</u></td></tr>
<tr><th id="97">97</th><td></td></tr>
<tr><th id="98">98</th><td><u>#define	<dfn class="macro" id="_M/NCR_TIMEOUT" data-ref="_M/NCR_TIMEOUT">NCR_TIMEOUT</dfn>	0x05		/* WO - Select/Reselect Timeout */</u></td></tr>
<tr><th id="99">99</th><td></td></tr>
<tr><th id="100">100</th><td><u>#define	<dfn class="macro" id="_M/NCR_STEP" data-ref="_M/NCR_STEP">NCR_STEP</dfn>	0x06		/* RO - Sequence Step		*/</u></td></tr>
<tr><th id="101">101</th><td><u>#define  <dfn class="macro" id="_M/NCRSTEP_MASK" data-ref="_M/NCRSTEP_MASK">NCRSTEP_MASK</dfn>	0x07		/*	the last 3 bits		*/</u></td></tr>
<tr><th id="102">102</th><td><u>#define  <dfn class="macro" id="_M/NCRSTEP_DONE" data-ref="_M/NCRSTEP_DONE">NCRSTEP_DONE</dfn>	0x04		/*	command went out	*/</u></td></tr>
<tr><th id="103">103</th><td></td></tr>
<tr><th id="104">104</th><td><u>#define	<dfn class="macro" id="_M/NCR_SYNCTP" data-ref="_M/NCR_SYNCTP">NCR_SYNCTP</dfn>	0x06		/* WO - Synch Transfer Period	*/</u></td></tr>
<tr><th id="105">105</th><td>					<i>/*	Default 5 (53C9X)	*/</i></td></tr>
<tr><th id="106">106</th><td></td></tr>
<tr><th id="107">107</th><td><u>#define	<dfn class="macro" id="_M/NCR_FFLAG" data-ref="_M/NCR_FFLAG">NCR_FFLAG</dfn>	0x07		/* RO - FIFO Flags		*/</u></td></tr>
<tr><th id="108">108</th><td><u>#define  <dfn class="macro" id="_M/NCRFIFO_SS" data-ref="_M/NCRFIFO_SS">NCRFIFO_SS</dfn>	0xe0		/*	Sequence Step (Dup)	*/</u></td></tr>
<tr><th id="109">109</th><td><u>#define  <dfn class="macro" id="_M/NCRFIFO_FF" data-ref="_M/NCRFIFO_FF">NCRFIFO_FF</dfn>	0x1f		/*	Bytes in FIFO		*/</u></td></tr>
<tr><th id="110">110</th><td></td></tr>
<tr><th id="111">111</th><td><u>#define	<dfn class="macro" id="_M/NCR_SYNCOFF" data-ref="_M/NCR_SYNCOFF">NCR_SYNCOFF</dfn>	0x07		/* WO - Synch Offset		*/</u></td></tr>
<tr><th id="112">112</th><td>					<i>/*	0 = ASYNC		*/</i></td></tr>
<tr><th id="113">113</th><td>					<i>/*	1 - 15 = SYNC bytes	*/</i></td></tr>
<tr><th id="114">114</th><td></td></tr>
<tr><th id="115">115</th><td><u>#define	<dfn class="macro" id="_M/NCR_CFG1" data-ref="_M/NCR_CFG1">NCR_CFG1</dfn>	0x08		/* RW - Configuration #1	*/</u></td></tr>
<tr><th id="116">116</th><td><u>#define  <dfn class="macro" id="_M/NCRCFG1_SLOW" data-ref="_M/NCRCFG1_SLOW">NCRCFG1_SLOW</dfn>	0x80		/*	Slow Cable Mode		*/</u></td></tr>
<tr><th id="117">117</th><td><u>#define  <dfn class="macro" id="_M/NCRCFG1_SRR" data-ref="_M/NCRCFG1_SRR">NCRCFG1_SRR</dfn>	0x40		/*	SCSI Reset Rep Int Dis	*/</u></td></tr>
<tr><th id="118">118</th><td><u>#define  <dfn class="macro" id="_M/NCRCFG1_PTEST" data-ref="_M/NCRCFG1_PTEST">NCRCFG1_PTEST</dfn>	0x20		/*	Parity Test Mod		*/</u></td></tr>
<tr><th id="119">119</th><td><u>#define  <dfn class="macro" id="_M/NCRCFG1_PARENB" data-ref="_M/NCRCFG1_PARENB">NCRCFG1_PARENB</dfn>	0x10		/*	Enable Parity Check	*/</u></td></tr>
<tr><th id="120">120</th><td><u>#define  <dfn class="macro" id="_M/NCRCFG1_CTEST" data-ref="_M/NCRCFG1_CTEST">NCRCFG1_CTEST</dfn>	0x08		/*	Enable Chip Test	*/</u></td></tr>
<tr><th id="121">121</th><td><u>#define  <dfn class="macro" id="_M/NCRCFG1_BUSID" data-ref="_M/NCRCFG1_BUSID">NCRCFG1_BUSID</dfn>	0x07		/*	Bus ID			*/</u></td></tr>
<tr><th id="122">122</th><td></td></tr>
<tr><th id="123">123</th><td><u>#define	<dfn class="macro" id="_M/NCR_CCF" data-ref="_M/NCR_CCF">NCR_CCF</dfn>		0x09		/* WO -	Clock Conversion Factor	*/</u></td></tr>
<tr><th id="124">124</th><td>					<i>/*	0 = 35.01 - 40MHz	*/</i></td></tr>
<tr><th id="125">125</th><td>					<i>/*	NEVER SET TO 1		*/</i></td></tr>
<tr><th id="126">126</th><td>					<i>/*	2 = 10MHz		*/</i></td></tr>
<tr><th id="127">127</th><td>					<i>/*	3 = 10.01 - 15MHz	*/</i></td></tr>
<tr><th id="128">128</th><td>					<i>/*	4 = 15.01 - 20MHz	*/</i></td></tr>
<tr><th id="129">129</th><td>					<i>/*	5 = 20.01 - 25MHz	*/</i></td></tr>
<tr><th id="130">130</th><td>					<i>/*	6 = 25.01 - 30MHz	*/</i></td></tr>
<tr><th id="131">131</th><td>					<i>/*	7 = 30.01 - 35MHz	*/</i></td></tr>
<tr><th id="132">132</th><td></td></tr>
<tr><th id="133">133</th><td><u>#define	<dfn class="macro" id="_M/NCR_TEST" data-ref="_M/NCR_TEST">NCR_TEST</dfn>	0x0a		/* WO - Test (Chip Test Only)	*/</u></td></tr>
<tr><th id="134">134</th><td></td></tr>
<tr><th id="135">135</th><td><u>#define	<dfn class="macro" id="_M/NCR_CFG2" data-ref="_M/NCR_CFG2">NCR_CFG2</dfn>	0x0b		/* RW - Configuration #2	*/</u></td></tr>
<tr><th id="136">136</th><td><u>#define	 <dfn class="macro" id="_M/NCRCFG2_RSVD" data-ref="_M/NCRCFG2_RSVD">NCRCFG2_RSVD</dfn>	0xa0		/*	reserved		*/</u></td></tr>
<tr><th id="137">137</th><td><u>#define  <dfn class="macro" id="_M/NCRCFG2_FE" data-ref="_M/NCRCFG2_FE">NCRCFG2_FE</dfn>	0x40		/*	Features Enable		*/</u></td></tr>
<tr><th id="138">138</th><td><u>#define  <dfn class="macro" id="_M/NCRCFG2_DREQ" data-ref="_M/NCRCFG2_DREQ">NCRCFG2_DREQ</dfn>	0x10		/*	DREQ High Impedance	*/</u></td></tr>
<tr><th id="139">139</th><td><u>#define  <dfn class="macro" id="_M/NCRCFG2_SCSI2" data-ref="_M/NCRCFG2_SCSI2">NCRCFG2_SCSI2</dfn>	0x08		/*	SCSI-2 Enable		*/</u></td></tr>
<tr><th id="140">140</th><td><u>#define  <dfn class="macro" id="_M/NCRCFG2_BPA" data-ref="_M/NCRCFG2_BPA">NCRCFG2_BPA</dfn>	0x04		/*	Target Bad Parity Abort	*/</u></td></tr>
<tr><th id="141">141</th><td><u>#define  <dfn class="macro" id="_M/NCRCFG2_RPE" data-ref="_M/NCRCFG2_RPE">NCRCFG2_RPE</dfn>	0x02		/*	Register Parity Error	*/</u></td></tr>
<tr><th id="142">142</th><td><u>#define  <dfn class="macro" id="_M/NCRCFG2_DPE" data-ref="_M/NCRCFG2_DPE">NCRCFG2_DPE</dfn>	0x01		/*	DMA Parity Error	*/</u></td></tr>
<tr><th id="143">143</th><td></td></tr>
<tr><th id="144">144</th><td><u>#define  <dfn class="macro" id="_M/NCRCFG2_HMEFE" data-ref="_M/NCRCFG2_HMEFE">NCRCFG2_HMEFE</dfn>	0x10		/*	HME feature enable	*/</u></td></tr>
<tr><th id="145">145</th><td><u>#define	 <dfn class="macro" id="_M/NCRCFG2_HME32" data-ref="_M/NCRCFG2_HME32">NCRCFG2_HME32</dfn>  0x80		/*	HME 32 extended		*/</u></td></tr>
<tr><th id="146">146</th><td></td></tr>
<tr><th id="147">147</th><td><i>/* Config #3 only on 53C9X */</i></td></tr>
<tr><th id="148">148</th><td><u>#define	<dfn class="macro" id="_M/NCR_CFG3" data-ref="_M/NCR_CFG3">NCR_CFG3</dfn>	0x0c		/* RW - Configuration #3	*/</u></td></tr>
<tr><th id="149">149</th><td><u>#define	 <dfn class="macro" id="_M/NCRCFG3_RSVD" data-ref="_M/NCRCFG3_RSVD">NCRCFG3_RSVD</dfn>	0xe0		/*	reserved		*/</u></td></tr>
<tr><th id="150">150</th><td><u>#define  <dfn class="macro" id="_M/NCRCFG3_IDM" data-ref="_M/NCRCFG3_IDM">NCRCFG3_IDM</dfn>	0x10		/*	ID Message Res Check	*/</u></td></tr>
<tr><th id="151">151</th><td><u>#define  <dfn class="macro" id="_M/NCRCFG3_QTE" data-ref="_M/NCRCFG3_QTE">NCRCFG3_QTE</dfn>	0x08		/*	Queue Tag Enable	*/</u></td></tr>
<tr><th id="152">152</th><td><u>#define  <dfn class="macro" id="_M/NCRCFG3_CDB" data-ref="_M/NCRCFG3_CDB">NCRCFG3_CDB</dfn>	0x04		/*	CDB 10-bytes OK		*/</u></td></tr>
<tr><th id="153">153</th><td><u>#define  <dfn class="macro" id="_M/NCRCFG3_FSCSI" data-ref="_M/NCRCFG3_FSCSI">NCRCFG3_FSCSI</dfn>	0x02		/*	Fast SCSI		*/</u></td></tr>
<tr><th id="154">154</th><td><u>#define  <dfn class="macro" id="_M/NCRCFG3_FCLK" data-ref="_M/NCRCFG3_FCLK">NCRCFG3_FCLK</dfn>	0x01		/*	Fast Clock (&gt;25MHz)	*/</u></td></tr>
<tr><th id="155">155</th><td></td></tr>
<tr><th id="156">156</th><td><i>/*</i></td></tr>
<tr><th id="157">157</th><td><i> * For some unknown reason, the ESP406/FAS408 looks like every</i></td></tr>
<tr><th id="158">158</th><td><i> * other ncr53c9x, except for configuration #3 register.  At any</i></td></tr>
<tr><th id="159">159</th><td><i> * rate, if you're dealing with these chips, you need to use these</i></td></tr>
<tr><th id="160">160</th><td><i> * defines instead.</i></td></tr>
<tr><th id="161">161</th><td><i> */</i></td></tr>
<tr><th id="162">162</th><td></td></tr>
<tr><th id="163">163</th><td><i>/* Config #3 different on ESP406/FAS408 */</i></td></tr>
<tr><th id="164">164</th><td><u>#define	<dfn class="macro" id="_M/NCR_ESPCFG3" data-ref="_M/NCR_ESPCFG3">NCR_ESPCFG3</dfn>		0x0c	/* RW - Configuration #3	*/</u></td></tr>
<tr><th id="165">165</th><td><u>#define  <dfn class="macro" id="_M/NCRESPCFG3_IDM" data-ref="_M/NCRESPCFG3_IDM">NCRESPCFG3_IDM</dfn>		0x80	/*	ID Message Res Check	*/</u></td></tr>
<tr><th id="166">166</th><td><u>#define  <dfn class="macro" id="_M/NCRESPCFG3_QTE" data-ref="_M/NCRESPCFG3_QTE">NCRESPCFG3_QTE</dfn>		0x40	/*	Queue Tag Enable	*/</u></td></tr>
<tr><th id="167">167</th><td><u>#define  <dfn class="macro" id="_M/NCRESPCFG3_CDB" data-ref="_M/NCRESPCFG3_CDB">NCRESPCFG3_CDB</dfn>		0x20	/*	CDB 10-bytes OK		*/</u></td></tr>
<tr><th id="168">168</th><td><u>#define  <dfn class="macro" id="_M/NCRESPCFG3_FSCSI" data-ref="_M/NCRESPCFG3_FSCSI">NCRESPCFG3_FSCSI</dfn>	0x10	/*	Fast SCSI		*/</u></td></tr>
<tr><th id="169">169</th><td><u>#define	 <dfn class="macro" id="_M/NCRESPCFG3_SRESB" data-ref="_M/NCRESPCFG3_SRESB">NCRESPCFG3_SRESB</dfn>	0x08	/*	Save Residual Byte	*/</u></td></tr>
<tr><th id="170">170</th><td><u>#define  <dfn class="macro" id="_M/NCRESPCFG3_FCLK" data-ref="_M/NCRESPCFG3_FCLK">NCRESPCFG3_FCLK</dfn>	0x04	/*	Fast Clock (&gt;25MHz)	*/</u></td></tr>
<tr><th id="171">171</th><td><u>#define	 <dfn class="macro" id="_M/NCRESPCFG3_ADMA" data-ref="_M/NCRESPCFG3_ADMA">NCRESPCFG3_ADMA</dfn>	0x02	/*	Alternate DMA Mode	*/</u></td></tr>
<tr><th id="172">172</th><td><u>#define	 <dfn class="macro" id="_M/NCRESPCFG3_T8M" data-ref="_M/NCRESPCFG3_T8M">NCRESPCFG3_T8M</dfn>		0x01	/*	Threshold 8 Mode	*/</u></td></tr>
<tr><th id="173">173</th><td></td></tr>
<tr><th id="174">174</th><td><i>/* Config #3 also different on NCR53CF9x/FAS216 */</i></td></tr>
<tr><th id="175">175</th><td><u>#define	<dfn class="macro" id="_M/NCR_F9XCFG3" data-ref="_M/NCR_F9XCFG3">NCR_F9XCFG3</dfn>		0x0c	/* RW - Configuration #3	*/</u></td></tr>
<tr><th id="176">176</th><td><u>#define  <dfn class="macro" id="_M/NCRF9XCFG3_IDM" data-ref="_M/NCRF9XCFG3_IDM">NCRF9XCFG3_IDM</dfn>		0x80	/*	ID Message Res Check	*/</u></td></tr>
<tr><th id="177">177</th><td><u>#define  <dfn class="macro" id="_M/NCRF9XCFG3_QTE" data-ref="_M/NCRF9XCFG3_QTE">NCRF9XCFG3_QTE</dfn>		0x40	/*	Queue Tag Enable	*/</u></td></tr>
<tr><th id="178">178</th><td><u>#define  <dfn class="macro" id="_M/NCRF9XCFG3_CDB" data-ref="_M/NCRF9XCFG3_CDB">NCRF9XCFG3_CDB</dfn>		0x20	/*	CDB 10-bytes OK		*/</u></td></tr>
<tr><th id="179">179</th><td><u>#define  <dfn class="macro" id="_M/NCRF9XCFG3_FSCSI" data-ref="_M/NCRF9XCFG3_FSCSI">NCRF9XCFG3_FSCSI</dfn>	0x10	/*	Fast SCSI		*/</u></td></tr>
<tr><th id="180">180</th><td><u>#define  <dfn class="macro" id="_M/NCRF9XCFG3_FCLK" data-ref="_M/NCRF9XCFG3_FCLK">NCRF9XCFG3_FCLK</dfn>	0x08	/*	Fast Clock (&gt;25MHz)	*/</u></td></tr>
<tr><th id="181">181</th><td><u>#define  <dfn class="macro" id="_M/NCRF9XCFG3_SRESB" data-ref="_M/NCRF9XCFG3_SRESB">NCRF9XCFG3_SRESB</dfn>	0x04	/*	Save Residual Byte	*/</u></td></tr>
<tr><th id="182">182</th><td><u>#define  <dfn class="macro" id="_M/NCRF9XCFG3_ADMA" data-ref="_M/NCRF9XCFG3_ADMA">NCRF9XCFG3_ADMA</dfn>	0x02	/*	Alternate DMA Mode	*/</u></td></tr>
<tr><th id="183">183</th><td><u>#define  <dfn class="macro" id="_M/NCRF9XCFG3_T8M" data-ref="_M/NCRF9XCFG3_T8M">NCRF9XCFG3_T8M</dfn>		0x01	/*	Threshold 8 Mode	*/</u></td></tr>
<tr><th id="184">184</th><td></td></tr>
<tr><th id="185">185</th><td><i>/* Config #3 on FAS366 */</i></td></tr>
<tr><th id="186">186</th><td><u>#define  <dfn class="macro" id="_M/NCRFASCFG3_OBAUTO" data-ref="_M/NCRFASCFG3_OBAUTO">NCRFASCFG3_OBAUTO</dfn>	0x80    /*	auto push odd-byte to DMA */</u></td></tr>
<tr><th id="187">187</th><td><u>#define  <dfn class="macro" id="_M/NCRFASCFG3_EWIDE" data-ref="_M/NCRFASCFG3_EWIDE">NCRFASCFG3_EWIDE</dfn>	0x40    /*	Enable Wide-SCSI     */</u></td></tr>
<tr><th id="188">188</th><td><u>#define  <dfn class="macro" id="_M/NCRFASCFG3_IDBIT3" data-ref="_M/NCRFASCFG3_IDBIT3">NCRFASCFG3_IDBIT3</dfn>	0x20	/*	Bit 3 of HME SCSI-ID */</u></td></tr>
<tr><th id="189">189</th><td><u>#define	 <dfn class="macro" id="_M/NCRFASCFG3_IDRESCHK" data-ref="_M/NCRFASCFG3_IDRESCHK">NCRFASCFG3_IDRESCHK</dfn>	0x10	/*	ID message checking */</u></td></tr>
<tr><th id="190">190</th><td><u>#define	 <dfn class="macro" id="_M/NCRFASCFG3_QUENB" data-ref="_M/NCRFASCFG3_QUENB">NCRFASCFG3_QUENB</dfn>	0x08	/*	3-byte msg support */</u></td></tr>
<tr><th id="191">191</th><td><u>#define	 <dfn class="macro" id="_M/NCRFASCFG3_CDB10" data-ref="_M/NCRFASCFG3_CDB10">NCRFASCFG3_CDB10</dfn>	0x04	/*	group 2 scsi-2 support */</u></td></tr>
<tr><th id="192">192</th><td><u>#define	 <dfn class="macro" id="_M/NCRFASCFG3_FASTSCSI" data-ref="_M/NCRFASCFG3_FASTSCSI">NCRFASCFG3_FASTSCSI</dfn>	0x02	/*	10 MB/S fast scsi mode */</u></td></tr>
<tr><th id="193">193</th><td><u>#define	 <dfn class="macro" id="_M/NCRFASCFG3_FASTCLK" data-ref="_M/NCRFASCFG3_FASTCLK">NCRFASCFG3_FASTCLK</dfn>	0x01	/*	fast clock mode */</u></td></tr>
<tr><th id="194">194</th><td></td></tr>
<tr><th id="195">195</th><td><i>/* Config #4 only on ESP406/FAS408 */</i></td></tr>
<tr><th id="196">196</th><td><u>#define	<dfn class="macro" id="_M/NCR_CFG4" data-ref="_M/NCR_CFG4">NCR_CFG4</dfn>	0x0d		/* RW - Configuration #4	*/</u></td></tr>
<tr><th id="197">197</th><td><u>#define	 <dfn class="macro" id="_M/NCRCFG4_CRS1" data-ref="_M/NCRCFG4_CRS1">NCRCFG4_CRS1</dfn>	0x80		/*	Select register set #1	*/</u></td></tr>
<tr><th id="198">198</th><td><u>#define	 <dfn class="macro" id="_M/NCRCFG4_RSVD" data-ref="_M/NCRCFG4_RSVD">NCRCFG4_RSVD</dfn>	0x7b		/*	reserved		*/</u></td></tr>
<tr><th id="199">199</th><td><u>#define	 <dfn class="macro" id="_M/NCRCFG4_ACTNEG" data-ref="_M/NCRCFG4_ACTNEG">NCRCFG4_ACTNEG</dfn>	0x04		/*	Active negation		*/</u></td></tr>
<tr><th id="200">200</th><td></td></tr>
<tr><th id="201">201</th><td><i>/*</i></td></tr>
<tr><th id="202">202</th><td><i>   The following registers are only on the ESP406/FAS408.  The</i></td></tr>
<tr><th id="203">203</th><td><i>   documentation refers to them as "Control Register Set #1".</i></td></tr>
<tr><th id="204">204</th><td><i>   These are the registers that are visible when bit 7 of</i></td></tr>
<tr><th id="205">205</th><td><i>   register 0x0d is set.  This bit is common to both register sets.</i></td></tr>
<tr><th id="206">206</th><td><i>*/</i></td></tr>
<tr><th id="207">207</th><td></td></tr>
<tr><th id="208">208</th><td><u>#define	<dfn class="macro" id="_M/NCR_JMP" data-ref="_M/NCR_JMP">NCR_JMP</dfn>		0x00		/* RO - Jumper Sense Register	*/</u></td></tr>
<tr><th id="209">209</th><td><u>#define  <dfn class="macro" id="_M/NCRJMP_RSVD" data-ref="_M/NCRJMP_RSVD">NCRJMP_RSVD</dfn>	0xc0		/*	reserved		*/</u></td></tr>
<tr><th id="210">210</th><td><u>#define  <dfn class="macro" id="_M/NCRJMP_ROMSZ" data-ref="_M/NCRJMP_ROMSZ">NCRJMP_ROMSZ</dfn>	0x20		/*	ROM Size 1=16K, 0=32K	*/</u></td></tr>
<tr><th id="211">211</th><td><u>#define	 <dfn class="macro" id="_M/NCRJMP_J4" data-ref="_M/NCRJMP_J4">NCRJMP_J4</dfn>	0x10		/*	Jumper #4		*/</u></td></tr>
<tr><th id="212">212</th><td><u>#define	 <dfn class="macro" id="_M/NCRJMP_J3" data-ref="_M/NCRJMP_J3">NCRJMP_J3</dfn>	0x08		/*	Jumper #3		*/</u></td></tr>
<tr><th id="213">213</th><td><u>#define	 <dfn class="macro" id="_M/NCRJMP_J2" data-ref="_M/NCRJMP_J2">NCRJMP_J2</dfn>	0x04		/*	Jumper #2		*/</u></td></tr>
<tr><th id="214">214</th><td><u>#define	 <dfn class="macro" id="_M/NCRJMP_J1" data-ref="_M/NCRJMP_J1">NCRJMP_J1</dfn>	0x02		/*	Jumper #1		*/</u></td></tr>
<tr><th id="215">215</th><td><u>#define	 <dfn class="macro" id="_M/NCRJMP_J0" data-ref="_M/NCRJMP_J0">NCRJMP_J0</dfn>	0x01		/*	Jumper #0		*/</u></td></tr>
<tr><th id="216">216</th><td></td></tr>
<tr><th id="217">217</th><td><u>#define	<dfn class="macro" id="_M/NCR_PIOFIFO" data-ref="_M/NCR_PIOFIFO">NCR_PIOFIFO</dfn>	0x04		/* WO - PIO FIFO, 4 bytes deep	*/</u></td></tr>
<tr><th id="218">218</th><td></td></tr>
<tr><th id="219">219</th><td><u>#define <dfn class="macro" id="_M/NCR_PSTAT" data-ref="_M/NCR_PSTAT">NCR_PSTAT</dfn>	0x08		/* RW - PIO Status Register	*/</u></td></tr>
<tr><th id="220">220</th><td><u>#define  <dfn class="macro" id="_M/NCRPSTAT_PERR" data-ref="_M/NCRPSTAT_PERR">NCRPSTAT_PERR</dfn>	0x80		/*	PIO Error		*/</u></td></tr>
<tr><th id="221">221</th><td><u>#define  <dfn class="macro" id="_M/NCRPSTAT_SIRQ" data-ref="_M/NCRPSTAT_SIRQ">NCRPSTAT_SIRQ</dfn>	0x40		/*	Active High of SCSI IRQ */</u></td></tr>
<tr><th id="222">222</th><td><u>#define  <dfn class="macro" id="_M/NCRPSTAT_ATAI" data-ref="_M/NCRPSTAT_ATAI">NCRPSTAT_ATAI</dfn>	0x20		/*	ATA IRQ			*/</u></td></tr>
<tr><th id="223">223</th><td><u>#define  <dfn class="macro" id="_M/NCRPSTAT_FEMPT" data-ref="_M/NCRPSTAT_FEMPT">NCRPSTAT_FEMPT</dfn>	0x10		/*	PIO FIFO Empty		*/</u></td></tr>
<tr><th id="224">224</th><td><u>#define  <dfn class="macro" id="_M/NCRPSTAT_F13" data-ref="_M/NCRPSTAT_F13">NCRPSTAT_F13</dfn>	0x08		/*	PIO FIFO 1/3		*/</u></td></tr>
<tr><th id="225">225</th><td><u>#define  <dfn class="macro" id="_M/NCRPSTAT_F23" data-ref="_M/NCRPSTAT_F23">NCRPSTAT_F23</dfn>	0x04		/*	PIO FIFO 2/3		*/</u></td></tr>
<tr><th id="226">226</th><td><u>#define  <dfn class="macro" id="_M/NCRPSTAT_FFULL" data-ref="_M/NCRPSTAT_FFULL">NCRPSTAT_FFULL</dfn>	0x02		/*	PIO FIFO Full		*/</u></td></tr>
<tr><th id="227">227</th><td><u>#define  <dfn class="macro" id="_M/NCRPSTAT_PIOM" data-ref="_M/NCRPSTAT_PIOM">NCRPSTAT_PIOM</dfn>	0x01		/*	PIO/DMA Mode		*/</u></td></tr>
<tr><th id="228">228</th><td></td></tr>
<tr><th id="229">229</th><td><u>#define <dfn class="macro" id="_M/NCR_PIOI" data-ref="_M/NCR_PIOI">NCR_PIOI</dfn>	0x0b		/* RW - PIO Interrupt Enable	*/</u></td></tr>
<tr><th id="230">230</th><td><u>#define	 <dfn class="macro" id="_M/NCRPIOI_RSVD" data-ref="_M/NCRPIOI_RSVD">NCRPIOI_RSVD</dfn>	0xe0		/*	reserved		*/</u></td></tr>
<tr><th id="231">231</th><td><u>#define	 <dfn class="macro" id="_M/NCRPIOI_EMPTY" data-ref="_M/NCRPIOI_EMPTY">NCRPIOI_EMPTY</dfn>	0x10		/*	IRQ When Empty		*/</u></td></tr>
<tr><th id="232">232</th><td><u>#define	 <dfn class="macro" id="_M/NCRPIOI_13" data-ref="_M/NCRPIOI_13">NCRPIOI_13</dfn>	0x08		/*	IRQ When 1/3		*/</u></td></tr>
<tr><th id="233">233</th><td><u>#define	 <dfn class="macro" id="_M/NCRPIOI_23" data-ref="_M/NCRPIOI_23">NCRPIOI_23</dfn>	0x04		/*	IRQ When 2/3		*/</u></td></tr>
<tr><th id="234">234</th><td><u>#define	 <dfn class="macro" id="_M/NCRPIOI_FULL" data-ref="_M/NCRPIOI_FULL">NCRPIOI_FULL</dfn>	0x02		/*	IRQ When Full		*/</u></td></tr>
<tr><th id="235">235</th><td><u>#define	 <dfn class="macro" id="_M/NCRPIOI_FINV" data-ref="_M/NCRPIOI_FINV">NCRPIOI_FINV</dfn>	0x01		/*	Flag Invert		*/</u></td></tr>
<tr><th id="236">236</th><td></td></tr>
<tr><th id="237">237</th><td><u>#define	<dfn class="macro" id="_M/NCR_CFG5" data-ref="_M/NCR_CFG5">NCR_CFG5</dfn>	0x0d		/* RW - Configuration #5	*/</u></td></tr>
<tr><th id="238">238</th><td><u>#define	 <dfn class="macro" id="_M/NCRCFG5_CRS1" data-ref="_M/NCRCFG5_CRS1">NCRCFG5_CRS1</dfn>	0x80		/*	Select Register Set #1	*/</u></td></tr>
<tr><th id="239">239</th><td><u>#define	 <dfn class="macro" id="_M/NCRCFG5_SRAM" data-ref="_M/NCRCFG5_SRAM">NCRCFG5_SRAM</dfn>	0x40		/*	SRAM Memory Map		*/</u></td></tr>
<tr><th id="240">240</th><td><u>#define  <dfn class="macro" id="_M/NCRCFG5_AADDR" data-ref="_M/NCRCFG5_AADDR">NCRCFG5_AADDR</dfn>	0x20		/*	Auto Address		*/</u></td></tr>
<tr><th id="241">241</th><td><u>#define  <dfn class="macro" id="_M/NCRCFG5_PTRINC" data-ref="_M/NCRCFG5_PTRINC">NCRCFG5_PTRINC</dfn>	0x10		/*	Pointer Increment	*/</u></td></tr>
<tr><th id="242">242</th><td><u>#define  <dfn class="macro" id="_M/NCRCFG5_LOWPWR" data-ref="_M/NCRCFG5_LOWPWR">NCRCFG5_LOWPWR</dfn>	0x08		/*	Low Power Mode		*/</u></td></tr>
<tr><th id="243">243</th><td><u>#define  <dfn class="macro" id="_M/NCRCFG5_SINT" data-ref="_M/NCRCFG5_SINT">NCRCFG5_SINT</dfn>	0x04		/*	SCSI Interrupt Enable	*/</u></td></tr>
<tr><th id="244">244</th><td><u>#define  <dfn class="macro" id="_M/NCRCFG5_INTP" data-ref="_M/NCRCFG5_INTP">NCRCFG5_INTP</dfn>	0x02		/*	INT Polarity		*/</u></td></tr>
<tr><th id="245">245</th><td><u>#define  <dfn class="macro" id="_M/NCRCFG5_AINT" data-ref="_M/NCRCFG5_AINT">NCRCFG5_AINT</dfn>	0x01		/*	ATA Interrupt Enable	*/</u></td></tr>
<tr><th id="246">246</th><td></td></tr>
<tr><th id="247">247</th><td><u>#define	<dfn class="macro" id="_M/NCR_SIGNTR" data-ref="_M/NCR_SIGNTR">NCR_SIGNTR</dfn>	0x0e		/* RO - Signature		*/</u></td></tr>
<tr><th id="248">248</th><td></td></tr>
<tr><th id="249">249</th><td><i>/* Am53c974 Config #3 */</i></td></tr>
<tr><th id="250">250</th><td><u>#define	<dfn class="macro" id="_M/NCR_AMDCFG3" data-ref="_M/NCR_AMDCFG3">NCR_AMDCFG3</dfn>		0x0c	/* RW - Configuration #3	*/</u></td></tr>
<tr><th id="251">251</th><td><u>#define	 <dfn class="macro" id="_M/NCRAMDCFG3_IDM" data-ref="_M/NCRAMDCFG3_IDM">NCRAMDCFG3_IDM</dfn>		0x80	/*	ID Message Res Check	*/</u></td></tr>
<tr><th id="252">252</th><td><u>#define	 <dfn class="macro" id="_M/NCRAMDCFG3_QTE" data-ref="_M/NCRAMDCFG3_QTE">NCRAMDCFG3_QTE</dfn>		0x40	/*	Queue Tag Enable	*/</u></td></tr>
<tr><th id="253">253</th><td><u>#define	 <dfn class="macro" id="_M/NCRAMDCFG3_CDB" data-ref="_M/NCRAMDCFG3_CDB">NCRAMDCFG3_CDB</dfn>		0x20	/*	CDB 10-bytes OK		*/</u></td></tr>
<tr><th id="254">254</th><td><u>#define	 <dfn class="macro" id="_M/NCRAMDCFG3_FSCSI" data-ref="_M/NCRAMDCFG3_FSCSI">NCRAMDCFG3_FSCSI</dfn>	0x10	/*	Fast SCSI		*/</u></td></tr>
<tr><th id="255">255</th><td><u>#define	 <dfn class="macro" id="_M/NCRAMDCFG3_FCLK" data-ref="_M/NCRAMDCFG3_FCLK">NCRAMDCFG3_FCLK</dfn>	0x08	/*	Fast Clock (40MHz)	*/</u></td></tr>
<tr><th id="256">256</th><td><u>#define	 <dfn class="macro" id="_M/NCRAMDCFG3_RSVD" data-ref="_M/NCRAMDCFG3_RSVD">NCRAMDCFG3_RSVD</dfn>	0x07	/*	Reserved		*/</u></td></tr>
<tr><th id="257">257</th><td></td></tr>
<tr><th id="258">258</th><td><i>/* Am53c974 Config #4 */</i></td></tr>
<tr><th id="259">259</th><td><u>#define	<dfn class="macro" id="_M/NCR_AMDCFG4" data-ref="_M/NCR_AMDCFG4">NCR_AMDCFG4</dfn>		0x0d	/* RW - Configuration #4	*/</u></td></tr>
<tr><th id="260">260</th><td><u>#define	 <dfn class="macro" id="_M/NCRAMDCFG4_GE" data-ref="_M/NCRAMDCFG4_GE">NCRAMDCFG4_GE</dfn>		0xc0	/*	Glitch Eater		*/</u></td></tr>
<tr><th id="261">261</th><td><u>#define	 <dfn class="macro" id="_M/NCRAMDCFG4_GE12NS" data-ref="_M/NCRAMDCFG4_GE12NS">NCRAMDCFG4_GE12NS</dfn>	0x00	/*	Signal window 12ns	*/</u></td></tr>
<tr><th id="262">262</th><td><u>#define	 <dfn class="macro" id="_M/NCRAMDCFG4_GE25NS" data-ref="_M/NCRAMDCFG4_GE25NS">NCRAMDCFG4_GE25NS</dfn>	0x80	/*	Signal window 25ns	*/</u></td></tr>
<tr><th id="263">263</th><td><u>#define	 <dfn class="macro" id="_M/NCRAMDCFG4_GE35NS" data-ref="_M/NCRAMDCFG4_GE35NS">NCRAMDCFG4_GE35NS</dfn>	0x40	/*	Signal window 35ns	*/</u></td></tr>
<tr><th id="264">264</th><td><u>#define	 <dfn class="macro" id="_M/NCRAMDCFG4_GE0NS" data-ref="_M/NCRAMDCFG4_GE0NS">NCRAMDCFG4_GE0NS</dfn>	0xc0	/*	Signal window 0ns	*/</u></td></tr>
<tr><th id="265">265</th><td><u>#define	 <dfn class="macro" id="_M/NCRAMDCFG4_PWD" data-ref="_M/NCRAMDCFG4_PWD">NCRAMDCFG4_PWD</dfn>		0x20	/*	Reduced power feature	*/</u></td></tr>
<tr><th id="266">266</th><td><u>#define	 <dfn class="macro" id="_M/NCRAMDCFG4_RSVD" data-ref="_M/NCRAMDCFG4_RSVD">NCRAMDCFG4_RSVD</dfn>	0x13	/*	Reserved		*/</u></td></tr>
<tr><th id="267">267</th><td><u>#define	 <dfn class="macro" id="_M/NCRAMDCFG4_RAE" data-ref="_M/NCRAMDCFG4_RAE">NCRAMDCFG4_RAE</dfn>		0x08	/*	Active neg. REQ/ACK	*/</u></td></tr>
<tr><th id="268">268</th><td><u>#define	 <dfn class="macro" id="_M/NCRAMDCFG4_RADE" data-ref="_M/NCRAMDCFG4_RADE">NCRAMDCFG4_RADE</dfn>	0x04	/*	Active neg. REQ/ACK/DAT	*/</u></td></tr>
<tr><th id="269">269</th><td></td></tr>
<tr><th id="270">270</th><td><i>/*</i></td></tr>
<tr><th id="271">271</th><td><i> * FAS366</i></td></tr>
<tr><th id="272">272</th><td><i> */</i></td></tr>
<tr><th id="273">273</th><td><u>#define <dfn class="macro" id="_M/NCR_RCL" data-ref="_M/NCR_RCL">NCR_RCL</dfn>		NCR_TCH	/* Recommand counter low */</u></td></tr>
<tr><th id="274">274</th><td><u>#define <dfn class="macro" id="_M/NCR_RCH" data-ref="_M/NCR_RCH">NCR_RCH</dfn>		0xf	/* Recommand counter high */</u></td></tr>
<tr><th id="275">275</th><td><u>#define <dfn class="macro" id="_M/NCR_UID" data-ref="_M/NCR_UID">NCR_UID</dfn>		NCR_RCL	/* fas366 part-uniq id */</u></td></tr>
<tr><th id="276">276</th><td></td></tr>
<tr><th id="277">277</th><td></td></tr>
<tr><th id="278">278</th><td><i>/* status register #2 definitions (read	only) */</i></td></tr>
<tr><th id="279">279</th><td><u>#define <dfn class="macro" id="_M/NCR_STAT2" data-ref="_M/NCR_STAT2">NCR_STAT2</dfn>	NCR_CCF</u></td></tr>
<tr><th id="280">280</th><td><u>#define	<dfn class="macro" id="_M/NCRFAS_STAT2_SEQCNT" data-ref="_M/NCRFAS_STAT2_SEQCNT">NCRFAS_STAT2_SEQCNT</dfn>   0x01	   /* Sequence counter bit 7-3 enabled */</u></td></tr>
<tr><th id="281">281</th><td><u>#define	<dfn class="macro" id="_M/NCRFAS_STAT2_FLATCHED" data-ref="_M/NCRFAS_STAT2_FLATCHED">NCRFAS_STAT2_FLATCHED</dfn> 0x02	   /* FIFO flags register latched */</u></td></tr>
<tr><th id="282">282</th><td><u>#define	<dfn class="macro" id="_M/NCRFAS_STAT2_CLATCHED" data-ref="_M/NCRFAS_STAT2_CLATCHED">NCRFAS_STAT2_CLATCHED</dfn> 0x04	   /* Xfer cntr	&amp; recommand ctr	latched */</u></td></tr>
<tr><th id="283">283</th><td><u>#define	<dfn class="macro" id="_M/NCRFAS_STAT2_CACTIVE" data-ref="_M/NCRFAS_STAT2_CACTIVE">NCRFAS_STAT2_CACTIVE</dfn>  0x08	   /* Command register is active */</u></td></tr>
<tr><th id="284">284</th><td><u>#define	<dfn class="macro" id="_M/NCRFAS_STAT2_SCSI16" data-ref="_M/NCRFAS_STAT2_SCSI16">NCRFAS_STAT2_SCSI16</dfn>   0x10	   /* SCSI interface is	wide */</u></td></tr>
<tr><th id="285">285</th><td><u>#define	<dfn class="macro" id="_M/NCRFAS_STAT2_ISHUTTLE" data-ref="_M/NCRFAS_STAT2_ISHUTTLE">NCRFAS_STAT2_ISHUTTLE</dfn> 0x20	   /* FIFO Top register	contains 1 byte */</u></td></tr>
<tr><th id="286">286</th><td><u>#define	<dfn class="macro" id="_M/NCRFAS_STAT2_OSHUTTLE" data-ref="_M/NCRFAS_STAT2_OSHUTTLE">NCRFAS_STAT2_OSHUTTLE</dfn> 0x40	   /* next byte	from FIFO is MSB */</u></td></tr>
<tr><th id="287">287</th><td><u>#define	<dfn class="macro" id="_M/NCRFAS_STAT2_EMPTY" data-ref="_M/NCRFAS_STAT2_EMPTY">NCRFAS_STAT2_EMPTY</dfn>    0x80	   /* FIFO is empty */</u></td></tr>
<tr><th id="288">288</th><td></td></tr>
<tr><th id="289">289</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='ncr53c9x.c.html'>netbsd/sys/dev/ic/ncr53c9x.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
