

Microchip MPLAB XC8 Assembler V2.45 build 20230818022343 
                                                                                               Sat Sep 30 14:17:41 2023

Microchip MPLAB XC8 C Compiler v2.45 (Free license) build 20230818022343 Og1 
     1                           	processor	18F4620
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	smallconst,global,reloc=2,class=SMALLCONST,delta=1,noexec
     9                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    10                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    11                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    12                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    13   000000                     
    14                           ; Version 2.20
    15                           ; Generated 12/02/2020 GMT
    16                           ; 
    17                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    18                           ; All rights reserved.
    19                           ; 
    20                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    21                           ; 
    22                           ; Redistribution and use in source and binary forms, with or without modification, are
    23                           ; permitted provided that the following conditions are met:
    24                           ; 
    25                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    26                           ;        conditions and the following disclaimer.
    27                           ; 
    28                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    29                           ;        of conditions and the following disclaimer in the documentation and/or other
    30                           ;        materials provided with the distribution.
    31                           ; 
    32                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    33                           ;        software without specific prior written permission.
    34                           ; 
    35                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    36                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    37                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    38                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    39                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    40                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    41                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    42                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    43                           ; 
    44                           ; 
    45                           ; Code-generator required, PIC18F4620 Definitions
    46                           ; 
    47                           ; SFR Addresses
    48   000000                     
    49                           ; #config settings
    50                           
    51                           	psect	cinit
    52   001002                     __pcinit:
    53                           	callstack 0
    54   001002                     start_initialization:
    55                           	callstack 0
    56   001002                     __initialization:
    57                           	callstack 0
    58   001002                     end_of_initialization:
    59                           	callstack 0
    60   001002                     __end_of__initialization:
    61                           	callstack 0
    62   001002  0100               	movlb	0
    63   001004  EF04  F008         	goto	_main	;jump to C main() function
    64                           
    65                           	psect	cstackCOMRAM
    66   000000                     __pcstackCOMRAM:
    67                           	callstack 0
    68   000000                     
    69                           ; 2 bytes @ 0x0
    70 ;;
    71 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
    72 ;;
    73 ;; *************** function _main *****************
    74 ;; Defined at:
    75 ;;		line 14 in file "application.c"
    76 ;; Parameters:    Size  Location     Type
    77 ;;		None
    78 ;; Auto vars:     Size  Location     Type
    79 ;;		None
    80 ;; Return value:  Size  Location     Type
    81 ;;                  2    4[None  ] int 
    82 ;; Registers used:
    83 ;;		None
    84 ;; Tracked objects:
    85 ;;		On entry : 0/0
    86 ;;		On exit  : 0/0
    87 ;;		Unchanged: 0/0
    88 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
    89 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
    90 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
    91 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
    92 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
    93 ;;Total ram usage:        0 bytes
    94 ;; This function calls:
    95 ;;		Nothing
    96 ;; This function is called by:
    97 ;;		Startup code after reset
    98 ;; This function uses a non-reentrant model
    99 ;;
   100                           
   101                           	psect	text0
   102   001008                     __ptext0:
   103                           	callstack 0
   104   001008                     _main:
   105                           	callstack 31
   106   001008  EF00  F000         	goto	start
   107   00100C                     __end_of_main:
   108                           	callstack 0
   109                           
   110                           	psect	smallconst
   111   001000                     __psmallconst:
   112                           	callstack 0
   113   001000  00                 	db	0
   114   001001  00                 	db	0	; dummy byte at the end
   115   000000                     
   116                           	psect	rparam
   117   000000                     
   118                           	psect	idloc
   119                           
   120                           ;Config register IDLOC0 @ 0x200000
   121                           ;	unspecified, using default values
   122   200000                     	org	2097152
   123   200000  FF                 	db	255
   124                           
   125                           ;Config register IDLOC1 @ 0x200001
   126                           ;	unspecified, using default values
   127   200001                     	org	2097153
   128   200001  FF                 	db	255
   129                           
   130                           ;Config register IDLOC2 @ 0x200002
   131                           ;	unspecified, using default values
   132   200002                     	org	2097154
   133   200002  FF                 	db	255
   134                           
   135                           ;Config register IDLOC3 @ 0x200003
   136                           ;	unspecified, using default values
   137   200003                     	org	2097155
   138   200003  FF                 	db	255
   139                           
   140                           ;Config register IDLOC4 @ 0x200004
   141                           ;	unspecified, using default values
   142   200004                     	org	2097156
   143   200004  FF                 	db	255
   144                           
   145                           ;Config register IDLOC5 @ 0x200005
   146                           ;	unspecified, using default values
   147   200005                     	org	2097157
   148   200005  FF                 	db	255
   149                           
   150                           ;Config register IDLOC6 @ 0x200006
   151                           ;	unspecified, using default values
   152   200006                     	org	2097158
   153   200006  FF                 	db	255
   154                           
   155                           ;Config register IDLOC7 @ 0x200007
   156                           ;	unspecified, using default values
   157   200007                     	org	2097159
   158   200007  FF                 	db	255
   159                           
   160                           	psect	config
   161                           
   162                           ; Padding undefined space
   163   300000                     	org	3145728
   164   300000  FF                 	db	255
   165                           
   166                           ;Config register CONFIG1H @ 0x300001
   167                           ;	unspecified, using default values
   168                           ;	Oscillator Selection bits
   169                           ;	OSC = 0x7, unprogrammed default
   170                           ;	Fail-Safe Clock Monitor Enable bit
   171                           ;	FCMEN = 0x0, unprogrammed default
   172                           ;	Internal/External Oscillator Switchover bit
   173                           ;	IESO = 0x0, unprogrammed default
   174   300001                     	org	3145729
   175   300001  07                 	db	7
   176                           
   177                           ;Config register CONFIG2L @ 0x300002
   178                           ;	unspecified, using default values
   179                           ;	Power-up Timer Enable bit
   180                           ;	PWRT = 0x1, unprogrammed default
   181                           ;	Brown-out Reset Enable bits
   182                           ;	BOREN = 0x3, unprogrammed default
   183                           ;	Brown Out Reset Voltage bits
   184                           ;	BORV = 0x3, unprogrammed default
   185   300002                     	org	3145730
   186   300002  1F                 	db	31
   187                           
   188                           ;Config register CONFIG2H @ 0x300003
   189                           ;	unspecified, using default values
   190                           ;	Watchdog Timer Enable bit
   191                           ;	WDT = 0x1, unprogrammed default
   192                           ;	Watchdog Timer Postscale Select bits
   193                           ;	WDTPS = 0xF, unprogrammed default
   194   300003                     	org	3145731
   195   300003  1F                 	db	31
   196                           
   197                           ; Padding undefined space
   198   300004                     	org	3145732
   199   300004  FF                 	db	255
   200                           
   201                           ;Config register CONFIG3H @ 0x300005
   202                           ;	unspecified, using default values
   203                           ;	CCP2 MUX bit
   204                           ;	CCP2MX = 0x1, unprogrammed default
   205                           ;	PORTB A/D Enable bit
   206                           ;	PBADEN = 0x1, unprogrammed default
   207                           ;	Low-Power Timer1 Oscillator Enable bit
   208                           ;	LPT1OSC = 0x0, unprogrammed default
   209                           ;	MCLR Pin Enable bit
   210                           ;	MCLRE = 0x1, unprogrammed default
   211   300005                     	org	3145733
   212   300005  83                 	db	131
   213                           
   214                           ;Config register CONFIG4L @ 0x300006
   215                           ;	unspecified, using default values
   216                           ;	Stack Full/Underflow Reset Enable bit
   217                           ;	STVREN = 0x1, unprogrammed default
   218                           ;	Single-Supply ICSP Enable bit
   219                           ;	LVP = 0x1, unprogrammed default
   220                           ;	Extended Instruction Set Enable bit
   221                           ;	XINST = 0x0, unprogrammed default
   222                           ;	Background Debugger Enable bit
   223                           ;	DEBUG = 0x1, unprogrammed default
   224   300006                     	org	3145734
   225   300006  85                 	db	133
   226                           
   227                           ; Padding undefined space
   228   300007                     	org	3145735
   229   300007  FF                 	db	255
   230                           
   231                           ;Config register CONFIG5L @ 0x300008
   232                           ;	unspecified, using default values
   233                           ;	Code Protection bit
   234                           ;	CP0 = 0x1, unprogrammed default
   235                           ;	Code Protection bit
   236                           ;	CP1 = 0x1, unprogrammed default
   237                           ;	Code Protection bit
   238                           ;	CP2 = 0x1, unprogrammed default
   239                           ;	Code Protection bit
   240                           ;	CP3 = 0x1, unprogrammed default
   241   300008                     	org	3145736
   242   300008  0F                 	db	15
   243                           
   244                           ;Config register CONFIG5H @ 0x300009
   245                           ;	unspecified, using default values
   246                           ;	Boot Block Code Protection bit
   247                           ;	CPB = 0x1, unprogrammed default
   248                           ;	Data EEPROM Code Protection bit
   249                           ;	CPD = 0x1, unprogrammed default
   250   300009                     	org	3145737
   251   300009  C0                 	db	192
   252                           
   253                           ;Config register CONFIG6L @ 0x30000A
   254                           ;	unspecified, using default values
   255                           ;	Write Protection bit
   256                           ;	WRT0 = 0x1, unprogrammed default
   257                           ;	Write Protection bit
   258                           ;	WRT1 = 0x1, unprogrammed default
   259                           ;	Write Protection bit
   260                           ;	WRT2 = 0x1, unprogrammed default
   261                           ;	Write Protection bit
   262                           ;	WRT3 = 0x1, unprogrammed default
   263   30000A                     	org	3145738
   264   30000A  0F                 	db	15
   265                           
   266                           ;Config register CONFIG6H @ 0x30000B
   267                           ;	unspecified, using default values
   268                           ;	Configuration Register Write Protection bit
   269                           ;	WRTC = 0x1, unprogrammed default
   270                           ;	Boot Block Write Protection bit
   271                           ;	WRTB = 0x1, unprogrammed default
   272                           ;	Data EEPROM Write Protection bit
   273                           ;	WRTD = 0x1, unprogrammed default
   274   30000B                     	org	3145739
   275   30000B  E0                 	db	224
   276                           
   277                           ;Config register CONFIG7L @ 0x30000C
   278                           ;	unspecified, using default values
   279                           ;	Table Read Protection bit
   280                           ;	EBTR0 = 0x1, unprogrammed default
   281                           ;	Table Read Protection bit
   282                           ;	EBTR1 = 0x1, unprogrammed default
   283                           ;	Table Read Protection bit
   284                           ;	EBTR2 = 0x1, unprogrammed default
   285                           ;	Table Read Protection bit
   286                           ;	EBTR3 = 0x1, unprogrammed default
   287   30000C                     	org	3145740
   288   30000C  0F                 	db	15
   289                           
   290                           ;Config register CONFIG7H @ 0x30000D
   291                           ;	unspecified, using default values
   292                           ;	Boot Block Table Read Protection bit
   293                           ;	EBTRB = 0x1, unprogrammed default
   294   30000D                     	org	3145741
   295   30000D  40                 	db	64
   296                           tosu	equ	0xFFF
   297                           tosh	equ	0xFFE
   298                           tosl	equ	0xFFD
   299                           stkptr	equ	0xFFC
   300                           pclatu	equ	0xFFB
   301                           pclath	equ	0xFFA
   302                           pcl	equ	0xFF9
   303                           tblptru	equ	0xFF8
   304                           tblptrh	equ	0xFF7
   305                           tblptrl	equ	0xFF6
   306                           tablat	equ	0xFF5
   307                           prodh	equ	0xFF4
   308                           prodl	equ	0xFF3
   309                           indf0	equ	0xFEF
   310                           postinc0	equ	0xFEE
   311                           postdec0	equ	0xFED
   312                           preinc0	equ	0xFEC
   313                           plusw0	equ	0xFEB
   314                           fsr0h	equ	0xFEA
   315                           fsr0l	equ	0xFE9
   316                           wreg	equ	0xFE8
   317                           indf1	equ	0xFE7
   318                           postinc1	equ	0xFE6
   319                           postdec1	equ	0xFE5
   320                           preinc1	equ	0xFE4
   321                           plusw1	equ	0xFE3
   322                           fsr1h	equ	0xFE2
   323                           fsr1l	equ	0xFE1
   324                           bsr	equ	0xFE0
   325                           indf2	equ	0xFDF
   326                           postinc2	equ	0xFDE
   327                           postdec2	equ	0xFDD
   328                           preinc2	equ	0xFDC
   329                           plusw2	equ	0xFDB
   330                           fsr2h	equ	0xFDA
   331                           fsr2l	equ	0xFD9
   332                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM          127      0       0
    BANK0           128      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0
    BANK8           256      0       0
    BANK9           256      0       0
    BANK10          256      0       0
    BANK11          256      0       0
    BANK12          256      0       0
    BANK13          256      0       0
    BANK14          256      0       0
    BANK15          128      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Critical Paths under _main in BANK8

    None.

Critical Paths under _main in BANK9

    None.

Critical Paths under _main in BANK10

    None.

Critical Paths under _main in BANK11

    None.

Critical Paths under _main in BANK12

    None.

Critical Paths under _main in BANK13

    None.

Critical Paths under _main in BANK14

    None.

Critical Paths under _main in BANK15

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           7F      0       0       0        0.0%
EEDATA             400      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              7F      0       0       1        0.0%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            80      0       0       4        0.0%
BANK0               80      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
ABS                  0      0       0      12        0.0%
BITBANK4           100      0       0      13        0.0%
BANK4              100      0       0      14        0.0%
BITBANK5           100      0       0      15        0.0%
BANK5              100      0       0      16        0.0%
BITBANK6           100      0       0      17        0.0%
BANK6              100      0       0      18        0.0%
BITBANK7           100      0       0      19        0.0%
BANK7              100      0       0      20        0.0%
BITBANK8           100      0       0      21        0.0%
BANK8              100      0       0      22        0.0%
BITBANK9           100      0       0      23        0.0%
BANK9              100      0       0      24        0.0%
BITBANK10          100      0       0      25        0.0%
BANK10             100      0       0      26        0.0%
BITBANK11          100      0       0      27        0.0%
BANK11             100      0       0      28        0.0%
BITBANK12          100      0       0      29        0.0%
BANK12             100      0       0      30        0.0%
BITBANK13          100      0       0      31        0.0%
BANK13             100      0       0      32        0.0%
BITBANK14          100      0       0      33        0.0%
BANK14             100      0       0      34        0.0%
BITBANK15           80      0       0      35        0.0%
BANK15              80      0       0      36        0.0%
BITBIGSFR           80      0       0      37        0.0%
BIGRAM             F7F      0       0      38        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.45 build 20230818022343 
Symbol Table                                                                                   Sat Sep 30 14:17:41 2023

                      l5 1008                      l681 1008                     _main 1008  
                   start 0000             ___param_bank 0000                    ?_main 0000  
        __initialization 1002             __end_of_main 100C                   ??_main 0000  
          __activetblptr 0000                   isa$std 0001             __mediumconst 0000  
             __accesstop 0080  __end_of__initialization 1002            ___rparam_used 0001  
         __pcstackCOMRAM 0000                  __Hparam 0000                  __Lparam 0000  
           __psmallconst 1000                  __pcinit 1002                  __ramtop 1000  
                __ptext0 1008     end_of_initialization 1002      start_initialization 1002  
            __smallconst 1000                 __Hrparam 0000                 __Lrparam 0000  
               isa$xinst 0000  
