{
  "processor": "MIPS R4400",
  "manufacturer": "MIPS/SGI",
  "year": 1993,
  "schema_version": "1.0",
  "base_architecture": "mips_r4000",
  "base_timing_reference": "models/other/mips_r4000/timing/mips_r4000_timing.json",
  "timing_notes": "Enhanced R4000 with larger caches (16KB I+D), higher clock (250MHz), improved divide (14 vs 15 cycles effective); same 8-stage superpipeline",
  "source": "MIPS R4400 datasheet, SGI technical documentation",
  "instruction_count": 52,
  "instructions": [
    {"mnemonic": "ADD", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Add word"},
    {"mnemonic": "ADDU", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Add unsigned"},
    {"mnemonic": "ADDI", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "immediate", "flags_affected": "none", "notes": "Add immediate"},
    {"mnemonic": "DADD", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Doubleword add"},
    {"mnemonic": "SUB", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Subtract"},
    {"mnemonic": "SUBU", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Subtract unsigned"},
    {"mnemonic": "AND", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Logical AND"},
    {"mnemonic": "OR", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Logical OR"},
    {"mnemonic": "XOR", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Logical XOR"},
    {"mnemonic": "NOR", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Logical NOR"},
    {"mnemonic": "SLL", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Shift left logical"},
    {"mnemonic": "SRL", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Shift right logical"},
    {"mnemonic": "SRA", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Shift right arithmetic"},
    {"mnemonic": "SLT", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Set on less than"},
    {"mnemonic": "LUI", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "immediate", "flags_affected": "none", "notes": "Load upper immediate"},
    {"mnemonic": "LW", "bytes": 4, "cycles": 2, "category": "data_transfer", "addressing_mode": "base_offset", "flags_affected": "none", "notes": "Load word"},
    {"mnemonic": "LD", "bytes": 4, "cycles": 2, "category": "data_transfer", "addressing_mode": "base_offset", "flags_affected": "none", "notes": "Load doubleword"},
    {"mnemonic": "LB", "bytes": 4, "cycles": 2, "category": "data_transfer", "addressing_mode": "base_offset", "flags_affected": "none", "notes": "Load byte"},
    {"mnemonic": "LH", "bytes": 4, "cycles": 2, "category": "data_transfer", "addressing_mode": "base_offset", "flags_affected": "none", "notes": "Load halfword"},
    {"mnemonic": "SW", "bytes": 4, "cycles": 2, "category": "data_transfer", "addressing_mode": "base_offset", "flags_affected": "none", "notes": "Store word"},
    {"mnemonic": "SD", "bytes": 4, "cycles": 2, "category": "data_transfer", "addressing_mode": "base_offset", "flags_affected": "none", "notes": "Store doubleword"},
    {"mnemonic": "SB", "bytes": 4, "cycles": 2, "category": "data_transfer", "addressing_mode": "base_offset", "flags_affected": "none", "notes": "Store byte"},
    {"mnemonic": "SH", "bytes": 4, "cycles": 2, "category": "data_transfer", "addressing_mode": "base_offset", "flags_affected": "none", "notes": "Store halfword"},
    {"mnemonic": "LL", "bytes": 4, "cycles": 2, "category": "data_transfer", "addressing_mode": "base_offset", "flags_affected": "none", "notes": "Load linked"},
    {"mnemonic": "SC", "bytes": 4, "cycles": 2, "category": "data_transfer", "addressing_mode": "base_offset", "flags_affected": "none", "notes": "Store conditional"},
    {"mnemonic": "BEQ", "bytes": 4, "cycles": 3, "category": "control", "addressing_mode": "pc_relative", "flags_affected": "none", "notes": "Branch if equal"},
    {"mnemonic": "BNE", "bytes": 4, "cycles": 3, "category": "control", "addressing_mode": "pc_relative", "flags_affected": "none", "notes": "Branch if not equal"},
    {"mnemonic": "BGTZ", "bytes": 4, "cycles": 3, "category": "control", "addressing_mode": "pc_relative", "flags_affected": "none", "notes": "Branch if greater than zero"},
    {"mnemonic": "BLEZ", "bytes": 4, "cycles": 3, "category": "control", "addressing_mode": "pc_relative", "flags_affected": "none", "notes": "Branch if less or equal zero"},
    {"mnemonic": "J", "bytes": 4, "cycles": 3, "category": "control", "addressing_mode": "pseudo_direct", "flags_affected": "none", "notes": "Jump"},
    {"mnemonic": "JAL", "bytes": 4, "cycles": 3, "category": "control", "addressing_mode": "pseudo_direct", "flags_affected": "none", "notes": "Jump and link"},
    {"mnemonic": "JR", "bytes": 4, "cycles": 3, "category": "control", "addressing_mode": "register", "flags_affected": "none", "notes": "Jump register"},
    {"mnemonic": "JALR", "bytes": 4, "cycles": 3, "category": "control", "addressing_mode": "register", "flags_affected": "none", "notes": "Jump and link register"},
    {"mnemonic": "MULT", "bytes": 4, "cycles": 10, "category": "multiply", "addressing_mode": "register", "flags_affected": "none", "notes": "Multiply signed"},
    {"mnemonic": "MULTU", "bytes": 4, "cycles": 10, "category": "multiply", "addressing_mode": "register", "flags_affected": "none", "notes": "Multiply unsigned"},
    {"mnemonic": "DMULT", "bytes": 4, "cycles": 18, "category": "multiply", "addressing_mode": "register", "flags_affected": "none", "notes": "Doubleword multiply (improved vs R4000)"},
    {"mnemonic": "DIV", "bytes": 4, "cycles": 36, "category": "divide", "addressing_mode": "register", "flags_affected": "none", "notes": "Divide signed (improved vs R4000)"},
    {"mnemonic": "DIVU", "bytes": 4, "cycles": 36, "category": "divide", "addressing_mode": "register", "flags_affected": "none", "notes": "Divide unsigned"},
    {"mnemonic": "DDIV", "bytes": 4, "cycles": 68, "category": "divide", "addressing_mode": "register", "flags_affected": "none", "notes": "Doubleword divide"},
    {"mnemonic": "MFHI", "bytes": 4, "cycles": 1, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "none", "notes": "Move from HI"},
    {"mnemonic": "MFLO", "bytes": 4, "cycles": 1, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "none", "notes": "Move from LO"},
    {"mnemonic": "ADD.S", "bytes": 4, "cycles": 4, "category": "float", "addressing_mode": "register", "flags_affected": "none", "notes": "FP add single"},
    {"mnemonic": "ADD.D", "bytes": 4, "cycles": 4, "category": "float", "addressing_mode": "register", "flags_affected": "none", "notes": "FP add double"},
    {"mnemonic": "MUL.S", "bytes": 4, "cycles": 7, "category": "float", "addressing_mode": "register", "flags_affected": "none", "notes": "FP multiply single"},
    {"mnemonic": "MUL.D", "bytes": 4, "cycles": 8, "category": "float", "addressing_mode": "register", "flags_affected": "none", "notes": "FP multiply double"},
    {"mnemonic": "DIV.S", "bytes": 4, "cycles": 23, "category": "float", "addressing_mode": "register", "flags_affected": "none", "notes": "FP divide single"},
    {"mnemonic": "DIV.D", "bytes": 4, "cycles": 36, "category": "float", "addressing_mode": "register", "flags_affected": "none", "notes": "FP divide double"},
    {"mnemonic": "LWC1", "bytes": 4, "cycles": 2, "category": "data_transfer", "addressing_mode": "base_offset", "flags_affected": "none", "notes": "Load word to FP"},
    {"mnemonic": "SWC1", "bytes": 4, "cycles": 2, "category": "data_transfer", "addressing_mode": "base_offset", "flags_affected": "none", "notes": "Store word from FP"},
    {"mnemonic": "MTC0", "bytes": 4, "cycles": 2, "category": "special", "addressing_mode": "register", "flags_affected": "none", "notes": "Move to coprocessor 0"},
    {"mnemonic": "ERET", "bytes": 4, "cycles": 3, "category": "special", "addressing_mode": "implied", "flags_affected": "none", "notes": "Return from exception"},
    {"mnemonic": "NOP", "bytes": 4, "cycles": 1, "category": "nop", "addressing_mode": "implied", "flags_affected": "none", "notes": "No operation"}
  ]
}
