
---------- Begin Simulation Statistics ----------
final_tick                               109078761000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 150636                       # Simulator instruction rate (inst/s)
host_mem_usage                                 722112                       # Number of bytes of host memory used
host_op_rate                                   164403                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   663.85                       # Real time elapsed on the host
host_tick_rate                              164311376                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     109139393                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.109079                       # Number of seconds simulated
sim_ticks                                109078761000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     109139393                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.090788                       # CPI: cycles per instruction
system.cpu.discardedOps                        431013                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                         2421999                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.916769                       # IPC: instructions per cycle
system.cpu.numCycles                        109078761                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72222733     66.17%     66.17% # Class of committed instruction
system.cpu.op_class_0::IntMult                 547028      0.50%     66.68% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 231656      0.21%     66.89% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     66.89% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 148482      0.14%     67.02% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 115828      0.11%     67.13% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.13% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 42808      0.04%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           159857      0.15%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::MemRead               20932683     19.18%     86.50% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14738318     13.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109139393                       # Class of committed instruction
system.cpu.tickCycles                       106656762                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         5630                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         44438                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           15                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        46680                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          408                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        95794                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            410                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                19659085                       # Number of BP lookups
system.cpu.branchPred.condPredicted          15818747                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             88864                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8076120                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8062867                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.835899                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1050579                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                468                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          422617                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             287881                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           134736                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          993                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     35104858                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35104858                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35107957                       # number of overall hits
system.cpu.dcache.overall_hits::total        35107957                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        65572                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          65572                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        65602                       # number of overall misses
system.cpu.dcache.overall_misses::total         65602                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   5780427000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5780427000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   5780427000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5780427000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35170430                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35170430                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35173559                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35173559                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001864                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001864                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001865                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001865                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 88153.891905                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 88153.891905                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 88113.578854                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 88113.578854                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        45166                       # number of writebacks
system.cpu.dcache.writebacks::total             45166                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        17476                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        17476                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        17476                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        17476                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        48096                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        48096                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        48119                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        48119                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4471663000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4471663000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4473446000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4473446000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001368                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001368                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001368                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001368                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 92973.698436                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 92973.698436                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 92966.312683                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 92966.312683                       # average overall mshr miss latency
system.cpu.dcache.replacements                  46071                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     20892402                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20892402                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        11107                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         11107                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    331251000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    331251000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     20903509                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20903509                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000531                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000531                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 29823.624741                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 29823.624741                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          956                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          956                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10151                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10151                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    273532000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    273532000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000486                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000486                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 26946.310708                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 26946.310708                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14212456                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14212456                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        54465                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        54465                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   5449176000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5449176000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14266921                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14266921                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003818                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003818                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 100049.132470                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 100049.132470                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        16520                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        16520                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        37945                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        37945                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   4198131000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   4198131000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002660                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002660                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 110637.264462                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 110637.264462                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3099                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3099                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           30                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           30                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3129                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3129                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.009588                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.009588                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           23                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           23                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1783000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1783000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.007351                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.007351                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 77521.739130                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 77521.739130                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        85610                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        85610                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        85610                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        85610                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data        85610                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        85610                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        85610                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        85610                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 109078761000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2035.105764                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35327296                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             48119                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            734.165215                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2035.105764                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.993704                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.993704                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          223                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         1623                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          179                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         141427235                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        141427235                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 109078761000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 109078761000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 109078761000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            49124671                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           17532101                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          10086680                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     27002728                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         27002728                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     27002728                       # number of overall hits
system.cpu.icache.overall_hits::total        27002728                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          997                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            997                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          997                       # number of overall misses
system.cpu.icache.overall_misses::total           997                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     64034000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     64034000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     64034000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     64034000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     27003725                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     27003725                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     27003725                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     27003725                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000037                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000037                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 64226.680040                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 64226.680040                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 64226.680040                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 64226.680040                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          607                       # number of writebacks
system.cpu.icache.writebacks::total               607                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          997                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          997                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          997                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          997                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     62040000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     62040000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     62040000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     62040000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000037                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000037                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000037                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000037                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 62226.680040                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 62226.680040                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 62226.680040                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 62226.680040                       # average overall mshr miss latency
system.cpu.icache.replacements                    607                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     27002728                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        27002728                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          997                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           997                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     64034000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     64034000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     27003725                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     27003725                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 64226.680040                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 64226.680040                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          997                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          997                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     62040000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     62040000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000037                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000037                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 62226.680040                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 62226.680040                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 109078761000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           389.617325                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            27003725                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               997                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          27084.979940                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   389.617325                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.760971                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.760971                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          390                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          386                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.761719                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          54008447                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         54008447                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 109078761000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 109078761000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 109078761000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 109078761000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  109139393                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  491                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 9816                       # number of demand (read+write) hits
system.l2.demand_hits::total                    10307                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 491                       # number of overall hits
system.l2.overall_hits::.cpu.data                9816                       # number of overall hits
system.l2.overall_hits::total                   10307                       # number of overall hits
system.l2.demand_misses::.cpu.inst                506                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              38303                       # number of demand (read+write) misses
system.l2.demand_misses::total                  38809                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               506                       # number of overall misses
system.l2.overall_misses::.cpu.data             38303                       # number of overall misses
system.l2.overall_misses::total                 38809                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     48720000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   4122932000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4171652000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     48720000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   4122932000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4171652000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              997                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            48119                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                49116                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             997                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           48119                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               49116                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.507523                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.796006                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.790150                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.507523                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.796006                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.790150                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 96284.584980                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 107639.923766                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 107491.870442                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 96284.584980                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 107639.923766                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 107491.870442                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                5466                       # number of writebacks
system.l2.writebacks::total                      5466                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           506                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         38302                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             38808                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          506                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        38302                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            38808                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     38600000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3356805000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3395405000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     38600000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3356805000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3395405000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.507523                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.795985                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.790129                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.507523                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.795985                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.790129                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 76284.584980                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 87640.462639                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 87492.398475                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 76284.584980                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 87640.462639                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 87492.398475                       # average overall mshr miss latency
system.l2.replacements                           6040                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        45166                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            45166                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        45166                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        45166                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          603                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              603                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          603                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          603                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                 5                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     5                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           37940                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               37940                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   4084187000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4084187000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         37945                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             37945                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999868                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999868                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 107648.576700                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 107648.576700                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        37940                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          37940                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   3325387000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3325387000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999868                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999868                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 87648.576700                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87648.576700                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            491                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                491                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          506                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              506                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     48720000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     48720000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          997                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            997                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.507523                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.507523                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 96284.584980                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 96284.584980                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          506                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          506                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     38600000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     38600000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.507523                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.507523                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 76284.584980                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76284.584980                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          9811                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              9811                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          363                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             363                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     38745000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     38745000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        10174                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         10174                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.035679                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.035679                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 106735.537190                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 106735.537190                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          362                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          362                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     31418000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     31418000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.035581                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.035581                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 86790.055249                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 86790.055249                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 109078761000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 26122.097094                       # Cycle average of tags in use
system.l2.tags.total_refs                       95778                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     38808                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.467996                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       342.089417                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     25780.007677                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.010440                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.786743                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.797183                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1852                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        30705                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    805040                       # Number of tag accesses
system.l2.tags.data_accesses                   805040                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 109078761000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      5466.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       506.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     38301.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.032656558500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          302                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          302                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              111086                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               5147                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       38808                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       5466                       # Number of write requests accepted
system.mem_ctrls.readBursts                     38808                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     5466                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      1                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       8.42                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 38808                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 5466                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   38690                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     111                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          302                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     128.460265                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.198066                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1883.113061                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023          301     99.67%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::31744-32767            1      0.33%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           302                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          302                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.009934                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.009670                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.099337                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              299     99.01%     99.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                3      0.99%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           302                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                      64                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2483712                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               349824                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     22.77                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      3.21                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  109077179000                       # Total gap between requests
system.mem_ctrls.avgGap                    2463684.76                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        32384                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2451264                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       348096                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 296886.393859937612                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 22472422.472785513848                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 3191235.367992491461                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          506                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        38302                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         5466                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     12642000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1389921000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 876702801000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     24984.19                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     36288.47                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 160392023.60                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        32384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2451328                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2483712                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        32384                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        32384                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       349824                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       349824                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          506                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        38302                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          38808                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         5466                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          5466                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       296886                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     22473009                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         22769896                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       296886                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       296886                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks      3207077                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total         3207077                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks      3207077                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       296886                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     22473009                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        25976973                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                38807                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                5439                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2371                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2348                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2391                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2486                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2458                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2475                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2480                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2508                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2490                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2470                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2507                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2451                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2314                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2361                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2340                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2357                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          280                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          268                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          329                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          397                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          330                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          377                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          402                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          391                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          394                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          402                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          390                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          358                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          266                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          292                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          282                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          281                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               674931750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             194035000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1402563000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                17392.01                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           36142.01                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               22077                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               4651                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            56.89                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           85.51                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        17518                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   161.647677                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   122.655893                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   155.988215                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         6813     38.89%     38.89% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         7547     43.08%     81.97% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1210      6.91%     88.88% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1077      6.15%     95.03% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          501      2.86%     97.89% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          116      0.66%     98.55% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           41      0.23%     98.78% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           38      0.22%     99.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          175      1.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        17518                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2483648                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             348096                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               22.769309                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                3.191235                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.20                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.18                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               60.41                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 109078761000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        63224700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        33604725                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      139351380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      14480280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 8610491760.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  20240057040                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  24841985760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   53943195645                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   494.534364                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  64393148250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3642340000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  41043272750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        61853820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        32876085                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      137730600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      13911300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 8610491760.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  19962788520                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  25075475040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   53895127125                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   494.093686                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  65003267250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   3642340000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  40433153750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 109078761000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                868                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         5466                       # Transaction distribution
system.membus.trans_dist::CleanEvict              164                       # Transaction distribution
system.membus.trans_dist::ReadExReq             37940                       # Transaction distribution
system.membus.trans_dist::ReadExResp            37940                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           868                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        83246                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  83246                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      2833536                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 2833536                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             38808                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   38808    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               38808                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 109078761000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy            66302000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          207676500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             11171                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        50632                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          607                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1479                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            37945                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           37945                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           997                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        10174                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         2601                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       142309                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                144910                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       102656                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      5970240                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                6072896                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            6040                       # Total snoops (count)
system.tol2bus.snoopTraffic                    349824                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            55156                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.007778                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.088262                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  54729     99.23%     99.23% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    425      0.77%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              55156                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 109078761000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          187340000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2991000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         144357999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
