/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [5:0] _02_;
  reg [7:0] _03_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [21:0] celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire [7:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire [11:0] celloutsig_0_33z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire [9:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [7:0] celloutsig_0_4z;
  wire celloutsig_0_55z;
  wire celloutsig_0_56z;
  wire [27:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [12:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [8:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [11:0] celloutsig_1_15z;
  wire [5:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [7:0] celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire [6:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_7z = ~(celloutsig_1_1z[2] & celloutsig_1_6z[5]);
  assign celloutsig_1_11z = ~(celloutsig_1_6z[3] & celloutsig_1_8z);
  assign celloutsig_0_0z = !(in_data[73] ? in_data[86] : in_data[32]);
  assign celloutsig_1_3z = !(in_data[179] ? celloutsig_1_2z : in_data[107]);
  assign celloutsig_1_8z = !(celloutsig_1_4z[6] ? celloutsig_1_6z[0] : celloutsig_1_0z);
  assign celloutsig_0_9z = !(celloutsig_0_7z ? celloutsig_0_6z[9] : celloutsig_0_8z[6]);
  assign celloutsig_0_18z = ~((celloutsig_0_1z | celloutsig_0_7z) & celloutsig_0_3z[0]);
  assign celloutsig_0_24z = ~((celloutsig_0_2z | celloutsig_0_23z) & celloutsig_0_21z);
  assign celloutsig_1_10z = ~((celloutsig_1_4z[6] | in_data[121]) & (celloutsig_1_6z[4] | celloutsig_1_0z));
  assign celloutsig_0_7z = ~((celloutsig_0_6z[23] | celloutsig_0_3z[7]) & (_00_ | celloutsig_0_0z));
  assign celloutsig_0_25z = ~((celloutsig_0_18z | celloutsig_0_6z[2]) & (celloutsig_0_13z | in_data[43]));
  assign celloutsig_0_22z = _01_ | ~(celloutsig_0_13z);
  assign celloutsig_0_56z = celloutsig_0_55z | celloutsig_0_2z;
  assign celloutsig_0_12z = celloutsig_0_10z | _01_;
  reg [5:0] _18_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _18_ <= 6'h00;
    else _18_ <= { celloutsig_0_4z[6:3], celloutsig_0_1z, celloutsig_0_0z };
  assign { _02_[5], _00_, _02_[3], _01_, _02_[1:0] } = _18_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[32])
    if (!clkin_data[32]) _03_ <= 8'h00;
    else _03_ <= celloutsig_0_8z[8:1];
  assign celloutsig_0_33z = celloutsig_0_14z[15:4] & { in_data[92:83], celloutsig_0_31z, celloutsig_0_24z };
  assign celloutsig_0_4z = in_data[72:65] & { in_data[39:38], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_19z = { celloutsig_0_3z[8:2], celloutsig_0_0z } & { celloutsig_0_14z[18:12], celloutsig_0_7z };
  assign celloutsig_1_6z = { in_data[133], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_5z } / { 1'h1, celloutsig_1_4z[4:0], celloutsig_1_3z };
  assign celloutsig_1_13z = { celloutsig_1_5z[2], celloutsig_1_12z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_12z, celloutsig_1_8z, celloutsig_1_7z } / { 1'h1, celloutsig_1_1z[2:0], celloutsig_1_5z, celloutsig_1_9z };
  assign celloutsig_1_5z = celloutsig_1_4z[7:4] / { 1'h1, celloutsig_1_1z[2:0] };
  assign celloutsig_0_38z = { celloutsig_0_25z, celloutsig_0_31z, celloutsig_0_16z, celloutsig_0_24z, celloutsig_0_1z } >= celloutsig_0_8z[12:8];
  assign celloutsig_1_18z = { celloutsig_1_16z[5:2], celloutsig_1_10z, celloutsig_1_2z } >= in_data[152:147];
  assign celloutsig_0_39z = { celloutsig_0_13z, celloutsig_0_21z, celloutsig_0_0z, celloutsig_0_38z, celloutsig_0_1z } > { celloutsig_0_19z[6:3], celloutsig_0_16z };
  assign celloutsig_1_14z = { celloutsig_1_4z[6:3], celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_6z } > { celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_13z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_11z, celloutsig_1_11z, celloutsig_1_11z, celloutsig_1_8z, celloutsig_1_2z };
  assign celloutsig_0_31z = { in_data[19:16], celloutsig_0_2z, celloutsig_0_4z } && { _03_[5:3], celloutsig_0_4z, celloutsig_0_22z, celloutsig_0_12z };
  assign celloutsig_1_12z = in_data[188:185] && { celloutsig_1_6z[2:0], celloutsig_1_0z };
  assign celloutsig_1_19z = { celloutsig_1_15z[8:5], celloutsig_1_15z } && { celloutsig_1_15z[7:0], celloutsig_1_4z };
  assign celloutsig_0_10z = celloutsig_0_8z[10:6] && { _00_, _02_[3], _01_, _02_[1:0] };
  assign celloutsig_0_13z = { in_data[85:73], celloutsig_0_2z } && { celloutsig_0_4z, _02_[5], _00_, _02_[3], _01_, _02_[1:0] };
  assign celloutsig_0_16z = { in_data[66:63], celloutsig_0_9z, celloutsig_0_1z } && { _02_[5], _00_, _02_[3], _01_, _02_[1:0] };
  assign celloutsig_0_2z = { in_data[23:22], celloutsig_0_1z, celloutsig_0_0z } && { in_data[22:21], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_2z = { in_data[168:150], celloutsig_1_0z, celloutsig_1_1z } < { in_data[189:175], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_8z = celloutsig_0_6z[27:15] % { 1'h1, in_data[50:49], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_1_4z = { in_data[174:168], celloutsig_1_0z } | { in_data[171:166], celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_16z = in_data[132:127] | { celloutsig_1_5z[3:1], celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_9z = ~^ { celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_21z = ~^ celloutsig_0_6z[7:0];
  assign celloutsig_0_37z = ^ { celloutsig_0_6z[8], celloutsig_0_31z, celloutsig_0_13z };
  assign celloutsig_0_3z = { in_data[61:58], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z } >> { in_data[22:21], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_6z = { in_data[25:11], celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z } >> { celloutsig_0_4z[7:1], celloutsig_0_1z, _02_[5], _00_, _02_[3], _01_, _02_[1:0], celloutsig_0_4z, _02_[5], _00_, _02_[3], _01_, _02_[1:0] };
  assign celloutsig_1_15z = { celloutsig_1_1z[0], celloutsig_1_11z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_14z, celloutsig_1_2z, celloutsig_1_11z, celloutsig_1_14z } >> { in_data[179:176], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_0z };
  assign celloutsig_1_1z = in_data[182:179] - { in_data[124:122], celloutsig_1_0z };
  assign celloutsig_0_14z = in_data[74:53] ~^ { celloutsig_0_8z[9:0], celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_9z, _03_ };
  assign celloutsig_0_1z = ~((celloutsig_0_0z & in_data[11]) | celloutsig_0_0z);
  assign celloutsig_0_40z = ~((celloutsig_0_37z & celloutsig_0_33z[3]) | (celloutsig_0_4z[6] & celloutsig_0_22z));
  assign celloutsig_0_55z = ~((celloutsig_0_40z & celloutsig_0_21z) | (celloutsig_0_39z & celloutsig_0_16z));
  assign celloutsig_1_0z = ~((in_data[122] & in_data[159]) | (in_data[173] & in_data[163]));
  assign celloutsig_0_23z = ~((celloutsig_0_1z & celloutsig_0_2z) | (celloutsig_0_1z & celloutsig_0_1z));
  assign { _02_[4], _02_[2] } = { _00_, _01_ };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_55z, celloutsig_0_56z };
endmodule
