// Seed: 1055541646
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_6 = id_7;
endmodule
module module_1 (
    output supply1 id_0,
    input tri1 id_1,
    input tri id_2,
    input tri1 id_3,
    input logic id_4,
    output logic id_5,
    input wire id_6,
    input wire id_7,
    input wand id_8,
    output supply0 id_9,
    input wand id_10,
    output wor id_11,
    output wire id_12,
    output wire id_13,
    input tri0 id_14,
    input supply1 id_15,
    input supply0 id_16,
    output supply1 id_17,
    input supply1 id_18,
    input tri id_19,
    input tri id_20,
    input supply0 id_21,
    input uwire id_22,
    input uwire id_23
);
  wire id_25;
  module_0 modCall_1 (
      id_25,
      id_25,
      id_25,
      id_25,
      id_25,
      id_25,
      id_25
  );
  always #1 id_5 <= id_4;
endmodule
