Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : fsm_encode_dsr
Version: T-2022.03-SP2
Date   : Tue May 13 12:39:07 2025
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:               8.00
  Critical Path Length:          0.46
  Critical Path Slack:          -0.40
  Critical Path Clk Period:      0.10
  Total Negative Slack:         -7.95
  No. of Violating Paths:       28.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'default'
  -----------------------------------
  Levels of Logic:               0.00
  Critical Path Length:          0.10
  Critical Path Slack:           0.00
  Critical Path Clk Period:       n/a
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                355
  Buf/Inv Cell Count:             118
  Buf Cell Count:                  14
  Inv Cell Count:                 104
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       327
  Sequential Cell Count:           28
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      299.249999
  Noncombinational Area:   148.960005
  Buf/Inv Area:             66.500000
  Total Buffer Area:            11.17
  Total Inverter Area:          55.33
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:               448.210004
  Design Area:             448.210004


  Design Rules
  -----------------------------------
  Total Number of Nets:           385
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: acf3030

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.10
  Logic Optimization:                  0.89
  Mapping Optimization:                0.97
  -----------------------------------------
  Overall Compile Time:                2.40
  Overall Compile Wall Clock Time:     2.60

  --------------------------------------------------------------------

  Design  WNS: 0.40  TNS: 7.95  Number of Violating Paths: 28


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
