I 000052 55 1376          1652868255132 BitCellARCH
(_unit VHDL (bitcell 0 4 (bitcellarch 0 15 ))
	(_version v147)
	(_time 1652868255133 2022.05.18 12:04:15)
	(_source (\./src/BitCell.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 25772221297375332720307f27)
	(_entity
		(_time 1652868255130)
	)
	(_object
		(_port (_internal CIN ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal X ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal P ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_process
			(line__17(_architecture 0 0 17 (_assignment (_simple)(_target(4))(_sensitivity(1)(2)))))
			(line__18(_architecture 1 0 18 (_assignment (_simple)(_target(5))(_sensitivity(1)(2)))))
			(line__19(_architecture 2 0 19 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . BitCellARCH 3 -1
	)
)
I 000052 55 4464          1652868296039 fourBitARCH
(_unit VHDL (fourbitcla 0 4 (fourbitarch 0 16 ))
	(_version v147)
	(_time 1652868296040 2022.05.18 12:04:56)
	(_source (\./src/4BitCLA.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code efeeedbcefb9bef8efbafdb5b7)
	(_entity
		(_time 1652868296037)
	)
	(_component
		(bitcell
			(_object
				(_port (_internal X ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal CIN ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
				(_port (_internal P ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
			)
		)
	)
	(_instantiation cell_1 0 33 (_component bitcell )
		(_port
			((X)(X(0)))
			((Y)(Y(0)))
			((CIN)(CIN))
			((S)(S(0)))
			((P)(P(0)))
			((G)(G(0)))
		)
		(_use (_entity . bitcell)
			(_port
				((CIN)(CIN))
				((X)(X))
				((Y)(Y))
				((S)(S))
				((P)(P))
				((G)(G))
			)
		)
	)
	(_instantiation cell_2 0 34 (_component bitcell )
		(_port
			((X)(X(1)))
			((Y)(Y(1)))
			((CIN)(C(1)))
			((S)(S(1)))
			((P)(P(1)))
			((G)(G(1)))
		)
		(_use (_entity . bitcell)
			(_port
				((CIN)(CIN))
				((X)(X))
				((Y)(Y))
				((S)(S))
				((P)(P))
				((G)(G))
			)
		)
	)
	(_instantiation cell_3 0 35 (_component bitcell )
		(_port
			((X)(X(2)))
			((Y)(Y(2)))
			((CIN)(C(2)))
			((S)(S(2)))
			((P)(P(2)))
			((G)(G(2)))
		)
		(_use (_entity . bitcell)
			(_port
				((CIN)(CIN))
				((X)(X))
				((Y)(Y))
				((S)(S))
				((P)(P))
				((G)(G))
			)
		)
	)
	(_instantiation cell_4 0 36 (_component bitcell )
		(_port
			((X)(X(3)))
			((Y)(Y(3)))
			((CIN)(C(3)))
			((S)(S(3)))
			((P)(P(3)))
			((G)(G(3)))
		)
		(_use (_entity . bitcell)
			(_port
				((CIN)(CIN))
				((X)(X))
				((Y)(Y))
				((S)(S))
				((P)(P))
				((G)(G))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal X ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Y ~STD_LOGIC_VECTOR{3~downto~0}~122 0 7 (_entity (_in ))))
		(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{3~downto~0}~124 0 9 (_entity (_out ))))
		(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_port (_internal GI ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal PI ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~1}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 1))))))
		(_signal (_internal C ~STD_LOGIC_VECTOR{3~downto~1}~13 0 29 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal P ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_architecture (_uni ))))
		(_signal (_internal G ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_architecture (_uni ))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(7(1)))(_sensitivity(8(0))(9(0))(2)))))
			(line__39(_architecture 1 0 39 (_assignment (_simple)(_target(7(2)))(_sensitivity(8(0))(8(1))(9(0))(9(1))(2)))))
			(line__40(_architecture 2 0 40 (_assignment (_simple)(_target(7(3)))(_sensitivity(8(0))(8(1))(8(2))(9(0))(9(1))(9(2))(2)))))
			(line__41(_architecture 3 0 41 (_assignment (_simple)(_target(4))(_sensitivity(8(0))(8(1))(8(2))(8(3))(9(0))(9(1))(9(2))(9(3))(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . fourBitARCH 4 -1
	)
)
I 000052 55 4464          1652868316822 fourBitARCH
(_unit VHDL (fourbitcla 0 4 (fourbitarch 0 16 ))
	(_version v147)
	(_time 1652868316823 2022.05.18 12:05:16)
	(_source (\./src/4BitCLA.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 1c491c1b194a4d0b1c490e4644)
	(_entity
		(_time 1652868296036)
	)
	(_component
		(bitcell
			(_object
				(_port (_internal X ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal CIN ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
				(_port (_internal P ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
			)
		)
	)
	(_instantiation cell_1 0 33 (_component bitcell )
		(_port
			((X)(X(0)))
			((Y)(Y(0)))
			((CIN)(CIN))
			((S)(S(0)))
			((P)(P(0)))
			((G)(G(0)))
		)
		(_use (_entity . bitcell)
			(_port
				((CIN)(CIN))
				((X)(X))
				((Y)(Y))
				((S)(S))
				((P)(P))
				((G)(G))
			)
		)
	)
	(_instantiation cell_2 0 34 (_component bitcell )
		(_port
			((X)(X(1)))
			((Y)(Y(1)))
			((CIN)(C(1)))
			((S)(S(1)))
			((P)(P(1)))
			((G)(G(1)))
		)
		(_use (_entity . bitcell)
			(_port
				((CIN)(CIN))
				((X)(X))
				((Y)(Y))
				((S)(S))
				((P)(P))
				((G)(G))
			)
		)
	)
	(_instantiation cell_3 0 35 (_component bitcell )
		(_port
			((X)(X(2)))
			((Y)(Y(2)))
			((CIN)(C(2)))
			((S)(S(2)))
			((P)(P(2)))
			((G)(G(2)))
		)
		(_use (_entity . bitcell)
			(_port
				((CIN)(CIN))
				((X)(X))
				((Y)(Y))
				((S)(S))
				((P)(P))
				((G)(G))
			)
		)
	)
	(_instantiation cell_4 0 36 (_component bitcell )
		(_port
			((X)(X(3)))
			((Y)(Y(3)))
			((CIN)(C(3)))
			((S)(S(3)))
			((P)(P(3)))
			((G)(G(3)))
		)
		(_use (_entity . bitcell)
			(_port
				((CIN)(CIN))
				((X)(X))
				((Y)(Y))
				((S)(S))
				((P)(P))
				((G)(G))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal X ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Y ~STD_LOGIC_VECTOR{3~downto~0}~122 0 7 (_entity (_in ))))
		(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{3~downto~0}~124 0 9 (_entity (_out ))))
		(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_port (_internal GI ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal PI ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~1}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 1))))))
		(_signal (_internal C ~STD_LOGIC_VECTOR{3~downto~1}~13 0 29 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal P ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_architecture (_uni ))))
		(_signal (_internal G ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_architecture (_uni ))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(7(1)))(_sensitivity(8(0))(9(0))(2)))))
			(line__39(_architecture 1 0 39 (_assignment (_simple)(_target(7(2)))(_sensitivity(8(0))(8(1))(9(0))(9(1))(2)))))
			(line__40(_architecture 2 0 40 (_assignment (_simple)(_target(7(3)))(_sensitivity(8(0))(8(1))(8(2))(9(0))(9(1))(9(2))(2)))))
			(line__41(_architecture 3 0 41 (_assignment (_simple)(_target(4))(_sensitivity(8(0))(8(1))(8(2))(8(3))(9(0))(9(1))(9(2))(9(3))(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . fourBitARCH 4 -1
	)
)
V 000056 55 2916          1652868483344 TB_ARCHITECTURE
(_unit VHDL (fourbitcla_tb 0 6 (tb_architecture 0 9 ))
	(_version v147)
	(_time 1652868483345 2022.05.18 12:08:03)
	(_source (\./src/TestBench/fourbitcla_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 9093969fc6c6c187969e82cac8)
	(_entity
		(_time 1652868416239)
	)
	(_component
		(fourbitcla
			(_object
				(_port (_internal X ~STD_LOGIC_VECTOR{3~downto~0}~13 0 13 (_entity (_in ))))
				(_port (_internal Y ~STD_LOGIC_VECTOR{3~downto~0}~132 0 14 (_entity (_in ))))
				(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal S ~STD_LOGIC_VECTOR{3~downto~0}~134 0 16 (_entity (_out ))))
				(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
				(_port (_internal GI ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
				(_port (_internal PI ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 37 (_component fourbitcla )
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((S)(S))
			((Cout)(Cout))
			((GI)(GI))
			((PI)(PI))
		)
		(_use (_entity . fourbitcla)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal X ~STD_LOGIC_VECTOR{3~downto~0}~136 0 23 (_architecture (_uni ))))
		(_signal (_internal Y ~STD_LOGIC_VECTOR{3~downto~0}~136 0 24 (_architecture (_uni ))))
		(_signal (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal S ~STD_LOGIC_VECTOR{3~downto~0}~136 0 27 (_architecture (_uni ))))
		(_signal (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal GI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal PI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_process
			(line__49(_architecture 0 0 49 (_process (_wait_for)(_target(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 )
		(33751555 )
		(50529026 )
		(33686019 )
		(50463235 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
V 000043 55 398 0 testbench_for_fourbitcla
(_configuration VHDL (testbench_for_fourbitcla 0 75 (fourbitcla_tb))
	(_version v147)
	(_time 1652868483348 2022.05.18 12:08:03)
	(_source (\./src/TestBench/fourbitcla_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 9092949f95c6c787949182cac4)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . fourbitcla fourbitarch
			)
		)
	)
)
V 000052 55 1376          1652868627465 BitCellARCH
(_unit VHDL (bitcell 0 4 (bitcellarch 0 15 ))
	(_version v147)
	(_time 1652868627466 2022.05.18 12:10:27)
	(_source (\./src/BitCell.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 8d838c83d0dbdd9b8f8898d78f)
	(_entity
		(_time 1652868255129)
	)
	(_object
		(_port (_internal CIN ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal X ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal P ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_process
			(line__17(_architecture 0 0 17 (_assignment (_simple)(_target(4))(_sensitivity(1)(2)))))
			(line__18(_architecture 1 0 18 (_assignment (_simple)(_target(5))(_sensitivity(1)(2)))))
			(line__19(_architecture 2 0 19 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . BitCellARCH 3 -1
	)
)
V 000052 55 4464          1652868627507 fourBitARCH
(_unit VHDL (fourbitcla 0 4 (fourbitarch 0 16 ))
	(_version v147)
	(_time 1652868627508 2022.05.18 12:10:27)
	(_source (\./src/4BitCLA.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code bcb2b9e8b9eaedabbce9aee6e4)
	(_entity
		(_time 1652868296036)
	)
	(_component
		(bitcell
			(_object
				(_port (_internal X ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal CIN ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
				(_port (_internal P ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
			)
		)
	)
	(_instantiation cell_1 0 33 (_component bitcell )
		(_port
			((X)(X(0)))
			((Y)(Y(0)))
			((CIN)(CIN))
			((S)(S(0)))
			((P)(P(0)))
			((G)(G(0)))
		)
		(_use (_entity . bitcell)
			(_port
				((CIN)(CIN))
				((X)(X))
				((Y)(Y))
				((S)(S))
				((P)(P))
				((G)(G))
			)
		)
	)
	(_instantiation cell_2 0 34 (_component bitcell )
		(_port
			((X)(X(1)))
			((Y)(Y(1)))
			((CIN)(C(1)))
			((S)(S(1)))
			((P)(P(1)))
			((G)(G(1)))
		)
		(_use (_entity . bitcell)
			(_port
				((CIN)(CIN))
				((X)(X))
				((Y)(Y))
				((S)(S))
				((P)(P))
				((G)(G))
			)
		)
	)
	(_instantiation cell_3 0 35 (_component bitcell )
		(_port
			((X)(X(2)))
			((Y)(Y(2)))
			((CIN)(C(2)))
			((S)(S(2)))
			((P)(P(2)))
			((G)(G(2)))
		)
		(_use (_entity . bitcell)
			(_port
				((CIN)(CIN))
				((X)(X))
				((Y)(Y))
				((S)(S))
				((P)(P))
				((G)(G))
			)
		)
	)
	(_instantiation cell_4 0 36 (_component bitcell )
		(_port
			((X)(X(3)))
			((Y)(Y(3)))
			((CIN)(C(3)))
			((S)(S(3)))
			((P)(P(3)))
			((G)(G(3)))
		)
		(_use (_entity . bitcell)
			(_port
				((CIN)(CIN))
				((X)(X))
				((Y)(Y))
				((S)(S))
				((P)(P))
				((G)(G))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal X ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Y ~STD_LOGIC_VECTOR{3~downto~0}~122 0 7 (_entity (_in ))))
		(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{3~downto~0}~124 0 9 (_entity (_out ))))
		(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_port (_internal GI ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal PI ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~1}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 1))))))
		(_signal (_internal C ~STD_LOGIC_VECTOR{3~downto~1}~13 0 29 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal P ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_architecture (_uni ))))
		(_signal (_internal G ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_architecture (_uni ))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(7(1)))(_sensitivity(8(0))(9(0))(2)))))
			(line__39(_architecture 1 0 39 (_assignment (_simple)(_target(7(2)))(_sensitivity(8(0))(8(1))(9(0))(9(1))(2)))))
			(line__40(_architecture 2 0 40 (_assignment (_simple)(_target(7(3)))(_sensitivity(8(0))(8(1))(8(2))(9(0))(9(1))(9(2))(2)))))
			(line__41(_architecture 3 0 41 (_assignment (_simple)(_target(4))(_sensitivity(8(0))(8(1))(8(2))(8(3))(9(0))(9(1))(9(2))(9(3))(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . fourBitARCH 4 -1
	)
)
I 000049 55 2866          1652868646050 behavior
(_unit VHDL (tb_carry_look_ahead 0 4 (behavior 0 7 ))
	(_version v147)
	(_time 1652868646051 2022.05.18 12:10:46)
	(_source (\./src/testbench/fourbitcla_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 1f4b48184b4b1d09181d0e444c)
	(_entity
		(_time 1652868627546)
	)
	(_component
		(Carry_Look_Ahead
			(_object
				(_port (_internal X ~STD_LOGIC_VECTOR{3~downto~0}~13 0 13 (_entity (_in ))))
				(_port (_internal Y ~STD_LOGIC_VECTOR{3~downto~0}~132 0 14 (_entity (_in ))))
				(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal S ~STD_LOGIC_VECTOR{3~downto~0}~134 0 16 (_entity (_out ))))
				(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
				(_port (_internal GI ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
				(_port (_internal PI ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation uut 0 35 (_component Carry_Look_Ahead )
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((S)(S))
			((Cout)(Cout))
		)
		(_use (_implicit)
			(_port
				((X)(X))
				((Y)(Y))
				((Cin)(Cin))
				((S)(S))
				((Cout)(Cout))
				((GI)(GI))
				((PI)(PI))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal X ~STD_LOGIC_VECTOR{3~downto~0}~136 0 24 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal Y ~STD_LOGIC_VECTOR{3~downto~0}~136 0 25 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ((i 2))))))
		(_signal (_internal S ~STD_LOGIC_VECTOR{3~downto~0}~136 0 29 (_architecture (_uni ))))
		(_signal (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_process
			(stim_proc(_architecture 0 0 44 (_process (_wait_for)(_target(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 )
		(33751555 )
		(50529026 )
		(33686019 )
		(50463235 )
	)
	(_model . behavior 1 -1
	)
)
V 000051 55 1384          1652869030607 Behavioral
(_unit VHDL (partial_full_adder 0 4 (behavioral 0 13 ))
	(_version v147)
	(_time 1652869030608 2022.05.18 12:17:10)
	(_source (\./src/bitcell.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 520403515104044557504b0802)
	(_entity
		(_time 1652869030605)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal P ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_process
			(line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
			(line__18(_architecture 1 0 18 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)))))
			(line__19(_architecture 2 0 19 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 3 -1
	)
)
I 000051 55 4014          1652869030655 Behavioral
(_unit VHDL (carry_look_ahead 0 4 (behavioral 0 12 ))
	(_version v147)
	(_time 1652869030656 2022.05.18 12:17:10)
	(_source (\./src/4bitcla.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 80d7d28e81d6d697808399d987)
	(_entity
		(_time 1652869030652)
	)
	(_component
		(partial_full_adder
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
				(_port (_internal P ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation PFA1 0 27 (_component partial_full_adder )
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((Cin)(Cin))
			((S)(S(0)))
			((P)(P(0)))
			((G)(G(0)))
		)
		(_use (_entity . partial_full_adder)
		)
	)
	(_instantiation PFA2 0 28 (_component partial_full_adder )
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((Cin)(c1))
			((S)(S(1)))
			((P)(P(1)))
			((G)(G(1)))
		)
		(_use (_entity . partial_full_adder)
		)
	)
	(_instantiation PFA3 0 29 (_component partial_full_adder )
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((Cin)(c2))
			((S)(S(2)))
			((P)(P(2)))
			((G)(G(2)))
		)
		(_use (_entity . partial_full_adder)
		)
	)
	(_instantiation PFA4 0 30 (_component partial_full_adder )
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((Cin)(c3))
			((S)(S(3)))
			((P)(P(3)))
			((G)(G(3)))
		)
		(_use (_entity . partial_full_adder)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{3~downto~0}~122 0 6 (_entity (_in ))))
		(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{3~downto~0}~124 0 8 (_entity (_out ))))
		(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_signal (_internal c1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal c2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal c3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal P ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal G ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24 (_architecture (_uni ))))
		(_process
			(line__32(_architecture 0 0 32 (_assignment (_simple)(_target(5))(_sensitivity(8(0))(9(0))(2)))))
			(line__33(_architecture 1 0 33 (_assignment (_simple)(_target(6))(_sensitivity(8(0))(8(1))(9(0))(9(1))(2)))))
			(line__34(_architecture 2 0 34 (_assignment (_simple)(_target(7))(_sensitivity(8(0))(8(1))(8(2))(9(0))(9(1))(9(2))(2)))))
			(line__35(_architecture 3 0 35 (_assignment (_simple)(_target(4))(_sensitivity(8(0))(8(1))(8(2))(8(3))(9(0))(9(1))(9(2))(9(3))(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Behavioral 4 -1
	)
)
I 000049 55 2866          1652869030698 behavior
(_unit VHDL (tb_carry_look_ahead 0 4 (behavior 0 7 ))
	(_version v147)
	(_time 1652869030699 2022.05.18 12:17:10)
	(_source (\./src/testbench/fourbitcla_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code aff9faf8fbfbadb9a8adbef4fc)
	(_entity
		(_time 1652868627546)
	)
	(_component
		(carry_look_ahead
			(_object
				(_port (_internal X ~STD_LOGIC_VECTOR{3~downto~0}~13 0 13 (_entity (_in ))))
				(_port (_internal Y ~STD_LOGIC_VECTOR{3~downto~0}~132 0 14 (_entity (_in ))))
				(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal S ~STD_LOGIC_VECTOR{3~downto~0}~134 0 16 (_entity (_out ))))
				(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
				(_port (_internal GI ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
				(_port (_internal PI ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation uut 0 35 (_component carry_look_ahead )
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((S)(S))
			((Cout)(Cout))
		)
		(_use (_implicit)
			(_port
				((X)(X))
				((Y)(Y))
				((Cin)(Cin))
				((S)(S))
				((Cout)(Cout))
				((GI)(GI))
				((PI)(PI))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal X ~STD_LOGIC_VECTOR{3~downto~0}~136 0 24 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal Y ~STD_LOGIC_VECTOR{3~downto~0}~136 0 25 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ((i 2))))))
		(_signal (_internal S ~STD_LOGIC_VECTOR{3~downto~0}~136 0 29 (_architecture (_uni ))))
		(_signal (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_process
			(stim_proc(_architecture 0 0 44 (_process (_wait_for)(_target(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 )
		(33751555 )
		(50529026 )
		(33686019 )
		(50463235 )
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 2866          1652869033827 behavior
(_unit VHDL (tb_carry_look_ahead 0 4 (behavior 0 7 ))
	(_version v147)
	(_time 1652869033828 2022.05.18 12:17:13)
	(_source (\./src/testbench/fourbitcla_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code e4b1e6b7e2b0e6f2e3e6f5bfb7)
	(_entity
		(_time 1652868627546)
	)
	(_component
		(carry_look_ahead
			(_object
				(_port (_internal X ~STD_LOGIC_VECTOR{3~downto~0}~13 0 13 (_entity (_in ))))
				(_port (_internal Y ~STD_LOGIC_VECTOR{3~downto~0}~132 0 14 (_entity (_in ))))
				(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal S ~STD_LOGIC_VECTOR{3~downto~0}~134 0 16 (_entity (_out ))))
				(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
				(_port (_internal GI ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
				(_port (_internal PI ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation uut 0 35 (_component carry_look_ahead )
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((S)(S))
			((Cout)(Cout))
		)
		(_use (_implicit)
			(_port
				((X)(X))
				((Y)(Y))
				((Cin)(Cin))
				((S)(S))
				((Cout)(Cout))
				((GI)(GI))
				((PI)(PI))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal X ~STD_LOGIC_VECTOR{3~downto~0}~136 0 24 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal Y ~STD_LOGIC_VECTOR{3~downto~0}~136 0 25 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ((i 2))))))
		(_signal (_internal S ~STD_LOGIC_VECTOR{3~downto~0}~136 0 29 (_architecture (_uni ))))
		(_signal (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_process
			(stim_proc(_architecture 0 0 44 (_process (_wait_for)(_target(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 )
		(33751555 )
		(50529026 )
		(33686019 )
		(50463235 )
	)
	(_model . behavior 1 -1
	)
)
I 000051 55 1373          1652869251541 Behavioral
(_unit VHDL (bitcell 0 4 (behavioral 0 13 ))
	(_version v147)
	(_time 1652869251542 2022.05.18 12:20:51)
	(_source (\./src/bitcell.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 5b5d5058000d0b4d59594e0159)
	(_entity
		(_time 1652869251539)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal P ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_process
			(line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
			(line__18(_architecture 1 0 18 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)))))
			(line__19(_architecture 2 0 19 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 3 -1
	)
)
I 000051 55 3935          1652869251579 Behavioral
(_unit VHDL (carry_look_ahead 0 4 (behavioral 0 12 ))
	(_version v147)
	(_time 1652869251580 2022.05.18 12:20:51)
	(_source (\./src/4bitcla.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 7a7c707b2a2c2c6d7a7963237d)
	(_entity
		(_time 1652869030651)
	)
	(_component
		(bitcell
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
				(_port (_internal P ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation BITCELL_1 0 27 (_component bitcell )
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((Cin)(Cin))
			((S)(S(0)))
			((P)(P(0)))
			((G)(G(0)))
		)
		(_use (_entity . bitcell)
		)
	)
	(_instantiation BITCELL_2 0 28 (_component bitcell )
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((Cin)(c1))
			((S)(S(1)))
			((P)(P(1)))
			((G)(G(1)))
		)
		(_use (_entity . bitcell)
		)
	)
	(_instantiation BITCELL_3 0 29 (_component bitcell )
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((Cin)(c2))
			((S)(S(2)))
			((P)(P(2)))
			((G)(G(2)))
		)
		(_use (_entity . bitcell)
		)
	)
	(_instantiation BITCELL_4 0 30 (_component bitcell )
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((Cin)(c3))
			((S)(S(3)))
			((P)(P(3)))
			((G)(G(3)))
		)
		(_use (_entity . bitcell)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{3~downto~0}~122 0 6 (_entity (_in ))))
		(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{3~downto~0}~124 0 8 (_entity (_out ))))
		(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_signal (_internal c1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal c2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal c3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal P ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal G ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24 (_architecture (_uni ))))
		(_process
			(line__32(_architecture 0 0 32 (_assignment (_simple)(_target(5))(_sensitivity(8(0))(9(0))(2)))))
			(line__33(_architecture 1 0 33 (_assignment (_simple)(_target(6))(_sensitivity(8(0))(8(1))(9(0))(9(1))(2)))))
			(line__34(_architecture 2 0 34 (_assignment (_simple)(_target(7))(_sensitivity(8(0))(8(1))(8(2))(9(0))(9(1))(9(2))(2)))))
			(line__35(_architecture 3 0 35 (_assignment (_simple)(_target(4))(_sensitivity(8(0))(8(1))(8(2))(8(3))(9(0))(9(1))(9(2))(9(3))(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Behavioral 4 -1
	)
)
V 000055 55 298           1652869251618 \16bitCLAARCH\
(_unit VHDL (\16bitCLA\ 0 28 (\16bitCLAARCH\ 0 33 ))
	(_version v147)
	(_time 1652869251619 2022.05.18 12:20:51)
	(_source (\./src/16bitcla.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code a9acf3fba1fbfbbfabfdb0f2fc)
	(_entity
		(_time 1652869251616)
	)
)
I 000049 55 2866          1652869251628 behavior
(_unit VHDL (tb_carry_look_ahead 0 4 (behavior 0 7 ))
	(_version v147)
	(_time 1652869251629 2022.05.18 12:20:51)
	(_source (\./src/testbench/fourbitcla_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code a9aea4fea2fdabbfaeabb8f2fa)
	(_entity
		(_time 1652868627546)
	)
	(_component
		(carry_look_ahead
			(_object
				(_port (_internal X ~STD_LOGIC_VECTOR{3~downto~0}~13 0 13 (_entity (_in ))))
				(_port (_internal Y ~STD_LOGIC_VECTOR{3~downto~0}~132 0 14 (_entity (_in ))))
				(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal S ~STD_LOGIC_VECTOR{3~downto~0}~134 0 16 (_entity (_out ))))
				(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
				(_port (_internal GI ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
				(_port (_internal PI ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation uut 0 35 (_component carry_look_ahead )
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((S)(S))
			((Cout)(Cout))
		)
		(_use (_implicit)
			(_port
				((X)(X))
				((Y)(Y))
				((Cin)(Cin))
				((S)(S))
				((Cout)(Cout))
				((GI)(GI))
				((PI)(PI))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal X ~STD_LOGIC_VECTOR{3~downto~0}~136 0 24 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal Y ~STD_LOGIC_VECTOR{3~downto~0}~136 0 25 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ((i 2))))))
		(_signal (_internal S ~STD_LOGIC_VECTOR{3~downto~0}~136 0 29 (_architecture (_uni ))))
		(_signal (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_process
			(stim_proc(_architecture 0 0 44 (_process (_wait_for)(_target(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 )
		(33751555 )
		(50529026 )
		(33686019 )
		(50463235 )
	)
	(_model . behavior 1 -1
	)
)
I 000051 55 1373          1652869425133 Behavioral
(_unit VHDL (bitcell 0 4 (behavioral 0 13 ))
	(_version v147)
	(_time 1652869425134 2022.05.18 12:23:45)
	(_source (\./src/bitcell.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 65323165693335736767703f67)
	(_entity
		(_time 1652869251538)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal P ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_process
			(line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
			(line__18(_architecture 1 0 18 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)))))
			(line__19(_architecture 2 0 19 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 3 -1
	)
)
I 000051 55 4121          1652869425166 Behavioral
(_unit VHDL (carry_look_ahead 0 4 (behavioral 0 15 ))
	(_version v147)
	(_time 1652869425167 2022.05.18 12:23:45)
	(_source (\./src/4bitcla.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 94c3c19b91c2c28394948dcd93)
	(_entity
		(_time 1652869425164)
	)
	(_component
		(bitcell
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
				(_port (_internal P ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
				(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
			)
		)
	)
	(_instantiation BITCELL_1 0 30 (_component bitcell )
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((Cin)(Cin))
			((S)(S(0)))
			((P)(P(0)))
			((G)(G(0)))
		)
		(_use (_entity . bitcell)
		)
	)
	(_instantiation BITCELL_2 0 31 (_component bitcell )
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((Cin)(c1))
			((S)(S(1)))
			((P)(P(1)))
			((G)(G(1)))
		)
		(_use (_entity . bitcell)
		)
	)
	(_instantiation BITCELL_3 0 32 (_component bitcell )
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((Cin)(c2))
			((S)(S(2)))
			((P)(P(2)))
			((G)(G(2)))
		)
		(_use (_entity . bitcell)
		)
	)
	(_instantiation BITCELL_4 0 33 (_component bitcell )
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((Cin)(c3))
			((S)(S(3)))
			((P)(P(3)))
			((G)(G(3)))
		)
		(_use (_entity . bitcell)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{3~downto~0}~122 0 6 (_entity (_in ))))
		(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{3~downto~0}~124 0 8 (_entity (_out ))))
		(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal GI ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_port (_internal PI ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_signal (_internal c1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal c2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal c3 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal P ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal G ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(7))(_sensitivity(10(0))(11(0))(2)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(8))(_sensitivity(10(0))(10(1))(11(0))(11(1))(2)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_target(9))(_sensitivity(10(0))(10(1))(10(2))(11(0))(11(1))(11(2))(2)))))
			(line__38(_architecture 3 0 38 (_assignment (_simple)(_target(4))(_sensitivity(10(0))(10(1))(10(2))(10(3))(11(0))(11(1))(11(2))(11(3))(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Behavioral 4 -1
	)
)
I 000051 55 1616          1652869425205 BEHAVIORAL
(_unit VHDL (cla 0 4 (behavioral 0 17 ))
	(_version v147)
	(_time 1652869425206 2022.05.18 12:23:45)
	(_source (\./src/16bitcla.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code b3e4e6e7e3e4e6a5b1b6f0e9e3)
	(_entity
		(_time 1652869425203)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 6 (_entity (_in ))))
		(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{15~downto~0}~124 0 8 (_entity (_out ))))
		(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal GI ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_port (_internal PI ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000049 55 2866          1652869425216 behavior
(_unit VHDL (tb_carry_look_ahead 0 4 (behavior 0 7 ))
	(_version v147)
	(_time 1652869425217 2022.05.18 12:23:45)
	(_source (\./src/testbench/fourbitcla_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code c3959196c297c1d5c4c1d29890)
	(_entity
		(_time 1652868627546)
	)
	(_component
		(carry_look_ahead
			(_object
				(_port (_internal X ~STD_LOGIC_VECTOR{3~downto~0}~13 0 13 (_entity (_in ))))
				(_port (_internal Y ~STD_LOGIC_VECTOR{3~downto~0}~132 0 14 (_entity (_in ))))
				(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal S ~STD_LOGIC_VECTOR{3~downto~0}~134 0 16 (_entity (_out ))))
				(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
				(_port (_internal GI ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
				(_port (_internal PI ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation uut 0 35 (_component carry_look_ahead )
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((S)(S))
			((Cout)(Cout))
		)
		(_use (_implicit)
			(_port
				((X)(X))
				((Y)(Y))
				((Cin)(Cin))
				((S)(S))
				((Cout)(Cout))
				((GI)(GI))
				((PI)(PI))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal X ~STD_LOGIC_VECTOR{3~downto~0}~136 0 24 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal Y ~STD_LOGIC_VECTOR{3~downto~0}~136 0 25 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ((i 2))))))
		(_signal (_internal S ~STD_LOGIC_VECTOR{3~downto~0}~136 0 29 (_architecture (_uni ))))
		(_signal (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_process
			(stim_proc(_architecture 0 0 44 (_process (_wait_for)(_target(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 )
		(33751555 )
		(50529026 )
		(33686019 )
		(50463235 )
	)
	(_model . behavior 1 -1
	)
)
I 000051 55 1373          1652869475753 Behavioral
(_unit VHDL (bitcell 0 4 (behavioral 0 13 ))
	(_version v147)
	(_time 1652869475754 2022.05.18 12:24:35)
	(_source (\./src/bitcell.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 26272122297076302424337c24)
	(_entity
		(_time 1652869251538)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal P ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_process
			(line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
			(line__18(_architecture 1 0 18 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)))))
			(line__19(_architecture 2 0 19 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 3 -1
	)
)
I 000051 55 4121          1652869475792 Behavioral
(_unit VHDL (carry_look_ahead 0 4 (behavioral 0 15 ))
	(_version v147)
	(_time 1652869475793 2022.05.18 12:24:35)
	(_source (\./src/4bitcla.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 555453565103034255554c0c52)
	(_entity
		(_time 1652869425163)
	)
	(_component
		(bitcell
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
				(_port (_internal P ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
				(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
			)
		)
	)
	(_instantiation BITCELL_1 0 30 (_component bitcell )
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((Cin)(Cin))
			((S)(S(0)))
			((P)(P(0)))
			((G)(G(0)))
		)
		(_use (_entity . bitcell)
		)
	)
	(_instantiation BITCELL_2 0 31 (_component bitcell )
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((Cin)(c1))
			((S)(S(1)))
			((P)(P(1)))
			((G)(G(1)))
		)
		(_use (_entity . bitcell)
		)
	)
	(_instantiation BITCELL_3 0 32 (_component bitcell )
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((Cin)(c2))
			((S)(S(2)))
			((P)(P(2)))
			((G)(G(2)))
		)
		(_use (_entity . bitcell)
		)
	)
	(_instantiation BITCELL_4 0 33 (_component bitcell )
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((Cin)(c3))
			((S)(S(3)))
			((P)(P(3)))
			((G)(G(3)))
		)
		(_use (_entity . bitcell)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{3~downto~0}~122 0 6 (_entity (_in ))))
		(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{3~downto~0}~124 0 8 (_entity (_out ))))
		(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal GI ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_port (_internal PI ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_signal (_internal c1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal c2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal c3 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal P ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal G ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(7))(_sensitivity(10(0))(11(0))(2)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(8))(_sensitivity(10(0))(10(1))(11(0))(11(1))(2)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_target(9))(_sensitivity(10(0))(10(1))(10(2))(11(0))(11(1))(11(2))(2)))))
			(line__38(_architecture 3 0 38 (_assignment (_simple)(_target(4))(_sensitivity(10(0))(10(1))(10(2))(10(3))(11(0))(11(1))(11(2))(11(3))(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Behavioral 4 -1
	)
)
I 000051 55 1616          1652869475831 BEHAVIORAL
(_unit VHDL (cla 0 4 (behavioral 0 15 ))
	(_version v147)
	(_time 1652869475832 2022.05.18 12:24:35)
	(_source (\./src/16bitcla.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 74757275232321627671372e24)
	(_entity
		(_time 1652869425202)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 6 (_entity (_in ))))
		(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{15~downto~0}~124 0 8 (_entity (_out ))))
		(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal GI ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_port (_internal PI ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000049 55 2866          1652869475841 behavior
(_unit VHDL (tb_carry_look_ahead 0 4 (behavior 0 7 ))
	(_version v147)
	(_time 1652869475842 2022.05.18 12:24:35)
	(_source (\./src/testbench/fourbitcla_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 8484858a82d08692838695dfd7)
	(_entity
		(_time 1652868627546)
	)
	(_component
		(carry_look_ahead
			(_object
				(_port (_internal X ~STD_LOGIC_VECTOR{3~downto~0}~13 0 13 (_entity (_in ))))
				(_port (_internal Y ~STD_LOGIC_VECTOR{3~downto~0}~132 0 14 (_entity (_in ))))
				(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal S ~STD_LOGIC_VECTOR{3~downto~0}~134 0 16 (_entity (_out ))))
				(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
				(_port (_internal GI ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
				(_port (_internal PI ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation uut 0 35 (_component carry_look_ahead )
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((S)(S))
			((Cout)(Cout))
		)
		(_use (_implicit)
			(_port
				((X)(X))
				((Y)(Y))
				((Cin)(Cin))
				((S)(S))
				((Cout)(Cout))
				((GI)(GI))
				((PI)(PI))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal X ~STD_LOGIC_VECTOR{3~downto~0}~136 0 24 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal Y ~STD_LOGIC_VECTOR{3~downto~0}~136 0 25 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ((i 2))))))
		(_signal (_internal S ~STD_LOGIC_VECTOR{3~downto~0}~136 0 29 (_architecture (_uni ))))
		(_signal (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_process
			(stim_proc(_architecture 0 0 44 (_process (_wait_for)(_target(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 )
		(33751555 )
		(50529026 )
		(33686019 )
		(50463235 )
	)
	(_model . behavior 1 -1
	)
)
I 000051 55 1373          1652869649008 Behavioral
(_unit VHDL (bitcell 0 4 (behavioral 0 13 ))
	(_version v147)
	(_time 1652869649009 2022.05.18 12:27:29)
	(_source (\./src/bitcell.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code e8efe3bbe9beb8feeaeafdb2ea)
	(_entity
		(_time 1652869251538)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal P ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_process
			(line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
			(line__18(_architecture 1 0 18 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)))))
			(line__19(_architecture 2 0 19 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 3 -1
	)
)
I 000051 55 4152          1652869649041 Behavioral
(_unit VHDL (carry_look_ahead 0 4 (behavioral 1 15 ))
	(_version v147)
	(_time 1652869649042 2022.05.18 12:27:29)
	(_source (\./src/16bitcla.vhd\(\./src/4bitcla.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 171045101141410017170e4e10)
	(_entity
		(_time 1652869475827)
	)
	(_component
		(bitcell
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 1 18 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 1 19 (_entity (_in ))))
				(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 1 20 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 1 21 (_entity (_out ))))
				(_port (_internal P ~extieee.std_logic_1164.STD_LOGIC 1 22 (_entity (_out ))))
				(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 1 23 (_entity (_out ))))
			)
		)
	)
	(_instantiation BITCELL_1 1 30 (_component bitcell )
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((Cin)(Cin))
			((S)(S(0)))
			((P)(P(0)))
			((G)(G(0)))
		)
		(_use (_entity . bitcell)
		)
	)
	(_instantiation BITCELL_2 1 31 (_component bitcell )
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((Cin)(c1))
			((S)(S(1)))
			((P)(P(1)))
			((G)(G(1)))
		)
		(_use (_entity . bitcell)
		)
	)
	(_instantiation BITCELL_3 1 32 (_component bitcell )
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((Cin)(c2))
			((S)(S(2)))
			((P)(P(2)))
			((G)(G(2)))
		)
		(_use (_entity . bitcell)
		)
	)
	(_instantiation BITCELL_4 1 33 (_component bitcell )
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((Cin)(c3))
			((S)(S(3)))
			((P)(P(3)))
			((G)(G(3)))
		)
		(_use (_entity . bitcell)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 6 (_entity (_in ))))
		(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{15~downto~0}~124 0 8 (_entity (_out ))))
		(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal GI ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_port (_internal PI ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_signal (_internal c1 ~extieee.std_logic_1164.STD_LOGIC 1 26 (_architecture (_uni ))))
		(_signal (_internal c2 ~extieee.std_logic_1164.STD_LOGIC 1 26 (_architecture (_uni ))))
		(_signal (_internal c3 ~extieee.std_logic_1164.STD_LOGIC 1 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 1 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal P ~STD_LOGIC_VECTOR{3~downto~0}~13 1 27 (_architecture (_uni ))))
		(_signal (_internal G ~STD_LOGIC_VECTOR{3~downto~0}~13 1 27 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 1 35 (_assignment (_simple)(_target(7))(_sensitivity(10(0))(11(0))(2)))))
			(line__36(_architecture 1 1 36 (_assignment (_simple)(_target(8))(_sensitivity(10(0))(10(1))(11(0))(11(1))(2)))))
			(line__37(_architecture 2 1 37 (_assignment (_simple)(_target(9))(_sensitivity(10(0))(10(1))(10(2))(11(0))(11(1))(11(2))(2)))))
			(line__38(_architecture 3 1 38 (_assignment (_simple)(_target(4))(_sensitivity(10(0))(10(1))(10(2))(10(3))(11(0))(11(1))(11(2))(11(3))(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Behavioral 4 -1
	)
)
I 000049 55 2866          1652869649092 behavior
(_unit VHDL (tb_carry_look_ahead 0 4 (behavior 0 7 ))
	(_version v147)
	(_time 1652869649093 2022.05.18 12:27:29)
	(_source (\./src/testbench/fourbitcla_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 46401344421244504144571d15)
	(_entity
		(_time 1652868627546)
	)
	(_component
		(carry_look_ahead
			(_object
				(_port (_internal X ~STD_LOGIC_VECTOR{3~downto~0}~13 0 13 (_entity (_in ))))
				(_port (_internal Y ~STD_LOGIC_VECTOR{3~downto~0}~132 0 14 (_entity (_in ))))
				(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal S ~STD_LOGIC_VECTOR{3~downto~0}~134 0 16 (_entity (_out ))))
				(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
				(_port (_internal GI ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
				(_port (_internal PI ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation uut 0 35 (_component carry_look_ahead )
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((S)(S))
			((Cout)(Cout))
		)
		(_use (_implicit)
			(_port
				((X)(X))
				((Y)(Y))
				((Cin)(Cin))
				((S)(S))
				((Cout)(Cout))
				((GI)(GI))
				((PI)(PI))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal X ~STD_LOGIC_VECTOR{3~downto~0}~136 0 24 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal Y ~STD_LOGIC_VECTOR{3~downto~0}~136 0 25 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ((i 2))))))
		(_signal (_internal S ~STD_LOGIC_VECTOR{3~downto~0}~136 0 29 (_architecture (_uni ))))
		(_signal (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_process
			(stim_proc(_architecture 0 0 44 (_process (_wait_for)(_target(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 )
		(33751555 )
		(50529026 )
		(33686019 )
		(50463235 )
	)
	(_model . behavior 1 -1
	)
)
I 000051 55 1373          1652869668523 Behavioral
(_unit VHDL (bitcell 0 4 (behavioral 0 13 ))
	(_version v147)
	(_time 1652869668524 2022.05.18 12:27:48)
	(_source (\./src/bitcell.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 24242020297274322626317e26)
	(_entity
		(_time 1652869251538)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal P ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_process
			(line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
			(line__18(_architecture 1 0 18 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)))))
			(line__19(_architecture 2 0 19 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 3 -1
	)
)
V 000051 55 4152          1652869668561 Behavioral
(_unit VHDL (carry_look_ahead 0 4 (behavioral 1 15 ))
	(_version v147)
	(_time 1652869668562 2022.05.18 12:27:48)
	(_source (\./src/16bitcla.vhd\(\./src/4bitcla.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 535356505105054453534a0a54)
	(_entity
		(_time 1652869475827)
	)
	(_component
		(bitcell
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 1 18 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 1 19 (_entity (_in ))))
				(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 1 20 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 1 21 (_entity (_out ))))
				(_port (_internal P ~extieee.std_logic_1164.STD_LOGIC 1 22 (_entity (_out ))))
				(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 1 23 (_entity (_out ))))
			)
		)
	)
	(_instantiation BITCELL_1 1 30 (_component bitcell )
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((Cin)(Cin))
			((S)(S(0)))
			((P)(P(0)))
			((G)(G(0)))
		)
		(_use (_entity . bitcell)
		)
	)
	(_instantiation BITCELL_2 1 31 (_component bitcell )
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((Cin)(c1))
			((S)(S(1)))
			((P)(P(1)))
			((G)(G(1)))
		)
		(_use (_entity . bitcell)
		)
	)
	(_instantiation BITCELL_3 1 32 (_component bitcell )
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((Cin)(c2))
			((S)(S(2)))
			((P)(P(2)))
			((G)(G(2)))
		)
		(_use (_entity . bitcell)
		)
	)
	(_instantiation BITCELL_4 1 33 (_component bitcell )
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((Cin)(c3))
			((S)(S(3)))
			((P)(P(3)))
			((G)(G(3)))
		)
		(_use (_entity . bitcell)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 6 (_entity (_in ))))
		(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{15~downto~0}~124 0 8 (_entity (_out ))))
		(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal GI ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_port (_internal PI ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_signal (_internal c1 ~extieee.std_logic_1164.STD_LOGIC 1 26 (_architecture (_uni ))))
		(_signal (_internal c2 ~extieee.std_logic_1164.STD_LOGIC 1 26 (_architecture (_uni ))))
		(_signal (_internal c3 ~extieee.std_logic_1164.STD_LOGIC 1 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 1 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal P ~STD_LOGIC_VECTOR{3~downto~0}~13 1 27 (_architecture (_uni ))))
		(_signal (_internal G ~STD_LOGIC_VECTOR{3~downto~0}~13 1 27 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 1 35 (_assignment (_simple)(_target(7))(_sensitivity(10(0))(11(0))(2)))))
			(line__36(_architecture 1 1 36 (_assignment (_simple)(_target(8))(_sensitivity(10(0))(10(1))(11(0))(11(1))(2)))))
			(line__37(_architecture 2 1 37 (_assignment (_simple)(_target(9))(_sensitivity(10(0))(10(1))(10(2))(11(0))(11(1))(11(2))(2)))))
			(line__38(_architecture 3 1 38 (_assignment (_simple)(_target(4))(_sensitivity(10(0))(10(1))(10(2))(10(3))(11(0))(11(1))(11(2))(11(3))(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Behavioral 4 -1
	)
)
I 000051 55 2527          1652869668594 BEHAVIORAL
(_unit VHDL (cla 0 4 (behavioral 0 15 ))
	(_version v147)
	(_time 1652869668595 2022.05.18 12:27:48)
	(_source (\./src/16bitcla.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 72727773232527647020312822)
	(_entity
		(_time 1652869425202)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 6 (_entity (_in ))))
		(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{15~downto~0}~124 0 8 (_entity (_out ))))
		(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal GI ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_port (_internal PI ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~1}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 1))))))
		(_signal (_internal c ~STD_LOGIC_VECTOR{15~downto~1}~13 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal P ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal G ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000049 55 2866          1652869668600 behavior
(_unit VHDL (tb_carry_look_ahead 0 4 (behavior 0 7 ))
	(_version v147)
	(_time 1652869668601 2022.05.18 12:27:48)
	(_source (\./src/testbench/fourbitcla_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 72737073722670647570632921)
	(_entity
		(_time 1652868627546)
	)
	(_component
		(carry_look_ahead
			(_object
				(_port (_internal X ~STD_LOGIC_VECTOR{3~downto~0}~13 0 13 (_entity (_in ))))
				(_port (_internal Y ~STD_LOGIC_VECTOR{3~downto~0}~132 0 14 (_entity (_in ))))
				(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal S ~STD_LOGIC_VECTOR{3~downto~0}~134 0 16 (_entity (_out ))))
				(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
				(_port (_internal GI ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
				(_port (_internal PI ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation uut 0 35 (_component carry_look_ahead )
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((S)(S))
			((Cout)(Cout))
		)
		(_use (_implicit)
			(_port
				((X)(X))
				((Y)(Y))
				((Cin)(Cin))
				((S)(S))
				((Cout)(Cout))
				((GI)(GI))
				((PI)(PI))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal X ~STD_LOGIC_VECTOR{3~downto~0}~136 0 24 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal Y ~STD_LOGIC_VECTOR{3~downto~0}~136 0 25 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ((i 2))))))
		(_signal (_internal S ~STD_LOGIC_VECTOR{3~downto~0}~136 0 29 (_architecture (_uni ))))
		(_signal (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_process
			(stim_proc(_architecture 0 0 44 (_process (_wait_for)(_target(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 )
		(33751555 )
		(50529026 )
		(33686019 )
		(50463235 )
	)
	(_model . behavior 1 -1
	)
)
I 000051 55 4110          1652871309313 Behavioral
(_unit VHDL (cla_4 0 4 (behavioral 0 15 ))
	(_version v147)
	(_time 1652871309314 2022.05.18 12:55:09)
	(_source (\./src/4BitCLA.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 8181d48fd3d6d494d58595dbd3)
	(_entity
		(_time 1652871309311)
	)
	(_component
		(bitcell
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
				(_port (_internal P ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
				(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
			)
		)
	)
	(_instantiation BITCELL_1 0 30 (_component bitcell )
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((Cin)(Cin))
			((S)(S(0)))
			((P)(P(0)))
			((G)(G(0)))
		)
		(_use (_entity . bitcell)
		)
	)
	(_instantiation BITCELL_2 0 31 (_component bitcell )
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((Cin)(c1))
			((S)(S(1)))
			((P)(P(1)))
			((G)(G(1)))
		)
		(_use (_entity . bitcell)
		)
	)
	(_instantiation BITCELL_3 0 32 (_component bitcell )
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((Cin)(c2))
			((S)(S(2)))
			((P)(P(2)))
			((G)(G(2)))
		)
		(_use (_entity . bitcell)
		)
	)
	(_instantiation BITCELL_4 0 33 (_component bitcell )
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((Cin)(c3))
			((S)(S(3)))
			((P)(P(3)))
			((G)(G(3)))
		)
		(_use (_entity . bitcell)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{3~downto~0}~122 0 6 (_entity (_in ))))
		(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{3~downto~0}~124 0 8 (_entity (_out ))))
		(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal GI ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_port (_internal PI ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_signal (_internal c1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal c2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal c3 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal P ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal G ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(7))(_sensitivity(10(0))(11(0))(2)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(8))(_sensitivity(10(0))(10(1))(11(0))(11(1))(2)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_target(9))(_sensitivity(10(0))(10(1))(10(2))(11(0))(11(1))(11(2))(2)))))
			(line__38(_architecture 3 0 38 (_assignment (_simple)(_target(4))(_sensitivity(10(0))(10(1))(10(2))(10(3))(11(0))(11(1))(11(2))(11(3))(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Behavioral 4 -1
	)
)
I 000051 55 4140          1652871342561 BEHAVIORAL
(_unit VHDL (cla 0 4 (behavioral 0 15 ))
	(_version v147)
	(_time 1652871342562 2022.05.18 12:55:42)
	(_source (\./src/16bitcla.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 63336163333436756262203933)
	(_entity
		(_time 1652869425202)
	)
	(_component
		(cla_4
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{3~downto~0}~132 0 18 (_entity (_in ))))
				(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal S ~STD_LOGIC_VECTOR{3~downto~0}~134 0 20 (_entity (_out ))))
				(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
				(_port (_internal GI ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
				(_port (_internal PI ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
			)
		)
	)
	(_generate gen 0 30 (_for ~INTEGER~range~0~to~3~13 )
		(_instantiation add16 0 31 (_component cla_4 )
			(_port
				((A)(a(_range 2)))
				((B)(b(_range 3)))
				((Cin)(c(_index 4)))
				((S)(S(_range 5)))
				((Cout)(c(_index 6)))
			)
			(_use (_entity . cla_4)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~3~13 0 30 (_architecture )))
			(_type (_internal ~STD_LOGIC_VECTOR{{4*{i+1}}-1~downto~4*i}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(c 8))))))
			(_type (_internal ~STD_LOGIC_VECTOR{{4*{i+1}}-1~downto~4*i}~135 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(c 10))))))
			(_type (_internal ~STD_LOGIC_VECTOR{{4*{i+1}}-1~downto~4*i}~136 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(c 12))))))
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 6 (_entity (_in ))))
		(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{15~downto~0}~124 0 8 (_entity (_out ))))
		(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal GI ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_port (_internal PI ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal c ~STD_LOGIC_VECTOR{4~downto~0}~13 0 27 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~INTEGER~range~0~to~3~13 0 30 (_scalar (_to (i 0)(i 3)))))
		(_process
			(line__29(_architecture 0 0 29 (_assignment (_simple)(_alias((c(0))(Cin)))(_target(7(0)))(_sensitivity(2)))))
			(line__37(_architecture 1 0 37 (_assignment (_simple)(_alias((Cout)(c(4))))(_target(4))(_sensitivity(7(4))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . BEHAVIORAL 13 -1
	)
)
I 000051 55 1373          1652871351938 Behavioral
(_unit VHDL (bitcell 0 4 (behavioral 0 13 ))
	(_version v147)
	(_time 1652871351939 2022.05.18 12:55:51)
	(_source (\./src/bitcell.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 02050604095452140000175800)
	(_entity
		(_time 1652869251538)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal P ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_process
			(line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
			(line__18(_architecture 1 0 18 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)))))
			(line__19(_architecture 2 0 19 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 3 -1
	)
)
I 000051 55 4110          1652871351997 Behavioral
(_unit VHDL (cla_4 0 4 (behavioral 0 15 ))
	(_version v147)
	(_time 1652871351998 2022.05.18 12:55:51)
	(_source (\./src/4BitCLA.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 40474542131715551444541a12)
	(_entity
		(_time 1652871309310)
	)
	(_component
		(bitcell
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
				(_port (_internal P ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
				(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
			)
		)
	)
	(_instantiation BITCELL_1 0 30 (_component bitcell )
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((Cin)(Cin))
			((S)(S(0)))
			((P)(P(0)))
			((G)(G(0)))
		)
		(_use (_entity . bitcell)
		)
	)
	(_instantiation BITCELL_2 0 31 (_component bitcell )
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((Cin)(c1))
			((S)(S(1)))
			((P)(P(1)))
			((G)(G(1)))
		)
		(_use (_entity . bitcell)
		)
	)
	(_instantiation BITCELL_3 0 32 (_component bitcell )
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((Cin)(c2))
			((S)(S(2)))
			((P)(P(2)))
			((G)(G(2)))
		)
		(_use (_entity . bitcell)
		)
	)
	(_instantiation BITCELL_4 0 33 (_component bitcell )
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((Cin)(c3))
			((S)(S(3)))
			((P)(P(3)))
			((G)(G(3)))
		)
		(_use (_entity . bitcell)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{3~downto~0}~122 0 6 (_entity (_in ))))
		(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{3~downto~0}~124 0 8 (_entity (_out ))))
		(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal GI ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_port (_internal PI ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_signal (_internal c1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal c2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal c3 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal P ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal G ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(7))(_sensitivity(10(0))(11(0))(2)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(8))(_sensitivity(10(0))(10(1))(11(0))(11(1))(2)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_target(9))(_sensitivity(10(0))(10(1))(10(2))(11(0))(11(1))(11(2))(2)))))
			(line__38(_architecture 3 0 38 (_assignment (_simple)(_target(4))(_sensitivity(10(0))(10(1))(10(2))(10(3))(11(0))(11(1))(11(2))(11(3))(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Behavioral 4 -1
	)
)
V 000051 55 4140          1652871352056 BEHAVIORAL
(_unit VHDL (cla 0 4 (behavioral 0 15 ))
	(_version v147)
	(_time 1652871352057 2022.05.18 12:55:52)
	(_source (\./src/16bitcla.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 7f787a7e7a282a697e7f3c252f)
	(_entity
		(_time 1652869425202)
	)
	(_component
		(cla_4
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{3~downto~0}~132 0 18 (_entity (_in ))))
				(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal S ~STD_LOGIC_VECTOR{3~downto~0}~134 0 20 (_entity (_out ))))
				(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
				(_port (_internal GI ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
				(_port (_internal PI ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
			)
		)
	)
	(_generate gen 0 30 (_for ~INTEGER~range~0~to~3~13 )
		(_instantiation add16 0 31 (_component cla_4 )
			(_port
				((A)(a(_range 2)))
				((B)(b(_range 3)))
				((Cin)(c(_index 4)))
				((S)(S(_range 5)))
				((Cout)(c(_index 6)))
			)
			(_use (_entity . cla_4)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~3~13 0 30 (_architecture )))
			(_type (_internal ~STD_LOGIC_VECTOR{{4*{i+1}}-1~downto~4*i}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(c 8))))))
			(_type (_internal ~STD_LOGIC_VECTOR{{4*{i+1}}-1~downto~4*i}~135 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(c 10))))))
			(_type (_internal ~STD_LOGIC_VECTOR{{4*{i+1}}-1~downto~4*i}~136 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(c 12))))))
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 6 (_entity (_in ))))
		(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{15~downto~0}~124 0 8 (_entity (_out ))))
		(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal GI ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_port (_internal PI ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal c ~STD_LOGIC_VECTOR{4~downto~0}~13 0 27 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~INTEGER~range~0~to~3~13 0 30 (_scalar (_to (i 0)(i 3)))))
		(_process
			(line__29(_architecture 0 0 29 (_assignment (_simple)(_alias((c(0))(Cin)))(_target(7(0)))(_sensitivity(2)))))
			(line__37(_architecture 1 0 37 (_assignment (_simple)(_alias((Cout)(c(4))))(_target(4))(_sensitivity(7(4))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . BEHAVIORAL 13 -1
	)
)
I 000049 55 2866          1652871352112 behavior
(_unit VHDL (tb_carry_look_ahead 0 4 (behavior 0 7 ))
	(_version v147)
	(_time 1652871352113 2022.05.18 12:55:52)
	(_source (\./src/testbench/fourbitcla_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code aea8acf9f9faacb8a9acbff5fd)
	(_entity
		(_time 1652868627546)
	)
	(_component
		(carry_look_ahead
			(_object
				(_port (_internal X ~STD_LOGIC_VECTOR{3~downto~0}~13 0 13 (_entity (_in ))))
				(_port (_internal Y ~STD_LOGIC_VECTOR{3~downto~0}~132 0 14 (_entity (_in ))))
				(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal S ~STD_LOGIC_VECTOR{3~downto~0}~134 0 16 (_entity (_out ))))
				(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
				(_port (_internal GI ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
				(_port (_internal PI ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation uut 0 35 (_component carry_look_ahead )
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((S)(S))
			((Cout)(Cout))
		)
		(_use (_implicit)
			(_port
				((X)(X))
				((Y)(Y))
				((Cin)(Cin))
				((S)(S))
				((Cout)(Cout))
				((GI)(GI))
				((PI)(PI))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal X ~STD_LOGIC_VECTOR{3~downto~0}~136 0 24 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal Y ~STD_LOGIC_VECTOR{3~downto~0}~136 0 25 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ((i 2))))))
		(_signal (_internal S ~STD_LOGIC_VECTOR{3~downto~0}~136 0 29 (_architecture (_uni ))))
		(_signal (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_process
			(stim_proc(_architecture 0 0 44 (_process (_wait_for)(_target(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 )
		(33751555 )
		(50529026 )
		(33686019 )
		(50463235 )
	)
	(_model . behavior 1 -1
	)
)
I 000051 55 1373          1652871507497 Behavioral
(_unit VHDL (bitcell 0 4 (behavioral 0 13 ))
	(_version v147)
	(_time 1652871507498 2022.05.18 12:58:27)
	(_source (\./src/bitcell.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code acadabfbf6fafcbaaeaeb9f6ae)
	(_entity
		(_time 1652869251538)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal P ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_process
			(line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
			(line__18(_architecture 1 0 18 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)))))
			(line__19(_architecture 2 0 19 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 3 -1
	)
)
I 000051 55 4110          1652871507536 Behavioral
(_unit VHDL (cla_4 0 4 (behavioral 0 15 ))
	(_version v147)
	(_time 1652871507537 2022.05.18 12:58:27)
	(_source (\./src/4BitCLA.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code cbcacd9eca9c9ede9fcfdf9199)
	(_entity
		(_time 1652871309310)
	)
	(_component
		(bitcell
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
				(_port (_internal P ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
				(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
			)
		)
	)
	(_instantiation BITCELL_1 0 30 (_component bitcell )
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((Cin)(Cin))
			((S)(S(0)))
			((P)(P(0)))
			((G)(G(0)))
		)
		(_use (_entity . bitcell)
		)
	)
	(_instantiation BITCELL_2 0 31 (_component bitcell )
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((Cin)(c1))
			((S)(S(1)))
			((P)(P(1)))
			((G)(G(1)))
		)
		(_use (_entity . bitcell)
		)
	)
	(_instantiation BITCELL_3 0 32 (_component bitcell )
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((Cin)(c2))
			((S)(S(2)))
			((P)(P(2)))
			((G)(G(2)))
		)
		(_use (_entity . bitcell)
		)
	)
	(_instantiation BITCELL_4 0 33 (_component bitcell )
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((Cin)(c3))
			((S)(S(3)))
			((P)(P(3)))
			((G)(G(3)))
		)
		(_use (_entity . bitcell)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{3~downto~0}~122 0 6 (_entity (_in ))))
		(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{3~downto~0}~124 0 8 (_entity (_out ))))
		(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal GI ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_port (_internal PI ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_signal (_internal c1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal c2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal c3 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal P ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal G ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(7))(_sensitivity(10(0))(11(0))(2)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(8))(_sensitivity(10(0))(10(1))(11(0))(11(1))(2)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_target(9))(_sensitivity(10(0))(10(1))(10(2))(11(0))(11(1))(11(2))(2)))))
			(line__38(_architecture 3 0 38 (_assignment (_simple)(_target(4))(_sensitivity(10(0))(10(1))(10(2))(10(3))(11(0))(11(1))(11(2))(11(3))(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Behavioral 4 -1
	)
)
I 000051 55 4145          1652871507575 BEHAVIORAL
(_unit VHDL (cla_16 0 4 (behavioral 0 15 ))
	(_version v147)
	(_time 1652871507576 2022.05.18 12:58:27)
	(_source (\./src/16bitcla.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code fafbfcaaf8adafefaeffeba5ad)
	(_entity
		(_time 1652871507572)
	)
	(_component
		(cla_4
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{3~downto~0}~132 0 18 (_entity (_in ))))
				(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal S ~STD_LOGIC_VECTOR{3~downto~0}~134 0 20 (_entity (_out ))))
				(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
				(_port (_internal GI ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
				(_port (_internal PI ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
			)
		)
	)
	(_generate gen 0 30 (_for ~INTEGER~range~0~to~3~13 )
		(_instantiation add16 0 31 (_component cla_4 )
			(_port
				((A)(a(_range 2)))
				((B)(b(_range 3)))
				((Cin)(c(_index 4)))
				((S)(S(_range 5)))
				((Cout)(c(_index 6)))
			)
			(_use (_entity . cla_4)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~3~13 0 30 (_architecture )))
			(_type (_internal ~STD_LOGIC_VECTOR{{4*{i+1}}-1~downto~4*i}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(c 8))))))
			(_type (_internal ~STD_LOGIC_VECTOR{{4*{i+1}}-1~downto~4*i}~135 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(c 10))))))
			(_type (_internal ~STD_LOGIC_VECTOR{{4*{i+1}}-1~downto~4*i}~136 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(c 12))))))
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 6 (_entity (_in ))))
		(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{15~downto~0}~124 0 8 (_entity (_out ))))
		(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal GII ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_port (_internal PII ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal c ~STD_LOGIC_VECTOR{4~downto~0}~13 0 27 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~INTEGER~range~0~to~3~13 0 30 (_scalar (_to (i 0)(i 3)))))
		(_process
			(line__29(_architecture 0 0 29 (_assignment (_simple)(_alias((c(0))(Cin)))(_target(7(0)))(_sensitivity(2)))))
			(line__37(_architecture 1 0 37 (_assignment (_simple)(_alias((Cout)(c(4))))(_target(4))(_sensitivity(7(4))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . BEHAVIORAL 13 -1
	)
)
V 000049 55 2866          1652871507619 behavior
(_unit VHDL (tb_carry_look_ahead 0 4 (behavior 0 7 ))
	(_version v147)
	(_time 1652871507620 2022.05.18 12:58:27)
	(_source (\./src/testbench/fourbitcla_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 29292b2d227d2b3f2e2b38727a)
	(_entity
		(_time 1652868627546)
	)
	(_component
		(carry_look_ahead
			(_object
				(_port (_internal X ~STD_LOGIC_VECTOR{3~downto~0}~13 0 13 (_entity (_in ))))
				(_port (_internal Y ~STD_LOGIC_VECTOR{3~downto~0}~132 0 14 (_entity (_in ))))
				(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal S ~STD_LOGIC_VECTOR{3~downto~0}~134 0 16 (_entity (_out ))))
				(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
				(_port (_internal GI ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
				(_port (_internal PI ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation uut 0 35 (_component carry_look_ahead )
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((S)(S))
			((Cout)(Cout))
		)
		(_use (_implicit)
			(_port
				((X)(X))
				((Y)(Y))
				((Cin)(Cin))
				((S)(S))
				((Cout)(Cout))
				((GI)(GI))
				((PI)(PI))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal X ~STD_LOGIC_VECTOR{3~downto~0}~136 0 24 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal Y ~STD_LOGIC_VECTOR{3~downto~0}~136 0 25 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ((i 2))))))
		(_signal (_internal S ~STD_LOGIC_VECTOR{3~downto~0}~136 0 29 (_architecture (_uni ))))
		(_signal (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_process
			(stim_proc(_architecture 0 0 44 (_process (_wait_for)(_target(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 )
		(33751555 )
		(50529026 )
		(33686019 )
		(50463235 )
	)
	(_model . behavior 1 -1
	)
)
I 000051 55 4145          1652871630143 BEHAVIORAL
(_unit VHDL (cla_16 0 4 (behavioral 0 15 ))
	(_version v147)
	(_time 1652871630144 2022.05.18 13:00:30)
	(_source (\./src/16bitcla.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code bdbebae9baeae8a8e9b8ace2ea)
	(_entity
		(_time 1652871507571)
	)
	(_component
		(cla_4
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{3~downto~0}~132 0 18 (_entity (_in ))))
				(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal S ~STD_LOGIC_VECTOR{3~downto~0}~134 0 20 (_entity (_out ))))
				(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
				(_port (_internal GI ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
				(_port (_internal PI ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
			)
		)
	)
	(_generate gen 0 30 (_for ~INTEGER~range~0~to~3~13 )
		(_instantiation add16 0 31 (_component cla_4 )
			(_port
				((A)(a(_range 2)))
				((B)(b(_range 3)))
				((Cin)(c(_index 4)))
				((S)(S(_range 5)))
				((Cout)(c(_index 6)))
			)
			(_use (_entity . cla_4)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~3~13 0 30 (_architecture )))
			(_type (_internal ~STD_LOGIC_VECTOR{{4*{i+1}}-1~downto~4*i}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(c 8))))))
			(_type (_internal ~STD_LOGIC_VECTOR{{4*{i+1}}-1~downto~4*i}~135 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(c 10))))))
			(_type (_internal ~STD_LOGIC_VECTOR{{4*{i+1}}-1~downto~4*i}~136 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(c 12))))))
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 6 (_entity (_in ))))
		(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{15~downto~0}~124 0 8 (_entity (_out ))))
		(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal GII ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_port (_internal PII ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal c ~STD_LOGIC_VECTOR{4~downto~0}~13 0 27 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~INTEGER~range~0~to~3~13 0 30 (_scalar (_to (i 0)(i 3)))))
		(_process
			(line__29(_architecture 0 0 29 (_assignment (_simple)(_alias((c(0))(Cin)))(_target(7(0)))(_sensitivity(2)))))
			(line__37(_architecture 1 0 37 (_assignment (_simple)(_alias((Cout)(c(4))))(_target(4))(_sensitivity(7(4))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . BEHAVIORAL 13 -1
	)
)
I 000056 55 3054          1652871777936 TB_ARCHITECTURE
(_unit VHDL (cla_16_tb 0 6 (tb_architecture 0 9 ))
	(_version v147)
	(_time 1652871777937 2022.05.18 13:02:57)
	(_source (\./src/TestBench/cla_16_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 121d1715434547074016034d45)
	(_entity
		(_time 1652871754653)
	)
	(_component
		(cla_16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~13 0 13 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~132 0 14 (_entity (_in ))))
				(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal S ~STD_LOGIC_VECTOR{15~downto~0}~134 0 16 (_entity (_out ))))
				(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
				(_port (_internal GII ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
				(_port (_internal PII ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 37 (_component cla_16 )
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((S)(S))
			((Cout)(Cout))
			((GII)(GII))
			((PII)(PII))
		)
		(_use (_entity . cla_16)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~136 0 23 (_architecture (_uni ))))
		(_signal (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~136 0 24 (_architecture (_uni ))))
		(_signal (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal S ~STD_LOGIC_VECTOR{15~downto~0}~136 0 27 (_architecture (_uni ))))
		(_signal (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal GII ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal PII ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_process
			(stim_proc(_architecture 0 0 48 (_process (_wait_for)(_target(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 50463234 )
		(33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 50463490 )
		(33686018 33686018 33686018 50528770 )
		(33686018 33686018 33686018 33751555 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000039 55 381 0 testbench_for_cla_16
(_configuration VHDL (testbench_for_cla_16 0 74 (cla_16_tb))
	(_version v147)
	(_time 1652871777940 2022.05.18 13:02:57)
	(_source (\./src/TestBench/cla_16_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 121c1015154445051613004846)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . cla_16 behavioral
			)
		)
	)
)
I 000056 55 3306          1652871994552 TB_ARCHITECTURE
(_unit VHDL (cla_16_tb 0 6 (tb_architecture 0 9 ))
	(_version v147)
	(_time 1652871994553 2022.05.18 13:06:34)
	(_source (\./src/TestBench/cla_16_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 33603436636466266039226c64)
	(_entity
		(_time 1652871754653)
	)
	(_component
		(cla_16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~13 0 13 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~132 0 14 (_entity (_in ))))
				(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal S ~STD_LOGIC_VECTOR{15~downto~0}~134 0 16 (_entity (_out ))))
				(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
				(_port (_internal GII ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
				(_port (_internal PII ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 37 (_component cla_16 )
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((S)(S))
			((Cout)(Cout))
			((GII)(GII))
			((PII)(PII))
		)
		(_use (_entity . cla_16)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~136 0 23 (_architecture (_uni ))))
		(_signal (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~136 0 24 (_architecture (_uni ))))
		(_signal (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal S ~STD_LOGIC_VECTOR{15~downto~0}~136 0 27 (_architecture (_uni ))))
		(_signal (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal GII ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal PII ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_process
			(stim_proc(_architecture 0 0 48 (_process (_wait_for)(_target(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 50463234 )
		(33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 50463490 )
		(33686018 33686018 33686018 50528770 )
		(33686018 33686018 33686018 33751555 )
		(33686018 33686018 50463234 33751555 )
		(33686018 33686018 50463234 33751811 )
		(33686018 33686018 50463234 50529027 )
		(33686018 50528770 33686019 33751554 )
		(50529027 50529027 50529027 50529027 )
		(33686018 33751810 33686018 33751554 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000039 55 381 0 testbench_for_cla_16
(_configuration VHDL (testbench_for_cla_16 0 92 (cla_16_tb))
	(_version v147)
	(_time 1652871994556 2022.05.18 13:06:34)
	(_source (\./src/TestBench/cla_16_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 33613336356564243732216967)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . cla_16 behavioral
			)
		)
	)
)
V 000051 55 1373          1652872874558 Behavioral
(_unit VHDL (bitcell 0 4 (behavioral 0 13 ))
	(_version v147)
	(_time 1652872874559 2022.05.18 13:21:14)
	(_source (\./src/bitcell.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code c3c0c096c99593d5c1c1d699c1)
	(_entity
		(_time 1652869251538)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal P ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_process
			(line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
			(line__18(_architecture 1 0 18 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)))))
			(line__19(_architecture 2 0 19 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 3 -1
	)
)
V 000051 55 4110          1652872874608 Behavioral
(_unit VHDL (cla_4 0 4 (behavioral 0 15 ))
	(_version v147)
	(_time 1652872874609 2022.05.18 13:21:14)
	(_source (\./src/4BitCLA.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code f2f1f0a2a3a5a7e7a6f6e6a8a0)
	(_entity
		(_time 1652871309310)
	)
	(_component
		(bitcell
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
				(_port (_internal P ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
				(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
			)
		)
	)
	(_instantiation BITCELL_1 0 30 (_component bitcell )
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((Cin)(Cin))
			((S)(S(0)))
			((P)(P(0)))
			((G)(G(0)))
		)
		(_use (_entity . bitcell)
		)
	)
	(_instantiation BITCELL_2 0 31 (_component bitcell )
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((Cin)(c1))
			((S)(S(1)))
			((P)(P(1)))
			((G)(G(1)))
		)
		(_use (_entity . bitcell)
		)
	)
	(_instantiation BITCELL_3 0 32 (_component bitcell )
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((Cin)(c2))
			((S)(S(2)))
			((P)(P(2)))
			((G)(G(2)))
		)
		(_use (_entity . bitcell)
		)
	)
	(_instantiation BITCELL_4 0 33 (_component bitcell )
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((Cin)(c3))
			((S)(S(3)))
			((P)(P(3)))
			((G)(G(3)))
		)
		(_use (_entity . bitcell)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{3~downto~0}~122 0 6 (_entity (_in ))))
		(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{3~downto~0}~124 0 8 (_entity (_out ))))
		(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal GI ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_port (_internal PI ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_signal (_internal c1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal c2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal c3 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal P ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal G ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(7))(_sensitivity(10(0))(11(0))(2)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(8))(_sensitivity(10(0))(10(1))(11(0))(11(1))(2)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_target(9))(_sensitivity(10(0))(10(1))(10(2))(11(0))(11(1))(11(2))(2)))))
			(line__38(_architecture 3 0 38 (_assignment (_simple)(_target(4))(_sensitivity(10(0))(10(1))(10(2))(10(3))(11(0))(11(1))(11(2))(11(3))(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Behavioral 4 -1
	)
)
V 000051 55 4145          1652872874659 BEHAVIORAL
(_unit VHDL (cla_16 0 4 (behavioral 0 13 ))
	(_version v147)
	(_time 1652872874660 2022.05.18 13:21:14)
	(_source (\./src/16bitcla.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 20232124737775357426317f77)
	(_entity
		(_time 1652871507571)
	)
	(_component
		(cla_4
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{3~downto~0}~132 0 16 (_entity (_in ))))
				(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal S ~STD_LOGIC_VECTOR{3~downto~0}~134 0 18 (_entity (_out ))))
				(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_port (_internal GI ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
				(_port (_internal PI ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
	)
	(_generate gen 0 27 (_for ~INTEGER~range~0~to~3~13 )
		(_instantiation add16 0 28 (_component cla_4 )
			(_port
				((A)(a(_range 2)))
				((B)(b(_range 3)))
				((Cin)(c(_index 4)))
				((S)(S(_range 5)))
				((Cout)(c(_index 6)))
			)
			(_use (_entity . cla_4)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~3~13 0 27 (_architecture )))
			(_type (_internal ~STD_LOGIC_VECTOR{{4*{i+1}}-1~downto~4*i}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(c 8))))))
			(_type (_internal ~STD_LOGIC_VECTOR{{4*{i+1}}-1~downto~4*i}~135 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(c 10))))))
			(_type (_internal ~STD_LOGIC_VECTOR{{4*{i+1}}-1~downto~4*i}~136 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(c 12))))))
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 6 (_entity (_in ))))
		(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{15~downto~0}~124 0 8 (_entity (_out ))))
		(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal GII ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_port (_internal PII ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal c ~STD_LOGIC_VECTOR{4~downto~0}~13 0 24 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~INTEGER~range~0~to~3~13 0 27 (_scalar (_to (i 0)(i 3)))))
		(_process
			(line__26(_architecture 0 0 26 (_assignment (_simple)(_alias((c(0))(Cin)))(_target(7(0)))(_sensitivity(2)))))
			(line__34(_architecture 1 0 34 (_assignment (_simple)(_alias((Cout)(c(4))))(_target(4))(_sensitivity(7(4))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . BEHAVIORAL 13 -1
	)
)
V 000056 55 3306          1652872874713 TB_ARCHITECTURE
(_unit VHDL (cla_16_tb 0 6 (tb_architecture 0 9 ))
	(_version v147)
	(_time 1652872874714 2022.05.18 13:21:14)
	(_source (\./src/TestBench/cla_16_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 5f5c5e5c5a080a4a0c5d4e0008)
	(_entity
		(_time 1652871754653)
	)
	(_component
		(cla_16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~13 0 13 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~132 0 14 (_entity (_in ))))
				(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal S ~STD_LOGIC_VECTOR{15~downto~0}~134 0 16 (_entity (_out ))))
				(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
				(_port (_internal GII ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
				(_port (_internal PII ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 37 (_component cla_16 )
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((S)(S))
			((Cout)(Cout))
			((GII)(GII))
			((PII)(PII))
		)
		(_use (_entity . cla_16)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~136 0 23 (_architecture (_uni ))))
		(_signal (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~136 0 24 (_architecture (_uni ))))
		(_signal (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal S ~STD_LOGIC_VECTOR{15~downto~0}~136 0 27 (_architecture (_uni ))))
		(_signal (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal GII ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal PII ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_process
			(stim_proc(_architecture 0 0 48 (_process (_wait_for)(_target(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 50463234 )
		(33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 50463490 )
		(33686018 33686018 33686018 50528770 )
		(33686018 33686018 33686018 33751555 )
		(33686018 33686018 50463234 33751555 )
		(33686018 33686018 50463234 33751811 )
		(33686018 33686018 50463234 50529027 )
		(33686018 50528770 33686019 33751554 )
		(50529027 50529027 50529027 50529027 )
		(33686018 33751810 33686018 33751554 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
V 000039 55 381 0 testbench_for_cla_16
(_configuration VHDL (testbench_for_cla_16 0 84 (cla_16_tb))
	(_version v147)
	(_time 1652872874718 2022.05.18 13:21:14)
	(_source (\./src/testbench/cla_16_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 5f5d595c0c0908485b5e4d050b)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . cla_16 behavioral
			)
		)
	)
)
