
Car.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000aae8  080001e8  080001e8  000011e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000d10  0800acd0  0800acd0  0000bcd0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b9e0  0800b9e0  0000d118  2**0
                  CONTENTS
  4 .ARM          00000008  0800b9e0  0800b9e0  0000c9e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b9e8  0800b9e8  0000d118  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b9e8  0800b9e8  0000c9e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b9ec  0800b9ec  0000c9ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000118  20000000  0800b9f0  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000440  20000118  0800bb08  0000d118  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000558  0800bb08  0000d558  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000d118  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015403  00000000  00000000  0000d141  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003787  00000000  00000000  00022544  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000014b0  00000000  00000000  00025cd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001045  00000000  00000000  00027180  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001e752  00000000  00000000  000281c5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001c597  00000000  00000000  00046917  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a414a  00000000  00000000  00062eae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000086  00000000  00000000  00106ff8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000060ec  00000000  00000000  00107080  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000063  00000000  00000000  0010d16c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e8 <__do_global_dtors_aux>:
 80001e8:	b510      	push	{r4, lr}
 80001ea:	4c05      	ldr	r4, [pc, #20]	@ (8000200 <__do_global_dtors_aux+0x18>)
 80001ec:	7823      	ldrb	r3, [r4, #0]
 80001ee:	b933      	cbnz	r3, 80001fe <__do_global_dtors_aux+0x16>
 80001f0:	4b04      	ldr	r3, [pc, #16]	@ (8000204 <__do_global_dtors_aux+0x1c>)
 80001f2:	b113      	cbz	r3, 80001fa <__do_global_dtors_aux+0x12>
 80001f4:	4804      	ldr	r0, [pc, #16]	@ (8000208 <__do_global_dtors_aux+0x20>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	2301      	movs	r3, #1
 80001fc:	7023      	strb	r3, [r4, #0]
 80001fe:	bd10      	pop	{r4, pc}
 8000200:	20000118 	.word	0x20000118
 8000204:	00000000 	.word	0x00000000
 8000208:	0800acb8 	.word	0x0800acb8

0800020c <frame_dummy>:
 800020c:	b508      	push	{r3, lr}
 800020e:	4b03      	ldr	r3, [pc, #12]	@ (800021c <frame_dummy+0x10>)
 8000210:	b11b      	cbz	r3, 800021a <frame_dummy+0xe>
 8000212:	4903      	ldr	r1, [pc, #12]	@ (8000220 <frame_dummy+0x14>)
 8000214:	4803      	ldr	r0, [pc, #12]	@ (8000224 <frame_dummy+0x18>)
 8000216:	f3af 8000 	nop.w
 800021a:	bd08      	pop	{r3, pc}
 800021c:	00000000 	.word	0x00000000
 8000220:	2000011c 	.word	0x2000011c
 8000224:	0800acb8 	.word	0x0800acb8

08000228 <__aeabi_drsub>:
 8000228:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800022c:	e002      	b.n	8000234 <__adddf3>
 800022e:	bf00      	nop

08000230 <__aeabi_dsub>:
 8000230:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000234 <__adddf3>:
 8000234:	b530      	push	{r4, r5, lr}
 8000236:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800023a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800023e:	ea94 0f05 	teq	r4, r5
 8000242:	bf08      	it	eq
 8000244:	ea90 0f02 	teqeq	r0, r2
 8000248:	bf1f      	itttt	ne
 800024a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800024e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000252:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000256:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800025a:	f000 80e2 	beq.w	8000422 <__adddf3+0x1ee>
 800025e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000262:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000266:	bfb8      	it	lt
 8000268:	426d      	neglt	r5, r5
 800026a:	dd0c      	ble.n	8000286 <__adddf3+0x52>
 800026c:	442c      	add	r4, r5
 800026e:	ea80 0202 	eor.w	r2, r0, r2
 8000272:	ea81 0303 	eor.w	r3, r1, r3
 8000276:	ea82 0000 	eor.w	r0, r2, r0
 800027a:	ea83 0101 	eor.w	r1, r3, r1
 800027e:	ea80 0202 	eor.w	r2, r0, r2
 8000282:	ea81 0303 	eor.w	r3, r1, r3
 8000286:	2d36      	cmp	r5, #54	@ 0x36
 8000288:	bf88      	it	hi
 800028a:	bd30      	pophi	{r4, r5, pc}
 800028c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000290:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000294:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000298:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800029c:	d002      	beq.n	80002a4 <__adddf3+0x70>
 800029e:	4240      	negs	r0, r0
 80002a0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002a4:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002a8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002ac:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002b0:	d002      	beq.n	80002b8 <__adddf3+0x84>
 80002b2:	4252      	negs	r2, r2
 80002b4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002b8:	ea94 0f05 	teq	r4, r5
 80002bc:	f000 80a7 	beq.w	800040e <__adddf3+0x1da>
 80002c0:	f1a4 0401 	sub.w	r4, r4, #1
 80002c4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002c8:	db0d      	blt.n	80002e6 <__adddf3+0xb2>
 80002ca:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002ce:	fa22 f205 	lsr.w	r2, r2, r5
 80002d2:	1880      	adds	r0, r0, r2
 80002d4:	f141 0100 	adc.w	r1, r1, #0
 80002d8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002dc:	1880      	adds	r0, r0, r2
 80002de:	fa43 f305 	asr.w	r3, r3, r5
 80002e2:	4159      	adcs	r1, r3
 80002e4:	e00e      	b.n	8000304 <__adddf3+0xd0>
 80002e6:	f1a5 0520 	sub.w	r5, r5, #32
 80002ea:	f10e 0e20 	add.w	lr, lr, #32
 80002ee:	2a01      	cmp	r2, #1
 80002f0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002f4:	bf28      	it	cs
 80002f6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002fa:	fa43 f305 	asr.w	r3, r3, r5
 80002fe:	18c0      	adds	r0, r0, r3
 8000300:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000304:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000308:	d507      	bpl.n	800031a <__adddf3+0xe6>
 800030a:	f04f 0e00 	mov.w	lr, #0
 800030e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000312:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000316:	eb6e 0101 	sbc.w	r1, lr, r1
 800031a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800031e:	d31b      	bcc.n	8000358 <__adddf3+0x124>
 8000320:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000324:	d30c      	bcc.n	8000340 <__adddf3+0x10c>
 8000326:	0849      	lsrs	r1, r1, #1
 8000328:	ea5f 0030 	movs.w	r0, r0, rrx
 800032c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000330:	f104 0401 	add.w	r4, r4, #1
 8000334:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000338:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800033c:	f080 809a 	bcs.w	8000474 <__adddf3+0x240>
 8000340:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000344:	bf08      	it	eq
 8000346:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800034a:	f150 0000 	adcs.w	r0, r0, #0
 800034e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000352:	ea41 0105 	orr.w	r1, r1, r5
 8000356:	bd30      	pop	{r4, r5, pc}
 8000358:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800035c:	4140      	adcs	r0, r0
 800035e:	eb41 0101 	adc.w	r1, r1, r1
 8000362:	3c01      	subs	r4, #1
 8000364:	bf28      	it	cs
 8000366:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800036a:	d2e9      	bcs.n	8000340 <__adddf3+0x10c>
 800036c:	f091 0f00 	teq	r1, #0
 8000370:	bf04      	itt	eq
 8000372:	4601      	moveq	r1, r0
 8000374:	2000      	moveq	r0, #0
 8000376:	fab1 f381 	clz	r3, r1
 800037a:	bf08      	it	eq
 800037c:	3320      	addeq	r3, #32
 800037e:	f1a3 030b 	sub.w	r3, r3, #11
 8000382:	f1b3 0220 	subs.w	r2, r3, #32
 8000386:	da0c      	bge.n	80003a2 <__adddf3+0x16e>
 8000388:	320c      	adds	r2, #12
 800038a:	dd08      	ble.n	800039e <__adddf3+0x16a>
 800038c:	f102 0c14 	add.w	ip, r2, #20
 8000390:	f1c2 020c 	rsb	r2, r2, #12
 8000394:	fa01 f00c 	lsl.w	r0, r1, ip
 8000398:	fa21 f102 	lsr.w	r1, r1, r2
 800039c:	e00c      	b.n	80003b8 <__adddf3+0x184>
 800039e:	f102 0214 	add.w	r2, r2, #20
 80003a2:	bfd8      	it	le
 80003a4:	f1c2 0c20 	rsble	ip, r2, #32
 80003a8:	fa01 f102 	lsl.w	r1, r1, r2
 80003ac:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003b0:	bfdc      	itt	le
 80003b2:	ea41 010c 	orrle.w	r1, r1, ip
 80003b6:	4090      	lslle	r0, r2
 80003b8:	1ae4      	subs	r4, r4, r3
 80003ba:	bfa2      	ittt	ge
 80003bc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003c0:	4329      	orrge	r1, r5
 80003c2:	bd30      	popge	{r4, r5, pc}
 80003c4:	ea6f 0404 	mvn.w	r4, r4
 80003c8:	3c1f      	subs	r4, #31
 80003ca:	da1c      	bge.n	8000406 <__adddf3+0x1d2>
 80003cc:	340c      	adds	r4, #12
 80003ce:	dc0e      	bgt.n	80003ee <__adddf3+0x1ba>
 80003d0:	f104 0414 	add.w	r4, r4, #20
 80003d4:	f1c4 0220 	rsb	r2, r4, #32
 80003d8:	fa20 f004 	lsr.w	r0, r0, r4
 80003dc:	fa01 f302 	lsl.w	r3, r1, r2
 80003e0:	ea40 0003 	orr.w	r0, r0, r3
 80003e4:	fa21 f304 	lsr.w	r3, r1, r4
 80003e8:	ea45 0103 	orr.w	r1, r5, r3
 80003ec:	bd30      	pop	{r4, r5, pc}
 80003ee:	f1c4 040c 	rsb	r4, r4, #12
 80003f2:	f1c4 0220 	rsb	r2, r4, #32
 80003f6:	fa20 f002 	lsr.w	r0, r0, r2
 80003fa:	fa01 f304 	lsl.w	r3, r1, r4
 80003fe:	ea40 0003 	orr.w	r0, r0, r3
 8000402:	4629      	mov	r1, r5
 8000404:	bd30      	pop	{r4, r5, pc}
 8000406:	fa21 f004 	lsr.w	r0, r1, r4
 800040a:	4629      	mov	r1, r5
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	f094 0f00 	teq	r4, #0
 8000412:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000416:	bf06      	itte	eq
 8000418:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800041c:	3401      	addeq	r4, #1
 800041e:	3d01      	subne	r5, #1
 8000420:	e74e      	b.n	80002c0 <__adddf3+0x8c>
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf18      	it	ne
 8000428:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800042c:	d029      	beq.n	8000482 <__adddf3+0x24e>
 800042e:	ea94 0f05 	teq	r4, r5
 8000432:	bf08      	it	eq
 8000434:	ea90 0f02 	teqeq	r0, r2
 8000438:	d005      	beq.n	8000446 <__adddf3+0x212>
 800043a:	ea54 0c00 	orrs.w	ip, r4, r0
 800043e:	bf04      	itt	eq
 8000440:	4619      	moveq	r1, r3
 8000442:	4610      	moveq	r0, r2
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	ea91 0f03 	teq	r1, r3
 800044a:	bf1e      	ittt	ne
 800044c:	2100      	movne	r1, #0
 800044e:	2000      	movne	r0, #0
 8000450:	bd30      	popne	{r4, r5, pc}
 8000452:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000456:	d105      	bne.n	8000464 <__adddf3+0x230>
 8000458:	0040      	lsls	r0, r0, #1
 800045a:	4149      	adcs	r1, r1
 800045c:	bf28      	it	cs
 800045e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000462:	bd30      	pop	{r4, r5, pc}
 8000464:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000468:	bf3c      	itt	cc
 800046a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800046e:	bd30      	popcc	{r4, r5, pc}
 8000470:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000474:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000478:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800047c:	f04f 0000 	mov.w	r0, #0
 8000480:	bd30      	pop	{r4, r5, pc}
 8000482:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000486:	bf1a      	itte	ne
 8000488:	4619      	movne	r1, r3
 800048a:	4610      	movne	r0, r2
 800048c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000490:	bf1c      	itt	ne
 8000492:	460b      	movne	r3, r1
 8000494:	4602      	movne	r2, r0
 8000496:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800049a:	bf06      	itte	eq
 800049c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004a0:	ea91 0f03 	teqeq	r1, r3
 80004a4:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004a8:	bd30      	pop	{r4, r5, pc}
 80004aa:	bf00      	nop

080004ac <__aeabi_ui2d>:
 80004ac:	f090 0f00 	teq	r0, #0
 80004b0:	bf04      	itt	eq
 80004b2:	2100      	moveq	r1, #0
 80004b4:	4770      	bxeq	lr
 80004b6:	b530      	push	{r4, r5, lr}
 80004b8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004bc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004c0:	f04f 0500 	mov.w	r5, #0
 80004c4:	f04f 0100 	mov.w	r1, #0
 80004c8:	e750      	b.n	800036c <__adddf3+0x138>
 80004ca:	bf00      	nop

080004cc <__aeabi_i2d>:
 80004cc:	f090 0f00 	teq	r0, #0
 80004d0:	bf04      	itt	eq
 80004d2:	2100      	moveq	r1, #0
 80004d4:	4770      	bxeq	lr
 80004d6:	b530      	push	{r4, r5, lr}
 80004d8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004dc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004e0:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004e4:	bf48      	it	mi
 80004e6:	4240      	negmi	r0, r0
 80004e8:	f04f 0100 	mov.w	r1, #0
 80004ec:	e73e      	b.n	800036c <__adddf3+0x138>
 80004ee:	bf00      	nop

080004f0 <__aeabi_f2d>:
 80004f0:	0042      	lsls	r2, r0, #1
 80004f2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004f6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004fa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004fe:	bf1f      	itttt	ne
 8000500:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000504:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000508:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 800050c:	4770      	bxne	lr
 800050e:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000512:	bf08      	it	eq
 8000514:	4770      	bxeq	lr
 8000516:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800051a:	bf04      	itt	eq
 800051c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000520:	4770      	bxeq	lr
 8000522:	b530      	push	{r4, r5, lr}
 8000524:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000528:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800052c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000530:	e71c      	b.n	800036c <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_ul2d>:
 8000534:	ea50 0201 	orrs.w	r2, r0, r1
 8000538:	bf08      	it	eq
 800053a:	4770      	bxeq	lr
 800053c:	b530      	push	{r4, r5, lr}
 800053e:	f04f 0500 	mov.w	r5, #0
 8000542:	e00a      	b.n	800055a <__aeabi_l2d+0x16>

08000544 <__aeabi_l2d>:
 8000544:	ea50 0201 	orrs.w	r2, r0, r1
 8000548:	bf08      	it	eq
 800054a:	4770      	bxeq	lr
 800054c:	b530      	push	{r4, r5, lr}
 800054e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000552:	d502      	bpl.n	800055a <__aeabi_l2d+0x16>
 8000554:	4240      	negs	r0, r0
 8000556:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800055a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800055e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000562:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000566:	f43f aed8 	beq.w	800031a <__adddf3+0xe6>
 800056a:	f04f 0203 	mov.w	r2, #3
 800056e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000572:	bf18      	it	ne
 8000574:	3203      	addne	r2, #3
 8000576:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800057a:	bf18      	it	ne
 800057c:	3203      	addne	r2, #3
 800057e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000582:	f1c2 0320 	rsb	r3, r2, #32
 8000586:	fa00 fc03 	lsl.w	ip, r0, r3
 800058a:	fa20 f002 	lsr.w	r0, r0, r2
 800058e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000592:	ea40 000e 	orr.w	r0, r0, lr
 8000596:	fa21 f102 	lsr.w	r1, r1, r2
 800059a:	4414      	add	r4, r2
 800059c:	e6bd      	b.n	800031a <__adddf3+0xe6>
 800059e:	bf00      	nop

080005a0 <__aeabi_dmul>:
 80005a0:	b570      	push	{r4, r5, r6, lr}
 80005a2:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005a6:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005aa:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005ae:	bf1d      	ittte	ne
 80005b0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005b4:	ea94 0f0c 	teqne	r4, ip
 80005b8:	ea95 0f0c 	teqne	r5, ip
 80005bc:	f000 f8de 	bleq	800077c <__aeabi_dmul+0x1dc>
 80005c0:	442c      	add	r4, r5
 80005c2:	ea81 0603 	eor.w	r6, r1, r3
 80005c6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005ca:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005ce:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005d2:	bf18      	it	ne
 80005d4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005d8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005dc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005e0:	d038      	beq.n	8000654 <__aeabi_dmul+0xb4>
 80005e2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005ee:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005f2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005f6:	f04f 0600 	mov.w	r6, #0
 80005fa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005fe:	f09c 0f00 	teq	ip, #0
 8000602:	bf18      	it	ne
 8000604:	f04e 0e01 	orrne.w	lr, lr, #1
 8000608:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 800060c:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000610:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000614:	d204      	bcs.n	8000620 <__aeabi_dmul+0x80>
 8000616:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800061a:	416d      	adcs	r5, r5
 800061c:	eb46 0606 	adc.w	r6, r6, r6
 8000620:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000624:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000628:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800062c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000630:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000634:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000638:	bf88      	it	hi
 800063a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800063e:	d81e      	bhi.n	800067e <__aeabi_dmul+0xde>
 8000640:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000644:	bf08      	it	eq
 8000646:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800064a:	f150 0000 	adcs.w	r0, r0, #0
 800064e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000652:	bd70      	pop	{r4, r5, r6, pc}
 8000654:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000658:	ea46 0101 	orr.w	r1, r6, r1
 800065c:	ea40 0002 	orr.w	r0, r0, r2
 8000660:	ea81 0103 	eor.w	r1, r1, r3
 8000664:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000668:	bfc2      	ittt	gt
 800066a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800066e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000672:	bd70      	popgt	{r4, r5, r6, pc}
 8000674:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000678:	f04f 0e00 	mov.w	lr, #0
 800067c:	3c01      	subs	r4, #1
 800067e:	f300 80ab 	bgt.w	80007d8 <__aeabi_dmul+0x238>
 8000682:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000686:	bfde      	ittt	le
 8000688:	2000      	movle	r0, #0
 800068a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800068e:	bd70      	pople	{r4, r5, r6, pc}
 8000690:	f1c4 0400 	rsb	r4, r4, #0
 8000694:	3c20      	subs	r4, #32
 8000696:	da35      	bge.n	8000704 <__aeabi_dmul+0x164>
 8000698:	340c      	adds	r4, #12
 800069a:	dc1b      	bgt.n	80006d4 <__aeabi_dmul+0x134>
 800069c:	f104 0414 	add.w	r4, r4, #20
 80006a0:	f1c4 0520 	rsb	r5, r4, #32
 80006a4:	fa00 f305 	lsl.w	r3, r0, r5
 80006a8:	fa20 f004 	lsr.w	r0, r0, r4
 80006ac:	fa01 f205 	lsl.w	r2, r1, r5
 80006b0:	ea40 0002 	orr.w	r0, r0, r2
 80006b4:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006b8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006bc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006c0:	fa21 f604 	lsr.w	r6, r1, r4
 80006c4:	eb42 0106 	adc.w	r1, r2, r6
 80006c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006cc:	bf08      	it	eq
 80006ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006d2:	bd70      	pop	{r4, r5, r6, pc}
 80006d4:	f1c4 040c 	rsb	r4, r4, #12
 80006d8:	f1c4 0520 	rsb	r5, r4, #32
 80006dc:	fa00 f304 	lsl.w	r3, r0, r4
 80006e0:	fa20 f005 	lsr.w	r0, r0, r5
 80006e4:	fa01 f204 	lsl.w	r2, r1, r4
 80006e8:	ea40 0002 	orr.w	r0, r0, r2
 80006ec:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006f0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006f4:	f141 0100 	adc.w	r1, r1, #0
 80006f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006fc:	bf08      	it	eq
 80006fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000702:	bd70      	pop	{r4, r5, r6, pc}
 8000704:	f1c4 0520 	rsb	r5, r4, #32
 8000708:	fa00 f205 	lsl.w	r2, r0, r5
 800070c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000710:	fa20 f304 	lsr.w	r3, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea43 0302 	orr.w	r3, r3, r2
 800071c:	fa21 f004 	lsr.w	r0, r1, r4
 8000720:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	fa21 f204 	lsr.w	r2, r1, r4
 8000728:	ea20 0002 	bic.w	r0, r0, r2
 800072c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f094 0f00 	teq	r4, #0
 8000740:	d10f      	bne.n	8000762 <__aeabi_dmul+0x1c2>
 8000742:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000746:	0040      	lsls	r0, r0, #1
 8000748:	eb41 0101 	adc.w	r1, r1, r1
 800074c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000750:	bf08      	it	eq
 8000752:	3c01      	subeq	r4, #1
 8000754:	d0f7      	beq.n	8000746 <__aeabi_dmul+0x1a6>
 8000756:	ea41 0106 	orr.w	r1, r1, r6
 800075a:	f095 0f00 	teq	r5, #0
 800075e:	bf18      	it	ne
 8000760:	4770      	bxne	lr
 8000762:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000766:	0052      	lsls	r2, r2, #1
 8000768:	eb43 0303 	adc.w	r3, r3, r3
 800076c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000770:	bf08      	it	eq
 8000772:	3d01      	subeq	r5, #1
 8000774:	d0f7      	beq.n	8000766 <__aeabi_dmul+0x1c6>
 8000776:	ea43 0306 	orr.w	r3, r3, r6
 800077a:	4770      	bx	lr
 800077c:	ea94 0f0c 	teq	r4, ip
 8000780:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000784:	bf18      	it	ne
 8000786:	ea95 0f0c 	teqne	r5, ip
 800078a:	d00c      	beq.n	80007a6 <__aeabi_dmul+0x206>
 800078c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000790:	bf18      	it	ne
 8000792:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000796:	d1d1      	bne.n	800073c <__aeabi_dmul+0x19c>
 8000798:	ea81 0103 	eor.w	r1, r1, r3
 800079c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007a0:	f04f 0000 	mov.w	r0, #0
 80007a4:	bd70      	pop	{r4, r5, r6, pc}
 80007a6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007aa:	bf06      	itte	eq
 80007ac:	4610      	moveq	r0, r2
 80007ae:	4619      	moveq	r1, r3
 80007b0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007b4:	d019      	beq.n	80007ea <__aeabi_dmul+0x24a>
 80007b6:	ea94 0f0c 	teq	r4, ip
 80007ba:	d102      	bne.n	80007c2 <__aeabi_dmul+0x222>
 80007bc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007c0:	d113      	bne.n	80007ea <__aeabi_dmul+0x24a>
 80007c2:	ea95 0f0c 	teq	r5, ip
 80007c6:	d105      	bne.n	80007d4 <__aeabi_dmul+0x234>
 80007c8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007cc:	bf1c      	itt	ne
 80007ce:	4610      	movne	r0, r2
 80007d0:	4619      	movne	r1, r3
 80007d2:	d10a      	bne.n	80007ea <__aeabi_dmul+0x24a>
 80007d4:	ea81 0103 	eor.w	r1, r1, r3
 80007d8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007dc:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007e4:	f04f 0000 	mov.w	r0, #0
 80007e8:	bd70      	pop	{r4, r5, r6, pc}
 80007ea:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007ee:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007f2:	bd70      	pop	{r4, r5, r6, pc}

080007f4 <__aeabi_ddiv>:
 80007f4:	b570      	push	{r4, r5, r6, lr}
 80007f6:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007fa:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007fe:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000802:	bf1d      	ittte	ne
 8000804:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000808:	ea94 0f0c 	teqne	r4, ip
 800080c:	ea95 0f0c 	teqne	r5, ip
 8000810:	f000 f8a7 	bleq	8000962 <__aeabi_ddiv+0x16e>
 8000814:	eba4 0405 	sub.w	r4, r4, r5
 8000818:	ea81 0e03 	eor.w	lr, r1, r3
 800081c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000820:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000824:	f000 8088 	beq.w	8000938 <__aeabi_ddiv+0x144>
 8000828:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800082c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000830:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000834:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000838:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800083c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000840:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000844:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000848:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 800084c:	429d      	cmp	r5, r3
 800084e:	bf08      	it	eq
 8000850:	4296      	cmpeq	r6, r2
 8000852:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000856:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800085a:	d202      	bcs.n	8000862 <__aeabi_ddiv+0x6e>
 800085c:	085b      	lsrs	r3, r3, #1
 800085e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000862:	1ab6      	subs	r6, r6, r2
 8000864:	eb65 0503 	sbc.w	r5, r5, r3
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000872:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000876:	ebb6 0e02 	subs.w	lr, r6, r2
 800087a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800087e:	bf22      	ittt	cs
 8000880:	1ab6      	subcs	r6, r6, r2
 8000882:	4675      	movcs	r5, lr
 8000884:	ea40 000c 	orrcs.w	r0, r0, ip
 8000888:	085b      	lsrs	r3, r3, #1
 800088a:	ea4f 0232 	mov.w	r2, r2, rrx
 800088e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000892:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000896:	bf22      	ittt	cs
 8000898:	1ab6      	subcs	r6, r6, r2
 800089a:	4675      	movcs	r5, lr
 800089c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008a0:	085b      	lsrs	r3, r3, #1
 80008a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008a6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008aa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ae:	bf22      	ittt	cs
 80008b0:	1ab6      	subcs	r6, r6, r2
 80008b2:	4675      	movcs	r5, lr
 80008b4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008b8:	085b      	lsrs	r3, r3, #1
 80008ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008d0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008d4:	d018      	beq.n	8000908 <__aeabi_ddiv+0x114>
 80008d6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008da:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008de:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008e2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008e6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008ea:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008ee:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008f2:	d1c0      	bne.n	8000876 <__aeabi_ddiv+0x82>
 80008f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008f8:	d10b      	bne.n	8000912 <__aeabi_ddiv+0x11e>
 80008fa:	ea41 0100 	orr.w	r1, r1, r0
 80008fe:	f04f 0000 	mov.w	r0, #0
 8000902:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000906:	e7b6      	b.n	8000876 <__aeabi_ddiv+0x82>
 8000908:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 800090c:	bf04      	itt	eq
 800090e:	4301      	orreq	r1, r0
 8000910:	2000      	moveq	r0, #0
 8000912:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000916:	bf88      	it	hi
 8000918:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800091c:	f63f aeaf 	bhi.w	800067e <__aeabi_dmul+0xde>
 8000920:	ebb5 0c03 	subs.w	ip, r5, r3
 8000924:	bf04      	itt	eq
 8000926:	ebb6 0c02 	subseq.w	ip, r6, r2
 800092a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800092e:	f150 0000 	adcs.w	r0, r0, #0
 8000932:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000936:	bd70      	pop	{r4, r5, r6, pc}
 8000938:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 800093c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000940:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000944:	bfc2      	ittt	gt
 8000946:	ebd4 050c 	rsbsgt	r5, r4, ip
 800094a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800094e:	bd70      	popgt	{r4, r5, r6, pc}
 8000950:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000954:	f04f 0e00 	mov.w	lr, #0
 8000958:	3c01      	subs	r4, #1
 800095a:	e690      	b.n	800067e <__aeabi_dmul+0xde>
 800095c:	ea45 0e06 	orr.w	lr, r5, r6
 8000960:	e68d      	b.n	800067e <__aeabi_dmul+0xde>
 8000962:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000966:	ea94 0f0c 	teq	r4, ip
 800096a:	bf08      	it	eq
 800096c:	ea95 0f0c 	teqeq	r5, ip
 8000970:	f43f af3b 	beq.w	80007ea <__aeabi_dmul+0x24a>
 8000974:	ea94 0f0c 	teq	r4, ip
 8000978:	d10a      	bne.n	8000990 <__aeabi_ddiv+0x19c>
 800097a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800097e:	f47f af34 	bne.w	80007ea <__aeabi_dmul+0x24a>
 8000982:	ea95 0f0c 	teq	r5, ip
 8000986:	f47f af25 	bne.w	80007d4 <__aeabi_dmul+0x234>
 800098a:	4610      	mov	r0, r2
 800098c:	4619      	mov	r1, r3
 800098e:	e72c      	b.n	80007ea <__aeabi_dmul+0x24a>
 8000990:	ea95 0f0c 	teq	r5, ip
 8000994:	d106      	bne.n	80009a4 <__aeabi_ddiv+0x1b0>
 8000996:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800099a:	f43f aefd 	beq.w	8000798 <__aeabi_dmul+0x1f8>
 800099e:	4610      	mov	r0, r2
 80009a0:	4619      	mov	r1, r3
 80009a2:	e722      	b.n	80007ea <__aeabi_dmul+0x24a>
 80009a4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009a8:	bf18      	it	ne
 80009aa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009ae:	f47f aec5 	bne.w	800073c <__aeabi_dmul+0x19c>
 80009b2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009b6:	f47f af0d 	bne.w	80007d4 <__aeabi_dmul+0x234>
 80009ba:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009be:	f47f aeeb 	bne.w	8000798 <__aeabi_dmul+0x1f8>
 80009c2:	e712      	b.n	80007ea <__aeabi_dmul+0x24a>

080009c4 <__aeabi_d2uiz>:
 80009c4:	004a      	lsls	r2, r1, #1
 80009c6:	d211      	bcs.n	80009ec <__aeabi_d2uiz+0x28>
 80009c8:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 80009cc:	d211      	bcs.n	80009f2 <__aeabi_d2uiz+0x2e>
 80009ce:	d50d      	bpl.n	80009ec <__aeabi_d2uiz+0x28>
 80009d0:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 80009d4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80009d8:	d40e      	bmi.n	80009f8 <__aeabi_d2uiz+0x34>
 80009da:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009de:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80009e2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80009e6:	fa23 f002 	lsr.w	r0, r3, r2
 80009ea:	4770      	bx	lr
 80009ec:	f04f 0000 	mov.w	r0, #0
 80009f0:	4770      	bx	lr
 80009f2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80009f6:	d102      	bne.n	80009fe <__aeabi_d2uiz+0x3a>
 80009f8:	f04f 30ff 	mov.w	r0, #4294967295
 80009fc:	4770      	bx	lr
 80009fe:	f04f 0000 	mov.w	r0, #0
 8000a02:	4770      	bx	lr

08000a04 <__aeabi_frsub>:
 8000a04:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000a08:	e002      	b.n	8000a10 <__addsf3>
 8000a0a:	bf00      	nop

08000a0c <__aeabi_fsub>:
 8000a0c:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000a10 <__addsf3>:
 8000a10:	0042      	lsls	r2, r0, #1
 8000a12:	bf1f      	itttt	ne
 8000a14:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000a18:	ea92 0f03 	teqne	r2, r3
 8000a1c:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000a20:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000a24:	d06a      	beq.n	8000afc <__addsf3+0xec>
 8000a26:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000a2a:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000a2e:	bfc1      	itttt	gt
 8000a30:	18d2      	addgt	r2, r2, r3
 8000a32:	4041      	eorgt	r1, r0
 8000a34:	4048      	eorgt	r0, r1
 8000a36:	4041      	eorgt	r1, r0
 8000a38:	bfb8      	it	lt
 8000a3a:	425b      	neglt	r3, r3
 8000a3c:	2b19      	cmp	r3, #25
 8000a3e:	bf88      	it	hi
 8000a40:	4770      	bxhi	lr
 8000a42:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000a46:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000a4a:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000a4e:	bf18      	it	ne
 8000a50:	4240      	negne	r0, r0
 8000a52:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a56:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000a5a:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000a5e:	bf18      	it	ne
 8000a60:	4249      	negne	r1, r1
 8000a62:	ea92 0f03 	teq	r2, r3
 8000a66:	d03f      	beq.n	8000ae8 <__addsf3+0xd8>
 8000a68:	f1a2 0201 	sub.w	r2, r2, #1
 8000a6c:	fa41 fc03 	asr.w	ip, r1, r3
 8000a70:	eb10 000c 	adds.w	r0, r0, ip
 8000a74:	f1c3 0320 	rsb	r3, r3, #32
 8000a78:	fa01 f103 	lsl.w	r1, r1, r3
 8000a7c:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000a80:	d502      	bpl.n	8000a88 <__addsf3+0x78>
 8000a82:	4249      	negs	r1, r1
 8000a84:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000a88:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000a8c:	d313      	bcc.n	8000ab6 <__addsf3+0xa6>
 8000a8e:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000a92:	d306      	bcc.n	8000aa2 <__addsf3+0x92>
 8000a94:	0840      	lsrs	r0, r0, #1
 8000a96:	ea4f 0131 	mov.w	r1, r1, rrx
 8000a9a:	f102 0201 	add.w	r2, r2, #1
 8000a9e:	2afe      	cmp	r2, #254	@ 0xfe
 8000aa0:	d251      	bcs.n	8000b46 <__addsf3+0x136>
 8000aa2:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000aa6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000aaa:	bf08      	it	eq
 8000aac:	f020 0001 	biceq.w	r0, r0, #1
 8000ab0:	ea40 0003 	orr.w	r0, r0, r3
 8000ab4:	4770      	bx	lr
 8000ab6:	0049      	lsls	r1, r1, #1
 8000ab8:	eb40 0000 	adc.w	r0, r0, r0
 8000abc:	3a01      	subs	r2, #1
 8000abe:	bf28      	it	cs
 8000ac0:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000ac4:	d2ed      	bcs.n	8000aa2 <__addsf3+0x92>
 8000ac6:	fab0 fc80 	clz	ip, r0
 8000aca:	f1ac 0c08 	sub.w	ip, ip, #8
 8000ace:	ebb2 020c 	subs.w	r2, r2, ip
 8000ad2:	fa00 f00c 	lsl.w	r0, r0, ip
 8000ad6:	bfaa      	itet	ge
 8000ad8:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000adc:	4252      	neglt	r2, r2
 8000ade:	4318      	orrge	r0, r3
 8000ae0:	bfbc      	itt	lt
 8000ae2:	40d0      	lsrlt	r0, r2
 8000ae4:	4318      	orrlt	r0, r3
 8000ae6:	4770      	bx	lr
 8000ae8:	f092 0f00 	teq	r2, #0
 8000aec:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000af0:	bf06      	itte	eq
 8000af2:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000af6:	3201      	addeq	r2, #1
 8000af8:	3b01      	subne	r3, #1
 8000afa:	e7b5      	b.n	8000a68 <__addsf3+0x58>
 8000afc:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b00:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b04:	bf18      	it	ne
 8000b06:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b0a:	d021      	beq.n	8000b50 <__addsf3+0x140>
 8000b0c:	ea92 0f03 	teq	r2, r3
 8000b10:	d004      	beq.n	8000b1c <__addsf3+0x10c>
 8000b12:	f092 0f00 	teq	r2, #0
 8000b16:	bf08      	it	eq
 8000b18:	4608      	moveq	r0, r1
 8000b1a:	4770      	bx	lr
 8000b1c:	ea90 0f01 	teq	r0, r1
 8000b20:	bf1c      	itt	ne
 8000b22:	2000      	movne	r0, #0
 8000b24:	4770      	bxne	lr
 8000b26:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000b2a:	d104      	bne.n	8000b36 <__addsf3+0x126>
 8000b2c:	0040      	lsls	r0, r0, #1
 8000b2e:	bf28      	it	cs
 8000b30:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000b34:	4770      	bx	lr
 8000b36:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000b3a:	bf3c      	itt	cc
 8000b3c:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000b40:	4770      	bxcc	lr
 8000b42:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000b46:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000b4a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b4e:	4770      	bx	lr
 8000b50:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000b54:	bf16      	itet	ne
 8000b56:	4608      	movne	r0, r1
 8000b58:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000b5c:	4601      	movne	r1, r0
 8000b5e:	0242      	lsls	r2, r0, #9
 8000b60:	bf06      	itte	eq
 8000b62:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000b66:	ea90 0f01 	teqeq	r0, r1
 8000b6a:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000b6e:	4770      	bx	lr

08000b70 <__aeabi_ui2f>:
 8000b70:	f04f 0300 	mov.w	r3, #0
 8000b74:	e004      	b.n	8000b80 <__aeabi_i2f+0x8>
 8000b76:	bf00      	nop

08000b78 <__aeabi_i2f>:
 8000b78:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000b7c:	bf48      	it	mi
 8000b7e:	4240      	negmi	r0, r0
 8000b80:	ea5f 0c00 	movs.w	ip, r0
 8000b84:	bf08      	it	eq
 8000b86:	4770      	bxeq	lr
 8000b88:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000b8c:	4601      	mov	r1, r0
 8000b8e:	f04f 0000 	mov.w	r0, #0
 8000b92:	e01c      	b.n	8000bce <__aeabi_l2f+0x2a>

08000b94 <__aeabi_ul2f>:
 8000b94:	ea50 0201 	orrs.w	r2, r0, r1
 8000b98:	bf08      	it	eq
 8000b9a:	4770      	bxeq	lr
 8000b9c:	f04f 0300 	mov.w	r3, #0
 8000ba0:	e00a      	b.n	8000bb8 <__aeabi_l2f+0x14>
 8000ba2:	bf00      	nop

08000ba4 <__aeabi_l2f>:
 8000ba4:	ea50 0201 	orrs.w	r2, r0, r1
 8000ba8:	bf08      	it	eq
 8000baa:	4770      	bxeq	lr
 8000bac:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000bb0:	d502      	bpl.n	8000bb8 <__aeabi_l2f+0x14>
 8000bb2:	4240      	negs	r0, r0
 8000bb4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000bb8:	ea5f 0c01 	movs.w	ip, r1
 8000bbc:	bf02      	ittt	eq
 8000bbe:	4684      	moveq	ip, r0
 8000bc0:	4601      	moveq	r1, r0
 8000bc2:	2000      	moveq	r0, #0
 8000bc4:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000bc8:	bf08      	it	eq
 8000bca:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000bce:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000bd2:	fabc f28c 	clz	r2, ip
 8000bd6:	3a08      	subs	r2, #8
 8000bd8:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000bdc:	db10      	blt.n	8000c00 <__aeabi_l2f+0x5c>
 8000bde:	fa01 fc02 	lsl.w	ip, r1, r2
 8000be2:	4463      	add	r3, ip
 8000be4:	fa00 fc02 	lsl.w	ip, r0, r2
 8000be8:	f1c2 0220 	rsb	r2, r2, #32
 8000bec:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000bf0:	fa20 f202 	lsr.w	r2, r0, r2
 8000bf4:	eb43 0002 	adc.w	r0, r3, r2
 8000bf8:	bf08      	it	eq
 8000bfa:	f020 0001 	biceq.w	r0, r0, #1
 8000bfe:	4770      	bx	lr
 8000c00:	f102 0220 	add.w	r2, r2, #32
 8000c04:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c08:	f1c2 0220 	rsb	r2, r2, #32
 8000c0c:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000c10:	fa21 f202 	lsr.w	r2, r1, r2
 8000c14:	eb43 0002 	adc.w	r0, r3, r2
 8000c18:	bf08      	it	eq
 8000c1a:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000c1e:	4770      	bx	lr

08000c20 <__aeabi_fmul>:
 8000c20:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000c24:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000c28:	bf1e      	ittt	ne
 8000c2a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000c2e:	ea92 0f0c 	teqne	r2, ip
 8000c32:	ea93 0f0c 	teqne	r3, ip
 8000c36:	d06f      	beq.n	8000d18 <__aeabi_fmul+0xf8>
 8000c38:	441a      	add	r2, r3
 8000c3a:	ea80 0c01 	eor.w	ip, r0, r1
 8000c3e:	0240      	lsls	r0, r0, #9
 8000c40:	bf18      	it	ne
 8000c42:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000c46:	d01e      	beq.n	8000c86 <__aeabi_fmul+0x66>
 8000c48:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000c4c:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000c50:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000c54:	fba0 3101 	umull	r3, r1, r0, r1
 8000c58:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000c5c:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000c60:	bf3e      	ittt	cc
 8000c62:	0049      	lslcc	r1, r1, #1
 8000c64:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000c68:	005b      	lslcc	r3, r3, #1
 8000c6a:	ea40 0001 	orr.w	r0, r0, r1
 8000c6e:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000c72:	2afd      	cmp	r2, #253	@ 0xfd
 8000c74:	d81d      	bhi.n	8000cb2 <__aeabi_fmul+0x92>
 8000c76:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000c7a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c7e:	bf08      	it	eq
 8000c80:	f020 0001 	biceq.w	r0, r0, #1
 8000c84:	4770      	bx	lr
 8000c86:	f090 0f00 	teq	r0, #0
 8000c8a:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000c8e:	bf08      	it	eq
 8000c90:	0249      	lsleq	r1, r1, #9
 8000c92:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000c96:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000c9a:	3a7f      	subs	r2, #127	@ 0x7f
 8000c9c:	bfc2      	ittt	gt
 8000c9e:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000ca2:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000ca6:	4770      	bxgt	lr
 8000ca8:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cac:	f04f 0300 	mov.w	r3, #0
 8000cb0:	3a01      	subs	r2, #1
 8000cb2:	dc5d      	bgt.n	8000d70 <__aeabi_fmul+0x150>
 8000cb4:	f112 0f19 	cmn.w	r2, #25
 8000cb8:	bfdc      	itt	le
 8000cba:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000cbe:	4770      	bxle	lr
 8000cc0:	f1c2 0200 	rsb	r2, r2, #0
 8000cc4:	0041      	lsls	r1, r0, #1
 8000cc6:	fa21 f102 	lsr.w	r1, r1, r2
 8000cca:	f1c2 0220 	rsb	r2, r2, #32
 8000cce:	fa00 fc02 	lsl.w	ip, r0, r2
 8000cd2:	ea5f 0031 	movs.w	r0, r1, rrx
 8000cd6:	f140 0000 	adc.w	r0, r0, #0
 8000cda:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000cde:	bf08      	it	eq
 8000ce0:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ce4:	4770      	bx	lr
 8000ce6:	f092 0f00 	teq	r2, #0
 8000cea:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000cee:	bf02      	ittt	eq
 8000cf0:	0040      	lsleq	r0, r0, #1
 8000cf2:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000cf6:	3a01      	subeq	r2, #1
 8000cf8:	d0f9      	beq.n	8000cee <__aeabi_fmul+0xce>
 8000cfa:	ea40 000c 	orr.w	r0, r0, ip
 8000cfe:	f093 0f00 	teq	r3, #0
 8000d02:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000d06:	bf02      	ittt	eq
 8000d08:	0049      	lsleq	r1, r1, #1
 8000d0a:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000d0e:	3b01      	subeq	r3, #1
 8000d10:	d0f9      	beq.n	8000d06 <__aeabi_fmul+0xe6>
 8000d12:	ea41 010c 	orr.w	r1, r1, ip
 8000d16:	e78f      	b.n	8000c38 <__aeabi_fmul+0x18>
 8000d18:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000d1c:	ea92 0f0c 	teq	r2, ip
 8000d20:	bf18      	it	ne
 8000d22:	ea93 0f0c 	teqne	r3, ip
 8000d26:	d00a      	beq.n	8000d3e <__aeabi_fmul+0x11e>
 8000d28:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000d2c:	bf18      	it	ne
 8000d2e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000d32:	d1d8      	bne.n	8000ce6 <__aeabi_fmul+0xc6>
 8000d34:	ea80 0001 	eor.w	r0, r0, r1
 8000d38:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000d3c:	4770      	bx	lr
 8000d3e:	f090 0f00 	teq	r0, #0
 8000d42:	bf17      	itett	ne
 8000d44:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000d48:	4608      	moveq	r0, r1
 8000d4a:	f091 0f00 	teqne	r1, #0
 8000d4e:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000d52:	d014      	beq.n	8000d7e <__aeabi_fmul+0x15e>
 8000d54:	ea92 0f0c 	teq	r2, ip
 8000d58:	d101      	bne.n	8000d5e <__aeabi_fmul+0x13e>
 8000d5a:	0242      	lsls	r2, r0, #9
 8000d5c:	d10f      	bne.n	8000d7e <__aeabi_fmul+0x15e>
 8000d5e:	ea93 0f0c 	teq	r3, ip
 8000d62:	d103      	bne.n	8000d6c <__aeabi_fmul+0x14c>
 8000d64:	024b      	lsls	r3, r1, #9
 8000d66:	bf18      	it	ne
 8000d68:	4608      	movne	r0, r1
 8000d6a:	d108      	bne.n	8000d7e <__aeabi_fmul+0x15e>
 8000d6c:	ea80 0001 	eor.w	r0, r0, r1
 8000d70:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000d74:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000d78:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d7c:	4770      	bx	lr
 8000d7e:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000d82:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000d86:	4770      	bx	lr

08000d88 <__aeabi_fdiv>:
 8000d88:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000d8c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d90:	bf1e      	ittt	ne
 8000d92:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d96:	ea92 0f0c 	teqne	r2, ip
 8000d9a:	ea93 0f0c 	teqne	r3, ip
 8000d9e:	d069      	beq.n	8000e74 <__aeabi_fdiv+0xec>
 8000da0:	eba2 0203 	sub.w	r2, r2, r3
 8000da4:	ea80 0c01 	eor.w	ip, r0, r1
 8000da8:	0249      	lsls	r1, r1, #9
 8000daa:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000dae:	d037      	beq.n	8000e20 <__aeabi_fdiv+0x98>
 8000db0:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000db4:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000db8:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000dbc:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000dc0:	428b      	cmp	r3, r1
 8000dc2:	bf38      	it	cc
 8000dc4:	005b      	lslcc	r3, r3, #1
 8000dc6:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000dca:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000dce:	428b      	cmp	r3, r1
 8000dd0:	bf24      	itt	cs
 8000dd2:	1a5b      	subcs	r3, r3, r1
 8000dd4:	ea40 000c 	orrcs.w	r0, r0, ip
 8000dd8:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000ddc:	bf24      	itt	cs
 8000dde:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000de2:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000de6:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000dea:	bf24      	itt	cs
 8000dec:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000df0:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000df4:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000df8:	bf24      	itt	cs
 8000dfa:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000dfe:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000e02:	011b      	lsls	r3, r3, #4
 8000e04:	bf18      	it	ne
 8000e06:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000e0a:	d1e0      	bne.n	8000dce <__aeabi_fdiv+0x46>
 8000e0c:	2afd      	cmp	r2, #253	@ 0xfd
 8000e0e:	f63f af50 	bhi.w	8000cb2 <__aeabi_fmul+0x92>
 8000e12:	428b      	cmp	r3, r1
 8000e14:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e18:	bf08      	it	eq
 8000e1a:	f020 0001 	biceq.w	r0, r0, #1
 8000e1e:	4770      	bx	lr
 8000e20:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000e24:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000e28:	327f      	adds	r2, #127	@ 0x7f
 8000e2a:	bfc2      	ittt	gt
 8000e2c:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000e30:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e34:	4770      	bxgt	lr
 8000e36:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e3a:	f04f 0300 	mov.w	r3, #0
 8000e3e:	3a01      	subs	r2, #1
 8000e40:	e737      	b.n	8000cb2 <__aeabi_fmul+0x92>
 8000e42:	f092 0f00 	teq	r2, #0
 8000e46:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000e4a:	bf02      	ittt	eq
 8000e4c:	0040      	lsleq	r0, r0, #1
 8000e4e:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000e52:	3a01      	subeq	r2, #1
 8000e54:	d0f9      	beq.n	8000e4a <__aeabi_fdiv+0xc2>
 8000e56:	ea40 000c 	orr.w	r0, r0, ip
 8000e5a:	f093 0f00 	teq	r3, #0
 8000e5e:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000e62:	bf02      	ittt	eq
 8000e64:	0049      	lsleq	r1, r1, #1
 8000e66:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000e6a:	3b01      	subeq	r3, #1
 8000e6c:	d0f9      	beq.n	8000e62 <__aeabi_fdiv+0xda>
 8000e6e:	ea41 010c 	orr.w	r1, r1, ip
 8000e72:	e795      	b.n	8000da0 <__aeabi_fdiv+0x18>
 8000e74:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e78:	ea92 0f0c 	teq	r2, ip
 8000e7c:	d108      	bne.n	8000e90 <__aeabi_fdiv+0x108>
 8000e7e:	0242      	lsls	r2, r0, #9
 8000e80:	f47f af7d 	bne.w	8000d7e <__aeabi_fmul+0x15e>
 8000e84:	ea93 0f0c 	teq	r3, ip
 8000e88:	f47f af70 	bne.w	8000d6c <__aeabi_fmul+0x14c>
 8000e8c:	4608      	mov	r0, r1
 8000e8e:	e776      	b.n	8000d7e <__aeabi_fmul+0x15e>
 8000e90:	ea93 0f0c 	teq	r3, ip
 8000e94:	d104      	bne.n	8000ea0 <__aeabi_fdiv+0x118>
 8000e96:	024b      	lsls	r3, r1, #9
 8000e98:	f43f af4c 	beq.w	8000d34 <__aeabi_fmul+0x114>
 8000e9c:	4608      	mov	r0, r1
 8000e9e:	e76e      	b.n	8000d7e <__aeabi_fmul+0x15e>
 8000ea0:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000ea4:	bf18      	it	ne
 8000ea6:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000eaa:	d1ca      	bne.n	8000e42 <__aeabi_fdiv+0xba>
 8000eac:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000eb0:	f47f af5c 	bne.w	8000d6c <__aeabi_fmul+0x14c>
 8000eb4:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000eb8:	f47f af3c 	bne.w	8000d34 <__aeabi_fmul+0x114>
 8000ebc:	e75f      	b.n	8000d7e <__aeabi_fmul+0x15e>
 8000ebe:	bf00      	nop

08000ec0 <__gesf2>:
 8000ec0:	f04f 3cff 	mov.w	ip, #4294967295
 8000ec4:	e006      	b.n	8000ed4 <__cmpsf2+0x4>
 8000ec6:	bf00      	nop

08000ec8 <__lesf2>:
 8000ec8:	f04f 0c01 	mov.w	ip, #1
 8000ecc:	e002      	b.n	8000ed4 <__cmpsf2+0x4>
 8000ece:	bf00      	nop

08000ed0 <__cmpsf2>:
 8000ed0:	f04f 0c01 	mov.w	ip, #1
 8000ed4:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000ed8:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000edc:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000ee0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000ee4:	bf18      	it	ne
 8000ee6:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000eea:	d011      	beq.n	8000f10 <__cmpsf2+0x40>
 8000eec:	b001      	add	sp, #4
 8000eee:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000ef2:	bf18      	it	ne
 8000ef4:	ea90 0f01 	teqne	r0, r1
 8000ef8:	bf58      	it	pl
 8000efa:	ebb2 0003 	subspl.w	r0, r2, r3
 8000efe:	bf88      	it	hi
 8000f00:	17c8      	asrhi	r0, r1, #31
 8000f02:	bf38      	it	cc
 8000f04:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000f08:	bf18      	it	ne
 8000f0a:	f040 0001 	orrne.w	r0, r0, #1
 8000f0e:	4770      	bx	lr
 8000f10:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000f14:	d102      	bne.n	8000f1c <__cmpsf2+0x4c>
 8000f16:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000f1a:	d105      	bne.n	8000f28 <__cmpsf2+0x58>
 8000f1c:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000f20:	d1e4      	bne.n	8000eec <__cmpsf2+0x1c>
 8000f22:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000f26:	d0e1      	beq.n	8000eec <__cmpsf2+0x1c>
 8000f28:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000f2c:	4770      	bx	lr
 8000f2e:	bf00      	nop

08000f30 <__aeabi_cfrcmple>:
 8000f30:	4684      	mov	ip, r0
 8000f32:	4608      	mov	r0, r1
 8000f34:	4661      	mov	r1, ip
 8000f36:	e7ff      	b.n	8000f38 <__aeabi_cfcmpeq>

08000f38 <__aeabi_cfcmpeq>:
 8000f38:	b50f      	push	{r0, r1, r2, r3, lr}
 8000f3a:	f7ff ffc9 	bl	8000ed0 <__cmpsf2>
 8000f3e:	2800      	cmp	r0, #0
 8000f40:	bf48      	it	mi
 8000f42:	f110 0f00 	cmnmi.w	r0, #0
 8000f46:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000f48 <__aeabi_fcmpeq>:
 8000f48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f4c:	f7ff fff4 	bl	8000f38 <__aeabi_cfcmpeq>
 8000f50:	bf0c      	ite	eq
 8000f52:	2001      	moveq	r0, #1
 8000f54:	2000      	movne	r0, #0
 8000f56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f5a:	bf00      	nop

08000f5c <__aeabi_fcmplt>:
 8000f5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f60:	f7ff ffea 	bl	8000f38 <__aeabi_cfcmpeq>
 8000f64:	bf34      	ite	cc
 8000f66:	2001      	movcc	r0, #1
 8000f68:	2000      	movcs	r0, #0
 8000f6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f6e:	bf00      	nop

08000f70 <__aeabi_fcmple>:
 8000f70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f74:	f7ff ffe0 	bl	8000f38 <__aeabi_cfcmpeq>
 8000f78:	bf94      	ite	ls
 8000f7a:	2001      	movls	r0, #1
 8000f7c:	2000      	movhi	r0, #0
 8000f7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f82:	bf00      	nop

08000f84 <__aeabi_fcmpge>:
 8000f84:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f88:	f7ff ffd2 	bl	8000f30 <__aeabi_cfrcmple>
 8000f8c:	bf94      	ite	ls
 8000f8e:	2001      	movls	r0, #1
 8000f90:	2000      	movhi	r0, #0
 8000f92:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f96:	bf00      	nop

08000f98 <__aeabi_fcmpgt>:
 8000f98:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f9c:	f7ff ffc8 	bl	8000f30 <__aeabi_cfrcmple>
 8000fa0:	bf34      	ite	cc
 8000fa2:	2001      	movcc	r0, #1
 8000fa4:	2000      	movcs	r0, #0
 8000fa6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000faa:	bf00      	nop

08000fac <__aeabi_f2iz>:
 8000fac:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000fb0:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000fb4:	d30f      	bcc.n	8000fd6 <__aeabi_f2iz+0x2a>
 8000fb6:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000fba:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000fbe:	d90d      	bls.n	8000fdc <__aeabi_f2iz+0x30>
 8000fc0:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000fc4:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000fc8:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000fcc:	fa23 f002 	lsr.w	r0, r3, r2
 8000fd0:	bf18      	it	ne
 8000fd2:	4240      	negne	r0, r0
 8000fd4:	4770      	bx	lr
 8000fd6:	f04f 0000 	mov.w	r0, #0
 8000fda:	4770      	bx	lr
 8000fdc:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000fe0:	d101      	bne.n	8000fe6 <__aeabi_f2iz+0x3a>
 8000fe2:	0242      	lsls	r2, r0, #9
 8000fe4:	d105      	bne.n	8000ff2 <__aeabi_f2iz+0x46>
 8000fe6:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 8000fea:	bf08      	it	eq
 8000fec:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000ff0:	4770      	bx	lr
 8000ff2:	f04f 0000 	mov.w	r0, #0
 8000ff6:	4770      	bx	lr

08000ff8 <__aeabi_f2uiz>:
 8000ff8:	0042      	lsls	r2, r0, #1
 8000ffa:	d20e      	bcs.n	800101a <__aeabi_f2uiz+0x22>
 8000ffc:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8001000:	d30b      	bcc.n	800101a <__aeabi_f2uiz+0x22>
 8001002:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8001006:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800100a:	d409      	bmi.n	8001020 <__aeabi_f2uiz+0x28>
 800100c:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001010:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001014:	fa23 f002 	lsr.w	r0, r3, r2
 8001018:	4770      	bx	lr
 800101a:	f04f 0000 	mov.w	r0, #0
 800101e:	4770      	bx	lr
 8001020:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8001024:	d101      	bne.n	800102a <__aeabi_f2uiz+0x32>
 8001026:	0242      	lsls	r2, r0, #9
 8001028:	d102      	bne.n	8001030 <__aeabi_f2uiz+0x38>
 800102a:	f04f 30ff 	mov.w	r0, #4294967295
 800102e:	4770      	bx	lr
 8001030:	f04f 0000 	mov.w	r0, #0
 8001034:	4770      	bx	lr
 8001036:	bf00      	nop

08001038 <__aeabi_ldivmod>:
 8001038:	b97b      	cbnz	r3, 800105a <__aeabi_ldivmod+0x22>
 800103a:	b972      	cbnz	r2, 800105a <__aeabi_ldivmod+0x22>
 800103c:	2900      	cmp	r1, #0
 800103e:	bfbe      	ittt	lt
 8001040:	2000      	movlt	r0, #0
 8001042:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8001046:	e006      	blt.n	8001056 <__aeabi_ldivmod+0x1e>
 8001048:	bf08      	it	eq
 800104a:	2800      	cmpeq	r0, #0
 800104c:	bf1c      	itt	ne
 800104e:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8001052:	f04f 30ff 	movne.w	r0, #4294967295
 8001056:	f000 b99b 	b.w	8001390 <__aeabi_idiv0>
 800105a:	f1ad 0c08 	sub.w	ip, sp, #8
 800105e:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8001062:	2900      	cmp	r1, #0
 8001064:	db09      	blt.n	800107a <__aeabi_ldivmod+0x42>
 8001066:	2b00      	cmp	r3, #0
 8001068:	db1a      	blt.n	80010a0 <__aeabi_ldivmod+0x68>
 800106a:	f000 f835 	bl	80010d8 <__udivmoddi4>
 800106e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8001072:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8001076:	b004      	add	sp, #16
 8001078:	4770      	bx	lr
 800107a:	4240      	negs	r0, r0
 800107c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001080:	2b00      	cmp	r3, #0
 8001082:	db1b      	blt.n	80010bc <__aeabi_ldivmod+0x84>
 8001084:	f000 f828 	bl	80010d8 <__udivmoddi4>
 8001088:	f8dd e004 	ldr.w	lr, [sp, #4]
 800108c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8001090:	b004      	add	sp, #16
 8001092:	4240      	negs	r0, r0
 8001094:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001098:	4252      	negs	r2, r2
 800109a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800109e:	4770      	bx	lr
 80010a0:	4252      	negs	r2, r2
 80010a2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80010a6:	f000 f817 	bl	80010d8 <__udivmoddi4>
 80010aa:	f8dd e004 	ldr.w	lr, [sp, #4]
 80010ae:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80010b2:	b004      	add	sp, #16
 80010b4:	4240      	negs	r0, r0
 80010b6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80010ba:	4770      	bx	lr
 80010bc:	4252      	negs	r2, r2
 80010be:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80010c2:	f000 f809 	bl	80010d8 <__udivmoddi4>
 80010c6:	f8dd e004 	ldr.w	lr, [sp, #4]
 80010ca:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80010ce:	b004      	add	sp, #16
 80010d0:	4252      	negs	r2, r2
 80010d2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80010d6:	4770      	bx	lr

080010d8 <__udivmoddi4>:
 80010d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80010dc:	9d08      	ldr	r5, [sp, #32]
 80010de:	460c      	mov	r4, r1
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d14e      	bne.n	8001182 <__udivmoddi4+0xaa>
 80010e4:	4694      	mov	ip, r2
 80010e6:	458c      	cmp	ip, r1
 80010e8:	4686      	mov	lr, r0
 80010ea:	fab2 f282 	clz	r2, r2
 80010ee:	d962      	bls.n	80011b6 <__udivmoddi4+0xde>
 80010f0:	b14a      	cbz	r2, 8001106 <__udivmoddi4+0x2e>
 80010f2:	f1c2 0320 	rsb	r3, r2, #32
 80010f6:	4091      	lsls	r1, r2
 80010f8:	fa20 f303 	lsr.w	r3, r0, r3
 80010fc:	fa0c fc02 	lsl.w	ip, ip, r2
 8001100:	4319      	orrs	r1, r3
 8001102:	fa00 fe02 	lsl.w	lr, r0, r2
 8001106:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800110a:	fbb1 f4f7 	udiv	r4, r1, r7
 800110e:	fb07 1114 	mls	r1, r7, r4, r1
 8001112:	fa1f f68c 	uxth.w	r6, ip
 8001116:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800111a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800111e:	fb04 f106 	mul.w	r1, r4, r6
 8001122:	4299      	cmp	r1, r3
 8001124:	d90a      	bls.n	800113c <__udivmoddi4+0x64>
 8001126:	eb1c 0303 	adds.w	r3, ip, r3
 800112a:	f104 30ff 	add.w	r0, r4, #4294967295
 800112e:	f080 8110 	bcs.w	8001352 <__udivmoddi4+0x27a>
 8001132:	4299      	cmp	r1, r3
 8001134:	f240 810d 	bls.w	8001352 <__udivmoddi4+0x27a>
 8001138:	3c02      	subs	r4, #2
 800113a:	4463      	add	r3, ip
 800113c:	1a59      	subs	r1, r3, r1
 800113e:	fbb1 f0f7 	udiv	r0, r1, r7
 8001142:	fb07 1110 	mls	r1, r7, r0, r1
 8001146:	fb00 f606 	mul.w	r6, r0, r6
 800114a:	fa1f f38e 	uxth.w	r3, lr
 800114e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8001152:	429e      	cmp	r6, r3
 8001154:	d90a      	bls.n	800116c <__udivmoddi4+0x94>
 8001156:	eb1c 0303 	adds.w	r3, ip, r3
 800115a:	f100 31ff 	add.w	r1, r0, #4294967295
 800115e:	f080 80fa 	bcs.w	8001356 <__udivmoddi4+0x27e>
 8001162:	429e      	cmp	r6, r3
 8001164:	f240 80f7 	bls.w	8001356 <__udivmoddi4+0x27e>
 8001168:	4463      	add	r3, ip
 800116a:	3802      	subs	r0, #2
 800116c:	2100      	movs	r1, #0
 800116e:	1b9b      	subs	r3, r3, r6
 8001170:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8001174:	b11d      	cbz	r5, 800117e <__udivmoddi4+0xa6>
 8001176:	40d3      	lsrs	r3, r2
 8001178:	2200      	movs	r2, #0
 800117a:	e9c5 3200 	strd	r3, r2, [r5]
 800117e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001182:	428b      	cmp	r3, r1
 8001184:	d905      	bls.n	8001192 <__udivmoddi4+0xba>
 8001186:	b10d      	cbz	r5, 800118c <__udivmoddi4+0xb4>
 8001188:	e9c5 0100 	strd	r0, r1, [r5]
 800118c:	2100      	movs	r1, #0
 800118e:	4608      	mov	r0, r1
 8001190:	e7f5      	b.n	800117e <__udivmoddi4+0xa6>
 8001192:	fab3 f183 	clz	r1, r3
 8001196:	2900      	cmp	r1, #0
 8001198:	d146      	bne.n	8001228 <__udivmoddi4+0x150>
 800119a:	42a3      	cmp	r3, r4
 800119c:	d302      	bcc.n	80011a4 <__udivmoddi4+0xcc>
 800119e:	4290      	cmp	r0, r2
 80011a0:	f0c0 80ee 	bcc.w	8001380 <__udivmoddi4+0x2a8>
 80011a4:	1a86      	subs	r6, r0, r2
 80011a6:	eb64 0303 	sbc.w	r3, r4, r3
 80011aa:	2001      	movs	r0, #1
 80011ac:	2d00      	cmp	r5, #0
 80011ae:	d0e6      	beq.n	800117e <__udivmoddi4+0xa6>
 80011b0:	e9c5 6300 	strd	r6, r3, [r5]
 80011b4:	e7e3      	b.n	800117e <__udivmoddi4+0xa6>
 80011b6:	2a00      	cmp	r2, #0
 80011b8:	f040 808f 	bne.w	80012da <__udivmoddi4+0x202>
 80011bc:	eba1 040c 	sub.w	r4, r1, ip
 80011c0:	2101      	movs	r1, #1
 80011c2:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80011c6:	fa1f f78c 	uxth.w	r7, ip
 80011ca:	fbb4 f6f8 	udiv	r6, r4, r8
 80011ce:	fb08 4416 	mls	r4, r8, r6, r4
 80011d2:	fb07 f006 	mul.w	r0, r7, r6
 80011d6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80011da:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80011de:	4298      	cmp	r0, r3
 80011e0:	d908      	bls.n	80011f4 <__udivmoddi4+0x11c>
 80011e2:	eb1c 0303 	adds.w	r3, ip, r3
 80011e6:	f106 34ff 	add.w	r4, r6, #4294967295
 80011ea:	d202      	bcs.n	80011f2 <__udivmoddi4+0x11a>
 80011ec:	4298      	cmp	r0, r3
 80011ee:	f200 80cb 	bhi.w	8001388 <__udivmoddi4+0x2b0>
 80011f2:	4626      	mov	r6, r4
 80011f4:	1a1c      	subs	r4, r3, r0
 80011f6:	fbb4 f0f8 	udiv	r0, r4, r8
 80011fa:	fb08 4410 	mls	r4, r8, r0, r4
 80011fe:	fb00 f707 	mul.w	r7, r0, r7
 8001202:	fa1f f38e 	uxth.w	r3, lr
 8001206:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800120a:	429f      	cmp	r7, r3
 800120c:	d908      	bls.n	8001220 <__udivmoddi4+0x148>
 800120e:	eb1c 0303 	adds.w	r3, ip, r3
 8001212:	f100 34ff 	add.w	r4, r0, #4294967295
 8001216:	d202      	bcs.n	800121e <__udivmoddi4+0x146>
 8001218:	429f      	cmp	r7, r3
 800121a:	f200 80ae 	bhi.w	800137a <__udivmoddi4+0x2a2>
 800121e:	4620      	mov	r0, r4
 8001220:	1bdb      	subs	r3, r3, r7
 8001222:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8001226:	e7a5      	b.n	8001174 <__udivmoddi4+0x9c>
 8001228:	f1c1 0720 	rsb	r7, r1, #32
 800122c:	408b      	lsls	r3, r1
 800122e:	fa22 fc07 	lsr.w	ip, r2, r7
 8001232:	ea4c 0c03 	orr.w	ip, ip, r3
 8001236:	fa24 f607 	lsr.w	r6, r4, r7
 800123a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800123e:	fbb6 f8f9 	udiv	r8, r6, r9
 8001242:	fa1f fe8c 	uxth.w	lr, ip
 8001246:	fb09 6618 	mls	r6, r9, r8, r6
 800124a:	fa20 f307 	lsr.w	r3, r0, r7
 800124e:	408c      	lsls	r4, r1
 8001250:	fa00 fa01 	lsl.w	sl, r0, r1
 8001254:	fb08 f00e 	mul.w	r0, r8, lr
 8001258:	431c      	orrs	r4, r3
 800125a:	0c23      	lsrs	r3, r4, #16
 800125c:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8001260:	4298      	cmp	r0, r3
 8001262:	fa02 f201 	lsl.w	r2, r2, r1
 8001266:	d90a      	bls.n	800127e <__udivmoddi4+0x1a6>
 8001268:	eb1c 0303 	adds.w	r3, ip, r3
 800126c:	f108 36ff 	add.w	r6, r8, #4294967295
 8001270:	f080 8081 	bcs.w	8001376 <__udivmoddi4+0x29e>
 8001274:	4298      	cmp	r0, r3
 8001276:	d97e      	bls.n	8001376 <__udivmoddi4+0x29e>
 8001278:	f1a8 0802 	sub.w	r8, r8, #2
 800127c:	4463      	add	r3, ip
 800127e:	1a1e      	subs	r6, r3, r0
 8001280:	fbb6 f3f9 	udiv	r3, r6, r9
 8001284:	fb09 6613 	mls	r6, r9, r3, r6
 8001288:	fb03 fe0e 	mul.w	lr, r3, lr
 800128c:	b2a4      	uxth	r4, r4
 800128e:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
 8001292:	45a6      	cmp	lr, r4
 8001294:	d908      	bls.n	80012a8 <__udivmoddi4+0x1d0>
 8001296:	eb1c 0404 	adds.w	r4, ip, r4
 800129a:	f103 30ff 	add.w	r0, r3, #4294967295
 800129e:	d266      	bcs.n	800136e <__udivmoddi4+0x296>
 80012a0:	45a6      	cmp	lr, r4
 80012a2:	d964      	bls.n	800136e <__udivmoddi4+0x296>
 80012a4:	3b02      	subs	r3, #2
 80012a6:	4464      	add	r4, ip
 80012a8:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 80012ac:	fba0 8302 	umull	r8, r3, r0, r2
 80012b0:	eba4 040e 	sub.w	r4, r4, lr
 80012b4:	429c      	cmp	r4, r3
 80012b6:	46c6      	mov	lr, r8
 80012b8:	461e      	mov	r6, r3
 80012ba:	d350      	bcc.n	800135e <__udivmoddi4+0x286>
 80012bc:	d04d      	beq.n	800135a <__udivmoddi4+0x282>
 80012be:	b155      	cbz	r5, 80012d6 <__udivmoddi4+0x1fe>
 80012c0:	ebba 030e 	subs.w	r3, sl, lr
 80012c4:	eb64 0406 	sbc.w	r4, r4, r6
 80012c8:	fa04 f707 	lsl.w	r7, r4, r7
 80012cc:	40cb      	lsrs	r3, r1
 80012ce:	431f      	orrs	r7, r3
 80012d0:	40cc      	lsrs	r4, r1
 80012d2:	e9c5 7400 	strd	r7, r4, [r5]
 80012d6:	2100      	movs	r1, #0
 80012d8:	e751      	b.n	800117e <__udivmoddi4+0xa6>
 80012da:	fa0c fc02 	lsl.w	ip, ip, r2
 80012de:	f1c2 0320 	rsb	r3, r2, #32
 80012e2:	40d9      	lsrs	r1, r3
 80012e4:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80012e8:	fa20 f303 	lsr.w	r3, r0, r3
 80012ec:	fa00 fe02 	lsl.w	lr, r0, r2
 80012f0:	fbb1 f0f8 	udiv	r0, r1, r8
 80012f4:	fb08 1110 	mls	r1, r8, r0, r1
 80012f8:	4094      	lsls	r4, r2
 80012fa:	431c      	orrs	r4, r3
 80012fc:	fa1f f78c 	uxth.w	r7, ip
 8001300:	0c23      	lsrs	r3, r4, #16
 8001302:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8001306:	fb00 f107 	mul.w	r1, r0, r7
 800130a:	4299      	cmp	r1, r3
 800130c:	d908      	bls.n	8001320 <__udivmoddi4+0x248>
 800130e:	eb1c 0303 	adds.w	r3, ip, r3
 8001312:	f100 36ff 	add.w	r6, r0, #4294967295
 8001316:	d22c      	bcs.n	8001372 <__udivmoddi4+0x29a>
 8001318:	4299      	cmp	r1, r3
 800131a:	d92a      	bls.n	8001372 <__udivmoddi4+0x29a>
 800131c:	3802      	subs	r0, #2
 800131e:	4463      	add	r3, ip
 8001320:	1a5b      	subs	r3, r3, r1
 8001322:	fbb3 f1f8 	udiv	r1, r3, r8
 8001326:	fb08 3311 	mls	r3, r8, r1, r3
 800132a:	b2a4      	uxth	r4, r4
 800132c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8001330:	fb01 f307 	mul.w	r3, r1, r7
 8001334:	42a3      	cmp	r3, r4
 8001336:	d908      	bls.n	800134a <__udivmoddi4+0x272>
 8001338:	eb1c 0404 	adds.w	r4, ip, r4
 800133c:	f101 36ff 	add.w	r6, r1, #4294967295
 8001340:	d213      	bcs.n	800136a <__udivmoddi4+0x292>
 8001342:	42a3      	cmp	r3, r4
 8001344:	d911      	bls.n	800136a <__udivmoddi4+0x292>
 8001346:	3902      	subs	r1, #2
 8001348:	4464      	add	r4, ip
 800134a:	1ae4      	subs	r4, r4, r3
 800134c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8001350:	e73b      	b.n	80011ca <__udivmoddi4+0xf2>
 8001352:	4604      	mov	r4, r0
 8001354:	e6f2      	b.n	800113c <__udivmoddi4+0x64>
 8001356:	4608      	mov	r0, r1
 8001358:	e708      	b.n	800116c <__udivmoddi4+0x94>
 800135a:	45c2      	cmp	sl, r8
 800135c:	d2af      	bcs.n	80012be <__udivmoddi4+0x1e6>
 800135e:	ebb8 0e02 	subs.w	lr, r8, r2
 8001362:	eb63 060c 	sbc.w	r6, r3, ip
 8001366:	3801      	subs	r0, #1
 8001368:	e7a9      	b.n	80012be <__udivmoddi4+0x1e6>
 800136a:	4631      	mov	r1, r6
 800136c:	e7ed      	b.n	800134a <__udivmoddi4+0x272>
 800136e:	4603      	mov	r3, r0
 8001370:	e79a      	b.n	80012a8 <__udivmoddi4+0x1d0>
 8001372:	4630      	mov	r0, r6
 8001374:	e7d4      	b.n	8001320 <__udivmoddi4+0x248>
 8001376:	46b0      	mov	r8, r6
 8001378:	e781      	b.n	800127e <__udivmoddi4+0x1a6>
 800137a:	4463      	add	r3, ip
 800137c:	3802      	subs	r0, #2
 800137e:	e74f      	b.n	8001220 <__udivmoddi4+0x148>
 8001380:	4606      	mov	r6, r0
 8001382:	4623      	mov	r3, r4
 8001384:	4608      	mov	r0, r1
 8001386:	e711      	b.n	80011ac <__udivmoddi4+0xd4>
 8001388:	3e02      	subs	r6, #2
 800138a:	4463      	add	r3, ip
 800138c:	e732      	b.n	80011f4 <__udivmoddi4+0x11c>
 800138e:	bf00      	nop

08001390 <__aeabi_idiv0>:
 8001390:	4770      	bx	lr
 8001392:	bf00      	nop

08001394 <inv_row_2_scale>:
/* These next two functions converts the orientation matrix (see
 * gyro_orientation) to a scalar representation for use by the DMP.
 * NOTE: These functions are borrowed from Invensense's MPL.
 */
static unsigned short inv_row_2_scale(const signed char *row)
{
 8001394:	b480      	push	{r7}
 8001396:	b085      	sub	sp, #20
 8001398:	af00      	add	r7, sp, #0
 800139a:	6078      	str	r0, [r7, #4]
    unsigned short b;

    if (row[0] > 0)
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	f993 3000 	ldrsb.w	r3, [r3]
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	dd02      	ble.n	80013ac <inv_row_2_scale+0x18>
        b = 0;
 80013a6:	2300      	movs	r3, #0
 80013a8:	81fb      	strh	r3, [r7, #14]
 80013aa:	e02d      	b.n	8001408 <inv_row_2_scale+0x74>
    else if (row[0] < 0)
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	f993 3000 	ldrsb.w	r3, [r3]
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	da02      	bge.n	80013bc <inv_row_2_scale+0x28>
        b = 4;
 80013b6:	2304      	movs	r3, #4
 80013b8:	81fb      	strh	r3, [r7, #14]
 80013ba:	e025      	b.n	8001408 <inv_row_2_scale+0x74>
    else if (row[1] > 0)
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	3301      	adds	r3, #1
 80013c0:	f993 3000 	ldrsb.w	r3, [r3]
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	dd02      	ble.n	80013ce <inv_row_2_scale+0x3a>
        b = 1;
 80013c8:	2301      	movs	r3, #1
 80013ca:	81fb      	strh	r3, [r7, #14]
 80013cc:	e01c      	b.n	8001408 <inv_row_2_scale+0x74>
    else if (row[1] < 0)
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	3301      	adds	r3, #1
 80013d2:	f993 3000 	ldrsb.w	r3, [r3]
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	da02      	bge.n	80013e0 <inv_row_2_scale+0x4c>
        b = 5;
 80013da:	2305      	movs	r3, #5
 80013dc:	81fb      	strh	r3, [r7, #14]
 80013de:	e013      	b.n	8001408 <inv_row_2_scale+0x74>
    else if (row[2] > 0)
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	3302      	adds	r3, #2
 80013e4:	f993 3000 	ldrsb.w	r3, [r3]
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	dd02      	ble.n	80013f2 <inv_row_2_scale+0x5e>
        b = 2;
 80013ec:	2302      	movs	r3, #2
 80013ee:	81fb      	strh	r3, [r7, #14]
 80013f0:	e00a      	b.n	8001408 <inv_row_2_scale+0x74>
    else if (row[2] < 0)
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	3302      	adds	r3, #2
 80013f6:	f993 3000 	ldrsb.w	r3, [r3]
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	da02      	bge.n	8001404 <inv_row_2_scale+0x70>
        b = 6;
 80013fe:	2306      	movs	r3, #6
 8001400:	81fb      	strh	r3, [r7, #14]
 8001402:	e001      	b.n	8001408 <inv_row_2_scale+0x74>
    else
        b = 7;      // error
 8001404:	2307      	movs	r3, #7
 8001406:	81fb      	strh	r3, [r7, #14]
    return b;
 8001408:	89fb      	ldrh	r3, [r7, #14]
}
 800140a:	4618      	mov	r0, r3
 800140c:	3714      	adds	r7, #20
 800140e:	46bd      	mov	sp, r7
 8001410:	bc80      	pop	{r7}
 8001412:	4770      	bx	lr

08001414 <inv_orientation_matrix_to_scalar>:

static unsigned short inv_orientation_matrix_to_scalar(
    const signed char *mtx)
{
 8001414:	b580      	push	{r7, lr}
 8001416:	b084      	sub	sp, #16
 8001418:	af00      	add	r7, sp, #0
 800141a:	6078      	str	r0, [r7, #4]
       YZX  000_010_001
       ZXY  001_000_010
       ZYX  000_001_010
     */

    scalar = inv_row_2_scale(mtx);
 800141c:	6878      	ldr	r0, [r7, #4]
 800141e:	f7ff ffb9 	bl	8001394 <inv_row_2_scale>
 8001422:	4603      	mov	r3, r0
 8001424:	81fb      	strh	r3, [r7, #14]
    scalar |= inv_row_2_scale(mtx + 3) << 3;
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	3303      	adds	r3, #3
 800142a:	4618      	mov	r0, r3
 800142c:	f7ff ffb2 	bl	8001394 <inv_row_2_scale>
 8001430:	4603      	mov	r3, r0
 8001432:	00db      	lsls	r3, r3, #3
 8001434:	b21a      	sxth	r2, r3
 8001436:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800143a:	4313      	orrs	r3, r2
 800143c:	b21b      	sxth	r3, r3
 800143e:	81fb      	strh	r3, [r7, #14]
    scalar |= inv_row_2_scale(mtx + 6) << 6;
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	3306      	adds	r3, #6
 8001444:	4618      	mov	r0, r3
 8001446:	f7ff ffa5 	bl	8001394 <inv_row_2_scale>
 800144a:	4603      	mov	r3, r0
 800144c:	019b      	lsls	r3, r3, #6
 800144e:	b21a      	sxth	r2, r3
 8001450:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001454:	4313      	orrs	r3, r2
 8001456:	b21b      	sxth	r3, r3
 8001458:	81fb      	strh	r3, [r7, #14]


    return scalar;
 800145a:	89fb      	ldrh	r3, [r7, #14]
}
 800145c:	4618      	mov	r0, r3
 800145e:	3710      	adds	r7, #16
 8001460:	46bd      	mov	sp, r7
 8001462:	bd80      	pop	{r7, pc}

08001464 <run_self_test>:

static int run_self_test(void)
{
 8001464:	b580      	push	{r7, lr}
 8001466:	b08a      	sub	sp, #40	@ 0x28
 8001468:	af00      	add	r7, sp, #0
    int result;
    long gyro[3], accel[3];

    result = mpu_run_self_test(gyro, accel);
 800146a:	f107 020c 	add.w	r2, r7, #12
 800146e:	f107 0318 	add.w	r3, r7, #24
 8001472:	4611      	mov	r1, r2
 8001474:	4618      	mov	r0, r3
 8001476:	f002 fc71 	bl	8003d5c <mpu_run_self_test>
 800147a:	6278      	str	r0, [r7, #36]	@ 0x24
    if (result == 0x3) {
 800147c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800147e:	2b03      	cmp	r3, #3
 8001480:	d153      	bne.n	800152a <run_self_test+0xc6>
        /* Test passed. We can trust the gyro data here, so let's push it down
         * to the DMP.
         */
        float sens;
        unsigned short accel_sens;
        mpu_get_gyro_sens(&sens);
 8001482:	f107 0308 	add.w	r3, r7, #8
 8001486:	4618      	mov	r0, r3
 8001488:	f001 fbc0 	bl	8002c0c <mpu_get_gyro_sens>
        gyro[0] = (long)(gyro[0] * sens);
 800148c:	69bb      	ldr	r3, [r7, #24]
 800148e:	4618      	mov	r0, r3
 8001490:	f7ff fb72 	bl	8000b78 <__aeabi_i2f>
 8001494:	4602      	mov	r2, r0
 8001496:	68bb      	ldr	r3, [r7, #8]
 8001498:	4619      	mov	r1, r3
 800149a:	4610      	mov	r0, r2
 800149c:	f7ff fbc0 	bl	8000c20 <__aeabi_fmul>
 80014a0:	4603      	mov	r3, r0
 80014a2:	4618      	mov	r0, r3
 80014a4:	f7ff fd82 	bl	8000fac <__aeabi_f2iz>
 80014a8:	4603      	mov	r3, r0
 80014aa:	61bb      	str	r3, [r7, #24]
        gyro[1] = (long)(gyro[1] * sens);
 80014ac:	69fb      	ldr	r3, [r7, #28]
 80014ae:	4618      	mov	r0, r3
 80014b0:	f7ff fb62 	bl	8000b78 <__aeabi_i2f>
 80014b4:	4602      	mov	r2, r0
 80014b6:	68bb      	ldr	r3, [r7, #8]
 80014b8:	4619      	mov	r1, r3
 80014ba:	4610      	mov	r0, r2
 80014bc:	f7ff fbb0 	bl	8000c20 <__aeabi_fmul>
 80014c0:	4603      	mov	r3, r0
 80014c2:	4618      	mov	r0, r3
 80014c4:	f7ff fd72 	bl	8000fac <__aeabi_f2iz>
 80014c8:	4603      	mov	r3, r0
 80014ca:	61fb      	str	r3, [r7, #28]
        gyro[2] = (long)(gyro[2] * sens);
 80014cc:	6a3b      	ldr	r3, [r7, #32]
 80014ce:	4618      	mov	r0, r3
 80014d0:	f7ff fb52 	bl	8000b78 <__aeabi_i2f>
 80014d4:	4602      	mov	r2, r0
 80014d6:	68bb      	ldr	r3, [r7, #8]
 80014d8:	4619      	mov	r1, r3
 80014da:	4610      	mov	r0, r2
 80014dc:	f7ff fba0 	bl	8000c20 <__aeabi_fmul>
 80014e0:	4603      	mov	r3, r0
 80014e2:	4618      	mov	r0, r3
 80014e4:	f7ff fd62 	bl	8000fac <__aeabi_f2iz>
 80014e8:	4603      	mov	r3, r0
 80014ea:	623b      	str	r3, [r7, #32]
        dmp_set_gyro_bias(gyro);
 80014ec:	f107 0318 	add.w	r3, r7, #24
 80014f0:	4618      	mov	r0, r3
 80014f2:	f002 ffbd 	bl	8004470 <dmp_set_gyro_bias>
        mpu_get_accel_sens(&accel_sens);
 80014f6:	1dbb      	adds	r3, r7, #6
 80014f8:	4618      	mov	r0, r3
 80014fa:	f001 fbbf 	bl	8002c7c <mpu_get_accel_sens>
        accel[0] *= accel_sens;
 80014fe:	68fb      	ldr	r3, [r7, #12]
 8001500:	88fa      	ldrh	r2, [r7, #6]
 8001502:	fb02 f303 	mul.w	r3, r2, r3
 8001506:	60fb      	str	r3, [r7, #12]
        accel[1] *= accel_sens;
 8001508:	693b      	ldr	r3, [r7, #16]
 800150a:	88fa      	ldrh	r2, [r7, #6]
 800150c:	fb02 f303 	mul.w	r3, r2, r3
 8001510:	613b      	str	r3, [r7, #16]
        accel[2] *= accel_sens;
 8001512:	697b      	ldr	r3, [r7, #20]
 8001514:	88fa      	ldrh	r2, [r7, #6]
 8001516:	fb02 f303 	mul.w	r3, r2, r3
 800151a:	617b      	str	r3, [r7, #20]
        dmp_set_accel_bias(accel);
 800151c:	f107 030c 	add.w	r3, r7, #12
 8001520:	4618      	mov	r0, r3
 8001522:	f003 f8af 	bl	8004684 <dmp_set_accel_bias>
    } else {
        return -1;
    }

    return 0;
 8001526:	2300      	movs	r3, #0
 8001528:	e001      	b.n	800152e <run_self_test+0xca>
        return -1;
 800152a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800152e:	4618      	mov	r0, r3
 8001530:	3728      	adds	r7, #40	@ 0x28
 8001532:	46bd      	mov	sp, r7
 8001534:	bd80      	pop	{r7, pc}
	...

08001538 <MPU6050_DMP_init>:

int MPU6050_DMP_init(void)
{
 8001538:	b580      	push	{r7, lr}
 800153a:	b082      	sub	sp, #8
 800153c:	af00      	add	r7, sp, #0
    int ret;
    struct int_param_s int_param;
    //mpu_init
    ret = mpu_init(&int_param);
 800153e:	463b      	mov	r3, r7
 8001540:	4618      	mov	r0, r3
 8001542:	f000 fdd5 	bl	80020f0 <mpu_init>
 8001546:	6078      	str	r0, [r7, #4]
    if(ret != 0)
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	2b00      	cmp	r3, #0
 800154c:	d002      	beq.n	8001554 <MPU6050_DMP_init+0x1c>
    {
        return ERROR_MPU_INIT;
 800154e:	f04f 33ff 	mov.w	r3, #4294967295
 8001552:	e05d      	b.n	8001610 <MPU6050_DMP_init+0xd8>
    }
    //
    ret = mpu_set_sensors(INV_XYZ_GYRO | INV_XYZ_ACCEL);
 8001554:	2078      	movs	r0, #120	@ 0x78
 8001556:	f001 fc31 	bl	8002dbc <mpu_set_sensors>
 800155a:	6078      	str	r0, [r7, #4]
    if(ret != 0)
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	2b00      	cmp	r3, #0
 8001560:	d002      	beq.n	8001568 <MPU6050_DMP_init+0x30>
    {
        return ERROR_SET_SENSOR;
 8001562:	f06f 0301 	mvn.w	r3, #1
 8001566:	e053      	b.n	8001610 <MPU6050_DMP_init+0xd8>
    }
    //fifo
    ret = mpu_configure_fifo(INV_XYZ_GYRO | INV_XYZ_ACCEL);
 8001568:	2078      	movs	r0, #120	@ 0x78
 800156a:	f001 fbd5 	bl	8002d18 <mpu_configure_fifo>
 800156e:	6078      	str	r0, [r7, #4]
    if(ret != 0)
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	2b00      	cmp	r3, #0
 8001574:	d002      	beq.n	800157c <MPU6050_DMP_init+0x44>
    {
        return ERROR_CONFIG_FIFO;
 8001576:	f06f 0302 	mvn.w	r3, #2
 800157a:	e049      	b.n	8001610 <MPU6050_DMP_init+0xd8>
    }
    //
    ret = mpu_set_sample_rate(DEFAULT_MPU_HZ);
 800157c:	2064      	movs	r0, #100	@ 0x64
 800157e:	f001 fad3 	bl	8002b28 <mpu_set_sample_rate>
 8001582:	6078      	str	r0, [r7, #4]
    if(ret != 0)
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	2b00      	cmp	r3, #0
 8001588:	d002      	beq.n	8001590 <MPU6050_DMP_init+0x58>
    {
        return ERROR_SET_RATE;
 800158a:	f06f 0303 	mvn.w	r3, #3
 800158e:	e03f      	b.n	8001610 <MPU6050_DMP_init+0xd8>
    }
    //DMP
    ret = dmp_load_motion_driver_firmware();
 8001590:	f002 fe72 	bl	8004278 <dmp_load_motion_driver_firmware>
 8001594:	6078      	str	r0, [r7, #4]
    if(ret != 0)
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	2b00      	cmp	r3, #0
 800159a:	d002      	beq.n	80015a2 <MPU6050_DMP_init+0x6a>
    {
        return ERROR_LOAD_MOTION_DRIVER;
 800159c:	f06f 0304 	mvn.w	r3, #4
 80015a0:	e036      	b.n	8001610 <MPU6050_DMP_init+0xd8>
    }
    //
    ret = dmp_set_orientation(inv_orientation_matrix_to_scalar(gyro_orientation));
 80015a2:	481d      	ldr	r0, [pc, #116]	@ (8001618 <MPU6050_DMP_init+0xe0>)
 80015a4:	f7ff ff36 	bl	8001414 <inv_orientation_matrix_to_scalar>
 80015a8:	4603      	mov	r3, r0
 80015aa:	4618      	mov	r0, r3
 80015ac:	f002 fe74 	bl	8004298 <dmp_set_orientation>
 80015b0:	6078      	str	r0, [r7, #4]
    if(ret != 0)
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d002      	beq.n	80015be <MPU6050_DMP_init+0x86>
    {
        return ERROR_SET_ORIENTATION;
 80015b8:	f06f 0305 	mvn.w	r3, #5
 80015bc:	e028      	b.n	8001610 <MPU6050_DMP_init+0xd8>
    }
    //DMP
    ret = dmp_enable_feature(DMP_FEATURE_6X_LP_QUAT | DMP_FEATURE_TAP |
 80015be:	f240 1073 	movw	r0, #371	@ 0x173
 80015c2:	f003 fbe3 	bl	8004d8c <dmp_enable_feature>
 80015c6:	6078      	str	r0, [r7, #4]
            DMP_FEATURE_ANDROID_ORIENT | DMP_FEATURE_SEND_RAW_ACCEL |
            DMP_FEATURE_SEND_CAL_GYRO | DMP_FEATURE_GYRO_CAL);
    if(ret != 0)
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d002      	beq.n	80015d4 <MPU6050_DMP_init+0x9c>
    {
        return ERROR_ENABLE_FEATURE;
 80015ce:	f06f 0306 	mvn.w	r3, #6
 80015d2:	e01d      	b.n	8001610 <MPU6050_DMP_init+0xd8>
    }
    //
    ret = dmp_set_fifo_rate(DEFAULT_MPU_HZ);
 80015d4:	2064      	movs	r0, #100	@ 0x64
 80015d6:	f003 f95b 	bl	8004890 <dmp_set_fifo_rate>
 80015da:	6078      	str	r0, [r7, #4]
    if(ret != 0)
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d002      	beq.n	80015e8 <MPU6050_DMP_init+0xb0>
    {
        return ERROR_SET_FIFO_RATE;
 80015e2:	f06f 0307 	mvn.w	r3, #7
 80015e6:	e013      	b.n	8001610 <MPU6050_DMP_init+0xd8>
    }
    //
    ret = run_self_test();
 80015e8:	f7ff ff3c 	bl	8001464 <run_self_test>
 80015ec:	6078      	str	r0, [r7, #4]
    if(ret != 0)
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d002      	beq.n	80015fa <MPU6050_DMP_init+0xc2>
    {
        return ERROR_SELF_TEST;
 80015f4:	f06f 0308 	mvn.w	r3, #8
 80015f8:	e00a      	b.n	8001610 <MPU6050_DMP_init+0xd8>
    }
    //DMP
    ret = mpu_set_dmp_state(1);
 80015fa:	2001      	movs	r0, #1
 80015fc:	f002 fdd6 	bl	80041ac <mpu_set_dmp_state>
 8001600:	6078      	str	r0, [r7, #4]
    if(ret != 0)
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	2b00      	cmp	r3, #0
 8001606:	d002      	beq.n	800160e <MPU6050_DMP_init+0xd6>
    {
        return ERROR_DMP_STATE;
 8001608:	f06f 0309 	mvn.w	r3, #9
 800160c:	e000      	b.n	8001610 <MPU6050_DMP_init+0xd8>
    }

    return 0;
 800160e:	2300      	movs	r3, #0
}
 8001610:	4618      	mov	r0, r3
 8001612:	3708      	adds	r7, #8
 8001614:	46bd      	mov	sp, r7
 8001616:	bd80      	pop	{r7, pc}
 8001618:	20000000 	.word	0x20000000

0800161c <SetOperationMode>:
extern TIM_HandleTypeDef htim4;

// Mode management
static uint8_t current_mode = MODE_MANUAL;

void SetOperationMode(uint8_t mode) {
 800161c:	b480      	push	{r7}
 800161e:	b083      	sub	sp, #12
 8001620:	af00      	add	r7, sp, #0
 8001622:	4603      	mov	r3, r0
 8001624:	71fb      	strb	r3, [r7, #7]
    if (mode <= MODE_LINE_TRACK) {
 8001626:	79fb      	ldrb	r3, [r7, #7]
 8001628:	2b04      	cmp	r3, #4
 800162a:	d802      	bhi.n	8001632 <SetOperationMode+0x16>
        current_mode = mode;
 800162c:	4a03      	ldr	r2, [pc, #12]	@ (800163c <SetOperationMode+0x20>)
 800162e:	79fb      	ldrb	r3, [r7, #7]
 8001630:	7013      	strb	r3, [r2, #0]
    }
}
 8001632:	bf00      	nop
 8001634:	370c      	adds	r7, #12
 8001636:	46bd      	mov	sp, r7
 8001638:	bc80      	pop	{r7}
 800163a:	4770      	bx	lr
 800163c:	20000009 	.word	0x20000009

08001640 <GetCurrentMode>:

uint8_t GetCurrentMode(void) {
 8001640:	b480      	push	{r7}
 8001642:	af00      	add	r7, sp, #0
    return current_mode;
 8001644:	4b02      	ldr	r3, [pc, #8]	@ (8001650 <GetCurrentMode+0x10>)
 8001646:	781b      	ldrb	r3, [r3, #0]
}
 8001648:	4618      	mov	r0, r3
 800164a:	46bd      	mov	sp, r7
 800164c:	bc80      	pop	{r7}
 800164e:	4770      	bx	lr
 8001650:	20000009 	.word	0x20000009

08001654 <SendModeChangeAck>:
    pkg.checksum = CalculateChecksum(&pkg);
    
    UART_SendPackage(&pkg);
}

void SendModeChangeAck(uint8_t mode) {
 8001654:	b580      	push	{r7, lr}
 8001656:	b08c      	sub	sp, #48	@ 0x30
 8001658:	af00      	add	r7, sp, #0
 800165a:	4603      	mov	r3, r0
 800165c:	71fb      	strb	r3, [r7, #7]
    UART_Package_t pkg;
    
    pkg.header = FRAME_HEADER;
 800165e:	23aa      	movs	r3, #170	@ 0xaa
 8001660:	733b      	strb	r3, [r7, #12]
    pkg.cmd_type = CMD_STATUS;
 8001662:	2304      	movs	r3, #4
 8001664:	737b      	strb	r3, [r7, #13]
    pkg.data_len = 2;
 8001666:	2302      	movs	r3, #2
 8001668:	73bb      	strb	r3, [r7, #14]
    pkg.data[0] = ACK_MC; // Status type: mode change ack
 800166a:	2301      	movs	r3, #1
 800166c:	73fb      	strb	r3, [r7, #15]
    pkg.data[1] = mode; // New mode
 800166e:	79fb      	ldrb	r3, [r7, #7]
 8001670:	743b      	strb	r3, [r7, #16]
    pkg.checksum = CalculateChecksum(&pkg);
 8001672:	f107 030c 	add.w	r3, r7, #12
 8001676:	4618      	mov	r0, r3
 8001678:	f000 f8c1 	bl	80017fe <CalculateChecksum>
 800167c:	4603      	mov	r3, r0
 800167e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    
    UART_SendPackage(&pkg);
 8001682:	f107 030c 	add.w	r3, r7, #12
 8001686:	4618      	mov	r0, r3
 8001688:	f000 f8fa 	bl	8001880 <UART_SendPackage>
}
 800168c:	bf00      	nop
 800168e:	3730      	adds	r7, #48	@ 0x30
 8001690:	46bd      	mov	sp, r7
 8001692:	bd80      	pop	{r7, pc}

08001694 <SendNavAck>:

void SendNavAck(void){
 8001694:	b580      	push	{r7, lr}
 8001696:	b08a      	sub	sp, #40	@ 0x28
 8001698:	af00      	add	r7, sp, #0
	UART_Package_t pkg;

	pkg.header = FRAME_HEADER;
 800169a:	23aa      	movs	r3, #170	@ 0xaa
 800169c:	713b      	strb	r3, [r7, #4]
	pkg.cmd_type = CMD_STATUS;
 800169e:	2304      	movs	r3, #4
 80016a0:	717b      	strb	r3, [r7, #5]
	pkg.data_len = 1;
 80016a2:	2301      	movs	r3, #1
 80016a4:	71bb      	strb	r3, [r7, #6]
	pkg.data[0] = ACK_NAV_PKT; // Status type: Auto navigation packet ack
 80016a6:	2302      	movs	r3, #2
 80016a8:	71fb      	strb	r3, [r7, #7]
	pkg.checksum = CalculateChecksum(&pkg);
 80016aa:	1d3b      	adds	r3, r7, #4
 80016ac:	4618      	mov	r0, r3
 80016ae:	f000 f8a6 	bl	80017fe <CalculateChecksum>
 80016b2:	4603      	mov	r3, r0
 80016b4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	UART_SendPackage(&pkg);
 80016b8:	1d3b      	adds	r3, r7, #4
 80016ba:	4618      	mov	r0, r3
 80016bc:	f000 f8e0 	bl	8001880 <UART_SendPackage>
}
 80016c0:	bf00      	nop
 80016c2:	3728      	adds	r7, #40	@ 0x28
 80016c4:	46bd      	mov	sp, r7
 80016c6:	bd80      	pop	{r7, pc}

080016c8 <ProcessReceivedPackage>:
    
    UART_SendPackage(&pkg);
}

// Functions for Car Board
void ProcessReceivedPackage(UART_Package_t* pkg) {
 80016c8:	b580      	push	{r7, lr}
 80016ca:	b082      	sub	sp, #8
 80016cc:	af00      	add	r7, sp, #0
 80016ce:	6078      	str	r0, [r7, #4]
    if (VerifyChecksum(pkg) != 0) {
 80016d0:	6878      	ldr	r0, [r7, #4]
 80016d2:	f000 f8be 	bl	8001852 <VerifyChecksum>
 80016d6:	4603      	mov	r3, r0
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d146      	bne.n	800176a <ProcessReceivedPackage+0xa2>
        return; // Invalid package
    }
    
    switch(pkg->cmd_type) {
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	785b      	ldrb	r3, [r3, #1]
 80016e0:	3b01      	subs	r3, #1
 80016e2:	2b04      	cmp	r3, #4
 80016e4:	d843      	bhi.n	800176e <ProcessReceivedPackage+0xa6>
 80016e6:	a201      	add	r2, pc, #4	@ (adr r2, 80016ec <ProcessReceivedPackage+0x24>)
 80016e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80016ec:	08001701 	.word	0x08001701
 80016f0:	0800176f 	.word	0x0800176f
 80016f4:	08001715 	.word	0x08001715
 80016f8:	0800174f 	.word	0x0800174f
 80016fc:	08001735 	.word	0x08001735
        case CMD_MOTION:
            if (current_mode == MODE_MANUAL) {
 8001700:	4b20      	ldr	r3, [pc, #128]	@ (8001784 <ProcessReceivedPackage+0xbc>)
 8001702:	781b      	ldrb	r3, [r3, #0]
 8001704:	2b01      	cmp	r3, #1
 8001706:	d134      	bne.n	8001772 <ProcessReceivedPackage+0xaa>
                ProcessMotionCmd(pkg->data[0]);
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	78db      	ldrb	r3, [r3, #3]
 800170c:	4618      	mov	r0, r3
 800170e:	f000 f8ef 	bl	80018f0 <ProcessMotionCmd>
            }
            break;
 8001712:	e02e      	b.n	8001772 <ProcessReceivedPackage+0xaa>
        case CMD_NAV:
            if (current_mode == MODE_AUTO_NAV) {
 8001714:	4b1b      	ldr	r3, [pc, #108]	@ (8001784 <ProcessReceivedPackage+0xbc>)
 8001716:	781b      	ldrb	r3, [r3, #0]
 8001718:	2b02      	cmp	r3, #2
 800171a:	d12c      	bne.n	8001776 <ProcessReceivedPackage+0xae>
                ProcessNavCmd(pkg->data[0], &pkg->data[1], pkg->data_len - 1);
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	78d8      	ldrb	r0, [r3, #3]
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	1d19      	adds	r1, r3, #4
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	789b      	ldrb	r3, [r3, #2]
 8001728:	3b01      	subs	r3, #1
 800172a:	b2db      	uxtb	r3, r3
 800172c:	461a      	mov	r2, r3
 800172e:	f000 f96f 	bl	8001a10 <ProcessNavCmd>
            }
            break;
 8001732:	e020      	b.n	8001776 <ProcessReceivedPackage+0xae>
        case CMD_MODE:
            SetOperationMode(pkg->data[0]);
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	78db      	ldrb	r3, [r3, #3]
 8001738:	4618      	mov	r0, r3
 800173a:	f7ff ff6f 	bl	800161c <SetOperationMode>
            // Stop any ongoing motion when switching modes
            StopMotion();
 800173e:	f000 fa91 	bl	8001c64 <StopMotion>
            // Send mode change acknowledgment
            SendModeChangeAck(pkg->data[0]);
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	78db      	ldrb	r3, [r3, #3]
 8001746:	4618      	mov	r0, r3
 8001748:	f7ff ff84 	bl	8001654 <SendModeChangeAck>
            break;
 800174c:	e016      	b.n	800177c <ProcessReceivedPackage+0xb4>
        case CMD_STATUS:
            if(current_mode == MODE_OBS_NAV){
 800174e:	4b0d      	ldr	r3, [pc, #52]	@ (8001784 <ProcessReceivedPackage+0xbc>)
 8001750:	781b      	ldrb	r3, [r3, #0]
 8001752:	2b03      	cmp	r3, #3
 8001754:	d111      	bne.n	800177a <ProcessReceivedPackage+0xb2>
                ProcessEnvDetectCmd(pkg->data[0], pkg->data[1]);
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	78db      	ldrb	r3, [r3, #3]
 800175a:	461a      	mov	r2, r3
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	791b      	ldrb	r3, [r3, #4]
 8001760:	4619      	mov	r1, r3
 8001762:	4610      	mov	r0, r2
 8001764:	f000 f810 	bl	8001788 <ProcessEnvDetectCmd>
            }
            break;
 8001768:	e007      	b.n	800177a <ProcessReceivedPackage+0xb2>
        return; // Invalid package
 800176a:	bf00      	nop
 800176c:	e006      	b.n	800177c <ProcessReceivedPackage+0xb4>
        default:
            break;
 800176e:	bf00      	nop
 8001770:	e004      	b.n	800177c <ProcessReceivedPackage+0xb4>
            break;
 8001772:	bf00      	nop
 8001774:	e002      	b.n	800177c <ProcessReceivedPackage+0xb4>
            break;
 8001776:	bf00      	nop
 8001778:	e000      	b.n	800177c <ProcessReceivedPackage+0xb4>
            break;
 800177a:	bf00      	nop
    }
}
 800177c:	3708      	adds	r7, #8
 800177e:	46bd      	mov	sp, r7
 8001780:	bd80      	pop	{r7, pc}
 8001782:	bf00      	nop
 8001784:	20000009 	.word	0x20000009

08001788 <ProcessEnvDetectCmd>:

void ProcessEnvDetectCmd(uint8_t start, uint8_t end){
 8001788:	b580      	push	{r7, lr}
 800178a:	b082      	sub	sp, #8
 800178c:	af00      	add	r7, sp, #0
 800178e:	4603      	mov	r3, r0
 8001790:	460a      	mov	r2, r1
 8001792:	71fb      	strb	r3, [r7, #7]
 8001794:	4613      	mov	r3, r2
 8001796:	71bb      	strb	r3, [r7, #6]
    obstacle_detect(start, end);
 8001798:	79ba      	ldrb	r2, [r7, #6]
 800179a:	79fb      	ldrb	r3, [r7, #7]
 800179c:	4611      	mov	r1, r2
 800179e:	4618      	mov	r0, r3
 80017a0:	f003 fec8 	bl	8005534 <obstacle_detect>
}
 80017a4:	bf00      	nop
 80017a6:	3708      	adds	r7, #8
 80017a8:	46bd      	mov	sp, r7
 80017aa:	bd80      	pop	{r7, pc}

080017ac <SendDistanceData>:

void SendDistanceData(float distance) {
 80017ac:	b580      	push	{r7, lr}
 80017ae:	b08c      	sub	sp, #48	@ 0x30
 80017b0:	af00      	add	r7, sp, #0
 80017b2:	6078      	str	r0, [r7, #4]
    UART_Package_t pkg;
    
    pkg.header = FRAME_HEADER;
 80017b4:	23aa      	movs	r3, #170	@ 0xaa
 80017b6:	723b      	strb	r3, [r7, #8]
    pkg.cmd_type = CMD_DISTANCE;
 80017b8:	2302      	movs	r3, #2
 80017ba:	727b      	strb	r3, [r7, #9]
    pkg.data_len = 4;  // Float is 4 bytes
 80017bc:	2304      	movs	r3, #4
 80017be:	72bb      	strb	r3, [r7, #10]
    
    // Convert float to bytes
    uint8_t* float_bytes = (uint8_t*)&distance;
 80017c0:	1d3b      	adds	r3, r7, #4
 80017c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pkg.data[0] = float_bytes[0];  // Byte 0 
 80017c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80017c6:	781b      	ldrb	r3, [r3, #0]
 80017c8:	72fb      	strb	r3, [r7, #11]
    pkg.data[1] = float_bytes[1];  // Byte 1
 80017ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80017cc:	785b      	ldrb	r3, [r3, #1]
 80017ce:	733b      	strb	r3, [r7, #12]
    pkg.data[2] = float_bytes[2];  // Byte 2
 80017d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80017d2:	789b      	ldrb	r3, [r3, #2]
 80017d4:	737b      	strb	r3, [r7, #13]
    pkg.data[3] = float_bytes[3];  // Byte 3
 80017d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80017d8:	78db      	ldrb	r3, [r3, #3]
 80017da:	73bb      	strb	r3, [r7, #14]
    
    pkg.checksum = CalculateChecksum(&pkg);
 80017dc:	f107 0308 	add.w	r3, r7, #8
 80017e0:	4618      	mov	r0, r3
 80017e2:	f000 f80c 	bl	80017fe <CalculateChecksum>
 80017e6:	4603      	mov	r3, r0
 80017e8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    
    UART_SendPackage(&pkg);
 80017ec:	f107 0308 	add.w	r3, r7, #8
 80017f0:	4618      	mov	r0, r3
 80017f2:	f000 f845 	bl	8001880 <UART_SendPackage>
}
 80017f6:	bf00      	nop
 80017f8:	3730      	adds	r7, #48	@ 0x30
 80017fa:	46bd      	mov	sp, r7
 80017fc:	bd80      	pop	{r7, pc}

080017fe <CalculateChecksum>:

// Utility Functions
uint8_t CalculateChecksum(UART_Package_t* pkg) {
 80017fe:	b480      	push	{r7}
 8001800:	b085      	sub	sp, #20
 8001802:	af00      	add	r7, sp, #0
 8001804:	6078      	str	r0, [r7, #4]
    uint8_t sum = 0;
 8001806:	2300      	movs	r3, #0
 8001808:	73fb      	strb	r3, [r7, #15]
    sum += pkg->cmd_type;
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	785a      	ldrb	r2, [r3, #1]
 800180e:	7bfb      	ldrb	r3, [r7, #15]
 8001810:	4413      	add	r3, r2
 8001812:	73fb      	strb	r3, [r7, #15]
    sum += pkg->data_len;
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	789a      	ldrb	r2, [r3, #2]
 8001818:	7bfb      	ldrb	r3, [r7, #15]
 800181a:	4413      	add	r3, r2
 800181c:	73fb      	strb	r3, [r7, #15]
    for(int i = 0; i < pkg->data_len; i++) {
 800181e:	2300      	movs	r3, #0
 8001820:	60bb      	str	r3, [r7, #8]
 8001822:	e00a      	b.n	800183a <CalculateChecksum+0x3c>
        sum += pkg->data[i];
 8001824:	687a      	ldr	r2, [r7, #4]
 8001826:	68bb      	ldr	r3, [r7, #8]
 8001828:	4413      	add	r3, r2
 800182a:	3303      	adds	r3, #3
 800182c:	781a      	ldrb	r2, [r3, #0]
 800182e:	7bfb      	ldrb	r3, [r7, #15]
 8001830:	4413      	add	r3, r2
 8001832:	73fb      	strb	r3, [r7, #15]
    for(int i = 0; i < pkg->data_len; i++) {
 8001834:	68bb      	ldr	r3, [r7, #8]
 8001836:	3301      	adds	r3, #1
 8001838:	60bb      	str	r3, [r7, #8]
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	789b      	ldrb	r3, [r3, #2]
 800183e:	461a      	mov	r2, r3
 8001840:	68bb      	ldr	r3, [r7, #8]
 8001842:	4293      	cmp	r3, r2
 8001844:	dbee      	blt.n	8001824 <CalculateChecksum+0x26>
    }
    return sum;
 8001846:	7bfb      	ldrb	r3, [r7, #15]
}
 8001848:	4618      	mov	r0, r3
 800184a:	3714      	adds	r7, #20
 800184c:	46bd      	mov	sp, r7
 800184e:	bc80      	pop	{r7}
 8001850:	4770      	bx	lr

08001852 <VerifyChecksum>:

int VerifyChecksum(UART_Package_t* pkg) {
 8001852:	b580      	push	{r7, lr}
 8001854:	b084      	sub	sp, #16
 8001856:	af00      	add	r7, sp, #0
 8001858:	6078      	str	r0, [r7, #4]
    uint8_t sum = CalculateChecksum(pkg);
 800185a:	6878      	ldr	r0, [r7, #4]
 800185c:	f7ff ffcf 	bl	80017fe <CalculateChecksum>
 8001860:	4603      	mov	r3, r0
 8001862:	73fb      	strb	r3, [r7, #15]
    return (sum == pkg->checksum) ? 0 : -1;
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 800186a:	7bfa      	ldrb	r2, [r7, #15]
 800186c:	429a      	cmp	r2, r3
 800186e:	d101      	bne.n	8001874 <VerifyChecksum+0x22>
 8001870:	2300      	movs	r3, #0
 8001872:	e001      	b.n	8001878 <VerifyChecksum+0x26>
 8001874:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001878:	4618      	mov	r0, r3
 800187a:	3710      	adds	r7, #16
 800187c:	46bd      	mov	sp, r7
 800187e:	bd80      	pop	{r7, pc}

08001880 <UART_SendPackage>:

HAL_StatusTypeDef UART_SendPackage(UART_Package_t* pkg) {
 8001880:	b580      	push	{r7, lr}
 8001882:	b08c      	sub	sp, #48	@ 0x30
 8001884:	af00      	add	r7, sp, #0
 8001886:	6078      	str	r0, [r7, #4]
    // header(1) + cmd_type(1) + data_len(1) + data(data_len) + checksum(1)
    uint8_t total_len = 3 + pkg->data_len + 1;
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	789b      	ldrb	r3, [r3, #2]
 800188c:	3304      	adds	r3, #4
 800188e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    
    // 
    uint8_t tx_buffer[38]; // 3 + 32 + 1 = 36
    
    // 
    tx_buffer[0] = pkg->header;
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	781b      	ldrb	r3, [r3, #0]
 8001896:	723b      	strb	r3, [r7, #8]
    tx_buffer[1] = pkg->cmd_type;
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	785b      	ldrb	r3, [r3, #1]
 800189c:	727b      	strb	r3, [r7, #9]
    tx_buffer[2] = pkg->data_len;
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	789b      	ldrb	r3, [r3, #2]
 80018a2:	72bb      	strb	r3, [r7, #10]
    memcpy(&tx_buffer[3], pkg->data, pkg->data_len);
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	1cd9      	adds	r1, r3, #3
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	789b      	ldrb	r3, [r3, #2]
 80018ac:	461a      	mov	r2, r3
 80018ae:	f107 0308 	add.w	r3, r7, #8
 80018b2:	3303      	adds	r3, #3
 80018b4:	4618      	mov	r0, r3
 80018b6:	f008 fcde 	bl	800a276 <memcpy>
    tx_buffer[3 + pkg->data_len] = pkg->checksum;
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	789b      	ldrb	r3, [r3, #2]
 80018be:	3303      	adds	r3, #3
 80018c0:	687a      	ldr	r2, [r7, #4]
 80018c2:	f892 2023 	ldrb.w	r2, [r2, #35]	@ 0x23
 80018c6:	3330      	adds	r3, #48	@ 0x30
 80018c8:	443b      	add	r3, r7
 80018ca:	f803 2c28 	strb.w	r2, [r3, #-40]
    
    // HAL_UART_Transmit
    return HAL_UART_Transmit(&huart2, tx_buffer, total_len, 200); // 200ms
 80018ce:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80018d2:	b29a      	uxth	r2, r3
 80018d4:	f107 0108 	add.w	r1, r7, #8
 80018d8:	23c8      	movs	r3, #200	@ 0xc8
 80018da:	4804      	ldr	r0, [pc, #16]	@ (80018ec <UART_SendPackage+0x6c>)
 80018dc:	f007 fc7a 	bl	80091d4 <HAL_UART_Transmit>
 80018e0:	4603      	mov	r3, r0
}
 80018e2:	4618      	mov	r0, r3
 80018e4:	3730      	adds	r7, #48	@ 0x30
 80018e6:	46bd      	mov	sp, r7
 80018e8:	bd80      	pop	{r7, pc}
 80018ea:	bf00      	nop
 80018ec:	200003bc 	.word	0x200003bc

080018f0 <ProcessMotionCmd>:

void ProcessMotionCmd(uint8_t motion_type) {
 80018f0:	b580      	push	{r7, lr}
 80018f2:	b08c      	sub	sp, #48	@ 0x30
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	4603      	mov	r3, r0
 80018f8:	71fb      	strb	r3, [r7, #7]
    UART_Package_t pkg;
    pkg.header = FRAME_HEADER;
 80018fa:	23aa      	movs	r3, #170	@ 0xaa
 80018fc:	733b      	strb	r3, [r7, #12]
    pkg.cmd_type = CMD_MOTION;
 80018fe:	2301      	movs	r3, #1
 8001900:	737b      	strb	r3, [r7, #13]
    pkg.data_len = 1;
 8001902:	2301      	movs	r3, #1
 8001904:	73bb      	strb	r3, [r7, #14]
    pkg.data[0] = motion_type;
 8001906:	79fb      	ldrb	r3, [r7, #7]
 8001908:	73fb      	strb	r3, [r7, #15]
    pkg.checksum = CalculateChecksum(&pkg);
 800190a:	f107 030c 	add.w	r3, r7, #12
 800190e:	4618      	mov	r0, r3
 8001910:	f7ff ff75 	bl	80017fe <CalculateChecksum>
 8001914:	4603      	mov	r3, r0
 8001916:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    switch(motion_type) {
 800191a:	79fb      	ldrb	r3, [r7, #7]
 800191c:	3b01      	subs	r3, #1
 800191e:	2b06      	cmp	r3, #6
 8001920:	d865      	bhi.n	80019ee <ProcessMotionCmd+0xfe>
 8001922:	a201      	add	r2, pc, #4	@ (adr r2, 8001928 <ProcessMotionCmd+0x38>)
 8001924:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001928:	08001945 	.word	0x08001945
 800192c:	0800195d 	.word	0x0800195d
 8001930:	08001975 	.word	0x08001975
 8001934:	080019a5 	.word	0x080019a5
 8001938:	0800198d 	.word	0x0800198d
 800193c:	080019bd 	.word	0x080019bd
 8001940:	080019d5 	.word	0x080019d5
        case MOTION_FORWARD:
            HAL_GPIO_WritePin(L1_GPIO_Port, L1_Pin, GPIO_PIN_SET);
 8001944:	2201      	movs	r2, #1
 8001946:	2101      	movs	r1, #1
 8001948:	482e      	ldr	r0, [pc, #184]	@ (8001a04 <ProcessMotionCmd+0x114>)
 800194a:	f005 fb3a 	bl	8006fc2 <HAL_GPIO_WritePin>
            moveForward(&htim4);
 800194e:	482e      	ldr	r0, [pc, #184]	@ (8001a08 <ProcessMotionCmd+0x118>)
 8001950:	f004 fcdc 	bl	800630c <moveForward>
            HAL_Delay(50);
 8001954:	2032      	movs	r0, #50	@ 0x32
 8001956:	f004 ff15 	bl	8006784 <HAL_Delay>
            break;
 800195a:	e049      	b.n	80019f0 <ProcessMotionCmd+0x100>
            
        case MOTION_BACKWARD:
            HAL_GPIO_WritePin(L2_GPIO_Port, L2_Pin, GPIO_PIN_SET);
 800195c:	2201      	movs	r2, #1
 800195e:	2104      	movs	r1, #4
 8001960:	482a      	ldr	r0, [pc, #168]	@ (8001a0c <ProcessMotionCmd+0x11c>)
 8001962:	f005 fb2e 	bl	8006fc2 <HAL_GPIO_WritePin>
            moveBackward(&htim4);
 8001966:	4828      	ldr	r0, [pc, #160]	@ (8001a08 <ProcessMotionCmd+0x118>)
 8001968:	f004 fd04 	bl	8006374 <moveBackward>
            HAL_Delay(50);
 800196c:	2032      	movs	r0, #50	@ 0x32
 800196e:	f004 ff09 	bl	8006784 <HAL_Delay>
            break;
 8001972:	e03d      	b.n	80019f0 <ProcessMotionCmd+0x100>
            
        case MOTION_LEFT:
            HAL_GPIO_WritePin(L1_GPIO_Port, L1_Pin, GPIO_PIN_SET);
 8001974:	2201      	movs	r2, #1
 8001976:	2101      	movs	r1, #1
 8001978:	4822      	ldr	r0, [pc, #136]	@ (8001a04 <ProcessMotionCmd+0x114>)
 800197a:	f005 fb22 	bl	8006fc2 <HAL_GPIO_WritePin>
            moveLeft(&htim4);
 800197e:	4822      	ldr	r0, [pc, #136]	@ (8001a08 <ProcessMotionCmd+0x118>)
 8001980:	f004 fd2c 	bl	80063dc <moveLeft>
            HAL_Delay(50);
 8001984:	2032      	movs	r0, #50	@ 0x32
 8001986:	f004 fefd 	bl	8006784 <HAL_Delay>
            break;
 800198a:	e031      	b.n	80019f0 <ProcessMotionCmd+0x100>
        case MOTION_TURN_L:
            HAL_GPIO_WritePin(L1_GPIO_Port, L1_Pin, GPIO_PIN_SET);
 800198c:	2201      	movs	r2, #1
 800198e:	2101      	movs	r1, #1
 8001990:	481c      	ldr	r0, [pc, #112]	@ (8001a04 <ProcessMotionCmd+0x114>)
 8001992:	f005 fb16 	bl	8006fc2 <HAL_GPIO_WritePin>
            moveTurnLeft(&htim4);
 8001996:	481c      	ldr	r0, [pc, #112]	@ (8001a08 <ProcessMotionCmd+0x118>)
 8001998:	f004 fd88 	bl	80064ac <moveTurnLeft>
            HAL_Delay(50);
 800199c:	2032      	movs	r0, #50	@ 0x32
 800199e:	f004 fef1 	bl	8006784 <HAL_Delay>
            break;
 80019a2:	e025      	b.n	80019f0 <ProcessMotionCmd+0x100>
            
        case MOTION_RIGHT:
            HAL_GPIO_WritePin(L1_GPIO_Port, L1_Pin, GPIO_PIN_SET);
 80019a4:	2201      	movs	r2, #1
 80019a6:	2101      	movs	r1, #1
 80019a8:	4816      	ldr	r0, [pc, #88]	@ (8001a04 <ProcessMotionCmd+0x114>)
 80019aa:	f005 fb0a 	bl	8006fc2 <HAL_GPIO_WritePin>
            moveRight(&htim4);
 80019ae:	4816      	ldr	r0, [pc, #88]	@ (8001a08 <ProcessMotionCmd+0x118>)
 80019b0:	f004 fd48 	bl	8006444 <moveRight>
            HAL_Delay(50);
 80019b4:	2032      	movs	r0, #50	@ 0x32
 80019b6:	f004 fee5 	bl	8006784 <HAL_Delay>
            break;
 80019ba:	e019      	b.n	80019f0 <ProcessMotionCmd+0x100>
        case MOTION_TURN_R:
            HAL_GPIO_WritePin(L2_GPIO_Port, L2_Pin, GPIO_PIN_SET);
 80019bc:	2201      	movs	r2, #1
 80019be:	2104      	movs	r1, #4
 80019c0:	4812      	ldr	r0, [pc, #72]	@ (8001a0c <ProcessMotionCmd+0x11c>)
 80019c2:	f005 fafe 	bl	8006fc2 <HAL_GPIO_WritePin>
            moveTurnRight(&htim4);
 80019c6:	4810      	ldr	r0, [pc, #64]	@ (8001a08 <ProcessMotionCmd+0x118>)
 80019c8:	f004 fda6 	bl	8006518 <moveTurnRight>
            HAL_Delay(50);
 80019cc:	2032      	movs	r0, #50	@ 0x32
 80019ce:	f004 fed9 	bl	8006784 <HAL_Delay>
            break;
 80019d2:	e00d      	b.n	80019f0 <ProcessMotionCmd+0x100>
            
        case MOTION_STOP:
            HAL_GPIO_WritePin(L1_GPIO_Port, L1_Pin, GPIO_PIN_RESET);
 80019d4:	2200      	movs	r2, #0
 80019d6:	2101      	movs	r1, #1
 80019d8:	480a      	ldr	r0, [pc, #40]	@ (8001a04 <ProcessMotionCmd+0x114>)
 80019da:	f005 faf2 	bl	8006fc2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(L2_GPIO_Port, L2_Pin, GPIO_PIN_RESET);
 80019de:	2200      	movs	r2, #0
 80019e0:	2104      	movs	r1, #4
 80019e2:	480a      	ldr	r0, [pc, #40]	@ (8001a0c <ProcessMotionCmd+0x11c>)
 80019e4:	f005 faed 	bl	8006fc2 <HAL_GPIO_WritePin>
            motorBreak();
 80019e8:	f004 fc5e 	bl	80062a8 <motorBreak>
            break;
 80019ec:	e000      	b.n	80019f0 <ProcessMotionCmd+0x100>
            
        default:
            break;
 80019ee:	bf00      	nop
    }

    // Send confirmation package
    UART_SendPackage(&pkg);
 80019f0:	f107 030c 	add.w	r3, r7, #12
 80019f4:	4618      	mov	r0, r3
 80019f6:	f7ff ff43 	bl	8001880 <UART_SendPackage>
}
 80019fa:	bf00      	nop
 80019fc:	3730      	adds	r7, #48	@ 0x30
 80019fe:	46bd      	mov	sp, r7
 8001a00:	bd80      	pop	{r7, pc}
 8001a02:	bf00      	nop
 8001a04:	40010c00 	.word	0x40010c00
 8001a08:	2000032c 	.word	0x2000032c
 8001a0c:	40011400 	.word	0x40011400

08001a10 <ProcessNavCmd>:
void ProcessNavCmd(uint8_t nav_mode, uint8_t* path_data, uint8_t path_len){
 8001a10:	b580      	push	{r7, lr}
 8001a12:	b096      	sub	sp, #88	@ 0x58
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	4603      	mov	r3, r0
 8001a18:	6039      	str	r1, [r7, #0]
 8001a1a:	71fb      	strb	r3, [r7, #7]
 8001a1c:	4613      	mov	r3, r2
 8001a1e:	71bb      	strb	r3, [r7, #6]
		UART_Package_t pkg;

	    pkg.header = FRAME_HEADER;
 8001a20:	23aa      	movs	r3, #170	@ 0xaa
 8001a22:	733b      	strb	r3, [r7, #12]
	    pkg.cmd_type = CMD_NAV;
 8001a24:	2303      	movs	r3, #3
 8001a26:	737b      	strb	r3, [r7, #13]
	    pkg.data_len = path_len + 1;
 8001a28:	79bb      	ldrb	r3, [r7, #6]
 8001a2a:	3301      	adds	r3, #1
 8001a2c:	b2db      	uxtb	r3, r3
 8001a2e:	73bb      	strb	r3, [r7, #14]
	    pkg.data[0] = nav_mode;
 8001a30:	79fb      	ldrb	r3, [r7, #7]
 8001a32:	73fb      	strb	r3, [r7, #15]
	    memcpy(&pkg.data[1], path_data, path_len);
 8001a34:	79ba      	ldrb	r2, [r7, #6]
 8001a36:	f107 030c 	add.w	r3, r7, #12
 8001a3a:	3304      	adds	r3, #4
 8001a3c:	6839      	ldr	r1, [r7, #0]
 8001a3e:	4618      	mov	r0, r3
 8001a40:	f008 fc19 	bl	800a276 <memcpy>
	    pkg.checksum = CalculateChecksum(&pkg);
 8001a44:	f107 030c 	add.w	r3, r7, #12
 8001a48:	4618      	mov	r0, r3
 8001a4a:	f7ff fed8 	bl	80017fe <CalculateChecksum>
 8001a4e:	4603      	mov	r3, r0
 8001a50:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

	    if (nav_mode==MODE_AUTO_NAV){
 8001a54:	79fb      	ldrb	r3, [r7, #7]
 8001a56:	2b02      	cmp	r3, #2
 8001a58:	f040 80da 	bne.w	8001c10 <ProcessNavCmd+0x200>
	    	uint8_t start_c=path_data[1];
 8001a5c:	683b      	ldr	r3, [r7, #0]
 8001a5e:	785b      	ldrb	r3, [r3, #1]
 8001a60:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	    	uint8_t end_c=path_data[path_len-1];
 8001a64:	79bb      	ldrb	r3, [r7, #6]
 8001a66:	3b01      	subs	r3, #1
 8001a68:	683a      	ldr	r2, [r7, #0]
 8001a6a:	4413      	add	r3, r2
 8001a6c:	781b      	ldrb	r3, [r3, #0]
 8001a6e:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
	    	uint8_t point_count=path_len/2;
 8001a72:	79bb      	ldrb	r3, [r7, #6]
 8001a74:	085b      	lsrs	r3, r3, #1
 8001a76:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
	    	// 
	    	// 
	    	if(point_count<2){
 8001a7a:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 8001a7e:	2b01      	cmp	r3, #1
 8001a80:	d802      	bhi.n	8001a88 <ProcessNavCmd+0x78>
	    		SendNavAck();
 8001a82:	f7ff fe07 	bl	8001694 <SendNavAck>
	    		return;
 8001a86:	e0c4      	b.n	8001c12 <ProcessNavCmd+0x202>
	    	}
	    	SendNavAck();
 8001a88:	f7ff fe04 	bl	8001694 <SendNavAck>
	    	int facing_right=1;
 8001a8c:	2301      	movs	r3, #1
 8001a8e:	657b      	str	r3, [r7, #84]	@ 0x54
	    	if(start_c > end_c) {
 8001a90:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 8001a94:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8001a98:	429a      	cmp	r2, r3
 8001a9a:	d901      	bls.n	8001aa0 <ProcessNavCmd+0x90>
	    		facing_right = 0; // 
 8001a9c:	2300      	movs	r3, #0
 8001a9e:	657b      	str	r3, [r7, #84]	@ 0x54
	    	}
	    	for(int i=0;i<point_count-1;i++){
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	653b      	str	r3, [r7, #80]	@ 0x50
 8001aa4:	e0ac      	b.n	8001c00 <ProcessNavCmd+0x1f0>
	    		uint8_t r1 = path_data[i*2];
 8001aa6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001aa8:	005b      	lsls	r3, r3, #1
 8001aaa:	461a      	mov	r2, r3
 8001aac:	683b      	ldr	r3, [r7, #0]
 8001aae:	4413      	add	r3, r2
 8001ab0:	781b      	ldrb	r3, [r3, #0]
 8001ab2:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
	    		uint8_t c1 = path_data[i*2 + 1];
 8001ab6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001ab8:	005b      	lsls	r3, r3, #1
 8001aba:	3301      	adds	r3, #1
 8001abc:	683a      	ldr	r2, [r7, #0]
 8001abe:	4413      	add	r3, r2
 8001ac0:	781b      	ldrb	r3, [r3, #0]
 8001ac2:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
	    		uint8_t r2 = path_data[(i+1)*2];
 8001ac6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001ac8:	3301      	adds	r3, #1
 8001aca:	005b      	lsls	r3, r3, #1
 8001acc:	461a      	mov	r2, r3
 8001ace:	683b      	ldr	r3, [r7, #0]
 8001ad0:	4413      	add	r3, r2
 8001ad2:	781b      	ldrb	r3, [r3, #0]
 8001ad4:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
	    		uint8_t c2 = path_data[(i+1)*2 + 1];
 8001ad8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001ada:	3301      	adds	r3, #1
 8001adc:	005b      	lsls	r3, r3, #1
 8001ade:	3301      	adds	r3, #1
 8001ae0:	683a      	ldr	r2, [r7, #0]
 8001ae2:	4413      	add	r3, r2
 8001ae4:	781b      	ldrb	r3, [r3, #0]
 8001ae6:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
	    		int dr=r2-r1;
 8001aea:	f897 203a 	ldrb.w	r2, [r7, #58]	@ 0x3a
 8001aee:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 8001af2:	1ad3      	subs	r3, r2, r3
 8001af4:	637b      	str	r3, [r7, #52]	@ 0x34
	    		int dc=c2-c1;
 8001af6:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 8001afa:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8001afe:	1ad3      	subs	r3, r2, r3
 8001b00:	633b      	str	r3, [r7, #48]	@ 0x30
	    			if(dc>0){
 8001b02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	dd1a      	ble.n	8001b3e <ProcessNavCmd+0x12e>
	    				for(int step=0;step<dc;step++){
 8001b08:	2300      	movs	r3, #0
 8001b0a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001b0c:	e012      	b.n	8001b34 <ProcessNavCmd+0x124>
	    					if(facing_right) moveForward(&htim4);
 8001b0e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d003      	beq.n	8001b1c <ProcessNavCmd+0x10c>
 8001b14:	4840      	ldr	r0, [pc, #256]	@ (8001c18 <ProcessNavCmd+0x208>)
 8001b16:	f004 fbf9 	bl	800630c <moveForward>
 8001b1a:	e002      	b.n	8001b22 <ProcessNavCmd+0x112>
	    					else moveBackward(&htim4);
 8001b1c:	483e      	ldr	r0, [pc, #248]	@ (8001c18 <ProcessNavCmd+0x208>)
 8001b1e:	f004 fc29 	bl	8006374 <moveBackward>
	    					HAL_Delay(700);
 8001b22:	f44f 702f 	mov.w	r0, #700	@ 0x2bc
 8001b26:	f004 fe2d 	bl	8006784 <HAL_Delay>
	    					motorBreak();
 8001b2a:	f004 fbbd 	bl	80062a8 <motorBreak>
	    				for(int step=0;step<dc;step++){
 8001b2e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001b30:	3301      	adds	r3, #1
 8001b32:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001b34:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001b36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001b38:	429a      	cmp	r2, r3
 8001b3a:	dbe8      	blt.n	8001b0e <ProcessNavCmd+0xfe>
 8001b3c:	e01d      	b.n	8001b7a <ProcessNavCmd+0x16a>
	    				}
	    			}
	    			else if(dc<0){
 8001b3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	da1a      	bge.n	8001b7a <ProcessNavCmd+0x16a>
	    				for(int step=0;step<(-dc);step++){
 8001b44:	2300      	movs	r3, #0
 8001b46:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001b48:	e012      	b.n	8001b70 <ProcessNavCmd+0x160>
	    					if(facing_right) moveBackward(&htim4);
 8001b4a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d003      	beq.n	8001b58 <ProcessNavCmd+0x148>
 8001b50:	4831      	ldr	r0, [pc, #196]	@ (8001c18 <ProcessNavCmd+0x208>)
 8001b52:	f004 fc0f 	bl	8006374 <moveBackward>
 8001b56:	e002      	b.n	8001b5e <ProcessNavCmd+0x14e>
	    					else moveForward(&htim4);
 8001b58:	482f      	ldr	r0, [pc, #188]	@ (8001c18 <ProcessNavCmd+0x208>)
 8001b5a:	f004 fbd7 	bl	800630c <moveForward>
	    					HAL_Delay(700);
 8001b5e:	f44f 702f 	mov.w	r0, #700	@ 0x2bc
 8001b62:	f004 fe0f 	bl	8006784 <HAL_Delay>
	    					motorBreak();
 8001b66:	f004 fb9f 	bl	80062a8 <motorBreak>
	    				for(int step=0;step<(-dc);step++){
 8001b6a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001b6c:	3301      	adds	r3, #1
 8001b6e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001b70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001b72:	425b      	negs	r3, r3
 8001b74:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8001b76:	429a      	cmp	r2, r3
 8001b78:	dbe7      	blt.n	8001b4a <ProcessNavCmd+0x13a>
	    				}
	    			}
	    			if(dr>0){
 8001b7a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	dd1a      	ble.n	8001bb6 <ProcessNavCmd+0x1a6>
	    				for(int step=0;step<dr;step++){
 8001b80:	2300      	movs	r3, #0
 8001b82:	647b      	str	r3, [r7, #68]	@ 0x44
 8001b84:	e012      	b.n	8001bac <ProcessNavCmd+0x19c>
	    					if(facing_right) moveRight(&htim4);
 8001b86:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d003      	beq.n	8001b94 <ProcessNavCmd+0x184>
 8001b8c:	4822      	ldr	r0, [pc, #136]	@ (8001c18 <ProcessNavCmd+0x208>)
 8001b8e:	f004 fc59 	bl	8006444 <moveRight>
 8001b92:	e002      	b.n	8001b9a <ProcessNavCmd+0x18a>
	    					else moveLeft(&htim4);
 8001b94:	4820      	ldr	r0, [pc, #128]	@ (8001c18 <ProcessNavCmd+0x208>)
 8001b96:	f004 fc21 	bl	80063dc <moveLeft>
	    					HAL_Delay(700);
 8001b9a:	f44f 702f 	mov.w	r0, #700	@ 0x2bc
 8001b9e:	f004 fdf1 	bl	8006784 <HAL_Delay>
	    					motorBreak();
 8001ba2:	f004 fb81 	bl	80062a8 <motorBreak>
	    				for(int step=0;step<dr;step++){
 8001ba6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001ba8:	3301      	adds	r3, #1
 8001baa:	647b      	str	r3, [r7, #68]	@ 0x44
 8001bac:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001bae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001bb0:	429a      	cmp	r2, r3
 8001bb2:	dbe8      	blt.n	8001b86 <ProcessNavCmd+0x176>
 8001bb4:	e01d      	b.n	8001bf2 <ProcessNavCmd+0x1e2>
	    				}
	    			}
	    			else if(dr<0){
 8001bb6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	da1a      	bge.n	8001bf2 <ProcessNavCmd+0x1e2>
	    				for(int step=0;step<(-dr);step++){
 8001bbc:	2300      	movs	r3, #0
 8001bbe:	643b      	str	r3, [r7, #64]	@ 0x40
 8001bc0:	e012      	b.n	8001be8 <ProcessNavCmd+0x1d8>
	    					if(facing_right) moveLeft(&htim4);
 8001bc2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d003      	beq.n	8001bd0 <ProcessNavCmd+0x1c0>
 8001bc8:	4813      	ldr	r0, [pc, #76]	@ (8001c18 <ProcessNavCmd+0x208>)
 8001bca:	f004 fc07 	bl	80063dc <moveLeft>
 8001bce:	e002      	b.n	8001bd6 <ProcessNavCmd+0x1c6>
	    					else moveRight(&htim4);
 8001bd0:	4811      	ldr	r0, [pc, #68]	@ (8001c18 <ProcessNavCmd+0x208>)
 8001bd2:	f004 fc37 	bl	8006444 <moveRight>
	    					HAL_Delay(700);
 8001bd6:	f44f 702f 	mov.w	r0, #700	@ 0x2bc
 8001bda:	f004 fdd3 	bl	8006784 <HAL_Delay>
	    					motorBreak();
 8001bde:	f004 fb63 	bl	80062a8 <motorBreak>
	    				for(int step=0;step<(-dr);step++){
 8001be2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001be4:	3301      	adds	r3, #1
 8001be6:	643b      	str	r3, [r7, #64]	@ 0x40
 8001be8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001bea:	425b      	negs	r3, r3
 8001bec:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8001bee:	429a      	cmp	r2, r3
 8001bf0:	dbe7      	blt.n	8001bc2 <ProcessNavCmd+0x1b2>
	    				}
	    			}
	    			HAL_Delay(1000);
 8001bf2:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001bf6:	f004 fdc5 	bl	8006784 <HAL_Delay>
	    	for(int i=0;i<point_count-1;i++){
 8001bfa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001bfc:	3301      	adds	r3, #1
 8001bfe:	653b      	str	r3, [r7, #80]	@ 0x50
 8001c00:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 8001c04:	3b01      	subs	r3, #1
 8001c06:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8001c08:	429a      	cmp	r2, r3
 8001c0a:	f6ff af4c 	blt.w	8001aa6 <ProcessNavCmd+0x96>
 8001c0e:	e000      	b.n	8001c12 <ProcessNavCmd+0x202>
	    	}
	    }
	    else {
	    	return;
 8001c10:	bf00      	nop
	    }
}
 8001c12:	3758      	adds	r7, #88	@ 0x58
 8001c14:	46bd      	mov	sp, r7
 8001c16:	bd80      	pop	{r7, pc}
 8001c18:	2000032c 	.word	0x2000032c

08001c1c <SendEnvDetectData>:

void SendEnvDetectData(uint8_t location, uint8_t env_type){
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	b08c      	sub	sp, #48	@ 0x30
 8001c20:	af00      	add	r7, sp, #0
 8001c22:	4603      	mov	r3, r0
 8001c24:	460a      	mov	r2, r1
 8001c26:	71fb      	strb	r3, [r7, #7]
 8001c28:	4613      	mov	r3, r2
 8001c2a:	71bb      	strb	r3, [r7, #6]
	UART_Package_t pkg;
	pkg.header = FRAME_HEADER;
 8001c2c:	23aa      	movs	r3, #170	@ 0xaa
 8001c2e:	733b      	strb	r3, [r7, #12]
	pkg.cmd_type = CMD_ENV_DETECT;
 8001c30:	2306      	movs	r3, #6
 8001c32:	737b      	strb	r3, [r7, #13]
	pkg.data_len = 2;
 8001c34:	2302      	movs	r3, #2
 8001c36:	73bb      	strb	r3, [r7, #14]
	pkg.data[0] = location;
 8001c38:	79fb      	ldrb	r3, [r7, #7]
 8001c3a:	73fb      	strb	r3, [r7, #15]
	pkg.data[1] = env_type;
 8001c3c:	79bb      	ldrb	r3, [r7, #6]
 8001c3e:	743b      	strb	r3, [r7, #16]
	pkg.checksum = CalculateChecksum(&pkg);
 8001c40:	f107 030c 	add.w	r3, r7, #12
 8001c44:	4618      	mov	r0, r3
 8001c46:	f7ff fdda 	bl	80017fe <CalculateChecksum>
 8001c4a:	4603      	mov	r3, r0
 8001c4c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	UART_SendPackage(&pkg);
 8001c50:	f107 030c 	add.w	r3, r7, #12
 8001c54:	4618      	mov	r0, r3
 8001c56:	f7ff fe13 	bl	8001880 <UART_SendPackage>
}
 8001c5a:	bf00      	nop
 8001c5c:	3730      	adds	r7, #48	@ 0x30
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	bd80      	pop	{r7, pc}
	...

08001c64 <StopMotion>:

void StopMotion(void) {
 8001c64:	b580      	push	{r7, lr}
 8001c66:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(L1_GPIO_Port, L1_Pin, GPIO_PIN_RESET);
 8001c68:	2200      	movs	r2, #0
 8001c6a:	2101      	movs	r1, #1
 8001c6c:	4805      	ldr	r0, [pc, #20]	@ (8001c84 <StopMotion+0x20>)
 8001c6e:	f005 f9a8 	bl	8006fc2 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(L2_GPIO_Port, L2_Pin, GPIO_PIN_RESET);
 8001c72:	2200      	movs	r2, #0
 8001c74:	2104      	movs	r1, #4
 8001c76:	4804      	ldr	r0, [pc, #16]	@ (8001c88 <StopMotion+0x24>)
 8001c78:	f005 f9a3 	bl	8006fc2 <HAL_GPIO_WritePin>
    motorBreak();
 8001c7c:	f004 fb14 	bl	80062a8 <motorBreak>
}
 8001c80:	bf00      	nop
 8001c82:	bd80      	pop	{r7, pc}
 8001c84:	40010c00 	.word	0x40010c00
 8001c88:	40011400 	.word	0x40011400

08001c8c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	b088      	sub	sp, #32
 8001c90:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c92:	f107 0310 	add.w	r3, r7, #16
 8001c96:	2200      	movs	r2, #0
 8001c98:	601a      	str	r2, [r3, #0]
 8001c9a:	605a      	str	r2, [r3, #4]
 8001c9c:	609a      	str	r2, [r3, #8]
 8001c9e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ca0:	4b47      	ldr	r3, [pc, #284]	@ (8001dc0 <MX_GPIO_Init+0x134>)
 8001ca2:	699b      	ldr	r3, [r3, #24]
 8001ca4:	4a46      	ldr	r2, [pc, #280]	@ (8001dc0 <MX_GPIO_Init+0x134>)
 8001ca6:	f043 0310 	orr.w	r3, r3, #16
 8001caa:	6193      	str	r3, [r2, #24]
 8001cac:	4b44      	ldr	r3, [pc, #272]	@ (8001dc0 <MX_GPIO_Init+0x134>)
 8001cae:	699b      	ldr	r3, [r3, #24]
 8001cb0:	f003 0310 	and.w	r3, r3, #16
 8001cb4:	60fb      	str	r3, [r7, #12]
 8001cb6:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001cb8:	4b41      	ldr	r3, [pc, #260]	@ (8001dc0 <MX_GPIO_Init+0x134>)
 8001cba:	699b      	ldr	r3, [r3, #24]
 8001cbc:	4a40      	ldr	r2, [pc, #256]	@ (8001dc0 <MX_GPIO_Init+0x134>)
 8001cbe:	f043 0320 	orr.w	r3, r3, #32
 8001cc2:	6193      	str	r3, [r2, #24]
 8001cc4:	4b3e      	ldr	r3, [pc, #248]	@ (8001dc0 <MX_GPIO_Init+0x134>)
 8001cc6:	699b      	ldr	r3, [r3, #24]
 8001cc8:	f003 0320 	and.w	r3, r3, #32
 8001ccc:	60bb      	str	r3, [r7, #8]
 8001cce:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cd0:	4b3b      	ldr	r3, [pc, #236]	@ (8001dc0 <MX_GPIO_Init+0x134>)
 8001cd2:	699b      	ldr	r3, [r3, #24]
 8001cd4:	4a3a      	ldr	r2, [pc, #232]	@ (8001dc0 <MX_GPIO_Init+0x134>)
 8001cd6:	f043 0304 	orr.w	r3, r3, #4
 8001cda:	6193      	str	r3, [r2, #24]
 8001cdc:	4b38      	ldr	r3, [pc, #224]	@ (8001dc0 <MX_GPIO_Init+0x134>)
 8001cde:	699b      	ldr	r3, [r3, #24]
 8001ce0:	f003 0304 	and.w	r3, r3, #4
 8001ce4:	607b      	str	r3, [r7, #4]
 8001ce6:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ce8:	4b35      	ldr	r3, [pc, #212]	@ (8001dc0 <MX_GPIO_Init+0x134>)
 8001cea:	699b      	ldr	r3, [r3, #24]
 8001cec:	4a34      	ldr	r2, [pc, #208]	@ (8001dc0 <MX_GPIO_Init+0x134>)
 8001cee:	f043 0308 	orr.w	r3, r3, #8
 8001cf2:	6193      	str	r3, [r2, #24]
 8001cf4:	4b32      	ldr	r3, [pc, #200]	@ (8001dc0 <MX_GPIO_Init+0x134>)
 8001cf6:	699b      	ldr	r3, [r3, #24]
 8001cf8:	f003 0308 	and.w	r3, r3, #8
 8001cfc:	603b      	str	r3, [r7, #0]
 8001cfe:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(TRIG_GPIO_Port, TRIG_Pin, GPIO_PIN_RESET);
 8001d00:	2200      	movs	r2, #0
 8001d02:	2101      	movs	r1, #1
 8001d04:	482f      	ldr	r0, [pc, #188]	@ (8001dc4 <MX_GPIO_Init+0x138>)
 8001d06:	f005 f95c 	bl	8006fc2 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LEFT_MOTOR_GO_Pin|LEFT2_MOTOR_GO_Pin|RIGHT_MOTOR_GO_Pin|RIGHT2_MOTOR_GO_Pin, GPIO_PIN_RESET);
 8001d0a:	2200      	movs	r2, #0
 8001d0c:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 8001d10:	482d      	ldr	r0, [pc, #180]	@ (8001dc8 <MX_GPIO_Init+0x13c>)
 8001d12:	f005 f956 	bl	8006fc2 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(L2_GPIO_Port, L2_Pin, GPIO_PIN_RESET);
 8001d16:	2200      	movs	r2, #0
 8001d18:	2104      	movs	r1, #4
 8001d1a:	482c      	ldr	r0, [pc, #176]	@ (8001dcc <MX_GPIO_Init+0x140>)
 8001d1c:	f005 f951 	bl	8006fc2 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = RIGHT_Pin|LEFT_Pin|MID_Pin;
 8001d20:	f44f 5360 	mov.w	r3, #14336	@ 0x3800
 8001d24:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001d26:	2300      	movs	r3, #0
 8001d28:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001d2a:	2301      	movs	r3, #1
 8001d2c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d2e:	f107 0310 	add.w	r3, r7, #16
 8001d32:	4619      	mov	r1, r3
 8001d34:	4823      	ldr	r0, [pc, #140]	@ (8001dc4 <MX_GPIO_Init+0x138>)
 8001d36:	f004 ff99 	bl	8006c6c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = TRIG_Pin;
 8001d3a:	2301      	movs	r3, #1
 8001d3c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d3e:	2301      	movs	r3, #1
 8001d40:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001d42:	2302      	movs	r3, #2
 8001d44:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001d46:	2303      	movs	r3, #3
 8001d48:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(TRIG_GPIO_Port, &GPIO_InitStruct);
 8001d4a:	f107 0310 	add.w	r3, r7, #16
 8001d4e:	4619      	mov	r1, r3
 8001d50:	481c      	ldr	r0, [pc, #112]	@ (8001dc4 <MX_GPIO_Init+0x138>)
 8001d52:	f004 ff8b 	bl	8006c6c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ECHO_Pin;
 8001d56:	2302      	movs	r3, #2
 8001d58:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001d5a:	4b1d      	ldr	r3, [pc, #116]	@ (8001dd0 <MX_GPIO_Init+0x144>)
 8001d5c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d5e:	2300      	movs	r3, #0
 8001d60:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(ECHO_GPIO_Port, &GPIO_InitStruct);
 8001d62:	f107 0310 	add.w	r3, r7, #16
 8001d66:	4619      	mov	r1, r3
 8001d68:	4816      	ldr	r0, [pc, #88]	@ (8001dc4 <MX_GPIO_Init+0x138>)
 8001d6a:	f004 ff7f 	bl	8006c6c <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LEFT_MOTOR_GO_Pin|LEFT2_MOTOR_GO_Pin|RIGHT_MOTOR_GO_Pin|RIGHT2_MOTOR_GO_Pin;
 8001d6e:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8001d72:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d74:	2301      	movs	r3, #1
 8001d76:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d78:	2300      	movs	r3, #0
 8001d7a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d7c:	2302      	movs	r3, #2
 8001d7e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d80:	f107 0310 	add.w	r3, r7, #16
 8001d84:	4619      	mov	r1, r3
 8001d86:	4810      	ldr	r0, [pc, #64]	@ (8001dc8 <MX_GPIO_Init+0x13c>)
 8001d88:	f004 ff70 	bl	8006c6c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = L2_Pin;
 8001d8c:	2304      	movs	r3, #4
 8001d8e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d90:	2301      	movs	r3, #1
 8001d92:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d94:	2300      	movs	r3, #0
 8001d96:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d98:	2302      	movs	r3, #2
 8001d9a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(L2_GPIO_Port, &GPIO_InitStruct);
 8001d9c:	f107 0310 	add.w	r3, r7, #16
 8001da0:	4619      	mov	r1, r3
 8001da2:	480a      	ldr	r0, [pc, #40]	@ (8001dcc <MX_GPIO_Init+0x140>)
 8001da4:	f004 ff62 	bl	8006c6c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 1, 0);
 8001da8:	2200      	movs	r2, #0
 8001daa:	2101      	movs	r1, #1
 8001dac:	2007      	movs	r0, #7
 8001dae:	f004 fde4 	bl	800697a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8001db2:	2007      	movs	r0, #7
 8001db4:	f004 fdfd 	bl	80069b2 <HAL_NVIC_EnableIRQ>

}
 8001db8:	bf00      	nop
 8001dba:	3720      	adds	r7, #32
 8001dbc:	46bd      	mov	sp, r7
 8001dbe:	bd80      	pop	{r7, pc}
 8001dc0:	40021000 	.word	0x40021000
 8001dc4:	40011000 	.word	0x40011000
 8001dc8:	40010c00 	.word	0x40010c00
 8001dcc:	40011400 	.word	0x40011400
 8001dd0:	10110000 	.word	0x10110000

08001dd4 <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001dd8:	4b12      	ldr	r3, [pc, #72]	@ (8001e24 <MX_I2C2_Init+0x50>)
 8001dda:	4a13      	ldr	r2, [pc, #76]	@ (8001e28 <MX_I2C2_Init+0x54>)
 8001ddc:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8001dde:	4b11      	ldr	r3, [pc, #68]	@ (8001e24 <MX_I2C2_Init+0x50>)
 8001de0:	4a12      	ldr	r2, [pc, #72]	@ (8001e2c <MX_I2C2_Init+0x58>)
 8001de2:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001de4:	4b0f      	ldr	r3, [pc, #60]	@ (8001e24 <MX_I2C2_Init+0x50>)
 8001de6:	2200      	movs	r2, #0
 8001de8:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8001dea:	4b0e      	ldr	r3, [pc, #56]	@ (8001e24 <MX_I2C2_Init+0x50>)
 8001dec:	2200      	movs	r2, #0
 8001dee:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001df0:	4b0c      	ldr	r3, [pc, #48]	@ (8001e24 <MX_I2C2_Init+0x50>)
 8001df2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001df6:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001df8:	4b0a      	ldr	r3, [pc, #40]	@ (8001e24 <MX_I2C2_Init+0x50>)
 8001dfa:	2200      	movs	r2, #0
 8001dfc:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8001dfe:	4b09      	ldr	r3, [pc, #36]	@ (8001e24 <MX_I2C2_Init+0x50>)
 8001e00:	2200      	movs	r2, #0
 8001e02:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001e04:	4b07      	ldr	r3, [pc, #28]	@ (8001e24 <MX_I2C2_Init+0x50>)
 8001e06:	2200      	movs	r2, #0
 8001e08:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001e0a:	4b06      	ldr	r3, [pc, #24]	@ (8001e24 <MX_I2C2_Init+0x50>)
 8001e0c:	2200      	movs	r2, #0
 8001e0e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001e10:	4804      	ldr	r0, [pc, #16]	@ (8001e24 <MX_I2C2_Init+0x50>)
 8001e12:	f005 f907 	bl	8007024 <HAL_I2C_Init>
 8001e16:	4603      	mov	r3, r0
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d001      	beq.n	8001e20 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001e1c:	f003 fcae 	bl	800577c <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001e20:	bf00      	nop
 8001e22:	bd80      	pop	{r7, pc}
 8001e24:	20000134 	.word	0x20000134
 8001e28:	40005800 	.word	0x40005800
 8001e2c:	000186a0 	.word	0x000186a0

08001e30 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001e30:	b580      	push	{r7, lr}
 8001e32:	b088      	sub	sp, #32
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e38:	f107 0310 	add.w	r3, r7, #16
 8001e3c:	2200      	movs	r2, #0
 8001e3e:	601a      	str	r2, [r3, #0]
 8001e40:	605a      	str	r2, [r3, #4]
 8001e42:	609a      	str	r2, [r3, #8]
 8001e44:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C2)
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	4a16      	ldr	r2, [pc, #88]	@ (8001ea4 <HAL_I2C_MspInit+0x74>)
 8001e4c:	4293      	cmp	r3, r2
 8001e4e:	d124      	bne.n	8001e9a <HAL_I2C_MspInit+0x6a>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e50:	4b15      	ldr	r3, [pc, #84]	@ (8001ea8 <HAL_I2C_MspInit+0x78>)
 8001e52:	699b      	ldr	r3, [r3, #24]
 8001e54:	4a14      	ldr	r2, [pc, #80]	@ (8001ea8 <HAL_I2C_MspInit+0x78>)
 8001e56:	f043 0308 	orr.w	r3, r3, #8
 8001e5a:	6193      	str	r3, [r2, #24]
 8001e5c:	4b12      	ldr	r3, [pc, #72]	@ (8001ea8 <HAL_I2C_MspInit+0x78>)
 8001e5e:	699b      	ldr	r3, [r3, #24]
 8001e60:	f003 0308 	and.w	r3, r3, #8
 8001e64:	60fb      	str	r3, [r7, #12]
 8001e66:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001e68:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001e6c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001e6e:	2312      	movs	r3, #18
 8001e70:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001e72:	2303      	movs	r3, #3
 8001e74:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e76:	f107 0310 	add.w	r3, r7, #16
 8001e7a:	4619      	mov	r1, r3
 8001e7c:	480b      	ldr	r0, [pc, #44]	@ (8001eac <HAL_I2C_MspInit+0x7c>)
 8001e7e:	f004 fef5 	bl	8006c6c <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001e82:	4b09      	ldr	r3, [pc, #36]	@ (8001ea8 <HAL_I2C_MspInit+0x78>)
 8001e84:	69db      	ldr	r3, [r3, #28]
 8001e86:	4a08      	ldr	r2, [pc, #32]	@ (8001ea8 <HAL_I2C_MspInit+0x78>)
 8001e88:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001e8c:	61d3      	str	r3, [r2, #28]
 8001e8e:	4b06      	ldr	r3, [pc, #24]	@ (8001ea8 <HAL_I2C_MspInit+0x78>)
 8001e90:	69db      	ldr	r3, [r3, #28]
 8001e92:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001e96:	60bb      	str	r3, [r7, #8]
 8001e98:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8001e9a:	bf00      	nop
 8001e9c:	3720      	adds	r7, #32
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	bd80      	pop	{r7, pc}
 8001ea2:	bf00      	nop
 8001ea4:	40005800 	.word	0x40005800
 8001ea8:	40021000 	.word	0x40021000
 8001eac:	40010c00 	.word	0x40010c00

08001eb0 <SearchRun>:
extern TIM_HandleTypeDef htim4;
extern TIM_HandleTypeDef htim1;
extern char direction;

void SearchRun(void)
{
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	af00      	add	r7, sp, #0
	if(LEFT_IR == WHITE_AREA && RIGHT_IR == WHITE_AREA
 8001eb4:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001eb8:	4853      	ldr	r0, [pc, #332]	@ (8002008 <SearchRun+0x158>)
 8001eba:	f005 f86b 	bl	8006f94 <HAL_GPIO_ReadPin>
 8001ebe:	4603      	mov	r3, r0
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d112      	bne.n	8001eea <SearchRun+0x3a>
 8001ec4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001ec8:	484f      	ldr	r0, [pc, #316]	@ (8002008 <SearchRun+0x158>)
 8001eca:	f005 f863 	bl	8006f94 <HAL_GPIO_ReadPin>
 8001ece:	4603      	mov	r3, r0
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d10a      	bne.n	8001eea <SearchRun+0x3a>
			&& MID_IR == BLACK_AREA)
 8001ed4:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001ed8:	484b      	ldr	r0, [pc, #300]	@ (8002008 <SearchRun+0x158>)
 8001eda:	f005 f85b 	bl	8006f94 <HAL_GPIO_ReadPin>
 8001ede:	4603      	mov	r3, r0
 8001ee0:	2b01      	cmp	r3, #1
 8001ee2:	d102      	bne.n	8001eea <SearchRun+0x3a>
	{
		moveForwardslow(&htim4);
 8001ee4:	4849      	ldr	r0, [pc, #292]	@ (800200c <SearchRun+0x15c>)
 8001ee6:	f004 fb49 	bl	800657c <moveForwardslow>
	}

	if(LEFT_IR == WHITE_AREA && RIGHT_IR == WHITE_AREA
 8001eea:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001eee:	4846      	ldr	r0, [pc, #280]	@ (8002008 <SearchRun+0x158>)
 8001ef0:	f005 f850 	bl	8006f94 <HAL_GPIO_ReadPin>
 8001ef4:	4603      	mov	r3, r0
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d11d      	bne.n	8001f36 <SearchRun+0x86>
 8001efa:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001efe:	4842      	ldr	r0, [pc, #264]	@ (8002008 <SearchRun+0x158>)
 8001f00:	f005 f848 	bl	8006f94 <HAL_GPIO_ReadPin>
 8001f04:	4603      	mov	r3, r0
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d115      	bne.n	8001f36 <SearchRun+0x86>
			&& MID_IR == WHITE_AREA)
 8001f0a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001f0e:	483e      	ldr	r0, [pc, #248]	@ (8002008 <SearchRun+0x158>)
 8001f10:	f005 f840 	bl	8006f94 <HAL_GPIO_ReadPin>
 8001f14:	4603      	mov	r3, r0
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d10d      	bne.n	8001f36 <SearchRun+0x86>
	{
		if(direction == 'R'){
 8001f1a:	4b3d      	ldr	r3, [pc, #244]	@ (8002010 <SearchRun+0x160>)
 8001f1c:	781b      	ldrb	r3, [r3, #0]
 8001f1e:	2b52      	cmp	r3, #82	@ 0x52
 8001f20:	d102      	bne.n	8001f28 <SearchRun+0x78>
			moveTurnRightslow(&htim4);
 8001f22:	483a      	ldr	r0, [pc, #232]	@ (800200c <SearchRun+0x15c>)
 8001f24:	f004 fb96 	bl	8006654 <moveTurnRightslow>
		}
		if(direction == 'L'){
 8001f28:	4b39      	ldr	r3, [pc, #228]	@ (8002010 <SearchRun+0x160>)
 8001f2a:	781b      	ldrb	r3, [r3, #0]
 8001f2c:	2b4c      	cmp	r3, #76	@ 0x4c
 8001f2e:	d102      	bne.n	8001f36 <SearchRun+0x86>
			moveTurnLeftslow(&htim4);
 8001f30:	4836      	ldr	r0, [pc, #216]	@ (800200c <SearchRun+0x15c>)
 8001f32:	f004 fb59 	bl	80065e8 <moveTurnLeftslow>
		}
	}

	if(LEFT_IR == BLACK_AREA && RIGHT_IR == BLACK_AREA)
 8001f36:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001f3a:	4833      	ldr	r0, [pc, #204]	@ (8002008 <SearchRun+0x158>)
 8001f3c:	f005 f82a 	bl	8006f94 <HAL_GPIO_ReadPin>
 8001f40:	4603      	mov	r3, r0
 8001f42:	2b01      	cmp	r3, #1
 8001f44:	d10a      	bne.n	8001f5c <SearchRun+0xac>
 8001f46:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001f4a:	482f      	ldr	r0, [pc, #188]	@ (8002008 <SearchRun+0x158>)
 8001f4c:	f005 f822 	bl	8006f94 <HAL_GPIO_ReadPin>
 8001f50:	4603      	mov	r3, r0
 8001f52:	2b01      	cmp	r3, #1
 8001f54:	d102      	bne.n	8001f5c <SearchRun+0xac>
	{
		moveForwardslow(&htim4);
 8001f56:	482d      	ldr	r0, [pc, #180]	@ (800200c <SearchRun+0x15c>)
 8001f58:	f004 fb10 	bl	800657c <moveForwardslow>
	}

	if(LEFT_IR == BLACK_AREA && RIGHT_IR == WHITE_AREA)
 8001f5c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001f60:	4829      	ldr	r0, [pc, #164]	@ (8002008 <SearchRun+0x158>)
 8001f62:	f005 f817 	bl	8006f94 <HAL_GPIO_ReadPin>
 8001f66:	4603      	mov	r3, r0
 8001f68:	2b01      	cmp	r3, #1
 8001f6a:	d121      	bne.n	8001fb0 <SearchRun+0x100>
 8001f6c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001f70:	4825      	ldr	r0, [pc, #148]	@ (8002008 <SearchRun+0x158>)
 8001f72:	f005 f80f 	bl	8006f94 <HAL_GPIO_ReadPin>
 8001f76:	4603      	mov	r3, r0
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d119      	bne.n	8001fb0 <SearchRun+0x100>
	{
		if(MID_IR == BLACK_AREA){
 8001f7c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001f80:	4821      	ldr	r0, [pc, #132]	@ (8002008 <SearchRun+0x158>)
 8001f82:	f005 f807 	bl	8006f94 <HAL_GPIO_ReadPin>
 8001f86:	4603      	mov	r3, r0
 8001f88:	2b01      	cmp	r3, #1
 8001f8a:	d106      	bne.n	8001f9a <SearchRun+0xea>
			direction = 'L';
 8001f8c:	4b20      	ldr	r3, [pc, #128]	@ (8002010 <SearchRun+0x160>)
 8001f8e:	224c      	movs	r2, #76	@ 0x4c
 8001f90:	701a      	strb	r2, [r3, #0]
			moveForwardslow(&htim4);
 8001f92:	481e      	ldr	r0, [pc, #120]	@ (800200c <SearchRun+0x15c>)
 8001f94:	f004 faf2 	bl	800657c <moveForwardslow>
 8001f98:	e00a      	b.n	8001fb0 <SearchRun+0x100>
		}
		else if(MID_IR == WHITE_AREA){
 8001f9a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001f9e:	481a      	ldr	r0, [pc, #104]	@ (8002008 <SearchRun+0x158>)
 8001fa0:	f004 fff8 	bl	8006f94 <HAL_GPIO_ReadPin>
 8001fa4:	4603      	mov	r3, r0
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d102      	bne.n	8001fb0 <SearchRun+0x100>
			moveTurnLeftslow(&htim4);
 8001faa:	4818      	ldr	r0, [pc, #96]	@ (800200c <SearchRun+0x15c>)
 8001fac:	f004 fb1c 	bl	80065e8 <moveTurnLeftslow>
		}
	}

	if(LEFT_IR == WHITE_AREA && RIGHT_IR == BLACK_AREA)
 8001fb0:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001fb4:	4814      	ldr	r0, [pc, #80]	@ (8002008 <SearchRun+0x158>)
 8001fb6:	f004 ffed 	bl	8006f94 <HAL_GPIO_ReadPin>
 8001fba:	4603      	mov	r3, r0
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d121      	bne.n	8002004 <SearchRun+0x154>
 8001fc0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001fc4:	4810      	ldr	r0, [pc, #64]	@ (8002008 <SearchRun+0x158>)
 8001fc6:	f004 ffe5 	bl	8006f94 <HAL_GPIO_ReadPin>
 8001fca:	4603      	mov	r3, r0
 8001fcc:	2b01      	cmp	r3, #1
 8001fce:	d119      	bne.n	8002004 <SearchRun+0x154>
	{
		if(MID_IR == BLACK_AREA){
 8001fd0:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001fd4:	480c      	ldr	r0, [pc, #48]	@ (8002008 <SearchRun+0x158>)
 8001fd6:	f004 ffdd 	bl	8006f94 <HAL_GPIO_ReadPin>
 8001fda:	4603      	mov	r3, r0
 8001fdc:	2b01      	cmp	r3, #1
 8001fde:	d106      	bne.n	8001fee <SearchRun+0x13e>
			direction = 'R';
 8001fe0:	4b0b      	ldr	r3, [pc, #44]	@ (8002010 <SearchRun+0x160>)
 8001fe2:	2252      	movs	r2, #82	@ 0x52
 8001fe4:	701a      	strb	r2, [r3, #0]
			moveForwardslow(&htim4);
 8001fe6:	4809      	ldr	r0, [pc, #36]	@ (800200c <SearchRun+0x15c>)
 8001fe8:	f004 fac8 	bl	800657c <moveForwardslow>
			moveTurnRightslow(&htim4);
		}

	}

}
 8001fec:	e00a      	b.n	8002004 <SearchRun+0x154>
		else if(MID_IR == WHITE_AREA){
 8001fee:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001ff2:	4805      	ldr	r0, [pc, #20]	@ (8002008 <SearchRun+0x158>)
 8001ff4:	f004 ffce 	bl	8006f94 <HAL_GPIO_ReadPin>
 8001ff8:	4603      	mov	r3, r0
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d102      	bne.n	8002004 <SearchRun+0x154>
			moveTurnRightslow(&htim4);
 8001ffe:	4803      	ldr	r0, [pc, #12]	@ (800200c <SearchRun+0x15c>)
 8002000:	f004 fb28 	bl	8006654 <moveTurnRightslow>
}
 8002004:	bf00      	nop
 8002006:	bd80      	pop	{r7, pc}
 8002008:	40011000 	.word	0x40011000
 800200c:	2000032c 	.word	0x2000032c
 8002010:	200001be 	.word	0x200001be

08002014 <set_int_enable>:
 *  interrupt is used.
 *  @param[in]  enable      1 to enable interrupt.
 *  @return     0 if successful.
 */
static int set_int_enable(unsigned char enable)
{
 8002014:	b580      	push	{r7, lr}
 8002016:	b088      	sub	sp, #32
 8002018:	af04      	add	r7, sp, #16
 800201a:	4603      	mov	r3, r0
 800201c:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp;

    if (st.chip_cfg.dmp_on) {
 800201e:	4b32      	ldr	r3, [pc, #200]	@ (80020e8 <set_int_enable+0xd4>)
 8002020:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002024:	2b00      	cmp	r3, #0
 8002026:	d025      	beq.n	8002074 <set_int_enable+0x60>
        if (enable)
 8002028:	79fb      	ldrb	r3, [r7, #7]
 800202a:	2b00      	cmp	r3, #0
 800202c:	d002      	beq.n	8002034 <set_int_enable+0x20>
            tmp = BIT_DMP_INT_EN;
 800202e:	2302      	movs	r3, #2
 8002030:	73fb      	strb	r3, [r7, #15]
 8002032:	e001      	b.n	8002038 <set_int_enable+0x24>
        else
            tmp = 0x00;
 8002034:	2300      	movs	r3, #0
 8002036:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &tmp))
 8002038:	4b2b      	ldr	r3, [pc, #172]	@ (80020e8 <set_int_enable+0xd4>)
 800203a:	685b      	ldr	r3, [r3, #4]
 800203c:	781b      	ldrb	r3, [r3, #0]
 800203e:	4619      	mov	r1, r3
 8002040:	4b29      	ldr	r3, [pc, #164]	@ (80020e8 <set_int_enable+0xd4>)
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	7c5b      	ldrb	r3, [r3, #17]
 8002046:	461a      	mov	r2, r3
 8002048:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800204c:	9302      	str	r3, [sp, #8]
 800204e:	2301      	movs	r3, #1
 8002050:	9301      	str	r3, [sp, #4]
 8002052:	f107 030f 	add.w	r3, r7, #15
 8002056:	9300      	str	r3, [sp, #0]
 8002058:	2301      	movs	r3, #1
 800205a:	4824      	ldr	r0, [pc, #144]	@ (80020ec <set_int_enable+0xd8>)
 800205c:	f005 f926 	bl	80072ac <HAL_I2C_Mem_Write>
 8002060:	4603      	mov	r3, r0
 8002062:	2b00      	cmp	r3, #0
 8002064:	d002      	beq.n	800206c <set_int_enable+0x58>
            return -1;
 8002066:	f04f 33ff 	mov.w	r3, #4294967295
 800206a:	e039      	b.n	80020e0 <set_int_enable+0xcc>
        st.chip_cfg.int_enable = tmp;
 800206c:	7bfa      	ldrb	r2, [r7, #15]
 800206e:	4b1e      	ldr	r3, [pc, #120]	@ (80020e8 <set_int_enable+0xd4>)
 8002070:	745a      	strb	r2, [r3, #17]
 8002072:	e034      	b.n	80020de <set_int_enable+0xca>
    } else {
        if (!st.chip_cfg.sensors)
 8002074:	4b1c      	ldr	r3, [pc, #112]	@ (80020e8 <set_int_enable+0xd4>)
 8002076:	7a9b      	ldrb	r3, [r3, #10]
 8002078:	2b00      	cmp	r3, #0
 800207a:	d102      	bne.n	8002082 <set_int_enable+0x6e>
            return -1;
 800207c:	f04f 33ff 	mov.w	r3, #4294967295
 8002080:	e02e      	b.n	80020e0 <set_int_enable+0xcc>
        if (enable && st.chip_cfg.int_enable)
 8002082:	79fb      	ldrb	r3, [r7, #7]
 8002084:	2b00      	cmp	r3, #0
 8002086:	d005      	beq.n	8002094 <set_int_enable+0x80>
 8002088:	4b17      	ldr	r3, [pc, #92]	@ (80020e8 <set_int_enable+0xd4>)
 800208a:	7c5b      	ldrb	r3, [r3, #17]
 800208c:	2b00      	cmp	r3, #0
 800208e:	d001      	beq.n	8002094 <set_int_enable+0x80>
            return 0;
 8002090:	2300      	movs	r3, #0
 8002092:	e025      	b.n	80020e0 <set_int_enable+0xcc>
        if (enable)
 8002094:	79fb      	ldrb	r3, [r7, #7]
 8002096:	2b00      	cmp	r3, #0
 8002098:	d002      	beq.n	80020a0 <set_int_enable+0x8c>
            tmp = BIT_DATA_RDY_EN;
 800209a:	2301      	movs	r3, #1
 800209c:	73fb      	strb	r3, [r7, #15]
 800209e:	e001      	b.n	80020a4 <set_int_enable+0x90>
        else
            tmp = 0x00;
 80020a0:	2300      	movs	r3, #0
 80020a2:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &tmp))
 80020a4:	4b10      	ldr	r3, [pc, #64]	@ (80020e8 <set_int_enable+0xd4>)
 80020a6:	685b      	ldr	r3, [r3, #4]
 80020a8:	781b      	ldrb	r3, [r3, #0]
 80020aa:	4619      	mov	r1, r3
 80020ac:	4b0e      	ldr	r3, [pc, #56]	@ (80020e8 <set_int_enable+0xd4>)
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	7c5b      	ldrb	r3, [r3, #17]
 80020b2:	461a      	mov	r2, r3
 80020b4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80020b8:	9302      	str	r3, [sp, #8]
 80020ba:	2301      	movs	r3, #1
 80020bc:	9301      	str	r3, [sp, #4]
 80020be:	f107 030f 	add.w	r3, r7, #15
 80020c2:	9300      	str	r3, [sp, #0]
 80020c4:	2301      	movs	r3, #1
 80020c6:	4809      	ldr	r0, [pc, #36]	@ (80020ec <set_int_enable+0xd8>)
 80020c8:	f005 f8f0 	bl	80072ac <HAL_I2C_Mem_Write>
 80020cc:	4603      	mov	r3, r0
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d002      	beq.n	80020d8 <set_int_enable+0xc4>
            return -1;
 80020d2:	f04f 33ff 	mov.w	r3, #4294967295
 80020d6:	e003      	b.n	80020e0 <set_int_enable+0xcc>
        st.chip_cfg.int_enable = tmp;
 80020d8:	7bfa      	ldrb	r2, [r7, #15]
 80020da:	4b03      	ldr	r3, [pc, #12]	@ (80020e8 <set_int_enable+0xd4>)
 80020dc:	745a      	strb	r2, [r3, #17]
    }
    return 0;
 80020de:	2300      	movs	r3, #0
}
 80020e0:	4618      	mov	r0, r3
 80020e2:	3710      	adds	r7, #16
 80020e4:	46bd      	mov	sp, r7
 80020e6:	bd80      	pop	{r7, pc}
 80020e8:	2000000c 	.word	0x2000000c
 80020ec:	20000134 	.word	0x20000134

080020f0 <mpu_init>:
 *  Data ready interrupt: Disabled, active low, unlatched.
 *  @param[in]  int_param   Platform-specific parameters to interrupt API.
 *  @return     0 if successful.
 */
int mpu_init(struct int_param_s *int_param)
{
 80020f0:	b580      	push	{r7, lr}
 80020f2:	b088      	sub	sp, #32
 80020f4:	af04      	add	r7, sp, #16
 80020f6:	6078      	str	r0, [r7, #4]
    unsigned char data[6], rev;

    /* Reset device. */
    data[0] = BIT_RESET;
 80020f8:	2380      	movs	r3, #128	@ 0x80
 80020fa:	723b      	strb	r3, [r7, #8]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, data))
 80020fc:	4b90      	ldr	r3, [pc, #576]	@ (8002340 <mpu_init+0x250>)
 80020fe:	685b      	ldr	r3, [r3, #4]
 8002100:	781b      	ldrb	r3, [r3, #0]
 8002102:	4619      	mov	r1, r3
 8002104:	4b8e      	ldr	r3, [pc, #568]	@ (8002340 <mpu_init+0x250>)
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	7d5b      	ldrb	r3, [r3, #21]
 800210a:	461a      	mov	r2, r3
 800210c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002110:	9302      	str	r3, [sp, #8]
 8002112:	2301      	movs	r3, #1
 8002114:	9301      	str	r3, [sp, #4]
 8002116:	f107 0308 	add.w	r3, r7, #8
 800211a:	9300      	str	r3, [sp, #0]
 800211c:	2301      	movs	r3, #1
 800211e:	4889      	ldr	r0, [pc, #548]	@ (8002344 <mpu_init+0x254>)
 8002120:	f005 f8c4 	bl	80072ac <HAL_I2C_Mem_Write>
 8002124:	4603      	mov	r3, r0
 8002126:	2b00      	cmp	r3, #0
 8002128:	d002      	beq.n	8002130 <mpu_init+0x40>
        return -1;
 800212a:	f04f 33ff 	mov.w	r3, #4294967295
 800212e:	e102      	b.n	8002336 <mpu_init+0x246>
    delay_ms(100);
 8002130:	2064      	movs	r0, #100	@ 0x64
 8002132:	f004 fb27 	bl	8006784 <HAL_Delay>

    /* Wake up chip. */
    data[0] = 0x00;
 8002136:	2300      	movs	r3, #0
 8002138:	723b      	strb	r3, [r7, #8]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, data))
 800213a:	4b81      	ldr	r3, [pc, #516]	@ (8002340 <mpu_init+0x250>)
 800213c:	685b      	ldr	r3, [r3, #4]
 800213e:	781b      	ldrb	r3, [r3, #0]
 8002140:	4619      	mov	r1, r3
 8002142:	4b7f      	ldr	r3, [pc, #508]	@ (8002340 <mpu_init+0x250>)
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	7d5b      	ldrb	r3, [r3, #21]
 8002148:	461a      	mov	r2, r3
 800214a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800214e:	9302      	str	r3, [sp, #8]
 8002150:	2301      	movs	r3, #1
 8002152:	9301      	str	r3, [sp, #4]
 8002154:	f107 0308 	add.w	r3, r7, #8
 8002158:	9300      	str	r3, [sp, #0]
 800215a:	2301      	movs	r3, #1
 800215c:	4879      	ldr	r0, [pc, #484]	@ (8002344 <mpu_init+0x254>)
 800215e:	f005 f8a5 	bl	80072ac <HAL_I2C_Mem_Write>
 8002162:	4603      	mov	r3, r0
 8002164:	2b00      	cmp	r3, #0
 8002166:	d002      	beq.n	800216e <mpu_init+0x7e>
        return -1;
 8002168:	f04f 33ff 	mov.w	r3, #4294967295
 800216c:	e0e3      	b.n	8002336 <mpu_init+0x246>

#if defined MPU6050
    /* Check product revision. */
    if (i2c_read(st.hw->addr, st.reg->accel_offs, 6, data))
 800216e:	4b74      	ldr	r3, [pc, #464]	@ (8002340 <mpu_init+0x250>)
 8002170:	685b      	ldr	r3, [r3, #4]
 8002172:	781b      	ldrb	r3, [r3, #0]
 8002174:	4619      	mov	r1, r3
 8002176:	4b72      	ldr	r3, [pc, #456]	@ (8002340 <mpu_init+0x250>)
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	7e5b      	ldrb	r3, [r3, #25]
 800217c:	461a      	mov	r2, r3
 800217e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002182:	9302      	str	r3, [sp, #8]
 8002184:	2306      	movs	r3, #6
 8002186:	9301      	str	r3, [sp, #4]
 8002188:	f107 0308 	add.w	r3, r7, #8
 800218c:	9300      	str	r3, [sp, #0]
 800218e:	2301      	movs	r3, #1
 8002190:	486c      	ldr	r0, [pc, #432]	@ (8002344 <mpu_init+0x254>)
 8002192:	f005 f985 	bl	80074a0 <HAL_I2C_Mem_Read>
 8002196:	4603      	mov	r3, r0
 8002198:	2b00      	cmp	r3, #0
 800219a:	d002      	beq.n	80021a2 <mpu_init+0xb2>
        return -1;
 800219c:	f04f 33ff 	mov.w	r3, #4294967295
 80021a0:	e0c9      	b.n	8002336 <mpu_init+0x246>
    rev = ((data[5] & 0x01) << 2) | ((data[3] & 0x01) << 1) |
 80021a2:	7b7b      	ldrb	r3, [r7, #13]
 80021a4:	009b      	lsls	r3, r3, #2
 80021a6:	b25b      	sxtb	r3, r3
 80021a8:	f003 0304 	and.w	r3, r3, #4
 80021ac:	b25a      	sxtb	r2, r3
 80021ae:	7afb      	ldrb	r3, [r7, #11]
 80021b0:	005b      	lsls	r3, r3, #1
 80021b2:	b25b      	sxtb	r3, r3
 80021b4:	f003 0302 	and.w	r3, r3, #2
 80021b8:	b25b      	sxtb	r3, r3
 80021ba:	4313      	orrs	r3, r2
 80021bc:	b25a      	sxtb	r2, r3
        (data[1] & 0x01);
 80021be:	7a7b      	ldrb	r3, [r7, #9]
 80021c0:	b25b      	sxtb	r3, r3
 80021c2:	f003 0301 	and.w	r3, r3, #1
 80021c6:	b25b      	sxtb	r3, r3
    rev = ((data[5] & 0x01) << 2) | ((data[3] & 0x01) << 1) |
 80021c8:	4313      	orrs	r3, r2
 80021ca:	b25b      	sxtb	r3, r3
 80021cc:	73fb      	strb	r3, [r7, #15]

    if (rev) {
 80021ce:	7bfb      	ldrb	r3, [r7, #15]
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d010      	beq.n	80021f6 <mpu_init+0x106>
        /* Congrats, these parts are better. */
        if (rev == 1)
 80021d4:	7bfb      	ldrb	r3, [r7, #15]
 80021d6:	2b01      	cmp	r3, #1
 80021d8:	d103      	bne.n	80021e2 <mpu_init+0xf2>
            st.chip_cfg.accel_half = 1;
 80021da:	4b59      	ldr	r3, [pc, #356]	@ (8002340 <mpu_init+0x250>)
 80021dc:	2201      	movs	r2, #1
 80021de:	74da      	strb	r2, [r3, #19]
 80021e0:	e037      	b.n	8002252 <mpu_init+0x162>
        else if (rev == 2)
 80021e2:	7bfb      	ldrb	r3, [r7, #15]
 80021e4:	2b02      	cmp	r3, #2
 80021e6:	d103      	bne.n	80021f0 <mpu_init+0x100>
            st.chip_cfg.accel_half = 0;
 80021e8:	4b55      	ldr	r3, [pc, #340]	@ (8002340 <mpu_init+0x250>)
 80021ea:	2200      	movs	r2, #0
 80021ec:	74da      	strb	r2, [r3, #19]
 80021ee:	e030      	b.n	8002252 <mpu_init+0x162>
        else {
            log_e("Unsupported software product rev %d.\n", rev);
            return -1;
 80021f0:	f04f 33ff 	mov.w	r3, #4294967295
 80021f4:	e09f      	b.n	8002336 <mpu_init+0x246>
        }
    } else {
        if (i2c_read(st.hw->addr, st.reg->prod_id, 1, data))
 80021f6:	4b52      	ldr	r3, [pc, #328]	@ (8002340 <mpu_init+0x250>)
 80021f8:	685b      	ldr	r3, [r3, #4]
 80021fa:	781b      	ldrb	r3, [r3, #0]
 80021fc:	4619      	mov	r1, r3
 80021fe:	4b50      	ldr	r3, [pc, #320]	@ (8002340 <mpu_init+0x250>)
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	78db      	ldrb	r3, [r3, #3]
 8002204:	461a      	mov	r2, r3
 8002206:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800220a:	9302      	str	r3, [sp, #8]
 800220c:	2301      	movs	r3, #1
 800220e:	9301      	str	r3, [sp, #4]
 8002210:	f107 0308 	add.w	r3, r7, #8
 8002214:	9300      	str	r3, [sp, #0]
 8002216:	2301      	movs	r3, #1
 8002218:	484a      	ldr	r0, [pc, #296]	@ (8002344 <mpu_init+0x254>)
 800221a:	f005 f941 	bl	80074a0 <HAL_I2C_Mem_Read>
 800221e:	4603      	mov	r3, r0
 8002220:	2b00      	cmp	r3, #0
 8002222:	d002      	beq.n	800222a <mpu_init+0x13a>
            return -1;
 8002224:	f04f 33ff 	mov.w	r3, #4294967295
 8002228:	e085      	b.n	8002336 <mpu_init+0x246>
        rev = data[0] & 0x0F;
 800222a:	7a3b      	ldrb	r3, [r7, #8]
 800222c:	f003 030f 	and.w	r3, r3, #15
 8002230:	73fb      	strb	r3, [r7, #15]
        if (!rev) {
 8002232:	7bfb      	ldrb	r3, [r7, #15]
 8002234:	2b00      	cmp	r3, #0
 8002236:	d102      	bne.n	800223e <mpu_init+0x14e>
            log_e("Product ID read as 0 indicates device is either "
                "incompatible or an MPU3050.\n");
            return -1;
 8002238:	f04f 33ff 	mov.w	r3, #4294967295
 800223c:	e07b      	b.n	8002336 <mpu_init+0x246>
        } else if (rev == 4) {
 800223e:	7bfb      	ldrb	r3, [r7, #15]
 8002240:	2b04      	cmp	r3, #4
 8002242:	d103      	bne.n	800224c <mpu_init+0x15c>
            log_i("Half sensitivity part found.\n");
            st.chip_cfg.accel_half = 1;
 8002244:	4b3e      	ldr	r3, [pc, #248]	@ (8002340 <mpu_init+0x250>)
 8002246:	2201      	movs	r2, #1
 8002248:	74da      	strb	r2, [r3, #19]
 800224a:	e002      	b.n	8002252 <mpu_init+0x162>
        } else
            st.chip_cfg.accel_half = 0;
 800224c:	4b3c      	ldr	r3, [pc, #240]	@ (8002340 <mpu_init+0x250>)
 800224e:	2200      	movs	r2, #0
 8002250:	74da      	strb	r2, [r3, #19]
    if (i2c_write(st.hw->addr, st.reg->accel_cfg2, 1, data))
        return -1;
#endif

    /* Set to invalid values to ensure no I2C writes are skipped. */
    st.chip_cfg.sensors = 0xFF;
 8002252:	4b3b      	ldr	r3, [pc, #236]	@ (8002340 <mpu_init+0x250>)
 8002254:	22ff      	movs	r2, #255	@ 0xff
 8002256:	729a      	strb	r2, [r3, #10]
    st.chip_cfg.gyro_fsr = 0xFF;
 8002258:	4b39      	ldr	r3, [pc, #228]	@ (8002340 <mpu_init+0x250>)
 800225a:	22ff      	movs	r2, #255	@ 0xff
 800225c:	721a      	strb	r2, [r3, #8]
    st.chip_cfg.accel_fsr = 0xFF;
 800225e:	4b38      	ldr	r3, [pc, #224]	@ (8002340 <mpu_init+0x250>)
 8002260:	22ff      	movs	r2, #255	@ 0xff
 8002262:	725a      	strb	r2, [r3, #9]
    st.chip_cfg.lpf = 0xFF;
 8002264:	4b36      	ldr	r3, [pc, #216]	@ (8002340 <mpu_init+0x250>)
 8002266:	22ff      	movs	r2, #255	@ 0xff
 8002268:	72da      	strb	r2, [r3, #11]
    st.chip_cfg.sample_rate = 0xFFFF;
 800226a:	4b35      	ldr	r3, [pc, #212]	@ (8002340 <mpu_init+0x250>)
 800226c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002270:	81da      	strh	r2, [r3, #14]
    st.chip_cfg.fifo_enable = 0xFF;
 8002272:	4b33      	ldr	r3, [pc, #204]	@ (8002340 <mpu_init+0x250>)
 8002274:	22ff      	movs	r2, #255	@ 0xff
 8002276:	741a      	strb	r2, [r3, #16]
    st.chip_cfg.bypass_mode = 0xFF;
 8002278:	4b31      	ldr	r3, [pc, #196]	@ (8002340 <mpu_init+0x250>)
 800227a:	22ff      	movs	r2, #255	@ 0xff
 800227c:	749a      	strb	r2, [r3, #18]
#ifdef AK89xx_SECONDARY
    st.chip_cfg.compass_sample_rate = 0xFFFF;
#endif
    /* mpu_set_sensors always preserves this setting. */
    st.chip_cfg.clk_src = INV_CLK_PLL;
 800227e:	4b30      	ldr	r3, [pc, #192]	@ (8002340 <mpu_init+0x250>)
 8002280:	2201      	movs	r2, #1
 8002282:	731a      	strb	r2, [r3, #12]
    /* Handled in next call to mpu_set_bypass. */
    st.chip_cfg.active_low_int = 1;
 8002284:	4b2e      	ldr	r3, [pc, #184]	@ (8002340 <mpu_init+0x250>)
 8002286:	2201      	movs	r2, #1
 8002288:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
    st.chip_cfg.latched_int = 0;
 800228c:	4b2c      	ldr	r3, [pc, #176]	@ (8002340 <mpu_init+0x250>)
 800228e:	2200      	movs	r2, #0
 8002290:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
    st.chip_cfg.int_motion_only = 0;
 8002294:	4b2a      	ldr	r3, [pc, #168]	@ (8002340 <mpu_init+0x250>)
 8002296:	2200      	movs	r2, #0
 8002298:	755a      	strb	r2, [r3, #21]
    st.chip_cfg.lp_accel_mode = 0;
 800229a:	4b29      	ldr	r3, [pc, #164]	@ (8002340 <mpu_init+0x250>)
 800229c:	2200      	movs	r2, #0
 800229e:	751a      	strb	r2, [r3, #20]
    memset(&st.chip_cfg.cache, 0, sizeof(st.chip_cfg.cache));
 80022a0:	220c      	movs	r2, #12
 80022a2:	2100      	movs	r1, #0
 80022a4:	4828      	ldr	r0, [pc, #160]	@ (8002348 <mpu_init+0x258>)
 80022a6:	f007 ff6b 	bl	800a180 <memset>
    st.chip_cfg.dmp_on = 0;
 80022aa:	4b25      	ldr	r3, [pc, #148]	@ (8002340 <mpu_init+0x250>)
 80022ac:	2200      	movs	r2, #0
 80022ae:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    st.chip_cfg.dmp_loaded = 0;
 80022b2:	4b23      	ldr	r3, [pc, #140]	@ (8002340 <mpu_init+0x250>)
 80022b4:	2200      	movs	r2, #0
 80022b6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    st.chip_cfg.dmp_sample_rate = 0;
 80022ba:	4b21      	ldr	r3, [pc, #132]	@ (8002340 <mpu_init+0x250>)
 80022bc:	2200      	movs	r2, #0
 80022be:	84da      	strh	r2, [r3, #38]	@ 0x26

    if (mpu_set_gyro_fsr(2000))
 80022c0:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80022c4:	f000 fa76 	bl	80027b4 <mpu_set_gyro_fsr>
 80022c8:	4603      	mov	r3, r0
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d002      	beq.n	80022d4 <mpu_init+0x1e4>
        return -1;
 80022ce:	f04f 33ff 	mov.w	r3, #4294967295
 80022d2:	e030      	b.n	8002336 <mpu_init+0x246>
    if (mpu_set_accel_fsr(2))
 80022d4:	2002      	movs	r0, #2
 80022d6:	f000 fb07 	bl	80028e8 <mpu_set_accel_fsr>
 80022da:	4603      	mov	r3, r0
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d002      	beq.n	80022e6 <mpu_init+0x1f6>
        return -1;
 80022e0:	f04f 33ff 	mov.w	r3, #4294967295
 80022e4:	e027      	b.n	8002336 <mpu_init+0x246>
    if (mpu_set_lpf(42))
 80022e6:	202a      	movs	r0, #42	@ 0x2a
 80022e8:	f000 fbac 	bl	8002a44 <mpu_set_lpf>
 80022ec:	4603      	mov	r3, r0
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d002      	beq.n	80022f8 <mpu_init+0x208>
        return -1;
 80022f2:	f04f 33ff 	mov.w	r3, #4294967295
 80022f6:	e01e      	b.n	8002336 <mpu_init+0x246>
    if (mpu_set_sample_rate(50))
 80022f8:	2032      	movs	r0, #50	@ 0x32
 80022fa:	f000 fc15 	bl	8002b28 <mpu_set_sample_rate>
 80022fe:	4603      	mov	r3, r0
 8002300:	2b00      	cmp	r3, #0
 8002302:	d002      	beq.n	800230a <mpu_init+0x21a>
        return -1;
 8002304:	f04f 33ff 	mov.w	r3, #4294967295
 8002308:	e015      	b.n	8002336 <mpu_init+0x246>
    if (mpu_configure_fifo(0))
 800230a:	2000      	movs	r0, #0
 800230c:	f000 fd04 	bl	8002d18 <mpu_configure_fifo>
 8002310:	4603      	mov	r3, r0
 8002312:	2b00      	cmp	r3, #0
 8002314:	d002      	beq.n	800231c <mpu_init+0x22c>
        return -1;
 8002316:	f04f 33ff 	mov.w	r3, #4294967295
 800231a:	e00c      	b.n	8002336 <mpu_init+0x246>
    setup_compass();
    if (mpu_set_compass_sample_rate(10))
        return -1;
#else
    /* Already disabled by setup_compass. */
    if (mpu_set_bypass(0))
 800231c:	2000      	movs	r0, #0
 800231e:	f000 fde7 	bl	8002ef0 <mpu_set_bypass>
 8002322:	4603      	mov	r3, r0
 8002324:	2b00      	cmp	r3, #0
 8002326:	d002      	beq.n	800232e <mpu_init+0x23e>
        return -1;
 8002328:	f04f 33ff 	mov.w	r3, #4294967295
 800232c:	e003      	b.n	8002336 <mpu_init+0x246>
#endif

    mpu_set_sensors(0);
 800232e:	2000      	movs	r0, #0
 8002330:	f000 fd44 	bl	8002dbc <mpu_set_sensors>
    return 0;
 8002334:	2300      	movs	r3, #0
}
 8002336:	4618      	mov	r0, r3
 8002338:	3710      	adds	r7, #16
 800233a:	46bd      	mov	sp, r7
 800233c:	bd80      	pop	{r7, pc}
 800233e:	bf00      	nop
 8002340:	2000000c 	.word	0x2000000c
 8002344:	20000134 	.word	0x20000134
 8002348:	20000022 	.word	0x20000022

0800234c <mpu_lp_accel_mode>:
 *  @param[in]  rate        Minimum sampling rate, or zero to disable LP
 *                          accel mode.
 *  @return     0 if successful.
 */
int mpu_lp_accel_mode(unsigned char rate)
{
 800234c:	b580      	push	{r7, lr}
 800234e:	b088      	sub	sp, #32
 8002350:	af04      	add	r7, sp, #16
 8002352:	4603      	mov	r3, r0
 8002354:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp[2];

    if (rate > 40)
 8002356:	79fb      	ldrb	r3, [r7, #7]
 8002358:	2b28      	cmp	r3, #40	@ 0x28
 800235a:	d902      	bls.n	8002362 <mpu_lp_accel_mode+0x16>
        return -1;
 800235c:	f04f 33ff 	mov.w	r3, #4294967295
 8002360:	e07c      	b.n	800245c <mpu_lp_accel_mode+0x110>

    if (!rate) {
 8002362:	79fb      	ldrb	r3, [r7, #7]
 8002364:	2b00      	cmp	r3, #0
 8002366:	d125      	bne.n	80023b4 <mpu_lp_accel_mode+0x68>
        mpu_set_int_latched(0);
 8002368:	2000      	movs	r0, #0
 800236a:	f000 febf 	bl	80030ec <mpu_set_int_latched>
        tmp[0] = 0;
 800236e:	2300      	movs	r3, #0
 8002370:	733b      	strb	r3, [r7, #12]
        tmp[1] = BIT_STBY_XYZG;
 8002372:	2307      	movs	r3, #7
 8002374:	737b      	strb	r3, [r7, #13]
        if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 2, tmp))
 8002376:	4b3b      	ldr	r3, [pc, #236]	@ (8002464 <mpu_lp_accel_mode+0x118>)
 8002378:	685b      	ldr	r3, [r3, #4]
 800237a:	781b      	ldrb	r3, [r3, #0]
 800237c:	4619      	mov	r1, r3
 800237e:	4b39      	ldr	r3, [pc, #228]	@ (8002464 <mpu_lp_accel_mode+0x118>)
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	7d5b      	ldrb	r3, [r3, #21]
 8002384:	461a      	mov	r2, r3
 8002386:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800238a:	9302      	str	r3, [sp, #8]
 800238c:	2302      	movs	r3, #2
 800238e:	9301      	str	r3, [sp, #4]
 8002390:	f107 030c 	add.w	r3, r7, #12
 8002394:	9300      	str	r3, [sp, #0]
 8002396:	2301      	movs	r3, #1
 8002398:	4833      	ldr	r0, [pc, #204]	@ (8002468 <mpu_lp_accel_mode+0x11c>)
 800239a:	f004 ff87 	bl	80072ac <HAL_I2C_Mem_Write>
 800239e:	4603      	mov	r3, r0
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d002      	beq.n	80023aa <mpu_lp_accel_mode+0x5e>
            return -1;
 80023a4:	f04f 33ff 	mov.w	r3, #4294967295
 80023a8:	e058      	b.n	800245c <mpu_lp_accel_mode+0x110>
        st.chip_cfg.lp_accel_mode = 0;
 80023aa:	4b2e      	ldr	r3, [pc, #184]	@ (8002464 <mpu_lp_accel_mode+0x118>)
 80023ac:	2200      	movs	r2, #0
 80023ae:	751a      	strb	r2, [r3, #20]
        return 0;
 80023b0:	2300      	movs	r3, #0
 80023b2:	e053      	b.n	800245c <mpu_lp_accel_mode+0x110>
     * it gets a chance to deassert the interrupt pin; therefore, we shift this
     * responsibility over to the MCU.
     *
     * Any register read will clear the interrupt.
     */
    mpu_set_int_latched(1);
 80023b4:	2001      	movs	r0, #1
 80023b6:	f000 fe99 	bl	80030ec <mpu_set_int_latched>
#if defined MPU6050
    tmp[0] = BIT_LPA_CYCLE;
 80023ba:	2320      	movs	r3, #32
 80023bc:	733b      	strb	r3, [r7, #12]
    if (rate == 1) {
 80023be:	79fb      	ldrb	r3, [r7, #7]
 80023c0:	2b01      	cmp	r3, #1
 80023c2:	d105      	bne.n	80023d0 <mpu_lp_accel_mode+0x84>
        tmp[1] = INV_LPA_1_25HZ;
 80023c4:	2300      	movs	r3, #0
 80023c6:	737b      	strb	r3, [r7, #13]
        mpu_set_lpf(5);
 80023c8:	2005      	movs	r0, #5
 80023ca:	f000 fb3b 	bl	8002a44 <mpu_set_lpf>
 80023ce:	e016      	b.n	80023fe <mpu_lp_accel_mode+0xb2>
    } else if (rate <= 5) {
 80023d0:	79fb      	ldrb	r3, [r7, #7]
 80023d2:	2b05      	cmp	r3, #5
 80023d4:	d805      	bhi.n	80023e2 <mpu_lp_accel_mode+0x96>
        tmp[1] = INV_LPA_5HZ;
 80023d6:	2301      	movs	r3, #1
 80023d8:	737b      	strb	r3, [r7, #13]
        mpu_set_lpf(5);
 80023da:	2005      	movs	r0, #5
 80023dc:	f000 fb32 	bl	8002a44 <mpu_set_lpf>
 80023e0:	e00d      	b.n	80023fe <mpu_lp_accel_mode+0xb2>
    } else if (rate <= 20) {
 80023e2:	79fb      	ldrb	r3, [r7, #7]
 80023e4:	2b14      	cmp	r3, #20
 80023e6:	d805      	bhi.n	80023f4 <mpu_lp_accel_mode+0xa8>
        tmp[1] = INV_LPA_20HZ;
 80023e8:	2302      	movs	r3, #2
 80023ea:	737b      	strb	r3, [r7, #13]
        mpu_set_lpf(10);
 80023ec:	200a      	movs	r0, #10
 80023ee:	f000 fb29 	bl	8002a44 <mpu_set_lpf>
 80023f2:	e004      	b.n	80023fe <mpu_lp_accel_mode+0xb2>
    } else {
        tmp[1] = INV_LPA_40HZ;
 80023f4:	2303      	movs	r3, #3
 80023f6:	737b      	strb	r3, [r7, #13]
        mpu_set_lpf(20);
 80023f8:	2014      	movs	r0, #20
 80023fa:	f000 fb23 	bl	8002a44 <mpu_set_lpf>
    }
    tmp[1] = (tmp[1] << 6) | BIT_STBY_XYZG;
 80023fe:	7b7b      	ldrb	r3, [r7, #13]
 8002400:	019b      	lsls	r3, r3, #6
 8002402:	b25b      	sxtb	r3, r3
 8002404:	f043 0307 	orr.w	r3, r3, #7
 8002408:	b25b      	sxtb	r3, r3
 800240a:	b2db      	uxtb	r3, r3
 800240c:	737b      	strb	r3, [r7, #13]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 2, tmp))
 800240e:	4b15      	ldr	r3, [pc, #84]	@ (8002464 <mpu_lp_accel_mode+0x118>)
 8002410:	685b      	ldr	r3, [r3, #4]
 8002412:	781b      	ldrb	r3, [r3, #0]
 8002414:	4619      	mov	r1, r3
 8002416:	4b13      	ldr	r3, [pc, #76]	@ (8002464 <mpu_lp_accel_mode+0x118>)
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	7d5b      	ldrb	r3, [r3, #21]
 800241c:	461a      	mov	r2, r3
 800241e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002422:	9302      	str	r3, [sp, #8]
 8002424:	2302      	movs	r3, #2
 8002426:	9301      	str	r3, [sp, #4]
 8002428:	f107 030c 	add.w	r3, r7, #12
 800242c:	9300      	str	r3, [sp, #0]
 800242e:	2301      	movs	r3, #1
 8002430:	480d      	ldr	r0, [pc, #52]	@ (8002468 <mpu_lp_accel_mode+0x11c>)
 8002432:	f004 ff3b 	bl	80072ac <HAL_I2C_Mem_Write>
 8002436:	4603      	mov	r3, r0
 8002438:	2b00      	cmp	r3, #0
 800243a:	d002      	beq.n	8002442 <mpu_lp_accel_mode+0xf6>
        return -1;
 800243c:	f04f 33ff 	mov.w	r3, #4294967295
 8002440:	e00c      	b.n	800245c <mpu_lp_accel_mode+0x110>
        return -1;
    tmp[0] = BIT_LPA_CYCLE;
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, tmp))
        return -1;
#endif
    st.chip_cfg.sensors = INV_XYZ_ACCEL;
 8002442:	4b08      	ldr	r3, [pc, #32]	@ (8002464 <mpu_lp_accel_mode+0x118>)
 8002444:	2208      	movs	r2, #8
 8002446:	729a      	strb	r2, [r3, #10]
    st.chip_cfg.clk_src = 0;
 8002448:	4b06      	ldr	r3, [pc, #24]	@ (8002464 <mpu_lp_accel_mode+0x118>)
 800244a:	2200      	movs	r2, #0
 800244c:	731a      	strb	r2, [r3, #12]
    st.chip_cfg.lp_accel_mode = 1;
 800244e:	4b05      	ldr	r3, [pc, #20]	@ (8002464 <mpu_lp_accel_mode+0x118>)
 8002450:	2201      	movs	r2, #1
 8002452:	751a      	strb	r2, [r3, #20]
    mpu_configure_fifo(0);
 8002454:	2000      	movs	r0, #0
 8002456:	f000 fc5f 	bl	8002d18 <mpu_configure_fifo>

    return 0;
 800245a:	2300      	movs	r3, #0
}
 800245c:	4618      	mov	r0, r3
 800245e:	3710      	adds	r7, #16
 8002460:	46bd      	mov	sp, r7
 8002462:	bd80      	pop	{r7, pc}
 8002464:	2000000c 	.word	0x2000000c
 8002468:	20000134 	.word	0x20000134

0800246c <mpu_reset_fifo>:
/**
 *  @brief  Reset FIFO read/write pointers.
 *  @return 0 if successful.
 */
int mpu_reset_fifo(void)
{
 800246c:	b580      	push	{r7, lr}
 800246e:	b086      	sub	sp, #24
 8002470:	af04      	add	r7, sp, #16
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 8002472:	4ba2      	ldr	r3, [pc, #648]	@ (80026fc <mpu_reset_fifo+0x290>)
 8002474:	7a9b      	ldrb	r3, [r3, #10]
 8002476:	2b00      	cmp	r3, #0
 8002478:	d102      	bne.n	8002480 <mpu_reset_fifo+0x14>
        return -1;
 800247a:	f04f 33ff 	mov.w	r3, #4294967295
 800247e:	e15b      	b.n	8002738 <mpu_reset_fifo+0x2cc>

    data = 0;
 8002480:	2300      	movs	r3, #0
 8002482:	71fb      	strb	r3, [r7, #7]
    if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &data))
 8002484:	4b9d      	ldr	r3, [pc, #628]	@ (80026fc <mpu_reset_fifo+0x290>)
 8002486:	685b      	ldr	r3, [r3, #4]
 8002488:	781b      	ldrb	r3, [r3, #0]
 800248a:	4619      	mov	r1, r3
 800248c:	4b9b      	ldr	r3, [pc, #620]	@ (80026fc <mpu_reset_fifo+0x290>)
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	7c5b      	ldrb	r3, [r3, #17]
 8002492:	461a      	mov	r2, r3
 8002494:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002498:	9302      	str	r3, [sp, #8]
 800249a:	2301      	movs	r3, #1
 800249c:	9301      	str	r3, [sp, #4]
 800249e:	1dfb      	adds	r3, r7, #7
 80024a0:	9300      	str	r3, [sp, #0]
 80024a2:	2301      	movs	r3, #1
 80024a4:	4896      	ldr	r0, [pc, #600]	@ (8002700 <mpu_reset_fifo+0x294>)
 80024a6:	f004 ff01 	bl	80072ac <HAL_I2C_Mem_Write>
 80024aa:	4603      	mov	r3, r0
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d002      	beq.n	80024b6 <mpu_reset_fifo+0x4a>
        return -1;
 80024b0:	f04f 33ff 	mov.w	r3, #4294967295
 80024b4:	e140      	b.n	8002738 <mpu_reset_fifo+0x2cc>
    if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, &data))
 80024b6:	4b91      	ldr	r3, [pc, #580]	@ (80026fc <mpu_reset_fifo+0x290>)
 80024b8:	685b      	ldr	r3, [r3, #4]
 80024ba:	781b      	ldrb	r3, [r3, #0]
 80024bc:	4619      	mov	r1, r3
 80024be:	4b8f      	ldr	r3, [pc, #572]	@ (80026fc <mpu_reset_fifo+0x290>)
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	795b      	ldrb	r3, [r3, #5]
 80024c4:	461a      	mov	r2, r3
 80024c6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80024ca:	9302      	str	r3, [sp, #8]
 80024cc:	2301      	movs	r3, #1
 80024ce:	9301      	str	r3, [sp, #4]
 80024d0:	1dfb      	adds	r3, r7, #7
 80024d2:	9300      	str	r3, [sp, #0]
 80024d4:	2301      	movs	r3, #1
 80024d6:	488a      	ldr	r0, [pc, #552]	@ (8002700 <mpu_reset_fifo+0x294>)
 80024d8:	f004 fee8 	bl	80072ac <HAL_I2C_Mem_Write>
 80024dc:	4603      	mov	r3, r0
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d002      	beq.n	80024e8 <mpu_reset_fifo+0x7c>
        return -1;
 80024e2:	f04f 33ff 	mov.w	r3, #4294967295
 80024e6:	e127      	b.n	8002738 <mpu_reset_fifo+0x2cc>
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 80024e8:	4b84      	ldr	r3, [pc, #528]	@ (80026fc <mpu_reset_fifo+0x290>)
 80024ea:	685b      	ldr	r3, [r3, #4]
 80024ec:	781b      	ldrb	r3, [r3, #0]
 80024ee:	4619      	mov	r1, r3
 80024f0:	4b82      	ldr	r3, [pc, #520]	@ (80026fc <mpu_reset_fifo+0x290>)
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	791b      	ldrb	r3, [r3, #4]
 80024f6:	461a      	mov	r2, r3
 80024f8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80024fc:	9302      	str	r3, [sp, #8]
 80024fe:	2301      	movs	r3, #1
 8002500:	9301      	str	r3, [sp, #4]
 8002502:	1dfb      	adds	r3, r7, #7
 8002504:	9300      	str	r3, [sp, #0]
 8002506:	2301      	movs	r3, #1
 8002508:	487d      	ldr	r0, [pc, #500]	@ (8002700 <mpu_reset_fifo+0x294>)
 800250a:	f004 fecf 	bl	80072ac <HAL_I2C_Mem_Write>
 800250e:	4603      	mov	r3, r0
 8002510:	2b00      	cmp	r3, #0
 8002512:	d002      	beq.n	800251a <mpu_reset_fifo+0xae>
        return -1;
 8002514:	f04f 33ff 	mov.w	r3, #4294967295
 8002518:	e10e      	b.n	8002738 <mpu_reset_fifo+0x2cc>

    if (st.chip_cfg.dmp_on) {
 800251a:	4b78      	ldr	r3, [pc, #480]	@ (80026fc <mpu_reset_fifo+0x290>)
 800251c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002520:	2b00      	cmp	r3, #0
 8002522:	f000 8082 	beq.w	800262a <mpu_reset_fifo+0x1be>
        data = BIT_FIFO_RST | BIT_DMP_RST;
 8002526:	230c      	movs	r3, #12
 8002528:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 800252a:	4b74      	ldr	r3, [pc, #464]	@ (80026fc <mpu_reset_fifo+0x290>)
 800252c:	685b      	ldr	r3, [r3, #4]
 800252e:	781b      	ldrb	r3, [r3, #0]
 8002530:	4619      	mov	r1, r3
 8002532:	4b72      	ldr	r3, [pc, #456]	@ (80026fc <mpu_reset_fifo+0x290>)
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	791b      	ldrb	r3, [r3, #4]
 8002538:	461a      	mov	r2, r3
 800253a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800253e:	9302      	str	r3, [sp, #8]
 8002540:	2301      	movs	r3, #1
 8002542:	9301      	str	r3, [sp, #4]
 8002544:	1dfb      	adds	r3, r7, #7
 8002546:	9300      	str	r3, [sp, #0]
 8002548:	2301      	movs	r3, #1
 800254a:	486d      	ldr	r0, [pc, #436]	@ (8002700 <mpu_reset_fifo+0x294>)
 800254c:	f004 feae 	bl	80072ac <HAL_I2C_Mem_Write>
 8002550:	4603      	mov	r3, r0
 8002552:	2b00      	cmp	r3, #0
 8002554:	d002      	beq.n	800255c <mpu_reset_fifo+0xf0>
            return -1;
 8002556:	f04f 33ff 	mov.w	r3, #4294967295
 800255a:	e0ed      	b.n	8002738 <mpu_reset_fifo+0x2cc>
        delay_ms(50);
 800255c:	2032      	movs	r0, #50	@ 0x32
 800255e:	f004 f911 	bl	8006784 <HAL_Delay>
        data = BIT_DMP_EN | BIT_FIFO_EN;
 8002562:	23c0      	movs	r3, #192	@ 0xc0
 8002564:	71fb      	strb	r3, [r7, #7]
        if (st.chip_cfg.sensors & INV_XYZ_COMPASS)
 8002566:	4b65      	ldr	r3, [pc, #404]	@ (80026fc <mpu_reset_fifo+0x290>)
 8002568:	7a9b      	ldrb	r3, [r3, #10]
 800256a:	f003 0301 	and.w	r3, r3, #1
 800256e:	2b00      	cmp	r3, #0
 8002570:	d004      	beq.n	800257c <mpu_reset_fifo+0x110>
            data |= BIT_AUX_IF_EN;
 8002572:	79fb      	ldrb	r3, [r7, #7]
 8002574:	f043 0320 	orr.w	r3, r3, #32
 8002578:	b2db      	uxtb	r3, r3
 800257a:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 800257c:	4b5f      	ldr	r3, [pc, #380]	@ (80026fc <mpu_reset_fifo+0x290>)
 800257e:	685b      	ldr	r3, [r3, #4]
 8002580:	781b      	ldrb	r3, [r3, #0]
 8002582:	4619      	mov	r1, r3
 8002584:	4b5d      	ldr	r3, [pc, #372]	@ (80026fc <mpu_reset_fifo+0x290>)
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	791b      	ldrb	r3, [r3, #4]
 800258a:	461a      	mov	r2, r3
 800258c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002590:	9302      	str	r3, [sp, #8]
 8002592:	2301      	movs	r3, #1
 8002594:	9301      	str	r3, [sp, #4]
 8002596:	1dfb      	adds	r3, r7, #7
 8002598:	9300      	str	r3, [sp, #0]
 800259a:	2301      	movs	r3, #1
 800259c:	4858      	ldr	r0, [pc, #352]	@ (8002700 <mpu_reset_fifo+0x294>)
 800259e:	f004 fe85 	bl	80072ac <HAL_I2C_Mem_Write>
 80025a2:	4603      	mov	r3, r0
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d002      	beq.n	80025ae <mpu_reset_fifo+0x142>
            return -1;
 80025a8:	f04f 33ff 	mov.w	r3, #4294967295
 80025ac:	e0c4      	b.n	8002738 <mpu_reset_fifo+0x2cc>
        if (st.chip_cfg.int_enable)
 80025ae:	4b53      	ldr	r3, [pc, #332]	@ (80026fc <mpu_reset_fifo+0x290>)
 80025b0:	7c5b      	ldrb	r3, [r3, #17]
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d002      	beq.n	80025bc <mpu_reset_fifo+0x150>
            data = BIT_DMP_INT_EN;
 80025b6:	2302      	movs	r3, #2
 80025b8:	71fb      	strb	r3, [r7, #7]
 80025ba:	e001      	b.n	80025c0 <mpu_reset_fifo+0x154>
        else
            data = 0;
 80025bc:	2300      	movs	r3, #0
 80025be:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &data))
 80025c0:	4b4e      	ldr	r3, [pc, #312]	@ (80026fc <mpu_reset_fifo+0x290>)
 80025c2:	685b      	ldr	r3, [r3, #4]
 80025c4:	781b      	ldrb	r3, [r3, #0]
 80025c6:	4619      	mov	r1, r3
 80025c8:	4b4c      	ldr	r3, [pc, #304]	@ (80026fc <mpu_reset_fifo+0x290>)
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	7c5b      	ldrb	r3, [r3, #17]
 80025ce:	461a      	mov	r2, r3
 80025d0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80025d4:	9302      	str	r3, [sp, #8]
 80025d6:	2301      	movs	r3, #1
 80025d8:	9301      	str	r3, [sp, #4]
 80025da:	1dfb      	adds	r3, r7, #7
 80025dc:	9300      	str	r3, [sp, #0]
 80025de:	2301      	movs	r3, #1
 80025e0:	4847      	ldr	r0, [pc, #284]	@ (8002700 <mpu_reset_fifo+0x294>)
 80025e2:	f004 fe63 	bl	80072ac <HAL_I2C_Mem_Write>
 80025e6:	4603      	mov	r3, r0
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d002      	beq.n	80025f2 <mpu_reset_fifo+0x186>
            return -1;
 80025ec:	f04f 33ff 	mov.w	r3, #4294967295
 80025f0:	e0a2      	b.n	8002738 <mpu_reset_fifo+0x2cc>
        data = 0;
 80025f2:	2300      	movs	r3, #0
 80025f4:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, &data))
 80025f6:	4b41      	ldr	r3, [pc, #260]	@ (80026fc <mpu_reset_fifo+0x290>)
 80025f8:	685b      	ldr	r3, [r3, #4]
 80025fa:	781b      	ldrb	r3, [r3, #0]
 80025fc:	4619      	mov	r1, r3
 80025fe:	4b3f      	ldr	r3, [pc, #252]	@ (80026fc <mpu_reset_fifo+0x290>)
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	795b      	ldrb	r3, [r3, #5]
 8002604:	461a      	mov	r2, r3
 8002606:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800260a:	9302      	str	r3, [sp, #8]
 800260c:	2301      	movs	r3, #1
 800260e:	9301      	str	r3, [sp, #4]
 8002610:	1dfb      	adds	r3, r7, #7
 8002612:	9300      	str	r3, [sp, #0]
 8002614:	2301      	movs	r3, #1
 8002616:	483a      	ldr	r0, [pc, #232]	@ (8002700 <mpu_reset_fifo+0x294>)
 8002618:	f004 fe48 	bl	80072ac <HAL_I2C_Mem_Write>
 800261c:	4603      	mov	r3, r0
 800261e:	2b00      	cmp	r3, #0
 8002620:	f000 8089 	beq.w	8002736 <mpu_reset_fifo+0x2ca>
            return -1;
 8002624:	f04f 33ff 	mov.w	r3, #4294967295
 8002628:	e086      	b.n	8002738 <mpu_reset_fifo+0x2cc>
    } else {
        data = BIT_FIFO_RST;
 800262a:	2304      	movs	r3, #4
 800262c:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 800262e:	4b33      	ldr	r3, [pc, #204]	@ (80026fc <mpu_reset_fifo+0x290>)
 8002630:	685b      	ldr	r3, [r3, #4]
 8002632:	781b      	ldrb	r3, [r3, #0]
 8002634:	4619      	mov	r1, r3
 8002636:	4b31      	ldr	r3, [pc, #196]	@ (80026fc <mpu_reset_fifo+0x290>)
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	791b      	ldrb	r3, [r3, #4]
 800263c:	461a      	mov	r2, r3
 800263e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002642:	9302      	str	r3, [sp, #8]
 8002644:	2301      	movs	r3, #1
 8002646:	9301      	str	r3, [sp, #4]
 8002648:	1dfb      	adds	r3, r7, #7
 800264a:	9300      	str	r3, [sp, #0]
 800264c:	2301      	movs	r3, #1
 800264e:	482c      	ldr	r0, [pc, #176]	@ (8002700 <mpu_reset_fifo+0x294>)
 8002650:	f004 fe2c 	bl	80072ac <HAL_I2C_Mem_Write>
 8002654:	4603      	mov	r3, r0
 8002656:	2b00      	cmp	r3, #0
 8002658:	d002      	beq.n	8002660 <mpu_reset_fifo+0x1f4>
            return -1;
 800265a:	f04f 33ff 	mov.w	r3, #4294967295
 800265e:	e06b      	b.n	8002738 <mpu_reset_fifo+0x2cc>
        if (st.chip_cfg.bypass_mode || !(st.chip_cfg.sensors & INV_XYZ_COMPASS))
 8002660:	4b26      	ldr	r3, [pc, #152]	@ (80026fc <mpu_reset_fifo+0x290>)
 8002662:	7c9b      	ldrb	r3, [r3, #18]
 8002664:	2b00      	cmp	r3, #0
 8002666:	d105      	bne.n	8002674 <mpu_reset_fifo+0x208>
 8002668:	4b24      	ldr	r3, [pc, #144]	@ (80026fc <mpu_reset_fifo+0x290>)
 800266a:	7a9b      	ldrb	r3, [r3, #10]
 800266c:	f003 0301 	and.w	r3, r3, #1
 8002670:	2b00      	cmp	r3, #0
 8002672:	d102      	bne.n	800267a <mpu_reset_fifo+0x20e>
            data = BIT_FIFO_EN;
 8002674:	2340      	movs	r3, #64	@ 0x40
 8002676:	71fb      	strb	r3, [r7, #7]
 8002678:	e001      	b.n	800267e <mpu_reset_fifo+0x212>
        else
            data = BIT_FIFO_EN | BIT_AUX_IF_EN;
 800267a:	2360      	movs	r3, #96	@ 0x60
 800267c:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 800267e:	4b1f      	ldr	r3, [pc, #124]	@ (80026fc <mpu_reset_fifo+0x290>)
 8002680:	685b      	ldr	r3, [r3, #4]
 8002682:	781b      	ldrb	r3, [r3, #0]
 8002684:	4619      	mov	r1, r3
 8002686:	4b1d      	ldr	r3, [pc, #116]	@ (80026fc <mpu_reset_fifo+0x290>)
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	791b      	ldrb	r3, [r3, #4]
 800268c:	461a      	mov	r2, r3
 800268e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002692:	9302      	str	r3, [sp, #8]
 8002694:	2301      	movs	r3, #1
 8002696:	9301      	str	r3, [sp, #4]
 8002698:	1dfb      	adds	r3, r7, #7
 800269a:	9300      	str	r3, [sp, #0]
 800269c:	2301      	movs	r3, #1
 800269e:	4818      	ldr	r0, [pc, #96]	@ (8002700 <mpu_reset_fifo+0x294>)
 80026a0:	f004 fe04 	bl	80072ac <HAL_I2C_Mem_Write>
 80026a4:	4603      	mov	r3, r0
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d002      	beq.n	80026b0 <mpu_reset_fifo+0x244>
            return -1;
 80026aa:	f04f 33ff 	mov.w	r3, #4294967295
 80026ae:	e043      	b.n	8002738 <mpu_reset_fifo+0x2cc>
        delay_ms(50);
 80026b0:	2032      	movs	r0, #50	@ 0x32
 80026b2:	f004 f867 	bl	8006784 <HAL_Delay>
        if (st.chip_cfg.int_enable)
 80026b6:	4b11      	ldr	r3, [pc, #68]	@ (80026fc <mpu_reset_fifo+0x290>)
 80026b8:	7c5b      	ldrb	r3, [r3, #17]
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d002      	beq.n	80026c4 <mpu_reset_fifo+0x258>
            data = BIT_DATA_RDY_EN;
 80026be:	2301      	movs	r3, #1
 80026c0:	71fb      	strb	r3, [r7, #7]
 80026c2:	e001      	b.n	80026c8 <mpu_reset_fifo+0x25c>
        else
            data = 0;
 80026c4:	2300      	movs	r3, #0
 80026c6:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &data))
 80026c8:	4b0c      	ldr	r3, [pc, #48]	@ (80026fc <mpu_reset_fifo+0x290>)
 80026ca:	685b      	ldr	r3, [r3, #4]
 80026cc:	781b      	ldrb	r3, [r3, #0]
 80026ce:	4619      	mov	r1, r3
 80026d0:	4b0a      	ldr	r3, [pc, #40]	@ (80026fc <mpu_reset_fifo+0x290>)
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	7c5b      	ldrb	r3, [r3, #17]
 80026d6:	461a      	mov	r2, r3
 80026d8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80026dc:	9302      	str	r3, [sp, #8]
 80026de:	2301      	movs	r3, #1
 80026e0:	9301      	str	r3, [sp, #4]
 80026e2:	1dfb      	adds	r3, r7, #7
 80026e4:	9300      	str	r3, [sp, #0]
 80026e6:	2301      	movs	r3, #1
 80026e8:	4805      	ldr	r0, [pc, #20]	@ (8002700 <mpu_reset_fifo+0x294>)
 80026ea:	f004 fddf 	bl	80072ac <HAL_I2C_Mem_Write>
 80026ee:	4603      	mov	r3, r0
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d007      	beq.n	8002704 <mpu_reset_fifo+0x298>
            return -1;
 80026f4:	f04f 33ff 	mov.w	r3, #4294967295
 80026f8:	e01e      	b.n	8002738 <mpu_reset_fifo+0x2cc>
 80026fa:	bf00      	nop
 80026fc:	2000000c 	.word	0x2000000c
 8002700:	20000134 	.word	0x20000134
        if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, &st.chip_cfg.fifo_enable))
 8002704:	4b0e      	ldr	r3, [pc, #56]	@ (8002740 <mpu_reset_fifo+0x2d4>)
 8002706:	685b      	ldr	r3, [r3, #4]
 8002708:	781b      	ldrb	r3, [r3, #0]
 800270a:	4619      	mov	r1, r3
 800270c:	4b0c      	ldr	r3, [pc, #48]	@ (8002740 <mpu_reset_fifo+0x2d4>)
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	795b      	ldrb	r3, [r3, #5]
 8002712:	461a      	mov	r2, r3
 8002714:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002718:	9302      	str	r3, [sp, #8]
 800271a:	2301      	movs	r3, #1
 800271c:	9301      	str	r3, [sp, #4]
 800271e:	4b09      	ldr	r3, [pc, #36]	@ (8002744 <mpu_reset_fifo+0x2d8>)
 8002720:	9300      	str	r3, [sp, #0]
 8002722:	2301      	movs	r3, #1
 8002724:	4808      	ldr	r0, [pc, #32]	@ (8002748 <mpu_reset_fifo+0x2dc>)
 8002726:	f004 fdc1 	bl	80072ac <HAL_I2C_Mem_Write>
 800272a:	4603      	mov	r3, r0
 800272c:	2b00      	cmp	r3, #0
 800272e:	d002      	beq.n	8002736 <mpu_reset_fifo+0x2ca>
            return -1;
 8002730:	f04f 33ff 	mov.w	r3, #4294967295
 8002734:	e000      	b.n	8002738 <mpu_reset_fifo+0x2cc>
    }
    return 0;
 8002736:	2300      	movs	r3, #0
}
 8002738:	4618      	mov	r0, r3
 800273a:	3708      	adds	r7, #8
 800273c:	46bd      	mov	sp, r7
 800273e:	bd80      	pop	{r7, pc}
 8002740:	2000000c 	.word	0x2000000c
 8002744:	2000001c 	.word	0x2000001c
 8002748:	20000134 	.word	0x20000134

0800274c <mpu_get_gyro_fsr>:
 *  @brief      Get the gyro full-scale range.
 *  @param[out] fsr Current full-scale range.
 *  @return     0 if successful.
 */
int mpu_get_gyro_fsr(unsigned short *fsr)
{
 800274c:	b480      	push	{r7}
 800274e:	b083      	sub	sp, #12
 8002750:	af00      	add	r7, sp, #0
 8002752:	6078      	str	r0, [r7, #4]
    switch (st.chip_cfg.gyro_fsr) {
 8002754:	4b16      	ldr	r3, [pc, #88]	@ (80027b0 <mpu_get_gyro_fsr+0x64>)
 8002756:	7a1b      	ldrb	r3, [r3, #8]
 8002758:	2b03      	cmp	r3, #3
 800275a:	d81e      	bhi.n	800279a <mpu_get_gyro_fsr+0x4e>
 800275c:	a201      	add	r2, pc, #4	@ (adr r2, 8002764 <mpu_get_gyro_fsr+0x18>)
 800275e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002762:	bf00      	nop
 8002764:	08002775 	.word	0x08002775
 8002768:	0800277d 	.word	0x0800277d
 800276c:	08002787 	.word	0x08002787
 8002770:	08002791 	.word	0x08002791
    case INV_FSR_250DPS:
        fsr[0] = 250;
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	22fa      	movs	r2, #250	@ 0xfa
 8002778:	801a      	strh	r2, [r3, #0]
        break;
 800277a:	e012      	b.n	80027a2 <mpu_get_gyro_fsr+0x56>
    case INV_FSR_500DPS:
        fsr[0] = 500;
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8002782:	801a      	strh	r2, [r3, #0]
        break;
 8002784:	e00d      	b.n	80027a2 <mpu_get_gyro_fsr+0x56>
    case INV_FSR_1000DPS:
        fsr[0] = 1000;
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800278c:	801a      	strh	r2, [r3, #0]
        break;
 800278e:	e008      	b.n	80027a2 <mpu_get_gyro_fsr+0x56>
    case INV_FSR_2000DPS:
        fsr[0] = 2000;
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8002796:	801a      	strh	r2, [r3, #0]
        break;
 8002798:	e003      	b.n	80027a2 <mpu_get_gyro_fsr+0x56>
    default:
        fsr[0] = 0;
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	2200      	movs	r2, #0
 800279e:	801a      	strh	r2, [r3, #0]
        break;
 80027a0:	bf00      	nop
    }
    return 0;
 80027a2:	2300      	movs	r3, #0
}
 80027a4:	4618      	mov	r0, r3
 80027a6:	370c      	adds	r7, #12
 80027a8:	46bd      	mov	sp, r7
 80027aa:	bc80      	pop	{r7}
 80027ac:	4770      	bx	lr
 80027ae:	bf00      	nop
 80027b0:	2000000c 	.word	0x2000000c

080027b4 <mpu_set_gyro_fsr>:
 *  @brief      Set the gyro full-scale range.
 *  @param[in]  fsr Desired full-scale range.
 *  @return     0 if successful.
 */
int mpu_set_gyro_fsr(unsigned short fsr)
{
 80027b4:	b580      	push	{r7, lr}
 80027b6:	b088      	sub	sp, #32
 80027b8:	af04      	add	r7, sp, #16
 80027ba:	4603      	mov	r3, r0
 80027bc:	80fb      	strh	r3, [r7, #6]
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 80027be:	4b2b      	ldr	r3, [pc, #172]	@ (800286c <mpu_set_gyro_fsr+0xb8>)
 80027c0:	7a9b      	ldrb	r3, [r3, #10]
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d102      	bne.n	80027cc <mpu_set_gyro_fsr+0x18>
        return -1;
 80027c6:	f04f 33ff 	mov.w	r3, #4294967295
 80027ca:	e04a      	b.n	8002862 <mpu_set_gyro_fsr+0xae>

    switch (fsr) {
 80027cc:	88fb      	ldrh	r3, [r7, #6]
 80027ce:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 80027d2:	d017      	beq.n	8002804 <mpu_set_gyro_fsr+0x50>
 80027d4:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 80027d8:	dc17      	bgt.n	800280a <mpu_set_gyro_fsr+0x56>
 80027da:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80027de:	d00e      	beq.n	80027fe <mpu_set_gyro_fsr+0x4a>
 80027e0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80027e4:	dc11      	bgt.n	800280a <mpu_set_gyro_fsr+0x56>
 80027e6:	2bfa      	cmp	r3, #250	@ 0xfa
 80027e8:	d003      	beq.n	80027f2 <mpu_set_gyro_fsr+0x3e>
 80027ea:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80027ee:	d003      	beq.n	80027f8 <mpu_set_gyro_fsr+0x44>
 80027f0:	e00b      	b.n	800280a <mpu_set_gyro_fsr+0x56>
    case 250:
        data = INV_FSR_250DPS << 3;
 80027f2:	2300      	movs	r3, #0
 80027f4:	73fb      	strb	r3, [r7, #15]
        break;
 80027f6:	e00b      	b.n	8002810 <mpu_set_gyro_fsr+0x5c>
    case 500:
        data = INV_FSR_500DPS << 3;
 80027f8:	2308      	movs	r3, #8
 80027fa:	73fb      	strb	r3, [r7, #15]
        break;
 80027fc:	e008      	b.n	8002810 <mpu_set_gyro_fsr+0x5c>
    case 1000:
        data = INV_FSR_1000DPS << 3;
 80027fe:	2310      	movs	r3, #16
 8002800:	73fb      	strb	r3, [r7, #15]
        break;
 8002802:	e005      	b.n	8002810 <mpu_set_gyro_fsr+0x5c>
    case 2000:
        data = INV_FSR_2000DPS << 3;
 8002804:	2318      	movs	r3, #24
 8002806:	73fb      	strb	r3, [r7, #15]
        break;
 8002808:	e002      	b.n	8002810 <mpu_set_gyro_fsr+0x5c>
    default:
        return -1;
 800280a:	f04f 33ff 	mov.w	r3, #4294967295
 800280e:	e028      	b.n	8002862 <mpu_set_gyro_fsr+0xae>
    }

    if (st.chip_cfg.gyro_fsr == (data >> 3))
 8002810:	4b16      	ldr	r3, [pc, #88]	@ (800286c <mpu_set_gyro_fsr+0xb8>)
 8002812:	7a1a      	ldrb	r2, [r3, #8]
 8002814:	7bfb      	ldrb	r3, [r7, #15]
 8002816:	08db      	lsrs	r3, r3, #3
 8002818:	b2db      	uxtb	r3, r3
 800281a:	429a      	cmp	r2, r3
 800281c:	d101      	bne.n	8002822 <mpu_set_gyro_fsr+0x6e>
        return 0;
 800281e:	2300      	movs	r3, #0
 8002820:	e01f      	b.n	8002862 <mpu_set_gyro_fsr+0xae>
    if (i2c_write(st.hw->addr, st.reg->gyro_cfg, 1, &data))
 8002822:	4b12      	ldr	r3, [pc, #72]	@ (800286c <mpu_set_gyro_fsr+0xb8>)
 8002824:	685b      	ldr	r3, [r3, #4]
 8002826:	781b      	ldrb	r3, [r3, #0]
 8002828:	4619      	mov	r1, r3
 800282a:	4b10      	ldr	r3, [pc, #64]	@ (800286c <mpu_set_gyro_fsr+0xb8>)
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	799b      	ldrb	r3, [r3, #6]
 8002830:	461a      	mov	r2, r3
 8002832:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002836:	9302      	str	r3, [sp, #8]
 8002838:	2301      	movs	r3, #1
 800283a:	9301      	str	r3, [sp, #4]
 800283c:	f107 030f 	add.w	r3, r7, #15
 8002840:	9300      	str	r3, [sp, #0]
 8002842:	2301      	movs	r3, #1
 8002844:	480a      	ldr	r0, [pc, #40]	@ (8002870 <mpu_set_gyro_fsr+0xbc>)
 8002846:	f004 fd31 	bl	80072ac <HAL_I2C_Mem_Write>
 800284a:	4603      	mov	r3, r0
 800284c:	2b00      	cmp	r3, #0
 800284e:	d002      	beq.n	8002856 <mpu_set_gyro_fsr+0xa2>
        return -1;
 8002850:	f04f 33ff 	mov.w	r3, #4294967295
 8002854:	e005      	b.n	8002862 <mpu_set_gyro_fsr+0xae>
    st.chip_cfg.gyro_fsr = data >> 3;
 8002856:	7bfb      	ldrb	r3, [r7, #15]
 8002858:	08db      	lsrs	r3, r3, #3
 800285a:	b2da      	uxtb	r2, r3
 800285c:	4b03      	ldr	r3, [pc, #12]	@ (800286c <mpu_set_gyro_fsr+0xb8>)
 800285e:	721a      	strb	r2, [r3, #8]
    return 0;
 8002860:	2300      	movs	r3, #0
}
 8002862:	4618      	mov	r0, r3
 8002864:	3710      	adds	r7, #16
 8002866:	46bd      	mov	sp, r7
 8002868:	bd80      	pop	{r7, pc}
 800286a:	bf00      	nop
 800286c:	2000000c 	.word	0x2000000c
 8002870:	20000134 	.word	0x20000134

08002874 <mpu_get_accel_fsr>:
 *  @brief      Get the accel full-scale range.
 *  @param[out] fsr Current full-scale range.
 *  @return     0 if successful.
 */
int mpu_get_accel_fsr(unsigned char *fsr)
{
 8002874:	b480      	push	{r7}
 8002876:	b083      	sub	sp, #12
 8002878:	af00      	add	r7, sp, #0
 800287a:	6078      	str	r0, [r7, #4]
    switch (st.chip_cfg.accel_fsr) {
 800287c:	4b19      	ldr	r3, [pc, #100]	@ (80028e4 <mpu_get_accel_fsr+0x70>)
 800287e:	7a5b      	ldrb	r3, [r3, #9]
 8002880:	2b03      	cmp	r3, #3
 8002882:	d81b      	bhi.n	80028bc <mpu_get_accel_fsr+0x48>
 8002884:	a201      	add	r2, pc, #4	@ (adr r2, 800288c <mpu_get_accel_fsr+0x18>)
 8002886:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800288a:	bf00      	nop
 800288c:	0800289d 	.word	0x0800289d
 8002890:	080028a5 	.word	0x080028a5
 8002894:	080028ad 	.word	0x080028ad
 8002898:	080028b5 	.word	0x080028b5
    case INV_FSR_2G:
        fsr[0] = 2;
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	2202      	movs	r2, #2
 80028a0:	701a      	strb	r2, [r3, #0]
        break;
 80028a2:	e00e      	b.n	80028c2 <mpu_get_accel_fsr+0x4e>
    case INV_FSR_4G:
        fsr[0] = 4;
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	2204      	movs	r2, #4
 80028a8:	701a      	strb	r2, [r3, #0]
        break;
 80028aa:	e00a      	b.n	80028c2 <mpu_get_accel_fsr+0x4e>
    case INV_FSR_8G:
        fsr[0] = 8;
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	2208      	movs	r2, #8
 80028b0:	701a      	strb	r2, [r3, #0]
        break;
 80028b2:	e006      	b.n	80028c2 <mpu_get_accel_fsr+0x4e>
    case INV_FSR_16G:
        fsr[0] = 16;
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	2210      	movs	r2, #16
 80028b8:	701a      	strb	r2, [r3, #0]
        break;
 80028ba:	e002      	b.n	80028c2 <mpu_get_accel_fsr+0x4e>
    default:
        return -1;
 80028bc:	f04f 33ff 	mov.w	r3, #4294967295
 80028c0:	e00a      	b.n	80028d8 <mpu_get_accel_fsr+0x64>
    }
    if (st.chip_cfg.accel_half)
 80028c2:	4b08      	ldr	r3, [pc, #32]	@ (80028e4 <mpu_get_accel_fsr+0x70>)
 80028c4:	7cdb      	ldrb	r3, [r3, #19]
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d005      	beq.n	80028d6 <mpu_get_accel_fsr+0x62>
        fsr[0] <<= 1;
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	781b      	ldrb	r3, [r3, #0]
 80028ce:	005b      	lsls	r3, r3, #1
 80028d0:	b2da      	uxtb	r2, r3
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	701a      	strb	r2, [r3, #0]
    return 0;
 80028d6:	2300      	movs	r3, #0
}
 80028d8:	4618      	mov	r0, r3
 80028da:	370c      	adds	r7, #12
 80028dc:	46bd      	mov	sp, r7
 80028de:	bc80      	pop	{r7}
 80028e0:	4770      	bx	lr
 80028e2:	bf00      	nop
 80028e4:	2000000c 	.word	0x2000000c

080028e8 <mpu_set_accel_fsr>:
 *  @brief      Set the accel full-scale range.
 *  @param[in]  fsr Desired full-scale range.
 *  @return     0 if successful.
 */
int mpu_set_accel_fsr(unsigned char fsr)
{
 80028e8:	b580      	push	{r7, lr}
 80028ea:	b088      	sub	sp, #32
 80028ec:	af04      	add	r7, sp, #16
 80028ee:	4603      	mov	r3, r0
 80028f0:	71fb      	strb	r3, [r7, #7]
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 80028f2:	4b34      	ldr	r3, [pc, #208]	@ (80029c4 <mpu_set_accel_fsr+0xdc>)
 80028f4:	7a9b      	ldrb	r3, [r3, #10]
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d102      	bne.n	8002900 <mpu_set_accel_fsr+0x18>
        return -1;
 80028fa:	f04f 33ff 	mov.w	r3, #4294967295
 80028fe:	e05d      	b.n	80029bc <mpu_set_accel_fsr+0xd4>

    switch (fsr) {
 8002900:	79fb      	ldrb	r3, [r7, #7]
 8002902:	3b02      	subs	r3, #2
 8002904:	2b0e      	cmp	r3, #14
 8002906:	d82d      	bhi.n	8002964 <mpu_set_accel_fsr+0x7c>
 8002908:	a201      	add	r2, pc, #4	@ (adr r2, 8002910 <mpu_set_accel_fsr+0x28>)
 800290a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800290e:	bf00      	nop
 8002910:	0800294d 	.word	0x0800294d
 8002914:	08002965 	.word	0x08002965
 8002918:	08002953 	.word	0x08002953
 800291c:	08002965 	.word	0x08002965
 8002920:	08002965 	.word	0x08002965
 8002924:	08002965 	.word	0x08002965
 8002928:	08002959 	.word	0x08002959
 800292c:	08002965 	.word	0x08002965
 8002930:	08002965 	.word	0x08002965
 8002934:	08002965 	.word	0x08002965
 8002938:	08002965 	.word	0x08002965
 800293c:	08002965 	.word	0x08002965
 8002940:	08002965 	.word	0x08002965
 8002944:	08002965 	.word	0x08002965
 8002948:	0800295f 	.word	0x0800295f
    case 2:
        data = INV_FSR_2G << 3;
 800294c:	2300      	movs	r3, #0
 800294e:	73fb      	strb	r3, [r7, #15]
        break;
 8002950:	e00b      	b.n	800296a <mpu_set_accel_fsr+0x82>
    case 4:
        data = INV_FSR_4G << 3;
 8002952:	2308      	movs	r3, #8
 8002954:	73fb      	strb	r3, [r7, #15]
        break;
 8002956:	e008      	b.n	800296a <mpu_set_accel_fsr+0x82>
    case 8:
        data = INV_FSR_8G << 3;
 8002958:	2310      	movs	r3, #16
 800295a:	73fb      	strb	r3, [r7, #15]
        break;
 800295c:	e005      	b.n	800296a <mpu_set_accel_fsr+0x82>
    case 16:
        data = INV_FSR_16G << 3;
 800295e:	2318      	movs	r3, #24
 8002960:	73fb      	strb	r3, [r7, #15]
        break;
 8002962:	e002      	b.n	800296a <mpu_set_accel_fsr+0x82>
    default:
        return -1;
 8002964:	f04f 33ff 	mov.w	r3, #4294967295
 8002968:	e028      	b.n	80029bc <mpu_set_accel_fsr+0xd4>
    }

    if (st.chip_cfg.accel_fsr == (data >> 3))
 800296a:	4b16      	ldr	r3, [pc, #88]	@ (80029c4 <mpu_set_accel_fsr+0xdc>)
 800296c:	7a5a      	ldrb	r2, [r3, #9]
 800296e:	7bfb      	ldrb	r3, [r7, #15]
 8002970:	08db      	lsrs	r3, r3, #3
 8002972:	b2db      	uxtb	r3, r3
 8002974:	429a      	cmp	r2, r3
 8002976:	d101      	bne.n	800297c <mpu_set_accel_fsr+0x94>
        return 0;
 8002978:	2300      	movs	r3, #0
 800297a:	e01f      	b.n	80029bc <mpu_set_accel_fsr+0xd4>
    if (i2c_write(st.hw->addr, st.reg->accel_cfg, 1, &data))
 800297c:	4b11      	ldr	r3, [pc, #68]	@ (80029c4 <mpu_set_accel_fsr+0xdc>)
 800297e:	685b      	ldr	r3, [r3, #4]
 8002980:	781b      	ldrb	r3, [r3, #0]
 8002982:	4619      	mov	r1, r3
 8002984:	4b0f      	ldr	r3, [pc, #60]	@ (80029c4 <mpu_set_accel_fsr+0xdc>)
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	79db      	ldrb	r3, [r3, #7]
 800298a:	461a      	mov	r2, r3
 800298c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002990:	9302      	str	r3, [sp, #8]
 8002992:	2301      	movs	r3, #1
 8002994:	9301      	str	r3, [sp, #4]
 8002996:	f107 030f 	add.w	r3, r7, #15
 800299a:	9300      	str	r3, [sp, #0]
 800299c:	2301      	movs	r3, #1
 800299e:	480a      	ldr	r0, [pc, #40]	@ (80029c8 <mpu_set_accel_fsr+0xe0>)
 80029a0:	f004 fc84 	bl	80072ac <HAL_I2C_Mem_Write>
 80029a4:	4603      	mov	r3, r0
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d002      	beq.n	80029b0 <mpu_set_accel_fsr+0xc8>
        return -1;
 80029aa:	f04f 33ff 	mov.w	r3, #4294967295
 80029ae:	e005      	b.n	80029bc <mpu_set_accel_fsr+0xd4>
    st.chip_cfg.accel_fsr = data >> 3;
 80029b0:	7bfb      	ldrb	r3, [r7, #15]
 80029b2:	08db      	lsrs	r3, r3, #3
 80029b4:	b2da      	uxtb	r2, r3
 80029b6:	4b03      	ldr	r3, [pc, #12]	@ (80029c4 <mpu_set_accel_fsr+0xdc>)
 80029b8:	725a      	strb	r2, [r3, #9]
    return 0;
 80029ba:	2300      	movs	r3, #0
}
 80029bc:	4618      	mov	r0, r3
 80029be:	3710      	adds	r7, #16
 80029c0:	46bd      	mov	sp, r7
 80029c2:	bd80      	pop	{r7, pc}
 80029c4:	2000000c 	.word	0x2000000c
 80029c8:	20000134 	.word	0x20000134

080029cc <mpu_get_lpf>:
 *  @brief      Get the current DLPF setting.
 *  @param[out] lpf Current LPF setting.
 *  0 if successful.
 */
int mpu_get_lpf(unsigned short *lpf)
{
 80029cc:	b480      	push	{r7}
 80029ce:	b083      	sub	sp, #12
 80029d0:	af00      	add	r7, sp, #0
 80029d2:	6078      	str	r0, [r7, #4]
    switch (st.chip_cfg.lpf) {
 80029d4:	4b1a      	ldr	r3, [pc, #104]	@ (8002a40 <mpu_get_lpf+0x74>)
 80029d6:	7adb      	ldrb	r3, [r3, #11]
 80029d8:	3b01      	subs	r3, #1
 80029da:	2b05      	cmp	r3, #5
 80029dc:	d826      	bhi.n	8002a2c <mpu_get_lpf+0x60>
 80029de:	a201      	add	r2, pc, #4	@ (adr r2, 80029e4 <mpu_get_lpf+0x18>)
 80029e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80029e4:	080029fd 	.word	0x080029fd
 80029e8:	08002a05 	.word	0x08002a05
 80029ec:	08002a0d 	.word	0x08002a0d
 80029f0:	08002a15 	.word	0x08002a15
 80029f4:	08002a1d 	.word	0x08002a1d
 80029f8:	08002a25 	.word	0x08002a25
    case INV_FILTER_188HZ:
        lpf[0] = 188;
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	22bc      	movs	r2, #188	@ 0xbc
 8002a00:	801a      	strh	r2, [r3, #0]
        break;
 8002a02:	e017      	b.n	8002a34 <mpu_get_lpf+0x68>
    case INV_FILTER_98HZ:
        lpf[0] = 98;
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	2262      	movs	r2, #98	@ 0x62
 8002a08:	801a      	strh	r2, [r3, #0]
        break;
 8002a0a:	e013      	b.n	8002a34 <mpu_get_lpf+0x68>
    case INV_FILTER_42HZ:
        lpf[0] = 42;
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	222a      	movs	r2, #42	@ 0x2a
 8002a10:	801a      	strh	r2, [r3, #0]
        break;
 8002a12:	e00f      	b.n	8002a34 <mpu_get_lpf+0x68>
    case INV_FILTER_20HZ:
        lpf[0] = 20;
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	2214      	movs	r2, #20
 8002a18:	801a      	strh	r2, [r3, #0]
        break;
 8002a1a:	e00b      	b.n	8002a34 <mpu_get_lpf+0x68>
    case INV_FILTER_10HZ:
        lpf[0] = 10;
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	220a      	movs	r2, #10
 8002a20:	801a      	strh	r2, [r3, #0]
        break;
 8002a22:	e007      	b.n	8002a34 <mpu_get_lpf+0x68>
    case INV_FILTER_5HZ:
        lpf[0] = 5;
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	2205      	movs	r2, #5
 8002a28:	801a      	strh	r2, [r3, #0]
        break;
 8002a2a:	e003      	b.n	8002a34 <mpu_get_lpf+0x68>
    case INV_FILTER_256HZ_NOLPF2:
    case INV_FILTER_2100HZ_NOLPF:
    default:
        lpf[0] = 0;
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	2200      	movs	r2, #0
 8002a30:	801a      	strh	r2, [r3, #0]
        break;
 8002a32:	bf00      	nop
    }
    return 0;
 8002a34:	2300      	movs	r3, #0
}
 8002a36:	4618      	mov	r0, r3
 8002a38:	370c      	adds	r7, #12
 8002a3a:	46bd      	mov	sp, r7
 8002a3c:	bc80      	pop	{r7}
 8002a3e:	4770      	bx	lr
 8002a40:	2000000c 	.word	0x2000000c

08002a44 <mpu_set_lpf>:
 *  The following LPF settings are supported: 188, 98, 42, 20, 10, 5.
 *  @param[in]  lpf Desired LPF setting.
 *  @return     0 if successful.
 */
int mpu_set_lpf(unsigned short lpf)
{
 8002a44:	b580      	push	{r7, lr}
 8002a46:	b088      	sub	sp, #32
 8002a48:	af04      	add	r7, sp, #16
 8002a4a:	4603      	mov	r3, r0
 8002a4c:	80fb      	strh	r3, [r7, #6]
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 8002a4e:	4b28      	ldr	r3, [pc, #160]	@ (8002af0 <mpu_set_lpf+0xac>)
 8002a50:	7a9b      	ldrb	r3, [r3, #10]
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d102      	bne.n	8002a5c <mpu_set_lpf+0x18>
        return -1;
 8002a56:	f04f 33ff 	mov.w	r3, #4294967295
 8002a5a:	e044      	b.n	8002ae6 <mpu_set_lpf+0xa2>

    if (lpf >= 188)
 8002a5c:	88fb      	ldrh	r3, [r7, #6]
 8002a5e:	2bbb      	cmp	r3, #187	@ 0xbb
 8002a60:	d902      	bls.n	8002a68 <mpu_set_lpf+0x24>
        data = INV_FILTER_188HZ;
 8002a62:	2301      	movs	r3, #1
 8002a64:	73fb      	strb	r3, [r7, #15]
 8002a66:	e019      	b.n	8002a9c <mpu_set_lpf+0x58>
    else if (lpf >= 98)
 8002a68:	88fb      	ldrh	r3, [r7, #6]
 8002a6a:	2b61      	cmp	r3, #97	@ 0x61
 8002a6c:	d902      	bls.n	8002a74 <mpu_set_lpf+0x30>
        data = INV_FILTER_98HZ;
 8002a6e:	2302      	movs	r3, #2
 8002a70:	73fb      	strb	r3, [r7, #15]
 8002a72:	e013      	b.n	8002a9c <mpu_set_lpf+0x58>
    else if (lpf >= 42)
 8002a74:	88fb      	ldrh	r3, [r7, #6]
 8002a76:	2b29      	cmp	r3, #41	@ 0x29
 8002a78:	d902      	bls.n	8002a80 <mpu_set_lpf+0x3c>
        data = INV_FILTER_42HZ;
 8002a7a:	2303      	movs	r3, #3
 8002a7c:	73fb      	strb	r3, [r7, #15]
 8002a7e:	e00d      	b.n	8002a9c <mpu_set_lpf+0x58>
    else if (lpf >= 20)
 8002a80:	88fb      	ldrh	r3, [r7, #6]
 8002a82:	2b13      	cmp	r3, #19
 8002a84:	d902      	bls.n	8002a8c <mpu_set_lpf+0x48>
        data = INV_FILTER_20HZ;
 8002a86:	2304      	movs	r3, #4
 8002a88:	73fb      	strb	r3, [r7, #15]
 8002a8a:	e007      	b.n	8002a9c <mpu_set_lpf+0x58>
    else if (lpf >= 10)
 8002a8c:	88fb      	ldrh	r3, [r7, #6]
 8002a8e:	2b09      	cmp	r3, #9
 8002a90:	d902      	bls.n	8002a98 <mpu_set_lpf+0x54>
        data = INV_FILTER_10HZ;
 8002a92:	2305      	movs	r3, #5
 8002a94:	73fb      	strb	r3, [r7, #15]
 8002a96:	e001      	b.n	8002a9c <mpu_set_lpf+0x58>
    else
        data = INV_FILTER_5HZ;
 8002a98:	2306      	movs	r3, #6
 8002a9a:	73fb      	strb	r3, [r7, #15]

    if (st.chip_cfg.lpf == data)
 8002a9c:	4b14      	ldr	r3, [pc, #80]	@ (8002af0 <mpu_set_lpf+0xac>)
 8002a9e:	7ada      	ldrb	r2, [r3, #11]
 8002aa0:	7bfb      	ldrb	r3, [r7, #15]
 8002aa2:	429a      	cmp	r2, r3
 8002aa4:	d101      	bne.n	8002aaa <mpu_set_lpf+0x66>
        return 0;
 8002aa6:	2300      	movs	r3, #0
 8002aa8:	e01d      	b.n	8002ae6 <mpu_set_lpf+0xa2>
    if (i2c_write(st.hw->addr, st.reg->lpf, 1, &data))
 8002aaa:	4b11      	ldr	r3, [pc, #68]	@ (8002af0 <mpu_set_lpf+0xac>)
 8002aac:	685b      	ldr	r3, [r3, #4]
 8002aae:	781b      	ldrb	r3, [r3, #0]
 8002ab0:	4619      	mov	r1, r3
 8002ab2:	4b0f      	ldr	r3, [pc, #60]	@ (8002af0 <mpu_set_lpf+0xac>)
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	789b      	ldrb	r3, [r3, #2]
 8002ab8:	461a      	mov	r2, r3
 8002aba:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002abe:	9302      	str	r3, [sp, #8]
 8002ac0:	2301      	movs	r3, #1
 8002ac2:	9301      	str	r3, [sp, #4]
 8002ac4:	f107 030f 	add.w	r3, r7, #15
 8002ac8:	9300      	str	r3, [sp, #0]
 8002aca:	2301      	movs	r3, #1
 8002acc:	4809      	ldr	r0, [pc, #36]	@ (8002af4 <mpu_set_lpf+0xb0>)
 8002ace:	f004 fbed 	bl	80072ac <HAL_I2C_Mem_Write>
 8002ad2:	4603      	mov	r3, r0
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d002      	beq.n	8002ade <mpu_set_lpf+0x9a>
        return -1;
 8002ad8:	f04f 33ff 	mov.w	r3, #4294967295
 8002adc:	e003      	b.n	8002ae6 <mpu_set_lpf+0xa2>
    st.chip_cfg.lpf = data;
 8002ade:	7bfa      	ldrb	r2, [r7, #15]
 8002ae0:	4b03      	ldr	r3, [pc, #12]	@ (8002af0 <mpu_set_lpf+0xac>)
 8002ae2:	72da      	strb	r2, [r3, #11]
    return 0;
 8002ae4:	2300      	movs	r3, #0
}
 8002ae6:	4618      	mov	r0, r3
 8002ae8:	3710      	adds	r7, #16
 8002aea:	46bd      	mov	sp, r7
 8002aec:	bd80      	pop	{r7, pc}
 8002aee:	bf00      	nop
 8002af0:	2000000c 	.word	0x2000000c
 8002af4:	20000134 	.word	0x20000134

08002af8 <mpu_get_sample_rate>:
 *  @brief      Get sampling rate.
 *  @param[out] rate    Current sampling rate (Hz).
 *  @return     0 if successful.
 */
int mpu_get_sample_rate(unsigned short *rate)
{
 8002af8:	b480      	push	{r7}
 8002afa:	b083      	sub	sp, #12
 8002afc:	af00      	add	r7, sp, #0
 8002afe:	6078      	str	r0, [r7, #4]
    if (st.chip_cfg.dmp_on)
 8002b00:	4b08      	ldr	r3, [pc, #32]	@ (8002b24 <mpu_get_sample_rate+0x2c>)
 8002b02:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d002      	beq.n	8002b10 <mpu_get_sample_rate+0x18>
        return -1;
 8002b0a:	f04f 33ff 	mov.w	r3, #4294967295
 8002b0e:	e004      	b.n	8002b1a <mpu_get_sample_rate+0x22>
    else
        rate[0] = st.chip_cfg.sample_rate;
 8002b10:	4b04      	ldr	r3, [pc, #16]	@ (8002b24 <mpu_get_sample_rate+0x2c>)
 8002b12:	89da      	ldrh	r2, [r3, #14]
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	801a      	strh	r2, [r3, #0]
    return 0;
 8002b18:	2300      	movs	r3, #0
}
 8002b1a:	4618      	mov	r0, r3
 8002b1c:	370c      	adds	r7, #12
 8002b1e:	46bd      	mov	sp, r7
 8002b20:	bc80      	pop	{r7}
 8002b22:	4770      	bx	lr
 8002b24:	2000000c 	.word	0x2000000c

08002b28 <mpu_set_sample_rate>:
 *  Sampling rate must be between 4Hz and 1kHz.
 *  @param[in]  rate    Desired sampling rate (Hz).
 *  @return     0 if successful.
 */
int mpu_set_sample_rate(unsigned short rate)
{
 8002b28:	b580      	push	{r7, lr}
 8002b2a:	b088      	sub	sp, #32
 8002b2c:	af04      	add	r7, sp, #16
 8002b2e:	4603      	mov	r3, r0
 8002b30:	80fb      	strh	r3, [r7, #6]
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 8002b32:	4b34      	ldr	r3, [pc, #208]	@ (8002c04 <mpu_set_sample_rate+0xdc>)
 8002b34:	7a9b      	ldrb	r3, [r3, #10]
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d102      	bne.n	8002b40 <mpu_set_sample_rate+0x18>
        return -1;
 8002b3a:	f04f 33ff 	mov.w	r3, #4294967295
 8002b3e:	e05c      	b.n	8002bfa <mpu_set_sample_rate+0xd2>

    if (st.chip_cfg.dmp_on)
 8002b40:	4b30      	ldr	r3, [pc, #192]	@ (8002c04 <mpu_set_sample_rate+0xdc>)
 8002b42:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d002      	beq.n	8002b50 <mpu_set_sample_rate+0x28>
        return -1;
 8002b4a:	f04f 33ff 	mov.w	r3, #4294967295
 8002b4e:	e054      	b.n	8002bfa <mpu_set_sample_rate+0xd2>
    else {
        if (st.chip_cfg.lp_accel_mode) {
 8002b50:	4b2c      	ldr	r3, [pc, #176]	@ (8002c04 <mpu_set_sample_rate+0xdc>)
 8002b52:	7d1b      	ldrb	r3, [r3, #20]
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d00f      	beq.n	8002b78 <mpu_set_sample_rate+0x50>
            if (rate && (rate <= 40)) {
 8002b58:	88fb      	ldrh	r3, [r7, #6]
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d009      	beq.n	8002b72 <mpu_set_sample_rate+0x4a>
 8002b5e:	88fb      	ldrh	r3, [r7, #6]
 8002b60:	2b28      	cmp	r3, #40	@ 0x28
 8002b62:	d806      	bhi.n	8002b72 <mpu_set_sample_rate+0x4a>
                /* Just stay in low-power accel mode. */
                mpu_lp_accel_mode(rate);
 8002b64:	88fb      	ldrh	r3, [r7, #6]
 8002b66:	b2db      	uxtb	r3, r3
 8002b68:	4618      	mov	r0, r3
 8002b6a:	f7ff fbef 	bl	800234c <mpu_lp_accel_mode>
                return 0;
 8002b6e:	2300      	movs	r3, #0
 8002b70:	e043      	b.n	8002bfa <mpu_set_sample_rate+0xd2>
            }
            /* Requested rate exceeds the allowed frequencies in LP accel mode,
             * switch back to full-power mode.
             */
            mpu_lp_accel_mode(0);
 8002b72:	2000      	movs	r0, #0
 8002b74:	f7ff fbea 	bl	800234c <mpu_lp_accel_mode>
        }
        if (rate < 4)
 8002b78:	88fb      	ldrh	r3, [r7, #6]
 8002b7a:	2b03      	cmp	r3, #3
 8002b7c:	d802      	bhi.n	8002b84 <mpu_set_sample_rate+0x5c>
            rate = 4;
 8002b7e:	2304      	movs	r3, #4
 8002b80:	80fb      	strh	r3, [r7, #6]
 8002b82:	e006      	b.n	8002b92 <mpu_set_sample_rate+0x6a>
        else if (rate > 1000)
 8002b84:	88fb      	ldrh	r3, [r7, #6]
 8002b86:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002b8a:	d902      	bls.n	8002b92 <mpu_set_sample_rate+0x6a>
            rate = 1000;
 8002b8c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002b90:	80fb      	strh	r3, [r7, #6]

        data = 1000 / rate - 1;
 8002b92:	88fb      	ldrh	r3, [r7, #6]
 8002b94:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002b98:	fb92 f3f3 	sdiv	r3, r2, r3
 8002b9c:	b2db      	uxtb	r3, r3
 8002b9e:	3b01      	subs	r3, #1
 8002ba0:	b2db      	uxtb	r3, r3
 8002ba2:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->rate_div, 1, &data))
 8002ba4:	4b17      	ldr	r3, [pc, #92]	@ (8002c04 <mpu_set_sample_rate+0xdc>)
 8002ba6:	685b      	ldr	r3, [r3, #4]
 8002ba8:	781b      	ldrb	r3, [r3, #0]
 8002baa:	4619      	mov	r1, r3
 8002bac:	4b15      	ldr	r3, [pc, #84]	@ (8002c04 <mpu_set_sample_rate+0xdc>)
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	785b      	ldrb	r3, [r3, #1]
 8002bb2:	461a      	mov	r2, r3
 8002bb4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002bb8:	9302      	str	r3, [sp, #8]
 8002bba:	2301      	movs	r3, #1
 8002bbc:	9301      	str	r3, [sp, #4]
 8002bbe:	f107 030f 	add.w	r3, r7, #15
 8002bc2:	9300      	str	r3, [sp, #0]
 8002bc4:	2301      	movs	r3, #1
 8002bc6:	4810      	ldr	r0, [pc, #64]	@ (8002c08 <mpu_set_sample_rate+0xe0>)
 8002bc8:	f004 fb70 	bl	80072ac <HAL_I2C_Mem_Write>
 8002bcc:	4603      	mov	r3, r0
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d002      	beq.n	8002bd8 <mpu_set_sample_rate+0xb0>
            return -1;
 8002bd2:	f04f 33ff 	mov.w	r3, #4294967295
 8002bd6:	e010      	b.n	8002bfa <mpu_set_sample_rate+0xd2>

        st.chip_cfg.sample_rate = 1000 / (1 + data);
 8002bd8:	7bfb      	ldrb	r3, [r7, #15]
 8002bda:	3301      	adds	r3, #1
 8002bdc:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002be0:	fb92 f3f3 	sdiv	r3, r2, r3
 8002be4:	b29a      	uxth	r2, r3
 8002be6:	4b07      	ldr	r3, [pc, #28]	@ (8002c04 <mpu_set_sample_rate+0xdc>)
 8002be8:	81da      	strh	r2, [r3, #14]
#ifdef AK89xx_SECONDARY
        mpu_set_compass_sample_rate(min(st.chip_cfg.compass_sample_rate, MAX_COMPASS_SAMPLE_RATE));
#endif

        /* Automatically set LPF to 1/2 sampling rate. */
        mpu_set_lpf(st.chip_cfg.sample_rate >> 1);
 8002bea:	4b06      	ldr	r3, [pc, #24]	@ (8002c04 <mpu_set_sample_rate+0xdc>)
 8002bec:	89db      	ldrh	r3, [r3, #14]
 8002bee:	085b      	lsrs	r3, r3, #1
 8002bf0:	b29b      	uxth	r3, r3
 8002bf2:	4618      	mov	r0, r3
 8002bf4:	f7ff ff26 	bl	8002a44 <mpu_set_lpf>
        return 0;
 8002bf8:	2300      	movs	r3, #0
    }
}
 8002bfa:	4618      	mov	r0, r3
 8002bfc:	3710      	adds	r7, #16
 8002bfe:	46bd      	mov	sp, r7
 8002c00:	bd80      	pop	{r7, pc}
 8002c02:	bf00      	nop
 8002c04:	2000000c 	.word	0x2000000c
 8002c08:	20000134 	.word	0x20000134

08002c0c <mpu_get_gyro_sens>:
 *  @brief      Get gyro sensitivity scale factor.
 *  @param[out] sens    Conversion from hardware units to dps.
 *  @return     0 if successful.
 */
int mpu_get_gyro_sens(float *sens)
{
 8002c0c:	b480      	push	{r7}
 8002c0e:	b083      	sub	sp, #12
 8002c10:	af00      	add	r7, sp, #0
 8002c12:	6078      	str	r0, [r7, #4]
    switch (st.chip_cfg.gyro_fsr) {
 8002c14:	4b14      	ldr	r3, [pc, #80]	@ (8002c68 <mpu_get_gyro_sens+0x5c>)
 8002c16:	7a1b      	ldrb	r3, [r3, #8]
 8002c18:	2b03      	cmp	r3, #3
 8002c1a:	d81b      	bhi.n	8002c54 <mpu_get_gyro_sens+0x48>
 8002c1c:	a201      	add	r2, pc, #4	@ (adr r2, 8002c24 <mpu_get_gyro_sens+0x18>)
 8002c1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c22:	bf00      	nop
 8002c24:	08002c35 	.word	0x08002c35
 8002c28:	08002c3d 	.word	0x08002c3d
 8002c2c:	08002c45 	.word	0x08002c45
 8002c30:	08002c4d 	.word	0x08002c4d
    case INV_FSR_250DPS:
        sens[0] = 131.f;
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	4a0d      	ldr	r2, [pc, #52]	@ (8002c6c <mpu_get_gyro_sens+0x60>)
 8002c38:	601a      	str	r2, [r3, #0]
        break;
 8002c3a:	e00e      	b.n	8002c5a <mpu_get_gyro_sens+0x4e>
    case INV_FSR_500DPS:
        sens[0] = 65.5f;
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	4a0c      	ldr	r2, [pc, #48]	@ (8002c70 <mpu_get_gyro_sens+0x64>)
 8002c40:	601a      	str	r2, [r3, #0]
        break;
 8002c42:	e00a      	b.n	8002c5a <mpu_get_gyro_sens+0x4e>
    case INV_FSR_1000DPS:
        sens[0] = 32.8f;
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	4a0b      	ldr	r2, [pc, #44]	@ (8002c74 <mpu_get_gyro_sens+0x68>)
 8002c48:	601a      	str	r2, [r3, #0]
        break;
 8002c4a:	e006      	b.n	8002c5a <mpu_get_gyro_sens+0x4e>
    case INV_FSR_2000DPS:
        sens[0] = 16.4f;
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	4a0a      	ldr	r2, [pc, #40]	@ (8002c78 <mpu_get_gyro_sens+0x6c>)
 8002c50:	601a      	str	r2, [r3, #0]
        break;
 8002c52:	e002      	b.n	8002c5a <mpu_get_gyro_sens+0x4e>
    default:
        return -1;
 8002c54:	f04f 33ff 	mov.w	r3, #4294967295
 8002c58:	e000      	b.n	8002c5c <mpu_get_gyro_sens+0x50>
    }
    return 0;
 8002c5a:	2300      	movs	r3, #0
}
 8002c5c:	4618      	mov	r0, r3
 8002c5e:	370c      	adds	r7, #12
 8002c60:	46bd      	mov	sp, r7
 8002c62:	bc80      	pop	{r7}
 8002c64:	4770      	bx	lr
 8002c66:	bf00      	nop
 8002c68:	2000000c 	.word	0x2000000c
 8002c6c:	43030000 	.word	0x43030000
 8002c70:	42830000 	.word	0x42830000
 8002c74:	42033333 	.word	0x42033333
 8002c78:	41833333 	.word	0x41833333

08002c7c <mpu_get_accel_sens>:
 *  @brief      Get accel sensitivity scale factor.
 *  @param[out] sens    Conversion from hardware units to g's.
 *  @return     0 if successful.
 */
int mpu_get_accel_sens(unsigned short *sens)
{
 8002c7c:	b480      	push	{r7}
 8002c7e:	b083      	sub	sp, #12
 8002c80:	af00      	add	r7, sp, #0
 8002c82:	6078      	str	r0, [r7, #4]
    switch (st.chip_cfg.accel_fsr) {
 8002c84:	4b1b      	ldr	r3, [pc, #108]	@ (8002cf4 <mpu_get_accel_sens+0x78>)
 8002c86:	7a5b      	ldrb	r3, [r3, #9]
 8002c88:	2b03      	cmp	r3, #3
 8002c8a:	d81f      	bhi.n	8002ccc <mpu_get_accel_sens+0x50>
 8002c8c:	a201      	add	r2, pc, #4	@ (adr r2, 8002c94 <mpu_get_accel_sens+0x18>)
 8002c8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c92:	bf00      	nop
 8002c94:	08002ca5 	.word	0x08002ca5
 8002c98:	08002caf 	.word	0x08002caf
 8002c9c:	08002cb9 	.word	0x08002cb9
 8002ca0:	08002cc3 	.word	0x08002cc3
    case INV_FSR_2G:
        sens[0] = 16384;
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002caa:	801a      	strh	r2, [r3, #0]
        break;
 8002cac:	e011      	b.n	8002cd2 <mpu_get_accel_sens+0x56>
    case INV_FSR_4G:
        sens[0] = 8092;
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	f641 729c 	movw	r2, #8092	@ 0x1f9c
 8002cb4:	801a      	strh	r2, [r3, #0]
        break;
 8002cb6:	e00c      	b.n	8002cd2 <mpu_get_accel_sens+0x56>
    case INV_FSR_8G:
        sens[0] = 4096;
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002cbe:	801a      	strh	r2, [r3, #0]
        break;
 8002cc0:	e007      	b.n	8002cd2 <mpu_get_accel_sens+0x56>
    case INV_FSR_16G:
        sens[0] = 2048;
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002cc8:	801a      	strh	r2, [r3, #0]
        break;
 8002cca:	e002      	b.n	8002cd2 <mpu_get_accel_sens+0x56>
    default:
        return -1;
 8002ccc:	f04f 33ff 	mov.w	r3, #4294967295
 8002cd0:	e00a      	b.n	8002ce8 <mpu_get_accel_sens+0x6c>
    }
    if (st.chip_cfg.accel_half)
 8002cd2:	4b08      	ldr	r3, [pc, #32]	@ (8002cf4 <mpu_get_accel_sens+0x78>)
 8002cd4:	7cdb      	ldrb	r3, [r3, #19]
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d005      	beq.n	8002ce6 <mpu_get_accel_sens+0x6a>
        sens[0] >>= 1;
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	881b      	ldrh	r3, [r3, #0]
 8002cde:	085b      	lsrs	r3, r3, #1
 8002ce0:	b29a      	uxth	r2, r3
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	801a      	strh	r2, [r3, #0]
    return 0;
 8002ce6:	2300      	movs	r3, #0
}
 8002ce8:	4618      	mov	r0, r3
 8002cea:	370c      	adds	r7, #12
 8002cec:	46bd      	mov	sp, r7
 8002cee:	bc80      	pop	{r7}
 8002cf0:	4770      	bx	lr
 8002cf2:	bf00      	nop
 8002cf4:	2000000c 	.word	0x2000000c

08002cf8 <mpu_get_fifo_config>:
 *  \n INV_XYZ_ACCEL
 *  @param[out] sensors Mask of sensors in FIFO.
 *  @return     0 if successful.
 */
int mpu_get_fifo_config(unsigned char *sensors)
{
 8002cf8:	b480      	push	{r7}
 8002cfa:	b083      	sub	sp, #12
 8002cfc:	af00      	add	r7, sp, #0
 8002cfe:	6078      	str	r0, [r7, #4]
    sensors[0] = st.chip_cfg.fifo_enable;
 8002d00:	4b04      	ldr	r3, [pc, #16]	@ (8002d14 <mpu_get_fifo_config+0x1c>)
 8002d02:	7c1a      	ldrb	r2, [r3, #16]
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	701a      	strb	r2, [r3, #0]
    return 0;
 8002d08:	2300      	movs	r3, #0
}
 8002d0a:	4618      	mov	r0, r3
 8002d0c:	370c      	adds	r7, #12
 8002d0e:	46bd      	mov	sp, r7
 8002d10:	bc80      	pop	{r7}
 8002d12:	4770      	bx	lr
 8002d14:	2000000c 	.word	0x2000000c

08002d18 <mpu_configure_fifo>:
 *  \n INV_XYZ_ACCEL
 *  @param[in]  sensors Mask of sensors to push to FIFO.
 *  @return     0 if successful.
 */
int mpu_configure_fifo(unsigned char sensors)
{
 8002d18:	b580      	push	{r7, lr}
 8002d1a:	b084      	sub	sp, #16
 8002d1c:	af00      	add	r7, sp, #0
 8002d1e:	4603      	mov	r3, r0
 8002d20:	71fb      	strb	r3, [r7, #7]
    unsigned char prev;
    int result = 0;
 8002d22:	2300      	movs	r3, #0
 8002d24:	60fb      	str	r3, [r7, #12]

    /* Compass data isn't going into the FIFO. Stop trying. */
    sensors &= ~INV_XYZ_COMPASS;
 8002d26:	79fb      	ldrb	r3, [r7, #7]
 8002d28:	f023 0301 	bic.w	r3, r3, #1
 8002d2c:	71fb      	strb	r3, [r7, #7]

    if (st.chip_cfg.dmp_on)
 8002d2e:	4b22      	ldr	r3, [pc, #136]	@ (8002db8 <mpu_configure_fifo+0xa0>)
 8002d30:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d001      	beq.n	8002d3c <mpu_configure_fifo+0x24>
        return 0;
 8002d38:	2300      	movs	r3, #0
 8002d3a:	e038      	b.n	8002dae <mpu_configure_fifo+0x96>
    else {
        if (!(st.chip_cfg.sensors))
 8002d3c:	4b1e      	ldr	r3, [pc, #120]	@ (8002db8 <mpu_configure_fifo+0xa0>)
 8002d3e:	7a9b      	ldrb	r3, [r3, #10]
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d102      	bne.n	8002d4a <mpu_configure_fifo+0x32>
            return -1;
 8002d44:	f04f 33ff 	mov.w	r3, #4294967295
 8002d48:	e031      	b.n	8002dae <mpu_configure_fifo+0x96>
        prev = st.chip_cfg.fifo_enable;
 8002d4a:	4b1b      	ldr	r3, [pc, #108]	@ (8002db8 <mpu_configure_fifo+0xa0>)
 8002d4c:	7c1b      	ldrb	r3, [r3, #16]
 8002d4e:	72fb      	strb	r3, [r7, #11]
        st.chip_cfg.fifo_enable = sensors & st.chip_cfg.sensors;
 8002d50:	4b19      	ldr	r3, [pc, #100]	@ (8002db8 <mpu_configure_fifo+0xa0>)
 8002d52:	7a9a      	ldrb	r2, [r3, #10]
 8002d54:	79fb      	ldrb	r3, [r7, #7]
 8002d56:	4013      	ands	r3, r2
 8002d58:	b2da      	uxtb	r2, r3
 8002d5a:	4b17      	ldr	r3, [pc, #92]	@ (8002db8 <mpu_configure_fifo+0xa0>)
 8002d5c:	741a      	strb	r2, [r3, #16]
        if (st.chip_cfg.fifo_enable != sensors)
 8002d5e:	4b16      	ldr	r3, [pc, #88]	@ (8002db8 <mpu_configure_fifo+0xa0>)
 8002d60:	7c1b      	ldrb	r3, [r3, #16]
 8002d62:	79fa      	ldrb	r2, [r7, #7]
 8002d64:	429a      	cmp	r2, r3
 8002d66:	d003      	beq.n	8002d70 <mpu_configure_fifo+0x58>
            /* You're not getting what you asked for. Some sensors are
             * asleep.
             */
            result = -1;
 8002d68:	f04f 33ff 	mov.w	r3, #4294967295
 8002d6c:	60fb      	str	r3, [r7, #12]
 8002d6e:	e001      	b.n	8002d74 <mpu_configure_fifo+0x5c>
        else
            result = 0;
 8002d70:	2300      	movs	r3, #0
 8002d72:	60fb      	str	r3, [r7, #12]
        if (sensors || st.chip_cfg.lp_accel_mode)
 8002d74:	79fb      	ldrb	r3, [r7, #7]
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d103      	bne.n	8002d82 <mpu_configure_fifo+0x6a>
 8002d7a:	4b0f      	ldr	r3, [pc, #60]	@ (8002db8 <mpu_configure_fifo+0xa0>)
 8002d7c:	7d1b      	ldrb	r3, [r3, #20]
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d003      	beq.n	8002d8a <mpu_configure_fifo+0x72>
            set_int_enable(1);
 8002d82:	2001      	movs	r0, #1
 8002d84:	f7ff f946 	bl	8002014 <set_int_enable>
 8002d88:	e002      	b.n	8002d90 <mpu_configure_fifo+0x78>
        else
            set_int_enable(0);
 8002d8a:	2000      	movs	r0, #0
 8002d8c:	f7ff f942 	bl	8002014 <set_int_enable>
        if (sensors) {
 8002d90:	79fb      	ldrb	r3, [r7, #7]
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d00a      	beq.n	8002dac <mpu_configure_fifo+0x94>
            if (mpu_reset_fifo()) {
 8002d96:	f7ff fb69 	bl	800246c <mpu_reset_fifo>
 8002d9a:	4603      	mov	r3, r0
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d005      	beq.n	8002dac <mpu_configure_fifo+0x94>
                st.chip_cfg.fifo_enable = prev;
 8002da0:	4a05      	ldr	r2, [pc, #20]	@ (8002db8 <mpu_configure_fifo+0xa0>)
 8002da2:	7afb      	ldrb	r3, [r7, #11]
 8002da4:	7413      	strb	r3, [r2, #16]
                return -1;
 8002da6:	f04f 33ff 	mov.w	r3, #4294967295
 8002daa:	e000      	b.n	8002dae <mpu_configure_fifo+0x96>
            }
        }
    }

    return result;
 8002dac:	68fb      	ldr	r3, [r7, #12]
}
 8002dae:	4618      	mov	r0, r3
 8002db0:	3710      	adds	r7, #16
 8002db2:	46bd      	mov	sp, r7
 8002db4:	bd80      	pop	{r7, pc}
 8002db6:	bf00      	nop
 8002db8:	2000000c 	.word	0x2000000c

08002dbc <mpu_set_sensors>:
 *  \n INV_XYZ_COMPASS
 *  @param[in]  sensors    Mask of sensors to wake.
 *  @return     0 if successful.
 */
int mpu_set_sensors(unsigned char sensors)
{
 8002dbc:	b580      	push	{r7, lr}
 8002dbe:	b088      	sub	sp, #32
 8002dc0:	af04      	add	r7, sp, #16
 8002dc2:	4603      	mov	r3, r0
 8002dc4:	71fb      	strb	r3, [r7, #7]
    unsigned char data;
#ifdef AK89xx_SECONDARY
    unsigned char user_ctrl;
#endif

    if (sensors & INV_XYZ_GYRO)
 8002dc6:	79fb      	ldrb	r3, [r7, #7]
 8002dc8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d002      	beq.n	8002dd6 <mpu_set_sensors+0x1a>
        data = INV_CLK_PLL;
 8002dd0:	2301      	movs	r3, #1
 8002dd2:	73fb      	strb	r3, [r7, #15]
 8002dd4:	e007      	b.n	8002de6 <mpu_set_sensors+0x2a>
    else if (sensors)
 8002dd6:	79fb      	ldrb	r3, [r7, #7]
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d002      	beq.n	8002de2 <mpu_set_sensors+0x26>
        data = 0;
 8002ddc:	2300      	movs	r3, #0
 8002dde:	73fb      	strb	r3, [r7, #15]
 8002de0:	e001      	b.n	8002de6 <mpu_set_sensors+0x2a>
    else
        data = BIT_SLEEP;
 8002de2:	2340      	movs	r3, #64	@ 0x40
 8002de4:	73fb      	strb	r3, [r7, #15]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, &data)) {
 8002de6:	4b40      	ldr	r3, [pc, #256]	@ (8002ee8 <mpu_set_sensors+0x12c>)
 8002de8:	685b      	ldr	r3, [r3, #4]
 8002dea:	781b      	ldrb	r3, [r3, #0]
 8002dec:	4619      	mov	r1, r3
 8002dee:	4b3e      	ldr	r3, [pc, #248]	@ (8002ee8 <mpu_set_sensors+0x12c>)
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	7d5b      	ldrb	r3, [r3, #21]
 8002df4:	461a      	mov	r2, r3
 8002df6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002dfa:	9302      	str	r3, [sp, #8]
 8002dfc:	2301      	movs	r3, #1
 8002dfe:	9301      	str	r3, [sp, #4]
 8002e00:	f107 030f 	add.w	r3, r7, #15
 8002e04:	9300      	str	r3, [sp, #0]
 8002e06:	2301      	movs	r3, #1
 8002e08:	4838      	ldr	r0, [pc, #224]	@ (8002eec <mpu_set_sensors+0x130>)
 8002e0a:	f004 fa4f 	bl	80072ac <HAL_I2C_Mem_Write>
 8002e0e:	4603      	mov	r3, r0
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d005      	beq.n	8002e20 <mpu_set_sensors+0x64>
        st.chip_cfg.sensors = 0;
 8002e14:	4b34      	ldr	r3, [pc, #208]	@ (8002ee8 <mpu_set_sensors+0x12c>)
 8002e16:	2200      	movs	r2, #0
 8002e18:	729a      	strb	r2, [r3, #10]
        return -1;
 8002e1a:	f04f 33ff 	mov.w	r3, #4294967295
 8002e1e:	e05f      	b.n	8002ee0 <mpu_set_sensors+0x124>
    }
    st.chip_cfg.clk_src = data & ~BIT_SLEEP;
 8002e20:	7bfb      	ldrb	r3, [r7, #15]
 8002e22:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002e26:	b2da      	uxtb	r2, r3
 8002e28:	4b2f      	ldr	r3, [pc, #188]	@ (8002ee8 <mpu_set_sensors+0x12c>)
 8002e2a:	731a      	strb	r2, [r3, #12]

    data = 0;
 8002e2c:	2300      	movs	r3, #0
 8002e2e:	73fb      	strb	r3, [r7, #15]
    if (!(sensors & INV_X_GYRO))
 8002e30:	79fb      	ldrb	r3, [r7, #7]
 8002e32:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d104      	bne.n	8002e44 <mpu_set_sensors+0x88>
        data |= BIT_STBY_XG;
 8002e3a:	7bfb      	ldrb	r3, [r7, #15]
 8002e3c:	f043 0304 	orr.w	r3, r3, #4
 8002e40:	b2db      	uxtb	r3, r3
 8002e42:	73fb      	strb	r3, [r7, #15]
    if (!(sensors & INV_Y_GYRO))
 8002e44:	79fb      	ldrb	r3, [r7, #7]
 8002e46:	f003 0320 	and.w	r3, r3, #32
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d104      	bne.n	8002e58 <mpu_set_sensors+0x9c>
        data |= BIT_STBY_YG;
 8002e4e:	7bfb      	ldrb	r3, [r7, #15]
 8002e50:	f043 0302 	orr.w	r3, r3, #2
 8002e54:	b2db      	uxtb	r3, r3
 8002e56:	73fb      	strb	r3, [r7, #15]
    if (!(sensors & INV_Z_GYRO))
 8002e58:	79fb      	ldrb	r3, [r7, #7]
 8002e5a:	f003 0310 	and.w	r3, r3, #16
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d104      	bne.n	8002e6c <mpu_set_sensors+0xb0>
        data |= BIT_STBY_ZG;
 8002e62:	7bfb      	ldrb	r3, [r7, #15]
 8002e64:	f043 0301 	orr.w	r3, r3, #1
 8002e68:	b2db      	uxtb	r3, r3
 8002e6a:	73fb      	strb	r3, [r7, #15]
    if (!(sensors & INV_XYZ_ACCEL))
 8002e6c:	79fb      	ldrb	r3, [r7, #7]
 8002e6e:	f003 0308 	and.w	r3, r3, #8
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d104      	bne.n	8002e80 <mpu_set_sensors+0xc4>
        data |= BIT_STBY_XYZA;
 8002e76:	7bfb      	ldrb	r3, [r7, #15]
 8002e78:	f043 0338 	orr.w	r3, r3, #56	@ 0x38
 8002e7c:	b2db      	uxtb	r3, r3
 8002e7e:	73fb      	strb	r3, [r7, #15]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_2, 1, &data)) {
 8002e80:	4b19      	ldr	r3, [pc, #100]	@ (8002ee8 <mpu_set_sensors+0x12c>)
 8002e82:	685b      	ldr	r3, [r3, #4]
 8002e84:	781b      	ldrb	r3, [r3, #0]
 8002e86:	4619      	mov	r1, r3
 8002e88:	4b17      	ldr	r3, [pc, #92]	@ (8002ee8 <mpu_set_sensors+0x12c>)
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	7d9b      	ldrb	r3, [r3, #22]
 8002e8e:	461a      	mov	r2, r3
 8002e90:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002e94:	9302      	str	r3, [sp, #8]
 8002e96:	2301      	movs	r3, #1
 8002e98:	9301      	str	r3, [sp, #4]
 8002e9a:	f107 030f 	add.w	r3, r7, #15
 8002e9e:	9300      	str	r3, [sp, #0]
 8002ea0:	2301      	movs	r3, #1
 8002ea2:	4812      	ldr	r0, [pc, #72]	@ (8002eec <mpu_set_sensors+0x130>)
 8002ea4:	f004 fa02 	bl	80072ac <HAL_I2C_Mem_Write>
 8002ea8:	4603      	mov	r3, r0
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d005      	beq.n	8002eba <mpu_set_sensors+0xfe>
        st.chip_cfg.sensors = 0;
 8002eae:	4b0e      	ldr	r3, [pc, #56]	@ (8002ee8 <mpu_set_sensors+0x12c>)
 8002eb0:	2200      	movs	r2, #0
 8002eb2:	729a      	strb	r2, [r3, #10]
        return -1;
 8002eb4:	f04f 33ff 	mov.w	r3, #4294967295
 8002eb8:	e012      	b.n	8002ee0 <mpu_set_sensors+0x124>
    }

    if (sensors && (sensors != INV_XYZ_ACCEL))
 8002eba:	79fb      	ldrb	r3, [r7, #7]
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d005      	beq.n	8002ecc <mpu_set_sensors+0x110>
 8002ec0:	79fb      	ldrb	r3, [r7, #7]
 8002ec2:	2b08      	cmp	r3, #8
 8002ec4:	d002      	beq.n	8002ecc <mpu_set_sensors+0x110>
        /* Latched interrupts only used in LP accel mode. */
        mpu_set_int_latched(0);
 8002ec6:	2000      	movs	r0, #0
 8002ec8:	f000 f910 	bl	80030ec <mpu_set_int_latched>
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &user_ctrl))
        return -1;
#endif
#endif

    st.chip_cfg.sensors = sensors;
 8002ecc:	4a06      	ldr	r2, [pc, #24]	@ (8002ee8 <mpu_set_sensors+0x12c>)
 8002ece:	79fb      	ldrb	r3, [r7, #7]
 8002ed0:	7293      	strb	r3, [r2, #10]
    st.chip_cfg.lp_accel_mode = 0;
 8002ed2:	4b05      	ldr	r3, [pc, #20]	@ (8002ee8 <mpu_set_sensors+0x12c>)
 8002ed4:	2200      	movs	r2, #0
 8002ed6:	751a      	strb	r2, [r3, #20]
    delay_ms(50);
 8002ed8:	2032      	movs	r0, #50	@ 0x32
 8002eda:	f003 fc53 	bl	8006784 <HAL_Delay>
    return 0;
 8002ede:	2300      	movs	r3, #0
}
 8002ee0:	4618      	mov	r0, r3
 8002ee2:	3710      	adds	r7, #16
 8002ee4:	46bd      	mov	sp, r7
 8002ee6:	bd80      	pop	{r7, pc}
 8002ee8:	2000000c 	.word	0x2000000c
 8002eec:	20000134 	.word	0x20000134

08002ef0 <mpu_set_bypass>:
 *  @brief      Set device to bypass mode.
 *  @param[in]  bypass_on   1 to enable bypass mode.
 *  @return     0 if successful.
 */
int mpu_set_bypass(unsigned char bypass_on)
{
 8002ef0:	b580      	push	{r7, lr}
 8002ef2:	b088      	sub	sp, #32
 8002ef4:	af04      	add	r7, sp, #16
 8002ef6:	4603      	mov	r3, r0
 8002ef8:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp;

    if (st.chip_cfg.bypass_mode == bypass_on)
 8002efa:	4b7a      	ldr	r3, [pc, #488]	@ (80030e4 <mpu_set_bypass+0x1f4>)
 8002efc:	7c9b      	ldrb	r3, [r3, #18]
 8002efe:	79fa      	ldrb	r2, [r7, #7]
 8002f00:	429a      	cmp	r2, r3
 8002f02:	d101      	bne.n	8002f08 <mpu_set_bypass+0x18>
        return 0;
 8002f04:	2300      	movs	r3, #0
 8002f06:	e0e8      	b.n	80030da <mpu_set_bypass+0x1ea>

    if (bypass_on) {
 8002f08:	79fb      	ldrb	r3, [r7, #7]
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d06b      	beq.n	8002fe6 <mpu_set_bypass+0xf6>
        if (i2c_read(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
 8002f0e:	4b75      	ldr	r3, [pc, #468]	@ (80030e4 <mpu_set_bypass+0x1f4>)
 8002f10:	685b      	ldr	r3, [r3, #4]
 8002f12:	781b      	ldrb	r3, [r3, #0]
 8002f14:	4619      	mov	r1, r3
 8002f16:	4b73      	ldr	r3, [pc, #460]	@ (80030e4 <mpu_set_bypass+0x1f4>)
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	791b      	ldrb	r3, [r3, #4]
 8002f1c:	461a      	mov	r2, r3
 8002f1e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002f22:	9302      	str	r3, [sp, #8]
 8002f24:	2301      	movs	r3, #1
 8002f26:	9301      	str	r3, [sp, #4]
 8002f28:	f107 030f 	add.w	r3, r7, #15
 8002f2c:	9300      	str	r3, [sp, #0]
 8002f2e:	2301      	movs	r3, #1
 8002f30:	486d      	ldr	r0, [pc, #436]	@ (80030e8 <mpu_set_bypass+0x1f8>)
 8002f32:	f004 fab5 	bl	80074a0 <HAL_I2C_Mem_Read>
 8002f36:	4603      	mov	r3, r0
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d002      	beq.n	8002f42 <mpu_set_bypass+0x52>
            return -1;
 8002f3c:	f04f 33ff 	mov.w	r3, #4294967295
 8002f40:	e0cb      	b.n	80030da <mpu_set_bypass+0x1ea>
        tmp &= ~BIT_AUX_IF_EN;
 8002f42:	7bfb      	ldrb	r3, [r7, #15]
 8002f44:	f023 0320 	bic.w	r3, r3, #32
 8002f48:	b2db      	uxtb	r3, r3
 8002f4a:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
 8002f4c:	4b65      	ldr	r3, [pc, #404]	@ (80030e4 <mpu_set_bypass+0x1f4>)
 8002f4e:	685b      	ldr	r3, [r3, #4]
 8002f50:	781b      	ldrb	r3, [r3, #0]
 8002f52:	4619      	mov	r1, r3
 8002f54:	4b63      	ldr	r3, [pc, #396]	@ (80030e4 <mpu_set_bypass+0x1f4>)
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	791b      	ldrb	r3, [r3, #4]
 8002f5a:	461a      	mov	r2, r3
 8002f5c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002f60:	9302      	str	r3, [sp, #8]
 8002f62:	2301      	movs	r3, #1
 8002f64:	9301      	str	r3, [sp, #4]
 8002f66:	f107 030f 	add.w	r3, r7, #15
 8002f6a:	9300      	str	r3, [sp, #0]
 8002f6c:	2301      	movs	r3, #1
 8002f6e:	485e      	ldr	r0, [pc, #376]	@ (80030e8 <mpu_set_bypass+0x1f8>)
 8002f70:	f004 f99c 	bl	80072ac <HAL_I2C_Mem_Write>
 8002f74:	4603      	mov	r3, r0
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d002      	beq.n	8002f80 <mpu_set_bypass+0x90>
            return -1;
 8002f7a:	f04f 33ff 	mov.w	r3, #4294967295
 8002f7e:	e0ac      	b.n	80030da <mpu_set_bypass+0x1ea>
        delay_ms(3);
 8002f80:	2003      	movs	r0, #3
 8002f82:	f003 fbff 	bl	8006784 <HAL_Delay>
        tmp = BIT_BYPASS_EN;
 8002f86:	2302      	movs	r3, #2
 8002f88:	73fb      	strb	r3, [r7, #15]
        if (st.chip_cfg.active_low_int)
 8002f8a:	4b56      	ldr	r3, [pc, #344]	@ (80030e4 <mpu_set_bypass+0x1f4>)
 8002f8c:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d004      	beq.n	8002f9e <mpu_set_bypass+0xae>
            tmp |= BIT_ACTL;
 8002f94:	7bfb      	ldrb	r3, [r7, #15]
 8002f96:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002f9a:	b2db      	uxtb	r3, r3
 8002f9c:	73fb      	strb	r3, [r7, #15]
        if (st.chip_cfg.latched_int)
 8002f9e:	4b51      	ldr	r3, [pc, #324]	@ (80030e4 <mpu_set_bypass+0x1f4>)
 8002fa0:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d004      	beq.n	8002fb2 <mpu_set_bypass+0xc2>
            tmp |= BIT_LATCH_EN | BIT_ANY_RD_CLR;
 8002fa8:	7bfb      	ldrb	r3, [r7, #15]
 8002faa:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 8002fae:	b2db      	uxtb	r3, r3
 8002fb0:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->int_pin_cfg, 1, &tmp))
 8002fb2:	4b4c      	ldr	r3, [pc, #304]	@ (80030e4 <mpu_set_bypass+0x1f4>)
 8002fb4:	685b      	ldr	r3, [r3, #4]
 8002fb6:	781b      	ldrb	r3, [r3, #0]
 8002fb8:	4619      	mov	r1, r3
 8002fba:	4b4a      	ldr	r3, [pc, #296]	@ (80030e4 <mpu_set_bypass+0x1f4>)
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	7ddb      	ldrb	r3, [r3, #23]
 8002fc0:	461a      	mov	r2, r3
 8002fc2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002fc6:	9302      	str	r3, [sp, #8]
 8002fc8:	2301      	movs	r3, #1
 8002fca:	9301      	str	r3, [sp, #4]
 8002fcc:	f107 030f 	add.w	r3, r7, #15
 8002fd0:	9300      	str	r3, [sp, #0]
 8002fd2:	2301      	movs	r3, #1
 8002fd4:	4844      	ldr	r0, [pc, #272]	@ (80030e8 <mpu_set_bypass+0x1f8>)
 8002fd6:	f004 f969 	bl	80072ac <HAL_I2C_Mem_Write>
 8002fda:	4603      	mov	r3, r0
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d078      	beq.n	80030d2 <mpu_set_bypass+0x1e2>
            return -1;
 8002fe0:	f04f 33ff 	mov.w	r3, #4294967295
 8002fe4:	e079      	b.n	80030da <mpu_set_bypass+0x1ea>
    } else {
        /* Enable I2C master mode if compass is being used. */
        if (i2c_read(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
 8002fe6:	4b3f      	ldr	r3, [pc, #252]	@ (80030e4 <mpu_set_bypass+0x1f4>)
 8002fe8:	685b      	ldr	r3, [r3, #4]
 8002fea:	781b      	ldrb	r3, [r3, #0]
 8002fec:	4619      	mov	r1, r3
 8002fee:	4b3d      	ldr	r3, [pc, #244]	@ (80030e4 <mpu_set_bypass+0x1f4>)
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	791b      	ldrb	r3, [r3, #4]
 8002ff4:	461a      	mov	r2, r3
 8002ff6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002ffa:	9302      	str	r3, [sp, #8]
 8002ffc:	2301      	movs	r3, #1
 8002ffe:	9301      	str	r3, [sp, #4]
 8003000:	f107 030f 	add.w	r3, r7, #15
 8003004:	9300      	str	r3, [sp, #0]
 8003006:	2301      	movs	r3, #1
 8003008:	4837      	ldr	r0, [pc, #220]	@ (80030e8 <mpu_set_bypass+0x1f8>)
 800300a:	f004 fa49 	bl	80074a0 <HAL_I2C_Mem_Read>
 800300e:	4603      	mov	r3, r0
 8003010:	2b00      	cmp	r3, #0
 8003012:	d002      	beq.n	800301a <mpu_set_bypass+0x12a>
            return -1;
 8003014:	f04f 33ff 	mov.w	r3, #4294967295
 8003018:	e05f      	b.n	80030da <mpu_set_bypass+0x1ea>
        if (st.chip_cfg.sensors & INV_XYZ_COMPASS)
 800301a:	4b32      	ldr	r3, [pc, #200]	@ (80030e4 <mpu_set_bypass+0x1f4>)
 800301c:	7a9b      	ldrb	r3, [r3, #10]
 800301e:	f003 0301 	and.w	r3, r3, #1
 8003022:	2b00      	cmp	r3, #0
 8003024:	d005      	beq.n	8003032 <mpu_set_bypass+0x142>
            tmp |= BIT_AUX_IF_EN;
 8003026:	7bfb      	ldrb	r3, [r7, #15]
 8003028:	f043 0320 	orr.w	r3, r3, #32
 800302c:	b2db      	uxtb	r3, r3
 800302e:	73fb      	strb	r3, [r7, #15]
 8003030:	e004      	b.n	800303c <mpu_set_bypass+0x14c>
        else
            tmp &= ~BIT_AUX_IF_EN;
 8003032:	7bfb      	ldrb	r3, [r7, #15]
 8003034:	f023 0320 	bic.w	r3, r3, #32
 8003038:	b2db      	uxtb	r3, r3
 800303a:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
 800303c:	4b29      	ldr	r3, [pc, #164]	@ (80030e4 <mpu_set_bypass+0x1f4>)
 800303e:	685b      	ldr	r3, [r3, #4]
 8003040:	781b      	ldrb	r3, [r3, #0]
 8003042:	4619      	mov	r1, r3
 8003044:	4b27      	ldr	r3, [pc, #156]	@ (80030e4 <mpu_set_bypass+0x1f4>)
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	791b      	ldrb	r3, [r3, #4]
 800304a:	461a      	mov	r2, r3
 800304c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003050:	9302      	str	r3, [sp, #8]
 8003052:	2301      	movs	r3, #1
 8003054:	9301      	str	r3, [sp, #4]
 8003056:	f107 030f 	add.w	r3, r7, #15
 800305a:	9300      	str	r3, [sp, #0]
 800305c:	2301      	movs	r3, #1
 800305e:	4822      	ldr	r0, [pc, #136]	@ (80030e8 <mpu_set_bypass+0x1f8>)
 8003060:	f004 f924 	bl	80072ac <HAL_I2C_Mem_Write>
 8003064:	4603      	mov	r3, r0
 8003066:	2b00      	cmp	r3, #0
 8003068:	d002      	beq.n	8003070 <mpu_set_bypass+0x180>
            return -1;
 800306a:	f04f 33ff 	mov.w	r3, #4294967295
 800306e:	e034      	b.n	80030da <mpu_set_bypass+0x1ea>
        delay_ms(3);
 8003070:	2003      	movs	r0, #3
 8003072:	f003 fb87 	bl	8006784 <HAL_Delay>
        if (st.chip_cfg.active_low_int)
 8003076:	4b1b      	ldr	r3, [pc, #108]	@ (80030e4 <mpu_set_bypass+0x1f4>)
 8003078:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 800307c:	2b00      	cmp	r3, #0
 800307e:	d002      	beq.n	8003086 <mpu_set_bypass+0x196>
            tmp = BIT_ACTL;
 8003080:	2380      	movs	r3, #128	@ 0x80
 8003082:	73fb      	strb	r3, [r7, #15]
 8003084:	e001      	b.n	800308a <mpu_set_bypass+0x19a>
        else
            tmp = 0;
 8003086:	2300      	movs	r3, #0
 8003088:	73fb      	strb	r3, [r7, #15]
        if (st.chip_cfg.latched_int)
 800308a:	4b16      	ldr	r3, [pc, #88]	@ (80030e4 <mpu_set_bypass+0x1f4>)
 800308c:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 8003090:	2b00      	cmp	r3, #0
 8003092:	d004      	beq.n	800309e <mpu_set_bypass+0x1ae>
            tmp |= BIT_LATCH_EN | BIT_ANY_RD_CLR;
 8003094:	7bfb      	ldrb	r3, [r7, #15]
 8003096:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 800309a:	b2db      	uxtb	r3, r3
 800309c:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->int_pin_cfg, 1, &tmp))
 800309e:	4b11      	ldr	r3, [pc, #68]	@ (80030e4 <mpu_set_bypass+0x1f4>)
 80030a0:	685b      	ldr	r3, [r3, #4]
 80030a2:	781b      	ldrb	r3, [r3, #0]
 80030a4:	4619      	mov	r1, r3
 80030a6:	4b0f      	ldr	r3, [pc, #60]	@ (80030e4 <mpu_set_bypass+0x1f4>)
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	7ddb      	ldrb	r3, [r3, #23]
 80030ac:	461a      	mov	r2, r3
 80030ae:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80030b2:	9302      	str	r3, [sp, #8]
 80030b4:	2301      	movs	r3, #1
 80030b6:	9301      	str	r3, [sp, #4]
 80030b8:	f107 030f 	add.w	r3, r7, #15
 80030bc:	9300      	str	r3, [sp, #0]
 80030be:	2301      	movs	r3, #1
 80030c0:	4809      	ldr	r0, [pc, #36]	@ (80030e8 <mpu_set_bypass+0x1f8>)
 80030c2:	f004 f8f3 	bl	80072ac <HAL_I2C_Mem_Write>
 80030c6:	4603      	mov	r3, r0
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d002      	beq.n	80030d2 <mpu_set_bypass+0x1e2>
            return -1;
 80030cc:	f04f 33ff 	mov.w	r3, #4294967295
 80030d0:	e003      	b.n	80030da <mpu_set_bypass+0x1ea>
    }
    st.chip_cfg.bypass_mode = bypass_on;
 80030d2:	4a04      	ldr	r2, [pc, #16]	@ (80030e4 <mpu_set_bypass+0x1f4>)
 80030d4:	79fb      	ldrb	r3, [r7, #7]
 80030d6:	7493      	strb	r3, [r2, #18]
    return 0;
 80030d8:	2300      	movs	r3, #0
}
 80030da:	4618      	mov	r0, r3
 80030dc:	3710      	adds	r7, #16
 80030de:	46bd      	mov	sp, r7
 80030e0:	bd80      	pop	{r7, pc}
 80030e2:	bf00      	nop
 80030e4:	2000000c 	.word	0x2000000c
 80030e8:	20000134 	.word	0x20000134

080030ec <mpu_set_int_latched>:
 *  Any MPU register will clear the interrupt.
 *  @param[in]  enable  1 to enable, 0 to disable.
 *  @return     0 if successful.
 */
int mpu_set_int_latched(unsigned char enable)
{
 80030ec:	b580      	push	{r7, lr}
 80030ee:	b088      	sub	sp, #32
 80030f0:	af04      	add	r7, sp, #16
 80030f2:	4603      	mov	r3, r0
 80030f4:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp;
    if (st.chip_cfg.latched_int == enable)
 80030f6:	4b23      	ldr	r3, [pc, #140]	@ (8003184 <mpu_set_int_latched+0x98>)
 80030f8:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 80030fc:	79fa      	ldrb	r2, [r7, #7]
 80030fe:	429a      	cmp	r2, r3
 8003100:	d101      	bne.n	8003106 <mpu_set_int_latched+0x1a>
        return 0;
 8003102:	2300      	movs	r3, #0
 8003104:	e039      	b.n	800317a <mpu_set_int_latched+0x8e>

    if (enable)
 8003106:	79fb      	ldrb	r3, [r7, #7]
 8003108:	2b00      	cmp	r3, #0
 800310a:	d002      	beq.n	8003112 <mpu_set_int_latched+0x26>
        tmp = BIT_LATCH_EN | BIT_ANY_RD_CLR;
 800310c:	2330      	movs	r3, #48	@ 0x30
 800310e:	73fb      	strb	r3, [r7, #15]
 8003110:	e001      	b.n	8003116 <mpu_set_int_latched+0x2a>
    else
        tmp = 0;
 8003112:	2300      	movs	r3, #0
 8003114:	73fb      	strb	r3, [r7, #15]
    if (st.chip_cfg.bypass_mode)
 8003116:	4b1b      	ldr	r3, [pc, #108]	@ (8003184 <mpu_set_int_latched+0x98>)
 8003118:	7c9b      	ldrb	r3, [r3, #18]
 800311a:	2b00      	cmp	r3, #0
 800311c:	d004      	beq.n	8003128 <mpu_set_int_latched+0x3c>
        tmp |= BIT_BYPASS_EN;
 800311e:	7bfb      	ldrb	r3, [r7, #15]
 8003120:	f043 0302 	orr.w	r3, r3, #2
 8003124:	b2db      	uxtb	r3, r3
 8003126:	73fb      	strb	r3, [r7, #15]
    if (st.chip_cfg.active_low_int)
 8003128:	4b16      	ldr	r3, [pc, #88]	@ (8003184 <mpu_set_int_latched+0x98>)
 800312a:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 800312e:	2b00      	cmp	r3, #0
 8003130:	d004      	beq.n	800313c <mpu_set_int_latched+0x50>
        tmp |= BIT_ACTL;
 8003132:	7bfb      	ldrb	r3, [r7, #15]
 8003134:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8003138:	b2db      	uxtb	r3, r3
 800313a:	73fb      	strb	r3, [r7, #15]
    if (i2c_write(st.hw->addr, st.reg->int_pin_cfg, 1, &tmp))
 800313c:	4b11      	ldr	r3, [pc, #68]	@ (8003184 <mpu_set_int_latched+0x98>)
 800313e:	685b      	ldr	r3, [r3, #4]
 8003140:	781b      	ldrb	r3, [r3, #0]
 8003142:	4619      	mov	r1, r3
 8003144:	4b0f      	ldr	r3, [pc, #60]	@ (8003184 <mpu_set_int_latched+0x98>)
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	7ddb      	ldrb	r3, [r3, #23]
 800314a:	461a      	mov	r2, r3
 800314c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003150:	9302      	str	r3, [sp, #8]
 8003152:	2301      	movs	r3, #1
 8003154:	9301      	str	r3, [sp, #4]
 8003156:	f107 030f 	add.w	r3, r7, #15
 800315a:	9300      	str	r3, [sp, #0]
 800315c:	2301      	movs	r3, #1
 800315e:	480a      	ldr	r0, [pc, #40]	@ (8003188 <mpu_set_int_latched+0x9c>)
 8003160:	f004 f8a4 	bl	80072ac <HAL_I2C_Mem_Write>
 8003164:	4603      	mov	r3, r0
 8003166:	2b00      	cmp	r3, #0
 8003168:	d002      	beq.n	8003170 <mpu_set_int_latched+0x84>
        return -1;
 800316a:	f04f 33ff 	mov.w	r3, #4294967295
 800316e:	e004      	b.n	800317a <mpu_set_int_latched+0x8e>
    st.chip_cfg.latched_int = enable;
 8003170:	4a04      	ldr	r2, [pc, #16]	@ (8003184 <mpu_set_int_latched+0x98>)
 8003172:	79fb      	ldrb	r3, [r7, #7]
 8003174:	f882 3023 	strb.w	r3, [r2, #35]	@ 0x23
    return 0;
 8003178:	2300      	movs	r3, #0
}
 800317a:	4618      	mov	r0, r3
 800317c:	3710      	adds	r7, #16
 800317e:	46bd      	mov	sp, r7
 8003180:	bd80      	pop	{r7, pc}
 8003182:	bf00      	nop
 8003184:	2000000c 	.word	0x2000000c
 8003188:	20000134 	.word	0x20000134

0800318c <get_accel_prod_shift>:

#ifdef MPU6050
static int get_accel_prod_shift(float *st_shift)
{
 800318c:	b590      	push	{r4, r7, lr}
 800318e:	b08b      	sub	sp, #44	@ 0x2c
 8003190:	af04      	add	r7, sp, #16
 8003192:	6078      	str	r0, [r7, #4]
    unsigned char tmp[4], shift_code[3], ii;

    if (i2c_read(st.hw->addr, 0x0D, 4, tmp))
 8003194:	4b44      	ldr	r3, [pc, #272]	@ (80032a8 <get_accel_prod_shift+0x11c>)
 8003196:	685b      	ldr	r3, [r3, #4]
 8003198:	781b      	ldrb	r3, [r3, #0]
 800319a:	4619      	mov	r1, r3
 800319c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80031a0:	9302      	str	r3, [sp, #8]
 80031a2:	2304      	movs	r3, #4
 80031a4:	9301      	str	r3, [sp, #4]
 80031a6:	f107 0310 	add.w	r3, r7, #16
 80031aa:	9300      	str	r3, [sp, #0]
 80031ac:	2301      	movs	r3, #1
 80031ae:	220d      	movs	r2, #13
 80031b0:	483e      	ldr	r0, [pc, #248]	@ (80032ac <get_accel_prod_shift+0x120>)
 80031b2:	f004 f975 	bl	80074a0 <HAL_I2C_Mem_Read>
 80031b6:	4603      	mov	r3, r0
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d001      	beq.n	80031c0 <get_accel_prod_shift+0x34>
        return 0x07;
 80031bc:	2307      	movs	r3, #7
 80031be:	e06f      	b.n	80032a0 <get_accel_prod_shift+0x114>

    shift_code[0] = ((tmp[0] & 0xE0) >> 3) | ((tmp[3] & 0x30) >> 4);
 80031c0:	7c3b      	ldrb	r3, [r7, #16]
 80031c2:	10db      	asrs	r3, r3, #3
 80031c4:	b25b      	sxtb	r3, r3
 80031c6:	f003 031c 	and.w	r3, r3, #28
 80031ca:	b25a      	sxtb	r2, r3
 80031cc:	7cfb      	ldrb	r3, [r7, #19]
 80031ce:	111b      	asrs	r3, r3, #4
 80031d0:	b25b      	sxtb	r3, r3
 80031d2:	f003 0303 	and.w	r3, r3, #3
 80031d6:	b25b      	sxtb	r3, r3
 80031d8:	4313      	orrs	r3, r2
 80031da:	b25b      	sxtb	r3, r3
 80031dc:	b2db      	uxtb	r3, r3
 80031de:	733b      	strb	r3, [r7, #12]
    shift_code[1] = ((tmp[1] & 0xE0) >> 3) | ((tmp[3] & 0x0C) >> 2);
 80031e0:	7c7b      	ldrb	r3, [r7, #17]
 80031e2:	10db      	asrs	r3, r3, #3
 80031e4:	b25b      	sxtb	r3, r3
 80031e6:	f003 031c 	and.w	r3, r3, #28
 80031ea:	b25a      	sxtb	r2, r3
 80031ec:	7cfb      	ldrb	r3, [r7, #19]
 80031ee:	109b      	asrs	r3, r3, #2
 80031f0:	b25b      	sxtb	r3, r3
 80031f2:	f003 0303 	and.w	r3, r3, #3
 80031f6:	b25b      	sxtb	r3, r3
 80031f8:	4313      	orrs	r3, r2
 80031fa:	b25b      	sxtb	r3, r3
 80031fc:	b2db      	uxtb	r3, r3
 80031fe:	737b      	strb	r3, [r7, #13]
    shift_code[2] = ((tmp[2] & 0xE0) >> 3) | (tmp[3] & 0x03);
 8003200:	7cbb      	ldrb	r3, [r7, #18]
 8003202:	10db      	asrs	r3, r3, #3
 8003204:	b25b      	sxtb	r3, r3
 8003206:	f003 031c 	and.w	r3, r3, #28
 800320a:	b25a      	sxtb	r2, r3
 800320c:	7cfb      	ldrb	r3, [r7, #19]
 800320e:	b25b      	sxtb	r3, r3
 8003210:	f003 0303 	and.w	r3, r3, #3
 8003214:	b25b      	sxtb	r3, r3
 8003216:	4313      	orrs	r3, r2
 8003218:	b25b      	sxtb	r3, r3
 800321a:	b2db      	uxtb	r3, r3
 800321c:	73bb      	strb	r3, [r7, #14]
    for (ii = 0; ii < 3; ii++) {
 800321e:	2300      	movs	r3, #0
 8003220:	75fb      	strb	r3, [r7, #23]
 8003222:	e039      	b.n	8003298 <get_accel_prod_shift+0x10c>
        if (!shift_code[ii]) {
 8003224:	7dfb      	ldrb	r3, [r7, #23]
 8003226:	3318      	adds	r3, #24
 8003228:	443b      	add	r3, r7
 800322a:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 800322e:	2b00      	cmp	r3, #0
 8003230:	d107      	bne.n	8003242 <get_accel_prod_shift+0xb6>
            st_shift[ii] = 0.f;
 8003232:	7dfb      	ldrb	r3, [r7, #23]
 8003234:	009b      	lsls	r3, r3, #2
 8003236:	687a      	ldr	r2, [r7, #4]
 8003238:	4413      	add	r3, r2
 800323a:	f04f 0200 	mov.w	r2, #0
 800323e:	601a      	str	r2, [r3, #0]
            continue;
 8003240:	e027      	b.n	8003292 <get_accel_prod_shift+0x106>
        }
        /* Equivalent to..
         * st_shift[ii] = 0.34f * powf(0.92f/0.34f, (shift_code[ii]-1) / 30.f)
         */
        st_shift[ii] = 0.34f;
 8003242:	7dfb      	ldrb	r3, [r7, #23]
 8003244:	009b      	lsls	r3, r3, #2
 8003246:	687a      	ldr	r2, [r7, #4]
 8003248:	4413      	add	r3, r2
 800324a:	4a19      	ldr	r2, [pc, #100]	@ (80032b0 <get_accel_prod_shift+0x124>)
 800324c:	601a      	str	r2, [r3, #0]
        while (--shift_code[ii])
 800324e:	e00d      	b.n	800326c <get_accel_prod_shift+0xe0>
            st_shift[ii] *= 1.034f;
 8003250:	7dfb      	ldrb	r3, [r7, #23]
 8003252:	009b      	lsls	r3, r3, #2
 8003254:	687a      	ldr	r2, [r7, #4]
 8003256:	4413      	add	r3, r2
 8003258:	6818      	ldr	r0, [r3, #0]
 800325a:	7dfb      	ldrb	r3, [r7, #23]
 800325c:	009b      	lsls	r3, r3, #2
 800325e:	687a      	ldr	r2, [r7, #4]
 8003260:	18d4      	adds	r4, r2, r3
 8003262:	4914      	ldr	r1, [pc, #80]	@ (80032b4 <get_accel_prod_shift+0x128>)
 8003264:	f7fd fcdc 	bl	8000c20 <__aeabi_fmul>
 8003268:	4603      	mov	r3, r0
 800326a:	6023      	str	r3, [r4, #0]
        while (--shift_code[ii])
 800326c:	7dfb      	ldrb	r3, [r7, #23]
 800326e:	f103 0218 	add.w	r2, r3, #24
 8003272:	443a      	add	r2, r7
 8003274:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 8003278:	3a01      	subs	r2, #1
 800327a:	b2d1      	uxtb	r1, r2
 800327c:	f103 0218 	add.w	r2, r3, #24
 8003280:	443a      	add	r2, r7
 8003282:	f802 1c0c 	strb.w	r1, [r2, #-12]
 8003286:	3318      	adds	r3, #24
 8003288:	443b      	add	r3, r7
 800328a:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 800328e:	2b00      	cmp	r3, #0
 8003290:	d1de      	bne.n	8003250 <get_accel_prod_shift+0xc4>
    for (ii = 0; ii < 3; ii++) {
 8003292:	7dfb      	ldrb	r3, [r7, #23]
 8003294:	3301      	adds	r3, #1
 8003296:	75fb      	strb	r3, [r7, #23]
 8003298:	7dfb      	ldrb	r3, [r7, #23]
 800329a:	2b02      	cmp	r3, #2
 800329c:	d9c2      	bls.n	8003224 <get_accel_prod_shift+0x98>
    }
    return 0;
 800329e:	2300      	movs	r3, #0
}
 80032a0:	4618      	mov	r0, r3
 80032a2:	371c      	adds	r7, #28
 80032a4:	46bd      	mov	sp, r7
 80032a6:	bd90      	pop	{r4, r7, pc}
 80032a8:	2000000c 	.word	0x2000000c
 80032ac:	20000134 	.word	0x20000134
 80032b0:	3eae147b 	.word	0x3eae147b
 80032b4:	3f845a1d 	.word	0x3f845a1d

080032b8 <accel_self_test>:

static int accel_self_test(long *bias_regular, long *bias_st)
{
 80032b8:	b580      	push	{r7, lr}
 80032ba:	b08a      	sub	sp, #40	@ 0x28
 80032bc:	af00      	add	r7, sp, #0
 80032be:	6078      	str	r0, [r7, #4]
 80032c0:	6039      	str	r1, [r7, #0]
    int jj, result = 0;
 80032c2:	2300      	movs	r3, #0
 80032c4:	623b      	str	r3, [r7, #32]
    float st_shift[3], st_shift_cust, st_shift_var;

    get_accel_prod_shift(st_shift);
 80032c6:	f107 030c 	add.w	r3, r7, #12
 80032ca:	4618      	mov	r0, r3
 80032cc:	f7ff ff5e 	bl	800318c <get_accel_prod_shift>
    for(jj = 0; jj < 3; jj++) {
 80032d0:	2300      	movs	r3, #0
 80032d2:	627b      	str	r3, [r7, #36]	@ 0x24
 80032d4:	e065      	b.n	80033a2 <accel_self_test+0xea>
        st_shift_cust = labs(bias_regular[jj] - bias_st[jj]) / 65536.f;
 80032d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032d8:	009b      	lsls	r3, r3, #2
 80032da:	687a      	ldr	r2, [r7, #4]
 80032dc:	4413      	add	r3, r2
 80032de:	681a      	ldr	r2, [r3, #0]
 80032e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032e2:	009b      	lsls	r3, r3, #2
 80032e4:	6839      	ldr	r1, [r7, #0]
 80032e6:	440b      	add	r3, r1
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	1ad3      	subs	r3, r2, r3
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	bfb8      	it	lt
 80032f0:	425b      	neglt	r3, r3
 80032f2:	4618      	mov	r0, r3
 80032f4:	f7fd fc40 	bl	8000b78 <__aeabi_i2f>
 80032f8:	4603      	mov	r3, r0
 80032fa:	f04f 418f 	mov.w	r1, #1199570944	@ 0x47800000
 80032fe:	4618      	mov	r0, r3
 8003300:	f7fd fd42 	bl	8000d88 <__aeabi_fdiv>
 8003304:	4603      	mov	r3, r0
 8003306:	61fb      	str	r3, [r7, #28]
        if (st_shift[jj]) {
 8003308:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800330a:	009b      	lsls	r3, r3, #2
 800330c:	3328      	adds	r3, #40	@ 0x28
 800330e:	443b      	add	r3, r7
 8003310:	f853 3c1c 	ldr.w	r3, [r3, #-28]
 8003314:	f04f 0100 	mov.w	r1, #0
 8003318:	4618      	mov	r0, r3
 800331a:	f7fd fe15 	bl	8000f48 <__aeabi_fcmpeq>
 800331e:	4603      	mov	r3, r0
 8003320:	2b00      	cmp	r3, #0
 8003322:	d124      	bne.n	800336e <accel_self_test+0xb6>
            st_shift_var = st_shift_cust / st_shift[jj] - 1.f;
 8003324:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003326:	009b      	lsls	r3, r3, #2
 8003328:	3328      	adds	r3, #40	@ 0x28
 800332a:	443b      	add	r3, r7
 800332c:	f853 3c1c 	ldr.w	r3, [r3, #-28]
 8003330:	4619      	mov	r1, r3
 8003332:	69f8      	ldr	r0, [r7, #28]
 8003334:	f7fd fd28 	bl	8000d88 <__aeabi_fdiv>
 8003338:	4603      	mov	r3, r0
 800333a:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 800333e:	4618      	mov	r0, r3
 8003340:	f7fd fb64 	bl	8000a0c <__aeabi_fsub>
 8003344:	4603      	mov	r3, r0
 8003346:	61bb      	str	r3, [r7, #24]
            if (fabs(st_shift_var) > test.max_accel_var)
 8003348:	69bb      	ldr	r3, [r7, #24]
 800334a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800334e:	4a19      	ldr	r2, [pc, #100]	@ (80033b4 <accel_self_test+0xfc>)
 8003350:	4611      	mov	r1, r2
 8003352:	4618      	mov	r0, r3
 8003354:	f7fd fe20 	bl	8000f98 <__aeabi_fcmpgt>
 8003358:	4603      	mov	r3, r0
 800335a:	2b00      	cmp	r3, #0
 800335c:	d01e      	beq.n	800339c <accel_self_test+0xe4>
                result |= 1 << jj;
 800335e:	2201      	movs	r2, #1
 8003360:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003362:	fa02 f303 	lsl.w	r3, r2, r3
 8003366:	6a3a      	ldr	r2, [r7, #32]
 8003368:	4313      	orrs	r3, r2
 800336a:	623b      	str	r3, [r7, #32]
 800336c:	e016      	b.n	800339c <accel_self_test+0xe4>
        } else if ((st_shift_cust < test.min_g) ||
 800336e:	4b12      	ldr	r3, [pc, #72]	@ (80033b8 <accel_self_test+0x100>)
 8003370:	4619      	mov	r1, r3
 8003372:	69f8      	ldr	r0, [r7, #28]
 8003374:	f7fd fdf2 	bl	8000f5c <__aeabi_fcmplt>
 8003378:	4603      	mov	r3, r0
 800337a:	2b00      	cmp	r3, #0
 800337c:	d107      	bne.n	800338e <accel_self_test+0xd6>
            (st_shift_cust > test.max_g))
 800337e:	4b0f      	ldr	r3, [pc, #60]	@ (80033bc <accel_self_test+0x104>)
        } else if ((st_shift_cust < test.min_g) ||
 8003380:	4619      	mov	r1, r3
 8003382:	69f8      	ldr	r0, [r7, #28]
 8003384:	f7fd fe08 	bl	8000f98 <__aeabi_fcmpgt>
 8003388:	4603      	mov	r3, r0
 800338a:	2b00      	cmp	r3, #0
 800338c:	d006      	beq.n	800339c <accel_self_test+0xe4>
            result |= 1 << jj;
 800338e:	2201      	movs	r2, #1
 8003390:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003392:	fa02 f303 	lsl.w	r3, r2, r3
 8003396:	6a3a      	ldr	r2, [r7, #32]
 8003398:	4313      	orrs	r3, r2
 800339a:	623b      	str	r3, [r7, #32]
    for(jj = 0; jj < 3; jj++) {
 800339c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800339e:	3301      	adds	r3, #1
 80033a0:	627b      	str	r3, [r7, #36]	@ 0x24
 80033a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033a4:	2b02      	cmp	r3, #2
 80033a6:	dd96      	ble.n	80032d6 <accel_self_test+0x1e>
    }

    return result;
 80033a8:	6a3b      	ldr	r3, [r7, #32]
}
 80033aa:	4618      	mov	r0, r3
 80033ac:	3728      	adds	r7, #40	@ 0x28
 80033ae:	46bd      	mov	sp, r7
 80033b0:	bd80      	pop	{r7, pc}
 80033b2:	bf00      	nop
 80033b4:	3e0f5c29 	.word	0x3e0f5c29
 80033b8:	3e99999a 	.word	0x3e99999a
 80033bc:	3f733333 	.word	0x3f733333

080033c0 <gyro_self_test>:

static int gyro_self_test(long *bias_regular, long *bias_st)
{
 80033c0:	b580      	push	{r7, lr}
 80033c2:	b08c      	sub	sp, #48	@ 0x30
 80033c4:	af04      	add	r7, sp, #16
 80033c6:	6078      	str	r0, [r7, #4]
 80033c8:	6039      	str	r1, [r7, #0]
    int jj, result = 0;
 80033ca:	2300      	movs	r3, #0
 80033cc:	61bb      	str	r3, [r7, #24]
    unsigned char tmp[3];
    float st_shift, st_shift_cust, st_shift_var;

    if (i2c_read(st.hw->addr, 0x0D, 3, tmp))
 80033ce:	4b58      	ldr	r3, [pc, #352]	@ (8003530 <gyro_self_test+0x170>)
 80033d0:	685b      	ldr	r3, [r3, #4]
 80033d2:	781b      	ldrb	r3, [r3, #0]
 80033d4:	4619      	mov	r1, r3
 80033d6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80033da:	9302      	str	r3, [sp, #8]
 80033dc:	2303      	movs	r3, #3
 80033de:	9301      	str	r3, [sp, #4]
 80033e0:	f107 0308 	add.w	r3, r7, #8
 80033e4:	9300      	str	r3, [sp, #0]
 80033e6:	2301      	movs	r3, #1
 80033e8:	220d      	movs	r2, #13
 80033ea:	4852      	ldr	r0, [pc, #328]	@ (8003534 <gyro_self_test+0x174>)
 80033ec:	f004 f858 	bl	80074a0 <HAL_I2C_Mem_Read>
 80033f0:	4603      	mov	r3, r0
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d001      	beq.n	80033fa <gyro_self_test+0x3a>
        return 0x07;
 80033f6:	2307      	movs	r3, #7
 80033f8:	e095      	b.n	8003526 <gyro_self_test+0x166>

    tmp[0] &= 0x1F;
 80033fa:	7a3b      	ldrb	r3, [r7, #8]
 80033fc:	f003 031f 	and.w	r3, r3, #31
 8003400:	b2db      	uxtb	r3, r3
 8003402:	723b      	strb	r3, [r7, #8]
    tmp[1] &= 0x1F;
 8003404:	7a7b      	ldrb	r3, [r7, #9]
 8003406:	f003 031f 	and.w	r3, r3, #31
 800340a:	b2db      	uxtb	r3, r3
 800340c:	727b      	strb	r3, [r7, #9]
    tmp[2] &= 0x1F;
 800340e:	7abb      	ldrb	r3, [r7, #10]
 8003410:	f003 031f 	and.w	r3, r3, #31
 8003414:	b2db      	uxtb	r3, r3
 8003416:	72bb      	strb	r3, [r7, #10]

    for (jj = 0; jj < 3; jj++) {
 8003418:	2300      	movs	r3, #0
 800341a:	61fb      	str	r3, [r7, #28]
 800341c:	e07e      	b.n	800351c <gyro_self_test+0x15c>
        st_shift_cust = labs(bias_regular[jj] - bias_st[jj]) / 65536.f;
 800341e:	69fb      	ldr	r3, [r7, #28]
 8003420:	009b      	lsls	r3, r3, #2
 8003422:	687a      	ldr	r2, [r7, #4]
 8003424:	4413      	add	r3, r2
 8003426:	681a      	ldr	r2, [r3, #0]
 8003428:	69fb      	ldr	r3, [r7, #28]
 800342a:	009b      	lsls	r3, r3, #2
 800342c:	6839      	ldr	r1, [r7, #0]
 800342e:	440b      	add	r3, r1
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	1ad3      	subs	r3, r2, r3
 8003434:	2b00      	cmp	r3, #0
 8003436:	bfb8      	it	lt
 8003438:	425b      	neglt	r3, r3
 800343a:	4618      	mov	r0, r3
 800343c:	f7fd fb9c 	bl	8000b78 <__aeabi_i2f>
 8003440:	4603      	mov	r3, r0
 8003442:	f04f 418f 	mov.w	r1, #1199570944	@ 0x47800000
 8003446:	4618      	mov	r0, r3
 8003448:	f7fd fc9e 	bl	8000d88 <__aeabi_fdiv>
 800344c:	4603      	mov	r3, r0
 800344e:	613b      	str	r3, [r7, #16]
        if (tmp[jj]) {
 8003450:	f107 0208 	add.w	r2, r7, #8
 8003454:	69fb      	ldr	r3, [r7, #28]
 8003456:	4413      	add	r3, r2
 8003458:	781b      	ldrb	r3, [r3, #0]
 800345a:	2b00      	cmp	r3, #0
 800345c:	d044      	beq.n	80034e8 <gyro_self_test+0x128>
            st_shift = 3275.f / test.gyro_sens;
 800345e:	2383      	movs	r3, #131	@ 0x83
 8003460:	4618      	mov	r0, r3
 8003462:	f7fd fb85 	bl	8000b70 <__aeabi_ui2f>
 8003466:	4603      	mov	r3, r0
 8003468:	4619      	mov	r1, r3
 800346a:	4833      	ldr	r0, [pc, #204]	@ (8003538 <gyro_self_test+0x178>)
 800346c:	f7fd fc8c 	bl	8000d88 <__aeabi_fdiv>
 8003470:	4603      	mov	r3, r0
 8003472:	617b      	str	r3, [r7, #20]
            while (--tmp[jj])
 8003474:	e005      	b.n	8003482 <gyro_self_test+0xc2>
                st_shift *= 1.046f;
 8003476:	4931      	ldr	r1, [pc, #196]	@ (800353c <gyro_self_test+0x17c>)
 8003478:	6978      	ldr	r0, [r7, #20]
 800347a:	f7fd fbd1 	bl	8000c20 <__aeabi_fmul>
 800347e:	4603      	mov	r3, r0
 8003480:	617b      	str	r3, [r7, #20]
            while (--tmp[jj])
 8003482:	f107 0208 	add.w	r2, r7, #8
 8003486:	69fb      	ldr	r3, [r7, #28]
 8003488:	4413      	add	r3, r2
 800348a:	781b      	ldrb	r3, [r3, #0]
 800348c:	3b01      	subs	r3, #1
 800348e:	b2d9      	uxtb	r1, r3
 8003490:	f107 0208 	add.w	r2, r7, #8
 8003494:	69fb      	ldr	r3, [r7, #28]
 8003496:	4413      	add	r3, r2
 8003498:	460a      	mov	r2, r1
 800349a:	701a      	strb	r2, [r3, #0]
 800349c:	f107 0208 	add.w	r2, r7, #8
 80034a0:	69fb      	ldr	r3, [r7, #28]
 80034a2:	4413      	add	r3, r2
 80034a4:	781b      	ldrb	r3, [r3, #0]
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d1e5      	bne.n	8003476 <gyro_self_test+0xb6>
            st_shift_var = st_shift_cust / st_shift - 1.f;
 80034aa:	6979      	ldr	r1, [r7, #20]
 80034ac:	6938      	ldr	r0, [r7, #16]
 80034ae:	f7fd fc6b 	bl	8000d88 <__aeabi_fdiv>
 80034b2:	4603      	mov	r3, r0
 80034b4:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 80034b8:	4618      	mov	r0, r3
 80034ba:	f7fd faa7 	bl	8000a0c <__aeabi_fsub>
 80034be:	4603      	mov	r3, r0
 80034c0:	60fb      	str	r3, [r7, #12]
            if (fabs(st_shift_var) > test.max_gyro_var)
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80034c8:	4a1d      	ldr	r2, [pc, #116]	@ (8003540 <gyro_self_test+0x180>)
 80034ca:	4611      	mov	r1, r2
 80034cc:	4618      	mov	r0, r3
 80034ce:	f7fd fd63 	bl	8000f98 <__aeabi_fcmpgt>
 80034d2:	4603      	mov	r3, r0
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d01e      	beq.n	8003516 <gyro_self_test+0x156>
                result |= 1 << jj;
 80034d8:	2201      	movs	r2, #1
 80034da:	69fb      	ldr	r3, [r7, #28]
 80034dc:	fa02 f303 	lsl.w	r3, r2, r3
 80034e0:	69ba      	ldr	r2, [r7, #24]
 80034e2:	4313      	orrs	r3, r2
 80034e4:	61bb      	str	r3, [r7, #24]
 80034e6:	e016      	b.n	8003516 <gyro_self_test+0x156>
        } else if ((st_shift_cust < test.min_dps) ||
 80034e8:	4b16      	ldr	r3, [pc, #88]	@ (8003544 <gyro_self_test+0x184>)
 80034ea:	4619      	mov	r1, r3
 80034ec:	6938      	ldr	r0, [r7, #16]
 80034ee:	f7fd fd35 	bl	8000f5c <__aeabi_fcmplt>
 80034f2:	4603      	mov	r3, r0
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d107      	bne.n	8003508 <gyro_self_test+0x148>
            (st_shift_cust > test.max_dps))
 80034f8:	4b13      	ldr	r3, [pc, #76]	@ (8003548 <gyro_self_test+0x188>)
        } else if ((st_shift_cust < test.min_dps) ||
 80034fa:	4619      	mov	r1, r3
 80034fc:	6938      	ldr	r0, [r7, #16]
 80034fe:	f7fd fd4b 	bl	8000f98 <__aeabi_fcmpgt>
 8003502:	4603      	mov	r3, r0
 8003504:	2b00      	cmp	r3, #0
 8003506:	d006      	beq.n	8003516 <gyro_self_test+0x156>
            result |= 1 << jj;
 8003508:	2201      	movs	r2, #1
 800350a:	69fb      	ldr	r3, [r7, #28]
 800350c:	fa02 f303 	lsl.w	r3, r2, r3
 8003510:	69ba      	ldr	r2, [r7, #24]
 8003512:	4313      	orrs	r3, r2
 8003514:	61bb      	str	r3, [r7, #24]
    for (jj = 0; jj < 3; jj++) {
 8003516:	69fb      	ldr	r3, [r7, #28]
 8003518:	3301      	adds	r3, #1
 800351a:	61fb      	str	r3, [r7, #28]
 800351c:	69fb      	ldr	r3, [r7, #28]
 800351e:	2b02      	cmp	r3, #2
 8003520:	f77f af7d 	ble.w	800341e <gyro_self_test+0x5e>
    }
    return result;
 8003524:	69bb      	ldr	r3, [r7, #24]
}
 8003526:	4618      	mov	r0, r3
 8003528:	3720      	adds	r7, #32
 800352a:	46bd      	mov	sp, r7
 800352c:	bd80      	pop	{r7, pc}
 800352e:	bf00      	nop
 8003530:	2000000c 	.word	0x2000000c
 8003534:	20000134 	.word	0x20000134
 8003538:	454cb000 	.word	0x454cb000
 800353c:	3f85e354 	.word	0x3f85e354
 8003540:	3e0f5c29 	.word	0x3e0f5c29
 8003544:	41200000 	.word	0x41200000
 8003548:	42d20000 	.word	0x42d20000

0800354c <get_st_biases>:
}
#endif
#endif

static int get_st_biases(long *gyro, long *accel, unsigned char hw_test)
{
 800354c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003550:	b0bc      	sub	sp, #240	@ 0xf0
 8003552:	af04      	add	r7, sp, #16
 8003554:	f8c7 00b4 	str.w	r0, [r7, #180]	@ 0xb4
 8003558:	f8c7 10b0 	str.w	r1, [r7, #176]	@ 0xb0
 800355c:	4613      	mov	r3, r2
 800355e:	f887 30af 	strb.w	r3, [r7, #175]	@ 0xaf
    unsigned char data[MAX_PACKET_LENGTH];
    unsigned char packet_count, ii;
    unsigned short fifo_count;

    data[0] = 0x01;
 8003562:	2301      	movs	r3, #1
 8003564:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    data[1] = 0;
 8003568:	2300      	movs	r3, #0
 800356a:	f887 30cd 	strb.w	r3, [r7, #205]	@ 0xcd
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 2, data))
 800356e:	4bab      	ldr	r3, [pc, #684]	@ (800381c <get_st_biases+0x2d0>)
 8003570:	685b      	ldr	r3, [r3, #4]
 8003572:	781b      	ldrb	r3, [r3, #0]
 8003574:	4619      	mov	r1, r3
 8003576:	4ba9      	ldr	r3, [pc, #676]	@ (800381c <get_st_biases+0x2d0>)
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	7d5b      	ldrb	r3, [r3, #21]
 800357c:	461a      	mov	r2, r3
 800357e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003582:	9302      	str	r3, [sp, #8]
 8003584:	2302      	movs	r3, #2
 8003586:	9301      	str	r3, [sp, #4]
 8003588:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 800358c:	9300      	str	r3, [sp, #0]
 800358e:	2301      	movs	r3, #1
 8003590:	48a3      	ldr	r0, [pc, #652]	@ (8003820 <get_st_biases+0x2d4>)
 8003592:	f003 fe8b 	bl	80072ac <HAL_I2C_Mem_Write>
 8003596:	4603      	mov	r3, r0
 8003598:	2b00      	cmp	r3, #0
 800359a:	d002      	beq.n	80035a2 <get_st_biases+0x56>
        return -1;
 800359c:	f04f 33ff 	mov.w	r3, #4294967295
 80035a0:	e3d6      	b.n	8003d50 <get_st_biases+0x804>
    delay_ms(200);
 80035a2:	20c8      	movs	r0, #200	@ 0xc8
 80035a4:	f003 f8ee 	bl	8006784 <HAL_Delay>
    data[0] = 0;
 80035a8:	2300      	movs	r3, #0
 80035aa:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->int_enable, 1, data))
 80035ae:	4b9b      	ldr	r3, [pc, #620]	@ (800381c <get_st_biases+0x2d0>)
 80035b0:	685b      	ldr	r3, [r3, #4]
 80035b2:	781b      	ldrb	r3, [r3, #0]
 80035b4:	4619      	mov	r1, r3
 80035b6:	4b99      	ldr	r3, [pc, #612]	@ (800381c <get_st_biases+0x2d0>)
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	7c5b      	ldrb	r3, [r3, #17]
 80035bc:	461a      	mov	r2, r3
 80035be:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80035c2:	9302      	str	r3, [sp, #8]
 80035c4:	2301      	movs	r3, #1
 80035c6:	9301      	str	r3, [sp, #4]
 80035c8:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 80035cc:	9300      	str	r3, [sp, #0]
 80035ce:	2301      	movs	r3, #1
 80035d0:	4893      	ldr	r0, [pc, #588]	@ (8003820 <get_st_biases+0x2d4>)
 80035d2:	f003 fe6b 	bl	80072ac <HAL_I2C_Mem_Write>
 80035d6:	4603      	mov	r3, r0
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d002      	beq.n	80035e2 <get_st_biases+0x96>
        return -1;
 80035dc:	f04f 33ff 	mov.w	r3, #4294967295
 80035e0:	e3b6      	b.n	8003d50 <get_st_biases+0x804>
    if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, data))
 80035e2:	4b8e      	ldr	r3, [pc, #568]	@ (800381c <get_st_biases+0x2d0>)
 80035e4:	685b      	ldr	r3, [r3, #4]
 80035e6:	781b      	ldrb	r3, [r3, #0]
 80035e8:	4619      	mov	r1, r3
 80035ea:	4b8c      	ldr	r3, [pc, #560]	@ (800381c <get_st_biases+0x2d0>)
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	795b      	ldrb	r3, [r3, #5]
 80035f0:	461a      	mov	r2, r3
 80035f2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80035f6:	9302      	str	r3, [sp, #8]
 80035f8:	2301      	movs	r3, #1
 80035fa:	9301      	str	r3, [sp, #4]
 80035fc:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8003600:	9300      	str	r3, [sp, #0]
 8003602:	2301      	movs	r3, #1
 8003604:	4886      	ldr	r0, [pc, #536]	@ (8003820 <get_st_biases+0x2d4>)
 8003606:	f003 fe51 	bl	80072ac <HAL_I2C_Mem_Write>
 800360a:	4603      	mov	r3, r0
 800360c:	2b00      	cmp	r3, #0
 800360e:	d002      	beq.n	8003616 <get_st_biases+0xca>
        return -1;
 8003610:	f04f 33ff 	mov.w	r3, #4294967295
 8003614:	e39c      	b.n	8003d50 <get_st_biases+0x804>
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, data))
 8003616:	4b81      	ldr	r3, [pc, #516]	@ (800381c <get_st_biases+0x2d0>)
 8003618:	685b      	ldr	r3, [r3, #4]
 800361a:	781b      	ldrb	r3, [r3, #0]
 800361c:	4619      	mov	r1, r3
 800361e:	4b7f      	ldr	r3, [pc, #508]	@ (800381c <get_st_biases+0x2d0>)
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	7d5b      	ldrb	r3, [r3, #21]
 8003624:	461a      	mov	r2, r3
 8003626:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800362a:	9302      	str	r3, [sp, #8]
 800362c:	2301      	movs	r3, #1
 800362e:	9301      	str	r3, [sp, #4]
 8003630:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8003634:	9300      	str	r3, [sp, #0]
 8003636:	2301      	movs	r3, #1
 8003638:	4879      	ldr	r0, [pc, #484]	@ (8003820 <get_st_biases+0x2d4>)
 800363a:	f003 fe37 	bl	80072ac <HAL_I2C_Mem_Write>
 800363e:	4603      	mov	r3, r0
 8003640:	2b00      	cmp	r3, #0
 8003642:	d002      	beq.n	800364a <get_st_biases+0xfe>
        return -1;
 8003644:	f04f 33ff 	mov.w	r3, #4294967295
 8003648:	e382      	b.n	8003d50 <get_st_biases+0x804>
    if (i2c_write(st.hw->addr, st.reg->i2c_mst, 1, data))
 800364a:	4b74      	ldr	r3, [pc, #464]	@ (800381c <get_st_biases+0x2d0>)
 800364c:	685b      	ldr	r3, [r3, #4]
 800364e:	781b      	ldrb	r3, [r3, #0]
 8003650:	4619      	mov	r1, r3
 8003652:	4b72      	ldr	r3, [pc, #456]	@ (800381c <get_st_biases+0x2d0>)
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	7e9b      	ldrb	r3, [r3, #26]
 8003658:	461a      	mov	r2, r3
 800365a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800365e:	9302      	str	r3, [sp, #8]
 8003660:	2301      	movs	r3, #1
 8003662:	9301      	str	r3, [sp, #4]
 8003664:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8003668:	9300      	str	r3, [sp, #0]
 800366a:	2301      	movs	r3, #1
 800366c:	486c      	ldr	r0, [pc, #432]	@ (8003820 <get_st_biases+0x2d4>)
 800366e:	f003 fe1d 	bl	80072ac <HAL_I2C_Mem_Write>
 8003672:	4603      	mov	r3, r0
 8003674:	2b00      	cmp	r3, #0
 8003676:	d002      	beq.n	800367e <get_st_biases+0x132>
        return -1;
 8003678:	f04f 33ff 	mov.w	r3, #4294967295
 800367c:	e368      	b.n	8003d50 <get_st_biases+0x804>
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, data))
 800367e:	4b67      	ldr	r3, [pc, #412]	@ (800381c <get_st_biases+0x2d0>)
 8003680:	685b      	ldr	r3, [r3, #4]
 8003682:	781b      	ldrb	r3, [r3, #0]
 8003684:	4619      	mov	r1, r3
 8003686:	4b65      	ldr	r3, [pc, #404]	@ (800381c <get_st_biases+0x2d0>)
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	791b      	ldrb	r3, [r3, #4]
 800368c:	461a      	mov	r2, r3
 800368e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003692:	9302      	str	r3, [sp, #8]
 8003694:	2301      	movs	r3, #1
 8003696:	9301      	str	r3, [sp, #4]
 8003698:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 800369c:	9300      	str	r3, [sp, #0]
 800369e:	2301      	movs	r3, #1
 80036a0:	485f      	ldr	r0, [pc, #380]	@ (8003820 <get_st_biases+0x2d4>)
 80036a2:	f003 fe03 	bl	80072ac <HAL_I2C_Mem_Write>
 80036a6:	4603      	mov	r3, r0
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d002      	beq.n	80036b2 <get_st_biases+0x166>
        return -1;
 80036ac:	f04f 33ff 	mov.w	r3, #4294967295
 80036b0:	e34e      	b.n	8003d50 <get_st_biases+0x804>
    data[0] = BIT_FIFO_RST | BIT_DMP_RST;
 80036b2:	230c      	movs	r3, #12
 80036b4:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, data))
 80036b8:	4b58      	ldr	r3, [pc, #352]	@ (800381c <get_st_biases+0x2d0>)
 80036ba:	685b      	ldr	r3, [r3, #4]
 80036bc:	781b      	ldrb	r3, [r3, #0]
 80036be:	4619      	mov	r1, r3
 80036c0:	4b56      	ldr	r3, [pc, #344]	@ (800381c <get_st_biases+0x2d0>)
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	791b      	ldrb	r3, [r3, #4]
 80036c6:	461a      	mov	r2, r3
 80036c8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80036cc:	9302      	str	r3, [sp, #8]
 80036ce:	2301      	movs	r3, #1
 80036d0:	9301      	str	r3, [sp, #4]
 80036d2:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 80036d6:	9300      	str	r3, [sp, #0]
 80036d8:	2301      	movs	r3, #1
 80036da:	4851      	ldr	r0, [pc, #324]	@ (8003820 <get_st_biases+0x2d4>)
 80036dc:	f003 fde6 	bl	80072ac <HAL_I2C_Mem_Write>
 80036e0:	4603      	mov	r3, r0
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d002      	beq.n	80036ec <get_st_biases+0x1a0>
        return -1;
 80036e6:	f04f 33ff 	mov.w	r3, #4294967295
 80036ea:	e331      	b.n	8003d50 <get_st_biases+0x804>
    delay_ms(15);
 80036ec:	200f      	movs	r0, #15
 80036ee:	f003 f849 	bl	8006784 <HAL_Delay>
    data[0] = st.test->reg_lpf;
 80036f2:	4b4a      	ldr	r3, [pc, #296]	@ (800381c <get_st_biases+0x2d0>)
 80036f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036f6:	7a5b      	ldrb	r3, [r3, #9]
 80036f8:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->lpf, 1, data))
 80036fc:	4b47      	ldr	r3, [pc, #284]	@ (800381c <get_st_biases+0x2d0>)
 80036fe:	685b      	ldr	r3, [r3, #4]
 8003700:	781b      	ldrb	r3, [r3, #0]
 8003702:	4619      	mov	r1, r3
 8003704:	4b45      	ldr	r3, [pc, #276]	@ (800381c <get_st_biases+0x2d0>)
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	789b      	ldrb	r3, [r3, #2]
 800370a:	461a      	mov	r2, r3
 800370c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003710:	9302      	str	r3, [sp, #8]
 8003712:	2301      	movs	r3, #1
 8003714:	9301      	str	r3, [sp, #4]
 8003716:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 800371a:	9300      	str	r3, [sp, #0]
 800371c:	2301      	movs	r3, #1
 800371e:	4840      	ldr	r0, [pc, #256]	@ (8003820 <get_st_biases+0x2d4>)
 8003720:	f003 fdc4 	bl	80072ac <HAL_I2C_Mem_Write>
 8003724:	4603      	mov	r3, r0
 8003726:	2b00      	cmp	r3, #0
 8003728:	d002      	beq.n	8003730 <get_st_biases+0x1e4>
        return -1;
 800372a:	f04f 33ff 	mov.w	r3, #4294967295
 800372e:	e30f      	b.n	8003d50 <get_st_biases+0x804>
    data[0] = st.test->reg_rate_div;
 8003730:	4b3a      	ldr	r3, [pc, #232]	@ (800381c <get_st_biases+0x2d0>)
 8003732:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003734:	7a1b      	ldrb	r3, [r3, #8]
 8003736:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->rate_div, 1, data))
 800373a:	4b38      	ldr	r3, [pc, #224]	@ (800381c <get_st_biases+0x2d0>)
 800373c:	685b      	ldr	r3, [r3, #4]
 800373e:	781b      	ldrb	r3, [r3, #0]
 8003740:	4619      	mov	r1, r3
 8003742:	4b36      	ldr	r3, [pc, #216]	@ (800381c <get_st_biases+0x2d0>)
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	785b      	ldrb	r3, [r3, #1]
 8003748:	461a      	mov	r2, r3
 800374a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800374e:	9302      	str	r3, [sp, #8]
 8003750:	2301      	movs	r3, #1
 8003752:	9301      	str	r3, [sp, #4]
 8003754:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8003758:	9300      	str	r3, [sp, #0]
 800375a:	2301      	movs	r3, #1
 800375c:	4830      	ldr	r0, [pc, #192]	@ (8003820 <get_st_biases+0x2d4>)
 800375e:	f003 fda5 	bl	80072ac <HAL_I2C_Mem_Write>
 8003762:	4603      	mov	r3, r0
 8003764:	2b00      	cmp	r3, #0
 8003766:	d002      	beq.n	800376e <get_st_biases+0x222>
        return -1;
 8003768:	f04f 33ff 	mov.w	r3, #4294967295
 800376c:	e2f0      	b.n	8003d50 <get_st_biases+0x804>
    if (hw_test)
 800376e:	f897 30af 	ldrb.w	r3, [r7, #175]	@ 0xaf
 8003772:	2b00      	cmp	r3, #0
 8003774:	d008      	beq.n	8003788 <get_st_biases+0x23c>
        data[0] = st.test->reg_gyro_fsr | 0xE0;
 8003776:	4b29      	ldr	r3, [pc, #164]	@ (800381c <get_st_biases+0x2d0>)
 8003778:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800377a:	7a9b      	ldrb	r3, [r3, #10]
 800377c:	f063 031f 	orn	r3, r3, #31
 8003780:	b2db      	uxtb	r3, r3
 8003782:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
 8003786:	e004      	b.n	8003792 <get_st_biases+0x246>
    else
        data[0] = st.test->reg_gyro_fsr;
 8003788:	4b24      	ldr	r3, [pc, #144]	@ (800381c <get_st_biases+0x2d0>)
 800378a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800378c:	7a9b      	ldrb	r3, [r3, #10]
 800378e:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->gyro_cfg, 1, data))
 8003792:	4b22      	ldr	r3, [pc, #136]	@ (800381c <get_st_biases+0x2d0>)
 8003794:	685b      	ldr	r3, [r3, #4]
 8003796:	781b      	ldrb	r3, [r3, #0]
 8003798:	4619      	mov	r1, r3
 800379a:	4b20      	ldr	r3, [pc, #128]	@ (800381c <get_st_biases+0x2d0>)
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	799b      	ldrb	r3, [r3, #6]
 80037a0:	461a      	mov	r2, r3
 80037a2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80037a6:	9302      	str	r3, [sp, #8]
 80037a8:	2301      	movs	r3, #1
 80037aa:	9301      	str	r3, [sp, #4]
 80037ac:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 80037b0:	9300      	str	r3, [sp, #0]
 80037b2:	2301      	movs	r3, #1
 80037b4:	481a      	ldr	r0, [pc, #104]	@ (8003820 <get_st_biases+0x2d4>)
 80037b6:	f003 fd79 	bl	80072ac <HAL_I2C_Mem_Write>
 80037ba:	4603      	mov	r3, r0
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d002      	beq.n	80037c6 <get_st_biases+0x27a>
        return -1;
 80037c0:	f04f 33ff 	mov.w	r3, #4294967295
 80037c4:	e2c4      	b.n	8003d50 <get_st_biases+0x804>

    if (hw_test)
 80037c6:	f897 30af 	ldrb.w	r3, [r7, #175]	@ 0xaf
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d008      	beq.n	80037e0 <get_st_biases+0x294>
        data[0] = st.test->reg_accel_fsr | 0xE0;
 80037ce:	4b13      	ldr	r3, [pc, #76]	@ (800381c <get_st_biases+0x2d0>)
 80037d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037d2:	7adb      	ldrb	r3, [r3, #11]
 80037d4:	f063 031f 	orn	r3, r3, #31
 80037d8:	b2db      	uxtb	r3, r3
 80037da:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
 80037de:	e002      	b.n	80037e6 <get_st_biases+0x29a>
    else
        data[0] = test.reg_accel_fsr;
 80037e0:	2318      	movs	r3, #24
 80037e2:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->accel_cfg, 1, data))
 80037e6:	4b0d      	ldr	r3, [pc, #52]	@ (800381c <get_st_biases+0x2d0>)
 80037e8:	685b      	ldr	r3, [r3, #4]
 80037ea:	781b      	ldrb	r3, [r3, #0]
 80037ec:	4619      	mov	r1, r3
 80037ee:	4b0b      	ldr	r3, [pc, #44]	@ (800381c <get_st_biases+0x2d0>)
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	79db      	ldrb	r3, [r3, #7]
 80037f4:	461a      	mov	r2, r3
 80037f6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80037fa:	9302      	str	r3, [sp, #8]
 80037fc:	2301      	movs	r3, #1
 80037fe:	9301      	str	r3, [sp, #4]
 8003800:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8003804:	9300      	str	r3, [sp, #0]
 8003806:	2301      	movs	r3, #1
 8003808:	4805      	ldr	r0, [pc, #20]	@ (8003820 <get_st_biases+0x2d4>)
 800380a:	f003 fd4f 	bl	80072ac <HAL_I2C_Mem_Write>
 800380e:	4603      	mov	r3, r0
 8003810:	2b00      	cmp	r3, #0
 8003812:	d007      	beq.n	8003824 <get_st_biases+0x2d8>
        return -1;
 8003814:	f04f 33ff 	mov.w	r3, #4294967295
 8003818:	e29a      	b.n	8003d50 <get_st_biases+0x804>
 800381a:	bf00      	nop
 800381c:	2000000c 	.word	0x2000000c
 8003820:	20000134 	.word	0x20000134
    if (hw_test)
 8003824:	f897 30af 	ldrb.w	r3, [r7, #175]	@ 0xaf
 8003828:	2b00      	cmp	r3, #0
 800382a:	d002      	beq.n	8003832 <get_st_biases+0x2e6>
        delay_ms(200);
 800382c:	20c8      	movs	r0, #200	@ 0xc8
 800382e:	f002 ffa9 	bl	8006784 <HAL_Delay>

    /* Fill FIFO for test.wait_ms milliseconds. */
    data[0] = BIT_FIFO_EN;
 8003832:	2340      	movs	r3, #64	@ 0x40
 8003834:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, data))
 8003838:	4b60      	ldr	r3, [pc, #384]	@ (80039bc <get_st_biases+0x470>)
 800383a:	685b      	ldr	r3, [r3, #4]
 800383c:	781b      	ldrb	r3, [r3, #0]
 800383e:	4619      	mov	r1, r3
 8003840:	4b5e      	ldr	r3, [pc, #376]	@ (80039bc <get_st_biases+0x470>)
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	791b      	ldrb	r3, [r3, #4]
 8003846:	461a      	mov	r2, r3
 8003848:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800384c:	9302      	str	r3, [sp, #8]
 800384e:	2301      	movs	r3, #1
 8003850:	9301      	str	r3, [sp, #4]
 8003852:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8003856:	9300      	str	r3, [sp, #0]
 8003858:	2301      	movs	r3, #1
 800385a:	4859      	ldr	r0, [pc, #356]	@ (80039c0 <get_st_biases+0x474>)
 800385c:	f003 fd26 	bl	80072ac <HAL_I2C_Mem_Write>
 8003860:	4603      	mov	r3, r0
 8003862:	2b00      	cmp	r3, #0
 8003864:	d002      	beq.n	800386c <get_st_biases+0x320>
        return -1;
 8003866:	f04f 33ff 	mov.w	r3, #4294967295
 800386a:	e271      	b.n	8003d50 <get_st_biases+0x804>

    data[0] = INV_XYZ_GYRO | INV_XYZ_ACCEL;
 800386c:	2378      	movs	r3, #120	@ 0x78
 800386e:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, data))
 8003872:	4b52      	ldr	r3, [pc, #328]	@ (80039bc <get_st_biases+0x470>)
 8003874:	685b      	ldr	r3, [r3, #4]
 8003876:	781b      	ldrb	r3, [r3, #0]
 8003878:	4619      	mov	r1, r3
 800387a:	4b50      	ldr	r3, [pc, #320]	@ (80039bc <get_st_biases+0x470>)
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	795b      	ldrb	r3, [r3, #5]
 8003880:	461a      	mov	r2, r3
 8003882:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003886:	9302      	str	r3, [sp, #8]
 8003888:	2301      	movs	r3, #1
 800388a:	9301      	str	r3, [sp, #4]
 800388c:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8003890:	9300      	str	r3, [sp, #0]
 8003892:	2301      	movs	r3, #1
 8003894:	484a      	ldr	r0, [pc, #296]	@ (80039c0 <get_st_biases+0x474>)
 8003896:	f003 fd09 	bl	80072ac <HAL_I2C_Mem_Write>
 800389a:	4603      	mov	r3, r0
 800389c:	2b00      	cmp	r3, #0
 800389e:	d002      	beq.n	80038a6 <get_st_biases+0x35a>
        return -1;
 80038a0:	f04f 33ff 	mov.w	r3, #4294967295
 80038a4:	e254      	b.n	8003d50 <get_st_biases+0x804>
    delay_ms(test.wait_ms);
 80038a6:	2332      	movs	r3, #50	@ 0x32
 80038a8:	4618      	mov	r0, r3
 80038aa:	f002 ff6b 	bl	8006784 <HAL_Delay>
    data[0] = 0;
 80038ae:	2300      	movs	r3, #0
 80038b0:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, data))
 80038b4:	4b41      	ldr	r3, [pc, #260]	@ (80039bc <get_st_biases+0x470>)
 80038b6:	685b      	ldr	r3, [r3, #4]
 80038b8:	781b      	ldrb	r3, [r3, #0]
 80038ba:	4619      	mov	r1, r3
 80038bc:	4b3f      	ldr	r3, [pc, #252]	@ (80039bc <get_st_biases+0x470>)
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	795b      	ldrb	r3, [r3, #5]
 80038c2:	461a      	mov	r2, r3
 80038c4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80038c8:	9302      	str	r3, [sp, #8]
 80038ca:	2301      	movs	r3, #1
 80038cc:	9301      	str	r3, [sp, #4]
 80038ce:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 80038d2:	9300      	str	r3, [sp, #0]
 80038d4:	2301      	movs	r3, #1
 80038d6:	483a      	ldr	r0, [pc, #232]	@ (80039c0 <get_st_biases+0x474>)
 80038d8:	f003 fce8 	bl	80072ac <HAL_I2C_Mem_Write>
 80038dc:	4603      	mov	r3, r0
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d002      	beq.n	80038e8 <get_st_biases+0x39c>
        return -1;
 80038e2:	f04f 33ff 	mov.w	r3, #4294967295
 80038e6:	e233      	b.n	8003d50 <get_st_biases+0x804>

    if (i2c_read(st.hw->addr, st.reg->fifo_count_h, 2, data))
 80038e8:	4b34      	ldr	r3, [pc, #208]	@ (80039bc <get_st_biases+0x470>)
 80038ea:	685b      	ldr	r3, [r3, #4]
 80038ec:	781b      	ldrb	r3, [r3, #0]
 80038ee:	4619      	mov	r1, r3
 80038f0:	4b32      	ldr	r3, [pc, #200]	@ (80039bc <get_st_biases+0x470>)
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	7b1b      	ldrb	r3, [r3, #12]
 80038f6:	461a      	mov	r2, r3
 80038f8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80038fc:	9302      	str	r3, [sp, #8]
 80038fe:	2302      	movs	r3, #2
 8003900:	9301      	str	r3, [sp, #4]
 8003902:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8003906:	9300      	str	r3, [sp, #0]
 8003908:	2301      	movs	r3, #1
 800390a:	482d      	ldr	r0, [pc, #180]	@ (80039c0 <get_st_biases+0x474>)
 800390c:	f003 fdc8 	bl	80074a0 <HAL_I2C_Mem_Read>
 8003910:	4603      	mov	r3, r0
 8003912:	2b00      	cmp	r3, #0
 8003914:	d002      	beq.n	800391c <get_st_biases+0x3d0>
        return -1;
 8003916:	f04f 33ff 	mov.w	r3, #4294967295
 800391a:	e219      	b.n	8003d50 <get_st_biases+0x804>

    fifo_count = (data[0] << 8) | data[1];
 800391c:	f897 30cc 	ldrb.w	r3, [r7, #204]	@ 0xcc
 8003920:	021b      	lsls	r3, r3, #8
 8003922:	b21a      	sxth	r2, r3
 8003924:	f897 30cd 	ldrb.w	r3, [r7, #205]	@ 0xcd
 8003928:	b21b      	sxth	r3, r3
 800392a:	4313      	orrs	r3, r2
 800392c:	b21b      	sxth	r3, r3
 800392e:	f8a7 30dc 	strh.w	r3, [r7, #220]	@ 0xdc
    packet_count = fifo_count / MAX_PACKET_LENGTH;
 8003932:	f8b7 20dc 	ldrh.w	r2, [r7, #220]	@ 0xdc
 8003936:	4b23      	ldr	r3, [pc, #140]	@ (80039c4 <get_st_biases+0x478>)
 8003938:	fba3 2302 	umull	r2, r3, r3, r2
 800393c:	08db      	lsrs	r3, r3, #3
 800393e:	b29b      	uxth	r3, r3
 8003940:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
    gyro[0] = gyro[1] = gyro[2] = 0;
 8003944:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003948:	f103 0108 	add.w	r1, r3, #8
 800394c:	2300      	movs	r3, #0
 800394e:	600b      	str	r3, [r1, #0]
 8003950:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003954:	1d1a      	adds	r2, r3, #4
 8003956:	680b      	ldr	r3, [r1, #0]
 8003958:	6013      	str	r3, [r2, #0]
 800395a:	6812      	ldr	r2, [r2, #0]
 800395c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003960:	601a      	str	r2, [r3, #0]
    accel[0] = accel[1] = accel[2] = 0;
 8003962:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003966:	f103 0108 	add.w	r1, r3, #8
 800396a:	2300      	movs	r3, #0
 800396c:	600b      	str	r3, [r1, #0]
 800396e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003972:	1d1a      	adds	r2, r3, #4
 8003974:	680b      	ldr	r3, [r1, #0]
 8003976:	6013      	str	r3, [r2, #0]
 8003978:	6812      	ldr	r2, [r2, #0]
 800397a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800397e:	601a      	str	r2, [r3, #0]

    for (ii = 0; ii < packet_count; ii++) {
 8003980:	2300      	movs	r3, #0
 8003982:	f887 30df 	strb.w	r3, [r7, #223]	@ 0xdf
 8003986:	e0aa      	b.n	8003ade <get_st_biases+0x592>
        short accel_cur[3], gyro_cur[3];
        if (i2c_read(st.hw->addr, st.reg->fifo_r_w, MAX_PACKET_LENGTH, data))
 8003988:	4b0c      	ldr	r3, [pc, #48]	@ (80039bc <get_st_biases+0x470>)
 800398a:	685b      	ldr	r3, [r3, #4]
 800398c:	781b      	ldrb	r3, [r3, #0]
 800398e:	4619      	mov	r1, r3
 8003990:	4b0a      	ldr	r3, [pc, #40]	@ (80039bc <get_st_biases+0x470>)
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	7b5b      	ldrb	r3, [r3, #13]
 8003996:	461a      	mov	r2, r3
 8003998:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800399c:	9302      	str	r3, [sp, #8]
 800399e:	230c      	movs	r3, #12
 80039a0:	9301      	str	r3, [sp, #4]
 80039a2:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 80039a6:	9300      	str	r3, [sp, #0]
 80039a8:	2301      	movs	r3, #1
 80039aa:	4805      	ldr	r0, [pc, #20]	@ (80039c0 <get_st_biases+0x474>)
 80039ac:	f003 fd78 	bl	80074a0 <HAL_I2C_Mem_Read>
 80039b0:	4603      	mov	r3, r0
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d008      	beq.n	80039c8 <get_st_biases+0x47c>
            return -1;
 80039b6:	f04f 33ff 	mov.w	r3, #4294967295
 80039ba:	e1c9      	b.n	8003d50 <get_st_biases+0x804>
 80039bc:	2000000c 	.word	0x2000000c
 80039c0:	20000134 	.word	0x20000134
 80039c4:	aaaaaaab 	.word	0xaaaaaaab
        accel_cur[0] = ((short)data[0] << 8) | data[1];
 80039c8:	f897 30cc 	ldrb.w	r3, [r7, #204]	@ 0xcc
 80039cc:	021b      	lsls	r3, r3, #8
 80039ce:	b21a      	sxth	r2, r3
 80039d0:	f897 30cd 	ldrb.w	r3, [r7, #205]	@ 0xcd
 80039d4:	b21b      	sxth	r3, r3
 80039d6:	4313      	orrs	r3, r2
 80039d8:	b21b      	sxth	r3, r3
 80039da:	f8a7 30c4 	strh.w	r3, [r7, #196]	@ 0xc4
        accel_cur[1] = ((short)data[2] << 8) | data[3];
 80039de:	f897 30ce 	ldrb.w	r3, [r7, #206]	@ 0xce
 80039e2:	021b      	lsls	r3, r3, #8
 80039e4:	b21a      	sxth	r2, r3
 80039e6:	f897 30cf 	ldrb.w	r3, [r7, #207]	@ 0xcf
 80039ea:	b21b      	sxth	r3, r3
 80039ec:	4313      	orrs	r3, r2
 80039ee:	b21b      	sxth	r3, r3
 80039f0:	f8a7 30c6 	strh.w	r3, [r7, #198]	@ 0xc6
        accel_cur[2] = ((short)data[4] << 8) | data[5];
 80039f4:	f897 30d0 	ldrb.w	r3, [r7, #208]	@ 0xd0
 80039f8:	021b      	lsls	r3, r3, #8
 80039fa:	b21a      	sxth	r2, r3
 80039fc:	f897 30d1 	ldrb.w	r3, [r7, #209]	@ 0xd1
 8003a00:	b21b      	sxth	r3, r3
 8003a02:	4313      	orrs	r3, r2
 8003a04:	b21b      	sxth	r3, r3
 8003a06:	f8a7 30c8 	strh.w	r3, [r7, #200]	@ 0xc8
        accel[0] += (long)accel_cur[0];
 8003a0a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003a0e:	681a      	ldr	r2, [r3, #0]
 8003a10:	f9b7 30c4 	ldrsh.w	r3, [r7, #196]	@ 0xc4
 8003a14:	441a      	add	r2, r3
 8003a16:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003a1a:	601a      	str	r2, [r3, #0]
        accel[1] += (long)accel_cur[1];
 8003a1c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003a20:	3304      	adds	r3, #4
 8003a22:	6819      	ldr	r1, [r3, #0]
 8003a24:	f9b7 30c6 	ldrsh.w	r3, [r7, #198]	@ 0xc6
 8003a28:	4618      	mov	r0, r3
 8003a2a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003a2e:	1d1a      	adds	r2, r3, #4
 8003a30:	180b      	adds	r3, r1, r0
 8003a32:	6013      	str	r3, [r2, #0]
        accel[2] += (long)accel_cur[2];
 8003a34:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003a38:	3308      	adds	r3, #8
 8003a3a:	6819      	ldr	r1, [r3, #0]
 8003a3c:	f9b7 30c8 	ldrsh.w	r3, [r7, #200]	@ 0xc8
 8003a40:	4618      	mov	r0, r3
 8003a42:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003a46:	f103 0208 	add.w	r2, r3, #8
 8003a4a:	180b      	adds	r3, r1, r0
 8003a4c:	6013      	str	r3, [r2, #0]
        gyro_cur[0] = (((short)data[6] << 8) | data[7]);
 8003a4e:	f897 30d2 	ldrb.w	r3, [r7, #210]	@ 0xd2
 8003a52:	021b      	lsls	r3, r3, #8
 8003a54:	b21a      	sxth	r2, r3
 8003a56:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8003a5a:	b21b      	sxth	r3, r3
 8003a5c:	4313      	orrs	r3, r2
 8003a5e:	b21b      	sxth	r3, r3
 8003a60:	f8a7 30bc 	strh.w	r3, [r7, #188]	@ 0xbc
        gyro_cur[1] = (((short)data[8] << 8) | data[9]);
 8003a64:	f897 30d4 	ldrb.w	r3, [r7, #212]	@ 0xd4
 8003a68:	021b      	lsls	r3, r3, #8
 8003a6a:	b21a      	sxth	r2, r3
 8003a6c:	f897 30d5 	ldrb.w	r3, [r7, #213]	@ 0xd5
 8003a70:	b21b      	sxth	r3, r3
 8003a72:	4313      	orrs	r3, r2
 8003a74:	b21b      	sxth	r3, r3
 8003a76:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
        gyro_cur[2] = (((short)data[10] << 8) | data[11]);
 8003a7a:	f897 30d6 	ldrb.w	r3, [r7, #214]	@ 0xd6
 8003a7e:	021b      	lsls	r3, r3, #8
 8003a80:	b21a      	sxth	r2, r3
 8003a82:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
 8003a86:	b21b      	sxth	r3, r3
 8003a88:	4313      	orrs	r3, r2
 8003a8a:	b21b      	sxth	r3, r3
 8003a8c:	f8a7 30c0 	strh.w	r3, [r7, #192]	@ 0xc0
        gyro[0] += (long)gyro_cur[0];
 8003a90:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003a94:	681a      	ldr	r2, [r3, #0]
 8003a96:	f9b7 30bc 	ldrsh.w	r3, [r7, #188]	@ 0xbc
 8003a9a:	441a      	add	r2, r3
 8003a9c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003aa0:	601a      	str	r2, [r3, #0]
        gyro[1] += (long)gyro_cur[1];
 8003aa2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003aa6:	3304      	adds	r3, #4
 8003aa8:	6819      	ldr	r1, [r3, #0]
 8003aaa:	f9b7 30be 	ldrsh.w	r3, [r7, #190]	@ 0xbe
 8003aae:	4618      	mov	r0, r3
 8003ab0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003ab4:	1d1a      	adds	r2, r3, #4
 8003ab6:	180b      	adds	r3, r1, r0
 8003ab8:	6013      	str	r3, [r2, #0]
        gyro[2] += (long)gyro_cur[2];
 8003aba:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003abe:	3308      	adds	r3, #8
 8003ac0:	6819      	ldr	r1, [r3, #0]
 8003ac2:	f9b7 30c0 	ldrsh.w	r3, [r7, #192]	@ 0xc0
 8003ac6:	4618      	mov	r0, r3
 8003ac8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003acc:	f103 0208 	add.w	r2, r3, #8
 8003ad0:	180b      	adds	r3, r1, r0
 8003ad2:	6013      	str	r3, [r2, #0]
    for (ii = 0; ii < packet_count; ii++) {
 8003ad4:	f897 30df 	ldrb.w	r3, [r7, #223]	@ 0xdf
 8003ad8:	3301      	adds	r3, #1
 8003ada:	f887 30df 	strb.w	r3, [r7, #223]	@ 0xdf
 8003ade:	f897 20df 	ldrb.w	r2, [r7, #223]	@ 0xdf
 8003ae2:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8003ae6:	429a      	cmp	r2, r3
 8003ae8:	f4ff af4e 	bcc.w	8003988 <get_st_biases+0x43c>
            packet_count);
        /* Don't remove gravity! */
        accel[2] -= 65536L;
    }
#else
    gyro[0] = (long)(((long long)gyro[0]<<16) / test.gyro_sens / packet_count);
 8003aec:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	17da      	asrs	r2, r3, #31
 8003af4:	461c      	mov	r4, r3
 8003af6:	4615      	mov	r5, r2
 8003af8:	1423      	asrs	r3, r4, #16
 8003afa:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8003afe:	0423      	lsls	r3, r4, #16
 8003b00:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003b04:	2283      	movs	r2, #131	@ 0x83
 8003b06:	2300      	movs	r3, #0
 8003b08:	f8c7 2098 	str.w	r2, [r7, #152]	@ 0x98
 8003b0c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003b10:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 8003b14:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	@ 0xa0
 8003b18:	f7fd fa8e 	bl	8001038 <__aeabi_ldivmod>
 8003b1c:	4602      	mov	r2, r0
 8003b1e:	460b      	mov	r3, r1
 8003b20:	4610      	mov	r0, r2
 8003b22:	4619      	mov	r1, r3
 8003b24:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8003b28:	2200      	movs	r2, #0
 8003b2a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003b2e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003b32:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	@ 0x90
 8003b36:	f7fd fa7f 	bl	8001038 <__aeabi_ldivmod>
 8003b3a:	4602      	mov	r2, r0
 8003b3c:	460b      	mov	r3, r1
 8003b3e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003b42:	601a      	str	r2, [r3, #0]
    gyro[1] = (long)(((long long)gyro[1]<<16) / test.gyro_sens / packet_count);
 8003b44:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003b48:	3304      	adds	r3, #4
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	17da      	asrs	r2, r3, #31
 8003b4e:	4698      	mov	r8, r3
 8003b50:	4691      	mov	r9, r2
 8003b52:	ea4f 4328 	mov.w	r3, r8, asr #16
 8003b56:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8003b5a:	ea4f 4308 	mov.w	r3, r8, lsl #16
 8003b5e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003b62:	2283      	movs	r2, #131	@ 0x83
 8003b64:	2300      	movs	r3, #0
 8003b66:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8003b6a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003b6e:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	@ 0x80
 8003b72:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	@ 0x88
 8003b76:	f7fd fa5f 	bl	8001038 <__aeabi_ldivmod>
 8003b7a:	4602      	mov	r2, r0
 8003b7c:	460b      	mov	r3, r1
 8003b7e:	4610      	mov	r0, r2
 8003b80:	4619      	mov	r1, r3
 8003b82:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8003b86:	2200      	movs	r2, #0
 8003b88:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003b8a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003b8c:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	@ 0x78
 8003b90:	f7fd fa52 	bl	8001038 <__aeabi_ldivmod>
 8003b94:	4602      	mov	r2, r0
 8003b96:	460b      	mov	r3, r1
 8003b98:	4610      	mov	r0, r2
 8003b9a:	4619      	mov	r1, r3
 8003b9c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003ba0:	1d1a      	adds	r2, r3, #4
 8003ba2:	4603      	mov	r3, r0
 8003ba4:	6013      	str	r3, [r2, #0]
    gyro[2] = (long)(((long long)gyro[2]<<16) / test.gyro_sens / packet_count);
 8003ba6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003baa:	3308      	adds	r3, #8
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	17da      	asrs	r2, r3, #31
 8003bb0:	469a      	mov	sl, r3
 8003bb2:	4693      	mov	fp, r2
 8003bb4:	ea4f 432a 	mov.w	r3, sl, asr #16
 8003bb8:	677b      	str	r3, [r7, #116]	@ 0x74
 8003bba:	ea4f 430a 	mov.w	r3, sl, lsl #16
 8003bbe:	673b      	str	r3, [r7, #112]	@ 0x70
 8003bc0:	2283      	movs	r2, #131	@ 0x83
 8003bc2:	2300      	movs	r3, #0
 8003bc4:	66ba      	str	r2, [r7, #104]	@ 0x68
 8003bc6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003bc8:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 8003bcc:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 8003bd0:	f7fd fa32 	bl	8001038 <__aeabi_ldivmod>
 8003bd4:	4602      	mov	r2, r0
 8003bd6:	460b      	mov	r3, r1
 8003bd8:	4610      	mov	r0, r2
 8003bda:	4619      	mov	r1, r3
 8003bdc:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8003be0:	2200      	movs	r2, #0
 8003be2:	663b      	str	r3, [r7, #96]	@ 0x60
 8003be4:	667a      	str	r2, [r7, #100]	@ 0x64
 8003be6:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 8003bea:	f7fd fa25 	bl	8001038 <__aeabi_ldivmod>
 8003bee:	4602      	mov	r2, r0
 8003bf0:	460b      	mov	r3, r1
 8003bf2:	4610      	mov	r0, r2
 8003bf4:	4619      	mov	r1, r3
 8003bf6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003bfa:	f103 0208 	add.w	r2, r3, #8
 8003bfe:	4603      	mov	r3, r0
 8003c00:	6013      	str	r3, [r2, #0]
    accel[0] = (long)(((long long)accel[0]<<16) / test.accel_sens /
 8003c02:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	17da      	asrs	r2, r3, #31
 8003c0a:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003c0c:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8003c0e:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8003c12:	460b      	mov	r3, r1
 8003c14:	141b      	asrs	r3, r3, #16
 8003c16:	657b      	str	r3, [r7, #84]	@ 0x54
 8003c18:	460b      	mov	r3, r1
 8003c1a:	041b      	lsls	r3, r3, #16
 8003c1c:	653b      	str	r3, [r7, #80]	@ 0x50
 8003c1e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003c22:	2300      	movs	r3, #0
 8003c24:	64ba      	str	r2, [r7, #72]	@ 0x48
 8003c26:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003c28:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003c2c:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	@ 0x50
 8003c30:	f7fd fa02 	bl	8001038 <__aeabi_ldivmod>
 8003c34:	4602      	mov	r2, r0
 8003c36:	460b      	mov	r3, r1
 8003c38:	4610      	mov	r0, r2
 8003c3a:	4619      	mov	r1, r3
 8003c3c:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8003c40:	2200      	movs	r2, #0
 8003c42:	643b      	str	r3, [r7, #64]	@ 0x40
 8003c44:	647a      	str	r2, [r7, #68]	@ 0x44
 8003c46:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003c4a:	f7fd f9f5 	bl	8001038 <__aeabi_ldivmod>
 8003c4e:	4602      	mov	r2, r0
 8003c50:	460b      	mov	r3, r1
 8003c52:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003c56:	601a      	str	r2, [r3, #0]
        packet_count);
    accel[1] = (long)(((long long)accel[1]<<16) / test.accel_sens /
 8003c58:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003c5c:	3304      	adds	r3, #4
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	17da      	asrs	r2, r3, #31
 8003c62:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003c64:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8003c66:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8003c6a:	460b      	mov	r3, r1
 8003c6c:	141b      	asrs	r3, r3, #16
 8003c6e:	637b      	str	r3, [r7, #52]	@ 0x34
 8003c70:	460b      	mov	r3, r1
 8003c72:	041b      	lsls	r3, r3, #16
 8003c74:	633b      	str	r3, [r7, #48]	@ 0x30
 8003c76:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003c7a:	2300      	movs	r3, #0
 8003c7c:	62ba      	str	r2, [r7, #40]	@ 0x28
 8003c7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003c80:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003c84:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 8003c88:	f7fd f9d6 	bl	8001038 <__aeabi_ldivmod>
 8003c8c:	4602      	mov	r2, r0
 8003c8e:	460b      	mov	r3, r1
 8003c90:	4610      	mov	r0, r2
 8003c92:	4619      	mov	r1, r3
 8003c94:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8003c98:	2200      	movs	r2, #0
 8003c9a:	623b      	str	r3, [r7, #32]
 8003c9c:	627a      	str	r2, [r7, #36]	@ 0x24
 8003c9e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003ca2:	f7fd f9c9 	bl	8001038 <__aeabi_ldivmod>
 8003ca6:	4602      	mov	r2, r0
 8003ca8:	460b      	mov	r3, r1
 8003caa:	4610      	mov	r0, r2
 8003cac:	4619      	mov	r1, r3
 8003cae:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003cb2:	3304      	adds	r3, #4
 8003cb4:	4602      	mov	r2, r0
 8003cb6:	601a      	str	r2, [r3, #0]
        packet_count);
    accel[2] = (long)(((long long)accel[2]<<16) / test.accel_sens /
 8003cb8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003cbc:	3308      	adds	r3, #8
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	17da      	asrs	r2, r3, #31
 8003cc2:	61bb      	str	r3, [r7, #24]
 8003cc4:	61fa      	str	r2, [r7, #28]
 8003cc6:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8003cca:	460b      	mov	r3, r1
 8003ccc:	141b      	asrs	r3, r3, #16
 8003cce:	617b      	str	r3, [r7, #20]
 8003cd0:	460b      	mov	r3, r1
 8003cd2:	041b      	lsls	r3, r3, #16
 8003cd4:	613b      	str	r3, [r7, #16]
 8003cd6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003cda:	2300      	movs	r3, #0
 8003cdc:	60ba      	str	r2, [r7, #8]
 8003cde:	60fb      	str	r3, [r7, #12]
 8003ce0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003ce4:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003ce8:	f7fd f9a6 	bl	8001038 <__aeabi_ldivmod>
 8003cec:	4602      	mov	r2, r0
 8003cee:	460b      	mov	r3, r1
 8003cf0:	4610      	mov	r0, r2
 8003cf2:	4619      	mov	r1, r3
 8003cf4:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8003cf8:	2200      	movs	r2, #0
 8003cfa:	603b      	str	r3, [r7, #0]
 8003cfc:	607a      	str	r2, [r7, #4]
 8003cfe:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003d02:	f7fd f999 	bl	8001038 <__aeabi_ldivmod>
 8003d06:	4602      	mov	r2, r0
 8003d08:	460b      	mov	r3, r1
 8003d0a:	4610      	mov	r0, r2
 8003d0c:	4619      	mov	r1, r3
 8003d0e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003d12:	3308      	adds	r3, #8
 8003d14:	4602      	mov	r2, r0
 8003d16:	601a      	str	r2, [r3, #0]
        packet_count);
    /* Don't remove gravity! */
    if (accel[2] > 0L)
 8003d18:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003d1c:	3308      	adds	r3, #8
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	dd0a      	ble.n	8003d3a <get_st_biases+0x7ee>
        accel[2] -= 65536L;
 8003d24:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003d28:	3308      	adds	r3, #8
 8003d2a:	681a      	ldr	r2, [r3, #0]
 8003d2c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003d30:	3308      	adds	r3, #8
 8003d32:	f5a2 3280 	sub.w	r2, r2, #65536	@ 0x10000
 8003d36:	601a      	str	r2, [r3, #0]
 8003d38:	e009      	b.n	8003d4e <get_st_biases+0x802>
    else
        accel[2] += 65536L;
 8003d3a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003d3e:	3308      	adds	r3, #8
 8003d40:	681a      	ldr	r2, [r3, #0]
 8003d42:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003d46:	3308      	adds	r3, #8
 8003d48:	f502 3280 	add.w	r2, r2, #65536	@ 0x10000
 8003d4c:	601a      	str	r2, [r3, #0]
#endif

    return 0;
 8003d4e:	2300      	movs	r3, #0
}
 8003d50:	4618      	mov	r0, r3
 8003d52:	37e0      	adds	r7, #224	@ 0xe0
 8003d54:	46bd      	mov	sp, r7
 8003d56:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003d5a:	bf00      	nop

08003d5c <mpu_run_self_test>:
 *  @param[out] gyro        Gyro biases in q16 format.
 *  @param[out] accel       Accel biases (if applicable) in q16 format.
 *  @return     Result mask (see above).
 */
int mpu_run_self_test(long *gyro, long *accel)
{
 8003d5c:	b580      	push	{r7, lr}
 8003d5e:	b08e      	sub	sp, #56	@ 0x38
 8003d60:	af00      	add	r7, sp, #0
 8003d62:	6078      	str	r0, [r7, #4]
 8003d64:	6039      	str	r1, [r7, #0]
#ifdef MPU6050
    const unsigned char tries = 2;
 8003d66:	2302      	movs	r3, #2
 8003d68:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
    int result;
    unsigned char accel_fsr, fifo_sensors, sensors_on;
    unsigned short gyro_fsr, sample_rate, lpf;
    unsigned char dmp_was_on;

    if (st.chip_cfg.dmp_on) {
 8003d6c:	4b64      	ldr	r3, [pc, #400]	@ (8003f00 <mpu_run_self_test+0x1a4>)
 8003d6e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d006      	beq.n	8003d84 <mpu_run_self_test+0x28>
        mpu_set_dmp_state(0);
 8003d76:	2000      	movs	r0, #0
 8003d78:	f000 fa18 	bl	80041ac <mpu_set_dmp_state>
        dmp_was_on = 1;
 8003d7c:	2301      	movs	r3, #1
 8003d7e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8003d82:	e002      	b.n	8003d8a <mpu_run_self_test+0x2e>
    } else
        dmp_was_on = 0;
 8003d84:	2300      	movs	r3, #0
 8003d86:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Get initial settings. */
    mpu_get_gyro_fsr(&gyro_fsr);
 8003d8a:	f107 030c 	add.w	r3, r7, #12
 8003d8e:	4618      	mov	r0, r3
 8003d90:	f7fe fcdc 	bl	800274c <mpu_get_gyro_fsr>
    mpu_get_accel_fsr(&accel_fsr);
 8003d94:	f107 030f 	add.w	r3, r7, #15
 8003d98:	4618      	mov	r0, r3
 8003d9a:	f7fe fd6b 	bl	8002874 <mpu_get_accel_fsr>
    mpu_get_lpf(&lpf);
 8003d9e:	f107 0308 	add.w	r3, r7, #8
 8003da2:	4618      	mov	r0, r3
 8003da4:	f7fe fe12 	bl	80029cc <mpu_get_lpf>
    mpu_get_sample_rate(&sample_rate);
 8003da8:	f107 030a 	add.w	r3, r7, #10
 8003dac:	4618      	mov	r0, r3
 8003dae:	f7fe fea3 	bl	8002af8 <mpu_get_sample_rate>
    sensors_on = st.chip_cfg.sensors;
 8003db2:	4b53      	ldr	r3, [pc, #332]	@ (8003f00 <mpu_run_self_test+0x1a4>)
 8003db4:	7a9b      	ldrb	r3, [r3, #10]
 8003db6:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
    mpu_get_fifo_config(&fifo_sensors);
 8003dba:	f107 030e 	add.w	r3, r7, #14
 8003dbe:	4618      	mov	r0, r3
 8003dc0:	f7fe ff9a 	bl	8002cf8 <mpu_get_fifo_config>

    /* For older chips, the self-test will be different. */
#if defined MPU6050
    for (ii = 0; ii < tries; ii++)
 8003dc4:	2300      	movs	r3, #0
 8003dc6:	637b      	str	r3, [r7, #52]	@ 0x34
 8003dc8:	e00a      	b.n	8003de0 <mpu_run_self_test+0x84>
        if (!get_st_biases(gyro, accel, 0))
 8003dca:	2200      	movs	r2, #0
 8003dcc:	6839      	ldr	r1, [r7, #0]
 8003dce:	6878      	ldr	r0, [r7, #4]
 8003dd0:	f7ff fbbc 	bl	800354c <get_st_biases>
 8003dd4:	4603      	mov	r3, r0
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d008      	beq.n	8003dec <mpu_run_self_test+0x90>
    for (ii = 0; ii < tries; ii++)
 8003dda:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003ddc:	3301      	adds	r3, #1
 8003dde:	637b      	str	r3, [r7, #52]	@ 0x34
 8003de0:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8003de4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003de6:	429a      	cmp	r2, r3
 8003de8:	dbef      	blt.n	8003dca <mpu_run_self_test+0x6e>
 8003dea:	e000      	b.n	8003dee <mpu_run_self_test+0x92>
            break;
 8003dec:	bf00      	nop
    if (ii == tries) {
 8003dee:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8003df2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003df4:	429a      	cmp	r2, r3
 8003df6:	d102      	bne.n	8003dfe <mpu_run_self_test+0xa2>
        /* If we reach this point, we most likely encountered an I2C error.
         * We'll just report an error for all three sensors.
         */
        result = 0;
 8003df8:	2300      	movs	r3, #0
 8003dfa:	633b      	str	r3, [r7, #48]	@ 0x30
        goto restore;
 8003dfc:	e045      	b.n	8003e8a <mpu_run_self_test+0x12e>
    }
    for (ii = 0; ii < tries; ii++)
 8003dfe:	2300      	movs	r3, #0
 8003e00:	637b      	str	r3, [r7, #52]	@ 0x34
 8003e02:	e00d      	b.n	8003e20 <mpu_run_self_test+0xc4>
        if (!get_st_biases(gyro_st, accel_st, 1))
 8003e04:	f107 0110 	add.w	r1, r7, #16
 8003e08:	f107 031c 	add.w	r3, r7, #28
 8003e0c:	2201      	movs	r2, #1
 8003e0e:	4618      	mov	r0, r3
 8003e10:	f7ff fb9c 	bl	800354c <get_st_biases>
 8003e14:	4603      	mov	r3, r0
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d008      	beq.n	8003e2c <mpu_run_self_test+0xd0>
    for (ii = 0; ii < tries; ii++)
 8003e1a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003e1c:	3301      	adds	r3, #1
 8003e1e:	637b      	str	r3, [r7, #52]	@ 0x34
 8003e20:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8003e24:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003e26:	429a      	cmp	r2, r3
 8003e28:	dbec      	blt.n	8003e04 <mpu_run_self_test+0xa8>
 8003e2a:	e000      	b.n	8003e2e <mpu_run_self_test+0xd2>
            break;
 8003e2c:	bf00      	nop
    if (ii == tries) {
 8003e2e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8003e32:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003e34:	429a      	cmp	r2, r3
 8003e36:	d102      	bne.n	8003e3e <mpu_run_self_test+0xe2>
        /* Again, probably an I2C error. */
        result = 0;
 8003e38:	2300      	movs	r3, #0
 8003e3a:	633b      	str	r3, [r7, #48]	@ 0x30
        goto restore;
 8003e3c:	e025      	b.n	8003e8a <mpu_run_self_test+0x12e>
    }
    accel_result = accel_self_test(accel, accel_st);
 8003e3e:	f107 0310 	add.w	r3, r7, #16
 8003e42:	4619      	mov	r1, r3
 8003e44:	6838      	ldr	r0, [r7, #0]
 8003e46:	f7ff fa37 	bl	80032b8 <accel_self_test>
 8003e4a:	4603      	mov	r3, r0
 8003e4c:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
    gyro_result = gyro_self_test(gyro, gyro_st);
 8003e50:	f107 031c 	add.w	r3, r7, #28
 8003e54:	4619      	mov	r1, r3
 8003e56:	6878      	ldr	r0, [r7, #4]
 8003e58:	f7ff fab2 	bl	80033c0 <gyro_self_test>
 8003e5c:	4603      	mov	r3, r0
 8003e5e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

    result = 0;
 8003e62:	2300      	movs	r3, #0
 8003e64:	633b      	str	r3, [r7, #48]	@ 0x30
    if (!gyro_result)
 8003e66:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d103      	bne.n	8003e76 <mpu_run_self_test+0x11a>
        result |= 0x01;
 8003e6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e70:	f043 0301 	orr.w	r3, r3, #1
 8003e74:	633b      	str	r3, [r7, #48]	@ 0x30
    if (!accel_result)
 8003e76:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d104      	bne.n	8003e88 <mpu_run_self_test+0x12c>
        result |= 0x02;
 8003e7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e80:	f043 0302 	orr.w	r3, r3, #2
 8003e84:	633b      	str	r3, [r7, #48]	@ 0x30
 8003e86:	e000      	b.n	8003e8a <mpu_run_self_test+0x12e>
#ifdef AK89xx_SECONDARY
    compass_result = compass_self_test();
    if (!compass_result)
        result |= 0x04;
#endif
restore:
 8003e88:	bf00      	nop
     */
    get_st_biases(gyro, accel, 0);
    result = 0x7;
#endif
    /* Set to invalid values to ensure no I2C writes are skipped. */
    st.chip_cfg.gyro_fsr = 0xFF;
 8003e8a:	4b1d      	ldr	r3, [pc, #116]	@ (8003f00 <mpu_run_self_test+0x1a4>)
 8003e8c:	22ff      	movs	r2, #255	@ 0xff
 8003e8e:	721a      	strb	r2, [r3, #8]
    st.chip_cfg.accel_fsr = 0xFF;
 8003e90:	4b1b      	ldr	r3, [pc, #108]	@ (8003f00 <mpu_run_self_test+0x1a4>)
 8003e92:	22ff      	movs	r2, #255	@ 0xff
 8003e94:	725a      	strb	r2, [r3, #9]
    st.chip_cfg.lpf = 0xFF;
 8003e96:	4b1a      	ldr	r3, [pc, #104]	@ (8003f00 <mpu_run_self_test+0x1a4>)
 8003e98:	22ff      	movs	r2, #255	@ 0xff
 8003e9a:	72da      	strb	r2, [r3, #11]
    st.chip_cfg.sample_rate = 0xFFFF;
 8003e9c:	4b18      	ldr	r3, [pc, #96]	@ (8003f00 <mpu_run_self_test+0x1a4>)
 8003e9e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003ea2:	81da      	strh	r2, [r3, #14]
    st.chip_cfg.sensors = 0xFF;
 8003ea4:	4b16      	ldr	r3, [pc, #88]	@ (8003f00 <mpu_run_self_test+0x1a4>)
 8003ea6:	22ff      	movs	r2, #255	@ 0xff
 8003ea8:	729a      	strb	r2, [r3, #10]
    st.chip_cfg.fifo_enable = 0xFF;
 8003eaa:	4b15      	ldr	r3, [pc, #84]	@ (8003f00 <mpu_run_self_test+0x1a4>)
 8003eac:	22ff      	movs	r2, #255	@ 0xff
 8003eae:	741a      	strb	r2, [r3, #16]
    st.chip_cfg.clk_src = INV_CLK_PLL;
 8003eb0:	4b13      	ldr	r3, [pc, #76]	@ (8003f00 <mpu_run_self_test+0x1a4>)
 8003eb2:	2201      	movs	r2, #1
 8003eb4:	731a      	strb	r2, [r3, #12]
    mpu_set_gyro_fsr(gyro_fsr);
 8003eb6:	89bb      	ldrh	r3, [r7, #12]
 8003eb8:	4618      	mov	r0, r3
 8003eba:	f7fe fc7b 	bl	80027b4 <mpu_set_gyro_fsr>
    mpu_set_accel_fsr(accel_fsr);
 8003ebe:	7bfb      	ldrb	r3, [r7, #15]
 8003ec0:	4618      	mov	r0, r3
 8003ec2:	f7fe fd11 	bl	80028e8 <mpu_set_accel_fsr>
    mpu_set_lpf(lpf);
 8003ec6:	893b      	ldrh	r3, [r7, #8]
 8003ec8:	4618      	mov	r0, r3
 8003eca:	f7fe fdbb 	bl	8002a44 <mpu_set_lpf>
    mpu_set_sample_rate(sample_rate);
 8003ece:	897b      	ldrh	r3, [r7, #10]
 8003ed0:	4618      	mov	r0, r3
 8003ed2:	f7fe fe29 	bl	8002b28 <mpu_set_sample_rate>
    mpu_set_sensors(sensors_on);
 8003ed6:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8003eda:	4618      	mov	r0, r3
 8003edc:	f7fe ff6e 	bl	8002dbc <mpu_set_sensors>
    mpu_configure_fifo(fifo_sensors);
 8003ee0:	7bbb      	ldrb	r3, [r7, #14]
 8003ee2:	4618      	mov	r0, r3
 8003ee4:	f7fe ff18 	bl	8002d18 <mpu_configure_fifo>

    if (dmp_was_on)
 8003ee8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d002      	beq.n	8003ef6 <mpu_run_self_test+0x19a>
        mpu_set_dmp_state(1);
 8003ef0:	2001      	movs	r0, #1
 8003ef2:	f000 f95b 	bl	80041ac <mpu_set_dmp_state>

    return result;
 8003ef6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
}
 8003ef8:	4618      	mov	r0, r3
 8003efa:	3738      	adds	r7, #56	@ 0x38
 8003efc:	46bd      	mov	sp, r7
 8003efe:	bd80      	pop	{r7, pc}
 8003f00:	2000000c 	.word	0x2000000c

08003f04 <mpu_write_mem>:
 *  @param[in]  data        Bytes to write to memory.
 *  @return     0 if successful.
 */
int mpu_write_mem(unsigned short mem_addr, unsigned short length,
        unsigned char *data)
{
 8003f04:	b580      	push	{r7, lr}
 8003f06:	b088      	sub	sp, #32
 8003f08:	af04      	add	r7, sp, #16
 8003f0a:	4603      	mov	r3, r0
 8003f0c:	603a      	str	r2, [r7, #0]
 8003f0e:	80fb      	strh	r3, [r7, #6]
 8003f10:	460b      	mov	r3, r1
 8003f12:	80bb      	strh	r3, [r7, #4]
    unsigned char tmp[2];

    if (!data)
 8003f14:	683b      	ldr	r3, [r7, #0]
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d102      	bne.n	8003f20 <mpu_write_mem+0x1c>
        return -1;
 8003f1a:	f04f 33ff 	mov.w	r3, #4294967295
 8003f1e:	e04e      	b.n	8003fbe <mpu_write_mem+0xba>
    if (!st.chip_cfg.sensors)
 8003f20:	4b29      	ldr	r3, [pc, #164]	@ (8003fc8 <mpu_write_mem+0xc4>)
 8003f22:	7a9b      	ldrb	r3, [r3, #10]
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d102      	bne.n	8003f2e <mpu_write_mem+0x2a>
        return -1;
 8003f28:	f04f 33ff 	mov.w	r3, #4294967295
 8003f2c:	e047      	b.n	8003fbe <mpu_write_mem+0xba>

    tmp[0] = (unsigned char)(mem_addr >> 8);
 8003f2e:	88fb      	ldrh	r3, [r7, #6]
 8003f30:	0a1b      	lsrs	r3, r3, #8
 8003f32:	b29b      	uxth	r3, r3
 8003f34:	b2db      	uxtb	r3, r3
 8003f36:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)(mem_addr & 0xFF);
 8003f38:	88fb      	ldrh	r3, [r7, #6]
 8003f3a:	b2db      	uxtb	r3, r3
 8003f3c:	737b      	strb	r3, [r7, #13]

    /* Check bank boundaries. */
    if (tmp[1] + length > st.hw->bank_size)
 8003f3e:	7b7b      	ldrb	r3, [r7, #13]
 8003f40:	461a      	mov	r2, r3
 8003f42:	88bb      	ldrh	r3, [r7, #4]
 8003f44:	4413      	add	r3, r2
 8003f46:	4a20      	ldr	r2, [pc, #128]	@ (8003fc8 <mpu_write_mem+0xc4>)
 8003f48:	6852      	ldr	r2, [r2, #4]
 8003f4a:	8952      	ldrh	r2, [r2, #10]
 8003f4c:	4293      	cmp	r3, r2
 8003f4e:	dd02      	ble.n	8003f56 <mpu_write_mem+0x52>
        return -1;
 8003f50:	f04f 33ff 	mov.w	r3, #4294967295
 8003f54:	e033      	b.n	8003fbe <mpu_write_mem+0xba>

    if (i2c_write(st.hw->addr, st.reg->bank_sel, 2, tmp))
 8003f56:	4b1c      	ldr	r3, [pc, #112]	@ (8003fc8 <mpu_write_mem+0xc4>)
 8003f58:	685b      	ldr	r3, [r3, #4]
 8003f5a:	781b      	ldrb	r3, [r3, #0]
 8003f5c:	4619      	mov	r1, r3
 8003f5e:	4b1a      	ldr	r3, [pc, #104]	@ (8003fc8 <mpu_write_mem+0xc4>)
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	7edb      	ldrb	r3, [r3, #27]
 8003f64:	461a      	mov	r2, r3
 8003f66:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003f6a:	9302      	str	r3, [sp, #8]
 8003f6c:	2302      	movs	r3, #2
 8003f6e:	9301      	str	r3, [sp, #4]
 8003f70:	f107 030c 	add.w	r3, r7, #12
 8003f74:	9300      	str	r3, [sp, #0]
 8003f76:	2301      	movs	r3, #1
 8003f78:	4814      	ldr	r0, [pc, #80]	@ (8003fcc <mpu_write_mem+0xc8>)
 8003f7a:	f003 f997 	bl	80072ac <HAL_I2C_Mem_Write>
 8003f7e:	4603      	mov	r3, r0
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d002      	beq.n	8003f8a <mpu_write_mem+0x86>
        return -1;
 8003f84:	f04f 33ff 	mov.w	r3, #4294967295
 8003f88:	e019      	b.n	8003fbe <mpu_write_mem+0xba>
    if (i2c_write(st.hw->addr, st.reg->mem_r_w, length, data))
 8003f8a:	4b0f      	ldr	r3, [pc, #60]	@ (8003fc8 <mpu_write_mem+0xc4>)
 8003f8c:	685b      	ldr	r3, [r3, #4]
 8003f8e:	781b      	ldrb	r3, [r3, #0]
 8003f90:	4619      	mov	r1, r3
 8003f92:	4b0d      	ldr	r3, [pc, #52]	@ (8003fc8 <mpu_write_mem+0xc4>)
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	7e1b      	ldrb	r3, [r3, #24]
 8003f98:	461a      	mov	r2, r3
 8003f9a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003f9e:	9302      	str	r3, [sp, #8]
 8003fa0:	88bb      	ldrh	r3, [r7, #4]
 8003fa2:	9301      	str	r3, [sp, #4]
 8003fa4:	683b      	ldr	r3, [r7, #0]
 8003fa6:	9300      	str	r3, [sp, #0]
 8003fa8:	2301      	movs	r3, #1
 8003faa:	4808      	ldr	r0, [pc, #32]	@ (8003fcc <mpu_write_mem+0xc8>)
 8003fac:	f003 f97e 	bl	80072ac <HAL_I2C_Mem_Write>
 8003fb0:	4603      	mov	r3, r0
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d002      	beq.n	8003fbc <mpu_write_mem+0xb8>
        return -1;
 8003fb6:	f04f 33ff 	mov.w	r3, #4294967295
 8003fba:	e000      	b.n	8003fbe <mpu_write_mem+0xba>
    return 0;
 8003fbc:	2300      	movs	r3, #0
}
 8003fbe:	4618      	mov	r0, r3
 8003fc0:	3710      	adds	r7, #16
 8003fc2:	46bd      	mov	sp, r7
 8003fc4:	bd80      	pop	{r7, pc}
 8003fc6:	bf00      	nop
 8003fc8:	2000000c 	.word	0x2000000c
 8003fcc:	20000134 	.word	0x20000134

08003fd0 <mpu_read_mem>:
 *  @param[out] data        Bytes read from memory.
 *  @return     0 if successful.
 */
int mpu_read_mem(unsigned short mem_addr, unsigned short length,
        unsigned char *data)
{
 8003fd0:	b580      	push	{r7, lr}
 8003fd2:	b088      	sub	sp, #32
 8003fd4:	af04      	add	r7, sp, #16
 8003fd6:	4603      	mov	r3, r0
 8003fd8:	603a      	str	r2, [r7, #0]
 8003fda:	80fb      	strh	r3, [r7, #6]
 8003fdc:	460b      	mov	r3, r1
 8003fde:	80bb      	strh	r3, [r7, #4]
    unsigned char tmp[2];

    if (!data)
 8003fe0:	683b      	ldr	r3, [r7, #0]
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d102      	bne.n	8003fec <mpu_read_mem+0x1c>
        return -1;
 8003fe6:	f04f 33ff 	mov.w	r3, #4294967295
 8003fea:	e04e      	b.n	800408a <mpu_read_mem+0xba>
    if (!st.chip_cfg.sensors)
 8003fec:	4b29      	ldr	r3, [pc, #164]	@ (8004094 <mpu_read_mem+0xc4>)
 8003fee:	7a9b      	ldrb	r3, [r3, #10]
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d102      	bne.n	8003ffa <mpu_read_mem+0x2a>
        return -1;
 8003ff4:	f04f 33ff 	mov.w	r3, #4294967295
 8003ff8:	e047      	b.n	800408a <mpu_read_mem+0xba>

    tmp[0] = (unsigned char)(mem_addr >> 8);
 8003ffa:	88fb      	ldrh	r3, [r7, #6]
 8003ffc:	0a1b      	lsrs	r3, r3, #8
 8003ffe:	b29b      	uxth	r3, r3
 8004000:	b2db      	uxtb	r3, r3
 8004002:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)(mem_addr & 0xFF);
 8004004:	88fb      	ldrh	r3, [r7, #6]
 8004006:	b2db      	uxtb	r3, r3
 8004008:	737b      	strb	r3, [r7, #13]

    /* Check bank boundaries. */
    if (tmp[1] + length > st.hw->bank_size)
 800400a:	7b7b      	ldrb	r3, [r7, #13]
 800400c:	461a      	mov	r2, r3
 800400e:	88bb      	ldrh	r3, [r7, #4]
 8004010:	4413      	add	r3, r2
 8004012:	4a20      	ldr	r2, [pc, #128]	@ (8004094 <mpu_read_mem+0xc4>)
 8004014:	6852      	ldr	r2, [r2, #4]
 8004016:	8952      	ldrh	r2, [r2, #10]
 8004018:	4293      	cmp	r3, r2
 800401a:	dd02      	ble.n	8004022 <mpu_read_mem+0x52>
        return -1;
 800401c:	f04f 33ff 	mov.w	r3, #4294967295
 8004020:	e033      	b.n	800408a <mpu_read_mem+0xba>

    if (i2c_write(st.hw->addr, st.reg->bank_sel, 2, tmp))
 8004022:	4b1c      	ldr	r3, [pc, #112]	@ (8004094 <mpu_read_mem+0xc4>)
 8004024:	685b      	ldr	r3, [r3, #4]
 8004026:	781b      	ldrb	r3, [r3, #0]
 8004028:	4619      	mov	r1, r3
 800402a:	4b1a      	ldr	r3, [pc, #104]	@ (8004094 <mpu_read_mem+0xc4>)
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	7edb      	ldrb	r3, [r3, #27]
 8004030:	461a      	mov	r2, r3
 8004032:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004036:	9302      	str	r3, [sp, #8]
 8004038:	2302      	movs	r3, #2
 800403a:	9301      	str	r3, [sp, #4]
 800403c:	f107 030c 	add.w	r3, r7, #12
 8004040:	9300      	str	r3, [sp, #0]
 8004042:	2301      	movs	r3, #1
 8004044:	4814      	ldr	r0, [pc, #80]	@ (8004098 <mpu_read_mem+0xc8>)
 8004046:	f003 f931 	bl	80072ac <HAL_I2C_Mem_Write>
 800404a:	4603      	mov	r3, r0
 800404c:	2b00      	cmp	r3, #0
 800404e:	d002      	beq.n	8004056 <mpu_read_mem+0x86>
        return -1;
 8004050:	f04f 33ff 	mov.w	r3, #4294967295
 8004054:	e019      	b.n	800408a <mpu_read_mem+0xba>
    if (i2c_read(st.hw->addr, st.reg->mem_r_w, length, data))
 8004056:	4b0f      	ldr	r3, [pc, #60]	@ (8004094 <mpu_read_mem+0xc4>)
 8004058:	685b      	ldr	r3, [r3, #4]
 800405a:	781b      	ldrb	r3, [r3, #0]
 800405c:	4619      	mov	r1, r3
 800405e:	4b0d      	ldr	r3, [pc, #52]	@ (8004094 <mpu_read_mem+0xc4>)
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	7e1b      	ldrb	r3, [r3, #24]
 8004064:	461a      	mov	r2, r3
 8004066:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800406a:	9302      	str	r3, [sp, #8]
 800406c:	88bb      	ldrh	r3, [r7, #4]
 800406e:	9301      	str	r3, [sp, #4]
 8004070:	683b      	ldr	r3, [r7, #0]
 8004072:	9300      	str	r3, [sp, #0]
 8004074:	2301      	movs	r3, #1
 8004076:	4808      	ldr	r0, [pc, #32]	@ (8004098 <mpu_read_mem+0xc8>)
 8004078:	f003 fa12 	bl	80074a0 <HAL_I2C_Mem_Read>
 800407c:	4603      	mov	r3, r0
 800407e:	2b00      	cmp	r3, #0
 8004080:	d002      	beq.n	8004088 <mpu_read_mem+0xb8>
        return -1;
 8004082:	f04f 33ff 	mov.w	r3, #4294967295
 8004086:	e000      	b.n	800408a <mpu_read_mem+0xba>
    return 0;
 8004088:	2300      	movs	r3, #0
}
 800408a:	4618      	mov	r0, r3
 800408c:	3710      	adds	r7, #16
 800408e:	46bd      	mov	sp, r7
 8004090:	bd80      	pop	{r7, pc}
 8004092:	bf00      	nop
 8004094:	2000000c 	.word	0x2000000c
 8004098:	20000134 	.word	0x20000134

0800409c <mpu_load_firmware>:
 *  @param[in]  sample_rate Fixed sampling rate used when DMP is enabled.
 *  @return     0 if successful.
 */
int mpu_load_firmware(unsigned short length, const unsigned char *firmware,
    unsigned short start_addr, unsigned short sample_rate)
{
 800409c:	b580      	push	{r7, lr}
 800409e:	b08e      	sub	sp, #56	@ 0x38
 80040a0:	af04      	add	r7, sp, #16
 80040a2:	60b9      	str	r1, [r7, #8]
 80040a4:	4611      	mov	r1, r2
 80040a6:	461a      	mov	r2, r3
 80040a8:	4603      	mov	r3, r0
 80040aa:	81fb      	strh	r3, [r7, #14]
 80040ac:	460b      	mov	r3, r1
 80040ae:	81bb      	strh	r3, [r7, #12]
 80040b0:	4613      	mov	r3, r2
 80040b2:	80fb      	strh	r3, [r7, #6]
    unsigned short this_write;
    /* Must divide evenly into st.hw->bank_size to avoid bank crossings. */
#define LOAD_CHUNK  (16)
    unsigned char cur[LOAD_CHUNK], tmp[2];

    if (st.chip_cfg.dmp_loaded)
 80040b4:	4b3b      	ldr	r3, [pc, #236]	@ (80041a4 <mpu_load_firmware+0x108>)
 80040b6:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d002      	beq.n	80040c4 <mpu_load_firmware+0x28>
        /* DMP should only be loaded once. */
        return -1;
 80040be:	f04f 33ff 	mov.w	r3, #4294967295
 80040c2:	e06b      	b.n	800419c <mpu_load_firmware+0x100>

    if (!firmware)
 80040c4:	68bb      	ldr	r3, [r7, #8]
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d102      	bne.n	80040d0 <mpu_load_firmware+0x34>
        return -1;
 80040ca:	f04f 33ff 	mov.w	r3, #4294967295
 80040ce:	e065      	b.n	800419c <mpu_load_firmware+0x100>
    for (ii = 0; ii < length; ii += this_write) {
 80040d0:	2300      	movs	r3, #0
 80040d2:	84fb      	strh	r3, [r7, #38]	@ 0x26
 80040d4:	e034      	b.n	8004140 <mpu_load_firmware+0xa4>
        this_write = min(LOAD_CHUNK, length - ii);
 80040d6:	89fa      	ldrh	r2, [r7, #14]
 80040d8:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80040da:	1ad3      	subs	r3, r2, r3
 80040dc:	2b10      	cmp	r3, #16
 80040de:	bfa8      	it	ge
 80040e0:	2310      	movge	r3, #16
 80040e2:	84bb      	strh	r3, [r7, #36]	@ 0x24
        if (mpu_write_mem(ii, this_write, (unsigned char*)&firmware[ii]))
 80040e4:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80040e6:	68ba      	ldr	r2, [r7, #8]
 80040e8:	441a      	add	r2, r3
 80040ea:	8cb9      	ldrh	r1, [r7, #36]	@ 0x24
 80040ec:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80040ee:	4618      	mov	r0, r3
 80040f0:	f7ff ff08 	bl	8003f04 <mpu_write_mem>
 80040f4:	4603      	mov	r3, r0
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d002      	beq.n	8004100 <mpu_load_firmware+0x64>
            return -1;
 80040fa:	f04f 33ff 	mov.w	r3, #4294967295
 80040fe:	e04d      	b.n	800419c <mpu_load_firmware+0x100>
        if (mpu_read_mem(ii, this_write, cur))
 8004100:	f107 0214 	add.w	r2, r7, #20
 8004104:	8cb9      	ldrh	r1, [r7, #36]	@ 0x24
 8004106:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8004108:	4618      	mov	r0, r3
 800410a:	f7ff ff61 	bl	8003fd0 <mpu_read_mem>
 800410e:	4603      	mov	r3, r0
 8004110:	2b00      	cmp	r3, #0
 8004112:	d002      	beq.n	800411a <mpu_load_firmware+0x7e>
            return -1;
 8004114:	f04f 33ff 	mov.w	r3, #4294967295
 8004118:	e040      	b.n	800419c <mpu_load_firmware+0x100>
        if (memcmp(firmware+ii, cur, this_write))
 800411a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800411c:	68ba      	ldr	r2, [r7, #8]
 800411e:	4413      	add	r3, r2
 8004120:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8004122:	f107 0114 	add.w	r1, r7, #20
 8004126:	4618      	mov	r0, r3
 8004128:	f006 f81a 	bl	800a160 <memcmp>
 800412c:	4603      	mov	r3, r0
 800412e:	2b00      	cmp	r3, #0
 8004130:	d002      	beq.n	8004138 <mpu_load_firmware+0x9c>
            return -2;
 8004132:	f06f 0301 	mvn.w	r3, #1
 8004136:	e031      	b.n	800419c <mpu_load_firmware+0x100>
    for (ii = 0; ii < length; ii += this_write) {
 8004138:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800413a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800413c:	4413      	add	r3, r2
 800413e:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8004140:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8004142:	89fb      	ldrh	r3, [r7, #14]
 8004144:	429a      	cmp	r2, r3
 8004146:	d3c6      	bcc.n	80040d6 <mpu_load_firmware+0x3a>
    }

    /* Set program start address. */
    tmp[0] = start_addr >> 8;
 8004148:	89bb      	ldrh	r3, [r7, #12]
 800414a:	0a1b      	lsrs	r3, r3, #8
 800414c:	b29b      	uxth	r3, r3
 800414e:	b2db      	uxtb	r3, r3
 8004150:	743b      	strb	r3, [r7, #16]
    tmp[1] = start_addr & 0xFF;
 8004152:	89bb      	ldrh	r3, [r7, #12]
 8004154:	b2db      	uxtb	r3, r3
 8004156:	747b      	strb	r3, [r7, #17]
    if (i2c_write(st.hw->addr, st.reg->prgm_start_h, 2, tmp))
 8004158:	4b12      	ldr	r3, [pc, #72]	@ (80041a4 <mpu_load_firmware+0x108>)
 800415a:	685b      	ldr	r3, [r3, #4]
 800415c:	781b      	ldrb	r3, [r3, #0]
 800415e:	4619      	mov	r1, r3
 8004160:	4b10      	ldr	r3, [pc, #64]	@ (80041a4 <mpu_load_firmware+0x108>)
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	7f5b      	ldrb	r3, [r3, #29]
 8004166:	461a      	mov	r2, r3
 8004168:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800416c:	9302      	str	r3, [sp, #8]
 800416e:	2302      	movs	r3, #2
 8004170:	9301      	str	r3, [sp, #4]
 8004172:	f107 0310 	add.w	r3, r7, #16
 8004176:	9300      	str	r3, [sp, #0]
 8004178:	2301      	movs	r3, #1
 800417a:	480b      	ldr	r0, [pc, #44]	@ (80041a8 <mpu_load_firmware+0x10c>)
 800417c:	f003 f896 	bl	80072ac <HAL_I2C_Mem_Write>
 8004180:	4603      	mov	r3, r0
 8004182:	2b00      	cmp	r3, #0
 8004184:	d002      	beq.n	800418c <mpu_load_firmware+0xf0>
        return -1;
 8004186:	f04f 33ff 	mov.w	r3, #4294967295
 800418a:	e007      	b.n	800419c <mpu_load_firmware+0x100>

    st.chip_cfg.dmp_loaded = 1;
 800418c:	4b05      	ldr	r3, [pc, #20]	@ (80041a4 <mpu_load_firmware+0x108>)
 800418e:	2201      	movs	r2, #1
 8004190:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    st.chip_cfg.dmp_sample_rate = sample_rate;
 8004194:	4a03      	ldr	r2, [pc, #12]	@ (80041a4 <mpu_load_firmware+0x108>)
 8004196:	88fb      	ldrh	r3, [r7, #6]
 8004198:	84d3      	strh	r3, [r2, #38]	@ 0x26
    return 0;
 800419a:	2300      	movs	r3, #0
}
 800419c:	4618      	mov	r0, r3
 800419e:	3728      	adds	r7, #40	@ 0x28
 80041a0:	46bd      	mov	sp, r7
 80041a2:	bd80      	pop	{r7, pc}
 80041a4:	2000000c 	.word	0x2000000c
 80041a8:	20000134 	.word	0x20000134

080041ac <mpu_set_dmp_state>:
 *  @brief      Enable/disable DMP support.
 *  @param[in]  enable  1 to turn on the DMP.
 *  @return     0 if successful.
 */
int mpu_set_dmp_state(unsigned char enable)
{
 80041ac:	b580      	push	{r7, lr}
 80041ae:	b088      	sub	sp, #32
 80041b0:	af04      	add	r7, sp, #16
 80041b2:	4603      	mov	r3, r0
 80041b4:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp;
    if (st.chip_cfg.dmp_on == enable)
 80041b6:	4b2e      	ldr	r3, [pc, #184]	@ (8004270 <mpu_set_dmp_state+0xc4>)
 80041b8:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80041bc:	79fa      	ldrb	r2, [r7, #7]
 80041be:	429a      	cmp	r2, r3
 80041c0:	d101      	bne.n	80041c6 <mpu_set_dmp_state+0x1a>
        return 0;
 80041c2:	2300      	movs	r3, #0
 80041c4:	e050      	b.n	8004268 <mpu_set_dmp_state+0xbc>

    if (enable) {
 80041c6:	79fb      	ldrb	r3, [r7, #7]
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d02f      	beq.n	800422c <mpu_set_dmp_state+0x80>
        if (!st.chip_cfg.dmp_loaded)
 80041cc:	4b28      	ldr	r3, [pc, #160]	@ (8004270 <mpu_set_dmp_state+0xc4>)
 80041ce:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d102      	bne.n	80041dc <mpu_set_dmp_state+0x30>
            return -1;
 80041d6:	f04f 33ff 	mov.w	r3, #4294967295
 80041da:	e045      	b.n	8004268 <mpu_set_dmp_state+0xbc>
        /* Disable data ready interrupt. */
        set_int_enable(0);
 80041dc:	2000      	movs	r0, #0
 80041de:	f7fd ff19 	bl	8002014 <set_int_enable>
        /* Disable bypass mode. */
        mpu_set_bypass(0);
 80041e2:	2000      	movs	r0, #0
 80041e4:	f7fe fe84 	bl	8002ef0 <mpu_set_bypass>
        /* Keep constant sample rate, FIFO rate controlled by DMP. */
        mpu_set_sample_rate(st.chip_cfg.dmp_sample_rate);
 80041e8:	4b21      	ldr	r3, [pc, #132]	@ (8004270 <mpu_set_dmp_state+0xc4>)
 80041ea:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80041ec:	4618      	mov	r0, r3
 80041ee:	f7fe fc9b 	bl	8002b28 <mpu_set_sample_rate>
        /* Remove FIFO elements. */
        tmp = 0;
 80041f2:	2300      	movs	r3, #0
 80041f4:	73fb      	strb	r3, [r7, #15]
        i2c_write(st.hw->addr, 0x23, 1, &tmp);
 80041f6:	4b1e      	ldr	r3, [pc, #120]	@ (8004270 <mpu_set_dmp_state+0xc4>)
 80041f8:	685b      	ldr	r3, [r3, #4]
 80041fa:	781b      	ldrb	r3, [r3, #0]
 80041fc:	4619      	mov	r1, r3
 80041fe:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004202:	9302      	str	r3, [sp, #8]
 8004204:	2301      	movs	r3, #1
 8004206:	9301      	str	r3, [sp, #4]
 8004208:	f107 030f 	add.w	r3, r7, #15
 800420c:	9300      	str	r3, [sp, #0]
 800420e:	2301      	movs	r3, #1
 8004210:	2223      	movs	r2, #35	@ 0x23
 8004212:	4818      	ldr	r0, [pc, #96]	@ (8004274 <mpu_set_dmp_state+0xc8>)
 8004214:	f003 f84a 	bl	80072ac <HAL_I2C_Mem_Write>
        st.chip_cfg.dmp_on = 1;
 8004218:	4b15      	ldr	r3, [pc, #84]	@ (8004270 <mpu_set_dmp_state+0xc4>)
 800421a:	2201      	movs	r2, #1
 800421c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        /* Enable DMP interrupt. */
        set_int_enable(1);
 8004220:	2001      	movs	r0, #1
 8004222:	f7fd fef7 	bl	8002014 <set_int_enable>
        mpu_reset_fifo();
 8004226:	f7fe f921 	bl	800246c <mpu_reset_fifo>
 800422a:	e01c      	b.n	8004266 <mpu_set_dmp_state+0xba>
    } else {
        /* Disable DMP interrupt. */
        set_int_enable(0);
 800422c:	2000      	movs	r0, #0
 800422e:	f7fd fef1 	bl	8002014 <set_int_enable>
        /* Restore FIFO settings. */
        tmp = st.chip_cfg.fifo_enable;
 8004232:	4b0f      	ldr	r3, [pc, #60]	@ (8004270 <mpu_set_dmp_state+0xc4>)
 8004234:	7c1b      	ldrb	r3, [r3, #16]
 8004236:	73fb      	strb	r3, [r7, #15]
        i2c_write(st.hw->addr, 0x23, 1, &tmp);
 8004238:	4b0d      	ldr	r3, [pc, #52]	@ (8004270 <mpu_set_dmp_state+0xc4>)
 800423a:	685b      	ldr	r3, [r3, #4]
 800423c:	781b      	ldrb	r3, [r3, #0]
 800423e:	4619      	mov	r1, r3
 8004240:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004244:	9302      	str	r3, [sp, #8]
 8004246:	2301      	movs	r3, #1
 8004248:	9301      	str	r3, [sp, #4]
 800424a:	f107 030f 	add.w	r3, r7, #15
 800424e:	9300      	str	r3, [sp, #0]
 8004250:	2301      	movs	r3, #1
 8004252:	2223      	movs	r2, #35	@ 0x23
 8004254:	4807      	ldr	r0, [pc, #28]	@ (8004274 <mpu_set_dmp_state+0xc8>)
 8004256:	f003 f829 	bl	80072ac <HAL_I2C_Mem_Write>
        st.chip_cfg.dmp_on = 0;
 800425a:	4b05      	ldr	r3, [pc, #20]	@ (8004270 <mpu_set_dmp_state+0xc4>)
 800425c:	2200      	movs	r2, #0
 800425e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        mpu_reset_fifo();
 8004262:	f7fe f903 	bl	800246c <mpu_reset_fifo>
    }
    return 0;
 8004266:	2300      	movs	r3, #0
}
 8004268:	4618      	mov	r0, r3
 800426a:	3710      	adds	r7, #16
 800426c:	46bd      	mov	sp, r7
 800426e:	bd80      	pop	{r7, pc}
 8004270:	2000000c 	.word	0x2000000c
 8004274:	20000134 	.word	0x20000134

08004278 <dmp_load_motion_driver_firmware>:
/**
 *  @brief  Load the DMP with this image.
 *  @return 0 if successful.
 */
int dmp_load_motion_driver_firmware(void)
{
 8004278:	b580      	push	{r7, lr}
 800427a:	af00      	add	r7, sp, #0
    return mpu_load_firmware(DMP_CODE_SIZE, dmp_memory, sStartAddress,
 800427c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004280:	23c8      	movs	r3, #200	@ 0xc8
 8004282:	4904      	ldr	r1, [pc, #16]	@ (8004294 <dmp_load_motion_driver_firmware+0x1c>)
 8004284:	f640 30f6 	movw	r0, #3062	@ 0xbf6
 8004288:	f7ff ff08 	bl	800409c <mpu_load_firmware>
 800428c:	4603      	mov	r3, r0
        DMP_SAMPLE_RATE);
}
 800428e:	4618      	mov	r0, r3
 8004290:	bd80      	pop	{r7, pc}
 8004292:	bf00      	nop
 8004294:	0800adac 	.word	0x0800adac

08004298 <dmp_set_orientation>:
 *  @e inv_orientation_matrix_to_scalar.
 *  @param[in]  orient  Gyro and accel orientation in body frame.
 *  @return     0 if successful.
 */
int dmp_set_orientation(unsigned short orient)
{
 8004298:	b580      	push	{r7, lr}
 800429a:	b088      	sub	sp, #32
 800429c:	af00      	add	r7, sp, #0
 800429e:	4603      	mov	r3, r0
 80042a0:	80fb      	strh	r3, [r7, #6]
    unsigned char gyro_regs[3], accel_regs[3];
    const unsigned char gyro_axes[3] = {DINA4C, DINACD, DINA6C};
 80042a2:	4a6e      	ldr	r2, [pc, #440]	@ (800445c <dmp_set_orientation+0x1c4>)
 80042a4:	f107 0314 	add.w	r3, r7, #20
 80042a8:	6812      	ldr	r2, [r2, #0]
 80042aa:	4611      	mov	r1, r2
 80042ac:	8019      	strh	r1, [r3, #0]
 80042ae:	3302      	adds	r3, #2
 80042b0:	0c12      	lsrs	r2, r2, #16
 80042b2:	701a      	strb	r2, [r3, #0]
    const unsigned char accel_axes[3] = {DINA0C, DINAC9, DINA2C};
 80042b4:	4a6a      	ldr	r2, [pc, #424]	@ (8004460 <dmp_set_orientation+0x1c8>)
 80042b6:	f107 0310 	add.w	r3, r7, #16
 80042ba:	6812      	ldr	r2, [r2, #0]
 80042bc:	4611      	mov	r1, r2
 80042be:	8019      	strh	r1, [r3, #0]
 80042c0:	3302      	adds	r3, #2
 80042c2:	0c12      	lsrs	r2, r2, #16
 80042c4:	701a      	strb	r2, [r3, #0]
    const unsigned char gyro_sign[3] = {DINA36, DINA56, DINA76};
 80042c6:	4a67      	ldr	r2, [pc, #412]	@ (8004464 <dmp_set_orientation+0x1cc>)
 80042c8:	f107 030c 	add.w	r3, r7, #12
 80042cc:	6812      	ldr	r2, [r2, #0]
 80042ce:	4611      	mov	r1, r2
 80042d0:	8019      	strh	r1, [r3, #0]
 80042d2:	3302      	adds	r3, #2
 80042d4:	0c12      	lsrs	r2, r2, #16
 80042d6:	701a      	strb	r2, [r3, #0]
    const unsigned char accel_sign[3] = {DINA26, DINA46, DINA66};
 80042d8:	4a63      	ldr	r2, [pc, #396]	@ (8004468 <dmp_set_orientation+0x1d0>)
 80042da:	f107 0308 	add.w	r3, r7, #8
 80042de:	6812      	ldr	r2, [r2, #0]
 80042e0:	4611      	mov	r1, r2
 80042e2:	8019      	strh	r1, [r3, #0]
 80042e4:	3302      	adds	r3, #2
 80042e6:	0c12      	lsrs	r2, r2, #16
 80042e8:	701a      	strb	r2, [r3, #0]

    gyro_regs[0] = gyro_axes[orient & 3];
 80042ea:	88fb      	ldrh	r3, [r7, #6]
 80042ec:	f003 0303 	and.w	r3, r3, #3
 80042f0:	3320      	adds	r3, #32
 80042f2:	443b      	add	r3, r7
 80042f4:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 80042f8:	773b      	strb	r3, [r7, #28]
    gyro_regs[1] = gyro_axes[(orient >> 3) & 3];
 80042fa:	88fb      	ldrh	r3, [r7, #6]
 80042fc:	08db      	lsrs	r3, r3, #3
 80042fe:	b29b      	uxth	r3, r3
 8004300:	f003 0303 	and.w	r3, r3, #3
 8004304:	3320      	adds	r3, #32
 8004306:	443b      	add	r3, r7
 8004308:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 800430c:	777b      	strb	r3, [r7, #29]
    gyro_regs[2] = gyro_axes[(orient >> 6) & 3];
 800430e:	88fb      	ldrh	r3, [r7, #6]
 8004310:	099b      	lsrs	r3, r3, #6
 8004312:	b29b      	uxth	r3, r3
 8004314:	f003 0303 	and.w	r3, r3, #3
 8004318:	3320      	adds	r3, #32
 800431a:	443b      	add	r3, r7
 800431c:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8004320:	77bb      	strb	r3, [r7, #30]
    accel_regs[0] = accel_axes[orient & 3];
 8004322:	88fb      	ldrh	r3, [r7, #6]
 8004324:	f003 0303 	and.w	r3, r3, #3
 8004328:	3320      	adds	r3, #32
 800432a:	443b      	add	r3, r7
 800432c:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8004330:	763b      	strb	r3, [r7, #24]
    accel_regs[1] = accel_axes[(orient >> 3) & 3];
 8004332:	88fb      	ldrh	r3, [r7, #6]
 8004334:	08db      	lsrs	r3, r3, #3
 8004336:	b29b      	uxth	r3, r3
 8004338:	f003 0303 	and.w	r3, r3, #3
 800433c:	3320      	adds	r3, #32
 800433e:	443b      	add	r3, r7
 8004340:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8004344:	767b      	strb	r3, [r7, #25]
    accel_regs[2] = accel_axes[(orient >> 6) & 3];
 8004346:	88fb      	ldrh	r3, [r7, #6]
 8004348:	099b      	lsrs	r3, r3, #6
 800434a:	b29b      	uxth	r3, r3
 800434c:	f003 0303 	and.w	r3, r3, #3
 8004350:	3320      	adds	r3, #32
 8004352:	443b      	add	r3, r7
 8004354:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8004358:	76bb      	strb	r3, [r7, #26]

    /* Chip-to-body, axes only. */
    if (mpu_write_mem(FCFG_1, 3, gyro_regs))
 800435a:	f107 031c 	add.w	r3, r7, #28
 800435e:	461a      	mov	r2, r3
 8004360:	2103      	movs	r1, #3
 8004362:	f240 4026 	movw	r0, #1062	@ 0x426
 8004366:	f7ff fdcd 	bl	8003f04 <mpu_write_mem>
 800436a:	4603      	mov	r3, r0
 800436c:	2b00      	cmp	r3, #0
 800436e:	d002      	beq.n	8004376 <dmp_set_orientation+0xde>
        return -1;
 8004370:	f04f 33ff 	mov.w	r3, #4294967295
 8004374:	e06e      	b.n	8004454 <dmp_set_orientation+0x1bc>
    if (mpu_write_mem(FCFG_2, 3, accel_regs))
 8004376:	f107 0318 	add.w	r3, r7, #24
 800437a:	461a      	mov	r2, r3
 800437c:	2103      	movs	r1, #3
 800437e:	f240 402a 	movw	r0, #1066	@ 0x42a
 8004382:	f7ff fdbf 	bl	8003f04 <mpu_write_mem>
 8004386:	4603      	mov	r3, r0
 8004388:	2b00      	cmp	r3, #0
 800438a:	d002      	beq.n	8004392 <dmp_set_orientation+0xfa>
        return -1;
 800438c:	f04f 33ff 	mov.w	r3, #4294967295
 8004390:	e060      	b.n	8004454 <dmp_set_orientation+0x1bc>

    memcpy(gyro_regs, gyro_sign, 3);
 8004392:	f107 031c 	add.w	r3, r7, #28
 8004396:	f107 020c 	add.w	r2, r7, #12
 800439a:	6812      	ldr	r2, [r2, #0]
 800439c:	4611      	mov	r1, r2
 800439e:	8019      	strh	r1, [r3, #0]
 80043a0:	3302      	adds	r3, #2
 80043a2:	0c12      	lsrs	r2, r2, #16
 80043a4:	701a      	strb	r2, [r3, #0]
    memcpy(accel_regs, accel_sign, 3);
 80043a6:	f107 0318 	add.w	r3, r7, #24
 80043aa:	f107 0208 	add.w	r2, r7, #8
 80043ae:	6812      	ldr	r2, [r2, #0]
 80043b0:	4611      	mov	r1, r2
 80043b2:	8019      	strh	r1, [r3, #0]
 80043b4:	3302      	adds	r3, #2
 80043b6:	0c12      	lsrs	r2, r2, #16
 80043b8:	701a      	strb	r2, [r3, #0]
    if (orient & 4) {
 80043ba:	88fb      	ldrh	r3, [r7, #6]
 80043bc:	f003 0304 	and.w	r3, r3, #4
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d009      	beq.n	80043d8 <dmp_set_orientation+0x140>
        gyro_regs[0] |= 1;
 80043c4:	7f3b      	ldrb	r3, [r7, #28]
 80043c6:	f043 0301 	orr.w	r3, r3, #1
 80043ca:	b2db      	uxtb	r3, r3
 80043cc:	773b      	strb	r3, [r7, #28]
        accel_regs[0] |= 1;
 80043ce:	7e3b      	ldrb	r3, [r7, #24]
 80043d0:	f043 0301 	orr.w	r3, r3, #1
 80043d4:	b2db      	uxtb	r3, r3
 80043d6:	763b      	strb	r3, [r7, #24]
    }
    if (orient & 0x20) {
 80043d8:	88fb      	ldrh	r3, [r7, #6]
 80043da:	f003 0320 	and.w	r3, r3, #32
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d009      	beq.n	80043f6 <dmp_set_orientation+0x15e>
        gyro_regs[1] |= 1;
 80043e2:	7f7b      	ldrb	r3, [r7, #29]
 80043e4:	f043 0301 	orr.w	r3, r3, #1
 80043e8:	b2db      	uxtb	r3, r3
 80043ea:	777b      	strb	r3, [r7, #29]
        accel_regs[1] |= 1;
 80043ec:	7e7b      	ldrb	r3, [r7, #25]
 80043ee:	f043 0301 	orr.w	r3, r3, #1
 80043f2:	b2db      	uxtb	r3, r3
 80043f4:	767b      	strb	r3, [r7, #25]
    }
    if (orient & 0x100) {
 80043f6:	88fb      	ldrh	r3, [r7, #6]
 80043f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d009      	beq.n	8004414 <dmp_set_orientation+0x17c>
        gyro_regs[2] |= 1;
 8004400:	7fbb      	ldrb	r3, [r7, #30]
 8004402:	f043 0301 	orr.w	r3, r3, #1
 8004406:	b2db      	uxtb	r3, r3
 8004408:	77bb      	strb	r3, [r7, #30]
        accel_regs[2] |= 1;
 800440a:	7ebb      	ldrb	r3, [r7, #26]
 800440c:	f043 0301 	orr.w	r3, r3, #1
 8004410:	b2db      	uxtb	r3, r3
 8004412:	76bb      	strb	r3, [r7, #26]
    }

    /* Chip-to-body, sign only. */
    if (mpu_write_mem(FCFG_3, 3, gyro_regs))
 8004414:	f107 031c 	add.w	r3, r7, #28
 8004418:	461a      	mov	r2, r3
 800441a:	2103      	movs	r1, #3
 800441c:	f44f 6088 	mov.w	r0, #1088	@ 0x440
 8004420:	f7ff fd70 	bl	8003f04 <mpu_write_mem>
 8004424:	4603      	mov	r3, r0
 8004426:	2b00      	cmp	r3, #0
 8004428:	d002      	beq.n	8004430 <dmp_set_orientation+0x198>
        return -1;
 800442a:	f04f 33ff 	mov.w	r3, #4294967295
 800442e:	e011      	b.n	8004454 <dmp_set_orientation+0x1bc>
    if (mpu_write_mem(FCFG_7, 3, accel_regs))
 8004430:	f107 0318 	add.w	r3, r7, #24
 8004434:	461a      	mov	r2, r3
 8004436:	2103      	movs	r1, #3
 8004438:	f240 4031 	movw	r0, #1073	@ 0x431
 800443c:	f7ff fd62 	bl	8003f04 <mpu_write_mem>
 8004440:	4603      	mov	r3, r0
 8004442:	2b00      	cmp	r3, #0
 8004444:	d002      	beq.n	800444c <dmp_set_orientation+0x1b4>
        return -1;
 8004446:	f04f 33ff 	mov.w	r3, #4294967295
 800444a:	e003      	b.n	8004454 <dmp_set_orientation+0x1bc>
    dmp.orient = orient;
 800444c:	4a07      	ldr	r2, [pc, #28]	@ (800446c <dmp_set_orientation+0x1d4>)
 800444e:	88fb      	ldrh	r3, [r7, #6]
 8004450:	8113      	strh	r3, [r2, #8]
    return 0;
 8004452:	2300      	movs	r3, #0
}
 8004454:	4618      	mov	r0, r3
 8004456:	3720      	adds	r7, #32
 8004458:	46bd      	mov	sp, r7
 800445a:	bd80      	pop	{r7, pc}
 800445c:	0800acd0 	.word	0x0800acd0
 8004460:	0800acd4 	.word	0x0800acd4
 8004464:	0800acd8 	.word	0x0800acd8
 8004468:	0800acdc 	.word	0x0800acdc
 800446c:	20000188 	.word	0x20000188

08004470 <dmp_set_gyro_bias>:
 *  overwrite the biases written to this location once a new one is computed.
 *  @param[in]  bias    Gyro biases in q16.
 *  @return     0 if successful.
 */
int dmp_set_gyro_bias(long *bias)
{
 8004470:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004474:	b08c      	sub	sp, #48	@ 0x30
 8004476:	af00      	add	r7, sp, #0
 8004478:	61f8      	str	r0, [r7, #28]
    long gyro_bias_body[3];
    unsigned char regs[4];

    gyro_bias_body[0] = bias[dmp.orient & 3];
 800447a:	4b80      	ldr	r3, [pc, #512]	@ (800467c <dmp_set_gyro_bias+0x20c>)
 800447c:	891b      	ldrh	r3, [r3, #8]
 800447e:	f003 0303 	and.w	r3, r3, #3
 8004482:	009b      	lsls	r3, r3, #2
 8004484:	69fa      	ldr	r2, [r7, #28]
 8004486:	4413      	add	r3, r2
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	627b      	str	r3, [r7, #36]	@ 0x24
    if (dmp.orient & 4)
 800448c:	4b7b      	ldr	r3, [pc, #492]	@ (800467c <dmp_set_gyro_bias+0x20c>)
 800448e:	891b      	ldrh	r3, [r3, #8]
 8004490:	f003 0304 	and.w	r3, r3, #4
 8004494:	2b00      	cmp	r3, #0
 8004496:	d002      	beq.n	800449e <dmp_set_gyro_bias+0x2e>
        gyro_bias_body[0] *= -1;
 8004498:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800449a:	425b      	negs	r3, r3
 800449c:	627b      	str	r3, [r7, #36]	@ 0x24
    gyro_bias_body[1] = bias[(dmp.orient >> 3) & 3];
 800449e:	4b77      	ldr	r3, [pc, #476]	@ (800467c <dmp_set_gyro_bias+0x20c>)
 80044a0:	891b      	ldrh	r3, [r3, #8]
 80044a2:	08db      	lsrs	r3, r3, #3
 80044a4:	b29b      	uxth	r3, r3
 80044a6:	f003 0303 	and.w	r3, r3, #3
 80044aa:	009b      	lsls	r3, r3, #2
 80044ac:	69fa      	ldr	r2, [r7, #28]
 80044ae:	4413      	add	r3, r2
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (dmp.orient & 0x20)
 80044b4:	4b71      	ldr	r3, [pc, #452]	@ (800467c <dmp_set_gyro_bias+0x20c>)
 80044b6:	891b      	ldrh	r3, [r3, #8]
 80044b8:	f003 0320 	and.w	r3, r3, #32
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d002      	beq.n	80044c6 <dmp_set_gyro_bias+0x56>
        gyro_bias_body[1] *= -1;
 80044c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044c2:	425b      	negs	r3, r3
 80044c4:	62bb      	str	r3, [r7, #40]	@ 0x28
    gyro_bias_body[2] = bias[(dmp.orient >> 6) & 3];
 80044c6:	4b6d      	ldr	r3, [pc, #436]	@ (800467c <dmp_set_gyro_bias+0x20c>)
 80044c8:	891b      	ldrh	r3, [r3, #8]
 80044ca:	099b      	lsrs	r3, r3, #6
 80044cc:	b29b      	uxth	r3, r3
 80044ce:	f003 0303 	and.w	r3, r3, #3
 80044d2:	009b      	lsls	r3, r3, #2
 80044d4:	69fa      	ldr	r2, [r7, #28]
 80044d6:	4413      	add	r3, r2
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (dmp.orient & 0x100)
 80044dc:	4b67      	ldr	r3, [pc, #412]	@ (800467c <dmp_set_gyro_bias+0x20c>)
 80044de:	891b      	ldrh	r3, [r3, #8]
 80044e0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d002      	beq.n	80044ee <dmp_set_gyro_bias+0x7e>
        gyro_bias_body[2] *= -1;
 80044e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80044ea:	425b      	negs	r3, r3
 80044ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
#ifdef EMPL_NO_64BIT
    gyro_bias_body[0] = (long)(((float)gyro_bias_body[0] * GYRO_SF) / 1073741824.f);
    gyro_bias_body[1] = (long)(((float)gyro_bias_body[1] * GYRO_SF) / 1073741824.f);
    gyro_bias_body[2] = (long)(((float)gyro_bias_body[2] * GYRO_SF) / 1073741824.f);
#else
    gyro_bias_body[0] = (long)(((long long)gyro_bias_body[0] * GYRO_SF) >> 30);
 80044ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044f0:	17da      	asrs	r2, r3, #31
 80044f2:	613b      	str	r3, [r7, #16]
 80044f4:	617a      	str	r2, [r7, #20]
 80044f6:	4b62      	ldr	r3, [pc, #392]	@ (8004680 <dmp_set_gyro_bias+0x210>)
 80044f8:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80044fc:	460a      	mov	r2, r1
 80044fe:	fb03 f202 	mul.w	r2, r3, r2
 8004502:	2300      	movs	r3, #0
 8004504:	e9c7 0104 	strd	r0, r1, [r7, #16]
 8004508:	4601      	mov	r1, r0
 800450a:	fb01 f303 	mul.w	r3, r1, r3
 800450e:	4413      	add	r3, r2
 8004510:	4a5b      	ldr	r2, [pc, #364]	@ (8004680 <dmp_set_gyro_bias+0x210>)
 8004512:	6939      	ldr	r1, [r7, #16]
 8004514:	fba1 ab02 	umull	sl, fp, r1, r2
 8004518:	445b      	add	r3, fp
 800451a:	469b      	mov	fp, r3
 800451c:	f04f 0200 	mov.w	r2, #0
 8004520:	f04f 0300 	mov.w	r3, #0
 8004524:	ea4f 729a 	mov.w	r2, sl, lsr #30
 8004528:	ea42 028b 	orr.w	r2, r2, fp, lsl #2
 800452c:	ea4f 73ab 	mov.w	r3, fp, asr #30
 8004530:	4613      	mov	r3, r2
 8004532:	627b      	str	r3, [r7, #36]	@ 0x24
    gyro_bias_body[1] = (long)(((long long)gyro_bias_body[1] * GYRO_SF) >> 30);
 8004534:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004536:	17da      	asrs	r2, r3, #31
 8004538:	60bb      	str	r3, [r7, #8]
 800453a:	60fa      	str	r2, [r7, #12]
 800453c:	4b50      	ldr	r3, [pc, #320]	@ (8004680 <dmp_set_gyro_bias+0x210>)
 800453e:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8004542:	465a      	mov	r2, fp
 8004544:	fb03 f202 	mul.w	r2, r3, r2
 8004548:	2300      	movs	r3, #0
 800454a:	4651      	mov	r1, sl
 800454c:	fb01 f303 	mul.w	r3, r1, r3
 8004550:	4413      	add	r3, r2
 8004552:	4a4b      	ldr	r2, [pc, #300]	@ (8004680 <dmp_set_gyro_bias+0x210>)
 8004554:	4651      	mov	r1, sl
 8004556:	fba1 8902 	umull	r8, r9, r1, r2
 800455a:	444b      	add	r3, r9
 800455c:	4699      	mov	r9, r3
 800455e:	f04f 0200 	mov.w	r2, #0
 8004562:	f04f 0300 	mov.w	r3, #0
 8004566:	ea4f 7298 	mov.w	r2, r8, lsr #30
 800456a:	ea42 0289 	orr.w	r2, r2, r9, lsl #2
 800456e:	ea4f 73a9 	mov.w	r3, r9, asr #30
 8004572:	4613      	mov	r3, r2
 8004574:	62bb      	str	r3, [r7, #40]	@ 0x28
    gyro_bias_body[2] = (long)(((long long)gyro_bias_body[2] * GYRO_SF) >> 30);
 8004576:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004578:	17da      	asrs	r2, r3, #31
 800457a:	603b      	str	r3, [r7, #0]
 800457c:	607a      	str	r2, [r7, #4]
 800457e:	4b40      	ldr	r3, [pc, #256]	@ (8004680 <dmp_set_gyro_bias+0x210>)
 8004580:	e9d7 8900 	ldrd	r8, r9, [r7]
 8004584:	464a      	mov	r2, r9
 8004586:	fb03 f202 	mul.w	r2, r3, r2
 800458a:	2300      	movs	r3, #0
 800458c:	4641      	mov	r1, r8
 800458e:	fb01 f303 	mul.w	r3, r1, r3
 8004592:	4413      	add	r3, r2
 8004594:	4a3a      	ldr	r2, [pc, #232]	@ (8004680 <dmp_set_gyro_bias+0x210>)
 8004596:	4641      	mov	r1, r8
 8004598:	fba1 4502 	umull	r4, r5, r1, r2
 800459c:	442b      	add	r3, r5
 800459e:	461d      	mov	r5, r3
 80045a0:	f04f 0200 	mov.w	r2, #0
 80045a4:	f04f 0300 	mov.w	r3, #0
 80045a8:	0fa2      	lsrs	r2, r4, #30
 80045aa:	ea42 0285 	orr.w	r2, r2, r5, lsl #2
 80045ae:	17ab      	asrs	r3, r5, #30
 80045b0:	4613      	mov	r3, r2
 80045b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
#endif

    regs[0] = (unsigned char)((gyro_bias_body[0] >> 24) & 0xFF);
 80045b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045b6:	161b      	asrs	r3, r3, #24
 80045b8:	b2db      	uxtb	r3, r3
 80045ba:	f887 3020 	strb.w	r3, [r7, #32]
    regs[1] = (unsigned char)((gyro_bias_body[0] >> 16) & 0xFF);
 80045be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045c0:	141b      	asrs	r3, r3, #16
 80045c2:	b2db      	uxtb	r3, r3
 80045c4:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
    regs[2] = (unsigned char)((gyro_bias_body[0] >> 8) & 0xFF);
 80045c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045ca:	121b      	asrs	r3, r3, #8
 80045cc:	b2db      	uxtb	r3, r3
 80045ce:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    regs[3] = (unsigned char)(gyro_bias_body[0] & 0xFF);
 80045d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045d4:	b2db      	uxtb	r3, r3
 80045d6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    if (mpu_write_mem(D_EXT_GYRO_BIAS_X, 4, regs))
 80045da:	f107 0320 	add.w	r3, r7, #32
 80045de:	461a      	mov	r2, r3
 80045e0:	2104      	movs	r1, #4
 80045e2:	f44f 7074 	mov.w	r0, #976	@ 0x3d0
 80045e6:	f7ff fc8d 	bl	8003f04 <mpu_write_mem>
 80045ea:	4603      	mov	r3, r0
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d002      	beq.n	80045f6 <dmp_set_gyro_bias+0x186>
        return -1;
 80045f0:	f04f 33ff 	mov.w	r3, #4294967295
 80045f4:	e03c      	b.n	8004670 <dmp_set_gyro_bias+0x200>

    regs[0] = (unsigned char)((gyro_bias_body[1] >> 24) & 0xFF);
 80045f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045f8:	161b      	asrs	r3, r3, #24
 80045fa:	b2db      	uxtb	r3, r3
 80045fc:	f887 3020 	strb.w	r3, [r7, #32]
    regs[1] = (unsigned char)((gyro_bias_body[1] >> 16) & 0xFF);
 8004600:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004602:	141b      	asrs	r3, r3, #16
 8004604:	b2db      	uxtb	r3, r3
 8004606:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
    regs[2] = (unsigned char)((gyro_bias_body[1] >> 8) & 0xFF);
 800460a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800460c:	121b      	asrs	r3, r3, #8
 800460e:	b2db      	uxtb	r3, r3
 8004610:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    regs[3] = (unsigned char)(gyro_bias_body[1] & 0xFF);
 8004614:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004616:	b2db      	uxtb	r3, r3
 8004618:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    if (mpu_write_mem(D_EXT_GYRO_BIAS_Y, 4, regs))
 800461c:	f107 0320 	add.w	r3, r7, #32
 8004620:	461a      	mov	r2, r3
 8004622:	2104      	movs	r1, #4
 8004624:	f44f 7075 	mov.w	r0, #980	@ 0x3d4
 8004628:	f7ff fc6c 	bl	8003f04 <mpu_write_mem>
 800462c:	4603      	mov	r3, r0
 800462e:	2b00      	cmp	r3, #0
 8004630:	d002      	beq.n	8004638 <dmp_set_gyro_bias+0x1c8>
        return -1;
 8004632:	f04f 33ff 	mov.w	r3, #4294967295
 8004636:	e01b      	b.n	8004670 <dmp_set_gyro_bias+0x200>

    regs[0] = (unsigned char)((gyro_bias_body[2] >> 24) & 0xFF);
 8004638:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800463a:	161b      	asrs	r3, r3, #24
 800463c:	b2db      	uxtb	r3, r3
 800463e:	f887 3020 	strb.w	r3, [r7, #32]
    regs[1] = (unsigned char)((gyro_bias_body[2] >> 16) & 0xFF);
 8004642:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004644:	141b      	asrs	r3, r3, #16
 8004646:	b2db      	uxtb	r3, r3
 8004648:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
    regs[2] = (unsigned char)((gyro_bias_body[2] >> 8) & 0xFF);
 800464c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800464e:	121b      	asrs	r3, r3, #8
 8004650:	b2db      	uxtb	r3, r3
 8004652:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    regs[3] = (unsigned char)(gyro_bias_body[2] & 0xFF);
 8004656:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004658:	b2db      	uxtb	r3, r3
 800465a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    return mpu_write_mem(D_EXT_GYRO_BIAS_Z, 4, regs);
 800465e:	f107 0320 	add.w	r3, r7, #32
 8004662:	461a      	mov	r2, r3
 8004664:	2104      	movs	r1, #4
 8004666:	f44f 7076 	mov.w	r0, #984	@ 0x3d8
 800466a:	f7ff fc4b 	bl	8003f04 <mpu_write_mem>
 800466e:	4603      	mov	r3, r0
}
 8004670:	4618      	mov	r0, r3
 8004672:	3730      	adds	r7, #48	@ 0x30
 8004674:	46bd      	mov	sp, r7
 8004676:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800467a:	bf00      	nop
 800467c:	20000188 	.word	0x20000188
 8004680:	02cae309 	.word	0x02cae309

08004684 <dmp_set_accel_bias>:
 *  These biases will be removed from the DMP 6-axis quaternion.
 *  @param[in]  bias    Accel biases in q16.
 *  @return     0 if successful.
 */
int dmp_set_accel_bias(long *bias)
{
 8004684:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004688:	b094      	sub	sp, #80	@ 0x50
 800468a:	af00      	add	r7, sp, #0
 800468c:	6278      	str	r0, [r7, #36]	@ 0x24
    long accel_bias_body[3];
    unsigned char regs[12];
    long long accel_sf;
    unsigned short accel_sens;

    mpu_get_accel_sens(&accel_sens);
 800468e:	f107 032e 	add.w	r3, r7, #46	@ 0x2e
 8004692:	4618      	mov	r0, r3
 8004694:	f7fe faf2 	bl	8002c7c <mpu_get_accel_sens>
    accel_sf = (long long)accel_sens << 15;
 8004698:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800469a:	b29b      	uxth	r3, r3
 800469c:	2200      	movs	r2, #0
 800469e:	613b      	str	r3, [r7, #16]
 80046a0:	617a      	str	r2, [r7, #20]
 80046a2:	f04f 0200 	mov.w	r2, #0
 80046a6:	f04f 0300 	mov.w	r3, #0
 80046aa:	6979      	ldr	r1, [r7, #20]
 80046ac:	03cb      	lsls	r3, r1, #15
 80046ae:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80046b2:	4684      	mov	ip, r0
 80046b4:	ea43 435c 	orr.w	r3, r3, ip, lsr #17
 80046b8:	4601      	mov	r1, r0
 80046ba:	03ca      	lsls	r2, r1, #15
 80046bc:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
    //__no_operation();
    __NOP();
 80046c0:	bf00      	nop

    accel_bias_body[0] = bias[dmp.orient & 3];
 80046c2:	4b72      	ldr	r3, [pc, #456]	@ (800488c <dmp_set_accel_bias+0x208>)
 80046c4:	891b      	ldrh	r3, [r3, #8]
 80046c6:	f003 0303 	and.w	r3, r3, #3
 80046ca:	009b      	lsls	r3, r3, #2
 80046cc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80046ce:	4413      	add	r3, r2
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (dmp.orient & 4)
 80046d4:	4b6d      	ldr	r3, [pc, #436]	@ (800488c <dmp_set_accel_bias+0x208>)
 80046d6:	891b      	ldrh	r3, [r3, #8]
 80046d8:	f003 0304 	and.w	r3, r3, #4
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d002      	beq.n	80046e6 <dmp_set_accel_bias+0x62>
        accel_bias_body[0] *= -1;
 80046e0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80046e2:	425b      	negs	r3, r3
 80046e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
    accel_bias_body[1] = bias[(dmp.orient >> 3) & 3];
 80046e6:	4b69      	ldr	r3, [pc, #420]	@ (800488c <dmp_set_accel_bias+0x208>)
 80046e8:	891b      	ldrh	r3, [r3, #8]
 80046ea:	08db      	lsrs	r3, r3, #3
 80046ec:	b29b      	uxth	r3, r3
 80046ee:	f003 0303 	and.w	r3, r3, #3
 80046f2:	009b      	lsls	r3, r3, #2
 80046f4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80046f6:	4413      	add	r3, r2
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	643b      	str	r3, [r7, #64]	@ 0x40
    if (dmp.orient & 0x20)
 80046fc:	4b63      	ldr	r3, [pc, #396]	@ (800488c <dmp_set_accel_bias+0x208>)
 80046fe:	891b      	ldrh	r3, [r3, #8]
 8004700:	f003 0320 	and.w	r3, r3, #32
 8004704:	2b00      	cmp	r3, #0
 8004706:	d002      	beq.n	800470e <dmp_set_accel_bias+0x8a>
        accel_bias_body[1] *= -1;
 8004708:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800470a:	425b      	negs	r3, r3
 800470c:	643b      	str	r3, [r7, #64]	@ 0x40
    accel_bias_body[2] = bias[(dmp.orient >> 6) & 3];
 800470e:	4b5f      	ldr	r3, [pc, #380]	@ (800488c <dmp_set_accel_bias+0x208>)
 8004710:	891b      	ldrh	r3, [r3, #8]
 8004712:	099b      	lsrs	r3, r3, #6
 8004714:	b29b      	uxth	r3, r3
 8004716:	f003 0303 	and.w	r3, r3, #3
 800471a:	009b      	lsls	r3, r3, #2
 800471c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800471e:	4413      	add	r3, r2
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	647b      	str	r3, [r7, #68]	@ 0x44
    if (dmp.orient & 0x100)
 8004724:	4b59      	ldr	r3, [pc, #356]	@ (800488c <dmp_set_accel_bias+0x208>)
 8004726:	891b      	ldrh	r3, [r3, #8]
 8004728:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800472c:	2b00      	cmp	r3, #0
 800472e:	d002      	beq.n	8004736 <dmp_set_accel_bias+0xb2>
        accel_bias_body[2] *= -1;
 8004730:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004732:	425b      	negs	r3, r3
 8004734:	647b      	str	r3, [r7, #68]	@ 0x44
#ifdef EMPL_NO_64BIT
    accel_bias_body[0] = (long)(((float)accel_bias_body[0] * accel_sf) / 1073741824.f);
    accel_bias_body[1] = (long)(((float)accel_bias_body[1] * accel_sf) / 1073741824.f);
    accel_bias_body[2] = (long)(((float)accel_bias_body[2] * accel_sf) / 1073741824.f);
#else
    accel_bias_body[0] = (long)(((long long)accel_bias_body[0] * accel_sf) >> 30);
 8004736:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004738:	17da      	asrs	r2, r3, #31
 800473a:	61bb      	str	r3, [r7, #24]
 800473c:	61fa      	str	r2, [r7, #28]
 800473e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004740:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8004744:	460a      	mov	r2, r1
 8004746:	fb02 f203 	mul.w	r2, r2, r3
 800474a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800474c:	e9c7 0106 	strd	r0, r1, [r7, #24]
 8004750:	4601      	mov	r1, r0
 8004752:	fb01 f303 	mul.w	r3, r1, r3
 8004756:	4413      	add	r3, r2
 8004758:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800475a:	69b9      	ldr	r1, [r7, #24]
 800475c:	fba2 ab01 	umull	sl, fp, r2, r1
 8004760:	445b      	add	r3, fp
 8004762:	469b      	mov	fp, r3
 8004764:	f04f 0200 	mov.w	r2, #0
 8004768:	f04f 0300 	mov.w	r3, #0
 800476c:	ea4f 729a 	mov.w	r2, sl, lsr #30
 8004770:	ea42 028b 	orr.w	r2, r2, fp, lsl #2
 8004774:	ea4f 73ab 	mov.w	r3, fp, asr #30
 8004778:	4613      	mov	r3, r2
 800477a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    accel_bias_body[1] = (long)(((long long)accel_bias_body[1] * accel_sf) >> 30);
 800477c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800477e:	17da      	asrs	r2, r3, #31
 8004780:	60bb      	str	r3, [r7, #8]
 8004782:	60fa      	str	r2, [r7, #12]
 8004784:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004786:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 800478a:	465a      	mov	r2, fp
 800478c:	fb02 f203 	mul.w	r2, r2, r3
 8004790:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004792:	4651      	mov	r1, sl
 8004794:	fb01 f303 	mul.w	r3, r1, r3
 8004798:	4413      	add	r3, r2
 800479a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800479c:	4651      	mov	r1, sl
 800479e:	fba2 8901 	umull	r8, r9, r2, r1
 80047a2:	444b      	add	r3, r9
 80047a4:	4699      	mov	r9, r3
 80047a6:	f04f 0200 	mov.w	r2, #0
 80047aa:	f04f 0300 	mov.w	r3, #0
 80047ae:	ea4f 7298 	mov.w	r2, r8, lsr #30
 80047b2:	ea42 0289 	orr.w	r2, r2, r9, lsl #2
 80047b6:	ea4f 73a9 	mov.w	r3, r9, asr #30
 80047ba:	4613      	mov	r3, r2
 80047bc:	643b      	str	r3, [r7, #64]	@ 0x40
    accel_bias_body[2] = (long)(((long long)accel_bias_body[2] * accel_sf) >> 30);
 80047be:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80047c0:	17da      	asrs	r2, r3, #31
 80047c2:	603b      	str	r3, [r7, #0]
 80047c4:	607a      	str	r2, [r7, #4]
 80047c6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80047c8:	e9d7 8900 	ldrd	r8, r9, [r7]
 80047cc:	464a      	mov	r2, r9
 80047ce:	fb02 f203 	mul.w	r2, r2, r3
 80047d2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80047d4:	4641      	mov	r1, r8
 80047d6:	fb01 f303 	mul.w	r3, r1, r3
 80047da:	4413      	add	r3, r2
 80047dc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80047de:	4641      	mov	r1, r8
 80047e0:	fba2 4501 	umull	r4, r5, r2, r1
 80047e4:	442b      	add	r3, r5
 80047e6:	461d      	mov	r5, r3
 80047e8:	f04f 0200 	mov.w	r2, #0
 80047ec:	f04f 0300 	mov.w	r3, #0
 80047f0:	0fa2      	lsrs	r2, r4, #30
 80047f2:	ea42 0285 	orr.w	r2, r2, r5, lsl #2
 80047f6:	17ab      	asrs	r3, r5, #30
 80047f8:	4613      	mov	r3, r2
 80047fa:	647b      	str	r3, [r7, #68]	@ 0x44
#endif

    regs[0] = (unsigned char)((accel_bias_body[0] >> 24) & 0xFF);
 80047fc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80047fe:	161b      	asrs	r3, r3, #24
 8004800:	b2db      	uxtb	r3, r3
 8004802:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    regs[1] = (unsigned char)((accel_bias_body[0] >> 16) & 0xFF);
 8004806:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004808:	141b      	asrs	r3, r3, #16
 800480a:	b2db      	uxtb	r3, r3
 800480c:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
    regs[2] = (unsigned char)((accel_bias_body[0] >> 8) & 0xFF);
 8004810:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004812:	121b      	asrs	r3, r3, #8
 8004814:	b2db      	uxtb	r3, r3
 8004816:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
    regs[3] = (unsigned char)(accel_bias_body[0] & 0xFF);
 800481a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800481c:	b2db      	uxtb	r3, r3
 800481e:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    regs[4] = (unsigned char)((accel_bias_body[1] >> 24) & 0xFF);
 8004822:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004824:	161b      	asrs	r3, r3, #24
 8004826:	b2db      	uxtb	r3, r3
 8004828:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
    regs[5] = (unsigned char)((accel_bias_body[1] >> 16) & 0xFF);
 800482c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800482e:	141b      	asrs	r3, r3, #16
 8004830:	b2db      	uxtb	r3, r3
 8004832:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    regs[6] = (unsigned char)((accel_bias_body[1] >> 8) & 0xFF);
 8004836:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004838:	121b      	asrs	r3, r3, #8
 800483a:	b2db      	uxtb	r3, r3
 800483c:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    regs[7] = (unsigned char)(accel_bias_body[1] & 0xFF);
 8004840:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004842:	b2db      	uxtb	r3, r3
 8004844:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    regs[8] = (unsigned char)((accel_bias_body[2] >> 24) & 0xFF);
 8004848:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800484a:	161b      	asrs	r3, r3, #24
 800484c:	b2db      	uxtb	r3, r3
 800484e:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
    regs[9] = (unsigned char)((accel_bias_body[2] >> 16) & 0xFF);
 8004852:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004854:	141b      	asrs	r3, r3, #16
 8004856:	b2db      	uxtb	r3, r3
 8004858:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
    regs[10] = (unsigned char)((accel_bias_body[2] >> 8) & 0xFF);
 800485c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800485e:	121b      	asrs	r3, r3, #8
 8004860:	b2db      	uxtb	r3, r3
 8004862:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
    regs[11] = (unsigned char)(accel_bias_body[2] & 0xFF);
 8004866:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004868:	b2db      	uxtb	r3, r3
 800486a:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
    return mpu_write_mem(D_ACCEL_BIAS, 12, regs);
 800486e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8004872:	461a      	mov	r2, r3
 8004874:	210c      	movs	r1, #12
 8004876:	f44f 7025 	mov.w	r0, #660	@ 0x294
 800487a:	f7ff fb43 	bl	8003f04 <mpu_write_mem>
 800487e:	4603      	mov	r3, r0
}
 8004880:	4618      	mov	r0, r3
 8004882:	3750      	adds	r7, #80	@ 0x50
 8004884:	46bd      	mov	sp, r7
 8004886:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800488a:	bf00      	nop
 800488c:	20000188 	.word	0x20000188

08004890 <dmp_set_fifo_rate>:
 *  Only used when DMP is on.
 *  @param[in]  rate    Desired fifo rate (Hz).
 *  @return     0 if successful.
 */
int dmp_set_fifo_rate(unsigned short rate)
{
 8004890:	b580      	push	{r7, lr}
 8004892:	b088      	sub	sp, #32
 8004894:	af00      	add	r7, sp, #0
 8004896:	4603      	mov	r3, r0
 8004898:	80fb      	strh	r3, [r7, #6]
    const unsigned char regs_end[12] = {DINAFE, DINAF2, DINAAB,
 800489a:	4a1f      	ldr	r2, [pc, #124]	@ (8004918 <dmp_set_fifo_rate+0x88>)
 800489c:	f107 0310 	add.w	r3, r7, #16
 80048a0:	ca07      	ldmia	r2, {r0, r1, r2}
 80048a2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
        0xc4, DINAAA, DINAF1, DINADF, DINADF, 0xBB, 0xAF, DINADF, DINADF};
    unsigned short div;
    unsigned char tmp[8];

    if (rate > DMP_SAMPLE_RATE)
 80048a6:	88fb      	ldrh	r3, [r7, #6]
 80048a8:	2bc8      	cmp	r3, #200	@ 0xc8
 80048aa:	d902      	bls.n	80048b2 <dmp_set_fifo_rate+0x22>
        return -1;
 80048ac:	f04f 33ff 	mov.w	r3, #4294967295
 80048b0:	e02e      	b.n	8004910 <dmp_set_fifo_rate+0x80>
    div = DMP_SAMPLE_RATE / rate - 1;
 80048b2:	88fb      	ldrh	r3, [r7, #6]
 80048b4:	22c8      	movs	r2, #200	@ 0xc8
 80048b6:	fb92 f3f3 	sdiv	r3, r2, r3
 80048ba:	b29b      	uxth	r3, r3
 80048bc:	3b01      	subs	r3, #1
 80048be:	83fb      	strh	r3, [r7, #30]
    tmp[0] = (unsigned char)((div >> 8) & 0xFF);
 80048c0:	8bfb      	ldrh	r3, [r7, #30]
 80048c2:	0a1b      	lsrs	r3, r3, #8
 80048c4:	b29b      	uxth	r3, r3
 80048c6:	b2db      	uxtb	r3, r3
 80048c8:	723b      	strb	r3, [r7, #8]
    tmp[1] = (unsigned char)(div & 0xFF);
 80048ca:	8bfb      	ldrh	r3, [r7, #30]
 80048cc:	b2db      	uxtb	r3, r3
 80048ce:	727b      	strb	r3, [r7, #9]
    if (mpu_write_mem(D_0_22, 2, tmp))
 80048d0:	f107 0308 	add.w	r3, r7, #8
 80048d4:	461a      	mov	r2, r3
 80048d6:	2102      	movs	r1, #2
 80048d8:	f240 2016 	movw	r0, #534	@ 0x216
 80048dc:	f7ff fb12 	bl	8003f04 <mpu_write_mem>
 80048e0:	4603      	mov	r3, r0
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d002      	beq.n	80048ec <dmp_set_fifo_rate+0x5c>
        return -1;
 80048e6:	f04f 33ff 	mov.w	r3, #4294967295
 80048ea:	e011      	b.n	8004910 <dmp_set_fifo_rate+0x80>
    if (mpu_write_mem(CFG_6, 12, (unsigned char*)regs_end))
 80048ec:	f107 0310 	add.w	r3, r7, #16
 80048f0:	461a      	mov	r2, r3
 80048f2:	210c      	movs	r1, #12
 80048f4:	f640 20c1 	movw	r0, #2753	@ 0xac1
 80048f8:	f7ff fb04 	bl	8003f04 <mpu_write_mem>
 80048fc:	4603      	mov	r3, r0
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d002      	beq.n	8004908 <dmp_set_fifo_rate+0x78>
        return -1;
 8004902:	f04f 33ff 	mov.w	r3, #4294967295
 8004906:	e003      	b.n	8004910 <dmp_set_fifo_rate+0x80>

    dmp.fifo_rate = rate;
 8004908:	4a04      	ldr	r2, [pc, #16]	@ (800491c <dmp_set_fifo_rate+0x8c>)
 800490a:	88fb      	ldrh	r3, [r7, #6]
 800490c:	8193      	strh	r3, [r2, #12]
    return 0;
 800490e:	2300      	movs	r3, #0
}
 8004910:	4618      	mov	r0, r3
 8004912:	3720      	adds	r7, #32
 8004914:	46bd      	mov	sp, r7
 8004916:	bd80      	pop	{r7, pc}
 8004918:	0800ace0 	.word	0x0800ace0
 800491c:	20000188 	.word	0x20000188

08004920 <dmp_set_tap_thresh>:
 *  @param[in]  axis    1, 2, and 4 for XYZ accel, respectively.
 *  @param[in]  thresh  Tap threshold, in mg/ms.
 *  @return     0 if successful.
 */
int dmp_set_tap_thresh(unsigned char axis, unsigned short thresh)
{
 8004920:	b580      	push	{r7, lr}
 8004922:	b086      	sub	sp, #24
 8004924:	af00      	add	r7, sp, #0
 8004926:	4603      	mov	r3, r0
 8004928:	460a      	mov	r2, r1
 800492a:	71fb      	strb	r3, [r7, #7]
 800492c:	4613      	mov	r3, r2
 800492e:	80bb      	strh	r3, [r7, #4]
    unsigned char tmp[4], accel_fsr;
    float scaled_thresh;
    unsigned short dmp_thresh, dmp_thresh_2;
    if (!(axis & TAP_XYZ) || thresh > 1600)
 8004930:	79fb      	ldrb	r3, [r7, #7]
 8004932:	f003 0307 	and.w	r3, r3, #7
 8004936:	2b00      	cmp	r3, #0
 8004938:	d003      	beq.n	8004942 <dmp_set_tap_thresh+0x22>
 800493a:	88bb      	ldrh	r3, [r7, #4]
 800493c:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 8004940:	d902      	bls.n	8004948 <dmp_set_tap_thresh+0x28>
        return -1;
 8004942:	f04f 33ff 	mov.w	r3, #4294967295
 8004946:	e107      	b.n	8004b58 <dmp_set_tap_thresh+0x238>

    scaled_thresh = (float)thresh / DMP_SAMPLE_RATE;
 8004948:	88bb      	ldrh	r3, [r7, #4]
 800494a:	4618      	mov	r0, r3
 800494c:	f7fc f910 	bl	8000b70 <__aeabi_ui2f>
 8004950:	4603      	mov	r3, r0
 8004952:	4983      	ldr	r1, [pc, #524]	@ (8004b60 <dmp_set_tap_thresh+0x240>)
 8004954:	4618      	mov	r0, r3
 8004956:	f7fc fa17 	bl	8000d88 <__aeabi_fdiv>
 800495a:	4603      	mov	r3, r0
 800495c:	613b      	str	r3, [r7, #16]

    mpu_get_accel_fsr(&accel_fsr);
 800495e:	f107 030b 	add.w	r3, r7, #11
 8004962:	4618      	mov	r0, r3
 8004964:	f7fd ff86 	bl	8002874 <mpu_get_accel_fsr>
    switch (accel_fsr) {
 8004968:	7afb      	ldrb	r3, [r7, #11]
 800496a:	3b02      	subs	r3, #2
 800496c:	2b0e      	cmp	r3, #14
 800496e:	d879      	bhi.n	8004a64 <dmp_set_tap_thresh+0x144>
 8004970:	a201      	add	r2, pc, #4	@ (adr r2, 8004978 <dmp_set_tap_thresh+0x58>)
 8004972:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004976:	bf00      	nop
 8004978:	080049b5 	.word	0x080049b5
 800497c:	08004a65 	.word	0x08004a65
 8004980:	080049e1 	.word	0x080049e1
 8004984:	08004a65 	.word	0x08004a65
 8004988:	08004a65 	.word	0x08004a65
 800498c:	08004a65 	.word	0x08004a65
 8004990:	08004a0d 	.word	0x08004a0d
 8004994:	08004a65 	.word	0x08004a65
 8004998:	08004a65 	.word	0x08004a65
 800499c:	08004a65 	.word	0x08004a65
 80049a0:	08004a65 	.word	0x08004a65
 80049a4:	08004a65 	.word	0x08004a65
 80049a8:	08004a65 	.word	0x08004a65
 80049ac:	08004a65 	.word	0x08004a65
 80049b0:	08004a39 	.word	0x08004a39
    case 2:
        dmp_thresh = (unsigned short)(scaled_thresh * 16384);
 80049b4:	f04f 418d 	mov.w	r1, #1182793728	@ 0x46800000
 80049b8:	6938      	ldr	r0, [r7, #16]
 80049ba:	f7fc f931 	bl	8000c20 <__aeabi_fmul>
 80049be:	4603      	mov	r3, r0
 80049c0:	4618      	mov	r0, r3
 80049c2:	f7fc fb19 	bl	8000ff8 <__aeabi_f2uiz>
 80049c6:	4603      	mov	r3, r0
 80049c8:	82fb      	strh	r3, [r7, #22]
        /* dmp_thresh * 0.75 */
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 12288);
 80049ca:	4966      	ldr	r1, [pc, #408]	@ (8004b64 <dmp_set_tap_thresh+0x244>)
 80049cc:	6938      	ldr	r0, [r7, #16]
 80049ce:	f7fc f927 	bl	8000c20 <__aeabi_fmul>
 80049d2:	4603      	mov	r3, r0
 80049d4:	4618      	mov	r0, r3
 80049d6:	f7fc fb0f 	bl	8000ff8 <__aeabi_f2uiz>
 80049da:	4603      	mov	r3, r0
 80049dc:	82bb      	strh	r3, [r7, #20]
        break;
 80049de:	e044      	b.n	8004a6a <dmp_set_tap_thresh+0x14a>
    case 4:
        dmp_thresh = (unsigned short)(scaled_thresh * 8192);
 80049e0:	f04f 418c 	mov.w	r1, #1174405120	@ 0x46000000
 80049e4:	6938      	ldr	r0, [r7, #16]
 80049e6:	f7fc f91b 	bl	8000c20 <__aeabi_fmul>
 80049ea:	4603      	mov	r3, r0
 80049ec:	4618      	mov	r0, r3
 80049ee:	f7fc fb03 	bl	8000ff8 <__aeabi_f2uiz>
 80049f2:	4603      	mov	r3, r0
 80049f4:	82fb      	strh	r3, [r7, #22]
        /* dmp_thresh * 0.75 */
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 6144);
 80049f6:	495c      	ldr	r1, [pc, #368]	@ (8004b68 <dmp_set_tap_thresh+0x248>)
 80049f8:	6938      	ldr	r0, [r7, #16]
 80049fa:	f7fc f911 	bl	8000c20 <__aeabi_fmul>
 80049fe:	4603      	mov	r3, r0
 8004a00:	4618      	mov	r0, r3
 8004a02:	f7fc faf9 	bl	8000ff8 <__aeabi_f2uiz>
 8004a06:	4603      	mov	r3, r0
 8004a08:	82bb      	strh	r3, [r7, #20]
        break;
 8004a0a:	e02e      	b.n	8004a6a <dmp_set_tap_thresh+0x14a>
    case 8:
        dmp_thresh = (unsigned short)(scaled_thresh * 4096);
 8004a0c:	f04f 418b 	mov.w	r1, #1166016512	@ 0x45800000
 8004a10:	6938      	ldr	r0, [r7, #16]
 8004a12:	f7fc f905 	bl	8000c20 <__aeabi_fmul>
 8004a16:	4603      	mov	r3, r0
 8004a18:	4618      	mov	r0, r3
 8004a1a:	f7fc faed 	bl	8000ff8 <__aeabi_f2uiz>
 8004a1e:	4603      	mov	r3, r0
 8004a20:	82fb      	strh	r3, [r7, #22]
        /* dmp_thresh * 0.75 */
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 3072);
 8004a22:	4952      	ldr	r1, [pc, #328]	@ (8004b6c <dmp_set_tap_thresh+0x24c>)
 8004a24:	6938      	ldr	r0, [r7, #16]
 8004a26:	f7fc f8fb 	bl	8000c20 <__aeabi_fmul>
 8004a2a:	4603      	mov	r3, r0
 8004a2c:	4618      	mov	r0, r3
 8004a2e:	f7fc fae3 	bl	8000ff8 <__aeabi_f2uiz>
 8004a32:	4603      	mov	r3, r0
 8004a34:	82bb      	strh	r3, [r7, #20]
        break;
 8004a36:	e018      	b.n	8004a6a <dmp_set_tap_thresh+0x14a>
    case 16:
        dmp_thresh = (unsigned short)(scaled_thresh * 2048);
 8004a38:	f04f 418a 	mov.w	r1, #1157627904	@ 0x45000000
 8004a3c:	6938      	ldr	r0, [r7, #16]
 8004a3e:	f7fc f8ef 	bl	8000c20 <__aeabi_fmul>
 8004a42:	4603      	mov	r3, r0
 8004a44:	4618      	mov	r0, r3
 8004a46:	f7fc fad7 	bl	8000ff8 <__aeabi_f2uiz>
 8004a4a:	4603      	mov	r3, r0
 8004a4c:	82fb      	strh	r3, [r7, #22]
        /* dmp_thresh * 0.75 */
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 1536);
 8004a4e:	4948      	ldr	r1, [pc, #288]	@ (8004b70 <dmp_set_tap_thresh+0x250>)
 8004a50:	6938      	ldr	r0, [r7, #16]
 8004a52:	f7fc f8e5 	bl	8000c20 <__aeabi_fmul>
 8004a56:	4603      	mov	r3, r0
 8004a58:	4618      	mov	r0, r3
 8004a5a:	f7fc facd 	bl	8000ff8 <__aeabi_f2uiz>
 8004a5e:	4603      	mov	r3, r0
 8004a60:	82bb      	strh	r3, [r7, #20]
        break;
 8004a62:	e002      	b.n	8004a6a <dmp_set_tap_thresh+0x14a>
    default:
        return -1;
 8004a64:	f04f 33ff 	mov.w	r3, #4294967295
 8004a68:	e076      	b.n	8004b58 <dmp_set_tap_thresh+0x238>
    }
    tmp[0] = (unsigned char)(dmp_thresh >> 8);
 8004a6a:	8afb      	ldrh	r3, [r7, #22]
 8004a6c:	0a1b      	lsrs	r3, r3, #8
 8004a6e:	b29b      	uxth	r3, r3
 8004a70:	b2db      	uxtb	r3, r3
 8004a72:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)(dmp_thresh & 0xFF);
 8004a74:	8afb      	ldrh	r3, [r7, #22]
 8004a76:	b2db      	uxtb	r3, r3
 8004a78:	737b      	strb	r3, [r7, #13]
    tmp[2] = (unsigned char)(dmp_thresh_2 >> 8);
 8004a7a:	8abb      	ldrh	r3, [r7, #20]
 8004a7c:	0a1b      	lsrs	r3, r3, #8
 8004a7e:	b29b      	uxth	r3, r3
 8004a80:	b2db      	uxtb	r3, r3
 8004a82:	73bb      	strb	r3, [r7, #14]
    tmp[3] = (unsigned char)(dmp_thresh_2 & 0xFF);
 8004a84:	8abb      	ldrh	r3, [r7, #20]
 8004a86:	b2db      	uxtb	r3, r3
 8004a88:	73fb      	strb	r3, [r7, #15]

    if (axis & TAP_X) {
 8004a8a:	79fb      	ldrb	r3, [r7, #7]
 8004a8c:	f003 0301 	and.w	r3, r3, #1
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d01c      	beq.n	8004ace <dmp_set_tap_thresh+0x1ae>
        if (mpu_write_mem(DMP_TAP_THX, 2, tmp))
 8004a94:	f107 030c 	add.w	r3, r7, #12
 8004a98:	461a      	mov	r2, r3
 8004a9a:	2102      	movs	r1, #2
 8004a9c:	f44f 70ea 	mov.w	r0, #468	@ 0x1d4
 8004aa0:	f7ff fa30 	bl	8003f04 <mpu_write_mem>
 8004aa4:	4603      	mov	r3, r0
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d002      	beq.n	8004ab0 <dmp_set_tap_thresh+0x190>
            return -1;
 8004aaa:	f04f 33ff 	mov.w	r3, #4294967295
 8004aae:	e053      	b.n	8004b58 <dmp_set_tap_thresh+0x238>
        if (mpu_write_mem(D_1_36, 2, tmp+2))
 8004ab0:	f107 030c 	add.w	r3, r7, #12
 8004ab4:	3302      	adds	r3, #2
 8004ab6:	461a      	mov	r2, r3
 8004ab8:	2102      	movs	r1, #2
 8004aba:	f44f 7092 	mov.w	r0, #292	@ 0x124
 8004abe:	f7ff fa21 	bl	8003f04 <mpu_write_mem>
 8004ac2:	4603      	mov	r3, r0
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d002      	beq.n	8004ace <dmp_set_tap_thresh+0x1ae>
            return -1;
 8004ac8:	f04f 33ff 	mov.w	r3, #4294967295
 8004acc:	e044      	b.n	8004b58 <dmp_set_tap_thresh+0x238>
    }
    if (axis & TAP_Y) {
 8004ace:	79fb      	ldrb	r3, [r7, #7]
 8004ad0:	f003 0302 	and.w	r3, r3, #2
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d01c      	beq.n	8004b12 <dmp_set_tap_thresh+0x1f2>
        if (mpu_write_mem(DMP_TAP_THY, 2, tmp))
 8004ad8:	f107 030c 	add.w	r3, r7, #12
 8004adc:	461a      	mov	r2, r3
 8004ade:	2102      	movs	r1, #2
 8004ae0:	f44f 70ec 	mov.w	r0, #472	@ 0x1d8
 8004ae4:	f7ff fa0e 	bl	8003f04 <mpu_write_mem>
 8004ae8:	4603      	mov	r3, r0
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d002      	beq.n	8004af4 <dmp_set_tap_thresh+0x1d4>
            return -1;
 8004aee:	f04f 33ff 	mov.w	r3, #4294967295
 8004af2:	e031      	b.n	8004b58 <dmp_set_tap_thresh+0x238>
        if (mpu_write_mem(D_1_40, 2, tmp+2))
 8004af4:	f107 030c 	add.w	r3, r7, #12
 8004af8:	3302      	adds	r3, #2
 8004afa:	461a      	mov	r2, r3
 8004afc:	2102      	movs	r1, #2
 8004afe:	f44f 7094 	mov.w	r0, #296	@ 0x128
 8004b02:	f7ff f9ff 	bl	8003f04 <mpu_write_mem>
 8004b06:	4603      	mov	r3, r0
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d002      	beq.n	8004b12 <dmp_set_tap_thresh+0x1f2>
            return -1;
 8004b0c:	f04f 33ff 	mov.w	r3, #4294967295
 8004b10:	e022      	b.n	8004b58 <dmp_set_tap_thresh+0x238>
    }
    if (axis & TAP_Z) {
 8004b12:	79fb      	ldrb	r3, [r7, #7]
 8004b14:	f003 0304 	and.w	r3, r3, #4
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d01c      	beq.n	8004b56 <dmp_set_tap_thresh+0x236>
        if (mpu_write_mem(DMP_TAP_THZ, 2, tmp))
 8004b1c:	f107 030c 	add.w	r3, r7, #12
 8004b20:	461a      	mov	r2, r3
 8004b22:	2102      	movs	r1, #2
 8004b24:	f44f 70ee 	mov.w	r0, #476	@ 0x1dc
 8004b28:	f7ff f9ec 	bl	8003f04 <mpu_write_mem>
 8004b2c:	4603      	mov	r3, r0
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d002      	beq.n	8004b38 <dmp_set_tap_thresh+0x218>
            return -1;
 8004b32:	f04f 33ff 	mov.w	r3, #4294967295
 8004b36:	e00f      	b.n	8004b58 <dmp_set_tap_thresh+0x238>
        if (mpu_write_mem(D_1_44, 2, tmp+2))
 8004b38:	f107 030c 	add.w	r3, r7, #12
 8004b3c:	3302      	adds	r3, #2
 8004b3e:	461a      	mov	r2, r3
 8004b40:	2102      	movs	r1, #2
 8004b42:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8004b46:	f7ff f9dd 	bl	8003f04 <mpu_write_mem>
 8004b4a:	4603      	mov	r3, r0
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d002      	beq.n	8004b56 <dmp_set_tap_thresh+0x236>
            return -1;
 8004b50:	f04f 33ff 	mov.w	r3, #4294967295
 8004b54:	e000      	b.n	8004b58 <dmp_set_tap_thresh+0x238>
    }
    return 0;
 8004b56:	2300      	movs	r3, #0
}
 8004b58:	4618      	mov	r0, r3
 8004b5a:	3718      	adds	r7, #24
 8004b5c:	46bd      	mov	sp, r7
 8004b5e:	bd80      	pop	{r7, pc}
 8004b60:	43480000 	.word	0x43480000
 8004b64:	46400000 	.word	0x46400000
 8004b68:	45c00000 	.word	0x45c00000
 8004b6c:	45400000 	.word	0x45400000
 8004b70:	44c00000 	.word	0x44c00000

08004b74 <dmp_set_tap_axes>:
 *  @brief      Set which axes will register a tap.
 *  @param[in]  axis    1, 2, and 4 for XYZ, respectively.
 *  @return     0 if successful.
 */
int dmp_set_tap_axes(unsigned char axis)
{
 8004b74:	b580      	push	{r7, lr}
 8004b76:	b084      	sub	sp, #16
 8004b78:	af00      	add	r7, sp, #0
 8004b7a:	4603      	mov	r3, r0
 8004b7c:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp = 0;
 8004b7e:	2300      	movs	r3, #0
 8004b80:	73fb      	strb	r3, [r7, #15]

    if (axis & TAP_X)
 8004b82:	79fb      	ldrb	r3, [r7, #7]
 8004b84:	f003 0301 	and.w	r3, r3, #1
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d004      	beq.n	8004b96 <dmp_set_tap_axes+0x22>
        tmp |= 0x30;
 8004b8c:	7bfb      	ldrb	r3, [r7, #15]
 8004b8e:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 8004b92:	b2db      	uxtb	r3, r3
 8004b94:	73fb      	strb	r3, [r7, #15]
    if (axis & TAP_Y)
 8004b96:	79fb      	ldrb	r3, [r7, #7]
 8004b98:	f003 0302 	and.w	r3, r3, #2
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d004      	beq.n	8004baa <dmp_set_tap_axes+0x36>
        tmp |= 0x0C;
 8004ba0:	7bfb      	ldrb	r3, [r7, #15]
 8004ba2:	f043 030c 	orr.w	r3, r3, #12
 8004ba6:	b2db      	uxtb	r3, r3
 8004ba8:	73fb      	strb	r3, [r7, #15]
    if (axis & TAP_Z)
 8004baa:	79fb      	ldrb	r3, [r7, #7]
 8004bac:	f003 0304 	and.w	r3, r3, #4
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d004      	beq.n	8004bbe <dmp_set_tap_axes+0x4a>
        tmp |= 0x03;
 8004bb4:	7bfb      	ldrb	r3, [r7, #15]
 8004bb6:	f043 0303 	orr.w	r3, r3, #3
 8004bba:	b2db      	uxtb	r3, r3
 8004bbc:	73fb      	strb	r3, [r7, #15]
    return mpu_write_mem(D_1_72, 1, &tmp);
 8004bbe:	f107 030f 	add.w	r3, r7, #15
 8004bc2:	461a      	mov	r2, r3
 8004bc4:	2101      	movs	r1, #1
 8004bc6:	f44f 70a4 	mov.w	r0, #328	@ 0x148
 8004bca:	f7ff f99b 	bl	8003f04 <mpu_write_mem>
 8004bce:	4603      	mov	r3, r0
}
 8004bd0:	4618      	mov	r0, r3
 8004bd2:	3710      	adds	r7, #16
 8004bd4:	46bd      	mov	sp, r7
 8004bd6:	bd80      	pop	{r7, pc}

08004bd8 <dmp_set_tap_count>:
 *  @brief      Set minimum number of taps needed for an interrupt.
 *  @param[in]  min_taps    Minimum consecutive taps (1-4).
 *  @return     0 if successful.
 */
int dmp_set_tap_count(unsigned char min_taps)
{
 8004bd8:	b580      	push	{r7, lr}
 8004bda:	b084      	sub	sp, #16
 8004bdc:	af00      	add	r7, sp, #0
 8004bde:	4603      	mov	r3, r0
 8004be0:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp;

    if (min_taps < 1)
 8004be2:	79fb      	ldrb	r3, [r7, #7]
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	d102      	bne.n	8004bee <dmp_set_tap_count+0x16>
        min_taps = 1;
 8004be8:	2301      	movs	r3, #1
 8004bea:	71fb      	strb	r3, [r7, #7]
 8004bec:	e004      	b.n	8004bf8 <dmp_set_tap_count+0x20>
    else if (min_taps > 4)
 8004bee:	79fb      	ldrb	r3, [r7, #7]
 8004bf0:	2b04      	cmp	r3, #4
 8004bf2:	d901      	bls.n	8004bf8 <dmp_set_tap_count+0x20>
        min_taps = 4;
 8004bf4:	2304      	movs	r3, #4
 8004bf6:	71fb      	strb	r3, [r7, #7]

    tmp = min_taps - 1;
 8004bf8:	79fb      	ldrb	r3, [r7, #7]
 8004bfa:	3b01      	subs	r3, #1
 8004bfc:	b2db      	uxtb	r3, r3
 8004bfe:	73fb      	strb	r3, [r7, #15]
    return mpu_write_mem(D_1_79, 1, &tmp);
 8004c00:	f107 030f 	add.w	r3, r7, #15
 8004c04:	461a      	mov	r2, r3
 8004c06:	2101      	movs	r1, #1
 8004c08:	f240 104f 	movw	r0, #335	@ 0x14f
 8004c0c:	f7ff f97a 	bl	8003f04 <mpu_write_mem>
 8004c10:	4603      	mov	r3, r0
}
 8004c12:	4618      	mov	r0, r3
 8004c14:	3710      	adds	r7, #16
 8004c16:	46bd      	mov	sp, r7
 8004c18:	bd80      	pop	{r7, pc}
	...

08004c1c <dmp_set_tap_time>:
 *  @brief      Set length between valid taps.
 *  @param[in]  time    Milliseconds between taps.
 *  @return     0 if successful.
 */
int dmp_set_tap_time(unsigned short time)
{
 8004c1c:	b580      	push	{r7, lr}
 8004c1e:	b084      	sub	sp, #16
 8004c20:	af00      	add	r7, sp, #0
 8004c22:	4603      	mov	r3, r0
 8004c24:	80fb      	strh	r3, [r7, #6]
    unsigned short dmp_time;
    unsigned char tmp[2];

    dmp_time = time / (1000 / DMP_SAMPLE_RATE);
 8004c26:	88fb      	ldrh	r3, [r7, #6]
 8004c28:	4a0c      	ldr	r2, [pc, #48]	@ (8004c5c <dmp_set_tap_time+0x40>)
 8004c2a:	fba2 2303 	umull	r2, r3, r2, r3
 8004c2e:	089b      	lsrs	r3, r3, #2
 8004c30:	81fb      	strh	r3, [r7, #14]
    tmp[0] = (unsigned char)(dmp_time >> 8);
 8004c32:	89fb      	ldrh	r3, [r7, #14]
 8004c34:	0a1b      	lsrs	r3, r3, #8
 8004c36:	b29b      	uxth	r3, r3
 8004c38:	b2db      	uxtb	r3, r3
 8004c3a:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)(dmp_time & 0xFF);
 8004c3c:	89fb      	ldrh	r3, [r7, #14]
 8004c3e:	b2db      	uxtb	r3, r3
 8004c40:	737b      	strb	r3, [r7, #13]
    return mpu_write_mem(DMP_TAPW_MIN, 2, tmp);
 8004c42:	f107 030c 	add.w	r3, r7, #12
 8004c46:	461a      	mov	r2, r3
 8004c48:	2102      	movs	r1, #2
 8004c4a:	f44f 70ef 	mov.w	r0, #478	@ 0x1de
 8004c4e:	f7ff f959 	bl	8003f04 <mpu_write_mem>
 8004c52:	4603      	mov	r3, r0
}
 8004c54:	4618      	mov	r0, r3
 8004c56:	3710      	adds	r7, #16
 8004c58:	46bd      	mov	sp, r7
 8004c5a:	bd80      	pop	{r7, pc}
 8004c5c:	cccccccd 	.word	0xcccccccd

08004c60 <dmp_set_tap_time_multi>:
 *  @brief      Set max time between taps to register as a multi-tap.
 *  @param[in]  time    Max milliseconds between taps.
 *  @return     0 if successful.
 */
int dmp_set_tap_time_multi(unsigned short time)
{
 8004c60:	b580      	push	{r7, lr}
 8004c62:	b084      	sub	sp, #16
 8004c64:	af00      	add	r7, sp, #0
 8004c66:	4603      	mov	r3, r0
 8004c68:	80fb      	strh	r3, [r7, #6]
    unsigned short dmp_time;
    unsigned char tmp[2];

    dmp_time = time / (1000 / DMP_SAMPLE_RATE);
 8004c6a:	88fb      	ldrh	r3, [r7, #6]
 8004c6c:	4a0c      	ldr	r2, [pc, #48]	@ (8004ca0 <dmp_set_tap_time_multi+0x40>)
 8004c6e:	fba2 2303 	umull	r2, r3, r2, r3
 8004c72:	089b      	lsrs	r3, r3, #2
 8004c74:	81fb      	strh	r3, [r7, #14]
    tmp[0] = (unsigned char)(dmp_time >> 8);
 8004c76:	89fb      	ldrh	r3, [r7, #14]
 8004c78:	0a1b      	lsrs	r3, r3, #8
 8004c7a:	b29b      	uxth	r3, r3
 8004c7c:	b2db      	uxtb	r3, r3
 8004c7e:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)(dmp_time & 0xFF);
 8004c80:	89fb      	ldrh	r3, [r7, #14]
 8004c82:	b2db      	uxtb	r3, r3
 8004c84:	737b      	strb	r3, [r7, #13]
    return mpu_write_mem(D_1_218, 2, tmp);
 8004c86:	f107 030c 	add.w	r3, r7, #12
 8004c8a:	461a      	mov	r2, r3
 8004c8c:	2102      	movs	r1, #2
 8004c8e:	f44f 70ed 	mov.w	r0, #474	@ 0x1da
 8004c92:	f7ff f937 	bl	8003f04 <mpu_write_mem>
 8004c96:	4603      	mov	r3, r0
}
 8004c98:	4618      	mov	r0, r3
 8004c9a:	3710      	adds	r7, #16
 8004c9c:	46bd      	mov	sp, r7
 8004c9e:	bd80      	pop	{r7, pc}
 8004ca0:	cccccccd 	.word	0xcccccccd

08004ca4 <dmp_set_shake_reject_thresh>:
 *  @param[in]  sf      Gyro scale factor.
 *  @param[in]  thresh  Gyro threshold in dps.
 *  @return     0 if successful.
 */
int dmp_set_shake_reject_thresh(long sf, unsigned short thresh)
{
 8004ca4:	b580      	push	{r7, lr}
 8004ca6:	b084      	sub	sp, #16
 8004ca8:	af00      	add	r7, sp, #0
 8004caa:	6078      	str	r0, [r7, #4]
 8004cac:	460b      	mov	r3, r1
 8004cae:	807b      	strh	r3, [r7, #2]
    unsigned char tmp[4];
    long thresh_scaled = sf / 1000 * thresh;
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	4a13      	ldr	r2, [pc, #76]	@ (8004d00 <dmp_set_shake_reject_thresh+0x5c>)
 8004cb4:	fb82 1203 	smull	r1, r2, r2, r3
 8004cb8:	1192      	asrs	r2, r2, #6
 8004cba:	17db      	asrs	r3, r3, #31
 8004cbc:	1ad3      	subs	r3, r2, r3
 8004cbe:	887a      	ldrh	r2, [r7, #2]
 8004cc0:	fb02 f303 	mul.w	r3, r2, r3
 8004cc4:	60fb      	str	r3, [r7, #12]
    tmp[0] = (unsigned char)(((long)thresh_scaled >> 24) & 0xFF);
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	161b      	asrs	r3, r3, #24
 8004cca:	b2db      	uxtb	r3, r3
 8004ccc:	723b      	strb	r3, [r7, #8]
    tmp[1] = (unsigned char)(((long)thresh_scaled >> 16) & 0xFF);
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	141b      	asrs	r3, r3, #16
 8004cd2:	b2db      	uxtb	r3, r3
 8004cd4:	727b      	strb	r3, [r7, #9]
    tmp[2] = (unsigned char)(((long)thresh_scaled >> 8) & 0xFF);
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	121b      	asrs	r3, r3, #8
 8004cda:	b2db      	uxtb	r3, r3
 8004cdc:	72bb      	strb	r3, [r7, #10]
    tmp[3] = (unsigned char)((long)thresh_scaled & 0xFF);
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	b2db      	uxtb	r3, r3
 8004ce2:	72fb      	strb	r3, [r7, #11]
    return mpu_write_mem(D_1_92, 4, tmp);
 8004ce4:	f107 0308 	add.w	r3, r7, #8
 8004ce8:	461a      	mov	r2, r3
 8004cea:	2104      	movs	r1, #4
 8004cec:	f44f 70ae 	mov.w	r0, #348	@ 0x15c
 8004cf0:	f7ff f908 	bl	8003f04 <mpu_write_mem>
 8004cf4:	4603      	mov	r3, r0
}
 8004cf6:	4618      	mov	r0, r3
 8004cf8:	3710      	adds	r7, #16
 8004cfa:	46bd      	mov	sp, r7
 8004cfc:	bd80      	pop	{r7, pc}
 8004cfe:	bf00      	nop
 8004d00:	10624dd3 	.word	0x10624dd3

08004d04 <dmp_set_shake_reject_time>:
 *  60 ms is added to this parameter.
 *  @param[in]  time    Time in milliseconds.
 *  @return     0 if successful.
 */
int dmp_set_shake_reject_time(unsigned short time)
{
 8004d04:	b580      	push	{r7, lr}
 8004d06:	b084      	sub	sp, #16
 8004d08:	af00      	add	r7, sp, #0
 8004d0a:	4603      	mov	r3, r0
 8004d0c:	80fb      	strh	r3, [r7, #6]
    unsigned char tmp[2];

    time /= (1000 / DMP_SAMPLE_RATE);
 8004d0e:	88fb      	ldrh	r3, [r7, #6]
 8004d10:	4a0c      	ldr	r2, [pc, #48]	@ (8004d44 <dmp_set_shake_reject_time+0x40>)
 8004d12:	fba2 2303 	umull	r2, r3, r2, r3
 8004d16:	089b      	lsrs	r3, r3, #2
 8004d18:	80fb      	strh	r3, [r7, #6]
    tmp[0] = time >> 8;
 8004d1a:	88fb      	ldrh	r3, [r7, #6]
 8004d1c:	0a1b      	lsrs	r3, r3, #8
 8004d1e:	b29b      	uxth	r3, r3
 8004d20:	b2db      	uxtb	r3, r3
 8004d22:	733b      	strb	r3, [r7, #12]
    tmp[1] = time & 0xFF;
 8004d24:	88fb      	ldrh	r3, [r7, #6]
 8004d26:	b2db      	uxtb	r3, r3
 8004d28:	737b      	strb	r3, [r7, #13]
    return mpu_write_mem(D_1_90,2,tmp);
 8004d2a:	f107 030c 	add.w	r3, r7, #12
 8004d2e:	461a      	mov	r2, r3
 8004d30:	2102      	movs	r1, #2
 8004d32:	f44f 70ad 	mov.w	r0, #346	@ 0x15a
 8004d36:	f7ff f8e5 	bl	8003f04 <mpu_write_mem>
 8004d3a:	4603      	mov	r3, r0
}
 8004d3c:	4618      	mov	r0, r3
 8004d3e:	3710      	adds	r7, #16
 8004d40:	46bd      	mov	sp, r7
 8004d42:	bd80      	pop	{r7, pc}
 8004d44:	cccccccd 	.word	0xcccccccd

08004d48 <dmp_set_shake_reject_timeout>:
 *  60 ms is added to this parameter.
 *  @param[in]  time    Time in milliseconds.
 *  @return     0 if successful.
 */
int dmp_set_shake_reject_timeout(unsigned short time)
{
 8004d48:	b580      	push	{r7, lr}
 8004d4a:	b084      	sub	sp, #16
 8004d4c:	af00      	add	r7, sp, #0
 8004d4e:	4603      	mov	r3, r0
 8004d50:	80fb      	strh	r3, [r7, #6]
    unsigned char tmp[2];

    time /= (1000 / DMP_SAMPLE_RATE);
 8004d52:	88fb      	ldrh	r3, [r7, #6]
 8004d54:	4a0c      	ldr	r2, [pc, #48]	@ (8004d88 <dmp_set_shake_reject_timeout+0x40>)
 8004d56:	fba2 2303 	umull	r2, r3, r2, r3
 8004d5a:	089b      	lsrs	r3, r3, #2
 8004d5c:	80fb      	strh	r3, [r7, #6]
    tmp[0] = time >> 8;
 8004d5e:	88fb      	ldrh	r3, [r7, #6]
 8004d60:	0a1b      	lsrs	r3, r3, #8
 8004d62:	b29b      	uxth	r3, r3
 8004d64:	b2db      	uxtb	r3, r3
 8004d66:	733b      	strb	r3, [r7, #12]
    tmp[1] = time & 0xFF;
 8004d68:	88fb      	ldrh	r3, [r7, #6]
 8004d6a:	b2db      	uxtb	r3, r3
 8004d6c:	737b      	strb	r3, [r7, #13]
    return mpu_write_mem(D_1_88,2,tmp);
 8004d6e:	f107 030c 	add.w	r3, r7, #12
 8004d72:	461a      	mov	r2, r3
 8004d74:	2102      	movs	r1, #2
 8004d76:	f44f 70ac 	mov.w	r0, #344	@ 0x158
 8004d7a:	f7ff f8c3 	bl	8003f04 <mpu_write_mem>
 8004d7e:	4603      	mov	r3, r0
}
 8004d80:	4618      	mov	r0, r3
 8004d82:	3710      	adds	r7, #16
 8004d84:	46bd      	mov	sp, r7
 8004d86:	bd80      	pop	{r7, pc}
 8004d88:	cccccccd 	.word	0xcccccccd

08004d8c <dmp_enable_feature>:
 *  mutually exclusive.
 *  @param[in]  mask    Mask of features to enable.
 *  @return     0 if successful.
 */
int dmp_enable_feature(unsigned short mask)
{
 8004d8c:	b580      	push	{r7, lr}
 8004d8e:	b086      	sub	sp, #24
 8004d90:	af00      	add	r7, sp, #0
 8004d92:	4603      	mov	r3, r0
 8004d94:	80fb      	strh	r3, [r7, #6]

    /* TODO: All of these settings can probably be integrated into the default
     * DMP image.
     */
    /* Set integration scale factor. */
    tmp[0] = (unsigned char)((GYRO_SF >> 24) & 0xFF);
 8004d96:	2302      	movs	r3, #2
 8004d98:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)((GYRO_SF >> 16) & 0xFF);
 8004d9a:	23ca      	movs	r3, #202	@ 0xca
 8004d9c:	737b      	strb	r3, [r7, #13]
    tmp[2] = (unsigned char)((GYRO_SF >> 8) & 0xFF);
 8004d9e:	23e3      	movs	r3, #227	@ 0xe3
 8004da0:	73bb      	strb	r3, [r7, #14]
    tmp[3] = (unsigned char)(GYRO_SF & 0xFF);
 8004da2:	2309      	movs	r3, #9
 8004da4:	73fb      	strb	r3, [r7, #15]
    mpu_write_mem(D_0_104, 4, tmp);
 8004da6:	f107 030c 	add.w	r3, r7, #12
 8004daa:	461a      	mov	r2, r3
 8004dac:	2104      	movs	r1, #4
 8004dae:	2068      	movs	r0, #104	@ 0x68
 8004db0:	f7ff f8a8 	bl	8003f04 <mpu_write_mem>

    /* Send sensor data to the FIFO. */
    tmp[0] = 0xA3;
 8004db4:	23a3      	movs	r3, #163	@ 0xa3
 8004db6:	733b      	strb	r3, [r7, #12]
    if (mask & DMP_FEATURE_SEND_RAW_ACCEL) {
 8004db8:	88fb      	ldrh	r3, [r7, #6]
 8004dba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d006      	beq.n	8004dd0 <dmp_enable_feature+0x44>
        tmp[1] = 0xC0;
 8004dc2:	23c0      	movs	r3, #192	@ 0xc0
 8004dc4:	737b      	strb	r3, [r7, #13]
        tmp[2] = 0xC8;
 8004dc6:	23c8      	movs	r3, #200	@ 0xc8
 8004dc8:	73bb      	strb	r3, [r7, #14]
        tmp[3] = 0xC2;
 8004dca:	23c2      	movs	r3, #194	@ 0xc2
 8004dcc:	73fb      	strb	r3, [r7, #15]
 8004dce:	e005      	b.n	8004ddc <dmp_enable_feature+0x50>
    } else {
        tmp[1] = 0xA3;
 8004dd0:	23a3      	movs	r3, #163	@ 0xa3
 8004dd2:	737b      	strb	r3, [r7, #13]
        tmp[2] = 0xA3;
 8004dd4:	23a3      	movs	r3, #163	@ 0xa3
 8004dd6:	73bb      	strb	r3, [r7, #14]
        tmp[3] = 0xA3;
 8004dd8:	23a3      	movs	r3, #163	@ 0xa3
 8004dda:	73fb      	strb	r3, [r7, #15]
    }
    if (mask & DMP_FEATURE_SEND_ANY_GYRO) {
 8004ddc:	88fb      	ldrh	r3, [r7, #6]
 8004dde:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d006      	beq.n	8004df4 <dmp_enable_feature+0x68>
        tmp[4] = 0xC4;
 8004de6:	23c4      	movs	r3, #196	@ 0xc4
 8004de8:	743b      	strb	r3, [r7, #16]
        tmp[5] = 0xCC;
 8004dea:	23cc      	movs	r3, #204	@ 0xcc
 8004dec:	747b      	strb	r3, [r7, #17]
        tmp[6] = 0xC6;
 8004dee:	23c6      	movs	r3, #198	@ 0xc6
 8004df0:	74bb      	strb	r3, [r7, #18]
 8004df2:	e005      	b.n	8004e00 <dmp_enable_feature+0x74>
    } else {
        tmp[4] = 0xA3;
 8004df4:	23a3      	movs	r3, #163	@ 0xa3
 8004df6:	743b      	strb	r3, [r7, #16]
        tmp[5] = 0xA3;
 8004df8:	23a3      	movs	r3, #163	@ 0xa3
 8004dfa:	747b      	strb	r3, [r7, #17]
        tmp[6] = 0xA3;
 8004dfc:	23a3      	movs	r3, #163	@ 0xa3
 8004dfe:	74bb      	strb	r3, [r7, #18]
    }
    tmp[7] = 0xA3;
 8004e00:	23a3      	movs	r3, #163	@ 0xa3
 8004e02:	74fb      	strb	r3, [r7, #19]
    tmp[8] = 0xA3;
 8004e04:	23a3      	movs	r3, #163	@ 0xa3
 8004e06:	753b      	strb	r3, [r7, #20]
    tmp[9] = 0xA3;
 8004e08:	23a3      	movs	r3, #163	@ 0xa3
 8004e0a:	757b      	strb	r3, [r7, #21]
    mpu_write_mem(CFG_15,10,tmp);
 8004e0c:	f107 030c 	add.w	r3, r7, #12
 8004e10:	461a      	mov	r2, r3
 8004e12:	210a      	movs	r1, #10
 8004e14:	f640 20a7 	movw	r0, #2727	@ 0xaa7
 8004e18:	f7ff f874 	bl	8003f04 <mpu_write_mem>

    /* Send gesture data to the FIFO. */
    if (mask & (DMP_FEATURE_TAP | DMP_FEATURE_ANDROID_ORIENT))
 8004e1c:	88fb      	ldrh	r3, [r7, #6]
 8004e1e:	f003 0303 	and.w	r3, r3, #3
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d002      	beq.n	8004e2c <dmp_enable_feature+0xa0>
        tmp[0] = DINA20;
 8004e26:	2320      	movs	r3, #32
 8004e28:	733b      	strb	r3, [r7, #12]
 8004e2a:	e001      	b.n	8004e30 <dmp_enable_feature+0xa4>
    else
        tmp[0] = 0xD8;
 8004e2c:	23d8      	movs	r3, #216	@ 0xd8
 8004e2e:	733b      	strb	r3, [r7, #12]
    mpu_write_mem(CFG_27,1,tmp);
 8004e30:	f107 030c 	add.w	r3, r7, #12
 8004e34:	461a      	mov	r2, r3
 8004e36:	2101      	movs	r1, #1
 8004e38:	f640 20b6 	movw	r0, #2742	@ 0xab6
 8004e3c:	f7ff f862 	bl	8003f04 <mpu_write_mem>

    if (mask & DMP_FEATURE_GYRO_CAL)
 8004e40:	88fb      	ldrh	r3, [r7, #6]
 8004e42:	f003 0320 	and.w	r3, r3, #32
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d003      	beq.n	8004e52 <dmp_enable_feature+0xc6>
        dmp_enable_gyro_cal(1);
 8004e4a:	2001      	movs	r0, #1
 8004e4c:	f000 f8c6 	bl	8004fdc <dmp_enable_gyro_cal>
 8004e50:	e002      	b.n	8004e58 <dmp_enable_feature+0xcc>
    else
        dmp_enable_gyro_cal(0);
 8004e52:	2000      	movs	r0, #0
 8004e54:	f000 f8c2 	bl	8004fdc <dmp_enable_gyro_cal>

    if (mask & DMP_FEATURE_SEND_ANY_GYRO) {
 8004e58:	88fb      	ldrh	r3, [r7, #6]
 8004e5a:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d01d      	beq.n	8004e9e <dmp_enable_feature+0x112>
        if (mask & DMP_FEATURE_SEND_CAL_GYRO) {
 8004e62:	88fb      	ldrh	r3, [r7, #6]
 8004e64:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d008      	beq.n	8004e7e <dmp_enable_feature+0xf2>
            tmp[0] = 0xB2;
 8004e6c:	23b2      	movs	r3, #178	@ 0xb2
 8004e6e:	733b      	strb	r3, [r7, #12]
            tmp[1] = 0x8B;
 8004e70:	238b      	movs	r3, #139	@ 0x8b
 8004e72:	737b      	strb	r3, [r7, #13]
            tmp[2] = 0xB6;
 8004e74:	23b6      	movs	r3, #182	@ 0xb6
 8004e76:	73bb      	strb	r3, [r7, #14]
            tmp[3] = 0x9B;
 8004e78:	239b      	movs	r3, #155	@ 0x9b
 8004e7a:	73fb      	strb	r3, [r7, #15]
 8004e7c:	e007      	b.n	8004e8e <dmp_enable_feature+0x102>
        } else {
            tmp[0] = DINAC0;
 8004e7e:	23b0      	movs	r3, #176	@ 0xb0
 8004e80:	733b      	strb	r3, [r7, #12]
            tmp[1] = DINA80;
 8004e82:	2380      	movs	r3, #128	@ 0x80
 8004e84:	737b      	strb	r3, [r7, #13]
            tmp[2] = DINAC2;
 8004e86:	23b4      	movs	r3, #180	@ 0xb4
 8004e88:	73bb      	strb	r3, [r7, #14]
            tmp[3] = DINA90;
 8004e8a:	2390      	movs	r3, #144	@ 0x90
 8004e8c:	73fb      	strb	r3, [r7, #15]
        }
        mpu_write_mem(CFG_GYRO_RAW_DATA, 4, tmp);
 8004e8e:	f107 030c 	add.w	r3, r7, #12
 8004e92:	461a      	mov	r2, r3
 8004e94:	2104      	movs	r1, #4
 8004e96:	f640 20a2 	movw	r0, #2722	@ 0xaa2
 8004e9a:	f7ff f833 	bl	8003f04 <mpu_write_mem>
    }

    if (mask & DMP_FEATURE_TAP) {
 8004e9e:	88fb      	ldrh	r3, [r7, #6]
 8004ea0:	f003 0301 	and.w	r3, r3, #1
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d025      	beq.n	8004ef4 <dmp_enable_feature+0x168>
        /* Enable tap. */
        tmp[0] = 0xF8;
 8004ea8:	23f8      	movs	r3, #248	@ 0xf8
 8004eaa:	733b      	strb	r3, [r7, #12]
        mpu_write_mem(CFG_20, 1, tmp);
 8004eac:	f107 030c 	add.w	r3, r7, #12
 8004eb0:	461a      	mov	r2, r3
 8004eb2:	2101      	movs	r1, #1
 8004eb4:	f44f 600b 	mov.w	r0, #2224	@ 0x8b0
 8004eb8:	f7ff f824 	bl	8003f04 <mpu_write_mem>
        dmp_set_tap_thresh(TAP_XYZ, 250);
 8004ebc:	21fa      	movs	r1, #250	@ 0xfa
 8004ebe:	2007      	movs	r0, #7
 8004ec0:	f7ff fd2e 	bl	8004920 <dmp_set_tap_thresh>
        dmp_set_tap_axes(TAP_XYZ);
 8004ec4:	2007      	movs	r0, #7
 8004ec6:	f7ff fe55 	bl	8004b74 <dmp_set_tap_axes>
        dmp_set_tap_count(1);
 8004eca:	2001      	movs	r0, #1
 8004ecc:	f7ff fe84 	bl	8004bd8 <dmp_set_tap_count>
        dmp_set_tap_time(100);
 8004ed0:	2064      	movs	r0, #100	@ 0x64
 8004ed2:	f7ff fea3 	bl	8004c1c <dmp_set_tap_time>
        dmp_set_tap_time_multi(500);
 8004ed6:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8004eda:	f7ff fec1 	bl	8004c60 <dmp_set_tap_time_multi>

        dmp_set_shake_reject_thresh(GYRO_SF, 200);
 8004ede:	21c8      	movs	r1, #200	@ 0xc8
 8004ee0:	483c      	ldr	r0, [pc, #240]	@ (8004fd4 <dmp_enable_feature+0x248>)
 8004ee2:	f7ff fedf 	bl	8004ca4 <dmp_set_shake_reject_thresh>
        dmp_set_shake_reject_time(40);
 8004ee6:	2028      	movs	r0, #40	@ 0x28
 8004ee8:	f7ff ff0c 	bl	8004d04 <dmp_set_shake_reject_time>
        dmp_set_shake_reject_timeout(10);
 8004eec:	200a      	movs	r0, #10
 8004eee:	f7ff ff2b 	bl	8004d48 <dmp_set_shake_reject_timeout>
 8004ef2:	e009      	b.n	8004f08 <dmp_enable_feature+0x17c>
    } else {
        tmp[0] = 0xD8;
 8004ef4:	23d8      	movs	r3, #216	@ 0xd8
 8004ef6:	733b      	strb	r3, [r7, #12]
        mpu_write_mem(CFG_20, 1, tmp);
 8004ef8:	f107 030c 	add.w	r3, r7, #12
 8004efc:	461a      	mov	r2, r3
 8004efe:	2101      	movs	r1, #1
 8004f00:	f44f 600b 	mov.w	r0, #2224	@ 0x8b0
 8004f04:	f7fe fffe 	bl	8003f04 <mpu_write_mem>
    }

    if (mask & DMP_FEATURE_ANDROID_ORIENT) {
 8004f08:	88fb      	ldrh	r3, [r7, #6]
 8004f0a:	f003 0302 	and.w	r3, r3, #2
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d002      	beq.n	8004f18 <dmp_enable_feature+0x18c>
        tmp[0] = 0xD9;
 8004f12:	23d9      	movs	r3, #217	@ 0xd9
 8004f14:	733b      	strb	r3, [r7, #12]
 8004f16:	e001      	b.n	8004f1c <dmp_enable_feature+0x190>
    } else
        tmp[0] = 0xD8;
 8004f18:	23d8      	movs	r3, #216	@ 0xd8
 8004f1a:	733b      	strb	r3, [r7, #12]
    mpu_write_mem(CFG_ANDROID_ORIENT_INT, 1, tmp);
 8004f1c:	f107 030c 	add.w	r3, r7, #12
 8004f20:	461a      	mov	r2, r3
 8004f22:	2101      	movs	r1, #1
 8004f24:	f240 703d 	movw	r0, #1853	@ 0x73d
 8004f28:	f7fe ffec 	bl	8003f04 <mpu_write_mem>

    if (mask & DMP_FEATURE_LP_QUAT)
 8004f2c:	88fb      	ldrh	r3, [r7, #6]
 8004f2e:	f003 0304 	and.w	r3, r3, #4
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d003      	beq.n	8004f3e <dmp_enable_feature+0x1b2>
        dmp_enable_lp_quat(1);
 8004f36:	2001      	movs	r0, #1
 8004f38:	f000 f880 	bl	800503c <dmp_enable_lp_quat>
 8004f3c:	e002      	b.n	8004f44 <dmp_enable_feature+0x1b8>
    else
        dmp_enable_lp_quat(0);
 8004f3e:	2000      	movs	r0, #0
 8004f40:	f000 f87c 	bl	800503c <dmp_enable_lp_quat>

    if (mask & DMP_FEATURE_6X_LP_QUAT)
 8004f44:	88fb      	ldrh	r3, [r7, #6]
 8004f46:	f003 0310 	and.w	r3, r3, #16
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d003      	beq.n	8004f56 <dmp_enable_feature+0x1ca>
        dmp_enable_6x_lp_quat(1);
 8004f4e:	2001      	movs	r0, #1
 8004f50:	f000 f89b 	bl	800508a <dmp_enable_6x_lp_quat>
 8004f54:	e002      	b.n	8004f5c <dmp_enable_feature+0x1d0>
    else
        dmp_enable_6x_lp_quat(0);
 8004f56:	2000      	movs	r0, #0
 8004f58:	f000 f897 	bl	800508a <dmp_enable_6x_lp_quat>

    /* Pedometer is always enabled. */
    dmp.feature_mask = mask | DMP_FEATURE_PEDOMETER;
 8004f5c:	88fb      	ldrh	r3, [r7, #6]
 8004f5e:	f043 0308 	orr.w	r3, r3, #8
 8004f62:	b29a      	uxth	r2, r3
 8004f64:	4b1c      	ldr	r3, [pc, #112]	@ (8004fd8 <dmp_enable_feature+0x24c>)
 8004f66:	815a      	strh	r2, [r3, #10]
    mpu_reset_fifo();
 8004f68:	f7fd fa80 	bl	800246c <mpu_reset_fifo>

    dmp.packet_length = 0;
 8004f6c:	4b1a      	ldr	r3, [pc, #104]	@ (8004fd8 <dmp_enable_feature+0x24c>)
 8004f6e:	2200      	movs	r2, #0
 8004f70:	739a      	strb	r2, [r3, #14]
    if (mask & DMP_FEATURE_SEND_RAW_ACCEL)
 8004f72:	88fb      	ldrh	r3, [r7, #6]
 8004f74:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	d005      	beq.n	8004f88 <dmp_enable_feature+0x1fc>
        dmp.packet_length += 6;
 8004f7c:	4b16      	ldr	r3, [pc, #88]	@ (8004fd8 <dmp_enable_feature+0x24c>)
 8004f7e:	7b9b      	ldrb	r3, [r3, #14]
 8004f80:	3306      	adds	r3, #6
 8004f82:	b2da      	uxtb	r2, r3
 8004f84:	4b14      	ldr	r3, [pc, #80]	@ (8004fd8 <dmp_enable_feature+0x24c>)
 8004f86:	739a      	strb	r2, [r3, #14]
    if (mask & DMP_FEATURE_SEND_ANY_GYRO)
 8004f88:	88fb      	ldrh	r3, [r7, #6]
 8004f8a:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d005      	beq.n	8004f9e <dmp_enable_feature+0x212>
        dmp.packet_length += 6;
 8004f92:	4b11      	ldr	r3, [pc, #68]	@ (8004fd8 <dmp_enable_feature+0x24c>)
 8004f94:	7b9b      	ldrb	r3, [r3, #14]
 8004f96:	3306      	adds	r3, #6
 8004f98:	b2da      	uxtb	r2, r3
 8004f9a:	4b0f      	ldr	r3, [pc, #60]	@ (8004fd8 <dmp_enable_feature+0x24c>)
 8004f9c:	739a      	strb	r2, [r3, #14]
    if (mask & (DMP_FEATURE_LP_QUAT | DMP_FEATURE_6X_LP_QUAT))
 8004f9e:	88fb      	ldrh	r3, [r7, #6]
 8004fa0:	f003 0314 	and.w	r3, r3, #20
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d005      	beq.n	8004fb4 <dmp_enable_feature+0x228>
        dmp.packet_length += 16;
 8004fa8:	4b0b      	ldr	r3, [pc, #44]	@ (8004fd8 <dmp_enable_feature+0x24c>)
 8004faa:	7b9b      	ldrb	r3, [r3, #14]
 8004fac:	3310      	adds	r3, #16
 8004fae:	b2da      	uxtb	r2, r3
 8004fb0:	4b09      	ldr	r3, [pc, #36]	@ (8004fd8 <dmp_enable_feature+0x24c>)
 8004fb2:	739a      	strb	r2, [r3, #14]
    if (mask & (DMP_FEATURE_TAP | DMP_FEATURE_ANDROID_ORIENT))
 8004fb4:	88fb      	ldrh	r3, [r7, #6]
 8004fb6:	f003 0303 	and.w	r3, r3, #3
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d005      	beq.n	8004fca <dmp_enable_feature+0x23e>
        dmp.packet_length += 4;
 8004fbe:	4b06      	ldr	r3, [pc, #24]	@ (8004fd8 <dmp_enable_feature+0x24c>)
 8004fc0:	7b9b      	ldrb	r3, [r3, #14]
 8004fc2:	3304      	adds	r3, #4
 8004fc4:	b2da      	uxtb	r2, r3
 8004fc6:	4b04      	ldr	r3, [pc, #16]	@ (8004fd8 <dmp_enable_feature+0x24c>)
 8004fc8:	739a      	strb	r2, [r3, #14]

    return 0;
 8004fca:	2300      	movs	r3, #0
}
 8004fcc:	4618      	mov	r0, r3
 8004fce:	3718      	adds	r7, #24
 8004fd0:	46bd      	mov	sp, r7
 8004fd2:	bd80      	pop	{r7, pc}
 8004fd4:	02cae309 	.word	0x02cae309
 8004fd8:	20000188 	.word	0x20000188

08004fdc <dmp_enable_gyro_cal>:
 *  subtracted from the gyro output.
 *  @param[in]  enable  1 to enable gyro calibration.
 *  @return     0 if successful.
 */
int dmp_enable_gyro_cal(unsigned char enable)
{
 8004fdc:	b580      	push	{r7, lr}
 8004fde:	b088      	sub	sp, #32
 8004fe0:	af00      	add	r7, sp, #0
 8004fe2:	4603      	mov	r3, r0
 8004fe4:	71fb      	strb	r3, [r7, #7]
    if (enable) {
 8004fe6:	79fb      	ldrb	r3, [r7, #7]
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d00f      	beq.n	800500c <dmp_enable_gyro_cal+0x30>
        unsigned char regs[9] = {0xb8, 0xaa, 0xb3, 0x8d, 0xb4, 0x98, 0x0d, 0x35, 0x5d};
 8004fec:	4a11      	ldr	r2, [pc, #68]	@ (8005034 <dmp_enable_gyro_cal+0x58>)
 8004fee:	f107 0314 	add.w	r3, r7, #20
 8004ff2:	ca07      	ldmia	r2, {r0, r1, r2}
 8004ff4:	c303      	stmia	r3!, {r0, r1}
 8004ff6:	701a      	strb	r2, [r3, #0]
        return mpu_write_mem(CFG_MOTION_BIAS, 9, regs);
 8004ff8:	f107 0314 	add.w	r3, r7, #20
 8004ffc:	461a      	mov	r2, r3
 8004ffe:	2109      	movs	r1, #9
 8005000:	f44f 6097 	mov.w	r0, #1208	@ 0x4b8
 8005004:	f7fe ff7e 	bl	8003f04 <mpu_write_mem>
 8005008:	4603      	mov	r3, r0
 800500a:	e00e      	b.n	800502a <dmp_enable_gyro_cal+0x4e>
    } else {
        unsigned char regs[9] = {0xb8, 0xaa, 0xaa, 0xaa, 0xb0, 0x88, 0xc3, 0xc5, 0xc7};
 800500c:	4a0a      	ldr	r2, [pc, #40]	@ (8005038 <dmp_enable_gyro_cal+0x5c>)
 800500e:	f107 0308 	add.w	r3, r7, #8
 8005012:	ca07      	ldmia	r2, {r0, r1, r2}
 8005014:	c303      	stmia	r3!, {r0, r1}
 8005016:	701a      	strb	r2, [r3, #0]
        return mpu_write_mem(CFG_MOTION_BIAS, 9, regs);
 8005018:	f107 0308 	add.w	r3, r7, #8
 800501c:	461a      	mov	r2, r3
 800501e:	2109      	movs	r1, #9
 8005020:	f44f 6097 	mov.w	r0, #1208	@ 0x4b8
 8005024:	f7fe ff6e 	bl	8003f04 <mpu_write_mem>
 8005028:	4603      	mov	r3, r0
    }
}
 800502a:	4618      	mov	r0, r3
 800502c:	3720      	adds	r7, #32
 800502e:	46bd      	mov	sp, r7
 8005030:	bd80      	pop	{r7, pc}
 8005032:	bf00      	nop
 8005034:	0800acec 	.word	0x0800acec
 8005038:	0800acf8 	.word	0x0800acf8

0800503c <dmp_enable_lp_quat>:
 *  exclusive.
 *  @param[in]  enable  1 to enable 3-axis quaternion.
 *  @return     0 if successful.
 */
int dmp_enable_lp_quat(unsigned char enable)
{
 800503c:	b580      	push	{r7, lr}
 800503e:	b084      	sub	sp, #16
 8005040:	af00      	add	r7, sp, #0
 8005042:	4603      	mov	r3, r0
 8005044:	71fb      	strb	r3, [r7, #7]
    unsigned char regs[4];
    if (enable) {
 8005046:	79fb      	ldrb	r3, [r7, #7]
 8005048:	2b00      	cmp	r3, #0
 800504a:	d008      	beq.n	800505e <dmp_enable_lp_quat+0x22>
        regs[0] = DINBC0;
 800504c:	23c0      	movs	r3, #192	@ 0xc0
 800504e:	733b      	strb	r3, [r7, #12]
        regs[1] = DINBC2;
 8005050:	23c2      	movs	r3, #194	@ 0xc2
 8005052:	737b      	strb	r3, [r7, #13]
        regs[2] = DINBC4;
 8005054:	23c4      	movs	r3, #196	@ 0xc4
 8005056:	73bb      	strb	r3, [r7, #14]
        regs[3] = DINBC6;
 8005058:	23c6      	movs	r3, #198	@ 0xc6
 800505a:	73fb      	strb	r3, [r7, #15]
 800505c:	e006      	b.n	800506c <dmp_enable_lp_quat+0x30>
    }
    else
        memset(regs, 0x8B, 4);
 800505e:	f107 030c 	add.w	r3, r7, #12
 8005062:	2204      	movs	r2, #4
 8005064:	218b      	movs	r1, #139	@ 0x8b
 8005066:	4618      	mov	r0, r3
 8005068:	f005 f88a 	bl	800a180 <memset>

    mpu_write_mem(CFG_LP_QUAT, 4, regs);
 800506c:	f107 030c 	add.w	r3, r7, #12
 8005070:	461a      	mov	r2, r3
 8005072:	2104      	movs	r1, #4
 8005074:	f640 2098 	movw	r0, #2712	@ 0xa98
 8005078:	f7fe ff44 	bl	8003f04 <mpu_write_mem>

    return mpu_reset_fifo();
 800507c:	f7fd f9f6 	bl	800246c <mpu_reset_fifo>
 8005080:	4603      	mov	r3, r0
}
 8005082:	4618      	mov	r0, r3
 8005084:	3710      	adds	r7, #16
 8005086:	46bd      	mov	sp, r7
 8005088:	bd80      	pop	{r7, pc}

0800508a <dmp_enable_6x_lp_quat>:
 *  exclusive.
 *  @param[in]   enable  1 to enable 6-axis quaternion.
 *  @return      0 if successful.
 */
int dmp_enable_6x_lp_quat(unsigned char enable)
{
 800508a:	b580      	push	{r7, lr}
 800508c:	b084      	sub	sp, #16
 800508e:	af00      	add	r7, sp, #0
 8005090:	4603      	mov	r3, r0
 8005092:	71fb      	strb	r3, [r7, #7]
    unsigned char regs[4];
    if (enable) {
 8005094:	79fb      	ldrb	r3, [r7, #7]
 8005096:	2b00      	cmp	r3, #0
 8005098:	d008      	beq.n	80050ac <dmp_enable_6x_lp_quat+0x22>
        regs[0] = DINA20;
 800509a:	2320      	movs	r3, #32
 800509c:	733b      	strb	r3, [r7, #12]
        regs[1] = DINA28;
 800509e:	2328      	movs	r3, #40	@ 0x28
 80050a0:	737b      	strb	r3, [r7, #13]
        regs[2] = DINA30;
 80050a2:	2330      	movs	r3, #48	@ 0x30
 80050a4:	73bb      	strb	r3, [r7, #14]
        regs[3] = DINA38;
 80050a6:	2338      	movs	r3, #56	@ 0x38
 80050a8:	73fb      	strb	r3, [r7, #15]
 80050aa:	e006      	b.n	80050ba <dmp_enable_6x_lp_quat+0x30>
    } else
        memset(regs, 0xA3, 4);
 80050ac:	f107 030c 	add.w	r3, r7, #12
 80050b0:	2204      	movs	r2, #4
 80050b2:	21a3      	movs	r1, #163	@ 0xa3
 80050b4:	4618      	mov	r0, r3
 80050b6:	f005 f863 	bl	800a180 <memset>

    mpu_write_mem(CFG_8, 4, regs);
 80050ba:	f107 030c 	add.w	r3, r7, #12
 80050be:	461a      	mov	r2, r3
 80050c0:	2104      	movs	r1, #4
 80050c2:	f640 209e 	movw	r0, #2718	@ 0xa9e
 80050c6:	f7fe ff1d 	bl	8003f04 <mpu_write_mem>

    return mpu_reset_fifo();
 80050ca:	f7fd f9cf 	bl	800246c <mpu_reset_fifo>
 80050ce:	4603      	mov	r3, r0
}
 80050d0:	4618      	mov	r0, r3
 80050d2:	3710      	adds	r7, #16
 80050d4:	46bd      	mov	sp, r7
 80050d6:	bd80      	pop	{r7, pc}

080050d8 <canMove>:
};

char directionChars[4] = {'v', '^', '>', '<'};

bool canMove(int x, int y)
{
 80050d8:	b480      	push	{r7}
 80050da:	b083      	sub	sp, #12
 80050dc:	af00      	add	r7, sp, #0
 80050de:	6078      	str	r0, [r7, #4]
 80050e0:	6039      	str	r1, [r7, #0]

    return (x >= 0 && x < SIZE && y >= 0 && y < SIZE && grid[x][y] == 0 && !visited[x][y]);
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	db1f      	blt.n	8005128 <canMove+0x50>
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	2b03      	cmp	r3, #3
 80050ec:	dc1c      	bgt.n	8005128 <canMove+0x50>
 80050ee:	683b      	ldr	r3, [r7, #0]
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	db19      	blt.n	8005128 <canMove+0x50>
 80050f4:	683b      	ldr	r3, [r7, #0]
 80050f6:	2b03      	cmp	r3, #3
 80050f8:	dc16      	bgt.n	8005128 <canMove+0x50>
 80050fa:	4910      	ldr	r1, [pc, #64]	@ (800513c <canMove+0x64>)
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	009a      	lsls	r2, r3, #2
 8005100:	683b      	ldr	r3, [r7, #0]
 8005102:	4413      	add	r3, r2
 8005104:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8005108:	2b00      	cmp	r3, #0
 800510a:	d10d      	bne.n	8005128 <canMove+0x50>
 800510c:	4a0c      	ldr	r2, [pc, #48]	@ (8005140 <canMove+0x68>)
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	009b      	lsls	r3, r3, #2
 8005112:	441a      	add	r2, r3
 8005114:	683b      	ldr	r3, [r7, #0]
 8005116:	4413      	add	r3, r2
 8005118:	781b      	ldrb	r3, [r3, #0]
 800511a:	f083 0301 	eor.w	r3, r3, #1
 800511e:	b2db      	uxtb	r3, r3
 8005120:	2b00      	cmp	r3, #0
 8005122:	d001      	beq.n	8005128 <canMove+0x50>
 8005124:	2301      	movs	r3, #1
 8005126:	e000      	b.n	800512a <canMove+0x52>
 8005128:	2300      	movs	r3, #0
 800512a:	f003 0301 	and.w	r3, r3, #1
 800512e:	b2db      	uxtb	r3, r3
}
 8005130:	4618      	mov	r0, r3
 8005132:	370c      	adds	r7, #12
 8005134:	46bd      	mov	sp, r7
 8005136:	bc80      	pop	{r7}
 8005138:	4770      	bx	lr
 800513a:	bf00      	nop
 800513c:	20000200 	.word	0x20000200
 8005140:	20000240 	.word	0x20000240

08005144 <dfs>:
bool dfs(int x, int y)
{ // 
 8005144:	b580      	push	{r7, lr}
 8005146:	b086      	sub	sp, #24
 8005148:	af00      	add	r7, sp, #0
 800514a:	6078      	str	r0, [r7, #4]
 800514c:	6039      	str	r1, [r7, #0]
    if (x == endX && y == endY)
 800514e:	4b36      	ldr	r3, [pc, #216]	@ (8005228 <dfs+0xe4>)
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	687a      	ldr	r2, [r7, #4]
 8005154:	429a      	cmp	r2, r3
 8005156:	d106      	bne.n	8005166 <dfs+0x22>
 8005158:	4b34      	ldr	r3, [pc, #208]	@ (800522c <dfs+0xe8>)
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	683a      	ldr	r2, [r7, #0]
 800515e:	429a      	cmp	r2, r3
 8005160:	d101      	bne.n	8005166 <dfs+0x22>
    {
        return true;
 8005162:	2301      	movs	r3, #1
 8005164:	e05c      	b.n	8005220 <dfs+0xdc>
    }

    visited[x][y] = true;
 8005166:	4a32      	ldr	r2, [pc, #200]	@ (8005230 <dfs+0xec>)
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	009b      	lsls	r3, r3, #2
 800516c:	441a      	add	r2, r3
 800516e:	683b      	ldr	r3, [r7, #0]
 8005170:	4413      	add	r3, r2
 8005172:	2201      	movs	r2, #1
 8005174:	701a      	strb	r2, [r3, #0]

    for (int i = 0; i < 4; i++)
 8005176:	2300      	movs	r3, #0
 8005178:	617b      	str	r3, [r7, #20]
 800517a:	e045      	b.n	8005208 <dfs+0xc4>
    {
        int newX = x + directions[i][0];
 800517c:	4a2d      	ldr	r2, [pc, #180]	@ (8005234 <dfs+0xf0>)
 800517e:	697b      	ldr	r3, [r7, #20]
 8005180:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8005184:	687a      	ldr	r2, [r7, #4]
 8005186:	4413      	add	r3, r2
 8005188:	613b      	str	r3, [r7, #16]
        int newY = y + directions[i][1];
 800518a:	4a2a      	ldr	r2, [pc, #168]	@ (8005234 <dfs+0xf0>)
 800518c:	697b      	ldr	r3, [r7, #20]
 800518e:	00db      	lsls	r3, r3, #3
 8005190:	4413      	add	r3, r2
 8005192:	685b      	ldr	r3, [r3, #4]
 8005194:	683a      	ldr	r2, [r7, #0]
 8005196:	4413      	add	r3, r2
 8005198:	60fb      	str	r3, [r7, #12]

        if (canMove(newX, newY))
 800519a:	68f9      	ldr	r1, [r7, #12]
 800519c:	6938      	ldr	r0, [r7, #16]
 800519e:	f7ff ff9b 	bl	80050d8 <canMove>
 80051a2:	4603      	mov	r3, r0
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d02c      	beq.n	8005202 <dfs+0xbe>
        {
            grid[newX][newY] = 2;
 80051a8:	4923      	ldr	r1, [pc, #140]	@ (8005238 <dfs+0xf4>)
 80051aa:	693b      	ldr	r3, [r7, #16]
 80051ac:	009a      	lsls	r2, r3, #2
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	4413      	add	r3, r2
 80051b2:	2202      	movs	r2, #2
 80051b4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

            directionGrid[x][y] = directionChars[i];
 80051b8:	4a20      	ldr	r2, [pc, #128]	@ (800523c <dfs+0xf8>)
 80051ba:	697b      	ldr	r3, [r7, #20]
 80051bc:	4413      	add	r3, r2
 80051be:	7819      	ldrb	r1, [r3, #0]
 80051c0:	4a1f      	ldr	r2, [pc, #124]	@ (8005240 <dfs+0xfc>)
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	009b      	lsls	r3, r3, #2
 80051c6:	441a      	add	r2, r3
 80051c8:	683b      	ldr	r3, [r7, #0]
 80051ca:	4413      	add	r3, r2
 80051cc:	460a      	mov	r2, r1
 80051ce:	701a      	strb	r2, [r3, #0]

            if (dfs(newX, newY))
 80051d0:	68f9      	ldr	r1, [r7, #12]
 80051d2:	6938      	ldr	r0, [r7, #16]
 80051d4:	f7ff ffb6 	bl	8005144 <dfs>
 80051d8:	4603      	mov	r3, r0
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d001      	beq.n	80051e2 <dfs+0x9e>
            {
                return true;
 80051de:	2301      	movs	r3, #1
 80051e0:	e01e      	b.n	8005220 <dfs+0xdc>
            }

            grid[newX][newY] = 0;
 80051e2:	4915      	ldr	r1, [pc, #84]	@ (8005238 <dfs+0xf4>)
 80051e4:	693b      	ldr	r3, [r7, #16]
 80051e6:	009a      	lsls	r2, r3, #2
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	4413      	add	r3, r2
 80051ec:	2200      	movs	r2, #0
 80051ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
            directionGrid[newX][newY] = 'O';
 80051f2:	4a13      	ldr	r2, [pc, #76]	@ (8005240 <dfs+0xfc>)
 80051f4:	693b      	ldr	r3, [r7, #16]
 80051f6:	009b      	lsls	r3, r3, #2
 80051f8:	441a      	add	r2, r3
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	4413      	add	r3, r2
 80051fe:	224f      	movs	r2, #79	@ 0x4f
 8005200:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < 4; i++)
 8005202:	697b      	ldr	r3, [r7, #20]
 8005204:	3301      	adds	r3, #1
 8005206:	617b      	str	r3, [r7, #20]
 8005208:	697b      	ldr	r3, [r7, #20]
 800520a:	2b03      	cmp	r3, #3
 800520c:	ddb6      	ble.n	800517c <dfs+0x38>
        }
    }

    visited[x][y] = false;
 800520e:	4a08      	ldr	r2, [pc, #32]	@ (8005230 <dfs+0xec>)
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	009b      	lsls	r3, r3, #2
 8005214:	441a      	add	r2, r3
 8005216:	683b      	ldr	r3, [r7, #0]
 8005218:	4413      	add	r3, r2
 800521a:	2200      	movs	r2, #0
 800521c:	701a      	strb	r2, [r3, #0]
    return false;
 800521e:	2300      	movs	r3, #0
}
 8005220:	4618      	mov	r0, r3
 8005222:	3718      	adds	r7, #24
 8005224:	46bd      	mov	sp, r7
 8005226:	bd80      	pop	{r7, pc}
 8005228:	20000258 	.word	0x20000258
 800522c:	2000025c 	.word	0x2000025c
 8005230:	20000240 	.word	0x20000240
 8005234:	2000008c 	.word	0x2000008c
 8005238:	20000200 	.word	0x20000200
 800523c:	200000ac 	.word	0x200000ac
 8005240:	20000078 	.word	0x20000078

08005244 <initializeGrid>:

void initializeGrid()
{
 8005244:	b480      	push	{r7}
 8005246:	b083      	sub	sp, #12
 8005248:	af00      	add	r7, sp, #0
    for (int i = 0; i < SIZE; i++)
 800524a:	2300      	movs	r3, #0
 800524c:	607b      	str	r3, [r7, #4]
 800524e:	e035      	b.n	80052bc <initializeGrid+0x78>
    {
        for (int j = 0; j < SIZE; j++)
 8005250:	2300      	movs	r3, #0
 8005252:	603b      	str	r3, [r7, #0]
 8005254:	e02c      	b.n	80052b0 <initializeGrid+0x6c>
        {
            directionGrid[i][j] = 'O';
 8005256:	4a1e      	ldr	r2, [pc, #120]	@ (80052d0 <initializeGrid+0x8c>)
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	009b      	lsls	r3, r3, #2
 800525c:	441a      	add	r2, r3
 800525e:	683b      	ldr	r3, [r7, #0]
 8005260:	4413      	add	r3, r2
 8005262:	224f      	movs	r2, #79	@ 0x4f
 8005264:	701a      	strb	r2, [r3, #0]
            visited[i][j] = false;
 8005266:	4a1b      	ldr	r2, [pc, #108]	@ (80052d4 <initializeGrid+0x90>)
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	009b      	lsls	r3, r3, #2
 800526c:	441a      	add	r2, r3
 800526e:	683b      	ldr	r3, [r7, #0]
 8005270:	4413      	add	r3, r2
 8005272:	2200      	movs	r2, #0
 8005274:	701a      	strb	r2, [r3, #0]
            if (detectgrid[i][j] == 1)
 8005276:	4918      	ldr	r1, [pc, #96]	@ (80052d8 <initializeGrid+0x94>)
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	009a      	lsls	r2, r3, #2
 800527c:	683b      	ldr	r3, [r7, #0]
 800527e:	4413      	add	r3, r2
 8005280:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8005284:	2b01      	cmp	r3, #1
 8005286:	d108      	bne.n	800529a <initializeGrid+0x56>
            {
                grid[i][j] = 1;
 8005288:	4914      	ldr	r1, [pc, #80]	@ (80052dc <initializeGrid+0x98>)
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	009a      	lsls	r2, r3, #2
 800528e:	683b      	ldr	r3, [r7, #0]
 8005290:	4413      	add	r3, r2
 8005292:	2201      	movs	r2, #1
 8005294:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8005298:	e007      	b.n	80052aa <initializeGrid+0x66>
            }
            else
                grid[i][j] = 0;
 800529a:	4910      	ldr	r1, [pc, #64]	@ (80052dc <initializeGrid+0x98>)
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	009a      	lsls	r2, r3, #2
 80052a0:	683b      	ldr	r3, [r7, #0]
 80052a2:	4413      	add	r3, r2
 80052a4:	2200      	movs	r2, #0
 80052a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        for (int j = 0; j < SIZE; j++)
 80052aa:	683b      	ldr	r3, [r7, #0]
 80052ac:	3301      	adds	r3, #1
 80052ae:	603b      	str	r3, [r7, #0]
 80052b0:	683b      	ldr	r3, [r7, #0]
 80052b2:	2b03      	cmp	r3, #3
 80052b4:	ddcf      	ble.n	8005256 <initializeGrid+0x12>
    for (int i = 0; i < SIZE; i++)
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	3301      	adds	r3, #1
 80052ba:	607b      	str	r3, [r7, #4]
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	2b03      	cmp	r3, #3
 80052c0:	ddc6      	ble.n	8005250 <initializeGrid+0xc>
        }
    }
}
 80052c2:	bf00      	nop
 80052c4:	bf00      	nop
 80052c6:	370c      	adds	r7, #12
 80052c8:	46bd      	mov	sp, r7
 80052ca:	bc80      	pop	{r7}
 80052cc:	4770      	bx	lr
 80052ce:	bf00      	nop
 80052d0:	20000078 	.word	0x20000078
 80052d4:	20000240 	.word	0x20000240
 80052d8:	200001c0 	.word	0x200001c0
 80052dc:	20000200 	.word	0x20000200

080052e0 <detectionComplete>:
        printf("\n");
    }
}

bool detectionComplete()
{
 80052e0:	b480      	push	{r7}
 80052e2:	b083      	sub	sp, #12
 80052e4:	af00      	add	r7, sp, #0
    for (int i = 0; i < SIZE; i++)
 80052e6:	2300      	movs	r3, #0
 80052e8:	607b      	str	r3, [r7, #4]
 80052ea:	e016      	b.n	800531a <detectionComplete+0x3a>
    {
        for (int j = 0; j < SIZE; j++)
 80052ec:	2300      	movs	r3, #0
 80052ee:	603b      	str	r3, [r7, #0]
 80052f0:	e00d      	b.n	800530e <detectionComplete+0x2e>
        {
            if (detectgrid[i][j] == 0)
 80052f2:	490e      	ldr	r1, [pc, #56]	@ (800532c <detectionComplete+0x4c>)
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	009a      	lsls	r2, r3, #2
 80052f8:	683b      	ldr	r3, [r7, #0]
 80052fa:	4413      	add	r3, r2
 80052fc:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8005300:	2b00      	cmp	r3, #0
 8005302:	d101      	bne.n	8005308 <detectionComplete+0x28>
                return false;
 8005304:	2300      	movs	r3, #0
 8005306:	e00c      	b.n	8005322 <detectionComplete+0x42>
        for (int j = 0; j < SIZE; j++)
 8005308:	683b      	ldr	r3, [r7, #0]
 800530a:	3301      	adds	r3, #1
 800530c:	603b      	str	r3, [r7, #0]
 800530e:	683b      	ldr	r3, [r7, #0]
 8005310:	2b03      	cmp	r3, #3
 8005312:	ddee      	ble.n	80052f2 <detectionComplete+0x12>
    for (int i = 0; i < SIZE; i++)
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	3301      	adds	r3, #1
 8005318:	607b      	str	r3, [r7, #4]
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	2b03      	cmp	r3, #3
 800531e:	dde5      	ble.n	80052ec <detectionComplete+0xc>
        }
    }
    return true;
 8005320:	2301      	movs	r3, #1
}
 8005322:	4618      	mov	r0, r3
 8005324:	370c      	adds	r7, #12
 8005326:	46bd      	mov	sp, r7
 8005328:	bc80      	pop	{r7}
 800532a:	4770      	bx	lr
 800532c:	200001c0 	.word	0x200001c0

08005330 <adaptHead>:

void adaptHead(char dir)
{
 8005330:	b480      	push	{r7}
 8005332:	b083      	sub	sp, #12
 8005334:	af00      	add	r7, sp, #0
 8005336:	4603      	mov	r3, r0
 8005338:	71fb      	strb	r3, [r7, #7]
    if (dir == '^')
 800533a:	79fb      	ldrb	r3, [r7, #7]
 800533c:	2b5e      	cmp	r3, #94	@ 0x5e
 800533e:	d109      	bne.n	8005354 <adaptHead+0x24>
    {
        switch (currentDir)
 8005340:	4b23      	ldr	r3, [pc, #140]	@ (80053d0 <adaptHead+0xa0>)
 8005342:	781b      	ldrb	r3, [r3, #0]
 8005344:	2b76      	cmp	r3, #118	@ 0x76
 8005346:	d02c      	beq.n	80053a2 <adaptHead+0x72>
 8005348:	2b76      	cmp	r3, #118	@ 0x76
 800534a:	dc39      	bgt.n	80053c0 <adaptHead+0x90>
 800534c:	2b3c      	cmp	r3, #60	@ 0x3c
 800534e:	d02a      	beq.n	80053a6 <adaptHead+0x76>
 8005350:	2b3e      	cmp	r3, #62	@ 0x3e
        {
        case '<': // turnRight90
            break;
        case '>': // turnLeft90
            break;
 8005352:	e035      	b.n	80053c0 <adaptHead+0x90>
        case 'v': // turnRight180
            break;
        }
    }
    else if (dir == 'v')
 8005354:	79fb      	ldrb	r3, [r7, #7]
 8005356:	2b76      	cmp	r3, #118	@ 0x76
 8005358:	d109      	bne.n	800536e <adaptHead+0x3e>
    {
        switch (currentDir)
 800535a:	4b1d      	ldr	r3, [pc, #116]	@ (80053d0 <adaptHead+0xa0>)
 800535c:	781b      	ldrb	r3, [r3, #0]
 800535e:	2b5e      	cmp	r3, #94	@ 0x5e
 8005360:	d023      	beq.n	80053aa <adaptHead+0x7a>
 8005362:	2b5e      	cmp	r3, #94	@ 0x5e
 8005364:	dc2c      	bgt.n	80053c0 <adaptHead+0x90>
 8005366:	2b3c      	cmp	r3, #60	@ 0x3c
 8005368:	d021      	beq.n	80053ae <adaptHead+0x7e>
 800536a:	2b3e      	cmp	r3, #62	@ 0x3e
        {
        case '<': // turnLeft90
            break;
        case '>': // turnRight90
            break;
 800536c:	e028      	b.n	80053c0 <adaptHead+0x90>
        case '^': // turnRight180
            break;
        }
    }
    else if (dir == '<')
 800536e:	79fb      	ldrb	r3, [r7, #7]
 8005370:	2b3c      	cmp	r3, #60	@ 0x3c
 8005372:	d109      	bne.n	8005388 <adaptHead+0x58>
    {
        switch (currentDir)
 8005374:	4b16      	ldr	r3, [pc, #88]	@ (80053d0 <adaptHead+0xa0>)
 8005376:	781b      	ldrb	r3, [r3, #0]
 8005378:	2b76      	cmp	r3, #118	@ 0x76
 800537a:	d01a      	beq.n	80053b2 <adaptHead+0x82>
 800537c:	2b76      	cmp	r3, #118	@ 0x76
 800537e:	dc1f      	bgt.n	80053c0 <adaptHead+0x90>
 8005380:	2b3e      	cmp	r3, #62	@ 0x3e
 8005382:	d018      	beq.n	80053b6 <adaptHead+0x86>
 8005384:	2b5e      	cmp	r3, #94	@ 0x5e
        case 'v': // turnRight90
            break;
        case '>': // turnRight180
            break;
        case '^': // turnLeft90
            break;
 8005386:	e01b      	b.n	80053c0 <adaptHead+0x90>
        }
    }
    else if (dir == '>')
 8005388:	79fb      	ldrb	r3, [r7, #7]
 800538a:	2b3e      	cmp	r3, #62	@ 0x3e
 800538c:	d118      	bne.n	80053c0 <adaptHead+0x90>
    {
        switch (currentDir)
 800538e:	4b10      	ldr	r3, [pc, #64]	@ (80053d0 <adaptHead+0xa0>)
 8005390:	781b      	ldrb	r3, [r3, #0]
 8005392:	2b76      	cmp	r3, #118	@ 0x76
 8005394:	d011      	beq.n	80053ba <adaptHead+0x8a>
 8005396:	2b76      	cmp	r3, #118	@ 0x76
 8005398:	dc12      	bgt.n	80053c0 <adaptHead+0x90>
 800539a:	2b3c      	cmp	r3, #60	@ 0x3c
 800539c:	d00f      	beq.n	80053be <adaptHead+0x8e>
 800539e:	2b5e      	cmp	r3, #94	@ 0x5e
        case '<': // turnRight180
            break;
        case 'v': // turnLeft90
            break;
        case '^': // turnRight90
            break;
 80053a0:	e00e      	b.n	80053c0 <adaptHead+0x90>
            break;
 80053a2:	bf00      	nop
 80053a4:	e00c      	b.n	80053c0 <adaptHead+0x90>
            break;
 80053a6:	bf00      	nop
 80053a8:	e00a      	b.n	80053c0 <adaptHead+0x90>
            break;
 80053aa:	bf00      	nop
 80053ac:	e008      	b.n	80053c0 <adaptHead+0x90>
            break;
 80053ae:	bf00      	nop
 80053b0:	e006      	b.n	80053c0 <adaptHead+0x90>
            break;
 80053b2:	bf00      	nop
 80053b4:	e004      	b.n	80053c0 <adaptHead+0x90>
            break;
 80053b6:	bf00      	nop
 80053b8:	e002      	b.n	80053c0 <adaptHead+0x90>
            break;
 80053ba:	bf00      	nop
 80053bc:	e000      	b.n	80053c0 <adaptHead+0x90>
            break;
 80053be:	bf00      	nop
        }
    }
    currentDir = dir;
 80053c0:	4a03      	ldr	r2, [pc, #12]	@ (80053d0 <adaptHead+0xa0>)
 80053c2:	79fb      	ldrb	r3, [r7, #7]
 80053c4:	7013      	strb	r3, [r2, #0]
}
 80053c6:	bf00      	nop
 80053c8:	370c      	adds	r7, #12
 80053ca:	46bd      	mov	sp, r7
 80053cc:	bc80      	pop	{r7}
 80053ce:	4770      	bx	lr
 80053d0:	20000088 	.word	0x20000088

080053d4 <detect>:

int detect(int nextX, int nextY)
{
 80053d4:	b480      	push	{r7}
 80053d6:	b083      	sub	sp, #12
 80053d8:	af00      	add	r7, sp, #0
 80053da:	6078      	str	r0, [r7, #4]
 80053dc:	6039      	str	r1, [r7, #0]
    // 
    if (realgrid[nextX][nextY] == 1)
 80053de:	4908      	ldr	r1, [pc, #32]	@ (8005400 <detect+0x2c>)
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	009a      	lsls	r2, r3, #2
 80053e4:	683b      	ldr	r3, [r7, #0]
 80053e6:	4413      	add	r3, r2
 80053e8:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80053ec:	2b01      	cmp	r3, #1
 80053ee:	d101      	bne.n	80053f4 <detect+0x20>
    {
        return 50;
 80053f0:	2332      	movs	r3, #50	@ 0x32
 80053f2:	e000      	b.n	80053f6 <detect+0x22>
    }
    else
        return 100;
 80053f4:	2364      	movs	r3, #100	@ 0x64
}
 80053f6:	4618      	mov	r0, r3
 80053f8:	370c      	adds	r7, #12
 80053fa:	46bd      	mov	sp, r7
 80053fc:	bc80      	pop	{r7}
 80053fe:	4770      	bx	lr
 8005400:	20000038 	.word	0x20000038

08005404 <mark_path>:

void mark_path()
{
 8005404:	b580      	push	{r7, lr}
 8005406:	b084      	sub	sp, #16
 8005408:	af00      	add	r7, sp, #0
    while (SIZE * currentX + currentY != SIZE * endX + endY)
 800540a:	e071      	b.n	80054f0 <mark_path+0xec>
    {
        adaptHead(directionGrid[currentX][currentY]);
 800540c:	4b42      	ldr	r3, [pc, #264]	@ (8005518 <mark_path+0x114>)
 800540e:	681a      	ldr	r2, [r3, #0]
 8005410:	4b42      	ldr	r3, [pc, #264]	@ (800551c <mark_path+0x118>)
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	4942      	ldr	r1, [pc, #264]	@ (8005520 <mark_path+0x11c>)
 8005416:	0092      	lsls	r2, r2, #2
 8005418:	440a      	add	r2, r1
 800541a:	4413      	add	r3, r2
 800541c:	781b      	ldrb	r3, [r3, #0]
 800541e:	4618      	mov	r0, r3
 8005420:	f7ff ff86 	bl	8005330 <adaptHead>
        int nextX, nextY;
        switch (currentDir)
 8005424:	4b3f      	ldr	r3, [pc, #252]	@ (8005524 <mark_path+0x120>)
 8005426:	781b      	ldrb	r3, [r3, #0]
 8005428:	2b76      	cmp	r3, #118	@ 0x76
 800542a:	d022      	beq.n	8005472 <mark_path+0x6e>
 800542c:	2b76      	cmp	r3, #118	@ 0x76
 800542e:	dc28      	bgt.n	8005482 <mark_path+0x7e>
 8005430:	2b5e      	cmp	r3, #94	@ 0x5e
 8005432:	d016      	beq.n	8005462 <mark_path+0x5e>
 8005434:	2b5e      	cmp	r3, #94	@ 0x5e
 8005436:	dc24      	bgt.n	8005482 <mark_path+0x7e>
 8005438:	2b3c      	cmp	r3, #60	@ 0x3c
 800543a:	d002      	beq.n	8005442 <mark_path+0x3e>
 800543c:	2b3e      	cmp	r3, #62	@ 0x3e
 800543e:	d008      	beq.n	8005452 <mark_path+0x4e>
 8005440:	e01f      	b.n	8005482 <mark_path+0x7e>
        {
        case '<':
            nextX = currentX;
 8005442:	4b35      	ldr	r3, [pc, #212]	@ (8005518 <mark_path+0x114>)
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	60fb      	str	r3, [r7, #12]
            nextY = currentY - 1;
 8005448:	4b34      	ldr	r3, [pc, #208]	@ (800551c <mark_path+0x118>)
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	3b01      	subs	r3, #1
 800544e:	60bb      	str	r3, [r7, #8]
            break;
 8005450:	e017      	b.n	8005482 <mark_path+0x7e>
        case '>':
            nextX = currentX;
 8005452:	4b31      	ldr	r3, [pc, #196]	@ (8005518 <mark_path+0x114>)
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	60fb      	str	r3, [r7, #12]
            nextY = currentY + 1;
 8005458:	4b30      	ldr	r3, [pc, #192]	@ (800551c <mark_path+0x118>)
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	3301      	adds	r3, #1
 800545e:	60bb      	str	r3, [r7, #8]
            break;
 8005460:	e00f      	b.n	8005482 <mark_path+0x7e>
        case '^':
            nextX = currentX - 1;
 8005462:	4b2d      	ldr	r3, [pc, #180]	@ (8005518 <mark_path+0x114>)
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	3b01      	subs	r3, #1
 8005468:	60fb      	str	r3, [r7, #12]
            nextY = currentY;
 800546a:	4b2c      	ldr	r3, [pc, #176]	@ (800551c <mark_path+0x118>)
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	60bb      	str	r3, [r7, #8]
            break;
 8005470:	e007      	b.n	8005482 <mark_path+0x7e>
        case 'v':
            nextX = currentX + 1;
 8005472:	4b29      	ldr	r3, [pc, #164]	@ (8005518 <mark_path+0x114>)
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	3301      	adds	r3, #1
 8005478:	60fb      	str	r3, [r7, #12]
            nextY = currentY;
 800547a:	4b28      	ldr	r3, [pc, #160]	@ (800551c <mark_path+0x118>)
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	60bb      	str	r3, [r7, #8]
            break;
 8005480:	bf00      	nop
        }
        int dis = detect(nextX, nextY);
 8005482:	68b9      	ldr	r1, [r7, #8]
 8005484:	68f8      	ldr	r0, [r7, #12]
 8005486:	f7ff ffa5 	bl	80053d4 <detect>
 800548a:	6078      	str	r0, [r7, #4]
        if (dis < 80)
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	2b4f      	cmp	r3, #79	@ 0x4f
 8005490:	dc14      	bgt.n	80054bc <mark_path+0xb8>
        {
            detectgrid[nextX][nextY] = 1;
 8005492:	4925      	ldr	r1, [pc, #148]	@ (8005528 <mark_path+0x124>)
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	009a      	lsls	r2, r3, #2
 8005498:	68bb      	ldr	r3, [r7, #8]
 800549a:	4413      	add	r3, r2
 800549c:	2201      	movs	r2, #1
 800549e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
            // 
            SendEnvDetectData(SIZE * nextX + nextY, 1);
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	b2db      	uxtb	r3, r3
 80054a6:	009b      	lsls	r3, r3, #2
 80054a8:	b2da      	uxtb	r2, r3
 80054aa:	68bb      	ldr	r3, [r7, #8]
 80054ac:	b2db      	uxtb	r3, r3
 80054ae:	4413      	add	r3, r2
 80054b0:	b2db      	uxtb	r3, r3
 80054b2:	2101      	movs	r1, #1
 80054b4:	4618      	mov	r0, r3
 80054b6:	f7fc fbb1 	bl	8001c1c <SendEnvDetectData>
            break;
 80054ba:	e028      	b.n	800550e <mark_path+0x10a>
        }
        detectgrid[nextX][nextY] = 2;
 80054bc:	491a      	ldr	r1, [pc, #104]	@ (8005528 <mark_path+0x124>)
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	009a      	lsls	r2, r3, #2
 80054c2:	68bb      	ldr	r3, [r7, #8]
 80054c4:	4413      	add	r3, r2
 80054c6:	2202      	movs	r2, #2
 80054c8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        // 
        SendEnvDetectData(SIZE * nextX + nextY, 2);
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	b2db      	uxtb	r3, r3
 80054d0:	009b      	lsls	r3, r3, #2
 80054d2:	b2da      	uxtb	r2, r3
 80054d4:	68bb      	ldr	r3, [r7, #8]
 80054d6:	b2db      	uxtb	r3, r3
 80054d8:	4413      	add	r3, r2
 80054da:	b2db      	uxtb	r3, r3
 80054dc:	2102      	movs	r1, #2
 80054de:	4618      	mov	r0, r3
 80054e0:	f7fc fb9c 	bl	8001c1c <SendEnvDetectData>
        // TODO: moveForward() 80cm
        currentX = nextX;
 80054e4:	4a0c      	ldr	r2, [pc, #48]	@ (8005518 <mark_path+0x114>)
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	6013      	str	r3, [r2, #0]
        currentY = nextY;
 80054ea:	4a0c      	ldr	r2, [pc, #48]	@ (800551c <mark_path+0x118>)
 80054ec:	68bb      	ldr	r3, [r7, #8]
 80054ee:	6013      	str	r3, [r2, #0]
    while (SIZE * currentX + currentY != SIZE * endX + endY)
 80054f0:	4b09      	ldr	r3, [pc, #36]	@ (8005518 <mark_path+0x114>)
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	009a      	lsls	r2, r3, #2
 80054f6:	4b09      	ldr	r3, [pc, #36]	@ (800551c <mark_path+0x118>)
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	441a      	add	r2, r3
 80054fc:	4b0b      	ldr	r3, [pc, #44]	@ (800552c <mark_path+0x128>)
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	0099      	lsls	r1, r3, #2
 8005502:	4b0b      	ldr	r3, [pc, #44]	@ (8005530 <mark_path+0x12c>)
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	440b      	add	r3, r1
 8005508:	429a      	cmp	r2, r3
 800550a:	f47f af7f 	bne.w	800540c <mark_path+0x8>
    }
    return;
 800550e:	bf00      	nop
}
 8005510:	3710      	adds	r7, #16
 8005512:	46bd      	mov	sp, r7
 8005514:	bd80      	pop	{r7, pc}
 8005516:	bf00      	nop
 8005518:	20000260 	.word	0x20000260
 800551c:	20000264 	.word	0x20000264
 8005520:	20000078 	.word	0x20000078
 8005524:	20000088 	.word	0x20000088
 8005528:	200001c0 	.word	0x200001c0
 800552c:	20000258 	.word	0x20000258
 8005530:	2000025c 	.word	0x2000025c

08005534 <obstacle_detect>:

void obstacle_detect(uint8_t start, uint8_t end)
{
 8005534:	b580      	push	{r7, lr}
 8005536:	b086      	sub	sp, #24
 8005538:	af00      	add	r7, sp, #0
 800553a:	4603      	mov	r3, r0
 800553c:	460a      	mov	r2, r1
 800553e:	71fb      	strb	r3, [r7, #7]
 8005540:	4613      	mov	r3, r2
 8005542:	71bb      	strb	r3, [r7, #6]
    // TODO: 
    currentX = start / 4;
 8005544:	79fb      	ldrb	r3, [r7, #7]
 8005546:	089b      	lsrs	r3, r3, #2
 8005548:	b2db      	uxtb	r3, r3
 800554a:	461a      	mov	r2, r3
 800554c:	4b5b      	ldr	r3, [pc, #364]	@ (80056bc <obstacle_detect+0x188>)
 800554e:	601a      	str	r2, [r3, #0]
    currentY = start % 4;
 8005550:	79fb      	ldrb	r3, [r7, #7]
 8005552:	f003 0303 	and.w	r3, r3, #3
 8005556:	4a5a      	ldr	r2, [pc, #360]	@ (80056c0 <obstacle_detect+0x18c>)
 8005558:	6013      	str	r3, [r2, #0]
    endX = end / 4;
 800555a:	79bb      	ldrb	r3, [r7, #6]
 800555c:	089b      	lsrs	r3, r3, #2
 800555e:	b2db      	uxtb	r3, r3
 8005560:	461a      	mov	r2, r3
 8005562:	4b58      	ldr	r3, [pc, #352]	@ (80056c4 <obstacle_detect+0x190>)
 8005564:	601a      	str	r2, [r3, #0]
    endY = end % 4;
 8005566:	79bb      	ldrb	r3, [r7, #6]
 8005568:	f003 0303 	and.w	r3, r3, #3
 800556c:	4a56      	ldr	r2, [pc, #344]	@ (80056c8 <obstacle_detect+0x194>)
 800556e:	6013      	str	r3, [r2, #0]
    printf("start: %d, %d\n", currentX, currentY);
 8005570:	4b52      	ldr	r3, [pc, #328]	@ (80056bc <obstacle_detect+0x188>)
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	4a52      	ldr	r2, [pc, #328]	@ (80056c0 <obstacle_detect+0x18c>)
 8005576:	6812      	ldr	r2, [r2, #0]
 8005578:	4619      	mov	r1, r3
 800557a:	4854      	ldr	r0, [pc, #336]	@ (80056cc <obstacle_detect+0x198>)
 800557c:	f004 fd06 	bl	8009f8c <iprintf>
    printf("end: %d, %d\n", endX, endY);
 8005580:	4b50      	ldr	r3, [pc, #320]	@ (80056c4 <obstacle_detect+0x190>)
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	4a50      	ldr	r2, [pc, #320]	@ (80056c8 <obstacle_detect+0x194>)
 8005586:	6812      	ldr	r2, [r2, #0]
 8005588:	4619      	mov	r1, r3
 800558a:	4851      	ldr	r0, [pc, #324]	@ (80056d0 <obstacle_detect+0x19c>)
 800558c:	f004 fcfe 	bl	8009f8c <iprintf>
    detectgrid[currentX][currentY] = 2;
 8005590:	4b4a      	ldr	r3, [pc, #296]	@ (80056bc <obstacle_detect+0x188>)
 8005592:	681a      	ldr	r2, [r3, #0]
 8005594:	4b4a      	ldr	r3, [pc, #296]	@ (80056c0 <obstacle_detect+0x18c>)
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	494e      	ldr	r1, [pc, #312]	@ (80056d4 <obstacle_detect+0x1a0>)
 800559a:	0092      	lsls	r2, r2, #2
 800559c:	4413      	add	r3, r2
 800559e:	2202      	movs	r2, #2
 80055a0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    detectgrid[endX][endY] = 2;
 80055a4:	4b47      	ldr	r3, [pc, #284]	@ (80056c4 <obstacle_detect+0x190>)
 80055a6:	681a      	ldr	r2, [r3, #0]
 80055a8:	4b47      	ldr	r3, [pc, #284]	@ (80056c8 <obstacle_detect+0x194>)
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	4949      	ldr	r1, [pc, #292]	@ (80056d4 <obstacle_detect+0x1a0>)
 80055ae:	0092      	lsls	r2, r2, #2
 80055b0:	4413      	add	r3, r2
 80055b2:	2202      	movs	r2, #2
 80055b4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

    while (!detectionComplete())
 80055b8:	e04c      	b.n	8005654 <obstacle_detect+0x120>
    {

        initializeGrid();
 80055ba:	f7ff fe43 	bl	8005244 <initializeGrid>
        bool found = false;
 80055be:	2300      	movs	r3, #0
 80055c0:	75fb      	strb	r3, [r7, #23]
        for (int i = 0; i < SIZE; i++)
 80055c2:	2300      	movs	r3, #0
 80055c4:	613b      	str	r3, [r7, #16]
 80055c6:	e020      	b.n	800560a <obstacle_detect+0xd6>
        {
            if (found)
 80055c8:	7dfb      	ldrb	r3, [r7, #23]
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d121      	bne.n	8005612 <obstacle_detect+0xde>
                break;
            for (int j = 0; j < SIZE; j++)
 80055ce:	2300      	movs	r3, #0
 80055d0:	60fb      	str	r3, [r7, #12]
 80055d2:	e014      	b.n	80055fe <obstacle_detect+0xca>
            {
                if (detectgrid[i][j] == 0)
 80055d4:	493f      	ldr	r1, [pc, #252]	@ (80056d4 <obstacle_detect+0x1a0>)
 80055d6:	693b      	ldr	r3, [r7, #16]
 80055d8:	009a      	lsls	r2, r3, #2
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	4413      	add	r3, r2
 80055de:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d108      	bne.n	80055f8 <obstacle_detect+0xc4>
                {
                    endX = i;
 80055e6:	4a37      	ldr	r2, [pc, #220]	@ (80056c4 <obstacle_detect+0x190>)
 80055e8:	693b      	ldr	r3, [r7, #16]
 80055ea:	6013      	str	r3, [r2, #0]
                    endY = j;
 80055ec:	4a36      	ldr	r2, [pc, #216]	@ (80056c8 <obstacle_detect+0x194>)
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	6013      	str	r3, [r2, #0]
                    found = true;
 80055f2:	2301      	movs	r3, #1
 80055f4:	75fb      	strb	r3, [r7, #23]
                    break;
 80055f6:	e005      	b.n	8005604 <obstacle_detect+0xd0>
            for (int j = 0; j < SIZE; j++)
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	3301      	adds	r3, #1
 80055fc:	60fb      	str	r3, [r7, #12]
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	2b03      	cmp	r3, #3
 8005602:	dde7      	ble.n	80055d4 <obstacle_detect+0xa0>
        for (int i = 0; i < SIZE; i++)
 8005604:	693b      	ldr	r3, [r7, #16]
 8005606:	3301      	adds	r3, #1
 8005608:	613b      	str	r3, [r7, #16]
 800560a:	693b      	ldr	r3, [r7, #16]
 800560c:	2b03      	cmp	r3, #3
 800560e:	dddb      	ble.n	80055c8 <obstacle_detect+0x94>
 8005610:	e000      	b.n	8005614 <obstacle_detect+0xe0>
                break;
 8005612:	bf00      	nop
                }
            }
        }
        startX = currentX;
 8005614:	4b29      	ldr	r3, [pc, #164]	@ (80056bc <obstacle_detect+0x188>)
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	4a2f      	ldr	r2, [pc, #188]	@ (80056d8 <obstacle_detect+0x1a4>)
 800561a:	6013      	str	r3, [r2, #0]
        startY = currentY;
 800561c:	4b28      	ldr	r3, [pc, #160]	@ (80056c0 <obstacle_detect+0x18c>)
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	4a2e      	ldr	r2, [pc, #184]	@ (80056dc <obstacle_detect+0x1a8>)
 8005622:	6013      	str	r3, [r2, #0]
        if (dfs(startX, startY))
 8005624:	4b2c      	ldr	r3, [pc, #176]	@ (80056d8 <obstacle_detect+0x1a4>)
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	4a2c      	ldr	r2, [pc, #176]	@ (80056dc <obstacle_detect+0x1a8>)
 800562a:	6812      	ldr	r2, [r2, #0]
 800562c:	4611      	mov	r1, r2
 800562e:	4618      	mov	r0, r3
 8005630:	f7ff fd88 	bl	8005144 <dfs>
 8005634:	4603      	mov	r3, r0
 8005636:	2b00      	cmp	r3, #0
 8005638:	d002      	beq.n	8005640 <obstacle_detect+0x10c>
        {
            mark_path();
 800563a:	f7ff fee3 	bl	8005404 <mark_path>
 800563e:	e009      	b.n	8005654 <obstacle_detect+0x120>
        }
        else
        {
            detectgrid[endX][endY] = 3;
 8005640:	4b20      	ldr	r3, [pc, #128]	@ (80056c4 <obstacle_detect+0x190>)
 8005642:	681a      	ldr	r2, [r3, #0]
 8005644:	4b20      	ldr	r3, [pc, #128]	@ (80056c8 <obstacle_detect+0x194>)
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	4922      	ldr	r1, [pc, #136]	@ (80056d4 <obstacle_detect+0x1a0>)
 800564a:	0092      	lsls	r2, r2, #2
 800564c:	4413      	add	r3, r2
 800564e:	2203      	movs	r2, #3
 8005650:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    while (!detectionComplete())
 8005654:	f7ff fe44 	bl	80052e0 <detectionComplete>
 8005658:	4603      	mov	r3, r0
 800565a:	f083 0301 	eor.w	r3, r3, #1
 800565e:	b2db      	uxtb	r3, r3
 8005660:	2b00      	cmp	r3, #0
 8005662:	d1aa      	bne.n	80055ba <obstacle_detect+0x86>
        }
    }
    // 
    startX = currentX;
 8005664:	4b15      	ldr	r3, [pc, #84]	@ (80056bc <obstacle_detect+0x188>)
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	4a1b      	ldr	r2, [pc, #108]	@ (80056d8 <obstacle_detect+0x1a4>)
 800566a:	6013      	str	r3, [r2, #0]
    startY = currentY;
 800566c:	4b14      	ldr	r3, [pc, #80]	@ (80056c0 <obstacle_detect+0x18c>)
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	4a1a      	ldr	r2, [pc, #104]	@ (80056dc <obstacle_detect+0x1a8>)
 8005672:	6013      	str	r3, [r2, #0]
    endX = obstacle_detect_end / 4;
 8005674:	4b1a      	ldr	r3, [pc, #104]	@ (80056e0 <obstacle_detect+0x1ac>)
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	2b00      	cmp	r3, #0
 800567a:	da00      	bge.n	800567e <obstacle_detect+0x14a>
 800567c:	3303      	adds	r3, #3
 800567e:	109b      	asrs	r3, r3, #2
 8005680:	461a      	mov	r2, r3
 8005682:	4b10      	ldr	r3, [pc, #64]	@ (80056c4 <obstacle_detect+0x190>)
 8005684:	601a      	str	r2, [r3, #0]
    endY = obstacle_detect_end % 4;
 8005686:	4b16      	ldr	r3, [pc, #88]	@ (80056e0 <obstacle_detect+0x1ac>)
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	425a      	negs	r2, r3
 800568c:	f003 0303 	and.w	r3, r3, #3
 8005690:	f002 0203 	and.w	r2, r2, #3
 8005694:	bf58      	it	pl
 8005696:	4253      	negpl	r3, r2
 8005698:	4a0b      	ldr	r2, [pc, #44]	@ (80056c8 <obstacle_detect+0x194>)
 800569a:	6013      	str	r3, [r2, #0]
    initializeGrid();
 800569c:	f7ff fdd2 	bl	8005244 <initializeGrid>
    dfs(startX, startY);
 80056a0:	4b0d      	ldr	r3, [pc, #52]	@ (80056d8 <obstacle_detect+0x1a4>)
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	4a0d      	ldr	r2, [pc, #52]	@ (80056dc <obstacle_detect+0x1a8>)
 80056a6:	6812      	ldr	r2, [r2, #0]
 80056a8:	4611      	mov	r1, r2
 80056aa:	4618      	mov	r0, r3
 80056ac:	f7ff fd4a 	bl	8005144 <dfs>
    mark_path();
 80056b0:	f7ff fea8 	bl	8005404 <mark_path>
}
 80056b4:	bf00      	nop
 80056b6:	3718      	adds	r7, #24
 80056b8:	46bd      	mov	sp, r7
 80056ba:	bd80      	pop	{r7, pc}
 80056bc:	20000260 	.word	0x20000260
 80056c0:	20000264 	.word	0x20000264
 80056c4:	20000258 	.word	0x20000258
 80056c8:	2000025c 	.word	0x2000025c
 80056cc:	0800ad38 	.word	0x0800ad38
 80056d0:	0800ad48 	.word	0x0800ad48
 80056d4:	200001c0 	.word	0x200001c0
 80056d8:	20000250 	.word	0x20000250
 80056dc:	20000254 	.word	0x20000254
 80056e0:	20000268 	.word	0x20000268

080056e4 <main>:
/**
 * @brief The application entry point.
 * @retval int
 */
int main(void)
{
 80056e4:	b580      	push	{r7, lr}
 80056e6:	b082      	sub	sp, #8
 80056e8:	af00      	add	r7, sp, #0
    /* USER CODE END 1 */

    /* MCU Configuration--------------------------------------------------------*/

    /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
    HAL_Init();
 80056ea:	f000 ffe9 	bl	80066c0 <HAL_Init>
    /* USER CODE BEGIN SysInit */

    /* USER CODE END SysInit */

    /* Initialize all configured peripherals */
    MX_GPIO_Init();
 80056ee:	f7fc facd 	bl	8001c8c <MX_GPIO_Init>
    MX_TIM4_Init();
 80056f2:	f000 faed 	bl	8005cd0 <MX_TIM4_Init>
    MX_TIM2_Init();
 80056f6:	f000 fa9f 	bl	8005c38 <MX_TIM2_Init>
    MX_TIM5_Init();
 80056fa:	f000 fb83 	bl	8005e04 <MX_TIM5_Init>
    MX_USART2_UART_Init();
 80056fe:	f000 fcad 	bl	800605c <MX_USART2_UART_Init>
    MX_I2C2_Init();
 8005702:	f7fc fb67 	bl	8001dd4 <MX_I2C2_Init>
    MX_TIM1_Init();
 8005706:	f000 fa45 	bl	8005b94 <MX_TIM1_Init>
    /* USER CODE BEGIN 2 */
    HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_1);
 800570a:	2100      	movs	r1, #0
 800570c:	4818      	ldr	r0, [pc, #96]	@ (8005770 <main+0x8c>)
 800570e:	f002 fe47 	bl	80083a0 <HAL_TIM_PWM_Start>
    motorInit();
 8005712:	f000 fdb3 	bl	800627c <motorInit>
    motorBreak();
 8005716:	f000 fdc7 	bl	80062a8 <motorBreak>
    int ret = 0;
 800571a:	2300      	movs	r3, #0
 800571c:	607b      	str	r3, [r7, #4]
    do
    {
        ret = MPU6050_DMP_init();
 800571e:	f7fb ff0b 	bl	8001538 <MPU6050_DMP_init>
 8005722:	6078      	str	r0, [r7, #4]
    } while (ret); // mpu ???
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	2b00      	cmp	r3, #0
 8005728:	d1f9      	bne.n	800571e <main+0x3a>
    HAL_UART_Receive_IT(&huart2, rxBuffer, 1); // Start interrupt receive
 800572a:	2201      	movs	r2, #1
 800572c:	4911      	ldr	r1, [pc, #68]	@ (8005774 <main+0x90>)
 800572e:	4812      	ldr	r0, [pc, #72]	@ (8005778 <main+0x94>)
 8005730:	f003 fddb 	bl	80092ea <HAL_UART_Receive_IT>
    {
        // HAL_GPIO_WritePin(L1_GPIO_Port, L1_Pin, GPIO_PIN_RESET);
        // HAL_GPIO_WritePin(L2_GPIO_Port, L2_Pin, GPIO_PIN_RESET);
        // motorBreak();
        // uint8_t distance = (uint8_t)front_detection();
        SendDistanceData(front_detection());
 8005734:	f000 fd8a 	bl	800624c <front_detection>
 8005738:	4603      	mov	r3, r0
 800573a:	4618      	mov	r0, r3
 800573c:	f7fc f836 	bl	80017ac <SendDistanceData>
        HAL_Delay(200);
 8005740:	20c8      	movs	r0, #200	@ 0xc8
 8005742:	f001 f81f 	bl	8006784 <HAL_Delay>
        int mode = GetCurrentMode();
 8005746:	f7fb ff7b 	bl	8001640 <GetCurrentMode>
 800574a:	4603      	mov	r3, r0
 800574c:	603b      	str	r3, [r7, #0]
        if (mode == MODE_LINE_TRACK)
 800574e:	683b      	ldr	r3, [r7, #0]
 8005750:	2b04      	cmp	r3, #4
 8005752:	d102      	bne.n	800575a <main+0x76>
        {
            SearchRun();
 8005754:	f7fc fbac 	bl	8001eb0 <SearchRun>
 8005758:	e7ec      	b.n	8005734 <main+0x50>
        }
        else if (mode == MODE_MANUAL)
 800575a:	683b      	ldr	r3, [r7, #0]
 800575c:	2b01      	cmp	r3, #1
 800575e:	d1e9      	bne.n	8005734 <main+0x50>
        {
            SendDistanceData(front_detection());
 8005760:	f000 fd74 	bl	800624c <front_detection>
 8005764:	4603      	mov	r3, r0
 8005766:	4618      	mov	r0, r3
 8005768:	f7fc f820 	bl	80017ac <SendDistanceData>
    {
 800576c:	e7e2      	b.n	8005734 <main+0x50>
 800576e:	bf00      	nop
 8005770:	20000374 	.word	0x20000374
 8005774:	20000198 	.word	0x20000198
 8005778:	200003bc 	.word	0x200003bc

0800577c <Error_Handler>:
/**
 * @brief This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 800577c:	b480      	push	{r7}
 800577e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8005780:	b672      	cpsid	i
}
 8005782:	bf00      	nop
    /* USER CODE BEGIN Error_Handler_Debug */
    /* User can add his own implementation to report the HAL error return state */
    __disable_irq();
    while (1)
 8005784:	bf00      	nop
 8005786:	e7fd      	b.n	8005784 <Error_Handler+0x8>

08005788 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005788:	b580      	push	{r7, lr}
 800578a:	b084      	sub	sp, #16
 800578c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800578e:	4b16      	ldr	r3, [pc, #88]	@ (80057e8 <HAL_MspInit+0x60>)
 8005790:	699b      	ldr	r3, [r3, #24]
 8005792:	4a15      	ldr	r2, [pc, #84]	@ (80057e8 <HAL_MspInit+0x60>)
 8005794:	f043 0301 	orr.w	r3, r3, #1
 8005798:	6193      	str	r3, [r2, #24]
 800579a:	4b13      	ldr	r3, [pc, #76]	@ (80057e8 <HAL_MspInit+0x60>)
 800579c:	699b      	ldr	r3, [r3, #24]
 800579e:	f003 0301 	and.w	r3, r3, #1
 80057a2:	60bb      	str	r3, [r7, #8]
 80057a4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80057a6:	4b10      	ldr	r3, [pc, #64]	@ (80057e8 <HAL_MspInit+0x60>)
 80057a8:	69db      	ldr	r3, [r3, #28]
 80057aa:	4a0f      	ldr	r2, [pc, #60]	@ (80057e8 <HAL_MspInit+0x60>)
 80057ac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80057b0:	61d3      	str	r3, [r2, #28]
 80057b2:	4b0d      	ldr	r3, [pc, #52]	@ (80057e8 <HAL_MspInit+0x60>)
 80057b4:	69db      	ldr	r3, [r3, #28]
 80057b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80057ba:	607b      	str	r3, [r7, #4]
 80057bc:	687b      	ldr	r3, [r7, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_2);
 80057be:	2005      	movs	r0, #5
 80057c0:	f001 f8d0 	bl	8006964 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80057c4:	4b09      	ldr	r3, [pc, #36]	@ (80057ec <HAL_MspInit+0x64>)
 80057c6:	685b      	ldr	r3, [r3, #4]
 80057c8:	60fb      	str	r3, [r7, #12]
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80057d0:	60fb      	str	r3, [r7, #12]
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80057d8:	60fb      	str	r3, [r7, #12]
 80057da:	4a04      	ldr	r2, [pc, #16]	@ (80057ec <HAL_MspInit+0x64>)
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80057e0:	bf00      	nop
 80057e2:	3710      	adds	r7, #16
 80057e4:	46bd      	mov	sp, r7
 80057e6:	bd80      	pop	{r7, pc}
 80057e8:	40021000 	.word	0x40021000
 80057ec:	40010000 	.word	0x40010000

080057f0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80057f0:	b480      	push	{r7}
 80057f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80057f4:	bf00      	nop
 80057f6:	e7fd      	b.n	80057f4 <NMI_Handler+0x4>

080057f8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80057f8:	b480      	push	{r7}
 80057fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80057fc:	bf00      	nop
 80057fe:	e7fd      	b.n	80057fc <HardFault_Handler+0x4>

08005800 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005800:	b480      	push	{r7}
 8005802:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005804:	bf00      	nop
 8005806:	e7fd      	b.n	8005804 <MemManage_Handler+0x4>

08005808 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8005808:	b480      	push	{r7}
 800580a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800580c:	bf00      	nop
 800580e:	e7fd      	b.n	800580c <BusFault_Handler+0x4>

08005810 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005810:	b480      	push	{r7}
 8005812:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005814:	bf00      	nop
 8005816:	e7fd      	b.n	8005814 <UsageFault_Handler+0x4>

08005818 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8005818:	b480      	push	{r7}
 800581a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800581c:	bf00      	nop
 800581e:	46bd      	mov	sp, r7
 8005820:	bc80      	pop	{r7}
 8005822:	4770      	bx	lr

08005824 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8005824:	b480      	push	{r7}
 8005826:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005828:	bf00      	nop
 800582a:	46bd      	mov	sp, r7
 800582c:	bc80      	pop	{r7}
 800582e:	4770      	bx	lr

08005830 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8005830:	b480      	push	{r7}
 8005832:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8005834:	bf00      	nop
 8005836:	46bd      	mov	sp, r7
 8005838:	bc80      	pop	{r7}
 800583a:	4770      	bx	lr

0800583c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800583c:	b580      	push	{r7, lr}
 800583e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005840:	f000 ff84 	bl	800674c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005844:	bf00      	nop
 8005846:	bd80      	pop	{r7, pc}

08005848 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8005848:	b580      	push	{r7, lr}
 800584a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ECHO_Pin);
 800584c:	2002      	movs	r0, #2
 800584e:	f001 fbd1 	bl	8006ff4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8005852:	bf00      	nop
 8005854:	bd80      	pop	{r7, pc}
	...

08005858 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8005858:	b580      	push	{r7, lr}
 800585a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 800585c:	4802      	ldr	r0, [pc, #8]	@ (8005868 <TIM4_IRQHandler+0x10>)
 800585e:	f002 fe59 	bl	8008514 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8005862:	bf00      	nop
 8005864:	bd80      	pop	{r7, pc}
 8005866:	bf00      	nop
 8005868:	2000032c 	.word	0x2000032c

0800586c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800586c:	b580      	push	{r7, lr}
 800586e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8005870:	4802      	ldr	r0, [pc, #8]	@ (800587c <USART2_IRQHandler+0x10>)
 8005872:	f003 fd5f 	bl	8009334 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8005876:	bf00      	nop
 8005878:	bd80      	pop	{r7, pc}
 800587a:	bf00      	nop
 800587c:	200003bc 	.word	0x200003bc

08005880 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 1 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8005880:	b580      	push	{r7, lr}
 8005882:	b082      	sub	sp, #8
 8005884:	af00      	add	r7, sp, #0
 8005886:	4603      	mov	r3, r0
 8005888:	80fb      	strh	r3, [r7, #6]
	HAL_Delay(10);
 800588a:	200a      	movs	r0, #10
 800588c:	f000 ff7a 	bl	8006784 <HAL_Delay>
	switch(GPIO_Pin) {
 8005890:	88fb      	ldrh	r3, [r7, #6]
 8005892:	2b02      	cmp	r3, #2
 8005894:	d127      	bne.n	80058e6 <HAL_GPIO_EXTI_Callback+0x66>

	case ECHO_Pin:
			TIM2->CNT = 0;
 8005896:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800589a:	2200      	movs	r2, #0
 800589c:	625a      	str	r2, [r3, #36]	@ 0x24
			HAL_TIM_Base_Start(&htim2);  // 2
 800589e:	4814      	ldr	r0, [pc, #80]	@ (80058f0 <HAL_GPIO_EXTI_Callback+0x70>)
 80058a0:	f002 fca8 	bl	80081f4 <HAL_TIM_Base_Start>

			//  ECHO_PIN 
			while (HAL_GPIO_ReadPin(ECHO_GPIO_Port, ECHO_Pin));
 80058a4:	bf00      	nop
 80058a6:	2102      	movs	r1, #2
 80058a8:	4812      	ldr	r0, [pc, #72]	@ (80058f4 <HAL_GPIO_EXTI_Callback+0x74>)
 80058aa:	f001 fb73 	bl	8006f94 <HAL_GPIO_ReadPin>
 80058ae:	4603      	mov	r3, r0
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	d1f8      	bne.n	80058a6 <HAL_GPIO_EXTI_Callback+0x26>

			HAL_TIM_Base_Stop(&htim2);  // 2
 80058b4:	480e      	ldr	r0, [pc, #56]	@ (80058f0 <HAL_GPIO_EXTI_Callback+0x70>)
 80058b6:	f002 fcf5 	bl	80082a4 <HAL_TIM_Base_Stop>

			// 
			ultrasonicWaveDist = (int)(TIM2->CNT) * 0.034f / 2.0f;
 80058ba:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80058be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058c0:	4618      	mov	r0, r3
 80058c2:	f7fb f959 	bl	8000b78 <__aeabi_i2f>
 80058c6:	4603      	mov	r3, r0
 80058c8:	490b      	ldr	r1, [pc, #44]	@ (80058f8 <HAL_GPIO_EXTI_Callback+0x78>)
 80058ca:	4618      	mov	r0, r3
 80058cc:	f7fb f9a8 	bl	8000c20 <__aeabi_fmul>
 80058d0:	4603      	mov	r3, r0
 80058d2:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 80058d6:	4618      	mov	r0, r3
 80058d8:	f7fb fa56 	bl	8000d88 <__aeabi_fdiv>
 80058dc:	4603      	mov	r3, r0
 80058de:	461a      	mov	r2, r3
 80058e0:	4b06      	ldr	r3, [pc, #24]	@ (80058fc <HAL_GPIO_EXTI_Callback+0x7c>)
 80058e2:	601a      	str	r2, [r3, #0]

			break;
 80058e4:	e000      	b.n	80058e8 <HAL_GPIO_EXTI_Callback+0x68>
	default: break;
 80058e6:	bf00      	nop
	}
}
 80058e8:	bf00      	nop
 80058ea:	3708      	adds	r7, #8
 80058ec:	46bd      	mov	sp, r7
 80058ee:	bd80      	pop	{r7, pc}
 80058f0:	200002e4 	.word	0x200002e4
 80058f4:	40011000 	.word	0x40011000
 80058f8:	3d0b4396 	.word	0x3d0b4396
 80058fc:	20000404 	.word	0x20000404

08005900 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005900:	b580      	push	{r7, lr}
 8005902:	b082      	sub	sp, #8
 8005904:	af00      	add	r7, sp, #0
 8005906:	6078      	str	r0, [r7, #4]
    static UART_Package_t receivedPackage;
    static uint8_t receiveState = 0;
    static uint8_t dataCount = 0;
    
    if(huart->Instance == USART2)
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	4a48      	ldr	r2, [pc, #288]	@ (8005a30 <HAL_UART_RxCpltCallback+0x130>)
 800590e:	4293      	cmp	r3, r2
 8005910:	f040 8089 	bne.w	8005a26 <HAL_UART_RxCpltCallback+0x126>
    {
        switch(receiveState) {
 8005914:	4b47      	ldr	r3, [pc, #284]	@ (8005a34 <HAL_UART_RxCpltCallback+0x134>)
 8005916:	781b      	ldrb	r3, [r3, #0]
 8005918:	2b04      	cmp	r3, #4
 800591a:	f200 8084 	bhi.w	8005a26 <HAL_UART_RxCpltCallback+0x126>
 800591e:	a201      	add	r2, pc, #4	@ (adr r2, 8005924 <HAL_UART_RxCpltCallback+0x24>)
 8005920:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005924:	08005939 	.word	0x08005939
 8005928:	08005967 	.word	0x08005967
 800592c:	08005981 	.word	0x08005981
 8005930:	080059c3 	.word	0x080059c3
 8005934:	08005a05 	.word	0x08005a05
            case 0:  // 
                if(rxBuffer[0] == FRAME_HEADER) {
 8005938:	4b3f      	ldr	r3, [pc, #252]	@ (8005a38 <HAL_UART_RxCpltCallback+0x138>)
 800593a:	781b      	ldrb	r3, [r3, #0]
 800593c:	2baa      	cmp	r3, #170	@ 0xaa
 800593e:	d10c      	bne.n	800595a <HAL_UART_RxCpltCallback+0x5a>
                    receivedPackage.header = rxBuffer[0];
 8005940:	4b3d      	ldr	r3, [pc, #244]	@ (8005a38 <HAL_UART_RxCpltCallback+0x138>)
 8005942:	781a      	ldrb	r2, [r3, #0]
 8005944:	4b3d      	ldr	r3, [pc, #244]	@ (8005a3c <HAL_UART_RxCpltCallback+0x13c>)
 8005946:	701a      	strb	r2, [r3, #0]
                    receiveState = 1;
 8005948:	4b3a      	ldr	r3, [pc, #232]	@ (8005a34 <HAL_UART_RxCpltCallback+0x134>)
 800594a:	2201      	movs	r2, #1
 800594c:	701a      	strb	r2, [r3, #0]
                    HAL_UART_Receive_IT(&huart2, rxBuffer, 1);  // 
 800594e:	2201      	movs	r2, #1
 8005950:	4939      	ldr	r1, [pc, #228]	@ (8005a38 <HAL_UART_RxCpltCallback+0x138>)
 8005952:	483b      	ldr	r0, [pc, #236]	@ (8005a40 <HAL_UART_RxCpltCallback+0x140>)
 8005954:	f003 fcc9 	bl	80092ea <HAL_UART_Receive_IT>
                }
                else {
                    HAL_UART_Receive_IT(&huart2, rxBuffer, 1);  // 
                }
                break;
 8005958:	e065      	b.n	8005a26 <HAL_UART_RxCpltCallback+0x126>
                    HAL_UART_Receive_IT(&huart2, rxBuffer, 1);  // 
 800595a:	2201      	movs	r2, #1
 800595c:	4936      	ldr	r1, [pc, #216]	@ (8005a38 <HAL_UART_RxCpltCallback+0x138>)
 800595e:	4838      	ldr	r0, [pc, #224]	@ (8005a40 <HAL_UART_RxCpltCallback+0x140>)
 8005960:	f003 fcc3 	bl	80092ea <HAL_UART_Receive_IT>
                break;
 8005964:	e05f      	b.n	8005a26 <HAL_UART_RxCpltCallback+0x126>
                
            case 1:  // 
                receivedPackage.cmd_type = rxBuffer[0];
 8005966:	4b34      	ldr	r3, [pc, #208]	@ (8005a38 <HAL_UART_RxCpltCallback+0x138>)
 8005968:	781a      	ldrb	r2, [r3, #0]
 800596a:	4b34      	ldr	r3, [pc, #208]	@ (8005a3c <HAL_UART_RxCpltCallback+0x13c>)
 800596c:	705a      	strb	r2, [r3, #1]
                receiveState = 2;
 800596e:	4b31      	ldr	r3, [pc, #196]	@ (8005a34 <HAL_UART_RxCpltCallback+0x134>)
 8005970:	2202      	movs	r2, #2
 8005972:	701a      	strb	r2, [r3, #0]
                HAL_UART_Receive_IT(&huart2, rxBuffer, 1);  // 
 8005974:	2201      	movs	r2, #1
 8005976:	4930      	ldr	r1, [pc, #192]	@ (8005a38 <HAL_UART_RxCpltCallback+0x138>)
 8005978:	4831      	ldr	r0, [pc, #196]	@ (8005a40 <HAL_UART_RxCpltCallback+0x140>)
 800597a:	f003 fcb6 	bl	80092ea <HAL_UART_Receive_IT>
                break;
 800597e:	e052      	b.n	8005a26 <HAL_UART_RxCpltCallback+0x126>
                
            case 2:  // 
                receivedPackage.data_len = rxBuffer[0];
 8005980:	4b2d      	ldr	r3, [pc, #180]	@ (8005a38 <HAL_UART_RxCpltCallback+0x138>)
 8005982:	781a      	ldrb	r2, [r3, #0]
 8005984:	4b2d      	ldr	r3, [pc, #180]	@ (8005a3c <HAL_UART_RxCpltCallback+0x13c>)
 8005986:	709a      	strb	r2, [r3, #2]
                if(receivedPackage.data_len > 0 && receivedPackage.data_len <= 32) {
 8005988:	4b2c      	ldr	r3, [pc, #176]	@ (8005a3c <HAL_UART_RxCpltCallback+0x13c>)
 800598a:	789b      	ldrb	r3, [r3, #2]
 800598c:	2b00      	cmp	r3, #0
 800598e:	d00f      	beq.n	80059b0 <HAL_UART_RxCpltCallback+0xb0>
 8005990:	4b2a      	ldr	r3, [pc, #168]	@ (8005a3c <HAL_UART_RxCpltCallback+0x13c>)
 8005992:	789b      	ldrb	r3, [r3, #2]
 8005994:	2b20      	cmp	r3, #32
 8005996:	d80b      	bhi.n	80059b0 <HAL_UART_RxCpltCallback+0xb0>
                    receiveState = 3;
 8005998:	4b26      	ldr	r3, [pc, #152]	@ (8005a34 <HAL_UART_RxCpltCallback+0x134>)
 800599a:	2203      	movs	r2, #3
 800599c:	701a      	strb	r2, [r3, #0]
                    dataCount = 0;
 800599e:	4b29      	ldr	r3, [pc, #164]	@ (8005a44 <HAL_UART_RxCpltCallback+0x144>)
 80059a0:	2200      	movs	r2, #0
 80059a2:	701a      	strb	r2, [r3, #0]
                    HAL_UART_Receive_IT(&huart2, rxBuffer, 1);  // ????
 80059a4:	2201      	movs	r2, #1
 80059a6:	4924      	ldr	r1, [pc, #144]	@ (8005a38 <HAL_UART_RxCpltCallback+0x138>)
 80059a8:	4825      	ldr	r0, [pc, #148]	@ (8005a40 <HAL_UART_RxCpltCallback+0x140>)
 80059aa:	f003 fc9e 	bl	80092ea <HAL_UART_Receive_IT>
                }
                else {
                    receiveState = 0;  // ??
                    HAL_UART_Receive_IT(&huart2, rxBuffer, 1);
                }
                break;
 80059ae:	e03a      	b.n	8005a26 <HAL_UART_RxCpltCallback+0x126>
                    receiveState = 0;  // ??
 80059b0:	4b20      	ldr	r3, [pc, #128]	@ (8005a34 <HAL_UART_RxCpltCallback+0x134>)
 80059b2:	2200      	movs	r2, #0
 80059b4:	701a      	strb	r2, [r3, #0]
                    HAL_UART_Receive_IT(&huart2, rxBuffer, 1);
 80059b6:	2201      	movs	r2, #1
 80059b8:	491f      	ldr	r1, [pc, #124]	@ (8005a38 <HAL_UART_RxCpltCallback+0x138>)
 80059ba:	4821      	ldr	r0, [pc, #132]	@ (8005a40 <HAL_UART_RxCpltCallback+0x140>)
 80059bc:	f003 fc95 	bl	80092ea <HAL_UART_Receive_IT>
                break;
 80059c0:	e031      	b.n	8005a26 <HAL_UART_RxCpltCallback+0x126>
                
            case 3:  // 
                receivedPackage.data[dataCount++] = rxBuffer[0];
 80059c2:	4b20      	ldr	r3, [pc, #128]	@ (8005a44 <HAL_UART_RxCpltCallback+0x144>)
 80059c4:	781b      	ldrb	r3, [r3, #0]
 80059c6:	1c5a      	adds	r2, r3, #1
 80059c8:	b2d1      	uxtb	r1, r2
 80059ca:	4a1e      	ldr	r2, [pc, #120]	@ (8005a44 <HAL_UART_RxCpltCallback+0x144>)
 80059cc:	7011      	strb	r1, [r2, #0]
 80059ce:	4619      	mov	r1, r3
 80059d0:	4b19      	ldr	r3, [pc, #100]	@ (8005a38 <HAL_UART_RxCpltCallback+0x138>)
 80059d2:	781a      	ldrb	r2, [r3, #0]
 80059d4:	4b19      	ldr	r3, [pc, #100]	@ (8005a3c <HAL_UART_RxCpltCallback+0x13c>)
 80059d6:	440b      	add	r3, r1
 80059d8:	70da      	strb	r2, [r3, #3]
                if(dataCount >= receivedPackage.data_len) {
 80059da:	4b18      	ldr	r3, [pc, #96]	@ (8005a3c <HAL_UART_RxCpltCallback+0x13c>)
 80059dc:	789a      	ldrb	r2, [r3, #2]
 80059de:	4b19      	ldr	r3, [pc, #100]	@ (8005a44 <HAL_UART_RxCpltCallback+0x144>)
 80059e0:	781b      	ldrb	r3, [r3, #0]
 80059e2:	429a      	cmp	r2, r3
 80059e4:	d808      	bhi.n	80059f8 <HAL_UART_RxCpltCallback+0xf8>
                    receiveState = 4;
 80059e6:	4b13      	ldr	r3, [pc, #76]	@ (8005a34 <HAL_UART_RxCpltCallback+0x134>)
 80059e8:	2204      	movs	r2, #4
 80059ea:	701a      	strb	r2, [r3, #0]
                    HAL_UART_Receive_IT(&huart2, rxBuffer, 1);  // ??
 80059ec:	2201      	movs	r2, #1
 80059ee:	4912      	ldr	r1, [pc, #72]	@ (8005a38 <HAL_UART_RxCpltCallback+0x138>)
 80059f0:	4813      	ldr	r0, [pc, #76]	@ (8005a40 <HAL_UART_RxCpltCallback+0x140>)
 80059f2:	f003 fc7a 	bl	80092ea <HAL_UART_Receive_IT>
                }
                else {
                    HAL_UART_Receive_IT(&huart2, rxBuffer, 1);  // 
                }
                break;
 80059f6:	e016      	b.n	8005a26 <HAL_UART_RxCpltCallback+0x126>
                    HAL_UART_Receive_IT(&huart2, rxBuffer, 1);  // 
 80059f8:	2201      	movs	r2, #1
 80059fa:	490f      	ldr	r1, [pc, #60]	@ (8005a38 <HAL_UART_RxCpltCallback+0x138>)
 80059fc:	4810      	ldr	r0, [pc, #64]	@ (8005a40 <HAL_UART_RxCpltCallback+0x140>)
 80059fe:	f003 fc74 	bl	80092ea <HAL_UART_Receive_IT>
                break;
 8005a02:	e010      	b.n	8005a26 <HAL_UART_RxCpltCallback+0x126>
                
            case 4:  // ??
                receivedPackage.checksum = rxBuffer[0];
 8005a04:	4b0c      	ldr	r3, [pc, #48]	@ (8005a38 <HAL_UART_RxCpltCallback+0x138>)
 8005a06:	781a      	ldrb	r2, [r3, #0]
 8005a08:	4b0c      	ldr	r3, [pc, #48]	@ (8005a3c <HAL_UART_RxCpltCallback+0x13c>)
 8005a0a:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
                ProcessReceivedPackage(&receivedPackage);  // ??
 8005a0e:	480b      	ldr	r0, [pc, #44]	@ (8005a3c <HAL_UART_RxCpltCallback+0x13c>)
 8005a10:	f7fb fe5a 	bl	80016c8 <ProcessReceivedPackage>
                receiveState = 0;  // ?
 8005a14:	4b07      	ldr	r3, [pc, #28]	@ (8005a34 <HAL_UART_RxCpltCallback+0x134>)
 8005a16:	2200      	movs	r2, #0
 8005a18:	701a      	strb	r2, [r3, #0]
                HAL_UART_Receive_IT(&huart2, rxBuffer, 1);
 8005a1a:	2201      	movs	r2, #1
 8005a1c:	4906      	ldr	r1, [pc, #24]	@ (8005a38 <HAL_UART_RxCpltCallback+0x138>)
 8005a1e:	4808      	ldr	r0, [pc, #32]	@ (8005a40 <HAL_UART_RxCpltCallback+0x140>)
 8005a20:	f003 fc63 	bl	80092ea <HAL_UART_Receive_IT>
                break;
 8005a24:	bf00      	nop
        }
    }
}
 8005a26:	bf00      	nop
 8005a28:	3708      	adds	r7, #8
 8005a2a:	46bd      	mov	sp, r7
 8005a2c:	bd80      	pop	{r7, pc}
 8005a2e:	bf00      	nop
 8005a30:	40004400 	.word	0x40004400
 8005a34:	2000026c 	.word	0x2000026c
 8005a38:	20000198 	.word	0x20000198
 8005a3c:	20000270 	.word	0x20000270
 8005a40:	200003bc 	.word	0x200003bc
 8005a44:	20000294 	.word	0x20000294

08005a48 <_read>:
 8005a48:	b580      	push	{r7, lr}
 8005a4a:	b086      	sub	sp, #24
 8005a4c:	af00      	add	r7, sp, #0
 8005a4e:	60f8      	str	r0, [r7, #12]
 8005a50:	60b9      	str	r1, [r7, #8]
 8005a52:	607a      	str	r2, [r7, #4]
 8005a54:	2300      	movs	r3, #0
 8005a56:	617b      	str	r3, [r7, #20]
 8005a58:	e00a      	b.n	8005a70 <_read+0x28>
 8005a5a:	f3af 8000 	nop.w
 8005a5e:	4601      	mov	r1, r0
 8005a60:	68bb      	ldr	r3, [r7, #8]
 8005a62:	1c5a      	adds	r2, r3, #1
 8005a64:	60ba      	str	r2, [r7, #8]
 8005a66:	b2ca      	uxtb	r2, r1
 8005a68:	701a      	strb	r2, [r3, #0]
 8005a6a:	697b      	ldr	r3, [r7, #20]
 8005a6c:	3301      	adds	r3, #1
 8005a6e:	617b      	str	r3, [r7, #20]
 8005a70:	697a      	ldr	r2, [r7, #20]
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	429a      	cmp	r2, r3
 8005a76:	dbf0      	blt.n	8005a5a <_read+0x12>
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	4618      	mov	r0, r3
 8005a7c:	3718      	adds	r7, #24
 8005a7e:	46bd      	mov	sp, r7
 8005a80:	bd80      	pop	{r7, pc}

08005a82 <_write>:
 8005a82:	b580      	push	{r7, lr}
 8005a84:	b086      	sub	sp, #24
 8005a86:	af00      	add	r7, sp, #0
 8005a88:	60f8      	str	r0, [r7, #12]
 8005a8a:	60b9      	str	r1, [r7, #8]
 8005a8c:	607a      	str	r2, [r7, #4]
 8005a8e:	2300      	movs	r3, #0
 8005a90:	617b      	str	r3, [r7, #20]
 8005a92:	e009      	b.n	8005aa8 <_write+0x26>
 8005a94:	68bb      	ldr	r3, [r7, #8]
 8005a96:	1c5a      	adds	r2, r3, #1
 8005a98:	60ba      	str	r2, [r7, #8]
 8005a9a:	781b      	ldrb	r3, [r3, #0]
 8005a9c:	4618      	mov	r0, r3
 8005a9e:	f3af 8000 	nop.w
 8005aa2:	697b      	ldr	r3, [r7, #20]
 8005aa4:	3301      	adds	r3, #1
 8005aa6:	617b      	str	r3, [r7, #20]
 8005aa8:	697a      	ldr	r2, [r7, #20]
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	429a      	cmp	r2, r3
 8005aae:	dbf1      	blt.n	8005a94 <_write+0x12>
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	4618      	mov	r0, r3
 8005ab4:	3718      	adds	r7, #24
 8005ab6:	46bd      	mov	sp, r7
 8005ab8:	bd80      	pop	{r7, pc}

08005aba <_close>:
 8005aba:	b480      	push	{r7}
 8005abc:	b083      	sub	sp, #12
 8005abe:	af00      	add	r7, sp, #0
 8005ac0:	6078      	str	r0, [r7, #4]
 8005ac2:	f04f 33ff 	mov.w	r3, #4294967295
 8005ac6:	4618      	mov	r0, r3
 8005ac8:	370c      	adds	r7, #12
 8005aca:	46bd      	mov	sp, r7
 8005acc:	bc80      	pop	{r7}
 8005ace:	4770      	bx	lr

08005ad0 <_fstat>:
 8005ad0:	b480      	push	{r7}
 8005ad2:	b083      	sub	sp, #12
 8005ad4:	af00      	add	r7, sp, #0
 8005ad6:	6078      	str	r0, [r7, #4]
 8005ad8:	6039      	str	r1, [r7, #0]
 8005ada:	683b      	ldr	r3, [r7, #0]
 8005adc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8005ae0:	605a      	str	r2, [r3, #4]
 8005ae2:	2300      	movs	r3, #0
 8005ae4:	4618      	mov	r0, r3
 8005ae6:	370c      	adds	r7, #12
 8005ae8:	46bd      	mov	sp, r7
 8005aea:	bc80      	pop	{r7}
 8005aec:	4770      	bx	lr

08005aee <_isatty>:
 8005aee:	b480      	push	{r7}
 8005af0:	b083      	sub	sp, #12
 8005af2:	af00      	add	r7, sp, #0
 8005af4:	6078      	str	r0, [r7, #4]
 8005af6:	2301      	movs	r3, #1
 8005af8:	4618      	mov	r0, r3
 8005afa:	370c      	adds	r7, #12
 8005afc:	46bd      	mov	sp, r7
 8005afe:	bc80      	pop	{r7}
 8005b00:	4770      	bx	lr

08005b02 <_lseek>:
 8005b02:	b480      	push	{r7}
 8005b04:	b085      	sub	sp, #20
 8005b06:	af00      	add	r7, sp, #0
 8005b08:	60f8      	str	r0, [r7, #12]
 8005b0a:	60b9      	str	r1, [r7, #8]
 8005b0c:	607a      	str	r2, [r7, #4]
 8005b0e:	2300      	movs	r3, #0
 8005b10:	4618      	mov	r0, r3
 8005b12:	3714      	adds	r7, #20
 8005b14:	46bd      	mov	sp, r7
 8005b16:	bc80      	pop	{r7}
 8005b18:	4770      	bx	lr
	...

08005b1c <_sbrk>:
 8005b1c:	b580      	push	{r7, lr}
 8005b1e:	b086      	sub	sp, #24
 8005b20:	af00      	add	r7, sp, #0
 8005b22:	6078      	str	r0, [r7, #4]
 8005b24:	4a14      	ldr	r2, [pc, #80]	@ (8005b78 <_sbrk+0x5c>)
 8005b26:	4b15      	ldr	r3, [pc, #84]	@ (8005b7c <_sbrk+0x60>)
 8005b28:	1ad3      	subs	r3, r2, r3
 8005b2a:	617b      	str	r3, [r7, #20]
 8005b2c:	697b      	ldr	r3, [r7, #20]
 8005b2e:	613b      	str	r3, [r7, #16]
 8005b30:	4b13      	ldr	r3, [pc, #76]	@ (8005b80 <_sbrk+0x64>)
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	d102      	bne.n	8005b3e <_sbrk+0x22>
 8005b38:	4b11      	ldr	r3, [pc, #68]	@ (8005b80 <_sbrk+0x64>)
 8005b3a:	4a12      	ldr	r2, [pc, #72]	@ (8005b84 <_sbrk+0x68>)
 8005b3c:	601a      	str	r2, [r3, #0]
 8005b3e:	4b10      	ldr	r3, [pc, #64]	@ (8005b80 <_sbrk+0x64>)
 8005b40:	681a      	ldr	r2, [r3, #0]
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	4413      	add	r3, r2
 8005b46:	693a      	ldr	r2, [r7, #16]
 8005b48:	429a      	cmp	r2, r3
 8005b4a:	d207      	bcs.n	8005b5c <_sbrk+0x40>
 8005b4c:	f004 fb66 	bl	800a21c <__errno>
 8005b50:	4603      	mov	r3, r0
 8005b52:	220c      	movs	r2, #12
 8005b54:	601a      	str	r2, [r3, #0]
 8005b56:	f04f 33ff 	mov.w	r3, #4294967295
 8005b5a:	e009      	b.n	8005b70 <_sbrk+0x54>
 8005b5c:	4b08      	ldr	r3, [pc, #32]	@ (8005b80 <_sbrk+0x64>)
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	60fb      	str	r3, [r7, #12]
 8005b62:	4b07      	ldr	r3, [pc, #28]	@ (8005b80 <_sbrk+0x64>)
 8005b64:	681a      	ldr	r2, [r3, #0]
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	4413      	add	r3, r2
 8005b6a:	4a05      	ldr	r2, [pc, #20]	@ (8005b80 <_sbrk+0x64>)
 8005b6c:	6013      	str	r3, [r2, #0]
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	4618      	mov	r0, r3
 8005b72:	3718      	adds	r7, #24
 8005b74:	46bd      	mov	sp, r7
 8005b76:	bd80      	pop	{r7, pc}
 8005b78:	2000c000 	.word	0x2000c000
 8005b7c:	00000400 	.word	0x00000400
 8005b80:	20000298 	.word	0x20000298
 8005b84:	20000558 	.word	0x20000558

08005b88 <SystemInit>:
 8005b88:	b480      	push	{r7}
 8005b8a:	af00      	add	r7, sp, #0
 8005b8c:	bf00      	nop
 8005b8e:	46bd      	mov	sp, r7
 8005b90:	bc80      	pop	{r7}
 8005b92:	4770      	bx	lr

08005b94 <MX_TIM1_Init>:
TIM_HandleTypeDef htim4;
TIM_HandleTypeDef htim5;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8005b94:	b580      	push	{r7, lr}
 8005b96:	b086      	sub	sp, #24
 8005b98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8005b9a:	f107 0308 	add.w	r3, r7, #8
 8005b9e:	2200      	movs	r2, #0
 8005ba0:	601a      	str	r2, [r3, #0]
 8005ba2:	605a      	str	r2, [r3, #4]
 8005ba4:	609a      	str	r2, [r3, #8]
 8005ba6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005ba8:	463b      	mov	r3, r7
 8005baa:	2200      	movs	r2, #0
 8005bac:	601a      	str	r2, [r3, #0]
 8005bae:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8005bb0:	4b1f      	ldr	r3, [pc, #124]	@ (8005c30 <MX_TIM1_Init+0x9c>)
 8005bb2:	4a20      	ldr	r2, [pc, #128]	@ (8005c34 <MX_TIM1_Init+0xa0>)
 8005bb4:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 7199;
 8005bb6:	4b1e      	ldr	r3, [pc, #120]	@ (8005c30 <MX_TIM1_Init+0x9c>)
 8005bb8:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 8005bbc:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005bbe:	4b1c      	ldr	r3, [pc, #112]	@ (8005c30 <MX_TIM1_Init+0x9c>)
 8005bc0:	2200      	movs	r2, #0
 8005bc2:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8005bc4:	4b1a      	ldr	r3, [pc, #104]	@ (8005c30 <MX_TIM1_Init+0x9c>)
 8005bc6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8005bca:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005bcc:	4b18      	ldr	r3, [pc, #96]	@ (8005c30 <MX_TIM1_Init+0x9c>)
 8005bce:	2200      	movs	r2, #0
 8005bd0:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8005bd2:	4b17      	ldr	r3, [pc, #92]	@ (8005c30 <MX_TIM1_Init+0x9c>)
 8005bd4:	2200      	movs	r2, #0
 8005bd6:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005bd8:	4b15      	ldr	r3, [pc, #84]	@ (8005c30 <MX_TIM1_Init+0x9c>)
 8005bda:	2200      	movs	r2, #0
 8005bdc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8005bde:	4814      	ldr	r0, [pc, #80]	@ (8005c30 <MX_TIM1_Init+0x9c>)
 8005be0:	f002 fab8 	bl	8008154 <HAL_TIM_Base_Init>
 8005be4:	4603      	mov	r3, r0
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d001      	beq.n	8005bee <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 8005bea:	f7ff fdc7 	bl	800577c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005bee:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005bf2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8005bf4:	f107 0308 	add.w	r3, r7, #8
 8005bf8:	4619      	mov	r1, r3
 8005bfa:	480d      	ldr	r0, [pc, #52]	@ (8005c30 <MX_TIM1_Init+0x9c>)
 8005bfc:	f002 fe3c 	bl	8008878 <HAL_TIM_ConfigClockSource>
 8005c00:	4603      	mov	r3, r0
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d001      	beq.n	8005c0a <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 8005c06:	f7ff fdb9 	bl	800577c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005c0a:	2300      	movs	r3, #0
 8005c0c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005c0e:	2300      	movs	r3, #0
 8005c10:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8005c12:	463b      	mov	r3, r7
 8005c14:	4619      	mov	r1, r3
 8005c16:	4806      	ldr	r0, [pc, #24]	@ (8005c30 <MX_TIM1_Init+0x9c>)
 8005c18:	f003 fa0e 	bl	8009038 <HAL_TIMEx_MasterConfigSynchronization>
 8005c1c:	4603      	mov	r3, r0
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d001      	beq.n	8005c26 <MX_TIM1_Init+0x92>
  {
    Error_Handler();
 8005c22:	f7ff fdab 	bl	800577c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8005c26:	bf00      	nop
 8005c28:	3718      	adds	r7, #24
 8005c2a:	46bd      	mov	sp, r7
 8005c2c:	bd80      	pop	{r7, pc}
 8005c2e:	bf00      	nop
 8005c30:	2000029c 	.word	0x2000029c
 8005c34:	40012c00 	.word	0x40012c00

08005c38 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8005c38:	b580      	push	{r7, lr}
 8005c3a:	b086      	sub	sp, #24
 8005c3c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8005c3e:	f107 0308 	add.w	r3, r7, #8
 8005c42:	2200      	movs	r2, #0
 8005c44:	601a      	str	r2, [r3, #0]
 8005c46:	605a      	str	r2, [r3, #4]
 8005c48:	609a      	str	r2, [r3, #8]
 8005c4a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005c4c:	463b      	mov	r3, r7
 8005c4e:	2200      	movs	r2, #0
 8005c50:	601a      	str	r2, [r3, #0]
 8005c52:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8005c54:	4b1d      	ldr	r3, [pc, #116]	@ (8005ccc <MX_TIM2_Init+0x94>)
 8005c56:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8005c5a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 71;
 8005c5c:	4b1b      	ldr	r3, [pc, #108]	@ (8005ccc <MX_TIM2_Init+0x94>)
 8005c5e:	2247      	movs	r2, #71	@ 0x47
 8005c60:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005c62:	4b1a      	ldr	r3, [pc, #104]	@ (8005ccc <MX_TIM2_Init+0x94>)
 8005c64:	2200      	movs	r2, #0
 8005c66:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8005c68:	4b18      	ldr	r3, [pc, #96]	@ (8005ccc <MX_TIM2_Init+0x94>)
 8005c6a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8005c6e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005c70:	4b16      	ldr	r3, [pc, #88]	@ (8005ccc <MX_TIM2_Init+0x94>)
 8005c72:	2200      	movs	r2, #0
 8005c74:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8005c76:	4b15      	ldr	r3, [pc, #84]	@ (8005ccc <MX_TIM2_Init+0x94>)
 8005c78:	2280      	movs	r2, #128	@ 0x80
 8005c7a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8005c7c:	4813      	ldr	r0, [pc, #76]	@ (8005ccc <MX_TIM2_Init+0x94>)
 8005c7e:	f002 fa69 	bl	8008154 <HAL_TIM_Base_Init>
 8005c82:	4603      	mov	r3, r0
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	d001      	beq.n	8005c8c <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8005c88:	f7ff fd78 	bl	800577c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005c8c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005c90:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8005c92:	f107 0308 	add.w	r3, r7, #8
 8005c96:	4619      	mov	r1, r3
 8005c98:	480c      	ldr	r0, [pc, #48]	@ (8005ccc <MX_TIM2_Init+0x94>)
 8005c9a:	f002 fded 	bl	8008878 <HAL_TIM_ConfigClockSource>
 8005c9e:	4603      	mov	r3, r0
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	d001      	beq.n	8005ca8 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8005ca4:	f7ff fd6a 	bl	800577c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005ca8:	2300      	movs	r3, #0
 8005caa:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005cac:	2300      	movs	r3, #0
 8005cae:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8005cb0:	463b      	mov	r3, r7
 8005cb2:	4619      	mov	r1, r3
 8005cb4:	4805      	ldr	r0, [pc, #20]	@ (8005ccc <MX_TIM2_Init+0x94>)
 8005cb6:	f003 f9bf 	bl	8009038 <HAL_TIMEx_MasterConfigSynchronization>
 8005cba:	4603      	mov	r3, r0
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	d001      	beq.n	8005cc4 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8005cc0:	f7ff fd5c 	bl	800577c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8005cc4:	bf00      	nop
 8005cc6:	3718      	adds	r7, #24
 8005cc8:	46bd      	mov	sp, r7
 8005cca:	bd80      	pop	{r7, pc}
 8005ccc:	200002e4 	.word	0x200002e4

08005cd0 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8005cd0:	b580      	push	{r7, lr}
 8005cd2:	b08e      	sub	sp, #56	@ 0x38
 8005cd4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8005cd6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8005cda:	2200      	movs	r2, #0
 8005cdc:	601a      	str	r2, [r3, #0]
 8005cde:	605a      	str	r2, [r3, #4]
 8005ce0:	609a      	str	r2, [r3, #8]
 8005ce2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005ce4:	f107 0320 	add.w	r3, r7, #32
 8005ce8:	2200      	movs	r2, #0
 8005cea:	601a      	str	r2, [r3, #0]
 8005cec:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8005cee:	1d3b      	adds	r3, r7, #4
 8005cf0:	2200      	movs	r2, #0
 8005cf2:	601a      	str	r2, [r3, #0]
 8005cf4:	605a      	str	r2, [r3, #4]
 8005cf6:	609a      	str	r2, [r3, #8]
 8005cf8:	60da      	str	r2, [r3, #12]
 8005cfa:	611a      	str	r2, [r3, #16]
 8005cfc:	615a      	str	r2, [r3, #20]
 8005cfe:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8005d00:	4b3e      	ldr	r3, [pc, #248]	@ (8005dfc <MX_TIM4_Init+0x12c>)
 8005d02:	4a3f      	ldr	r2, [pc, #252]	@ (8005e00 <MX_TIM4_Init+0x130>)
 8005d04:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8005d06:	4b3d      	ldr	r3, [pc, #244]	@ (8005dfc <MX_TIM4_Init+0x12c>)
 8005d08:	2200      	movs	r2, #0
 8005d0a:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005d0c:	4b3b      	ldr	r3, [pc, #236]	@ (8005dfc <MX_TIM4_Init+0x12c>)
 8005d0e:	2200      	movs	r2, #0
 8005d10:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 7199;
 8005d12:	4b3a      	ldr	r3, [pc, #232]	@ (8005dfc <MX_TIM4_Init+0x12c>)
 8005d14:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 8005d18:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005d1a:	4b38      	ldr	r3, [pc, #224]	@ (8005dfc <MX_TIM4_Init+0x12c>)
 8005d1c:	2200      	movs	r2, #0
 8005d1e:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8005d20:	4b36      	ldr	r3, [pc, #216]	@ (8005dfc <MX_TIM4_Init+0x12c>)
 8005d22:	2280      	movs	r2, #128	@ 0x80
 8005d24:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8005d26:	4835      	ldr	r0, [pc, #212]	@ (8005dfc <MX_TIM4_Init+0x12c>)
 8005d28:	f002 fa14 	bl	8008154 <HAL_TIM_Base_Init>
 8005d2c:	4603      	mov	r3, r0
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	d001      	beq.n	8005d36 <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 8005d32:	f7ff fd23 	bl	800577c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005d36:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005d3a:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8005d3c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8005d40:	4619      	mov	r1, r3
 8005d42:	482e      	ldr	r0, [pc, #184]	@ (8005dfc <MX_TIM4_Init+0x12c>)
 8005d44:	f002 fd98 	bl	8008878 <HAL_TIM_ConfigClockSource>
 8005d48:	4603      	mov	r3, r0
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d001      	beq.n	8005d52 <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 8005d4e:	f7ff fd15 	bl	800577c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8005d52:	482a      	ldr	r0, [pc, #168]	@ (8005dfc <MX_TIM4_Init+0x12c>)
 8005d54:	f002 facc 	bl	80082f0 <HAL_TIM_PWM_Init>
 8005d58:	4603      	mov	r3, r0
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	d001      	beq.n	8005d62 <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 8005d5e:	f7ff fd0d 	bl	800577c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005d62:	2300      	movs	r3, #0
 8005d64:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005d66:	2300      	movs	r3, #0
 8005d68:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8005d6a:	f107 0320 	add.w	r3, r7, #32
 8005d6e:	4619      	mov	r1, r3
 8005d70:	4822      	ldr	r0, [pc, #136]	@ (8005dfc <MX_TIM4_Init+0x12c>)
 8005d72:	f003 f961 	bl	8009038 <HAL_TIMEx_MasterConfigSynchronization>
 8005d76:	4603      	mov	r3, r0
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	d001      	beq.n	8005d80 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 8005d7c:	f7ff fcfe 	bl	800577c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 8005d80:	2370      	movs	r3, #112	@ 0x70
 8005d82:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8005d84:	2300      	movs	r3, #0
 8005d86:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005d88:	2300      	movs	r3, #0
 8005d8a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005d8c:	2300      	movs	r3, #0
 8005d8e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8005d90:	1d3b      	adds	r3, r7, #4
 8005d92:	2200      	movs	r2, #0
 8005d94:	4619      	mov	r1, r3
 8005d96:	4819      	ldr	r0, [pc, #100]	@ (8005dfc <MX_TIM4_Init+0x12c>)
 8005d98:	f002 fcac 	bl	80086f4 <HAL_TIM_PWM_ConfigChannel>
 8005d9c:	4603      	mov	r3, r0
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d001      	beq.n	8005da6 <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 8005da2:	f7ff fceb 	bl	800577c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8005da6:	1d3b      	adds	r3, r7, #4
 8005da8:	2204      	movs	r2, #4
 8005daa:	4619      	mov	r1, r3
 8005dac:	4813      	ldr	r0, [pc, #76]	@ (8005dfc <MX_TIM4_Init+0x12c>)
 8005dae:	f002 fca1 	bl	80086f4 <HAL_TIM_PWM_ConfigChannel>
 8005db2:	4603      	mov	r3, r0
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d001      	beq.n	8005dbc <MX_TIM4_Init+0xec>
  {
    Error_Handler();
 8005db8:	f7ff fce0 	bl	800577c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005dbc:	2360      	movs	r3, #96	@ 0x60
 8005dbe:	607b      	str	r3, [r7, #4]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8005dc0:	1d3b      	adds	r3, r7, #4
 8005dc2:	2208      	movs	r2, #8
 8005dc4:	4619      	mov	r1, r3
 8005dc6:	480d      	ldr	r0, [pc, #52]	@ (8005dfc <MX_TIM4_Init+0x12c>)
 8005dc8:	f002 fc94 	bl	80086f4 <HAL_TIM_PWM_ConfigChannel>
 8005dcc:	4603      	mov	r3, r0
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d001      	beq.n	8005dd6 <MX_TIM4_Init+0x106>
  {
    Error_Handler();
 8005dd2:	f7ff fcd3 	bl	800577c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8005dd6:	1d3b      	adds	r3, r7, #4
 8005dd8:	220c      	movs	r2, #12
 8005dda:	4619      	mov	r1, r3
 8005ddc:	4807      	ldr	r0, [pc, #28]	@ (8005dfc <MX_TIM4_Init+0x12c>)
 8005dde:	f002 fc89 	bl	80086f4 <HAL_TIM_PWM_ConfigChannel>
 8005de2:	4603      	mov	r3, r0
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	d001      	beq.n	8005dec <MX_TIM4_Init+0x11c>
  {
    Error_Handler();
 8005de8:	f7ff fcc8 	bl	800577c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8005dec:	4803      	ldr	r0, [pc, #12]	@ (8005dfc <MX_TIM4_Init+0x12c>)
 8005dee:	f000 f8df 	bl	8005fb0 <HAL_TIM_MspPostInit>

}
 8005df2:	bf00      	nop
 8005df4:	3738      	adds	r7, #56	@ 0x38
 8005df6:	46bd      	mov	sp, r7
 8005df8:	bd80      	pop	{r7, pc}
 8005dfa:	bf00      	nop
 8005dfc:	2000032c 	.word	0x2000032c
 8005e00:	40000800 	.word	0x40000800

08005e04 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8005e04:	b580      	push	{r7, lr}
 8005e06:	b08e      	sub	sp, #56	@ 0x38
 8005e08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8005e0a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8005e0e:	2200      	movs	r2, #0
 8005e10:	601a      	str	r2, [r3, #0]
 8005e12:	605a      	str	r2, [r3, #4]
 8005e14:	609a      	str	r2, [r3, #8]
 8005e16:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005e18:	f107 0320 	add.w	r3, r7, #32
 8005e1c:	2200      	movs	r2, #0
 8005e1e:	601a      	str	r2, [r3, #0]
 8005e20:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8005e22:	1d3b      	adds	r3, r7, #4
 8005e24:	2200      	movs	r2, #0
 8005e26:	601a      	str	r2, [r3, #0]
 8005e28:	605a      	str	r2, [r3, #4]
 8005e2a:	609a      	str	r2, [r3, #8]
 8005e2c:	60da      	str	r2, [r3, #12]
 8005e2e:	611a      	str	r2, [r3, #16]
 8005e30:	615a      	str	r2, [r3, #20]
 8005e32:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8005e34:	4b2c      	ldr	r3, [pc, #176]	@ (8005ee8 <MX_TIM5_Init+0xe4>)
 8005e36:	4a2d      	ldr	r2, [pc, #180]	@ (8005eec <MX_TIM5_Init+0xe8>)
 8005e38:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 143;
 8005e3a:	4b2b      	ldr	r3, [pc, #172]	@ (8005ee8 <MX_TIM5_Init+0xe4>)
 8005e3c:	228f      	movs	r2, #143	@ 0x8f
 8005e3e:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005e40:	4b29      	ldr	r3, [pc, #164]	@ (8005ee8 <MX_TIM5_Init+0xe4>)
 8005e42:	2200      	movs	r2, #0
 8005e44:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 9999;
 8005e46:	4b28      	ldr	r3, [pc, #160]	@ (8005ee8 <MX_TIM5_Init+0xe4>)
 8005e48:	f242 720f 	movw	r2, #9999	@ 0x270f
 8005e4c:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005e4e:	4b26      	ldr	r3, [pc, #152]	@ (8005ee8 <MX_TIM5_Init+0xe4>)
 8005e50:	2200      	movs	r2, #0
 8005e52:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8005e54:	4b24      	ldr	r3, [pc, #144]	@ (8005ee8 <MX_TIM5_Init+0xe4>)
 8005e56:	2280      	movs	r2, #128	@ 0x80
 8005e58:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8005e5a:	4823      	ldr	r0, [pc, #140]	@ (8005ee8 <MX_TIM5_Init+0xe4>)
 8005e5c:	f002 f97a 	bl	8008154 <HAL_TIM_Base_Init>
 8005e60:	4603      	mov	r3, r0
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	d001      	beq.n	8005e6a <MX_TIM5_Init+0x66>
  {
    Error_Handler();
 8005e66:	f7ff fc89 	bl	800577c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005e6a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005e6e:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8005e70:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8005e74:	4619      	mov	r1, r3
 8005e76:	481c      	ldr	r0, [pc, #112]	@ (8005ee8 <MX_TIM5_Init+0xe4>)
 8005e78:	f002 fcfe 	bl	8008878 <HAL_TIM_ConfigClockSource>
 8005e7c:	4603      	mov	r3, r0
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	d001      	beq.n	8005e86 <MX_TIM5_Init+0x82>
  {
    Error_Handler();
 8005e82:	f7ff fc7b 	bl	800577c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8005e86:	4818      	ldr	r0, [pc, #96]	@ (8005ee8 <MX_TIM5_Init+0xe4>)
 8005e88:	f002 fa32 	bl	80082f0 <HAL_TIM_PWM_Init>
 8005e8c:	4603      	mov	r3, r0
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d001      	beq.n	8005e96 <MX_TIM5_Init+0x92>
  {
    Error_Handler();
 8005e92:	f7ff fc73 	bl	800577c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005e96:	2300      	movs	r3, #0
 8005e98:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005e9a:	2300      	movs	r3, #0
 8005e9c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8005e9e:	f107 0320 	add.w	r3, r7, #32
 8005ea2:	4619      	mov	r1, r3
 8005ea4:	4810      	ldr	r0, [pc, #64]	@ (8005ee8 <MX_TIM5_Init+0xe4>)
 8005ea6:	f003 f8c7 	bl	8009038 <HAL_TIMEx_MasterConfigSynchronization>
 8005eaa:	4603      	mov	r3, r0
 8005eac:	2b00      	cmp	r3, #0
 8005eae:	d001      	beq.n	8005eb4 <MX_TIM5_Init+0xb0>
  {
    Error_Handler();
 8005eb0:	f7ff fc64 	bl	800577c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005eb4:	2360      	movs	r3, #96	@ 0x60
 8005eb6:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8005eb8:	2300      	movs	r3, #0
 8005eba:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005ebc:	2300      	movs	r3, #0
 8005ebe:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005ec0:	2300      	movs	r3, #0
 8005ec2:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8005ec4:	1d3b      	adds	r3, r7, #4
 8005ec6:	2200      	movs	r2, #0
 8005ec8:	4619      	mov	r1, r3
 8005eca:	4807      	ldr	r0, [pc, #28]	@ (8005ee8 <MX_TIM5_Init+0xe4>)
 8005ecc:	f002 fc12 	bl	80086f4 <HAL_TIM_PWM_ConfigChannel>
 8005ed0:	4603      	mov	r3, r0
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d001      	beq.n	8005eda <MX_TIM5_Init+0xd6>
  {
    Error_Handler();
 8005ed6:	f7ff fc51 	bl	800577c <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 8005eda:	4803      	ldr	r0, [pc, #12]	@ (8005ee8 <MX_TIM5_Init+0xe4>)
 8005edc:	f000 f868 	bl	8005fb0 <HAL_TIM_MspPostInit>

}
 8005ee0:	bf00      	nop
 8005ee2:	3738      	adds	r7, #56	@ 0x38
 8005ee4:	46bd      	mov	sp, r7
 8005ee6:	bd80      	pop	{r7, pc}
 8005ee8:	20000374 	.word	0x20000374
 8005eec:	40000c00 	.word	0x40000c00

08005ef0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8005ef0:	b580      	push	{r7, lr}
 8005ef2:	b086      	sub	sp, #24
 8005ef4:	af00      	add	r7, sp, #0
 8005ef6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	4a28      	ldr	r2, [pc, #160]	@ (8005fa0 <HAL_TIM_Base_MspInit+0xb0>)
 8005efe:	4293      	cmp	r3, r2
 8005f00:	d10c      	bne.n	8005f1c <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8005f02:	4b28      	ldr	r3, [pc, #160]	@ (8005fa4 <HAL_TIM_Base_MspInit+0xb4>)
 8005f04:	699b      	ldr	r3, [r3, #24]
 8005f06:	4a27      	ldr	r2, [pc, #156]	@ (8005fa4 <HAL_TIM_Base_MspInit+0xb4>)
 8005f08:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8005f0c:	6193      	str	r3, [r2, #24]
 8005f0e:	4b25      	ldr	r3, [pc, #148]	@ (8005fa4 <HAL_TIM_Base_MspInit+0xb4>)
 8005f10:	699b      	ldr	r3, [r3, #24]
 8005f12:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005f16:	617b      	str	r3, [r7, #20]
 8005f18:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_TIM5_CLK_ENABLE();
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
}
 8005f1a:	e03c      	b.n	8005f96 <HAL_TIM_Base_MspInit+0xa6>
  else if(tim_baseHandle->Instance==TIM2)
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005f24:	d10c      	bne.n	8005f40 <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8005f26:	4b1f      	ldr	r3, [pc, #124]	@ (8005fa4 <HAL_TIM_Base_MspInit+0xb4>)
 8005f28:	69db      	ldr	r3, [r3, #28]
 8005f2a:	4a1e      	ldr	r2, [pc, #120]	@ (8005fa4 <HAL_TIM_Base_MspInit+0xb4>)
 8005f2c:	f043 0301 	orr.w	r3, r3, #1
 8005f30:	61d3      	str	r3, [r2, #28]
 8005f32:	4b1c      	ldr	r3, [pc, #112]	@ (8005fa4 <HAL_TIM_Base_MspInit+0xb4>)
 8005f34:	69db      	ldr	r3, [r3, #28]
 8005f36:	f003 0301 	and.w	r3, r3, #1
 8005f3a:	613b      	str	r3, [r7, #16]
 8005f3c:	693b      	ldr	r3, [r7, #16]
}
 8005f3e:	e02a      	b.n	8005f96 <HAL_TIM_Base_MspInit+0xa6>
  else if(tim_baseHandle->Instance==TIM4)
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	4a18      	ldr	r2, [pc, #96]	@ (8005fa8 <HAL_TIM_Base_MspInit+0xb8>)
 8005f46:	4293      	cmp	r3, r2
 8005f48:	d114      	bne.n	8005f74 <HAL_TIM_Base_MspInit+0x84>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8005f4a:	4b16      	ldr	r3, [pc, #88]	@ (8005fa4 <HAL_TIM_Base_MspInit+0xb4>)
 8005f4c:	69db      	ldr	r3, [r3, #28]
 8005f4e:	4a15      	ldr	r2, [pc, #84]	@ (8005fa4 <HAL_TIM_Base_MspInit+0xb4>)
 8005f50:	f043 0304 	orr.w	r3, r3, #4
 8005f54:	61d3      	str	r3, [r2, #28]
 8005f56:	4b13      	ldr	r3, [pc, #76]	@ (8005fa4 <HAL_TIM_Base_MspInit+0xb4>)
 8005f58:	69db      	ldr	r3, [r3, #28]
 8005f5a:	f003 0304 	and.w	r3, r3, #4
 8005f5e:	60fb      	str	r3, [r7, #12]
 8005f60:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM4_IRQn, 1, 0);
 8005f62:	2200      	movs	r2, #0
 8005f64:	2101      	movs	r1, #1
 8005f66:	201e      	movs	r0, #30
 8005f68:	f000 fd07 	bl	800697a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8005f6c:	201e      	movs	r0, #30
 8005f6e:	f000 fd20 	bl	80069b2 <HAL_NVIC_EnableIRQ>
}
 8005f72:	e010      	b.n	8005f96 <HAL_TIM_Base_MspInit+0xa6>
  else if(tim_baseHandle->Instance==TIM5)
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	4a0c      	ldr	r2, [pc, #48]	@ (8005fac <HAL_TIM_Base_MspInit+0xbc>)
 8005f7a:	4293      	cmp	r3, r2
 8005f7c:	d10b      	bne.n	8005f96 <HAL_TIM_Base_MspInit+0xa6>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8005f7e:	4b09      	ldr	r3, [pc, #36]	@ (8005fa4 <HAL_TIM_Base_MspInit+0xb4>)
 8005f80:	69db      	ldr	r3, [r3, #28]
 8005f82:	4a08      	ldr	r2, [pc, #32]	@ (8005fa4 <HAL_TIM_Base_MspInit+0xb4>)
 8005f84:	f043 0308 	orr.w	r3, r3, #8
 8005f88:	61d3      	str	r3, [r2, #28]
 8005f8a:	4b06      	ldr	r3, [pc, #24]	@ (8005fa4 <HAL_TIM_Base_MspInit+0xb4>)
 8005f8c:	69db      	ldr	r3, [r3, #28]
 8005f8e:	f003 0308 	and.w	r3, r3, #8
 8005f92:	60bb      	str	r3, [r7, #8]
 8005f94:	68bb      	ldr	r3, [r7, #8]
}
 8005f96:	bf00      	nop
 8005f98:	3718      	adds	r7, #24
 8005f9a:	46bd      	mov	sp, r7
 8005f9c:	bd80      	pop	{r7, pc}
 8005f9e:	bf00      	nop
 8005fa0:	40012c00 	.word	0x40012c00
 8005fa4:	40021000 	.word	0x40021000
 8005fa8:	40000800 	.word	0x40000800
 8005fac:	40000c00 	.word	0x40000c00

08005fb0 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8005fb0:	b580      	push	{r7, lr}
 8005fb2:	b088      	sub	sp, #32
 8005fb4:	af00      	add	r7, sp, #0
 8005fb6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005fb8:	f107 0310 	add.w	r3, r7, #16
 8005fbc:	2200      	movs	r2, #0
 8005fbe:	601a      	str	r2, [r3, #0]
 8005fc0:	605a      	str	r2, [r3, #4]
 8005fc2:	609a      	str	r2, [r3, #8]
 8005fc4:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM4)
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	4a1f      	ldr	r2, [pc, #124]	@ (8006048 <HAL_TIM_MspPostInit+0x98>)
 8005fcc:	4293      	cmp	r3, r2
 8005fce:	d119      	bne.n	8006004 <HAL_TIM_MspPostInit+0x54>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005fd0:	4b1e      	ldr	r3, [pc, #120]	@ (800604c <HAL_TIM_MspPostInit+0x9c>)
 8005fd2:	699b      	ldr	r3, [r3, #24]
 8005fd4:	4a1d      	ldr	r2, [pc, #116]	@ (800604c <HAL_TIM_MspPostInit+0x9c>)
 8005fd6:	f043 0308 	orr.w	r3, r3, #8
 8005fda:	6193      	str	r3, [r2, #24]
 8005fdc:	4b1b      	ldr	r3, [pc, #108]	@ (800604c <HAL_TIM_MspPostInit+0x9c>)
 8005fde:	699b      	ldr	r3, [r3, #24]
 8005fe0:	f003 0308 	and.w	r3, r3, #8
 8005fe4:	60fb      	str	r3, [r7, #12]
 8005fe6:	68fb      	ldr	r3, [r7, #12]
    PB6     ------> TIM4_CH1
    PB7     ------> TIM4_CH2
    PB8     ------> TIM4_CH3
    PB9     ------> TIM4_CH4
    */
    GPIO_InitStruct.Pin = LEFT_MOTOR_PWM_Pin|LEFT2_MOTOR_PWM_Pin|RIGHT_MOTOR_PWM_Pin|RIGHT2_MOTOR_PWM_Pin;
 8005fe8:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 8005fec:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005fee:	2302      	movs	r3, #2
 8005ff0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005ff2:	2303      	movs	r3, #3
 8005ff4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005ff6:	f107 0310 	add.w	r3, r7, #16
 8005ffa:	4619      	mov	r1, r3
 8005ffc:	4814      	ldr	r0, [pc, #80]	@ (8006050 <HAL_TIM_MspPostInit+0xa0>)
 8005ffe:	f000 fe35 	bl	8006c6c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM5_MspPostInit 1 */

  /* USER CODE END TIM5_MspPostInit 1 */
  }

}
 8006002:	e01c      	b.n	800603e <HAL_TIM_MspPostInit+0x8e>
  else if(timHandle->Instance==TIM5)
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	4a12      	ldr	r2, [pc, #72]	@ (8006054 <HAL_TIM_MspPostInit+0xa4>)
 800600a:	4293      	cmp	r3, r2
 800600c:	d117      	bne.n	800603e <HAL_TIM_MspPostInit+0x8e>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800600e:	4b0f      	ldr	r3, [pc, #60]	@ (800604c <HAL_TIM_MspPostInit+0x9c>)
 8006010:	699b      	ldr	r3, [r3, #24]
 8006012:	4a0e      	ldr	r2, [pc, #56]	@ (800604c <HAL_TIM_MspPostInit+0x9c>)
 8006014:	f043 0304 	orr.w	r3, r3, #4
 8006018:	6193      	str	r3, [r2, #24]
 800601a:	4b0c      	ldr	r3, [pc, #48]	@ (800604c <HAL_TIM_MspPostInit+0x9c>)
 800601c:	699b      	ldr	r3, [r3, #24]
 800601e:	f003 0304 	and.w	r3, r3, #4
 8006022:	60bb      	str	r3, [r7, #8]
 8006024:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8006026:	2301      	movs	r3, #1
 8006028:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800602a:	2302      	movs	r3, #2
 800602c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800602e:	2302      	movs	r3, #2
 8006030:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006032:	f107 0310 	add.w	r3, r7, #16
 8006036:	4619      	mov	r1, r3
 8006038:	4807      	ldr	r0, [pc, #28]	@ (8006058 <HAL_TIM_MspPostInit+0xa8>)
 800603a:	f000 fe17 	bl	8006c6c <HAL_GPIO_Init>
}
 800603e:	bf00      	nop
 8006040:	3720      	adds	r7, #32
 8006042:	46bd      	mov	sp, r7
 8006044:	bd80      	pop	{r7, pc}
 8006046:	bf00      	nop
 8006048:	40000800 	.word	0x40000800
 800604c:	40021000 	.word	0x40021000
 8006050:	40010c00 	.word	0x40010c00
 8006054:	40000c00 	.word	0x40000c00
 8006058:	40010800 	.word	0x40010800

0800605c <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 800605c:	b580      	push	{r7, lr}
 800605e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8006060:	4b11      	ldr	r3, [pc, #68]	@ (80060a8 <MX_USART2_UART_Init+0x4c>)
 8006062:	4a12      	ldr	r2, [pc, #72]	@ (80060ac <MX_USART2_UART_Init+0x50>)
 8006064:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8006066:	4b10      	ldr	r3, [pc, #64]	@ (80060a8 <MX_USART2_UART_Init+0x4c>)
 8006068:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 800606c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800606e:	4b0e      	ldr	r3, [pc, #56]	@ (80060a8 <MX_USART2_UART_Init+0x4c>)
 8006070:	2200      	movs	r2, #0
 8006072:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8006074:	4b0c      	ldr	r3, [pc, #48]	@ (80060a8 <MX_USART2_UART_Init+0x4c>)
 8006076:	2200      	movs	r2, #0
 8006078:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800607a:	4b0b      	ldr	r3, [pc, #44]	@ (80060a8 <MX_USART2_UART_Init+0x4c>)
 800607c:	2200      	movs	r2, #0
 800607e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8006080:	4b09      	ldr	r3, [pc, #36]	@ (80060a8 <MX_USART2_UART_Init+0x4c>)
 8006082:	220c      	movs	r2, #12
 8006084:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8006086:	4b08      	ldr	r3, [pc, #32]	@ (80060a8 <MX_USART2_UART_Init+0x4c>)
 8006088:	2200      	movs	r2, #0
 800608a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800608c:	4b06      	ldr	r3, [pc, #24]	@ (80060a8 <MX_USART2_UART_Init+0x4c>)
 800608e:	2200      	movs	r2, #0
 8006090:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8006092:	4805      	ldr	r0, [pc, #20]	@ (80060a8 <MX_USART2_UART_Init+0x4c>)
 8006094:	f003 f84e 	bl	8009134 <HAL_UART_Init>
 8006098:	4603      	mov	r3, r0
 800609a:	2b00      	cmp	r3, #0
 800609c:	d001      	beq.n	80060a2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800609e:	f7ff fb6d 	bl	800577c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80060a2:	bf00      	nop
 80060a4:	bd80      	pop	{r7, pc}
 80060a6:	bf00      	nop
 80060a8:	200003bc 	.word	0x200003bc
 80060ac:	40004400 	.word	0x40004400

080060b0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80060b0:	b580      	push	{r7, lr}
 80060b2:	b088      	sub	sp, #32
 80060b4:	af00      	add	r7, sp, #0
 80060b6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80060b8:	f107 0310 	add.w	r3, r7, #16
 80060bc:	2200      	movs	r2, #0
 80060be:	601a      	str	r2, [r3, #0]
 80060c0:	605a      	str	r2, [r3, #4]
 80060c2:	609a      	str	r2, [r3, #8]
 80060c4:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART2)
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	4a1f      	ldr	r2, [pc, #124]	@ (8006148 <HAL_UART_MspInit+0x98>)
 80060cc:	4293      	cmp	r3, r2
 80060ce:	d137      	bne.n	8006140 <HAL_UART_MspInit+0x90>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80060d0:	4b1e      	ldr	r3, [pc, #120]	@ (800614c <HAL_UART_MspInit+0x9c>)
 80060d2:	69db      	ldr	r3, [r3, #28]
 80060d4:	4a1d      	ldr	r2, [pc, #116]	@ (800614c <HAL_UART_MspInit+0x9c>)
 80060d6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80060da:	61d3      	str	r3, [r2, #28]
 80060dc:	4b1b      	ldr	r3, [pc, #108]	@ (800614c <HAL_UART_MspInit+0x9c>)
 80060de:	69db      	ldr	r3, [r3, #28]
 80060e0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80060e4:	60fb      	str	r3, [r7, #12]
 80060e6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80060e8:	4b18      	ldr	r3, [pc, #96]	@ (800614c <HAL_UART_MspInit+0x9c>)
 80060ea:	699b      	ldr	r3, [r3, #24]
 80060ec:	4a17      	ldr	r2, [pc, #92]	@ (800614c <HAL_UART_MspInit+0x9c>)
 80060ee:	f043 0304 	orr.w	r3, r3, #4
 80060f2:	6193      	str	r3, [r2, #24]
 80060f4:	4b15      	ldr	r3, [pc, #84]	@ (800614c <HAL_UART_MspInit+0x9c>)
 80060f6:	699b      	ldr	r3, [r3, #24]
 80060f8:	f003 0304 	and.w	r3, r3, #4
 80060fc:	60bb      	str	r3, [r7, #8]
 80060fe:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8006100:	2304      	movs	r3, #4
 8006102:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006104:	2302      	movs	r3, #2
 8006106:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8006108:	2303      	movs	r3, #3
 800610a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800610c:	f107 0310 	add.w	r3, r7, #16
 8006110:	4619      	mov	r1, r3
 8006112:	480f      	ldr	r0, [pc, #60]	@ (8006150 <HAL_UART_MspInit+0xa0>)
 8006114:	f000 fdaa 	bl	8006c6c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8006118:	2308      	movs	r3, #8
 800611a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800611c:	2300      	movs	r3, #0
 800611e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006120:	2300      	movs	r3, #0
 8006122:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006124:	f107 0310 	add.w	r3, r7, #16
 8006128:	4619      	mov	r1, r3
 800612a:	4809      	ldr	r0, [pc, #36]	@ (8006150 <HAL_UART_MspInit+0xa0>)
 800612c:	f000 fd9e 	bl	8006c6c <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 1, 0);
 8006130:	2200      	movs	r2, #0
 8006132:	2101      	movs	r1, #1
 8006134:	2026      	movs	r0, #38	@ 0x26
 8006136:	f000 fc20 	bl	800697a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800613a:	2026      	movs	r0, #38	@ 0x26
 800613c:	f000 fc39 	bl	80069b2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8006140:	bf00      	nop
 8006142:	3720      	adds	r7, #32
 8006144:	46bd      	mov	sp, r7
 8006146:	bd80      	pop	{r7, pc}
 8006148:	40004400 	.word	0x40004400
 800614c:	40021000 	.word	0x40021000
 8006150:	40010800 	.word	0x40010800

08006154 <Reset_Handler>:
 8006154:	f7ff fd18 	bl	8005b88 <SystemInit>
 8006158:	480b      	ldr	r0, [pc, #44]	@ (8006188 <LoopFillZerobss+0xe>)
 800615a:	490c      	ldr	r1, [pc, #48]	@ (800618c <LoopFillZerobss+0x12>)
 800615c:	4a0c      	ldr	r2, [pc, #48]	@ (8006190 <LoopFillZerobss+0x16>)
 800615e:	2300      	movs	r3, #0
 8006160:	e002      	b.n	8006168 <LoopCopyDataInit>

08006162 <CopyDataInit>:
 8006162:	58d4      	ldr	r4, [r2, r3]
 8006164:	50c4      	str	r4, [r0, r3]
 8006166:	3304      	adds	r3, #4

08006168 <LoopCopyDataInit>:
 8006168:	18c4      	adds	r4, r0, r3
 800616a:	428c      	cmp	r4, r1
 800616c:	d3f9      	bcc.n	8006162 <CopyDataInit>
 800616e:	4a09      	ldr	r2, [pc, #36]	@ (8006194 <LoopFillZerobss+0x1a>)
 8006170:	4c09      	ldr	r4, [pc, #36]	@ (8006198 <LoopFillZerobss+0x1e>)
 8006172:	2300      	movs	r3, #0
 8006174:	e001      	b.n	800617a <LoopFillZerobss>

08006176 <FillZerobss>:
 8006176:	6013      	str	r3, [r2, #0]
 8006178:	3204      	adds	r2, #4

0800617a <LoopFillZerobss>:
 800617a:	42a2      	cmp	r2, r4
 800617c:	d3fb      	bcc.n	8006176 <FillZerobss>
 800617e:	f004 f853 	bl	800a228 <__libc_init_array>
 8006182:	f7ff faaf 	bl	80056e4 <main>
 8006186:	4770      	bx	lr
 8006188:	20000000 	.word	0x20000000
 800618c:	20000118 	.word	0x20000118
 8006190:	0800b9f0 	.word	0x0800b9f0
 8006194:	20000118 	.word	0x20000118
 8006198:	20000558 	.word	0x20000558

0800619c <ADC1_2_IRQHandler>:
 800619c:	e7fe      	b.n	800619c <ADC1_2_IRQHandler>
	...

080061a0 <SetJointAngle>:
#include "Server.h"
#include "main.h"
#include "tim.h"

void SetJointAngle(float angle)
{
 80061a0:	b590      	push	{r4, r7, lr}
 80061a2:	b083      	sub	sp, #12
 80061a4:	af00      	add	r7, sp, #0
 80061a6:	6078      	str	r0, [r7, #4]
	angle=(uint16_t)(50.0*angle/9.0+249.0);
 80061a8:	6878      	ldr	r0, [r7, #4]
 80061aa:	f7fa f9a1 	bl	80004f0 <__aeabi_f2d>
 80061ae:	f04f 0200 	mov.w	r2, #0
 80061b2:	4b19      	ldr	r3, [pc, #100]	@ (8006218 <SetJointAngle+0x78>)
 80061b4:	f7fa f9f4 	bl	80005a0 <__aeabi_dmul>
 80061b8:	4602      	mov	r2, r0
 80061ba:	460b      	mov	r3, r1
 80061bc:	4610      	mov	r0, r2
 80061be:	4619      	mov	r1, r3
 80061c0:	f04f 0200 	mov.w	r2, #0
 80061c4:	4b15      	ldr	r3, [pc, #84]	@ (800621c <SetJointAngle+0x7c>)
 80061c6:	f7fa fb15 	bl	80007f4 <__aeabi_ddiv>
 80061ca:	4602      	mov	r2, r0
 80061cc:	460b      	mov	r3, r1
 80061ce:	4610      	mov	r0, r2
 80061d0:	4619      	mov	r1, r3
 80061d2:	a30f      	add	r3, pc, #60	@ (adr r3, 8006210 <SetJointAngle+0x70>)
 80061d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061d8:	f7fa f82c 	bl	8000234 <__adddf3>
 80061dc:	4602      	mov	r2, r0
 80061de:	460b      	mov	r3, r1
 80061e0:	4610      	mov	r0, r2
 80061e2:	4619      	mov	r1, r3
 80061e4:	f7fa fbee 	bl	80009c4 <__aeabi_d2uiz>
 80061e8:	4603      	mov	r3, r0
 80061ea:	b29b      	uxth	r3, r3
 80061ec:	4618      	mov	r0, r3
 80061ee:	f7fa fcbf 	bl	8000b70 <__aeabi_ui2f>
 80061f2:	4603      	mov	r3, r0
 80061f4:	607b      	str	r3, [r7, #4]
	TIM5->CCR1 = angle;
 80061f6:	4c0a      	ldr	r4, [pc, #40]	@ (8006220 <SetJointAngle+0x80>)
 80061f8:	6878      	ldr	r0, [r7, #4]
 80061fa:	f7fa fefd 	bl	8000ff8 <__aeabi_f2uiz>
 80061fe:	4603      	mov	r3, r0
 8006200:	6363      	str	r3, [r4, #52]	@ 0x34
}
 8006202:	bf00      	nop
 8006204:	370c      	adds	r7, #12
 8006206:	46bd      	mov	sp, r7
 8006208:	bd90      	pop	{r4, r7, pc}
 800620a:	bf00      	nop
 800620c:	f3af 8000 	nop.w
 8006210:	00000000 	.word	0x00000000
 8006214:	406f2000 	.word	0x406f2000
 8006218:	40490000 	.word	0x40490000
 800621c:	40220000 	.word	0x40220000
 8006220:	40000c00 	.word	0x40000c00

08006224 <UltrasonicWave_StartMeasure>:
#include "UltrasonicWave.h"

float ultrasonicWaveDist;

void UltrasonicWave_StartMeasure(void)
{
 8006224:	b580      	push	{r7, lr}
 8006226:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(TRIG_GPIO_Port, TRIG_Pin, GPIO_PIN_SET);
 8006228:	2201      	movs	r2, #1
 800622a:	2101      	movs	r1, #1
 800622c:	4806      	ldr	r0, [pc, #24]	@ (8006248 <UltrasonicWave_StartMeasure+0x24>)
 800622e:	f000 fec8 	bl	8006fc2 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8006232:	2001      	movs	r0, #1
 8006234:	f000 faa6 	bl	8006784 <HAL_Delay>
	HAL_GPIO_WritePin(TRIG_GPIO_Port,TRIG_Pin, GPIO_PIN_RESET);
 8006238:	2200      	movs	r2, #0
 800623a:	2101      	movs	r1, #1
 800623c:	4802      	ldr	r0, [pc, #8]	@ (8006248 <UltrasonicWave_StartMeasure+0x24>)
 800623e:	f000 fec0 	bl	8006fc2 <HAL_GPIO_WritePin>
}
 8006242:	bf00      	nop
 8006244:	bd80      	pop	{r7, pc}
 8006246:	bf00      	nop
 8006248:	40011000 	.word	0x40011000

0800624c <front_detection>:

//
float front_detection()
{
 800624c:	b580      	push	{r7, lr}
 800624e:	b082      	sub	sp, #8
 8006250:	af00      	add	r7, sp, #0
	float u_temp;
	SetJointAngle(85);
 8006252:	4808      	ldr	r0, [pc, #32]	@ (8006274 <front_detection+0x28>)
 8006254:	f7ff ffa4 	bl	80061a0 <SetJointAngle>
	HAL_Delay(100);
 8006258:	2064      	movs	r0, #100	@ 0x64
 800625a:	f000 fa93 	bl	8006784 <HAL_Delay>
	UltrasonicWave_StartMeasure();
 800625e:	f7ff ffe1 	bl	8006224 <UltrasonicWave_StartMeasure>
	u_temp = ultrasonicWaveDist;
 8006262:	4b05      	ldr	r3, [pc, #20]	@ (8006278 <front_detection+0x2c>)
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	607b      	str	r3, [r7, #4]
	return u_temp;
 8006268:	687b      	ldr	r3, [r7, #4]
}
 800626a:	4618      	mov	r0, r3
 800626c:	3708      	adds	r7, #8
 800626e:	46bd      	mov	sp, r7
 8006270:	bd80      	pop	{r7, pc}
 8006272:	bf00      	nop
 8006274:	42aa0000 	.word	0x42aa0000
 8006278:	20000404 	.word	0x20000404

0800627c <motorInit>:
extern int yaw;
extern  float current_pitch, current_roll, current_yaw;

//start PWM timer
void motorInit()
{
 800627c:	b580      	push	{r7, lr}
 800627e:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 8006280:	2100      	movs	r1, #0
 8006282:	4808      	ldr	r0, [pc, #32]	@ (80062a4 <motorInit+0x28>)
 8006284:	f002 f88c 	bl	80083a0 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2);
 8006288:	2104      	movs	r1, #4
 800628a:	4806      	ldr	r0, [pc, #24]	@ (80062a4 <motorInit+0x28>)
 800628c:	f002 f888 	bl	80083a0 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 8006290:	2108      	movs	r1, #8
 8006292:	4804      	ldr	r0, [pc, #16]	@ (80062a4 <motorInit+0x28>)
 8006294:	f002 f884 	bl	80083a0 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);
 8006298:	210c      	movs	r1, #12
 800629a:	4802      	ldr	r0, [pc, #8]	@ (80062a4 <motorInit+0x28>)
 800629c:	f002 f880 	bl	80083a0 <HAL_TIM_PWM_Start>
}
 80062a0:	bf00      	nop
 80062a2:	bd80      	pop	{r7, pc}
 80062a4:	2000032c 	.word	0x2000032c

080062a8 <motorBreak>:
//	setMotorSpeed(&htim4, TIM_CHANNEL_3, speed);
//	setMotorSpeed(&htim4, TIM_CHANNEL_4, speed);
//}

void motorBreak()
{
 80062a8:	b580      	push	{r7, lr}
 80062aa:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LEFT_MOTOR_GO_GPIO_Port, LEFT_MOTOR_GO_Pin, GPIO_PIN_RESET);
 80062ac:	2200      	movs	r2, #0
 80062ae:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80062b2:	4814      	ldr	r0, [pc, #80]	@ (8006304 <motorBreak+0x5c>)
 80062b4:	f000 fe85 	bl	8006fc2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LEFT2_MOTOR_GO_GPIO_Port, LEFT2_MOTOR_GO_Pin, GPIO_PIN_RESET);
 80062b8:	2200      	movs	r2, #0
 80062ba:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80062be:	4811      	ldr	r0, [pc, #68]	@ (8006304 <motorBreak+0x5c>)
 80062c0:	f000 fe7f 	bl	8006fc2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RIGHT_MOTOR_GO_GPIO_Port, RIGHT_MOTOR_GO_Pin, GPIO_PIN_RESET);
 80062c4:	2200      	movs	r2, #0
 80062c6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80062ca:	480e      	ldr	r0, [pc, #56]	@ (8006304 <motorBreak+0x5c>)
 80062cc:	f000 fe79 	bl	8006fc2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RIGHT2_MOTOR_GO_GPIO_Port, RIGHT2_MOTOR_GO_Pin, GPIO_PIN_RESET);
 80062d0:	2200      	movs	r2, #0
 80062d2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80062d6:	480b      	ldr	r0, [pc, #44]	@ (8006304 <motorBreak+0x5c>)
 80062d8:	f000 fe73 	bl	8006fc2 <HAL_GPIO_WritePin>
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, 7200);
 80062dc:	4b0a      	ldr	r3, [pc, #40]	@ (8006308 <motorBreak+0x60>)
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	f44f 52e1 	mov.w	r2, #7200	@ 0x1c20
 80062e4:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_2, 7200);
 80062e6:	4b08      	ldr	r3, [pc, #32]	@ (8006308 <motorBreak+0x60>)
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	f44f 52e1 	mov.w	r2, #7200	@ 0x1c20
 80062ee:	639a      	str	r2, [r3, #56]	@ 0x38
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, 0);
 80062f0:	4b05      	ldr	r3, [pc, #20]	@ (8006308 <motorBreak+0x60>)
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	2200      	movs	r2, #0
 80062f6:	63da      	str	r2, [r3, #60]	@ 0x3c
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, 0);
 80062f8:	4b03      	ldr	r3, [pc, #12]	@ (8006308 <motorBreak+0x60>)
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	2200      	movs	r2, #0
 80062fe:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8006300:	bf00      	nop
 8006302:	bd80      	pop	{r7, pc}
 8006304:	40010c00 	.word	0x40010c00
 8006308:	2000032c 	.word	0x2000032c

0800630c <moveForward>:
//	setMotorSpeed(&htim4, TIM_CHANNEL_2, 0);
//	setMotorSpeed(&htim4, TIM_CHANNEL_3, 0);
//	setMotorSpeed(&htim4, TIM_CHANNEL_4, 0);
//}
void moveForward(TIM_HandleTypeDef *htim)
{
 800630c:	b580      	push	{r7, lr}
 800630e:	b082      	sub	sp, #8
 8006310:	af00      	add	r7, sp, #0
 8006312:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(LEFT_MOTOR_GO_GPIO_Port, LEFT_MOTOR_GO_Pin, GPIO_PIN_RESET);
 8006314:	2200      	movs	r2, #0
 8006316:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800631a:	4815      	ldr	r0, [pc, #84]	@ (8006370 <moveForward+0x64>)
 800631c:	f000 fe51 	bl	8006fc2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LEFT2_MOTOR_GO_GPIO_Port, LEFT2_MOTOR_GO_Pin, GPIO_PIN_RESET);
 8006320:	2200      	movs	r2, #0
 8006322:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8006326:	4812      	ldr	r0, [pc, #72]	@ (8006370 <moveForward+0x64>)
 8006328:	f000 fe4b 	bl	8006fc2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RIGHT_MOTOR_GO_GPIO_Port, RIGHT_MOTOR_GO_Pin, GPIO_PIN_RESET);
 800632c:	2200      	movs	r2, #0
 800632e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8006332:	480f      	ldr	r0, [pc, #60]	@ (8006370 <moveForward+0x64>)
 8006334:	f000 fe45 	bl	8006fc2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RIGHT2_MOTOR_GO_GPIO_Port, RIGHT2_MOTOR_GO_Pin, GPIO_PIN_RESET);
 8006338:	2200      	movs	r2, #0
 800633a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800633e:	480c      	ldr	r0, [pc, #48]	@ (8006370 <moveForward+0x64>)
 8006340:	f000 fe3f 	bl	8006fc2 <HAL_GPIO_WritePin>
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_1, 0);//L1
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	2200      	movs	r2, #0
 800634a:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_2, 0);//L2
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	2200      	movs	r2, #0
 8006352:	639a      	str	r2, [r3, #56]	@ 0x38
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_3, 7200);//R1
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	f44f 52e1 	mov.w	r2, #7200	@ 0x1c20
 800635c:	63da      	str	r2, [r3, #60]	@ 0x3c
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_4, 7200);//L1
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	f44f 52e1 	mov.w	r2, #7200	@ 0x1c20
 8006366:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8006368:	bf00      	nop
 800636a:	3708      	adds	r7, #8
 800636c:	46bd      	mov	sp, r7
 800636e:	bd80      	pop	{r7, pc}
 8006370:	40010c00 	.word	0x40010c00

08006374 <moveBackward>:
void moveBackward(TIM_HandleTypeDef *htim)
{
 8006374:	b580      	push	{r7, lr}
 8006376:	b082      	sub	sp, #8
 8006378:	af00      	add	r7, sp, #0
 800637a:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(LEFT_MOTOR_GO_GPIO_Port, LEFT_MOTOR_GO_Pin, GPIO_PIN_SET);
 800637c:	2201      	movs	r2, #1
 800637e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8006382:	4815      	ldr	r0, [pc, #84]	@ (80063d8 <moveBackward+0x64>)
 8006384:	f000 fe1d 	bl	8006fc2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LEFT2_MOTOR_GO_GPIO_Port, LEFT2_MOTOR_GO_Pin, GPIO_PIN_SET);
 8006388:	2201      	movs	r2, #1
 800638a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800638e:	4812      	ldr	r0, [pc, #72]	@ (80063d8 <moveBackward+0x64>)
 8006390:	f000 fe17 	bl	8006fc2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RIGHT_MOTOR_GO_GPIO_Port, RIGHT_MOTOR_GO_Pin, GPIO_PIN_SET);
 8006394:	2201      	movs	r2, #1
 8006396:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800639a:	480f      	ldr	r0, [pc, #60]	@ (80063d8 <moveBackward+0x64>)
 800639c:	f000 fe11 	bl	8006fc2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RIGHT2_MOTOR_GO_GPIO_Port, RIGHT2_MOTOR_GO_Pin, GPIO_PIN_SET);
 80063a0:	2201      	movs	r2, #1
 80063a2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80063a6:	480c      	ldr	r0, [pc, #48]	@ (80063d8 <moveBackward+0x64>)
 80063a8:	f000 fe0b 	bl	8006fc2 <HAL_GPIO_WritePin>
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_1, 7200);
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	f44f 52e1 	mov.w	r2, #7200	@ 0x1c20
 80063b4:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_2, 7200);
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	f44f 52e1 	mov.w	r2, #7200	@ 0x1c20
 80063be:	639a      	str	r2, [r3, #56]	@ 0x38
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_3, 0);
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	2200      	movs	r2, #0
 80063c6:	63da      	str	r2, [r3, #60]	@ 0x3c
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_4, 0);
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	2200      	movs	r2, #0
 80063ce:	641a      	str	r2, [r3, #64]	@ 0x40
}
 80063d0:	bf00      	nop
 80063d2:	3708      	adds	r7, #8
 80063d4:	46bd      	mov	sp, r7
 80063d6:	bd80      	pop	{r7, pc}
 80063d8:	40010c00 	.word	0x40010c00

080063dc <moveLeft>:
void moveLeft(TIM_HandleTypeDef *htim)
{
 80063dc:	b580      	push	{r7, lr}
 80063de:	b082      	sub	sp, #8
 80063e0:	af00      	add	r7, sp, #0
 80063e2:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(LEFT_MOTOR_GO_GPIO_Port, LEFT_MOTOR_GO_Pin, GPIO_PIN_SET);
 80063e4:	2201      	movs	r2, #1
 80063e6:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80063ea:	4815      	ldr	r0, [pc, #84]	@ (8006440 <moveLeft+0x64>)
 80063ec:	f000 fde9 	bl	8006fc2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LEFT2_MOTOR_GO_GPIO_Port, LEFT2_MOTOR_GO_Pin, GPIO_PIN_RESET);
 80063f0:	2200      	movs	r2, #0
 80063f2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80063f6:	4812      	ldr	r0, [pc, #72]	@ (8006440 <moveLeft+0x64>)
 80063f8:	f000 fde3 	bl	8006fc2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RIGHT_MOTOR_GO_GPIO_Port, RIGHT_MOTOR_GO_Pin, GPIO_PIN_RESET);
 80063fc:	2200      	movs	r2, #0
 80063fe:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8006402:	480f      	ldr	r0, [pc, #60]	@ (8006440 <moveLeft+0x64>)
 8006404:	f000 fddd 	bl	8006fc2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RIGHT2_MOTOR_GO_GPIO_Port, RIGHT2_MOTOR_GO_Pin, GPIO_PIN_SET);
 8006408:	2201      	movs	r2, #1
 800640a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800640e:	480c      	ldr	r0, [pc, #48]	@ (8006440 <moveLeft+0x64>)
 8006410:	f000 fdd7 	bl	8006fc2 <HAL_GPIO_WritePin>
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_1, 7200);
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	f44f 52e1 	mov.w	r2, #7200	@ 0x1c20
 800641c:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_2, 0);
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	2200      	movs	r2, #0
 8006424:	639a      	str	r2, [r3, #56]	@ 0x38
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_3, 7200);
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	f44f 52e1 	mov.w	r2, #7200	@ 0x1c20
 800642e:	63da      	str	r2, [r3, #60]	@ 0x3c
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_4, 0);
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	2200      	movs	r2, #0
 8006436:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8006438:	bf00      	nop
 800643a:	3708      	adds	r7, #8
 800643c:	46bd      	mov	sp, r7
 800643e:	bd80      	pop	{r7, pc}
 8006440:	40010c00 	.word	0x40010c00

08006444 <moveRight>:
void moveRight(TIM_HandleTypeDef *htim)
{
 8006444:	b580      	push	{r7, lr}
 8006446:	b082      	sub	sp, #8
 8006448:	af00      	add	r7, sp, #0
 800644a:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(LEFT_MOTOR_GO_GPIO_Port, LEFT_MOTOR_GO_Pin, GPIO_PIN_RESET);
 800644c:	2200      	movs	r2, #0
 800644e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8006452:	4815      	ldr	r0, [pc, #84]	@ (80064a8 <moveRight+0x64>)
 8006454:	f000 fdb5 	bl	8006fc2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LEFT2_MOTOR_GO_GPIO_Port, LEFT2_MOTOR_GO_Pin, GPIO_PIN_SET);
 8006458:	2201      	movs	r2, #1
 800645a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800645e:	4812      	ldr	r0, [pc, #72]	@ (80064a8 <moveRight+0x64>)
 8006460:	f000 fdaf 	bl	8006fc2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RIGHT_MOTOR_GO_GPIO_Port, RIGHT_MOTOR_GO_Pin, GPIO_PIN_SET);
 8006464:	2201      	movs	r2, #1
 8006466:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800646a:	480f      	ldr	r0, [pc, #60]	@ (80064a8 <moveRight+0x64>)
 800646c:	f000 fda9 	bl	8006fc2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RIGHT2_MOTOR_GO_GPIO_Port, RIGHT2_MOTOR_GO_Pin, GPIO_PIN_RESET);
 8006470:	2200      	movs	r2, #0
 8006472:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8006476:	480c      	ldr	r0, [pc, #48]	@ (80064a8 <moveRight+0x64>)
 8006478:	f000 fda3 	bl	8006fc2 <HAL_GPIO_WritePin>
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_1, 0);
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	2200      	movs	r2, #0
 8006482:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_2, 7200);
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	f44f 52e1 	mov.w	r2, #7200	@ 0x1c20
 800648c:	639a      	str	r2, [r3, #56]	@ 0x38
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_3, 0);
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	2200      	movs	r2, #0
 8006494:	63da      	str	r2, [r3, #60]	@ 0x3c
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_4, 7200);
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	f44f 52e1 	mov.w	r2, #7200	@ 0x1c20
 800649e:	641a      	str	r2, [r3, #64]	@ 0x40
}
 80064a0:	bf00      	nop
 80064a2:	3708      	adds	r7, #8
 80064a4:	46bd      	mov	sp, r7
 80064a6:	bd80      	pop	{r7, pc}
 80064a8:	40010c00 	.word	0x40010c00

080064ac <moveTurnLeft>:
void moveTurnLeft(TIM_HandleTypeDef *htim)
{
 80064ac:	b580      	push	{r7, lr}
 80064ae:	b082      	sub	sp, #8
 80064b0:	af00      	add	r7, sp, #0
 80064b2:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(LEFT_MOTOR_GO_GPIO_Port, LEFT_MOTOR_GO_Pin, GPIO_PIN_SET);
 80064b4:	2201      	movs	r2, #1
 80064b6:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80064ba:	4816      	ldr	r0, [pc, #88]	@ (8006514 <moveTurnLeft+0x68>)
 80064bc:	f000 fd81 	bl	8006fc2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LEFT2_MOTOR_GO_GPIO_Port, LEFT2_MOTOR_GO_Pin, GPIO_PIN_SET);
 80064c0:	2201      	movs	r2, #1
 80064c2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80064c6:	4813      	ldr	r0, [pc, #76]	@ (8006514 <moveTurnLeft+0x68>)
 80064c8:	f000 fd7b 	bl	8006fc2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RIGHT_MOTOR_GO_GPIO_Port, RIGHT_MOTOR_GO_Pin, GPIO_PIN_RESET);
 80064cc:	2200      	movs	r2, #0
 80064ce:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80064d2:	4810      	ldr	r0, [pc, #64]	@ (8006514 <moveTurnLeft+0x68>)
 80064d4:	f000 fd75 	bl	8006fc2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RIGHT2_MOTOR_GO_GPIO_Port, RIGHT2_MOTOR_GO_Pin, GPIO_PIN_RESET);
 80064d8:	2200      	movs	r2, #0
 80064da:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80064de:	480d      	ldr	r0, [pc, #52]	@ (8006514 <moveTurnLeft+0x68>)
 80064e0:	f000 fd6f 	bl	8006fc2 <HAL_GPIO_WritePin>
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_1, 7200);
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	f44f 52e1 	mov.w	r2, #7200	@ 0x1c20
 80064ec:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_2, 7200);
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	f44f 52e1 	mov.w	r2, #7200	@ 0x1c20
 80064f6:	639a      	str	r2, [r3, #56]	@ 0x38
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_3, 7200);
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	f44f 52e1 	mov.w	r2, #7200	@ 0x1c20
 8006500:	63da      	str	r2, [r3, #60]	@ 0x3c
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_4, 7200);
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	f44f 52e1 	mov.w	r2, #7200	@ 0x1c20
 800650a:	641a      	str	r2, [r3, #64]	@ 0x40
}
 800650c:	bf00      	nop
 800650e:	3708      	adds	r7, #8
 8006510:	46bd      	mov	sp, r7
 8006512:	bd80      	pop	{r7, pc}
 8006514:	40010c00 	.word	0x40010c00

08006518 <moveTurnRight>:
void moveTurnRight(TIM_HandleTypeDef *htim)
{
 8006518:	b580      	push	{r7, lr}
 800651a:	b082      	sub	sp, #8
 800651c:	af00      	add	r7, sp, #0
 800651e:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(LEFT_MOTOR_GO_GPIO_Port, LEFT_MOTOR_GO_Pin, GPIO_PIN_RESET);
 8006520:	2200      	movs	r2, #0
 8006522:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8006526:	4814      	ldr	r0, [pc, #80]	@ (8006578 <moveTurnRight+0x60>)
 8006528:	f000 fd4b 	bl	8006fc2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LEFT2_MOTOR_GO_GPIO_Port, LEFT2_MOTOR_GO_Pin, GPIO_PIN_RESET);
 800652c:	2200      	movs	r2, #0
 800652e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8006532:	4811      	ldr	r0, [pc, #68]	@ (8006578 <moveTurnRight+0x60>)
 8006534:	f000 fd45 	bl	8006fc2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RIGHT_MOTOR_GO_GPIO_Port, RIGHT_MOTOR_GO_Pin, GPIO_PIN_SET);
 8006538:	2201      	movs	r2, #1
 800653a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800653e:	480e      	ldr	r0, [pc, #56]	@ (8006578 <moveTurnRight+0x60>)
 8006540:	f000 fd3f 	bl	8006fc2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RIGHT2_MOTOR_GO_GPIO_Port, RIGHT2_MOTOR_GO_Pin, GPIO_PIN_SET);
 8006544:	2201      	movs	r2, #1
 8006546:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800654a:	480b      	ldr	r0, [pc, #44]	@ (8006578 <moveTurnRight+0x60>)
 800654c:	f000 fd39 	bl	8006fc2 <HAL_GPIO_WritePin>
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_1, 0);//L1
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	2200      	movs	r2, #0
 8006556:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_2, 0);//L2
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	2200      	movs	r2, #0
 800655e:	639a      	str	r2, [r3, #56]	@ 0x38
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_3, 0);//R1
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	2200      	movs	r2, #0
 8006566:	63da      	str	r2, [r3, #60]	@ 0x3c
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_4, 0);//L1
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	2200      	movs	r2, #0
 800656e:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8006570:	bf00      	nop
 8006572:	3708      	adds	r7, #8
 8006574:	46bd      	mov	sp, r7
 8006576:	bd80      	pop	{r7, pc}
 8006578:	40010c00 	.word	0x40010c00

0800657c <moveForwardslow>:

void moveForwardslow(TIM_HandleTypeDef *htim)
{
 800657c:	b580      	push	{r7, lr}
 800657e:	b082      	sub	sp, #8
 8006580:	af00      	add	r7, sp, #0
 8006582:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(LEFT_MOTOR_GO_GPIO_Port, LEFT_MOTOR_GO_Pin, GPIO_PIN_RESET);
 8006584:	2200      	movs	r2, #0
 8006586:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800658a:	4816      	ldr	r0, [pc, #88]	@ (80065e4 <moveForwardslow+0x68>)
 800658c:	f000 fd19 	bl	8006fc2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LEFT2_MOTOR_GO_GPIO_Port, LEFT2_MOTOR_GO_Pin, GPIO_PIN_RESET);
 8006590:	2200      	movs	r2, #0
 8006592:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8006596:	4813      	ldr	r0, [pc, #76]	@ (80065e4 <moveForwardslow+0x68>)
 8006598:	f000 fd13 	bl	8006fc2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RIGHT_MOTOR_GO_GPIO_Port, RIGHT_MOTOR_GO_Pin, GPIO_PIN_RESET);
 800659c:	2200      	movs	r2, #0
 800659e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80065a2:	4810      	ldr	r0, [pc, #64]	@ (80065e4 <moveForwardslow+0x68>)
 80065a4:	f000 fd0d 	bl	8006fc2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RIGHT2_MOTOR_GO_GPIO_Port, RIGHT2_MOTOR_GO_Pin, GPIO_PIN_RESET);
 80065a8:	2200      	movs	r2, #0
 80065aa:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80065ae:	480d      	ldr	r0, [pc, #52]	@ (80065e4 <moveForwardslow+0x68>)
 80065b0:	f000 fd07 	bl	8006fc2 <HAL_GPIO_WritePin>
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_1, 3600);//L1
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	f44f 6261 	mov.w	r2, #3600	@ 0xe10
 80065bc:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_2, 3600);//L2
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	f44f 6261 	mov.w	r2, #3600	@ 0xe10
 80065c6:	639a      	str	r2, [r3, #56]	@ 0x38
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_3, 3600);//R1
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	f44f 6261 	mov.w	r2, #3600	@ 0xe10
 80065d0:	63da      	str	r2, [r3, #60]	@ 0x3c
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_4, 3600);//L1
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	f44f 6261 	mov.w	r2, #3600	@ 0xe10
 80065da:	641a      	str	r2, [r3, #64]	@ 0x40
}
 80065dc:	bf00      	nop
 80065de:	3708      	adds	r7, #8
 80065e0:	46bd      	mov	sp, r7
 80065e2:	bd80      	pop	{r7, pc}
 80065e4:	40010c00 	.word	0x40010c00

080065e8 <moveTurnLeftslow>:
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_2, 3600);
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_3, 3600);
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_4, 3600);
}
void moveTurnLeftslow(TIM_HandleTypeDef *htim)
{
 80065e8:	b580      	push	{r7, lr}
 80065ea:	b082      	sub	sp, #8
 80065ec:	af00      	add	r7, sp, #0
 80065ee:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(LEFT_MOTOR_GO_GPIO_Port, LEFT_MOTOR_GO_Pin, GPIO_PIN_SET);
 80065f0:	2201      	movs	r2, #1
 80065f2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80065f6:	4816      	ldr	r0, [pc, #88]	@ (8006650 <moveTurnLeftslow+0x68>)
 80065f8:	f000 fce3 	bl	8006fc2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LEFT2_MOTOR_GO_GPIO_Port, LEFT2_MOTOR_GO_Pin, GPIO_PIN_SET);
 80065fc:	2201      	movs	r2, #1
 80065fe:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8006602:	4813      	ldr	r0, [pc, #76]	@ (8006650 <moveTurnLeftslow+0x68>)
 8006604:	f000 fcdd 	bl	8006fc2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RIGHT_MOTOR_GO_GPIO_Port, RIGHT_MOTOR_GO_Pin, GPIO_PIN_RESET);
 8006608:	2200      	movs	r2, #0
 800660a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800660e:	4810      	ldr	r0, [pc, #64]	@ (8006650 <moveTurnLeftslow+0x68>)
 8006610:	f000 fcd7 	bl	8006fc2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RIGHT2_MOTOR_GO_GPIO_Port, RIGHT2_MOTOR_GO_Pin, GPIO_PIN_RESET);
 8006614:	2200      	movs	r2, #0
 8006616:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800661a:	480d      	ldr	r0, [pc, #52]	@ (8006650 <moveTurnLeftslow+0x68>)
 800661c:	f000 fcd1 	bl	8006fc2 <HAL_GPIO_WritePin>
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_1, 3600);
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	f44f 6261 	mov.w	r2, #3600	@ 0xe10
 8006628:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_2, 3600);
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	f44f 6261 	mov.w	r2, #3600	@ 0xe10
 8006632:	639a      	str	r2, [r3, #56]	@ 0x38
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_3, 3600);
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	f44f 6261 	mov.w	r2, #3600	@ 0xe10
 800663c:	63da      	str	r2, [r3, #60]	@ 0x3c
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_4, 3600);
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	f44f 6261 	mov.w	r2, #3600	@ 0xe10
 8006646:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8006648:	bf00      	nop
 800664a:	3708      	adds	r7, #8
 800664c:	46bd      	mov	sp, r7
 800664e:	bd80      	pop	{r7, pc}
 8006650:	40010c00 	.word	0x40010c00

08006654 <moveTurnRightslow>:
void moveTurnRightslow(TIM_HandleTypeDef *htim)
{
 8006654:	b580      	push	{r7, lr}
 8006656:	b082      	sub	sp, #8
 8006658:	af00      	add	r7, sp, #0
 800665a:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(LEFT_MOTOR_GO_GPIO_Port, LEFT_MOTOR_GO_Pin, GPIO_PIN_RESET);
 800665c:	2200      	movs	r2, #0
 800665e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8006662:	4816      	ldr	r0, [pc, #88]	@ (80066bc <moveTurnRightslow+0x68>)
 8006664:	f000 fcad 	bl	8006fc2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LEFT2_MOTOR_GO_GPIO_Port, LEFT2_MOTOR_GO_Pin, GPIO_PIN_RESET);
 8006668:	2200      	movs	r2, #0
 800666a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800666e:	4813      	ldr	r0, [pc, #76]	@ (80066bc <moveTurnRightslow+0x68>)
 8006670:	f000 fca7 	bl	8006fc2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RIGHT_MOTOR_GO_GPIO_Port, RIGHT_MOTOR_GO_Pin, GPIO_PIN_SET);
 8006674:	2201      	movs	r2, #1
 8006676:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800667a:	4810      	ldr	r0, [pc, #64]	@ (80066bc <moveTurnRightslow+0x68>)
 800667c:	f000 fca1 	bl	8006fc2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RIGHT2_MOTOR_GO_GPIO_Port, RIGHT2_MOTOR_GO_Pin, GPIO_PIN_SET);
 8006680:	2201      	movs	r2, #1
 8006682:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8006686:	480d      	ldr	r0, [pc, #52]	@ (80066bc <moveTurnRightslow+0x68>)
 8006688:	f000 fc9b 	bl	8006fc2 <HAL_GPIO_WritePin>
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_1, 3600);//L1
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	f44f 6261 	mov.w	r2, #3600	@ 0xe10
 8006694:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_2, 3600);//L2
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	f44f 6261 	mov.w	r2, #3600	@ 0xe10
 800669e:	639a      	str	r2, [r3, #56]	@ 0x38
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_3, 3600);//R1
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	f44f 6261 	mov.w	r2, #3600	@ 0xe10
 80066a8:	63da      	str	r2, [r3, #60]	@ 0x3c
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_4, 3600);//L1
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	f44f 6261 	mov.w	r2, #3600	@ 0xe10
 80066b2:	641a      	str	r2, [r3, #64]	@ 0x40
}
 80066b4:	bf00      	nop
 80066b6:	3708      	adds	r7, #8
 80066b8:	46bd      	mov	sp, r7
 80066ba:	bd80      	pop	{r7, pc}
 80066bc:	40010c00 	.word	0x40010c00

080066c0 <HAL_Init>:
 80066c0:	b580      	push	{r7, lr}
 80066c2:	af00      	add	r7, sp, #0
 80066c4:	4b08      	ldr	r3, [pc, #32]	@ (80066e8 <HAL_Init+0x28>)
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	4a07      	ldr	r2, [pc, #28]	@ (80066e8 <HAL_Init+0x28>)
 80066ca:	f043 0310 	orr.w	r3, r3, #16
 80066ce:	6013      	str	r3, [r2, #0]
 80066d0:	2003      	movs	r0, #3
 80066d2:	f000 f947 	bl	8006964 <HAL_NVIC_SetPriorityGrouping>
 80066d6:	2000      	movs	r0, #0
 80066d8:	f000 f808 	bl	80066ec <HAL_InitTick>
 80066dc:	f7ff f854 	bl	8005788 <HAL_MspInit>
 80066e0:	2300      	movs	r3, #0
 80066e2:	4618      	mov	r0, r3
 80066e4:	bd80      	pop	{r7, pc}
 80066e6:	bf00      	nop
 80066e8:	40022000 	.word	0x40022000

080066ec <HAL_InitTick>:
 80066ec:	b580      	push	{r7, lr}
 80066ee:	b082      	sub	sp, #8
 80066f0:	af00      	add	r7, sp, #0
 80066f2:	6078      	str	r0, [r7, #4]
 80066f4:	4b12      	ldr	r3, [pc, #72]	@ (8006740 <HAL_InitTick+0x54>)
 80066f6:	681a      	ldr	r2, [r3, #0]
 80066f8:	4b12      	ldr	r3, [pc, #72]	@ (8006744 <HAL_InitTick+0x58>)
 80066fa:	781b      	ldrb	r3, [r3, #0]
 80066fc:	4619      	mov	r1, r3
 80066fe:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8006702:	fbb3 f3f1 	udiv	r3, r3, r1
 8006706:	fbb2 f3f3 	udiv	r3, r2, r3
 800670a:	4618      	mov	r0, r3
 800670c:	f000 f95f 	bl	80069ce <HAL_SYSTICK_Config>
 8006710:	4603      	mov	r3, r0
 8006712:	2b00      	cmp	r3, #0
 8006714:	d001      	beq.n	800671a <HAL_InitTick+0x2e>
 8006716:	2301      	movs	r3, #1
 8006718:	e00e      	b.n	8006738 <HAL_InitTick+0x4c>
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	2b0f      	cmp	r3, #15
 800671e:	d80a      	bhi.n	8006736 <HAL_InitTick+0x4a>
 8006720:	2200      	movs	r2, #0
 8006722:	6879      	ldr	r1, [r7, #4]
 8006724:	f04f 30ff 	mov.w	r0, #4294967295
 8006728:	f000 f927 	bl	800697a <HAL_NVIC_SetPriority>
 800672c:	4a06      	ldr	r2, [pc, #24]	@ (8006748 <HAL_InitTick+0x5c>)
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	6013      	str	r3, [r2, #0]
 8006732:	2300      	movs	r3, #0
 8006734:	e000      	b.n	8006738 <HAL_InitTick+0x4c>
 8006736:	2301      	movs	r3, #1
 8006738:	4618      	mov	r0, r3
 800673a:	3708      	adds	r7, #8
 800673c:	46bd      	mov	sp, r7
 800673e:	bd80      	pop	{r7, pc}
 8006740:	200000b0 	.word	0x200000b0
 8006744:	200000b8 	.word	0x200000b8
 8006748:	200000b4 	.word	0x200000b4

0800674c <HAL_IncTick>:
 800674c:	b480      	push	{r7}
 800674e:	af00      	add	r7, sp, #0
 8006750:	4b05      	ldr	r3, [pc, #20]	@ (8006768 <HAL_IncTick+0x1c>)
 8006752:	781b      	ldrb	r3, [r3, #0]
 8006754:	461a      	mov	r2, r3
 8006756:	4b05      	ldr	r3, [pc, #20]	@ (800676c <HAL_IncTick+0x20>)
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	4413      	add	r3, r2
 800675c:	4a03      	ldr	r2, [pc, #12]	@ (800676c <HAL_IncTick+0x20>)
 800675e:	6013      	str	r3, [r2, #0]
 8006760:	bf00      	nop
 8006762:	46bd      	mov	sp, r7
 8006764:	bc80      	pop	{r7}
 8006766:	4770      	bx	lr
 8006768:	200000b8 	.word	0x200000b8
 800676c:	20000408 	.word	0x20000408

08006770 <HAL_GetTick>:
 8006770:	b480      	push	{r7}
 8006772:	af00      	add	r7, sp, #0
 8006774:	4b02      	ldr	r3, [pc, #8]	@ (8006780 <HAL_GetTick+0x10>)
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	4618      	mov	r0, r3
 800677a:	46bd      	mov	sp, r7
 800677c:	bc80      	pop	{r7}
 800677e:	4770      	bx	lr
 8006780:	20000408 	.word	0x20000408

08006784 <HAL_Delay>:
 8006784:	b580      	push	{r7, lr}
 8006786:	b084      	sub	sp, #16
 8006788:	af00      	add	r7, sp, #0
 800678a:	6078      	str	r0, [r7, #4]
 800678c:	f7ff fff0 	bl	8006770 <HAL_GetTick>
 8006790:	60b8      	str	r0, [r7, #8]
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	60fb      	str	r3, [r7, #12]
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	f1b3 3fff 	cmp.w	r3, #4294967295
 800679c:	d005      	beq.n	80067aa <HAL_Delay+0x26>
 800679e:	4b0a      	ldr	r3, [pc, #40]	@ (80067c8 <HAL_Delay+0x44>)
 80067a0:	781b      	ldrb	r3, [r3, #0]
 80067a2:	461a      	mov	r2, r3
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	4413      	add	r3, r2
 80067a8:	60fb      	str	r3, [r7, #12]
 80067aa:	bf00      	nop
 80067ac:	f7ff ffe0 	bl	8006770 <HAL_GetTick>
 80067b0:	4602      	mov	r2, r0
 80067b2:	68bb      	ldr	r3, [r7, #8]
 80067b4:	1ad3      	subs	r3, r2, r3
 80067b6:	68fa      	ldr	r2, [r7, #12]
 80067b8:	429a      	cmp	r2, r3
 80067ba:	d8f7      	bhi.n	80067ac <HAL_Delay+0x28>
 80067bc:	bf00      	nop
 80067be:	bf00      	nop
 80067c0:	3710      	adds	r7, #16
 80067c2:	46bd      	mov	sp, r7
 80067c4:	bd80      	pop	{r7, pc}
 80067c6:	bf00      	nop
 80067c8:	200000b8 	.word	0x200000b8

080067cc <__NVIC_SetPriorityGrouping>:
 80067cc:	b480      	push	{r7}
 80067ce:	b085      	sub	sp, #20
 80067d0:	af00      	add	r7, sp, #0
 80067d2:	6078      	str	r0, [r7, #4]
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	f003 0307 	and.w	r3, r3, #7
 80067da:	60fb      	str	r3, [r7, #12]
 80067dc:	4b0c      	ldr	r3, [pc, #48]	@ (8006810 <__NVIC_SetPriorityGrouping+0x44>)
 80067de:	68db      	ldr	r3, [r3, #12]
 80067e0:	60bb      	str	r3, [r7, #8]
 80067e2:	68ba      	ldr	r2, [r7, #8]
 80067e4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80067e8:	4013      	ands	r3, r2
 80067ea:	60bb      	str	r3, [r7, #8]
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	021a      	lsls	r2, r3, #8
 80067f0:	68bb      	ldr	r3, [r7, #8]
 80067f2:	4313      	orrs	r3, r2
 80067f4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80067f8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80067fc:	60bb      	str	r3, [r7, #8]
 80067fe:	4a04      	ldr	r2, [pc, #16]	@ (8006810 <__NVIC_SetPriorityGrouping+0x44>)
 8006800:	68bb      	ldr	r3, [r7, #8]
 8006802:	60d3      	str	r3, [r2, #12]
 8006804:	bf00      	nop
 8006806:	3714      	adds	r7, #20
 8006808:	46bd      	mov	sp, r7
 800680a:	bc80      	pop	{r7}
 800680c:	4770      	bx	lr
 800680e:	bf00      	nop
 8006810:	e000ed00 	.word	0xe000ed00

08006814 <__NVIC_GetPriorityGrouping>:
 8006814:	b480      	push	{r7}
 8006816:	af00      	add	r7, sp, #0
 8006818:	4b04      	ldr	r3, [pc, #16]	@ (800682c <__NVIC_GetPriorityGrouping+0x18>)
 800681a:	68db      	ldr	r3, [r3, #12]
 800681c:	0a1b      	lsrs	r3, r3, #8
 800681e:	f003 0307 	and.w	r3, r3, #7
 8006822:	4618      	mov	r0, r3
 8006824:	46bd      	mov	sp, r7
 8006826:	bc80      	pop	{r7}
 8006828:	4770      	bx	lr
 800682a:	bf00      	nop
 800682c:	e000ed00 	.word	0xe000ed00

08006830 <__NVIC_EnableIRQ>:
 8006830:	b480      	push	{r7}
 8006832:	b083      	sub	sp, #12
 8006834:	af00      	add	r7, sp, #0
 8006836:	4603      	mov	r3, r0
 8006838:	71fb      	strb	r3, [r7, #7]
 800683a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800683e:	2b00      	cmp	r3, #0
 8006840:	db0b      	blt.n	800685a <__NVIC_EnableIRQ+0x2a>
 8006842:	79fb      	ldrb	r3, [r7, #7]
 8006844:	f003 021f 	and.w	r2, r3, #31
 8006848:	4906      	ldr	r1, [pc, #24]	@ (8006864 <__NVIC_EnableIRQ+0x34>)
 800684a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800684e:	095b      	lsrs	r3, r3, #5
 8006850:	2001      	movs	r0, #1
 8006852:	fa00 f202 	lsl.w	r2, r0, r2
 8006856:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800685a:	bf00      	nop
 800685c:	370c      	adds	r7, #12
 800685e:	46bd      	mov	sp, r7
 8006860:	bc80      	pop	{r7}
 8006862:	4770      	bx	lr
 8006864:	e000e100 	.word	0xe000e100

08006868 <__NVIC_SetPriority>:
 8006868:	b480      	push	{r7}
 800686a:	b083      	sub	sp, #12
 800686c:	af00      	add	r7, sp, #0
 800686e:	4603      	mov	r3, r0
 8006870:	6039      	str	r1, [r7, #0]
 8006872:	71fb      	strb	r3, [r7, #7]
 8006874:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006878:	2b00      	cmp	r3, #0
 800687a:	db0a      	blt.n	8006892 <__NVIC_SetPriority+0x2a>
 800687c:	683b      	ldr	r3, [r7, #0]
 800687e:	b2da      	uxtb	r2, r3
 8006880:	490c      	ldr	r1, [pc, #48]	@ (80068b4 <__NVIC_SetPriority+0x4c>)
 8006882:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006886:	0112      	lsls	r2, r2, #4
 8006888:	b2d2      	uxtb	r2, r2
 800688a:	440b      	add	r3, r1
 800688c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
 8006890:	e00a      	b.n	80068a8 <__NVIC_SetPriority+0x40>
 8006892:	683b      	ldr	r3, [r7, #0]
 8006894:	b2da      	uxtb	r2, r3
 8006896:	4908      	ldr	r1, [pc, #32]	@ (80068b8 <__NVIC_SetPriority+0x50>)
 8006898:	79fb      	ldrb	r3, [r7, #7]
 800689a:	f003 030f 	and.w	r3, r3, #15
 800689e:	3b04      	subs	r3, #4
 80068a0:	0112      	lsls	r2, r2, #4
 80068a2:	b2d2      	uxtb	r2, r2
 80068a4:	440b      	add	r3, r1
 80068a6:	761a      	strb	r2, [r3, #24]
 80068a8:	bf00      	nop
 80068aa:	370c      	adds	r7, #12
 80068ac:	46bd      	mov	sp, r7
 80068ae:	bc80      	pop	{r7}
 80068b0:	4770      	bx	lr
 80068b2:	bf00      	nop
 80068b4:	e000e100 	.word	0xe000e100
 80068b8:	e000ed00 	.word	0xe000ed00

080068bc <NVIC_EncodePriority>:
 80068bc:	b480      	push	{r7}
 80068be:	b089      	sub	sp, #36	@ 0x24
 80068c0:	af00      	add	r7, sp, #0
 80068c2:	60f8      	str	r0, [r7, #12]
 80068c4:	60b9      	str	r1, [r7, #8]
 80068c6:	607a      	str	r2, [r7, #4]
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	f003 0307 	and.w	r3, r3, #7
 80068ce:	61fb      	str	r3, [r7, #28]
 80068d0:	69fb      	ldr	r3, [r7, #28]
 80068d2:	f1c3 0307 	rsb	r3, r3, #7
 80068d6:	2b04      	cmp	r3, #4
 80068d8:	bf28      	it	cs
 80068da:	2304      	movcs	r3, #4
 80068dc:	61bb      	str	r3, [r7, #24]
 80068de:	69fb      	ldr	r3, [r7, #28]
 80068e0:	3304      	adds	r3, #4
 80068e2:	2b06      	cmp	r3, #6
 80068e4:	d902      	bls.n	80068ec <NVIC_EncodePriority+0x30>
 80068e6:	69fb      	ldr	r3, [r7, #28]
 80068e8:	3b03      	subs	r3, #3
 80068ea:	e000      	b.n	80068ee <NVIC_EncodePriority+0x32>
 80068ec:	2300      	movs	r3, #0
 80068ee:	617b      	str	r3, [r7, #20]
 80068f0:	f04f 32ff 	mov.w	r2, #4294967295
 80068f4:	69bb      	ldr	r3, [r7, #24]
 80068f6:	fa02 f303 	lsl.w	r3, r2, r3
 80068fa:	43da      	mvns	r2, r3
 80068fc:	68bb      	ldr	r3, [r7, #8]
 80068fe:	401a      	ands	r2, r3
 8006900:	697b      	ldr	r3, [r7, #20]
 8006902:	409a      	lsls	r2, r3
 8006904:	f04f 31ff 	mov.w	r1, #4294967295
 8006908:	697b      	ldr	r3, [r7, #20]
 800690a:	fa01 f303 	lsl.w	r3, r1, r3
 800690e:	43d9      	mvns	r1, r3
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	400b      	ands	r3, r1
 8006914:	4313      	orrs	r3, r2
 8006916:	4618      	mov	r0, r3
 8006918:	3724      	adds	r7, #36	@ 0x24
 800691a:	46bd      	mov	sp, r7
 800691c:	bc80      	pop	{r7}
 800691e:	4770      	bx	lr

08006920 <SysTick_Config>:
 8006920:	b580      	push	{r7, lr}
 8006922:	b082      	sub	sp, #8
 8006924:	af00      	add	r7, sp, #0
 8006926:	6078      	str	r0, [r7, #4]
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	3b01      	subs	r3, #1
 800692c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006930:	d301      	bcc.n	8006936 <SysTick_Config+0x16>
 8006932:	2301      	movs	r3, #1
 8006934:	e00f      	b.n	8006956 <SysTick_Config+0x36>
 8006936:	4a0a      	ldr	r2, [pc, #40]	@ (8006960 <SysTick_Config+0x40>)
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	3b01      	subs	r3, #1
 800693c:	6053      	str	r3, [r2, #4]
 800693e:	210f      	movs	r1, #15
 8006940:	f04f 30ff 	mov.w	r0, #4294967295
 8006944:	f7ff ff90 	bl	8006868 <__NVIC_SetPriority>
 8006948:	4b05      	ldr	r3, [pc, #20]	@ (8006960 <SysTick_Config+0x40>)
 800694a:	2200      	movs	r2, #0
 800694c:	609a      	str	r2, [r3, #8]
 800694e:	4b04      	ldr	r3, [pc, #16]	@ (8006960 <SysTick_Config+0x40>)
 8006950:	2207      	movs	r2, #7
 8006952:	601a      	str	r2, [r3, #0]
 8006954:	2300      	movs	r3, #0
 8006956:	4618      	mov	r0, r3
 8006958:	3708      	adds	r7, #8
 800695a:	46bd      	mov	sp, r7
 800695c:	bd80      	pop	{r7, pc}
 800695e:	bf00      	nop
 8006960:	e000e010 	.word	0xe000e010

08006964 <HAL_NVIC_SetPriorityGrouping>:
 8006964:	b580      	push	{r7, lr}
 8006966:	b082      	sub	sp, #8
 8006968:	af00      	add	r7, sp, #0
 800696a:	6078      	str	r0, [r7, #4]
 800696c:	6878      	ldr	r0, [r7, #4]
 800696e:	f7ff ff2d 	bl	80067cc <__NVIC_SetPriorityGrouping>
 8006972:	bf00      	nop
 8006974:	3708      	adds	r7, #8
 8006976:	46bd      	mov	sp, r7
 8006978:	bd80      	pop	{r7, pc}

0800697a <HAL_NVIC_SetPriority>:
 800697a:	b580      	push	{r7, lr}
 800697c:	b086      	sub	sp, #24
 800697e:	af00      	add	r7, sp, #0
 8006980:	4603      	mov	r3, r0
 8006982:	60b9      	str	r1, [r7, #8]
 8006984:	607a      	str	r2, [r7, #4]
 8006986:	73fb      	strb	r3, [r7, #15]
 8006988:	2300      	movs	r3, #0
 800698a:	617b      	str	r3, [r7, #20]
 800698c:	f7ff ff42 	bl	8006814 <__NVIC_GetPriorityGrouping>
 8006990:	6178      	str	r0, [r7, #20]
 8006992:	687a      	ldr	r2, [r7, #4]
 8006994:	68b9      	ldr	r1, [r7, #8]
 8006996:	6978      	ldr	r0, [r7, #20]
 8006998:	f7ff ff90 	bl	80068bc <NVIC_EncodePriority>
 800699c:	4602      	mov	r2, r0
 800699e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80069a2:	4611      	mov	r1, r2
 80069a4:	4618      	mov	r0, r3
 80069a6:	f7ff ff5f 	bl	8006868 <__NVIC_SetPriority>
 80069aa:	bf00      	nop
 80069ac:	3718      	adds	r7, #24
 80069ae:	46bd      	mov	sp, r7
 80069b0:	bd80      	pop	{r7, pc}

080069b2 <HAL_NVIC_EnableIRQ>:
 80069b2:	b580      	push	{r7, lr}
 80069b4:	b082      	sub	sp, #8
 80069b6:	af00      	add	r7, sp, #0
 80069b8:	4603      	mov	r3, r0
 80069ba:	71fb      	strb	r3, [r7, #7]
 80069bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80069c0:	4618      	mov	r0, r3
 80069c2:	f7ff ff35 	bl	8006830 <__NVIC_EnableIRQ>
 80069c6:	bf00      	nop
 80069c8:	3708      	adds	r7, #8
 80069ca:	46bd      	mov	sp, r7
 80069cc:	bd80      	pop	{r7, pc}

080069ce <HAL_SYSTICK_Config>:
 80069ce:	b580      	push	{r7, lr}
 80069d0:	b082      	sub	sp, #8
 80069d2:	af00      	add	r7, sp, #0
 80069d4:	6078      	str	r0, [r7, #4]
 80069d6:	6878      	ldr	r0, [r7, #4]
 80069d8:	f7ff ffa2 	bl	8006920 <SysTick_Config>
 80069dc:	4603      	mov	r3, r0
 80069de:	4618      	mov	r0, r3
 80069e0:	3708      	adds	r7, #8
 80069e2:	46bd      	mov	sp, r7
 80069e4:	bd80      	pop	{r7, pc}

080069e6 <HAL_DMA_Abort>:
 80069e6:	b480      	push	{r7}
 80069e8:	b085      	sub	sp, #20
 80069ea:	af00      	add	r7, sp, #0
 80069ec:	6078      	str	r0, [r7, #4]
 80069ee:	2300      	movs	r3, #0
 80069f0:	73fb      	strb	r3, [r7, #15]
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80069f8:	b2db      	uxtb	r3, r3
 80069fa:	2b02      	cmp	r3, #2
 80069fc:	d008      	beq.n	8006a10 <HAL_DMA_Abort+0x2a>
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	2204      	movs	r2, #4
 8006a02:	639a      	str	r2, [r3, #56]	@ 0x38
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	2200      	movs	r2, #0
 8006a08:	f883 2020 	strb.w	r2, [r3, #32]
 8006a0c:	2301      	movs	r3, #1
 8006a0e:	e020      	b.n	8006a52 <HAL_DMA_Abort+0x6c>
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	681a      	ldr	r2, [r3, #0]
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	f022 020e 	bic.w	r2, r2, #14
 8006a1e:	601a      	str	r2, [r3, #0]
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	681a      	ldr	r2, [r3, #0]
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	f022 0201 	bic.w	r2, r2, #1
 8006a2e:	601a      	str	r2, [r3, #0]
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006a38:	2101      	movs	r1, #1
 8006a3a:	fa01 f202 	lsl.w	r2, r1, r2
 8006a3e:	605a      	str	r2, [r3, #4]
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	2201      	movs	r2, #1
 8006a44:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	2200      	movs	r2, #0
 8006a4c:	f883 2020 	strb.w	r2, [r3, #32]
 8006a50:	7bfb      	ldrb	r3, [r7, #15]
 8006a52:	4618      	mov	r0, r3
 8006a54:	3714      	adds	r7, #20
 8006a56:	46bd      	mov	sp, r7
 8006a58:	bc80      	pop	{r7}
 8006a5a:	4770      	bx	lr

08006a5c <HAL_DMA_Abort_IT>:
 8006a5c:	b580      	push	{r7, lr}
 8006a5e:	b084      	sub	sp, #16
 8006a60:	af00      	add	r7, sp, #0
 8006a62:	6078      	str	r0, [r7, #4]
 8006a64:	2300      	movs	r3, #0
 8006a66:	73fb      	strb	r3, [r7, #15]
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8006a6e:	b2db      	uxtb	r3, r3
 8006a70:	2b02      	cmp	r3, #2
 8006a72:	d005      	beq.n	8006a80 <HAL_DMA_Abort_IT+0x24>
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	2204      	movs	r2, #4
 8006a78:	639a      	str	r2, [r3, #56]	@ 0x38
 8006a7a:	2301      	movs	r3, #1
 8006a7c:	73fb      	strb	r3, [r7, #15]
 8006a7e:	e0d6      	b.n	8006c2e <HAL_DMA_Abort_IT+0x1d2>
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	681a      	ldr	r2, [r3, #0]
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	f022 020e 	bic.w	r2, r2, #14
 8006a8e:	601a      	str	r2, [r3, #0]
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	681a      	ldr	r2, [r3, #0]
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	f022 0201 	bic.w	r2, r2, #1
 8006a9e:	601a      	str	r2, [r3, #0]
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	461a      	mov	r2, r3
 8006aa6:	4b64      	ldr	r3, [pc, #400]	@ (8006c38 <HAL_DMA_Abort_IT+0x1dc>)
 8006aa8:	429a      	cmp	r2, r3
 8006aaa:	d958      	bls.n	8006b5e <HAL_DMA_Abort_IT+0x102>
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	4a62      	ldr	r2, [pc, #392]	@ (8006c3c <HAL_DMA_Abort_IT+0x1e0>)
 8006ab2:	4293      	cmp	r3, r2
 8006ab4:	d04f      	beq.n	8006b56 <HAL_DMA_Abort_IT+0xfa>
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	4a61      	ldr	r2, [pc, #388]	@ (8006c40 <HAL_DMA_Abort_IT+0x1e4>)
 8006abc:	4293      	cmp	r3, r2
 8006abe:	d048      	beq.n	8006b52 <HAL_DMA_Abort_IT+0xf6>
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	4a5f      	ldr	r2, [pc, #380]	@ (8006c44 <HAL_DMA_Abort_IT+0x1e8>)
 8006ac6:	4293      	cmp	r3, r2
 8006ac8:	d040      	beq.n	8006b4c <HAL_DMA_Abort_IT+0xf0>
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	4a5e      	ldr	r2, [pc, #376]	@ (8006c48 <HAL_DMA_Abort_IT+0x1ec>)
 8006ad0:	4293      	cmp	r3, r2
 8006ad2:	d038      	beq.n	8006b46 <HAL_DMA_Abort_IT+0xea>
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	4a5c      	ldr	r2, [pc, #368]	@ (8006c4c <HAL_DMA_Abort_IT+0x1f0>)
 8006ada:	4293      	cmp	r3, r2
 8006adc:	d030      	beq.n	8006b40 <HAL_DMA_Abort_IT+0xe4>
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	4a5b      	ldr	r2, [pc, #364]	@ (8006c50 <HAL_DMA_Abort_IT+0x1f4>)
 8006ae4:	4293      	cmp	r3, r2
 8006ae6:	d028      	beq.n	8006b3a <HAL_DMA_Abort_IT+0xde>
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	4a52      	ldr	r2, [pc, #328]	@ (8006c38 <HAL_DMA_Abort_IT+0x1dc>)
 8006aee:	4293      	cmp	r3, r2
 8006af0:	d020      	beq.n	8006b34 <HAL_DMA_Abort_IT+0xd8>
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	4a57      	ldr	r2, [pc, #348]	@ (8006c54 <HAL_DMA_Abort_IT+0x1f8>)
 8006af8:	4293      	cmp	r3, r2
 8006afa:	d019      	beq.n	8006b30 <HAL_DMA_Abort_IT+0xd4>
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	4a55      	ldr	r2, [pc, #340]	@ (8006c58 <HAL_DMA_Abort_IT+0x1fc>)
 8006b02:	4293      	cmp	r3, r2
 8006b04:	d012      	beq.n	8006b2c <HAL_DMA_Abort_IT+0xd0>
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	4a54      	ldr	r2, [pc, #336]	@ (8006c5c <HAL_DMA_Abort_IT+0x200>)
 8006b0c:	4293      	cmp	r3, r2
 8006b0e:	d00a      	beq.n	8006b26 <HAL_DMA_Abort_IT+0xca>
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	4a52      	ldr	r2, [pc, #328]	@ (8006c60 <HAL_DMA_Abort_IT+0x204>)
 8006b16:	4293      	cmp	r3, r2
 8006b18:	d102      	bne.n	8006b20 <HAL_DMA_Abort_IT+0xc4>
 8006b1a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006b1e:	e01b      	b.n	8006b58 <HAL_DMA_Abort_IT+0xfc>
 8006b20:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8006b24:	e018      	b.n	8006b58 <HAL_DMA_Abort_IT+0xfc>
 8006b26:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8006b2a:	e015      	b.n	8006b58 <HAL_DMA_Abort_IT+0xfc>
 8006b2c:	2310      	movs	r3, #16
 8006b2e:	e013      	b.n	8006b58 <HAL_DMA_Abort_IT+0xfc>
 8006b30:	2301      	movs	r3, #1
 8006b32:	e011      	b.n	8006b58 <HAL_DMA_Abort_IT+0xfc>
 8006b34:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006b38:	e00e      	b.n	8006b58 <HAL_DMA_Abort_IT+0xfc>
 8006b3a:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8006b3e:	e00b      	b.n	8006b58 <HAL_DMA_Abort_IT+0xfc>
 8006b40:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8006b44:	e008      	b.n	8006b58 <HAL_DMA_Abort_IT+0xfc>
 8006b46:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006b4a:	e005      	b.n	8006b58 <HAL_DMA_Abort_IT+0xfc>
 8006b4c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8006b50:	e002      	b.n	8006b58 <HAL_DMA_Abort_IT+0xfc>
 8006b52:	2310      	movs	r3, #16
 8006b54:	e000      	b.n	8006b58 <HAL_DMA_Abort_IT+0xfc>
 8006b56:	2301      	movs	r3, #1
 8006b58:	4a42      	ldr	r2, [pc, #264]	@ (8006c64 <HAL_DMA_Abort_IT+0x208>)
 8006b5a:	6053      	str	r3, [r2, #4]
 8006b5c:	e057      	b.n	8006c0e <HAL_DMA_Abort_IT+0x1b2>
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	4a36      	ldr	r2, [pc, #216]	@ (8006c3c <HAL_DMA_Abort_IT+0x1e0>)
 8006b64:	4293      	cmp	r3, r2
 8006b66:	d04f      	beq.n	8006c08 <HAL_DMA_Abort_IT+0x1ac>
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	4a34      	ldr	r2, [pc, #208]	@ (8006c40 <HAL_DMA_Abort_IT+0x1e4>)
 8006b6e:	4293      	cmp	r3, r2
 8006b70:	d048      	beq.n	8006c04 <HAL_DMA_Abort_IT+0x1a8>
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	4a33      	ldr	r2, [pc, #204]	@ (8006c44 <HAL_DMA_Abort_IT+0x1e8>)
 8006b78:	4293      	cmp	r3, r2
 8006b7a:	d040      	beq.n	8006bfe <HAL_DMA_Abort_IT+0x1a2>
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	4a31      	ldr	r2, [pc, #196]	@ (8006c48 <HAL_DMA_Abort_IT+0x1ec>)
 8006b82:	4293      	cmp	r3, r2
 8006b84:	d038      	beq.n	8006bf8 <HAL_DMA_Abort_IT+0x19c>
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	4a30      	ldr	r2, [pc, #192]	@ (8006c4c <HAL_DMA_Abort_IT+0x1f0>)
 8006b8c:	4293      	cmp	r3, r2
 8006b8e:	d030      	beq.n	8006bf2 <HAL_DMA_Abort_IT+0x196>
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	4a2e      	ldr	r2, [pc, #184]	@ (8006c50 <HAL_DMA_Abort_IT+0x1f4>)
 8006b96:	4293      	cmp	r3, r2
 8006b98:	d028      	beq.n	8006bec <HAL_DMA_Abort_IT+0x190>
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	4a26      	ldr	r2, [pc, #152]	@ (8006c38 <HAL_DMA_Abort_IT+0x1dc>)
 8006ba0:	4293      	cmp	r3, r2
 8006ba2:	d020      	beq.n	8006be6 <HAL_DMA_Abort_IT+0x18a>
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	4a2a      	ldr	r2, [pc, #168]	@ (8006c54 <HAL_DMA_Abort_IT+0x1f8>)
 8006baa:	4293      	cmp	r3, r2
 8006bac:	d019      	beq.n	8006be2 <HAL_DMA_Abort_IT+0x186>
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	4a29      	ldr	r2, [pc, #164]	@ (8006c58 <HAL_DMA_Abort_IT+0x1fc>)
 8006bb4:	4293      	cmp	r3, r2
 8006bb6:	d012      	beq.n	8006bde <HAL_DMA_Abort_IT+0x182>
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	4a27      	ldr	r2, [pc, #156]	@ (8006c5c <HAL_DMA_Abort_IT+0x200>)
 8006bbe:	4293      	cmp	r3, r2
 8006bc0:	d00a      	beq.n	8006bd8 <HAL_DMA_Abort_IT+0x17c>
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	4a26      	ldr	r2, [pc, #152]	@ (8006c60 <HAL_DMA_Abort_IT+0x204>)
 8006bc8:	4293      	cmp	r3, r2
 8006bca:	d102      	bne.n	8006bd2 <HAL_DMA_Abort_IT+0x176>
 8006bcc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006bd0:	e01b      	b.n	8006c0a <HAL_DMA_Abort_IT+0x1ae>
 8006bd2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8006bd6:	e018      	b.n	8006c0a <HAL_DMA_Abort_IT+0x1ae>
 8006bd8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8006bdc:	e015      	b.n	8006c0a <HAL_DMA_Abort_IT+0x1ae>
 8006bde:	2310      	movs	r3, #16
 8006be0:	e013      	b.n	8006c0a <HAL_DMA_Abort_IT+0x1ae>
 8006be2:	2301      	movs	r3, #1
 8006be4:	e011      	b.n	8006c0a <HAL_DMA_Abort_IT+0x1ae>
 8006be6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006bea:	e00e      	b.n	8006c0a <HAL_DMA_Abort_IT+0x1ae>
 8006bec:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8006bf0:	e00b      	b.n	8006c0a <HAL_DMA_Abort_IT+0x1ae>
 8006bf2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8006bf6:	e008      	b.n	8006c0a <HAL_DMA_Abort_IT+0x1ae>
 8006bf8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006bfc:	e005      	b.n	8006c0a <HAL_DMA_Abort_IT+0x1ae>
 8006bfe:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8006c02:	e002      	b.n	8006c0a <HAL_DMA_Abort_IT+0x1ae>
 8006c04:	2310      	movs	r3, #16
 8006c06:	e000      	b.n	8006c0a <HAL_DMA_Abort_IT+0x1ae>
 8006c08:	2301      	movs	r3, #1
 8006c0a:	4a17      	ldr	r2, [pc, #92]	@ (8006c68 <HAL_DMA_Abort_IT+0x20c>)
 8006c0c:	6053      	str	r3, [r2, #4]
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	2201      	movs	r2, #1
 8006c12:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	2200      	movs	r2, #0
 8006c1a:	f883 2020 	strb.w	r2, [r3, #32]
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	d003      	beq.n	8006c2e <HAL_DMA_Abort_IT+0x1d2>
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006c2a:	6878      	ldr	r0, [r7, #4]
 8006c2c:	4798      	blx	r3
 8006c2e:	7bfb      	ldrb	r3, [r7, #15]
 8006c30:	4618      	mov	r0, r3
 8006c32:	3710      	adds	r7, #16
 8006c34:	46bd      	mov	sp, r7
 8006c36:	bd80      	pop	{r7, pc}
 8006c38:	40020080 	.word	0x40020080
 8006c3c:	40020008 	.word	0x40020008
 8006c40:	4002001c 	.word	0x4002001c
 8006c44:	40020030 	.word	0x40020030
 8006c48:	40020044 	.word	0x40020044
 8006c4c:	40020058 	.word	0x40020058
 8006c50:	4002006c 	.word	0x4002006c
 8006c54:	40020408 	.word	0x40020408
 8006c58:	4002041c 	.word	0x4002041c
 8006c5c:	40020430 	.word	0x40020430
 8006c60:	40020444 	.word	0x40020444
 8006c64:	40020400 	.word	0x40020400
 8006c68:	40020000 	.word	0x40020000

08006c6c <HAL_GPIO_Init>:
 8006c6c:	b480      	push	{r7}
 8006c6e:	b08b      	sub	sp, #44	@ 0x2c
 8006c70:	af00      	add	r7, sp, #0
 8006c72:	6078      	str	r0, [r7, #4]
 8006c74:	6039      	str	r1, [r7, #0]
 8006c76:	2300      	movs	r3, #0
 8006c78:	627b      	str	r3, [r7, #36]	@ 0x24
 8006c7a:	2300      	movs	r3, #0
 8006c7c:	623b      	str	r3, [r7, #32]
 8006c7e:	e179      	b.n	8006f74 <HAL_GPIO_Init+0x308>
 8006c80:	2201      	movs	r2, #1
 8006c82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c84:	fa02 f303 	lsl.w	r3, r2, r3
 8006c88:	61fb      	str	r3, [r7, #28]
 8006c8a:	683b      	ldr	r3, [r7, #0]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	69fa      	ldr	r2, [r7, #28]
 8006c90:	4013      	ands	r3, r2
 8006c92:	61bb      	str	r3, [r7, #24]
 8006c94:	69ba      	ldr	r2, [r7, #24]
 8006c96:	69fb      	ldr	r3, [r7, #28]
 8006c98:	429a      	cmp	r2, r3
 8006c9a:	f040 8168 	bne.w	8006f6e <HAL_GPIO_Init+0x302>
 8006c9e:	683b      	ldr	r3, [r7, #0]
 8006ca0:	685b      	ldr	r3, [r3, #4]
 8006ca2:	4a96      	ldr	r2, [pc, #600]	@ (8006efc <HAL_GPIO_Init+0x290>)
 8006ca4:	4293      	cmp	r3, r2
 8006ca6:	d05e      	beq.n	8006d66 <HAL_GPIO_Init+0xfa>
 8006ca8:	4a94      	ldr	r2, [pc, #592]	@ (8006efc <HAL_GPIO_Init+0x290>)
 8006caa:	4293      	cmp	r3, r2
 8006cac:	d875      	bhi.n	8006d9a <HAL_GPIO_Init+0x12e>
 8006cae:	4a94      	ldr	r2, [pc, #592]	@ (8006f00 <HAL_GPIO_Init+0x294>)
 8006cb0:	4293      	cmp	r3, r2
 8006cb2:	d058      	beq.n	8006d66 <HAL_GPIO_Init+0xfa>
 8006cb4:	4a92      	ldr	r2, [pc, #584]	@ (8006f00 <HAL_GPIO_Init+0x294>)
 8006cb6:	4293      	cmp	r3, r2
 8006cb8:	d86f      	bhi.n	8006d9a <HAL_GPIO_Init+0x12e>
 8006cba:	4a92      	ldr	r2, [pc, #584]	@ (8006f04 <HAL_GPIO_Init+0x298>)
 8006cbc:	4293      	cmp	r3, r2
 8006cbe:	d052      	beq.n	8006d66 <HAL_GPIO_Init+0xfa>
 8006cc0:	4a90      	ldr	r2, [pc, #576]	@ (8006f04 <HAL_GPIO_Init+0x298>)
 8006cc2:	4293      	cmp	r3, r2
 8006cc4:	d869      	bhi.n	8006d9a <HAL_GPIO_Init+0x12e>
 8006cc6:	4a90      	ldr	r2, [pc, #576]	@ (8006f08 <HAL_GPIO_Init+0x29c>)
 8006cc8:	4293      	cmp	r3, r2
 8006cca:	d04c      	beq.n	8006d66 <HAL_GPIO_Init+0xfa>
 8006ccc:	4a8e      	ldr	r2, [pc, #568]	@ (8006f08 <HAL_GPIO_Init+0x29c>)
 8006cce:	4293      	cmp	r3, r2
 8006cd0:	d863      	bhi.n	8006d9a <HAL_GPIO_Init+0x12e>
 8006cd2:	4a8e      	ldr	r2, [pc, #568]	@ (8006f0c <HAL_GPIO_Init+0x2a0>)
 8006cd4:	4293      	cmp	r3, r2
 8006cd6:	d046      	beq.n	8006d66 <HAL_GPIO_Init+0xfa>
 8006cd8:	4a8c      	ldr	r2, [pc, #560]	@ (8006f0c <HAL_GPIO_Init+0x2a0>)
 8006cda:	4293      	cmp	r3, r2
 8006cdc:	d85d      	bhi.n	8006d9a <HAL_GPIO_Init+0x12e>
 8006cde:	2b12      	cmp	r3, #18
 8006ce0:	d82a      	bhi.n	8006d38 <HAL_GPIO_Init+0xcc>
 8006ce2:	2b12      	cmp	r3, #18
 8006ce4:	d859      	bhi.n	8006d9a <HAL_GPIO_Init+0x12e>
 8006ce6:	a201      	add	r2, pc, #4	@ (adr r2, 8006cec <HAL_GPIO_Init+0x80>)
 8006ce8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006cec:	08006d67 	.word	0x08006d67
 8006cf0:	08006d41 	.word	0x08006d41
 8006cf4:	08006d53 	.word	0x08006d53
 8006cf8:	08006d95 	.word	0x08006d95
 8006cfc:	08006d9b 	.word	0x08006d9b
 8006d00:	08006d9b 	.word	0x08006d9b
 8006d04:	08006d9b 	.word	0x08006d9b
 8006d08:	08006d9b 	.word	0x08006d9b
 8006d0c:	08006d9b 	.word	0x08006d9b
 8006d10:	08006d9b 	.word	0x08006d9b
 8006d14:	08006d9b 	.word	0x08006d9b
 8006d18:	08006d9b 	.word	0x08006d9b
 8006d1c:	08006d9b 	.word	0x08006d9b
 8006d20:	08006d9b 	.word	0x08006d9b
 8006d24:	08006d9b 	.word	0x08006d9b
 8006d28:	08006d9b 	.word	0x08006d9b
 8006d2c:	08006d9b 	.word	0x08006d9b
 8006d30:	08006d49 	.word	0x08006d49
 8006d34:	08006d5d 	.word	0x08006d5d
 8006d38:	4a75      	ldr	r2, [pc, #468]	@ (8006f10 <HAL_GPIO_Init+0x2a4>)
 8006d3a:	4293      	cmp	r3, r2
 8006d3c:	d013      	beq.n	8006d66 <HAL_GPIO_Init+0xfa>
 8006d3e:	e02c      	b.n	8006d9a <HAL_GPIO_Init+0x12e>
 8006d40:	683b      	ldr	r3, [r7, #0]
 8006d42:	68db      	ldr	r3, [r3, #12]
 8006d44:	623b      	str	r3, [r7, #32]
 8006d46:	e029      	b.n	8006d9c <HAL_GPIO_Init+0x130>
 8006d48:	683b      	ldr	r3, [r7, #0]
 8006d4a:	68db      	ldr	r3, [r3, #12]
 8006d4c:	3304      	adds	r3, #4
 8006d4e:	623b      	str	r3, [r7, #32]
 8006d50:	e024      	b.n	8006d9c <HAL_GPIO_Init+0x130>
 8006d52:	683b      	ldr	r3, [r7, #0]
 8006d54:	68db      	ldr	r3, [r3, #12]
 8006d56:	3308      	adds	r3, #8
 8006d58:	623b      	str	r3, [r7, #32]
 8006d5a:	e01f      	b.n	8006d9c <HAL_GPIO_Init+0x130>
 8006d5c:	683b      	ldr	r3, [r7, #0]
 8006d5e:	68db      	ldr	r3, [r3, #12]
 8006d60:	330c      	adds	r3, #12
 8006d62:	623b      	str	r3, [r7, #32]
 8006d64:	e01a      	b.n	8006d9c <HAL_GPIO_Init+0x130>
 8006d66:	683b      	ldr	r3, [r7, #0]
 8006d68:	689b      	ldr	r3, [r3, #8]
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	d102      	bne.n	8006d74 <HAL_GPIO_Init+0x108>
 8006d6e:	2304      	movs	r3, #4
 8006d70:	623b      	str	r3, [r7, #32]
 8006d72:	e013      	b.n	8006d9c <HAL_GPIO_Init+0x130>
 8006d74:	683b      	ldr	r3, [r7, #0]
 8006d76:	689b      	ldr	r3, [r3, #8]
 8006d78:	2b01      	cmp	r3, #1
 8006d7a:	d105      	bne.n	8006d88 <HAL_GPIO_Init+0x11c>
 8006d7c:	2308      	movs	r3, #8
 8006d7e:	623b      	str	r3, [r7, #32]
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	69fa      	ldr	r2, [r7, #28]
 8006d84:	611a      	str	r2, [r3, #16]
 8006d86:	e009      	b.n	8006d9c <HAL_GPIO_Init+0x130>
 8006d88:	2308      	movs	r3, #8
 8006d8a:	623b      	str	r3, [r7, #32]
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	69fa      	ldr	r2, [r7, #28]
 8006d90:	615a      	str	r2, [r3, #20]
 8006d92:	e003      	b.n	8006d9c <HAL_GPIO_Init+0x130>
 8006d94:	2300      	movs	r3, #0
 8006d96:	623b      	str	r3, [r7, #32]
 8006d98:	e000      	b.n	8006d9c <HAL_GPIO_Init+0x130>
 8006d9a:	bf00      	nop
 8006d9c:	69bb      	ldr	r3, [r7, #24]
 8006d9e:	2bff      	cmp	r3, #255	@ 0xff
 8006da0:	d801      	bhi.n	8006da6 <HAL_GPIO_Init+0x13a>
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	e001      	b.n	8006daa <HAL_GPIO_Init+0x13e>
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	3304      	adds	r3, #4
 8006daa:	617b      	str	r3, [r7, #20]
 8006dac:	69bb      	ldr	r3, [r7, #24]
 8006dae:	2bff      	cmp	r3, #255	@ 0xff
 8006db0:	d802      	bhi.n	8006db8 <HAL_GPIO_Init+0x14c>
 8006db2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006db4:	009b      	lsls	r3, r3, #2
 8006db6:	e002      	b.n	8006dbe <HAL_GPIO_Init+0x152>
 8006db8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006dba:	3b08      	subs	r3, #8
 8006dbc:	009b      	lsls	r3, r3, #2
 8006dbe:	613b      	str	r3, [r7, #16]
 8006dc0:	697b      	ldr	r3, [r7, #20]
 8006dc2:	681a      	ldr	r2, [r3, #0]
 8006dc4:	210f      	movs	r1, #15
 8006dc6:	693b      	ldr	r3, [r7, #16]
 8006dc8:	fa01 f303 	lsl.w	r3, r1, r3
 8006dcc:	43db      	mvns	r3, r3
 8006dce:	401a      	ands	r2, r3
 8006dd0:	6a39      	ldr	r1, [r7, #32]
 8006dd2:	693b      	ldr	r3, [r7, #16]
 8006dd4:	fa01 f303 	lsl.w	r3, r1, r3
 8006dd8:	431a      	orrs	r2, r3
 8006dda:	697b      	ldr	r3, [r7, #20]
 8006ddc:	601a      	str	r2, [r3, #0]
 8006dde:	683b      	ldr	r3, [r7, #0]
 8006de0:	685b      	ldr	r3, [r3, #4]
 8006de2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006de6:	2b00      	cmp	r3, #0
 8006de8:	f000 80c1 	beq.w	8006f6e <HAL_GPIO_Init+0x302>
 8006dec:	4b49      	ldr	r3, [pc, #292]	@ (8006f14 <HAL_GPIO_Init+0x2a8>)
 8006dee:	699b      	ldr	r3, [r3, #24]
 8006df0:	4a48      	ldr	r2, [pc, #288]	@ (8006f14 <HAL_GPIO_Init+0x2a8>)
 8006df2:	f043 0301 	orr.w	r3, r3, #1
 8006df6:	6193      	str	r3, [r2, #24]
 8006df8:	4b46      	ldr	r3, [pc, #280]	@ (8006f14 <HAL_GPIO_Init+0x2a8>)
 8006dfa:	699b      	ldr	r3, [r3, #24]
 8006dfc:	f003 0301 	and.w	r3, r3, #1
 8006e00:	60bb      	str	r3, [r7, #8]
 8006e02:	68bb      	ldr	r3, [r7, #8]
 8006e04:	4a44      	ldr	r2, [pc, #272]	@ (8006f18 <HAL_GPIO_Init+0x2ac>)
 8006e06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e08:	089b      	lsrs	r3, r3, #2
 8006e0a:	3302      	adds	r3, #2
 8006e0c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006e10:	60fb      	str	r3, [r7, #12]
 8006e12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e14:	f003 0303 	and.w	r3, r3, #3
 8006e18:	009b      	lsls	r3, r3, #2
 8006e1a:	220f      	movs	r2, #15
 8006e1c:	fa02 f303 	lsl.w	r3, r2, r3
 8006e20:	43db      	mvns	r3, r3
 8006e22:	68fa      	ldr	r2, [r7, #12]
 8006e24:	4013      	ands	r3, r2
 8006e26:	60fb      	str	r3, [r7, #12]
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	4a3c      	ldr	r2, [pc, #240]	@ (8006f1c <HAL_GPIO_Init+0x2b0>)
 8006e2c:	4293      	cmp	r3, r2
 8006e2e:	d01f      	beq.n	8006e70 <HAL_GPIO_Init+0x204>
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	4a3b      	ldr	r2, [pc, #236]	@ (8006f20 <HAL_GPIO_Init+0x2b4>)
 8006e34:	4293      	cmp	r3, r2
 8006e36:	d019      	beq.n	8006e6c <HAL_GPIO_Init+0x200>
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	4a3a      	ldr	r2, [pc, #232]	@ (8006f24 <HAL_GPIO_Init+0x2b8>)
 8006e3c:	4293      	cmp	r3, r2
 8006e3e:	d013      	beq.n	8006e68 <HAL_GPIO_Init+0x1fc>
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	4a39      	ldr	r2, [pc, #228]	@ (8006f28 <HAL_GPIO_Init+0x2bc>)
 8006e44:	4293      	cmp	r3, r2
 8006e46:	d00d      	beq.n	8006e64 <HAL_GPIO_Init+0x1f8>
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	4a38      	ldr	r2, [pc, #224]	@ (8006f2c <HAL_GPIO_Init+0x2c0>)
 8006e4c:	4293      	cmp	r3, r2
 8006e4e:	d007      	beq.n	8006e60 <HAL_GPIO_Init+0x1f4>
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	4a37      	ldr	r2, [pc, #220]	@ (8006f30 <HAL_GPIO_Init+0x2c4>)
 8006e54:	4293      	cmp	r3, r2
 8006e56:	d101      	bne.n	8006e5c <HAL_GPIO_Init+0x1f0>
 8006e58:	2305      	movs	r3, #5
 8006e5a:	e00a      	b.n	8006e72 <HAL_GPIO_Init+0x206>
 8006e5c:	2306      	movs	r3, #6
 8006e5e:	e008      	b.n	8006e72 <HAL_GPIO_Init+0x206>
 8006e60:	2304      	movs	r3, #4
 8006e62:	e006      	b.n	8006e72 <HAL_GPIO_Init+0x206>
 8006e64:	2303      	movs	r3, #3
 8006e66:	e004      	b.n	8006e72 <HAL_GPIO_Init+0x206>
 8006e68:	2302      	movs	r3, #2
 8006e6a:	e002      	b.n	8006e72 <HAL_GPIO_Init+0x206>
 8006e6c:	2301      	movs	r3, #1
 8006e6e:	e000      	b.n	8006e72 <HAL_GPIO_Init+0x206>
 8006e70:	2300      	movs	r3, #0
 8006e72:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006e74:	f002 0203 	and.w	r2, r2, #3
 8006e78:	0092      	lsls	r2, r2, #2
 8006e7a:	4093      	lsls	r3, r2
 8006e7c:	68fa      	ldr	r2, [r7, #12]
 8006e7e:	4313      	orrs	r3, r2
 8006e80:	60fb      	str	r3, [r7, #12]
 8006e82:	4925      	ldr	r1, [pc, #148]	@ (8006f18 <HAL_GPIO_Init+0x2ac>)
 8006e84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e86:	089b      	lsrs	r3, r3, #2
 8006e88:	3302      	adds	r3, #2
 8006e8a:	68fa      	ldr	r2, [r7, #12]
 8006e8c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8006e90:	683b      	ldr	r3, [r7, #0]
 8006e92:	685b      	ldr	r3, [r3, #4]
 8006e94:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	d006      	beq.n	8006eaa <HAL_GPIO_Init+0x23e>
 8006e9c:	4b25      	ldr	r3, [pc, #148]	@ (8006f34 <HAL_GPIO_Init+0x2c8>)
 8006e9e:	689a      	ldr	r2, [r3, #8]
 8006ea0:	4924      	ldr	r1, [pc, #144]	@ (8006f34 <HAL_GPIO_Init+0x2c8>)
 8006ea2:	69bb      	ldr	r3, [r7, #24]
 8006ea4:	4313      	orrs	r3, r2
 8006ea6:	608b      	str	r3, [r1, #8]
 8006ea8:	e006      	b.n	8006eb8 <HAL_GPIO_Init+0x24c>
 8006eaa:	4b22      	ldr	r3, [pc, #136]	@ (8006f34 <HAL_GPIO_Init+0x2c8>)
 8006eac:	689a      	ldr	r2, [r3, #8]
 8006eae:	69bb      	ldr	r3, [r7, #24]
 8006eb0:	43db      	mvns	r3, r3
 8006eb2:	4920      	ldr	r1, [pc, #128]	@ (8006f34 <HAL_GPIO_Init+0x2c8>)
 8006eb4:	4013      	ands	r3, r2
 8006eb6:	608b      	str	r3, [r1, #8]
 8006eb8:	683b      	ldr	r3, [r7, #0]
 8006eba:	685b      	ldr	r3, [r3, #4]
 8006ebc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006ec0:	2b00      	cmp	r3, #0
 8006ec2:	d006      	beq.n	8006ed2 <HAL_GPIO_Init+0x266>
 8006ec4:	4b1b      	ldr	r3, [pc, #108]	@ (8006f34 <HAL_GPIO_Init+0x2c8>)
 8006ec6:	68da      	ldr	r2, [r3, #12]
 8006ec8:	491a      	ldr	r1, [pc, #104]	@ (8006f34 <HAL_GPIO_Init+0x2c8>)
 8006eca:	69bb      	ldr	r3, [r7, #24]
 8006ecc:	4313      	orrs	r3, r2
 8006ece:	60cb      	str	r3, [r1, #12]
 8006ed0:	e006      	b.n	8006ee0 <HAL_GPIO_Init+0x274>
 8006ed2:	4b18      	ldr	r3, [pc, #96]	@ (8006f34 <HAL_GPIO_Init+0x2c8>)
 8006ed4:	68da      	ldr	r2, [r3, #12]
 8006ed6:	69bb      	ldr	r3, [r7, #24]
 8006ed8:	43db      	mvns	r3, r3
 8006eda:	4916      	ldr	r1, [pc, #88]	@ (8006f34 <HAL_GPIO_Init+0x2c8>)
 8006edc:	4013      	ands	r3, r2
 8006ede:	60cb      	str	r3, [r1, #12]
 8006ee0:	683b      	ldr	r3, [r7, #0]
 8006ee2:	685b      	ldr	r3, [r3, #4]
 8006ee4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006ee8:	2b00      	cmp	r3, #0
 8006eea:	d025      	beq.n	8006f38 <HAL_GPIO_Init+0x2cc>
 8006eec:	4b11      	ldr	r3, [pc, #68]	@ (8006f34 <HAL_GPIO_Init+0x2c8>)
 8006eee:	685a      	ldr	r2, [r3, #4]
 8006ef0:	4910      	ldr	r1, [pc, #64]	@ (8006f34 <HAL_GPIO_Init+0x2c8>)
 8006ef2:	69bb      	ldr	r3, [r7, #24]
 8006ef4:	4313      	orrs	r3, r2
 8006ef6:	604b      	str	r3, [r1, #4]
 8006ef8:	e025      	b.n	8006f46 <HAL_GPIO_Init+0x2da>
 8006efa:	bf00      	nop
 8006efc:	10320000 	.word	0x10320000
 8006f00:	10310000 	.word	0x10310000
 8006f04:	10220000 	.word	0x10220000
 8006f08:	10210000 	.word	0x10210000
 8006f0c:	10120000 	.word	0x10120000
 8006f10:	10110000 	.word	0x10110000
 8006f14:	40021000 	.word	0x40021000
 8006f18:	40010000 	.word	0x40010000
 8006f1c:	40010800 	.word	0x40010800
 8006f20:	40010c00 	.word	0x40010c00
 8006f24:	40011000 	.word	0x40011000
 8006f28:	40011400 	.word	0x40011400
 8006f2c:	40011800 	.word	0x40011800
 8006f30:	40011c00 	.word	0x40011c00
 8006f34:	40010400 	.word	0x40010400
 8006f38:	4b15      	ldr	r3, [pc, #84]	@ (8006f90 <HAL_GPIO_Init+0x324>)
 8006f3a:	685a      	ldr	r2, [r3, #4]
 8006f3c:	69bb      	ldr	r3, [r7, #24]
 8006f3e:	43db      	mvns	r3, r3
 8006f40:	4913      	ldr	r1, [pc, #76]	@ (8006f90 <HAL_GPIO_Init+0x324>)
 8006f42:	4013      	ands	r3, r2
 8006f44:	604b      	str	r3, [r1, #4]
 8006f46:	683b      	ldr	r3, [r7, #0]
 8006f48:	685b      	ldr	r3, [r3, #4]
 8006f4a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	d006      	beq.n	8006f60 <HAL_GPIO_Init+0x2f4>
 8006f52:	4b0f      	ldr	r3, [pc, #60]	@ (8006f90 <HAL_GPIO_Init+0x324>)
 8006f54:	681a      	ldr	r2, [r3, #0]
 8006f56:	490e      	ldr	r1, [pc, #56]	@ (8006f90 <HAL_GPIO_Init+0x324>)
 8006f58:	69bb      	ldr	r3, [r7, #24]
 8006f5a:	4313      	orrs	r3, r2
 8006f5c:	600b      	str	r3, [r1, #0]
 8006f5e:	e006      	b.n	8006f6e <HAL_GPIO_Init+0x302>
 8006f60:	4b0b      	ldr	r3, [pc, #44]	@ (8006f90 <HAL_GPIO_Init+0x324>)
 8006f62:	681a      	ldr	r2, [r3, #0]
 8006f64:	69bb      	ldr	r3, [r7, #24]
 8006f66:	43db      	mvns	r3, r3
 8006f68:	4909      	ldr	r1, [pc, #36]	@ (8006f90 <HAL_GPIO_Init+0x324>)
 8006f6a:	4013      	ands	r3, r2
 8006f6c:	600b      	str	r3, [r1, #0]
 8006f6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f70:	3301      	adds	r3, #1
 8006f72:	627b      	str	r3, [r7, #36]	@ 0x24
 8006f74:	683b      	ldr	r3, [r7, #0]
 8006f76:	681a      	ldr	r2, [r3, #0]
 8006f78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f7a:	fa22 f303 	lsr.w	r3, r2, r3
 8006f7e:	2b00      	cmp	r3, #0
 8006f80:	f47f ae7e 	bne.w	8006c80 <HAL_GPIO_Init+0x14>
 8006f84:	bf00      	nop
 8006f86:	bf00      	nop
 8006f88:	372c      	adds	r7, #44	@ 0x2c
 8006f8a:	46bd      	mov	sp, r7
 8006f8c:	bc80      	pop	{r7}
 8006f8e:	4770      	bx	lr
 8006f90:	40010400 	.word	0x40010400

08006f94 <HAL_GPIO_ReadPin>:
 8006f94:	b480      	push	{r7}
 8006f96:	b085      	sub	sp, #20
 8006f98:	af00      	add	r7, sp, #0
 8006f9a:	6078      	str	r0, [r7, #4]
 8006f9c:	460b      	mov	r3, r1
 8006f9e:	807b      	strh	r3, [r7, #2]
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	689a      	ldr	r2, [r3, #8]
 8006fa4:	887b      	ldrh	r3, [r7, #2]
 8006fa6:	4013      	ands	r3, r2
 8006fa8:	2b00      	cmp	r3, #0
 8006faa:	d002      	beq.n	8006fb2 <HAL_GPIO_ReadPin+0x1e>
 8006fac:	2301      	movs	r3, #1
 8006fae:	73fb      	strb	r3, [r7, #15]
 8006fb0:	e001      	b.n	8006fb6 <HAL_GPIO_ReadPin+0x22>
 8006fb2:	2300      	movs	r3, #0
 8006fb4:	73fb      	strb	r3, [r7, #15]
 8006fb6:	7bfb      	ldrb	r3, [r7, #15]
 8006fb8:	4618      	mov	r0, r3
 8006fba:	3714      	adds	r7, #20
 8006fbc:	46bd      	mov	sp, r7
 8006fbe:	bc80      	pop	{r7}
 8006fc0:	4770      	bx	lr

08006fc2 <HAL_GPIO_WritePin>:
 8006fc2:	b480      	push	{r7}
 8006fc4:	b083      	sub	sp, #12
 8006fc6:	af00      	add	r7, sp, #0
 8006fc8:	6078      	str	r0, [r7, #4]
 8006fca:	460b      	mov	r3, r1
 8006fcc:	807b      	strh	r3, [r7, #2]
 8006fce:	4613      	mov	r3, r2
 8006fd0:	707b      	strb	r3, [r7, #1]
 8006fd2:	787b      	ldrb	r3, [r7, #1]
 8006fd4:	2b00      	cmp	r3, #0
 8006fd6:	d003      	beq.n	8006fe0 <HAL_GPIO_WritePin+0x1e>
 8006fd8:	887a      	ldrh	r2, [r7, #2]
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	611a      	str	r2, [r3, #16]
 8006fde:	e003      	b.n	8006fe8 <HAL_GPIO_WritePin+0x26>
 8006fe0:	887b      	ldrh	r3, [r7, #2]
 8006fe2:	041a      	lsls	r2, r3, #16
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	611a      	str	r2, [r3, #16]
 8006fe8:	bf00      	nop
 8006fea:	370c      	adds	r7, #12
 8006fec:	46bd      	mov	sp, r7
 8006fee:	bc80      	pop	{r7}
 8006ff0:	4770      	bx	lr
	...

08006ff4 <HAL_GPIO_EXTI_IRQHandler>:
 8006ff4:	b580      	push	{r7, lr}
 8006ff6:	b082      	sub	sp, #8
 8006ff8:	af00      	add	r7, sp, #0
 8006ffa:	4603      	mov	r3, r0
 8006ffc:	80fb      	strh	r3, [r7, #6]
 8006ffe:	4b08      	ldr	r3, [pc, #32]	@ (8007020 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8007000:	695a      	ldr	r2, [r3, #20]
 8007002:	88fb      	ldrh	r3, [r7, #6]
 8007004:	4013      	ands	r3, r2
 8007006:	2b00      	cmp	r3, #0
 8007008:	d006      	beq.n	8007018 <HAL_GPIO_EXTI_IRQHandler+0x24>
 800700a:	4a05      	ldr	r2, [pc, #20]	@ (8007020 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800700c:	88fb      	ldrh	r3, [r7, #6]
 800700e:	6153      	str	r3, [r2, #20]
 8007010:	88fb      	ldrh	r3, [r7, #6]
 8007012:	4618      	mov	r0, r3
 8007014:	f7fe fc34 	bl	8005880 <HAL_GPIO_EXTI_Callback>
 8007018:	bf00      	nop
 800701a:	3708      	adds	r7, #8
 800701c:	46bd      	mov	sp, r7
 800701e:	bd80      	pop	{r7, pc}
 8007020:	40010400 	.word	0x40010400

08007024 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8007024:	b580      	push	{r7, lr}
 8007026:	b084      	sub	sp, #16
 8007028:	af00      	add	r7, sp, #0
 800702a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	2b00      	cmp	r3, #0
 8007030:	d101      	bne.n	8007036 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8007032:	2301      	movs	r3, #1
 8007034:	e12b      	b.n	800728e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800703c:	b2db      	uxtb	r3, r3
 800703e:	2b00      	cmp	r3, #0
 8007040:	d106      	bne.n	8007050 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	2200      	movs	r2, #0
 8007046:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800704a:	6878      	ldr	r0, [r7, #4]
 800704c:	f7fa fef0 	bl	8001e30 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	2224      	movs	r2, #36	@ 0x24
 8007054:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	681a      	ldr	r2, [r3, #0]
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	f022 0201 	bic.w	r2, r2, #1
 8007066:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	681a      	ldr	r2, [r3, #0]
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007076:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	681a      	ldr	r2, [r3, #0]
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007086:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8007088:	f001 f83c 	bl	8008104 <HAL_RCC_GetPCLK1Freq>
 800708c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	685b      	ldr	r3, [r3, #4]
 8007092:	4a81      	ldr	r2, [pc, #516]	@ (8007298 <HAL_I2C_Init+0x274>)
 8007094:	4293      	cmp	r3, r2
 8007096:	d807      	bhi.n	80070a8 <HAL_I2C_Init+0x84>
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	4a80      	ldr	r2, [pc, #512]	@ (800729c <HAL_I2C_Init+0x278>)
 800709c:	4293      	cmp	r3, r2
 800709e:	bf94      	ite	ls
 80070a0:	2301      	movls	r3, #1
 80070a2:	2300      	movhi	r3, #0
 80070a4:	b2db      	uxtb	r3, r3
 80070a6:	e006      	b.n	80070b6 <HAL_I2C_Init+0x92>
 80070a8:	68fb      	ldr	r3, [r7, #12]
 80070aa:	4a7d      	ldr	r2, [pc, #500]	@ (80072a0 <HAL_I2C_Init+0x27c>)
 80070ac:	4293      	cmp	r3, r2
 80070ae:	bf94      	ite	ls
 80070b0:	2301      	movls	r3, #1
 80070b2:	2300      	movhi	r3, #0
 80070b4:	b2db      	uxtb	r3, r3
 80070b6:	2b00      	cmp	r3, #0
 80070b8:	d001      	beq.n	80070be <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80070ba:	2301      	movs	r3, #1
 80070bc:	e0e7      	b.n	800728e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	4a78      	ldr	r2, [pc, #480]	@ (80072a4 <HAL_I2C_Init+0x280>)
 80070c2:	fba2 2303 	umull	r2, r3, r2, r3
 80070c6:	0c9b      	lsrs	r3, r3, #18
 80070c8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	685b      	ldr	r3, [r3, #4]
 80070d0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	68ba      	ldr	r2, [r7, #8]
 80070da:	430a      	orrs	r2, r1
 80070dc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	6a1b      	ldr	r3, [r3, #32]
 80070e4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	685b      	ldr	r3, [r3, #4]
 80070ec:	4a6a      	ldr	r2, [pc, #424]	@ (8007298 <HAL_I2C_Init+0x274>)
 80070ee:	4293      	cmp	r3, r2
 80070f0:	d802      	bhi.n	80070f8 <HAL_I2C_Init+0xd4>
 80070f2:	68bb      	ldr	r3, [r7, #8]
 80070f4:	3301      	adds	r3, #1
 80070f6:	e009      	b.n	800710c <HAL_I2C_Init+0xe8>
 80070f8:	68bb      	ldr	r3, [r7, #8]
 80070fa:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80070fe:	fb02 f303 	mul.w	r3, r2, r3
 8007102:	4a69      	ldr	r2, [pc, #420]	@ (80072a8 <HAL_I2C_Init+0x284>)
 8007104:	fba2 2303 	umull	r2, r3, r2, r3
 8007108:	099b      	lsrs	r3, r3, #6
 800710a:	3301      	adds	r3, #1
 800710c:	687a      	ldr	r2, [r7, #4]
 800710e:	6812      	ldr	r2, [r2, #0]
 8007110:	430b      	orrs	r3, r1
 8007112:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	69db      	ldr	r3, [r3, #28]
 800711a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800711e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	685b      	ldr	r3, [r3, #4]
 8007126:	495c      	ldr	r1, [pc, #368]	@ (8007298 <HAL_I2C_Init+0x274>)
 8007128:	428b      	cmp	r3, r1
 800712a:	d819      	bhi.n	8007160 <HAL_I2C_Init+0x13c>
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	1e59      	subs	r1, r3, #1
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	685b      	ldr	r3, [r3, #4]
 8007134:	005b      	lsls	r3, r3, #1
 8007136:	fbb1 f3f3 	udiv	r3, r1, r3
 800713a:	1c59      	adds	r1, r3, #1
 800713c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8007140:	400b      	ands	r3, r1
 8007142:	2b00      	cmp	r3, #0
 8007144:	d00a      	beq.n	800715c <HAL_I2C_Init+0x138>
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	1e59      	subs	r1, r3, #1
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	685b      	ldr	r3, [r3, #4]
 800714e:	005b      	lsls	r3, r3, #1
 8007150:	fbb1 f3f3 	udiv	r3, r1, r3
 8007154:	3301      	adds	r3, #1
 8007156:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800715a:	e051      	b.n	8007200 <HAL_I2C_Init+0x1dc>
 800715c:	2304      	movs	r3, #4
 800715e:	e04f      	b.n	8007200 <HAL_I2C_Init+0x1dc>
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	689b      	ldr	r3, [r3, #8]
 8007164:	2b00      	cmp	r3, #0
 8007166:	d111      	bne.n	800718c <HAL_I2C_Init+0x168>
 8007168:	68fb      	ldr	r3, [r7, #12]
 800716a:	1e58      	subs	r0, r3, #1
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	6859      	ldr	r1, [r3, #4]
 8007170:	460b      	mov	r3, r1
 8007172:	005b      	lsls	r3, r3, #1
 8007174:	440b      	add	r3, r1
 8007176:	fbb0 f3f3 	udiv	r3, r0, r3
 800717a:	3301      	adds	r3, #1
 800717c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007180:	2b00      	cmp	r3, #0
 8007182:	bf0c      	ite	eq
 8007184:	2301      	moveq	r3, #1
 8007186:	2300      	movne	r3, #0
 8007188:	b2db      	uxtb	r3, r3
 800718a:	e012      	b.n	80071b2 <HAL_I2C_Init+0x18e>
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	1e58      	subs	r0, r3, #1
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	6859      	ldr	r1, [r3, #4]
 8007194:	460b      	mov	r3, r1
 8007196:	009b      	lsls	r3, r3, #2
 8007198:	440b      	add	r3, r1
 800719a:	0099      	lsls	r1, r3, #2
 800719c:	440b      	add	r3, r1
 800719e:	fbb0 f3f3 	udiv	r3, r0, r3
 80071a2:	3301      	adds	r3, #1
 80071a4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	bf0c      	ite	eq
 80071ac:	2301      	moveq	r3, #1
 80071ae:	2300      	movne	r3, #0
 80071b0:	b2db      	uxtb	r3, r3
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	d001      	beq.n	80071ba <HAL_I2C_Init+0x196>
 80071b6:	2301      	movs	r3, #1
 80071b8:	e022      	b.n	8007200 <HAL_I2C_Init+0x1dc>
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	689b      	ldr	r3, [r3, #8]
 80071be:	2b00      	cmp	r3, #0
 80071c0:	d10e      	bne.n	80071e0 <HAL_I2C_Init+0x1bc>
 80071c2:	68fb      	ldr	r3, [r7, #12]
 80071c4:	1e58      	subs	r0, r3, #1
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	6859      	ldr	r1, [r3, #4]
 80071ca:	460b      	mov	r3, r1
 80071cc:	005b      	lsls	r3, r3, #1
 80071ce:	440b      	add	r3, r1
 80071d0:	fbb0 f3f3 	udiv	r3, r0, r3
 80071d4:	3301      	adds	r3, #1
 80071d6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80071da:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80071de:	e00f      	b.n	8007200 <HAL_I2C_Init+0x1dc>
 80071e0:	68fb      	ldr	r3, [r7, #12]
 80071e2:	1e58      	subs	r0, r3, #1
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	6859      	ldr	r1, [r3, #4]
 80071e8:	460b      	mov	r3, r1
 80071ea:	009b      	lsls	r3, r3, #2
 80071ec:	440b      	add	r3, r1
 80071ee:	0099      	lsls	r1, r3, #2
 80071f0:	440b      	add	r3, r1
 80071f2:	fbb0 f3f3 	udiv	r3, r0, r3
 80071f6:	3301      	adds	r3, #1
 80071f8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80071fc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007200:	6879      	ldr	r1, [r7, #4]
 8007202:	6809      	ldr	r1, [r1, #0]
 8007204:	4313      	orrs	r3, r2
 8007206:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	69da      	ldr	r2, [r3, #28]
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	6a1b      	ldr	r3, [r3, #32]
 800721a:	431a      	orrs	r2, r3
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	430a      	orrs	r2, r1
 8007222:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	689b      	ldr	r3, [r3, #8]
 800722a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800722e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8007232:	687a      	ldr	r2, [r7, #4]
 8007234:	6911      	ldr	r1, [r2, #16]
 8007236:	687a      	ldr	r2, [r7, #4]
 8007238:	68d2      	ldr	r2, [r2, #12]
 800723a:	4311      	orrs	r1, r2
 800723c:	687a      	ldr	r2, [r7, #4]
 800723e:	6812      	ldr	r2, [r2, #0]
 8007240:	430b      	orrs	r3, r1
 8007242:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	68db      	ldr	r3, [r3, #12]
 800724a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	695a      	ldr	r2, [r3, #20]
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	699b      	ldr	r3, [r3, #24]
 8007256:	431a      	orrs	r2, r3
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	430a      	orrs	r2, r1
 800725e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	681a      	ldr	r2, [r3, #0]
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	f042 0201 	orr.w	r2, r2, #1
 800726e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	2200      	movs	r2, #0
 8007274:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	2220      	movs	r2, #32
 800727a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	2200      	movs	r2, #0
 8007282:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	2200      	movs	r2, #0
 8007288:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 800728c:	2300      	movs	r3, #0
}
 800728e:	4618      	mov	r0, r3
 8007290:	3710      	adds	r7, #16
 8007292:	46bd      	mov	sp, r7
 8007294:	bd80      	pop	{r7, pc}
 8007296:	bf00      	nop
 8007298:	000186a0 	.word	0x000186a0
 800729c:	001e847f 	.word	0x001e847f
 80072a0:	003d08ff 	.word	0x003d08ff
 80072a4:	431bde83 	.word	0x431bde83
 80072a8:	10624dd3 	.word	0x10624dd3

080072ac <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80072ac:	b580      	push	{r7, lr}
 80072ae:	b088      	sub	sp, #32
 80072b0:	af02      	add	r7, sp, #8
 80072b2:	60f8      	str	r0, [r7, #12]
 80072b4:	4608      	mov	r0, r1
 80072b6:	4611      	mov	r1, r2
 80072b8:	461a      	mov	r2, r3
 80072ba:	4603      	mov	r3, r0
 80072bc:	817b      	strh	r3, [r7, #10]
 80072be:	460b      	mov	r3, r1
 80072c0:	813b      	strh	r3, [r7, #8]
 80072c2:	4613      	mov	r3, r2
 80072c4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80072c6:	f7ff fa53 	bl	8006770 <HAL_GetTick>
 80072ca:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80072d2:	b2db      	uxtb	r3, r3
 80072d4:	2b20      	cmp	r3, #32
 80072d6:	f040 80d9 	bne.w	800748c <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80072da:	697b      	ldr	r3, [r7, #20]
 80072dc:	9300      	str	r3, [sp, #0]
 80072de:	2319      	movs	r3, #25
 80072e0:	2201      	movs	r2, #1
 80072e2:	496d      	ldr	r1, [pc, #436]	@ (8007498 <HAL_I2C_Mem_Write+0x1ec>)
 80072e4:	68f8      	ldr	r0, [r7, #12]
 80072e6:	f000 fccd 	bl	8007c84 <I2C_WaitOnFlagUntilTimeout>
 80072ea:	4603      	mov	r3, r0
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	d001      	beq.n	80072f4 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80072f0:	2302      	movs	r3, #2
 80072f2:	e0cc      	b.n	800748e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80072f4:	68fb      	ldr	r3, [r7, #12]
 80072f6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80072fa:	2b01      	cmp	r3, #1
 80072fc:	d101      	bne.n	8007302 <HAL_I2C_Mem_Write+0x56>
 80072fe:	2302      	movs	r3, #2
 8007300:	e0c5      	b.n	800748e <HAL_I2C_Mem_Write+0x1e2>
 8007302:	68fb      	ldr	r3, [r7, #12]
 8007304:	2201      	movs	r2, #1
 8007306:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800730a:	68fb      	ldr	r3, [r7, #12]
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	f003 0301 	and.w	r3, r3, #1
 8007314:	2b01      	cmp	r3, #1
 8007316:	d007      	beq.n	8007328 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8007318:	68fb      	ldr	r3, [r7, #12]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	681a      	ldr	r2, [r3, #0]
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	f042 0201 	orr.w	r2, r2, #1
 8007326:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	681a      	ldr	r2, [r3, #0]
 800732e:	68fb      	ldr	r3, [r7, #12]
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007336:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8007338:	68fb      	ldr	r3, [r7, #12]
 800733a:	2221      	movs	r2, #33	@ 0x21
 800733c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	2240      	movs	r2, #64	@ 0x40
 8007344:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007348:	68fb      	ldr	r3, [r7, #12]
 800734a:	2200      	movs	r2, #0
 800734c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	6a3a      	ldr	r2, [r7, #32]
 8007352:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8007354:	68fb      	ldr	r3, [r7, #12]
 8007356:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8007358:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800735a:	68fb      	ldr	r3, [r7, #12]
 800735c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800735e:	b29a      	uxth	r2, r3
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007364:	68fb      	ldr	r3, [r7, #12]
 8007366:	4a4d      	ldr	r2, [pc, #308]	@ (800749c <HAL_I2C_Mem_Write+0x1f0>)
 8007368:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800736a:	88f8      	ldrh	r0, [r7, #6]
 800736c:	893a      	ldrh	r2, [r7, #8]
 800736e:	8979      	ldrh	r1, [r7, #10]
 8007370:	697b      	ldr	r3, [r7, #20]
 8007372:	9301      	str	r3, [sp, #4]
 8007374:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007376:	9300      	str	r3, [sp, #0]
 8007378:	4603      	mov	r3, r0
 800737a:	68f8      	ldr	r0, [r7, #12]
 800737c:	f000 fb04 	bl	8007988 <I2C_RequestMemoryWrite>
 8007380:	4603      	mov	r3, r0
 8007382:	2b00      	cmp	r3, #0
 8007384:	d052      	beq.n	800742c <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8007386:	2301      	movs	r3, #1
 8007388:	e081      	b.n	800748e <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800738a:	697a      	ldr	r2, [r7, #20]
 800738c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800738e:	68f8      	ldr	r0, [r7, #12]
 8007390:	f000 fd92 	bl	8007eb8 <I2C_WaitOnTXEFlagUntilTimeout>
 8007394:	4603      	mov	r3, r0
 8007396:	2b00      	cmp	r3, #0
 8007398:	d00d      	beq.n	80073b6 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800739a:	68fb      	ldr	r3, [r7, #12]
 800739c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800739e:	2b04      	cmp	r3, #4
 80073a0:	d107      	bne.n	80073b2 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80073a2:	68fb      	ldr	r3, [r7, #12]
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	681a      	ldr	r2, [r3, #0]
 80073a8:	68fb      	ldr	r3, [r7, #12]
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80073b0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80073b2:	2301      	movs	r3, #1
 80073b4:	e06b      	b.n	800748e <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80073b6:	68fb      	ldr	r3, [r7, #12]
 80073b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80073ba:	781a      	ldrb	r2, [r3, #0]
 80073bc:	68fb      	ldr	r3, [r7, #12]
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80073c2:	68fb      	ldr	r3, [r7, #12]
 80073c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80073c6:	1c5a      	adds	r2, r3, #1
 80073c8:	68fb      	ldr	r3, [r7, #12]
 80073ca:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 80073cc:	68fb      	ldr	r3, [r7, #12]
 80073ce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80073d0:	3b01      	subs	r3, #1
 80073d2:	b29a      	uxth	r2, r3
 80073d4:	68fb      	ldr	r3, [r7, #12]
 80073d6:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80073d8:	68fb      	ldr	r3, [r7, #12]
 80073da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80073dc:	b29b      	uxth	r3, r3
 80073de:	3b01      	subs	r3, #1
 80073e0:	b29a      	uxth	r2, r3
 80073e2:	68fb      	ldr	r3, [r7, #12]
 80073e4:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80073e6:	68fb      	ldr	r3, [r7, #12]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	695b      	ldr	r3, [r3, #20]
 80073ec:	f003 0304 	and.w	r3, r3, #4
 80073f0:	2b04      	cmp	r3, #4
 80073f2:	d11b      	bne.n	800742c <HAL_I2C_Mem_Write+0x180>
 80073f4:	68fb      	ldr	r3, [r7, #12]
 80073f6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80073f8:	2b00      	cmp	r3, #0
 80073fa:	d017      	beq.n	800742c <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80073fc:	68fb      	ldr	r3, [r7, #12]
 80073fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007400:	781a      	ldrb	r2, [r3, #0]
 8007402:	68fb      	ldr	r3, [r7, #12]
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800740c:	1c5a      	adds	r2, r3, #1
 800740e:	68fb      	ldr	r3, [r7, #12]
 8007410:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8007412:	68fb      	ldr	r3, [r7, #12]
 8007414:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007416:	3b01      	subs	r3, #1
 8007418:	b29a      	uxth	r2, r3
 800741a:	68fb      	ldr	r3, [r7, #12]
 800741c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800741e:	68fb      	ldr	r3, [r7, #12]
 8007420:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007422:	b29b      	uxth	r3, r3
 8007424:	3b01      	subs	r3, #1
 8007426:	b29a      	uxth	r2, r3
 8007428:	68fb      	ldr	r3, [r7, #12]
 800742a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 800742c:	68fb      	ldr	r3, [r7, #12]
 800742e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007430:	2b00      	cmp	r3, #0
 8007432:	d1aa      	bne.n	800738a <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007434:	697a      	ldr	r2, [r7, #20]
 8007436:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007438:	68f8      	ldr	r0, [r7, #12]
 800743a:	f000 fd85 	bl	8007f48 <I2C_WaitOnBTFFlagUntilTimeout>
 800743e:	4603      	mov	r3, r0
 8007440:	2b00      	cmp	r3, #0
 8007442:	d00d      	beq.n	8007460 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007444:	68fb      	ldr	r3, [r7, #12]
 8007446:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007448:	2b04      	cmp	r3, #4
 800744a:	d107      	bne.n	800745c <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800744c:	68fb      	ldr	r3, [r7, #12]
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	681a      	ldr	r2, [r3, #0]
 8007452:	68fb      	ldr	r3, [r7, #12]
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800745a:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800745c:	2301      	movs	r3, #1
 800745e:	e016      	b.n	800748e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007460:	68fb      	ldr	r3, [r7, #12]
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	681a      	ldr	r2, [r3, #0]
 8007466:	68fb      	ldr	r3, [r7, #12]
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800746e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007470:	68fb      	ldr	r3, [r7, #12]
 8007472:	2220      	movs	r2, #32
 8007474:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	2200      	movs	r2, #0
 800747c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	2200      	movs	r2, #0
 8007484:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8007488:	2300      	movs	r3, #0
 800748a:	e000      	b.n	800748e <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 800748c:	2302      	movs	r3, #2
  }
}
 800748e:	4618      	mov	r0, r3
 8007490:	3718      	adds	r7, #24
 8007492:	46bd      	mov	sp, r7
 8007494:	bd80      	pop	{r7, pc}
 8007496:	bf00      	nop
 8007498:	00100002 	.word	0x00100002
 800749c:	ffff0000 	.word	0xffff0000

080074a0 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80074a0:	b580      	push	{r7, lr}
 80074a2:	b08c      	sub	sp, #48	@ 0x30
 80074a4:	af02      	add	r7, sp, #8
 80074a6:	60f8      	str	r0, [r7, #12]
 80074a8:	4608      	mov	r0, r1
 80074aa:	4611      	mov	r1, r2
 80074ac:	461a      	mov	r2, r3
 80074ae:	4603      	mov	r3, r0
 80074b0:	817b      	strh	r3, [r7, #10]
 80074b2:	460b      	mov	r3, r1
 80074b4:	813b      	strh	r3, [r7, #8]
 80074b6:	4613      	mov	r3, r2
 80074b8:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 80074ba:	2300      	movs	r3, #0
 80074bc:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80074be:	f7ff f957 	bl	8006770 <HAL_GetTick>
 80074c2:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80074c4:	68fb      	ldr	r3, [r7, #12]
 80074c6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80074ca:	b2db      	uxtb	r3, r3
 80074cc:	2b20      	cmp	r3, #32
 80074ce:	f040 8250 	bne.w	8007972 <HAL_I2C_Mem_Read+0x4d2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80074d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074d4:	9300      	str	r3, [sp, #0]
 80074d6:	2319      	movs	r3, #25
 80074d8:	2201      	movs	r2, #1
 80074da:	4982      	ldr	r1, [pc, #520]	@ (80076e4 <HAL_I2C_Mem_Read+0x244>)
 80074dc:	68f8      	ldr	r0, [r7, #12]
 80074de:	f000 fbd1 	bl	8007c84 <I2C_WaitOnFlagUntilTimeout>
 80074e2:	4603      	mov	r3, r0
 80074e4:	2b00      	cmp	r3, #0
 80074e6:	d001      	beq.n	80074ec <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 80074e8:	2302      	movs	r3, #2
 80074ea:	e243      	b.n	8007974 <HAL_I2C_Mem_Read+0x4d4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80074ec:	68fb      	ldr	r3, [r7, #12]
 80074ee:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80074f2:	2b01      	cmp	r3, #1
 80074f4:	d101      	bne.n	80074fa <HAL_I2C_Mem_Read+0x5a>
 80074f6:	2302      	movs	r3, #2
 80074f8:	e23c      	b.n	8007974 <HAL_I2C_Mem_Read+0x4d4>
 80074fa:	68fb      	ldr	r3, [r7, #12]
 80074fc:	2201      	movs	r2, #1
 80074fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8007502:	68fb      	ldr	r3, [r7, #12]
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	f003 0301 	and.w	r3, r3, #1
 800750c:	2b01      	cmp	r3, #1
 800750e:	d007      	beq.n	8007520 <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	681a      	ldr	r2, [r3, #0]
 8007516:	68fb      	ldr	r3, [r7, #12]
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	f042 0201 	orr.w	r2, r2, #1
 800751e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	681a      	ldr	r2, [r3, #0]
 8007526:	68fb      	ldr	r3, [r7, #12]
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800752e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8007530:	68fb      	ldr	r3, [r7, #12]
 8007532:	2222      	movs	r2, #34	@ 0x22
 8007534:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	2240      	movs	r2, #64	@ 0x40
 800753c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007540:	68fb      	ldr	r3, [r7, #12]
 8007542:	2200      	movs	r2, #0
 8007544:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8007546:	68fb      	ldr	r3, [r7, #12]
 8007548:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800754a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8007550:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007556:	b29a      	uxth	r2, r3
 8007558:	68fb      	ldr	r3, [r7, #12]
 800755a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	4a62      	ldr	r2, [pc, #392]	@ (80076e8 <HAL_I2C_Mem_Read+0x248>)
 8007560:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8007562:	88f8      	ldrh	r0, [r7, #6]
 8007564:	893a      	ldrh	r2, [r7, #8]
 8007566:	8979      	ldrh	r1, [r7, #10]
 8007568:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800756a:	9301      	str	r3, [sp, #4]
 800756c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800756e:	9300      	str	r3, [sp, #0]
 8007570:	4603      	mov	r3, r0
 8007572:	68f8      	ldr	r0, [r7, #12]
 8007574:	f000 fa9e 	bl	8007ab4 <I2C_RequestMemoryRead>
 8007578:	4603      	mov	r3, r0
 800757a:	2b00      	cmp	r3, #0
 800757c:	d001      	beq.n	8007582 <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 800757e:	2301      	movs	r3, #1
 8007580:	e1f8      	b.n	8007974 <HAL_I2C_Mem_Read+0x4d4>
    }

    if (hi2c->XferSize == 0U)
 8007582:	68fb      	ldr	r3, [r7, #12]
 8007584:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007586:	2b00      	cmp	r3, #0
 8007588:	d113      	bne.n	80075b2 <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800758a:	2300      	movs	r3, #0
 800758c:	61fb      	str	r3, [r7, #28]
 800758e:	68fb      	ldr	r3, [r7, #12]
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	695b      	ldr	r3, [r3, #20]
 8007594:	61fb      	str	r3, [r7, #28]
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	699b      	ldr	r3, [r3, #24]
 800759c:	61fb      	str	r3, [r7, #28]
 800759e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80075a0:	68fb      	ldr	r3, [r7, #12]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	681a      	ldr	r2, [r3, #0]
 80075a6:	68fb      	ldr	r3, [r7, #12]
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80075ae:	601a      	str	r2, [r3, #0]
 80075b0:	e1cc      	b.n	800794c <HAL_I2C_Mem_Read+0x4ac>
    }
    else if (hi2c->XferSize == 1U)
 80075b2:	68fb      	ldr	r3, [r7, #12]
 80075b4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80075b6:	2b01      	cmp	r3, #1
 80075b8:	d11e      	bne.n	80075f8 <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80075ba:	68fb      	ldr	r3, [r7, #12]
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	681a      	ldr	r2, [r3, #0]
 80075c0:	68fb      	ldr	r3, [r7, #12]
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80075c8:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80075ca:	b672      	cpsid	i
}
 80075cc:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80075ce:	2300      	movs	r3, #0
 80075d0:	61bb      	str	r3, [r7, #24]
 80075d2:	68fb      	ldr	r3, [r7, #12]
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	695b      	ldr	r3, [r3, #20]
 80075d8:	61bb      	str	r3, [r7, #24]
 80075da:	68fb      	ldr	r3, [r7, #12]
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	699b      	ldr	r3, [r3, #24]
 80075e0:	61bb      	str	r3, [r7, #24]
 80075e2:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80075e4:	68fb      	ldr	r3, [r7, #12]
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	681a      	ldr	r2, [r3, #0]
 80075ea:	68fb      	ldr	r3, [r7, #12]
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80075f2:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80075f4:	b662      	cpsie	i
}
 80075f6:	e035      	b.n	8007664 <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80075fc:	2b02      	cmp	r3, #2
 80075fe:	d11e      	bne.n	800763e <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	681a      	ldr	r2, [r3, #0]
 8007606:	68fb      	ldr	r3, [r7, #12]
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800760e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8007610:	b672      	cpsid	i
}
 8007612:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007614:	2300      	movs	r3, #0
 8007616:	617b      	str	r3, [r7, #20]
 8007618:	68fb      	ldr	r3, [r7, #12]
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	695b      	ldr	r3, [r3, #20]
 800761e:	617b      	str	r3, [r7, #20]
 8007620:	68fb      	ldr	r3, [r7, #12]
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	699b      	ldr	r3, [r3, #24]
 8007626:	617b      	str	r3, [r7, #20]
 8007628:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	681a      	ldr	r2, [r3, #0]
 8007630:	68fb      	ldr	r3, [r7, #12]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007638:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800763a:	b662      	cpsie	i
}
 800763c:	e012      	b.n	8007664 <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800763e:	68fb      	ldr	r3, [r7, #12]
 8007640:	681b      	ldr	r3, [r3, #0]
 8007642:	681a      	ldr	r2, [r3, #0]
 8007644:	68fb      	ldr	r3, [r7, #12]
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800764c:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800764e:	2300      	movs	r3, #0
 8007650:	613b      	str	r3, [r7, #16]
 8007652:	68fb      	ldr	r3, [r7, #12]
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	695b      	ldr	r3, [r3, #20]
 8007658:	613b      	str	r3, [r7, #16]
 800765a:	68fb      	ldr	r3, [r7, #12]
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	699b      	ldr	r3, [r3, #24]
 8007660:	613b      	str	r3, [r7, #16]
 8007662:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8007664:	e172      	b.n	800794c <HAL_I2C_Mem_Read+0x4ac>
    {
      if (hi2c->XferSize <= 3U)
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800766a:	2b03      	cmp	r3, #3
 800766c:	f200 811f 	bhi.w	80078ae <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007674:	2b01      	cmp	r3, #1
 8007676:	d123      	bne.n	80076c0 <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007678:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800767a:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800767c:	68f8      	ldr	r0, [r7, #12]
 800767e:	f000 fcab 	bl	8007fd8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8007682:	4603      	mov	r3, r0
 8007684:	2b00      	cmp	r3, #0
 8007686:	d001      	beq.n	800768c <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 8007688:	2301      	movs	r3, #1
 800768a:	e173      	b.n	8007974 <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800768c:	68fb      	ldr	r3, [r7, #12]
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	691a      	ldr	r2, [r3, #16]
 8007692:	68fb      	ldr	r3, [r7, #12]
 8007694:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007696:	b2d2      	uxtb	r2, r2
 8007698:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800769a:	68fb      	ldr	r3, [r7, #12]
 800769c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800769e:	1c5a      	adds	r2, r3, #1
 80076a0:	68fb      	ldr	r3, [r7, #12]
 80076a2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80076a4:	68fb      	ldr	r3, [r7, #12]
 80076a6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80076a8:	3b01      	subs	r3, #1
 80076aa:	b29a      	uxth	r2, r3
 80076ac:	68fb      	ldr	r3, [r7, #12]
 80076ae:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80076b0:	68fb      	ldr	r3, [r7, #12]
 80076b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80076b4:	b29b      	uxth	r3, r3
 80076b6:	3b01      	subs	r3, #1
 80076b8:	b29a      	uxth	r2, r3
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80076be:	e145      	b.n	800794c <HAL_I2C_Mem_Read+0x4ac>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80076c0:	68fb      	ldr	r3, [r7, #12]
 80076c2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80076c4:	2b02      	cmp	r3, #2
 80076c6:	d152      	bne.n	800776e <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80076c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076ca:	9300      	str	r3, [sp, #0]
 80076cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80076ce:	2200      	movs	r2, #0
 80076d0:	4906      	ldr	r1, [pc, #24]	@ (80076ec <HAL_I2C_Mem_Read+0x24c>)
 80076d2:	68f8      	ldr	r0, [r7, #12]
 80076d4:	f000 fad6 	bl	8007c84 <I2C_WaitOnFlagUntilTimeout>
 80076d8:	4603      	mov	r3, r0
 80076da:	2b00      	cmp	r3, #0
 80076dc:	d008      	beq.n	80076f0 <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 80076de:	2301      	movs	r3, #1
 80076e0:	e148      	b.n	8007974 <HAL_I2C_Mem_Read+0x4d4>
 80076e2:	bf00      	nop
 80076e4:	00100002 	.word	0x00100002
 80076e8:	ffff0000 	.word	0xffff0000
 80076ec:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 80076f0:	b672      	cpsid	i
}
 80076f2:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	681a      	ldr	r2, [r3, #0]
 80076fa:	68fb      	ldr	r3, [r7, #12]
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007702:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	691a      	ldr	r2, [r3, #16]
 800770a:	68fb      	ldr	r3, [r7, #12]
 800770c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800770e:	b2d2      	uxtb	r2, r2
 8007710:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007712:	68fb      	ldr	r3, [r7, #12]
 8007714:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007716:	1c5a      	adds	r2, r3, #1
 8007718:	68fb      	ldr	r3, [r7, #12]
 800771a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800771c:	68fb      	ldr	r3, [r7, #12]
 800771e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007720:	3b01      	subs	r3, #1
 8007722:	b29a      	uxth	r2, r3
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8007728:	68fb      	ldr	r3, [r7, #12]
 800772a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800772c:	b29b      	uxth	r3, r3
 800772e:	3b01      	subs	r3, #1
 8007730:	b29a      	uxth	r2, r3
 8007732:	68fb      	ldr	r3, [r7, #12]
 8007734:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8007736:	b662      	cpsie	i
}
 8007738:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800773a:	68fb      	ldr	r3, [r7, #12]
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	691a      	ldr	r2, [r3, #16]
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007744:	b2d2      	uxtb	r2, r2
 8007746:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007748:	68fb      	ldr	r3, [r7, #12]
 800774a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800774c:	1c5a      	adds	r2, r3, #1
 800774e:	68fb      	ldr	r3, [r7, #12]
 8007750:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007752:	68fb      	ldr	r3, [r7, #12]
 8007754:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007756:	3b01      	subs	r3, #1
 8007758:	b29a      	uxth	r2, r3
 800775a:	68fb      	ldr	r3, [r7, #12]
 800775c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800775e:	68fb      	ldr	r3, [r7, #12]
 8007760:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007762:	b29b      	uxth	r3, r3
 8007764:	3b01      	subs	r3, #1
 8007766:	b29a      	uxth	r2, r3
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800776c:	e0ee      	b.n	800794c <HAL_I2C_Mem_Read+0x4ac>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800776e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007770:	9300      	str	r3, [sp, #0]
 8007772:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007774:	2200      	movs	r2, #0
 8007776:	4981      	ldr	r1, [pc, #516]	@ (800797c <HAL_I2C_Mem_Read+0x4dc>)
 8007778:	68f8      	ldr	r0, [r7, #12]
 800777a:	f000 fa83 	bl	8007c84 <I2C_WaitOnFlagUntilTimeout>
 800777e:	4603      	mov	r3, r0
 8007780:	2b00      	cmp	r3, #0
 8007782:	d001      	beq.n	8007788 <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 8007784:	2301      	movs	r3, #1
 8007786:	e0f5      	b.n	8007974 <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007788:	68fb      	ldr	r3, [r7, #12]
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	681a      	ldr	r2, [r3, #0]
 800778e:	68fb      	ldr	r3, [r7, #12]
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007796:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8007798:	b672      	cpsid	i
}
 800779a:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800779c:	68fb      	ldr	r3, [r7, #12]
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	691a      	ldr	r2, [r3, #16]
 80077a2:	68fb      	ldr	r3, [r7, #12]
 80077a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80077a6:	b2d2      	uxtb	r2, r2
 80077a8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80077aa:	68fb      	ldr	r3, [r7, #12]
 80077ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80077ae:	1c5a      	adds	r2, r3, #1
 80077b0:	68fb      	ldr	r3, [r7, #12]
 80077b2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80077b4:	68fb      	ldr	r3, [r7, #12]
 80077b6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80077b8:	3b01      	subs	r3, #1
 80077ba:	b29a      	uxth	r2, r3
 80077bc:	68fb      	ldr	r3, [r7, #12]
 80077be:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80077c0:	68fb      	ldr	r3, [r7, #12]
 80077c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80077c4:	b29b      	uxth	r3, r3
 80077c6:	3b01      	subs	r3, #1
 80077c8:	b29a      	uxth	r2, r3
 80077ca:	68fb      	ldr	r3, [r7, #12]
 80077cc:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80077ce:	4b6c      	ldr	r3, [pc, #432]	@ (8007980 <HAL_I2C_Mem_Read+0x4e0>)
 80077d0:	681b      	ldr	r3, [r3, #0]
 80077d2:	08db      	lsrs	r3, r3, #3
 80077d4:	4a6b      	ldr	r2, [pc, #428]	@ (8007984 <HAL_I2C_Mem_Read+0x4e4>)
 80077d6:	fba2 2303 	umull	r2, r3, r2, r3
 80077da:	0a1a      	lsrs	r2, r3, #8
 80077dc:	4613      	mov	r3, r2
 80077de:	009b      	lsls	r3, r3, #2
 80077e0:	4413      	add	r3, r2
 80077e2:	00da      	lsls	r2, r3, #3
 80077e4:	1ad3      	subs	r3, r2, r3
 80077e6:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 80077e8:	6a3b      	ldr	r3, [r7, #32]
 80077ea:	3b01      	subs	r3, #1
 80077ec:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 80077ee:	6a3b      	ldr	r3, [r7, #32]
 80077f0:	2b00      	cmp	r3, #0
 80077f2:	d118      	bne.n	8007826 <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	2200      	movs	r2, #0
 80077f8:	631a      	str	r2, [r3, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 80077fa:	68fb      	ldr	r3, [r7, #12]
 80077fc:	2220      	movs	r2, #32
 80077fe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007802:	68fb      	ldr	r3, [r7, #12]
 8007804:	2200      	movs	r2, #0
 8007806:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800780a:	68fb      	ldr	r3, [r7, #12]
 800780c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800780e:	f043 0220 	orr.w	r2, r3, #32
 8007812:	68fb      	ldr	r3, [r7, #12]
 8007814:	641a      	str	r2, [r3, #64]	@ 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8007816:	b662      	cpsie	i
}
 8007818:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 800781a:	68fb      	ldr	r3, [r7, #12]
 800781c:	2200      	movs	r2, #0
 800781e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

              return HAL_ERROR;
 8007822:	2301      	movs	r3, #1
 8007824:	e0a6      	b.n	8007974 <HAL_I2C_Mem_Read+0x4d4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8007826:	68fb      	ldr	r3, [r7, #12]
 8007828:	681b      	ldr	r3, [r3, #0]
 800782a:	695b      	ldr	r3, [r3, #20]
 800782c:	f003 0304 	and.w	r3, r3, #4
 8007830:	2b04      	cmp	r3, #4
 8007832:	d1d9      	bne.n	80077e8 <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007834:	68fb      	ldr	r3, [r7, #12]
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	681a      	ldr	r2, [r3, #0]
 800783a:	68fb      	ldr	r3, [r7, #12]
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007842:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007844:	68fb      	ldr	r3, [r7, #12]
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	691a      	ldr	r2, [r3, #16]
 800784a:	68fb      	ldr	r3, [r7, #12]
 800784c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800784e:	b2d2      	uxtb	r2, r2
 8007850:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007852:	68fb      	ldr	r3, [r7, #12]
 8007854:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007856:	1c5a      	adds	r2, r3, #1
 8007858:	68fb      	ldr	r3, [r7, #12]
 800785a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800785c:	68fb      	ldr	r3, [r7, #12]
 800785e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007860:	3b01      	subs	r3, #1
 8007862:	b29a      	uxth	r2, r3
 8007864:	68fb      	ldr	r3, [r7, #12]
 8007866:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8007868:	68fb      	ldr	r3, [r7, #12]
 800786a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800786c:	b29b      	uxth	r3, r3
 800786e:	3b01      	subs	r3, #1
 8007870:	b29a      	uxth	r2, r3
 8007872:	68fb      	ldr	r3, [r7, #12]
 8007874:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8007876:	b662      	cpsie	i
}
 8007878:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800787a:	68fb      	ldr	r3, [r7, #12]
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	691a      	ldr	r2, [r3, #16]
 8007880:	68fb      	ldr	r3, [r7, #12]
 8007882:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007884:	b2d2      	uxtb	r2, r2
 8007886:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007888:	68fb      	ldr	r3, [r7, #12]
 800788a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800788c:	1c5a      	adds	r2, r3, #1
 800788e:	68fb      	ldr	r3, [r7, #12]
 8007890:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007892:	68fb      	ldr	r3, [r7, #12]
 8007894:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007896:	3b01      	subs	r3, #1
 8007898:	b29a      	uxth	r2, r3
 800789a:	68fb      	ldr	r3, [r7, #12]
 800789c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800789e:	68fb      	ldr	r3, [r7, #12]
 80078a0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80078a2:	b29b      	uxth	r3, r3
 80078a4:	3b01      	subs	r3, #1
 80078a6:	b29a      	uxth	r2, r3
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80078ac:	e04e      	b.n	800794c <HAL_I2C_Mem_Read+0x4ac>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80078ae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80078b0:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80078b2:	68f8      	ldr	r0, [r7, #12]
 80078b4:	f000 fb90 	bl	8007fd8 <I2C_WaitOnRXNEFlagUntilTimeout>
 80078b8:	4603      	mov	r3, r0
 80078ba:	2b00      	cmp	r3, #0
 80078bc:	d001      	beq.n	80078c2 <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 80078be:	2301      	movs	r3, #1
 80078c0:	e058      	b.n	8007974 <HAL_I2C_Mem_Read+0x4d4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80078c2:	68fb      	ldr	r3, [r7, #12]
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	691a      	ldr	r2, [r3, #16]
 80078c8:	68fb      	ldr	r3, [r7, #12]
 80078ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80078cc:	b2d2      	uxtb	r2, r2
 80078ce:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80078d0:	68fb      	ldr	r3, [r7, #12]
 80078d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80078d4:	1c5a      	adds	r2, r3, #1
 80078d6:	68fb      	ldr	r3, [r7, #12]
 80078d8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80078da:	68fb      	ldr	r3, [r7, #12]
 80078dc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80078de:	3b01      	subs	r3, #1
 80078e0:	b29a      	uxth	r2, r3
 80078e2:	68fb      	ldr	r3, [r7, #12]
 80078e4:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80078e6:	68fb      	ldr	r3, [r7, #12]
 80078e8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80078ea:	b29b      	uxth	r3, r3
 80078ec:	3b01      	subs	r3, #1
 80078ee:	b29a      	uxth	r2, r3
 80078f0:	68fb      	ldr	r3, [r7, #12]
 80078f2:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80078f4:	68fb      	ldr	r3, [r7, #12]
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	695b      	ldr	r3, [r3, #20]
 80078fa:	f003 0304 	and.w	r3, r3, #4
 80078fe:	2b04      	cmp	r3, #4
 8007900:	d124      	bne.n	800794c <HAL_I2C_Mem_Read+0x4ac>
        {
          if (hi2c->XferSize == 3U)
 8007902:	68fb      	ldr	r3, [r7, #12]
 8007904:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007906:	2b03      	cmp	r3, #3
 8007908:	d107      	bne.n	800791a <HAL_I2C_Mem_Read+0x47a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800790a:	68fb      	ldr	r3, [r7, #12]
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	681a      	ldr	r2, [r3, #0]
 8007910:	68fb      	ldr	r3, [r7, #12]
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007918:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800791a:	68fb      	ldr	r3, [r7, #12]
 800791c:	681b      	ldr	r3, [r3, #0]
 800791e:	691a      	ldr	r2, [r3, #16]
 8007920:	68fb      	ldr	r3, [r7, #12]
 8007922:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007924:	b2d2      	uxtb	r2, r2
 8007926:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007928:	68fb      	ldr	r3, [r7, #12]
 800792a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800792c:	1c5a      	adds	r2, r3, #1
 800792e:	68fb      	ldr	r3, [r7, #12]
 8007930:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007932:	68fb      	ldr	r3, [r7, #12]
 8007934:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007936:	3b01      	subs	r3, #1
 8007938:	b29a      	uxth	r2, r3
 800793a:	68fb      	ldr	r3, [r7, #12]
 800793c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800793e:	68fb      	ldr	r3, [r7, #12]
 8007940:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007942:	b29b      	uxth	r3, r3
 8007944:	3b01      	subs	r3, #1
 8007946:	b29a      	uxth	r2, r3
 8007948:	68fb      	ldr	r3, [r7, #12]
 800794a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 800794c:	68fb      	ldr	r3, [r7, #12]
 800794e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007950:	2b00      	cmp	r3, #0
 8007952:	f47f ae88 	bne.w	8007666 <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8007956:	68fb      	ldr	r3, [r7, #12]
 8007958:	2220      	movs	r2, #32
 800795a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800795e:	68fb      	ldr	r3, [r7, #12]
 8007960:	2200      	movs	r2, #0
 8007962:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007966:	68fb      	ldr	r3, [r7, #12]
 8007968:	2200      	movs	r2, #0
 800796a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800796e:	2300      	movs	r3, #0
 8007970:	e000      	b.n	8007974 <HAL_I2C_Mem_Read+0x4d4>
  }
  else
  {
    return HAL_BUSY;
 8007972:	2302      	movs	r3, #2
  }
}
 8007974:	4618      	mov	r0, r3
 8007976:	3728      	adds	r7, #40	@ 0x28
 8007978:	46bd      	mov	sp, r7
 800797a:	bd80      	pop	{r7, pc}
 800797c:	00010004 	.word	0x00010004
 8007980:	200000b0 	.word	0x200000b0
 8007984:	14f8b589 	.word	0x14f8b589

08007988 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8007988:	b580      	push	{r7, lr}
 800798a:	b088      	sub	sp, #32
 800798c:	af02      	add	r7, sp, #8
 800798e:	60f8      	str	r0, [r7, #12]
 8007990:	4608      	mov	r0, r1
 8007992:	4611      	mov	r1, r2
 8007994:	461a      	mov	r2, r3
 8007996:	4603      	mov	r3, r0
 8007998:	817b      	strh	r3, [r7, #10]
 800799a:	460b      	mov	r3, r1
 800799c:	813b      	strh	r3, [r7, #8]
 800799e:	4613      	mov	r3, r2
 80079a0:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80079a2:	68fb      	ldr	r3, [r7, #12]
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	681a      	ldr	r2, [r3, #0]
 80079a8:	68fb      	ldr	r3, [r7, #12]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80079b0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80079b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079b4:	9300      	str	r3, [sp, #0]
 80079b6:	6a3b      	ldr	r3, [r7, #32]
 80079b8:	2200      	movs	r2, #0
 80079ba:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80079be:	68f8      	ldr	r0, [r7, #12]
 80079c0:	f000 f960 	bl	8007c84 <I2C_WaitOnFlagUntilTimeout>
 80079c4:	4603      	mov	r3, r0
 80079c6:	2b00      	cmp	r3, #0
 80079c8:	d00d      	beq.n	80079e6 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80079ca:	68fb      	ldr	r3, [r7, #12]
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80079d4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80079d8:	d103      	bne.n	80079e2 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80079da:	68fb      	ldr	r3, [r7, #12]
 80079dc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80079e0:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80079e2:	2303      	movs	r3, #3
 80079e4:	e05f      	b.n	8007aa6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80079e6:	897b      	ldrh	r3, [r7, #10]
 80079e8:	b2db      	uxtb	r3, r3
 80079ea:	461a      	mov	r2, r3
 80079ec:	68fb      	ldr	r3, [r7, #12]
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80079f4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80079f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079f8:	6a3a      	ldr	r2, [r7, #32]
 80079fa:	492d      	ldr	r1, [pc, #180]	@ (8007ab0 <I2C_RequestMemoryWrite+0x128>)
 80079fc:	68f8      	ldr	r0, [r7, #12]
 80079fe:	f000 f9bb 	bl	8007d78 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007a02:	4603      	mov	r3, r0
 8007a04:	2b00      	cmp	r3, #0
 8007a06:	d001      	beq.n	8007a0c <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8007a08:	2301      	movs	r3, #1
 8007a0a:	e04c      	b.n	8007aa6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007a0c:	2300      	movs	r3, #0
 8007a0e:	617b      	str	r3, [r7, #20]
 8007a10:	68fb      	ldr	r3, [r7, #12]
 8007a12:	681b      	ldr	r3, [r3, #0]
 8007a14:	695b      	ldr	r3, [r3, #20]
 8007a16:	617b      	str	r3, [r7, #20]
 8007a18:	68fb      	ldr	r3, [r7, #12]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	699b      	ldr	r3, [r3, #24]
 8007a1e:	617b      	str	r3, [r7, #20]
 8007a20:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007a22:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007a24:	6a39      	ldr	r1, [r7, #32]
 8007a26:	68f8      	ldr	r0, [r7, #12]
 8007a28:	f000 fa46 	bl	8007eb8 <I2C_WaitOnTXEFlagUntilTimeout>
 8007a2c:	4603      	mov	r3, r0
 8007a2e:	2b00      	cmp	r3, #0
 8007a30:	d00d      	beq.n	8007a4e <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007a32:	68fb      	ldr	r3, [r7, #12]
 8007a34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a36:	2b04      	cmp	r3, #4
 8007a38:	d107      	bne.n	8007a4a <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007a3a:	68fb      	ldr	r3, [r7, #12]
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	681a      	ldr	r2, [r3, #0]
 8007a40:	68fb      	ldr	r3, [r7, #12]
 8007a42:	681b      	ldr	r3, [r3, #0]
 8007a44:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007a48:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007a4a:	2301      	movs	r3, #1
 8007a4c:	e02b      	b.n	8007aa6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007a4e:	88fb      	ldrh	r3, [r7, #6]
 8007a50:	2b01      	cmp	r3, #1
 8007a52:	d105      	bne.n	8007a60 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007a54:	893b      	ldrh	r3, [r7, #8]
 8007a56:	b2da      	uxtb	r2, r3
 8007a58:	68fb      	ldr	r3, [r7, #12]
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	611a      	str	r2, [r3, #16]
 8007a5e:	e021      	b.n	8007aa4 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8007a60:	893b      	ldrh	r3, [r7, #8]
 8007a62:	0a1b      	lsrs	r3, r3, #8
 8007a64:	b29b      	uxth	r3, r3
 8007a66:	b2da      	uxtb	r2, r3
 8007a68:	68fb      	ldr	r3, [r7, #12]
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007a6e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007a70:	6a39      	ldr	r1, [r7, #32]
 8007a72:	68f8      	ldr	r0, [r7, #12]
 8007a74:	f000 fa20 	bl	8007eb8 <I2C_WaitOnTXEFlagUntilTimeout>
 8007a78:	4603      	mov	r3, r0
 8007a7a:	2b00      	cmp	r3, #0
 8007a7c:	d00d      	beq.n	8007a9a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007a7e:	68fb      	ldr	r3, [r7, #12]
 8007a80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a82:	2b04      	cmp	r3, #4
 8007a84:	d107      	bne.n	8007a96 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	681a      	ldr	r2, [r3, #0]
 8007a8c:	68fb      	ldr	r3, [r7, #12]
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007a94:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8007a96:	2301      	movs	r3, #1
 8007a98:	e005      	b.n	8007aa6 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007a9a:	893b      	ldrh	r3, [r7, #8]
 8007a9c:	b2da      	uxtb	r2, r3
 8007a9e:	68fb      	ldr	r3, [r7, #12]
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8007aa4:	2300      	movs	r3, #0
}
 8007aa6:	4618      	mov	r0, r3
 8007aa8:	3718      	adds	r7, #24
 8007aaa:	46bd      	mov	sp, r7
 8007aac:	bd80      	pop	{r7, pc}
 8007aae:	bf00      	nop
 8007ab0:	00010002 	.word	0x00010002

08007ab4 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8007ab4:	b580      	push	{r7, lr}
 8007ab6:	b088      	sub	sp, #32
 8007ab8:	af02      	add	r7, sp, #8
 8007aba:	60f8      	str	r0, [r7, #12]
 8007abc:	4608      	mov	r0, r1
 8007abe:	4611      	mov	r1, r2
 8007ac0:	461a      	mov	r2, r3
 8007ac2:	4603      	mov	r3, r0
 8007ac4:	817b      	strh	r3, [r7, #10]
 8007ac6:	460b      	mov	r3, r1
 8007ac8:	813b      	strh	r3, [r7, #8]
 8007aca:	4613      	mov	r3, r2
 8007acc:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007ace:	68fb      	ldr	r3, [r7, #12]
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	681a      	ldr	r2, [r3, #0]
 8007ad4:	68fb      	ldr	r3, [r7, #12]
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8007adc:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007ade:	68fb      	ldr	r3, [r7, #12]
 8007ae0:	681b      	ldr	r3, [r3, #0]
 8007ae2:	681a      	ldr	r2, [r3, #0]
 8007ae4:	68fb      	ldr	r3, [r7, #12]
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007aec:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007aee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007af0:	9300      	str	r3, [sp, #0]
 8007af2:	6a3b      	ldr	r3, [r7, #32]
 8007af4:	2200      	movs	r2, #0
 8007af6:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8007afa:	68f8      	ldr	r0, [r7, #12]
 8007afc:	f000 f8c2 	bl	8007c84 <I2C_WaitOnFlagUntilTimeout>
 8007b00:	4603      	mov	r3, r0
 8007b02:	2b00      	cmp	r3, #0
 8007b04:	d00d      	beq.n	8007b22 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007b06:	68fb      	ldr	r3, [r7, #12]
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007b10:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007b14:	d103      	bne.n	8007b1e <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007b16:	68fb      	ldr	r3, [r7, #12]
 8007b18:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007b1c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8007b1e:	2303      	movs	r3, #3
 8007b20:	e0aa      	b.n	8007c78 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8007b22:	897b      	ldrh	r3, [r7, #10]
 8007b24:	b2db      	uxtb	r3, r3
 8007b26:	461a      	mov	r2, r3
 8007b28:	68fb      	ldr	r3, [r7, #12]
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8007b30:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007b32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b34:	6a3a      	ldr	r2, [r7, #32]
 8007b36:	4952      	ldr	r1, [pc, #328]	@ (8007c80 <I2C_RequestMemoryRead+0x1cc>)
 8007b38:	68f8      	ldr	r0, [r7, #12]
 8007b3a:	f000 f91d 	bl	8007d78 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007b3e:	4603      	mov	r3, r0
 8007b40:	2b00      	cmp	r3, #0
 8007b42:	d001      	beq.n	8007b48 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8007b44:	2301      	movs	r3, #1
 8007b46:	e097      	b.n	8007c78 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007b48:	2300      	movs	r3, #0
 8007b4a:	617b      	str	r3, [r7, #20]
 8007b4c:	68fb      	ldr	r3, [r7, #12]
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	695b      	ldr	r3, [r3, #20]
 8007b52:	617b      	str	r3, [r7, #20]
 8007b54:	68fb      	ldr	r3, [r7, #12]
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	699b      	ldr	r3, [r3, #24]
 8007b5a:	617b      	str	r3, [r7, #20]
 8007b5c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007b5e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007b60:	6a39      	ldr	r1, [r7, #32]
 8007b62:	68f8      	ldr	r0, [r7, #12]
 8007b64:	f000 f9a8 	bl	8007eb8 <I2C_WaitOnTXEFlagUntilTimeout>
 8007b68:	4603      	mov	r3, r0
 8007b6a:	2b00      	cmp	r3, #0
 8007b6c:	d00d      	beq.n	8007b8a <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007b6e:	68fb      	ldr	r3, [r7, #12]
 8007b70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b72:	2b04      	cmp	r3, #4
 8007b74:	d107      	bne.n	8007b86 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007b76:	68fb      	ldr	r3, [r7, #12]
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	681a      	ldr	r2, [r3, #0]
 8007b7c:	68fb      	ldr	r3, [r7, #12]
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007b84:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007b86:	2301      	movs	r3, #1
 8007b88:	e076      	b.n	8007c78 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007b8a:	88fb      	ldrh	r3, [r7, #6]
 8007b8c:	2b01      	cmp	r3, #1
 8007b8e:	d105      	bne.n	8007b9c <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007b90:	893b      	ldrh	r3, [r7, #8]
 8007b92:	b2da      	uxtb	r2, r3
 8007b94:	68fb      	ldr	r3, [r7, #12]
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	611a      	str	r2, [r3, #16]
 8007b9a:	e021      	b.n	8007be0 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8007b9c:	893b      	ldrh	r3, [r7, #8]
 8007b9e:	0a1b      	lsrs	r3, r3, #8
 8007ba0:	b29b      	uxth	r3, r3
 8007ba2:	b2da      	uxtb	r2, r3
 8007ba4:	68fb      	ldr	r3, [r7, #12]
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007baa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007bac:	6a39      	ldr	r1, [r7, #32]
 8007bae:	68f8      	ldr	r0, [r7, #12]
 8007bb0:	f000 f982 	bl	8007eb8 <I2C_WaitOnTXEFlagUntilTimeout>
 8007bb4:	4603      	mov	r3, r0
 8007bb6:	2b00      	cmp	r3, #0
 8007bb8:	d00d      	beq.n	8007bd6 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007bba:	68fb      	ldr	r3, [r7, #12]
 8007bbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007bbe:	2b04      	cmp	r3, #4
 8007bc0:	d107      	bne.n	8007bd2 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007bc2:	68fb      	ldr	r3, [r7, #12]
 8007bc4:	681b      	ldr	r3, [r3, #0]
 8007bc6:	681a      	ldr	r2, [r3, #0]
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007bd0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8007bd2:	2301      	movs	r3, #1
 8007bd4:	e050      	b.n	8007c78 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007bd6:	893b      	ldrh	r3, [r7, #8]
 8007bd8:	b2da      	uxtb	r2, r3
 8007bda:	68fb      	ldr	r3, [r7, #12]
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007be0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007be2:	6a39      	ldr	r1, [r7, #32]
 8007be4:	68f8      	ldr	r0, [r7, #12]
 8007be6:	f000 f967 	bl	8007eb8 <I2C_WaitOnTXEFlagUntilTimeout>
 8007bea:	4603      	mov	r3, r0
 8007bec:	2b00      	cmp	r3, #0
 8007bee:	d00d      	beq.n	8007c0c <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007bf0:	68fb      	ldr	r3, [r7, #12]
 8007bf2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007bf4:	2b04      	cmp	r3, #4
 8007bf6:	d107      	bne.n	8007c08 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007bf8:	68fb      	ldr	r3, [r7, #12]
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	681a      	ldr	r2, [r3, #0]
 8007bfe:	68fb      	ldr	r3, [r7, #12]
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007c06:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007c08:	2301      	movs	r3, #1
 8007c0a:	e035      	b.n	8007c78 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007c0c:	68fb      	ldr	r3, [r7, #12]
 8007c0e:	681b      	ldr	r3, [r3, #0]
 8007c10:	681a      	ldr	r2, [r3, #0]
 8007c12:	68fb      	ldr	r3, [r7, #12]
 8007c14:	681b      	ldr	r3, [r3, #0]
 8007c16:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007c1a:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007c1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c1e:	9300      	str	r3, [sp, #0]
 8007c20:	6a3b      	ldr	r3, [r7, #32]
 8007c22:	2200      	movs	r2, #0
 8007c24:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8007c28:	68f8      	ldr	r0, [r7, #12]
 8007c2a:	f000 f82b 	bl	8007c84 <I2C_WaitOnFlagUntilTimeout>
 8007c2e:	4603      	mov	r3, r0
 8007c30:	2b00      	cmp	r3, #0
 8007c32:	d00d      	beq.n	8007c50 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007c34:	68fb      	ldr	r3, [r7, #12]
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007c3e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007c42:	d103      	bne.n	8007c4c <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007c44:	68fb      	ldr	r3, [r7, #12]
 8007c46:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007c4a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8007c4c:	2303      	movs	r3, #3
 8007c4e:	e013      	b.n	8007c78 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8007c50:	897b      	ldrh	r3, [r7, #10]
 8007c52:	b2db      	uxtb	r3, r3
 8007c54:	f043 0301 	orr.w	r3, r3, #1
 8007c58:	b2da      	uxtb	r2, r3
 8007c5a:	68fb      	ldr	r3, [r7, #12]
 8007c5c:	681b      	ldr	r3, [r3, #0]
 8007c5e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007c60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c62:	6a3a      	ldr	r2, [r7, #32]
 8007c64:	4906      	ldr	r1, [pc, #24]	@ (8007c80 <I2C_RequestMemoryRead+0x1cc>)
 8007c66:	68f8      	ldr	r0, [r7, #12]
 8007c68:	f000 f886 	bl	8007d78 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007c6c:	4603      	mov	r3, r0
 8007c6e:	2b00      	cmp	r3, #0
 8007c70:	d001      	beq.n	8007c76 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8007c72:	2301      	movs	r3, #1
 8007c74:	e000      	b.n	8007c78 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8007c76:	2300      	movs	r3, #0
}
 8007c78:	4618      	mov	r0, r3
 8007c7a:	3718      	adds	r7, #24
 8007c7c:	46bd      	mov	sp, r7
 8007c7e:	bd80      	pop	{r7, pc}
 8007c80:	00010002 	.word	0x00010002

08007c84 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8007c84:	b580      	push	{r7, lr}
 8007c86:	b084      	sub	sp, #16
 8007c88:	af00      	add	r7, sp, #0
 8007c8a:	60f8      	str	r0, [r7, #12]
 8007c8c:	60b9      	str	r1, [r7, #8]
 8007c8e:	603b      	str	r3, [r7, #0]
 8007c90:	4613      	mov	r3, r2
 8007c92:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007c94:	e048      	b.n	8007d28 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007c96:	683b      	ldr	r3, [r7, #0]
 8007c98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c9c:	d044      	beq.n	8007d28 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007c9e:	f7fe fd67 	bl	8006770 <HAL_GetTick>
 8007ca2:	4602      	mov	r2, r0
 8007ca4:	69bb      	ldr	r3, [r7, #24]
 8007ca6:	1ad3      	subs	r3, r2, r3
 8007ca8:	683a      	ldr	r2, [r7, #0]
 8007caa:	429a      	cmp	r2, r3
 8007cac:	d302      	bcc.n	8007cb4 <I2C_WaitOnFlagUntilTimeout+0x30>
 8007cae:	683b      	ldr	r3, [r7, #0]
 8007cb0:	2b00      	cmp	r3, #0
 8007cb2:	d139      	bne.n	8007d28 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8007cb4:	68bb      	ldr	r3, [r7, #8]
 8007cb6:	0c1b      	lsrs	r3, r3, #16
 8007cb8:	b2db      	uxtb	r3, r3
 8007cba:	2b01      	cmp	r3, #1
 8007cbc:	d10d      	bne.n	8007cda <I2C_WaitOnFlagUntilTimeout+0x56>
 8007cbe:	68fb      	ldr	r3, [r7, #12]
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	695b      	ldr	r3, [r3, #20]
 8007cc4:	43da      	mvns	r2, r3
 8007cc6:	68bb      	ldr	r3, [r7, #8]
 8007cc8:	4013      	ands	r3, r2
 8007cca:	b29b      	uxth	r3, r3
 8007ccc:	2b00      	cmp	r3, #0
 8007cce:	bf0c      	ite	eq
 8007cd0:	2301      	moveq	r3, #1
 8007cd2:	2300      	movne	r3, #0
 8007cd4:	b2db      	uxtb	r3, r3
 8007cd6:	461a      	mov	r2, r3
 8007cd8:	e00c      	b.n	8007cf4 <I2C_WaitOnFlagUntilTimeout+0x70>
 8007cda:	68fb      	ldr	r3, [r7, #12]
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	699b      	ldr	r3, [r3, #24]
 8007ce0:	43da      	mvns	r2, r3
 8007ce2:	68bb      	ldr	r3, [r7, #8]
 8007ce4:	4013      	ands	r3, r2
 8007ce6:	b29b      	uxth	r3, r3
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	bf0c      	ite	eq
 8007cec:	2301      	moveq	r3, #1
 8007cee:	2300      	movne	r3, #0
 8007cf0:	b2db      	uxtb	r3, r3
 8007cf2:	461a      	mov	r2, r3
 8007cf4:	79fb      	ldrb	r3, [r7, #7]
 8007cf6:	429a      	cmp	r2, r3
 8007cf8:	d116      	bne.n	8007d28 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8007cfa:	68fb      	ldr	r3, [r7, #12]
 8007cfc:	2200      	movs	r2, #0
 8007cfe:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8007d00:	68fb      	ldr	r3, [r7, #12]
 8007d02:	2220      	movs	r2, #32
 8007d04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8007d08:	68fb      	ldr	r3, [r7, #12]
 8007d0a:	2200      	movs	r2, #0
 8007d0c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8007d10:	68fb      	ldr	r3, [r7, #12]
 8007d12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d14:	f043 0220 	orr.w	r2, r3, #32
 8007d18:	68fb      	ldr	r3, [r7, #12]
 8007d1a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007d1c:	68fb      	ldr	r3, [r7, #12]
 8007d1e:	2200      	movs	r2, #0
 8007d20:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8007d24:	2301      	movs	r3, #1
 8007d26:	e023      	b.n	8007d70 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007d28:	68bb      	ldr	r3, [r7, #8]
 8007d2a:	0c1b      	lsrs	r3, r3, #16
 8007d2c:	b2db      	uxtb	r3, r3
 8007d2e:	2b01      	cmp	r3, #1
 8007d30:	d10d      	bne.n	8007d4e <I2C_WaitOnFlagUntilTimeout+0xca>
 8007d32:	68fb      	ldr	r3, [r7, #12]
 8007d34:	681b      	ldr	r3, [r3, #0]
 8007d36:	695b      	ldr	r3, [r3, #20]
 8007d38:	43da      	mvns	r2, r3
 8007d3a:	68bb      	ldr	r3, [r7, #8]
 8007d3c:	4013      	ands	r3, r2
 8007d3e:	b29b      	uxth	r3, r3
 8007d40:	2b00      	cmp	r3, #0
 8007d42:	bf0c      	ite	eq
 8007d44:	2301      	moveq	r3, #1
 8007d46:	2300      	movne	r3, #0
 8007d48:	b2db      	uxtb	r3, r3
 8007d4a:	461a      	mov	r2, r3
 8007d4c:	e00c      	b.n	8007d68 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8007d4e:	68fb      	ldr	r3, [r7, #12]
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	699b      	ldr	r3, [r3, #24]
 8007d54:	43da      	mvns	r2, r3
 8007d56:	68bb      	ldr	r3, [r7, #8]
 8007d58:	4013      	ands	r3, r2
 8007d5a:	b29b      	uxth	r3, r3
 8007d5c:	2b00      	cmp	r3, #0
 8007d5e:	bf0c      	ite	eq
 8007d60:	2301      	moveq	r3, #1
 8007d62:	2300      	movne	r3, #0
 8007d64:	b2db      	uxtb	r3, r3
 8007d66:	461a      	mov	r2, r3
 8007d68:	79fb      	ldrb	r3, [r7, #7]
 8007d6a:	429a      	cmp	r2, r3
 8007d6c:	d093      	beq.n	8007c96 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007d6e:	2300      	movs	r3, #0
}
 8007d70:	4618      	mov	r0, r3
 8007d72:	3710      	adds	r7, #16
 8007d74:	46bd      	mov	sp, r7
 8007d76:	bd80      	pop	{r7, pc}

08007d78 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8007d78:	b580      	push	{r7, lr}
 8007d7a:	b084      	sub	sp, #16
 8007d7c:	af00      	add	r7, sp, #0
 8007d7e:	60f8      	str	r0, [r7, #12]
 8007d80:	60b9      	str	r1, [r7, #8]
 8007d82:	607a      	str	r2, [r7, #4]
 8007d84:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007d86:	e071      	b.n	8007e6c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007d88:	68fb      	ldr	r3, [r7, #12]
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	695b      	ldr	r3, [r3, #20]
 8007d8e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007d92:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007d96:	d123      	bne.n	8007de0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007d98:	68fb      	ldr	r3, [r7, #12]
 8007d9a:	681b      	ldr	r3, [r3, #0]
 8007d9c:	681a      	ldr	r2, [r3, #0]
 8007d9e:	68fb      	ldr	r3, [r7, #12]
 8007da0:	681b      	ldr	r3, [r3, #0]
 8007da2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007da6:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007da8:	68fb      	ldr	r3, [r7, #12]
 8007daa:	681b      	ldr	r3, [r3, #0]
 8007dac:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8007db0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8007db2:	68fb      	ldr	r3, [r7, #12]
 8007db4:	2200      	movs	r2, #0
 8007db6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007db8:	68fb      	ldr	r3, [r7, #12]
 8007dba:	2220      	movs	r2, #32
 8007dbc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007dc0:	68fb      	ldr	r3, [r7, #12]
 8007dc2:	2200      	movs	r2, #0
 8007dc4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007dc8:	68fb      	ldr	r3, [r7, #12]
 8007dca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007dcc:	f043 0204 	orr.w	r2, r3, #4
 8007dd0:	68fb      	ldr	r3, [r7, #12]
 8007dd2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007dd4:	68fb      	ldr	r3, [r7, #12]
 8007dd6:	2200      	movs	r2, #0
 8007dd8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8007ddc:	2301      	movs	r3, #1
 8007dde:	e067      	b.n	8007eb0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007de6:	d041      	beq.n	8007e6c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007de8:	f7fe fcc2 	bl	8006770 <HAL_GetTick>
 8007dec:	4602      	mov	r2, r0
 8007dee:	683b      	ldr	r3, [r7, #0]
 8007df0:	1ad3      	subs	r3, r2, r3
 8007df2:	687a      	ldr	r2, [r7, #4]
 8007df4:	429a      	cmp	r2, r3
 8007df6:	d302      	bcc.n	8007dfe <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	2b00      	cmp	r3, #0
 8007dfc:	d136      	bne.n	8007e6c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8007dfe:	68bb      	ldr	r3, [r7, #8]
 8007e00:	0c1b      	lsrs	r3, r3, #16
 8007e02:	b2db      	uxtb	r3, r3
 8007e04:	2b01      	cmp	r3, #1
 8007e06:	d10c      	bne.n	8007e22 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8007e08:	68fb      	ldr	r3, [r7, #12]
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	695b      	ldr	r3, [r3, #20]
 8007e0e:	43da      	mvns	r2, r3
 8007e10:	68bb      	ldr	r3, [r7, #8]
 8007e12:	4013      	ands	r3, r2
 8007e14:	b29b      	uxth	r3, r3
 8007e16:	2b00      	cmp	r3, #0
 8007e18:	bf14      	ite	ne
 8007e1a:	2301      	movne	r3, #1
 8007e1c:	2300      	moveq	r3, #0
 8007e1e:	b2db      	uxtb	r3, r3
 8007e20:	e00b      	b.n	8007e3a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8007e22:	68fb      	ldr	r3, [r7, #12]
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	699b      	ldr	r3, [r3, #24]
 8007e28:	43da      	mvns	r2, r3
 8007e2a:	68bb      	ldr	r3, [r7, #8]
 8007e2c:	4013      	ands	r3, r2
 8007e2e:	b29b      	uxth	r3, r3
 8007e30:	2b00      	cmp	r3, #0
 8007e32:	bf14      	ite	ne
 8007e34:	2301      	movne	r3, #1
 8007e36:	2300      	moveq	r3, #0
 8007e38:	b2db      	uxtb	r3, r3
 8007e3a:	2b00      	cmp	r3, #0
 8007e3c:	d016      	beq.n	8007e6c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8007e3e:	68fb      	ldr	r3, [r7, #12]
 8007e40:	2200      	movs	r2, #0
 8007e42:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8007e44:	68fb      	ldr	r3, [r7, #12]
 8007e46:	2220      	movs	r2, #32
 8007e48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007e4c:	68fb      	ldr	r3, [r7, #12]
 8007e4e:	2200      	movs	r2, #0
 8007e50:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007e54:	68fb      	ldr	r3, [r7, #12]
 8007e56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e58:	f043 0220 	orr.w	r2, r3, #32
 8007e5c:	68fb      	ldr	r3, [r7, #12]
 8007e5e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007e60:	68fb      	ldr	r3, [r7, #12]
 8007e62:	2200      	movs	r2, #0
 8007e64:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8007e68:	2301      	movs	r3, #1
 8007e6a:	e021      	b.n	8007eb0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007e6c:	68bb      	ldr	r3, [r7, #8]
 8007e6e:	0c1b      	lsrs	r3, r3, #16
 8007e70:	b2db      	uxtb	r3, r3
 8007e72:	2b01      	cmp	r3, #1
 8007e74:	d10c      	bne.n	8007e90 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8007e76:	68fb      	ldr	r3, [r7, #12]
 8007e78:	681b      	ldr	r3, [r3, #0]
 8007e7a:	695b      	ldr	r3, [r3, #20]
 8007e7c:	43da      	mvns	r2, r3
 8007e7e:	68bb      	ldr	r3, [r7, #8]
 8007e80:	4013      	ands	r3, r2
 8007e82:	b29b      	uxth	r3, r3
 8007e84:	2b00      	cmp	r3, #0
 8007e86:	bf14      	ite	ne
 8007e88:	2301      	movne	r3, #1
 8007e8a:	2300      	moveq	r3, #0
 8007e8c:	b2db      	uxtb	r3, r3
 8007e8e:	e00b      	b.n	8007ea8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	681b      	ldr	r3, [r3, #0]
 8007e94:	699b      	ldr	r3, [r3, #24]
 8007e96:	43da      	mvns	r2, r3
 8007e98:	68bb      	ldr	r3, [r7, #8]
 8007e9a:	4013      	ands	r3, r2
 8007e9c:	b29b      	uxth	r3, r3
 8007e9e:	2b00      	cmp	r3, #0
 8007ea0:	bf14      	ite	ne
 8007ea2:	2301      	movne	r3, #1
 8007ea4:	2300      	moveq	r3, #0
 8007ea6:	b2db      	uxtb	r3, r3
 8007ea8:	2b00      	cmp	r3, #0
 8007eaa:	f47f af6d 	bne.w	8007d88 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8007eae:	2300      	movs	r3, #0
}
 8007eb0:	4618      	mov	r0, r3
 8007eb2:	3710      	adds	r7, #16
 8007eb4:	46bd      	mov	sp, r7
 8007eb6:	bd80      	pop	{r7, pc}

08007eb8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007eb8:	b580      	push	{r7, lr}
 8007eba:	b084      	sub	sp, #16
 8007ebc:	af00      	add	r7, sp, #0
 8007ebe:	60f8      	str	r0, [r7, #12]
 8007ec0:	60b9      	str	r1, [r7, #8]
 8007ec2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007ec4:	e034      	b.n	8007f30 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007ec6:	68f8      	ldr	r0, [r7, #12]
 8007ec8:	f000 f8e3 	bl	8008092 <I2C_IsAcknowledgeFailed>
 8007ecc:	4603      	mov	r3, r0
 8007ece:	2b00      	cmp	r3, #0
 8007ed0:	d001      	beq.n	8007ed6 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8007ed2:	2301      	movs	r3, #1
 8007ed4:	e034      	b.n	8007f40 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007ed6:	68bb      	ldr	r3, [r7, #8]
 8007ed8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007edc:	d028      	beq.n	8007f30 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007ede:	f7fe fc47 	bl	8006770 <HAL_GetTick>
 8007ee2:	4602      	mov	r2, r0
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	1ad3      	subs	r3, r2, r3
 8007ee8:	68ba      	ldr	r2, [r7, #8]
 8007eea:	429a      	cmp	r2, r3
 8007eec:	d302      	bcc.n	8007ef4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8007eee:	68bb      	ldr	r3, [r7, #8]
 8007ef0:	2b00      	cmp	r3, #0
 8007ef2:	d11d      	bne.n	8007f30 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8007ef4:	68fb      	ldr	r3, [r7, #12]
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	695b      	ldr	r3, [r3, #20]
 8007efa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007efe:	2b80      	cmp	r3, #128	@ 0x80
 8007f00:	d016      	beq.n	8007f30 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8007f02:	68fb      	ldr	r3, [r7, #12]
 8007f04:	2200      	movs	r2, #0
 8007f06:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8007f08:	68fb      	ldr	r3, [r7, #12]
 8007f0a:	2220      	movs	r2, #32
 8007f0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007f10:	68fb      	ldr	r3, [r7, #12]
 8007f12:	2200      	movs	r2, #0
 8007f14:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007f18:	68fb      	ldr	r3, [r7, #12]
 8007f1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f1c:	f043 0220 	orr.w	r2, r3, #32
 8007f20:	68fb      	ldr	r3, [r7, #12]
 8007f22:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007f24:	68fb      	ldr	r3, [r7, #12]
 8007f26:	2200      	movs	r2, #0
 8007f28:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8007f2c:	2301      	movs	r3, #1
 8007f2e:	e007      	b.n	8007f40 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007f30:	68fb      	ldr	r3, [r7, #12]
 8007f32:	681b      	ldr	r3, [r3, #0]
 8007f34:	695b      	ldr	r3, [r3, #20]
 8007f36:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007f3a:	2b80      	cmp	r3, #128	@ 0x80
 8007f3c:	d1c3      	bne.n	8007ec6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8007f3e:	2300      	movs	r3, #0
}
 8007f40:	4618      	mov	r0, r3
 8007f42:	3710      	adds	r7, #16
 8007f44:	46bd      	mov	sp, r7
 8007f46:	bd80      	pop	{r7, pc}

08007f48 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007f48:	b580      	push	{r7, lr}
 8007f4a:	b084      	sub	sp, #16
 8007f4c:	af00      	add	r7, sp, #0
 8007f4e:	60f8      	str	r0, [r7, #12]
 8007f50:	60b9      	str	r1, [r7, #8]
 8007f52:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007f54:	e034      	b.n	8007fc0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007f56:	68f8      	ldr	r0, [r7, #12]
 8007f58:	f000 f89b 	bl	8008092 <I2C_IsAcknowledgeFailed>
 8007f5c:	4603      	mov	r3, r0
 8007f5e:	2b00      	cmp	r3, #0
 8007f60:	d001      	beq.n	8007f66 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8007f62:	2301      	movs	r3, #1
 8007f64:	e034      	b.n	8007fd0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007f66:	68bb      	ldr	r3, [r7, #8]
 8007f68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f6c:	d028      	beq.n	8007fc0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007f6e:	f7fe fbff 	bl	8006770 <HAL_GetTick>
 8007f72:	4602      	mov	r2, r0
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	1ad3      	subs	r3, r2, r3
 8007f78:	68ba      	ldr	r2, [r7, #8]
 8007f7a:	429a      	cmp	r2, r3
 8007f7c:	d302      	bcc.n	8007f84 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8007f7e:	68bb      	ldr	r3, [r7, #8]
 8007f80:	2b00      	cmp	r3, #0
 8007f82:	d11d      	bne.n	8007fc0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8007f84:	68fb      	ldr	r3, [r7, #12]
 8007f86:	681b      	ldr	r3, [r3, #0]
 8007f88:	695b      	ldr	r3, [r3, #20]
 8007f8a:	f003 0304 	and.w	r3, r3, #4
 8007f8e:	2b04      	cmp	r3, #4
 8007f90:	d016      	beq.n	8007fc0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8007f92:	68fb      	ldr	r3, [r7, #12]
 8007f94:	2200      	movs	r2, #0
 8007f96:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8007f98:	68fb      	ldr	r3, [r7, #12]
 8007f9a:	2220      	movs	r2, #32
 8007f9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007fa0:	68fb      	ldr	r3, [r7, #12]
 8007fa2:	2200      	movs	r2, #0
 8007fa4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007fa8:	68fb      	ldr	r3, [r7, #12]
 8007faa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007fac:	f043 0220 	orr.w	r2, r3, #32
 8007fb0:	68fb      	ldr	r3, [r7, #12]
 8007fb2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	2200      	movs	r2, #0
 8007fb8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8007fbc:	2301      	movs	r3, #1
 8007fbe:	e007      	b.n	8007fd0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007fc0:	68fb      	ldr	r3, [r7, #12]
 8007fc2:	681b      	ldr	r3, [r3, #0]
 8007fc4:	695b      	ldr	r3, [r3, #20]
 8007fc6:	f003 0304 	and.w	r3, r3, #4
 8007fca:	2b04      	cmp	r3, #4
 8007fcc:	d1c3      	bne.n	8007f56 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8007fce:	2300      	movs	r3, #0
}
 8007fd0:	4618      	mov	r0, r3
 8007fd2:	3710      	adds	r7, #16
 8007fd4:	46bd      	mov	sp, r7
 8007fd6:	bd80      	pop	{r7, pc}

08007fd8 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007fd8:	b580      	push	{r7, lr}
 8007fda:	b084      	sub	sp, #16
 8007fdc:	af00      	add	r7, sp, #0
 8007fde:	60f8      	str	r0, [r7, #12]
 8007fe0:	60b9      	str	r1, [r7, #8]
 8007fe2:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007fe4:	e049      	b.n	800807a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8007fe6:	68fb      	ldr	r3, [r7, #12]
 8007fe8:	681b      	ldr	r3, [r3, #0]
 8007fea:	695b      	ldr	r3, [r3, #20]
 8007fec:	f003 0310 	and.w	r3, r3, #16
 8007ff0:	2b10      	cmp	r3, #16
 8007ff2:	d119      	bne.n	8008028 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007ff4:	68fb      	ldr	r3, [r7, #12]
 8007ff6:	681b      	ldr	r3, [r3, #0]
 8007ff8:	f06f 0210 	mvn.w	r2, #16
 8007ffc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8007ffe:	68fb      	ldr	r3, [r7, #12]
 8008000:	2200      	movs	r2, #0
 8008002:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8008004:	68fb      	ldr	r3, [r7, #12]
 8008006:	2220      	movs	r2, #32
 8008008:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800800c:	68fb      	ldr	r3, [r7, #12]
 800800e:	2200      	movs	r2, #0
 8008010:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8008014:	68fb      	ldr	r3, [r7, #12]
 8008016:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008018:	68fb      	ldr	r3, [r7, #12]
 800801a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800801c:	68fb      	ldr	r3, [r7, #12]
 800801e:	2200      	movs	r2, #0
 8008020:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8008024:	2301      	movs	r3, #1
 8008026:	e030      	b.n	800808a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008028:	f7fe fba2 	bl	8006770 <HAL_GetTick>
 800802c:	4602      	mov	r2, r0
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	1ad3      	subs	r3, r2, r3
 8008032:	68ba      	ldr	r2, [r7, #8]
 8008034:	429a      	cmp	r2, r3
 8008036:	d302      	bcc.n	800803e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8008038:	68bb      	ldr	r3, [r7, #8]
 800803a:	2b00      	cmp	r3, #0
 800803c:	d11d      	bne.n	800807a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800803e:	68fb      	ldr	r3, [r7, #12]
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	695b      	ldr	r3, [r3, #20]
 8008044:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008048:	2b40      	cmp	r3, #64	@ 0x40
 800804a:	d016      	beq.n	800807a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800804c:	68fb      	ldr	r3, [r7, #12]
 800804e:	2200      	movs	r2, #0
 8008050:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8008052:	68fb      	ldr	r3, [r7, #12]
 8008054:	2220      	movs	r2, #32
 8008056:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800805a:	68fb      	ldr	r3, [r7, #12]
 800805c:	2200      	movs	r2, #0
 800805e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008062:	68fb      	ldr	r3, [r7, #12]
 8008064:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008066:	f043 0220 	orr.w	r2, r3, #32
 800806a:	68fb      	ldr	r3, [r7, #12]
 800806c:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800806e:	68fb      	ldr	r3, [r7, #12]
 8008070:	2200      	movs	r2, #0
 8008072:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8008076:	2301      	movs	r3, #1
 8008078:	e007      	b.n	800808a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800807a:	68fb      	ldr	r3, [r7, #12]
 800807c:	681b      	ldr	r3, [r3, #0]
 800807e:	695b      	ldr	r3, [r3, #20]
 8008080:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008084:	2b40      	cmp	r3, #64	@ 0x40
 8008086:	d1ae      	bne.n	8007fe6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8008088:	2300      	movs	r3, #0
}
 800808a:	4618      	mov	r0, r3
 800808c:	3710      	adds	r7, #16
 800808e:	46bd      	mov	sp, r7
 8008090:	bd80      	pop	{r7, pc}

08008092 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8008092:	b480      	push	{r7}
 8008094:	b083      	sub	sp, #12
 8008096:	af00      	add	r7, sp, #0
 8008098:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	681b      	ldr	r3, [r3, #0]
 800809e:	695b      	ldr	r3, [r3, #20]
 80080a0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80080a4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80080a8:	d11b      	bne.n	80080e2 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80080b2:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	2200      	movs	r2, #0
 80080b8:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	2220      	movs	r2, #32
 80080be:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	2200      	movs	r2, #0
 80080c6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80080ce:	f043 0204 	orr.w	r2, r3, #4
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	2200      	movs	r2, #0
 80080da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80080de:	2301      	movs	r3, #1
 80080e0:	e000      	b.n	80080e4 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80080e2:	2300      	movs	r3, #0
}
 80080e4:	4618      	mov	r0, r3
 80080e6:	370c      	adds	r7, #12
 80080e8:	46bd      	mov	sp, r7
 80080ea:	bc80      	pop	{r7}
 80080ec:	4770      	bx	lr
	...

080080f0 <HAL_RCC_GetHCLKFreq>:
 80080f0:	b480      	push	{r7}
 80080f2:	af00      	add	r7, sp, #0
 80080f4:	4b02      	ldr	r3, [pc, #8]	@ (8008100 <HAL_RCC_GetHCLKFreq+0x10>)
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	4618      	mov	r0, r3
 80080fa:	46bd      	mov	sp, r7
 80080fc:	bc80      	pop	{r7}
 80080fe:	4770      	bx	lr
 8008100:	200000b0 	.word	0x200000b0

08008104 <HAL_RCC_GetPCLK1Freq>:
 8008104:	b580      	push	{r7, lr}
 8008106:	af00      	add	r7, sp, #0
 8008108:	f7ff fff2 	bl	80080f0 <HAL_RCC_GetHCLKFreq>
 800810c:	4602      	mov	r2, r0
 800810e:	4b05      	ldr	r3, [pc, #20]	@ (8008124 <HAL_RCC_GetPCLK1Freq+0x20>)
 8008110:	685b      	ldr	r3, [r3, #4]
 8008112:	0a1b      	lsrs	r3, r3, #8
 8008114:	f003 0307 	and.w	r3, r3, #7
 8008118:	4903      	ldr	r1, [pc, #12]	@ (8008128 <HAL_RCC_GetPCLK1Freq+0x24>)
 800811a:	5ccb      	ldrb	r3, [r1, r3]
 800811c:	fa22 f303 	lsr.w	r3, r2, r3
 8008120:	4618      	mov	r0, r3
 8008122:	bd80      	pop	{r7, pc}
 8008124:	40021000 	.word	0x40021000
 8008128:	0800b9a4 	.word	0x0800b9a4

0800812c <HAL_RCC_GetPCLK2Freq>:
 800812c:	b580      	push	{r7, lr}
 800812e:	af00      	add	r7, sp, #0
 8008130:	f7ff ffde 	bl	80080f0 <HAL_RCC_GetHCLKFreq>
 8008134:	4602      	mov	r2, r0
 8008136:	4b05      	ldr	r3, [pc, #20]	@ (800814c <HAL_RCC_GetPCLK2Freq+0x20>)
 8008138:	685b      	ldr	r3, [r3, #4]
 800813a:	0adb      	lsrs	r3, r3, #11
 800813c:	f003 0307 	and.w	r3, r3, #7
 8008140:	4903      	ldr	r1, [pc, #12]	@ (8008150 <HAL_RCC_GetPCLK2Freq+0x24>)
 8008142:	5ccb      	ldrb	r3, [r1, r3]
 8008144:	fa22 f303 	lsr.w	r3, r2, r3
 8008148:	4618      	mov	r0, r3
 800814a:	bd80      	pop	{r7, pc}
 800814c:	40021000 	.word	0x40021000
 8008150:	0800b9a4 	.word	0x0800b9a4

08008154 <HAL_TIM_Base_Init>:
 8008154:	b580      	push	{r7, lr}
 8008156:	b082      	sub	sp, #8
 8008158:	af00      	add	r7, sp, #0
 800815a:	6078      	str	r0, [r7, #4]
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	2b00      	cmp	r3, #0
 8008160:	d101      	bne.n	8008166 <HAL_TIM_Base_Init+0x12>
 8008162:	2301      	movs	r3, #1
 8008164:	e041      	b.n	80081ea <HAL_TIM_Base_Init+0x96>
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800816c:	b2db      	uxtb	r3, r3
 800816e:	2b00      	cmp	r3, #0
 8008170:	d106      	bne.n	8008180 <HAL_TIM_Base_Init+0x2c>
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	2200      	movs	r2, #0
 8008176:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
 800817a:	6878      	ldr	r0, [r7, #4]
 800817c:	f7fd feb8 	bl	8005ef0 <HAL_TIM_Base_MspInit>
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	2202      	movs	r2, #2
 8008184:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	681a      	ldr	r2, [r3, #0]
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	3304      	adds	r3, #4
 8008190:	4619      	mov	r1, r3
 8008192:	4610      	mov	r0, r2
 8008194:	f000 fc64 	bl	8008a60 <TIM_Base_SetConfig>
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	2201      	movs	r2, #1
 800819c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	2201      	movs	r2, #1
 80081a4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	2201      	movs	r2, #1
 80081ac:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	2201      	movs	r2, #1
 80081b4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	2201      	movs	r2, #1
 80081bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	2201      	movs	r2, #1
 80081c4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	2201      	movs	r2, #1
 80081cc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	2201      	movs	r2, #1
 80081d4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	2201      	movs	r2, #1
 80081dc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	2201      	movs	r2, #1
 80081e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 80081e8:	2300      	movs	r3, #0
 80081ea:	4618      	mov	r0, r3
 80081ec:	3708      	adds	r7, #8
 80081ee:	46bd      	mov	sp, r7
 80081f0:	bd80      	pop	{r7, pc}
	...

080081f4 <HAL_TIM_Base_Start>:
 80081f4:	b480      	push	{r7}
 80081f6:	b085      	sub	sp, #20
 80081f8:	af00      	add	r7, sp, #0
 80081fa:	6078      	str	r0, [r7, #4]
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008202:	b2db      	uxtb	r3, r3
 8008204:	2b01      	cmp	r3, #1
 8008206:	d001      	beq.n	800820c <HAL_TIM_Base_Start+0x18>
 8008208:	2301      	movs	r3, #1
 800820a:	e03c      	b.n	8008286 <HAL_TIM_Base_Start+0x92>
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	2202      	movs	r2, #2
 8008210:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	4a1d      	ldr	r2, [pc, #116]	@ (8008290 <HAL_TIM_Base_Start+0x9c>)
 800821a:	4293      	cmp	r3, r2
 800821c:	d018      	beq.n	8008250 <HAL_TIM_Base_Start+0x5c>
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	681b      	ldr	r3, [r3, #0]
 8008222:	4a1c      	ldr	r2, [pc, #112]	@ (8008294 <HAL_TIM_Base_Start+0xa0>)
 8008224:	4293      	cmp	r3, r2
 8008226:	d013      	beq.n	8008250 <HAL_TIM_Base_Start+0x5c>
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	681b      	ldr	r3, [r3, #0]
 800822c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008230:	d00e      	beq.n	8008250 <HAL_TIM_Base_Start+0x5c>
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	4a18      	ldr	r2, [pc, #96]	@ (8008298 <HAL_TIM_Base_Start+0xa4>)
 8008238:	4293      	cmp	r3, r2
 800823a:	d009      	beq.n	8008250 <HAL_TIM_Base_Start+0x5c>
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	4a16      	ldr	r2, [pc, #88]	@ (800829c <HAL_TIM_Base_Start+0xa8>)
 8008242:	4293      	cmp	r3, r2
 8008244:	d004      	beq.n	8008250 <HAL_TIM_Base_Start+0x5c>
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	681b      	ldr	r3, [r3, #0]
 800824a:	4a15      	ldr	r2, [pc, #84]	@ (80082a0 <HAL_TIM_Base_Start+0xac>)
 800824c:	4293      	cmp	r3, r2
 800824e:	d111      	bne.n	8008274 <HAL_TIM_Base_Start+0x80>
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	681b      	ldr	r3, [r3, #0]
 8008254:	689b      	ldr	r3, [r3, #8]
 8008256:	f003 0307 	and.w	r3, r3, #7
 800825a:	60fb      	str	r3, [r7, #12]
 800825c:	68fb      	ldr	r3, [r7, #12]
 800825e:	2b06      	cmp	r3, #6
 8008260:	d010      	beq.n	8008284 <HAL_TIM_Base_Start+0x90>
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	681a      	ldr	r2, [r3, #0]
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	f042 0201 	orr.w	r2, r2, #1
 8008270:	601a      	str	r2, [r3, #0]
 8008272:	e007      	b.n	8008284 <HAL_TIM_Base_Start+0x90>
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	681b      	ldr	r3, [r3, #0]
 8008278:	681a      	ldr	r2, [r3, #0]
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	f042 0201 	orr.w	r2, r2, #1
 8008282:	601a      	str	r2, [r3, #0]
 8008284:	2300      	movs	r3, #0
 8008286:	4618      	mov	r0, r3
 8008288:	3714      	adds	r7, #20
 800828a:	46bd      	mov	sp, r7
 800828c:	bc80      	pop	{r7}
 800828e:	4770      	bx	lr
 8008290:	40012c00 	.word	0x40012c00
 8008294:	40013400 	.word	0x40013400
 8008298:	40000400 	.word	0x40000400
 800829c:	40000800 	.word	0x40000800
 80082a0:	40000c00 	.word	0x40000c00

080082a4 <HAL_TIM_Base_Stop>:
 80082a4:	b480      	push	{r7}
 80082a6:	b083      	sub	sp, #12
 80082a8:	af00      	add	r7, sp, #0
 80082aa:	6078      	str	r0, [r7, #4]
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	6a1a      	ldr	r2, [r3, #32]
 80082b2:	f241 1311 	movw	r3, #4369	@ 0x1111
 80082b6:	4013      	ands	r3, r2
 80082b8:	2b00      	cmp	r3, #0
 80082ba:	d10f      	bne.n	80082dc <HAL_TIM_Base_Stop+0x38>
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	6a1a      	ldr	r2, [r3, #32]
 80082c2:	f240 4344 	movw	r3, #1092	@ 0x444
 80082c6:	4013      	ands	r3, r2
 80082c8:	2b00      	cmp	r3, #0
 80082ca:	d107      	bne.n	80082dc <HAL_TIM_Base_Stop+0x38>
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	681a      	ldr	r2, [r3, #0]
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	681b      	ldr	r3, [r3, #0]
 80082d6:	f022 0201 	bic.w	r2, r2, #1
 80082da:	601a      	str	r2, [r3, #0]
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	2201      	movs	r2, #1
 80082e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 80082e4:	2300      	movs	r3, #0
 80082e6:	4618      	mov	r0, r3
 80082e8:	370c      	adds	r7, #12
 80082ea:	46bd      	mov	sp, r7
 80082ec:	bc80      	pop	{r7}
 80082ee:	4770      	bx	lr

080082f0 <HAL_TIM_PWM_Init>:
 80082f0:	b580      	push	{r7, lr}
 80082f2:	b082      	sub	sp, #8
 80082f4:	af00      	add	r7, sp, #0
 80082f6:	6078      	str	r0, [r7, #4]
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	2b00      	cmp	r3, #0
 80082fc:	d101      	bne.n	8008302 <HAL_TIM_PWM_Init+0x12>
 80082fe:	2301      	movs	r3, #1
 8008300:	e041      	b.n	8008386 <HAL_TIM_PWM_Init+0x96>
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008308:	b2db      	uxtb	r3, r3
 800830a:	2b00      	cmp	r3, #0
 800830c:	d106      	bne.n	800831c <HAL_TIM_PWM_Init+0x2c>
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	2200      	movs	r2, #0
 8008312:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
 8008316:	6878      	ldr	r0, [r7, #4]
 8008318:	f000 f839 	bl	800838e <HAL_TIM_PWM_MspInit>
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	2202      	movs	r2, #2
 8008320:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	681a      	ldr	r2, [r3, #0]
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	3304      	adds	r3, #4
 800832c:	4619      	mov	r1, r3
 800832e:	4610      	mov	r0, r2
 8008330:	f000 fb96 	bl	8008a60 <TIM_Base_SetConfig>
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	2201      	movs	r2, #1
 8008338:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	2201      	movs	r2, #1
 8008340:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	2201      	movs	r2, #1
 8008348:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	2201      	movs	r2, #1
 8008350:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	2201      	movs	r2, #1
 8008358:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	2201      	movs	r2, #1
 8008360:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	2201      	movs	r2, #1
 8008368:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	2201      	movs	r2, #1
 8008370:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	2201      	movs	r2, #1
 8008378:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	2201      	movs	r2, #1
 8008380:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8008384:	2300      	movs	r3, #0
 8008386:	4618      	mov	r0, r3
 8008388:	3708      	adds	r7, #8
 800838a:	46bd      	mov	sp, r7
 800838c:	bd80      	pop	{r7, pc}

0800838e <HAL_TIM_PWM_MspInit>:
 800838e:	b480      	push	{r7}
 8008390:	b083      	sub	sp, #12
 8008392:	af00      	add	r7, sp, #0
 8008394:	6078      	str	r0, [r7, #4]
 8008396:	bf00      	nop
 8008398:	370c      	adds	r7, #12
 800839a:	46bd      	mov	sp, r7
 800839c:	bc80      	pop	{r7}
 800839e:	4770      	bx	lr

080083a0 <HAL_TIM_PWM_Start>:
 80083a0:	b580      	push	{r7, lr}
 80083a2:	b084      	sub	sp, #16
 80083a4:	af00      	add	r7, sp, #0
 80083a6:	6078      	str	r0, [r7, #4]
 80083a8:	6039      	str	r1, [r7, #0]
 80083aa:	683b      	ldr	r3, [r7, #0]
 80083ac:	2b00      	cmp	r3, #0
 80083ae:	d109      	bne.n	80083c4 <HAL_TIM_PWM_Start+0x24>
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80083b6:	b2db      	uxtb	r3, r3
 80083b8:	2b01      	cmp	r3, #1
 80083ba:	bf14      	ite	ne
 80083bc:	2301      	movne	r3, #1
 80083be:	2300      	moveq	r3, #0
 80083c0:	b2db      	uxtb	r3, r3
 80083c2:	e022      	b.n	800840a <HAL_TIM_PWM_Start+0x6a>
 80083c4:	683b      	ldr	r3, [r7, #0]
 80083c6:	2b04      	cmp	r3, #4
 80083c8:	d109      	bne.n	80083de <HAL_TIM_PWM_Start+0x3e>
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80083d0:	b2db      	uxtb	r3, r3
 80083d2:	2b01      	cmp	r3, #1
 80083d4:	bf14      	ite	ne
 80083d6:	2301      	movne	r3, #1
 80083d8:	2300      	moveq	r3, #0
 80083da:	b2db      	uxtb	r3, r3
 80083dc:	e015      	b.n	800840a <HAL_TIM_PWM_Start+0x6a>
 80083de:	683b      	ldr	r3, [r7, #0]
 80083e0:	2b08      	cmp	r3, #8
 80083e2:	d109      	bne.n	80083f8 <HAL_TIM_PWM_Start+0x58>
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80083ea:	b2db      	uxtb	r3, r3
 80083ec:	2b01      	cmp	r3, #1
 80083ee:	bf14      	ite	ne
 80083f0:	2301      	movne	r3, #1
 80083f2:	2300      	moveq	r3, #0
 80083f4:	b2db      	uxtb	r3, r3
 80083f6:	e008      	b.n	800840a <HAL_TIM_PWM_Start+0x6a>
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80083fe:	b2db      	uxtb	r3, r3
 8008400:	2b01      	cmp	r3, #1
 8008402:	bf14      	ite	ne
 8008404:	2301      	movne	r3, #1
 8008406:	2300      	moveq	r3, #0
 8008408:	b2db      	uxtb	r3, r3
 800840a:	2b00      	cmp	r3, #0
 800840c:	d001      	beq.n	8008412 <HAL_TIM_PWM_Start+0x72>
 800840e:	2301      	movs	r3, #1
 8008410:	e072      	b.n	80084f8 <HAL_TIM_PWM_Start+0x158>
 8008412:	683b      	ldr	r3, [r7, #0]
 8008414:	2b00      	cmp	r3, #0
 8008416:	d104      	bne.n	8008422 <HAL_TIM_PWM_Start+0x82>
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	2202      	movs	r2, #2
 800841c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008420:	e013      	b.n	800844a <HAL_TIM_PWM_Start+0xaa>
 8008422:	683b      	ldr	r3, [r7, #0]
 8008424:	2b04      	cmp	r3, #4
 8008426:	d104      	bne.n	8008432 <HAL_TIM_PWM_Start+0x92>
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	2202      	movs	r2, #2
 800842c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008430:	e00b      	b.n	800844a <HAL_TIM_PWM_Start+0xaa>
 8008432:	683b      	ldr	r3, [r7, #0]
 8008434:	2b08      	cmp	r3, #8
 8008436:	d104      	bne.n	8008442 <HAL_TIM_PWM_Start+0xa2>
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	2202      	movs	r2, #2
 800843c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008440:	e003      	b.n	800844a <HAL_TIM_PWM_Start+0xaa>
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	2202      	movs	r2, #2
 8008446:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	2201      	movs	r2, #1
 8008450:	6839      	ldr	r1, [r7, #0]
 8008452:	4618      	mov	r0, r3
 8008454:	f000 fdcc 	bl	8008ff0 <TIM_CCxChannelCmd>
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	4a28      	ldr	r2, [pc, #160]	@ (8008500 <HAL_TIM_PWM_Start+0x160>)
 800845e:	4293      	cmp	r3, r2
 8008460:	d004      	beq.n	800846c <HAL_TIM_PWM_Start+0xcc>
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	681b      	ldr	r3, [r3, #0]
 8008466:	4a27      	ldr	r2, [pc, #156]	@ (8008504 <HAL_TIM_PWM_Start+0x164>)
 8008468:	4293      	cmp	r3, r2
 800846a:	d101      	bne.n	8008470 <HAL_TIM_PWM_Start+0xd0>
 800846c:	2301      	movs	r3, #1
 800846e:	e000      	b.n	8008472 <HAL_TIM_PWM_Start+0xd2>
 8008470:	2300      	movs	r3, #0
 8008472:	2b00      	cmp	r3, #0
 8008474:	d007      	beq.n	8008486 <HAL_TIM_PWM_Start+0xe6>
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	681b      	ldr	r3, [r3, #0]
 800847a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8008484:	645a      	str	r2, [r3, #68]	@ 0x44
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	4a1d      	ldr	r2, [pc, #116]	@ (8008500 <HAL_TIM_PWM_Start+0x160>)
 800848c:	4293      	cmp	r3, r2
 800848e:	d018      	beq.n	80084c2 <HAL_TIM_PWM_Start+0x122>
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	4a1b      	ldr	r2, [pc, #108]	@ (8008504 <HAL_TIM_PWM_Start+0x164>)
 8008496:	4293      	cmp	r3, r2
 8008498:	d013      	beq.n	80084c2 <HAL_TIM_PWM_Start+0x122>
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	681b      	ldr	r3, [r3, #0]
 800849e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80084a2:	d00e      	beq.n	80084c2 <HAL_TIM_PWM_Start+0x122>
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	4a17      	ldr	r2, [pc, #92]	@ (8008508 <HAL_TIM_PWM_Start+0x168>)
 80084aa:	4293      	cmp	r3, r2
 80084ac:	d009      	beq.n	80084c2 <HAL_TIM_PWM_Start+0x122>
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	681b      	ldr	r3, [r3, #0]
 80084b2:	4a16      	ldr	r2, [pc, #88]	@ (800850c <HAL_TIM_PWM_Start+0x16c>)
 80084b4:	4293      	cmp	r3, r2
 80084b6:	d004      	beq.n	80084c2 <HAL_TIM_PWM_Start+0x122>
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	4a14      	ldr	r2, [pc, #80]	@ (8008510 <HAL_TIM_PWM_Start+0x170>)
 80084be:	4293      	cmp	r3, r2
 80084c0:	d111      	bne.n	80084e6 <HAL_TIM_PWM_Start+0x146>
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	681b      	ldr	r3, [r3, #0]
 80084c6:	689b      	ldr	r3, [r3, #8]
 80084c8:	f003 0307 	and.w	r3, r3, #7
 80084cc:	60fb      	str	r3, [r7, #12]
 80084ce:	68fb      	ldr	r3, [r7, #12]
 80084d0:	2b06      	cmp	r3, #6
 80084d2:	d010      	beq.n	80084f6 <HAL_TIM_PWM_Start+0x156>
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	681b      	ldr	r3, [r3, #0]
 80084d8:	681a      	ldr	r2, [r3, #0]
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	681b      	ldr	r3, [r3, #0]
 80084de:	f042 0201 	orr.w	r2, r2, #1
 80084e2:	601a      	str	r2, [r3, #0]
 80084e4:	e007      	b.n	80084f6 <HAL_TIM_PWM_Start+0x156>
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	681b      	ldr	r3, [r3, #0]
 80084ea:	681a      	ldr	r2, [r3, #0]
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	681b      	ldr	r3, [r3, #0]
 80084f0:	f042 0201 	orr.w	r2, r2, #1
 80084f4:	601a      	str	r2, [r3, #0]
 80084f6:	2300      	movs	r3, #0
 80084f8:	4618      	mov	r0, r3
 80084fa:	3710      	adds	r7, #16
 80084fc:	46bd      	mov	sp, r7
 80084fe:	bd80      	pop	{r7, pc}
 8008500:	40012c00 	.word	0x40012c00
 8008504:	40013400 	.word	0x40013400
 8008508:	40000400 	.word	0x40000400
 800850c:	40000800 	.word	0x40000800
 8008510:	40000c00 	.word	0x40000c00

08008514 <HAL_TIM_IRQHandler>:
 8008514:	b580      	push	{r7, lr}
 8008516:	b084      	sub	sp, #16
 8008518:	af00      	add	r7, sp, #0
 800851a:	6078      	str	r0, [r7, #4]
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	681b      	ldr	r3, [r3, #0]
 8008520:	68db      	ldr	r3, [r3, #12]
 8008522:	60fb      	str	r3, [r7, #12]
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	681b      	ldr	r3, [r3, #0]
 8008528:	691b      	ldr	r3, [r3, #16]
 800852a:	60bb      	str	r3, [r7, #8]
 800852c:	68bb      	ldr	r3, [r7, #8]
 800852e:	f003 0302 	and.w	r3, r3, #2
 8008532:	2b00      	cmp	r3, #0
 8008534:	d020      	beq.n	8008578 <HAL_TIM_IRQHandler+0x64>
 8008536:	68fb      	ldr	r3, [r7, #12]
 8008538:	f003 0302 	and.w	r3, r3, #2
 800853c:	2b00      	cmp	r3, #0
 800853e:	d01b      	beq.n	8008578 <HAL_TIM_IRQHandler+0x64>
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	681b      	ldr	r3, [r3, #0]
 8008544:	f06f 0202 	mvn.w	r2, #2
 8008548:	611a      	str	r2, [r3, #16]
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	2201      	movs	r2, #1
 800854e:	771a      	strb	r2, [r3, #28]
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	681b      	ldr	r3, [r3, #0]
 8008554:	699b      	ldr	r3, [r3, #24]
 8008556:	f003 0303 	and.w	r3, r3, #3
 800855a:	2b00      	cmp	r3, #0
 800855c:	d003      	beq.n	8008566 <HAL_TIM_IRQHandler+0x52>
 800855e:	6878      	ldr	r0, [r7, #4]
 8008560:	f000 fa63 	bl	8008a2a <HAL_TIM_IC_CaptureCallback>
 8008564:	e005      	b.n	8008572 <HAL_TIM_IRQHandler+0x5e>
 8008566:	6878      	ldr	r0, [r7, #4]
 8008568:	f000 fa56 	bl	8008a18 <HAL_TIM_OC_DelayElapsedCallback>
 800856c:	6878      	ldr	r0, [r7, #4]
 800856e:	f000 fa65 	bl	8008a3c <HAL_TIM_PWM_PulseFinishedCallback>
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	2200      	movs	r2, #0
 8008576:	771a      	strb	r2, [r3, #28]
 8008578:	68bb      	ldr	r3, [r7, #8]
 800857a:	f003 0304 	and.w	r3, r3, #4
 800857e:	2b00      	cmp	r3, #0
 8008580:	d020      	beq.n	80085c4 <HAL_TIM_IRQHandler+0xb0>
 8008582:	68fb      	ldr	r3, [r7, #12]
 8008584:	f003 0304 	and.w	r3, r3, #4
 8008588:	2b00      	cmp	r3, #0
 800858a:	d01b      	beq.n	80085c4 <HAL_TIM_IRQHandler+0xb0>
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	681b      	ldr	r3, [r3, #0]
 8008590:	f06f 0204 	mvn.w	r2, #4
 8008594:	611a      	str	r2, [r3, #16]
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	2202      	movs	r2, #2
 800859a:	771a      	strb	r2, [r3, #28]
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	681b      	ldr	r3, [r3, #0]
 80085a0:	699b      	ldr	r3, [r3, #24]
 80085a2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80085a6:	2b00      	cmp	r3, #0
 80085a8:	d003      	beq.n	80085b2 <HAL_TIM_IRQHandler+0x9e>
 80085aa:	6878      	ldr	r0, [r7, #4]
 80085ac:	f000 fa3d 	bl	8008a2a <HAL_TIM_IC_CaptureCallback>
 80085b0:	e005      	b.n	80085be <HAL_TIM_IRQHandler+0xaa>
 80085b2:	6878      	ldr	r0, [r7, #4]
 80085b4:	f000 fa30 	bl	8008a18 <HAL_TIM_OC_DelayElapsedCallback>
 80085b8:	6878      	ldr	r0, [r7, #4]
 80085ba:	f000 fa3f 	bl	8008a3c <HAL_TIM_PWM_PulseFinishedCallback>
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	2200      	movs	r2, #0
 80085c2:	771a      	strb	r2, [r3, #28]
 80085c4:	68bb      	ldr	r3, [r7, #8]
 80085c6:	f003 0308 	and.w	r3, r3, #8
 80085ca:	2b00      	cmp	r3, #0
 80085cc:	d020      	beq.n	8008610 <HAL_TIM_IRQHandler+0xfc>
 80085ce:	68fb      	ldr	r3, [r7, #12]
 80085d0:	f003 0308 	and.w	r3, r3, #8
 80085d4:	2b00      	cmp	r3, #0
 80085d6:	d01b      	beq.n	8008610 <HAL_TIM_IRQHandler+0xfc>
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	681b      	ldr	r3, [r3, #0]
 80085dc:	f06f 0208 	mvn.w	r2, #8
 80085e0:	611a      	str	r2, [r3, #16]
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	2204      	movs	r2, #4
 80085e6:	771a      	strb	r2, [r3, #28]
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	681b      	ldr	r3, [r3, #0]
 80085ec:	69db      	ldr	r3, [r3, #28]
 80085ee:	f003 0303 	and.w	r3, r3, #3
 80085f2:	2b00      	cmp	r3, #0
 80085f4:	d003      	beq.n	80085fe <HAL_TIM_IRQHandler+0xea>
 80085f6:	6878      	ldr	r0, [r7, #4]
 80085f8:	f000 fa17 	bl	8008a2a <HAL_TIM_IC_CaptureCallback>
 80085fc:	e005      	b.n	800860a <HAL_TIM_IRQHandler+0xf6>
 80085fe:	6878      	ldr	r0, [r7, #4]
 8008600:	f000 fa0a 	bl	8008a18 <HAL_TIM_OC_DelayElapsedCallback>
 8008604:	6878      	ldr	r0, [r7, #4]
 8008606:	f000 fa19 	bl	8008a3c <HAL_TIM_PWM_PulseFinishedCallback>
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	2200      	movs	r2, #0
 800860e:	771a      	strb	r2, [r3, #28]
 8008610:	68bb      	ldr	r3, [r7, #8]
 8008612:	f003 0310 	and.w	r3, r3, #16
 8008616:	2b00      	cmp	r3, #0
 8008618:	d020      	beq.n	800865c <HAL_TIM_IRQHandler+0x148>
 800861a:	68fb      	ldr	r3, [r7, #12]
 800861c:	f003 0310 	and.w	r3, r3, #16
 8008620:	2b00      	cmp	r3, #0
 8008622:	d01b      	beq.n	800865c <HAL_TIM_IRQHandler+0x148>
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	f06f 0210 	mvn.w	r2, #16
 800862c:	611a      	str	r2, [r3, #16]
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	2208      	movs	r2, #8
 8008632:	771a      	strb	r2, [r3, #28]
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	681b      	ldr	r3, [r3, #0]
 8008638:	69db      	ldr	r3, [r3, #28]
 800863a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800863e:	2b00      	cmp	r3, #0
 8008640:	d003      	beq.n	800864a <HAL_TIM_IRQHandler+0x136>
 8008642:	6878      	ldr	r0, [r7, #4]
 8008644:	f000 f9f1 	bl	8008a2a <HAL_TIM_IC_CaptureCallback>
 8008648:	e005      	b.n	8008656 <HAL_TIM_IRQHandler+0x142>
 800864a:	6878      	ldr	r0, [r7, #4]
 800864c:	f000 f9e4 	bl	8008a18 <HAL_TIM_OC_DelayElapsedCallback>
 8008650:	6878      	ldr	r0, [r7, #4]
 8008652:	f000 f9f3 	bl	8008a3c <HAL_TIM_PWM_PulseFinishedCallback>
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	2200      	movs	r2, #0
 800865a:	771a      	strb	r2, [r3, #28]
 800865c:	68bb      	ldr	r3, [r7, #8]
 800865e:	f003 0301 	and.w	r3, r3, #1
 8008662:	2b00      	cmp	r3, #0
 8008664:	d00c      	beq.n	8008680 <HAL_TIM_IRQHandler+0x16c>
 8008666:	68fb      	ldr	r3, [r7, #12]
 8008668:	f003 0301 	and.w	r3, r3, #1
 800866c:	2b00      	cmp	r3, #0
 800866e:	d007      	beq.n	8008680 <HAL_TIM_IRQHandler+0x16c>
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	681b      	ldr	r3, [r3, #0]
 8008674:	f06f 0201 	mvn.w	r2, #1
 8008678:	611a      	str	r2, [r3, #16]
 800867a:	6878      	ldr	r0, [r7, #4]
 800867c:	f000 f9c3 	bl	8008a06 <HAL_TIM_PeriodElapsedCallback>
 8008680:	68bb      	ldr	r3, [r7, #8]
 8008682:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008686:	2b00      	cmp	r3, #0
 8008688:	d00c      	beq.n	80086a4 <HAL_TIM_IRQHandler+0x190>
 800868a:	68fb      	ldr	r3, [r7, #12]
 800868c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008690:	2b00      	cmp	r3, #0
 8008692:	d007      	beq.n	80086a4 <HAL_TIM_IRQHandler+0x190>
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	681b      	ldr	r3, [r3, #0]
 8008698:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800869c:	611a      	str	r2, [r3, #16]
 800869e:	6878      	ldr	r0, [r7, #4]
 80086a0:	f000 fd3f 	bl	8009122 <HAL_TIMEx_BreakCallback>
 80086a4:	68bb      	ldr	r3, [r7, #8]
 80086a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80086aa:	2b00      	cmp	r3, #0
 80086ac:	d00c      	beq.n	80086c8 <HAL_TIM_IRQHandler+0x1b4>
 80086ae:	68fb      	ldr	r3, [r7, #12]
 80086b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80086b4:	2b00      	cmp	r3, #0
 80086b6:	d007      	beq.n	80086c8 <HAL_TIM_IRQHandler+0x1b4>
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	681b      	ldr	r3, [r3, #0]
 80086bc:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80086c0:	611a      	str	r2, [r3, #16]
 80086c2:	6878      	ldr	r0, [r7, #4]
 80086c4:	f000 f9c3 	bl	8008a4e <HAL_TIM_TriggerCallback>
 80086c8:	68bb      	ldr	r3, [r7, #8]
 80086ca:	f003 0320 	and.w	r3, r3, #32
 80086ce:	2b00      	cmp	r3, #0
 80086d0:	d00c      	beq.n	80086ec <HAL_TIM_IRQHandler+0x1d8>
 80086d2:	68fb      	ldr	r3, [r7, #12]
 80086d4:	f003 0320 	and.w	r3, r3, #32
 80086d8:	2b00      	cmp	r3, #0
 80086da:	d007      	beq.n	80086ec <HAL_TIM_IRQHandler+0x1d8>
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	681b      	ldr	r3, [r3, #0]
 80086e0:	f06f 0220 	mvn.w	r2, #32
 80086e4:	611a      	str	r2, [r3, #16]
 80086e6:	6878      	ldr	r0, [r7, #4]
 80086e8:	f000 fd12 	bl	8009110 <HAL_TIMEx_CommutCallback>
 80086ec:	bf00      	nop
 80086ee:	3710      	adds	r7, #16
 80086f0:	46bd      	mov	sp, r7
 80086f2:	bd80      	pop	{r7, pc}

080086f4 <HAL_TIM_PWM_ConfigChannel>:
 80086f4:	b580      	push	{r7, lr}
 80086f6:	b086      	sub	sp, #24
 80086f8:	af00      	add	r7, sp, #0
 80086fa:	60f8      	str	r0, [r7, #12]
 80086fc:	60b9      	str	r1, [r7, #8]
 80086fe:	607a      	str	r2, [r7, #4]
 8008700:	2300      	movs	r3, #0
 8008702:	75fb      	strb	r3, [r7, #23]
 8008704:	68fb      	ldr	r3, [r7, #12]
 8008706:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800870a:	2b01      	cmp	r3, #1
 800870c:	d101      	bne.n	8008712 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800870e:	2302      	movs	r3, #2
 8008710:	e0ae      	b.n	8008870 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8008712:	68fb      	ldr	r3, [r7, #12]
 8008714:	2201      	movs	r2, #1
 8008716:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	2b0c      	cmp	r3, #12
 800871e:	f200 809f 	bhi.w	8008860 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8008722:	a201      	add	r2, pc, #4	@ (adr r2, 8008728 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8008724:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008728:	0800875d 	.word	0x0800875d
 800872c:	08008861 	.word	0x08008861
 8008730:	08008861 	.word	0x08008861
 8008734:	08008861 	.word	0x08008861
 8008738:	0800879d 	.word	0x0800879d
 800873c:	08008861 	.word	0x08008861
 8008740:	08008861 	.word	0x08008861
 8008744:	08008861 	.word	0x08008861
 8008748:	080087df 	.word	0x080087df
 800874c:	08008861 	.word	0x08008861
 8008750:	08008861 	.word	0x08008861
 8008754:	08008861 	.word	0x08008861
 8008758:	0800881f 	.word	0x0800881f
 800875c:	68fb      	ldr	r3, [r7, #12]
 800875e:	681b      	ldr	r3, [r3, #0]
 8008760:	68b9      	ldr	r1, [r7, #8]
 8008762:	4618      	mov	r0, r3
 8008764:	f000 fa02 	bl	8008b6c <TIM_OC1_SetConfig>
 8008768:	68fb      	ldr	r3, [r7, #12]
 800876a:	681b      	ldr	r3, [r3, #0]
 800876c:	699a      	ldr	r2, [r3, #24]
 800876e:	68fb      	ldr	r3, [r7, #12]
 8008770:	681b      	ldr	r3, [r3, #0]
 8008772:	f042 0208 	orr.w	r2, r2, #8
 8008776:	619a      	str	r2, [r3, #24]
 8008778:	68fb      	ldr	r3, [r7, #12]
 800877a:	681b      	ldr	r3, [r3, #0]
 800877c:	699a      	ldr	r2, [r3, #24]
 800877e:	68fb      	ldr	r3, [r7, #12]
 8008780:	681b      	ldr	r3, [r3, #0]
 8008782:	f022 0204 	bic.w	r2, r2, #4
 8008786:	619a      	str	r2, [r3, #24]
 8008788:	68fb      	ldr	r3, [r7, #12]
 800878a:	681b      	ldr	r3, [r3, #0]
 800878c:	6999      	ldr	r1, [r3, #24]
 800878e:	68bb      	ldr	r3, [r7, #8]
 8008790:	691a      	ldr	r2, [r3, #16]
 8008792:	68fb      	ldr	r3, [r7, #12]
 8008794:	681b      	ldr	r3, [r3, #0]
 8008796:	430a      	orrs	r2, r1
 8008798:	619a      	str	r2, [r3, #24]
 800879a:	e064      	b.n	8008866 <HAL_TIM_PWM_ConfigChannel+0x172>
 800879c:	68fb      	ldr	r3, [r7, #12]
 800879e:	681b      	ldr	r3, [r3, #0]
 80087a0:	68b9      	ldr	r1, [r7, #8]
 80087a2:	4618      	mov	r0, r3
 80087a4:	f000 fa52 	bl	8008c4c <TIM_OC2_SetConfig>
 80087a8:	68fb      	ldr	r3, [r7, #12]
 80087aa:	681b      	ldr	r3, [r3, #0]
 80087ac:	699a      	ldr	r2, [r3, #24]
 80087ae:	68fb      	ldr	r3, [r7, #12]
 80087b0:	681b      	ldr	r3, [r3, #0]
 80087b2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80087b6:	619a      	str	r2, [r3, #24]
 80087b8:	68fb      	ldr	r3, [r7, #12]
 80087ba:	681b      	ldr	r3, [r3, #0]
 80087bc:	699a      	ldr	r2, [r3, #24]
 80087be:	68fb      	ldr	r3, [r7, #12]
 80087c0:	681b      	ldr	r3, [r3, #0]
 80087c2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80087c6:	619a      	str	r2, [r3, #24]
 80087c8:	68fb      	ldr	r3, [r7, #12]
 80087ca:	681b      	ldr	r3, [r3, #0]
 80087cc:	6999      	ldr	r1, [r3, #24]
 80087ce:	68bb      	ldr	r3, [r7, #8]
 80087d0:	691b      	ldr	r3, [r3, #16]
 80087d2:	021a      	lsls	r2, r3, #8
 80087d4:	68fb      	ldr	r3, [r7, #12]
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	430a      	orrs	r2, r1
 80087da:	619a      	str	r2, [r3, #24]
 80087dc:	e043      	b.n	8008866 <HAL_TIM_PWM_ConfigChannel+0x172>
 80087de:	68fb      	ldr	r3, [r7, #12]
 80087e0:	681b      	ldr	r3, [r3, #0]
 80087e2:	68b9      	ldr	r1, [r7, #8]
 80087e4:	4618      	mov	r0, r3
 80087e6:	f000 faa5 	bl	8008d34 <TIM_OC3_SetConfig>
 80087ea:	68fb      	ldr	r3, [r7, #12]
 80087ec:	681b      	ldr	r3, [r3, #0]
 80087ee:	69da      	ldr	r2, [r3, #28]
 80087f0:	68fb      	ldr	r3, [r7, #12]
 80087f2:	681b      	ldr	r3, [r3, #0]
 80087f4:	f042 0208 	orr.w	r2, r2, #8
 80087f8:	61da      	str	r2, [r3, #28]
 80087fa:	68fb      	ldr	r3, [r7, #12]
 80087fc:	681b      	ldr	r3, [r3, #0]
 80087fe:	69da      	ldr	r2, [r3, #28]
 8008800:	68fb      	ldr	r3, [r7, #12]
 8008802:	681b      	ldr	r3, [r3, #0]
 8008804:	f022 0204 	bic.w	r2, r2, #4
 8008808:	61da      	str	r2, [r3, #28]
 800880a:	68fb      	ldr	r3, [r7, #12]
 800880c:	681b      	ldr	r3, [r3, #0]
 800880e:	69d9      	ldr	r1, [r3, #28]
 8008810:	68bb      	ldr	r3, [r7, #8]
 8008812:	691a      	ldr	r2, [r3, #16]
 8008814:	68fb      	ldr	r3, [r7, #12]
 8008816:	681b      	ldr	r3, [r3, #0]
 8008818:	430a      	orrs	r2, r1
 800881a:	61da      	str	r2, [r3, #28]
 800881c:	e023      	b.n	8008866 <HAL_TIM_PWM_ConfigChannel+0x172>
 800881e:	68fb      	ldr	r3, [r7, #12]
 8008820:	681b      	ldr	r3, [r3, #0]
 8008822:	68b9      	ldr	r1, [r7, #8]
 8008824:	4618      	mov	r0, r3
 8008826:	f000 faf9 	bl	8008e1c <TIM_OC4_SetConfig>
 800882a:	68fb      	ldr	r3, [r7, #12]
 800882c:	681b      	ldr	r3, [r3, #0]
 800882e:	69da      	ldr	r2, [r3, #28]
 8008830:	68fb      	ldr	r3, [r7, #12]
 8008832:	681b      	ldr	r3, [r3, #0]
 8008834:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008838:	61da      	str	r2, [r3, #28]
 800883a:	68fb      	ldr	r3, [r7, #12]
 800883c:	681b      	ldr	r3, [r3, #0]
 800883e:	69da      	ldr	r2, [r3, #28]
 8008840:	68fb      	ldr	r3, [r7, #12]
 8008842:	681b      	ldr	r3, [r3, #0]
 8008844:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008848:	61da      	str	r2, [r3, #28]
 800884a:	68fb      	ldr	r3, [r7, #12]
 800884c:	681b      	ldr	r3, [r3, #0]
 800884e:	69d9      	ldr	r1, [r3, #28]
 8008850:	68bb      	ldr	r3, [r7, #8]
 8008852:	691b      	ldr	r3, [r3, #16]
 8008854:	021a      	lsls	r2, r3, #8
 8008856:	68fb      	ldr	r3, [r7, #12]
 8008858:	681b      	ldr	r3, [r3, #0]
 800885a:	430a      	orrs	r2, r1
 800885c:	61da      	str	r2, [r3, #28]
 800885e:	e002      	b.n	8008866 <HAL_TIM_PWM_ConfigChannel+0x172>
 8008860:	2301      	movs	r3, #1
 8008862:	75fb      	strb	r3, [r7, #23]
 8008864:	bf00      	nop
 8008866:	68fb      	ldr	r3, [r7, #12]
 8008868:	2200      	movs	r2, #0
 800886a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
 800886e:	7dfb      	ldrb	r3, [r7, #23]
 8008870:	4618      	mov	r0, r3
 8008872:	3718      	adds	r7, #24
 8008874:	46bd      	mov	sp, r7
 8008876:	bd80      	pop	{r7, pc}

08008878 <HAL_TIM_ConfigClockSource>:
 8008878:	b580      	push	{r7, lr}
 800887a:	b084      	sub	sp, #16
 800887c:	af00      	add	r7, sp, #0
 800887e:	6078      	str	r0, [r7, #4]
 8008880:	6039      	str	r1, [r7, #0]
 8008882:	2300      	movs	r3, #0
 8008884:	73fb      	strb	r3, [r7, #15]
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800888c:	2b01      	cmp	r3, #1
 800888e:	d101      	bne.n	8008894 <HAL_TIM_ConfigClockSource+0x1c>
 8008890:	2302      	movs	r3, #2
 8008892:	e0b4      	b.n	80089fe <HAL_TIM_ConfigClockSource+0x186>
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	2201      	movs	r2, #1
 8008898:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	2202      	movs	r2, #2
 80088a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	681b      	ldr	r3, [r3, #0]
 80088a8:	689b      	ldr	r3, [r3, #8]
 80088aa:	60bb      	str	r3, [r7, #8]
 80088ac:	68bb      	ldr	r3, [r7, #8]
 80088ae:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80088b2:	60bb      	str	r3, [r7, #8]
 80088b4:	68bb      	ldr	r3, [r7, #8]
 80088b6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80088ba:	60bb      	str	r3, [r7, #8]
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	681b      	ldr	r3, [r3, #0]
 80088c0:	68ba      	ldr	r2, [r7, #8]
 80088c2:	609a      	str	r2, [r3, #8]
 80088c4:	683b      	ldr	r3, [r7, #0]
 80088c6:	681b      	ldr	r3, [r3, #0]
 80088c8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80088cc:	d03e      	beq.n	800894c <HAL_TIM_ConfigClockSource+0xd4>
 80088ce:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80088d2:	f200 8087 	bhi.w	80089e4 <HAL_TIM_ConfigClockSource+0x16c>
 80088d6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80088da:	f000 8086 	beq.w	80089ea <HAL_TIM_ConfigClockSource+0x172>
 80088de:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80088e2:	d87f      	bhi.n	80089e4 <HAL_TIM_ConfigClockSource+0x16c>
 80088e4:	2b70      	cmp	r3, #112	@ 0x70
 80088e6:	d01a      	beq.n	800891e <HAL_TIM_ConfigClockSource+0xa6>
 80088e8:	2b70      	cmp	r3, #112	@ 0x70
 80088ea:	d87b      	bhi.n	80089e4 <HAL_TIM_ConfigClockSource+0x16c>
 80088ec:	2b60      	cmp	r3, #96	@ 0x60
 80088ee:	d050      	beq.n	8008992 <HAL_TIM_ConfigClockSource+0x11a>
 80088f0:	2b60      	cmp	r3, #96	@ 0x60
 80088f2:	d877      	bhi.n	80089e4 <HAL_TIM_ConfigClockSource+0x16c>
 80088f4:	2b50      	cmp	r3, #80	@ 0x50
 80088f6:	d03c      	beq.n	8008972 <HAL_TIM_ConfigClockSource+0xfa>
 80088f8:	2b50      	cmp	r3, #80	@ 0x50
 80088fa:	d873      	bhi.n	80089e4 <HAL_TIM_ConfigClockSource+0x16c>
 80088fc:	2b40      	cmp	r3, #64	@ 0x40
 80088fe:	d058      	beq.n	80089b2 <HAL_TIM_ConfigClockSource+0x13a>
 8008900:	2b40      	cmp	r3, #64	@ 0x40
 8008902:	d86f      	bhi.n	80089e4 <HAL_TIM_ConfigClockSource+0x16c>
 8008904:	2b30      	cmp	r3, #48	@ 0x30
 8008906:	d064      	beq.n	80089d2 <HAL_TIM_ConfigClockSource+0x15a>
 8008908:	2b30      	cmp	r3, #48	@ 0x30
 800890a:	d86b      	bhi.n	80089e4 <HAL_TIM_ConfigClockSource+0x16c>
 800890c:	2b20      	cmp	r3, #32
 800890e:	d060      	beq.n	80089d2 <HAL_TIM_ConfigClockSource+0x15a>
 8008910:	2b20      	cmp	r3, #32
 8008912:	d867      	bhi.n	80089e4 <HAL_TIM_ConfigClockSource+0x16c>
 8008914:	2b00      	cmp	r3, #0
 8008916:	d05c      	beq.n	80089d2 <HAL_TIM_ConfigClockSource+0x15a>
 8008918:	2b10      	cmp	r3, #16
 800891a:	d05a      	beq.n	80089d2 <HAL_TIM_ConfigClockSource+0x15a>
 800891c:	e062      	b.n	80089e4 <HAL_TIM_ConfigClockSource+0x16c>
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	6818      	ldr	r0, [r3, #0]
 8008922:	683b      	ldr	r3, [r7, #0]
 8008924:	6899      	ldr	r1, [r3, #8]
 8008926:	683b      	ldr	r3, [r7, #0]
 8008928:	685a      	ldr	r2, [r3, #4]
 800892a:	683b      	ldr	r3, [r7, #0]
 800892c:	68db      	ldr	r3, [r3, #12]
 800892e:	f000 fb40 	bl	8008fb2 <TIM_ETR_SetConfig>
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	681b      	ldr	r3, [r3, #0]
 8008936:	689b      	ldr	r3, [r3, #8]
 8008938:	60bb      	str	r3, [r7, #8]
 800893a:	68bb      	ldr	r3, [r7, #8]
 800893c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8008940:	60bb      	str	r3, [r7, #8]
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	681b      	ldr	r3, [r3, #0]
 8008946:	68ba      	ldr	r2, [r7, #8]
 8008948:	609a      	str	r2, [r3, #8]
 800894a:	e04f      	b.n	80089ec <HAL_TIM_ConfigClockSource+0x174>
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	6818      	ldr	r0, [r3, #0]
 8008950:	683b      	ldr	r3, [r7, #0]
 8008952:	6899      	ldr	r1, [r3, #8]
 8008954:	683b      	ldr	r3, [r7, #0]
 8008956:	685a      	ldr	r2, [r3, #4]
 8008958:	683b      	ldr	r3, [r7, #0]
 800895a:	68db      	ldr	r3, [r3, #12]
 800895c:	f000 fb29 	bl	8008fb2 <TIM_ETR_SetConfig>
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	681b      	ldr	r3, [r3, #0]
 8008964:	689a      	ldr	r2, [r3, #8]
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	681b      	ldr	r3, [r3, #0]
 800896a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800896e:	609a      	str	r2, [r3, #8]
 8008970:	e03c      	b.n	80089ec <HAL_TIM_ConfigClockSource+0x174>
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	6818      	ldr	r0, [r3, #0]
 8008976:	683b      	ldr	r3, [r7, #0]
 8008978:	6859      	ldr	r1, [r3, #4]
 800897a:	683b      	ldr	r3, [r7, #0]
 800897c:	68db      	ldr	r3, [r3, #12]
 800897e:	461a      	mov	r2, r3
 8008980:	f000 faa0 	bl	8008ec4 <TIM_TI1_ConfigInputStage>
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	2150      	movs	r1, #80	@ 0x50
 800898a:	4618      	mov	r0, r3
 800898c:	f000 faf7 	bl	8008f7e <TIM_ITRx_SetConfig>
 8008990:	e02c      	b.n	80089ec <HAL_TIM_ConfigClockSource+0x174>
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	6818      	ldr	r0, [r3, #0]
 8008996:	683b      	ldr	r3, [r7, #0]
 8008998:	6859      	ldr	r1, [r3, #4]
 800899a:	683b      	ldr	r3, [r7, #0]
 800899c:	68db      	ldr	r3, [r3, #12]
 800899e:	461a      	mov	r2, r3
 80089a0:	f000 fabe 	bl	8008f20 <TIM_TI2_ConfigInputStage>
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	681b      	ldr	r3, [r3, #0]
 80089a8:	2160      	movs	r1, #96	@ 0x60
 80089aa:	4618      	mov	r0, r3
 80089ac:	f000 fae7 	bl	8008f7e <TIM_ITRx_SetConfig>
 80089b0:	e01c      	b.n	80089ec <HAL_TIM_ConfigClockSource+0x174>
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	6818      	ldr	r0, [r3, #0]
 80089b6:	683b      	ldr	r3, [r7, #0]
 80089b8:	6859      	ldr	r1, [r3, #4]
 80089ba:	683b      	ldr	r3, [r7, #0]
 80089bc:	68db      	ldr	r3, [r3, #12]
 80089be:	461a      	mov	r2, r3
 80089c0:	f000 fa80 	bl	8008ec4 <TIM_TI1_ConfigInputStage>
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	681b      	ldr	r3, [r3, #0]
 80089c8:	2140      	movs	r1, #64	@ 0x40
 80089ca:	4618      	mov	r0, r3
 80089cc:	f000 fad7 	bl	8008f7e <TIM_ITRx_SetConfig>
 80089d0:	e00c      	b.n	80089ec <HAL_TIM_ConfigClockSource+0x174>
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	681a      	ldr	r2, [r3, #0]
 80089d6:	683b      	ldr	r3, [r7, #0]
 80089d8:	681b      	ldr	r3, [r3, #0]
 80089da:	4619      	mov	r1, r3
 80089dc:	4610      	mov	r0, r2
 80089de:	f000 face 	bl	8008f7e <TIM_ITRx_SetConfig>
 80089e2:	e003      	b.n	80089ec <HAL_TIM_ConfigClockSource+0x174>
 80089e4:	2301      	movs	r3, #1
 80089e6:	73fb      	strb	r3, [r7, #15]
 80089e8:	e000      	b.n	80089ec <HAL_TIM_ConfigClockSource+0x174>
 80089ea:	bf00      	nop
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	2201      	movs	r2, #1
 80089f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	2200      	movs	r2, #0
 80089f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
 80089fc:	7bfb      	ldrb	r3, [r7, #15]
 80089fe:	4618      	mov	r0, r3
 8008a00:	3710      	adds	r7, #16
 8008a02:	46bd      	mov	sp, r7
 8008a04:	bd80      	pop	{r7, pc}

08008a06 <HAL_TIM_PeriodElapsedCallback>:
 8008a06:	b480      	push	{r7}
 8008a08:	b083      	sub	sp, #12
 8008a0a:	af00      	add	r7, sp, #0
 8008a0c:	6078      	str	r0, [r7, #4]
 8008a0e:	bf00      	nop
 8008a10:	370c      	adds	r7, #12
 8008a12:	46bd      	mov	sp, r7
 8008a14:	bc80      	pop	{r7}
 8008a16:	4770      	bx	lr

08008a18 <HAL_TIM_OC_DelayElapsedCallback>:
 8008a18:	b480      	push	{r7}
 8008a1a:	b083      	sub	sp, #12
 8008a1c:	af00      	add	r7, sp, #0
 8008a1e:	6078      	str	r0, [r7, #4]
 8008a20:	bf00      	nop
 8008a22:	370c      	adds	r7, #12
 8008a24:	46bd      	mov	sp, r7
 8008a26:	bc80      	pop	{r7}
 8008a28:	4770      	bx	lr

08008a2a <HAL_TIM_IC_CaptureCallback>:
 8008a2a:	b480      	push	{r7}
 8008a2c:	b083      	sub	sp, #12
 8008a2e:	af00      	add	r7, sp, #0
 8008a30:	6078      	str	r0, [r7, #4]
 8008a32:	bf00      	nop
 8008a34:	370c      	adds	r7, #12
 8008a36:	46bd      	mov	sp, r7
 8008a38:	bc80      	pop	{r7}
 8008a3a:	4770      	bx	lr

08008a3c <HAL_TIM_PWM_PulseFinishedCallback>:
 8008a3c:	b480      	push	{r7}
 8008a3e:	b083      	sub	sp, #12
 8008a40:	af00      	add	r7, sp, #0
 8008a42:	6078      	str	r0, [r7, #4]
 8008a44:	bf00      	nop
 8008a46:	370c      	adds	r7, #12
 8008a48:	46bd      	mov	sp, r7
 8008a4a:	bc80      	pop	{r7}
 8008a4c:	4770      	bx	lr

08008a4e <HAL_TIM_TriggerCallback>:
 8008a4e:	b480      	push	{r7}
 8008a50:	b083      	sub	sp, #12
 8008a52:	af00      	add	r7, sp, #0
 8008a54:	6078      	str	r0, [r7, #4]
 8008a56:	bf00      	nop
 8008a58:	370c      	adds	r7, #12
 8008a5a:	46bd      	mov	sp, r7
 8008a5c:	bc80      	pop	{r7}
 8008a5e:	4770      	bx	lr

08008a60 <TIM_Base_SetConfig>:
 8008a60:	b480      	push	{r7}
 8008a62:	b085      	sub	sp, #20
 8008a64:	af00      	add	r7, sp, #0
 8008a66:	6078      	str	r0, [r7, #4]
 8008a68:	6039      	str	r1, [r7, #0]
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	681b      	ldr	r3, [r3, #0]
 8008a6e:	60fb      	str	r3, [r7, #12]
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	4a39      	ldr	r2, [pc, #228]	@ (8008b58 <TIM_Base_SetConfig+0xf8>)
 8008a74:	4293      	cmp	r3, r2
 8008a76:	d013      	beq.n	8008aa0 <TIM_Base_SetConfig+0x40>
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	4a38      	ldr	r2, [pc, #224]	@ (8008b5c <TIM_Base_SetConfig+0xfc>)
 8008a7c:	4293      	cmp	r3, r2
 8008a7e:	d00f      	beq.n	8008aa0 <TIM_Base_SetConfig+0x40>
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008a86:	d00b      	beq.n	8008aa0 <TIM_Base_SetConfig+0x40>
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	4a35      	ldr	r2, [pc, #212]	@ (8008b60 <TIM_Base_SetConfig+0x100>)
 8008a8c:	4293      	cmp	r3, r2
 8008a8e:	d007      	beq.n	8008aa0 <TIM_Base_SetConfig+0x40>
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	4a34      	ldr	r2, [pc, #208]	@ (8008b64 <TIM_Base_SetConfig+0x104>)
 8008a94:	4293      	cmp	r3, r2
 8008a96:	d003      	beq.n	8008aa0 <TIM_Base_SetConfig+0x40>
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	4a33      	ldr	r2, [pc, #204]	@ (8008b68 <TIM_Base_SetConfig+0x108>)
 8008a9c:	4293      	cmp	r3, r2
 8008a9e:	d108      	bne.n	8008ab2 <TIM_Base_SetConfig+0x52>
 8008aa0:	68fb      	ldr	r3, [r7, #12]
 8008aa2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008aa6:	60fb      	str	r3, [r7, #12]
 8008aa8:	683b      	ldr	r3, [r7, #0]
 8008aaa:	685b      	ldr	r3, [r3, #4]
 8008aac:	68fa      	ldr	r2, [r7, #12]
 8008aae:	4313      	orrs	r3, r2
 8008ab0:	60fb      	str	r3, [r7, #12]
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	4a28      	ldr	r2, [pc, #160]	@ (8008b58 <TIM_Base_SetConfig+0xf8>)
 8008ab6:	4293      	cmp	r3, r2
 8008ab8:	d013      	beq.n	8008ae2 <TIM_Base_SetConfig+0x82>
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	4a27      	ldr	r2, [pc, #156]	@ (8008b5c <TIM_Base_SetConfig+0xfc>)
 8008abe:	4293      	cmp	r3, r2
 8008ac0:	d00f      	beq.n	8008ae2 <TIM_Base_SetConfig+0x82>
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008ac8:	d00b      	beq.n	8008ae2 <TIM_Base_SetConfig+0x82>
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	4a24      	ldr	r2, [pc, #144]	@ (8008b60 <TIM_Base_SetConfig+0x100>)
 8008ace:	4293      	cmp	r3, r2
 8008ad0:	d007      	beq.n	8008ae2 <TIM_Base_SetConfig+0x82>
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	4a23      	ldr	r2, [pc, #140]	@ (8008b64 <TIM_Base_SetConfig+0x104>)
 8008ad6:	4293      	cmp	r3, r2
 8008ad8:	d003      	beq.n	8008ae2 <TIM_Base_SetConfig+0x82>
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	4a22      	ldr	r2, [pc, #136]	@ (8008b68 <TIM_Base_SetConfig+0x108>)
 8008ade:	4293      	cmp	r3, r2
 8008ae0:	d108      	bne.n	8008af4 <TIM_Base_SetConfig+0x94>
 8008ae2:	68fb      	ldr	r3, [r7, #12]
 8008ae4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008ae8:	60fb      	str	r3, [r7, #12]
 8008aea:	683b      	ldr	r3, [r7, #0]
 8008aec:	68db      	ldr	r3, [r3, #12]
 8008aee:	68fa      	ldr	r2, [r7, #12]
 8008af0:	4313      	orrs	r3, r2
 8008af2:	60fb      	str	r3, [r7, #12]
 8008af4:	68fb      	ldr	r3, [r7, #12]
 8008af6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8008afa:	683b      	ldr	r3, [r7, #0]
 8008afc:	695b      	ldr	r3, [r3, #20]
 8008afe:	4313      	orrs	r3, r2
 8008b00:	60fb      	str	r3, [r7, #12]
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	68fa      	ldr	r2, [r7, #12]
 8008b06:	601a      	str	r2, [r3, #0]
 8008b08:	683b      	ldr	r3, [r7, #0]
 8008b0a:	689a      	ldr	r2, [r3, #8]
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	62da      	str	r2, [r3, #44]	@ 0x2c
 8008b10:	683b      	ldr	r3, [r7, #0]
 8008b12:	681a      	ldr	r2, [r3, #0]
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	629a      	str	r2, [r3, #40]	@ 0x28
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	4a0f      	ldr	r2, [pc, #60]	@ (8008b58 <TIM_Base_SetConfig+0xf8>)
 8008b1c:	4293      	cmp	r3, r2
 8008b1e:	d003      	beq.n	8008b28 <TIM_Base_SetConfig+0xc8>
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	4a0e      	ldr	r2, [pc, #56]	@ (8008b5c <TIM_Base_SetConfig+0xfc>)
 8008b24:	4293      	cmp	r3, r2
 8008b26:	d103      	bne.n	8008b30 <TIM_Base_SetConfig+0xd0>
 8008b28:	683b      	ldr	r3, [r7, #0]
 8008b2a:	691a      	ldr	r2, [r3, #16]
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	631a      	str	r2, [r3, #48]	@ 0x30
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	2201      	movs	r2, #1
 8008b34:	615a      	str	r2, [r3, #20]
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	691b      	ldr	r3, [r3, #16]
 8008b3a:	f003 0301 	and.w	r3, r3, #1
 8008b3e:	2b00      	cmp	r3, #0
 8008b40:	d005      	beq.n	8008b4e <TIM_Base_SetConfig+0xee>
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	691b      	ldr	r3, [r3, #16]
 8008b46:	f023 0201 	bic.w	r2, r3, #1
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	611a      	str	r2, [r3, #16]
 8008b4e:	bf00      	nop
 8008b50:	3714      	adds	r7, #20
 8008b52:	46bd      	mov	sp, r7
 8008b54:	bc80      	pop	{r7}
 8008b56:	4770      	bx	lr
 8008b58:	40012c00 	.word	0x40012c00
 8008b5c:	40013400 	.word	0x40013400
 8008b60:	40000400 	.word	0x40000400
 8008b64:	40000800 	.word	0x40000800
 8008b68:	40000c00 	.word	0x40000c00

08008b6c <TIM_OC1_SetConfig>:
 8008b6c:	b480      	push	{r7}
 8008b6e:	b087      	sub	sp, #28
 8008b70:	af00      	add	r7, sp, #0
 8008b72:	6078      	str	r0, [r7, #4]
 8008b74:	6039      	str	r1, [r7, #0]
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	6a1b      	ldr	r3, [r3, #32]
 8008b7a:	617b      	str	r3, [r7, #20]
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	6a1b      	ldr	r3, [r3, #32]
 8008b80:	f023 0201 	bic.w	r2, r3, #1
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	621a      	str	r2, [r3, #32]
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	685b      	ldr	r3, [r3, #4]
 8008b8c:	613b      	str	r3, [r7, #16]
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	699b      	ldr	r3, [r3, #24]
 8008b92:	60fb      	str	r3, [r7, #12]
 8008b94:	68fb      	ldr	r3, [r7, #12]
 8008b96:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008b9a:	60fb      	str	r3, [r7, #12]
 8008b9c:	68fb      	ldr	r3, [r7, #12]
 8008b9e:	f023 0303 	bic.w	r3, r3, #3
 8008ba2:	60fb      	str	r3, [r7, #12]
 8008ba4:	683b      	ldr	r3, [r7, #0]
 8008ba6:	681b      	ldr	r3, [r3, #0]
 8008ba8:	68fa      	ldr	r2, [r7, #12]
 8008baa:	4313      	orrs	r3, r2
 8008bac:	60fb      	str	r3, [r7, #12]
 8008bae:	697b      	ldr	r3, [r7, #20]
 8008bb0:	f023 0302 	bic.w	r3, r3, #2
 8008bb4:	617b      	str	r3, [r7, #20]
 8008bb6:	683b      	ldr	r3, [r7, #0]
 8008bb8:	689b      	ldr	r3, [r3, #8]
 8008bba:	697a      	ldr	r2, [r7, #20]
 8008bbc:	4313      	orrs	r3, r2
 8008bbe:	617b      	str	r3, [r7, #20]
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	4a20      	ldr	r2, [pc, #128]	@ (8008c44 <TIM_OC1_SetConfig+0xd8>)
 8008bc4:	4293      	cmp	r3, r2
 8008bc6:	d003      	beq.n	8008bd0 <TIM_OC1_SetConfig+0x64>
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	4a1f      	ldr	r2, [pc, #124]	@ (8008c48 <TIM_OC1_SetConfig+0xdc>)
 8008bcc:	4293      	cmp	r3, r2
 8008bce:	d10c      	bne.n	8008bea <TIM_OC1_SetConfig+0x7e>
 8008bd0:	697b      	ldr	r3, [r7, #20]
 8008bd2:	f023 0308 	bic.w	r3, r3, #8
 8008bd6:	617b      	str	r3, [r7, #20]
 8008bd8:	683b      	ldr	r3, [r7, #0]
 8008bda:	68db      	ldr	r3, [r3, #12]
 8008bdc:	697a      	ldr	r2, [r7, #20]
 8008bde:	4313      	orrs	r3, r2
 8008be0:	617b      	str	r3, [r7, #20]
 8008be2:	697b      	ldr	r3, [r7, #20]
 8008be4:	f023 0304 	bic.w	r3, r3, #4
 8008be8:	617b      	str	r3, [r7, #20]
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	4a15      	ldr	r2, [pc, #84]	@ (8008c44 <TIM_OC1_SetConfig+0xd8>)
 8008bee:	4293      	cmp	r3, r2
 8008bf0:	d003      	beq.n	8008bfa <TIM_OC1_SetConfig+0x8e>
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	4a14      	ldr	r2, [pc, #80]	@ (8008c48 <TIM_OC1_SetConfig+0xdc>)
 8008bf6:	4293      	cmp	r3, r2
 8008bf8:	d111      	bne.n	8008c1e <TIM_OC1_SetConfig+0xb2>
 8008bfa:	693b      	ldr	r3, [r7, #16]
 8008bfc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008c00:	613b      	str	r3, [r7, #16]
 8008c02:	693b      	ldr	r3, [r7, #16]
 8008c04:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008c08:	613b      	str	r3, [r7, #16]
 8008c0a:	683b      	ldr	r3, [r7, #0]
 8008c0c:	695b      	ldr	r3, [r3, #20]
 8008c0e:	693a      	ldr	r2, [r7, #16]
 8008c10:	4313      	orrs	r3, r2
 8008c12:	613b      	str	r3, [r7, #16]
 8008c14:	683b      	ldr	r3, [r7, #0]
 8008c16:	699b      	ldr	r3, [r3, #24]
 8008c18:	693a      	ldr	r2, [r7, #16]
 8008c1a:	4313      	orrs	r3, r2
 8008c1c:	613b      	str	r3, [r7, #16]
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	693a      	ldr	r2, [r7, #16]
 8008c22:	605a      	str	r2, [r3, #4]
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	68fa      	ldr	r2, [r7, #12]
 8008c28:	619a      	str	r2, [r3, #24]
 8008c2a:	683b      	ldr	r3, [r7, #0]
 8008c2c:	685a      	ldr	r2, [r3, #4]
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	635a      	str	r2, [r3, #52]	@ 0x34
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	697a      	ldr	r2, [r7, #20]
 8008c36:	621a      	str	r2, [r3, #32]
 8008c38:	bf00      	nop
 8008c3a:	371c      	adds	r7, #28
 8008c3c:	46bd      	mov	sp, r7
 8008c3e:	bc80      	pop	{r7}
 8008c40:	4770      	bx	lr
 8008c42:	bf00      	nop
 8008c44:	40012c00 	.word	0x40012c00
 8008c48:	40013400 	.word	0x40013400

08008c4c <TIM_OC2_SetConfig>:
 8008c4c:	b480      	push	{r7}
 8008c4e:	b087      	sub	sp, #28
 8008c50:	af00      	add	r7, sp, #0
 8008c52:	6078      	str	r0, [r7, #4]
 8008c54:	6039      	str	r1, [r7, #0]
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	6a1b      	ldr	r3, [r3, #32]
 8008c5a:	617b      	str	r3, [r7, #20]
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	6a1b      	ldr	r3, [r3, #32]
 8008c60:	f023 0210 	bic.w	r2, r3, #16
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	621a      	str	r2, [r3, #32]
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	685b      	ldr	r3, [r3, #4]
 8008c6c:	613b      	str	r3, [r7, #16]
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	699b      	ldr	r3, [r3, #24]
 8008c72:	60fb      	str	r3, [r7, #12]
 8008c74:	68fb      	ldr	r3, [r7, #12]
 8008c76:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008c7a:	60fb      	str	r3, [r7, #12]
 8008c7c:	68fb      	ldr	r3, [r7, #12]
 8008c7e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008c82:	60fb      	str	r3, [r7, #12]
 8008c84:	683b      	ldr	r3, [r7, #0]
 8008c86:	681b      	ldr	r3, [r3, #0]
 8008c88:	021b      	lsls	r3, r3, #8
 8008c8a:	68fa      	ldr	r2, [r7, #12]
 8008c8c:	4313      	orrs	r3, r2
 8008c8e:	60fb      	str	r3, [r7, #12]
 8008c90:	697b      	ldr	r3, [r7, #20]
 8008c92:	f023 0320 	bic.w	r3, r3, #32
 8008c96:	617b      	str	r3, [r7, #20]
 8008c98:	683b      	ldr	r3, [r7, #0]
 8008c9a:	689b      	ldr	r3, [r3, #8]
 8008c9c:	011b      	lsls	r3, r3, #4
 8008c9e:	697a      	ldr	r2, [r7, #20]
 8008ca0:	4313      	orrs	r3, r2
 8008ca2:	617b      	str	r3, [r7, #20]
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	4a21      	ldr	r2, [pc, #132]	@ (8008d2c <TIM_OC2_SetConfig+0xe0>)
 8008ca8:	4293      	cmp	r3, r2
 8008caa:	d003      	beq.n	8008cb4 <TIM_OC2_SetConfig+0x68>
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	4a20      	ldr	r2, [pc, #128]	@ (8008d30 <TIM_OC2_SetConfig+0xe4>)
 8008cb0:	4293      	cmp	r3, r2
 8008cb2:	d10d      	bne.n	8008cd0 <TIM_OC2_SetConfig+0x84>
 8008cb4:	697b      	ldr	r3, [r7, #20]
 8008cb6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008cba:	617b      	str	r3, [r7, #20]
 8008cbc:	683b      	ldr	r3, [r7, #0]
 8008cbe:	68db      	ldr	r3, [r3, #12]
 8008cc0:	011b      	lsls	r3, r3, #4
 8008cc2:	697a      	ldr	r2, [r7, #20]
 8008cc4:	4313      	orrs	r3, r2
 8008cc6:	617b      	str	r3, [r7, #20]
 8008cc8:	697b      	ldr	r3, [r7, #20]
 8008cca:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008cce:	617b      	str	r3, [r7, #20]
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	4a16      	ldr	r2, [pc, #88]	@ (8008d2c <TIM_OC2_SetConfig+0xe0>)
 8008cd4:	4293      	cmp	r3, r2
 8008cd6:	d003      	beq.n	8008ce0 <TIM_OC2_SetConfig+0x94>
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	4a15      	ldr	r2, [pc, #84]	@ (8008d30 <TIM_OC2_SetConfig+0xe4>)
 8008cdc:	4293      	cmp	r3, r2
 8008cde:	d113      	bne.n	8008d08 <TIM_OC2_SetConfig+0xbc>
 8008ce0:	693b      	ldr	r3, [r7, #16]
 8008ce2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8008ce6:	613b      	str	r3, [r7, #16]
 8008ce8:	693b      	ldr	r3, [r7, #16]
 8008cea:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008cee:	613b      	str	r3, [r7, #16]
 8008cf0:	683b      	ldr	r3, [r7, #0]
 8008cf2:	695b      	ldr	r3, [r3, #20]
 8008cf4:	009b      	lsls	r3, r3, #2
 8008cf6:	693a      	ldr	r2, [r7, #16]
 8008cf8:	4313      	orrs	r3, r2
 8008cfa:	613b      	str	r3, [r7, #16]
 8008cfc:	683b      	ldr	r3, [r7, #0]
 8008cfe:	699b      	ldr	r3, [r3, #24]
 8008d00:	009b      	lsls	r3, r3, #2
 8008d02:	693a      	ldr	r2, [r7, #16]
 8008d04:	4313      	orrs	r3, r2
 8008d06:	613b      	str	r3, [r7, #16]
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	693a      	ldr	r2, [r7, #16]
 8008d0c:	605a      	str	r2, [r3, #4]
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	68fa      	ldr	r2, [r7, #12]
 8008d12:	619a      	str	r2, [r3, #24]
 8008d14:	683b      	ldr	r3, [r7, #0]
 8008d16:	685a      	ldr	r2, [r3, #4]
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	639a      	str	r2, [r3, #56]	@ 0x38
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	697a      	ldr	r2, [r7, #20]
 8008d20:	621a      	str	r2, [r3, #32]
 8008d22:	bf00      	nop
 8008d24:	371c      	adds	r7, #28
 8008d26:	46bd      	mov	sp, r7
 8008d28:	bc80      	pop	{r7}
 8008d2a:	4770      	bx	lr
 8008d2c:	40012c00 	.word	0x40012c00
 8008d30:	40013400 	.word	0x40013400

08008d34 <TIM_OC3_SetConfig>:
 8008d34:	b480      	push	{r7}
 8008d36:	b087      	sub	sp, #28
 8008d38:	af00      	add	r7, sp, #0
 8008d3a:	6078      	str	r0, [r7, #4]
 8008d3c:	6039      	str	r1, [r7, #0]
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	6a1b      	ldr	r3, [r3, #32]
 8008d42:	617b      	str	r3, [r7, #20]
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	6a1b      	ldr	r3, [r3, #32]
 8008d48:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	621a      	str	r2, [r3, #32]
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	685b      	ldr	r3, [r3, #4]
 8008d54:	613b      	str	r3, [r7, #16]
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	69db      	ldr	r3, [r3, #28]
 8008d5a:	60fb      	str	r3, [r7, #12]
 8008d5c:	68fb      	ldr	r3, [r7, #12]
 8008d5e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008d62:	60fb      	str	r3, [r7, #12]
 8008d64:	68fb      	ldr	r3, [r7, #12]
 8008d66:	f023 0303 	bic.w	r3, r3, #3
 8008d6a:	60fb      	str	r3, [r7, #12]
 8008d6c:	683b      	ldr	r3, [r7, #0]
 8008d6e:	681b      	ldr	r3, [r3, #0]
 8008d70:	68fa      	ldr	r2, [r7, #12]
 8008d72:	4313      	orrs	r3, r2
 8008d74:	60fb      	str	r3, [r7, #12]
 8008d76:	697b      	ldr	r3, [r7, #20]
 8008d78:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008d7c:	617b      	str	r3, [r7, #20]
 8008d7e:	683b      	ldr	r3, [r7, #0]
 8008d80:	689b      	ldr	r3, [r3, #8]
 8008d82:	021b      	lsls	r3, r3, #8
 8008d84:	697a      	ldr	r2, [r7, #20]
 8008d86:	4313      	orrs	r3, r2
 8008d88:	617b      	str	r3, [r7, #20]
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	4a21      	ldr	r2, [pc, #132]	@ (8008e14 <TIM_OC3_SetConfig+0xe0>)
 8008d8e:	4293      	cmp	r3, r2
 8008d90:	d003      	beq.n	8008d9a <TIM_OC3_SetConfig+0x66>
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	4a20      	ldr	r2, [pc, #128]	@ (8008e18 <TIM_OC3_SetConfig+0xe4>)
 8008d96:	4293      	cmp	r3, r2
 8008d98:	d10d      	bne.n	8008db6 <TIM_OC3_SetConfig+0x82>
 8008d9a:	697b      	ldr	r3, [r7, #20]
 8008d9c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008da0:	617b      	str	r3, [r7, #20]
 8008da2:	683b      	ldr	r3, [r7, #0]
 8008da4:	68db      	ldr	r3, [r3, #12]
 8008da6:	021b      	lsls	r3, r3, #8
 8008da8:	697a      	ldr	r2, [r7, #20]
 8008daa:	4313      	orrs	r3, r2
 8008dac:	617b      	str	r3, [r7, #20]
 8008dae:	697b      	ldr	r3, [r7, #20]
 8008db0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8008db4:	617b      	str	r3, [r7, #20]
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	4a16      	ldr	r2, [pc, #88]	@ (8008e14 <TIM_OC3_SetConfig+0xe0>)
 8008dba:	4293      	cmp	r3, r2
 8008dbc:	d003      	beq.n	8008dc6 <TIM_OC3_SetConfig+0x92>
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	4a15      	ldr	r2, [pc, #84]	@ (8008e18 <TIM_OC3_SetConfig+0xe4>)
 8008dc2:	4293      	cmp	r3, r2
 8008dc4:	d113      	bne.n	8008dee <TIM_OC3_SetConfig+0xba>
 8008dc6:	693b      	ldr	r3, [r7, #16]
 8008dc8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008dcc:	613b      	str	r3, [r7, #16]
 8008dce:	693b      	ldr	r3, [r7, #16]
 8008dd0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008dd4:	613b      	str	r3, [r7, #16]
 8008dd6:	683b      	ldr	r3, [r7, #0]
 8008dd8:	695b      	ldr	r3, [r3, #20]
 8008dda:	011b      	lsls	r3, r3, #4
 8008ddc:	693a      	ldr	r2, [r7, #16]
 8008dde:	4313      	orrs	r3, r2
 8008de0:	613b      	str	r3, [r7, #16]
 8008de2:	683b      	ldr	r3, [r7, #0]
 8008de4:	699b      	ldr	r3, [r3, #24]
 8008de6:	011b      	lsls	r3, r3, #4
 8008de8:	693a      	ldr	r2, [r7, #16]
 8008dea:	4313      	orrs	r3, r2
 8008dec:	613b      	str	r3, [r7, #16]
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	693a      	ldr	r2, [r7, #16]
 8008df2:	605a      	str	r2, [r3, #4]
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	68fa      	ldr	r2, [r7, #12]
 8008df8:	61da      	str	r2, [r3, #28]
 8008dfa:	683b      	ldr	r3, [r7, #0]
 8008dfc:	685a      	ldr	r2, [r3, #4]
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	63da      	str	r2, [r3, #60]	@ 0x3c
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	697a      	ldr	r2, [r7, #20]
 8008e06:	621a      	str	r2, [r3, #32]
 8008e08:	bf00      	nop
 8008e0a:	371c      	adds	r7, #28
 8008e0c:	46bd      	mov	sp, r7
 8008e0e:	bc80      	pop	{r7}
 8008e10:	4770      	bx	lr
 8008e12:	bf00      	nop
 8008e14:	40012c00 	.word	0x40012c00
 8008e18:	40013400 	.word	0x40013400

08008e1c <TIM_OC4_SetConfig>:
 8008e1c:	b480      	push	{r7}
 8008e1e:	b087      	sub	sp, #28
 8008e20:	af00      	add	r7, sp, #0
 8008e22:	6078      	str	r0, [r7, #4]
 8008e24:	6039      	str	r1, [r7, #0]
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	6a1b      	ldr	r3, [r3, #32]
 8008e2a:	613b      	str	r3, [r7, #16]
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	6a1b      	ldr	r3, [r3, #32]
 8008e30:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	621a      	str	r2, [r3, #32]
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	685b      	ldr	r3, [r3, #4]
 8008e3c:	617b      	str	r3, [r7, #20]
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	69db      	ldr	r3, [r3, #28]
 8008e42:	60fb      	str	r3, [r7, #12]
 8008e44:	68fb      	ldr	r3, [r7, #12]
 8008e46:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008e4a:	60fb      	str	r3, [r7, #12]
 8008e4c:	68fb      	ldr	r3, [r7, #12]
 8008e4e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008e52:	60fb      	str	r3, [r7, #12]
 8008e54:	683b      	ldr	r3, [r7, #0]
 8008e56:	681b      	ldr	r3, [r3, #0]
 8008e58:	021b      	lsls	r3, r3, #8
 8008e5a:	68fa      	ldr	r2, [r7, #12]
 8008e5c:	4313      	orrs	r3, r2
 8008e5e:	60fb      	str	r3, [r7, #12]
 8008e60:	693b      	ldr	r3, [r7, #16]
 8008e62:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008e66:	613b      	str	r3, [r7, #16]
 8008e68:	683b      	ldr	r3, [r7, #0]
 8008e6a:	689b      	ldr	r3, [r3, #8]
 8008e6c:	031b      	lsls	r3, r3, #12
 8008e6e:	693a      	ldr	r2, [r7, #16]
 8008e70:	4313      	orrs	r3, r2
 8008e72:	613b      	str	r3, [r7, #16]
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	4a11      	ldr	r2, [pc, #68]	@ (8008ebc <TIM_OC4_SetConfig+0xa0>)
 8008e78:	4293      	cmp	r3, r2
 8008e7a:	d003      	beq.n	8008e84 <TIM_OC4_SetConfig+0x68>
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	4a10      	ldr	r2, [pc, #64]	@ (8008ec0 <TIM_OC4_SetConfig+0xa4>)
 8008e80:	4293      	cmp	r3, r2
 8008e82:	d109      	bne.n	8008e98 <TIM_OC4_SetConfig+0x7c>
 8008e84:	697b      	ldr	r3, [r7, #20]
 8008e86:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008e8a:	617b      	str	r3, [r7, #20]
 8008e8c:	683b      	ldr	r3, [r7, #0]
 8008e8e:	695b      	ldr	r3, [r3, #20]
 8008e90:	019b      	lsls	r3, r3, #6
 8008e92:	697a      	ldr	r2, [r7, #20]
 8008e94:	4313      	orrs	r3, r2
 8008e96:	617b      	str	r3, [r7, #20]
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	697a      	ldr	r2, [r7, #20]
 8008e9c:	605a      	str	r2, [r3, #4]
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	68fa      	ldr	r2, [r7, #12]
 8008ea2:	61da      	str	r2, [r3, #28]
 8008ea4:	683b      	ldr	r3, [r7, #0]
 8008ea6:	685a      	ldr	r2, [r3, #4]
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	641a      	str	r2, [r3, #64]	@ 0x40
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	693a      	ldr	r2, [r7, #16]
 8008eb0:	621a      	str	r2, [r3, #32]
 8008eb2:	bf00      	nop
 8008eb4:	371c      	adds	r7, #28
 8008eb6:	46bd      	mov	sp, r7
 8008eb8:	bc80      	pop	{r7}
 8008eba:	4770      	bx	lr
 8008ebc:	40012c00 	.word	0x40012c00
 8008ec0:	40013400 	.word	0x40013400

08008ec4 <TIM_TI1_ConfigInputStage>:
 8008ec4:	b480      	push	{r7}
 8008ec6:	b087      	sub	sp, #28
 8008ec8:	af00      	add	r7, sp, #0
 8008eca:	60f8      	str	r0, [r7, #12]
 8008ecc:	60b9      	str	r1, [r7, #8]
 8008ece:	607a      	str	r2, [r7, #4]
 8008ed0:	68fb      	ldr	r3, [r7, #12]
 8008ed2:	6a1b      	ldr	r3, [r3, #32]
 8008ed4:	617b      	str	r3, [r7, #20]
 8008ed6:	68fb      	ldr	r3, [r7, #12]
 8008ed8:	6a1b      	ldr	r3, [r3, #32]
 8008eda:	f023 0201 	bic.w	r2, r3, #1
 8008ede:	68fb      	ldr	r3, [r7, #12]
 8008ee0:	621a      	str	r2, [r3, #32]
 8008ee2:	68fb      	ldr	r3, [r7, #12]
 8008ee4:	699b      	ldr	r3, [r3, #24]
 8008ee6:	613b      	str	r3, [r7, #16]
 8008ee8:	693b      	ldr	r3, [r7, #16]
 8008eea:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008eee:	613b      	str	r3, [r7, #16]
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	011b      	lsls	r3, r3, #4
 8008ef4:	693a      	ldr	r2, [r7, #16]
 8008ef6:	4313      	orrs	r3, r2
 8008ef8:	613b      	str	r3, [r7, #16]
 8008efa:	697b      	ldr	r3, [r7, #20]
 8008efc:	f023 030a 	bic.w	r3, r3, #10
 8008f00:	617b      	str	r3, [r7, #20]
 8008f02:	697a      	ldr	r2, [r7, #20]
 8008f04:	68bb      	ldr	r3, [r7, #8]
 8008f06:	4313      	orrs	r3, r2
 8008f08:	617b      	str	r3, [r7, #20]
 8008f0a:	68fb      	ldr	r3, [r7, #12]
 8008f0c:	693a      	ldr	r2, [r7, #16]
 8008f0e:	619a      	str	r2, [r3, #24]
 8008f10:	68fb      	ldr	r3, [r7, #12]
 8008f12:	697a      	ldr	r2, [r7, #20]
 8008f14:	621a      	str	r2, [r3, #32]
 8008f16:	bf00      	nop
 8008f18:	371c      	adds	r7, #28
 8008f1a:	46bd      	mov	sp, r7
 8008f1c:	bc80      	pop	{r7}
 8008f1e:	4770      	bx	lr

08008f20 <TIM_TI2_ConfigInputStage>:
 8008f20:	b480      	push	{r7}
 8008f22:	b087      	sub	sp, #28
 8008f24:	af00      	add	r7, sp, #0
 8008f26:	60f8      	str	r0, [r7, #12]
 8008f28:	60b9      	str	r1, [r7, #8]
 8008f2a:	607a      	str	r2, [r7, #4]
 8008f2c:	68fb      	ldr	r3, [r7, #12]
 8008f2e:	6a1b      	ldr	r3, [r3, #32]
 8008f30:	617b      	str	r3, [r7, #20]
 8008f32:	68fb      	ldr	r3, [r7, #12]
 8008f34:	6a1b      	ldr	r3, [r3, #32]
 8008f36:	f023 0210 	bic.w	r2, r3, #16
 8008f3a:	68fb      	ldr	r3, [r7, #12]
 8008f3c:	621a      	str	r2, [r3, #32]
 8008f3e:	68fb      	ldr	r3, [r7, #12]
 8008f40:	699b      	ldr	r3, [r3, #24]
 8008f42:	613b      	str	r3, [r7, #16]
 8008f44:	693b      	ldr	r3, [r7, #16]
 8008f46:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008f4a:	613b      	str	r3, [r7, #16]
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	031b      	lsls	r3, r3, #12
 8008f50:	693a      	ldr	r2, [r7, #16]
 8008f52:	4313      	orrs	r3, r2
 8008f54:	613b      	str	r3, [r7, #16]
 8008f56:	697b      	ldr	r3, [r7, #20]
 8008f58:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8008f5c:	617b      	str	r3, [r7, #20]
 8008f5e:	68bb      	ldr	r3, [r7, #8]
 8008f60:	011b      	lsls	r3, r3, #4
 8008f62:	697a      	ldr	r2, [r7, #20]
 8008f64:	4313      	orrs	r3, r2
 8008f66:	617b      	str	r3, [r7, #20]
 8008f68:	68fb      	ldr	r3, [r7, #12]
 8008f6a:	693a      	ldr	r2, [r7, #16]
 8008f6c:	619a      	str	r2, [r3, #24]
 8008f6e:	68fb      	ldr	r3, [r7, #12]
 8008f70:	697a      	ldr	r2, [r7, #20]
 8008f72:	621a      	str	r2, [r3, #32]
 8008f74:	bf00      	nop
 8008f76:	371c      	adds	r7, #28
 8008f78:	46bd      	mov	sp, r7
 8008f7a:	bc80      	pop	{r7}
 8008f7c:	4770      	bx	lr

08008f7e <TIM_ITRx_SetConfig>:
 8008f7e:	b480      	push	{r7}
 8008f80:	b085      	sub	sp, #20
 8008f82:	af00      	add	r7, sp, #0
 8008f84:	6078      	str	r0, [r7, #4]
 8008f86:	6039      	str	r1, [r7, #0]
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	689b      	ldr	r3, [r3, #8]
 8008f8c:	60fb      	str	r3, [r7, #12]
 8008f8e:	68fb      	ldr	r3, [r7, #12]
 8008f90:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008f94:	60fb      	str	r3, [r7, #12]
 8008f96:	683a      	ldr	r2, [r7, #0]
 8008f98:	68fb      	ldr	r3, [r7, #12]
 8008f9a:	4313      	orrs	r3, r2
 8008f9c:	f043 0307 	orr.w	r3, r3, #7
 8008fa0:	60fb      	str	r3, [r7, #12]
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	68fa      	ldr	r2, [r7, #12]
 8008fa6:	609a      	str	r2, [r3, #8]
 8008fa8:	bf00      	nop
 8008faa:	3714      	adds	r7, #20
 8008fac:	46bd      	mov	sp, r7
 8008fae:	bc80      	pop	{r7}
 8008fb0:	4770      	bx	lr

08008fb2 <TIM_ETR_SetConfig>:
 8008fb2:	b480      	push	{r7}
 8008fb4:	b087      	sub	sp, #28
 8008fb6:	af00      	add	r7, sp, #0
 8008fb8:	60f8      	str	r0, [r7, #12]
 8008fba:	60b9      	str	r1, [r7, #8]
 8008fbc:	607a      	str	r2, [r7, #4]
 8008fbe:	603b      	str	r3, [r7, #0]
 8008fc0:	68fb      	ldr	r3, [r7, #12]
 8008fc2:	689b      	ldr	r3, [r3, #8]
 8008fc4:	617b      	str	r3, [r7, #20]
 8008fc6:	697b      	ldr	r3, [r7, #20]
 8008fc8:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008fcc:	617b      	str	r3, [r7, #20]
 8008fce:	683b      	ldr	r3, [r7, #0]
 8008fd0:	021a      	lsls	r2, r3, #8
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	431a      	orrs	r2, r3
 8008fd6:	68bb      	ldr	r3, [r7, #8]
 8008fd8:	4313      	orrs	r3, r2
 8008fda:	697a      	ldr	r2, [r7, #20]
 8008fdc:	4313      	orrs	r3, r2
 8008fde:	617b      	str	r3, [r7, #20]
 8008fe0:	68fb      	ldr	r3, [r7, #12]
 8008fe2:	697a      	ldr	r2, [r7, #20]
 8008fe4:	609a      	str	r2, [r3, #8]
 8008fe6:	bf00      	nop
 8008fe8:	371c      	adds	r7, #28
 8008fea:	46bd      	mov	sp, r7
 8008fec:	bc80      	pop	{r7}
 8008fee:	4770      	bx	lr

08008ff0 <TIM_CCxChannelCmd>:
 8008ff0:	b480      	push	{r7}
 8008ff2:	b087      	sub	sp, #28
 8008ff4:	af00      	add	r7, sp, #0
 8008ff6:	60f8      	str	r0, [r7, #12]
 8008ff8:	60b9      	str	r1, [r7, #8]
 8008ffa:	607a      	str	r2, [r7, #4]
 8008ffc:	68bb      	ldr	r3, [r7, #8]
 8008ffe:	f003 031f 	and.w	r3, r3, #31
 8009002:	2201      	movs	r2, #1
 8009004:	fa02 f303 	lsl.w	r3, r2, r3
 8009008:	617b      	str	r3, [r7, #20]
 800900a:	68fb      	ldr	r3, [r7, #12]
 800900c:	6a1a      	ldr	r2, [r3, #32]
 800900e:	697b      	ldr	r3, [r7, #20]
 8009010:	43db      	mvns	r3, r3
 8009012:	401a      	ands	r2, r3
 8009014:	68fb      	ldr	r3, [r7, #12]
 8009016:	621a      	str	r2, [r3, #32]
 8009018:	68fb      	ldr	r3, [r7, #12]
 800901a:	6a1a      	ldr	r2, [r3, #32]
 800901c:	68bb      	ldr	r3, [r7, #8]
 800901e:	f003 031f 	and.w	r3, r3, #31
 8009022:	6879      	ldr	r1, [r7, #4]
 8009024:	fa01 f303 	lsl.w	r3, r1, r3
 8009028:	431a      	orrs	r2, r3
 800902a:	68fb      	ldr	r3, [r7, #12]
 800902c:	621a      	str	r2, [r3, #32]
 800902e:	bf00      	nop
 8009030:	371c      	adds	r7, #28
 8009032:	46bd      	mov	sp, r7
 8009034:	bc80      	pop	{r7}
 8009036:	4770      	bx	lr

08009038 <HAL_TIMEx_MasterConfigSynchronization>:
 8009038:	b480      	push	{r7}
 800903a:	b085      	sub	sp, #20
 800903c:	af00      	add	r7, sp, #0
 800903e:	6078      	str	r0, [r7, #4]
 8009040:	6039      	str	r1, [r7, #0]
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009048:	2b01      	cmp	r3, #1
 800904a:	d101      	bne.n	8009050 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800904c:	2302      	movs	r3, #2
 800904e:	e050      	b.n	80090f2 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	2201      	movs	r2, #1
 8009054:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	2202      	movs	r2, #2
 800905c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	681b      	ldr	r3, [r3, #0]
 8009064:	685b      	ldr	r3, [r3, #4]
 8009066:	60fb      	str	r3, [r7, #12]
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	681b      	ldr	r3, [r3, #0]
 800906c:	689b      	ldr	r3, [r3, #8]
 800906e:	60bb      	str	r3, [r7, #8]
 8009070:	68fb      	ldr	r3, [r7, #12]
 8009072:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009076:	60fb      	str	r3, [r7, #12]
 8009078:	683b      	ldr	r3, [r7, #0]
 800907a:	681b      	ldr	r3, [r3, #0]
 800907c:	68fa      	ldr	r2, [r7, #12]
 800907e:	4313      	orrs	r3, r2
 8009080:	60fb      	str	r3, [r7, #12]
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	681b      	ldr	r3, [r3, #0]
 8009086:	68fa      	ldr	r2, [r7, #12]
 8009088:	605a      	str	r2, [r3, #4]
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	681b      	ldr	r3, [r3, #0]
 800908e:	4a1b      	ldr	r2, [pc, #108]	@ (80090fc <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8009090:	4293      	cmp	r3, r2
 8009092:	d018      	beq.n	80090c6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	681b      	ldr	r3, [r3, #0]
 8009098:	4a19      	ldr	r2, [pc, #100]	@ (8009100 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800909a:	4293      	cmp	r3, r2
 800909c:	d013      	beq.n	80090c6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800909e:	687b      	ldr	r3, [r7, #4]
 80090a0:	681b      	ldr	r3, [r3, #0]
 80090a2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80090a6:	d00e      	beq.n	80090c6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	681b      	ldr	r3, [r3, #0]
 80090ac:	4a15      	ldr	r2, [pc, #84]	@ (8009104 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80090ae:	4293      	cmp	r3, r2
 80090b0:	d009      	beq.n	80090c6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	681b      	ldr	r3, [r3, #0]
 80090b6:	4a14      	ldr	r2, [pc, #80]	@ (8009108 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80090b8:	4293      	cmp	r3, r2
 80090ba:	d004      	beq.n	80090c6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	681b      	ldr	r3, [r3, #0]
 80090c0:	4a12      	ldr	r2, [pc, #72]	@ (800910c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80090c2:	4293      	cmp	r3, r2
 80090c4:	d10c      	bne.n	80090e0 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
 80090c6:	68bb      	ldr	r3, [r7, #8]
 80090c8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80090cc:	60bb      	str	r3, [r7, #8]
 80090ce:	683b      	ldr	r3, [r7, #0]
 80090d0:	685b      	ldr	r3, [r3, #4]
 80090d2:	68ba      	ldr	r2, [r7, #8]
 80090d4:	4313      	orrs	r3, r2
 80090d6:	60bb      	str	r3, [r7, #8]
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	681b      	ldr	r3, [r3, #0]
 80090dc:	68ba      	ldr	r2, [r7, #8]
 80090de:	609a      	str	r2, [r3, #8]
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	2201      	movs	r2, #1
 80090e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	2200      	movs	r2, #0
 80090ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
 80090f0:	2300      	movs	r3, #0
 80090f2:	4618      	mov	r0, r3
 80090f4:	3714      	adds	r7, #20
 80090f6:	46bd      	mov	sp, r7
 80090f8:	bc80      	pop	{r7}
 80090fa:	4770      	bx	lr
 80090fc:	40012c00 	.word	0x40012c00
 8009100:	40013400 	.word	0x40013400
 8009104:	40000400 	.word	0x40000400
 8009108:	40000800 	.word	0x40000800
 800910c:	40000c00 	.word	0x40000c00

08009110 <HAL_TIMEx_CommutCallback>:
 8009110:	b480      	push	{r7}
 8009112:	b083      	sub	sp, #12
 8009114:	af00      	add	r7, sp, #0
 8009116:	6078      	str	r0, [r7, #4]
 8009118:	bf00      	nop
 800911a:	370c      	adds	r7, #12
 800911c:	46bd      	mov	sp, r7
 800911e:	bc80      	pop	{r7}
 8009120:	4770      	bx	lr

08009122 <HAL_TIMEx_BreakCallback>:
 8009122:	b480      	push	{r7}
 8009124:	b083      	sub	sp, #12
 8009126:	af00      	add	r7, sp, #0
 8009128:	6078      	str	r0, [r7, #4]
 800912a:	bf00      	nop
 800912c:	370c      	adds	r7, #12
 800912e:	46bd      	mov	sp, r7
 8009130:	bc80      	pop	{r7}
 8009132:	4770      	bx	lr

08009134 <HAL_UART_Init>:
 8009134:	b580      	push	{r7, lr}
 8009136:	b082      	sub	sp, #8
 8009138:	af00      	add	r7, sp, #0
 800913a:	6078      	str	r0, [r7, #4]
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	2b00      	cmp	r3, #0
 8009140:	d101      	bne.n	8009146 <HAL_UART_Init+0x12>
 8009142:	2301      	movs	r3, #1
 8009144:	e042      	b.n	80091cc <HAL_UART_Init+0x98>
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800914c:	b2db      	uxtb	r3, r3
 800914e:	2b00      	cmp	r3, #0
 8009150:	d106      	bne.n	8009160 <HAL_UART_Init+0x2c>
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	2200      	movs	r2, #0
 8009156:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800915a:	6878      	ldr	r0, [r7, #4]
 800915c:	f7fc ffa8 	bl	80060b0 <HAL_UART_MspInit>
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	2224      	movs	r2, #36	@ 0x24
 8009164:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	681b      	ldr	r3, [r3, #0]
 800916c:	68da      	ldr	r2, [r3, #12]
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	681b      	ldr	r3, [r3, #0]
 8009172:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8009176:	60da      	str	r2, [r3, #12]
 8009178:	6878      	ldr	r0, [r7, #4]
 800917a:	f000 fdb7 	bl	8009cec <UART_SetConfig>
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	681b      	ldr	r3, [r3, #0]
 8009182:	691a      	ldr	r2, [r3, #16]
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	681b      	ldr	r3, [r3, #0]
 8009188:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800918c:	611a      	str	r2, [r3, #16]
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	681b      	ldr	r3, [r3, #0]
 8009192:	695a      	ldr	r2, [r3, #20]
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	681b      	ldr	r3, [r3, #0]
 8009198:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800919c:	615a      	str	r2, [r3, #20]
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	681b      	ldr	r3, [r3, #0]
 80091a2:	68da      	ldr	r2, [r3, #12]
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	681b      	ldr	r3, [r3, #0]
 80091a8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80091ac:	60da      	str	r2, [r3, #12]
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	2200      	movs	r2, #0
 80091b2:	645a      	str	r2, [r3, #68]	@ 0x44
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	2220      	movs	r2, #32
 80091b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	2220      	movs	r2, #32
 80091c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	2200      	movs	r2, #0
 80091c8:	635a      	str	r2, [r3, #52]	@ 0x34
 80091ca:	2300      	movs	r3, #0
 80091cc:	4618      	mov	r0, r3
 80091ce:	3708      	adds	r7, #8
 80091d0:	46bd      	mov	sp, r7
 80091d2:	bd80      	pop	{r7, pc}

080091d4 <HAL_UART_Transmit>:
 80091d4:	b580      	push	{r7, lr}
 80091d6:	b08a      	sub	sp, #40	@ 0x28
 80091d8:	af02      	add	r7, sp, #8
 80091da:	60f8      	str	r0, [r7, #12]
 80091dc:	60b9      	str	r1, [r7, #8]
 80091de:	603b      	str	r3, [r7, #0]
 80091e0:	4613      	mov	r3, r2
 80091e2:	80fb      	strh	r3, [r7, #6]
 80091e4:	2300      	movs	r3, #0
 80091e6:	617b      	str	r3, [r7, #20]
 80091e8:	68fb      	ldr	r3, [r7, #12]
 80091ea:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80091ee:	b2db      	uxtb	r3, r3
 80091f0:	2b20      	cmp	r3, #32
 80091f2:	d175      	bne.n	80092e0 <HAL_UART_Transmit+0x10c>
 80091f4:	68bb      	ldr	r3, [r7, #8]
 80091f6:	2b00      	cmp	r3, #0
 80091f8:	d002      	beq.n	8009200 <HAL_UART_Transmit+0x2c>
 80091fa:	88fb      	ldrh	r3, [r7, #6]
 80091fc:	2b00      	cmp	r3, #0
 80091fe:	d101      	bne.n	8009204 <HAL_UART_Transmit+0x30>
 8009200:	2301      	movs	r3, #1
 8009202:	e06e      	b.n	80092e2 <HAL_UART_Transmit+0x10e>
 8009204:	68fb      	ldr	r3, [r7, #12]
 8009206:	2200      	movs	r2, #0
 8009208:	645a      	str	r2, [r3, #68]	@ 0x44
 800920a:	68fb      	ldr	r3, [r7, #12]
 800920c:	2221      	movs	r2, #33	@ 0x21
 800920e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8009212:	f7fd faad 	bl	8006770 <HAL_GetTick>
 8009216:	6178      	str	r0, [r7, #20]
 8009218:	68fb      	ldr	r3, [r7, #12]
 800921a:	88fa      	ldrh	r2, [r7, #6]
 800921c:	849a      	strh	r2, [r3, #36]	@ 0x24
 800921e:	68fb      	ldr	r3, [r7, #12]
 8009220:	88fa      	ldrh	r2, [r7, #6]
 8009222:	84da      	strh	r2, [r3, #38]	@ 0x26
 8009224:	68fb      	ldr	r3, [r7, #12]
 8009226:	689b      	ldr	r3, [r3, #8]
 8009228:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800922c:	d108      	bne.n	8009240 <HAL_UART_Transmit+0x6c>
 800922e:	68fb      	ldr	r3, [r7, #12]
 8009230:	691b      	ldr	r3, [r3, #16]
 8009232:	2b00      	cmp	r3, #0
 8009234:	d104      	bne.n	8009240 <HAL_UART_Transmit+0x6c>
 8009236:	2300      	movs	r3, #0
 8009238:	61fb      	str	r3, [r7, #28]
 800923a:	68bb      	ldr	r3, [r7, #8]
 800923c:	61bb      	str	r3, [r7, #24]
 800923e:	e003      	b.n	8009248 <HAL_UART_Transmit+0x74>
 8009240:	68bb      	ldr	r3, [r7, #8]
 8009242:	61fb      	str	r3, [r7, #28]
 8009244:	2300      	movs	r3, #0
 8009246:	61bb      	str	r3, [r7, #24]
 8009248:	e02e      	b.n	80092a8 <HAL_UART_Transmit+0xd4>
 800924a:	683b      	ldr	r3, [r7, #0]
 800924c:	9300      	str	r3, [sp, #0]
 800924e:	697b      	ldr	r3, [r7, #20]
 8009250:	2200      	movs	r2, #0
 8009252:	2180      	movs	r1, #128	@ 0x80
 8009254:	68f8      	ldr	r0, [r7, #12]
 8009256:	f000 fb1c 	bl	8009892 <UART_WaitOnFlagUntilTimeout>
 800925a:	4603      	mov	r3, r0
 800925c:	2b00      	cmp	r3, #0
 800925e:	d005      	beq.n	800926c <HAL_UART_Transmit+0x98>
 8009260:	68fb      	ldr	r3, [r7, #12]
 8009262:	2220      	movs	r2, #32
 8009264:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8009268:	2303      	movs	r3, #3
 800926a:	e03a      	b.n	80092e2 <HAL_UART_Transmit+0x10e>
 800926c:	69fb      	ldr	r3, [r7, #28]
 800926e:	2b00      	cmp	r3, #0
 8009270:	d10b      	bne.n	800928a <HAL_UART_Transmit+0xb6>
 8009272:	69bb      	ldr	r3, [r7, #24]
 8009274:	881b      	ldrh	r3, [r3, #0]
 8009276:	461a      	mov	r2, r3
 8009278:	68fb      	ldr	r3, [r7, #12]
 800927a:	681b      	ldr	r3, [r3, #0]
 800927c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009280:	605a      	str	r2, [r3, #4]
 8009282:	69bb      	ldr	r3, [r7, #24]
 8009284:	3302      	adds	r3, #2
 8009286:	61bb      	str	r3, [r7, #24]
 8009288:	e007      	b.n	800929a <HAL_UART_Transmit+0xc6>
 800928a:	69fb      	ldr	r3, [r7, #28]
 800928c:	781a      	ldrb	r2, [r3, #0]
 800928e:	68fb      	ldr	r3, [r7, #12]
 8009290:	681b      	ldr	r3, [r3, #0]
 8009292:	605a      	str	r2, [r3, #4]
 8009294:	69fb      	ldr	r3, [r7, #28]
 8009296:	3301      	adds	r3, #1
 8009298:	61fb      	str	r3, [r7, #28]
 800929a:	68fb      	ldr	r3, [r7, #12]
 800929c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800929e:	b29b      	uxth	r3, r3
 80092a0:	3b01      	subs	r3, #1
 80092a2:	b29a      	uxth	r2, r3
 80092a4:	68fb      	ldr	r3, [r7, #12]
 80092a6:	84da      	strh	r2, [r3, #38]	@ 0x26
 80092a8:	68fb      	ldr	r3, [r7, #12]
 80092aa:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80092ac:	b29b      	uxth	r3, r3
 80092ae:	2b00      	cmp	r3, #0
 80092b0:	d1cb      	bne.n	800924a <HAL_UART_Transmit+0x76>
 80092b2:	683b      	ldr	r3, [r7, #0]
 80092b4:	9300      	str	r3, [sp, #0]
 80092b6:	697b      	ldr	r3, [r7, #20]
 80092b8:	2200      	movs	r2, #0
 80092ba:	2140      	movs	r1, #64	@ 0x40
 80092bc:	68f8      	ldr	r0, [r7, #12]
 80092be:	f000 fae8 	bl	8009892 <UART_WaitOnFlagUntilTimeout>
 80092c2:	4603      	mov	r3, r0
 80092c4:	2b00      	cmp	r3, #0
 80092c6:	d005      	beq.n	80092d4 <HAL_UART_Transmit+0x100>
 80092c8:	68fb      	ldr	r3, [r7, #12]
 80092ca:	2220      	movs	r2, #32
 80092cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80092d0:	2303      	movs	r3, #3
 80092d2:	e006      	b.n	80092e2 <HAL_UART_Transmit+0x10e>
 80092d4:	68fb      	ldr	r3, [r7, #12]
 80092d6:	2220      	movs	r2, #32
 80092d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80092dc:	2300      	movs	r3, #0
 80092de:	e000      	b.n	80092e2 <HAL_UART_Transmit+0x10e>
 80092e0:	2302      	movs	r3, #2
 80092e2:	4618      	mov	r0, r3
 80092e4:	3720      	adds	r7, #32
 80092e6:	46bd      	mov	sp, r7
 80092e8:	bd80      	pop	{r7, pc}

080092ea <HAL_UART_Receive_IT>:
 80092ea:	b580      	push	{r7, lr}
 80092ec:	b084      	sub	sp, #16
 80092ee:	af00      	add	r7, sp, #0
 80092f0:	60f8      	str	r0, [r7, #12]
 80092f2:	60b9      	str	r1, [r7, #8]
 80092f4:	4613      	mov	r3, r2
 80092f6:	80fb      	strh	r3, [r7, #6]
 80092f8:	68fb      	ldr	r3, [r7, #12]
 80092fa:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80092fe:	b2db      	uxtb	r3, r3
 8009300:	2b20      	cmp	r3, #32
 8009302:	d112      	bne.n	800932a <HAL_UART_Receive_IT+0x40>
 8009304:	68bb      	ldr	r3, [r7, #8]
 8009306:	2b00      	cmp	r3, #0
 8009308:	d002      	beq.n	8009310 <HAL_UART_Receive_IT+0x26>
 800930a:	88fb      	ldrh	r3, [r7, #6]
 800930c:	2b00      	cmp	r3, #0
 800930e:	d101      	bne.n	8009314 <HAL_UART_Receive_IT+0x2a>
 8009310:	2301      	movs	r3, #1
 8009312:	e00b      	b.n	800932c <HAL_UART_Receive_IT+0x42>
 8009314:	68fb      	ldr	r3, [r7, #12]
 8009316:	2200      	movs	r2, #0
 8009318:	631a      	str	r2, [r3, #48]	@ 0x30
 800931a:	88fb      	ldrh	r3, [r7, #6]
 800931c:	461a      	mov	r2, r3
 800931e:	68b9      	ldr	r1, [r7, #8]
 8009320:	68f8      	ldr	r0, [r7, #12]
 8009322:	f000 fb0f 	bl	8009944 <UART_Start_Receive_IT>
 8009326:	4603      	mov	r3, r0
 8009328:	e000      	b.n	800932c <HAL_UART_Receive_IT+0x42>
 800932a:	2302      	movs	r3, #2
 800932c:	4618      	mov	r0, r3
 800932e:	3710      	adds	r7, #16
 8009330:	46bd      	mov	sp, r7
 8009332:	bd80      	pop	{r7, pc}

08009334 <HAL_UART_IRQHandler>:
 8009334:	b580      	push	{r7, lr}
 8009336:	b0ba      	sub	sp, #232	@ 0xe8
 8009338:	af00      	add	r7, sp, #0
 800933a:	6078      	str	r0, [r7, #4]
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	681b      	ldr	r3, [r3, #0]
 8009340:	681b      	ldr	r3, [r3, #0]
 8009342:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	681b      	ldr	r3, [r3, #0]
 800934a:	68db      	ldr	r3, [r3, #12]
 800934c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	681b      	ldr	r3, [r3, #0]
 8009354:	695b      	ldr	r3, [r3, #20]
 8009356:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800935a:	2300      	movs	r3, #0
 800935c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8009360:	2300      	movs	r3, #0
 8009362:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8009366:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800936a:	f003 030f 	and.w	r3, r3, #15
 800936e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8009372:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8009376:	2b00      	cmp	r3, #0
 8009378:	d10f      	bne.n	800939a <HAL_UART_IRQHandler+0x66>
 800937a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800937e:	f003 0320 	and.w	r3, r3, #32
 8009382:	2b00      	cmp	r3, #0
 8009384:	d009      	beq.n	800939a <HAL_UART_IRQHandler+0x66>
 8009386:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800938a:	f003 0320 	and.w	r3, r3, #32
 800938e:	2b00      	cmp	r3, #0
 8009390:	d003      	beq.n	800939a <HAL_UART_IRQHandler+0x66>
 8009392:	6878      	ldr	r0, [r7, #4]
 8009394:	f000 fbec 	bl	8009b70 <UART_Receive_IT>
 8009398:	e25b      	b.n	8009852 <HAL_UART_IRQHandler+0x51e>
 800939a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800939e:	2b00      	cmp	r3, #0
 80093a0:	f000 80de 	beq.w	8009560 <HAL_UART_IRQHandler+0x22c>
 80093a4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80093a8:	f003 0301 	and.w	r3, r3, #1
 80093ac:	2b00      	cmp	r3, #0
 80093ae:	d106      	bne.n	80093be <HAL_UART_IRQHandler+0x8a>
 80093b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80093b4:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80093b8:	2b00      	cmp	r3, #0
 80093ba:	f000 80d1 	beq.w	8009560 <HAL_UART_IRQHandler+0x22c>
 80093be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80093c2:	f003 0301 	and.w	r3, r3, #1
 80093c6:	2b00      	cmp	r3, #0
 80093c8:	d00b      	beq.n	80093e2 <HAL_UART_IRQHandler+0xae>
 80093ca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80093ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80093d2:	2b00      	cmp	r3, #0
 80093d4:	d005      	beq.n	80093e2 <HAL_UART_IRQHandler+0xae>
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80093da:	f043 0201 	orr.w	r2, r3, #1
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	645a      	str	r2, [r3, #68]	@ 0x44
 80093e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80093e6:	f003 0304 	and.w	r3, r3, #4
 80093ea:	2b00      	cmp	r3, #0
 80093ec:	d00b      	beq.n	8009406 <HAL_UART_IRQHandler+0xd2>
 80093ee:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80093f2:	f003 0301 	and.w	r3, r3, #1
 80093f6:	2b00      	cmp	r3, #0
 80093f8:	d005      	beq.n	8009406 <HAL_UART_IRQHandler+0xd2>
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80093fe:	f043 0202 	orr.w	r2, r3, #2
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	645a      	str	r2, [r3, #68]	@ 0x44
 8009406:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800940a:	f003 0302 	and.w	r3, r3, #2
 800940e:	2b00      	cmp	r3, #0
 8009410:	d00b      	beq.n	800942a <HAL_UART_IRQHandler+0xf6>
 8009412:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009416:	f003 0301 	and.w	r3, r3, #1
 800941a:	2b00      	cmp	r3, #0
 800941c:	d005      	beq.n	800942a <HAL_UART_IRQHandler+0xf6>
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009422:	f043 0204 	orr.w	r2, r3, #4
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	645a      	str	r2, [r3, #68]	@ 0x44
 800942a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800942e:	f003 0308 	and.w	r3, r3, #8
 8009432:	2b00      	cmp	r3, #0
 8009434:	d011      	beq.n	800945a <HAL_UART_IRQHandler+0x126>
 8009436:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800943a:	f003 0320 	and.w	r3, r3, #32
 800943e:	2b00      	cmp	r3, #0
 8009440:	d105      	bne.n	800944e <HAL_UART_IRQHandler+0x11a>
 8009442:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009446:	f003 0301 	and.w	r3, r3, #1
 800944a:	2b00      	cmp	r3, #0
 800944c:	d005      	beq.n	800945a <HAL_UART_IRQHandler+0x126>
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009452:	f043 0208 	orr.w	r2, r3, #8
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	645a      	str	r2, [r3, #68]	@ 0x44
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800945e:	2b00      	cmp	r3, #0
 8009460:	f000 81f2 	beq.w	8009848 <HAL_UART_IRQHandler+0x514>
 8009464:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009468:	f003 0320 	and.w	r3, r3, #32
 800946c:	2b00      	cmp	r3, #0
 800946e:	d008      	beq.n	8009482 <HAL_UART_IRQHandler+0x14e>
 8009470:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009474:	f003 0320 	and.w	r3, r3, #32
 8009478:	2b00      	cmp	r3, #0
 800947a:	d002      	beq.n	8009482 <HAL_UART_IRQHandler+0x14e>
 800947c:	6878      	ldr	r0, [r7, #4]
 800947e:	f000 fb77 	bl	8009b70 <UART_Receive_IT>
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	681b      	ldr	r3, [r3, #0]
 8009486:	695b      	ldr	r3, [r3, #20]
 8009488:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800948c:	2b00      	cmp	r3, #0
 800948e:	bf14      	ite	ne
 8009490:	2301      	movne	r3, #1
 8009492:	2300      	moveq	r3, #0
 8009494:	b2db      	uxtb	r3, r3
 8009496:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800949e:	f003 0308 	and.w	r3, r3, #8
 80094a2:	2b00      	cmp	r3, #0
 80094a4:	d103      	bne.n	80094ae <HAL_UART_IRQHandler+0x17a>
 80094a6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80094aa:	2b00      	cmp	r3, #0
 80094ac:	d04f      	beq.n	800954e <HAL_UART_IRQHandler+0x21a>
 80094ae:	6878      	ldr	r0, [r7, #4]
 80094b0:	f000 fa81 	bl	80099b6 <UART_EndRxTransfer>
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	681b      	ldr	r3, [r3, #0]
 80094b8:	695b      	ldr	r3, [r3, #20]
 80094ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80094be:	2b00      	cmp	r3, #0
 80094c0:	d041      	beq.n	8009546 <HAL_UART_IRQHandler+0x212>
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	681b      	ldr	r3, [r3, #0]
 80094c6:	3314      	adds	r3, #20
 80094c8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80094cc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80094d0:	e853 3f00 	ldrex	r3, [r3]
 80094d4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80094d8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80094dc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80094e0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	681b      	ldr	r3, [r3, #0]
 80094e8:	3314      	adds	r3, #20
 80094ea:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80094ee:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80094f2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80094f6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80094fa:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80094fe:	e841 2300 	strex	r3, r2, [r1]
 8009502:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8009506:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800950a:	2b00      	cmp	r3, #0
 800950c:	d1d9      	bne.n	80094c2 <HAL_UART_IRQHandler+0x18e>
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009512:	2b00      	cmp	r3, #0
 8009514:	d013      	beq.n	800953e <HAL_UART_IRQHandler+0x20a>
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800951a:	4a7e      	ldr	r2, [pc, #504]	@ (8009714 <HAL_UART_IRQHandler+0x3e0>)
 800951c:	635a      	str	r2, [r3, #52]	@ 0x34
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009522:	4618      	mov	r0, r3
 8009524:	f7fd fa9a 	bl	8006a5c <HAL_DMA_Abort_IT>
 8009528:	4603      	mov	r3, r0
 800952a:	2b00      	cmp	r3, #0
 800952c:	d016      	beq.n	800955c <HAL_UART_IRQHandler+0x228>
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009532:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009534:	687a      	ldr	r2, [r7, #4]
 8009536:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8009538:	4610      	mov	r0, r2
 800953a:	4798      	blx	r3
 800953c:	e00e      	b.n	800955c <HAL_UART_IRQHandler+0x228>
 800953e:	6878      	ldr	r0, [r7, #4]
 8009540:	f000 f993 	bl	800986a <HAL_UART_ErrorCallback>
 8009544:	e00a      	b.n	800955c <HAL_UART_IRQHandler+0x228>
 8009546:	6878      	ldr	r0, [r7, #4]
 8009548:	f000 f98f 	bl	800986a <HAL_UART_ErrorCallback>
 800954c:	e006      	b.n	800955c <HAL_UART_IRQHandler+0x228>
 800954e:	6878      	ldr	r0, [r7, #4]
 8009550:	f000 f98b 	bl	800986a <HAL_UART_ErrorCallback>
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	2200      	movs	r2, #0
 8009558:	645a      	str	r2, [r3, #68]	@ 0x44
 800955a:	e175      	b.n	8009848 <HAL_UART_IRQHandler+0x514>
 800955c:	bf00      	nop
 800955e:	e173      	b.n	8009848 <HAL_UART_IRQHandler+0x514>
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009564:	2b01      	cmp	r3, #1
 8009566:	f040 814f 	bne.w	8009808 <HAL_UART_IRQHandler+0x4d4>
 800956a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800956e:	f003 0310 	and.w	r3, r3, #16
 8009572:	2b00      	cmp	r3, #0
 8009574:	f000 8148 	beq.w	8009808 <HAL_UART_IRQHandler+0x4d4>
 8009578:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800957c:	f003 0310 	and.w	r3, r3, #16
 8009580:	2b00      	cmp	r3, #0
 8009582:	f000 8141 	beq.w	8009808 <HAL_UART_IRQHandler+0x4d4>
 8009586:	2300      	movs	r3, #0
 8009588:	60bb      	str	r3, [r7, #8]
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	681b      	ldr	r3, [r3, #0]
 800958e:	681b      	ldr	r3, [r3, #0]
 8009590:	60bb      	str	r3, [r7, #8]
 8009592:	687b      	ldr	r3, [r7, #4]
 8009594:	681b      	ldr	r3, [r3, #0]
 8009596:	685b      	ldr	r3, [r3, #4]
 8009598:	60bb      	str	r3, [r7, #8]
 800959a:	68bb      	ldr	r3, [r7, #8]
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	681b      	ldr	r3, [r3, #0]
 80095a0:	695b      	ldr	r3, [r3, #20]
 80095a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80095a6:	2b00      	cmp	r3, #0
 80095a8:	f000 80b6 	beq.w	8009718 <HAL_UART_IRQHandler+0x3e4>
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80095b0:	681b      	ldr	r3, [r3, #0]
 80095b2:	685b      	ldr	r3, [r3, #4]
 80095b4:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
 80095b8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80095bc:	2b00      	cmp	r3, #0
 80095be:	f000 8145 	beq.w	800984c <HAL_UART_IRQHandler+0x518>
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80095c6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80095ca:	429a      	cmp	r2, r3
 80095cc:	f080 813e 	bcs.w	800984c <HAL_UART_IRQHandler+0x518>
 80095d0:	687b      	ldr	r3, [r7, #4]
 80095d2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80095d6:	85da      	strh	r2, [r3, #46]	@ 0x2e
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80095dc:	699b      	ldr	r3, [r3, #24]
 80095de:	2b20      	cmp	r3, #32
 80095e0:	f000 8088 	beq.w	80096f4 <HAL_UART_IRQHandler+0x3c0>
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	681b      	ldr	r3, [r3, #0]
 80095e8:	330c      	adds	r3, #12
 80095ea:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80095ee:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80095f2:	e853 3f00 	ldrex	r3, [r3]
 80095f6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80095fa:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80095fe:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009602:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	681b      	ldr	r3, [r3, #0]
 800960a:	330c      	adds	r3, #12
 800960c:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8009610:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8009614:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8009618:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800961c:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8009620:	e841 2300 	strex	r3, r2, [r1]
 8009624:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8009628:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800962c:	2b00      	cmp	r3, #0
 800962e:	d1d9      	bne.n	80095e4 <HAL_UART_IRQHandler+0x2b0>
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	681b      	ldr	r3, [r3, #0]
 8009634:	3314      	adds	r3, #20
 8009636:	677b      	str	r3, [r7, #116]	@ 0x74
 8009638:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800963a:	e853 3f00 	ldrex	r3, [r3]
 800963e:	673b      	str	r3, [r7, #112]	@ 0x70
 8009640:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009642:	f023 0301 	bic.w	r3, r3, #1
 8009646:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	681b      	ldr	r3, [r3, #0]
 800964e:	3314      	adds	r3, #20
 8009650:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8009654:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8009658:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800965a:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800965c:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8009660:	e841 2300 	strex	r3, r2, [r1]
 8009664:	67bb      	str	r3, [r7, #120]	@ 0x78
 8009666:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009668:	2b00      	cmp	r3, #0
 800966a:	d1e1      	bne.n	8009630 <HAL_UART_IRQHandler+0x2fc>
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	681b      	ldr	r3, [r3, #0]
 8009670:	3314      	adds	r3, #20
 8009672:	663b      	str	r3, [r7, #96]	@ 0x60
 8009674:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009676:	e853 3f00 	ldrex	r3, [r3]
 800967a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800967c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800967e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009682:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	681b      	ldr	r3, [r3, #0]
 800968a:	3314      	adds	r3, #20
 800968c:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8009690:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8009692:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009694:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8009696:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8009698:	e841 2300 	strex	r3, r2, [r1]
 800969c:	667b      	str	r3, [r7, #100]	@ 0x64
 800969e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80096a0:	2b00      	cmp	r3, #0
 80096a2:	d1e3      	bne.n	800966c <HAL_UART_IRQHandler+0x338>
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	2220      	movs	r2, #32
 80096a8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	2200      	movs	r2, #0
 80096b0:	631a      	str	r2, [r3, #48]	@ 0x30
 80096b2:	687b      	ldr	r3, [r7, #4]
 80096b4:	681b      	ldr	r3, [r3, #0]
 80096b6:	330c      	adds	r3, #12
 80096b8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80096ba:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80096bc:	e853 3f00 	ldrex	r3, [r3]
 80096c0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80096c2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80096c4:	f023 0310 	bic.w	r3, r3, #16
 80096c8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	681b      	ldr	r3, [r3, #0]
 80096d0:	330c      	adds	r3, #12
 80096d2:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80096d6:	65ba      	str	r2, [r7, #88]	@ 0x58
 80096d8:	657b      	str	r3, [r7, #84]	@ 0x54
 80096da:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80096dc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80096de:	e841 2300 	strex	r3, r2, [r1]
 80096e2:	653b      	str	r3, [r7, #80]	@ 0x50
 80096e4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80096e6:	2b00      	cmp	r3, #0
 80096e8:	d1e3      	bne.n	80096b2 <HAL_UART_IRQHandler+0x37e>
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80096ee:	4618      	mov	r0, r3
 80096f0:	f7fd f979 	bl	80069e6 <HAL_DMA_Abort>
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	2202      	movs	r2, #2
 80096f8:	635a      	str	r2, [r3, #52]	@ 0x34
 80096fa:	687b      	ldr	r3, [r7, #4]
 80096fc:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80096fe:	687b      	ldr	r3, [r7, #4]
 8009700:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009702:	b29b      	uxth	r3, r3
 8009704:	1ad3      	subs	r3, r2, r3
 8009706:	b29b      	uxth	r3, r3
 8009708:	4619      	mov	r1, r3
 800970a:	6878      	ldr	r0, [r7, #4]
 800970c:	f000 f8b6 	bl	800987c <HAL_UARTEx_RxEventCallback>
 8009710:	e09c      	b.n	800984c <HAL_UART_IRQHandler+0x518>
 8009712:	bf00      	nop
 8009714:	08009a7b 	.word	0x08009a7b
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009720:	b29b      	uxth	r3, r3
 8009722:	1ad3      	subs	r3, r2, r3
 8009724:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
 8009728:	687b      	ldr	r3, [r7, #4]
 800972a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800972c:	b29b      	uxth	r3, r3
 800972e:	2b00      	cmp	r3, #0
 8009730:	f000 808e 	beq.w	8009850 <HAL_UART_IRQHandler+0x51c>
 8009734:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8009738:	2b00      	cmp	r3, #0
 800973a:	f000 8089 	beq.w	8009850 <HAL_UART_IRQHandler+0x51c>
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	681b      	ldr	r3, [r3, #0]
 8009742:	330c      	adds	r3, #12
 8009744:	63bb      	str	r3, [r7, #56]	@ 0x38
 8009746:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009748:	e853 3f00 	ldrex	r3, [r3]
 800974c:	637b      	str	r3, [r7, #52]	@ 0x34
 800974e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009750:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009754:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	681b      	ldr	r3, [r3, #0]
 800975c:	330c      	adds	r3, #12
 800975e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8009762:	647a      	str	r2, [r7, #68]	@ 0x44
 8009764:	643b      	str	r3, [r7, #64]	@ 0x40
 8009766:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009768:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800976a:	e841 2300 	strex	r3, r2, [r1]
 800976e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009770:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009772:	2b00      	cmp	r3, #0
 8009774:	d1e3      	bne.n	800973e <HAL_UART_IRQHandler+0x40a>
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	681b      	ldr	r3, [r3, #0]
 800977a:	3314      	adds	r3, #20
 800977c:	627b      	str	r3, [r7, #36]	@ 0x24
 800977e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009780:	e853 3f00 	ldrex	r3, [r3]
 8009784:	623b      	str	r3, [r7, #32]
 8009786:	6a3b      	ldr	r3, [r7, #32]
 8009788:	f023 0301 	bic.w	r3, r3, #1
 800978c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	681b      	ldr	r3, [r3, #0]
 8009794:	3314      	adds	r3, #20
 8009796:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800979a:	633a      	str	r2, [r7, #48]	@ 0x30
 800979c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800979e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80097a0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80097a2:	e841 2300 	strex	r3, r2, [r1]
 80097a6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80097a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80097aa:	2b00      	cmp	r3, #0
 80097ac:	d1e3      	bne.n	8009776 <HAL_UART_IRQHandler+0x442>
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	2220      	movs	r2, #32
 80097b2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	2200      	movs	r2, #0
 80097ba:	631a      	str	r2, [r3, #48]	@ 0x30
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	681b      	ldr	r3, [r3, #0]
 80097c0:	330c      	adds	r3, #12
 80097c2:	613b      	str	r3, [r7, #16]
 80097c4:	693b      	ldr	r3, [r7, #16]
 80097c6:	e853 3f00 	ldrex	r3, [r3]
 80097ca:	60fb      	str	r3, [r7, #12]
 80097cc:	68fb      	ldr	r3, [r7, #12]
 80097ce:	f023 0310 	bic.w	r3, r3, #16
 80097d2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80097d6:	687b      	ldr	r3, [r7, #4]
 80097d8:	681b      	ldr	r3, [r3, #0]
 80097da:	330c      	adds	r3, #12
 80097dc:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80097e0:	61fa      	str	r2, [r7, #28]
 80097e2:	61bb      	str	r3, [r7, #24]
 80097e4:	69b9      	ldr	r1, [r7, #24]
 80097e6:	69fa      	ldr	r2, [r7, #28]
 80097e8:	e841 2300 	strex	r3, r2, [r1]
 80097ec:	617b      	str	r3, [r7, #20]
 80097ee:	697b      	ldr	r3, [r7, #20]
 80097f0:	2b00      	cmp	r3, #0
 80097f2:	d1e3      	bne.n	80097bc <HAL_UART_IRQHandler+0x488>
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	2202      	movs	r2, #2
 80097f8:	635a      	str	r2, [r3, #52]	@ 0x34
 80097fa:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80097fe:	4619      	mov	r1, r3
 8009800:	6878      	ldr	r0, [r7, #4]
 8009802:	f000 f83b 	bl	800987c <HAL_UARTEx_RxEventCallback>
 8009806:	e023      	b.n	8009850 <HAL_UART_IRQHandler+0x51c>
 8009808:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800980c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009810:	2b00      	cmp	r3, #0
 8009812:	d009      	beq.n	8009828 <HAL_UART_IRQHandler+0x4f4>
 8009814:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009818:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800981c:	2b00      	cmp	r3, #0
 800981e:	d003      	beq.n	8009828 <HAL_UART_IRQHandler+0x4f4>
 8009820:	6878      	ldr	r0, [r7, #4]
 8009822:	f000 f93e 	bl	8009aa2 <UART_Transmit_IT>
 8009826:	e014      	b.n	8009852 <HAL_UART_IRQHandler+0x51e>
 8009828:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800982c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009830:	2b00      	cmp	r3, #0
 8009832:	d00e      	beq.n	8009852 <HAL_UART_IRQHandler+0x51e>
 8009834:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009838:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800983c:	2b00      	cmp	r3, #0
 800983e:	d008      	beq.n	8009852 <HAL_UART_IRQHandler+0x51e>
 8009840:	6878      	ldr	r0, [r7, #4]
 8009842:	f000 f97d 	bl	8009b40 <UART_EndTransmit_IT>
 8009846:	e004      	b.n	8009852 <HAL_UART_IRQHandler+0x51e>
 8009848:	bf00      	nop
 800984a:	e002      	b.n	8009852 <HAL_UART_IRQHandler+0x51e>
 800984c:	bf00      	nop
 800984e:	e000      	b.n	8009852 <HAL_UART_IRQHandler+0x51e>
 8009850:	bf00      	nop
 8009852:	37e8      	adds	r7, #232	@ 0xe8
 8009854:	46bd      	mov	sp, r7
 8009856:	bd80      	pop	{r7, pc}

08009858 <HAL_UART_TxCpltCallback>:
 8009858:	b480      	push	{r7}
 800985a:	b083      	sub	sp, #12
 800985c:	af00      	add	r7, sp, #0
 800985e:	6078      	str	r0, [r7, #4]
 8009860:	bf00      	nop
 8009862:	370c      	adds	r7, #12
 8009864:	46bd      	mov	sp, r7
 8009866:	bc80      	pop	{r7}
 8009868:	4770      	bx	lr

0800986a <HAL_UART_ErrorCallback>:
 800986a:	b480      	push	{r7}
 800986c:	b083      	sub	sp, #12
 800986e:	af00      	add	r7, sp, #0
 8009870:	6078      	str	r0, [r7, #4]
 8009872:	bf00      	nop
 8009874:	370c      	adds	r7, #12
 8009876:	46bd      	mov	sp, r7
 8009878:	bc80      	pop	{r7}
 800987a:	4770      	bx	lr

0800987c <HAL_UARTEx_RxEventCallback>:
 800987c:	b480      	push	{r7}
 800987e:	b083      	sub	sp, #12
 8009880:	af00      	add	r7, sp, #0
 8009882:	6078      	str	r0, [r7, #4]
 8009884:	460b      	mov	r3, r1
 8009886:	807b      	strh	r3, [r7, #2]
 8009888:	bf00      	nop
 800988a:	370c      	adds	r7, #12
 800988c:	46bd      	mov	sp, r7
 800988e:	bc80      	pop	{r7}
 8009890:	4770      	bx	lr

08009892 <UART_WaitOnFlagUntilTimeout>:
 8009892:	b580      	push	{r7, lr}
 8009894:	b086      	sub	sp, #24
 8009896:	af00      	add	r7, sp, #0
 8009898:	60f8      	str	r0, [r7, #12]
 800989a:	60b9      	str	r1, [r7, #8]
 800989c:	603b      	str	r3, [r7, #0]
 800989e:	4613      	mov	r3, r2
 80098a0:	71fb      	strb	r3, [r7, #7]
 80098a2:	e03b      	b.n	800991c <UART_WaitOnFlagUntilTimeout+0x8a>
 80098a4:	6a3b      	ldr	r3, [r7, #32]
 80098a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80098aa:	d037      	beq.n	800991c <UART_WaitOnFlagUntilTimeout+0x8a>
 80098ac:	f7fc ff60 	bl	8006770 <HAL_GetTick>
 80098b0:	4602      	mov	r2, r0
 80098b2:	683b      	ldr	r3, [r7, #0]
 80098b4:	1ad3      	subs	r3, r2, r3
 80098b6:	6a3a      	ldr	r2, [r7, #32]
 80098b8:	429a      	cmp	r2, r3
 80098ba:	d302      	bcc.n	80098c2 <UART_WaitOnFlagUntilTimeout+0x30>
 80098bc:	6a3b      	ldr	r3, [r7, #32]
 80098be:	2b00      	cmp	r3, #0
 80098c0:	d101      	bne.n	80098c6 <UART_WaitOnFlagUntilTimeout+0x34>
 80098c2:	2303      	movs	r3, #3
 80098c4:	e03a      	b.n	800993c <UART_WaitOnFlagUntilTimeout+0xaa>
 80098c6:	68fb      	ldr	r3, [r7, #12]
 80098c8:	681b      	ldr	r3, [r3, #0]
 80098ca:	68db      	ldr	r3, [r3, #12]
 80098cc:	f003 0304 	and.w	r3, r3, #4
 80098d0:	2b00      	cmp	r3, #0
 80098d2:	d023      	beq.n	800991c <UART_WaitOnFlagUntilTimeout+0x8a>
 80098d4:	68bb      	ldr	r3, [r7, #8]
 80098d6:	2b80      	cmp	r3, #128	@ 0x80
 80098d8:	d020      	beq.n	800991c <UART_WaitOnFlagUntilTimeout+0x8a>
 80098da:	68bb      	ldr	r3, [r7, #8]
 80098dc:	2b40      	cmp	r3, #64	@ 0x40
 80098de:	d01d      	beq.n	800991c <UART_WaitOnFlagUntilTimeout+0x8a>
 80098e0:	68fb      	ldr	r3, [r7, #12]
 80098e2:	681b      	ldr	r3, [r3, #0]
 80098e4:	681b      	ldr	r3, [r3, #0]
 80098e6:	f003 0308 	and.w	r3, r3, #8
 80098ea:	2b08      	cmp	r3, #8
 80098ec:	d116      	bne.n	800991c <UART_WaitOnFlagUntilTimeout+0x8a>
 80098ee:	2300      	movs	r3, #0
 80098f0:	617b      	str	r3, [r7, #20]
 80098f2:	68fb      	ldr	r3, [r7, #12]
 80098f4:	681b      	ldr	r3, [r3, #0]
 80098f6:	681b      	ldr	r3, [r3, #0]
 80098f8:	617b      	str	r3, [r7, #20]
 80098fa:	68fb      	ldr	r3, [r7, #12]
 80098fc:	681b      	ldr	r3, [r3, #0]
 80098fe:	685b      	ldr	r3, [r3, #4]
 8009900:	617b      	str	r3, [r7, #20]
 8009902:	697b      	ldr	r3, [r7, #20]
 8009904:	68f8      	ldr	r0, [r7, #12]
 8009906:	f000 f856 	bl	80099b6 <UART_EndRxTransfer>
 800990a:	68fb      	ldr	r3, [r7, #12]
 800990c:	2208      	movs	r2, #8
 800990e:	645a      	str	r2, [r3, #68]	@ 0x44
 8009910:	68fb      	ldr	r3, [r7, #12]
 8009912:	2200      	movs	r2, #0
 8009914:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009918:	2301      	movs	r3, #1
 800991a:	e00f      	b.n	800993c <UART_WaitOnFlagUntilTimeout+0xaa>
 800991c:	68fb      	ldr	r3, [r7, #12]
 800991e:	681b      	ldr	r3, [r3, #0]
 8009920:	681a      	ldr	r2, [r3, #0]
 8009922:	68bb      	ldr	r3, [r7, #8]
 8009924:	4013      	ands	r3, r2
 8009926:	68ba      	ldr	r2, [r7, #8]
 8009928:	429a      	cmp	r2, r3
 800992a:	bf0c      	ite	eq
 800992c:	2301      	moveq	r3, #1
 800992e:	2300      	movne	r3, #0
 8009930:	b2db      	uxtb	r3, r3
 8009932:	461a      	mov	r2, r3
 8009934:	79fb      	ldrb	r3, [r7, #7]
 8009936:	429a      	cmp	r2, r3
 8009938:	d0b4      	beq.n	80098a4 <UART_WaitOnFlagUntilTimeout+0x12>
 800993a:	2300      	movs	r3, #0
 800993c:	4618      	mov	r0, r3
 800993e:	3718      	adds	r7, #24
 8009940:	46bd      	mov	sp, r7
 8009942:	bd80      	pop	{r7, pc}

08009944 <UART_Start_Receive_IT>:
 8009944:	b480      	push	{r7}
 8009946:	b085      	sub	sp, #20
 8009948:	af00      	add	r7, sp, #0
 800994a:	60f8      	str	r0, [r7, #12]
 800994c:	60b9      	str	r1, [r7, #8]
 800994e:	4613      	mov	r3, r2
 8009950:	80fb      	strh	r3, [r7, #6]
 8009952:	68fb      	ldr	r3, [r7, #12]
 8009954:	68ba      	ldr	r2, [r7, #8]
 8009956:	629a      	str	r2, [r3, #40]	@ 0x28
 8009958:	68fb      	ldr	r3, [r7, #12]
 800995a:	88fa      	ldrh	r2, [r7, #6]
 800995c:	859a      	strh	r2, [r3, #44]	@ 0x2c
 800995e:	68fb      	ldr	r3, [r7, #12]
 8009960:	88fa      	ldrh	r2, [r7, #6]
 8009962:	85da      	strh	r2, [r3, #46]	@ 0x2e
 8009964:	68fb      	ldr	r3, [r7, #12]
 8009966:	2200      	movs	r2, #0
 8009968:	645a      	str	r2, [r3, #68]	@ 0x44
 800996a:	68fb      	ldr	r3, [r7, #12]
 800996c:	2222      	movs	r2, #34	@ 0x22
 800996e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009972:	68fb      	ldr	r3, [r7, #12]
 8009974:	691b      	ldr	r3, [r3, #16]
 8009976:	2b00      	cmp	r3, #0
 8009978:	d007      	beq.n	800998a <UART_Start_Receive_IT+0x46>
 800997a:	68fb      	ldr	r3, [r7, #12]
 800997c:	681b      	ldr	r3, [r3, #0]
 800997e:	68da      	ldr	r2, [r3, #12]
 8009980:	68fb      	ldr	r3, [r7, #12]
 8009982:	681b      	ldr	r3, [r3, #0]
 8009984:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8009988:	60da      	str	r2, [r3, #12]
 800998a:	68fb      	ldr	r3, [r7, #12]
 800998c:	681b      	ldr	r3, [r3, #0]
 800998e:	695a      	ldr	r2, [r3, #20]
 8009990:	68fb      	ldr	r3, [r7, #12]
 8009992:	681b      	ldr	r3, [r3, #0]
 8009994:	f042 0201 	orr.w	r2, r2, #1
 8009998:	615a      	str	r2, [r3, #20]
 800999a:	68fb      	ldr	r3, [r7, #12]
 800999c:	681b      	ldr	r3, [r3, #0]
 800999e:	68da      	ldr	r2, [r3, #12]
 80099a0:	68fb      	ldr	r3, [r7, #12]
 80099a2:	681b      	ldr	r3, [r3, #0]
 80099a4:	f042 0220 	orr.w	r2, r2, #32
 80099a8:	60da      	str	r2, [r3, #12]
 80099aa:	2300      	movs	r3, #0
 80099ac:	4618      	mov	r0, r3
 80099ae:	3714      	adds	r7, #20
 80099b0:	46bd      	mov	sp, r7
 80099b2:	bc80      	pop	{r7}
 80099b4:	4770      	bx	lr

080099b6 <UART_EndRxTransfer>:
 80099b6:	b480      	push	{r7}
 80099b8:	b095      	sub	sp, #84	@ 0x54
 80099ba:	af00      	add	r7, sp, #0
 80099bc:	6078      	str	r0, [r7, #4]
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	681b      	ldr	r3, [r3, #0]
 80099c2:	330c      	adds	r3, #12
 80099c4:	637b      	str	r3, [r7, #52]	@ 0x34
 80099c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80099c8:	e853 3f00 	ldrex	r3, [r3]
 80099cc:	633b      	str	r3, [r7, #48]	@ 0x30
 80099ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80099d0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80099d4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	681b      	ldr	r3, [r3, #0]
 80099da:	330c      	adds	r3, #12
 80099dc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80099de:	643a      	str	r2, [r7, #64]	@ 0x40
 80099e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80099e2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80099e4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80099e6:	e841 2300 	strex	r3, r2, [r1]
 80099ea:	63bb      	str	r3, [r7, #56]	@ 0x38
 80099ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80099ee:	2b00      	cmp	r3, #0
 80099f0:	d1e5      	bne.n	80099be <UART_EndRxTransfer+0x8>
 80099f2:	687b      	ldr	r3, [r7, #4]
 80099f4:	681b      	ldr	r3, [r3, #0]
 80099f6:	3314      	adds	r3, #20
 80099f8:	623b      	str	r3, [r7, #32]
 80099fa:	6a3b      	ldr	r3, [r7, #32]
 80099fc:	e853 3f00 	ldrex	r3, [r3]
 8009a00:	61fb      	str	r3, [r7, #28]
 8009a02:	69fb      	ldr	r3, [r7, #28]
 8009a04:	f023 0301 	bic.w	r3, r3, #1
 8009a08:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	681b      	ldr	r3, [r3, #0]
 8009a0e:	3314      	adds	r3, #20
 8009a10:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009a12:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009a14:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009a16:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009a18:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009a1a:	e841 2300 	strex	r3, r2, [r1]
 8009a1e:	627b      	str	r3, [r7, #36]	@ 0x24
 8009a20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a22:	2b00      	cmp	r3, #0
 8009a24:	d1e5      	bne.n	80099f2 <UART_EndRxTransfer+0x3c>
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009a2a:	2b01      	cmp	r3, #1
 8009a2c:	d119      	bne.n	8009a62 <UART_EndRxTransfer+0xac>
 8009a2e:	687b      	ldr	r3, [r7, #4]
 8009a30:	681b      	ldr	r3, [r3, #0]
 8009a32:	330c      	adds	r3, #12
 8009a34:	60fb      	str	r3, [r7, #12]
 8009a36:	68fb      	ldr	r3, [r7, #12]
 8009a38:	e853 3f00 	ldrex	r3, [r3]
 8009a3c:	60bb      	str	r3, [r7, #8]
 8009a3e:	68bb      	ldr	r3, [r7, #8]
 8009a40:	f023 0310 	bic.w	r3, r3, #16
 8009a44:	647b      	str	r3, [r7, #68]	@ 0x44
 8009a46:	687b      	ldr	r3, [r7, #4]
 8009a48:	681b      	ldr	r3, [r3, #0]
 8009a4a:	330c      	adds	r3, #12
 8009a4c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009a4e:	61ba      	str	r2, [r7, #24]
 8009a50:	617b      	str	r3, [r7, #20]
 8009a52:	6979      	ldr	r1, [r7, #20]
 8009a54:	69ba      	ldr	r2, [r7, #24]
 8009a56:	e841 2300 	strex	r3, r2, [r1]
 8009a5a:	613b      	str	r3, [r7, #16]
 8009a5c:	693b      	ldr	r3, [r7, #16]
 8009a5e:	2b00      	cmp	r3, #0
 8009a60:	d1e5      	bne.n	8009a2e <UART_EndRxTransfer+0x78>
 8009a62:	687b      	ldr	r3, [r7, #4]
 8009a64:	2220      	movs	r2, #32
 8009a66:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	2200      	movs	r2, #0
 8009a6e:	631a      	str	r2, [r3, #48]	@ 0x30
 8009a70:	bf00      	nop
 8009a72:	3754      	adds	r7, #84	@ 0x54
 8009a74:	46bd      	mov	sp, r7
 8009a76:	bc80      	pop	{r7}
 8009a78:	4770      	bx	lr

08009a7a <UART_DMAAbortOnError>:
 8009a7a:	b580      	push	{r7, lr}
 8009a7c:	b084      	sub	sp, #16
 8009a7e:	af00      	add	r7, sp, #0
 8009a80:	6078      	str	r0, [r7, #4]
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009a86:	60fb      	str	r3, [r7, #12]
 8009a88:	68fb      	ldr	r3, [r7, #12]
 8009a8a:	2200      	movs	r2, #0
 8009a8c:	85da      	strh	r2, [r3, #46]	@ 0x2e
 8009a8e:	68fb      	ldr	r3, [r7, #12]
 8009a90:	2200      	movs	r2, #0
 8009a92:	84da      	strh	r2, [r3, #38]	@ 0x26
 8009a94:	68f8      	ldr	r0, [r7, #12]
 8009a96:	f7ff fee8 	bl	800986a <HAL_UART_ErrorCallback>
 8009a9a:	bf00      	nop
 8009a9c:	3710      	adds	r7, #16
 8009a9e:	46bd      	mov	sp, r7
 8009aa0:	bd80      	pop	{r7, pc}

08009aa2 <UART_Transmit_IT>:
 8009aa2:	b480      	push	{r7}
 8009aa4:	b085      	sub	sp, #20
 8009aa6:	af00      	add	r7, sp, #0
 8009aa8:	6078      	str	r0, [r7, #4]
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009ab0:	b2db      	uxtb	r3, r3
 8009ab2:	2b21      	cmp	r3, #33	@ 0x21
 8009ab4:	d13e      	bne.n	8009b34 <UART_Transmit_IT+0x92>
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	689b      	ldr	r3, [r3, #8]
 8009aba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009abe:	d114      	bne.n	8009aea <UART_Transmit_IT+0x48>
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	691b      	ldr	r3, [r3, #16]
 8009ac4:	2b00      	cmp	r3, #0
 8009ac6:	d110      	bne.n	8009aea <UART_Transmit_IT+0x48>
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	6a1b      	ldr	r3, [r3, #32]
 8009acc:	60fb      	str	r3, [r7, #12]
 8009ace:	68fb      	ldr	r3, [r7, #12]
 8009ad0:	881b      	ldrh	r3, [r3, #0]
 8009ad2:	461a      	mov	r2, r3
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	681b      	ldr	r3, [r3, #0]
 8009ad8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009adc:	605a      	str	r2, [r3, #4]
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	6a1b      	ldr	r3, [r3, #32]
 8009ae2:	1c9a      	adds	r2, r3, #2
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	621a      	str	r2, [r3, #32]
 8009ae8:	e008      	b.n	8009afc <UART_Transmit_IT+0x5a>
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	6a1b      	ldr	r3, [r3, #32]
 8009aee:	1c59      	adds	r1, r3, #1
 8009af0:	687a      	ldr	r2, [r7, #4]
 8009af2:	6211      	str	r1, [r2, #32]
 8009af4:	781a      	ldrb	r2, [r3, #0]
 8009af6:	687b      	ldr	r3, [r7, #4]
 8009af8:	681b      	ldr	r3, [r3, #0]
 8009afa:	605a      	str	r2, [r3, #4]
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8009b00:	b29b      	uxth	r3, r3
 8009b02:	3b01      	subs	r3, #1
 8009b04:	b29b      	uxth	r3, r3
 8009b06:	687a      	ldr	r2, [r7, #4]
 8009b08:	4619      	mov	r1, r3
 8009b0a:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8009b0c:	2b00      	cmp	r3, #0
 8009b0e:	d10f      	bne.n	8009b30 <UART_Transmit_IT+0x8e>
 8009b10:	687b      	ldr	r3, [r7, #4]
 8009b12:	681b      	ldr	r3, [r3, #0]
 8009b14:	68da      	ldr	r2, [r3, #12]
 8009b16:	687b      	ldr	r3, [r7, #4]
 8009b18:	681b      	ldr	r3, [r3, #0]
 8009b1a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8009b1e:	60da      	str	r2, [r3, #12]
 8009b20:	687b      	ldr	r3, [r7, #4]
 8009b22:	681b      	ldr	r3, [r3, #0]
 8009b24:	68da      	ldr	r2, [r3, #12]
 8009b26:	687b      	ldr	r3, [r7, #4]
 8009b28:	681b      	ldr	r3, [r3, #0]
 8009b2a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009b2e:	60da      	str	r2, [r3, #12]
 8009b30:	2300      	movs	r3, #0
 8009b32:	e000      	b.n	8009b36 <UART_Transmit_IT+0x94>
 8009b34:	2302      	movs	r3, #2
 8009b36:	4618      	mov	r0, r3
 8009b38:	3714      	adds	r7, #20
 8009b3a:	46bd      	mov	sp, r7
 8009b3c:	bc80      	pop	{r7}
 8009b3e:	4770      	bx	lr

08009b40 <UART_EndTransmit_IT>:
 8009b40:	b580      	push	{r7, lr}
 8009b42:	b082      	sub	sp, #8
 8009b44:	af00      	add	r7, sp, #0
 8009b46:	6078      	str	r0, [r7, #4]
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	681b      	ldr	r3, [r3, #0]
 8009b4c:	68da      	ldr	r2, [r3, #12]
 8009b4e:	687b      	ldr	r3, [r7, #4]
 8009b50:	681b      	ldr	r3, [r3, #0]
 8009b52:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009b56:	60da      	str	r2, [r3, #12]
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	2220      	movs	r2, #32
 8009b5c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8009b60:	6878      	ldr	r0, [r7, #4]
 8009b62:	f7ff fe79 	bl	8009858 <HAL_UART_TxCpltCallback>
 8009b66:	2300      	movs	r3, #0
 8009b68:	4618      	mov	r0, r3
 8009b6a:	3708      	adds	r7, #8
 8009b6c:	46bd      	mov	sp, r7
 8009b6e:	bd80      	pop	{r7, pc}

08009b70 <UART_Receive_IT>:
 8009b70:	b580      	push	{r7, lr}
 8009b72:	b08c      	sub	sp, #48	@ 0x30
 8009b74:	af00      	add	r7, sp, #0
 8009b76:	6078      	str	r0, [r7, #4]
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009b7e:	b2db      	uxtb	r3, r3
 8009b80:	2b22      	cmp	r3, #34	@ 0x22
 8009b82:	f040 80ae 	bne.w	8009ce2 <UART_Receive_IT+0x172>
 8009b86:	687b      	ldr	r3, [r7, #4]
 8009b88:	689b      	ldr	r3, [r3, #8]
 8009b8a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009b8e:	d117      	bne.n	8009bc0 <UART_Receive_IT+0x50>
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	691b      	ldr	r3, [r3, #16]
 8009b94:	2b00      	cmp	r3, #0
 8009b96:	d113      	bne.n	8009bc0 <UART_Receive_IT+0x50>
 8009b98:	2300      	movs	r3, #0
 8009b9a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009b9c:	687b      	ldr	r3, [r7, #4]
 8009b9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009ba0:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009ba2:	687b      	ldr	r3, [r7, #4]
 8009ba4:	681b      	ldr	r3, [r3, #0]
 8009ba6:	685b      	ldr	r3, [r3, #4]
 8009ba8:	b29b      	uxth	r3, r3
 8009baa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009bae:	b29a      	uxth	r2, r3
 8009bb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009bb2:	801a      	strh	r2, [r3, #0]
 8009bb4:	687b      	ldr	r3, [r7, #4]
 8009bb6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009bb8:	1c9a      	adds	r2, r3, #2
 8009bba:	687b      	ldr	r3, [r7, #4]
 8009bbc:	629a      	str	r2, [r3, #40]	@ 0x28
 8009bbe:	e026      	b.n	8009c0e <UART_Receive_IT+0x9e>
 8009bc0:	687b      	ldr	r3, [r7, #4]
 8009bc2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009bc4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009bc6:	2300      	movs	r3, #0
 8009bc8:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	689b      	ldr	r3, [r3, #8]
 8009bce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009bd2:	d007      	beq.n	8009be4 <UART_Receive_IT+0x74>
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	689b      	ldr	r3, [r3, #8]
 8009bd8:	2b00      	cmp	r3, #0
 8009bda:	d10a      	bne.n	8009bf2 <UART_Receive_IT+0x82>
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	691b      	ldr	r3, [r3, #16]
 8009be0:	2b00      	cmp	r3, #0
 8009be2:	d106      	bne.n	8009bf2 <UART_Receive_IT+0x82>
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	681b      	ldr	r3, [r3, #0]
 8009be8:	685b      	ldr	r3, [r3, #4]
 8009bea:	b2da      	uxtb	r2, r3
 8009bec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009bee:	701a      	strb	r2, [r3, #0]
 8009bf0:	e008      	b.n	8009c04 <UART_Receive_IT+0x94>
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	681b      	ldr	r3, [r3, #0]
 8009bf6:	685b      	ldr	r3, [r3, #4]
 8009bf8:	b2db      	uxtb	r3, r3
 8009bfa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009bfe:	b2da      	uxtb	r2, r3
 8009c00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c02:	701a      	strb	r2, [r3, #0]
 8009c04:	687b      	ldr	r3, [r7, #4]
 8009c06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009c08:	1c5a      	adds	r2, r3, #1
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	629a      	str	r2, [r3, #40]	@ 0x28
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009c12:	b29b      	uxth	r3, r3
 8009c14:	3b01      	subs	r3, #1
 8009c16:	b29b      	uxth	r3, r3
 8009c18:	687a      	ldr	r2, [r7, #4]
 8009c1a:	4619      	mov	r1, r3
 8009c1c:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8009c1e:	2b00      	cmp	r3, #0
 8009c20:	d15d      	bne.n	8009cde <UART_Receive_IT+0x16e>
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	681b      	ldr	r3, [r3, #0]
 8009c26:	68da      	ldr	r2, [r3, #12]
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	681b      	ldr	r3, [r3, #0]
 8009c2c:	f022 0220 	bic.w	r2, r2, #32
 8009c30:	60da      	str	r2, [r3, #12]
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	681b      	ldr	r3, [r3, #0]
 8009c36:	68da      	ldr	r2, [r3, #12]
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	681b      	ldr	r3, [r3, #0]
 8009c3c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8009c40:	60da      	str	r2, [r3, #12]
 8009c42:	687b      	ldr	r3, [r7, #4]
 8009c44:	681b      	ldr	r3, [r3, #0]
 8009c46:	695a      	ldr	r2, [r3, #20]
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	681b      	ldr	r3, [r3, #0]
 8009c4c:	f022 0201 	bic.w	r2, r2, #1
 8009c50:	615a      	str	r2, [r3, #20]
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	2220      	movs	r2, #32
 8009c56:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009c5a:	687b      	ldr	r3, [r7, #4]
 8009c5c:	2200      	movs	r2, #0
 8009c5e:	635a      	str	r2, [r3, #52]	@ 0x34
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009c64:	2b01      	cmp	r3, #1
 8009c66:	d135      	bne.n	8009cd4 <UART_Receive_IT+0x164>
 8009c68:	687b      	ldr	r3, [r7, #4]
 8009c6a:	2200      	movs	r2, #0
 8009c6c:	631a      	str	r2, [r3, #48]	@ 0x30
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	681b      	ldr	r3, [r3, #0]
 8009c72:	330c      	adds	r3, #12
 8009c74:	617b      	str	r3, [r7, #20]
 8009c76:	697b      	ldr	r3, [r7, #20]
 8009c78:	e853 3f00 	ldrex	r3, [r3]
 8009c7c:	613b      	str	r3, [r7, #16]
 8009c7e:	693b      	ldr	r3, [r7, #16]
 8009c80:	f023 0310 	bic.w	r3, r3, #16
 8009c84:	627b      	str	r3, [r7, #36]	@ 0x24
 8009c86:	687b      	ldr	r3, [r7, #4]
 8009c88:	681b      	ldr	r3, [r3, #0]
 8009c8a:	330c      	adds	r3, #12
 8009c8c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009c8e:	623a      	str	r2, [r7, #32]
 8009c90:	61fb      	str	r3, [r7, #28]
 8009c92:	69f9      	ldr	r1, [r7, #28]
 8009c94:	6a3a      	ldr	r2, [r7, #32]
 8009c96:	e841 2300 	strex	r3, r2, [r1]
 8009c9a:	61bb      	str	r3, [r7, #24]
 8009c9c:	69bb      	ldr	r3, [r7, #24]
 8009c9e:	2b00      	cmp	r3, #0
 8009ca0:	d1e5      	bne.n	8009c6e <UART_Receive_IT+0xfe>
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	681b      	ldr	r3, [r3, #0]
 8009ca6:	681b      	ldr	r3, [r3, #0]
 8009ca8:	f003 0310 	and.w	r3, r3, #16
 8009cac:	2b10      	cmp	r3, #16
 8009cae:	d10a      	bne.n	8009cc6 <UART_Receive_IT+0x156>
 8009cb0:	2300      	movs	r3, #0
 8009cb2:	60fb      	str	r3, [r7, #12]
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	681b      	ldr	r3, [r3, #0]
 8009cb8:	681b      	ldr	r3, [r3, #0]
 8009cba:	60fb      	str	r3, [r7, #12]
 8009cbc:	687b      	ldr	r3, [r7, #4]
 8009cbe:	681b      	ldr	r3, [r3, #0]
 8009cc0:	685b      	ldr	r3, [r3, #4]
 8009cc2:	60fb      	str	r3, [r7, #12]
 8009cc4:	68fb      	ldr	r3, [r7, #12]
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8009cca:	4619      	mov	r1, r3
 8009ccc:	6878      	ldr	r0, [r7, #4]
 8009cce:	f7ff fdd5 	bl	800987c <HAL_UARTEx_RxEventCallback>
 8009cd2:	e002      	b.n	8009cda <UART_Receive_IT+0x16a>
 8009cd4:	6878      	ldr	r0, [r7, #4]
 8009cd6:	f7fb fe13 	bl	8005900 <HAL_UART_RxCpltCallback>
 8009cda:	2300      	movs	r3, #0
 8009cdc:	e002      	b.n	8009ce4 <UART_Receive_IT+0x174>
 8009cde:	2300      	movs	r3, #0
 8009ce0:	e000      	b.n	8009ce4 <UART_Receive_IT+0x174>
 8009ce2:	2302      	movs	r3, #2
 8009ce4:	4618      	mov	r0, r3
 8009ce6:	3730      	adds	r7, #48	@ 0x30
 8009ce8:	46bd      	mov	sp, r7
 8009cea:	bd80      	pop	{r7, pc}

08009cec <UART_SetConfig>:
 8009cec:	b580      	push	{r7, lr}
 8009cee:	b084      	sub	sp, #16
 8009cf0:	af00      	add	r7, sp, #0
 8009cf2:	6078      	str	r0, [r7, #4]
 8009cf4:	687b      	ldr	r3, [r7, #4]
 8009cf6:	681b      	ldr	r3, [r3, #0]
 8009cf8:	691b      	ldr	r3, [r3, #16]
 8009cfa:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8009cfe:	687b      	ldr	r3, [r7, #4]
 8009d00:	68da      	ldr	r2, [r3, #12]
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	681b      	ldr	r3, [r3, #0]
 8009d06:	430a      	orrs	r2, r1
 8009d08:	611a      	str	r2, [r3, #16]
 8009d0a:	687b      	ldr	r3, [r7, #4]
 8009d0c:	689a      	ldr	r2, [r3, #8]
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	691b      	ldr	r3, [r3, #16]
 8009d12:	431a      	orrs	r2, r3
 8009d14:	687b      	ldr	r3, [r7, #4]
 8009d16:	695b      	ldr	r3, [r3, #20]
 8009d18:	4313      	orrs	r3, r2
 8009d1a:	60bb      	str	r3, [r7, #8]
 8009d1c:	687b      	ldr	r3, [r7, #4]
 8009d1e:	681b      	ldr	r3, [r3, #0]
 8009d20:	68db      	ldr	r3, [r3, #12]
 8009d22:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8009d26:	f023 030c 	bic.w	r3, r3, #12
 8009d2a:	687a      	ldr	r2, [r7, #4]
 8009d2c:	6812      	ldr	r2, [r2, #0]
 8009d2e:	68b9      	ldr	r1, [r7, #8]
 8009d30:	430b      	orrs	r3, r1
 8009d32:	60d3      	str	r3, [r2, #12]
 8009d34:	687b      	ldr	r3, [r7, #4]
 8009d36:	681b      	ldr	r3, [r3, #0]
 8009d38:	695b      	ldr	r3, [r3, #20]
 8009d3a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	699a      	ldr	r2, [r3, #24]
 8009d42:	687b      	ldr	r3, [r7, #4]
 8009d44:	681b      	ldr	r3, [r3, #0]
 8009d46:	430a      	orrs	r2, r1
 8009d48:	615a      	str	r2, [r3, #20]
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	681b      	ldr	r3, [r3, #0]
 8009d4e:	4a2c      	ldr	r2, [pc, #176]	@ (8009e00 <UART_SetConfig+0x114>)
 8009d50:	4293      	cmp	r3, r2
 8009d52:	d103      	bne.n	8009d5c <UART_SetConfig+0x70>
 8009d54:	f7fe f9ea 	bl	800812c <HAL_RCC_GetPCLK2Freq>
 8009d58:	60f8      	str	r0, [r7, #12]
 8009d5a:	e002      	b.n	8009d62 <UART_SetConfig+0x76>
 8009d5c:	f7fe f9d2 	bl	8008104 <HAL_RCC_GetPCLK1Freq>
 8009d60:	60f8      	str	r0, [r7, #12]
 8009d62:	68fa      	ldr	r2, [r7, #12]
 8009d64:	4613      	mov	r3, r2
 8009d66:	009b      	lsls	r3, r3, #2
 8009d68:	4413      	add	r3, r2
 8009d6a:	009a      	lsls	r2, r3, #2
 8009d6c:	441a      	add	r2, r3
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	685b      	ldr	r3, [r3, #4]
 8009d72:	009b      	lsls	r3, r3, #2
 8009d74:	fbb2 f3f3 	udiv	r3, r2, r3
 8009d78:	4a22      	ldr	r2, [pc, #136]	@ (8009e04 <UART_SetConfig+0x118>)
 8009d7a:	fba2 2303 	umull	r2, r3, r2, r3
 8009d7e:	095b      	lsrs	r3, r3, #5
 8009d80:	0119      	lsls	r1, r3, #4
 8009d82:	68fa      	ldr	r2, [r7, #12]
 8009d84:	4613      	mov	r3, r2
 8009d86:	009b      	lsls	r3, r3, #2
 8009d88:	4413      	add	r3, r2
 8009d8a:	009a      	lsls	r2, r3, #2
 8009d8c:	441a      	add	r2, r3
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	685b      	ldr	r3, [r3, #4]
 8009d92:	009b      	lsls	r3, r3, #2
 8009d94:	fbb2 f2f3 	udiv	r2, r2, r3
 8009d98:	4b1a      	ldr	r3, [pc, #104]	@ (8009e04 <UART_SetConfig+0x118>)
 8009d9a:	fba3 0302 	umull	r0, r3, r3, r2
 8009d9e:	095b      	lsrs	r3, r3, #5
 8009da0:	2064      	movs	r0, #100	@ 0x64
 8009da2:	fb00 f303 	mul.w	r3, r0, r3
 8009da6:	1ad3      	subs	r3, r2, r3
 8009da8:	011b      	lsls	r3, r3, #4
 8009daa:	3332      	adds	r3, #50	@ 0x32
 8009dac:	4a15      	ldr	r2, [pc, #84]	@ (8009e04 <UART_SetConfig+0x118>)
 8009dae:	fba2 2303 	umull	r2, r3, r2, r3
 8009db2:	095b      	lsrs	r3, r3, #5
 8009db4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009db8:	4419      	add	r1, r3
 8009dba:	68fa      	ldr	r2, [r7, #12]
 8009dbc:	4613      	mov	r3, r2
 8009dbe:	009b      	lsls	r3, r3, #2
 8009dc0:	4413      	add	r3, r2
 8009dc2:	009a      	lsls	r2, r3, #2
 8009dc4:	441a      	add	r2, r3
 8009dc6:	687b      	ldr	r3, [r7, #4]
 8009dc8:	685b      	ldr	r3, [r3, #4]
 8009dca:	009b      	lsls	r3, r3, #2
 8009dcc:	fbb2 f2f3 	udiv	r2, r2, r3
 8009dd0:	4b0c      	ldr	r3, [pc, #48]	@ (8009e04 <UART_SetConfig+0x118>)
 8009dd2:	fba3 0302 	umull	r0, r3, r3, r2
 8009dd6:	095b      	lsrs	r3, r3, #5
 8009dd8:	2064      	movs	r0, #100	@ 0x64
 8009dda:	fb00 f303 	mul.w	r3, r0, r3
 8009dde:	1ad3      	subs	r3, r2, r3
 8009de0:	011b      	lsls	r3, r3, #4
 8009de2:	3332      	adds	r3, #50	@ 0x32
 8009de4:	4a07      	ldr	r2, [pc, #28]	@ (8009e04 <UART_SetConfig+0x118>)
 8009de6:	fba2 2303 	umull	r2, r3, r2, r3
 8009dea:	095b      	lsrs	r3, r3, #5
 8009dec:	f003 020f 	and.w	r2, r3, #15
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	681b      	ldr	r3, [r3, #0]
 8009df4:	440a      	add	r2, r1
 8009df6:	609a      	str	r2, [r3, #8]
 8009df8:	bf00      	nop
 8009dfa:	3710      	adds	r7, #16
 8009dfc:	46bd      	mov	sp, r7
 8009dfe:	bd80      	pop	{r7, pc}
 8009e00:	40013800 	.word	0x40013800
 8009e04:	51eb851f 	.word	0x51eb851f

08009e08 <std>:
 8009e08:	2300      	movs	r3, #0
 8009e0a:	b510      	push	{r4, lr}
 8009e0c:	4604      	mov	r4, r0
 8009e0e:	e9c0 3300 	strd	r3, r3, [r0]
 8009e12:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009e16:	6083      	str	r3, [r0, #8]
 8009e18:	8181      	strh	r1, [r0, #12]
 8009e1a:	6643      	str	r3, [r0, #100]	@ 0x64
 8009e1c:	81c2      	strh	r2, [r0, #14]
 8009e1e:	6183      	str	r3, [r0, #24]
 8009e20:	4619      	mov	r1, r3
 8009e22:	2208      	movs	r2, #8
 8009e24:	305c      	adds	r0, #92	@ 0x5c
 8009e26:	f000 f9ab 	bl	800a180 <memset>
 8009e2a:	4b0d      	ldr	r3, [pc, #52]	@ (8009e60 <std+0x58>)
 8009e2c:	6224      	str	r4, [r4, #32]
 8009e2e:	6263      	str	r3, [r4, #36]	@ 0x24
 8009e30:	4b0c      	ldr	r3, [pc, #48]	@ (8009e64 <std+0x5c>)
 8009e32:	62a3      	str	r3, [r4, #40]	@ 0x28
 8009e34:	4b0c      	ldr	r3, [pc, #48]	@ (8009e68 <std+0x60>)
 8009e36:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8009e38:	4b0c      	ldr	r3, [pc, #48]	@ (8009e6c <std+0x64>)
 8009e3a:	6323      	str	r3, [r4, #48]	@ 0x30
 8009e3c:	4b0c      	ldr	r3, [pc, #48]	@ (8009e70 <std+0x68>)
 8009e3e:	429c      	cmp	r4, r3
 8009e40:	d006      	beq.n	8009e50 <std+0x48>
 8009e42:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8009e46:	4294      	cmp	r4, r2
 8009e48:	d002      	beq.n	8009e50 <std+0x48>
 8009e4a:	33d0      	adds	r3, #208	@ 0xd0
 8009e4c:	429c      	cmp	r4, r3
 8009e4e:	d105      	bne.n	8009e5c <std+0x54>
 8009e50:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8009e54:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009e58:	f000 ba0a 	b.w	800a270 <__retarget_lock_init_recursive>
 8009e5c:	bd10      	pop	{r4, pc}
 8009e5e:	bf00      	nop
 8009e60:	08009fb1 	.word	0x08009fb1
 8009e64:	08009fd3 	.word	0x08009fd3
 8009e68:	0800a00b 	.word	0x0800a00b
 8009e6c:	0800a02f 	.word	0x0800a02f
 8009e70:	2000040c 	.word	0x2000040c

08009e74 <stdio_exit_handler>:
 8009e74:	4a02      	ldr	r2, [pc, #8]	@ (8009e80 <stdio_exit_handler+0xc>)
 8009e76:	4903      	ldr	r1, [pc, #12]	@ (8009e84 <stdio_exit_handler+0x10>)
 8009e78:	4803      	ldr	r0, [pc, #12]	@ (8009e88 <stdio_exit_handler+0x14>)
 8009e7a:	f000 b869 	b.w	8009f50 <_fwalk_sglue>
 8009e7e:	bf00      	nop
 8009e80:	200000bc 	.word	0x200000bc
 8009e84:	0800ab25 	.word	0x0800ab25
 8009e88:	200000cc 	.word	0x200000cc

08009e8c <cleanup_stdio>:
 8009e8c:	6841      	ldr	r1, [r0, #4]
 8009e8e:	4b0c      	ldr	r3, [pc, #48]	@ (8009ec0 <cleanup_stdio+0x34>)
 8009e90:	b510      	push	{r4, lr}
 8009e92:	4299      	cmp	r1, r3
 8009e94:	4604      	mov	r4, r0
 8009e96:	d001      	beq.n	8009e9c <cleanup_stdio+0x10>
 8009e98:	f000 fe44 	bl	800ab24 <_fflush_r>
 8009e9c:	68a1      	ldr	r1, [r4, #8]
 8009e9e:	4b09      	ldr	r3, [pc, #36]	@ (8009ec4 <cleanup_stdio+0x38>)
 8009ea0:	4299      	cmp	r1, r3
 8009ea2:	d002      	beq.n	8009eaa <cleanup_stdio+0x1e>
 8009ea4:	4620      	mov	r0, r4
 8009ea6:	f000 fe3d 	bl	800ab24 <_fflush_r>
 8009eaa:	68e1      	ldr	r1, [r4, #12]
 8009eac:	4b06      	ldr	r3, [pc, #24]	@ (8009ec8 <cleanup_stdio+0x3c>)
 8009eae:	4299      	cmp	r1, r3
 8009eb0:	d004      	beq.n	8009ebc <cleanup_stdio+0x30>
 8009eb2:	4620      	mov	r0, r4
 8009eb4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009eb8:	f000 be34 	b.w	800ab24 <_fflush_r>
 8009ebc:	bd10      	pop	{r4, pc}
 8009ebe:	bf00      	nop
 8009ec0:	2000040c 	.word	0x2000040c
 8009ec4:	20000474 	.word	0x20000474
 8009ec8:	200004dc 	.word	0x200004dc

08009ecc <global_stdio_init.part.0>:
 8009ecc:	b510      	push	{r4, lr}
 8009ece:	4b0b      	ldr	r3, [pc, #44]	@ (8009efc <global_stdio_init.part.0+0x30>)
 8009ed0:	4c0b      	ldr	r4, [pc, #44]	@ (8009f00 <global_stdio_init.part.0+0x34>)
 8009ed2:	4a0c      	ldr	r2, [pc, #48]	@ (8009f04 <global_stdio_init.part.0+0x38>)
 8009ed4:	4620      	mov	r0, r4
 8009ed6:	601a      	str	r2, [r3, #0]
 8009ed8:	2104      	movs	r1, #4
 8009eda:	2200      	movs	r2, #0
 8009edc:	f7ff ff94 	bl	8009e08 <std>
 8009ee0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8009ee4:	2201      	movs	r2, #1
 8009ee6:	2109      	movs	r1, #9
 8009ee8:	f7ff ff8e 	bl	8009e08 <std>
 8009eec:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8009ef0:	2202      	movs	r2, #2
 8009ef2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009ef6:	2112      	movs	r1, #18
 8009ef8:	f7ff bf86 	b.w	8009e08 <std>
 8009efc:	20000544 	.word	0x20000544
 8009f00:	2000040c 	.word	0x2000040c
 8009f04:	08009e75 	.word	0x08009e75

08009f08 <__sfp_lock_acquire>:
 8009f08:	4801      	ldr	r0, [pc, #4]	@ (8009f10 <__sfp_lock_acquire+0x8>)
 8009f0a:	f000 b9b2 	b.w	800a272 <__retarget_lock_acquire_recursive>
 8009f0e:	bf00      	nop
 8009f10:	2000054d 	.word	0x2000054d

08009f14 <__sfp_lock_release>:
 8009f14:	4801      	ldr	r0, [pc, #4]	@ (8009f1c <__sfp_lock_release+0x8>)
 8009f16:	f000 b9ad 	b.w	800a274 <__retarget_lock_release_recursive>
 8009f1a:	bf00      	nop
 8009f1c:	2000054d 	.word	0x2000054d

08009f20 <__sinit>:
 8009f20:	b510      	push	{r4, lr}
 8009f22:	4604      	mov	r4, r0
 8009f24:	f7ff fff0 	bl	8009f08 <__sfp_lock_acquire>
 8009f28:	6a23      	ldr	r3, [r4, #32]
 8009f2a:	b11b      	cbz	r3, 8009f34 <__sinit+0x14>
 8009f2c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009f30:	f7ff bff0 	b.w	8009f14 <__sfp_lock_release>
 8009f34:	4b04      	ldr	r3, [pc, #16]	@ (8009f48 <__sinit+0x28>)
 8009f36:	6223      	str	r3, [r4, #32]
 8009f38:	4b04      	ldr	r3, [pc, #16]	@ (8009f4c <__sinit+0x2c>)
 8009f3a:	681b      	ldr	r3, [r3, #0]
 8009f3c:	2b00      	cmp	r3, #0
 8009f3e:	d1f5      	bne.n	8009f2c <__sinit+0xc>
 8009f40:	f7ff ffc4 	bl	8009ecc <global_stdio_init.part.0>
 8009f44:	e7f2      	b.n	8009f2c <__sinit+0xc>
 8009f46:	bf00      	nop
 8009f48:	08009e8d 	.word	0x08009e8d
 8009f4c:	20000544 	.word	0x20000544

08009f50 <_fwalk_sglue>:
 8009f50:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009f54:	4607      	mov	r7, r0
 8009f56:	4688      	mov	r8, r1
 8009f58:	4614      	mov	r4, r2
 8009f5a:	2600      	movs	r6, #0
 8009f5c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009f60:	f1b9 0901 	subs.w	r9, r9, #1
 8009f64:	d505      	bpl.n	8009f72 <_fwalk_sglue+0x22>
 8009f66:	6824      	ldr	r4, [r4, #0]
 8009f68:	2c00      	cmp	r4, #0
 8009f6a:	d1f7      	bne.n	8009f5c <_fwalk_sglue+0xc>
 8009f6c:	4630      	mov	r0, r6
 8009f6e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009f72:	89ab      	ldrh	r3, [r5, #12]
 8009f74:	2b01      	cmp	r3, #1
 8009f76:	d907      	bls.n	8009f88 <_fwalk_sglue+0x38>
 8009f78:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009f7c:	3301      	adds	r3, #1
 8009f7e:	d003      	beq.n	8009f88 <_fwalk_sglue+0x38>
 8009f80:	4629      	mov	r1, r5
 8009f82:	4638      	mov	r0, r7
 8009f84:	47c0      	blx	r8
 8009f86:	4306      	orrs	r6, r0
 8009f88:	3568      	adds	r5, #104	@ 0x68
 8009f8a:	e7e9      	b.n	8009f60 <_fwalk_sglue+0x10>

08009f8c <iprintf>:
 8009f8c:	b40f      	push	{r0, r1, r2, r3}
 8009f8e:	b507      	push	{r0, r1, r2, lr}
 8009f90:	4906      	ldr	r1, [pc, #24]	@ (8009fac <iprintf+0x20>)
 8009f92:	ab04      	add	r3, sp, #16
 8009f94:	6808      	ldr	r0, [r1, #0]
 8009f96:	f853 2b04 	ldr.w	r2, [r3], #4
 8009f9a:	6881      	ldr	r1, [r0, #8]
 8009f9c:	9301      	str	r3, [sp, #4]
 8009f9e:	f000 fa97 	bl	800a4d0 <_vfiprintf_r>
 8009fa2:	b003      	add	sp, #12
 8009fa4:	f85d eb04 	ldr.w	lr, [sp], #4
 8009fa8:	b004      	add	sp, #16
 8009faa:	4770      	bx	lr
 8009fac:	200000c8 	.word	0x200000c8

08009fb0 <__sread>:
 8009fb0:	b510      	push	{r4, lr}
 8009fb2:	460c      	mov	r4, r1
 8009fb4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009fb8:	f000 f90c 	bl	800a1d4 <_read_r>
 8009fbc:	2800      	cmp	r0, #0
 8009fbe:	bfab      	itete	ge
 8009fc0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8009fc2:	89a3      	ldrhlt	r3, [r4, #12]
 8009fc4:	181b      	addge	r3, r3, r0
 8009fc6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8009fca:	bfac      	ite	ge
 8009fcc:	6563      	strge	r3, [r4, #84]	@ 0x54
 8009fce:	81a3      	strhlt	r3, [r4, #12]
 8009fd0:	bd10      	pop	{r4, pc}

08009fd2 <__swrite>:
 8009fd2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009fd6:	461f      	mov	r7, r3
 8009fd8:	898b      	ldrh	r3, [r1, #12]
 8009fda:	4605      	mov	r5, r0
 8009fdc:	05db      	lsls	r3, r3, #23
 8009fde:	460c      	mov	r4, r1
 8009fe0:	4616      	mov	r6, r2
 8009fe2:	d505      	bpl.n	8009ff0 <__swrite+0x1e>
 8009fe4:	2302      	movs	r3, #2
 8009fe6:	2200      	movs	r2, #0
 8009fe8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009fec:	f000 f8e0 	bl	800a1b0 <_lseek_r>
 8009ff0:	89a3      	ldrh	r3, [r4, #12]
 8009ff2:	4632      	mov	r2, r6
 8009ff4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009ff8:	81a3      	strh	r3, [r4, #12]
 8009ffa:	4628      	mov	r0, r5
 8009ffc:	463b      	mov	r3, r7
 8009ffe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a002:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a006:	f000 b8f7 	b.w	800a1f8 <_write_r>

0800a00a <__sseek>:
 800a00a:	b510      	push	{r4, lr}
 800a00c:	460c      	mov	r4, r1
 800a00e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a012:	f000 f8cd 	bl	800a1b0 <_lseek_r>
 800a016:	1c43      	adds	r3, r0, #1
 800a018:	89a3      	ldrh	r3, [r4, #12]
 800a01a:	bf15      	itete	ne
 800a01c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800a01e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800a022:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800a026:	81a3      	strheq	r3, [r4, #12]
 800a028:	bf18      	it	ne
 800a02a:	81a3      	strhne	r3, [r4, #12]
 800a02c:	bd10      	pop	{r4, pc}

0800a02e <__sclose>:
 800a02e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a032:	f000 b8ad 	b.w	800a190 <_close_r>

0800a036 <__swbuf_r>:
 800a036:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a038:	460e      	mov	r6, r1
 800a03a:	4614      	mov	r4, r2
 800a03c:	4605      	mov	r5, r0
 800a03e:	b118      	cbz	r0, 800a048 <__swbuf_r+0x12>
 800a040:	6a03      	ldr	r3, [r0, #32]
 800a042:	b90b      	cbnz	r3, 800a048 <__swbuf_r+0x12>
 800a044:	f7ff ff6c 	bl	8009f20 <__sinit>
 800a048:	69a3      	ldr	r3, [r4, #24]
 800a04a:	60a3      	str	r3, [r4, #8]
 800a04c:	89a3      	ldrh	r3, [r4, #12]
 800a04e:	071a      	lsls	r2, r3, #28
 800a050:	d501      	bpl.n	800a056 <__swbuf_r+0x20>
 800a052:	6923      	ldr	r3, [r4, #16]
 800a054:	b943      	cbnz	r3, 800a068 <__swbuf_r+0x32>
 800a056:	4621      	mov	r1, r4
 800a058:	4628      	mov	r0, r5
 800a05a:	f000 f82b 	bl	800a0b4 <__swsetup_r>
 800a05e:	b118      	cbz	r0, 800a068 <__swbuf_r+0x32>
 800a060:	f04f 37ff 	mov.w	r7, #4294967295
 800a064:	4638      	mov	r0, r7
 800a066:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a068:	6823      	ldr	r3, [r4, #0]
 800a06a:	6922      	ldr	r2, [r4, #16]
 800a06c:	b2f6      	uxtb	r6, r6
 800a06e:	1a98      	subs	r0, r3, r2
 800a070:	6963      	ldr	r3, [r4, #20]
 800a072:	4637      	mov	r7, r6
 800a074:	4283      	cmp	r3, r0
 800a076:	dc05      	bgt.n	800a084 <__swbuf_r+0x4e>
 800a078:	4621      	mov	r1, r4
 800a07a:	4628      	mov	r0, r5
 800a07c:	f000 fd52 	bl	800ab24 <_fflush_r>
 800a080:	2800      	cmp	r0, #0
 800a082:	d1ed      	bne.n	800a060 <__swbuf_r+0x2a>
 800a084:	68a3      	ldr	r3, [r4, #8]
 800a086:	3b01      	subs	r3, #1
 800a088:	60a3      	str	r3, [r4, #8]
 800a08a:	6823      	ldr	r3, [r4, #0]
 800a08c:	1c5a      	adds	r2, r3, #1
 800a08e:	6022      	str	r2, [r4, #0]
 800a090:	701e      	strb	r6, [r3, #0]
 800a092:	6962      	ldr	r2, [r4, #20]
 800a094:	1c43      	adds	r3, r0, #1
 800a096:	429a      	cmp	r2, r3
 800a098:	d004      	beq.n	800a0a4 <__swbuf_r+0x6e>
 800a09a:	89a3      	ldrh	r3, [r4, #12]
 800a09c:	07db      	lsls	r3, r3, #31
 800a09e:	d5e1      	bpl.n	800a064 <__swbuf_r+0x2e>
 800a0a0:	2e0a      	cmp	r6, #10
 800a0a2:	d1df      	bne.n	800a064 <__swbuf_r+0x2e>
 800a0a4:	4621      	mov	r1, r4
 800a0a6:	4628      	mov	r0, r5
 800a0a8:	f000 fd3c 	bl	800ab24 <_fflush_r>
 800a0ac:	2800      	cmp	r0, #0
 800a0ae:	d0d9      	beq.n	800a064 <__swbuf_r+0x2e>
 800a0b0:	e7d6      	b.n	800a060 <__swbuf_r+0x2a>
	...

0800a0b4 <__swsetup_r>:
 800a0b4:	b538      	push	{r3, r4, r5, lr}
 800a0b6:	4b29      	ldr	r3, [pc, #164]	@ (800a15c <__swsetup_r+0xa8>)
 800a0b8:	4605      	mov	r5, r0
 800a0ba:	6818      	ldr	r0, [r3, #0]
 800a0bc:	460c      	mov	r4, r1
 800a0be:	b118      	cbz	r0, 800a0c8 <__swsetup_r+0x14>
 800a0c0:	6a03      	ldr	r3, [r0, #32]
 800a0c2:	b90b      	cbnz	r3, 800a0c8 <__swsetup_r+0x14>
 800a0c4:	f7ff ff2c 	bl	8009f20 <__sinit>
 800a0c8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a0cc:	0719      	lsls	r1, r3, #28
 800a0ce:	d422      	bmi.n	800a116 <__swsetup_r+0x62>
 800a0d0:	06da      	lsls	r2, r3, #27
 800a0d2:	d407      	bmi.n	800a0e4 <__swsetup_r+0x30>
 800a0d4:	2209      	movs	r2, #9
 800a0d6:	602a      	str	r2, [r5, #0]
 800a0d8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a0dc:	f04f 30ff 	mov.w	r0, #4294967295
 800a0e0:	81a3      	strh	r3, [r4, #12]
 800a0e2:	e033      	b.n	800a14c <__swsetup_r+0x98>
 800a0e4:	0758      	lsls	r0, r3, #29
 800a0e6:	d512      	bpl.n	800a10e <__swsetup_r+0x5a>
 800a0e8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a0ea:	b141      	cbz	r1, 800a0fe <__swsetup_r+0x4a>
 800a0ec:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a0f0:	4299      	cmp	r1, r3
 800a0f2:	d002      	beq.n	800a0fa <__swsetup_r+0x46>
 800a0f4:	4628      	mov	r0, r5
 800a0f6:	f000 f8cd 	bl	800a294 <_free_r>
 800a0fa:	2300      	movs	r3, #0
 800a0fc:	6363      	str	r3, [r4, #52]	@ 0x34
 800a0fe:	89a3      	ldrh	r3, [r4, #12]
 800a100:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800a104:	81a3      	strh	r3, [r4, #12]
 800a106:	2300      	movs	r3, #0
 800a108:	6063      	str	r3, [r4, #4]
 800a10a:	6923      	ldr	r3, [r4, #16]
 800a10c:	6023      	str	r3, [r4, #0]
 800a10e:	89a3      	ldrh	r3, [r4, #12]
 800a110:	f043 0308 	orr.w	r3, r3, #8
 800a114:	81a3      	strh	r3, [r4, #12]
 800a116:	6923      	ldr	r3, [r4, #16]
 800a118:	b94b      	cbnz	r3, 800a12e <__swsetup_r+0x7a>
 800a11a:	89a3      	ldrh	r3, [r4, #12]
 800a11c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800a120:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a124:	d003      	beq.n	800a12e <__swsetup_r+0x7a>
 800a126:	4621      	mov	r1, r4
 800a128:	4628      	mov	r0, r5
 800a12a:	f000 fd48 	bl	800abbe <__smakebuf_r>
 800a12e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a132:	f013 0201 	ands.w	r2, r3, #1
 800a136:	d00a      	beq.n	800a14e <__swsetup_r+0x9a>
 800a138:	2200      	movs	r2, #0
 800a13a:	60a2      	str	r2, [r4, #8]
 800a13c:	6962      	ldr	r2, [r4, #20]
 800a13e:	4252      	negs	r2, r2
 800a140:	61a2      	str	r2, [r4, #24]
 800a142:	6922      	ldr	r2, [r4, #16]
 800a144:	b942      	cbnz	r2, 800a158 <__swsetup_r+0xa4>
 800a146:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800a14a:	d1c5      	bne.n	800a0d8 <__swsetup_r+0x24>
 800a14c:	bd38      	pop	{r3, r4, r5, pc}
 800a14e:	0799      	lsls	r1, r3, #30
 800a150:	bf58      	it	pl
 800a152:	6962      	ldrpl	r2, [r4, #20]
 800a154:	60a2      	str	r2, [r4, #8]
 800a156:	e7f4      	b.n	800a142 <__swsetup_r+0x8e>
 800a158:	2000      	movs	r0, #0
 800a15a:	e7f7      	b.n	800a14c <__swsetup_r+0x98>
 800a15c:	200000c8 	.word	0x200000c8

0800a160 <memcmp>:
 800a160:	b510      	push	{r4, lr}
 800a162:	3901      	subs	r1, #1
 800a164:	4402      	add	r2, r0
 800a166:	4290      	cmp	r0, r2
 800a168:	d101      	bne.n	800a16e <memcmp+0xe>
 800a16a:	2000      	movs	r0, #0
 800a16c:	e005      	b.n	800a17a <memcmp+0x1a>
 800a16e:	7803      	ldrb	r3, [r0, #0]
 800a170:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800a174:	42a3      	cmp	r3, r4
 800a176:	d001      	beq.n	800a17c <memcmp+0x1c>
 800a178:	1b18      	subs	r0, r3, r4
 800a17a:	bd10      	pop	{r4, pc}
 800a17c:	3001      	adds	r0, #1
 800a17e:	e7f2      	b.n	800a166 <memcmp+0x6>

0800a180 <memset>:
 800a180:	4603      	mov	r3, r0
 800a182:	4402      	add	r2, r0
 800a184:	4293      	cmp	r3, r2
 800a186:	d100      	bne.n	800a18a <memset+0xa>
 800a188:	4770      	bx	lr
 800a18a:	f803 1b01 	strb.w	r1, [r3], #1
 800a18e:	e7f9      	b.n	800a184 <memset+0x4>

0800a190 <_close_r>:
 800a190:	b538      	push	{r3, r4, r5, lr}
 800a192:	2300      	movs	r3, #0
 800a194:	4d05      	ldr	r5, [pc, #20]	@ (800a1ac <_close_r+0x1c>)
 800a196:	4604      	mov	r4, r0
 800a198:	4608      	mov	r0, r1
 800a19a:	602b      	str	r3, [r5, #0]
 800a19c:	f7fb fc8d 	bl	8005aba <_close>
 800a1a0:	1c43      	adds	r3, r0, #1
 800a1a2:	d102      	bne.n	800a1aa <_close_r+0x1a>
 800a1a4:	682b      	ldr	r3, [r5, #0]
 800a1a6:	b103      	cbz	r3, 800a1aa <_close_r+0x1a>
 800a1a8:	6023      	str	r3, [r4, #0]
 800a1aa:	bd38      	pop	{r3, r4, r5, pc}
 800a1ac:	20000548 	.word	0x20000548

0800a1b0 <_lseek_r>:
 800a1b0:	b538      	push	{r3, r4, r5, lr}
 800a1b2:	4604      	mov	r4, r0
 800a1b4:	4608      	mov	r0, r1
 800a1b6:	4611      	mov	r1, r2
 800a1b8:	2200      	movs	r2, #0
 800a1ba:	4d05      	ldr	r5, [pc, #20]	@ (800a1d0 <_lseek_r+0x20>)
 800a1bc:	602a      	str	r2, [r5, #0]
 800a1be:	461a      	mov	r2, r3
 800a1c0:	f7fb fc9f 	bl	8005b02 <_lseek>
 800a1c4:	1c43      	adds	r3, r0, #1
 800a1c6:	d102      	bne.n	800a1ce <_lseek_r+0x1e>
 800a1c8:	682b      	ldr	r3, [r5, #0]
 800a1ca:	b103      	cbz	r3, 800a1ce <_lseek_r+0x1e>
 800a1cc:	6023      	str	r3, [r4, #0]
 800a1ce:	bd38      	pop	{r3, r4, r5, pc}
 800a1d0:	20000548 	.word	0x20000548

0800a1d4 <_read_r>:
 800a1d4:	b538      	push	{r3, r4, r5, lr}
 800a1d6:	4604      	mov	r4, r0
 800a1d8:	4608      	mov	r0, r1
 800a1da:	4611      	mov	r1, r2
 800a1dc:	2200      	movs	r2, #0
 800a1de:	4d05      	ldr	r5, [pc, #20]	@ (800a1f4 <_read_r+0x20>)
 800a1e0:	602a      	str	r2, [r5, #0]
 800a1e2:	461a      	mov	r2, r3
 800a1e4:	f7fb fc30 	bl	8005a48 <_read>
 800a1e8:	1c43      	adds	r3, r0, #1
 800a1ea:	d102      	bne.n	800a1f2 <_read_r+0x1e>
 800a1ec:	682b      	ldr	r3, [r5, #0]
 800a1ee:	b103      	cbz	r3, 800a1f2 <_read_r+0x1e>
 800a1f0:	6023      	str	r3, [r4, #0]
 800a1f2:	bd38      	pop	{r3, r4, r5, pc}
 800a1f4:	20000548 	.word	0x20000548

0800a1f8 <_write_r>:
 800a1f8:	b538      	push	{r3, r4, r5, lr}
 800a1fa:	4604      	mov	r4, r0
 800a1fc:	4608      	mov	r0, r1
 800a1fe:	4611      	mov	r1, r2
 800a200:	2200      	movs	r2, #0
 800a202:	4d05      	ldr	r5, [pc, #20]	@ (800a218 <_write_r+0x20>)
 800a204:	602a      	str	r2, [r5, #0]
 800a206:	461a      	mov	r2, r3
 800a208:	f7fb fc3b 	bl	8005a82 <_write>
 800a20c:	1c43      	adds	r3, r0, #1
 800a20e:	d102      	bne.n	800a216 <_write_r+0x1e>
 800a210:	682b      	ldr	r3, [r5, #0]
 800a212:	b103      	cbz	r3, 800a216 <_write_r+0x1e>
 800a214:	6023      	str	r3, [r4, #0]
 800a216:	bd38      	pop	{r3, r4, r5, pc}
 800a218:	20000548 	.word	0x20000548

0800a21c <__errno>:
 800a21c:	4b01      	ldr	r3, [pc, #4]	@ (800a224 <__errno+0x8>)
 800a21e:	6818      	ldr	r0, [r3, #0]
 800a220:	4770      	bx	lr
 800a222:	bf00      	nop
 800a224:	200000c8 	.word	0x200000c8

0800a228 <__libc_init_array>:
 800a228:	b570      	push	{r4, r5, r6, lr}
 800a22a:	2600      	movs	r6, #0
 800a22c:	4d0c      	ldr	r5, [pc, #48]	@ (800a260 <__libc_init_array+0x38>)
 800a22e:	4c0d      	ldr	r4, [pc, #52]	@ (800a264 <__libc_init_array+0x3c>)
 800a230:	1b64      	subs	r4, r4, r5
 800a232:	10a4      	asrs	r4, r4, #2
 800a234:	42a6      	cmp	r6, r4
 800a236:	d109      	bne.n	800a24c <__libc_init_array+0x24>
 800a238:	f000 fd3e 	bl	800acb8 <_init>
 800a23c:	2600      	movs	r6, #0
 800a23e:	4d0a      	ldr	r5, [pc, #40]	@ (800a268 <__libc_init_array+0x40>)
 800a240:	4c0a      	ldr	r4, [pc, #40]	@ (800a26c <__libc_init_array+0x44>)
 800a242:	1b64      	subs	r4, r4, r5
 800a244:	10a4      	asrs	r4, r4, #2
 800a246:	42a6      	cmp	r6, r4
 800a248:	d105      	bne.n	800a256 <__libc_init_array+0x2e>
 800a24a:	bd70      	pop	{r4, r5, r6, pc}
 800a24c:	f855 3b04 	ldr.w	r3, [r5], #4
 800a250:	4798      	blx	r3
 800a252:	3601      	adds	r6, #1
 800a254:	e7ee      	b.n	800a234 <__libc_init_array+0xc>
 800a256:	f855 3b04 	ldr.w	r3, [r5], #4
 800a25a:	4798      	blx	r3
 800a25c:	3601      	adds	r6, #1
 800a25e:	e7f2      	b.n	800a246 <__libc_init_array+0x1e>
 800a260:	0800b9e8 	.word	0x0800b9e8
 800a264:	0800b9e8 	.word	0x0800b9e8
 800a268:	0800b9e8 	.word	0x0800b9e8
 800a26c:	0800b9ec 	.word	0x0800b9ec

0800a270 <__retarget_lock_init_recursive>:
 800a270:	4770      	bx	lr

0800a272 <__retarget_lock_acquire_recursive>:
 800a272:	4770      	bx	lr

0800a274 <__retarget_lock_release_recursive>:
 800a274:	4770      	bx	lr

0800a276 <memcpy>:
 800a276:	440a      	add	r2, r1
 800a278:	4291      	cmp	r1, r2
 800a27a:	f100 33ff 	add.w	r3, r0, #4294967295
 800a27e:	d100      	bne.n	800a282 <memcpy+0xc>
 800a280:	4770      	bx	lr
 800a282:	b510      	push	{r4, lr}
 800a284:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a288:	4291      	cmp	r1, r2
 800a28a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a28e:	d1f9      	bne.n	800a284 <memcpy+0xe>
 800a290:	bd10      	pop	{r4, pc}
	...

0800a294 <_free_r>:
 800a294:	b538      	push	{r3, r4, r5, lr}
 800a296:	4605      	mov	r5, r0
 800a298:	2900      	cmp	r1, #0
 800a29a:	d040      	beq.n	800a31e <_free_r+0x8a>
 800a29c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a2a0:	1f0c      	subs	r4, r1, #4
 800a2a2:	2b00      	cmp	r3, #0
 800a2a4:	bfb8      	it	lt
 800a2a6:	18e4      	addlt	r4, r4, r3
 800a2a8:	f000 f8de 	bl	800a468 <__malloc_lock>
 800a2ac:	4a1c      	ldr	r2, [pc, #112]	@ (800a320 <_free_r+0x8c>)
 800a2ae:	6813      	ldr	r3, [r2, #0]
 800a2b0:	b933      	cbnz	r3, 800a2c0 <_free_r+0x2c>
 800a2b2:	6063      	str	r3, [r4, #4]
 800a2b4:	6014      	str	r4, [r2, #0]
 800a2b6:	4628      	mov	r0, r5
 800a2b8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a2bc:	f000 b8da 	b.w	800a474 <__malloc_unlock>
 800a2c0:	42a3      	cmp	r3, r4
 800a2c2:	d908      	bls.n	800a2d6 <_free_r+0x42>
 800a2c4:	6820      	ldr	r0, [r4, #0]
 800a2c6:	1821      	adds	r1, r4, r0
 800a2c8:	428b      	cmp	r3, r1
 800a2ca:	bf01      	itttt	eq
 800a2cc:	6819      	ldreq	r1, [r3, #0]
 800a2ce:	685b      	ldreq	r3, [r3, #4]
 800a2d0:	1809      	addeq	r1, r1, r0
 800a2d2:	6021      	streq	r1, [r4, #0]
 800a2d4:	e7ed      	b.n	800a2b2 <_free_r+0x1e>
 800a2d6:	461a      	mov	r2, r3
 800a2d8:	685b      	ldr	r3, [r3, #4]
 800a2da:	b10b      	cbz	r3, 800a2e0 <_free_r+0x4c>
 800a2dc:	42a3      	cmp	r3, r4
 800a2de:	d9fa      	bls.n	800a2d6 <_free_r+0x42>
 800a2e0:	6811      	ldr	r1, [r2, #0]
 800a2e2:	1850      	adds	r0, r2, r1
 800a2e4:	42a0      	cmp	r0, r4
 800a2e6:	d10b      	bne.n	800a300 <_free_r+0x6c>
 800a2e8:	6820      	ldr	r0, [r4, #0]
 800a2ea:	4401      	add	r1, r0
 800a2ec:	1850      	adds	r0, r2, r1
 800a2ee:	4283      	cmp	r3, r0
 800a2f0:	6011      	str	r1, [r2, #0]
 800a2f2:	d1e0      	bne.n	800a2b6 <_free_r+0x22>
 800a2f4:	6818      	ldr	r0, [r3, #0]
 800a2f6:	685b      	ldr	r3, [r3, #4]
 800a2f8:	4408      	add	r0, r1
 800a2fa:	6010      	str	r0, [r2, #0]
 800a2fc:	6053      	str	r3, [r2, #4]
 800a2fe:	e7da      	b.n	800a2b6 <_free_r+0x22>
 800a300:	d902      	bls.n	800a308 <_free_r+0x74>
 800a302:	230c      	movs	r3, #12
 800a304:	602b      	str	r3, [r5, #0]
 800a306:	e7d6      	b.n	800a2b6 <_free_r+0x22>
 800a308:	6820      	ldr	r0, [r4, #0]
 800a30a:	1821      	adds	r1, r4, r0
 800a30c:	428b      	cmp	r3, r1
 800a30e:	bf01      	itttt	eq
 800a310:	6819      	ldreq	r1, [r3, #0]
 800a312:	685b      	ldreq	r3, [r3, #4]
 800a314:	1809      	addeq	r1, r1, r0
 800a316:	6021      	streq	r1, [r4, #0]
 800a318:	6063      	str	r3, [r4, #4]
 800a31a:	6054      	str	r4, [r2, #4]
 800a31c:	e7cb      	b.n	800a2b6 <_free_r+0x22>
 800a31e:	bd38      	pop	{r3, r4, r5, pc}
 800a320:	20000554 	.word	0x20000554

0800a324 <sbrk_aligned>:
 800a324:	b570      	push	{r4, r5, r6, lr}
 800a326:	4e0f      	ldr	r6, [pc, #60]	@ (800a364 <sbrk_aligned+0x40>)
 800a328:	460c      	mov	r4, r1
 800a32a:	6831      	ldr	r1, [r6, #0]
 800a32c:	4605      	mov	r5, r0
 800a32e:	b911      	cbnz	r1, 800a336 <sbrk_aligned+0x12>
 800a330:	f000 fca4 	bl	800ac7c <_sbrk_r>
 800a334:	6030      	str	r0, [r6, #0]
 800a336:	4621      	mov	r1, r4
 800a338:	4628      	mov	r0, r5
 800a33a:	f000 fc9f 	bl	800ac7c <_sbrk_r>
 800a33e:	1c43      	adds	r3, r0, #1
 800a340:	d103      	bne.n	800a34a <sbrk_aligned+0x26>
 800a342:	f04f 34ff 	mov.w	r4, #4294967295
 800a346:	4620      	mov	r0, r4
 800a348:	bd70      	pop	{r4, r5, r6, pc}
 800a34a:	1cc4      	adds	r4, r0, #3
 800a34c:	f024 0403 	bic.w	r4, r4, #3
 800a350:	42a0      	cmp	r0, r4
 800a352:	d0f8      	beq.n	800a346 <sbrk_aligned+0x22>
 800a354:	1a21      	subs	r1, r4, r0
 800a356:	4628      	mov	r0, r5
 800a358:	f000 fc90 	bl	800ac7c <_sbrk_r>
 800a35c:	3001      	adds	r0, #1
 800a35e:	d1f2      	bne.n	800a346 <sbrk_aligned+0x22>
 800a360:	e7ef      	b.n	800a342 <sbrk_aligned+0x1e>
 800a362:	bf00      	nop
 800a364:	20000550 	.word	0x20000550

0800a368 <_malloc_r>:
 800a368:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a36c:	1ccd      	adds	r5, r1, #3
 800a36e:	f025 0503 	bic.w	r5, r5, #3
 800a372:	3508      	adds	r5, #8
 800a374:	2d0c      	cmp	r5, #12
 800a376:	bf38      	it	cc
 800a378:	250c      	movcc	r5, #12
 800a37a:	2d00      	cmp	r5, #0
 800a37c:	4606      	mov	r6, r0
 800a37e:	db01      	blt.n	800a384 <_malloc_r+0x1c>
 800a380:	42a9      	cmp	r1, r5
 800a382:	d904      	bls.n	800a38e <_malloc_r+0x26>
 800a384:	230c      	movs	r3, #12
 800a386:	6033      	str	r3, [r6, #0]
 800a388:	2000      	movs	r0, #0
 800a38a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a38e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a464 <_malloc_r+0xfc>
 800a392:	f000 f869 	bl	800a468 <__malloc_lock>
 800a396:	f8d8 3000 	ldr.w	r3, [r8]
 800a39a:	461c      	mov	r4, r3
 800a39c:	bb44      	cbnz	r4, 800a3f0 <_malloc_r+0x88>
 800a39e:	4629      	mov	r1, r5
 800a3a0:	4630      	mov	r0, r6
 800a3a2:	f7ff ffbf 	bl	800a324 <sbrk_aligned>
 800a3a6:	1c43      	adds	r3, r0, #1
 800a3a8:	4604      	mov	r4, r0
 800a3aa:	d158      	bne.n	800a45e <_malloc_r+0xf6>
 800a3ac:	f8d8 4000 	ldr.w	r4, [r8]
 800a3b0:	4627      	mov	r7, r4
 800a3b2:	2f00      	cmp	r7, #0
 800a3b4:	d143      	bne.n	800a43e <_malloc_r+0xd6>
 800a3b6:	2c00      	cmp	r4, #0
 800a3b8:	d04b      	beq.n	800a452 <_malloc_r+0xea>
 800a3ba:	6823      	ldr	r3, [r4, #0]
 800a3bc:	4639      	mov	r1, r7
 800a3be:	4630      	mov	r0, r6
 800a3c0:	eb04 0903 	add.w	r9, r4, r3
 800a3c4:	f000 fc5a 	bl	800ac7c <_sbrk_r>
 800a3c8:	4581      	cmp	r9, r0
 800a3ca:	d142      	bne.n	800a452 <_malloc_r+0xea>
 800a3cc:	6821      	ldr	r1, [r4, #0]
 800a3ce:	4630      	mov	r0, r6
 800a3d0:	1a6d      	subs	r5, r5, r1
 800a3d2:	4629      	mov	r1, r5
 800a3d4:	f7ff ffa6 	bl	800a324 <sbrk_aligned>
 800a3d8:	3001      	adds	r0, #1
 800a3da:	d03a      	beq.n	800a452 <_malloc_r+0xea>
 800a3dc:	6823      	ldr	r3, [r4, #0]
 800a3de:	442b      	add	r3, r5
 800a3e0:	6023      	str	r3, [r4, #0]
 800a3e2:	f8d8 3000 	ldr.w	r3, [r8]
 800a3e6:	685a      	ldr	r2, [r3, #4]
 800a3e8:	bb62      	cbnz	r2, 800a444 <_malloc_r+0xdc>
 800a3ea:	f8c8 7000 	str.w	r7, [r8]
 800a3ee:	e00f      	b.n	800a410 <_malloc_r+0xa8>
 800a3f0:	6822      	ldr	r2, [r4, #0]
 800a3f2:	1b52      	subs	r2, r2, r5
 800a3f4:	d420      	bmi.n	800a438 <_malloc_r+0xd0>
 800a3f6:	2a0b      	cmp	r2, #11
 800a3f8:	d917      	bls.n	800a42a <_malloc_r+0xc2>
 800a3fa:	1961      	adds	r1, r4, r5
 800a3fc:	42a3      	cmp	r3, r4
 800a3fe:	6025      	str	r5, [r4, #0]
 800a400:	bf18      	it	ne
 800a402:	6059      	strne	r1, [r3, #4]
 800a404:	6863      	ldr	r3, [r4, #4]
 800a406:	bf08      	it	eq
 800a408:	f8c8 1000 	streq.w	r1, [r8]
 800a40c:	5162      	str	r2, [r4, r5]
 800a40e:	604b      	str	r3, [r1, #4]
 800a410:	4630      	mov	r0, r6
 800a412:	f000 f82f 	bl	800a474 <__malloc_unlock>
 800a416:	f104 000b 	add.w	r0, r4, #11
 800a41a:	1d23      	adds	r3, r4, #4
 800a41c:	f020 0007 	bic.w	r0, r0, #7
 800a420:	1ac2      	subs	r2, r0, r3
 800a422:	bf1c      	itt	ne
 800a424:	1a1b      	subne	r3, r3, r0
 800a426:	50a3      	strne	r3, [r4, r2]
 800a428:	e7af      	b.n	800a38a <_malloc_r+0x22>
 800a42a:	6862      	ldr	r2, [r4, #4]
 800a42c:	42a3      	cmp	r3, r4
 800a42e:	bf0c      	ite	eq
 800a430:	f8c8 2000 	streq.w	r2, [r8]
 800a434:	605a      	strne	r2, [r3, #4]
 800a436:	e7eb      	b.n	800a410 <_malloc_r+0xa8>
 800a438:	4623      	mov	r3, r4
 800a43a:	6864      	ldr	r4, [r4, #4]
 800a43c:	e7ae      	b.n	800a39c <_malloc_r+0x34>
 800a43e:	463c      	mov	r4, r7
 800a440:	687f      	ldr	r7, [r7, #4]
 800a442:	e7b6      	b.n	800a3b2 <_malloc_r+0x4a>
 800a444:	461a      	mov	r2, r3
 800a446:	685b      	ldr	r3, [r3, #4]
 800a448:	42a3      	cmp	r3, r4
 800a44a:	d1fb      	bne.n	800a444 <_malloc_r+0xdc>
 800a44c:	2300      	movs	r3, #0
 800a44e:	6053      	str	r3, [r2, #4]
 800a450:	e7de      	b.n	800a410 <_malloc_r+0xa8>
 800a452:	230c      	movs	r3, #12
 800a454:	4630      	mov	r0, r6
 800a456:	6033      	str	r3, [r6, #0]
 800a458:	f000 f80c 	bl	800a474 <__malloc_unlock>
 800a45c:	e794      	b.n	800a388 <_malloc_r+0x20>
 800a45e:	6005      	str	r5, [r0, #0]
 800a460:	e7d6      	b.n	800a410 <_malloc_r+0xa8>
 800a462:	bf00      	nop
 800a464:	20000554 	.word	0x20000554

0800a468 <__malloc_lock>:
 800a468:	4801      	ldr	r0, [pc, #4]	@ (800a470 <__malloc_lock+0x8>)
 800a46a:	f7ff bf02 	b.w	800a272 <__retarget_lock_acquire_recursive>
 800a46e:	bf00      	nop
 800a470:	2000054c 	.word	0x2000054c

0800a474 <__malloc_unlock>:
 800a474:	4801      	ldr	r0, [pc, #4]	@ (800a47c <__malloc_unlock+0x8>)
 800a476:	f7ff befd 	b.w	800a274 <__retarget_lock_release_recursive>
 800a47a:	bf00      	nop
 800a47c:	2000054c 	.word	0x2000054c

0800a480 <__sfputc_r>:
 800a480:	6893      	ldr	r3, [r2, #8]
 800a482:	b410      	push	{r4}
 800a484:	3b01      	subs	r3, #1
 800a486:	2b00      	cmp	r3, #0
 800a488:	6093      	str	r3, [r2, #8]
 800a48a:	da07      	bge.n	800a49c <__sfputc_r+0x1c>
 800a48c:	6994      	ldr	r4, [r2, #24]
 800a48e:	42a3      	cmp	r3, r4
 800a490:	db01      	blt.n	800a496 <__sfputc_r+0x16>
 800a492:	290a      	cmp	r1, #10
 800a494:	d102      	bne.n	800a49c <__sfputc_r+0x1c>
 800a496:	bc10      	pop	{r4}
 800a498:	f7ff bdcd 	b.w	800a036 <__swbuf_r>
 800a49c:	6813      	ldr	r3, [r2, #0]
 800a49e:	1c58      	adds	r0, r3, #1
 800a4a0:	6010      	str	r0, [r2, #0]
 800a4a2:	7019      	strb	r1, [r3, #0]
 800a4a4:	4608      	mov	r0, r1
 800a4a6:	bc10      	pop	{r4}
 800a4a8:	4770      	bx	lr

0800a4aa <__sfputs_r>:
 800a4aa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a4ac:	4606      	mov	r6, r0
 800a4ae:	460f      	mov	r7, r1
 800a4b0:	4614      	mov	r4, r2
 800a4b2:	18d5      	adds	r5, r2, r3
 800a4b4:	42ac      	cmp	r4, r5
 800a4b6:	d101      	bne.n	800a4bc <__sfputs_r+0x12>
 800a4b8:	2000      	movs	r0, #0
 800a4ba:	e007      	b.n	800a4cc <__sfputs_r+0x22>
 800a4bc:	463a      	mov	r2, r7
 800a4be:	4630      	mov	r0, r6
 800a4c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a4c4:	f7ff ffdc 	bl	800a480 <__sfputc_r>
 800a4c8:	1c43      	adds	r3, r0, #1
 800a4ca:	d1f3      	bne.n	800a4b4 <__sfputs_r+0xa>
 800a4cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a4d0 <_vfiprintf_r>:
 800a4d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a4d4:	460d      	mov	r5, r1
 800a4d6:	4614      	mov	r4, r2
 800a4d8:	4698      	mov	r8, r3
 800a4da:	4606      	mov	r6, r0
 800a4dc:	b09d      	sub	sp, #116	@ 0x74
 800a4de:	b118      	cbz	r0, 800a4e8 <_vfiprintf_r+0x18>
 800a4e0:	6a03      	ldr	r3, [r0, #32]
 800a4e2:	b90b      	cbnz	r3, 800a4e8 <_vfiprintf_r+0x18>
 800a4e4:	f7ff fd1c 	bl	8009f20 <__sinit>
 800a4e8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a4ea:	07d9      	lsls	r1, r3, #31
 800a4ec:	d405      	bmi.n	800a4fa <_vfiprintf_r+0x2a>
 800a4ee:	89ab      	ldrh	r3, [r5, #12]
 800a4f0:	059a      	lsls	r2, r3, #22
 800a4f2:	d402      	bmi.n	800a4fa <_vfiprintf_r+0x2a>
 800a4f4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a4f6:	f7ff febc 	bl	800a272 <__retarget_lock_acquire_recursive>
 800a4fa:	89ab      	ldrh	r3, [r5, #12]
 800a4fc:	071b      	lsls	r3, r3, #28
 800a4fe:	d501      	bpl.n	800a504 <_vfiprintf_r+0x34>
 800a500:	692b      	ldr	r3, [r5, #16]
 800a502:	b99b      	cbnz	r3, 800a52c <_vfiprintf_r+0x5c>
 800a504:	4629      	mov	r1, r5
 800a506:	4630      	mov	r0, r6
 800a508:	f7ff fdd4 	bl	800a0b4 <__swsetup_r>
 800a50c:	b170      	cbz	r0, 800a52c <_vfiprintf_r+0x5c>
 800a50e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a510:	07dc      	lsls	r4, r3, #31
 800a512:	d504      	bpl.n	800a51e <_vfiprintf_r+0x4e>
 800a514:	f04f 30ff 	mov.w	r0, #4294967295
 800a518:	b01d      	add	sp, #116	@ 0x74
 800a51a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a51e:	89ab      	ldrh	r3, [r5, #12]
 800a520:	0598      	lsls	r0, r3, #22
 800a522:	d4f7      	bmi.n	800a514 <_vfiprintf_r+0x44>
 800a524:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a526:	f7ff fea5 	bl	800a274 <__retarget_lock_release_recursive>
 800a52a:	e7f3      	b.n	800a514 <_vfiprintf_r+0x44>
 800a52c:	2300      	movs	r3, #0
 800a52e:	9309      	str	r3, [sp, #36]	@ 0x24
 800a530:	2320      	movs	r3, #32
 800a532:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a536:	2330      	movs	r3, #48	@ 0x30
 800a538:	f04f 0901 	mov.w	r9, #1
 800a53c:	f8cd 800c 	str.w	r8, [sp, #12]
 800a540:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 800a6ec <_vfiprintf_r+0x21c>
 800a544:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a548:	4623      	mov	r3, r4
 800a54a:	469a      	mov	sl, r3
 800a54c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a550:	b10a      	cbz	r2, 800a556 <_vfiprintf_r+0x86>
 800a552:	2a25      	cmp	r2, #37	@ 0x25
 800a554:	d1f9      	bne.n	800a54a <_vfiprintf_r+0x7a>
 800a556:	ebba 0b04 	subs.w	fp, sl, r4
 800a55a:	d00b      	beq.n	800a574 <_vfiprintf_r+0xa4>
 800a55c:	465b      	mov	r3, fp
 800a55e:	4622      	mov	r2, r4
 800a560:	4629      	mov	r1, r5
 800a562:	4630      	mov	r0, r6
 800a564:	f7ff ffa1 	bl	800a4aa <__sfputs_r>
 800a568:	3001      	adds	r0, #1
 800a56a:	f000 80a7 	beq.w	800a6bc <_vfiprintf_r+0x1ec>
 800a56e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a570:	445a      	add	r2, fp
 800a572:	9209      	str	r2, [sp, #36]	@ 0x24
 800a574:	f89a 3000 	ldrb.w	r3, [sl]
 800a578:	2b00      	cmp	r3, #0
 800a57a:	f000 809f 	beq.w	800a6bc <_vfiprintf_r+0x1ec>
 800a57e:	2300      	movs	r3, #0
 800a580:	f04f 32ff 	mov.w	r2, #4294967295
 800a584:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a588:	f10a 0a01 	add.w	sl, sl, #1
 800a58c:	9304      	str	r3, [sp, #16]
 800a58e:	9307      	str	r3, [sp, #28]
 800a590:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a594:	931a      	str	r3, [sp, #104]	@ 0x68
 800a596:	4654      	mov	r4, sl
 800a598:	2205      	movs	r2, #5
 800a59a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a59e:	4853      	ldr	r0, [pc, #332]	@ (800a6ec <_vfiprintf_r+0x21c>)
 800a5a0:	f000 fb7c 	bl	800ac9c <memchr>
 800a5a4:	9a04      	ldr	r2, [sp, #16]
 800a5a6:	b9d8      	cbnz	r0, 800a5e0 <_vfiprintf_r+0x110>
 800a5a8:	06d1      	lsls	r1, r2, #27
 800a5aa:	bf44      	itt	mi
 800a5ac:	2320      	movmi	r3, #32
 800a5ae:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a5b2:	0713      	lsls	r3, r2, #28
 800a5b4:	bf44      	itt	mi
 800a5b6:	232b      	movmi	r3, #43	@ 0x2b
 800a5b8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a5bc:	f89a 3000 	ldrb.w	r3, [sl]
 800a5c0:	2b2a      	cmp	r3, #42	@ 0x2a
 800a5c2:	d015      	beq.n	800a5f0 <_vfiprintf_r+0x120>
 800a5c4:	4654      	mov	r4, sl
 800a5c6:	2000      	movs	r0, #0
 800a5c8:	f04f 0c0a 	mov.w	ip, #10
 800a5cc:	9a07      	ldr	r2, [sp, #28]
 800a5ce:	4621      	mov	r1, r4
 800a5d0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a5d4:	3b30      	subs	r3, #48	@ 0x30
 800a5d6:	2b09      	cmp	r3, #9
 800a5d8:	d94b      	bls.n	800a672 <_vfiprintf_r+0x1a2>
 800a5da:	b1b0      	cbz	r0, 800a60a <_vfiprintf_r+0x13a>
 800a5dc:	9207      	str	r2, [sp, #28]
 800a5de:	e014      	b.n	800a60a <_vfiprintf_r+0x13a>
 800a5e0:	eba0 0308 	sub.w	r3, r0, r8
 800a5e4:	fa09 f303 	lsl.w	r3, r9, r3
 800a5e8:	4313      	orrs	r3, r2
 800a5ea:	46a2      	mov	sl, r4
 800a5ec:	9304      	str	r3, [sp, #16]
 800a5ee:	e7d2      	b.n	800a596 <_vfiprintf_r+0xc6>
 800a5f0:	9b03      	ldr	r3, [sp, #12]
 800a5f2:	1d19      	adds	r1, r3, #4
 800a5f4:	681b      	ldr	r3, [r3, #0]
 800a5f6:	9103      	str	r1, [sp, #12]
 800a5f8:	2b00      	cmp	r3, #0
 800a5fa:	bfbb      	ittet	lt
 800a5fc:	425b      	neglt	r3, r3
 800a5fe:	f042 0202 	orrlt.w	r2, r2, #2
 800a602:	9307      	strge	r3, [sp, #28]
 800a604:	9307      	strlt	r3, [sp, #28]
 800a606:	bfb8      	it	lt
 800a608:	9204      	strlt	r2, [sp, #16]
 800a60a:	7823      	ldrb	r3, [r4, #0]
 800a60c:	2b2e      	cmp	r3, #46	@ 0x2e
 800a60e:	d10a      	bne.n	800a626 <_vfiprintf_r+0x156>
 800a610:	7863      	ldrb	r3, [r4, #1]
 800a612:	2b2a      	cmp	r3, #42	@ 0x2a
 800a614:	d132      	bne.n	800a67c <_vfiprintf_r+0x1ac>
 800a616:	9b03      	ldr	r3, [sp, #12]
 800a618:	3402      	adds	r4, #2
 800a61a:	1d1a      	adds	r2, r3, #4
 800a61c:	681b      	ldr	r3, [r3, #0]
 800a61e:	9203      	str	r2, [sp, #12]
 800a620:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a624:	9305      	str	r3, [sp, #20]
 800a626:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 800a6f0 <_vfiprintf_r+0x220>
 800a62a:	2203      	movs	r2, #3
 800a62c:	4650      	mov	r0, sl
 800a62e:	7821      	ldrb	r1, [r4, #0]
 800a630:	f000 fb34 	bl	800ac9c <memchr>
 800a634:	b138      	cbz	r0, 800a646 <_vfiprintf_r+0x176>
 800a636:	2240      	movs	r2, #64	@ 0x40
 800a638:	9b04      	ldr	r3, [sp, #16]
 800a63a:	eba0 000a 	sub.w	r0, r0, sl
 800a63e:	4082      	lsls	r2, r0
 800a640:	4313      	orrs	r3, r2
 800a642:	3401      	adds	r4, #1
 800a644:	9304      	str	r3, [sp, #16]
 800a646:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a64a:	2206      	movs	r2, #6
 800a64c:	4829      	ldr	r0, [pc, #164]	@ (800a6f4 <_vfiprintf_r+0x224>)
 800a64e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a652:	f000 fb23 	bl	800ac9c <memchr>
 800a656:	2800      	cmp	r0, #0
 800a658:	d03f      	beq.n	800a6da <_vfiprintf_r+0x20a>
 800a65a:	4b27      	ldr	r3, [pc, #156]	@ (800a6f8 <_vfiprintf_r+0x228>)
 800a65c:	bb1b      	cbnz	r3, 800a6a6 <_vfiprintf_r+0x1d6>
 800a65e:	9b03      	ldr	r3, [sp, #12]
 800a660:	3307      	adds	r3, #7
 800a662:	f023 0307 	bic.w	r3, r3, #7
 800a666:	3308      	adds	r3, #8
 800a668:	9303      	str	r3, [sp, #12]
 800a66a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a66c:	443b      	add	r3, r7
 800a66e:	9309      	str	r3, [sp, #36]	@ 0x24
 800a670:	e76a      	b.n	800a548 <_vfiprintf_r+0x78>
 800a672:	460c      	mov	r4, r1
 800a674:	2001      	movs	r0, #1
 800a676:	fb0c 3202 	mla	r2, ip, r2, r3
 800a67a:	e7a8      	b.n	800a5ce <_vfiprintf_r+0xfe>
 800a67c:	2300      	movs	r3, #0
 800a67e:	f04f 0c0a 	mov.w	ip, #10
 800a682:	4619      	mov	r1, r3
 800a684:	3401      	adds	r4, #1
 800a686:	9305      	str	r3, [sp, #20]
 800a688:	4620      	mov	r0, r4
 800a68a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a68e:	3a30      	subs	r2, #48	@ 0x30
 800a690:	2a09      	cmp	r2, #9
 800a692:	d903      	bls.n	800a69c <_vfiprintf_r+0x1cc>
 800a694:	2b00      	cmp	r3, #0
 800a696:	d0c6      	beq.n	800a626 <_vfiprintf_r+0x156>
 800a698:	9105      	str	r1, [sp, #20]
 800a69a:	e7c4      	b.n	800a626 <_vfiprintf_r+0x156>
 800a69c:	4604      	mov	r4, r0
 800a69e:	2301      	movs	r3, #1
 800a6a0:	fb0c 2101 	mla	r1, ip, r1, r2
 800a6a4:	e7f0      	b.n	800a688 <_vfiprintf_r+0x1b8>
 800a6a6:	ab03      	add	r3, sp, #12
 800a6a8:	9300      	str	r3, [sp, #0]
 800a6aa:	462a      	mov	r2, r5
 800a6ac:	4630      	mov	r0, r6
 800a6ae:	4b13      	ldr	r3, [pc, #76]	@ (800a6fc <_vfiprintf_r+0x22c>)
 800a6b0:	a904      	add	r1, sp, #16
 800a6b2:	f3af 8000 	nop.w
 800a6b6:	4607      	mov	r7, r0
 800a6b8:	1c78      	adds	r0, r7, #1
 800a6ba:	d1d6      	bne.n	800a66a <_vfiprintf_r+0x19a>
 800a6bc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a6be:	07d9      	lsls	r1, r3, #31
 800a6c0:	d405      	bmi.n	800a6ce <_vfiprintf_r+0x1fe>
 800a6c2:	89ab      	ldrh	r3, [r5, #12]
 800a6c4:	059a      	lsls	r2, r3, #22
 800a6c6:	d402      	bmi.n	800a6ce <_vfiprintf_r+0x1fe>
 800a6c8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a6ca:	f7ff fdd3 	bl	800a274 <__retarget_lock_release_recursive>
 800a6ce:	89ab      	ldrh	r3, [r5, #12]
 800a6d0:	065b      	lsls	r3, r3, #25
 800a6d2:	f53f af1f 	bmi.w	800a514 <_vfiprintf_r+0x44>
 800a6d6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a6d8:	e71e      	b.n	800a518 <_vfiprintf_r+0x48>
 800a6da:	ab03      	add	r3, sp, #12
 800a6dc:	9300      	str	r3, [sp, #0]
 800a6de:	462a      	mov	r2, r5
 800a6e0:	4630      	mov	r0, r6
 800a6e2:	4b06      	ldr	r3, [pc, #24]	@ (800a6fc <_vfiprintf_r+0x22c>)
 800a6e4:	a904      	add	r1, sp, #16
 800a6e6:	f000 f87d 	bl	800a7e4 <_printf_i>
 800a6ea:	e7e4      	b.n	800a6b6 <_vfiprintf_r+0x1e6>
 800a6ec:	0800b9ac 	.word	0x0800b9ac
 800a6f0:	0800b9b2 	.word	0x0800b9b2
 800a6f4:	0800b9b6 	.word	0x0800b9b6
 800a6f8:	00000000 	.word	0x00000000
 800a6fc:	0800a4ab 	.word	0x0800a4ab

0800a700 <_printf_common>:
 800a700:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a704:	4616      	mov	r6, r2
 800a706:	4698      	mov	r8, r3
 800a708:	688a      	ldr	r2, [r1, #8]
 800a70a:	690b      	ldr	r3, [r1, #16]
 800a70c:	4607      	mov	r7, r0
 800a70e:	4293      	cmp	r3, r2
 800a710:	bfb8      	it	lt
 800a712:	4613      	movlt	r3, r2
 800a714:	6033      	str	r3, [r6, #0]
 800a716:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a71a:	460c      	mov	r4, r1
 800a71c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a720:	b10a      	cbz	r2, 800a726 <_printf_common+0x26>
 800a722:	3301      	adds	r3, #1
 800a724:	6033      	str	r3, [r6, #0]
 800a726:	6823      	ldr	r3, [r4, #0]
 800a728:	0699      	lsls	r1, r3, #26
 800a72a:	bf42      	ittt	mi
 800a72c:	6833      	ldrmi	r3, [r6, #0]
 800a72e:	3302      	addmi	r3, #2
 800a730:	6033      	strmi	r3, [r6, #0]
 800a732:	6825      	ldr	r5, [r4, #0]
 800a734:	f015 0506 	ands.w	r5, r5, #6
 800a738:	d106      	bne.n	800a748 <_printf_common+0x48>
 800a73a:	f104 0a19 	add.w	sl, r4, #25
 800a73e:	68e3      	ldr	r3, [r4, #12]
 800a740:	6832      	ldr	r2, [r6, #0]
 800a742:	1a9b      	subs	r3, r3, r2
 800a744:	42ab      	cmp	r3, r5
 800a746:	dc2b      	bgt.n	800a7a0 <_printf_common+0xa0>
 800a748:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a74c:	6822      	ldr	r2, [r4, #0]
 800a74e:	3b00      	subs	r3, #0
 800a750:	bf18      	it	ne
 800a752:	2301      	movne	r3, #1
 800a754:	0692      	lsls	r2, r2, #26
 800a756:	d430      	bmi.n	800a7ba <_printf_common+0xba>
 800a758:	4641      	mov	r1, r8
 800a75a:	4638      	mov	r0, r7
 800a75c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a760:	47c8      	blx	r9
 800a762:	3001      	adds	r0, #1
 800a764:	d023      	beq.n	800a7ae <_printf_common+0xae>
 800a766:	6823      	ldr	r3, [r4, #0]
 800a768:	6922      	ldr	r2, [r4, #16]
 800a76a:	f003 0306 	and.w	r3, r3, #6
 800a76e:	2b04      	cmp	r3, #4
 800a770:	bf14      	ite	ne
 800a772:	2500      	movne	r5, #0
 800a774:	6833      	ldreq	r3, [r6, #0]
 800a776:	f04f 0600 	mov.w	r6, #0
 800a77a:	bf08      	it	eq
 800a77c:	68e5      	ldreq	r5, [r4, #12]
 800a77e:	f104 041a 	add.w	r4, r4, #26
 800a782:	bf08      	it	eq
 800a784:	1aed      	subeq	r5, r5, r3
 800a786:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800a78a:	bf08      	it	eq
 800a78c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a790:	4293      	cmp	r3, r2
 800a792:	bfc4      	itt	gt
 800a794:	1a9b      	subgt	r3, r3, r2
 800a796:	18ed      	addgt	r5, r5, r3
 800a798:	42b5      	cmp	r5, r6
 800a79a:	d11a      	bne.n	800a7d2 <_printf_common+0xd2>
 800a79c:	2000      	movs	r0, #0
 800a79e:	e008      	b.n	800a7b2 <_printf_common+0xb2>
 800a7a0:	2301      	movs	r3, #1
 800a7a2:	4652      	mov	r2, sl
 800a7a4:	4641      	mov	r1, r8
 800a7a6:	4638      	mov	r0, r7
 800a7a8:	47c8      	blx	r9
 800a7aa:	3001      	adds	r0, #1
 800a7ac:	d103      	bne.n	800a7b6 <_printf_common+0xb6>
 800a7ae:	f04f 30ff 	mov.w	r0, #4294967295
 800a7b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a7b6:	3501      	adds	r5, #1
 800a7b8:	e7c1      	b.n	800a73e <_printf_common+0x3e>
 800a7ba:	2030      	movs	r0, #48	@ 0x30
 800a7bc:	18e1      	adds	r1, r4, r3
 800a7be:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a7c2:	1c5a      	adds	r2, r3, #1
 800a7c4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a7c8:	4422      	add	r2, r4
 800a7ca:	3302      	adds	r3, #2
 800a7cc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a7d0:	e7c2      	b.n	800a758 <_printf_common+0x58>
 800a7d2:	2301      	movs	r3, #1
 800a7d4:	4622      	mov	r2, r4
 800a7d6:	4641      	mov	r1, r8
 800a7d8:	4638      	mov	r0, r7
 800a7da:	47c8      	blx	r9
 800a7dc:	3001      	adds	r0, #1
 800a7de:	d0e6      	beq.n	800a7ae <_printf_common+0xae>
 800a7e0:	3601      	adds	r6, #1
 800a7e2:	e7d9      	b.n	800a798 <_printf_common+0x98>

0800a7e4 <_printf_i>:
 800a7e4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a7e8:	7e0f      	ldrb	r7, [r1, #24]
 800a7ea:	4691      	mov	r9, r2
 800a7ec:	2f78      	cmp	r7, #120	@ 0x78
 800a7ee:	4680      	mov	r8, r0
 800a7f0:	460c      	mov	r4, r1
 800a7f2:	469a      	mov	sl, r3
 800a7f4:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a7f6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a7fa:	d807      	bhi.n	800a80c <_printf_i+0x28>
 800a7fc:	2f62      	cmp	r7, #98	@ 0x62
 800a7fe:	d80a      	bhi.n	800a816 <_printf_i+0x32>
 800a800:	2f00      	cmp	r7, #0
 800a802:	f000 80d3 	beq.w	800a9ac <_printf_i+0x1c8>
 800a806:	2f58      	cmp	r7, #88	@ 0x58
 800a808:	f000 80ba 	beq.w	800a980 <_printf_i+0x19c>
 800a80c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a810:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a814:	e03a      	b.n	800a88c <_printf_i+0xa8>
 800a816:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a81a:	2b15      	cmp	r3, #21
 800a81c:	d8f6      	bhi.n	800a80c <_printf_i+0x28>
 800a81e:	a101      	add	r1, pc, #4	@ (adr r1, 800a824 <_printf_i+0x40>)
 800a820:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a824:	0800a87d 	.word	0x0800a87d
 800a828:	0800a891 	.word	0x0800a891
 800a82c:	0800a80d 	.word	0x0800a80d
 800a830:	0800a80d 	.word	0x0800a80d
 800a834:	0800a80d 	.word	0x0800a80d
 800a838:	0800a80d 	.word	0x0800a80d
 800a83c:	0800a891 	.word	0x0800a891
 800a840:	0800a80d 	.word	0x0800a80d
 800a844:	0800a80d 	.word	0x0800a80d
 800a848:	0800a80d 	.word	0x0800a80d
 800a84c:	0800a80d 	.word	0x0800a80d
 800a850:	0800a993 	.word	0x0800a993
 800a854:	0800a8bb 	.word	0x0800a8bb
 800a858:	0800a94d 	.word	0x0800a94d
 800a85c:	0800a80d 	.word	0x0800a80d
 800a860:	0800a80d 	.word	0x0800a80d
 800a864:	0800a9b5 	.word	0x0800a9b5
 800a868:	0800a80d 	.word	0x0800a80d
 800a86c:	0800a8bb 	.word	0x0800a8bb
 800a870:	0800a80d 	.word	0x0800a80d
 800a874:	0800a80d 	.word	0x0800a80d
 800a878:	0800a955 	.word	0x0800a955
 800a87c:	6833      	ldr	r3, [r6, #0]
 800a87e:	1d1a      	adds	r2, r3, #4
 800a880:	681b      	ldr	r3, [r3, #0]
 800a882:	6032      	str	r2, [r6, #0]
 800a884:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a888:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a88c:	2301      	movs	r3, #1
 800a88e:	e09e      	b.n	800a9ce <_printf_i+0x1ea>
 800a890:	6833      	ldr	r3, [r6, #0]
 800a892:	6820      	ldr	r0, [r4, #0]
 800a894:	1d19      	adds	r1, r3, #4
 800a896:	6031      	str	r1, [r6, #0]
 800a898:	0606      	lsls	r6, r0, #24
 800a89a:	d501      	bpl.n	800a8a0 <_printf_i+0xbc>
 800a89c:	681d      	ldr	r5, [r3, #0]
 800a89e:	e003      	b.n	800a8a8 <_printf_i+0xc4>
 800a8a0:	0645      	lsls	r5, r0, #25
 800a8a2:	d5fb      	bpl.n	800a89c <_printf_i+0xb8>
 800a8a4:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a8a8:	2d00      	cmp	r5, #0
 800a8aa:	da03      	bge.n	800a8b4 <_printf_i+0xd0>
 800a8ac:	232d      	movs	r3, #45	@ 0x2d
 800a8ae:	426d      	negs	r5, r5
 800a8b0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a8b4:	230a      	movs	r3, #10
 800a8b6:	4859      	ldr	r0, [pc, #356]	@ (800aa1c <_printf_i+0x238>)
 800a8b8:	e011      	b.n	800a8de <_printf_i+0xfa>
 800a8ba:	6821      	ldr	r1, [r4, #0]
 800a8bc:	6833      	ldr	r3, [r6, #0]
 800a8be:	0608      	lsls	r0, r1, #24
 800a8c0:	f853 5b04 	ldr.w	r5, [r3], #4
 800a8c4:	d402      	bmi.n	800a8cc <_printf_i+0xe8>
 800a8c6:	0649      	lsls	r1, r1, #25
 800a8c8:	bf48      	it	mi
 800a8ca:	b2ad      	uxthmi	r5, r5
 800a8cc:	2f6f      	cmp	r7, #111	@ 0x6f
 800a8ce:	6033      	str	r3, [r6, #0]
 800a8d0:	bf14      	ite	ne
 800a8d2:	230a      	movne	r3, #10
 800a8d4:	2308      	moveq	r3, #8
 800a8d6:	4851      	ldr	r0, [pc, #324]	@ (800aa1c <_printf_i+0x238>)
 800a8d8:	2100      	movs	r1, #0
 800a8da:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a8de:	6866      	ldr	r6, [r4, #4]
 800a8e0:	2e00      	cmp	r6, #0
 800a8e2:	bfa8      	it	ge
 800a8e4:	6821      	ldrge	r1, [r4, #0]
 800a8e6:	60a6      	str	r6, [r4, #8]
 800a8e8:	bfa4      	itt	ge
 800a8ea:	f021 0104 	bicge.w	r1, r1, #4
 800a8ee:	6021      	strge	r1, [r4, #0]
 800a8f0:	b90d      	cbnz	r5, 800a8f6 <_printf_i+0x112>
 800a8f2:	2e00      	cmp	r6, #0
 800a8f4:	d04b      	beq.n	800a98e <_printf_i+0x1aa>
 800a8f6:	4616      	mov	r6, r2
 800a8f8:	fbb5 f1f3 	udiv	r1, r5, r3
 800a8fc:	fb03 5711 	mls	r7, r3, r1, r5
 800a900:	5dc7      	ldrb	r7, [r0, r7]
 800a902:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a906:	462f      	mov	r7, r5
 800a908:	42bb      	cmp	r3, r7
 800a90a:	460d      	mov	r5, r1
 800a90c:	d9f4      	bls.n	800a8f8 <_printf_i+0x114>
 800a90e:	2b08      	cmp	r3, #8
 800a910:	d10b      	bne.n	800a92a <_printf_i+0x146>
 800a912:	6823      	ldr	r3, [r4, #0]
 800a914:	07df      	lsls	r7, r3, #31
 800a916:	d508      	bpl.n	800a92a <_printf_i+0x146>
 800a918:	6923      	ldr	r3, [r4, #16]
 800a91a:	6861      	ldr	r1, [r4, #4]
 800a91c:	4299      	cmp	r1, r3
 800a91e:	bfde      	ittt	le
 800a920:	2330      	movle	r3, #48	@ 0x30
 800a922:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a926:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a92a:	1b92      	subs	r2, r2, r6
 800a92c:	6122      	str	r2, [r4, #16]
 800a92e:	464b      	mov	r3, r9
 800a930:	4621      	mov	r1, r4
 800a932:	4640      	mov	r0, r8
 800a934:	f8cd a000 	str.w	sl, [sp]
 800a938:	aa03      	add	r2, sp, #12
 800a93a:	f7ff fee1 	bl	800a700 <_printf_common>
 800a93e:	3001      	adds	r0, #1
 800a940:	d14a      	bne.n	800a9d8 <_printf_i+0x1f4>
 800a942:	f04f 30ff 	mov.w	r0, #4294967295
 800a946:	b004      	add	sp, #16
 800a948:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a94c:	6823      	ldr	r3, [r4, #0]
 800a94e:	f043 0320 	orr.w	r3, r3, #32
 800a952:	6023      	str	r3, [r4, #0]
 800a954:	2778      	movs	r7, #120	@ 0x78
 800a956:	4832      	ldr	r0, [pc, #200]	@ (800aa20 <_printf_i+0x23c>)
 800a958:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a95c:	6823      	ldr	r3, [r4, #0]
 800a95e:	6831      	ldr	r1, [r6, #0]
 800a960:	061f      	lsls	r7, r3, #24
 800a962:	f851 5b04 	ldr.w	r5, [r1], #4
 800a966:	d402      	bmi.n	800a96e <_printf_i+0x18a>
 800a968:	065f      	lsls	r7, r3, #25
 800a96a:	bf48      	it	mi
 800a96c:	b2ad      	uxthmi	r5, r5
 800a96e:	6031      	str	r1, [r6, #0]
 800a970:	07d9      	lsls	r1, r3, #31
 800a972:	bf44      	itt	mi
 800a974:	f043 0320 	orrmi.w	r3, r3, #32
 800a978:	6023      	strmi	r3, [r4, #0]
 800a97a:	b11d      	cbz	r5, 800a984 <_printf_i+0x1a0>
 800a97c:	2310      	movs	r3, #16
 800a97e:	e7ab      	b.n	800a8d8 <_printf_i+0xf4>
 800a980:	4826      	ldr	r0, [pc, #152]	@ (800aa1c <_printf_i+0x238>)
 800a982:	e7e9      	b.n	800a958 <_printf_i+0x174>
 800a984:	6823      	ldr	r3, [r4, #0]
 800a986:	f023 0320 	bic.w	r3, r3, #32
 800a98a:	6023      	str	r3, [r4, #0]
 800a98c:	e7f6      	b.n	800a97c <_printf_i+0x198>
 800a98e:	4616      	mov	r6, r2
 800a990:	e7bd      	b.n	800a90e <_printf_i+0x12a>
 800a992:	6833      	ldr	r3, [r6, #0]
 800a994:	6825      	ldr	r5, [r4, #0]
 800a996:	1d18      	adds	r0, r3, #4
 800a998:	6961      	ldr	r1, [r4, #20]
 800a99a:	6030      	str	r0, [r6, #0]
 800a99c:	062e      	lsls	r6, r5, #24
 800a99e:	681b      	ldr	r3, [r3, #0]
 800a9a0:	d501      	bpl.n	800a9a6 <_printf_i+0x1c2>
 800a9a2:	6019      	str	r1, [r3, #0]
 800a9a4:	e002      	b.n	800a9ac <_printf_i+0x1c8>
 800a9a6:	0668      	lsls	r0, r5, #25
 800a9a8:	d5fb      	bpl.n	800a9a2 <_printf_i+0x1be>
 800a9aa:	8019      	strh	r1, [r3, #0]
 800a9ac:	2300      	movs	r3, #0
 800a9ae:	4616      	mov	r6, r2
 800a9b0:	6123      	str	r3, [r4, #16]
 800a9b2:	e7bc      	b.n	800a92e <_printf_i+0x14a>
 800a9b4:	6833      	ldr	r3, [r6, #0]
 800a9b6:	2100      	movs	r1, #0
 800a9b8:	1d1a      	adds	r2, r3, #4
 800a9ba:	6032      	str	r2, [r6, #0]
 800a9bc:	681e      	ldr	r6, [r3, #0]
 800a9be:	6862      	ldr	r2, [r4, #4]
 800a9c0:	4630      	mov	r0, r6
 800a9c2:	f000 f96b 	bl	800ac9c <memchr>
 800a9c6:	b108      	cbz	r0, 800a9cc <_printf_i+0x1e8>
 800a9c8:	1b80      	subs	r0, r0, r6
 800a9ca:	6060      	str	r0, [r4, #4]
 800a9cc:	6863      	ldr	r3, [r4, #4]
 800a9ce:	6123      	str	r3, [r4, #16]
 800a9d0:	2300      	movs	r3, #0
 800a9d2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a9d6:	e7aa      	b.n	800a92e <_printf_i+0x14a>
 800a9d8:	4632      	mov	r2, r6
 800a9da:	4649      	mov	r1, r9
 800a9dc:	4640      	mov	r0, r8
 800a9de:	6923      	ldr	r3, [r4, #16]
 800a9e0:	47d0      	blx	sl
 800a9e2:	3001      	adds	r0, #1
 800a9e4:	d0ad      	beq.n	800a942 <_printf_i+0x15e>
 800a9e6:	6823      	ldr	r3, [r4, #0]
 800a9e8:	079b      	lsls	r3, r3, #30
 800a9ea:	d413      	bmi.n	800aa14 <_printf_i+0x230>
 800a9ec:	68e0      	ldr	r0, [r4, #12]
 800a9ee:	9b03      	ldr	r3, [sp, #12]
 800a9f0:	4298      	cmp	r0, r3
 800a9f2:	bfb8      	it	lt
 800a9f4:	4618      	movlt	r0, r3
 800a9f6:	e7a6      	b.n	800a946 <_printf_i+0x162>
 800a9f8:	2301      	movs	r3, #1
 800a9fa:	4632      	mov	r2, r6
 800a9fc:	4649      	mov	r1, r9
 800a9fe:	4640      	mov	r0, r8
 800aa00:	47d0      	blx	sl
 800aa02:	3001      	adds	r0, #1
 800aa04:	d09d      	beq.n	800a942 <_printf_i+0x15e>
 800aa06:	3501      	adds	r5, #1
 800aa08:	68e3      	ldr	r3, [r4, #12]
 800aa0a:	9903      	ldr	r1, [sp, #12]
 800aa0c:	1a5b      	subs	r3, r3, r1
 800aa0e:	42ab      	cmp	r3, r5
 800aa10:	dcf2      	bgt.n	800a9f8 <_printf_i+0x214>
 800aa12:	e7eb      	b.n	800a9ec <_printf_i+0x208>
 800aa14:	2500      	movs	r5, #0
 800aa16:	f104 0619 	add.w	r6, r4, #25
 800aa1a:	e7f5      	b.n	800aa08 <_printf_i+0x224>
 800aa1c:	0800b9bd 	.word	0x0800b9bd
 800aa20:	0800b9ce 	.word	0x0800b9ce

0800aa24 <__sflush_r>:
 800aa24:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800aa28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aa2a:	0716      	lsls	r6, r2, #28
 800aa2c:	4605      	mov	r5, r0
 800aa2e:	460c      	mov	r4, r1
 800aa30:	d454      	bmi.n	800aadc <__sflush_r+0xb8>
 800aa32:	684b      	ldr	r3, [r1, #4]
 800aa34:	2b00      	cmp	r3, #0
 800aa36:	dc02      	bgt.n	800aa3e <__sflush_r+0x1a>
 800aa38:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800aa3a:	2b00      	cmp	r3, #0
 800aa3c:	dd48      	ble.n	800aad0 <__sflush_r+0xac>
 800aa3e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800aa40:	2e00      	cmp	r6, #0
 800aa42:	d045      	beq.n	800aad0 <__sflush_r+0xac>
 800aa44:	2300      	movs	r3, #0
 800aa46:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800aa4a:	682f      	ldr	r7, [r5, #0]
 800aa4c:	6a21      	ldr	r1, [r4, #32]
 800aa4e:	602b      	str	r3, [r5, #0]
 800aa50:	d030      	beq.n	800aab4 <__sflush_r+0x90>
 800aa52:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800aa54:	89a3      	ldrh	r3, [r4, #12]
 800aa56:	0759      	lsls	r1, r3, #29
 800aa58:	d505      	bpl.n	800aa66 <__sflush_r+0x42>
 800aa5a:	6863      	ldr	r3, [r4, #4]
 800aa5c:	1ad2      	subs	r2, r2, r3
 800aa5e:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800aa60:	b10b      	cbz	r3, 800aa66 <__sflush_r+0x42>
 800aa62:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800aa64:	1ad2      	subs	r2, r2, r3
 800aa66:	2300      	movs	r3, #0
 800aa68:	4628      	mov	r0, r5
 800aa6a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800aa6c:	6a21      	ldr	r1, [r4, #32]
 800aa6e:	47b0      	blx	r6
 800aa70:	1c43      	adds	r3, r0, #1
 800aa72:	89a3      	ldrh	r3, [r4, #12]
 800aa74:	d106      	bne.n	800aa84 <__sflush_r+0x60>
 800aa76:	6829      	ldr	r1, [r5, #0]
 800aa78:	291d      	cmp	r1, #29
 800aa7a:	d82b      	bhi.n	800aad4 <__sflush_r+0xb0>
 800aa7c:	4a28      	ldr	r2, [pc, #160]	@ (800ab20 <__sflush_r+0xfc>)
 800aa7e:	410a      	asrs	r2, r1
 800aa80:	07d6      	lsls	r6, r2, #31
 800aa82:	d427      	bmi.n	800aad4 <__sflush_r+0xb0>
 800aa84:	2200      	movs	r2, #0
 800aa86:	6062      	str	r2, [r4, #4]
 800aa88:	6922      	ldr	r2, [r4, #16]
 800aa8a:	04d9      	lsls	r1, r3, #19
 800aa8c:	6022      	str	r2, [r4, #0]
 800aa8e:	d504      	bpl.n	800aa9a <__sflush_r+0x76>
 800aa90:	1c42      	adds	r2, r0, #1
 800aa92:	d101      	bne.n	800aa98 <__sflush_r+0x74>
 800aa94:	682b      	ldr	r3, [r5, #0]
 800aa96:	b903      	cbnz	r3, 800aa9a <__sflush_r+0x76>
 800aa98:	6560      	str	r0, [r4, #84]	@ 0x54
 800aa9a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800aa9c:	602f      	str	r7, [r5, #0]
 800aa9e:	b1b9      	cbz	r1, 800aad0 <__sflush_r+0xac>
 800aaa0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800aaa4:	4299      	cmp	r1, r3
 800aaa6:	d002      	beq.n	800aaae <__sflush_r+0x8a>
 800aaa8:	4628      	mov	r0, r5
 800aaaa:	f7ff fbf3 	bl	800a294 <_free_r>
 800aaae:	2300      	movs	r3, #0
 800aab0:	6363      	str	r3, [r4, #52]	@ 0x34
 800aab2:	e00d      	b.n	800aad0 <__sflush_r+0xac>
 800aab4:	2301      	movs	r3, #1
 800aab6:	4628      	mov	r0, r5
 800aab8:	47b0      	blx	r6
 800aaba:	4602      	mov	r2, r0
 800aabc:	1c50      	adds	r0, r2, #1
 800aabe:	d1c9      	bne.n	800aa54 <__sflush_r+0x30>
 800aac0:	682b      	ldr	r3, [r5, #0]
 800aac2:	2b00      	cmp	r3, #0
 800aac4:	d0c6      	beq.n	800aa54 <__sflush_r+0x30>
 800aac6:	2b1d      	cmp	r3, #29
 800aac8:	d001      	beq.n	800aace <__sflush_r+0xaa>
 800aaca:	2b16      	cmp	r3, #22
 800aacc:	d11d      	bne.n	800ab0a <__sflush_r+0xe6>
 800aace:	602f      	str	r7, [r5, #0]
 800aad0:	2000      	movs	r0, #0
 800aad2:	e021      	b.n	800ab18 <__sflush_r+0xf4>
 800aad4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800aad8:	b21b      	sxth	r3, r3
 800aada:	e01a      	b.n	800ab12 <__sflush_r+0xee>
 800aadc:	690f      	ldr	r7, [r1, #16]
 800aade:	2f00      	cmp	r7, #0
 800aae0:	d0f6      	beq.n	800aad0 <__sflush_r+0xac>
 800aae2:	0793      	lsls	r3, r2, #30
 800aae4:	bf18      	it	ne
 800aae6:	2300      	movne	r3, #0
 800aae8:	680e      	ldr	r6, [r1, #0]
 800aaea:	bf08      	it	eq
 800aaec:	694b      	ldreq	r3, [r1, #20]
 800aaee:	1bf6      	subs	r6, r6, r7
 800aaf0:	600f      	str	r7, [r1, #0]
 800aaf2:	608b      	str	r3, [r1, #8]
 800aaf4:	2e00      	cmp	r6, #0
 800aaf6:	ddeb      	ble.n	800aad0 <__sflush_r+0xac>
 800aaf8:	4633      	mov	r3, r6
 800aafa:	463a      	mov	r2, r7
 800aafc:	4628      	mov	r0, r5
 800aafe:	6a21      	ldr	r1, [r4, #32]
 800ab00:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 800ab04:	47e0      	blx	ip
 800ab06:	2800      	cmp	r0, #0
 800ab08:	dc07      	bgt.n	800ab1a <__sflush_r+0xf6>
 800ab0a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ab0e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ab12:	f04f 30ff 	mov.w	r0, #4294967295
 800ab16:	81a3      	strh	r3, [r4, #12]
 800ab18:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ab1a:	4407      	add	r7, r0
 800ab1c:	1a36      	subs	r6, r6, r0
 800ab1e:	e7e9      	b.n	800aaf4 <__sflush_r+0xd0>
 800ab20:	dfbffffe 	.word	0xdfbffffe

0800ab24 <_fflush_r>:
 800ab24:	b538      	push	{r3, r4, r5, lr}
 800ab26:	690b      	ldr	r3, [r1, #16]
 800ab28:	4605      	mov	r5, r0
 800ab2a:	460c      	mov	r4, r1
 800ab2c:	b913      	cbnz	r3, 800ab34 <_fflush_r+0x10>
 800ab2e:	2500      	movs	r5, #0
 800ab30:	4628      	mov	r0, r5
 800ab32:	bd38      	pop	{r3, r4, r5, pc}
 800ab34:	b118      	cbz	r0, 800ab3e <_fflush_r+0x1a>
 800ab36:	6a03      	ldr	r3, [r0, #32]
 800ab38:	b90b      	cbnz	r3, 800ab3e <_fflush_r+0x1a>
 800ab3a:	f7ff f9f1 	bl	8009f20 <__sinit>
 800ab3e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ab42:	2b00      	cmp	r3, #0
 800ab44:	d0f3      	beq.n	800ab2e <_fflush_r+0xa>
 800ab46:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800ab48:	07d0      	lsls	r0, r2, #31
 800ab4a:	d404      	bmi.n	800ab56 <_fflush_r+0x32>
 800ab4c:	0599      	lsls	r1, r3, #22
 800ab4e:	d402      	bmi.n	800ab56 <_fflush_r+0x32>
 800ab50:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ab52:	f7ff fb8e 	bl	800a272 <__retarget_lock_acquire_recursive>
 800ab56:	4628      	mov	r0, r5
 800ab58:	4621      	mov	r1, r4
 800ab5a:	f7ff ff63 	bl	800aa24 <__sflush_r>
 800ab5e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ab60:	4605      	mov	r5, r0
 800ab62:	07da      	lsls	r2, r3, #31
 800ab64:	d4e4      	bmi.n	800ab30 <_fflush_r+0xc>
 800ab66:	89a3      	ldrh	r3, [r4, #12]
 800ab68:	059b      	lsls	r3, r3, #22
 800ab6a:	d4e1      	bmi.n	800ab30 <_fflush_r+0xc>
 800ab6c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ab6e:	f7ff fb81 	bl	800a274 <__retarget_lock_release_recursive>
 800ab72:	e7dd      	b.n	800ab30 <_fflush_r+0xc>

0800ab74 <__swhatbuf_r>:
 800ab74:	b570      	push	{r4, r5, r6, lr}
 800ab76:	460c      	mov	r4, r1
 800ab78:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ab7c:	4615      	mov	r5, r2
 800ab7e:	2900      	cmp	r1, #0
 800ab80:	461e      	mov	r6, r3
 800ab82:	b096      	sub	sp, #88	@ 0x58
 800ab84:	da0c      	bge.n	800aba0 <__swhatbuf_r+0x2c>
 800ab86:	89a3      	ldrh	r3, [r4, #12]
 800ab88:	2100      	movs	r1, #0
 800ab8a:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800ab8e:	bf14      	ite	ne
 800ab90:	2340      	movne	r3, #64	@ 0x40
 800ab92:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800ab96:	2000      	movs	r0, #0
 800ab98:	6031      	str	r1, [r6, #0]
 800ab9a:	602b      	str	r3, [r5, #0]
 800ab9c:	b016      	add	sp, #88	@ 0x58
 800ab9e:	bd70      	pop	{r4, r5, r6, pc}
 800aba0:	466a      	mov	r2, sp
 800aba2:	f000 f849 	bl	800ac38 <_fstat_r>
 800aba6:	2800      	cmp	r0, #0
 800aba8:	dbed      	blt.n	800ab86 <__swhatbuf_r+0x12>
 800abaa:	9901      	ldr	r1, [sp, #4]
 800abac:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800abb0:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800abb4:	4259      	negs	r1, r3
 800abb6:	4159      	adcs	r1, r3
 800abb8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800abbc:	e7eb      	b.n	800ab96 <__swhatbuf_r+0x22>

0800abbe <__smakebuf_r>:
 800abbe:	898b      	ldrh	r3, [r1, #12]
 800abc0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800abc2:	079d      	lsls	r5, r3, #30
 800abc4:	4606      	mov	r6, r0
 800abc6:	460c      	mov	r4, r1
 800abc8:	d507      	bpl.n	800abda <__smakebuf_r+0x1c>
 800abca:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800abce:	6023      	str	r3, [r4, #0]
 800abd0:	6123      	str	r3, [r4, #16]
 800abd2:	2301      	movs	r3, #1
 800abd4:	6163      	str	r3, [r4, #20]
 800abd6:	b003      	add	sp, #12
 800abd8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800abda:	466a      	mov	r2, sp
 800abdc:	ab01      	add	r3, sp, #4
 800abde:	f7ff ffc9 	bl	800ab74 <__swhatbuf_r>
 800abe2:	9f00      	ldr	r7, [sp, #0]
 800abe4:	4605      	mov	r5, r0
 800abe6:	4639      	mov	r1, r7
 800abe8:	4630      	mov	r0, r6
 800abea:	f7ff fbbd 	bl	800a368 <_malloc_r>
 800abee:	b948      	cbnz	r0, 800ac04 <__smakebuf_r+0x46>
 800abf0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800abf4:	059a      	lsls	r2, r3, #22
 800abf6:	d4ee      	bmi.n	800abd6 <__smakebuf_r+0x18>
 800abf8:	f023 0303 	bic.w	r3, r3, #3
 800abfc:	f043 0302 	orr.w	r3, r3, #2
 800ac00:	81a3      	strh	r3, [r4, #12]
 800ac02:	e7e2      	b.n	800abca <__smakebuf_r+0xc>
 800ac04:	89a3      	ldrh	r3, [r4, #12]
 800ac06:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800ac0a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ac0e:	81a3      	strh	r3, [r4, #12]
 800ac10:	9b01      	ldr	r3, [sp, #4]
 800ac12:	6020      	str	r0, [r4, #0]
 800ac14:	b15b      	cbz	r3, 800ac2e <__smakebuf_r+0x70>
 800ac16:	4630      	mov	r0, r6
 800ac18:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ac1c:	f000 f81e 	bl	800ac5c <_isatty_r>
 800ac20:	b128      	cbz	r0, 800ac2e <__smakebuf_r+0x70>
 800ac22:	89a3      	ldrh	r3, [r4, #12]
 800ac24:	f023 0303 	bic.w	r3, r3, #3
 800ac28:	f043 0301 	orr.w	r3, r3, #1
 800ac2c:	81a3      	strh	r3, [r4, #12]
 800ac2e:	89a3      	ldrh	r3, [r4, #12]
 800ac30:	431d      	orrs	r5, r3
 800ac32:	81a5      	strh	r5, [r4, #12]
 800ac34:	e7cf      	b.n	800abd6 <__smakebuf_r+0x18>
	...

0800ac38 <_fstat_r>:
 800ac38:	b538      	push	{r3, r4, r5, lr}
 800ac3a:	2300      	movs	r3, #0
 800ac3c:	4d06      	ldr	r5, [pc, #24]	@ (800ac58 <_fstat_r+0x20>)
 800ac3e:	4604      	mov	r4, r0
 800ac40:	4608      	mov	r0, r1
 800ac42:	4611      	mov	r1, r2
 800ac44:	602b      	str	r3, [r5, #0]
 800ac46:	f7fa ff43 	bl	8005ad0 <_fstat>
 800ac4a:	1c43      	adds	r3, r0, #1
 800ac4c:	d102      	bne.n	800ac54 <_fstat_r+0x1c>
 800ac4e:	682b      	ldr	r3, [r5, #0]
 800ac50:	b103      	cbz	r3, 800ac54 <_fstat_r+0x1c>
 800ac52:	6023      	str	r3, [r4, #0]
 800ac54:	bd38      	pop	{r3, r4, r5, pc}
 800ac56:	bf00      	nop
 800ac58:	20000548 	.word	0x20000548

0800ac5c <_isatty_r>:
 800ac5c:	b538      	push	{r3, r4, r5, lr}
 800ac5e:	2300      	movs	r3, #0
 800ac60:	4d05      	ldr	r5, [pc, #20]	@ (800ac78 <_isatty_r+0x1c>)
 800ac62:	4604      	mov	r4, r0
 800ac64:	4608      	mov	r0, r1
 800ac66:	602b      	str	r3, [r5, #0]
 800ac68:	f7fa ff41 	bl	8005aee <_isatty>
 800ac6c:	1c43      	adds	r3, r0, #1
 800ac6e:	d102      	bne.n	800ac76 <_isatty_r+0x1a>
 800ac70:	682b      	ldr	r3, [r5, #0]
 800ac72:	b103      	cbz	r3, 800ac76 <_isatty_r+0x1a>
 800ac74:	6023      	str	r3, [r4, #0]
 800ac76:	bd38      	pop	{r3, r4, r5, pc}
 800ac78:	20000548 	.word	0x20000548

0800ac7c <_sbrk_r>:
 800ac7c:	b538      	push	{r3, r4, r5, lr}
 800ac7e:	2300      	movs	r3, #0
 800ac80:	4d05      	ldr	r5, [pc, #20]	@ (800ac98 <_sbrk_r+0x1c>)
 800ac82:	4604      	mov	r4, r0
 800ac84:	4608      	mov	r0, r1
 800ac86:	602b      	str	r3, [r5, #0]
 800ac88:	f7fa ff48 	bl	8005b1c <_sbrk>
 800ac8c:	1c43      	adds	r3, r0, #1
 800ac8e:	d102      	bne.n	800ac96 <_sbrk_r+0x1a>
 800ac90:	682b      	ldr	r3, [r5, #0]
 800ac92:	b103      	cbz	r3, 800ac96 <_sbrk_r+0x1a>
 800ac94:	6023      	str	r3, [r4, #0]
 800ac96:	bd38      	pop	{r3, r4, r5, pc}
 800ac98:	20000548 	.word	0x20000548

0800ac9c <memchr>:
 800ac9c:	4603      	mov	r3, r0
 800ac9e:	b510      	push	{r4, lr}
 800aca0:	b2c9      	uxtb	r1, r1
 800aca2:	4402      	add	r2, r0
 800aca4:	4293      	cmp	r3, r2
 800aca6:	4618      	mov	r0, r3
 800aca8:	d101      	bne.n	800acae <memchr+0x12>
 800acaa:	2000      	movs	r0, #0
 800acac:	e003      	b.n	800acb6 <memchr+0x1a>
 800acae:	7804      	ldrb	r4, [r0, #0]
 800acb0:	3301      	adds	r3, #1
 800acb2:	428c      	cmp	r4, r1
 800acb4:	d1f6      	bne.n	800aca4 <memchr+0x8>
 800acb6:	bd10      	pop	{r4, pc}

0800acb8 <_init>:
 800acb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800acba:	bf00      	nop
 800acbc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800acbe:	bc08      	pop	{r3}
 800acc0:	469e      	mov	lr, r3
 800acc2:	4770      	bx	lr

0800acc4 <_fini>:
 800acc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800acc6:	bf00      	nop
 800acc8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800acca:	bc08      	pop	{r3}
 800accc:	469e      	mov	lr, r3
 800acce:	4770      	bx	lr
