// Seed: 4244361910
module module_0;
endmodule
module module_1 (
    output logic id_0,
    output supply1 id_1,
    input wand id_2,
    output supply1 id_3,
    input supply0 id_4,
    input supply0 id_5,
    input supply1 id_6#(1, 1)
);
  tri id_8;
  module_0();
  assign id_1 = 1;
  always id_0 <= 1;
  wire id_9;
  wire id_10;
  assign id_3 = 1;
  wire id_11;
  assign id_8 = 1;
  id_12(
      ~"", 1, 1, 1 == id_4
  );
endmodule
