{"aid": "40109303", "title": "Zilog Z80 modern open-source silicon clone", "url": "https://github.com/rejunity/z80-open-silicon", "domain": "github.com/rejunity", "votes": 2, "user": "mariuz", "posted_at": "2024-04-21 21:12:07", "comments": 0, "source_title": "GitHub - rejunity/z80-open-silicon: Z80 open-source silicon. Goal is to become a silicon proven, pin compatible, open-source replacement for classic Z80.", "source_text": "GitHub - rejunity/z80-open-silicon: Z80 open-source silicon. Goal is to become\na silicon proven, pin compatible, open-source replacement for classic Z80.\n\nSkip to content\n\nSign in\n\n# Search code, repositories, users, issues, pull requests...\n\nSearch syntax tips\n\nSign in\n\nSign up\n\nYou signed in with another tab or window. Reload to refresh your session. You\nsigned out in another tab or window. Reload to refresh your session. You\nswitched accounts on another tab or window. Reload to refresh your session.\nDismiss alert\n\nrejunity / z80-open-silicon Public\n\ngenerated from TinyTapeout/tt07-verilog-template\n\n  * Notifications\n  * Fork 0\n  * Star 2\n\nZ80 open-source silicon. Goal is to become a silicon proven, pin compatible,\nopen-source replacement for classic Z80.\n\n### License\n\nApache-2.0 license\n\n2 stars 0 forks Branches Tags Activity\n\nStar\n\nNotifications\n\n# rejunity/z80-open-silicon\n\nThis commit does not belong to any branch on this repository, and may belong\nto a fork outside of the repository.\n\n1 Branch\n\n0 Tags\n\n## Folders and files\n\nName| Name| Last commit message| Last commit date  \n---|---|---|---  \n  \n## Latest commit\n\nrejunityUpdate README.mdApr 21, 20246adcf61 \u00b7 Apr 21, 2024Apr 21, 2024\n\n## History\n\n19 Commits  \n  \n### .github/workflows\n\n|\n\n### .github/workflows\n\n| Initial commit| Apr 21, 2024  \n  \n### docs\n\n|\n\n### docs\n\n| Layout images| Apr 21, 2024  \n  \n### src\n\n|\n\n### src\n\n| Should be able to fit in 4 tiles| Apr 21, 2024  \n  \n### test\n\n|\n\n### test\n\n| Makefile and basic tests (NOP, LD)| Apr 21, 2024  \n  \n### .gitignore\n\n|\n\n### .gitignore\n\n| Initial commit| Apr 21, 2024  \n  \n### LICENSE\n\n|\n\n### LICENSE\n\n| Initial commit| Apr 21, 2024  \n  \n### README.md\n\n|\n\n### README.md\n\n| Update README.md| Apr 21, 2024  \n  \n### info.yaml\n\n|\n\n### info.yaml\n\n| Should be able to fit in 4 tiles| Apr 21, 2024  \n  \n## Repository files navigation\n\n# Zilog Z80 modern open-source silicon clone\n\nOn the path to become a silicon proven, pin compatible, open-source\nreplacement for classic Zilog Z80!\n\nThe first iteration is made for Tiny Tapeout 07, fits in 4 tiles (0.064 mm^2)\nand is based on Guy Hutchison's TV80 Verilog core.\n\n### Z80 pinout\n\n### Zilog Data Book\n\nZilog Data Book\n\n### Oral History of the Development of the Z80\n\nOral History Panel on the Founding of the Company and the Development of the\nZ80 Microprocessor\n\n## Z80 Reverse Engineering\n\n  * Why the Z-80's data pins are scrambled\n  * How the Z80's registers are implemented\n  * The Z-80's 16-bit increment/decrement circuit reverse engineered\n  * The silicon for two interesting gates explained\n\n## Existing Z80 implementations\n\n  * TV80 https://github.com/hutch31/tv80\n  * TV80 https://github.com/Obijuan/Z80-FPGA\n\n# Tiny Tapeout\n\n  * Read the documentation for project\n\n## What is Tiny Tapeout?\n\nTiny Tapeout is an educational project that aims to make it easier and cheaper\nthan ever to get your digital designs manufactured on a real chip.\n\nTo learn more and get started, visit https://tinytapeout.com.\n\n## Resources\n\n  * FAQ\n  * Digital design lessons\n  * Learn how semiconductors work\n  * Join the community\n  * Build your design locally\n\n## About\n\nZ80 open-source silicon. Goal is to become a silicon proven, pin compatible,\nopen-source replacement for classic Z80.\n\n### Resources\n\nReadme\n\n### License\n\nApache-2.0 license\n\nActivity\n\n### Stars\n\n2 stars\n\n### Watchers\n\n1 watching\n\n### Forks\n\n0 forks\n\nReport repository\n\n## Releases\n\nNo releases published\n\n## Packages 0\n\nNo packages published\n\n## Languages\n\n  * Verilog 95.4%\n  * Python 2.3%\n  * Tcl 1.6%\n  * Makefile 0.7%\n\n## Footer\n\n\u00a9 2024 GitHub, Inc.\n\nYou can\u2019t perform that action at this time.\n\n", "frontpage": false}
