
# ğŸ§ª RISC-V & SoC Simulation Analysis Report

> *Documentation of simulation waveforms from multiple projects, including pre/post-synthesis verification and core-level testing.*

> ğŸ’¡ **Note**: This document was created with the help of @kunalg123 and @ankitmawle sirs guidance along with ai assistants. Thanks for the guidance! ğŸ™

---

## ğŸ“ Table of Contents

- [1ï¸âƒ£ VSDBabySoC â€” Pre-Synthesis Simulation](#1ï¸âƒ£-vsdbabysoc-â€”-pre-synthesis-simulation)
- [2ï¸âƒ£ VSDBabySoC â€” Post-Synthesis Simulation](#2ï¸âƒ£-vsdbabysoc-â€”-post-synthesis-simulation)
- [3ï¸âƒ£ RVMythCore â€” RISC-V Core Simulation](#3ï¸âƒ£-rvmythcore-â€”-risc-v-core-simulation)
- [ğŸ“Š Summary Table](#ğŸ“Š-summary-table)
- [ğŸ› ï¸ How to Fix These Issues](#ğŸ› ï¸-how-to-fix-these-issues)
- [ğŸ“‚ Folder Structure Suggestion](#ğŸ“‚-folder-structure-suggestion)
- [ğŸ“¬ Feedback / Issues?](#ğŸ“¬-feedback--issues)

---

## 1ï¸âƒ£ VSDBabySoC â€” Pre-Synthesis Simulation

### ğŸ–¼ï¸ Waveform Screenshot
![VSDBabySoC Pre-Synth](./images/presynth.png)
<!-- Upload this image to './images/' folder in your repo -->


### ğŸ“ Source
> [https://github.com/manili/VSDBabySoC.git](https://github.com/manili/VSDBabySoC.git)

### ğŸ“Œ What It Shows
- Simulates a Baby SoC core with PLL/VCO components.
- Monitored signals: `ENb_CP`, `ENb_VCO`, `OUT`, `reset`, `VCO_IN`, `REF`, etc.
- Output `OUT` toggles â†’ suggests oscillator is running.

### âš ï¸ Critical Issue
> â— **`ENb_CP = x` (unknown value)**  
The charge pump enable signal is uninitialized. This can cause undefined behavior in analog/digital mixed-signal blocks.

### âœ… Other Observations
- `reset = 0` â†’ Not asserted at start (may cause improper initialization).
- `VREFH = 3.3`, `VREFL = 0` â†’ Normal supply rails.

### âœ… Recommendation
- Drive `ENb_CP` explicitly in testbench:
  ```verilog
  ENb_CP = 1'b0; // or 1'b1 depending on design
  ```
- Assert `reset` briefly at time 0:
  ```verilog
  reset = 1;
  #10 reset = 0;
  ```

---

## 2ï¸âƒ£ VSDBabySoC â€” Post-Synthesis Simulation

### ğŸ–¼ï¸ Waveform Screenshot
![VSDBabySoC Post-Synth](./images/postsynth.png)

![VSDBabySoC Wires](./images/wiresinsynth.png)

### ğŸ“ Source
> [https://github.com/manili/VSDBabySoC.git](https://github.com/manili/VSDBabySoC.git)

### ğŸ“Œ What It Shows
- Gate-level simulation after synthesis.
- Core oscillator (`OUT`) still toggles â†’ design functionally preserved.
- Same signals monitored as pre-synthesis.

### âš ï¸ Critical Issue
> â— **`ENb_CP = x` persists** â€” still uninitialized after synthesis.  
This can cause functional/timing issues in real hardware.

### âœ… Other Observations
- `ENb_VCO = 1`, `VCO_IN = 1` â†’ VCO enabled and stable.
- `REF = 0` â†’ Reference signal held low â€” may be intentional.
- `reset = 0` â†’ Deasserted from start â€” consider asserting briefly.

### âœ… Recommendation
- Drive `ENb_CP` explicitly in testbench.
- Tie off unused inputs in RTL if applicable.
- Re-run synthesis + simulation to verify fix.

---

## 3ï¸âƒ£ RVMythCore â€” RISC-V Core Simulation

### ğŸ–¼ï¸ Waveform Screenshot
![RVMythCore](./images/rvmyth.png)

### ğŸ“ Source
> [https://github.com/kunalg123/rvmyth/](https://github.com/kunalg123/rvmyth/)

### ğŸ“Œ What It Shows
- Simulates a RISC-V core (`mythcore`) with 10-bit output `out[9:0]`.
- Output shows incrementing hex values: `00E, 000, 001, 003, 006, ...`

### âš ï¸ Critical Issue
> â— **`clk = 0` forever â€” No Clock Toggling**  
Without a clock, synchronous logic cannot advance. The core cannot execute instructions.

### âœ… Other Observations
- `reset = 0` â†’ Deasserted from t=0 â€” may need assertion at start.
- `out[9:0]` changes despite no clock â†’ Suggests combinational logic or debug monitor, not true sequential CPU.

### âœ… Recommendation
- Add clock generator to testbench:
  ```verilog
  initial begin
      clk = 0;
      forever #5 clk = ~clk; // 50 MHz clock
  end
  ```
- Assert `reset` briefly before releasing it.

---

## ğŸ“Š Summary Table

| Project       | Simulation Type | Clock Toggling? | Reset Init? | Critical Bug             | Status     |
|---------------|------------------|------------------|-------------|--------------------------|------------|
| VSDBabySoC    | Pre-Synthesis    | âœ… Yes           | âš ï¸ No       | `ENb_CP = x`             | âŒ Needs Fix |
| VSDBabySoC    | Post-Synthesis   | âœ… Yes           | âš ï¸ No       | `ENb_CP = x`             | âŒ Needs Fix |
| RVMythCore    | Behavioral       | âŒ No            | âš ï¸ No       | `clk = 0` (no clock)     | âŒ Needs Fix |

---

## ğŸ› ï¸ How to Fix These Issues

### For VSDBabySoC (Both Pre & Post Synth):

#### â¤ In Testbench (`vsdbabysoc_tb.v`)
```verilog
initial begin
    reset = 1;
    ENb_CP = 1'b0;   // or 1'b1 â€” depends on design intent
    ENb_VCO = 0;
    VCO_IN = 1;
    #10 reset = 0;
    #10 ENb_VCO = 1;
end
```

#### â¤ In RTL (`vsdbabysoc.v`)
If `ENb_CP` is unused, tie it off:
```verilog
assign ENb_CP = 1'b0;
```

---

### For RVMythCore:

#### â¤ In Testbench (`tb_mythcore_test.v`)
```verilog
initial begin
    clk = 0;
    forever #5 clk = ~clk; // 50 MHz clock
end

initial begin
    reset = 1;
    #10 reset = 0;
end
```

---

Just @kunalg123 sir said at week 0 I took help from the ai assistant platforms in understanding the wave forms and form a relatively right debugged code.

---

