{"Source Block": ["hdl/library/common/util_pulse_gen.v@49:59@HdlIdDef", ");\n\n  // internal registers\n\n  reg     [(PULSE_WIDTH-1):0]  pulse_width_cnt = {PULSE_WIDTH{1'b1}};\n  reg     [31:0]               pulse_period_cnt = 32'h0;\n  reg     [31:0]               pulse_period_d = 32'b0;\n\n  wire                         end_of_period_s;\n\n  // flop the desired period\n"], "Clone Blocks": [["hdl/library/common/util_pulse_gen.v@48:58", "  output  reg         pulse\n);\n\n  // internal registers\n\n  reg     [(PULSE_WIDTH-1):0]  pulse_width_cnt = {PULSE_WIDTH{1'b1}};\n  reg     [31:0]               pulse_period_cnt = 32'h0;\n  reg     [31:0]               pulse_period_d = 32'b0;\n\n  wire                         end_of_period_s;\n\n"], ["hdl/library/common/util_pulse_gen.v@50:60", "\n  // internal registers\n\n  reg     [(PULSE_WIDTH-1):0]  pulse_width_cnt = {PULSE_WIDTH{1'b1}};\n  reg     [31:0]               pulse_period_cnt = 32'h0;\n  reg     [31:0]               pulse_period_d = 32'b0;\n\n  wire                         end_of_period_s;\n\n  // flop the desired period\n\n"]], "Diff Content": {"Delete": [], "Add": [[54, "  reg     [31:0]               pulse_period_read = 32'b0;\n"], [54, "  reg     [31:0]               pulse_width_read = 32'b0;\n"]]}}