Ameen Akel , Adrian M. Caulfield , Todor I. Mollov , Rajesh K. Gupta , Steven Swanson, Onyx: a protoype phase change memory storage array, Proceedings of the 3rd USENIX conference on Hot topics in storage and file systems, p.2-2, June 14, 2011, Portland, OR
Johan Akerman. 2005. Toward a universal memory.Science 308, 5721, 508--510. DOI:http://dx.doi.org/10.1126/science.1110549.
Manos Athanassoulis, Bishwaranjan Bhattacharjee, Mustafa Canim, and Kenneth A. Ross. 2012. Path processing using solid state storage. InProceedings of the 3rd International Workshop on Accelerating Data Management Systems using Modern Processor and Storage Architectures (ADMS’12).
F. Bedeschi, C. Resta, O. Khouri, E. Buda, L. Costa, M. Ferraro, F. Pellizzer, F. Ottogalli, A. Pirovano, M. Tosi, R. Bez, R. Gastaldi, and G. Casagrande. 2004. An 8MB demonstrator for high-density 1.8V phase-change memories. InProceedings of the Symposium on VLSI Circuits. 442--445. DOI:http://dx.doi.org/10.1109/VLSIC.2004.1346644.
S. Byan, J. Lentini, A. Madan, L. Pabon, M. Condict, J. Kimmel, S. Kleiman, C. Small, and M. Storer. 2012. Mercury: Host-side flash caching for the data center. InProceedings of the IEEE 28th Symposium on Mass Storage Systems and Technologies (MSST). 1--12. DOI:http://dx.doi.org/10.1109/MSST.2012.6232368.
David A. Holland , Elaine Angelino , Gideon Wald , Margo I. Seltzer, Flash caching on the storage client, Proceedings of the 2013 USENIX conference on Annual Technical Conference, June 26-28, 2013, San Jose, CA
K. Hoya, D. Takashima, S. Shiratake, R. Ogiwara, T. Miyakawa, H. Shiga, S. M. Doumae, S. Ohtsuki, Y. Kumura, S. Shuto, T. Ozaki, K. Yamakawa, I. Kunishima, A. Nitayama, and S. Fujii. 2006. A 64Mb chain FeRAM with quad-BL architecture and 200Mb/s burst mode. InIEEE International Solid-State Circuits Conference (ISSCC’06). 459--466. DOI:http://dx.doi.org/10.1109/ISSCC.2006.1696078.
Dongki Kim , Sungkwang Lee , Jaewoong Chung , Dae Hyun Kim , Dong Hyuk Woo , Sungjoo Yoo , Sunggu Lee, Hybrid DRAM/PRAM-based main memory for single-chip CPU/GPU, Proceedings of the 49th Annual Design Automation Conference, June 03-07, 2012, San Francisco, California[doi>10.1145/2228360.2228519]
Jin Kyu Kim , Hyung Gyu Lee , Shinho Choi , Kyoung Il Bahng, A PRAM and NAND flash hybrid architecture for high-performance embedded storage subsystems, Proceedings of the 8th ACM international conference on Embedded software, October 19-24, 2008, Atlanta, GA, USA[doi>10.1145/1450058.1450064]
Ricardo Koller , Leonardo Marmol , Raju Rangaswami , Swaminathan Sundararaman , Nisha Talagala , Ming Zhao, Write policies for host-side flash caches, Proceedings of the 11th USENIX conference on File and Storage Technologies, February 12-15, 2013, San Jose, CA
Benjamin C. Lee , Engin Ipek , Onur Mutlu , Doug Burger, Architecting phase change memory as a scalable dram alternative, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555758]
Kwang-Jin Lee, Beak-Hyung Cho, Woo-Yeung Cho, Sangbeom Kang, Byung-Gil Choi, Hyung-Rok Oh, Chang-Soo Lee, Hye-Jin Kim, Joon-min Park, Qi Wang, Mu-Hui Park, Yu-Hwan Ro, Joon-Yong Choi, Ki-Sung Kim, Young-Ran Kim, In-Cheol Shin, Ki-won Lim, Ho-Keun Cho, Chang-Han Choi, Won-ryul Chung, Du-Eung Kim, Kwang-Suk Yu, Gi-Tae Jeong, Hong-Sik Jeong, Choong-Keun Kwak, Chang-Hyun Kim, and Kinam Kim. 2007. A 90nm 1.8V 512Mb diode-switch PRAM with 266Mb/s read throughput. InProceedings of the IEEE International Solid-State Circuits Conference (ISSCC’07). Digest of Technical Papers. 472--616. DOI:http://dx.doi.org/10.1109/ISSCC.2007.373499.
Jeffrey C. Mogul , Eduardo Argollo , Mehul Shah , Paolo Faraboschi, Operating system support for NVM+DRAM hybrid main memory, Proceedings of the 12th conference on Hot topics in operating systems, p.14-14, May 18-20, 2009, Monte Verità, Switzerland
Moinuddin K. Qureshi , Michele M. Franceschini , Ashish Jagmohan , Luis A. Lastras, PreSET: improving performance of phase change memories by exploiting asymmetry in write times, Proceedings of the 39th Annual International Symposium on Computer Architecture, June 09-13, 2012, Portland, Oregon
Moinuddin K. Qureshi , Vijayalakshmi Srinivasan , Jude A. Rivers, Scalable high performance main memory system using phase-change memory technology, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555760]
S. Raoux , G. W. Burr , M. J. Breitwisch , C. T. Rettner , Y.-C. Chen , R. M. Shelby , M. Salinga , D. Krebs , S.-H. Chen , H.-L. Lung , C. H. Lam, Phase-change random access memory: a scalable technology, IBM Journal of Research and Development, v.52 n.4, p.465-479, July 2008[doi>10.1147/rd.524.0465]
C. H. Sie. 1969. Memory Cell Using Bistable Resistivity in Amorphous As-Te-Ge-Film. Iowa State University. http://books.google.com/books?id=3yZxOAAACAAJ.
Omer Zilberberg , Shlomo Weiss , Sivan Toledo, Phase-change memory: An architectural perspective, ACM Computing Surveys (CSUR), v.45 n.3, p.1-33, June 2013[doi>10.1145/2480741.2480746]
