

================================================================
== Vitis HLS Report for 'fully_connected_fprop'
================================================================
* Date:           Wed Mar 12 17:43:18 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        prj
* Solution:       fully_connected_fprop_sol (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  2.983 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------+-------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                            |                                                 |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                          Instance                          |                      Module                     |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +------------------------------------------------------------+-------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_fully_connected_fprop_Pipeline_VITIS_LOOP_290_2_fu_148  |fully_connected_fprop_Pipeline_VITIS_LOOP_290_2  |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +------------------------------------------------------------+-------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_287_1  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       65|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    66|     4655|     5473|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        0|      473|    -|
|Register             |        -|     -|      586|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    66|     5241|     6011|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1080|   960|  2042880|  1021440|   80|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     6|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  3840|  8171520|  4085760|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     1|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------+-------------------------------------------------+---------+----+------+------+-----+
    |                          Instance                          |                      Module                     | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------------------------------------+-------------------------------------------------+---------+----+------+------+-----+
    |dadd_64ns_64ns_64_8_full_dsp_1_U11                          |dadd_64ns_64ns_64_8_full_dsp_1                   |        0|   3|   685|   635|    0|
    |dadddsub_64ns_64ns_64_8_full_dsp_1_U10                      |dadddsub_64ns_64ns_64_8_full_dsp_1               |        0|   3|   685|   635|    0|
    |ddiv_64ns_64ns_64_31_no_dsp_1_U12                           |ddiv_64ns_64ns_64_31_no_dsp_1                    |        0|   0|     0|     0|    0|
    |dexp_64ns_64ns_64_30_full_dsp_1_U13                         |dexp_64ns_64ns_64_30_full_dsp_1                  |        0|  26|  1289|  1910|    0|
    |dexp_64ns_64ns_64_30_full_dsp_1_U14                         |dexp_64ns_64ns_64_30_full_dsp_1                  |        0|  26|  1289|  1910|    0|
    |grp_fully_connected_fprop_Pipeline_VITIS_LOOP_290_2_fu_148  |fully_connected_fprop_Pipeline_VITIS_LOOP_290_2  |        0|   8|   707|   383|    0|
    +------------------------------------------------------------+-------------------------------------------------+---------+----+------+------+-----+
    |Total                                                       |                                                 |        0|  66|  4655|  5473|    0|
    +------------------------------------------------------------+-------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln287_fu_209_p2   |         +|   0|  0|  24|          17|           1|
    |icmp_ln287_fu_204_p2  |      icmp|   0|  0|  39|          32|          32|
    |xor_ln11_fu_250_p2    |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  65|          50|          35|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+-----+-----------+-----+-----------+
    |        Name       | LUT | Input Size| Bits| Total Bits|
    +-------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm          |  390|         82|    1|         82|
    |grp_fu_160_ce      |   14|          3|    1|          3|
    |grp_fu_160_opcode  |   20|          4|    2|          8|
    |grp_fu_160_p0      |   20|          4|   64|        256|
    |grp_fu_160_p1      |   20|          4|   64|        256|
    |i_fu_102           |    9|          2|   17|         34|
    +-------------------+-----+-----------+-----+-----------+
    |Total              |  473|         99|  149|        639|
    +-------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------+----+----+-----+-----------+
    |                                   Name                                  | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------+----+----+-----+-----------+
    |add_i_reg_363                                                            |  64|   0|   64|          0|
    |ap_CS_fsm                                                                |  81|   0|   81|          0|
    |c5_conv_layer_map_count_read_reg_305                                     |  32|   0|   32|          0|
    |div_i_reg_368                                                            |  64|   0|   64|          0|
    |em_reg_357                                                               |  64|   0|   64|          0|
    |ep_reg_351                                                               |  64|   0|   64|          0|
    |grp_fully_connected_fprop_Pipeline_VITIS_LOOP_290_2_fu_148_ap_start_reg  |   1|   0|    1|          0|
    |i_1_reg_315                                                              |  17|   0|   17|          0|
    |i_fu_102                                                                 |  17|   0|   17|          0|
    |output_layer_map_b_load_reg_333                                          |  64|   0|   64|          0|
    |output_layer_map_count_read_reg_300                                      |  32|   0|   32|          0|
    |reg_182                                                                  |  64|   0|   64|          0|
    |trunc_ln287_1_reg_323                                                    |  11|   0|   11|          0|
    |trunc_ln287_reg_310                                                      |  11|   0|   11|          0|
    +-------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                    | 586|   0|  586|          0|
    +-------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------+-----+------+------------+----------------------------+--------------+
|             RTL Ports             | Dir | Bits |  Protocol  |        Source Object       |    C Type    |
+-----------------------------------+-----+------+------------+----------------------------+--------------+
|ap_clk                             |   in|     1|  ap_ctrl_hs|       fully_connected_fprop|  return value|
|ap_rst                             |   in|     1|  ap_ctrl_hs|       fully_connected_fprop|  return value|
|ap_start                           |   in|     1|  ap_ctrl_hs|       fully_connected_fprop|  return value|
|ap_done                            |  out|     1|  ap_ctrl_hs|       fully_connected_fprop|  return value|
|ap_idle                            |  out|     1|  ap_ctrl_hs|       fully_connected_fprop|  return value|
|ap_ready                           |  out|     1|  ap_ctrl_hs|       fully_connected_fprop|  return value|
|ap_ce                              |   in|     1|  ap_ctrl_hs|       fully_connected_fprop|  return value|
|ap_core                            |   in|     8|     ap_none|                     ap_core|        scalar|
|ap_part                            |   in|     8|     ap_none|                     ap_part|        scalar|
|ap_parent                          |   in|     8|     ap_none|                   ap_parent|        scalar|
|c5_conv_layer_map_w                |   in|    32|     ap_none|         c5_conv_layer_map_w|       pointer|
|c5_conv_layer_map_h                |   in|    32|     ap_none|         c5_conv_layer_map_h|       pointer|
|c5_conv_layer_map_count            |   in|    32|     ap_none|     c5_conv_layer_map_count|       pointer|
|c5_conv_layer_map_data_address0    |  out|    17|   ap_memory|      c5_conv_layer_map_data|         array|
|c5_conv_layer_map_data_ce0         |  out|     1|   ap_memory|      c5_conv_layer_map_data|         array|
|c5_conv_layer_map_data_q0          |   in|    64|   ap_memory|      c5_conv_layer_map_data|         array|
|c5_conv_layer_map_error_address0   |  out|    17|   ap_memory|     c5_conv_layer_map_error|         array|
|c5_conv_layer_map_error_ce0        |  out|     1|   ap_memory|     c5_conv_layer_map_error|         array|
|c5_conv_layer_map_error_we0        |  out|     1|   ap_memory|     c5_conv_layer_map_error|         array|
|c5_conv_layer_map_error_d0         |  out|    64|   ap_memory|     c5_conv_layer_map_error|         array|
|c5_conv_layer_map_error_q0         |   in|    64|   ap_memory|     c5_conv_layer_map_error|         array|
|c5_conv_layer_map_error_address1   |  out|    17|   ap_memory|     c5_conv_layer_map_error|         array|
|c5_conv_layer_map_error_ce1        |  out|     1|   ap_memory|     c5_conv_layer_map_error|         array|
|c5_conv_layer_map_error_we1        |  out|     1|   ap_memory|     c5_conv_layer_map_error|         array|
|c5_conv_layer_map_error_d1         |  out|    64|   ap_memory|     c5_conv_layer_map_error|         array|
|c5_conv_layer_map_error_q1         |   in|    64|   ap_memory|     c5_conv_layer_map_error|         array|
|c5_conv_layer_map_b_address0       |  out|     7|   ap_memory|         c5_conv_layer_map_b|         array|
|c5_conv_layer_map_b_ce0            |  out|     1|   ap_memory|         c5_conv_layer_map_b|         array|
|c5_conv_layer_map_b_we0            |  out|     1|   ap_memory|         c5_conv_layer_map_b|         array|
|c5_conv_layer_map_b_d0             |  out|    64|   ap_memory|         c5_conv_layer_map_b|         array|
|c5_conv_layer_map_b_q0             |   in|    64|   ap_memory|         c5_conv_layer_map_b|         array|
|c5_conv_layer_map_b_address1       |  out|     7|   ap_memory|         c5_conv_layer_map_b|         array|
|c5_conv_layer_map_b_ce1            |  out|     1|   ap_memory|         c5_conv_layer_map_b|         array|
|c5_conv_layer_map_b_we1            |  out|     1|   ap_memory|         c5_conv_layer_map_b|         array|
|c5_conv_layer_map_b_d1             |  out|    64|   ap_memory|         c5_conv_layer_map_b|         array|
|c5_conv_layer_map_b_q1             |   in|    64|   ap_memory|         c5_conv_layer_map_b|         array|
|c5_conv_layer_map_db_address0      |  out|     7|   ap_memory|        c5_conv_layer_map_db|         array|
|c5_conv_layer_map_db_ce0           |  out|     1|   ap_memory|        c5_conv_layer_map_db|         array|
|c5_conv_layer_map_db_we0           |  out|     1|   ap_memory|        c5_conv_layer_map_db|         array|
|c5_conv_layer_map_db_d0            |  out|    64|   ap_memory|        c5_conv_layer_map_db|         array|
|c5_conv_layer_map_db_q0            |   in|    64|   ap_memory|        c5_conv_layer_map_db|         array|
|c5_conv_layer_map_db_address1      |  out|     7|   ap_memory|        c5_conv_layer_map_db|         array|
|c5_conv_layer_map_db_ce1           |  out|     1|   ap_memory|        c5_conv_layer_map_db|         array|
|c5_conv_layer_map_db_we1           |  out|     1|   ap_memory|        c5_conv_layer_map_db|         array|
|c5_conv_layer_map_db_d1            |  out|    64|   ap_memory|        c5_conv_layer_map_db|         array|
|c5_conv_layer_map_db_q1            |   in|    64|   ap_memory|        c5_conv_layer_map_db|         array|
|c5_conv_layer_kernel_w             |   in|    32|     ap_none|      c5_conv_layer_kernel_w|       pointer|
|c5_conv_layer_kernel_h             |   in|    32|     ap_none|      c5_conv_layer_kernel_h|       pointer|
|c5_conv_layer_kernel_count         |   in|    32|     ap_none|  c5_conv_layer_kernel_count|       pointer|
|c5_conv_layer_kernel_address0      |  out|    11|   ap_memory|        c5_conv_layer_kernel|         array|
|c5_conv_layer_kernel_ce0           |  out|     1|   ap_memory|        c5_conv_layer_kernel|         array|
|c5_conv_layer_kernel_we0           |  out|     1|   ap_memory|        c5_conv_layer_kernel|         array|
|c5_conv_layer_kernel_d0            |  out|  3200|   ap_memory|        c5_conv_layer_kernel|         array|
|c5_conv_layer_kernel_q0            |   in|  3200|   ap_memory|        c5_conv_layer_kernel|         array|
|c5_conv_layer_kernel_address1      |  out|    11|   ap_memory|        c5_conv_layer_kernel|         array|
|c5_conv_layer_kernel_ce1           |  out|     1|   ap_memory|        c5_conv_layer_kernel|         array|
|c5_conv_layer_kernel_we1           |  out|     1|   ap_memory|        c5_conv_layer_kernel|         array|
|c5_conv_layer_kernel_d1            |  out|  3200|   ap_memory|        c5_conv_layer_kernel|         array|
|c5_conv_layer_kernel_q1            |   in|  3200|   ap_memory|        c5_conv_layer_kernel|         array|
|c5_conv_layer_map_common_address0  |  out|    10|   ap_memory|    c5_conv_layer_map_common|         array|
|c5_conv_layer_map_common_ce0       |  out|     1|   ap_memory|    c5_conv_layer_map_common|         array|
|c5_conv_layer_map_common_we0       |  out|     1|   ap_memory|    c5_conv_layer_map_common|         array|
|c5_conv_layer_map_common_d0        |  out|    64|   ap_memory|    c5_conv_layer_map_common|         array|
|c5_conv_layer_map_common_q0        |   in|    64|   ap_memory|    c5_conv_layer_map_common|         array|
|c5_conv_layer_map_common_address1  |  out|    10|   ap_memory|    c5_conv_layer_map_common|         array|
|c5_conv_layer_map_common_ce1       |  out|     1|   ap_memory|    c5_conv_layer_map_common|         array|
|c5_conv_layer_map_common_we1       |  out|     1|   ap_memory|    c5_conv_layer_map_common|         array|
|c5_conv_layer_map_common_d1        |  out|    64|   ap_memory|    c5_conv_layer_map_common|         array|
|c5_conv_layer_map_common_q1        |   in|    64|   ap_memory|    c5_conv_layer_map_common|         array|
|output_layer_map_w                 |   in|    32|     ap_none|          output_layer_map_w|       pointer|
|output_layer_map_h                 |   in|    32|     ap_none|          output_layer_map_h|       pointer|
|output_layer_map_count             |   in|    32|     ap_none|      output_layer_map_count|       pointer|
|output_layer_map_data_address0     |  out|    17|   ap_memory|       output_layer_map_data|         array|
|output_layer_map_data_ce0          |  out|     1|   ap_memory|       output_layer_map_data|         array|
|output_layer_map_data_we0          |  out|     1|   ap_memory|       output_layer_map_data|         array|
|output_layer_map_data_d0           |  out|    64|   ap_memory|       output_layer_map_data|         array|
|output_layer_map_error_address0    |  out|    17|   ap_memory|      output_layer_map_error|         array|
|output_layer_map_error_ce0         |  out|     1|   ap_memory|      output_layer_map_error|         array|
|output_layer_map_error_we0         |  out|     1|   ap_memory|      output_layer_map_error|         array|
|output_layer_map_error_d0          |  out|    64|   ap_memory|      output_layer_map_error|         array|
|output_layer_map_error_q0          |   in|    64|   ap_memory|      output_layer_map_error|         array|
|output_layer_map_error_address1    |  out|    17|   ap_memory|      output_layer_map_error|         array|
|output_layer_map_error_ce1         |  out|     1|   ap_memory|      output_layer_map_error|         array|
|output_layer_map_error_we1         |  out|     1|   ap_memory|      output_layer_map_error|         array|
|output_layer_map_error_d1          |  out|    64|   ap_memory|      output_layer_map_error|         array|
|output_layer_map_error_q1          |   in|    64|   ap_memory|      output_layer_map_error|         array|
|output_layer_map_b_address0        |  out|     7|   ap_memory|          output_layer_map_b|         array|
|output_layer_map_b_ce0             |  out|     1|   ap_memory|          output_layer_map_b|         array|
|output_layer_map_b_q0              |   in|    64|   ap_memory|          output_layer_map_b|         array|
|output_layer_map_db_address0       |  out|     7|   ap_memory|         output_layer_map_db|         array|
|output_layer_map_db_ce0            |  out|     1|   ap_memory|         output_layer_map_db|         array|
|output_layer_map_db_we0            |  out|     1|   ap_memory|         output_layer_map_db|         array|
|output_layer_map_db_d0             |  out|    64|   ap_memory|         output_layer_map_db|         array|
|output_layer_map_db_q0             |   in|    64|   ap_memory|         output_layer_map_db|         array|
|output_layer_map_db_address1       |  out|     7|   ap_memory|         output_layer_map_db|         array|
|output_layer_map_db_ce1            |  out|     1|   ap_memory|         output_layer_map_db|         array|
|output_layer_map_db_we1            |  out|     1|   ap_memory|         output_layer_map_db|         array|
|output_layer_map_db_d1             |  out|    64|   ap_memory|         output_layer_map_db|         array|
|output_layer_map_db_q1             |   in|    64|   ap_memory|         output_layer_map_db|         array|
|output_layer_kernel_w              |   in|    32|     ap_none|       output_layer_kernel_w|       pointer|
|output_layer_kernel_h              |   in|    32|     ap_none|       output_layer_kernel_h|       pointer|
|output_layer_kernel_count          |   in|    32|     ap_none|   output_layer_kernel_count|       pointer|
|output_layer_kernel_address0       |  out|    11|   ap_memory|         output_layer_kernel|         array|
|output_layer_kernel_ce0            |  out|     1|   ap_memory|         output_layer_kernel|         array|
|output_layer_kernel_q0             |   in|  3200|   ap_memory|         output_layer_kernel|         array|
|output_layer_map_common_address0   |  out|    10|   ap_memory|     output_layer_map_common|         array|
|output_layer_map_common_ce0        |  out|     1|   ap_memory|     output_layer_map_common|         array|
|output_layer_map_common_we0        |  out|     1|   ap_memory|     output_layer_map_common|         array|
|output_layer_map_common_d0         |  out|    64|   ap_memory|     output_layer_map_common|         array|
|output_layer_map_common_q0         |   in|    64|   ap_memory|     output_layer_map_common|         array|
|output_layer_map_common_address1   |  out|    10|   ap_memory|     output_layer_map_common|         array|
|output_layer_map_common_ce1        |  out|     1|   ap_memory|     output_layer_map_common|         array|
|output_layer_map_common_we1        |  out|     1|   ap_memory|     output_layer_map_common|         array|
|output_layer_map_common_d1         |  out|    64|   ap_memory|     output_layer_map_common|         array|
|output_layer_map_common_q1         |   in|    64|   ap_memory|     output_layer_map_common|         array|
+-----------------------------------+-----+------+------------+----------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 81
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../source/hls.cpp:287]   --->   Operation 82 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%sum_loc = alloca i64 1"   --->   Operation 83 'alloca' 'sum_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%spectopmodule_ln285 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [../source/hls.cpp:285]   --->   Operation 84 'spectopmodule' 'spectopmodule_ln285' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %ap_core"   --->   Operation 85 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ap_core, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %ap_part"   --->   Operation 87 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ap_part, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %ap_parent"   --->   Operation 89 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ap_parent, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %c5_conv_layer_map_w"   --->   Operation 91 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %c5_conv_layer_map_w, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 92 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %c5_conv_layer_map_h"   --->   Operation 93 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %c5_conv_layer_map_h, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 94 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %c5_conv_layer_map_count"   --->   Operation 95 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %c5_conv_layer_map_count, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 96 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c5_conv_layer_map_data, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 97 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %c5_conv_layer_map_data"   --->   Operation 98 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c5_conv_layer_map_error, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 99 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %c5_conv_layer_map_error"   --->   Operation 100 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c5_conv_layer_map_b, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 101 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %c5_conv_layer_map_b"   --->   Operation 102 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c5_conv_layer_map_db, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 103 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %c5_conv_layer_map_db"   --->   Operation 104 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %c5_conv_layer_kernel_w"   --->   Operation 105 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %c5_conv_layer_kernel_w, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 106 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %c5_conv_layer_kernel_h"   --->   Operation 107 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %c5_conv_layer_kernel_h, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 108 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %c5_conv_layer_kernel_count"   --->   Operation 109 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %c5_conv_layer_kernel_count, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 110 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3200 %c5_conv_layer_kernel, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 111 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3200 %c5_conv_layer_kernel"   --->   Operation 112 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c5_conv_layer_map_common, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 113 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %c5_conv_layer_map_common"   --->   Operation 114 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_layer_map_w"   --->   Operation 115 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_layer_map_w, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 116 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_layer_map_h"   --->   Operation 117 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_layer_map_h, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 118 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_layer_map_count"   --->   Operation 119 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_layer_map_count, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 120 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_layer_map_data, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 121 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %output_layer_map_data"   --->   Operation 122 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_layer_map_error, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 123 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %output_layer_map_error"   --->   Operation 124 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_layer_map_b, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 125 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %output_layer_map_b"   --->   Operation 126 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_layer_map_db, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 127 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %output_layer_map_db"   --->   Operation 128 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_layer_kernel_w"   --->   Operation 129 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_layer_kernel_w, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 130 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_layer_kernel_h"   --->   Operation 131 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_layer_kernel_h, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 132 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_layer_kernel_count"   --->   Operation 133 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_layer_kernel_count, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 134 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3200 %output_layer_kernel, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 135 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3200 %output_layer_kernel"   --->   Operation 136 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_layer_map_common, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 137 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %output_layer_map_common"   --->   Operation 138 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%output_layer_map_count_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %output_layer_map_count"   --->   Operation 139 'read' 'output_layer_map_count_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%c5_conv_layer_map_count_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %c5_conv_layer_map_count"   --->   Operation 140 'read' 'c5_conv_layer_map_count_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%trunc_ln287 = trunc i32 %output_layer_map_count_read" [../source/hls.cpp:287]   --->   Operation 141 'trunc' 'trunc_ln287' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.38ns)   --->   "%store_ln287 = store i17 0, i17 %i" [../source/hls.cpp:287]   --->   Operation 142 'store' 'store_ln287' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln287 = br void %VITIS_LOOP_290_2" [../source/hls.cpp:287]   --->   Operation 143 'br' 'br_ln287' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.14>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%i_1 = load i17 %i" [../source/hls.cpp:287]   --->   Operation 144 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln287_1 = zext i17 %i_1" [../source/hls.cpp:287]   --->   Operation 145 'zext' 'zext_ln287_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.88ns)   --->   "%icmp_ln287 = icmp_slt  i32 %zext_ln287_1, i32 %output_layer_map_count_read" [../source/hls.cpp:287]   --->   Operation 146 'icmp' 'icmp_ln287' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 147 [1/1] (0.79ns)   --->   "%add_ln287 = add i17 %i_1, i17 1" [../source/hls.cpp:287]   --->   Operation 147 'add' 'add_ln287' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln287 = br i1 %icmp_ln287, void %for.end24.loopexit, void %VITIS_LOOP_290_2.split" [../source/hls.cpp:287]   --->   Operation 148 'br' 'br_ln287' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln287 = zext i17 %i_1" [../source/hls.cpp:287]   --->   Operation 149 'zext' 'zext_ln287' <Predicate = (icmp_ln287)> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%trunc_ln287_1 = trunc i17 %i_1" [../source/hls.cpp:287]   --->   Operation 150 'trunc' 'trunc_ln287_1' <Predicate = (icmp_ln287)> <Delay = 0.00>
ST_2 : Operation 151 [2/2] (1.26ns)   --->   "%call_ln287 = call void @fully_connected_fprop_Pipeline_VITIS_LOOP_290_2, i32 %c5_conv_layer_map_count_read, i64 %c5_conv_layer_map_data, i11 %trunc_ln287, i11 %trunc_ln287_1, i3200 %output_layer_kernel, i64 %sum_loc" [../source/hls.cpp:287]   --->   Operation 151 'call' 'call_ln287' <Predicate = (icmp_ln287)> <Delay = 1.26> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%output_layer_map_b_addr = getelementptr i64 %output_layer_map_b, i64 0, i64 %zext_ln287" [../source/hls.cpp:295]   --->   Operation 152 'getelementptr' 'output_layer_map_b_addr' <Predicate = (icmp_ln287)> <Delay = 0.00>
ST_2 : Operation 153 [2/2] (1.20ns)   --->   "%output_layer_map_b_load = load i7 %output_layer_map_b_addr" [../source/hls.cpp:295]   --->   Operation 153 'load' 'output_layer_map_b_load' <Predicate = (icmp_ln287)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 120> <RAM>
ST_2 : Operation 154 [1/1] (0.38ns)   --->   "%store_ln287 = store i17 %add_ln287, i17 %i" [../source/hls.cpp:287]   --->   Operation 154 'store' 'store_ln287' <Predicate = (icmp_ln287)> <Delay = 0.38>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%ret_ln298 = ret" [../source/hls.cpp:298]   --->   Operation 155 'ret' 'ret_ln298' <Predicate = (!icmp_ln287)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.20>
ST_3 : Operation 156 [1/2] (0.00ns)   --->   "%call_ln287 = call void @fully_connected_fprop_Pipeline_VITIS_LOOP_290_2, i32 %c5_conv_layer_map_count_read, i64 %c5_conv_layer_map_data, i11 %trunc_ln287, i11 %trunc_ln287_1, i3200 %output_layer_kernel, i64 %sum_loc" [../source/hls.cpp:287]   --->   Operation 156 'call' 'call_ln287' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 157 [1/2] ( I:1.20ns O:1.20ns )   --->   "%output_layer_map_b_load = load i7 %output_layer_map_b_addr" [../source/hls.cpp:295]   --->   Operation 157 'load' 'output_layer_map_b_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 120> <RAM>

State 4 <SV = 3> <Delay = 1.90>
ST_4 : Operation 158 [1/1] (0.00ns)   --->   "%sum_loc_load = load i64 %sum_loc"   --->   Operation 158 'load' 'sum_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 159 [1/1] (0.00ns)   --->   "%bitcast_ln295 = bitcast i64 %output_layer_map_b_load" [../source/hls.cpp:295]   --->   Operation 159 'bitcast' 'bitcast_ln295' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 160 [8/8] (1.90ns)   --->   "%sum = dadd i64 %sum_loc_load, i64 %bitcast_ln295" [../source/hls.cpp:295]   --->   Operation 160 'dadd' 'sum' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.90>
ST_5 : Operation 161 [7/8] (1.90ns)   --->   "%sum = dadd i64 %sum_loc_load, i64 %bitcast_ln295" [../source/hls.cpp:295]   --->   Operation 161 'dadd' 'sum' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.90>
ST_6 : Operation 162 [6/8] (1.90ns)   --->   "%sum = dadd i64 %sum_loc_load, i64 %bitcast_ln295" [../source/hls.cpp:295]   --->   Operation 162 'dadd' 'sum' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.90>
ST_7 : Operation 163 [5/8] (1.90ns)   --->   "%sum = dadd i64 %sum_loc_load, i64 %bitcast_ln295" [../source/hls.cpp:295]   --->   Operation 163 'dadd' 'sum' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.90>
ST_8 : Operation 164 [4/8] (1.90ns)   --->   "%sum = dadd i64 %sum_loc_load, i64 %bitcast_ln295" [../source/hls.cpp:295]   --->   Operation 164 'dadd' 'sum' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.90>
ST_9 : Operation 165 [3/8] (1.90ns)   --->   "%sum = dadd i64 %sum_loc_load, i64 %bitcast_ln295" [../source/hls.cpp:295]   --->   Operation 165 'dadd' 'sum' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.90>
ST_10 : Operation 166 [2/8] (1.90ns)   --->   "%sum = dadd i64 %sum_loc_load, i64 %bitcast_ln295" [../source/hls.cpp:295]   --->   Operation 166 'dadd' 'sum' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.90>
ST_11 : Operation 167 [1/8] (1.90ns)   --->   "%sum = dadd i64 %sum_loc_load, i64 %bitcast_ln295" [../source/hls.cpp:295]   --->   Operation 167 'dadd' 'sum' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.07>
ST_12 : Operation 168 [30/30] (1.95ns)   --->   "%ep = dexp i64 @llvm.exp.f64, i64 %sum" [../source/hls.cpp:10->../source/hls.cpp:296]   --->   Operation 168 'dexp' 'ep' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 169 [1/1] (0.00ns)   --->   "%bitcast_ln11 = bitcast i64 %sum" [../source/hls.cpp:11->../source/hls.cpp:296]   --->   Operation 169 'bitcast' 'bitcast_ln11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 170 [1/1] (0.00ns)   --->   "%bit_sel = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %bitcast_ln11, i64 63" [../source/hls.cpp:11->../source/hls.cpp:296]   --->   Operation 170 'bitselect' 'bit_sel' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 171 [1/1] (0.12ns)   --->   "%xor_ln11 = xor i1 %bit_sel, i1 1" [../source/hls.cpp:11->../source/hls.cpp:296]   --->   Operation 171 'xor' 'xor_ln11' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 172 [1/1] (0.00ns)   --->   "%trunc_ln11 = trunc i64 %bitcast_ln11" [../source/hls.cpp:11->../source/hls.cpp:296]   --->   Operation 172 'trunc' 'trunc_ln11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 173 [1/1] (0.00ns)   --->   "%xor_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %xor_ln11, i63 %trunc_ln11" [../source/hls.cpp:11->../source/hls.cpp:296]   --->   Operation 173 'bitconcatenate' 'xor_ln' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 174 [1/1] (0.00ns)   --->   "%bitcast_ln11_1 = bitcast i64 %xor_ln" [../source/hls.cpp:11->../source/hls.cpp:296]   --->   Operation 174 'bitcast' 'bitcast_ln11_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 175 [30/30] (1.95ns)   --->   "%em = dexp i64 @llvm.exp.f64, i64 %bitcast_ln11_1" [../source/hls.cpp:11->../source/hls.cpp:296]   --->   Operation 175 'dexp' 'em' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.95>
ST_13 : Operation 176 [29/30] (1.95ns)   --->   "%ep = dexp i64 @llvm.exp.f64, i64 %sum" [../source/hls.cpp:10->../source/hls.cpp:296]   --->   Operation 176 'dexp' 'ep' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 177 [29/30] (1.95ns)   --->   "%em = dexp i64 @llvm.exp.f64, i64 %bitcast_ln11_1" [../source/hls.cpp:11->../source/hls.cpp:296]   --->   Operation 177 'dexp' 'em' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.95>
ST_14 : Operation 178 [28/30] (1.95ns)   --->   "%ep = dexp i64 @llvm.exp.f64, i64 %sum" [../source/hls.cpp:10->../source/hls.cpp:296]   --->   Operation 178 'dexp' 'ep' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 179 [28/30] (1.95ns)   --->   "%em = dexp i64 @llvm.exp.f64, i64 %bitcast_ln11_1" [../source/hls.cpp:11->../source/hls.cpp:296]   --->   Operation 179 'dexp' 'em' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.95>
ST_15 : Operation 180 [27/30] (1.95ns)   --->   "%ep = dexp i64 @llvm.exp.f64, i64 %sum" [../source/hls.cpp:10->../source/hls.cpp:296]   --->   Operation 180 'dexp' 'ep' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 181 [27/30] (1.95ns)   --->   "%em = dexp i64 @llvm.exp.f64, i64 %bitcast_ln11_1" [../source/hls.cpp:11->../source/hls.cpp:296]   --->   Operation 181 'dexp' 'em' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.95>
ST_16 : Operation 182 [26/30] (1.95ns)   --->   "%ep = dexp i64 @llvm.exp.f64, i64 %sum" [../source/hls.cpp:10->../source/hls.cpp:296]   --->   Operation 182 'dexp' 'ep' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 183 [26/30] (1.95ns)   --->   "%em = dexp i64 @llvm.exp.f64, i64 %bitcast_ln11_1" [../source/hls.cpp:11->../source/hls.cpp:296]   --->   Operation 183 'dexp' 'em' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.95>
ST_17 : Operation 184 [25/30] (1.95ns)   --->   "%ep = dexp i64 @llvm.exp.f64, i64 %sum" [../source/hls.cpp:10->../source/hls.cpp:296]   --->   Operation 184 'dexp' 'ep' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 185 [25/30] (1.95ns)   --->   "%em = dexp i64 @llvm.exp.f64, i64 %bitcast_ln11_1" [../source/hls.cpp:11->../source/hls.cpp:296]   --->   Operation 185 'dexp' 'em' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.95>
ST_18 : Operation 186 [24/30] (1.95ns)   --->   "%ep = dexp i64 @llvm.exp.f64, i64 %sum" [../source/hls.cpp:10->../source/hls.cpp:296]   --->   Operation 186 'dexp' 'ep' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 187 [24/30] (1.95ns)   --->   "%em = dexp i64 @llvm.exp.f64, i64 %bitcast_ln11_1" [../source/hls.cpp:11->../source/hls.cpp:296]   --->   Operation 187 'dexp' 'em' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.95>
ST_19 : Operation 188 [23/30] (1.95ns)   --->   "%ep = dexp i64 @llvm.exp.f64, i64 %sum" [../source/hls.cpp:10->../source/hls.cpp:296]   --->   Operation 188 'dexp' 'ep' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 189 [23/30] (1.95ns)   --->   "%em = dexp i64 @llvm.exp.f64, i64 %bitcast_ln11_1" [../source/hls.cpp:11->../source/hls.cpp:296]   --->   Operation 189 'dexp' 'em' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.95>
ST_20 : Operation 190 [22/30] (1.95ns)   --->   "%ep = dexp i64 @llvm.exp.f64, i64 %sum" [../source/hls.cpp:10->../source/hls.cpp:296]   --->   Operation 190 'dexp' 'ep' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 191 [22/30] (1.95ns)   --->   "%em = dexp i64 @llvm.exp.f64, i64 %bitcast_ln11_1" [../source/hls.cpp:11->../source/hls.cpp:296]   --->   Operation 191 'dexp' 'em' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 21 <SV = 20> <Delay = 1.95>
ST_21 : Operation 192 [21/30] (1.95ns)   --->   "%ep = dexp i64 @llvm.exp.f64, i64 %sum" [../source/hls.cpp:10->../source/hls.cpp:296]   --->   Operation 192 'dexp' 'ep' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 193 [21/30] (1.95ns)   --->   "%em = dexp i64 @llvm.exp.f64, i64 %bitcast_ln11_1" [../source/hls.cpp:11->../source/hls.cpp:296]   --->   Operation 193 'dexp' 'em' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 22 <SV = 21> <Delay = 1.95>
ST_22 : Operation 194 [20/30] (1.95ns)   --->   "%ep = dexp i64 @llvm.exp.f64, i64 %sum" [../source/hls.cpp:10->../source/hls.cpp:296]   --->   Operation 194 'dexp' 'ep' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 195 [20/30] (1.95ns)   --->   "%em = dexp i64 @llvm.exp.f64, i64 %bitcast_ln11_1" [../source/hls.cpp:11->../source/hls.cpp:296]   --->   Operation 195 'dexp' 'em' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 23 <SV = 22> <Delay = 1.95>
ST_23 : Operation 196 [19/30] (1.95ns)   --->   "%ep = dexp i64 @llvm.exp.f64, i64 %sum" [../source/hls.cpp:10->../source/hls.cpp:296]   --->   Operation 196 'dexp' 'ep' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 197 [19/30] (1.95ns)   --->   "%em = dexp i64 @llvm.exp.f64, i64 %bitcast_ln11_1" [../source/hls.cpp:11->../source/hls.cpp:296]   --->   Operation 197 'dexp' 'em' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 24 <SV = 23> <Delay = 1.95>
ST_24 : Operation 198 [18/30] (1.95ns)   --->   "%ep = dexp i64 @llvm.exp.f64, i64 %sum" [../source/hls.cpp:10->../source/hls.cpp:296]   --->   Operation 198 'dexp' 'ep' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 199 [18/30] (1.95ns)   --->   "%em = dexp i64 @llvm.exp.f64, i64 %bitcast_ln11_1" [../source/hls.cpp:11->../source/hls.cpp:296]   --->   Operation 199 'dexp' 'em' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 25 <SV = 24> <Delay = 1.95>
ST_25 : Operation 200 [17/30] (1.95ns)   --->   "%ep = dexp i64 @llvm.exp.f64, i64 %sum" [../source/hls.cpp:10->../source/hls.cpp:296]   --->   Operation 200 'dexp' 'ep' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 201 [17/30] (1.95ns)   --->   "%em = dexp i64 @llvm.exp.f64, i64 %bitcast_ln11_1" [../source/hls.cpp:11->../source/hls.cpp:296]   --->   Operation 201 'dexp' 'em' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 26 <SV = 25> <Delay = 1.95>
ST_26 : Operation 202 [16/30] (1.95ns)   --->   "%ep = dexp i64 @llvm.exp.f64, i64 %sum" [../source/hls.cpp:10->../source/hls.cpp:296]   --->   Operation 202 'dexp' 'ep' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 203 [16/30] (1.95ns)   --->   "%em = dexp i64 @llvm.exp.f64, i64 %bitcast_ln11_1" [../source/hls.cpp:11->../source/hls.cpp:296]   --->   Operation 203 'dexp' 'em' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 27 <SV = 26> <Delay = 1.95>
ST_27 : Operation 204 [15/30] (1.95ns)   --->   "%ep = dexp i64 @llvm.exp.f64, i64 %sum" [../source/hls.cpp:10->../source/hls.cpp:296]   --->   Operation 204 'dexp' 'ep' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 205 [15/30] (1.95ns)   --->   "%em = dexp i64 @llvm.exp.f64, i64 %bitcast_ln11_1" [../source/hls.cpp:11->../source/hls.cpp:296]   --->   Operation 205 'dexp' 'em' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 28 <SV = 27> <Delay = 1.95>
ST_28 : Operation 206 [14/30] (1.95ns)   --->   "%ep = dexp i64 @llvm.exp.f64, i64 %sum" [../source/hls.cpp:10->../source/hls.cpp:296]   --->   Operation 206 'dexp' 'ep' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 207 [14/30] (1.95ns)   --->   "%em = dexp i64 @llvm.exp.f64, i64 %bitcast_ln11_1" [../source/hls.cpp:11->../source/hls.cpp:296]   --->   Operation 207 'dexp' 'em' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 29 <SV = 28> <Delay = 1.95>
ST_29 : Operation 208 [13/30] (1.95ns)   --->   "%ep = dexp i64 @llvm.exp.f64, i64 %sum" [../source/hls.cpp:10->../source/hls.cpp:296]   --->   Operation 208 'dexp' 'ep' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 209 [13/30] (1.95ns)   --->   "%em = dexp i64 @llvm.exp.f64, i64 %bitcast_ln11_1" [../source/hls.cpp:11->../source/hls.cpp:296]   --->   Operation 209 'dexp' 'em' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 30 <SV = 29> <Delay = 1.95>
ST_30 : Operation 210 [12/30] (1.95ns)   --->   "%ep = dexp i64 @llvm.exp.f64, i64 %sum" [../source/hls.cpp:10->../source/hls.cpp:296]   --->   Operation 210 'dexp' 'ep' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 211 [12/30] (1.95ns)   --->   "%em = dexp i64 @llvm.exp.f64, i64 %bitcast_ln11_1" [../source/hls.cpp:11->../source/hls.cpp:296]   --->   Operation 211 'dexp' 'em' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 31 <SV = 30> <Delay = 1.95>
ST_31 : Operation 212 [11/30] (1.95ns)   --->   "%ep = dexp i64 @llvm.exp.f64, i64 %sum" [../source/hls.cpp:10->../source/hls.cpp:296]   --->   Operation 212 'dexp' 'ep' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 213 [11/30] (1.95ns)   --->   "%em = dexp i64 @llvm.exp.f64, i64 %bitcast_ln11_1" [../source/hls.cpp:11->../source/hls.cpp:296]   --->   Operation 213 'dexp' 'em' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 32 <SV = 31> <Delay = 1.95>
ST_32 : Operation 214 [10/30] (1.95ns)   --->   "%ep = dexp i64 @llvm.exp.f64, i64 %sum" [../source/hls.cpp:10->../source/hls.cpp:296]   --->   Operation 214 'dexp' 'ep' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 215 [10/30] (1.95ns)   --->   "%em = dexp i64 @llvm.exp.f64, i64 %bitcast_ln11_1" [../source/hls.cpp:11->../source/hls.cpp:296]   --->   Operation 215 'dexp' 'em' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 33 <SV = 32> <Delay = 1.95>
ST_33 : Operation 216 [9/30] (1.95ns)   --->   "%ep = dexp i64 @llvm.exp.f64, i64 %sum" [../source/hls.cpp:10->../source/hls.cpp:296]   --->   Operation 216 'dexp' 'ep' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 217 [9/30] (1.95ns)   --->   "%em = dexp i64 @llvm.exp.f64, i64 %bitcast_ln11_1" [../source/hls.cpp:11->../source/hls.cpp:296]   --->   Operation 217 'dexp' 'em' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 34 <SV = 33> <Delay = 1.95>
ST_34 : Operation 218 [8/30] (1.95ns)   --->   "%ep = dexp i64 @llvm.exp.f64, i64 %sum" [../source/hls.cpp:10->../source/hls.cpp:296]   --->   Operation 218 'dexp' 'ep' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 219 [8/30] (1.95ns)   --->   "%em = dexp i64 @llvm.exp.f64, i64 %bitcast_ln11_1" [../source/hls.cpp:11->../source/hls.cpp:296]   --->   Operation 219 'dexp' 'em' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 35 <SV = 34> <Delay = 1.95>
ST_35 : Operation 220 [7/30] (1.95ns)   --->   "%ep = dexp i64 @llvm.exp.f64, i64 %sum" [../source/hls.cpp:10->../source/hls.cpp:296]   --->   Operation 220 'dexp' 'ep' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 221 [7/30] (1.95ns)   --->   "%em = dexp i64 @llvm.exp.f64, i64 %bitcast_ln11_1" [../source/hls.cpp:11->../source/hls.cpp:296]   --->   Operation 221 'dexp' 'em' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 36 <SV = 35> <Delay = 1.95>
ST_36 : Operation 222 [6/30] (1.95ns)   --->   "%ep = dexp i64 @llvm.exp.f64, i64 %sum" [../source/hls.cpp:10->../source/hls.cpp:296]   --->   Operation 222 'dexp' 'ep' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 223 [6/30] (1.95ns)   --->   "%em = dexp i64 @llvm.exp.f64, i64 %bitcast_ln11_1" [../source/hls.cpp:11->../source/hls.cpp:296]   --->   Operation 223 'dexp' 'em' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 37 <SV = 36> <Delay = 1.95>
ST_37 : Operation 224 [5/30] (1.95ns)   --->   "%ep = dexp i64 @llvm.exp.f64, i64 %sum" [../source/hls.cpp:10->../source/hls.cpp:296]   --->   Operation 224 'dexp' 'ep' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 225 [5/30] (1.95ns)   --->   "%em = dexp i64 @llvm.exp.f64, i64 %bitcast_ln11_1" [../source/hls.cpp:11->../source/hls.cpp:296]   --->   Operation 225 'dexp' 'em' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 38 <SV = 37> <Delay = 1.95>
ST_38 : Operation 226 [4/30] (1.95ns)   --->   "%ep = dexp i64 @llvm.exp.f64, i64 %sum" [../source/hls.cpp:10->../source/hls.cpp:296]   --->   Operation 226 'dexp' 'ep' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 227 [4/30] (1.95ns)   --->   "%em = dexp i64 @llvm.exp.f64, i64 %bitcast_ln11_1" [../source/hls.cpp:11->../source/hls.cpp:296]   --->   Operation 227 'dexp' 'em' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 39 <SV = 38> <Delay = 1.95>
ST_39 : Operation 228 [3/30] (1.95ns)   --->   "%ep = dexp i64 @llvm.exp.f64, i64 %sum" [../source/hls.cpp:10->../source/hls.cpp:296]   --->   Operation 228 'dexp' 'ep' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 229 [3/30] (1.95ns)   --->   "%em = dexp i64 @llvm.exp.f64, i64 %bitcast_ln11_1" [../source/hls.cpp:11->../source/hls.cpp:296]   --->   Operation 229 'dexp' 'em' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 40 <SV = 39> <Delay = 1.95>
ST_40 : Operation 230 [2/30] (1.95ns)   --->   "%ep = dexp i64 @llvm.exp.f64, i64 %sum" [../source/hls.cpp:10->../source/hls.cpp:296]   --->   Operation 230 'dexp' 'ep' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 231 [2/30] (1.95ns)   --->   "%em = dexp i64 @llvm.exp.f64, i64 %bitcast_ln11_1" [../source/hls.cpp:11->../source/hls.cpp:296]   --->   Operation 231 'dexp' 'em' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 41 <SV = 40> <Delay = 1.95>
ST_41 : Operation 232 [1/30] (1.95ns)   --->   "%ep = dexp i64 @llvm.exp.f64, i64 %sum" [../source/hls.cpp:10->../source/hls.cpp:296]   --->   Operation 232 'dexp' 'ep' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 233 [1/30] (1.95ns)   --->   "%em = dexp i64 @llvm.exp.f64, i64 %bitcast_ln11_1" [../source/hls.cpp:11->../source/hls.cpp:296]   --->   Operation 233 'dexp' 'em' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 42 <SV = 41> <Delay = 1.90>
ST_42 : Operation 234 [8/8] (1.90ns)   --->   "%sub1_i = dsub i64 %ep, i64 %em" [../source/hls.cpp:13->../source/hls.cpp:296]   --->   Operation 234 'dsub' 'sub1_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 235 [8/8] (1.90ns)   --->   "%add_i = dadd i64 %ep, i64 %em" [../source/hls.cpp:13->../source/hls.cpp:296]   --->   Operation 235 'dadd' 'add_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 1.90>
ST_43 : Operation 236 [7/8] (1.90ns)   --->   "%sub1_i = dsub i64 %ep, i64 %em" [../source/hls.cpp:13->../source/hls.cpp:296]   --->   Operation 236 'dsub' 'sub1_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 237 [7/8] (1.90ns)   --->   "%add_i = dadd i64 %ep, i64 %em" [../source/hls.cpp:13->../source/hls.cpp:296]   --->   Operation 237 'dadd' 'add_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 1.90>
ST_44 : Operation 238 [6/8] (1.90ns)   --->   "%sub1_i = dsub i64 %ep, i64 %em" [../source/hls.cpp:13->../source/hls.cpp:296]   --->   Operation 238 'dsub' 'sub1_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 239 [6/8] (1.90ns)   --->   "%add_i = dadd i64 %ep, i64 %em" [../source/hls.cpp:13->../source/hls.cpp:296]   --->   Operation 239 'dadd' 'add_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 1.90>
ST_45 : Operation 240 [5/8] (1.90ns)   --->   "%sub1_i = dsub i64 %ep, i64 %em" [../source/hls.cpp:13->../source/hls.cpp:296]   --->   Operation 240 'dsub' 'sub1_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 241 [5/8] (1.90ns)   --->   "%add_i = dadd i64 %ep, i64 %em" [../source/hls.cpp:13->../source/hls.cpp:296]   --->   Operation 241 'dadd' 'add_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 1.90>
ST_46 : Operation 242 [4/8] (1.90ns)   --->   "%sub1_i = dsub i64 %ep, i64 %em" [../source/hls.cpp:13->../source/hls.cpp:296]   --->   Operation 242 'dsub' 'sub1_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 243 [4/8] (1.90ns)   --->   "%add_i = dadd i64 %ep, i64 %em" [../source/hls.cpp:13->../source/hls.cpp:296]   --->   Operation 243 'dadd' 'add_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 1.90>
ST_47 : Operation 244 [3/8] (1.90ns)   --->   "%sub1_i = dsub i64 %ep, i64 %em" [../source/hls.cpp:13->../source/hls.cpp:296]   --->   Operation 244 'dsub' 'sub1_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 245 [3/8] (1.90ns)   --->   "%add_i = dadd i64 %ep, i64 %em" [../source/hls.cpp:13->../source/hls.cpp:296]   --->   Operation 245 'dadd' 'add_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 1.90>
ST_48 : Operation 246 [2/8] (1.90ns)   --->   "%sub1_i = dsub i64 %ep, i64 %em" [../source/hls.cpp:13->../source/hls.cpp:296]   --->   Operation 246 'dsub' 'sub1_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 247 [2/8] (1.90ns)   --->   "%add_i = dadd i64 %ep, i64 %em" [../source/hls.cpp:13->../source/hls.cpp:296]   --->   Operation 247 'dadd' 'add_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 1.90>
ST_49 : Operation 248 [1/8] (1.90ns)   --->   "%sub1_i = dsub i64 %ep, i64 %em" [../source/hls.cpp:13->../source/hls.cpp:296]   --->   Operation 248 'dsub' 'sub1_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 249 [1/8] (1.90ns)   --->   "%add_i = dadd i64 %ep, i64 %em" [../source/hls.cpp:13->../source/hls.cpp:296]   --->   Operation 249 'dadd' 'add_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 2.35>
ST_50 : Operation 250 [31/31] (2.35ns)   --->   "%div_i = ddiv i64 %sub1_i, i64 %add_i" [../source/hls.cpp:13->../source/hls.cpp:296]   --->   Operation 250 'ddiv' 'div_i' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 2.35>
ST_51 : Operation 251 [30/31] (2.35ns)   --->   "%div_i = ddiv i64 %sub1_i, i64 %add_i" [../source/hls.cpp:13->../source/hls.cpp:296]   --->   Operation 251 'ddiv' 'div_i' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 2.35>
ST_52 : Operation 252 [29/31] (2.35ns)   --->   "%div_i = ddiv i64 %sub1_i, i64 %add_i" [../source/hls.cpp:13->../source/hls.cpp:296]   --->   Operation 252 'ddiv' 'div_i' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 2.35>
ST_53 : Operation 253 [28/31] (2.35ns)   --->   "%div_i = ddiv i64 %sub1_i, i64 %add_i" [../source/hls.cpp:13->../source/hls.cpp:296]   --->   Operation 253 'ddiv' 'div_i' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 2.35>
ST_54 : Operation 254 [27/31] (2.35ns)   --->   "%div_i = ddiv i64 %sub1_i, i64 %add_i" [../source/hls.cpp:13->../source/hls.cpp:296]   --->   Operation 254 'ddiv' 'div_i' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 2.35>
ST_55 : Operation 255 [26/31] (2.35ns)   --->   "%div_i = ddiv i64 %sub1_i, i64 %add_i" [../source/hls.cpp:13->../source/hls.cpp:296]   --->   Operation 255 'ddiv' 'div_i' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 2.35>
ST_56 : Operation 256 [25/31] (2.35ns)   --->   "%div_i = ddiv i64 %sub1_i, i64 %add_i" [../source/hls.cpp:13->../source/hls.cpp:296]   --->   Operation 256 'ddiv' 'div_i' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 2.35>
ST_57 : Operation 257 [24/31] (2.35ns)   --->   "%div_i = ddiv i64 %sub1_i, i64 %add_i" [../source/hls.cpp:13->../source/hls.cpp:296]   --->   Operation 257 'ddiv' 'div_i' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 2.35>
ST_58 : Operation 258 [23/31] (2.35ns)   --->   "%div_i = ddiv i64 %sub1_i, i64 %add_i" [../source/hls.cpp:13->../source/hls.cpp:296]   --->   Operation 258 'ddiv' 'div_i' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 2.35>
ST_59 : Operation 259 [22/31] (2.35ns)   --->   "%div_i = ddiv i64 %sub1_i, i64 %add_i" [../source/hls.cpp:13->../source/hls.cpp:296]   --->   Operation 259 'ddiv' 'div_i' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 2.35>
ST_60 : Operation 260 [21/31] (2.35ns)   --->   "%div_i = ddiv i64 %sub1_i, i64 %add_i" [../source/hls.cpp:13->../source/hls.cpp:296]   --->   Operation 260 'ddiv' 'div_i' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 2.35>
ST_61 : Operation 261 [20/31] (2.35ns)   --->   "%div_i = ddiv i64 %sub1_i, i64 %add_i" [../source/hls.cpp:13->../source/hls.cpp:296]   --->   Operation 261 'ddiv' 'div_i' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 2.35>
ST_62 : Operation 262 [19/31] (2.35ns)   --->   "%div_i = ddiv i64 %sub1_i, i64 %add_i" [../source/hls.cpp:13->../source/hls.cpp:296]   --->   Operation 262 'ddiv' 'div_i' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 2.35>
ST_63 : Operation 263 [18/31] (2.35ns)   --->   "%div_i = ddiv i64 %sub1_i, i64 %add_i" [../source/hls.cpp:13->../source/hls.cpp:296]   --->   Operation 263 'ddiv' 'div_i' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 2.35>
ST_64 : Operation 264 [17/31] (2.35ns)   --->   "%div_i = ddiv i64 %sub1_i, i64 %add_i" [../source/hls.cpp:13->../source/hls.cpp:296]   --->   Operation 264 'ddiv' 'div_i' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 2.35>
ST_65 : Operation 265 [16/31] (2.35ns)   --->   "%div_i = ddiv i64 %sub1_i, i64 %add_i" [../source/hls.cpp:13->../source/hls.cpp:296]   --->   Operation 265 'ddiv' 'div_i' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 2.35>
ST_66 : Operation 266 [15/31] (2.35ns)   --->   "%div_i = ddiv i64 %sub1_i, i64 %add_i" [../source/hls.cpp:13->../source/hls.cpp:296]   --->   Operation 266 'ddiv' 'div_i' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 2.35>
ST_67 : Operation 267 [14/31] (2.35ns)   --->   "%div_i = ddiv i64 %sub1_i, i64 %add_i" [../source/hls.cpp:13->../source/hls.cpp:296]   --->   Operation 267 'ddiv' 'div_i' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 2.35>
ST_68 : Operation 268 [13/31] (2.35ns)   --->   "%div_i = ddiv i64 %sub1_i, i64 %add_i" [../source/hls.cpp:13->../source/hls.cpp:296]   --->   Operation 268 'ddiv' 'div_i' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 2.35>
ST_69 : Operation 269 [12/31] (2.35ns)   --->   "%div_i = ddiv i64 %sub1_i, i64 %add_i" [../source/hls.cpp:13->../source/hls.cpp:296]   --->   Operation 269 'ddiv' 'div_i' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 2.35>
ST_70 : Operation 270 [11/31] (2.35ns)   --->   "%div_i = ddiv i64 %sub1_i, i64 %add_i" [../source/hls.cpp:13->../source/hls.cpp:296]   --->   Operation 270 'ddiv' 'div_i' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 2.35>
ST_71 : Operation 271 [10/31] (2.35ns)   --->   "%div_i = ddiv i64 %sub1_i, i64 %add_i" [../source/hls.cpp:13->../source/hls.cpp:296]   --->   Operation 271 'ddiv' 'div_i' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 2.35>
ST_72 : Operation 272 [9/31] (2.35ns)   --->   "%div_i = ddiv i64 %sub1_i, i64 %add_i" [../source/hls.cpp:13->../source/hls.cpp:296]   --->   Operation 272 'ddiv' 'div_i' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 2.35>
ST_73 : Operation 273 [8/31] (2.35ns)   --->   "%div_i = ddiv i64 %sub1_i, i64 %add_i" [../source/hls.cpp:13->../source/hls.cpp:296]   --->   Operation 273 'ddiv' 'div_i' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 2.35>
ST_74 : Operation 274 [7/31] (2.35ns)   --->   "%div_i = ddiv i64 %sub1_i, i64 %add_i" [../source/hls.cpp:13->../source/hls.cpp:296]   --->   Operation 274 'ddiv' 'div_i' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 2.35>
ST_75 : Operation 275 [6/31] (2.35ns)   --->   "%div_i = ddiv i64 %sub1_i, i64 %add_i" [../source/hls.cpp:13->../source/hls.cpp:296]   --->   Operation 275 'ddiv' 'div_i' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 2.35>
ST_76 : Operation 276 [5/31] (2.35ns)   --->   "%div_i = ddiv i64 %sub1_i, i64 %add_i" [../source/hls.cpp:13->../source/hls.cpp:296]   --->   Operation 276 'ddiv' 'div_i' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 2.35>
ST_77 : Operation 277 [4/31] (2.35ns)   --->   "%div_i = ddiv i64 %sub1_i, i64 %add_i" [../source/hls.cpp:13->../source/hls.cpp:296]   --->   Operation 277 'ddiv' 'div_i' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 2.35>
ST_78 : Operation 278 [3/31] (2.35ns)   --->   "%div_i = ddiv i64 %sub1_i, i64 %add_i" [../source/hls.cpp:13->../source/hls.cpp:296]   --->   Operation 278 'ddiv' 'div_i' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 2.35>
ST_79 : Operation 279 [2/31] (2.35ns)   --->   "%div_i = ddiv i64 %sub1_i, i64 %add_i" [../source/hls.cpp:13->../source/hls.cpp:296]   --->   Operation 279 'ddiv' 'div_i' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 2.35>
ST_80 : Operation 280 [1/31] (2.35ns)   --->   "%div_i = ddiv i64 %sub1_i, i64 %add_i" [../source/hls.cpp:13->../source/hls.cpp:296]   --->   Operation 280 'ddiv' 'div_i' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 0.96>
ST_81 : Operation 281 [1/1] (0.00ns)   --->   "%shl_ln296 = shl i17 %i_1, i17 10" [../source/hls.cpp:296]   --->   Operation 281 'shl' 'shl_ln296' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 282 [1/1] (0.00ns)   --->   "%zext_ln296 = zext i17 %shl_ln296" [../source/hls.cpp:296]   --->   Operation 282 'zext' 'zext_ln296' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 283 [1/1] (0.00ns)   --->   "%output_layer_map_data_addr = getelementptr i64 %output_layer_map_data, i64 0, i64 %zext_ln296" [../source/hls.cpp:296]   --->   Operation 283 'getelementptr' 'output_layer_map_data_addr' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 284 [1/1] (0.00ns)   --->   "%specloopname_ln287 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [../source/hls.cpp:287]   --->   Operation 284 'specloopname' 'specloopname_ln287' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 285 [1/1] (0.00ns)   --->   "%bitcast_ln296 = bitcast i64 %div_i" [../source/hls.cpp:296]   --->   Operation 285 'bitcast' 'bitcast_ln296' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 286 [1/1] ( I:0.96ns O:0.96ns )   --->   "%store_ln296 = store i64 %bitcast_ln296, i17 %output_layer_map_data_addr" [../source/hls.cpp:296]   --->   Operation 286 'store' 'store_ln296' <Predicate = true> <Delay = 0.96> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 2> <II = 1> <Delay = 0.96> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 122880> <RAM>
ST_81 : Operation 287 [1/1] (0.00ns)   --->   "%br_ln287 = br void %VITIS_LOOP_290_2" [../source/hls.cpp:287]   --->   Operation 287 'br' 'br_ln287' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs_ce:ce=1
Port [ ap_core]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ap_part]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ap_parent]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c5_conv_layer_map_w]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c5_conv_layer_map_h]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c5_conv_layer_map_count]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c5_conv_layer_map_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ c5_conv_layer_map_error]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ c5_conv_layer_map_b]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ c5_conv_layer_map_db]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ c5_conv_layer_kernel_w]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c5_conv_layer_kernel_h]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c5_conv_layer_kernel_count]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c5_conv_layer_kernel]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ c5_conv_layer_map_common]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ output_layer_map_w]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_layer_map_h]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_layer_map_count]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_layer_map_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_layer_map_error]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ output_layer_map_b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_layer_map_db]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ output_layer_kernel_w]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_layer_kernel_h]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_layer_kernel_count]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_layer_kernel]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_layer_map_common]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                            (alloca        ) [ 0111111111111111111111111111111111111111111111111111111111111111111111111111111111]
sum_loc                      (alloca        ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111]
spectopmodule_ln285          (spectopmodule ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0              (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0            (specinterface ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0              (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0            (specinterface ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0              (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0            (specinterface ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0              (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0            (specinterface ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0              (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0            (specinterface ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0              (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0            (specinterface ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0            (specinterface ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0              (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0            (specinterface ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0              (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0            (specinterface ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0              (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0            (specinterface ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0              (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0              (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0            (specinterface ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0              (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0            (specinterface ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0              (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0            (specinterface ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0            (specinterface ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0              (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0            (specinterface ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0              (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0              (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0            (specinterface ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0              (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0            (specinterface ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0              (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0            (specinterface ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0            (specinterface ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0              (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0            (specinterface ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0              (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0            (specinterface ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0              (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0            (specinterface ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0              (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0              (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0            (specinterface ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0              (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0            (specinterface ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0              (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0            (specinterface ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0            (specinterface ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0              (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0            (specinterface ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0              (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
output_layer_map_count_read  (read          ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111]
c5_conv_layer_map_count_read (read          ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111]
trunc_ln287                  (trunc         ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111]
store_ln287                  (store         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln287                     (br            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_1                          (load          ) [ 0001111111111111111111111111111111111111111111111111111111111111111111111111111111]
zext_ln287_1                 (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln287                   (icmp          ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111]
add_ln287                    (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln287                     (br            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln287                   (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln287_1                (trunc         ) [ 0001000000000000000000000000000000000000000000000000000000000000000000000000000000]
output_layer_map_b_addr      (getelementptr ) [ 0001000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln287                  (store         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln298                    (ret           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln287                   (call          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
output_layer_map_b_load      (load          ) [ 0000100000000000000000000000000000000000000000000000000000000000000000000000000000]
sum_loc_load                 (load          ) [ 0000011111110000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln295                (bitcast       ) [ 0000011111110000000000000000000000000000000000000000000000000000000000000000000000]
sum                          (dadd          ) [ 0000000000001111111111111111111111111111110000000000000000000000000000000000000000]
bitcast_ln11                 (bitcast       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bit_sel                      (bitselect     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln11                     (xor           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln11                   (trunc         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln                       (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln11_1               (bitcast       ) [ 0000000000000111111111111111111111111111110000000000000000000000000000000000000000]
ep                           (dexp          ) [ 0000000000000000000000000000000000000000001111111100000000000000000000000000000000]
em                           (dexp          ) [ 0000000000000000000000000000000000000000001111111100000000000000000000000000000000]
sub1_i                       (dsub          ) [ 0000000000000000000000000000000000000000000000000011111111111111111111111111111110]
add_i                        (dadd          ) [ 0000000000000000000000000000000000000000000000000011111111111111111111111111111110]
div_i                        (ddiv          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000001]
shl_ln296                    (shl           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln296                   (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
output_layer_map_data_addr   (getelementptr ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln287           (specloopname  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln296                (bitcast       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln296                  (store         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln287                     (br            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ap_core">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_core"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ap_part">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_part"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ap_parent">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_parent"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="c5_conv_layer_map_w">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="c5_conv_layer_map_w"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="c5_conv_layer_map_h">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="c5_conv_layer_map_h"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="c5_conv_layer_map_count">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c5_conv_layer_map_count"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="c5_conv_layer_map_data">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c5_conv_layer_map_data"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="c5_conv_layer_map_error">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="c5_conv_layer_map_error"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="c5_conv_layer_map_b">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="c5_conv_layer_map_b"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="c5_conv_layer_map_db">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="c5_conv_layer_map_db"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="c5_conv_layer_kernel_w">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="c5_conv_layer_kernel_w"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="c5_conv_layer_kernel_h">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="c5_conv_layer_kernel_h"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="c5_conv_layer_kernel_count">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="c5_conv_layer_kernel_count"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="c5_conv_layer_kernel">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="c5_conv_layer_kernel"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="c5_conv_layer_map_common">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="c5_conv_layer_map_common"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="output_layer_map_w">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_layer_map_w"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="output_layer_map_h">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_layer_map_h"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="output_layer_map_count">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_layer_map_count"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="output_layer_map_data">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_layer_map_data"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="output_layer_map_error">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_layer_map_error"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="output_layer_map_b">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_layer_map_b"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="output_layer_map_db">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_layer_map_db"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="output_layer_kernel_w">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_layer_kernel_w"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="output_layer_kernel_h">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_layer_kernel_h"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="output_layer_kernel_count">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_layer_kernel_count"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="output_layer_kernel">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_layer_kernel"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="output_layer_map_common">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_layer_map_common"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fully_connected_fprop_Pipeline_VITIS_LOOP_290_2"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.exp.f64"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i64"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i63"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="102" class="1004" name="i_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="sum_loc_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_loc/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="output_layer_map_count_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_layer_map_count_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="c5_conv_layer_map_count_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c5_conv_layer_map_count_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="output_layer_map_b_addr_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="64" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="17" slack="0"/>
<pin id="126" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_layer_map_b_addr/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_access_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="7" slack="0"/>
<pin id="131" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="132" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="output_layer_map_b_load/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="output_layer_map_data_addr_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="64" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="17" slack="0"/>
<pin id="139" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_layer_map_data_addr/81 "/>
</bind>
</comp>

<comp id="142" class="1004" name="store_ln296_access_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="17" slack="0"/>
<pin id="144" dir="0" index="1" bw="64" slack="0"/>
<pin id="145" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln296/81 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_fully_connected_fprop_Pipeline_VITIS_LOOP_290_2_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="0" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="1"/>
<pin id="151" dir="0" index="2" bw="64" slack="0"/>
<pin id="152" dir="0" index="3" bw="11" slack="1"/>
<pin id="153" dir="0" index="4" bw="11" slack="0"/>
<pin id="154" dir="0" index="5" bw="3200" slack="0"/>
<pin id="155" dir="0" index="6" bw="64" slack="1"/>
<pin id="156" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln287/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="64" slack="0"/>
<pin id="162" dir="0" index="1" bw="64" slack="0"/>
<pin id="163" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) dsub(509) " fcode="dadd"/>
<opset="sum/4 sub1_i/42 sum_1/12 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="64" slack="1"/>
<pin id="166" dir="0" index="1" bw="64" slack="1"/>
<pin id="167" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="add_i/42 "/>
</bind>
</comp>

<comp id="168" class="1004" name="grp_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="64" slack="1"/>
<pin id="170" dir="0" index="1" bw="64" slack="1"/>
<pin id="171" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="ddiv(511) " fcode="ddiv"/>
<opset="div_i/50 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="64" slack="0"/>
<pin id="174" dir="0" index="1" bw="64" slack="1"/>
<pin id="175" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dexp(522) " fcode="dexp"/>
<opset="ep/12 "/>
</bind>
</comp>

<comp id="177" class="1004" name="grp_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="64" slack="0"/>
<pin id="179" dir="0" index="1" bw="64" slack="0"/>
<pin id="180" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dexp(522) " fcode="dexp"/>
<opset="em/12 "/>
</bind>
</comp>

<comp id="182" class="1005" name="reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="64" slack="1"/>
<pin id="184" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sum sub1_i "/>
</bind>
</comp>

<comp id="188" class="1004" name="trunc_ln287_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln287/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="store_ln287_store_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="0" index="1" bw="17" slack="0"/>
<pin id="195" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln287/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="i_1_load_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="17" slack="1"/>
<pin id="199" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="zext_ln287_1_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="17" slack="0"/>
<pin id="202" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln287_1/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="icmp_ln287_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="0" index="1" bw="32" slack="1"/>
<pin id="207" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln287/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="add_ln287_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="17" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln287/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="zext_ln287_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="17" slack="0"/>
<pin id="217" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln287/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="trunc_ln287_1_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="17" slack="0"/>
<pin id="222" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln287_1/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="store_ln287_store_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="17" slack="0"/>
<pin id="227" dir="0" index="1" bw="17" slack="1"/>
<pin id="228" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln287/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="sum_loc_load_load_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="64" slack="3"/>
<pin id="232" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_loc_load/4 "/>
</bind>
</comp>

<comp id="234" class="1004" name="bitcast_ln295_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="64" slack="1"/>
<pin id="236" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln295/4 "/>
</bind>
</comp>

<comp id="238" class="1004" name="bitcast_ln11_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="64" slack="1"/>
<pin id="240" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln11/12 "/>
</bind>
</comp>

<comp id="242" class="1004" name="bit_sel_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="0" index="1" bw="64" slack="0"/>
<pin id="245" dir="0" index="2" bw="7" slack="0"/>
<pin id="246" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_sel/12 "/>
</bind>
</comp>

<comp id="250" class="1004" name="xor_ln11_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln11/12 "/>
</bind>
</comp>

<comp id="256" class="1004" name="trunc_ln11_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="64" slack="0"/>
<pin id="258" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln11/12 "/>
</bind>
</comp>

<comp id="260" class="1004" name="xor_ln_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="64" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="0" index="2" bw="63" slack="0"/>
<pin id="264" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="xor_ln/12 "/>
</bind>
</comp>

<comp id="268" class="1004" name="bitcast_ln11_1_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="64" slack="0"/>
<pin id="270" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln11_1/12 "/>
</bind>
</comp>

<comp id="273" class="1004" name="shl_ln296_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="17" slack="79"/>
<pin id="275" dir="0" index="1" bw="5" slack="0"/>
<pin id="276" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln296/81 "/>
</bind>
</comp>

<comp id="278" class="1004" name="zext_ln296_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="17" slack="0"/>
<pin id="280" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln296/81 "/>
</bind>
</comp>

<comp id="283" class="1004" name="bitcast_ln296_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="64" slack="1"/>
<pin id="285" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln296/81 "/>
</bind>
</comp>

<comp id="287" class="1005" name="i_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="17" slack="0"/>
<pin id="289" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="294" class="1005" name="sum_loc_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="64" slack="1"/>
<pin id="296" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sum_loc "/>
</bind>
</comp>

<comp id="300" class="1005" name="output_layer_map_count_read_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="1"/>
<pin id="302" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_layer_map_count_read "/>
</bind>
</comp>

<comp id="305" class="1005" name="c5_conv_layer_map_count_read_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="1"/>
<pin id="307" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c5_conv_layer_map_count_read "/>
</bind>
</comp>

<comp id="310" class="1005" name="trunc_ln287_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="11" slack="1"/>
<pin id="312" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln287 "/>
</bind>
</comp>

<comp id="315" class="1005" name="i_1_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="17" slack="79"/>
<pin id="317" dir="1" index="1" bw="17" slack="79"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="323" class="1005" name="trunc_ln287_1_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="11" slack="1"/>
<pin id="325" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln287_1 "/>
</bind>
</comp>

<comp id="328" class="1005" name="output_layer_map_b_addr_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="7" slack="1"/>
<pin id="330" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="output_layer_map_b_addr "/>
</bind>
</comp>

<comp id="333" class="1005" name="output_layer_map_b_load_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="64" slack="1"/>
<pin id="335" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="output_layer_map_b_load "/>
</bind>
</comp>

<comp id="341" class="1005" name="bitcast_ln295_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="64" slack="1"/>
<pin id="343" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln295 "/>
</bind>
</comp>

<comp id="346" class="1005" name="bitcast_ln11_1_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="64" slack="1"/>
<pin id="348" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln11_1 "/>
</bind>
</comp>

<comp id="351" class="1005" name="ep_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="64" slack="1"/>
<pin id="353" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="ep "/>
</bind>
</comp>

<comp id="357" class="1005" name="em_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="64" slack="1"/>
<pin id="359" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="em "/>
</bind>
</comp>

<comp id="363" class="1005" name="add_i_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="64" slack="1"/>
<pin id="365" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_i "/>
</bind>
</comp>

<comp id="368" class="1005" name="div_i_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="64" slack="1"/>
<pin id="370" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="div_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="105"><net_src comp="54" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="56" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="114"><net_src comp="76" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="34" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="76" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="10" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="127"><net_src comp="40" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="84" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="134"><net_src comp="122" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="140"><net_src comp="36" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="84" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="147"><net_src comp="135" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="157"><net_src comp="82" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="158"><net_src comp="12" pin="0"/><net_sink comp="148" pin=2"/></net>

<net id="159"><net_src comp="50" pin="0"/><net_sink comp="148" pin=5"/></net>

<net id="176"><net_src comp="86" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="181"><net_src comp="86" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="185"><net_src comp="160" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="182" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="187"><net_src comp="182" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="191"><net_src comp="110" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="196"><net_src comp="78" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="203"><net_src comp="197" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="208"><net_src comp="200" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="213"><net_src comp="197" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="80" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="218"><net_src comp="197" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="219"><net_src comp="215" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="223"><net_src comp="197" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="148" pin=4"/></net>

<net id="229"><net_src comp="209" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="233"><net_src comp="230" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="237"><net_src comp="234" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="241"><net_src comp="182" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="247"><net_src comp="88" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="238" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="249"><net_src comp="90" pin="0"/><net_sink comp="242" pin=2"/></net>

<net id="254"><net_src comp="242" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="92" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="259"><net_src comp="238" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="265"><net_src comp="94" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="250" pin="2"/><net_sink comp="260" pin=1"/></net>

<net id="267"><net_src comp="256" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="271"><net_src comp="260" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="277"><net_src comp="96" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="281"><net_src comp="273" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="286"><net_src comp="283" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="290"><net_src comp="102" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="292"><net_src comp="287" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="293"><net_src comp="287" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="297"><net_src comp="106" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="148" pin=6"/></net>

<net id="299"><net_src comp="294" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="303"><net_src comp="110" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="308"><net_src comp="116" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="313"><net_src comp="188" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="148" pin=3"/></net>

<net id="318"><net_src comp="197" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="326"><net_src comp="220" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="148" pin=4"/></net>

<net id="331"><net_src comp="122" pin="3"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="336"><net_src comp="129" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="344"><net_src comp="234" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="349"><net_src comp="268" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="354"><net_src comp="172" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="356"><net_src comp="351" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="360"><net_src comp="177" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="362"><net_src comp="357" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="366"><net_src comp="164" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="371"><net_src comp="168" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="283" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_layer_map_data | {81 }
 - Input state : 
	Port: fully_connected_fprop : c5_conv_layer_map_count | {1 }
	Port: fully_connected_fprop : c5_conv_layer_map_data | {2 3 }
	Port: fully_connected_fprop : output_layer_map_count | {1 }
	Port: fully_connected_fprop : output_layer_map_b | {2 3 }
	Port: fully_connected_fprop : output_layer_kernel | {2 3 }
  - Chain level:
	State 1
		store_ln287 : 1
	State 2
		zext_ln287_1 : 1
		icmp_ln287 : 2
		add_ln287 : 1
		br_ln287 : 3
		zext_ln287 : 1
		trunc_ln287_1 : 1
		call_ln287 : 2
		output_layer_map_b_addr : 2
		output_layer_map_b_load : 3
		store_ln287 : 2
	State 3
	State 4
		sum : 1
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		bit_sel : 1
		xor_ln11 : 2
		trunc_ln11 : 1
		xor_ln : 2
		bitcast_ln11_1 : 3
		em : 4
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
		output_layer_map_data_addr : 1
		store_ln296 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                       Functional Unit                      |   DSP   |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------------------------|---------|---------|---------|---------|
|   dexp   |                         grp_fu_172                         |    26   |    0    |   1289  |   1910  |
|          |                         grp_fu_177                         |    26   |    0    |   1289  |   1910  |
|----------|------------------------------------------------------------|---------|---------|---------|---------|
|   dadd   |                         grp_fu_160                         |    3    |    0    |   685   |   635   |
|          |                         grp_fu_164                         |    3    |    0    |   685   |   635   |
|----------|------------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_fully_connected_fprop_Pipeline_VITIS_LOOP_290_2_fu_148 |    11   |  1.935  |   1621  |   920   |
|----------|------------------------------------------------------------|---------|---------|---------|---------|
|   icmp   |                      icmp_ln287_fu_204                     |    0    |    0    |    0    |    39   |
|----------|------------------------------------------------------------|---------|---------|---------|---------|
|    add   |                      add_ln287_fu_209                      |    0    |    0    |    0    |    24   |
|----------|------------------------------------------------------------|---------|---------|---------|---------|
|    xor   |                       xor_ln11_fu_250                      |    0    |    0    |    0    |    2    |
|----------|------------------------------------------------------------|---------|---------|---------|---------|
|   read   |           output_layer_map_count_read_read_fu_110          |    0    |    0    |    0    |    0    |
|          |          c5_conv_layer_map_count_read_read_fu_116          |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------|---------|---------|---------|---------|
|   ddiv   |                         grp_fu_168                         |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------|---------|---------|---------|---------|
|          |                     trunc_ln287_fu_188                     |    0    |    0    |    0    |    0    |
|   trunc  |                    trunc_ln287_1_fu_220                    |    0    |    0    |    0    |    0    |
|          |                      trunc_ln11_fu_256                     |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------|---------|---------|---------|---------|
|          |                     zext_ln287_1_fu_200                    |    0    |    0    |    0    |    0    |
|   zext   |                      zext_ln287_fu_215                     |    0    |    0    |    0    |    0    |
|          |                      zext_ln296_fu_278                     |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------|---------|---------|---------|---------|
| bitselect|                       bit_sel_fu_242                       |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------|---------|---------|---------|---------|
|bitconcatenate|                        xor_ln_fu_260                       |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------|---------|---------|---------|---------|
|    shl   |                      shl_ln296_fu_273                      |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                            |    69   |  1.935  |   5569  |   6075  |
|----------|------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------------+--------+
|                                    |   FF   |
+------------------------------------+--------+
|            add_i_reg_363           |   64   |
|       bitcast_ln11_1_reg_346       |   64   |
|        bitcast_ln295_reg_341       |   64   |
|c5_conv_layer_map_count_read_reg_305|   32   |
|            div_i_reg_368           |   64   |
|             em_reg_357             |   64   |
|             ep_reg_351             |   64   |
|             i_1_reg_315            |   17   |
|              i_reg_287             |   17   |
|   output_layer_map_b_addr_reg_328  |    7   |
|   output_layer_map_b_load_reg_333  |   64   |
| output_layer_map_count_read_reg_300|   32   |
|               reg_182              |   64   |
|           sum_loc_reg_294          |   64   |
|        trunc_ln287_1_reg_323       |   11   |
|         trunc_ln287_reg_310        |   11   |
+------------------------------------+--------+
|                Total               |   703  |
+------------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                            Comp                            |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                      grp_access_fu_129                     |  p0  |   2  |   7  |   14   ||    0    ||    9    |
| grp_fully_connected_fprop_Pipeline_VITIS_LOOP_290_2_fu_148 |  p4  |   2  |  11  |   22   ||    0    ||    9    |
|                         grp_fu_160                         |  p0  |   2  |  64  |   128  ||    0    ||    9    |
|                         grp_fu_160                         |  p1  |   3  |  64  |   192  ||    0    ||    14   |
|                         grp_fu_177                         |  p1  |   2  |  64  |   128  ||    0    ||    9    |
|------------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                            Total                           |      |      |      |   484  || 1.96786 ||    0    ||    50   |
|------------------------------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   69   |    1   |  5569  |  6075  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    0   |   50   |
|  Register |    -   |    -   |   703  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   69   |    3   |  6272  |  6125  |
+-----------+--------+--------+--------+--------+
