$date
	Fri Mar 15 16:51:13 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb $end
$var reg 1 ! D $end
$upscope $end
$scope module tb $end
$var wire 1 " Q $end
$upscope $end
$scope module tb $end
$var reg 1 # clk $end
$upscope $end
$scope module tb $end
$var reg 1 $ R $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
x"
1!
$end
#20000
1"
1#
#120000
0!
#500000
1$
#520000
0#
#620000
1!
#1000000
0$
#1020000
1#
#1120000
0!
#1500000
1$
#1520000
0#
#1620000
1!
#2000000
0$
#2020000
1#
#2120000
0!
#2500000
1$
#2520000
0#
#2620000
1!
#3000000
0$
#3020000
1#
#3120000
0!
#3500000
1$
#3520000
0#
#3620000
1!
#4000000
0$
#4020000
1#
#4120000
0!
#4500000
1$
#4520000
0#
#4620000
1!
#5000000
0$
#5020000
1#
#5120000
0!
#5500000
1$
#5520000
0#
#5620000
1!
#6000000
0$
#6020000
1#
#6120000
0!
#6500000
1$
#6520000
0#
#6620000
1!
#7000000
0$
#7020000
1#
#7120000
0!
#7500000
1$
#7520000
0#
#7620000
1!
#8000000
0$
#8020000
1#
#8120000
0!
#8500000
1$
#8520000
0#
#8620000
1!
#9000000
0$
#9020000
1#
#9120000
0!
#9500000
1$
#9520000
0#
#9620000
1!
#10000000
0$
