<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-sa1100 › cpu-sa1110.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>cpu-sa1110.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *  linux/arch/arm/mach-sa1100/cpu-sa1110.c</span>
<span class="cm"> *</span>
<span class="cm"> *  Copyright (C) 2001 Russell King</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> * Note: there are two erratas that apply to the SA1110 here:</span>
<span class="cm"> *  7 - SDRAM auto-power-up failure (rev A0)</span>
<span class="cm"> * 13 - Corruption of internal register reads/writes following</span>
<span class="cm"> *      SDRAM reads (rev A0, B0, B1)</span>
<span class="cm"> *</span>
<span class="cm"> * We ignore rev. A0 and B0 devices; I don&#39;t think they&#39;re worth supporting.</span>
<span class="cm"> *</span>
<span class="cm"> * The SDRAM type can be passed on the command line as cpu_sa1110.sdram=type</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/cpufreq.h&gt;</span>
<span class="cp">#include &lt;linux/delay.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/moduleparam.h&gt;</span>
<span class="cp">#include &lt;linux/types.h&gt;</span>

<span class="cp">#include &lt;asm/cputype.h&gt;</span>
<span class="cp">#include &lt;asm/mach-types.h&gt;</span>

<span class="cp">#include &lt;mach/hardware.h&gt;</span>

<span class="cp">#include &quot;generic.h&quot;</span>

<span class="cp">#undef DEBUG</span>

<span class="k">struct</span> <span class="n">sdram_params</span> <span class="p">{</span>
	<span class="k">const</span> <span class="kt">char</span> <span class="n">name</span><span class="p">[</span><span class="mi">20</span><span class="p">];</span>
	<span class="n">u_char</span>  <span class="n">rows</span><span class="p">;</span>		<span class="cm">/* bits				 */</span>
	<span class="n">u_char</span>  <span class="n">cas_latency</span><span class="p">;</span>	<span class="cm">/* cycles			 */</span>
	<span class="n">u_char</span>  <span class="n">tck</span><span class="p">;</span>		<span class="cm">/* clock cycle time (ns)	 */</span>
	<span class="n">u_char</span>  <span class="n">trcd</span><span class="p">;</span>		<span class="cm">/* activate to r/w (ns)		 */</span>
	<span class="n">u_char</span>  <span class="n">trp</span><span class="p">;</span>		<span class="cm">/* precharge to activate (ns)	 */</span>
	<span class="n">u_char</span>  <span class="n">twr</span><span class="p">;</span>		<span class="cm">/* write recovery time (ns)	 */</span>
	<span class="n">u_short</span> <span class="n">refresh</span><span class="p">;</span>	<span class="cm">/* refresh time for array (us)	 */</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">sdram_info</span> <span class="p">{</span>
	<span class="n">u_int</span>	<span class="n">mdcnfg</span><span class="p">;</span>
	<span class="n">u_int</span>	<span class="n">mdrefr</span><span class="p">;</span>
	<span class="n">u_int</span>	<span class="n">mdcas</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">sdram_params</span> <span class="n">sdram_tbl</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>	<span class="cm">/* Toshiba TC59SM716 CL2 */</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;TC59SM716-CL2&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">rows</span>		<span class="o">=</span> <span class="mi">12</span><span class="p">,</span>
		<span class="p">.</span><span class="n">tck</span>		<span class="o">=</span> <span class="mi">10</span><span class="p">,</span>
		<span class="p">.</span><span class="n">trcd</span>		<span class="o">=</span> <span class="mi">20</span><span class="p">,</span>
		<span class="p">.</span><span class="n">trp</span>		<span class="o">=</span> <span class="mi">20</span><span class="p">,</span>
		<span class="p">.</span><span class="n">twr</span>		<span class="o">=</span> <span class="mi">10</span><span class="p">,</span>
		<span class="p">.</span><span class="n">refresh</span>	<span class="o">=</span> <span class="mi">64000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cas_latency</span>	<span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>	<span class="cm">/* Toshiba TC59SM716 CL3 */</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;TC59SM716-CL3&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">rows</span>		<span class="o">=</span> <span class="mi">12</span><span class="p">,</span>
		<span class="p">.</span><span class="n">tck</span>		<span class="o">=</span> <span class="mi">8</span><span class="p">,</span>
		<span class="p">.</span><span class="n">trcd</span>		<span class="o">=</span> <span class="mi">20</span><span class="p">,</span>
		<span class="p">.</span><span class="n">trp</span>		<span class="o">=</span> <span class="mi">20</span><span class="p">,</span>
		<span class="p">.</span><span class="n">twr</span>		<span class="o">=</span> <span class="mi">8</span><span class="p">,</span>
		<span class="p">.</span><span class="n">refresh</span>	<span class="o">=</span> <span class="mi">64000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cas_latency</span>	<span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>	<span class="cm">/* Samsung K4S641632D TC75 */</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;K4S641632D&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">rows</span>		<span class="o">=</span> <span class="mi">14</span><span class="p">,</span>
		<span class="p">.</span><span class="n">tck</span>		<span class="o">=</span> <span class="mi">9</span><span class="p">,</span>
		<span class="p">.</span><span class="n">trcd</span>		<span class="o">=</span> <span class="mi">27</span><span class="p">,</span>
		<span class="p">.</span><span class="n">trp</span>		<span class="o">=</span> <span class="mi">20</span><span class="p">,</span>
		<span class="p">.</span><span class="n">twr</span>		<span class="o">=</span> <span class="mi">9</span><span class="p">,</span>
		<span class="p">.</span><span class="n">refresh</span>	<span class="o">=</span> <span class="mi">64000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cas_latency</span>	<span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>	<span class="cm">/* Samsung K4S281632B-1H */</span>
		<span class="p">.</span><span class="n">name</span>           <span class="o">=</span> <span class="s">&quot;K4S281632B-1H&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">rows</span>		<span class="o">=</span> <span class="mi">12</span><span class="p">,</span>
		<span class="p">.</span><span class="n">tck</span>		<span class="o">=</span> <span class="mi">10</span><span class="p">,</span>
		<span class="p">.</span><span class="n">trp</span>		<span class="o">=</span> <span class="mi">20</span><span class="p">,</span>
		<span class="p">.</span><span class="n">twr</span>		<span class="o">=</span> <span class="mi">10</span><span class="p">,</span>
		<span class="p">.</span><span class="n">refresh</span>	<span class="o">=</span> <span class="mi">64000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cas_latency</span>	<span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>	<span class="cm">/* Samsung KM416S4030CT */</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;KM416S4030CT&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">rows</span>		<span class="o">=</span> <span class="mi">13</span><span class="p">,</span>
		<span class="p">.</span><span class="n">tck</span>		<span class="o">=</span> <span class="mi">8</span><span class="p">,</span>
		<span class="p">.</span><span class="n">trcd</span>		<span class="o">=</span> <span class="mi">24</span><span class="p">,</span>	<span class="cm">/* 3 CLKs */</span>
		<span class="p">.</span><span class="n">trp</span>		<span class="o">=</span> <span class="mi">24</span><span class="p">,</span>	<span class="cm">/* 3 CLKs */</span>
		<span class="p">.</span><span class="n">twr</span>		<span class="o">=</span> <span class="mi">16</span><span class="p">,</span>	<span class="cm">/* Trdl: 2 CLKs */</span>
		<span class="p">.</span><span class="n">refresh</span>	<span class="o">=</span> <span class="mi">64000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cas_latency</span>	<span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>	<span class="cm">/* Winbond W982516AH75L CL3 */</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;W982516AH75L&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">rows</span>		<span class="o">=</span> <span class="mi">16</span><span class="p">,</span>
		<span class="p">.</span><span class="n">tck</span>		<span class="o">=</span> <span class="mi">8</span><span class="p">,</span>
		<span class="p">.</span><span class="n">trcd</span>		<span class="o">=</span> <span class="mi">20</span><span class="p">,</span>
		<span class="p">.</span><span class="n">trp</span>		<span class="o">=</span> <span class="mi">20</span><span class="p">,</span>
		<span class="p">.</span><span class="n">twr</span>		<span class="o">=</span> <span class="mi">8</span><span class="p">,</span>
		<span class="p">.</span><span class="n">refresh</span>	<span class="o">=</span> <span class="mi">64000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cas_latency</span>	<span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>	<span class="cm">/* Micron MT48LC8M16A2TG-75 */</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;MT48LC8M16A2TG-75&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">rows</span>		<span class="o">=</span> <span class="mi">12</span><span class="p">,</span>
		<span class="p">.</span><span class="n">tck</span>		<span class="o">=</span> <span class="mi">8</span><span class="p">,</span>
		<span class="p">.</span><span class="n">trcd</span>		<span class="o">=</span> <span class="mi">20</span><span class="p">,</span>
		<span class="p">.</span><span class="n">trp</span>		<span class="o">=</span> <span class="mi">20</span><span class="p">,</span>
		<span class="p">.</span><span class="n">twr</span>		<span class="o">=</span> <span class="mi">8</span><span class="p">,</span>
		<span class="p">.</span><span class="n">refresh</span>	<span class="o">=</span> <span class="mi">64000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cas_latency</span>	<span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">sdram_params</span> <span class="n">sdram_params</span><span class="p">;</span>

<span class="cm">/*</span>
<span class="cm"> * Given a period in ns and frequency in khz, calculate the number of</span>
<span class="cm"> * cycles of frequency in period.  Note that we round up to the next</span>
<span class="cm"> * cycle, even if we are only slightly over.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="n">u_int</span> <span class="nf">ns_to_cycles</span><span class="p">(</span><span class="n">u_int</span> <span class="n">ns</span><span class="p">,</span> <span class="n">u_int</span> <span class="n">khz</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="p">(</span><span class="n">ns</span> <span class="o">*</span> <span class="n">khz</span> <span class="o">+</span> <span class="mi">999999</span><span class="p">)</span> <span class="o">/</span> <span class="mi">1000000</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Create the MDCAS register bit pattern.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">set_mdcas</span><span class="p">(</span><span class="n">u_int</span> <span class="o">*</span><span class="n">mdcas</span><span class="p">,</span> <span class="kt">int</span> <span class="n">delayed</span><span class="p">,</span> <span class="n">u_int</span> <span class="n">rcd</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u_int</span> <span class="n">shift</span><span class="p">;</span>

	<span class="n">rcd</span> <span class="o">=</span> <span class="mi">2</span> <span class="o">*</span> <span class="n">rcd</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">shift</span> <span class="o">=</span> <span class="n">delayed</span> <span class="o">+</span> <span class="mi">1</span> <span class="o">+</span> <span class="n">rcd</span><span class="p">;</span>

	<span class="n">mdcas</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span>  <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">rcd</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">mdcas</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">|=</span> <span class="mh">0x55555555</span> <span class="o">&lt;&lt;</span> <span class="n">shift</span><span class="p">;</span>
	<span class="n">mdcas</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span>  <span class="o">=</span> <span class="n">mdcas</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="mh">0x55555555</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">shift</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">sdram_calculate_timing</span><span class="p">(</span><span class="k">struct</span> <span class="n">sdram_info</span> <span class="o">*</span><span class="n">sd</span><span class="p">,</span> <span class="n">u_int</span> <span class="n">cpu_khz</span><span class="p">,</span>
		       <span class="k">struct</span> <span class="n">sdram_params</span> <span class="o">*</span><span class="n">sdram</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u_int</span> <span class="n">mem_khz</span><span class="p">,</span> <span class="n">sd_khz</span><span class="p">,</span> <span class="n">trp</span><span class="p">,</span> <span class="n">twr</span><span class="p">;</span>

	<span class="n">mem_khz</span> <span class="o">=</span> <span class="n">cpu_khz</span> <span class="o">/</span> <span class="mi">2</span><span class="p">;</span>
	<span class="n">sd_khz</span> <span class="o">=</span> <span class="n">mem_khz</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * If SDCLK would invalidate the SDRAM timings,</span>
<span class="cm">	 * run SDCLK at half speed.</span>
<span class="cm">	 *</span>
<span class="cm">	 * CPU steppings prior to B2 must either run the memory at</span>
<span class="cm">	 * half speed or use delayed read latching (errata 13).</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">ns_to_cycles</span><span class="p">(</span><span class="n">sdram</span><span class="o">-&gt;</span><span class="n">tck</span><span class="p">,</span> <span class="n">sd_khz</span><span class="p">)</span> <span class="o">&gt;</span> <span class="mi">1</span><span class="p">)</span> <span class="o">||</span>
	    <span class="p">(</span><span class="n">CPU_REVISION</span> <span class="o">&lt;</span> <span class="n">CPU_SA1110_B2</span> <span class="o">&amp;&amp;</span> <span class="n">sd_khz</span> <span class="o">&lt;</span> <span class="mi">62000</span><span class="p">))</span>
		<span class="n">sd_khz</span> <span class="o">/=</span> <span class="mi">2</span><span class="p">;</span>

	<span class="n">sd</span><span class="o">-&gt;</span><span class="n">mdcnfg</span> <span class="o">=</span> <span class="n">MDCNFG</span> <span class="o">&amp;</span> <span class="mh">0x007f007f</span><span class="p">;</span>

	<span class="n">twr</span> <span class="o">=</span> <span class="n">ns_to_cycles</span><span class="p">(</span><span class="n">sdram</span><span class="o">-&gt;</span><span class="n">twr</span><span class="p">,</span> <span class="n">mem_khz</span><span class="p">);</span>

	<span class="cm">/* trp should always be &gt;1 */</span>
	<span class="n">trp</span> <span class="o">=</span> <span class="n">ns_to_cycles</span><span class="p">(</span><span class="n">sdram</span><span class="o">-&gt;</span><span class="n">trp</span><span class="p">,</span> <span class="n">mem_khz</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">trp</span> <span class="o">&lt;</span> <span class="mi">1</span><span class="p">)</span>
		<span class="n">trp</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="n">sd</span><span class="o">-&gt;</span><span class="n">mdcnfg</span> <span class="o">|=</span> <span class="n">trp</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">;</span>
	<span class="n">sd</span><span class="o">-&gt;</span><span class="n">mdcnfg</span> <span class="o">|=</span> <span class="n">trp</span> <span class="o">&lt;&lt;</span> <span class="mi">24</span><span class="p">;</span>
	<span class="n">sd</span><span class="o">-&gt;</span><span class="n">mdcnfg</span> <span class="o">|=</span> <span class="n">sdram</span><span class="o">-&gt;</span><span class="n">cas_latency</span> <span class="o">&lt;&lt;</span> <span class="mi">12</span><span class="p">;</span>
	<span class="n">sd</span><span class="o">-&gt;</span><span class="n">mdcnfg</span> <span class="o">|=</span> <span class="n">sdram</span><span class="o">-&gt;</span><span class="n">cas_latency</span> <span class="o">&lt;&lt;</span> <span class="mi">28</span><span class="p">;</span>
	<span class="n">sd</span><span class="o">-&gt;</span><span class="n">mdcnfg</span> <span class="o">|=</span> <span class="n">twr</span> <span class="o">&lt;&lt;</span> <span class="mi">14</span><span class="p">;</span>
	<span class="n">sd</span><span class="o">-&gt;</span><span class="n">mdcnfg</span> <span class="o">|=</span> <span class="n">twr</span> <span class="o">&lt;&lt;</span> <span class="mi">30</span><span class="p">;</span>

	<span class="n">sd</span><span class="o">-&gt;</span><span class="n">mdrefr</span> <span class="o">=</span> <span class="n">MDREFR</span> <span class="o">&amp;</span> <span class="mh">0xffbffff0</span><span class="p">;</span>
	<span class="n">sd</span><span class="o">-&gt;</span><span class="n">mdrefr</span> <span class="o">|=</span> <span class="mi">7</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">sd_khz</span> <span class="o">!=</span> <span class="n">mem_khz</span><span class="p">)</span>
		<span class="n">sd</span><span class="o">-&gt;</span><span class="n">mdrefr</span> <span class="o">|=</span> <span class="n">MDREFR_K1DB2</span><span class="p">;</span>

	<span class="cm">/* initial number of &#39;1&#39;s in MDCAS + 1 */</span>
	<span class="n">set_mdcas</span><span class="p">(</span><span class="n">sd</span><span class="o">-&gt;</span><span class="n">mdcas</span><span class="p">,</span> <span class="n">sd_khz</span> <span class="o">&gt;=</span> <span class="mi">62000</span><span class="p">,</span>
		<span class="n">ns_to_cycles</span><span class="p">(</span><span class="n">sdram</span><span class="o">-&gt;</span><span class="n">trcd</span><span class="p">,</span> <span class="n">mem_khz</span><span class="p">));</span>

<span class="cp">#ifdef DEBUG</span>
	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_DEBUG</span> <span class="s">&quot;MDCNFG: %08x MDREFR: %08x MDCAS0: %08x MDCAS1: %08x MDCAS2: %08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">sd</span><span class="o">-&gt;</span><span class="n">mdcnfg</span><span class="p">,</span> <span class="n">sd</span><span class="o">-&gt;</span><span class="n">mdrefr</span><span class="p">,</span> <span class="n">sd</span><span class="o">-&gt;</span><span class="n">mdcas</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="n">sd</span><span class="o">-&gt;</span><span class="n">mdcas</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span>
		<span class="n">sd</span><span class="o">-&gt;</span><span class="n">mdcas</span><span class="p">[</span><span class="mi">2</span><span class="p">]);</span>
<span class="cp">#endif</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Set the SDRAM refresh rate.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">sdram_set_refresh</span><span class="p">(</span><span class="n">u_int</span> <span class="n">dri</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">MDREFR</span> <span class="o">=</span> <span class="p">(</span><span class="n">MDREFR</span> <span class="o">&amp;</span> <span class="mh">0xffff000f</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">dri</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">);</span>
	<span class="p">(</span><span class="kt">void</span><span class="p">)</span> <span class="n">MDREFR</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Update the refresh period.  We do this such that we always refresh</span>
<span class="cm"> * the SDRAMs within their permissible period.  The refresh period is</span>
<span class="cm"> * always a multiple of the memory clock (fixed at cpu_clock / 2).</span>
<span class="cm"> *</span>
<span class="cm"> * FIXME: we don&#39;t currently take account of burst accesses here,</span>
<span class="cm"> * but neither do Intels DM nor Angel.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span>
<span class="nf">sdram_update_refresh</span><span class="p">(</span><span class="n">u_int</span> <span class="n">cpu_khz</span><span class="p">,</span> <span class="k">struct</span> <span class="n">sdram_params</span> <span class="o">*</span><span class="n">sdram</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u_int</span> <span class="n">ns_row</span> <span class="o">=</span> <span class="p">(</span><span class="n">sdram</span><span class="o">-&gt;</span><span class="n">refresh</span> <span class="o">*</span> <span class="mi">1000</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">sdram</span><span class="o">-&gt;</span><span class="n">rows</span><span class="p">;</span>
	<span class="n">u_int</span> <span class="n">dri</span> <span class="o">=</span> <span class="n">ns_to_cycles</span><span class="p">(</span><span class="n">ns_row</span><span class="p">,</span> <span class="n">cpu_khz</span> <span class="o">/</span> <span class="mi">2</span><span class="p">)</span> <span class="o">/</span> <span class="mi">32</span><span class="p">;</span>

<span class="cp">#ifdef DEBUG</span>
	<span class="n">mdelay</span><span class="p">(</span><span class="mi">250</span><span class="p">);</span>
	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_DEBUG</span> <span class="s">&quot;new dri value = %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">dri</span><span class="p">);</span>
<span class="cp">#endif</span>

	<span class="n">sdram_set_refresh</span><span class="p">(</span><span class="n">dri</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Ok, set the CPU frequency.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">sa1110_target</span><span class="p">(</span><span class="k">struct</span> <span class="n">cpufreq_policy</span> <span class="o">*</span><span class="n">policy</span><span class="p">,</span>
			 <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">target_freq</span><span class="p">,</span>
			 <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">relation</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">sdram_params</span> <span class="o">*</span><span class="n">sdram</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">sdram_params</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cpufreq_freqs</span> <span class="n">freqs</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">sdram_info</span> <span class="n">sd</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ppcr</span><span class="p">,</span> <span class="n">unused</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">relation</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">CPUFREQ_RELATION_L</span>:
		<span class="n">ppcr</span> <span class="o">=</span> <span class="n">sa11x0_freq_to_ppcr</span><span class="p">(</span><span class="n">target_freq</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">sa11x0_ppcr_to_freq</span><span class="p">(</span><span class="n">ppcr</span><span class="p">)</span> <span class="o">&gt;</span> <span class="n">policy</span><span class="o">-&gt;</span><span class="n">max</span><span class="p">)</span>
			<span class="n">ppcr</span><span class="o">--</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CPUFREQ_RELATION_H</span>:
		<span class="n">ppcr</span> <span class="o">=</span> <span class="n">sa11x0_freq_to_ppcr</span><span class="p">(</span><span class="n">target_freq</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ppcr</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">sa11x0_ppcr_to_freq</span><span class="p">(</span><span class="n">ppcr</span><span class="p">)</span> <span class="o">&gt;</span> <span class="n">target_freq</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
		    <span class="p">(</span><span class="n">sa11x0_ppcr_to_freq</span><span class="p">(</span><span class="n">ppcr</span><span class="o">-</span><span class="mi">1</span><span class="p">)</span> <span class="o">&gt;=</span> <span class="n">policy</span><span class="o">-&gt;</span><span class="n">min</span><span class="p">))</span>
			<span class="n">ppcr</span><span class="o">--</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">freqs</span><span class="p">.</span><span class="n">old</span> <span class="o">=</span> <span class="n">sa11x0_getspeed</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
	<span class="n">freqs</span><span class="p">.</span><span class="n">new</span> <span class="o">=</span> <span class="n">sa11x0_ppcr_to_freq</span><span class="p">(</span><span class="n">ppcr</span><span class="p">);</span>
	<span class="n">freqs</span><span class="p">.</span><span class="n">cpu</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">sdram_calculate_timing</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sd</span><span class="p">,</span> <span class="n">freqs</span><span class="p">.</span><span class="n">new</span><span class="p">,</span> <span class="n">sdram</span><span class="p">);</span>

<span class="cp">#if 0</span><span class="c"></span>
<span class="c">	/*</span>
<span class="c">	 * These values are wrong according to the SA1110 documentation</span>
<span class="c">	 * and errata, but they seem to work.  Need to get a storage</span>
<span class="c">	 * scope on to the SDRAM signals to work out why.</span>
<span class="c">	 */</span>
<span class="c">	if (policy-&gt;max &lt; 147500) {</span>
<span class="c">		sd.mdrefr |= MDREFR_K1DB2;</span>
<span class="c">		sd.mdcas[0] = 0xaaaaaa7f;</span>
<span class="c">	} else {</span>
<span class="c">		sd.mdrefr &amp;= ~MDREFR_K1DB2;</span>
<span class="c">		sd.mdcas[0] = 0xaaaaaa9f;</span>
<span class="c">	}</span>
<span class="c">	sd.mdcas[1] = 0xaaaaaaaa;</span>
<span class="c">	sd.mdcas[2] = 0xaaaaaaaa;</span>
<span class="cp">#endif</span>

	<span class="n">cpufreq_notify_transition</span><span class="p">(</span><span class="o">&amp;</span><span class="n">freqs</span><span class="p">,</span> <span class="n">CPUFREQ_PRECHANGE</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * The clock could be going away for some time.  Set the SDRAMs</span>
<span class="cm">	 * to refresh rapidly (every 64 memory clock cycles).  To get</span>
<span class="cm">	 * through the whole array, we need to wait 262144 mclk cycles.</span>
<span class="cm">	 * We wait 20ms to be safe.</span>
<span class="cm">	 */</span>
	<span class="n">sdram_set_refresh</span><span class="p">(</span><span class="mi">2</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">irqs_disabled</span><span class="p">())</span>
		<span class="n">msleep</span><span class="p">(</span><span class="mi">20</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">mdelay</span><span class="p">(</span><span class="mi">20</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Reprogram the DRAM timings with interrupts disabled, and</span>
<span class="cm">	 * ensure that we are doing this within a complete cache line.</span>
<span class="cm">	 * This means that we won&#39;t access SDRAM for the duration of</span>
<span class="cm">	 * the programming.</span>
<span class="cm">	 */</span>
	<span class="n">local_irq_save</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
	<span class="n">asm</span><span class="p">(</span><span class="s">&quot;mcr p15, 0, %0, c7, c10, 4&quot;</span> <span class="o">:</span> <span class="o">:</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="mi">0</span><span class="p">));</span>
	<span class="n">udelay</span><span class="p">(</span><span class="mi">10</span><span class="p">);</span>
	<span class="n">__asm__</span> <span class="n">__volatile__</span><span class="p">(</span><span class="s">&quot;</span><span class="se">\n</span><span class="s">\</span>
<span class="s">		b	2f					</span><span class="se">\n</span><span class="s">\</span>
<span class="s">		.align	5					</span><span class="se">\n</span><span class="s">\</span>
<span class="s">1:		str	%3, [%1, #0]		@ MDCNFG	</span><span class="se">\n</span><span class="s">\</span>
<span class="s">		str	%4, [%1, #28]		@ MDREFR	</span><span class="se">\n</span><span class="s">\</span>
<span class="s">		str	%5, [%1, #4]		@ MDCAS0	</span><span class="se">\n</span><span class="s">\</span>
<span class="s">		str	%6, [%1, #8]		@ MDCAS1	</span><span class="se">\n</span><span class="s">\</span>
<span class="s">		str	%7, [%1, #12]		@ MDCAS2	</span><span class="se">\n</span><span class="s">\</span>
<span class="s">		str	%8, [%2, #0]		@ PPCR		</span><span class="se">\n</span><span class="s">\</span>
<span class="s">		ldr	%0, [%1, #0]				</span><span class="se">\n</span><span class="s">\</span>
<span class="s">		b	3f					</span><span class="se">\n</span><span class="s">\</span>
<span class="s">2:		b	1b					</span><span class="se">\n</span><span class="s">\</span>
<span class="s">3:		nop						</span><span class="se">\n</span><span class="s">\</span>
<span class="s">		nop&quot;</span>
		<span class="o">:</span> <span class="s">&quot;=&amp;r&quot;</span> <span class="p">(</span><span class="n">unused</span><span class="p">)</span>
		<span class="o">:</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="o">&amp;</span><span class="n">MDCNFG</span><span class="p">),</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="o">&amp;</span><span class="n">PPCR</span><span class="p">),</span> <span class="s">&quot;0&quot;</span> <span class="p">(</span><span class="n">sd</span><span class="p">.</span><span class="n">mdcnfg</span><span class="p">),</span>
		  <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="n">sd</span><span class="p">.</span><span class="n">mdrefr</span><span class="p">),</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="n">sd</span><span class="p">.</span><span class="n">mdcas</span><span class="p">[</span><span class="mi">0</span><span class="p">]),</span>
		  <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="n">sd</span><span class="p">.</span><span class="n">mdcas</span><span class="p">[</span><span class="mi">1</span><span class="p">]),</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="n">sd</span><span class="p">.</span><span class="n">mdcas</span><span class="p">[</span><span class="mi">2</span><span class="p">]),</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="n">ppcr</span><span class="p">));</span>
	<span class="n">local_irq_restore</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Now, return the SDRAM refresh back to normal.</span>
<span class="cm">	 */</span>
	<span class="n">sdram_update_refresh</span><span class="p">(</span><span class="n">freqs</span><span class="p">.</span><span class="n">new</span><span class="p">,</span> <span class="n">sdram</span><span class="p">);</span>

	<span class="n">cpufreq_notify_transition</span><span class="p">(</span><span class="o">&amp;</span><span class="n">freqs</span><span class="p">,</span> <span class="n">CPUFREQ_POSTCHANGE</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">sa1110_cpu_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">cpufreq_policy</span> <span class="o">*</span><span class="n">policy</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">policy</span><span class="o">-&gt;</span><span class="n">cpu</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="n">policy</span><span class="o">-&gt;</span><span class="n">cur</span> <span class="o">=</span> <span class="n">policy</span><span class="o">-&gt;</span><span class="n">min</span> <span class="o">=</span> <span class="n">policy</span><span class="o">-&gt;</span><span class="n">max</span> <span class="o">=</span> <span class="n">sa11x0_getspeed</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
	<span class="n">policy</span><span class="o">-&gt;</span><span class="n">cpuinfo</span><span class="p">.</span><span class="n">min_freq</span> <span class="o">=</span> <span class="mi">59000</span><span class="p">;</span>
	<span class="n">policy</span><span class="o">-&gt;</span><span class="n">cpuinfo</span><span class="p">.</span><span class="n">max_freq</span> <span class="o">=</span> <span class="mi">287000</span><span class="p">;</span>
	<span class="n">policy</span><span class="o">-&gt;</span><span class="n">cpuinfo</span><span class="p">.</span><span class="n">transition_latency</span> <span class="o">=</span> <span class="n">CPUFREQ_ETERNAL</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* sa1110_driver needs __refdata because it must remain after init registers</span>
<span class="cm"> * it with cpufreq_register_driver() */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">cpufreq_driver</span> <span class="n">sa1110_driver</span> <span class="n">__refdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">CPUFREQ_STICKY</span><span class="p">,</span>
	<span class="p">.</span><span class="n">verify</span>		<span class="o">=</span> <span class="n">sa11x0_verify_speed</span><span class="p">,</span>
	<span class="p">.</span><span class="n">target</span>		<span class="o">=</span> <span class="n">sa1110_target</span><span class="p">,</span>
	<span class="p">.</span><span class="n">get</span>		<span class="o">=</span> <span class="n">sa11x0_getspeed</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="n">sa1110_cpu_init</span><span class="p">,</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sa1110&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">sdram_params</span> <span class="o">*</span><span class="nf">sa1110_find_sdram</span><span class="p">(</span><span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">name</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">sdram_params</span> <span class="o">*</span><span class="n">sdram</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">sdram</span> <span class="o">=</span> <span class="n">sdram_tbl</span><span class="p">;</span> <span class="n">sdram</span> <span class="o">&lt;</span> <span class="n">sdram_tbl</span> <span class="o">+</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">sdram_tbl</span><span class="p">);</span>
	     <span class="n">sdram</span><span class="o">++</span><span class="p">)</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">strcmp</span><span class="p">(</span><span class="n">name</span><span class="p">,</span> <span class="n">sdram</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
			<span class="k">return</span> <span class="n">sdram</span><span class="p">;</span>

	<span class="k">return</span> <span class="nb">NULL</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">char</span> <span class="n">sdram_name</span><span class="p">[</span><span class="mi">16</span><span class="p">];</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">sa1110_clk_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">sdram_params</span> <span class="o">*</span><span class="n">sdram</span><span class="p">;</span>
	<span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">name</span> <span class="o">=</span> <span class="n">sdram_name</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">cpu_is_sa1110</span><span class="p">())</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">name</span><span class="p">[</span><span class="mi">0</span><span class="p">])</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">machine_is_assabet</span><span class="p">())</span>
			<span class="n">name</span> <span class="o">=</span> <span class="s">&quot;TC59SM716-CL3&quot;</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">machine_is_pt_system3</span><span class="p">())</span>
			<span class="n">name</span> <span class="o">=</span> <span class="s">&quot;K4S641632D&quot;</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">machine_is_h3100</span><span class="p">())</span>
			<span class="n">name</span> <span class="o">=</span> <span class="s">&quot;KM416S4030CT&quot;</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">machine_is_jornada720</span><span class="p">())</span>
			<span class="n">name</span> <span class="o">=</span> <span class="s">&quot;K4S281632B-1H&quot;</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">machine_is_nanoengine</span><span class="p">())</span>
			<span class="n">name</span> <span class="o">=</span> <span class="s">&quot;MT48LC8M16A2TG-75&quot;</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">sdram</span> <span class="o">=</span> <span class="n">sa1110_find_sdram</span><span class="p">(</span><span class="n">name</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">sdram</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_DEBUG</span> <span class="s">&quot;SDRAM: tck: %d trcd: %d trp: %d&quot;</span>
			<span class="s">&quot; twr: %d refresh: %d cas_latency: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">sdram</span><span class="o">-&gt;</span><span class="n">tck</span><span class="p">,</span> <span class="n">sdram</span><span class="o">-&gt;</span><span class="n">trcd</span><span class="p">,</span> <span class="n">sdram</span><span class="o">-&gt;</span><span class="n">trp</span><span class="p">,</span>
			<span class="n">sdram</span><span class="o">-&gt;</span><span class="n">twr</span><span class="p">,</span> <span class="n">sdram</span><span class="o">-&gt;</span><span class="n">refresh</span><span class="p">,</span> <span class="n">sdram</span><span class="o">-&gt;</span><span class="n">cas_latency</span><span class="p">);</span>

		<span class="n">memcpy</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sdram_params</span><span class="p">,</span> <span class="n">sdram</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">sdram_params</span><span class="p">));</span>

		<span class="k">return</span> <span class="n">cpufreq_register_driver</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sa1110_driver</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="n">module_param_string</span><span class="p">(</span><span class="n">sdram</span><span class="p">,</span> <span class="n">sdram_name</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">sdram_name</span><span class="p">),</span> <span class="mi">0</span><span class="p">);</span>
<span class="n">arch_initcall</span><span class="p">(</span><span class="n">sa1110_clk_init</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
