[INF:CM0023] Creating log file ../../build/regression/TypedefUnpacked/slpp_unit/surelog.log.

[INF:CM0020] Separate compilation-unit mode is on.

[INF:PP0122] Preprocessing source file "dut.sv".

[INF:PA0201] Parsing source file "dut.sv".

[WRN:PA0205] dut.sv:1:1: No timescale set for "pkg".

[WRN:PA0205] dut.sv:8:1: No timescale set for "dut".

[INF:CP0300] Compilation...

[INF:CP0301] dut.sv:1:1: Compile package "pkg".

[INF:CP0303] dut.sv:8:1: Compile module "work@dut".

[NTE:CP0309] dut.sv:8:19: Implicit port type (wire) for "o".

[INF:EL0526] Design Elaboration...

Instance tree:
[TOP] work@dut work@dut

[NTE:EL0503] dut.sv:8:1: Top level module "work@dut".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[NTE:EL0523] dut.sv:8:1: Instance "work@dut".

[INF:UH0706] Creating UHDM Model...

[INF:UH0708] Writing UHDM DB: ../../build/regression/TypedefUnpacked/slpp_unit/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/TypedefUnpacked/slpp_unit/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/TypedefUnpacked/slpp_unit/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@dut), id:36
|vpiName:work@dut
|uhdmallPackages:
\_package: pkg (pkg::), id:37 dut.sv:1:1: , endln:6:11, parent:work@dut, parID:36
  |vpiName:pkg
  |vpiFullName:pkg::
  |vpiTypedef:
  \_struct_typespec: (pkg::a), id:13, line:2:12, endln:2:18, parent:pkg::, parID:37
    |vpiName:pkg::a
    |vpiInstance:
    \_package: pkg (pkg::), id:37 dut.sv:1:1: , endln:6:11, parent:work@dut, parID:36
    |vpiParent:
    \_package: pkg (pkg::), id:37 dut.sv:1:1: , endln:6:11, parent:work@dut, parID:36
    |vpiPacked:1
    |vpiTypespecMember:
    \_typespec_member: (x), id:15, line:3:16, endln:3:17, parent:pkg::a, parID:13
      |vpiParent:
      \_struct_typespec: (pkg::a), id:13, line:2:12, endln:2:18, parent:pkg::, parID:37
      |vpiName:x
      |vpiTypespec:
      \_logic_typespec: , id:14, line:3:7, endln:3:12
        |vpiInstance:
        \_package: (pkg), id:12, file:
      |vpiRefFile:dut.sv
      |vpiRefLineNo:3
      |vpiRefColumnNo:7
      |vpiRefEndLineNo:3
      |vpiRefEndColumnNo:12
  |vpiDefName:pkg
  |vpiParent:
  \_design: (work@dut), id:36
|uhdmtopPackages:
\_package: pkg (pkg::), id:0 dut.sv:1:1: , endln:6:11, parent:work@dut, parID:36
  |vpiName:pkg
  |vpiFullName:pkg::
  |vpiTypedef:
  \_struct_typespec: (pkg::a), id:1, line:2:12, endln:2:18, parent:pkg::, parID:0
    |vpiName:pkg::a
    |vpiInstance:
    \_package: pkg (pkg::), id:0 dut.sv:1:1: , endln:6:11, parent:work@dut, parID:36
    |vpiParent:
    \_package: pkg (pkg::), id:0 dut.sv:1:1: , endln:6:11, parent:work@dut, parID:36
    |vpiPacked:1
    |vpiTypespecMember:
    \_typespec_member: (x), id:3, line:3:16, endln:3:17, parent:pkg::a, parID:1
      |vpiParent:
      \_struct_typespec: (pkg::a), id:1, line:2:12, endln:2:18, parent:pkg::, parID:0
      |vpiName:x
      |vpiTypespec:
      \_logic_typespec: , id:2, line:3:7, endln:3:12
        |vpiInstance:
        \_package: pkg (pkg::), id:0 dut.sv:1:1: , endln:6:11, parent:work@dut, parID:36
      |vpiRefFile:dut.sv
      |vpiRefLineNo:3
      |vpiRefColumnNo:7
      |vpiRefEndLineNo:3
      |vpiRefEndColumnNo:12
  |vpiTypedef:
  \_array_typespec: (pkg::b), id:4, parent:pkg::, parID:0
    |vpiName:pkg::b
    |vpiInstance:
    \_package: pkg (pkg::), id:0 dut.sv:1:1: , endln:6:11, parent:work@dut, parID:36
    |vpiParent:
    \_package: pkg (pkg::), id:0 dut.sv:1:1: , endln:6:11, parent:work@dut, parID:36
    |vpiRange:
    \_range: , id:5, line:5:16, endln:5:19
      |vpiLeftRange:
      \_constant: , id:6, line:5:16, endln:5:17, parID:5
        |vpiDecompile:5
        |vpiSize:64
        |UINT:5
        |vpiParent:
        \_range: , id:5, line:5:16, endln:5:19
        |vpiConstType:9
      |vpiRightRange:
      \_constant: , id:8, line:5:18, endln:5:19, parID:5
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiParent:
        \_range: , id:5, line:5:16, endln:5:19
        |vpiConstType:9
    |vpiElemTypespec:
    \_struct_typespec: (pkg::a), id:9, line:2:12, endln:2:18
      |vpiName:pkg::a
      |vpiTypedefAlias:
      \_struct_typespec: (pkg::a), id:1, line:2:12, endln:2:18, parent:pkg::, parID:0
      |vpiInstance:
      \_package: pkg (pkg::), id:0 dut.sv:1:1: , endln:6:11, parent:work@dut, parID:36
      |vpiPacked:1
      |vpiTypespecMember:
      \_typespec_member: (x), id:10, line:3:16, endln:3:17, parent:pkg::a, parID:9
        |vpiParent:
        \_struct_typespec: (pkg::a), id:9, line:2:12, endln:2:18
        |vpiName:x
        |vpiTypespec:
        \_logic_typespec: , id:11, line:3:7, endln:3:12, parent:x, parID:10
          |vpiInstance:
          \_package: pkg (pkg::), id:0 dut.sv:1:1: , endln:6:11, parent:work@dut, parID:36
          |vpiParent:
          \_typespec_member: (x), id:10, line:3:16, endln:3:17, parent:pkg::a, parID:9
        |vpiRefFile:dut.sv
        |vpiRefLineNo:3
        |vpiRefColumnNo:7
        |vpiRefEndLineNo:3
        |vpiRefEndColumnNo:12
  |vpiDefName:pkg
  |vpiTop:1
  |vpiParent:
  \_design: (work@dut), id:36
|uhdmallModules:
\_module: work@dut (work@dut), id:38 dut.sv:8:1: , endln:12:10, parent:work@dut, parID:36
  |vpiFullName:work@dut
  |vpiDefName:work@dut
  |vpiNet:
  \_logic_net: (work@dut.o), id:40, line:8:19, endln:8:20, parent:work@dut, parID:38
    |vpiName:o
    |vpiFullName:work@dut.o
    |vpiParent:
    \_module: work@dut (work@dut), id:38 dut.sv:8:1: , endln:12:10, parent:work@dut, parID:36
  |vpiNet:
  \_logic_net: (work@dut.c), id:42, line:9:11, endln:9:12, parent:work@dut, parID:38
    |vpiName:c
    |vpiFullName:work@dut.c
    |vpiParent:
    \_module: work@dut (work@dut), id:38 dut.sv:8:1: , endln:12:10, parent:work@dut, parID:36
  |vpiParent:
  \_design: (work@dut), id:36
  |vpiPort:
  \_port: (o), id:39, line:8:19, endln:8:20, parent:work@dut, parID:38
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: , id:41
      |vpiActual:
      \_logic_net: (work@dut.o), id:40, line:8:19, endln:8:20, parent:work@dut, parID:38
    |vpiParent:
    \_module: work@dut (work@dut), id:38 dut.sv:8:1: , endln:12:10, parent:work@dut, parID:36
  |vpiContAssign:
  \_cont_assign: , id:25, line:10:11, endln:10:21, parent:work@dut, parID:38
    |vpiParent:
    \_module: work@dut (work@dut), id:38 dut.sv:8:1: , endln:12:10, parent:work@dut, parID:36
    |vpiRhs:
    \_constant: , id:24, line:10:20, endln:10:21, parID:25
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiParent:
      \_cont_assign: , id:25, line:10:11, endln:10:21, parent:work@dut, parID:38
      |vpiConstType:9
    |vpiLhs:
    \_hier_path: (c[1].x), id:20, line:10:11, endln:10:12, parID:25
      |vpiParent:
      \_cont_assign: , id:25, line:10:11, endln:10:21, parent:work@dut, parID:38
      |vpiName:c[1].x
      |vpiActual:
      \_bit_select: (c), id:22, line:10:11, endln:10:12, parent:c[1].x, parID:20
        |vpiParent:
        \_hier_path: (c[1].x), id:20, line:10:11, endln:10:12, parID:25
        |vpiName:c
        |vpiIndex:
        \_constant: , id:21, line:10:13, endln:10:14
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiActual:
      \_ref_obj: (x), id:23, parent:c[1].x, parID:20
        |vpiParent:
        \_hier_path: (c[1].x), id:20, line:10:11, endln:10:12, parID:25
        |vpiName:x
  |vpiContAssign:
  \_cont_assign: , id:31, line:11:11, endln:11:21, parent:work@dut, parID:38
    |vpiParent:
    \_module: work@dut (work@dut), id:38 dut.sv:8:1: , endln:12:10, parent:work@dut, parID:36
    |vpiRhs:
    \_hier_path: (c[1].x), id:27, line:11:15, endln:11:21, parID:31
      |vpiParent:
      \_cont_assign: , id:31, line:11:11, endln:11:21, parent:work@dut, parID:38
      |vpiName:c[1].x
      |vpiActual:
      \_bit_select: (c), id:29, line:11:15, endln:11:16, parent:c[1].x, parID:27
        |vpiParent:
        \_hier_path: (c[1].x), id:27, line:11:15, endln:11:21, parID:31
        |vpiName:c
        |vpiIndex:
        \_constant: , id:28, line:11:17, endln:11:18
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiActual:
      \_ref_obj: (x), id:30, line:11:20, endln:11:21
        |vpiName:x
    |vpiLhs:
    \_ref_obj: (work@dut.o), id:26, line:11:11, endln:11:12, parID:31
      |vpiParent:
      \_cont_assign: , id:31, line:11:11, endln:11:21, parent:work@dut, parID:38
      |vpiName:o
      |vpiFullName:work@dut.o
      |vpiActual:
      \_logic_net: (work@dut.o), id:33, line:8:19, endln:8:20, parent:work@dut, parID:43
        |vpiName:o
        |vpiFullName:work@dut.o
        |vpiParent:
        \_module: work@dut (work@dut), id:43 dut.sv:8:1: , endln:12:10
|uhdmtopModules:
\_module: work@dut (work@dut), id:43 dut.sv:8:1: , endln:12:10
  |vpiName:work@dut
  |vpiVariables:
  \_array_var: (work@dut.c), id:34, line:9:11, endln:9:12, parent:work@dut, parID:43
    |vpiTypespec:
    \_array_typespec: (pkg::b), id:4, parent:pkg::, parID:0
    |vpiName:c
    |vpiFullName:work@dut.c
    |vpiRandType:1
    |vpiVisibility:1
    |vpiParent:
    \_module: work@dut (work@dut), id:43 dut.sv:8:1: , endln:12:10
    |vpiArrayType:1
  |vpiDefName:work@dut
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@dut.o), id:33, line:8:19, endln:8:20, parent:work@dut, parID:43
  |vpiTopModule:1
  |vpiPort:
  \_port: (o), id:32, line:8:19, endln:8:20, parent:work@dut, parID:43
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@dut.o), id:35, line:8:19, endln:8:20
      |vpiName:o
      |vpiFullName:work@dut.o
      |vpiActual:
      \_logic_net: (work@dut.o), id:33, line:8:19, endln:8:20, parent:work@dut, parID:43
    |vpiParent:
    \_module: work@dut (work@dut), id:43 dut.sv:8:1: , endln:12:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 7


[roundtrip]: ${SURELOG_DIR}/tests/TypedefUnpacked/dut.sv | ${SURELOG_DIR}/build/regression/TypedefUnpacked/roundtrip/dut_000.sv | 4 | 12 | 

