
ubuntu-preinstalled/lslogins:     file format elf32-littlearm


Disassembly of section .init:

00001dec <.init>:
    1dec:	push	{r3, lr}
    1df0:	bl	3808 <__assert_fail@plt+0x1388>
    1df4:	pop	{r3, pc}

Disassembly of section .plt:

00001df8 <fdopen@plt-0x14>:
    1df8:	push	{lr}		; (str lr, [sp, #-4]!)
    1dfc:	ldr	lr, [pc, #4]	; 1e08 <fdopen@plt-0x4>
    1e00:	add	lr, pc, lr
    1e04:	ldr	pc, [lr, #8]!
    1e08:	muleq	r1, r0, pc	; <UNPREDICTABLE>

00001e0c <fdopen@plt>:
    1e0c:	add	ip, pc, #0, 12
    1e10:	add	ip, ip, #94208	; 0x17000
    1e14:	ldr	pc, [ip, #3984]!	; 0xf90

00001e18 <calloc@plt>:
    1e18:	add	ip, pc, #0, 12
    1e1c:	add	ip, ip, #94208	; 0x17000
    1e20:	ldr	pc, [ip, #3976]!	; 0xf88

00001e24 <strstr@plt>:
    1e24:	add	ip, pc, #0, 12
    1e28:	add	ip, ip, #94208	; 0x17000
    1e2c:	ldr	pc, [ip, #3968]!	; 0xf80

00001e30 <sd_journal_flush_matches@plt>:
    1e30:	add	ip, pc, #0, 12
    1e34:	add	ip, ip, #94208	; 0x17000
    1e38:	ldr	pc, [ip, #3960]!	; 0xf78

00001e3c <raise@plt>:
    1e3c:	add	ip, pc, #0, 12
    1e40:	add	ip, ip, #94208	; 0x17000
    1e44:	ldr	pc, [ip, #3952]!	; 0xf70

00001e48 <sd_journal_seek_tail@plt>:
    1e48:	add	ip, pc, #0, 12
    1e4c:	add	ip, ip, #94208	; 0x17000
    1e50:	ldr	pc, [ip, #3944]!	; 0xf68

00001e54 <gmtime_r@plt>:
    1e54:	add	ip, pc, #0, 12
    1e58:	add	ip, ip, #94208	; 0x17000
    1e5c:	ldr	pc, [ip, #3936]!	; 0xf60

00001e60 <getpwnam@plt>:
    1e60:	add	ip, pc, #0, 12
    1e64:	add	ip, ip, #94208	; 0x17000
    1e68:	ldr	pc, [ip, #3928]!	; 0xf58

00001e6c <scols_line_set_data@plt>:
    1e6c:	add	ip, pc, #0, 12
    1e70:	add	ip, ip, #94208	; 0x17000
    1e74:	ldr	pc, [ip, #3920]!	; 0xf50

00001e78 <is_selinux_enabled@plt>:
    1e78:	add	ip, pc, #0, 12
    1e7c:	add	ip, ip, #94208	; 0x17000
    1e80:	ldr	pc, [ip, #3912]!	; 0xf48

00001e84 <scols_line_refer_data@plt>:
    1e84:	add	ip, pc, #0, 12
    1e88:	add	ip, ip, #94208	; 0x17000
    1e8c:	ldr	pc, [ip, #3904]!	; 0xf40

00001e90 <strcmp@plt>:
    1e90:	add	ip, pc, #0, 12
    1e94:	add	ip, ip, #94208	; 0x17000
    1e98:	ldr	pc, [ip, #3896]!	; 0xf38

00001e9c <__cxa_finalize@plt>:
    1e9c:	add	ip, pc, #0, 12
    1ea0:	add	ip, ip, #94208	; 0x17000
    1ea4:	ldr	pc, [ip, #3888]!	; 0xf30

00001ea8 <strtol@plt>:
    1ea8:	add	ip, pc, #0, 12
    1eac:	add	ip, ip, #94208	; 0x17000
    1eb0:	ldr	pc, [ip, #3880]!	; 0xf28

00001eb4 <getpwuid@plt>:
    1eb4:	add	ip, pc, #0, 12
    1eb8:	add	ip, ip, #94208	; 0x17000
    1ebc:	ldr	pc, [ip, #3872]!	; 0xf20

00001ec0 <strcspn@plt>:
    1ec0:	add	ip, pc, #0, 12
    1ec4:	add	ip, ip, #94208	; 0x17000
    1ec8:	ldr	pc, [ip, #3864]!	; 0xf18

00001ecc <scols_table_enable_noheadings@plt>:
    1ecc:	add	ip, pc, #0, 12
    1ed0:	add	ip, ip, #94208	; 0x17000
    1ed4:	ldr	pc, [ip, #3856]!	; 0xf10

00001ed8 <read@plt>:
    1ed8:	add	ip, pc, #0, 12
    1edc:	add	ip, ip, #94208	; 0x17000
    1ee0:	ldr	pc, [ip, #3848]!	; 0xf08

00001ee4 <scols_table_new_column@plt>:
    1ee4:	add	ip, pc, #0, 12
    1ee8:	add	ip, ip, #94208	; 0x17000
    1eec:	ldr	pc, [ip, #3840]!	; 0xf00

00001ef0 <mktime@plt>:
    1ef0:	add	ip, pc, #0, 12
    1ef4:	add	ip, ip, #94208	; 0x17000
    1ef8:	ldr	pc, [ip, #3832]!	; 0xef8

00001efc <utmpxname@plt>:
    1efc:	add	ip, pc, #0, 12
    1f00:	add	ip, ip, #94208	; 0x17000
    1f04:	ldr	pc, [ip, #3824]!	; 0xef0

00001f08 <getuid@plt>:
    1f08:	add	ip, pc, #0, 12
    1f0c:	add	ip, ip, #94208	; 0x17000
    1f10:	ldr	pc, [ip, #3816]!	; 0xee8

00001f14 <scols_free_iter@plt>:
    1f14:	add	ip, pc, #0, 12
    1f18:	add	ip, ip, #94208	; 0x17000
    1f1c:	ldr	pc, [ip, #3808]!	; 0xee0

00001f20 <getspnam@plt>:
    1f20:	add	ip, pc, #0, 12
    1f24:	add	ip, ip, #94208	; 0x17000
    1f28:	ldr	pc, [ip, #3800]!	; 0xed8

00001f2c <free@plt>:
    1f2c:			; <UNDEFINED> instruction: 0xe7fd4778
    1f30:	add	ip, pc, #0, 12
    1f34:	add	ip, ip, #94208	; 0x17000
    1f38:	ldr	pc, [ip, #3788]!	; 0xecc

00001f3c <lckpwdf@plt>:
    1f3c:	add	ip, pc, #0, 12
    1f40:	add	ip, ip, #94208	; 0x17000
    1f44:	ldr	pc, [ip, #3780]!	; 0xec4

00001f48 <fgets@plt>:
    1f48:	add	ip, pc, #0, 12
    1f4c:	add	ip, ip, #94208	; 0x17000
    1f50:	ldr	pc, [ip, #3772]!	; 0xebc

00001f54 <nanosleep@plt>:
    1f54:	add	ip, pc, #0, 12
    1f58:	add	ip, ip, #94208	; 0x17000
    1f5c:	ldr	pc, [ip, #3764]!	; 0xeb4

00001f60 <scols_table_enable_raw@plt>:
    1f60:	add	ip, pc, #0, 12
    1f64:	add	ip, ip, #94208	; 0x17000
    1f68:	ldr	pc, [ip, #3756]!	; 0xeac

00001f6c <ferror@plt>:
    1f6c:	add	ip, pc, #0, 12
    1f70:	add	ip, ip, #94208	; 0x17000
    1f74:	ldr	pc, [ip, #3748]!	; 0xea4

00001f78 <scols_table_set_line_separator@plt>:
    1f78:	add	ip, pc, #0, 12
    1f7c:	add	ip, ip, #94208	; 0x17000
    1f80:	ldr	pc, [ip, #3740]!	; 0xe9c

00001f84 <strndup@plt>:
    1f84:			; <UNDEFINED> instruction: 0xe7fd4778
    1f88:	add	ip, pc, #0, 12
    1f8c:	add	ip, ip, #94208	; 0x17000
    1f90:	ldr	pc, [ip, #3728]!	; 0xe90

00001f94 <_exit@plt>:
    1f94:	add	ip, pc, #0, 12
    1f98:	add	ip, ip, #94208	; 0x17000
    1f9c:	ldr	pc, [ip, #3720]!	; 0xe88

00001fa0 <sd_journal_get_data@plt>:
    1fa0:	add	ip, pc, #0, 12
    1fa4:	add	ip, ip, #94208	; 0x17000
    1fa8:	ldr	pc, [ip, #3712]!	; 0xe80

00001fac <scols_table_set_column_separator@plt>:
    1fac:	add	ip, pc, #0, 12
    1fb0:	add	ip, ip, #94208	; 0x17000
    1fb4:	ldr	pc, [ip, #3704]!	; 0xe78

00001fb8 <memcpy@plt>:
    1fb8:	add	ip, pc, #0, 12
    1fbc:	add	ip, ip, #94208	; 0x17000
    1fc0:	ldr	pc, [ip, #3696]!	; 0xe70

00001fc4 <tdestroy@plt>:
    1fc4:	add	ip, pc, #0, 12
    1fc8:	add	ip, ip, #94208	; 0x17000
    1fcc:	ldr	pc, [ip, #3688]!	; 0xe68

00001fd0 <__strtoull_internal@plt>:
    1fd0:	add	ip, pc, #0, 12
    1fd4:	add	ip, ip, #94208	; 0x17000
    1fd8:	ldr	pc, [ip, #3680]!	; 0xe60

00001fdc <time@plt>:
    1fdc:	add	ip, pc, #0, 12
    1fe0:	add	ip, ip, #94208	; 0x17000
    1fe4:	ldr	pc, [ip, #3672]!	; 0xe58

00001fe8 <sd_journal_open@plt>:
    1fe8:	add	ip, pc, #0, 12
    1fec:	add	ip, ip, #94208	; 0x17000
    1ff0:	ldr	pc, [ip, #3664]!	; 0xe50

00001ff4 <dcgettext@plt>:
    1ff4:	add	ip, pc, #0, 12
    1ff8:	add	ip, ip, #94208	; 0x17000
    1ffc:	ldr	pc, [ip, #3656]!	; 0xe48

00002000 <getpwent@plt>:
    2000:	add	ip, pc, #0, 12
    2004:	add	ip, ip, #94208	; 0x17000
    2008:	ldr	pc, [ip, #3648]!	; 0xe40

0000200c <strdup@plt>:
    200c:			; <UNDEFINED> instruction: 0xe7fd4778
    2010:	add	ip, pc, #0, 12
    2014:	add	ip, ip, #94208	; 0x17000
    2018:	ldr	pc, [ip, #3636]!	; 0xe34

0000201c <setutxent@plt>:
    201c:	add	ip, pc, #0, 12
    2020:	add	ip, ip, #94208	; 0x17000
    2024:	ldr	pc, [ip, #3628]!	; 0xe2c

00002028 <__stack_chk_fail@plt>:
    2028:	add	ip, pc, #0, 12
    202c:	add	ip, ip, #94208	; 0x17000
    2030:	ldr	pc, [ip, #3620]!	; 0xe24

00002034 <sd_journal_add_match@plt>:
    2034:	add	ip, pc, #0, 12
    2038:	add	ip, ip, #94208	; 0x17000
    203c:	ldr	pc, [ip, #3612]!	; 0xe1c

00002040 <realloc@plt>:
    2040:	add	ip, pc, #0, 12
    2044:	add	ip, ip, #94208	; 0x17000
    2048:	ldr	pc, [ip, #3604]!	; 0xe14

0000204c <strptime@plt>:
    204c:	add	ip, pc, #0, 12
    2050:	add	ip, ip, #94208	; 0x17000
    2054:	ldr	pc, [ip, #3596]!	; 0xe0c

00002058 <localtime_r@plt>:
    2058:	add	ip, pc, #0, 12
    205c:	add	ip, ip, #94208	; 0x17000
    2060:	ldr	pc, [ip, #3588]!	; 0xe04

00002064 <textdomain@plt>:
    2064:	add	ip, pc, #0, 12
    2068:	add	ip, ip, #94208	; 0x17000
    206c:	ldr	pc, [ip, #3580]!	; 0xdfc

00002070 <strcasecmp@plt>:
    2070:	add	ip, pc, #0, 12
    2074:	add	ip, ip, #94208	; 0x17000
    2078:	ldr	pc, [ip, #3572]!	; 0xdf4

0000207c <err@plt>:
    207c:	add	ip, pc, #0, 12
    2080:	add	ip, ip, #94208	; 0x17000
    2084:	ldr	pc, [ip, #3564]!	; 0xdec

00002088 <__fxstatat64@plt>:
    2088:	add	ip, pc, #0, 12
    208c:	add	ip, ip, #94208	; 0x17000
    2090:	ldr	pc, [ip, #3556]!	; 0xde4

00002094 <sd_journal_previous_skip@plt>:
    2094:	add	ip, pc, #0, 12
    2098:	add	ip, ip, #94208	; 0x17000
    209c:	ldr	pc, [ip, #3548]!	; 0xddc

000020a0 <getegid@plt>:
    20a0:	add	ip, pc, #0, 12
    20a4:	add	ip, ip, #94208	; 0x17000
    20a8:	ldr	pc, [ip, #3540]!	; 0xdd4

000020ac <strtoll@plt>:
    20ac:	add	ip, pc, #0, 12
    20b0:	add	ip, ip, #94208	; 0x17000
    20b4:	ldr	pc, [ip, #3532]!	; 0xdcc

000020b8 <scols_new_table@plt>:
    20b8:	add	ip, pc, #0, 12
    20bc:	add	ip, ip, #94208	; 0x17000
    20c0:	ldr	pc, [ip, #3524]!	; 0xdc4

000020c4 <gettimeofday@plt>:
    20c4:	add	ip, pc, #0, 12
    20c8:	add	ip, ip, #94208	; 0x17000
    20cc:	ldr	pc, [ip, #3516]!	; 0xdbc

000020d0 <getcon@plt>:
    20d0:	add	ip, pc, #0, 12
    20d4:	add	ip, ip, #94208	; 0x17000
    20d8:	ldr	pc, [ip, #3508]!	; 0xdb4

000020dc <scols_table_enable_export@plt>:
    20dc:	add	ip, pc, #0, 12
    20e0:	add	ip, ip, #94208	; 0x17000
    20e4:	ldr	pc, [ip, #3500]!	; 0xdac

000020e8 <__fpending@plt>:
    20e8:	add	ip, pc, #0, 12
    20ec:	add	ip, ip, #94208	; 0x17000
    20f0:	ldr	pc, [ip, #3492]!	; 0xda4

000020f4 <opendir@plt>:
    20f4:	add	ip, pc, #0, 12
    20f8:	add	ip, ip, #94208	; 0x17000
    20fc:	ldr	pc, [ip, #3484]!	; 0xd9c

00002100 <open64@plt>:
    2100:	add	ip, pc, #0, 12
    2104:	add	ip, ip, #94208	; 0x17000
    2108:	ldr	pc, [ip, #3476]!	; 0xd94

0000210c <sd_journal_close@plt>:
    210c:	add	ip, pc, #0, 12
    2110:	add	ip, ip, #94208	; 0x17000
    2114:	ldr	pc, [ip, #3468]!	; 0xd8c

00002118 <malloc@plt>:
    2118:	add	ip, pc, #0, 12
    211c:	add	ip, ip, #94208	; 0x17000
    2120:	ldr	pc, [ip, #3460]!	; 0xd84

00002124 <__libc_start_main@plt>:
    2124:	add	ip, pc, #0, 12
    2128:	add	ip, ip, #94208	; 0x17000
    212c:	ldr	pc, [ip, #3452]!	; 0xd7c

00002130 <scols_table_new_line@plt>:
    2130:	add	ip, pc, #0, 12
    2134:	add	ip, ip, #94208	; 0x17000
    2138:	ldr	pc, [ip, #3444]!	; 0xd74

0000213c <strftime@plt>:
    213c:	add	ip, pc, #0, 12
    2140:	add	ip, ip, #94208	; 0x17000
    2144:	ldr	pc, [ip, #3436]!	; 0xd6c

00002148 <scols_unref_table@plt>:
    2148:	add	ip, pc, #0, 12
    214c:	add	ip, ip, #94208	; 0x17000
    2150:	ldr	pc, [ip, #3428]!	; 0xd64

00002154 <__gmon_start__@plt>:
    2154:	add	ip, pc, #0, 12
    2158:	add	ip, ip, #94208	; 0x17000
    215c:	ldr	pc, [ip, #3420]!	; 0xd5c

00002160 <getopt_long@plt>:
    2160:	add	ip, pc, #0, 12
    2164:	add	ip, ip, #94208	; 0x17000
    2168:	ldr	pc, [ip, #3412]!	; 0xd54

0000216c <__ctype_b_loc@plt>:
    216c:	add	ip, pc, #0, 12
    2170:	add	ip, ip, #94208	; 0x17000
    2174:	ldr	pc, [ip, #3404]!	; 0xd4c

00002178 <exit@plt>:
    2178:	add	ip, pc, #0, 12
    217c:	add	ip, ip, #94208	; 0x17000
    2180:	ldr	pc, [ip, #3396]!	; 0xd44

00002184 <strtoul@plt>:
    2184:	add	ip, pc, #0, 12
    2188:	add	ip, ip, #94208	; 0x17000
    218c:	ldr	pc, [ip, #3388]!	; 0xd3c

00002190 <strlen@plt>:
    2190:	add	ip, pc, #0, 12
    2194:	add	ip, ip, #94208	; 0x17000
    2198:	ldr	pc, [ip, #3380]!	; 0xd34

0000219c <strchr@plt>:
    219c:	add	ip, pc, #0, 12
    21a0:	add	ip, ip, #94208	; 0x17000
    21a4:	ldr	pc, [ip, #3372]!	; 0xd2c

000021a8 <setenv@plt>:
    21a8:			; <UNDEFINED> instruction: 0xe7fd4778
    21ac:	add	ip, pc, #0, 12
    21b0:	add	ip, ip, #94208	; 0x17000
    21b4:	ldr	pc, [ip, #3360]!	; 0xd20

000021b8 <openat64@plt>:
    21b8:	add	ip, pc, #0, 12
    21bc:	add	ip, ip, #94208	; 0x17000
    21c0:	ldr	pc, [ip, #3352]!	; 0xd18

000021c4 <warnx@plt>:
    21c4:	add	ip, pc, #0, 12
    21c8:	add	ip, ip, #94208	; 0x17000
    21cc:	ldr	pc, [ip, #3344]!	; 0xd10

000021d0 <setreuid@plt>:
    21d0:	add	ip, pc, #0, 12
    21d4:	add	ip, ip, #94208	; 0x17000
    21d8:	ldr	pc, [ip, #3336]!	; 0xd08

000021dc <__open64_2@plt>:
    21dc:	add	ip, pc, #0, 12
    21e0:	add	ip, ip, #94208	; 0x17000
    21e4:	ldr	pc, [ip, #3328]!	; 0xd00

000021e8 <scols_line_get_cell@plt>:
    21e8:	add	ip, pc, #0, 12
    21ec:	add	ip, ip, #94208	; 0x17000
    21f0:	ldr	pc, [ip, #3320]!	; 0xcf8

000021f4 <__errno_location@plt>:
    21f4:	add	ip, pc, #0, 12
    21f8:	add	ip, ip, #94208	; 0x17000
    21fc:	ldr	pc, [ip, #3312]!	; 0xcf0

00002200 <strncasecmp@plt>:
    2200:	add	ip, pc, #0, 12
    2204:	add	ip, ip, #94208	; 0x17000
    2208:	ldr	pc, [ip, #3304]!	; 0xce8

0000220c <scols_table_next_column@plt>:
    220c:	add	ip, pc, #0, 12
    2210:	add	ip, ip, #94208	; 0x17000
    2214:	ldr	pc, [ip, #3296]!	; 0xce0

00002218 <__sprintf_chk@plt>:
    2218:	add	ip, pc, #0, 12
    221c:	add	ip, ip, #94208	; 0x17000
    2220:	ldr	pc, [ip, #3288]!	; 0xcd8

00002224 <__cxa_atexit@plt>:
    2224:			; <UNDEFINED> instruction: 0xe7fd4778
    2228:	add	ip, pc, #0, 12
    222c:	add	ip, ip, #94208	; 0x17000
    2230:	ldr	pc, [ip, #3276]!	; 0xccc

00002234 <__isoc99_sscanf@plt>:
    2234:	add	ip, pc, #0, 12
    2238:	add	ip, ip, #94208	; 0x17000
    223c:	ldr	pc, [ip, #3268]!	; 0xcc4

00002240 <__vasprintf_chk@plt>:
    2240:	add	ip, pc, #0, 12
    2244:	add	ip, ip, #94208	; 0x17000
    2248:	ldr	pc, [ip, #3260]!	; 0xcbc

0000224c <tsearch@plt>:
    224c:	add	ip, pc, #0, 12
    2250:	add	ip, ip, #94208	; 0x17000
    2254:	ldr	pc, [ip, #3252]!	; 0xcb4

00002258 <getgrouplist@plt>:
    2258:	add	ip, pc, #0, 12
    225c:	add	ip, ip, #94208	; 0x17000
    2260:	ldr	pc, [ip, #3244]!	; 0xcac

00002264 <memset@plt>:
    2264:	add	ip, pc, #0, 12
    2268:	add	ip, ip, #94208	; 0x17000
    226c:	ldr	pc, [ip, #3236]!	; 0xca4

00002270 <scols_cell_get_data@plt>:
    2270:	add	ip, pc, #0, 12
    2274:	add	ip, ip, #94208	; 0x17000
    2278:	ldr	pc, [ip, #3228]!	; 0xc9c

0000227c <sd_journal_next@plt>:
    227c:	add	ip, pc, #0, 12
    2280:	add	ip, ip, #94208	; 0x17000
    2284:	ldr	pc, [ip, #3220]!	; 0xc94

00002288 <sd_journal_get_realtime_usec@plt>:
    2288:	add	ip, pc, #0, 12
    228c:	add	ip, ip, #94208	; 0x17000
    2290:	ldr	pc, [ip, #3212]!	; 0xc8c

00002294 <fgetc@plt>:
    2294:	add	ip, pc, #0, 12
    2298:	add	ip, ip, #94208	; 0x17000
    229c:	ldr	pc, [ip, #3204]!	; 0xc84

000022a0 <__printf_chk@plt>:
    22a0:	add	ip, pc, #0, 12
    22a4:	add	ip, ip, #94208	; 0x17000
    22a8:	ldr	pc, [ip, #3196]!	; 0xc7c

000022ac <strtod@plt>:
    22ac:	add	ip, pc, #0, 12
    22b0:	add	ip, ip, #94208	; 0x17000
    22b4:	ldr	pc, [ip, #3188]!	; 0xc74

000022b8 <asctime_r@plt>:
    22b8:	add	ip, pc, #0, 12
    22bc:	add	ip, ip, #94208	; 0x17000
    22c0:	ldr	pc, [ip, #3180]!	; 0xc6c

000022c4 <__fprintf_chk@plt>:
    22c4:	add	ip, pc, #0, 12
    22c8:	add	ip, ip, #94208	; 0x17000
    22cc:	ldr	pc, [ip, #3172]!	; 0xc64

000022d0 <access@plt>:
    22d0:	add	ip, pc, #0, 12
    22d4:	add	ip, ip, #94208	; 0x17000
    22d8:	ldr	pc, [ip, #3164]!	; 0xc5c

000022dc <fclose@plt>:
    22dc:	add	ip, pc, #0, 12
    22e0:	add	ip, ip, #94208	; 0x17000
    22e4:	ldr	pc, [ip, #3156]!	; 0xc54

000022e8 <strtok@plt>:
    22e8:	add	ip, pc, #0, 12
    22ec:	add	ip, ip, #94208	; 0x17000
    22f0:	ldr	pc, [ip, #3148]!	; 0xc4c

000022f4 <setregid@plt>:
    22f4:	add	ip, pc, #0, 12
    22f8:	add	ip, ip, #94208	; 0x17000
    22fc:	ldr	pc, [ip, #3140]!	; 0xc44

00002300 <__syslog_chk@plt>:
    2300:	add	ip, pc, #0, 12
    2304:	add	ip, ip, #94208	; 0x17000
    2308:	ldr	pc, [ip, #3132]!	; 0xc3c

0000230c <endutxent@plt>:
    230c:	add	ip, pc, #0, 12
    2310:	add	ip, ip, #94208	; 0x17000
    2314:	ldr	pc, [ip, #3124]!	; 0xc34

00002318 <setlocale@plt>:
    2318:	add	ip, pc, #0, 12
    231c:	add	ip, ip, #94208	; 0x17000
    2320:	ldr	pc, [ip, #3116]!	; 0xc2c

00002324 <scols_table_get_line@plt>:
    2324:	add	ip, pc, #0, 12
    2328:	add	ip, ip, #94208	; 0x17000
    232c:	ldr	pc, [ip, #3108]!	; 0xc24

00002330 <errx@plt>:
    2330:	add	ip, pc, #0, 12
    2334:	add	ip, ip, #94208	; 0x17000
    2338:	ldr	pc, [ip, #3100]!	; 0xc1c

0000233c <ulckpwdf@plt>:
    233c:	add	ip, pc, #0, 12
    2340:	add	ip, ip, #94208	; 0x17000
    2344:	ldr	pc, [ip, #3092]!	; 0xc14

00002348 <warn@plt>:
    2348:	add	ip, pc, #0, 12
    234c:	add	ip, ip, #94208	; 0x17000
    2350:	ldr	pc, [ip, #3084]!	; 0xc0c

00002354 <scols_print_table@plt>:
    2354:	add	ip, pc, #0, 12
    2358:	add	ip, ip, #94208	; 0x17000
    235c:	ldr	pc, [ip, #3076]!	; 0xc04

00002360 <fputc@plt>:
    2360:	add	ip, pc, #0, 12
    2364:	add	ip, ip, #94208	; 0x17000
    2368:	ldr	pc, [ip, #3068]!	; 0xbfc

0000236c <setuid@plt>:
    236c:	add	ip, pc, #0, 12
    2370:	add	ip, ip, #94208	; 0x17000
    2374:	ldr	pc, [ip, #3060]!	; 0xbf4

00002378 <localeconv@plt>:
    2378:	add	ip, pc, #0, 12
    237c:	add	ip, ip, #94208	; 0x17000
    2380:	ldr	pc, [ip, #3052]!	; 0xbec

00002384 <readdir64@plt>:
    2384:	add	ip, pc, #0, 12
    2388:	add	ip, ip, #94208	; 0x17000
    238c:	ldr	pc, [ip, #3044]!	; 0xbe4

00002390 <scols_new_iter@plt>:
    2390:	add	ip, pc, #0, 12
    2394:	add	ip, ip, #94208	; 0x17000
    2398:	ldr	pc, [ip, #3036]!	; 0xbdc

0000239c <dirfd@plt>:
    239c:	add	ip, pc, #0, 12
    23a0:	add	ip, ip, #94208	; 0x17000
    23a4:	ldr	pc, [ip, #3028]!	; 0xbd4

000023a8 <__strtoll_internal@plt>:
    23a8:	add	ip, pc, #0, 12
    23ac:	add	ip, ip, #94208	; 0x17000
    23b0:	ldr	pc, [ip, #3020]!	; 0xbcc

000023b4 <fopen64@plt>:
    23b4:	add	ip, pc, #0, 12
    23b8:	add	ip, ip, #94208	; 0x17000
    23bc:	ldr	pc, [ip, #3012]!	; 0xbc4

000023c0 <freecon@plt>:
    23c0:	add	ip, pc, #0, 12
    23c4:	add	ip, ip, #94208	; 0x17000
    23c8:	ldr	pc, [ip, #3004]!	; 0xbbc

000023cc <bindtextdomain@plt>:
    23cc:	add	ip, pc, #0, 12
    23d0:	add	ip, ip, #94208	; 0x17000
    23d4:	ldr	pc, [ip, #2996]!	; 0xbb4

000023d8 <__xstat64@plt>:
    23d8:	add	ip, pc, #0, 12
    23dc:	add	ip, ip, #94208	; 0x17000
    23e0:	ldr	pc, [ip, #2988]!	; 0xbac

000023e4 <fputs@plt>:
    23e4:	add	ip, pc, #0, 12
    23e8:	add	ip, ip, #94208	; 0x17000
    23ec:	ldr	pc, [ip, #2980]!	; 0xba4

000023f0 <strncmp@plt>:
    23f0:	add	ip, pc, #0, 12
    23f4:	add	ip, ip, #94208	; 0x17000
    23f8:	ldr	pc, [ip, #2972]!	; 0xb9c

000023fc <abort@plt>:
    23fc:	add	ip, pc, #0, 12
    2400:	add	ip, ip, #94208	; 0x17000
    2404:	ldr	pc, [ip, #2964]!	; 0xb94

00002408 <twalk@plt>:
    2408:	add	ip, pc, #0, 12
    240c:	add	ip, ip, #94208	; 0x17000
    2410:	ldr	pc, [ip, #2956]!	; 0xb8c

00002414 <getutxent@plt>:
    2414:	add	ip, pc, #0, 12
    2418:	add	ip, ip, #94208	; 0x17000
    241c:	ldr	pc, [ip, #2948]!	; 0xb84

00002420 <close@plt>:
    2420:	add	ip, pc, #0, 12
    2424:	add	ip, ip, #94208	; 0x17000
    2428:	ldr	pc, [ip, #2940]!	; 0xb7c

0000242c <sd_journal_open_directory@plt>:
    242c:	add	ip, pc, #0, 12
    2430:	add	ip, ip, #94208	; 0x17000
    2434:	ldr	pc, [ip, #2932]!	; 0xb74

00002438 <closedir@plt>:
    2438:	add	ip, pc, #0, 12
    243c:	add	ip, ip, #94208	; 0x17000
    2440:	ldr	pc, [ip, #2924]!	; 0xb6c

00002444 <getgrgid@plt>:
    2444:	add	ip, pc, #0, 12
    2448:	add	ip, ip, #94208	; 0x17000
    244c:	ldr	pc, [ip, #2916]!	; 0xb64

00002450 <getgrnam@plt>:
    2450:	add	ip, pc, #0, 12
    2454:	add	ip, ip, #94208	; 0x17000
    2458:	ldr	pc, [ip, #2908]!	; 0xb5c

0000245c <__snprintf_chk@plt>:
    245c:	add	ip, pc, #0, 12
    2460:	add	ip, ip, #94208	; 0x17000
    2464:	ldr	pc, [ip, #2900]!	; 0xb54

00002468 <scols_init_debug@plt>:
    2468:	add	ip, pc, #0, 12
    246c:	add	ip, ip, #94208	; 0x17000
    2470:	ldr	pc, [ip, #2892]!	; 0xb4c

00002474 <strspn@plt>:
    2474:	add	ip, pc, #0, 12
    2478:	add	ip, ip, #94208	; 0x17000
    247c:	ldr	pc, [ip, #2884]!	; 0xb44

00002480 <__assert_fail@plt>:
    2480:	add	ip, pc, #0, 12
    2484:	add	ip, ip, #94208	; 0x17000
    2488:	ldr	pc, [ip, #2876]!	; 0xb3c

Disassembly of section .text:

00002490 <.text>:
    2490:	svcmi	0x00f0e92d
    2494:	stc	6, cr4, [sp, #-20]!	; 0xffffffec
    2498:	strmi	r8, [pc], -r2, lsl #22
    249c:	stclcs	8, cr15, [r0, #-892]	; 0xfffffc84
    24a0:			; <UNDEFINED> instruction: 0xf8df2001
    24a4:	teqcs	ip, r0, asr #26
    24a8:			; <UNDEFINED> instruction: 0xf8df447a
    24ac:	addslt	fp, sp, ip, lsr sp
    24b0:	ldrbtmi	r5, [fp], #2259	; 0x8d3
    24b4:	tstls	fp, #1769472	; 0x1b0000
    24b8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    24bc:	stc	7, cr15, [ip], #1020	; 0x3fc
    24c0:			; <UNDEFINED> instruction: 0xf8dfb930
    24c4:	eorscs	r1, ip, #40, 26	; 0xa00
    24c8:	ldrbtmi	r2, [r9], #-1
    24cc:	ldcl	7, cr15, [r6, #1020]	; 0x3fc
    24d0:	ldcne	8, cr15, [ip, #-892]	; 0xfffffc84
    24d4:			; <UNDEFINED> instruction: 0xf8dfae14
    24d8:			; <UNDEFINED> instruction: 0x46049d1c
    24dc:	andcs	r4, r6, r9, ror r4
    24e0:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    24e4:			; <UNDEFINED> instruction: 0xf8c644f9
    24e8:			; <UNDEFINED> instruction: 0xf8cd8004
    24ec:	stmib	r6, {r4, r6, pc}^
    24f0:	stmib	r6, {r1, fp, pc}^
    24f4:			; <UNDEFINED> instruction: 0xf8c68804
    24f8:			; <UNDEFINED> instruction: 0xf7ff8018
    24fc:			; <UNDEFINED> instruction: 0xf8dfef0e
    2500:			; <UNDEFINED> instruction: 0x46481cf8
    2504:			; <UNDEFINED> instruction: 0xf7ff4479
    2508:	strbmi	lr, [r8], -r2, ror #30
    250c:	stc	7, cr15, [sl, #1020]!	; 0x3fc
    2510:	stcleq	8, cr15, [r8], #892	; 0x37c
    2514:			; <UNDEFINED> instruction: 0xf0054478
    2518:			; <UNDEFINED> instruction: 0xf8dff86f
    251c:	andcs	r3, r1, r4, ror #25
    2520:	ldrbtmi	r6, [fp], #-800	; 0xfffffce0
    2524:	bcs	d5c694 <__assert_fail@plt+0xd5a214>
    2528:	tsteq	r0, r2, lsl #22
    252c:	vqadd.s8	q3, <illegal reg q0.5>, <illegal reg q4.5>
    2530:	bl	e2924 <__assert_fail@plt+0xe04a4>
    2534:	ldmdbcs	r5!, {r1, r7, sl, fp}
    2538:	andeq	pc, r2, #-2147483648	; 0x80000000
    253c:			; <UNDEFINED> instruction: 0xf8cc605a
    2540:	vhadd.s8	d0, d1, d8
    2544:	bl	e2910 <__assert_fail@plt+0xe0490>
    2548:			; <UNDEFINED> instruction: 0xf8df0381
    254c:			; <UNDEFINED> instruction: 0x4641acb8
    2550:	andshi	pc, r4, sp, asr #17
    2554:	andhi	pc, r8, r3, asr #17
    2558:			; <UNDEFINED> instruction: 0xf8df44fa
    255c:			; <UNDEFINED> instruction: 0xf50a3cac
    2560:			; <UNDEFINED> instruction: 0xf8cd7a5e
    2564:	ssatmi	r8, #2, r0
    2568:	stchi	8, cr15, [r0], #892	; 0x37c
    256c:			; <UNDEFINED> instruction: 0xf8df447b
    2570:	ldrtmi	r2, [r4], -r0, lsr #25
    2574:	ldrbtmi	r9, [r8], #775	; 0x307
    2578:	ldccc	8, cr15, [r8], {223}	; 0xdf
    257c:	tstls	r6, sl, ror r4
    2580:	andls	r4, r8, #2063597568	; 0x7b000000
    2584:	andcs	r9, r0, #603979776	; 0x24000000
    2588:	andls	r4, r0, #87031808	; 0x5300000
    258c:			; <UNDEFINED> instruction: 0x46424639
    2590:			; <UNDEFINED> instruction: 0xf7ff4628
    2594:	mcrrne	13, 14, lr, r6, cr6
    2598:	adcshi	pc, r8, #0
    259c:	stcle	8, cr2, [r2, #-280]!	; 0xfffffee8
    25a0:	ldclgt	8, cr15, [r4], #-892	; 0xfffffc84
    25a4:	subcs	r4, r7, #34603008	; 0x2100000
    25a8:	addsmi	r4, r0, #252, 8	; 0xfc000000
    25ac:	strbtmi	fp, [r6], -r8, lsr #31
    25b0:	addsmi	sp, r0, #13312	; 0x3400
    25b4:	subshi	pc, r9, #0
    25b8:	svccs	0x0004f856
    25bc:	svclt	0x00b44290
    25c0:	movwcs	r2, #4864	; 0x1300
    25c4:	svclt	0x00082a00
    25c8:	blcs	b1d0 <__assert_fail@plt+0x8d50>
    25cc:			; <UNDEFINED> instruction: 0xf85cd1f1
    25d0:	tstcc	r4, r0, asr #30
    25d4:	svclt	0x00b44290
    25d8:	movwcs	r2, #4864	; 0x1300
    25dc:	svclt	0x00082a00
    25e0:	blcs	b1e8 <__assert_fail@plt+0x8d68>
    25e4:	stmdacc	r7, {r0, r5, r6, r7, r8, ip, lr, pc}^
    25e8:	vtst.8	d2, d0, d30
    25ec:	ldm	pc, {r1, r2, r6, r8, r9, pc}^	; <UNPREDICTABLE>
    25f0:	andeq	pc, sl, #16
    25f4:	movteq	r0, #17220	; 0x4344
    25f8:	movteq	r0, #17220	; 0x4344
    25fc:	movteq	r0, #16868	; 0x41e4
    2600:	movteq	r0, #17220	; 0x4344
    2604:	movteq	r0, #17220	; 0x4344
    2608:	movteq	r0, #17220	; 0x4344
    260c:	movteq	r0, #17220	; 0x4344
    2610:	movteq	r0, #16846	; 0x41ce
    2614:	movteq	r0, #17220	; 0x4344
    2618:	movteq	r0, #16816	; 0x41b0
    261c:	movteq	r0, #17220	; 0x4344
    2620:	movteq	r0, #17220	; 0x4344
    2624:	cmneq	r2, r4, asr #6
    2628:	cmneq	fp, r4, asr #6
    262c:	cmneq	r4, r4, asr #6
    2630:	cmpeq	r3, sl, asr #2
    2634:	movteq	r0, #17245	; 0x435d
    2638:	movteq	r0, #17220	; 0x4344
    263c:	movteq	r0, #16700	; 0x413c
    2640:			; <UNDEFINED> instruction: 0x01270135
    2644:	movteq	r0, #16605	; 0x40dd
    2648:	ldrsbteq	r0, [fp], r6
    264c:	addseq	r0, pc, r4, asr #6
    2650:	movteq	r0, #17220	; 0x4344
    2654:	movteq	r0, #17220	; 0x4344
    2658:	movteq	r0, #16536	; 0x4098
    265c:	movteq	r0, #17220	; 0x4344
    2660:	movteq	r0, #17220	; 0x4344
    2664:	umulleq	r0, sl, r1, r0
    2668:	rsbseq	r0, ip, r3, lsl #1
    266c:	eorseq	r0, pc, lr, asr #32
    2670:	blcc	fea409f4 <__assert_fail@plt+0xfea3e574>
    2674:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    2678:			; <UNDEFINED> instruction: 0xf8433304
    267c:	andcc	r2, r1, #4, 30
    2680:	mvnsle	r2, fp, lsl sl
    2684:	blcc	fe640a08 <__assert_fail@plt+0xfe63e588>
    2688:	subsvs	r4, sl, fp, ror r4
    268c:			; <UNDEFINED> instruction: 0xf8dfe77b
    2690:			; <UNDEFINED> instruction: 0xf8df3b94
    2694:			; <UNDEFINED> instruction: 0xf85b0b94
    2698:	ldrbtmi	r2, [r8], #-3
    269c:			; <UNDEFINED> instruction: 0x46316816
    26a0:	bl	ffdc06a4 <__assert_fail@plt+0xffdbe224>
    26a4:			; <UNDEFINED> instruction: 0xf0002800
    26a8:			; <UNDEFINED> instruction: 0xf8df847b
    26ac:	ldrtmi	r0, [r1], -r0, lsl #23
    26b0:			; <UNDEFINED> instruction: 0xf7ff4478
    26b4:	stmdacs	r0, {r1, r2, r3, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    26b8:	ldrbthi	pc, [r1], #-0	; <UNPREDICTABLE>
    26bc:	bleq	1c40a40 <__assert_fail@plt+0x1c3e5c0>
    26c0:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
    26c4:	bl	ff9406c8 <__assert_fail@plt+0xff93e248>
    26c8:			; <UNDEFINED> instruction: 0xf0002800
    26cc:			; <UNDEFINED> instruction: 0xf8df87b0
    26d0:	andcs	r1, r5, #100, 22	; 0x19000
    26d4:	strls	r2, [r4], -r0
    26d8:			; <UNDEFINED> instruction: 0xf7ff4479
    26dc:	blls	13d914 <__assert_fail@plt+0x13b494>
    26e0:			; <UNDEFINED> instruction: 0x4601461a
    26e4:			; <UNDEFINED> instruction: 0xf7ff2001
    26e8:			; <UNDEFINED> instruction: 0xf899ee24
    26ec:			; <UNDEFINED> instruction: 0xf0433038
    26f0:			; <UNDEFINED> instruction: 0xf8890308
    26f4:	smlaldx	r3, r6, r8, r0
    26f8:	mlascc	r8, r9, r8, pc	; <UNPREDICTABLE>
    26fc:	tsteq	r0, #67	; 0x43	; <UNPREDICTABLE>
    2700:	eorscc	pc, r8, r9, lsl #17
    2704:			; <UNDEFINED> instruction: 0xf8dfe73f
    2708:			; <UNDEFINED> instruction: 0xf85b3b1c
    270c:	ldmdavs	fp, {r0, r1, ip, sp}
    2710:	ldr	r9, [r8, -r8, lsl #6]!
    2714:	blcc	340a98 <__assert_fail@plt+0x33e618>
    2718:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    271c:	movwls	r6, #30747	; 0x781b
    2720:			; <UNDEFINED> instruction: 0xf8dfe731
    2724:	andcs	r3, r5, #20, 22	; 0x5000
    2728:			; <UNDEFINED> instruction: 0xf8c3447b
    272c:	str	r2, [sl, -r0, ror #1]!
    2730:	bleq	240ab4 <__assert_fail@plt+0x23e634>
    2734:	cmnvc	sl, pc, asr #8	; <UNPREDICTABLE>
    2738:			; <UNDEFINED> instruction: 0xf0024478
    273c:			; <UNDEFINED> instruction: 0xf64efa1b
    2740:			; <UNDEFINED> instruction: 0xf8c92160
    2744:			; <UNDEFINED> instruction: 0xf8df0018
    2748:	ldrbtmi	r0, [r8], #-2808	; 0xfffff508
    274c:	blx	4be75c <__assert_fail@plt+0x4bc2dc>
    2750:	bcs	ffc40ad4 <__assert_fail@plt+0xffc3e654>
    2754:			; <UNDEFINED> instruction: 0xf8d2447a
    2758:			; <UNDEFINED> instruction: 0xf04330ec
    275c:			; <UNDEFINED> instruction: 0xf8c20310
    2760:			; <UNDEFINED> instruction: 0xf8c930ec
    2764:	smlad	lr, ip, r0, r0
    2768:	beq	ff740aec <__assert_fail@plt+0xff73e66c>
    276c:	ldrbtmi	r2, [r8], #-357	; 0xfffffe9b
    2770:	blx	3e780 <__assert_fail@plt+0x3c300>
    2774:	mvncc	pc, r0, asr #4
    2778:	eoreq	pc, r0, r9, asr #17
    277c:	beq	ff340b00 <__assert_fail@plt+0xff33e680>
    2780:			; <UNDEFINED> instruction: 0xf0024478
    2784:			; <UNDEFINED> instruction: 0xf8dff9f7
    2788:	ldrbtmi	r2, [sl], #-2760	; 0xfffff538
    278c:	ldrdcc	pc, [ip], #130	; 0x82	; <UNPREDICTABLE>
    2790:	movweq	pc, #32835	; 0x8043	; <UNPREDICTABLE>
    2794:	rsccc	pc, ip, r2, asr #17
    2798:	eoreq	pc, r4, r9, asr #17
    279c:			; <UNDEFINED> instruction: 0xf8dfe6f3
    27a0:	andcs	r3, r4, #180, 20	; 0xb4000
    27a4:			; <UNDEFINED> instruction: 0xf8c3447b
    27a8:	strbt	r2, [ip], r0, ror #1
    27ac:	bcc	fea40b30 <__assert_fail@plt+0xfea3e6b0>
    27b0:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}^
    27b4:			; <UNDEFINED> instruction: 0xf1022a35
    27b8:	subsvs	r0, r8, r1
    27bc:	ldrhi	pc, [r4, r0, lsl #4]!
    27c0:	streq	lr, [r2], r3, lsl #22
    27c4:			; <UNDEFINED> instruction: 0xf1022835
    27c8:			; <UNDEFINED> instruction: 0xf04f0102
    27cc:	subsvs	r0, r9, r7, lsl #24
    27d0:	andgt	pc, r8, r6, asr #17
    27d4:	strhi	pc, [r8, r0, lsl #4]!
    27d8:	streq	lr, [r0], r3, lsl #22
    27dc:			; <UNDEFINED> instruction: 0xf1022935
    27e0:			; <UNDEFINED> instruction: 0xf04f0003
    27e4:	subsvs	r0, r8, r6, lsl #24
    27e8:	andgt	pc, r8, r6, asr #17
    27ec:	ldrhi	pc, [ip, r0, lsl #4]
    27f0:	streq	lr, [r1], r3, lsl #22
    27f4:			; <UNDEFINED> instruction: 0xf1022835
    27f8:			; <UNDEFINED> instruction: 0xf04f0104
    27fc:	subsvs	r0, r9, r8, lsl #24
    2800:	andgt	pc, r8, r6, asr #17
    2804:	ldrhi	pc, [r0, r0, lsl #4]
    2808:	addeq	lr, r0, r3, lsl #22
    280c:			; <UNDEFINED> instruction: 0xf04f2935
    2810:	bl	8582c <__assert_fail@plt+0x833ac>
    2814:			; <UNDEFINED> instruction: 0xf8c0060c
    2818:	subsvs	ip, lr, r8
    281c:	strhi	pc, [r4, r0, lsl #4]
    2820:	orreq	lr, r1, r3, lsl #22
    2824:			; <UNDEFINED> instruction: 0xf1022e35
    2828:	subsvs	r0, sl, r6, lsl #4
    282c:	andseq	pc, r3, #79	; 0x4f
    2830:	vhadd.s8	d6, d16, d10
    2834:	bl	e4620 <__assert_fail@plt+0xe21a0>
    2838:	andcs	r0, r9, #402653186	; 0x18000002
    283c:	ssat	r6, #3, sl, lsl #1
    2840:	stmibcc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    2844:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    2848:			; <UNDEFINED> instruction: 0xf992681a
    284c:	ldmdbcs	sp!, {ip}
    2850:	andcc	fp, r1, #4, 30
    2854:	ldmdavs	fp, {r1, r3, r4, sp, lr}
    2858:	ldr	r9, [r4], r5, lsl #6
    285c:	ldmibcc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    2860:	ldrbtmi	r2, [fp], #-515	; 0xfffffdfd
    2864:	rsccs	pc, r0, r3, asr #17
    2868:			; <UNDEFINED> instruction: 0xf8dfe68d
    286c:			; <UNDEFINED> instruction: 0xf85b39b8
    2870:	ldmdavs	fp, {r0, r1, ip, sp}
    2874:	str	r9, [r6], r4, lsl #6
    2878:	stmibcc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    287c:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    2880:	movwls	r6, #26651	; 0x681b
    2884:			; <UNDEFINED> instruction: 0xf8dfe67f
    2888:	ldrbtmi	r3, [fp], #-2520	; 0xfffff628
    288c:	bcs	d5c9fc <__assert_fail@plt+0xd5a57c>
    2890:	tsteq	r1, r2, lsl #2	; <UNPREDICTABLE>
    2894:	vqadd.s8	q3, q0, <illegal reg q4.5>
    2898:	bl	e45bc <__assert_fail@plt+0xe213c>
    289c:	ldmdbcs	r5!, {r1, r7}
    28a0:	andeq	pc, r2, #-2147483648	; 0x80000000
    28a4:			; <UNDEFINED> instruction: 0xf04f605a
    28a8:	addvs	r0, r2, r1, lsl r2
    28ac:	ldrhi	pc, [ip, -r0, lsl #4]!
    28b0:	orreq	lr, r1, #3072	; 0xc00
    28b4:	addsvs	r2, sl, r2, lsl r2
    28b8:			; <UNDEFINED> instruction: 0xf8dfe665
    28bc:	andcs	r3, r2, #168, 18	; 0x2a0000
    28c0:			; <UNDEFINED> instruction: 0xf8c3447b
    28c4:	ldrb	r2, [lr], -r0, ror #1
    28c8:	ldmibcc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    28cc:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    28d0:	rsccs	pc, r0, r3, asr #17
    28d4:			; <UNDEFINED> instruction: 0xf8dfe657
    28d8:	ldrbtmi	r3, [fp], #-2452	; 0xfffff66c
    28dc:	bcs	d5ca4c <__assert_fail@plt+0xd5a5cc>
    28e0:	tsteq	r1, r2, lsl #2	; <UNPREDICTABLE>
    28e4:	vqadd.s8	q3, q0, <illegal reg q4.5>
    28e8:	bl	e456c <__assert_fail@plt+0xe20ec>
    28ec:	ldmdbcs	r5!, {r1, r7, r9, sl}
    28f0:	andeq	pc, r2, r2, lsl #2
    28f4:	ldceq	0, cr15, [r4], {79}	; 0x4f
    28f8:			; <UNDEFINED> instruction: 0xf8c66058
    28fc:	vhadd.s8	d12, d0, d8
    2900:	bl	e4554 <__assert_fail@plt+0xe20d4>
    2904:	ldmdacs	r5!, {r0, r7, r9, sl}
    2908:	tsteq	r3, r2, lsl #2	; <UNPREDICTABLE>
    290c:	ldceq	0, cr15, [r6], {79}	; 0x4f
    2910:			; <UNDEFINED> instruction: 0xf8c66059
    2914:	vhadd.s8	d12, d0, d8
    2918:	bl	e453c <__assert_fail@plt+0xe20bc>
    291c:	ldmdbcs	r5!, {r7}
    2920:	streq	pc, [r4], -r2, lsl #2
    2924:	ldceq	0, cr15, [r7], {79}	; 0x4f
    2928:			; <UNDEFINED> instruction: 0xf8c0605e
    292c:	vhadd.s8	d12, d0, d8
    2930:	bl	e4524 <__assert_fail@plt+0xe20a4>
    2934:	rsfcsd	f0, f5, f1
    2938:	andeq	pc, r5, #-2147483648	; 0x80000000
    293c:			; <UNDEFINED> instruction: 0xf04f605a
    2940:	addvs	r0, sl, r5, lsl r2
    2944:	ldrbthi	pc, [r0], r0, lsl #4	; <UNPREDICTABLE>
    2948:	orreq	lr, r6, #3072	; 0xc00
    294c:	addsvs	r2, sl, r8, lsl r2
    2950:			; <UNDEFINED> instruction: 0xf7ffe619
    2954:	stmdacs	r0, {r1, r4, r7, r9, fp, sp, lr, pc}
    2958:	sbchi	pc, lr, r0, asr #5
    295c:	ldfccp	f7, [pc]	; 2964 <__assert_fail@plt+0x4e4>
    2960:	mlascc	r8, r9, r8, pc	; <UNPREDICTABLE>
    2964:	ldrdeq	pc, [r0], -ip
    2968:	andeq	lr, ip, r0, asr #22
    296c:	movweq	pc, #864	; 0x360	; <UNPREDICTABLE>
    2970:	eorscc	pc, r8, r9, lsl #17
    2974:	stmdavs	fp, {r0, r3, r8, fp, ip, pc}^
    2978:			; <UNDEFINED> instruction: 0xf1032b35
    297c:	subvs	r0, sl, r1, lsl #4
    2980:	ldrbhi	pc, [r2], r0, lsl #4	; <UNPREDICTABLE>
    2984:	orreq	lr, r3, #1024	; 0x400
    2988:	addsvs	r2, sl, r9, lsl r2
    298c:			; <UNDEFINED> instruction: 0xf8dfe5fb
    2990:	andcs	r1, r5, #224, 16	; 0xe00000
    2994:	ldrbtmi	r2, [r9], #-0
    2998:	bl	b4099c <__assert_fail@plt+0xb3e51c>
    299c:	ldmcs	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    29a0:	ldmcc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    29a4:	andcs	pc, r2, fp, asr r8	; <UNPREDICTABLE>
    29a8:	ldmdavs	r2, {r0, r1, r3, r4, r5, r6, sl, lr}
    29ac:	andcs	r4, r1, r1, lsl #12
    29b0:	ldcl	7, cr15, [r6], #-1020	; 0xfffffc04
    29b4:			; <UNDEFINED> instruction: 0xf7ff2000
    29b8:			; <UNDEFINED> instruction: 0xf8dfebe0
    29bc:	ldrbtmi	r3, [fp], #-2240	; 0xfffff740
    29c0:	bcs	d5cb30 <__assert_fail@plt+0xd5a6b0>
    29c4:	tsteq	r1, r2, lsl #2	; <UNPREDICTABLE>
    29c8:	vqadd.s8	q3, q0, <illegal reg q4.5>
    29cc:	bl	e4488 <__assert_fail@plt+0xe2008>
    29d0:	ldmdbcs	r5!, {r1, r7, r9, sl}
    29d4:	andeq	pc, r2, r2, lsl #2
    29d8:	stceq	0, cr15, [pc], {79}	; 0x4f
    29dc:			; <UNDEFINED> instruction: 0xf8c66058
    29e0:	vhadd.s8	d12, d0, d8
    29e4:	bl	e4470 <__assert_fail@plt+0xe1ff0>
    29e8:	ldmdacs	r5!, {r0, r7, r8}
    29ec:	andeq	pc, r3, #-2147483648	; 0x80000000
    29f0:			; <UNDEFINED> instruction: 0xf04f605a
    29f4:	addvs	r0, sl, r0, lsl r2
    29f8:	ldrhi	pc, [r6], r0, lsl #4
    29fc:	orreq	lr, r0, #3072	; 0xc00
    2a00:	addsvs	r2, sl, lr, lsl #4
    2a04:			; <UNDEFINED> instruction: 0xf8dfe5bf
    2a08:	ldrbtmi	r3, [fp], #-2168	; 0xfffff788
    2a0c:	bcs	d5cb7c <__assert_fail@plt+0xd5a6fc>
    2a10:	andeq	pc, r1, r2, lsl #2
    2a14:	vqadd.s8	q3, q0, q4
    2a18:	bl	e443c <__assert_fail@plt+0xe1fbc>
    2a1c:	ldmdacs	r5!, {r1, r7, r9, sl}
    2a20:	tsteq	r2, r2, lsl #2	; <UNPREDICTABLE>
    2a24:	stceq	0, cr15, [fp], {79}	; 0x4f
    2a28:			; <UNDEFINED> instruction: 0xf8c66059
    2a2c:	vhadd.s8	d12, d0, d8
    2a30:	bl	e4424 <__assert_fail@plt+0xe1fa4>
    2a34:	ldmdbcs	r5!, {r7}
    2a38:	streq	pc, [r3], -r2, lsl #2
    2a3c:	stceq	0, cr15, [sl], {79}	; 0x4f
    2a40:			; <UNDEFINED> instruction: 0xf8c0605e
    2a44:	vhadd.s8	d12, d0, d8
    2a48:	bl	e440c <__assert_fail@plt+0xe1f8c>
    2a4c:	rsfcsd	f0, f5, f1
    2a50:	andeq	pc, r4, #-2147483648	; 0x80000000
    2a54:			; <UNDEFINED> instruction: 0xf04f605a
    2a58:	addvs	r0, sl, sp, lsl #4
    2a5c:	strbthi	pc, [r4], -r0, lsl #4	; <UNPREDICTABLE>
    2a60:	orreq	lr, r6, #3072	; 0xc00
    2a64:	addsvs	r2, sl, ip, lsl #4
    2a68:	stmdavs	fp, {r0, r2, r3, r7, r8, sl, sp, lr, pc}
    2a6c:	andvs	fp, r8, fp, lsl #18
    2a70:	addsmi	lr, r8, #725614592	; 0x2b400000
    2a74:	cfstrsge	mvf15, [fp, #252]!	; 0xfc
    2a78:	stmdacc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2a7c:			; <UNDEFINED> instruction: 0xf8df2205
    2a80:	andcs	r1, r0, r8, lsl #16
    2a84:	streq	pc, [r4], #-428	; 0xfffffe54
    2a88:	ldmdaeq	r8!, {r2, r3, r8, ip, sp, lr, pc}
    2a8c:	andpl	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    2a90:			; <UNDEFINED> instruction: 0xf8df4479
    2a94:			; <UNDEFINED> instruction: 0xf8df77f8
    2a98:	stmdavs	lr!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, pc}
    2a9c:	b	feac0aa0 <__assert_fail@plt+0xfeabe620>
    2aa0:			; <UNDEFINED> instruction: 0x37d0f8df
    2aa4:	ldrbtmi	r2, [pc], #-257	; 2aac <__assert_fail@plt+0x62c>
    2aa8:			; <UNDEFINED> instruction: 0xf85b44f9
    2aac:	ldmdavs	fp, {r0, r1, ip, sp}
    2ab0:	ldrtmi	r4, [r0], -r2, lsl #12
    2ab4:	stc	7, cr15, [r6], {255}	; 0xff
    2ab8:			; <UNDEFINED> instruction: 0x67d8f8df
    2abc:			; <UNDEFINED> instruction: 0xf854447e
    2ac0:	orrslt	r0, r0, r4, lsl #30
    2ac4:	subsvc	pc, lr, #29360128	; 0x1c00000
    2ac8:	and	r4, r4, r3, lsr r6
    2acc:	svccc	0x0010f852
    2ad0:			; <UNDEFINED> instruction: 0xf0002b00
    2ad4:	ldmvs	r1, {r8, r9, pc}^
    2ad8:	mvnsle	r4, r8, lsl #5
    2adc:	strbmi	r6, [sl], -r8, lsr #16
    2ae0:			; <UNDEFINED> instruction: 0xf7ff2101
    2ae4:	strmi	lr, [r0, #3056]!	; 0xbf0
    2ae8:	stmdavs	r9!, {r0, r3, r5, r6, r7, r8, ip, lr, pc}
    2aec:			; <UNDEFINED> instruction: 0xf7ff200a
    2af0:	andcs	lr, r1, r8, lsr ip
    2af4:	bl	1040af8 <__assert_fail@plt+0x103e678>
    2af8:			; <UNDEFINED> instruction: 0x179cf8df
    2afc:	andcs	r2, r0, r5, lsl #4
    2b00:			; <UNDEFINED> instruction: 0xf7ff4479
    2b04:			; <UNDEFINED> instruction: 0xf7ffea78
    2b08:	ldr	lr, [r3, -r0, lsr #24]!
    2b0c:			; <UNDEFINED> instruction: 0x378cf8df
    2b10:			; <UNDEFINED> instruction: 0xf8dd464c
    2b14:			; <UNDEFINED> instruction: 0xf85b9018
    2b18:	ldmdavs	fp, {r0, r1, ip, sp}
    2b1c:	bcs	496cc <__assert_fail@plt+0x4724c>
    2b20:	tsthi	r3, #0	; <UNPREDICTABLE>
    2b24:			; <UNDEFINED> instruction: 0xf04042ab
    2b28:	andcs	r8, r0, r9, lsl #12
    2b2c:	ldc	7, cr15, [ip], {255}	; 0xff
    2b30:			; <UNDEFINED> instruction: 0x276cf8df
    2b34:			; <UNDEFINED> instruction: 0xf8d2447a
    2b38:			; <UNDEFINED> instruction: 0xf00330ec
    2b3c:	ldmdbcs	r8, {r3, r4, r8}
    2b40:			; <UNDEFINED> instruction: 0xf023bf04
    2b44:			; <UNDEFINED> instruction: 0xf8c20318
    2b48:			; <UNDEFINED> instruction: 0xf8df30ec
    2b4c:	ldrbtmi	r2, [sl], #-1880	; 0xfffff8a8
    2b50:	ldrdcc	pc, [r0], #130	; 0x82	; <UNPREDICTABLE>
    2b54:			; <UNDEFINED> instruction: 0xf0002b06
    2b58:	ldmdavs	r3, {r1, r2, r3, r8, r9, pc}^
    2b5c:			; <UNDEFINED> instruction: 0xf0002b02
    2b60:	blls	1633a0 <__assert_fail@plt+0x160f20>
    2b64:			; <UNDEFINED> instruction: 0xf8dfb17b
    2b68:	eorscs	r1, r6, #64, 14	; 0x1000000
    2b6c:			; <UNDEFINED> instruction: 0x373cf8df
    2b70:	stmdals	r5, {r0, r3, r4, r5, r6, sl, lr}
    2b74:	movwls	r4, #1147	; 0x47b
    2b78:	tstcc	r8, fp, lsl #26
    2b7c:	blx	beb90 <__assert_fail@plt+0xbc710>
    2b80:	vmlal.s8	q9, d0, d0
    2b84:			; <UNDEFINED> instruction: 0xf8df831d
    2b88:	ldrbtmi	r3, [fp], #-1832	; 0xfffff8d8
    2b8c:	bicslt	r6, r3, #5963776	; 0x5b0000
    2b90:			; <UNDEFINED> instruction: 0x5720f8df
    2b94:	ldrbtmi	r2, [sp], #-256	; 0xffffff00
    2b98:	strtmi	r3, [r8], -r4, lsl #10
    2b9c:	tstcc	r1, r3
    2ba0:			; <UNDEFINED> instruction: 0xf0804299
    2ba4:			; <UNDEFINED> instruction: 0xf85082a5
    2ba8:	bcc	38e7c0 <__assert_fail@plt+0x38c340>
    2bac:	ldmle	r6!, {r1, r9, fp, sp}^
    2bb0:			; <UNDEFINED> instruction: 0xf7ff9807
    2bb4:	stmdacs	r0, {r2, r5, r7, r8, fp, sp, lr, pc}
    2bb8:	strbhi	pc, [sp, #-704]	; 0xfffffd40	; <UNPREDICTABLE>
    2bbc:	strtmi	r1, [r1], -r0, lsr #26
    2bc0:	blx	23ebcc <__assert_fail@plt+0x23c74c>
    2bc4:	vmlal.s8	q9, d0, d0
    2bc8:			; <UNDEFINED> instruction: 0xf8df8434
    2bcc:	ldrbtmi	r3, [fp], #-1772	; 0xfffff914
    2bd0:	biclt	r6, r1, r9, asr r8
    2bd4:	and	r2, r2, r0, lsl #4
    2bd8:	addmi	r3, sl, #268435456	; 0x10000000
    2bdc:			; <UNDEFINED> instruction: 0xf855d213
    2be0:	blcc	4527f8 <__assert_fail@plt+0x450378>
    2be4:	ldmle	r7!, {r0, r8, r9, fp, sp}^
    2be8:			; <UNDEFINED> instruction: 0xf7ff9808
    2bec:	stmdacs	r0, {r3, r7, r8, fp, sp, lr, pc}
    2bf0:	strhi	pc, [fp, #-704]!	; 0xfffffd40
    2bf4:	tsteq	r8, r4, lsl #2	; <UNPREDICTABLE>
    2bf8:	andeq	pc, ip, r4, lsl #2
    2bfc:			; <UNDEFINED> instruction: 0xf9eaf001
    2c00:	vmlal.s8	q9, d0, d0
    2c04:	blls	124064 <__assert_fail@plt+0x121be4>
    2c08:	movweq	lr, #39507	; 0x9a53
    2c0c:	sbchi	pc, r2, #64	; 0x40
    2c10:	mlascc	r8, r4, r8, pc	; <UNPREDICTABLE>
    2c14:			; <UNDEFINED> instruction: 0x0604f013
    2c18:	rsbhi	pc, lr, #64	; 0x40
    2c1c:	b	ffac0c20 <__assert_fail@plt+0xffabe7a0>
    2c20:			; <UNDEFINED> instruction: 0x8698f8df
    2c24:	ldreq	pc, [r0, -r4, lsl #2]
    2c28:			; <UNDEFINED> instruction: 0x460544f8
    2c2c:	tstcs	r0, lr, lsr #32
    2c30:			; <UNDEFINED> instruction: 0xf0014620
    2c34:	stmdacs	r0, {r0, r2, r8, r9, fp, ip, sp, lr, pc}
    2c38:	subhi	pc, r8, #64	; 0x40
    2c3c:	blcs	2dccf0 <__assert_fail@plt+0x2da870>
    2c40:			; <UNDEFINED> instruction: 0xf7ffd0f5
    2c44:			; <UNDEFINED> instruction: 0x4605ea3a
    2c48:			; <UNDEFINED> instruction: 0xf0002800
    2c4c:			; <UNDEFINED> instruction: 0xf8948581
    2c50:			; <UNDEFINED> instruction: 0x071e3038
    2c54:	strbthi	pc, [r6], #256	; 0x100	; <UNPREDICTABLE>
    2c58:			; <UNDEFINED> instruction: 0x3664f8df
    2c5c:			; <UNDEFINED> instruction: 0xf8d3447b
    2c60:	blcc	4efe8 <__assert_fail@plt+0x4cb68>
    2c64:	vqdmulh.s<illegal width 8>	d2, d0, d5
    2c68:	ldm	pc, {r4, r5, r7, r8, pc}^	; <UNPREDICTABLE>
    2c6c:	eoreq	pc, r0, #19
    2c70:	andseq	r0, r6, #-1342177279	; 0xb0000001
    2c74:			; <UNDEFINED> instruction: 0x01a301aa
    2c78:			; <UNDEFINED> instruction: 0xf8df022a
    2c7c:	andcs	r3, r5, #8, 12	; 0x800000
    2c80:			; <UNDEFINED> instruction: 0x1640f8df
    2c84:			; <UNDEFINED> instruction: 0xf85b2000
    2c88:	ldrbtmi	r3, [r9], #-3
    2c8c:			; <UNDEFINED> instruction: 0xf7ff681c
    2c90:			; <UNDEFINED> instruction: 0xf8dfe9b2
    2c94:	smlattcs	r1, r0, r5, r3
    2c98:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    2c9c:			; <UNDEFINED> instruction: 0x4602681b
    2ca0:			; <UNDEFINED> instruction: 0xf7ff4620
    2ca4:	andcs	lr, r1, r0, lsl fp
    2ca8:	b	19c0cac <__assert_fail@plt+0x19be82c>
    2cac:			; <UNDEFINED> instruction: 0x3618f8df
    2cb0:			; <UNDEFINED> instruction: 0xf8df2205
    2cb4:	andcs	r1, r0, r8, lsl r6
    2cb8:			; <UNDEFINED> instruction: 0xf8df4606
    2cbc:			; <UNDEFINED> instruction: 0xf85b5614
    2cc0:	ldrbtmi	r3, [r9], #-3
    2cc4:			; <UNDEFINED> instruction: 0x760cf8df
    2cc8:	ldmdavs	ip, {r0, r2, r3, r4, r5, r6, sl, lr}
    2ccc:	ldmib	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2cd0:			; <UNDEFINED> instruction: 0x4621447f
    2cd4:	bl	fe1c0cd8 <__assert_fail@plt+0xfe1be858>
    2cd8:	ldrbne	pc, [ip, #2271]!	; 0x8df	; <UNPREDICTABLE>
    2cdc:	ldrtmi	r2, [r0], -r5, lsl #4
    2ce0:			; <UNDEFINED> instruction: 0xf7ff4479
    2ce4:			; <UNDEFINED> instruction: 0xf8dfe988
    2ce8:	smlabbcs	r1, ip, r5, r3
    2cec:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    2cf0:			; <UNDEFINED> instruction: 0x4602681b
    2cf4:			; <UNDEFINED> instruction: 0xf7ff4620
    2cf8:	strtmi	lr, [r1], -r6, ror #21
    2cfc:			; <UNDEFINED> instruction: 0xf7ff200a
    2d00:			; <UNDEFINED> instruction: 0xf8dfeb30
    2d04:	andcs	r1, r5, #216, 10	; 0x36000000
    2d08:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    2d0c:	ldmdb	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2d10:			; <UNDEFINED> instruction: 0xf7ff4621
    2d14:			; <UNDEFINED> instruction: 0xf8dfeb68
    2d18:	andcs	r1, r5, #200, 10	; 0x32000000
    2d1c:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    2d20:	stmdb	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2d24:			; <UNDEFINED> instruction: 0xf7ff4621
    2d28:			; <UNDEFINED> instruction: 0xf8dfeb5e
    2d2c:	andcs	r1, r5, #184, 10	; 0x2e000000
    2d30:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    2d34:	ldmdb	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2d38:			; <UNDEFINED> instruction: 0xf7ff4621
    2d3c:			; <UNDEFINED> instruction: 0xf8dfeb54
    2d40:	andcs	r1, r5, #168, 10	; 0x2a000000
    2d44:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    2d48:	ldmdb	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2d4c:			; <UNDEFINED> instruction: 0xf7ff4621
    2d50:			; <UNDEFINED> instruction: 0xf8dfeb4a
    2d54:	andcs	r1, r5, #152, 10	; 0x26000000
    2d58:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    2d5c:	stmdb	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2d60:			; <UNDEFINED> instruction: 0xf7ff4621
    2d64:			; <UNDEFINED> instruction: 0xf8dfeb40
    2d68:	andcs	r1, r5, #136, 10	; 0x22000000
    2d6c:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    2d70:	stmdb	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2d74:			; <UNDEFINED> instruction: 0xf7ff4621
    2d78:			; <UNDEFINED> instruction: 0xf8dfeb36
    2d7c:	andcs	r1, r5, #120, 10	; 0x1e000000
    2d80:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    2d84:	ldmdb	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2d88:			; <UNDEFINED> instruction: 0xf7ff4621
    2d8c:			; <UNDEFINED> instruction: 0xf8dfeb2c
    2d90:	andcs	r1, r5, #104, 10	; 0x1a000000
    2d94:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    2d98:	stmdb	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2d9c:			; <UNDEFINED> instruction: 0xf7ff4621
    2da0:			; <UNDEFINED> instruction: 0xf8dfeb22
    2da4:	andcs	r1, r5, #88, 10	; 0x16000000
    2da8:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    2dac:	stmdb	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2db0:			; <UNDEFINED> instruction: 0xf7ff4621
    2db4:			; <UNDEFINED> instruction: 0xf8dfeb18
    2db8:	andcs	r1, r5, #72, 10	; 0x12000000
    2dbc:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    2dc0:	ldmdb	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2dc4:			; <UNDEFINED> instruction: 0xf7ff4621
    2dc8:			; <UNDEFINED> instruction: 0xf8dfeb0e
    2dcc:	andcs	r1, r5, #56, 10	; 0xe000000
    2dd0:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    2dd4:	stmdb	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2dd8:			; <UNDEFINED> instruction: 0xf7ff4621
    2ddc:			; <UNDEFINED> instruction: 0xf8dfeb04
    2de0:	andcs	r1, r5, #40, 10	; 0xa000000
    2de4:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    2de8:	stmdb	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2dec:			; <UNDEFINED> instruction: 0xf7ff4621
    2df0:			; <UNDEFINED> instruction: 0xf8dfeafa
    2df4:	andcs	r1, r5, #24, 10	; 0x6000000
    2df8:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    2dfc:	ldm	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2e00:			; <UNDEFINED> instruction: 0xf7ff4621
    2e04:			; <UNDEFINED> instruction: 0xf8dfeaf0
    2e08:	andcs	r1, r5, #8, 10	; 0x2000000
    2e0c:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    2e10:	ldm	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2e14:			; <UNDEFINED> instruction: 0xf7ff4621
    2e18:			; <UNDEFINED> instruction: 0xf8dfeae6
    2e1c:	andcs	r1, r5, #248, 8	; 0xf8000000
    2e20:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    2e24:	stmia	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2e28:			; <UNDEFINED> instruction: 0xf7ff4621
    2e2c:			; <UNDEFINED> instruction: 0xf8dfeadc
    2e30:	andcs	r1, r5, #232, 8	; 0xe8000000
    2e34:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    2e38:	ldm	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2e3c:			; <UNDEFINED> instruction: 0xf7ff4621
    2e40:			; <UNDEFINED> instruction: 0xf8dfead2
    2e44:	andcs	r1, r5, #216, 8	; 0xd8000000
    2e48:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    2e4c:	ldm	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2e50:			; <UNDEFINED> instruction: 0xf7ff4621
    2e54:			; <UNDEFINED> instruction: 0xf8dfeac8
    2e58:	andcs	r1, r5, #200, 8	; 0xc8000000
    2e5c:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    2e60:	stmia	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2e64:			; <UNDEFINED> instruction: 0xf7ff4621
    2e68:			; <UNDEFINED> instruction: 0xf8dfeabe
    2e6c:	andcs	r1, r5, #184, 8	; 0xb8000000
    2e70:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    2e74:	ldm	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2e78:			; <UNDEFINED> instruction: 0xf7ff4621
    2e7c:			; <UNDEFINED> instruction: 0xf8dfeab4
    2e80:	andcs	r1, r5, #168, 8	; 0xa8000000
    2e84:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    2e88:	ldm	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2e8c:			; <UNDEFINED> instruction: 0xf7ff4621
    2e90:			; <UNDEFINED> instruction: 0xf8dfeaaa
    2e94:	andcs	r1, r5, #152, 8	; 0x98000000
    2e98:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    2e9c:	stmia	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2ea0:			; <UNDEFINED> instruction: 0xf7ff4621
    2ea4:			; <UNDEFINED> instruction: 0xf8dfeaa0
    2ea8:	andcs	r1, r5, #136, 8	; 0x88000000
    2eac:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    2eb0:	stmia	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2eb4:			; <UNDEFINED> instruction: 0xf7ff4621
    2eb8:			; <UNDEFINED> instruction: 0xf8dfea96
    2ebc:	andcs	r1, r5, #120, 8	; 0x78000000
    2ec0:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    2ec4:	ldm	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2ec8:			; <UNDEFINED> instruction: 0xf7ff4621
    2ecc:			; <UNDEFINED> instruction: 0xf8dfea8c
    2ed0:	andcs	r1, r5, #104, 8	; 0x68000000
    2ed4:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    2ed8:	stm	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2edc:			; <UNDEFINED> instruction: 0xf7ff4621
    2ee0:	strtmi	lr, [r1], -r2, lsl #21
    2ee4:			; <UNDEFINED> instruction: 0xf7ff200a
    2ee8:			; <UNDEFINED> instruction: 0xf8dfea3c
    2eec:	andcs	r1, r5, #80, 8	; 0x50000000
    2ef0:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    2ef4:	ldmda	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2ef8:	strbne	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    2efc:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    2f00:	ldrtmi	r4, [r0], -r3, lsl #12
    2f04:			; <UNDEFINED> instruction: 0xf7ff9304
    2f08:			; <UNDEFINED> instruction: 0xf8dfe876
    2f0c:			; <UNDEFINED> instruction: 0xf8df1438
    2f10:	ldrbtmi	r2, [r9], #-1080	; 0xfffffbc8
    2f14:			; <UNDEFINED> instruction: 0xf8df9100
    2f18:	ldrbtmi	r1, [sl], #-1076	; 0xfffffbcc
    2f1c:	ldrbtmi	r9, [r9], #-2820	; 0xfffff4fc
    2f20:	andcs	r9, r1, r1
    2f24:	ldmib	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2f28:	strtne	pc, [r4], #-2271	; 0xfffff721
    2f2c:	ldrtmi	r2, [r0], -r5, lsl #4
    2f30:			; <UNDEFINED> instruction: 0xf7ff4479
    2f34:	strtmi	lr, [r1], -r0, ror #16
    2f38:	b	1540f3c <__assert_fail@plt+0x153eabc>
    2f3c:	andcs	r6, r5, #2818048	; 0x2b0000
    2f40:	andcs	r6, r0, r9, ror #16
    2f44:	strcc	r3, [r0, #-1537]!	; 0xfffff9ff
    2f48:			; <UNDEFINED> instruction: 0xf7ff9304
    2f4c:	blls	13d0a4 <__assert_fail@plt+0x13ac24>
    2f50:	tstcs	r1, sl, lsr r6
    2f54:	strtmi	r9, [r0], -r0
    2f58:	ldmib	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2f5c:	mvnle	r2, fp, lsl lr
    2f60:	andcs	r4, r5, #252, 18	; 0x3f0000
    2f64:	ldrbtmi	r2, [r9], #-0
    2f68:	stmda	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2f6c:	ldrbtmi	r4, [sl], #-2810	; 0xfffff506
    2f70:	andcs	r4, r1, r1, lsl #12
    2f74:	ldmib	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2f78:			; <UNDEFINED> instruction: 0xf7ff2000
    2f7c:	andsvs	lr, r3, #16646144	; 0xfe0000
    2f80:	movwcs	r2, #24858	; 0x611a
    2f84:	stmib	r2, {r3, sp}^
    2f88:	movwcs	r1, #58116	; 0xe304
    2f8c:	movweq	lr, #27074	; 0x69c2
    2f90:	subsvs	r2, r3, r7, lsl #6
    2f94:	bcs	297b0 <__assert_fail@plt+0x27330>
    2f98:	cfstrdge	mvd15, [r5, #508]!	; 0x1fc
    2f9c:	strdcs	lr, [r1], -r8
    2fa0:	ldrbtmi	r4, [fp], #-3054	; 0xfffff412
    2fa4:	sbceq	lr, r0, r3, lsl #22
    2fa8:	strcc	pc, [ip, #-2256]	; 0xfffff730
    2fac:	eorscc	pc, r0, r9, asr #17
    2fb0:	blt	ffa80fb4 <__assert_fail@plt+0xffa7eb34>
    2fb4:	strtmi	r4, [r8], -sl, ror #19
    2fb8:			; <UNDEFINED> instruction: 0xf5014479
    2fbc:			; <UNDEFINED> instruction: 0xf7fe71e0
    2fc0:	ldrdcs	lr, [r1, -ip]
    2fc4:			; <UNDEFINED> instruction: 0xf7fe4628
    2fc8:	blmi	ff9bef00 <__assert_fail@plt+0xff9bca80>
    2fcc:			; <UNDEFINED> instruction: 0xf8df2600
    2fd0:	ldrbtmi	sl, [fp], #-920	; 0xfffffc68
    2fd4:	orrsls	pc, r4, #14614528	; 0xdf0000
    2fd8:	andeq	pc, r8, #-1073741824	; 0xc0000000
    2fdc:	ldrbtmi	r4, [r9], #1274	; 0x4fa
    2fe0:			; <UNDEFINED> instruction: 0x4690461f
    2fe4:	ands	r9, r8, r5, lsl #4
    2fe8:	blcc	141150 <__assert_fail@plt+0x13ecd0>
    2fec:			; <UNDEFINED> instruction: 0xf8944628
    2ff0:	bl	2870d8 <__assert_fail@plt+0x284c58>
    2ff4:	cmpeq	fp, r3, asr #4
    2ff8:			; <UNDEFINED> instruction: 0x0c03eb09
    2ffc:	ldmibvs	r2, {r0, r3, r6, r7, r9, sl}
    3000:	bleq	13e678 <__assert_fail@plt+0x13c1f8>
    3004:			; <UNDEFINED> instruction: 0xf022bf48
    3008:			; <UNDEFINED> instruction: 0xf8590201
    300c:			; <UNDEFINED> instruction: 0xf7fe1003
    3010:	stmdacs	r0, {r1, r3, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    3014:	sbchi	pc, fp, r0
    3018:	ldmdavs	fp!, {r0, r9, sl, ip, sp}^
    301c:	mvnle	r4, #-536870903	; 0xe0000009
    3020:	stmdbvs	r0!, {r0, r1, r4, r6, r7, r8, fp, lr}
    3024:	eorsvs	r4, sp, r9, ror r4
    3028:	stmib	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    302c:	ldrdcc	pc, [r0], #135	; 0x87	; <UNPREDICTABLE>
    3030:			; <UNDEFINED> instruction: 0xf0002b06
    3034:	ldmdavs	r8!, {r1, r3, r9, pc}
    3038:	stmib	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    303c:	strcs	r4, [r0, #-3021]	; 0xfffff433
    3040:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    3044:	stm	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3048:	stmdbvs	r0!, {r0, r1, r3, r6, r7, r8, fp, lr}
    304c:			; <UNDEFINED> instruction: 0xf7fe4479
    3050:	stmdavs	r0!, {r1, r3, r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    3054:	svc	0x006cf7fe
    3058:			; <UNDEFINED> instruction: 0xf7fe68a0
    305c:	and	lr, r4, sl, ror #30
    3060:	eoreq	pc, r5, r0, asr r8	; <UNPREDICTABLE>
    3064:			; <UNDEFINED> instruction: 0xf7fe3501
    3068:	ldmib	r4, {r2, r5, r6, r8, r9, sl, fp, sp, lr, pc}^
    306c:	addsmi	r0, sp, #671088640	; 0x28000000
    3070:			; <UNDEFINED> instruction: 0xf7fed3f6
    3074:	qsaxmi	lr, r0, lr
    3078:	svc	0x005af7fe
    307c:	bmi	fefcb084 <__assert_fail@plt+0xfefc8c04>
    3080:	ldrbtmi	r4, [sl], #-2904	; 0xfffff4a8
    3084:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3088:	subsmi	r9, sl, fp, lsl fp
    308c:	msrhi	SPSR_fc, #64	; 0x40
    3090:	ldc	0, cr11, [sp], #116	; 0x74
    3094:	pop	{r1, r8, r9, fp, pc}
    3098:	ldmibmi	r9!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    309c:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    30a0:	svc	0x0084f7fe
    30a4:	strtmi	r2, [r8], -r1, lsl #2
    30a8:	ldmda	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    30ac:	smlabbcs	r1, sp, r7, lr
    30b0:			; <UNDEFINED> instruction: 0xf7fe4628
    30b4:	ldmibmi	r3!, {r1, r2, r4, r6, r8, r9, sl, fp, sp, lr, pc}
    30b8:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    30bc:	svc	0x0076f7fe
    30c0:	smlabbcs	r1, r3, r7, lr
    30c4:			; <UNDEFINED> instruction: 0xf7fe4628
    30c8:	ldrb	lr, [lr, -r2, lsl #30]!
    30cc:	ldrtmi	r4, [r9], -r2, asr #12
    30d0:	ldm	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    30d4:			; <UNDEFINED> instruction: 0xf1a0e5aa
    30d8:	blcs	1743d64 <__assert_fail@plt+0x17418e4>
    30dc:	stcge	6, cr15, [r3, #-252]	; 0xffffff04
    30e0:	strmi	r4, [r3], -r9, lsr #21
    30e4:	stmdavs	r8!, {r0, r8, sp}
    30e8:			; <UNDEFINED> instruction: 0xf7ff447a
    30ec:	ldrbt	lr, [sl], #2284	; 0x8ec
    30f0:	ldrbtmi	r4, [fp], #-2982	; 0xfffff45a
    30f4:	strb	r6, [sp, #-2137]!	; 0xfffff7a7
    30f8:			; <UNDEFINED> instruction: 0xf1044fa5
    30fc:	strcs	r0, [r0, #-1552]	; 0xfffff9f0
    3100:	and	r4, r4, pc, ror r4
    3104:			; <UNDEFINED> instruction: 0x4631463a
    3108:	stmia	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    310c:	bvs	ff8d0518 <__assert_fail@plt+0xff8ce098>
    3110:			; <UNDEFINED> instruction: 0xf4bf429d
    3114:	bvs	fe8ee774 <__assert_fail@plt+0xfe8ec2f4>
    3118:	b	13d49a0 <__assert_fail@plt+0x13d2520>
    311c:			; <UNDEFINED> instruction: 0xf8530885
    3120:			; <UNDEFINED> instruction: 0xf0011025
    3124:	stmdacs	r0, {r0, r2, r3, r7, fp, ip, sp, lr, pc}
    3128:			; <UNDEFINED> instruction: 0xf894d1ec
    312c:			; <UNDEFINED> instruction: 0x079b3038
    3130:	ldmibmi	r8, {r2, r3, r5, r6, r7, r8, sl, ip, lr, pc}
    3134:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    3138:	svc	0x005cf7fe
    313c:			; <UNDEFINED> instruction: 0xf8536aa3
    3140:			; <UNDEFINED> instruction: 0xf7ff1008
    3144:	andcs	lr, r1, r0, asr #16
    3148:			; <UNDEFINED> instruction: 0xf857e799
    314c:			; <UNDEFINED> instruction: 0x212c3023
    3150:	movwls	r4, #17944	; 0x4618
    3154:	stmda	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3158:			; <UNDEFINED> instruction: 0xf0402800
    315c:	bmi	fe3a3d20 <__assert_fail@plt+0xfe3a18a0>
    3160:			; <UNDEFINED> instruction: 0xf8942106
    3164:	ldrbtmi	r3, [sl], #-56	; 0xffffffc8
    3168:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
    316c:	eorscc	pc, r8, r4, lsl #17
    3170:	rscne	pc, r0, r2, asr #17
    3174:	andcc	lr, r4, #-654311424	; 0xd9000000
    3178:			; <UNDEFINED> instruction: 0xf8422300
    317c:	movwcc	r3, #7940	; 0x1f04
    3180:	mvnsle	r2, fp, lsl fp
    3184:	ldrbtmi	r4, [sl], #-2693	; 0xfffff57b
    3188:	bls	15b2dc <__assert_fail@plt+0x158e5c>
    318c:			; <UNDEFINED> instruction: 0xf47f2a00
    3190:	ldrbt	sl, [sp], #3306	; 0xcea
    3194:	orrcs	r2, r0, r0, lsr #6
    3198:	rscvs	r2, r3, #1
    319c:	mrc	7, 1, APSR_nzcv, cr12, cr14, {7}
    31a0:	ldmdbmi	pc!, {r7, r8, fp, ip, sp, pc}^	; <UNPREDICTABLE>
    31a4:	andcs	r2, r1, r0, lsl #5
    31a8:			; <UNDEFINED> instruction: 0xf7fe4479
    31ac:	andls	lr, r4, r8, ror #30
    31b0:			; <UNDEFINED> instruction: 0xf7fe4628
    31b4:	bmi	1eff0e4 <__assert_fail@plt+0x1efcc64>
    31b8:	ldrbtmi	r9, [sl], #-2820	; 0xfffff4fc
    31bc:			; <UNDEFINED> instruction: 0xe73d6013
    31c0:	ldrb	r2, [ip, -r1]
    31c4:	adcvs	r9, r0, #4, 22	; 0x1000
    31c8:			; <UNDEFINED> instruction: 0xf0002b00
    31cc:	svcmi	0x007682a6
    31d0:	stmdals	r4, {r1, r4, r8, r9, fp, sp, pc}
    31d4:	ldrbtmi	r2, [pc], #-1280	; 31dc <__assert_fail@plt+0xd5c>
    31d8:	bcc	43ea00 <__assert_fail@plt+0x43c580>
    31dc:	svclt	0x0000e0e8
    31e0:	andeq	r7, r1, ip, ror #17
    31e4:	andeq	r0, r0, ip, lsr r2
    31e8:	andeq	r7, r1, r2, ror #17
    31ec:			; <UNDEFINED> instruction: 0x000051b2
    31f0:	muleq	r0, r8, r7
    31f4:	andeq	r5, r0, r8, asr r3
    31f8:	andeq	r5, r0, r4, lsr #6
    31fc:	andeq	r1, r0, sp, asr fp
    3200:	strdeq	r7, [r1], -r6
    3204:	ldrdeq	r6, [r1], -r4
    3208:	andeq	r5, r0, ip, lsr #5
    320c:	andeq	r5, r0, r2, lsr #20
    3210:	andeq	r5, r0, ip, lsl #5
    3214:	muleq	r1, r8, sl
    3218:	andeq	r6, r0, r0, ror #2
    321c:	andeq	r7, r1, r2, lsr #19
    3220:	muleq	r1, r0, r9
    3224:	andeq	r0, r0, r0, ror #4
    3228:	andeq	r5, r0, lr, ror #16
    322c:	andeq	r5, r0, ip, asr r8
    3230:	andeq	r5, r0, r2, asr r8
    3234:	andeq	r5, r0, r4, asr #16
    3238:	strdeq	r7, [r1], -r0
    323c:			; <UNDEFINED> instruction: 0x000057bc
    3240:			; <UNDEFINED> instruction: 0x000057b6
    3244:	andeq	r7, r1, r4, asr #17
    3248:	andeq	r5, r0, r2, lsl #15
    324c:	andeq	r5, r0, ip, ror r7
    3250:	andeq	r7, r1, lr, lsl #17
    3254:	andeq	r7, r1, r4, ror r8
    3258:	andeq	r7, r1, r8, ror #16
    325c:			; <UNDEFINED> instruction: 0x000177b6
    3260:	andeq	r7, r1, lr, lsl #15
    3264:	andeq	r7, r1, r8, asr r7
    3268:	andeq	r7, r1, sl, asr #14
    326c:	andeq	r7, r1, lr, lsr r7
    3270:	muleq	r0, lr, r5
    3274:	andeq	r0, r0, r8, asr r2
    3278:	muleq	r0, r8, r5
    327c:	andeq	r7, r1, sl, asr r6
    3280:	andeq	r7, r1, lr, lsl #12
    3284:	andeq	r0, r0, r4, asr #4
    3288:			; <UNDEFINED> instruction: 0x00004db8
    328c:	andeq	r6, r1, r6, lsl #21
    3290:	ldrdeq	r5, [r0], -r8
    3294:	andeq	r4, r0, ip, lsr sp
    3298:	andeq	r5, r0, r0, asr r4
    329c:	andeq	r0, r0, r0, asr #4
    32a0:	andeq	r7, r1, r4, ror #9
    32a4:	andeq	r7, r1, sl, asr #9
    32a8:	andeq	r7, r1, r8, lsr #9
    32ac:	andeq	r0, r0, r1, asr lr
    32b0:	andeq	r7, r1, lr, lsl #9
    32b4:	andeq	r7, r1, r2, lsl #9
    32b8:	andeq	r7, r1, sl, asr #8
    32bc:	andeq	r0, r0, r5, lsr #25
    32c0:			; <UNDEFINED> instruction: 0x000173bc
    32c4:	andeq	r5, r0, r6, ror #5
    32c8:	andeq	r0, r0, r0, asr r2
    32cc:			; <UNDEFINED> instruction: 0x00004bb2
    32d0:	andeq	r6, r1, r4, ror #16
    32d4:	andeq	r5, r0, ip, ror #3
    32d8:	andeq	r4, r0, r0, lsr #23
    32dc:	muleq	r0, r2, fp
    32e0:			; <UNDEFINED> instruction: 0x00004bb6
    32e4:	andeq	r4, r0, lr, lsr #23
    32e8:	ldrdeq	r4, [r0], -lr
    32ec:	andeq	r4, r0, r6, lsl ip
    32f0:	andeq	r4, r0, r6, asr #24
    32f4:	andeq	r4, r0, lr, ror ip
    32f8:	andeq	r4, r0, r6, lsr #25
    32fc:	ldrdeq	r4, [r0], -lr
    3300:	andeq	r4, r0, r6, lsl sp
    3304:	andeq	r4, r0, lr, lsr sp
    3308:	andeq	r4, r0, r6, ror sp
    330c:	muleq	r0, r2, sp
    3310:			; <UNDEFINED> instruction: 0x00004db2
    3314:	ldrdeq	r4, [r0], -r6
    3318:	strdeq	r4, [r0], -r2
    331c:	andeq	r4, r0, lr, lsr #28
    3320:	andeq	r4, r0, sl, asr #28
    3324:	andeq	r4, r0, sl, ror #28
    3328:	muleq	r0, lr, lr
    332c:			; <UNDEFINED> instruction: 0x00004ebe
    3330:	ldrdeq	r4, [r0], -lr
    3334:	andeq	r4, r0, r2, lsl pc
    3338:	andeq	r4, r0, sl, lsr pc
    333c:	andeq	r4, r0, sl, asr pc
    3340:	andeq	r4, r0, r2, ror #30
    3344:	andeq	r4, r0, lr, ror pc
    3348:	andeq	r4, r0, r6, asr pc
    334c:	andeq	r4, r0, lr, asr pc
    3350:	andeq	r4, r0, r0, ror pc
    3354:	andeq	r4, r0, r2, ror #30
    3358:	andeq	r4, r0, r6, ror pc
    335c:	andeq	r6, r1, sl, lsl #11
    3360:	andeq	r5, r0, r0, asr r7
    3364:	andeq	r7, r1, r6, asr #32
    3368:	andeq	r6, r1, r0, asr r5
    336c:	andeq	r6, r1, lr, asr #10
    3370:	andeq	r0, r0, r9, ror ip
    3374:	ldrdeq	r6, [r1], -r8
    3378:	muleq	r0, r9, r8
    337c:	andeq	r6, r1, r2, lsl sp
    3380:	andeq	r4, r0, r2, lsr r8
    3384:	andeq	r4, r0, lr, lsr #15
    3388:	andeq	r4, r0, r4, lsl #15
    338c:	andeq	r6, r1, r6, lsr #30
    3390:	andeq	r0, r0, sp, asr #15
    3394:			; <UNDEFINED> instruction: 0x00004eba
    3398:			; <UNDEFINED> instruction: 0x00016eb2
    339c:	muleq	r1, r2, lr
    33a0:	ldrdeq	r4, [r0], -r4	; <UNPREDICTABLE>
    33a4:	andeq	r6, r1, lr, asr lr
    33a8:	andeq	r4, r0, r6, lsl lr
    33ac:	andcs	r4, r0, r5, asr #12
    33b0:			; <UNDEFINED> instruction: 0xf7fe4639
    33b4:			; <UNDEFINED> instruction: 0x4606ef9a
    33b8:			; <UNDEFINED> instruction: 0xf0002800
    33bc:			; <UNDEFINED> instruction: 0xf9968152
    33c0:	mrslt	r3, (UNDEF: 67)
    33c4:	bne	43ec2c <__assert_fail@plt+0x43c7ac>
    33c8:			; <UNDEFINED> instruction: 0xf7fe2200
    33cc:	blls	4bef44 <__assert_fail@plt+0x4bcac4>
    33d0:	mulcc	r0, r3, r9
    33d4:			; <UNDEFINED> instruction: 0xf8d4b1f3
    33d8:			; <UNDEFINED> instruction: 0xf105a028
    33dc:	bl	2853e8 <__assert_fail@plt+0x282f68>
    33e0:	ldrtmi	r0, [r0], -r5, lsl #11
    33e4:	mrc	7, 0, APSR_nzcv, cr4, cr14, {7}
    33e8:	stmdacs	r0, {r1, r2, r9, sl, lr}
    33ec:	bichi	pc, r1, r0
    33f0:	eorvs	r6, lr, r2, ror #21
    33f4:	bicsle	r4, r9, r2, asr #10
    33f8:	eoreq	pc, r0, #8, 2
    33fc:	rscvs	r4, r2, #80, 12	; 0x5000000
    3400:			; <UNDEFINED> instruction: 0x46290095
    3404:	mrc	7, 0, APSR_nzcv, cr12, cr14, {7}
    3408:	vstrcs.16	s22, [r0, #-32]	; 0xffffffe0	; <UNPREDICTABLE>
    340c:	orrshi	pc, r0, r0, asr #32
    3410:	strb	r6, [fp, r0, lsr #5]
    3414:	stcl	7, cr15, [lr, #-1016]	; 0xfffffc08
    3418:			; <UNDEFINED> instruction: 0xf0002800
    341c:	stmdavs	r6, {r0, r1, r2, r7, r8, pc}
    3420:	stmdaeq	r1, {r0, r2, r8, ip, sp, lr, pc}
    3424:	ldrdge	pc, [r8], -r4	; <UNPREDICTABLE>
    3428:	streq	lr, [r5, #2826]	; 0xb0a
    342c:	sbcsle	r2, pc, r0, lsl #28
    3430:			; <UNDEFINED> instruction: 0xf7fee7d7
    3434:	stmdavs	r3, {r5, r6, r7, r9, sl, fp, sp, lr, pc}
    3438:			; <UNDEFINED> instruction: 0xf43f2b0d
    343c:	stmibmi	pc, {r1, r2, r6, r7, r8, r9, fp, sp, pc}^	; <UNPREDICTABLE>
    3440:	bls	1cb44c <__assert_fail@plt+0x1c8fcc>
    3444:			; <UNDEFINED> instruction: 0xf7fe4479
    3448:	andcs	lr, r0, sl, lsl lr
    344c:	ldrdge	pc, [r0], -r7
    3450:	svc	0x009ef7fe
    3454:	strmi	r2, [sp], -r0, lsl #2
    3458:	pkhbtmi	sl, r0, r2, lsl #28
    345c:			; <UNDEFINED> instruction: 0xf7fe4650
    3460:	blmi	ff1ff1f0 <__assert_fail@plt+0xff1fcd70>
    3464:	ldrbtmi	r9, [fp], #-3845	; 0xfffff0fb
    3468:	blmi	ff1a8080 <__assert_fail@plt+0xff1a5c00>
    346c:	ldrbtmi	r9, [fp], #-1029	; 0xfffffbfb
    3470:	andslt	pc, r8, sp, asr #17
    3474:	bcc	43ec9c <__assert_fail@plt+0x43c81c>
    3478:	eor	r4, r3, r1, lsl #13
    347c:	strbmi	r4, [r8], -r9, lsr #12
    3480:	mrc	7, 5, APSR_nzcv, cr2, cr14, {7}
    3484:	blne	1415e8 <__assert_fail@plt+0x13f168>
    3488:	andcs	r9, r5, #4, 22	; 0x1000
    348c:	cmpne	r1, r3, lsl #22
    3490:	strmi	r6, [r4], -r9, lsl #17
    3494:			; <UNDEFINED> instruction: 0xf7fe4658
    3498:	strmi	lr, [r3], lr, lsr #27
    349c:			; <UNDEFINED> instruction: 0xf7fe4620
    34a0:	strmi	lr, [r4], -r8, ror #29
    34a4:	ldrbmi	fp, [r8], -r8, ror #2
    34a8:	mrc	7, 3, APSR_nzcv, cr2, cr14, {7}
    34ac:	bne	43ed14 <__assert_fail@plt+0x43c894>
    34b0:	strls	r4, [r1], #-1626	; 0xfffff9a6
    34b4:	msreq	CPSR_xc, #192, 2	; 0x30
    34b8:	andls	r2, r0, r0, lsr #32
    34bc:			; <UNDEFINED> instruction: 0xf7fe2001
    34c0:	strcc	lr, [r1, #-3824]	; 0xfffff110
    34c4:			; <UNDEFINED> instruction: 0x46414632
    34c8:			; <UNDEFINED> instruction: 0xf7fe4650
    34cc:	strmi	lr, [r3], r0, lsr #29
    34d0:	sbcsle	r2, r3, r0, lsl #16
    34d4:	ldmib	sp, {r6, r9, sl, lr}^
    34d8:			; <UNDEFINED> instruction: 0xf7fe4b05
    34dc:	blmi	feabe954 <__assert_fail@plt+0xfeabc4d4>
    34e0:	andcs	r4, r5, #2785280	; 0x2a8000
    34e4:			; <UNDEFINED> instruction: 0xf85b2000
    34e8:	ldrbtmi	r3, [r9], #-3
    34ec:	movwls	r6, #22557	; 0x581d
    34f0:	stc	7, cr15, [r0, #1016]	; 0x3f8
    34f4:	strmi	r2, [r2], -r1, lsl #2
    34f8:			; <UNDEFINED> instruction: 0xf7fe4628
    34fc:	blvs	8ff094 <__assert_fail@plt+0x8fcc14>
    3500:	stmdbvs	r5!, {r0, r5, r6, r8, r9, fp, sp, lr}^
    3504:	bcc	43ed2c <__assert_fail@plt+0x43c8ac>
    3508:			; <UNDEFINED> instruction: 0xf0002900
    350c:	stmdage	sl, {r3, r8, pc}
    3510:			; <UNDEFINED> instruction: 0xf7fe2200
    3514:	ldmibmi	lr, {r2, r3, r7, r8, r9, sl, fp, sp, lr, pc}
    3518:	stmdage	fp, {r1, r3, r5, r9, sl, lr}
    351c:	rsbsls	pc, r4, #14614528	; 0xdf0000
    3520:			; <UNDEFINED> instruction: 0xf8df4479
    3524:			; <UNDEFINED> instruction: 0xf000a274
    3528:	stmdbls	fp, {r0, r3, r4, r9, fp, ip, sp, lr, pc}
    352c:	stmdals	sl, {r9, sp}
    3530:	stc	7, cr15, [r0, #1016]	; 0x3f8
    3534:	rsblt	pc, r4, #14614528	; 0xdf0000
    3538:	ldrbtmi	r9, [r9], #2058	; 0x80a
    353c:	stc	7, cr15, [r4], {254}	; 0xfe
    3540:	andcs	r9, r3, #655360	; 0xa0000
    3544:			; <UNDEFINED> instruction: 0xf7fe2300
    3548:			; <UNDEFINED> instruction: 0xf10deda6
    354c:	svcge	0x000c083c
    3550:	ldrbtmi	r4, [fp], #1274	; 0x4fa
    3554:	sub	r9, sp, r6, lsl #8
    3558:	blge	429588 <__assert_fail@plt+0x427108>
    355c:	ldrbmi	sl, [r1], -sp, lsl #20
    3560:	ldc	7, cr15, [lr, #-1016]	; 0xfffffc08
    3564:	blle	134d56c <__assert_fail@plt+0x134b0ec>
    3568:	blge	469598 <__assert_fail@plt+0x467118>
    356c:	ldrbmi	sl, [r9], -lr, lsl #20
    3570:	ldc	7, cr15, [r6, #-1016]	; 0xfffffc08
    3574:	blle	114d57c <__assert_fail@plt+0x114b0fc>
    3578:	stmdals	sl, {r0, r4, r5, r9, sl, lr}
    357c:	mcr	7, 4, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
    3580:	ldmib	sp, {r8, r9, sp}^
    3584:	vand	d16, d4, d2
    3588:	vmlal.s<illegal width 8>	q9, d0, d0[0]
    358c:			; <UNDEFINED> instruction: 0xf003020f
    3590:	strmi	pc, [r1], -r5, ror #30
    3594:	beq	43edfc <__assert_fail@plt+0x43c97c>
    3598:	ldc2l	0, cr15, [r2]
    359c:			; <UNDEFINED> instruction: 0x4604213d
    35a0:			; <UNDEFINED> instruction: 0xf7fe980c
    35a4:	teqcs	sp, ip	; <illegal shifter operand>
    35a8:	stmdals	sp, {r1, r9, sl, lr}
    35ac:	andls	r3, ip, #268435456	; 0x10000000
    35b0:			; <UNDEFINED> instruction: 0xf7fe9204
    35b4:	teqcs	sp, r4	; <illegal shifter operand>
    35b8:	stmdals	lr, {r0, r2, r9, sl, lr}
    35bc:	strls	r3, [sp, #-1281]	; 0xfffffaff
    35c0:	stcl	7, cr15, [ip, #1016]!	; 0x3f8
    35c4:	strtmi	r9, [r3], -r4, lsl #20
    35c8:	stmib	sp, {r0, r8, sp}^
    35cc:	bmi	1d0c9d4 <__assert_fail@plt+0x1d0a554>
    35d0:			; <UNDEFINED> instruction: 0xf100447a
    35d4:	stmdals	r5, {r0, sl, fp}
    35d8:	andgt	pc, r8, sp, asr #17
    35dc:	eorsgt	pc, r8, sp, asr #17
    35e0:			; <UNDEFINED> instruction: 0xf7fe6800
    35e4:			; <UNDEFINED> instruction: 0x4620ee70
    35e8:	stc	7, cr15, [r2], #1016	; 0x3f8
    35ec:			; <UNDEFINED> instruction: 0xf7fe980a
    35f0:	teqlt	r8, r6, asr #28
    35f4:	strbmi	r9, [r3], -sl, lsl #16
    35f8:			; <UNDEFINED> instruction: 0x4649463a
    35fc:	ldcl	7, cr15, [r0], {254}	; 0xfe
    3600:	ble	fea4d608 <__assert_fail@plt+0xfea4b188>
    3604:	stcls	8, cr9, [r6], {11}
    3608:	ldc	7, cr15, [r2], {254}	; 0xfe
    360c:			; <UNDEFINED> instruction: 0xf7fe980a
    3610:	stmdals	sl, {r4, sl, fp, sp, lr, pc}
    3614:	ldcl	7, cr15, [sl, #-1016]!	; 0xfffffc08
    3618:	andcs	r9, sl, r5, lsl #22
    361c:			; <UNDEFINED> instruction: 0xf7fe6819
    3620:	str	lr, [fp, #-3744]	; 0xfffff160
    3624:			; <UNDEFINED> instruction: 0xf7fe2101
    3628:			; <UNDEFINED> instruction: 0xf7ffec52
    362c:	andcs	fp, r2, r5, lsl fp
    3630:			; <UNDEFINED> instruction: 0xf7fee4b6
    3634:	stmdavs	r3, {r5, r6, r7, r8, sl, fp, sp, lr, pc}
    3638:			; <UNDEFINED> instruction: 0xf43f2b0d
    363c:	ldmdbmi	r9, {r2, r5, r6, r7, r9, fp, sp, pc}^
    3640:	bls	20b64c <__assert_fail@plt+0x2091cc>
    3644:			; <UNDEFINED> instruction: 0xf7fe4479
    3648:			; <UNDEFINED> instruction: 0xf7feed1a
    364c:	stmdavs	r0, {r2, r4, r6, r7, r8, sl, fp, sp, lr, pc}
    3650:			; <UNDEFINED> instruction: 0xf7ff4240
    3654:			; <UNDEFINED> instruction: 0xf7febad5
    3658:	stmdavs	r0, {r1, r2, r3, r6, r7, r8, sl, fp, sp, lr, pc}
    365c:			; <UNDEFINED> instruction: 0xf7ff4240
    3660:			; <UNDEFINED> instruction: 0xf894bab1
    3664:			; <UNDEFINED> instruction: 0xf0433038
    3668:			; <UNDEFINED> instruction: 0xf8840304
    366c:			; <UNDEFINED> instruction: 0xf1b93038
    3670:	suble	r0, fp, r0, lsl #30
    3674:	blge	496fac <__assert_fail@plt+0x494b2c>
    3678:	ldrbtmi	r4, [lr], #-1608	; 0xfffff9b8
    367c:	bcc	43eea4 <__assert_fail@plt+0x43ca24>
    3680:	strbmi	r4, [r8], -r1, lsl #13
    3684:			; <UNDEFINED> instruction: 0xf7fe4631
    3688:			; <UNDEFINED> instruction: 0x4607ee30
    368c:	eorsle	r2, r7, r0, lsl #16
    3690:	mulcc	r0, r7, r9
    3694:	mnfem	f3, f3
    3698:	andcs	r1, r0, #16, 20	; 0x10000
    369c:	ldcl	7, cr15, [r2, #-1016]!	; 0xfffffc08
    36a0:			; <UNDEFINED> instruction: 0xf9939b12
    36a4:			; <UNDEFINED> instruction: 0xb3a33000
    36a8:			; <UNDEFINED> instruction: 0xf7fe4638
    36ac:	pkhtbmi	lr, r1, r2, asr #29
    36b0:	svceq	0x0000f1b9
    36b4:			; <UNDEFINED> instruction: 0xf04fd0e5
    36b8:	and	r0, r1, r0, lsl #20
    36bc:	beq	13faec <__assert_fail@plt+0x13d66c>
    36c0:	ldrdcc	pc, [ip], -r9
    36c4:	andeq	pc, sl, r3, asr r8	; <UNPREDICTABLE>
    36c8:	sbcsle	r2, r9, r0, lsl #16
    36cc:			; <UNDEFINED> instruction: 0xf8d43501
    36d0:	adceq	r8, pc, r8, lsr #32
    36d4:			; <UNDEFINED> instruction: 0xf7fe3f04
    36d8:	stmdacs	r0, {r2, r3, r4, r7, sl, fp, sp, lr, pc}
    36dc:	bvs	ff8b7808 <__assert_fail@plt+0xff8b5388>
    36e0:	andeq	pc, r7, r8, asr #16
    36e4:			; <UNDEFINED> instruction: 0xd1e94295
    36e8:	eoreq	pc, r0, #1073741825	; 0x40000001
    36ec:	rscvs	r4, r2, #64, 12	; 0x4000000
    36f0:			; <UNDEFINED> instruction: 0x46390097
    36f4:	stc	7, cr15, [r4], #1016	; 0x3f8
    36f8:	bllt	fe9f1b00 <__assert_fail@plt+0xfe9ef680>
    36fc:	ldrb	r6, [sp, r0, lsr #5]
    3700:	mlascc	r8, r4, r8, pc	; <UNPREDICTABLE>
    3704:	movweq	pc, #16451	; 0x4043	; <UNPREDICTABLE>
    3708:	eorscc	pc, r8, r4, lsl #17
    370c:			; <UNDEFINED> instruction: 0xf7ff62e5
    3710:			; <UNDEFINED> instruction: 0xf7feba7f
    3714:	pkhbtmi	lr, r1, r8, lsl #29
    3718:	ldrmi	lr, [sp], -sl, asr #15
    371c:	stmdage	sl, {r1, r3, r5, r7, r8, r9, sl, sp, lr, pc}
    3720:			; <UNDEFINED> instruction: 0xf7fe2101
    3724:	ldrbt	lr, [r6], r2, ror #24
    3728:			; <UNDEFINED> instruction: 0xf9a0f000
    372c:	ldrt	r4, [sp], -r8, lsr #13
    3730:			; <UNDEFINED> instruction: 0x462a491e
    3734:	ldrbtmi	r2, [r9], #-1
    3738:	stc	7, cr15, [r0], #1016	; 0x3f8
    373c:	andcs	r4, r5, #28, 18	; 0x70000
    3740:	ldrbtmi	r2, [r9], #-0
    3744:	mrrc	7, 15, pc, r6, cr14	; <UNPREDICTABLE>
    3748:	andcs	r4, r1, r1, lsl #12
    374c:	ldcl	7, cr15, [r0, #1016]!	; 0x3f8
    3750:	andcs	r4, r5, #24, 18	; 0x60000
    3754:			; <UNDEFINED> instruction: 0xf7fe4479
    3758:	strmi	lr, [r1], -lr, asr #24
    375c:			; <UNDEFINED> instruction: 0xf7fe2001
    3760:			; <UNDEFINED> instruction: 0xf7feec8e
    3764:	ldmdbmi	r4, {r1, r5, r6, sl, fp, sp, lr, pc}
    3768:	andcs	r4, r1, sl, lsr r6
    376c:			; <UNDEFINED> instruction: 0xf7fe4479
    3770:	ldmdbmi	r2, {r1, r2, r7, sl, fp, sp, lr, pc}
    3774:	ldrbtmi	r2, [r9], #-1
    3778:	stc	7, cr15, [r0], {254}	; 0xfe
    377c:	strdeq	r4, [r0], -ip
    3780:	andeq	r6, r1, r6, asr #1
    3784:			; <UNDEFINED> instruction: 0x00004bb6
    3788:	andeq	r0, r0, r0, asr r2
    378c:	andeq	r4, r0, sl, asr #22
    3790:	andeq	r4, r0, r4, lsr #22
    3794:	andeq	r4, r0, r2, lsl fp
    3798:	andeq	r4, r0, r0, lsl fp
    379c:	andeq	r4, r0, r6, lsl fp
    37a0:	andeq	r4, r0, r0, lsr #21
    37a4:	strdeq	r3, [r0], -ip
    37a8:	andeq	r4, r0, r2, ror r9
    37ac:	andeq	r3, r0, r6, asr #30
    37b0:	andeq	r4, r0, lr, ror #16
    37b4:			; <UNDEFINED> instruction: 0x000048b0
    37b8:	andeq	r3, r0, r0, lsl pc
    37bc:	andeq	r3, r0, lr, asr #31
    37c0:	bleq	3f904 <__assert_fail@plt+0x3d484>
    37c4:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    37c8:	strbtmi	fp, [sl], -r2, lsl #24
    37cc:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    37d0:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    37d4:	ldrmi	sl, [sl], #776	; 0x308
    37d8:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    37dc:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    37e0:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    37e4:			; <UNDEFINED> instruction: 0xf85a4b06
    37e8:	stmdami	r6, {r0, r1, ip, sp}
    37ec:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    37f0:	ldc	7, cr15, [r8], {254}	; 0xfe
    37f4:	mcr	7, 0, pc, cr2, cr14, {7}	; <UNPREDICTABLE>
    37f8:	andeq	r6, r1, r0, lsr #11
    37fc:	andeq	r0, r0, r0, lsr r2
    3800:	andeq	r0, r0, ip, asr #4
    3804:	andeq	r0, r0, r4, asr r2
    3808:	ldr	r3, [pc, #20]	; 3824 <__assert_fail@plt+0x13a4>
    380c:	ldr	r2, [pc, #20]	; 3828 <__assert_fail@plt+0x13a8>
    3810:	add	r3, pc, r3
    3814:	ldr	r2, [r3, r2]
    3818:	cmp	r2, #0
    381c:	bxeq	lr
    3820:	b	2154 <__gmon_start__@plt>
    3824:	andeq	r6, r1, r0, lsl #11
    3828:	andeq	r0, r0, r8, asr #4
    382c:	blmi	1d584c <__assert_fail@plt+0x1d33cc>
    3830:	bmi	1d4a18 <__assert_fail@plt+0x1d2598>
    3834:	addmi	r4, r3, #2063597568	; 0x7b000000
    3838:	andle	r4, r3, sl, ror r4
    383c:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    3840:	ldrmi	fp, [r8, -r3, lsl #2]
    3844:	svclt	0x00004770
    3848:	andeq	r6, r1, r4, ror #15
    384c:	andeq	r6, r1, r0, ror #15
    3850:	andeq	r6, r1, ip, asr r5
    3854:	andeq	r0, r0, r8, lsr r2
    3858:	stmdbmi	r9, {r3, fp, lr}
    385c:	bmi	254a44 <__assert_fail@plt+0x2525c4>
    3860:	bne	254a4c <__assert_fail@plt+0x2525cc>
    3864:	svceq	0x00cb447a
    3868:			; <UNDEFINED> instruction: 0x01a1eb03
    386c:	andle	r1, r3, r9, asr #32
    3870:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    3874:	ldrmi	fp, [r8, -r3, lsl #2]
    3878:	svclt	0x00004770
    387c:			; <UNDEFINED> instruction: 0x000167b8
    3880:			; <UNDEFINED> instruction: 0x000167b4
    3884:	andeq	r6, r1, r0, lsr r5
    3888:	andeq	r0, r0, ip, asr r2
    388c:	blmi	2b0cb4 <__assert_fail@plt+0x2ae834>
    3890:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    3894:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    3898:	blmi	271e4c <__assert_fail@plt+0x26f9cc>
    389c:	ldrdlt	r5, [r3, -r3]!
    38a0:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    38a4:			; <UNDEFINED> instruction: 0xf7fe6818
    38a8:			; <UNDEFINED> instruction: 0xf7ffeafa
    38ac:	blmi	1c37b0 <__assert_fail@plt+0x1c1330>
    38b0:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    38b4:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    38b8:	andeq	r6, r1, r2, lsl #15
    38bc:	andeq	r6, r1, r0, lsl #10
    38c0:	andeq	r0, r0, r4, lsr r2
    38c4:	andeq	r6, r1, lr, asr r7
    38c8:	andeq	r6, r1, r2, ror #14
    38cc:	svclt	0x0000e7c4
    38d0:	stmdavs	fp, {r1, r6, fp, sp, lr}^
    38d4:	stmdale	r4, {r1, r3, r4, r7, r9, lr}
    38d8:			; <UNDEFINED> instruction: 0xf04fbf34
    38dc:	strdcs	r3, [r0], -pc	; <UNPREDICTABLE>
    38e0:	andcs	r4, r1, r0, ror r7
    38e4:	svclt	0x00004770
    38e8:			; <UNDEFINED> instruction: 0x4604b510
    38ec:			; <UNDEFINED> instruction: 0xf7fe6800
    38f0:	stmiavs	r0!, {r5, r8, r9, fp, sp, lr, pc}
    38f4:	bl	7418f4 <__assert_fail@plt+0x73f474>
    38f8:			; <UNDEFINED> instruction: 0xf7fe6920
    38fc:	bvs	183e56c <__assert_fail@plt+0x183c0ec>
    3900:	bl	5c1900 <__assert_fail@plt+0x5bf480>
    3904:			; <UNDEFINED> instruction: 0xf7fe6ae0
    3908:	blvs	83e560 <__assert_fail@plt+0x83c0e0>
    390c:	bl	44190c <__assert_fail@plt+0x43f48c>
    3910:			; <UNDEFINED> instruction: 0xf7fe6ba0
    3914:	blvs	ff83e554 <__assert_fail@plt+0xff83c0d4>
    3918:	bl	2c1918 <__assert_fail@plt+0x2bf498>
    391c:			; <UNDEFINED> instruction: 0xf7fe6c60
    3920:	vstmiavs	r0!, {d14-d17}
    3924:	bl	141924 <__assert_fail@plt+0x13f4a4>
    3928:			; <UNDEFINED> instruction: 0xf7fe6ce0
    392c:	vstmdbvs	r0!, {d14}
    3930:	b	fffc1930 <__assert_fail@plt+0xfffbf4b0>
    3934:			; <UNDEFINED> instruction: 0xf7fe6d60
    3938:			; <UNDEFINED> instruction: 0x6de0eafc
    393c:	b	ffe4193c <__assert_fail@plt+0xffe3f4bc>
    3940:			; <UNDEFINED> instruction: 0xf7fe6e20
    3944:			; <UNDEFINED> instruction: 0x6e60eaf6
    3948:	b	ffcc1948 <__assert_fail@plt+0xffcbf4c8>
    394c:			; <UNDEFINED> instruction: 0xf7fe6da0
    3950:			; <UNDEFINED> instruction: 0x4620ed38
    3954:			; <UNDEFINED> instruction: 0x4010e8bd
    3958:	blt	ffa41958 <__assert_fail@plt+0xffa3f4d8>
    395c:	tstcs	r1, lr, lsl #8
    3960:	addlt	fp, r2, r0, lsl #10
    3964:	ldrsb	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    3968:			; <UNDEFINED> instruction: 0xf8dfab03
    396c:	ldrbtmi	ip, [lr], #80	; 0x50
    3970:	blcs	141ac4 <__assert_fail@plt+0x13f644>
    3974:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    3978:	ldrdgt	pc, [r0], -ip
    397c:	andgt	pc, r4, sp, asr #17
    3980:	stceq	0, cr15, [r0], {79}	; 0x4f
    3984:			; <UNDEFINED> instruction: 0xf7fe9300
    3988:	stmdacs	r0, {r2, r3, r4, r6, sl, fp, sp, lr, pc}
    398c:	bmi	33a5c4 <__assert_fail@plt+0x338144>
    3990:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
    3994:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3998:	subsmi	r9, sl, r1, lsl #22
    399c:	andlt	sp, r2, r9, lsl #2
    39a0:	bl	141b1c <__assert_fail@plt+0x13f69c>
    39a4:	ldrbmi	fp, [r0, -r3]!
    39a8:	andcs	r4, r1, r6, lsl #18
    39ac:			; <UNDEFINED> instruction: 0xf7fe4479
    39b0:			; <UNDEFINED> instruction: 0xf7feeb66
    39b4:	svclt	0x0000eb3a
    39b8:	andeq	r6, r1, r6, lsr #8
    39bc:	andeq	r0, r0, ip, lsr r2
    39c0:	andeq	r6, r1, r2, lsl #8
    39c4:	andeq	r3, r0, r4, ror #24
    39c8:	mvnsmi	lr, sp, lsr #18
    39cc:	ldcmi	6, cr4, [r3], {128}	; 0x80
    39d0:	cfmsub32mi	mvax0, mvfx4, mvfx3, mvfx15
    39d4:	ldrbtmi	r2, [ip], #-1280	; 0xfffffb00
    39d8:	strtcc	r4, [r0], #-1150	; 0xfffffb82
    39dc:			; <UNDEFINED> instruction: 0xf854e001
    39e0:	ldrtmi	r6, [sl], -r0, lsr #24
    39e4:			; <UNDEFINED> instruction: 0x46404631
    39e8:			; <UNDEFINED> instruction: 0xf7fe3420
    39ec:	stmdblt	r8, {r1, r3, sl, fp, sp, lr, pc}
    39f0:	ldrshlt	r5, [fp, #-115]!	; 0xffffff8d
    39f4:	cfldr32cs	mvfx3, [fp, #-4]
    39f8:	stmdbmi	sl, {r0, r4, r5, r6, r7, r8, ip, lr, pc}
    39fc:	andcs	r2, r0, r5, lsl #4
    3a00:			; <UNDEFINED> instruction: 0xf7fe4479
    3a04:			; <UNDEFINED> instruction: 0x4641eaf8
    3a08:	bl	ff741a08 <__assert_fail@plt+0xff73f588>
    3a0c:	rscscc	pc, pc, pc, asr #32
    3a10:	ldrhhi	lr, [r0, #141]!	; 0x8d
    3a14:	pop	{r3, r5, r9, sl, lr}
    3a18:	svclt	0x000081f0
    3a1c:	andeq	r5, r1, r6, asr fp
    3a20:	andeq	r3, r0, r0, asr ip
    3a24:	andeq	r3, r0, r0, lsr ip
    3a28:			; <UNDEFINED> instruction: 0x4616b570
    3a2c:	stmdavs	sp, {r1, r3, r4, r6, r7, r8, ip, sp, pc}
    3a30:	sbcvc	pc, r0, #1325400064	; 0x4f000000
    3a34:	blx	9da4a <__assert_fail@plt+0x9b5ca>
    3a38:			; <UNDEFINED> instruction: 0xf5a2f205
    3a3c:	ldrmi	r7, [r3], #-704	; 0xfffffd40
    3a40:	stccc	0, cr14, [r1, #-4]
    3a44:			; <UNDEFINED> instruction: 0xf103d00c
    3a48:	eorcs	r0, r0, #44, 2
    3a4c:			; <UNDEFINED> instruction: 0x461c4630
    3a50:	stcl	7, cr15, [lr], {254}	; 0xfe
    3a54:	bicvc	pc, r0, #164, 10	; 0x29000000
    3a58:	mvnsle	r2, r0, lsl #16
    3a5c:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    3a60:	strtmi	r4, [r0], -ip, lsr #12
    3a64:			; <UNDEFINED> instruction: 0x4614bd70
    3a68:	svclt	0x0000e7f8
    3a6c:	andcs	r4, r5, #81920	; 0x14000
    3a70:	ldrbtmi	r2, [r9], #-0
    3a74:			; <UNDEFINED> instruction: 0xf7feb508
    3a78:	eorscs	lr, r5, #778240	; 0xbe000
    3a7c:	andcs	r4, r1, r1, lsl #12
    3a80:	mrrc	7, 15, pc, r6, cr14	; <UNPREDICTABLE>
    3a84:	ldrdeq	r3, [r0], -r2
    3a88:			; <UNDEFINED> instruction: 0x4603b5f8
    3a8c:	blcs	81ee0 <__assert_fail@plt+0x7fa60>
    3a90:	andle	r2, r1, r4, lsr #20
    3a94:	ldcllt	0, cr2, [r8]
    3a98:	mulcs	r1, r0, r9
    3a9c:	bcs	152368 <__assert_fail@plt+0x14fee8>
    3aa0:	strdge	sp, [r2, -r8]
    3aa4:	eorcs	pc, r2, r1, asr r8	; <UNPREDICTABLE>
    3aa8:	smladmi	r8, r1, r4, r4
    3aac:	andeq	r0, r0, r3, asr #1
    3ab0:	andeq	r0, r0, pc, lsr #1
    3ab4:			; <UNDEFINED> instruction: 0xffffffe9
    3ab8:			; <UNDEFINED> instruction: 0xffffffe9
    3abc:	andeq	r0, r0, r9, lsl r0
    3ac0:	ldrdeq	r0, [r0], -r1
    3ac4:			; <UNDEFINED> instruction: 0xf993252b
    3ac8:	bcs	90bad4 <__assert_fail@plt+0x909654>
    3acc:	ldcne	15, cr11, [lr], {8}
    3ad0:			; <UNDEFINED> instruction: 0xf996d1e0
    3ad4:	ldmiblt	r4!, {lr}
    3ad8:			; <UNDEFINED> instruction: 0xf7fee7dc
    3adc:	rsclt	lr, r2, #72, 22	; 0x12000
    3ae0:			; <UNDEFINED> instruction: 0xf0043c2e
    3ae4:	cfstrscs	mvf0, [r1], {255}	; 0xff
    3ae8:	strcs	fp, [r0], #-3988	; 0xfffff06c
    3aec:	stmdavs	r3, {r0, sl, sp}
    3af0:	andscc	pc, r2, r3, lsr r8	; <UNPREDICTABLE>
    3af4:	movweq	pc, #32899	; 0x8083	; <UNPREDICTABLE>
    3af8:	bicseq	lr, r3, #20, 20	; 0x14000
    3afc:			; <UNDEFINED> instruction: 0xf916d1ca
    3b00:	stccs	15, cr4, [r0], {1}
    3b04:	stccs	0, cr13, [r4], #-792	; 0xfffffce8
    3b08:			; <UNDEFINED> instruction: 0xf996d1e7
    3b0c:	stccs	0, cr4, [r0], {1}
    3b10:			; <UNDEFINED> instruction: 0xf7fed0c0
    3b14:	vldmiane	r1!, {d14-<overflow reg d35>}
    3b18:	stmdavs	r7, {r1, r2, r4, r5, r6, r7, r8, r9, lr}
    3b1c:			; <UNDEFINED> instruction: 0xf1a4b2e2
    3b20:			; <UNDEFINED> instruction: 0xf000002e
    3b24:	ldmdane	r3!, {r0, r1, r2, r3, r4, r5, r6, r7}^
    3b28:	andscs	pc, r2, r7, lsr r8	; <UNPREDICTABLE>
    3b2c:			; <UNDEFINED> instruction: 0xf0822801
    3b30:	svclt	0x00940208
    3b34:	andcs	r2, r1, r0
    3b38:	sbcseq	lr, r2, #16, 20	; 0x10000
    3b3c:			; <UNDEFINED> instruction: 0xf911d1aa
    3b40:			; <UNDEFINED> instruction: 0x2c004b01
    3b44:	blne	16382f4 <__assert_fail@plt+0x1635e74>
    3b48:	andcs	fp, r1, r8, lsl pc
    3b4c:	svclt	0x00142d00
    3b50:	strcs	r4, [r0], #-1540	; 0xfffff9fc
    3b54:	andeq	pc, r1, r4, lsl #1
    3b58:			; <UNDEFINED> instruction: 0xf990bdf8
    3b5c:	ldclcs	0, cr4, [r9], #-8
    3b60:	stclcs	15, cr11, [r1], #-96	; 0xffffffa0
    3b64:	stcne	15, cr11, [r3], {4}
    3b68:	adcle	r2, ip, r0, lsl #10
    3b6c:			; <UNDEFINED> instruction: 0xf990e792
    3b70:	blcs	90fb80 <__assert_fail@plt+0x90d700>
    3b74:	stfnep	f5, [r6], {142}	; 0x8e
    3b78:			; <UNDEFINED> instruction: 0xe7aa2516
    3b7c:	sbfx	r2, r6, #10, #3
    3b80:	svcmi	0x00f0e92d
    3b84:	smlabbls	r3, r5, r0, fp
    3b88:	rsbsle	r2, r0, r0, lsl #18
    3b8c:	strmi	r2, [r7], -sl, lsl #10
    3b90:			; <UNDEFINED> instruction: 0xf501fb05
    3b94:			; <UNDEFINED> instruction: 0x46284690
    3b98:	b	fefc1b98 <__assert_fail@plt+0xfefbf718>
    3b9c:	bleq	40278 <__assert_fail@plt+0x3ddf8>
    3ba0:			; <UNDEFINED> instruction: 0xf04fbf18
    3ba4:	stmdacs	r0, {r0, r8, r9, fp}
    3ba8:	ldrbmi	fp, [fp], -ip, lsl #30
    3bac:	strmi	r2, [r4], -r0, lsl #6
    3bb0:	cmnle	r7, r0, lsl #22
    3bb4:	ldrsbge	pc, [r8], #143	; 0x8f	; <UNPREDICTABLE>
    3bb8:			; <UNDEFINED> instruction: 0xf8df4606
    3bbc:	ssatmi	r9, #12, r8, asr #1
    3bc0:	movwls	r4, #9466	; 0x24fa
    3bc4:	strd	r4, [r4], -r9	; <UNPREDICTABLE>
    3bc8:			; <UNDEFINED> instruction: 0xf04f9001
    3bcc:	andcs	r3, r1, #-67108861	; 0xfc000003
    3bd0:			; <UNDEFINED> instruction: 0x46304659
    3bd4:	andls	pc, r0, sp, asr #17
    3bd8:	mcrr	7, 15, pc, r0, cr14	; <UNPREDICTABLE>
    3bdc:	svclt	0x00344558
    3be0:	movwcs	r2, #4864	; 0x1300
    3be4:	bicsvc	lr, r0, #339968	; 0x53000
    3be8:	rsbeq	sp, sp, r6, lsr #32
    3bec:	bl	fe995474 <__assert_fail@plt+0xfe992ff4>
    3bf0:	strtmi	r0, [r9], -r4, lsl #22
    3bf4:	b	941bf4 <__assert_fail@plt+0x93f774>
    3bf8:	svclt	0x00181e2b
    3bfc:	stmdacs	r0, {r0, r8, r9, sp}
    3c00:	movwcs	fp, #3864	; 0xf18
    3c04:	blcs	1541c <__assert_fail@plt+0x12f9c>
    3c08:	bl	380e8 <__assert_fail@plt+0x35c68>
    3c0c:	bl	fe945440 <__assert_fail@plt+0xfe942fc0>
    3c10:	ldmdavs	r8!, {r0, r1, r3, r8, r9, fp}
    3c14:	svceq	0x0000f1b8
    3c18:			; <UNDEFINED> instruction: 0xf7fed0d6
    3c1c:	mvnlt	lr, r4, lsl ip
    3c20:	andcs	r6, r1, #196608	; 0x30000
    3c24:			; <UNDEFINED> instruction: 0x46304659
    3c28:	andge	pc, r0, sp, asr #17
    3c2c:			; <UNDEFINED> instruction: 0xf04f9301
    3c30:			; <UNDEFINED> instruction: 0xf7fe33ff
    3c34:	bfi	lr, r4, (invalid: 24:17)
    3c38:	bl	feaea448 <__assert_fail@plt+0xfeae7fc8>
    3c3c:	stmdbls	r3, {r8, r9, fp}
    3c40:	andcc	r4, r1, #100663296	; 0x6000000
    3c44:	addsmi	r3, r1, #4, 14	; 0x100000
    3c48:	mvnle	r9, r2, lsl #4
    3c4c:	svclt	0x003c42b4
    3c50:	stccc	8, cr15, [r1], {6}
    3c54:	movwle	r4, #26147	; 0x6623
    3c58:	and	r4, r4, r3, lsr #12
    3c5c:	strtmi	r9, [r0], -r2
    3c60:	stmdb	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3c64:	ldrmi	r9, [r8], -r2, lsl #22
    3c68:	pop	{r0, r2, ip, sp, pc}
    3c6c:	blls	e7c34 <__assert_fail@plt+0xe57b4>
    3c70:	andlt	r4, r5, r8, lsl r6
    3c74:	svchi	0x00f0e8bd
    3c78:	strtmi	r4, [sl], -r7, lsl #18
    3c7c:	ldrbtmi	r2, [r9], #-1
    3c80:	ldmib	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3c84:	strtmi	r4, [sl], -r5, lsl #18
    3c88:	ldrbtmi	r2, [r9], #-1
    3c8c:	ldmib	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3c90:	ldrdeq	r3, [r0], -ip
    3c94:	ldrdeq	r3, [r0], -r4
    3c98:	strdeq	r3, [r0], -lr
    3c9c:	strdeq	r3, [r0], -r2
    3ca0:	blmi	fed16774 <__assert_fail@plt+0xfed142f4>
    3ca4:	push	{r1, r3, r4, r5, r6, sl, lr}
    3ca8:	strdlt	r4, [r2], r0
    3cac:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    3cb0:			; <UNDEFINED> instruction: 0xf04f9301
    3cb4:			; <UNDEFINED> instruction: 0xf0310300
    3cb8:	tstle	fp, r2, lsl #6
    3cbc:	blmi	feb5677c <__assert_fail@plt+0xfeb542fc>
    3cc0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3cc4:	blls	5dd34 <__assert_fail@plt+0x5b8b4>
    3cc8:			; <UNDEFINED> instruction: 0xf040405a
    3ccc:	andlt	r8, r2, fp, asr #2
    3cd0:			; <UNDEFINED> instruction: 0x87f0e8bd
    3cd4:	adcge	pc, r4, #14614528	; 0xdf0000
    3cd8:	stmdavs	r6, {r8, sp}
    3cdc:			; <UNDEFINED> instruction: 0xf8da44fa
    3ce0:			; <UNDEFINED> instruction: 0xf7fe0000
    3ce4:	strmi	lr, [r5], -r6, lsr #20
    3ce8:			; <UNDEFINED> instruction: 0xf0002800
    3cec:			; <UNDEFINED> instruction: 0xf8da8132
    3cf0:	blcs	fd08 <__assert_fail@plt+0xd888>
    3cf4:	svcmi	0x00a2d0e2
    3cf8:	beq	140128 <__assert_fail@plt+0x13dca8>
    3cfc:	addhi	pc, r4, #14614528	; 0xdf0000
    3d00:			; <UNDEFINED> instruction: 0xf8df2400
    3d04:	ldrbtmi	r9, [pc], #-644	; 3d0c <__assert_fail@plt+0x188c>
    3d08:	ldrbtmi	r4, [r9], #1272	; 0x4f8
    3d0c:	svccc	0x0004f85a
    3d10:	vpadd.i8	d2, d0, d10
    3d14:	ldm	pc, {r0, r3, r5, r8, pc}^	; <UNPREDICTABLE>
    3d18:	rscseq	pc, r0, r3, lsl r0	; <UNPREDICTABLE>
    3d1c:	rsceq	r0, r5, fp, ror #1
    3d20:	ldrsbeq	r0, [r9], #15
    3d24:	adcseq	r0, sp, fp, asr #1
    3d28:	adceq	r0, r1, pc, lsr #1
    3d2c:	umullseq	r0, r5, fp, r0
    3d30:	addeq	r0, r5, r7, lsl #1
    3d34:	rsbseq	r0, r4, sl, ror r0
    3d38:	rsbeq	r0, r8, lr, rrx
    3d3c:	subseq	r0, ip, r2, rrx
    3d40:	subeq	r0, r8, lr, asr #32
    3d44:	eorseq	r0, ip, r2, asr #32
    3d48:	eorseq	r0, r0, r6, lsr r0
    3d4c:	andseq	r0, fp, sl, lsr #32
    3d50:			; <UNDEFINED> instruction: 0x46216ef2
    3d54:			; <UNDEFINED> instruction: 0xf7fe4628
    3d58:	stmdacs	r0, {r1, r3, r7, fp, sp, lr, pc}
    3d5c:	rschi	pc, pc, r0, asr #32
    3d60:	strcc	r4, [r1], #-2954	; 0xfffff476
    3d64:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    3d68:	stmiale	pc, {r0, r1, r5, r7, r9, lr}^	; <UNPREDICTABLE>
    3d6c:	ldcvs	7, cr14, [r2, #664]!	; 0x298
    3d70:	strtmi	r4, [r8], -r1, lsr #12
    3d74:	ldmda	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3d78:	blvs	1cbdd3c <__assert_fail@plt+0x1cbb8bc>
    3d7c:	strtmi	r4, [r8], -r1, lsr #12
    3d80:	ldmda	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3d84:	blvs	ffcbdd30 <__assert_fail@plt+0xffcbb8b0>
    3d88:	strtmi	r4, [r8], -r1, lsr #12
    3d8c:	stmda	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3d90:	blvs	fecbdd24 <__assert_fail@plt+0xfecbb8a4>
    3d94:	strtmi	r4, [r8], -r1, lsr #12
    3d98:	stmda	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3d9c:	bvs	ffcbdd18 <__assert_fail@plt+0xffcbb898>
    3da0:	strtmi	r4, [r8], -r1, lsr #12
    3da4:	stmda	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3da8:	blvs	cbdd0c <__assert_fail@plt+0xcbb88c>
    3dac:	strtmi	r4, [r8], -r1, lsr #12
    3db0:	ldmda	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3db4:	mrcvs	7, 5, lr, cr3, cr1, {6}
    3db8:	ldrdcs	pc, [r0], #135	; 0x87	; <UNPREDICTABLE>
    3dbc:	svclt	0x000b2a06
    3dc0:	orreq	lr, r3, #9216	; 0x2400
    3dc4:	orreq	lr, r3, #8, 22	; 0x2000
    3dc8:	msrcs	SPSR_, #13828096	; 0xd30000
    3dcc:	msrcs	SPSR_fs, #13828096	; 0xd30000
    3dd0:	ldclvs	7, cr14, [r2, #-824]!	; 0xfffffcc8
    3dd4:	strtmi	r4, [r8], -r1, lsr #12
    3dd8:	stmda	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3ddc:	ldcvs	7, cr14, [r2, #-756]!	; 0xfffffd0c
    3de0:	strtmi	r4, [r8], -r1, lsr #12
    3de4:	stmda	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3de8:	ldclvs	7, cr14, [r2], #732	; 0x2dc
    3dec:	strtmi	r4, [r8], -r1, lsr #12
    3df0:	ldmda	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3df4:	ldcvs	7, cr14, [r2], #708	; 0x2c4
    3df8:	strtmi	r4, [r8], -r1, lsr #12
    3dfc:	ldmda	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3e00:	ldclvs	7, cr14, [r2], #-684	; 0xfffffd54
    3e04:	strtmi	r4, [r8], -r1, lsr #12
    3e08:	ldmda	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3e0c:	andcs	lr, r0, #43253760	; 0x2940000
    3e10:	ldrdeq	lr, [r9, -r6]
    3e14:	mrc2	7, 5, pc, cr4, cr15, {7}
    3e18:	strmi	r4, [r2], -r1, lsr #12
    3e1c:			; <UNDEFINED> instruction: 0xf7fe4628
    3e20:			; <UNDEFINED> instruction: 0xe79ae832
    3e24:	ldrb	r2, [r3, r1, lsl #4]!
    3e28:			; <UNDEFINED> instruction: 0x46684959
    3e2c:	ldrbtmi	r6, [r9], #-2290	; 0xfffff70e
    3e30:	movwls	r2, #768	; 0x300
    3e34:	ldc2	7, cr15, [r2, #1020]	; 0x3fc
    3e38:	strtmi	r9, [r1], -r0, lsl #20
    3e3c:			; <UNDEFINED> instruction: 0xf7fe4628
    3e40:	str	lr, [sl, r2, lsr #16]
    3e44:			; <UNDEFINED> instruction: 0x462168b2
    3e48:			; <UNDEFINED> instruction: 0xf7fe4628
    3e4c:	usada8	r4, r0, r8, lr
    3e50:			; <UNDEFINED> instruction: 0x46216c32
    3e54:			; <UNDEFINED> instruction: 0xf7fe4628
    3e58:	ldrb	lr, [lr, -sl, lsl #16]!
    3e5c:	bvs	c96b98 <__assert_fail@plt+0xc94718>
    3e60:			; <UNDEFINED> instruction: 0xf8d3447b
    3e64:	blcs	1901ec <__assert_fail@plt+0x18dd6c>
    3e68:	blmi	12f7fa4 <__assert_fail@plt+0x12f5b24>
    3e6c:	bl	d5060 <__assert_fail@plt+0xd2be0>
    3e70:			; <UNDEFINED> instruction: 0xf8d30382
    3e74:	ldrb	r2, [fp, -ip, ror #6]!
    3e78:	ldmdbvs	r2!, {r3, r6, r8, r9, fp, lr}^
    3e7c:			; <UNDEFINED> instruction: 0xf8d3447b
    3e80:	blcs	190208 <__assert_fail@plt+0x18dd88>
    3e84:	blmi	11b7fdc <__assert_fail@plt+0x11b5b5c>
    3e88:	bl	d507c <__assert_fail@plt+0xd2bfc>
    3e8c:			; <UNDEFINED> instruction: 0xf8d30382
    3e90:	strb	r2, [sp, -ip, ror #6]!
    3e94:	ldmibvs	r2!, {r0, r1, r6, r8, r9, fp, lr}^
    3e98:			; <UNDEFINED> instruction: 0xf8d3447b
    3e9c:	blcs	190224 <__assert_fail@plt+0x18dda4>
    3ea0:	blmi	1077fa4 <__assert_fail@plt+0x1075b24>
    3ea4:	bl	d5098 <__assert_fail@plt+0xd2c18>
    3ea8:			; <UNDEFINED> instruction: 0xf8d30382
    3eac:	ldrb	r2, [pc, -ip, ror #6]
    3eb0:	ldmibvs	r2!, {r1, r2, r3, r4, r5, r8, r9, fp, lr}
    3eb4:			; <UNDEFINED> instruction: 0xf8d3447b
    3eb8:	blcs	190240 <__assert_fail@plt+0x18ddc0>
    3ebc:	blmi	f37f6c <__assert_fail@plt+0xf35aec>
    3ec0:	bl	d50b4 <__assert_fail@plt+0xd2c34>
    3ec4:			; <UNDEFINED> instruction: 0xf8d30382
    3ec8:	ldrb	r2, [r1, -ip, ror #6]
    3ecc:			; <UNDEFINED> instruction: 0x46216e32
    3ed0:			; <UNDEFINED> instruction: 0xf7fd4628
    3ed4:	strb	lr, [r0, -ip, asr #31]
    3ed8:			; <UNDEFINED> instruction: 0x46216df2
    3edc:			; <UNDEFINED> instruction: 0xf7fd4628
    3ee0:	ldr	lr, [sl, -r6, asr #31]!
    3ee4:			; <UNDEFINED> instruction: 0x46216932
    3ee8:			; <UNDEFINED> instruction: 0xf7fd4628
    3eec:	ldr	lr, [r4, -r0, asr #31]!
    3ef0:			; <UNDEFINED> instruction: 0x46684930
    3ef4:	ldrbtmi	r6, [r9], #-2162	; 0xfffff78e
    3ef8:	ldmdavs	r2!, {r1, r3, r4, r7, r8, r9, sl, sp, lr, pc}
    3efc:	strtmi	r4, [r8], -r1, lsr #12
    3f00:	svc	0x00b4f7fd
    3f04:	blmi	b3dbb0 <__assert_fail@plt+0xb3b730>
    3f08:	bl	d50fc <__assert_fail@plt+0xd2c7c>
    3f0c:			; <UNDEFINED> instruction: 0xf8d30382
    3f10:	str	r2, [sp, -r0, ror #6]!
    3f14:	ldrbtmi	r4, [fp], #-2857	; 0xfffff4d7
    3f18:	orreq	lr, r2, #3072	; 0xc00
    3f1c:	msrcs	SPSR_, #13828096	; 0xd30000
    3f20:	blmi	9fdbc0 <__assert_fail@plt+0x9fb740>
    3f24:	bl	d5118 <__assert_fail@plt+0xd2c98>
    3f28:			; <UNDEFINED> instruction: 0xf8d30382
    3f2c:	ldr	r2, [pc, -r0, ror #6]
    3f30:	ldrbtmi	r4, [fp], #-2852	; 0xfffff4dc
    3f34:	orreq	lr, r2, #3072	; 0xc00
    3f38:	msrcs	SPSR_, #13828096	; 0xd30000
    3f3c:	stmdbmi	r2!, {r3, r4, r8, r9, sl, sp, lr, pc}
    3f40:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    3f44:			; <UNDEFINED> instruction: 0xf7fe2000
    3f48:			; <UNDEFINED> instruction: 0x4601e856
    3f4c:			; <UNDEFINED> instruction: 0xf7fe2001
    3f50:	ldmdbmi	lr, {r1, r2, r4, r7, fp, sp, lr, pc}
    3f54:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    3f58:	stmda	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3f5c:	andcs	r4, r1, r1, lsl #12
    3f60:	stm	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3f64:	stmda	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3f68:	andcs	r4, r5, #409600	; 0x64000
    3f6c:			; <UNDEFINED> instruction: 0xe7e94479
    3f70:	strdeq	r6, [r1], -r0
    3f74:	andeq	r0, r0, ip, lsr r2
    3f78:	ldrdeq	r6, [r1], -r4
    3f7c:	andeq	r6, r1, ip, lsr r3
    3f80:	andeq	r6, r1, r2, lsl r3
    3f84:	andeq	r5, r1, r4, lsr #16
    3f88:	andeq	r5, r1, r2, lsr #16
    3f8c:			; <UNDEFINED> instruction: 0x000162b4
    3f90:	muleq	r0, r2, r8
    3f94:			; <UNDEFINED> instruction: 0x000161b8
    3f98:	andeq	r5, r1, r0, asr #13
    3f9c:	muleq	r1, ip, r1
    3fa0:	andeq	r5, r1, r4, lsr #13
    3fa4:	andeq	r6, r1, r0, lsl #3
    3fa8:	andeq	r5, r1, r8, lsl #13
    3fac:	andeq	r6, r1, r4, ror #2
    3fb0:	andeq	r5, r1, ip, ror #12
    3fb4:	andeq	r3, r0, sl, asr #15
    3fb8:	andeq	r5, r1, r4, lsr #12
    3fbc:	andeq	r5, r1, r6, lsl r6
    3fc0:	andeq	r5, r1, r8, lsl #12
    3fc4:	strdeq	r5, [r1], -sl
    3fc8:	andeq	r3, r0, r2, lsr #15
    3fcc:	andeq	r3, r0, sl, asr #14
    3fd0:	andeq	r3, r0, r8, asr r7
    3fd4:	svcmi	0x00f0e92d
    3fd8:	vst4.32	{d27-d30}, [pc], r3
    3fdc:	stmib	sp, {r6, r7, r8, r9, fp, ip, sp, lr}^
    3fe0:			; <UNDEFINED> instruction: 0xf7fe0100
    3fe4:			; <UNDEFINED> instruction: 0xf7fee81c
    3fe8:	movwcs	lr, #2310	; 0x906
    3fec:			; <UNDEFINED> instruction: 0x461e461c
    3ff0:			; <UNDEFINED> instruction: 0x461d461f
    3ff4:	andvs	r4, r3, r0, lsl #13
    3ff8:	ldmdbne	r0!, {r3, sp, lr, pc}
    3ffc:	vst1.16	{d20-d22}, [pc :64], r1
    4000:	strcc	r7, [r1, #-704]	; 0xfffffd40
    4004:	svc	0x00d8f7fd
    4008:	strbvc	pc, [r0], #1284	; 0x504	; <UNPREDICTABLE>
    400c:	b	c200c <__assert_fail@plt+0xbfb8c>
    4010:	bicslt	r4, r8, r2, lsl #13
    4014:	ldrhle	r4, [r0, #45]!	; 0x2d
    4018:	streq	pc, [r0, -r5, lsl #2]!
    401c:	blx	2d58e6 <__assert_fail@plt+0x2d3466>
    4020:	strbmi	pc, [r9], -r7, lsl #18	; <UNPREDICTABLE>
    4024:	stmda	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4028:	stfeqd	f7, [r0], {185}	; 0xb9
    402c:			; <UNDEFINED> instruction: 0xf04fbf18
    4030:	stmdacs	r0, {r0, sl, fp}
    4034:	strbtmi	fp, [r2], -ip, lsl #30
    4038:	strmi	r2, [r6], -r0, lsl #4
    403c:	sbcsle	r2, ip, r0, lsl #20
    4040:	strbmi	r4, [sl], -fp, lsl #18
    4044:	ldrbtmi	r2, [r9], #-1
    4048:	ldmda	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    404c:	ldrdmi	pc, [r0], -r8
    4050:			; <UNDEFINED> instruction: 0xf7feb94c
    4054:	blls	3e5cc <__assert_fail@plt+0x3c14c>
    4058:	blls	5c0d4 <__assert_fail@plt+0x59c54>
    405c:			; <UNDEFINED> instruction: 0x4620601e
    4060:	pop	{r0, r1, ip, sp, pc}
    4064:	shsub8mi	r8, r0, r0
    4068:			; <UNDEFINED> instruction: 0xf7fd4264
    406c:	ldrb	lr, [r6, r2, ror #30]!
    4070:	andeq	r3, r0, r6, lsr r6
    4074:	cfstr32mi	mvfx11, [sp, #-992]!	; 0xfffffc20
    4078:	ldrbtmi	r4, [sp], #-2861	; 0xfffff4d3
    407c:	ldmdavs	ip, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    4080:			; <UNDEFINED> instruction: 0xf7fe4620
    4084:			; <UNDEFINED> instruction: 0x4607e832
    4088:			; <UNDEFINED> instruction: 0xf7fd4620
    408c:			; <UNDEFINED> instruction: 0x4606ef70
    4090:			; <UNDEFINED> instruction: 0xf7fe4620
    4094:	strmi	lr, [r4], -r4, lsr #18
    4098:			; <UNDEFINED> instruction: 0xb128bb66
    409c:	stmia	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    40a0:	stmiblt	pc, {r0, r1, fp, sp, lr}^	; <UNPREDICTABLE>
    40a4:	tstle	r7, r9, lsl #22
    40a8:	stmiapl	fp!, {r1, r5, r8, r9, fp, lr}^
    40ac:			; <UNDEFINED> instruction: 0x4620681c
    40b0:	ldmda	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    40b4:	strtmi	r4, [r0], -r6, lsl #12
    40b8:	svc	0x0058f7fd
    40bc:	strtmi	r4, [r0], -r5, lsl #12
    40c0:	stmdb	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    40c4:	bllt	f558dc <__assert_fail@plt+0xf5345c>
    40c8:	stmiblt	r6, {r3, r5, r8, ip, sp, pc}
    40cc:	ldm	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    40d0:	blcs	25e0e4 <__assert_fail@plt+0x25bc64>
    40d4:	ldfltp	f5, [r8, #44]!	; 0x2c
    40d8:	rscle	r2, r5, r0, lsr #22
    40dc:	ldmdbmi	r6, {r0, r1, r3, r4, r7, r8, ip, sp, pc}
    40e0:	andcs	r2, r0, r5, lsl #4
    40e4:			; <UNDEFINED> instruction: 0xf7fd4479
    40e8:			; <UNDEFINED> instruction: 0xf7feef86
    40ec:	andcs	lr, r1, lr, lsr #18
    40f0:	svc	0x0050f7fd
    40f4:	ldmda	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    40f8:	stccs	8, cr6, [r0], {3}
    40fc:	blcs	8388b4 <__assert_fail@plt+0x836434>
    4100:	andvs	fp, r4, r8, lsl pc
    4104:	stmdbmi	sp, {r4, r6, r7, ip, lr, pc}
    4108:	andcs	r2, r0, r5, lsl #4
    410c:			; <UNDEFINED> instruction: 0xf7fd4479
    4110:			; <UNDEFINED> instruction: 0xf7feef72
    4114:	ubfx	lr, r8, #16, #11
    4118:	mvnle	r2, r0, lsl #16
    411c:	stmda	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4120:	blcs	81e134 <__assert_fail@plt+0x81bcb4>
    4124:	andvs	fp, r4, r8, lsl pc
    4128:	svclt	0x0000e7e1
    412c:	andeq	r5, r1, sl, lsl sp
    4130:	andeq	r0, r0, r0, asr r2
    4134:	andeq	r0, r0, r4, asr #4
    4138:	andeq	r3, r0, ip, lsl r6
    413c:	strdeq	r3, [r0], -r4
    4140:	ldrdgt	pc, [r0], #143	; 0x8f	; <UNPREDICTABLE>
    4144:	ldrlt	r2, [r0, #-768]!	; 0xfffffd00
    4148:	cfldrsmi	mvf4, [r7, #-1008]!	; 0xfffffc10
    414c:	strmi	fp, [r4], -r1, lsr #1
    4150:	tstls	r3, ip, lsr r2
    4154:			; <UNDEFINED> instruction: 0xf85ca810
    4158:	ldrmi	r5, [r9], -r5
    415c:	ldrls	r6, [pc, #-2093]	; 3937 <__assert_fail@plt+0x14b7>
    4160:	streq	pc, [r0, #-79]	; 0xffffffb1
    4164:			; <UNDEFINED> instruction: 0xf7fe930f
    4168:	mcrne	8, 3, lr, cr0, cr14, {3}
    416c:	ldmdale	r4, {r0, r1, fp, sp}^
    4170:			; <UNDEFINED> instruction: 0xf000e8df
    4174:	andseq	r2, sl, #1610612739	; 0x60000003
    4178:	stmdage	r3, {r0, r1, r2, r3, sl, fp, sp, pc}
    417c:	tstcs	r1, r0, asr #6
    4180:			; <UNDEFINED> instruction: 0xf0024622
    4184:	stmdacs	r0, {r0, r2, r9, sl, fp, ip, sp, lr, pc}
    4188:			; <UNDEFINED> instruction: 0x4620d13d
    418c:	svc	0x0040f7fd
    4190:	eorsle	r2, r1, r0, lsl #16
    4194:	blmi	916a30 <__assert_fail@plt+0x9145b0>
    4198:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    419c:	blls	7de20c <__assert_fail@plt+0x7dbd8c>
    41a0:	qsuble	r4, sl, lr
    41a4:	ldclt	0, cr11, [r0, #-132]!	; 0xffffff7c
    41a8:	stmdage	r3, {r0, r1, r2, r3, sl, fp, sp, pc}
    41ac:			; <UNDEFINED> instruction: 0x21272340
    41b0:			; <UNDEFINED> instruction: 0xf0024622
    41b4:	strb	pc, [r6, sp, ror #27]!	; <UNPREDICTABLE>
    41b8:	stcge	13, cr10, [pc], {4}
    41bc:	strtmi	sl, [r9], -r3, lsl #16
    41c0:	svc	0x004af7fd
    41c4:	strtmi	r4, [r8], -r1, lsr #12
    41c8:	ldmda	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    41cc:			; <UNDEFINED> instruction: 0xf7fd4620
    41d0:	stmdacc	r1, {r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    41d4:	blcs	299a68 <__assert_fail@plt+0x2975e8>
    41d8:	movwcs	fp, #3844	; 0xf04
    41dc:	ldrb	r5, [r4, r3, lsr #8]
    41e0:			; <UNDEFINED> instruction: 0xac0f4913
    41e4:	andcs	r2, r2, #64	; 0x40
    41e8:	andls	r4, r0, r9, ror r4
    41ec:	stmdage	r3, {r2, r5, r6, r7, r8, ip, sp}
    41f0:			; <UNDEFINED> instruction: 0xf0024623
    41f4:	strb	pc, [r6, pc, lsl #28]	; <UNPREDICTABLE>
    41f8:	andcs	r4, r1, lr, lsl #18
    41fc:			; <UNDEFINED> instruction: 0xf7fd4479
    4200:			; <UNDEFINED> instruction: 0xf7fdef3e
    4204:	stmdbmi	ip, {r1, r4, r8, r9, sl, fp, sp, lr, pc}
    4208:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    420c:			; <UNDEFINED> instruction: 0xf7fd2000
    4210:			; <UNDEFINED> instruction: 0x4601eef2
    4214:			; <UNDEFINED> instruction: 0xf7fe2001
    4218:	stmdbmi	r8, {r2, r3, r7, fp, sp, lr, pc}
    421c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    4220:	svclt	0x0000e7f4
    4224:	andeq	r5, r1, ip, asr #24
    4228:	andeq	r0, r0, ip, lsr r2
    422c:	strdeq	r5, [r1], -ip
    4230:	andeq	r5, r1, r0, lsr lr
    4234:	andeq	r3, r0, r8, asr #10
    4238:	andeq	r3, r0, sl, lsl r5
    423c:	andeq	r3, r0, lr, ror #9
    4240:	svcmi	0x00f0e92d
    4244:	stc	6, cr4, [sp, #-512]!	; 0xfffffe00
    4248:	strmi	r8, [sp], -r2, lsl #22
    424c:	strbcs	pc, [ip, #2271]	; 0x8df	; <UNPREDICTABLE>
    4250:	strbcc	pc, [ip, #2271]	; 0x8df	; <UNPREDICTABLE>
    4254:	addlt	r4, fp, sl, ror r4
    4258:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    425c:			; <UNDEFINED> instruction: 0xf04f9309
    4260:			; <UNDEFINED> instruction: 0xf7fd0300
    4264:	movwcs	lr, #4040	; 0xfc8
    4268:	andvs	r4, r3, r4, lsl #12
    426c:			; <UNDEFINED> instruction: 0xf0002d00
    4270:	strtmi	r8, [r8], -r2, ror #4
    4274:	ldcl	7, cr15, [r4, #1012]!	; 0x3f4
    4278:	cfmadd32cs	mvax0, mvfx4, mvfx0, mvfx6
    427c:	addhi	pc, lr, #0
    4280:	strcc	pc, [r0, #2271]!	; 0x8df
    4284:	ldrbtmi	r6, [fp], #-2229	; 0xfffff74b
    4288:	ldrdvc	pc, [ip], #131	; 0x83	; <UNPREDICTABLE>
    428c:	andspl	pc, r4, r8, asr #17
    4290:	strle	r0, [sl, #-1784]	; 0xfffff908
    4294:	ldreq	pc, [r0, #2271]	; 0x8df
    4298:	ldrbtmi	r6, [r8], #-2097	; 0xfffff7cf
    429c:	ldcl	7, cr15, [r8, #1012]!	; 0x3f4
    42a0:	svclt	0x00182800
    42a4:			; <UNDEFINED> instruction: 0xf0402d00
    42a8:	ldreq	r8, [r9, -sl, asr #4]!
    42ac:			; <UNDEFINED> instruction: 0xf8d8d509
    42b0:	adcmi	r3, fp, #32
    42b4:	subhi	pc, ip, #0, 4
    42b8:	ldrdcc	pc, [r4], -r8	; <UNPREDICTABLE>
    42bc:			; <UNDEFINED> instruction: 0xf0c042ab
    42c0:	movwcs	r8, #583	; 0x247
    42c4:	ldmvs	r0!, {r0, r1, r5, sp, lr}^
    42c8:	ldm	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    42cc:	stmdacs	r0, {r0, ip, pc}
    42d0:	rsbhi	pc, r4, #0
    42d4:	andcs	r2, r1, r0, ror r1
    42d8:	ldc	7, cr15, [lr, #1012]	; 0x3f4
    42dc:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    42e0:			; <UNDEFINED> instruction: 0xf8d8d05c
    42e4:	movwls	r3, #0
    42e8:	ldmdavs	r2!, {r0, r1, r4, r5, r8, ip, sp, pc}
    42ec:	tsteq	r4, r8, lsl #2	; <UNPREDICTABLE>
    42f0:			; <UNDEFINED> instruction: 0xf7ff4640
    42f4:	mulls	r0, r9, fp
    42f8:	ldrdcc	pc, [r8], -r8
    42fc:	teqlt	fp, r2, lsl #6
    4300:			; <UNDEFINED> instruction: 0xf1086832
    4304:	cps	#12
    4308:			; <UNDEFINED> instruction: 0xf7ff0008
    430c:	andls	pc, r2, sp, lsl #23
    4310:	mrc	7, 0, APSR_nzcv, cr4, cr13, {7}
    4314:			; <UNDEFINED> instruction: 0xf7fd6830
    4318:			; <UNDEFINED> instruction: 0xf8dfee04
    431c:	ldrbtmi	r5, [sp], #-1296	; 0xfffffaf0
    4320:			; <UNDEFINED> instruction: 0xf7fe4681
    4324:	ldmvs	r2!, {r2, r3, fp, sp, lr, pc}
    4328:	rsbsvs	r6, sl, fp, ror #16
    432c:			; <UNDEFINED> instruction: 0xf0002b00
    4330:			; <UNDEFINED> instruction: 0xf8df8093
    4334:	strcc	r3, [r4, #-1276]	; 0xfffffb04
    4338:	strcs	r4, [r0], #-1715	; 0xfffff94d
    433c:	movwls	r4, #17531	; 0x447b
    4340:	ldrbtcc	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    4344:			; <UNDEFINED> instruction: 0xf8cd464e
    4348:	ldrbtmi	r8, [fp], #-12
    434c:			; <UNDEFINED> instruction: 0xf8df9306
    4350:	ldrbtmi	r3, [fp], #-1256	; 0xfffffb18
    4354:			; <UNDEFINED> instruction: 0xf8559307
    4358:	strcc	r3, [r1], #-3844	; 0xfffff0fc
    435c:	vpadd.i8	d2, d0, d10
    4360:	ldm	pc, {r0, r1, r2, r4, r6, r9, pc}^	; <UNPREDICTABLE>
    4364:	tsteq	pc, r3, lsl r0	; <UNPREDICTABLE>
    4368:	tsteq	r5, r1, lsl #2
    436c:	strdeq	r0, [sp], #7	; <UNPREDICTABLE>
    4370:	sbcseq	r0, r0, r0, ror #1
    4374:	adcseq	r0, r3, r5, asr #1
    4378:	umulleq	r0, r8, r2, r0
    437c:	eoreq	r0, r2, r0, ror r0
    4380:	orrseq	r0, fp, r2, lsr #32
    4384:	orreq	r0, r1, lr, lsl #3
    4388:	smceq	32789	; 0x8015
    438c:	cmpeq	r0, lr, asr r1
    4390:	bicseq	r0, fp, sp, lsr r1
    4394:			; <UNDEFINED> instruction: 0x01b801ce
    4398:	tsteq	r9, r7, lsr #3
    439c:	ldrne	pc, [ip], #2271	; 0x8df
    43a0:	andcs	r2, r1, r0, ror r2
    43a4:			; <UNDEFINED> instruction: 0xf7fd4479
    43a8:			; <UNDEFINED> instruction: 0xf10dee6a
    43ac:	andcs	r0, r0, #32, 20	; 0x20000
    43b0:	ldrdeq	pc, [r0], -fp
    43b4:	ldrbmi	r9, [r3], -r8, lsl #4
    43b8:	rsbsvs	r6, sl, #-1610612725	; 0xa000000b
    43bc:	ldrdne	pc, [ip], -fp
    43c0:	svc	0x004af7fd
    43c4:	bcs	2abec <__assert_fail@plt+0x2876c>
    43c8:	andshi	pc, r1, #0
    43cc:	stmibeq	r2, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
    43d0:	strbmi	r2, [r9], -r1
    43d4:	stc	7, cr15, [r0, #-1012]!	; 0xfffffc0c
    43d8:	andeq	pc, r0, #1073741870	; 0x4000002e
    43dc:	andcs	fp, r1, #24, 30	; 0x60
    43e0:	svclt	0x000c2800
    43e4:			; <UNDEFINED> instruction: 0xf04f4690
    43e8:			; <UNDEFINED> instruction: 0xf1b80800
    43ec:			; <UNDEFINED> instruction: 0xf0400f00
    43f0:			; <UNDEFINED> instruction: 0x460281b3
    43f4:			; <UNDEFINED> instruction: 0xf8db6278
    43f8:	ldrbmi	r1, [r3], -ip
    43fc:	ldrdeq	pc, [r0], -fp
    4400:	svc	0x002af7fd
    4404:			; <UNDEFINED> instruction: 0xf0003001
    4408:			; <UNDEFINED> instruction: 0xf8dd81f2
    440c:			; <UNDEFINED> instruction: 0xf8c7c020
    4410:			; <UNDEFINED> instruction: 0xf1bcc028
    4414:	andsle	r0, r9, r0, lsl #30
    4418:	ldrd	pc, [r4], -r7	; <UNPREDICTABLE>
    441c:			; <UNDEFINED> instruction: 0xf8db4642
    4420:	ldrbtmi	r8, [r3], -ip
    4424:	andcc	lr, r1, #3
    4428:			; <UNDEFINED> instruction: 0xf0004594
    442c:			; <UNDEFINED> instruction: 0x461981d4
    4430:	bleq	142584 <__assert_fail@plt+0x140104>
    4434:	mvnsle	r4, r0, asr #10
    4438:	mvnscc	pc, #12, 2
    443c:			; <UNDEFINED> instruction: 0xf85e62bb
    4440:	andvs	r3, fp, r3, lsr #32
    4444:			; <UNDEFINED> instruction: 0xf8dbe002
    4448:	rscsvs	r3, fp, ip
    444c:	ldrbtmi	r4, [fp], #-3068	; 0xfffff404
    4450:	adcmi	r6, r3, #5963776	; 0x5b0000
    4454:	svcge	0x007ff63f
    4458:	blmi	ffc57048 <__assert_fail@plt+0xffc54bc8>
    445c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4460:	blls	25e4d0 <__assert_fail@plt+0x25c050>
    4464:			; <UNDEFINED> instruction: 0xf040405a
    4468:			; <UNDEFINED> instruction: 0x463881d1
    446c:	ldc	0, cr11, [sp], #44	; 0x2c
    4470:	pop	{r1, r8, r9, fp, pc}
    4474:	blls	6843c <__assert_fail@plt+0x65fbc>
    4478:			; <UNDEFINED> instruction: 0xb1206818
    447c:	stcl	7, cr15, [r8, #1012]	; 0x3f4
    4480:			; <UNDEFINED> instruction: 0xf0002800
    4484:	ldrhtvs	r8, [r8], lr
    4488:	cdpcs	7, 0, cr14, cr0, cr0, {7}
    448c:	cmnhi	r0, r0	; <UNPREDICTABLE>
    4490:			; <UNDEFINED> instruction: 0x460b6871
    4494:	blcs	828e8 <__assert_fail@plt+0x80468>
    4498:	svclt	0x00182a2a
    449c:	tstle	r4, r1, lsr #20
    44a0:			; <UNDEFINED> instruction: 0xf9911c88
    44a4:	ldrmi	r2, [r9], -r1
    44a8:	bcs	915cbc <__assert_fail@plt+0x91383c>
    44ac:	cmnhi	r3, r0, asr #32	; <UNPREDICTABLE>
    44b0:	mulcs	r1, r1, r9
    44b4:	bcs	152d80 <__assert_fail@plt+0x150900>
    44b8:	msrhi	(UNDEF: 109), r0
    44bc:			; <UNDEFINED> instruction: 0xf012e8df
    44c0:	cmneq	r8, r5, lsl #3
    44c4:	cmneq	fp, fp, ror #2
    44c8:	cmneq	r0, r8, lsl #3
    44cc:			; <UNDEFINED> instruction: 0xf0002e00
    44d0:	ldmdavs	r0!, {r2, r3, r6, r8, pc}^
    44d4:	mulcc	r0, r0, r9
    44d8:	svclt	0x00182b2a
    44dc:			; <UNDEFINED> instruction: 0xd1b52b21
    44e0:			; <UNDEFINED> instruction: 0xf7ff3001
    44e4:	stmdacs	r0, {r0, r4, r6, r7, r9, fp, ip, sp, lr, pc}
    44e8:	movwcs	sp, #4528	; 0x11b0
    44ec:			; <UNDEFINED> instruction: 0xe7ad623b
    44f0:			; <UNDEFINED> instruction: 0xf0002e00
    44f4:	ldmdavs	r3!, {r0, r1, r2, r3, r4, r5, r8, pc}^
    44f8:	mulcc	r0, r3, r9
    44fc:			; <UNDEFINED> instruction: 0xd1a52b00
    4500:	cmnvs	fp, r1, lsl #6
    4504:	cdpcs	7, 0, cr14, cr0, cr2, {5}
    4508:	msrhi	CPSR_fs, r0
    450c:			; <UNDEFINED> instruction: 0xf9906870
    4510:	blcs	850518 <__assert_fail@plt+0x84e098>
    4514:	mulcc	r1, sl, r1
    4518:	blx	fedc251c <__assert_fail@plt+0xfedc009c>
    451c:	addsle	r2, r5, r0, lsl #16
    4520:	mvnsvs	r2, r1, lsl #6
    4524:	stmibmi	r8, {r1, r4, r7, r8, r9, sl, sp, lr, pc}^
    4528:			; <UNDEFINED> instruction: 0x0018f8db
    452c:			; <UNDEFINED> instruction: 0xf7fd4479
    4530:	sxtab16mi	lr, r0, sl, ror #24
    4534:			; <UNDEFINED> instruction: 0xf0002800
    4538:	movwcs	r8, #4384	; 0x1120
    453c:			; <UNDEFINED> instruction: 0xe78561bb
    4540:			; <UNDEFINED> instruction: 0x0018f8db
    4544:			; <UNDEFINED> instruction: 0xf7fdb120
    4548:	stmdacs	r0, {r2, r5, r6, r8, sl, fp, sp, lr, pc}
    454c:	cmphi	r9, r0	; <UNPREDICTABLE>
    4550:			; <UNDEFINED> instruction: 0xe77b6638
    4554:			; <UNDEFINED> instruction: 0x0014f8db
    4558:			; <UNDEFINED> instruction: 0xf7fdb120
    455c:	stmdacs	r0, {r1, r3, r4, r6, r8, sl, fp, sp, lr, pc}
    4560:	mrshi	pc, SPSR	; <UNPREDICTABLE>
    4564:			; <UNDEFINED> instruction: 0xe77165f8
    4568:	ldrdcc	pc, [r8], -fp
    456c:			; <UNDEFINED> instruction: 0xe76d607b
    4570:			; <UNDEFINED> instruction: 0x0010f8db
    4574:			; <UNDEFINED> instruction: 0xf7fdb120
    4578:	stmdacs	r0, {r2, r3, r6, r8, sl, fp, sp, lr, pc}
    457c:	mrshi	pc, (UNDEF: 65)	; <UNPREDICTABLE>
    4580:			; <UNDEFINED> instruction: 0xe7636138
    4584:	ldrdeq	pc, [r0], -fp
    4588:			; <UNDEFINED> instruction: 0xf7fdb120
    458c:	stmdacs	r0, {r1, r6, r8, sl, fp, sp, lr, pc}
    4590:	teqhi	r7, r0	; <UNPREDICTABLE>
    4594:	smmlar	r9, r8, r0, r6
    4598:	ldrdne	pc, [r8], -fp
    459c:	beq	8409d8 <__assert_fail@plt+0x83e558>
    45a0:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    45a4:			; <UNDEFINED> instruction: 0xf0029105
    45a8:			; <UNDEFINED> instruction: 0xf107fdfd
    45ac:	stmdbls	r5, {r2, r3, r5, r6, r8, r9}
    45b0:	bcc	43fdd8 <__assert_fail@plt+0x43d958>
    45b4:			; <UNDEFINED> instruction: 0xf0024681
    45b8:	and	pc, r1, r3, lsr #28
    45bc:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    45c0:			; <UNDEFINED> instruction: 0x46484651
    45c4:	cdp2	0, 2, cr15, cr2, cr2, {0}
    45c8:	rscsle	r2, r7, r0, lsl #16
    45cc:			; <UNDEFINED> instruction: 0xf0024648
    45d0:	cdp	14, 1, cr15, cr8, cr1, {0}
    45d4:	stmdbls	r4, {r4, r9, fp}
    45d8:			; <UNDEFINED> instruction: 0xf7ff4642
    45dc:			; <UNDEFINED> instruction: 0xe735f9bf
    45e0:			; <UNDEFINED> instruction: 0xf43f2e00
    45e4:	blls	f02b8 <__assert_fail@plt+0xede38>
    45e8:	blvs	61e8b4 <__assert_fail@plt+0x61c434>
    45ec:			; <UNDEFINED> instruction: 0x43a3f44f
    45f0:	movweq	pc, #4800	; 0x12c0	; <UNPREDICTABLE>
    45f4:	blx	ce60a <__assert_fail@plt+0xcc18a>
    45f8:	svclt	0x0008f101
    45fc:			; <UNDEFINED> instruction: 0xf7ff2004
    4600:	rscsvs	pc, r8, #10176	; 0x27c0
    4604:	cdpcs	7, 0, cr14, cr0, cr2, {1}
    4608:	svcge	0x0020f43f
    460c:	bcs	1ebdc <__assert_fail@plt+0x1c75c>
    4610:	svcge	0x001cf6ff
    4614:			; <UNDEFINED> instruction: 0xf107498d
    4618:	ldrbtmi	r0, [r9], #-48	; 0xffffffd0
    461c:			; <UNDEFINED> instruction: 0xf99ef7ff
    4620:	tstcs	r0, r4, lsl r7
    4624:			; <UNDEFINED> instruction: 0xf0004658
    4628:	mcrrne	11, 5, pc, r2, cr15	; <UNPREDICTABLE>
    462c:	ssatvs	fp, #25, r2, lsl #30
    4630:	ldrtvs	r2, [fp], r2, lsl #6
    4634:	blls	be264 <__assert_fail@plt+0xbbde4>
    4638:			; <UNDEFINED> instruction: 0xf43f2b00
    463c:			; <UNDEFINED> instruction: 0xf103af07
    4640:			; <UNDEFINED> instruction: 0xf7fd0008
    4644:	stmdacs	r0, {r1, r2, r5, r6, r7, sl, fp, sp, lr, pc}
    4648:	sbcshi	pc, fp, r0
    464c:			; <UNDEFINED> instruction: 0xe6fd6578
    4650:	blcs	2b260 <__assert_fail@plt+0x28de0>
    4654:	mrcge	4, 7, APSR_nzcv, cr10, cr15, {1}
    4658:	ldrsbne	pc, [r4, #-131]	; 0xffffff7d	; <UNPREDICTABLE>
    465c:	blvs	62b270 <__assert_fail@plt+0x628df0>
    4660:	stc2l	7, cr15, [lr, #-1020]!	; 0xfffffc04
    4664:			; <UNDEFINED> instruction: 0xe6f16538
    4668:	blcs	2b270 <__assert_fail@plt+0x28df0>
    466c:	mcrge	4, 7, pc, cr14, cr15, {1}	; <UNPREDICTABLE>
    4670:	subeq	pc, ip, r3, lsl #2
    4674:	stcl	7, cr15, [ip], {253}	; 0xfd
    4678:			; <UNDEFINED> instruction: 0xf0002800
    467c:	ldrbtvs	r8, [r8], #194	; 0xc2
    4680:	blls	3e218 <__assert_fail@plt+0x3bd98>
    4684:			; <UNDEFINED> instruction: 0xf43f2b00
    4688:			; <UNDEFINED> instruction: 0xf103aee1
    468c:			; <UNDEFINED> instruction: 0xf7fd0008
    4690:	stmdacs	r0, {r6, r7, sl, fp, sp, lr, pc}
    4694:	adcshi	pc, r5, r0
    4698:			; <UNDEFINED> instruction: 0xe6d764b8
    469c:	blcs	2b2a4 <__assert_fail@plt+0x28e24>
    46a0:	mrcge	4, 6, APSR_nzcv, cr4, cr15, {1}
    46a4:	ldrsbne	pc, [r4, #-131]	; 0xffffff7d	; <UNPREDICTABLE>
    46a8:	blvs	62b2bc <__assert_fail@plt+0x628e3c>
    46ac:	stc2l	7, cr15, [r8, #-1020]	; 0xfffffc04
    46b0:	uxtab16	r6, fp, r8, ror #8
    46b4:			; <UNDEFINED> instruction: 0xf8939b03
    46b8:			; <UNDEFINED> instruction: 0x07db3038
    46bc:	mcrge	5, 6, pc, cr6, cr15, {3}	; <UNPREDICTABLE>
    46c0:	movwcs	sl, #2056	; 0x808
    46c4:			; <UNDEFINED> instruction: 0xf7fd9308
    46c8:	stmdacs	r0, {r2, r8, sl, fp, sp, lr, pc}
    46cc:	mrcge	4, 5, APSR_nzcv, cr14, cr15, {3}
    46d0:	ldrvs	r9, [fp, #2824]!	; 0xb08
    46d4:	mcrcs	6, 0, lr, cr0, cr10, {5}
    46d8:	mrcge	4, 5, APSR_nzcv, cr8, cr15, {1}
    46dc:	blcs	1eeb0 <__assert_fail@plt+0x1ca30>
    46e0:	mrcge	6, 5, APSR_nzcv, cr4, cr15, {7}
    46e4:	vst1.8	{d25-d26}, [pc], r3
    46e8:	vaddw.s8	q10, q8, d19
    46ec:	blvs	404af8 <__assert_fail@plt+0x402678>
    46f0:			; <UNDEFINED> instruction: 0xf103fb01
    46f4:	svclt	0x00082803
    46f8:			; <UNDEFINED> instruction: 0xf7ff2004
    46fc:	cmnvs	r8, #2112	; 0x840	; <UNPREDICTABLE>
    4700:	cfmadd32cs	mvax5, mvfx14, mvfx0, mvfx4
    4704:	mcrge	4, 5, pc, cr2, cr15, {1}	; <UNPREDICTABLE>
    4708:	bcs	1ebd8 <__assert_fail@plt+0x1c758>
    470c:	mrcge	7, 4, APSR_nzcv, cr14, cr15, {3}
    4710:			; <UNDEFINED> instruction: 0xf1079906
    4714:			; <UNDEFINED> instruction: 0xf7ff003c
    4718:	ldr	pc, [r7], r1, lsr #18
    471c:			; <UNDEFINED> instruction: 0xf43f2e00
    4720:	ldmvs	r2!, {r0, r2, r4, r7, r9, sl, fp, sp, pc}^
    4724:			; <UNDEFINED> instruction: 0xf77f2a00
    4728:	stmdbls	r7, {r0, r4, r7, r9, sl, fp, sp, pc}
    472c:	eorseq	pc, r8, r7, lsl #2
    4730:			; <UNDEFINED> instruction: 0xf914f7ff
    4734:			; <UNDEFINED> instruction: 0xf7fde68a
    4738:	strmi	lr, [r6], -r4, ror #24
    473c:			; <UNDEFINED> instruction: 0xf8d8e59d
    4740:	adcmi	r3, fp, #24
    4744:			; <UNDEFINED> instruction: 0xf8d8d804
    4748:	adcmi	r3, fp, #28
    474c:	cfldrsge	mvf15, [r9, #764]!	; 0x2fc
    4750:	strcs	r2, [r0, -fp, lsl #6]
    4754:	ldrbt	r6, [pc], -r3, lsr #32
    4758:			; <UNDEFINED> instruction: 0x464a493d
    475c:	ldrbtmi	r2, [r9], #-1
    4760:	stc	7, cr15, [ip], {253}	; 0xfd
    4764:	mvnsvs	r2, r2, lsl #6
    4768:	movwcs	lr, #9840	; 0x2670
    476c:			; <UNDEFINED> instruction: 0xe66d623b
    4770:			; <UNDEFINED> instruction: 0xe66b643e
    4774:	cmnvs	fp, r2, lsl #6
    4778:			; <UNDEFINED> instruction: 0xf8dbe668
    477c:	blcs	107a4 <__assert_fail@plt+0xe324>
    4780:	mcrge	4, 3, pc, cr4, cr15, {1}	; <UNPREDICTABLE>
    4784:	ldmdami	r3!, {r0, r9, sl, lr}
    4788:			; <UNDEFINED> instruction: 0xf7fd4478
    478c:	bllt	a3fe1c <__assert_fail@plt+0xa3d99c>
    4790:			; <UNDEFINED> instruction: 0x61b82001
    4794:	andcs	lr, r0, #94371840	; 0x5a00000
    4798:			; <UNDEFINED> instruction: 0xe657643a
    479c:	ldrb	r2, [fp], -r0, lsl #14
    47a0:	ldrbtmi	r4, [sl], #-2605	; 0xfffff5d3
    47a4:	mulcc	r1, r3, r9
    47a8:	svclt	0x00182b24
    47ac:	ldrb	r2, [r3, r0, lsl #4]!
    47b0:	mulcs	r2, r1, r9
    47b4:	bcs	1e4b9e8 <__assert_fail@plt+0x1e49568>
    47b8:	bcs	1874420 <__assert_fail@plt+0x1871fa0>
    47bc:	andcs	fp, r1, #12, 30	; 0x30
    47c0:	mvnle	r2, r0, lsl #4
    47c4:	ldrbtmi	r4, [sl], #-2597	; 0xfffff5db
    47c8:	bmi	97e780 <__assert_fail@plt+0x97c300>
    47cc:			; <UNDEFINED> instruction: 0xe7e9447a
    47d0:	ldrbtmi	r4, [sl], #-2596	; 0xfffff5dc
    47d4:	bl	3be774 <__assert_fail@plt+0x3bc2f4>
    47d8:	strt	r0, [sp], -ip, lsl #3
    47dc:	strbmi	r4, [r1], -r2, lsr #16
    47e0:			; <UNDEFINED> instruction: 0xf7fd4478
    47e4:	blx	fec3fdc4 <__assert_fail@plt+0xfec3d944>
    47e8:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    47ec:	ldmdbmi	pc, {r0, r4, r6, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    47f0:	andcs	r2, r0, r5, lsl #4
    47f4:			; <UNDEFINED> instruction: 0xf7fd4479
    47f8:			; <UNDEFINED> instruction: 0x4601ebfe
    47fc:			; <UNDEFINED> instruction: 0xf7fd2001
    4800:	ldmdbmi	fp, {r1, r2, r3, r4, r5, sl, fp, sp, lr, pc}
    4804:	ldrbtmi	r2, [r9], #-1
    4808:	ldc	7, cr15, [r8], #-1012	; 0xfffffc0c
    480c:	stc	7, cr15, [ip], {253}	; 0xfd
    4810:	andcs	r4, r1, r8, lsl r9
    4814:			; <UNDEFINED> instruction: 0xf7fd4479
    4818:	svclt	0x0000ec32
    481c:	andeq	r5, r1, r0, asr #22
    4820:	andeq	r0, r0, ip, lsr r2
    4824:	muleq	r1, r2, sp
    4828:	andeq	r3, r0, r2, ror #9
    482c:	strdeq	r5, [r1], -sl
    4830:	andeq	r3, r0, r0, lsr #9
    4834:	andeq	r3, r0, lr, lsl #9
    4838:	andeq	r3, r0, r6, lsl #9
    483c:	ldrdeq	r3, [r0], -r8
    4840:	andeq	r5, r1, sl, asr #23
    4844:	andeq	r5, r1, r8, lsr r9
    4848:	andeq	r3, r0, r0, lsl #5
    484c:			; <UNDEFINED> instruction: 0x000031be
    4850:	andeq	r2, r0, lr, lsl pc
    4854:	andeq	r3, r0, ip, lsr #32
    4858:			; <UNDEFINED> instruction: 0x00002fbe
    485c:	andeq	r2, r0, sl, lsr #31
    4860:	muleq	r0, r0, pc	; <UNPREDICTABLE>
    4864:	muleq	r0, r6, pc	; <UNPREDICTABLE>
    4868:	andeq	r2, r0, r4, ror #31
    486c:	muleq	r0, r4, pc	; <UNPREDICTABLE>
    4870:	andeq	r2, r0, lr, lsr pc
    4874:	andeq	r2, r0, ip, asr #31
    4878:	blmi	331d60 <__assert_fail@plt+0x32f8e0>
    487c:	ldmdavs	sp, {r0, r1, r3, r4, r5, r6, sl, lr}
    4880:			; <UNDEFINED> instruction: 0x462cb17d
    4884:	stmiavs	r0!, {r0, r2, r3, r5, r6, r7, fp, sp, lr}
    4888:	bl	14c2884 <__assert_fail@plt+0x14c0404>
    488c:			; <UNDEFINED> instruction: 0xf7fd6820
    4890:	stmdavs	r0!, {r4, r6, r8, r9, fp, sp, lr, pc}^
    4894:	bl	1342890 <__assert_fail@plt+0x1340410>
    4898:			; <UNDEFINED> instruction: 0xf7fd4620
    489c:	vstrcs	d14, [r0, #-296]	; 0xfffffed8
    48a0:	blmi	f9064 <__assert_fail@plt+0xf6be4>
    48a4:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    48a8:	ldclt	0, cr6, [r8, #-104]!	; 0xffffff98
    48ac:	andeq	r5, r1, ip, lsl #17
    48b0:	andeq	r5, r1, r2, ror #16
    48b4:	svcmi	0x00f0e92d
    48b8:	cfstr32pl	mvfx15, [r0, #-692]	; 0xfffffd4c
    48bc:	addlt	r4, r3, r5, lsl #25
    48c0:			; <UNDEFINED> instruction: 0xf50d4a85
    48c4:	ldrbtmi	r5, [ip], #-768	; 0xfffffd00
    48c8:	movwcc	r4, #18820	; 0x4984
    48cc:	stmiapl	r2!, {r0, r1, r2, r9, sl, lr}
    48d0:	ldmdavs	r2, {r0, r3, r4, r5, r6, sl, lr}
    48d4:			; <UNDEFINED> instruction: 0xf04f601a
    48d8:			; <UNDEFINED> instruction: 0xf7fd0200
    48dc:	stmdacs	r0, {r2, r3, r5, r6, r8, sl, fp, sp, lr, pc}
    48e0:	addshi	pc, r8, r0
    48e4:	ldrsbhi	pc, [r8, #143]!	; 0x8f	; <UNPREDICTABLE>
    48e8:	stmdbeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}
    48ec:	strcs	r4, [r0], -r5, lsl #12
    48f0:			; <UNDEFINED> instruction: 0x462a44f8
    48f4:	tstpl	r0, pc, asr #8	; <UNPREDICTABLE>
    48f8:			; <UNDEFINED> instruction: 0xf7fd4648
    48fc:	stmdacs	r0, {r1, r2, r5, r8, r9, fp, sp, lr, pc}
    4900:	addhi	pc, r5, r0
    4904:	mulmi	r0, r9, r9
    4908:	svclt	0x00182c0a
    490c:	svclt	0x000c2c23
    4910:	bleq	80a54 <__assert_fail@plt+0x7e5d4>
    4914:	bleq	40a58 <__assert_fail@plt+0x3e5d8>
    4918:			; <UNDEFINED> instruction: 0x2123d0eb
    491c:			; <UNDEFINED> instruction: 0xf7fd4648
    4920:			; <UNDEFINED> instruction: 0x4682ec3e
    4924:			; <UNDEFINED> instruction: 0xf0002800
    4928:			; <UNDEFINED> instruction: 0xf8808085
    492c:			; <UNDEFINED> instruction: 0xf999b000
    4930:	stccs	0, cr4, [r0], {-0}
    4934:			; <UNDEFINED> instruction: 0xf7fdd0dd
    4938:			; <UNDEFINED> instruction: 0x46cbec1a
    493c:	ldrdge	pc, [r0], -r0
    4940:			; <UNDEFINED> instruction: 0xf91be003
    4944:	stccs	15, cr4, [r0], {1}
    4948:			; <UNDEFINED> instruction: 0xf83ad0d3
    494c:	ldreq	r3, [fp], #20
    4950:			; <UNDEFINED> instruction: 0xf99bd4f7
    4954:	ldrbmi	r3, [ip], -r0
    4958:	strb	fp, [sl, r3, lsr #18]
    495c:	svccc	0x0001f914
    4960:	rsbsle	r2, r7, r0, lsl #22
    4964:	andscs	pc, r3, sl, lsr r8	; <UNPREDICTABLE>
    4968:	vst4.32			; <UNDEFINED> instruction: 0xf4823b3d
    496c:	svclt	0x00185200
    4970:	b	4cd57c <__assert_fail@plt+0x4cb0fc>
    4974:	mvnsle	r3, r2, asr r3
    4978:	vqrshl.s8	q2, q6, q0
    497c:	svclt	0x000c8088
    4980:	movwcs	r2, #769	; 0x301
    4984:			; <UNDEFINED> instruction: 0xd1b42b00
    4988:	mulcc	r0, r4, r9
    498c:			; <UNDEFINED> instruction: 0xf83ab17b
    4990:	blcs	f4c9e4 <__assert_fail@plt+0xf4a564>
    4994:	blcs	8b45fc <__assert_fail@plt+0x8b217c>
    4998:	subcc	pc, r0, #134217731	; 0x8000003
    499c:	movwcs	fp, #7948	; 0x1f0c
    49a0:	tstmi	r3, #0, 6
    49a4:			; <UNDEFINED> instruction: 0xf914d003
    49a8:	blcs	145b4 <__assert_fail@plt+0x12134>
    49ac:	strtmi	sp, [r0], -pc, ror #3
    49b0:	bl	ffbc29ac <__assert_fail@plt+0xffbc052c>
    49b4:	adcmi	r4, r0, #32, 8	; 0x20000000
    49b8:	andscs	sp, r0, r4, asr r8
    49bc:	bl	feb429b8 <__assert_fail@plt+0xfeb40538>
    49c0:	stmdacs	r0, {r1, r7, r9, sl, lr}
    49c4:			; <UNDEFINED> instruction: 0x4658d07e
    49c8:	bl	8c29c4 <__assert_fail@plt+0x8c0544>
    49cc:	rsbsle	r2, r4, r0, lsl #16
    49d0:	mulcc	r0, r4, r9
    49d4:	andeq	pc, r0, sl, asr #17
    49d8:	cmnle	r8, r0, lsl #22
    49dc:			; <UNDEFINED> instruction: 0xf8ca4638
    49e0:	tstlt	pc, r4
    49e4:	bl	5429e0 <__assert_fail@plt+0x540560>
    49e8:	rsble	r2, r6, r0, lsl #16
    49ec:	ldrdcc	pc, [r0], -r8
    49f0:			; <UNDEFINED> instruction: 0xf8ca462a
    49f4:	vst4.8	{d16-d19}, [pc], r8
    49f8:	strbmi	r5, [r8], -r0, lsl #2
    49fc:	andge	pc, r0, r8, asr #17
    4a00:	andcc	pc, ip, sl, asr #17
    4a04:	b	fe842a00 <__assert_fail@plt+0xfe840580>
    4a08:			; <UNDEFINED> instruction: 0xf47f2800
    4a0c:	qsub16mi	sl, r8, fp
    4a10:	stcl	7, cr15, [r4], #-1012	; 0xfffffc0c
    4a14:			; <UNDEFINED> instruction: 0xf50d4933
    4a18:	bmi	bd9620 <__assert_fail@plt+0xbd71a0>
    4a1c:	ldrbtmi	r3, [r9], #-772	; 0xfffffcfc
    4a20:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    4a24:	subsmi	r6, r1, sl, lsl r8
    4a28:			; <UNDEFINED> instruction: 0xf50dd152
    4a2c:	andlt	r5, r3, r0, lsl #26
    4a30:	svchi	0x00f0e8bd
    4a34:			; <UNDEFINED> instruction: 0xf7fd4648
    4a38:	stmdacs	r0, {r2, r3, r5, r7, r8, r9, fp, sp, lr, pc}
    4a3c:	svcge	0x0079f43f
    4a40:			; <UNDEFINED> instruction: 0xf9193801
    4a44:	blcs	290a4c <__assert_fail@plt+0x28e5cc>
    4a48:			; <UNDEFINED> instruction: 0xf809bf04
    4a4c:			; <UNDEFINED> instruction: 0xf999a000
    4a50:	strb	r4, [lr, -r0]!
    4a54:	ldmible	r2, {r2, r3, r4, r6, r8, sl, lr}
    4a58:			; <UNDEFINED> instruction: 0xf7fd4620
    4a5c:	strtmi	lr, [r0], #-2970	; 0xfffff466
    4a60:	stmible	sl!, {r5, r7, r9, lr}
    4a64:	addsmi	r1, ip, #1072	; 0x430
    4a68:	sfmne	f5, 3, [r1], #-668	; 0xfffffd64
    4a6c:	addmi	lr, r1, #2
    4a70:	adcle	r7, r2, r6
    4a74:	vstrcs.16	s30, [r1, #-32]	; 0xffffffe0	; <UNPREDICTABLE>
    4a78:	andscc	pc, r2, sl, lsr r8	; <UNPREDICTABLE>
    4a7c:	movtcc	pc, #963	; 0x3c3	; <UNPREDICTABLE>
    4a80:	svclt	0x00082a22
    4a84:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    4a88:	mvnsle	r2, r0, lsl #22
    4a8c:			; <UNDEFINED> instruction: 0xf804e795
    4a90:	bl	fe91369c <__assert_fail@plt+0xfe91121c>
    4a94:	blx	fecc56c8 <__assert_fail@plt+0xfecc3248>
    4a98:			; <UNDEFINED> instruction: 0xf99bf383
    4a9c:	ldmdbeq	fp, {sp}^
    4aa0:	svclt	0x00082a00
    4aa4:	blcs	d6b0 <__assert_fail@plt+0xb230>
    4aa8:	svcge	0x0023f47f
    4aac:	strtmi	lr, [r0], -ip, ror #14
    4ab0:	b	febc2aac <__assert_fail@plt+0xfebc062c>
    4ab4:	stmdacs	r0, {r0, r1, r9, sl, lr}
    4ab8:	stmdbmi	fp, {r4, r7, r8, ip, lr, pc}
    4abc:	ldrbtmi	r2, [r9], #-1
    4ac0:	b	ff742abc <__assert_fail@plt+0xff74063c>
    4ac4:	andscs	r4, r0, #147456	; 0x24000
    4ac8:	ldrbtmi	r2, [r9], #-1
    4acc:	b	ff5c2ac8 <__assert_fail@plt+0xff5c0648>
    4ad0:	b	feac2acc <__assert_fail@plt+0xfeac064c>
    4ad4:	andeq	r5, r1, lr, asr #9
    4ad8:	andeq	r0, r0, ip, lsr r2
    4adc:	andeq	r4, r0, r8, lsl r0
    4ae0:	andeq	r5, r1, r8, lsl r8
    4ae4:	andeq	r5, r1, r6, ror r3
    4ae8:	andeq	r2, r0, r6, lsl #25
    4aec:			; <UNDEFINED> instruction: 0x00002bb2
    4af0:			; <UNDEFINED> instruction: 0x4605b538
    4af4:	ldrbtmi	r4, [fp], #-2831	; 0xfffff4f1
    4af8:	ldmdblt	r4, {r2, r3, r4, fp, sp, lr}
    4afc:	stmiavs	r4!, {r0, r3, sp, lr, pc}^
    4b00:	stmdavs	r1!, {r2, r7, r8, ip, sp, pc}
    4b04:			; <UNDEFINED> instruction: 0xf7fd4628
    4b08:	stmdacs	r0, {r2, r4, r5, r7, r9, fp, sp, lr, pc}
    4b0c:			; <UNDEFINED> instruction: 0x4620d1f7
    4b10:	ldmdavs	sl, {r3, r4, r5, r8, sl, fp, ip, sp, pc}^
    4b14:	ldmvs	r8, {r1, r3, r6, r8, ip, sp, pc}
    4b18:	blmi	1d6960 <__assert_fail@plt+0x1d44e0>
    4b1c:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
    4b20:	mvnle	r2, r0, lsl #24
    4b24:	strtmi	r2, [r0], -r0, lsl #8
    4b28:	stmdami	r4, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
    4b2c:			; <UNDEFINED> instruction: 0xf7ff4478
    4b30:	ldrb	pc, [r2, r1, asr #29]!	; <UNPREDICTABLE>
    4b34:	andeq	r5, r1, r2, lsl r6
    4b38:	andeq	r5, r1, ip, ror #11
    4b3c:	andeq	r3, r0, r0, asr #27
    4b40:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
    4b44:	smlabteq	r1, r3, r9, lr
    4b48:	svclt	0x00004770
    4b4c:	andeq	r5, r1, r6, asr #11
    4b50:			; <UNDEFINED> instruction: 0x460cb510
    4b54:			; <UNDEFINED> instruction: 0xffccf7ff
    4b58:	stmdavs	r0, {r6, r8, ip, sp, pc}^
    4b5c:	stmdbmi	r4, {r4, r5, r8, ip, sp, pc}
    4b60:			; <UNDEFINED> instruction: 0xf7fd4479
    4b64:	blx	fec3f584 <__assert_fail@plt+0xfec3d104>
    4b68:	stmdbeq	r4!, {r7, sl, ip, sp, lr, pc}^
    4b6c:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    4b70:	muleq	r0, ip, fp
    4b74:	blmi	ad7424 <__assert_fail@plt+0xad4fa4>
    4b78:	push	{r1, r3, r4, r5, r6, sl, lr}
    4b7c:	strdlt	r4, [r5], r0
    4b80:	pkhtbmi	r5, r9, r3, asr #17
    4b84:	strcs	r4, [r0], #-1664	; 0xfffff980
    4b88:	movwls	r6, #14363	; 0x381b
    4b8c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4b90:			; <UNDEFINED> instruction: 0xffaef7ff
    4b94:	stmdacs	r0, {r1, sl, ip, pc}
    4b98:	stmdavs	r7, {r0, r4, r5, ip, lr, pc}^
    4b9c:	cmnlt	r7, #5242880	; 0x500000
    4ba0:	bl	a42b9c <__assert_fail@plt+0xa4071c>
    4ba4:	strtmi	sl, [r2], -r2, lsl #18
    4ba8:	strmi	r6, [r6], -r4
    4bac:			; <UNDEFINED> instruction: 0xf7fd4638
    4bb0:	blls	bf760 <__assert_fail@plt+0xbd2e0>
    4bb4:			; <UNDEFINED> instruction: 0xf993b123
    4bb8:	stmdblt	fp, {ip, sp}
    4bbc:	cmplt	r3, #3342336	; 0x330000
    4bc0:	andcs	r4, r5, #409600	; 0x64000
    4bc4:	ldrbtmi	r2, [r9], #-0
    4bc8:	b	542bc4 <__assert_fail@plt+0x540744>
    4bcc:	ldrbtmi	r4, [fp], #-2839	; 0xfffff4e9
    4bd0:			; <UNDEFINED> instruction: 0x4606681c
    4bd4:	and	fp, r8, r4, lsl r9
    4bd8:	teqlt	r4, r4, ror #17
    4bdc:	strbmi	r6, [r0], -r1, lsr #16
    4be0:	b	11c2bdc <__assert_fail@plt+0x11c075c>
    4be4:	mvnsle	r2, r0, lsl #16
    4be8:	stmdavs	sp!, {r2, r5, r7, fp, sp, lr}^
    4bec:	ldrtmi	r4, [r2], -r3, lsr #12
    4bf0:	andcs	r2, r5, r1, lsl #2
    4bf4:	andhi	pc, r0, sp, asr #17
    4bf8:			; <UNDEFINED> instruction: 0xf7fd9501
    4bfc:	bmi	33fa0c <__assert_fail@plt+0x33d58c>
    4c00:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    4c04:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4c08:	subsmi	r9, sl, r3, lsl #22
    4c0c:	strbmi	sp, [r8], -r5, lsl #2
    4c10:	pop	{r0, r2, ip, sp, pc}
    4c14:			; <UNDEFINED> instruction: 0x468183f0
    4c18:			; <UNDEFINED> instruction: 0xf7fde7f1
    4c1c:	svclt	0x0000ea06
    4c20:	andeq	r5, r1, ip, lsl r2
    4c24:	andeq	r0, r0, ip, lsr r2
    4c28:	andeq	r3, r0, r6, lsr sp
    4c2c:	andeq	r5, r1, sl, lsr r5
    4c30:	muleq	r1, r2, r1
    4c34:			; <UNDEFINED> instruction: 0x460cb510
    4c38:			; <UNDEFINED> instruction: 0xff5af7ff
    4c3c:	stmdavs	r0, {r3, r5, r8, ip, sp, pc}^
    4c40:	ldfltd	f3, [r0, #-0]
    4c44:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
    4c48:			; <UNDEFINED> instruction: 0x4620bd10
    4c4c:	svclt	0x0000bd10
    4c50:	andeq	r3, r0, lr, lsr #32
    4c54:			; <UNDEFINED> instruction: 0x4604b5f8
    4c58:	ldrmi	r4, [r7], -r8, lsl #12
    4c5c:			; <UNDEFINED> instruction: 0xff48f7ff
    4c60:	stmdavs	r5, {r5, r8, r9, ip, sp, pc}^
    4c64:	teqcs	sp, sp, lsr #6
    4c68:			; <UNDEFINED> instruction: 0xf7fd4628
    4c6c:			; <UNDEFINED> instruction: 0x4606ea98
    4c70:	strtmi	fp, [r0], -r8, lsr #3
    4c74:	b	fe342c70 <__assert_fail@plt+0xfe3407f0>
    4c78:	strmi	r4, [r2], -r1, lsr #12
    4c7c:			; <UNDEFINED> instruction: 0xf7fd4628
    4c80:	stmdblt	r0!, {r3, r4, r5, r7, r8, r9, fp, sp, lr, pc}^
    4c84:	mulcc	r1, r6, r9
    4c88:	blcs	8b11bc <__assert_fail@plt+0x8aed3c>
    4c8c:	ldclne	15, cr11, [r5], #-96	; 0xffffffa0
    4c90:			; <UNDEFINED> instruction: 0xf996d105
    4c94:	ldcne	0, cr3, [r5], #8
    4c98:	ldrtmi	fp, [sp], -fp, lsl #18
    4c9c:			; <UNDEFINED> instruction: 0x4629b197
    4ca0:	andcs	r4, r1, #32, 12	; 0x2000000
    4ca4:	ldrhtmi	lr, [r8], #141	; 0x8d
    4ca8:	blt	1fc2ca4 <__assert_fail@plt+0x1fc0824>
    4cac:			; <UNDEFINED> instruction: 0x463db157
    4cb0:	stcmi	7, cr14, [r6, #-868]	; 0xfffffc9c
    4cb4:	andcs	r4, r1, #32, 12	; 0x2000000
    4cb8:			; <UNDEFINED> instruction: 0x4629447d
    4cbc:	ldrhtmi	lr, [r8], #141	; 0x8d
    4cc0:	blt	1cc2cbc <__assert_fail@plt+0x1cc083c>
    4cc4:	rscscc	pc, pc, pc, asr #32
    4cc8:	svclt	0x0000bdf8
    4ccc:			; <UNDEFINED> instruction: 0x00002fbc
    4cd0:			; <UNDEFINED> instruction: 0xf7fdb508
    4cd4:	mcrrne	10, 8, lr, r3, cr4
    4cd8:	strmi	fp, [r3], -r8, lsl #30
    4cdc:			; <UNDEFINED> instruction: 0xf7fdd002
    4ce0:	movwcs	lr, #2976	; 0xba0
    4ce4:	stclt	6, cr4, [r8, #-96]	; 0xffffffa0
    4ce8:	push	{r0, r1, r7, r8, r9, fp, lr}
    4cec:	ldrbtmi	r4, [fp], #-4080	; 0xfffff010
    4cf0:			; <UNDEFINED> instruction: 0xf5ad4f82
    4cf4:	cdpmi	13, 8, cr5, cr2, cr2, {0}
    4cf8:	strmi	r4, [r5], -r9, lsl #13
    4cfc:	ldm	r3, {r0, r1, r7, ip, sp, pc}
    4d00:	ldrbtmi	r0, [pc], #-7	; 4d08 <__assert_fail@plt+0x2888>
    4d04:	beq	fe241140 <__assert_fail@plt+0xfe23ecc0>
    4d08:	movwpl	pc, #9485	; 0x250d	; <UNPREDICTABLE>
    4d0c:			; <UNDEFINED> instruction: 0xf1aa59be
    4d10:	movwcc	r0, #17424	; 0x4410
    4d14:	andsvs	r6, lr, r6, lsr r8
    4d18:	streq	pc, [r0], -pc, asr #32
    4d1c:	andeq	lr, r7, r4, lsl #17
    4d20:	ldrbtmi	r4, [r8], #-2168	; 0xfffff788
    4d24:	mcr2	7, 7, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    4d28:			; <UNDEFINED> instruction: 0xf0002800
    4d2c:			; <UNDEFINED> instruction: 0xf8d080ca
    4d30:			; <UNDEFINED> instruction: 0xf1b88004
    4d34:			; <UNDEFINED> instruction: 0xf0000f00
    4d38:			; <UNDEFINED> instruction: 0xf9988092
    4d3c:	blcs	10d44 <__assert_fail@plt+0xe8c4>
    4d40:	addhi	pc, sp, r0
    4d44:	rsbvs	r2, r2, r0, lsl #4
    4d48:			; <UNDEFINED> instruction: 0xb1bcf8df
    4d4c:			; <UNDEFINED> instruction: 0xf1aaaa04
    4d50:	andls	r0, r3, #12, 14	; 0x300000
    4d54:	strd	r4, [r2], #-75	; 0xffffffb5
    4d58:	ldrtmi	r6, [r0], -lr, ror #18
    4d5c:	b	642d58 <__assert_fail@plt+0x6408d8>
    4d60:			; <UNDEFINED> instruction: 0xf5b03006
    4d64:	ldmdale	r3!, {r8, r9, sl, fp, ip, lr}
    4d68:	streq	pc, [r4], #-426	; 0xfffffe56
    4d6c:	vst1.16	{d20-d22}, [pc :64], fp
    4d70:	mrscs	r5, R9_usr
    4d74:	stmib	sp, {r5, r9, sl, lr}^
    4d78:			; <UNDEFINED> instruction: 0xf7fd6800
    4d7c:			; <UNDEFINED> instruction: 0xf1b9ea4e
    4d80:	rsbsle	r0, lr, r0, lsl #30
    4d84:	stmia	r0, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4d88:			; <UNDEFINED> instruction: 0xf7fd4680
    4d8c:	stmiavs	r9!, {r1, r3, r7, r8, fp, sp, lr, pc}^
    4d90:			; <UNDEFINED> instruction: 0xf04f4606
    4d94:			; <UNDEFINED> instruction: 0xf7fd30ff
    4d98:	stmdacs	r0, {r1, r2, r3, r5, r7, r9, fp, sp, lr, pc}
    4d9c:	strcs	sp, [r0], #-127	; 0xffffff81
    4da0:			; <UNDEFINED> instruction: 0xf7fd2000
    4da4:	strmi	lr, [r1], -r4, ror #21
    4da8:			; <UNDEFINED> instruction: 0xf0402800
    4dac:			; <UNDEFINED> instruction: 0x46408094
    4db0:	b	3c2dac <__assert_fail@plt+0x3c092c>
    4db4:			; <UNDEFINED> instruction: 0xf0402800
    4db8:	ldrtmi	r8, [r1], -lr, lsl #1
    4dbc:	rscscc	pc, pc, pc, asr #32
    4dc0:	b	fe642dbc <__assert_fail@plt+0xfe64093c>
    4dc4:			; <UNDEFINED> instruction: 0xf0402800
    4dc8:	stccs	0, cr8, [r0], {134}	; 0x86
    4dcc:	addhi	pc, r1, r0, asr #32
    4dd0:	blhi	142f34 <__assert_fail@plt+0x140ab4>
    4dd4:	svceq	0x0000f1b8
    4dd8:			; <UNDEFINED> instruction: 0xf998d041
    4ddc:	blcs	bd0de4 <__assert_fail@plt+0xbce964>
    4de0:	stflsd	f5, [r3], {186}	; 0xba
    4de4:	andcs	r4, r3, r1, asr #12
    4de8:			; <UNDEFINED> instruction: 0xf7fd4622
    4dec:			; <UNDEFINED> instruction: 0x4606eaf6
    4df0:	mvnle	r2, r0, lsl #16
    4df4:	movwcs	lr, #51668	; 0xc9d4
    4df8:	rsble	r4, sl, r3, lsl r3
    4dfc:	strbmi	r4, [r0], -r3, asr #18
    4e00:			; <UNDEFINED> instruction: 0xf7fd4479
    4e04:	pkhtbmi	lr, r0, r8, asr #21
    4e08:	rscle	r2, r1, r0, lsl #16
    4e0c:	ldrtmi	sl, [r7], -r1, lsr #24
    4e10:	strtmi	lr, [r0], -lr
    4e14:	ldmib	ip!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4e18:			; <UNDEFINED> instruction: 0xf8004420
    4e1c:			; <UNDEFINED> instruction: 0xf9947c01
    4e20:	blcs	bd0e28 <__assert_fail@plt+0xbce9a8>
    4e24:	stmibvs	r9!, {r4, r8, ip, lr, pc}
    4e28:			; <UNDEFINED> instruction: 0xf7fd4620
    4e2c:	orrlt	lr, r8, r2, lsr r8
    4e30:	vst1.16	{d20-d22}, [pc], r2
    4e34:	strtmi	r5, [r0], -r0, lsl #2
    4e38:	stm	r6, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4e3c:	eorsle	r2, ip, r0, lsl #16
    4e40:	mulcc	r0, r4, r9
    4e44:	mvnle	r2, r0, lsl #22
    4e48:	strtmi	r6, [r0], -r9, lsr #16
    4e4c:	stmda	r0!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4e50:	mvnle	r2, r0, lsl #16
    4e54:	strcs	r4, [r1], -r0, asr #12
    4e58:	b	1042e54 <__assert_fail@plt+0x10409d4>
    4e5c:	strcs	lr, [r0], -r0
    4e60:			; <UNDEFINED> instruction: 0xf50d492b
    4e64:	bmi	999a74 <__assert_fail@plt+0x9975f4>
    4e68:	ldrbtmi	r3, [r9], #-772	; 0xfffffcfc
    4e6c:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    4e70:	subsmi	r6, r1, sl, lsl r8
    4e74:			; <UNDEFINED> instruction: 0x4630d13d
    4e78:	cfstr32pl	mvfx15, [r2, #-52]	; 0xffffffcc
    4e7c:	pop	{r0, r1, ip, sp, pc}
    4e80:	qsub8mi	r8, r0, r0
    4e84:			; <UNDEFINED> instruction: 0xf7ff4649
    4e88:	strmi	pc, [r6], -r3, lsr #30
    4e8c:	mcrrne	3, 0, fp, r3, cr8
    4e90:			; <UNDEFINED> instruction: 0xf7fdd19e
    4e94:	stmdavs	r3, {r4, r5, r7, r8, fp, sp, lr, pc}
    4e98:	orrsle	r2, r9, sp, lsl #22
    4e9c:	stmiavs	r9!, {r5, r6, r7, r8, r9, sl, sp, lr, pc}
    4ea0:	ldmib	r6, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4ea4:			; <UNDEFINED> instruction: 0xf47f2800
    4ea8:			; <UNDEFINED> instruction: 0x4601af7a
    4eac:			; <UNDEFINED> instruction: 0xf7ff4620
    4eb0:	blx	fec44af4 <__assert_fail@plt+0xfec42674>
    4eb4:	stmdbeq	r4!, {r7, sl, ip, sp, lr, pc}^
    4eb8:			; <UNDEFINED> instruction: 0x4640e772
    4ebc:	b	3c2eb8 <__assert_fail@plt+0x3c0a38>
    4ec0:			; <UNDEFINED> instruction: 0xf85ae7ce
    4ec4:			; <UNDEFINED> instruction: 0xf1b88c10
    4ec8:	sbcle	r0, r8, r0, lsl #30
    4ecc:	mulcc	r0, r8, r9
    4ed0:			; <UNDEFINED> instruction: 0x2601e73a
    4ed4:	stmdbmi	pc, {r2, r6, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    4ed8:	andcs	r2, r0, r5, lsl #4
    4edc:			; <UNDEFINED> instruction: 0xf7fd4479
    4ee0:	smlabbcs	r1, sl, r8, lr
    4ee4:	strmi	r4, [r8], -r2, lsl #12
    4ee8:	b	2c2ee4 <__assert_fail@plt+0x2c0a64>
    4eec:			; <UNDEFINED> instruction: 0xf7fd2001
    4ef0:			; <UNDEFINED> instruction: 0xf7fde944
    4ef4:	svclt	0x0000e89a
    4ef8:	andeq	r5, r1, r6, lsl r3
    4efc:	muleq	r1, r2, r0
    4f00:	andeq	r0, r0, ip, lsr r2
    4f04:	andeq	r3, r0, r6, lsl #24
    4f08:	andeq	r3, r0, r4, ror #23
    4f0c:	andeq	r3, r0, r8, ror #21
    4f10:	andeq	r4, r1, sl, lsr #30
    4f14:	andeq	r3, r0, r4, ror #20
    4f18:	andvs	r2, fp, r0, lsl #6
    4f1c:			; <UNDEFINED> instruction: 0xb328b410
    4f20:	mulmi	r0, r0, r9
    4f24:	tstle	ip, pc, lsr #24
    4f28:	mulcc	r1, r0, r9
    4f2c:	andcc	r4, r1, r4, lsl #12
    4f30:	rscsle	r2, r9, pc, lsr #22
    4f34:	andvs	r2, fp, r1, lsl #6
    4f38:	mulcc	r1, r4, r9
    4f3c:	svclt	0x00182b2f
    4f40:	andle	r2, sl, r0, lsl #22
    4f44:			; <UNDEFINED> instruction: 0xf1c04603
    4f48:	ldmdane	sl, {r1}
    4f4c:			; <UNDEFINED> instruction: 0xf913600a
    4f50:	bcs	10b5c <__assert_fail@plt+0xe6dc>
    4f54:	bcs	bf4bbc <__assert_fail@plt+0xbf273c>
    4f58:			; <UNDEFINED> instruction: 0x4620d1f7
    4f5c:	blmi	1430d8 <__assert_fail@plt+0x140c58>
    4f60:	stccs	7, cr4, [r0], {112}	; 0x70
    4f64:			; <UNDEFINED> instruction: 0x4604d0f9
    4f68:	strb	r3, [r3, r1]!
    4f6c:	ldrb	r4, [r4, r4, lsl #12]!
    4f70:			; <UNDEFINED> instruction: 0x460eb570
    4f74:	mulne	r0, r0, r9
    4f78:	strcs	r4, [r0], #-1541	; 0xfffff9fb
    4f7c:	cmplt	r1, r8, lsl #12
    4f80:			; <UNDEFINED> instruction: 0x4630295c
    4f84:			; <UNDEFINED> instruction: 0xf7fdd008
    4f88:	ldmdblt	r8!, {r1, r3, r8, fp, sp, lr, pc}^
    4f8c:	strpl	r3, [r9, -r1, lsl #8]!
    4f90:	stmdbcs	r0, {r5, r9, sl, lr}
    4f94:	ldfltp	f5, [r0, #-976]!	; 0xfffffc30
    4f98:			; <UNDEFINED> instruction: 0xf993192b
    4f9c:			; <UNDEFINED> instruction: 0xb12b3001
    4fa0:	strpl	r3, [r9, -r2, lsl #8]!
    4fa4:	stmdbcs	r0, {r5, r9, sl, lr}
    4fa8:	ldfltp	f5, [r0, #-936]!	; 0xfffffc58
    4fac:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    4fb0:	mvnsmi	lr, sp, lsr #18
    4fb4:	bmi	8d6814 <__assert_fail@plt+0x8d4394>
    4fb8:	blmi	8f11c8 <__assert_fail@plt+0x8eed48>
    4fbc:	ldrbtmi	r2, [sl], #-1792	; 0xfffff900
    4fc0:	strmi	r4, [r8], r4, lsl #12
    4fc4:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    4fc8:			; <UNDEFINED> instruction: 0xf04f9301
    4fcc:	strls	r0, [r0, -r0, lsl #6]
    4fd0:	ldmdb	r0, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4fd4:	tstlt	r4, r7
    4fd8:	mulcc	r0, r4, r9
    4fdc:	ldmdami	fp, {r0, r1, r6, r8, fp, ip, sp, pc}
    4fe0:	ldmdbmi	fp, {r0, r1, r5, r9, sl, lr}
    4fe4:	ldrbtmi	r4, [r8], #-1602	; 0xfffff9be
    4fe8:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    4fec:	stmib	r0!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4ff0:	ldrtmi	r4, [fp], -r5, lsl #12
    4ff4:			; <UNDEFINED> instruction: 0x46694632
    4ff8:			; <UNDEFINED> instruction: 0xf7fc4620
    4ffc:	stmdavs	fp!, {r1, r3, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    5000:	blls	33654 <__assert_fail@plt+0x311d4>
    5004:	rscle	r4, sl, r3, lsr #5
    5008:			; <UNDEFINED> instruction: 0xf993b11b
    500c:	blcs	11014 <__assert_fail@plt+0xeb94>
    5010:	bmi	4397ac <__assert_fail@plt+0x43732c>
    5014:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    5018:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    501c:	subsmi	r9, sl, r1, lsl #22
    5020:	andlt	sp, r2, sp, lsl #2
    5024:	ldrhhi	lr, [r0, #141]!	; 0x8d
    5028:	blcs	89785c <__assert_fail@plt+0x8953dc>
    502c:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    5030:	stmdbmi	sl, {r0, r2, r4, r6, r7, r8, ip, lr, pc}
    5034:	strbmi	r4, [r2], -r3, lsr #12
    5038:			; <UNDEFINED> instruction: 0xf7fd4479
    503c:			; <UNDEFINED> instruction: 0xf7fce820
    5040:	svclt	0x0000eff4
    5044:	ldrdeq	r4, [r1], -r6
    5048:	andeq	r0, r0, ip, lsr r2
    504c:	andeq	r5, r1, sl, lsr #32
    5050:	andeq	r3, r0, r8, lsl #19
    5054:	andeq	r4, r1, lr, ror sp
    5058:	andeq	r4, r1, r4, ror #31
    505c:	andeq	r3, r0, r8, lsr r9
    5060:	addlt	fp, r3, r0, lsl #10
    5064:	tstls	r0, r7, lsl #24
    5068:			; <UNDEFINED> instruction: 0xf7fd9001
    506c:	ldrbtmi	lr, [ip], #-2244	; 0xfffff73c
    5070:	ldmib	sp, {r1, r5, r8, sp}^
    5074:	andvs	r2, r1, r0, lsl #6
    5078:	stmdavs	r0!, {r0, r1, r8, fp, lr}
    507c:			; <UNDEFINED> instruction: 0xf7fc4479
    5080:	svclt	0x0000effe
    5084:	andeq	r4, r1, r2, lsr #31
    5088:	strdeq	r3, [r0], -r4
    508c:			; <UNDEFINED> instruction: 0x4604b538
    5090:			; <UNDEFINED> instruction: 0xf7ff460d
    5094:	stmdbcs	r1, {r0, r2, r3, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    5098:	stmdacs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
    509c:	lfmlt	f5, 1, [r8, #-0]
    50a0:	strtmi	r4, [r0], -r9, lsr #12
    50a4:			; <UNDEFINED> instruction: 0xffdcf7ff
    50a8:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    50ac:			; <UNDEFINED> instruction: 0x47706018
    50b0:	andeq	r4, r1, r6, ror #30
    50b4:	svcmi	0x00f0e92d
    50b8:	stc	6, cr4, [sp, #-548]!	; 0xfffffddc
    50bc:	strcs	r8, [r0], #-2818	; 0xfffff4fe
    50c0:	strbne	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    50c4:			; <UNDEFINED> instruction: 0xf8df2500
    50c8:	ldrbtmi	r3, [r9], #-1220	; 0xfffffb3c
    50cc:	stmiapl	fp, {r0, r1, r2, r3, r7, ip, sp, pc}^
    50d0:	movwls	r6, #55323	; 0xd81b
    50d4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    50d8:	strmi	lr, [r0, #-2505]	; 0xfffff637
    50dc:	strmi	r9, [r5], -r2, lsl #4
    50e0:	stm	r8, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    50e4:	stccs	6, cr4, [r0, #-16]
    50e8:	adchi	pc, r9, r0
    50ec:	mulvs	r0, r5, r9
    50f0:			; <UNDEFINED> instruction: 0xf0002e00
    50f4:			; <UNDEFINED> instruction: 0xf7fd80a4
    50f8:			; <UNDEFINED> instruction: 0x462ae83a
    50fc:	strmi	r6, [r2], r1, lsl #16
    5100:			; <UNDEFINED> instruction: 0xf912e001
    5104:	rscslt	r6, r3, #1, 30
    5108:	andscc	pc, r3, r1, lsr r8	; <UNPREDICTABLE>
    510c:	movwpl	pc, #1043	; 0x413	; <UNPREDICTABLE>
    5110:	mcrcs	1, 1, sp, cr13, cr7, {7}
    5114:	addshi	pc, r3, r0
    5118:	bleq	c41554 <__assert_fail@plt+0xc3f0d4>
    511c:	ldrmi	r4, [sl], -r8, lsr #12
    5120:	ldrbmi	r6, [r9], -r3, lsr #32
    5124:			; <UNDEFINED> instruction: 0xf7fc930c
    5128:	mcrls	15, 0, lr, cr12, cr4, {2}
    512c:	stmdavs	r5!, {r1, r2, r3, r5, r7, r9, lr}
    5130:	smlabteq	r0, sp, r9, lr
    5134:	mrshi	pc, (UNDEF: 14)	; <UNPREDICTABLE>
    5138:			; <UNDEFINED> instruction: 0xf0402d00
    513c:	mcrcs	0, 0, r8, cr0, cr3, {4}
    5140:	tsthi	r6, r0	; <UNPREDICTABLE>
    5144:	mulpl	r0, r6, r9
    5148:			; <UNDEFINED> instruction: 0xf0002d00
    514c:	andcs	r8, r0, #12, 2
    5150:	cdp	3, 0, cr2, cr8, cr0, {0}
    5154:			; <UNDEFINED> instruction: 0x4657ba10
    5158:	andsls	pc, r8, sp, asr #17
    515c:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    5160:			; <UNDEFINED> instruction: 0x469246b1
    5164:			; <UNDEFINED> instruction: 0xf999469b
    5168:	bcs	1a4d174 <__assert_fail@plt+0x1a4acf4>
    516c:	addhi	pc, sp, r0
    5170:	msreq	CPSR_, r2, lsr #32
    5174:			; <UNDEFINED> instruction: 0xf0402942
    5178:			; <UNDEFINED> instruction: 0xf99980e9
    517c:	bcs	d18c <__assert_fail@plt+0xad0c>
    5180:	bicshi	pc, r3, r0
    5184:	ldm	r8!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5188:	subsle	r2, r8, r0, lsl #16
    518c:	cdpcs	8, 0, cr6, cr0, cr6, {0}
    5190:			; <UNDEFINED> instruction: 0x4630d055
    5194:	svc	0x00fcf7fc
    5198:	movweq	lr, #47706	; 0xba5a
    519c:	cmple	lr, r5, lsl #12
    51a0:	mulne	r0, r9, r9
    51a4:	suble	r2, sl, r0, lsl #18
    51a8:			; <UNDEFINED> instruction: 0x462a4630
    51ac:			; <UNDEFINED> instruction: 0xf7fd4649
    51b0:	stmdacs	r0, {r5, r8, fp, sp, lr, pc}
    51b4:			; <UNDEFINED> instruction: 0xf919d143
    51b8:	strbmi	ip, [sp], #-5
    51bc:	svceq	0x0030f1bc
    51c0:			; <UNDEFINED> instruction: 0xf108d10a
    51c4:	bl	fea071d0 <__assert_fail@plt+0xfea04d50>
    51c8:	bl	145de4 <__assert_fail@plt+0x143964>
    51cc:			; <UNDEFINED> instruction: 0xf9150803
    51d0:			; <UNDEFINED> instruction: 0xf1bccf01
    51d4:	rscsle	r0, r8, r0, lsr pc
    51d8:			; <UNDEFINED> instruction: 0xf833683b
    51dc:	ldreq	r3, [fp, #-28]	; 0xffffffe4
    51e0:	strls	fp, [ip, #-3932]	; 0xfffff0a4
    51e4:	ldrle	r4, [lr, #1705]!	; 0x6a9
    51e8:	strtmi	r2, [r8], -r0, lsl #6
    51ec:	bne	440a54 <__assert_fail@plt+0x43e5d4>
    51f0:	eorvs	r4, r3, sl, lsl r6
    51f4:			; <UNDEFINED> instruction: 0xf7fc930c
    51f8:			; <UNDEFINED> instruction: 0xf8ddeeec
    51fc:	strmi	r9, [r9, #48]!	; 0x30
    5200:	strmi	r6, [r2], r5, lsr #16
    5204:			; <UNDEFINED> instruction: 0xf000468b
    5208:	stccs	0, cr8, [r0, #-660]	; 0xfffffd6c
    520c:	adchi	pc, r6, r0
    5210:	mvnscc	pc, #16, 2
    5214:			; <UNDEFINED> instruction: 0xf1419304
    5218:	movwls	r3, #21503	; 0x53ff
    521c:	ldrdeq	lr, [r4, -sp]
    5220:	mvnscc	pc, #79	; 0x4f
    5224:	andeq	pc, r2, #111	; 0x6f
    5228:	svclt	0x0008428b
    522c:			; <UNDEFINED> instruction: 0xd3274282
    5230:	svceq	0x0000f1b9
    5234:			; <UNDEFINED> instruction: 0xf999d003
    5238:	bcs	d240 <__assert_fail@plt+0xadc0>
    523c:	tstcs	r6, #-1073741788	; 0xc0000024
    5240:	ldreq	pc, [r5, #-111]	; 0xffffff91
    5244:	bmi	ff49d2d8 <__assert_fail@plt+0xff49ae58>
    5248:	ldrbtmi	r4, [sl], #-3024	; 0xfffff430
    524c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5250:	subsmi	r9, sl, sp, lsl #22
    5254:	orrshi	pc, r6, r0, asr #32
    5258:	andlt	r4, pc, r8, lsr #12
    525c:	blhi	c0558 <__assert_fail@plt+0xbe0d8>
    5260:	svchi	0x00f0e8bd
    5264:			; <UNDEFINED> instruction: 0xf1109b01
    5268:			; <UNDEFINED> instruction: 0xf04f37ff
    526c:			; <UNDEFINED> instruction: 0xf06f31ff
    5270:			; <UNDEFINED> instruction: 0xf1430002
    5274:	strbmi	r3, [r1, #-2303]	; 0xfffff701
    5278:	adcsmi	fp, r8, #8, 30
    527c:	svcge	0x005ff4bf
    5280:	sfmcs	f4, 4, [r0, #-436]	; 0xfffffe4c
    5284:	rsbmi	sp, fp, #913408	; 0xdf000
    5288:			; <UNDEFINED> instruction: 0xf999e7dc
    528c:			; <UNDEFINED> instruction: 0xf0222002
    5290:	bcs	1085b18 <__assert_fail@plt+0x1083698>
    5294:	svcge	0x0076f47f
    5298:	mulcs	r3, r9, r9
    529c:			; <UNDEFINED> instruction: 0xf47f2a00
    52a0:			; <UNDEFINED> instruction: 0x464eaf71
    52a4:	orrvs	pc, r0, #1325400064	; 0x4f000000
    52a8:			; <UNDEFINED> instruction: 0x9018f8dd
    52ac:	blge	13f9e8 <__assert_fail@plt+0x13d568>
    52b0:	ldcmi	3, cr9, [r8, #24]!
    52b4:	mulne	r0, r6, r9
    52b8:			; <UNDEFINED> instruction: 0x4628447d
    52bc:			; <UNDEFINED> instruction: 0xf7fc9109
    52c0:	stmdbls	r9, {r1, r2, r3, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    52c4:			; <UNDEFINED> instruction: 0xf0002800
    52c8:	blne	10e57b4 <__assert_fail@plt+0x10e3334>
    52cc:			; <UNDEFINED> instruction: 0xf1039309
    52d0:			; <UNDEFINED> instruction: 0xf1be0e01
    52d4:			; <UNDEFINED> instruction: 0xf0000f00
    52d8:	blls	1a5808 <__assert_fail@plt+0x1a3388>
    52dc:	mrscs	r2, (UNDEF: 0)
    52e0:	blvc	ff8ffc24 <__assert_fail@plt+0xff8fd7a4>
    52e4:	blls	56d54 <__assert_fail@plt+0x548d4>
    52e8:			; <UNDEFINED> instruction: 0xf0402b00
    52ec:	b	14257b4 <__assert_fail@plt+0x1423334>
    52f0:	cmple	r7, r1, lsl #6
    52f4:	ldmib	sp, {r0, r3, r8, r9, fp, ip, pc}^
    52f8:	rdfnee	f0, f5, f0
    52fc:	vmlsmi.f16	s28, s21, s26	; <UNPREDICTABLE>
    5300:	and	r4, r4, ip, lsr #13
    5304:	movweq	lr, #23124	; 0x5a54
    5308:	ldfccp	f7, [pc], #48	; 5340 <__assert_fail@plt+0x2ec0>
    530c:	blx	397ee <__assert_fail@plt+0x3736e>
    5310:			; <UNDEFINED> instruction: 0xf1bcf20b
    5314:	blx	29531a <__assert_fail@plt+0x292e9a>
    5318:	blx	fe80db26 <__assert_fail@plt+0xfe80b6a6>
    531c:	strmi	r0, [sl], #-266	; 0xfffffef6
    5320:			; <UNDEFINED> instruction: 0xf0004611
    5324:	strcs	r8, [r0], #-252	; 0xffffff04
    5328:	bcs	e730 <__assert_fail@plt+0xc2b0>
    532c:	blx	fe8396de <__assert_fail@plt+0xfe83725e>
    5330:			; <UNDEFINED> instruction: 0xf04f670a
    5334:	blx	fea88b3e <__assert_fail@plt+0xfea866be>
    5338:	ldrtmi	r2, [lr], -r2, lsl #6
    533c:	bl	10cb99c <__assert_fail@plt+0x10c951c>
    5340:	blcs	5f80 <__assert_fail@plt+0x3b00>
    5344:	strcs	sp, [r1], #-222	; 0xffffff22
    5348:	ldrb	r2, [fp, r0, lsl #10]
    534c:			; <UNDEFINED> instruction: 0xf47f2a00
    5350:			; <UNDEFINED> instruction: 0xe7a6af19
    5354:			; <UNDEFINED> instruction: 0xf43f2d00
    5358:			; <UNDEFINED> instruction: 0xe791af72
    535c:	movweq	lr, #47706	; 0xba5a
    5360:	svcge	0x0066f47f
    5364:	ldmib	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r9, sl, sp, lr, pc}^
    5368:	stmib	r9, {sl, ip, sp}^
    536c:	strb	r3, [sl, -r0, lsl #8]!
    5370:	strcc	lr, [r0], #-2525	; 0xfffff623
    5374:	stmib	r9, {r0, r2, r4, r5, r9, sl, lr}^
    5378:	strb	r3, [r4, -r0, lsl #8]!
    537c:			; <UNDEFINED> instruction: 0x4e0ae9dd
    5380:	smlabteq	r0, sp, r9, lr
    5384:	streq	pc, [r1, #-111]!	; 0xffffff91
    5388:	tstlt	r3, r2, lsl #22
    538c:			; <UNDEFINED> instruction: 0xf8c39b02
    5390:	ldmib	sp, {sp, lr, pc}^
    5394:	strmi	r1, [fp], -r4, lsl #4
    5398:	svclt	0x00144313
    539c:	movwcs	r2, #769	; 0x301
    53a0:	svceq	0x0000f1be
    53a4:	movwcs	fp, #3848	; 0xf08
    53a8:			; <UNDEFINED> instruction: 0xf0002b00
    53ac:	blls	265680 <__assert_fail@plt+0x263200>
    53b0:			; <UNDEFINED> instruction: 0xf8cd2001
    53b4:	tstcs	r0, r4, lsr #32
    53b8:	ldfccp	f7, [pc], #12	; 53cc <__assert_fail@plt+0x2f4c>
    53bc:	strtmi	r9, [r8], r6, lsl #22
    53c0:	b	13ea3d0 <__assert_fail@plt+0x13e7f50>
    53c4:	ldrmi	r7, [sl], r3, ror #23
    53c8:	b	153d3e0 <__assert_fail@plt+0x153af60>
    53cc:			; <UNDEFINED> instruction: 0xf10c0305
    53d0:			; <UNDEFINED> instruction: 0xd11d3cff
    53d4:	vqdmulh.s<illegal width 8>	d15, d11, d0
    53d8:	svccc	0x00fff1bc
    53dc:	andcs	pc, r1, #10240	; 0x2800
    53e0:	smlatbeq	sl, r0, fp, pc	; <UNPREDICTABLE>
    53e4:	ldrmi	r4, [r1], -sl, lsl #8
    53e8:	strcs	sp, [r0], #-18	; 0xffffffee
    53ec:	bcs	e7f4 <__assert_fail@plt+0xc374>
    53f0:	blx	fe8397a6 <__assert_fail@plt+0xfe837326>
    53f4:			; <UNDEFINED> instruction: 0xf04f670a
    53f8:	blx	fea88c02 <__assert_fail@plt+0xfea86782>
    53fc:	ldrtmi	r2, [lr], -r2, lsl #6
    5400:	bl	10cba60 <__assert_fail@plt+0x10c95e0>
    5404:	blcs	6044 <__assert_fail@plt+0x3bc4>
    5408:	strcs	sp, [r1], #-223	; 0xffffff21
    540c:	ldrb	r2, [ip, r0, lsl #10]
    5410:	smlabteq	r6, sp, r9, lr
    5414:	ldmib	sp, {r0, r2, r6, r9, sl, lr}^
    5418:			; <UNDEFINED> instruction: 0xf04f0104
    541c:			; <UNDEFINED> instruction: 0x9c020a0a
    5420:	bleq	41564 <__assert_fail@plt+0x3f0e4>
    5424:			; <UNDEFINED> instruction: 0xf8dd2900
    5428:	svclt	0x00088024
    542c:	tstle	r1, #720896	; 0xb0000
    5430:	movweq	lr, #43802	; 0xab1a
    5434:	andeq	lr, fp, #76800	; 0x12c00
    5438:	ldrsbmi	r1, [r2, #-139]	; 0xffffff75
    543c:	movweq	lr, #43795	; 0xab13
    5440:	andeq	lr, fp, #67584	; 0x10800
    5444:	beq	100098 <__assert_fail@plt+0xfdc18>
    5448:	bleq	c0158 <__assert_fail@plt+0xbdcd8>
    544c:	svclt	0x0008458b
    5450:	mvnle	r4, #545259520	; 0x20800000
    5454:	svceq	0x0000f1b8
    5458:	tstcs	r0, r2, lsl r0
    545c:	movweq	lr, #43802	; 0xab1a
    5460:	tsteq	r1, r1, lsl #2	; <UNPREDICTABLE>
    5464:	andeq	lr, fp, #76800	; 0x12c00
    5468:	ldrsbmi	r1, [r2, #-139]	; 0xffffff75
    546c:	movweq	lr, #43795	; 0xab13
    5470:	andeq	lr, fp, #67584	; 0x10800
    5474:	beq	1000c8 <__assert_fail@plt+0xfdc48>
    5478:	bleq	c0188 <__assert_fail@plt+0xbdd08>
    547c:	mvnle	r4, r8, lsl #11
    5480:	strcs	r2, [r0, -r1, lsl #12]
    5484:	strmi	lr, [r9, #-2509]	; 0xfffff633
    5488:	strmi	lr, [r4, #-2525]	; 0xfffff623
    548c:	andsls	pc, r0, sp, asr #17
    5490:	strtmi	r4, [r9], -r0, lsr #12
    5494:	movwcs	r2, #522	; 0x20a
    5498:			; <UNDEFINED> instruction: 0xffe0f001
    549c:	strtmi	r4, [r9], -r0, lsr #12
    54a0:	strmi	lr, [r2, #-2509]	; 0xfffff633
    54a4:			; <UNDEFINED> instruction: 0x46994690
    54a8:	movwcs	r2, #522	; 0x20a
    54ac:			; <UNDEFINED> instruction: 0xffd6f001
    54b0:	bl	11cbb84 <__assert_fail@plt+0x11c9704>
    54b4:	ldmne	fp, {r0, r1, r2, sl, fp}^
    54b8:			; <UNDEFINED> instruction: 0x0c0ceb4c
    54bc:	bl	130bb30 <__assert_fail@plt+0x13096b0>
    54c0:	ldrtmi	r0, [r2], -r7, lsl #24
    54c4:			; <UNDEFINED> instruction: 0x463b18de
    54c8:	streq	lr, [ip, -ip, asr #22]
    54cc:	strmi	r4, [sp], -r4, lsl #12
    54d0:	svceq	0x0000f1b8
    54d4:			; <UNDEFINED> instruction: 0x4650d014
    54d8:			; <UNDEFINED> instruction: 0xf0014659
    54dc:			; <UNDEFINED> instruction: 0x4642ffbf
    54e0:			; <UNDEFINED> instruction: 0xf001464b
    54e4:			; <UNDEFINED> instruction: 0x460bffbb
    54e8:	ldmib	sp, {r1, r9, sl, lr}^
    54ec:			; <UNDEFINED> instruction: 0xf0010106
    54f0:	blls	453cc <__assert_fail@plt+0x42f4c>
    54f4:	movwls	r1, #2075	; 0x81b
    54f8:	bl	106c104 <__assert_fail@plt+0x1069c84>
    54fc:	movwls	r0, #4867	; 0x1303
    5500:	movwcs	lr, #10717	; 0x29dd
    5504:	svclt	0x00082b00
    5508:	sbcle	r2, r1, #40960	; 0xa000
    550c:	strmi	lr, [r9, #-2525]	; 0xfffff623
    5510:			; <UNDEFINED> instruction: 0x9010f8dd
    5514:	movwcs	lr, #2525	; 0x9dd
    5518:	movwcs	lr, #2505	; 0x9c9
    551c:	ldmib	sp, {r0, r4, r5, r7, r9, sl, sp, lr, pc}^
    5520:	strcs	r4, [r0, #-3594]	; 0xfffff1f6
    5524:	smlabteq	r0, sp, r9, lr
    5528:	strbmi	lr, [lr], -lr, lsr #14
    552c:	cmnvc	sl, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    5530:			; <UNDEFINED> instruction: 0x9018f8dd
    5534:	blge	13fc70 <__assert_fail@plt+0x13d7f0>
    5538:	ldrt	r9, [sl], r6, lsl #6
    553c:	ldrbtmi	r4, [sp], #-3350	; 0xfffff2ea
    5540:			; <UNDEFINED> instruction: 0xf7fc4628
    5544:	stmdacs	r0, {r2, r3, r5, r9, sl, fp, sp, lr, pc}
    5548:	mrcge	4, 5, APSR_nzcv, cr15, cr15, {3}
    554c:	blls	3ef30 <__assert_fail@plt+0x3cab0>
    5550:	stcls	7, cr2, [r6, #-0]
    5554:	blx	fe896dc6 <__assert_fail@plt+0xfe894946>
    5558:	ldrmi	r2, [lr], -r5, lsl #6
    555c:	blx	ff8ec16a <__assert_fail@plt+0xff8e9cea>
    5560:	svccs	0x00006705
    5564:	mcrge	4, 6, pc, cr3, cr15, {1}	; <UNPREDICTABLE>
    5568:	tstcs	r0, r1
    556c:	blls	bf070 <__assert_fail@plt+0xbcbf0>
    5570:	blcs	16f4c <__assert_fail@plt+0x14acc>
    5574:	svcge	0x000af47f
    5578:	strcc	lr, [r0], #-2525	; 0xfffff623
    557c:	stmib	r9, {r1, r8, sl, fp, ip, pc}^
    5580:	strbt	r3, [r0], -r0, lsl #8
    5584:	ldcl	7, cr15, [r0, #-1008]	; 0xfffffc10
    5588:	andeq	r4, r1, sl, asr #25
    558c:	andeq	r0, r0, ip, lsr r2
    5590:	andeq	r4, r1, sl, asr #22
    5594:	andeq	r3, r0, r4, asr #13
    5598:	andeq	r3, r0, sl, asr #8
    559c:			; <UNDEFINED> instruction: 0xf7ff2200
    55a0:	svclt	0x0000bd89
    55a4:	mvnsmi	lr, sp, lsr #18
    55a8:	strmi	r4, [r7], -r8, lsl #13
    55ac:			; <UNDEFINED> instruction: 0x4605b1d8
    55b0:			; <UNDEFINED> instruction: 0xf7fce007
    55b4:	rsclt	lr, r4, #220, 26	; 0x3700
    55b8:			; <UNDEFINED> instruction: 0xf8336803
    55bc:	ldreq	r3, [fp, #-20]	; 0xffffffec
    55c0:	strtmi	sp, [lr], -r4, lsl #10
    55c4:	blmi	83a20 <__assert_fail@plt+0x815a0>
    55c8:	mvnsle	r2, r0, lsl #24
    55cc:	svceq	0x0000f1b8
    55d0:			; <UNDEFINED> instruction: 0xf8c8d001
    55d4:	adcsmi	r6, lr, #0
    55d8:			; <UNDEFINED> instruction: 0xf996d908
    55dc:	andcs	r3, r1, r0
    55e0:	pop	{r0, r1, r5, r8, fp, ip, sp, pc}
    55e4:	strdlt	r8, [r9, -r0]
    55e8:	andeq	pc, r0, r8, asr #17
    55ec:	ldmfd	sp!, {sp}
    55f0:	svclt	0x000081f0
    55f4:	mvnsmi	lr, sp, lsr #18
    55f8:	strmi	r4, [r7], -r8, lsl #13
    55fc:			; <UNDEFINED> instruction: 0x4605b1d8
    5600:			; <UNDEFINED> instruction: 0xf7fce007
    5604:	rsclt	lr, r4, #180, 26	; 0x2d00
    5608:			; <UNDEFINED> instruction: 0xf8336803
    560c:	ldrbeq	r3, [fp], #20
    5610:	strtmi	sp, [lr], -r4, lsl #10
    5614:	blmi	83a70 <__assert_fail@plt+0x815f0>
    5618:	mvnsle	r2, r0, lsl #24
    561c:	svceq	0x0000f1b8
    5620:			; <UNDEFINED> instruction: 0xf8c8d001
    5624:	adcsmi	r6, lr, #0
    5628:			; <UNDEFINED> instruction: 0xf996d908
    562c:	andcs	r3, r1, r0
    5630:	pop	{r0, r1, r5, r8, fp, ip, sp, pc}
    5634:	strdlt	r8, [r9, -r0]
    5638:	andeq	pc, r0, r8, asr #17
    563c:	ldmfd	sp!, {sp}
    5640:	svclt	0x000081f0
    5644:	ldmdbmi	lr, {r1, r2, r3, sl, ip, sp, pc}
    5648:	strdlt	fp, [r2], r0
    564c:	bmi	770270 <__assert_fail@plt+0x76ddf0>
    5650:	cfstrsge	mvf4, [sl], {121}	; 0x79
    5654:	blvc	1437a8 <__assert_fail@plt+0x141328>
    5658:	stmpl	sl, {r1, r2, r9, sl, lr}
    565c:	andls	r6, r1, #1179648	; 0x120000
    5660:	andeq	pc, r0, #79	; 0x4f
    5664:	and	r9, r5, r0, lsl #6
    5668:	ldrtmi	r4, [r0], -r9, lsr #12
    566c:	ldc	7, cr15, [r0], {252}	; 0xfc
    5670:	cmnlt	r0, r8, lsl #8
    5674:	stcne	8, cr15, [r8], {84}	; 0x54
    5678:			; <UNDEFINED> instruction: 0xf854b1b1
    567c:	strls	r5, [r0], #-3076	; 0xfffff3fc
    5680:			; <UNDEFINED> instruction: 0x4630b195
    5684:	stc	7, cr15, [r4], {252}	; 0xfc
    5688:	mvnle	r2, r0, lsl #16
    568c:	bmi	38d698 <__assert_fail@plt+0x38b218>
    5690:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    5694:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5698:	subsmi	r9, sl, r1, lsl #22
    569c:	andlt	sp, r2, sp, lsl #2
    56a0:	ldrhtmi	lr, [r0], #141	; 0x8d
    56a4:	ldrbmi	fp, [r0, -r3]!
    56a8:	ldrtmi	r4, [r3], -r8, lsl #16
    56ac:	ldrtmi	r4, [sl], -r8, lsl #18
    56b0:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
    56b4:			; <UNDEFINED> instruction: 0xf7fc6800
    56b8:			; <UNDEFINED> instruction: 0xf7fcee3c
    56bc:	svclt	0x0000ecb6
    56c0:	andeq	r4, r1, r4, asr #14
    56c4:	andeq	r0, r0, ip, lsr r2
    56c8:	andeq	r4, r1, r2, lsl #14
    56cc:	andeq	r4, r1, r0, ror #18
    56d0:			; <UNDEFINED> instruction: 0x000032be
    56d4:	ldrlt	fp, [r0], #-401	; 0xfffffe6f
    56d8:	subslt	r4, r4, #16777216	; 0x1000000
    56dc:	and	r4, r3, r3, lsl #12
    56e0:	mulle	r8, r4, r2
    56e4:	andle	r4, r5, fp, lsl #5
    56e8:	mulcs	r0, r3, r9
    56ec:	movwcc	r4, #5656	; 0x1618
    56f0:	mvnsle	r2, r0, lsl #20
    56f4:			; <UNDEFINED> instruction: 0xf85d2000
    56f8:	ldrbmi	r4, [r0, -r4, lsl #22]!
    56fc:	ldrbmi	r4, [r0, -r8, lsl #12]!
    5700:	andcs	fp, sl, #56, 10	; 0xe000000
    5704:	strmi	r4, [sp], -r4, lsl #12
    5708:	stc2l	7, cr15, [r0], {255}	; 0xff
    570c:	svccc	0x0080f5b0
    5710:	addlt	sp, r0, #268435456	; 0x10000000
    5714:			; <UNDEFINED> instruction: 0x4629bd38
    5718:			; <UNDEFINED> instruction: 0xf7ff4620
    571c:	svclt	0x0000fca1
    5720:	andscs	fp, r0, #56, 10	; 0xe000000
    5724:	strmi	r4, [sp], -r4, lsl #12
    5728:	ldc2	7, cr15, [r0], #1020	; 0x3fc
    572c:	svccc	0x0080f5b0
    5730:	addlt	sp, r0, #268435456	; 0x10000000
    5734:			; <UNDEFINED> instruction: 0x4629bd38
    5738:			; <UNDEFINED> instruction: 0xf7ff4620
    573c:	svclt	0x0000fc91
    5740:	strt	r2, [r3], #522	; 0x20a
    5744:	strt	r2, [r1], #528	; 0x210
    5748:	blmi	8d7fd8 <__assert_fail@plt+0x8d5b58>
    574c:	ldrblt	r4, [r0, #1146]!	; 0x47a
    5750:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    5754:	strmi	r2, [r4], -r0, lsl #12
    5758:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    575c:			; <UNDEFINED> instruction: 0xf04f9301
    5760:	strls	r0, [r0], -r0, lsl #6
    5764:	stcl	7, cr15, [r6, #-1008]	; 0xfffffc10
    5768:	tstlt	r4, r6
    576c:	mulcc	r0, r4, r9
    5770:	ldmdami	sl, {r0, r1, r6, r8, fp, ip, sp, pc}
    5774:	ldmdbmi	sl, {r0, r1, r5, r9, sl, lr}
    5778:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    577c:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    5780:	ldcl	7, cr15, [r6, #1008]	; 0x3f0
    5784:	ldrtmi	r4, [r3], -r5, lsl #12
    5788:	strbtmi	r2, [r9], -sl, lsl #4
    578c:			; <UNDEFINED> instruction: 0xf7fc4620
    5790:	stmdavs	fp!, {r2, r3, r9, sl, fp, sp, lr, pc}
    5794:	blls	33dc8 <__assert_fail@plt+0x31948>
    5798:	rscle	r4, sl, r3, lsr #5
    579c:			; <UNDEFINED> instruction: 0xf993b11b
    57a0:	blcs	117a8 <__assert_fail@plt+0xf328>
    57a4:	bmi	3f9f40 <__assert_fail@plt+0x3f7ac0>
    57a8:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
    57ac:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    57b0:	subsmi	r9, sl, r1, lsl #22
    57b4:	andlt	sp, r3, ip, lsl #2
    57b8:	bmi	2f4f80 <__assert_fail@plt+0x2f2b00>
    57bc:	ldrbtmi	r2, [sl], #-2850	; 0xfffff4de
    57c0:	bicsle	r6, r6, r0, lsl r8
    57c4:	strtmi	r4, [r3], -r9, lsl #18
    57c8:	ldrbtmi	r4, [r9], #-1594	; 0xfffff9c6
    57cc:	mrrc	7, 15, pc, r6, cr12	; <UNPREDICTABLE>
    57d0:	stc	7, cr15, [sl], #-1008	; 0xfffffc10
    57d4:	andeq	r4, r1, r8, asr #12
    57d8:	andeq	r0, r0, ip, lsr r2
    57dc:	muleq	r1, r6, r8
    57e0:	strdeq	r3, [r0], -r4
    57e4:	andeq	r4, r1, sl, ror #11
    57e8:	andeq	r4, r1, r2, asr r8
    57ec:	andeq	r3, r0, r6, lsr #3
    57f0:			; <UNDEFINED> instruction: 0x4606b5f8
    57f4:			; <UNDEFINED> instruction: 0xf7ff460f
    57f8:			; <UNDEFINED> instruction: 0xf110ffa7
    57fc:			; <UNDEFINED> instruction: 0xf1414400
    5800:	cfstr32cs	mvfx0, [r1, #-0]
    5804:	stccs	15, cr11, [r0], {8}
    5808:	lfmlt	f5, 3, [r8]
    580c:	ldcl	7, cr15, [r2], #1008	; 0x3f0
    5810:	strtcs	r4, [r2], #-2309	; 0xfffff6fb
    5814:	ldrbtmi	r4, [r9], #-1587	; 0xfffff9cd
    5818:	andvs	r4, r4, sl, lsr r6
    581c:	stmdbmi	r3, {r3, fp, sp, lr}
    5820:			; <UNDEFINED> instruction: 0xf7fc4479
    5824:	svclt	0x0000ec2c
    5828:	strdeq	r4, [r1], -sl
    582c:	andeq	r3, r0, r0, asr r1
    5830:			; <UNDEFINED> instruction: 0x4605b538
    5834:			; <UNDEFINED> instruction: 0xf7ff460c
    5838:			; <UNDEFINED> instruction: 0xf500ffdb
    583c:			; <UNDEFINED> instruction: 0xf5b34300
    5840:	andle	r3, r1, #128, 30	; 0x200
    5844:	lfmlt	f3, 1, [r8, #-0]
    5848:	ldcl	7, cr15, [r4], {252}	; 0xfc
    584c:	strtmi	r4, [r2], -r5, lsl #18
    5850:	ldrbtmi	r2, [r9], #-1058	; 0xfffffbde
    5854:	andvs	r4, r4, fp, lsr #12
    5858:	stmdbmi	r3, {r3, fp, sp, lr}
    585c:			; <UNDEFINED> instruction: 0xf7fc4479
    5860:	svclt	0x0000ec0e
    5864:			; <UNDEFINED> instruction: 0x000147be
    5868:	andeq	r3, r0, r4, lsl r1
    586c:			; <UNDEFINED> instruction: 0xf7ff220a
    5870:	svclt	0x0000bb9f
    5874:			; <UNDEFINED> instruction: 0xf7ff2210
    5878:	svclt	0x0000bb9b
    587c:	blmi	898108 <__assert_fail@plt+0x895c88>
    5880:	ldrblt	r4, [r0, #1146]!	; 0x47a
    5884:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    5888:	strmi	r2, [r4], -r0, lsl #12
    588c:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    5890:			; <UNDEFINED> instruction: 0xf04f9301
    5894:	strls	r0, [r0], -r0, lsl #6
    5898:	stc	7, cr15, [ip], #1008	; 0x3f0
    589c:	tstlt	r4, r6
    58a0:	mulcc	r0, r4, r9
    58a4:	ldmdami	r9, {r0, r1, r6, r8, fp, ip, sp, pc}
    58a8:	ldmdbmi	r9, {r0, r1, r5, r9, sl, lr}
    58ac:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    58b0:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    58b4:	ldc	7, cr15, [ip, #-1008]!	; 0xfffffc10
    58b8:	strbtmi	r4, [r9], -r5, lsl #12
    58bc:			; <UNDEFINED> instruction: 0xf7fc4620
    58c0:	stmdavs	fp!, {r1, r2, r4, r5, r6, r7, sl, fp, sp, lr, pc}
    58c4:	blls	33ef8 <__assert_fail@plt+0x31a78>
    58c8:	rscle	r4, ip, r3, lsr #5
    58cc:			; <UNDEFINED> instruction: 0xf993b11b
    58d0:	blcs	118d8 <__assert_fail@plt+0xf458>
    58d4:	bmi	3fa078 <__assert_fail@plt+0x3f7bf8>
    58d8:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
    58dc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    58e0:	subsmi	r9, sl, r1, lsl #22
    58e4:	andlt	sp, r3, ip, lsl #2
    58e8:	bmi	2f50b0 <__assert_fail@plt+0x2f2c30>
    58ec:	ldrbtmi	r2, [sl], #-2850	; 0xfffff4de
    58f0:	bicsle	r6, r8, r0, lsl r8
    58f4:	strtmi	r4, [r3], -r9, lsl #18
    58f8:	ldrbtmi	r4, [r9], #-1594	; 0xfffff9c6
    58fc:	bl	fefc38f4 <__assert_fail@plt+0xfefc1474>
    5900:	bl	fe4c38f8 <__assert_fail@plt+0xfe4c1478>
    5904:	andeq	r4, r1, r4, lsl r5
    5908:	andeq	r0, r0, ip, lsr r2
    590c:	andeq	r4, r1, r2, ror #14
    5910:	andeq	r3, r0, r0, asr #1
    5914:			; <UNDEFINED> instruction: 0x000144ba
    5918:	andeq	r4, r1, r2, lsr #14
    591c:	andeq	r3, r0, r6, ror r0
    5920:	blmi	8d81b0 <__assert_fail@plt+0x8d5d30>
    5924:	ldrblt	r4, [r0, #1146]!	; 0x47a
    5928:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    592c:	strmi	r2, [r4], -r0, lsl #12
    5930:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    5934:			; <UNDEFINED> instruction: 0xf04f9301
    5938:	strls	r0, [r0], -r0, lsl #6
    593c:	mrrc	7, 15, pc, sl, cr12	; <UNPREDICTABLE>
    5940:	tstlt	r4, r6
    5944:	mulcc	r0, r4, r9
    5948:	ldmdami	sl, {r0, r1, r6, r8, fp, ip, sp, pc}
    594c:	ldmdbmi	sl, {r0, r1, r5, r9, sl, lr}
    5950:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    5954:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    5958:	stcl	7, cr15, [sl], #1008	; 0x3f0
    595c:	andcs	r4, sl, #5242880	; 0x500000
    5960:	strtmi	r4, [r0], -r9, ror #12
    5964:	b	fe84395c <__assert_fail@plt+0xfe8414dc>
    5968:	stmiblt	fp, {r0, r1, r3, r5, fp, sp, lr}
    596c:	adcmi	r9, r3, #0, 22
    5970:	tstlt	fp, fp, ror #1
    5974:	mulcc	r0, r3, r9
    5978:	mvnle	r2, r0, lsl #22
    597c:	blmi	3181c0 <__assert_fail@plt+0x315d40>
    5980:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5984:	blls	5f9f4 <__assert_fail@plt+0x5d574>
    5988:	qaddle	r4, sl, ip
    598c:	ldcllt	0, cr11, [r0, #12]!
    5990:	blcs	8981c4 <__assert_fail@plt+0x895d44>
    5994:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    5998:	stmdbmi	sl, {r0, r1, r2, r4, r6, r7, r8, ip, lr, pc}
    599c:	ldrtmi	r4, [sl], -r3, lsr #12
    59a0:			; <UNDEFINED> instruction: 0xf7fc4479
    59a4:			; <UNDEFINED> instruction: 0xf7fceb6c
    59a8:	svclt	0x0000eb40
    59ac:	andeq	r4, r1, r0, ror r4
    59b0:	andeq	r0, r0, ip, lsr r2
    59b4:			; <UNDEFINED> instruction: 0x000146be
    59b8:	andeq	r3, r0, ip, lsl r0
    59bc:	andeq	r4, r1, r4, lsl r4
    59c0:	andeq	r4, r1, ip, ror r6
    59c4:	ldrdeq	r2, [r0], -r0
    59c8:	blmi	8d8258 <__assert_fail@plt+0x8d5dd8>
    59cc:	ldrblt	r4, [r0, #1146]!	; 0x47a
    59d0:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    59d4:	strmi	r2, [r4], -r0, lsl #12
    59d8:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    59dc:			; <UNDEFINED> instruction: 0xf04f9301
    59e0:	strls	r0, [r0], -r0, lsl #6
    59e4:	stc	7, cr15, [r6], {252}	; 0xfc
    59e8:	tstlt	r4, r6
    59ec:	mulcc	r0, r4, r9
    59f0:	ldmdami	sl, {r0, r1, r6, r8, fp, ip, sp, pc}
    59f4:	ldmdbmi	sl, {r0, r1, r5, r9, sl, lr}
    59f8:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    59fc:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    5a00:	ldc	7, cr15, [r6], {252}	; 0xfc
    5a04:	andcs	r4, sl, #5242880	; 0x500000
    5a08:	strtmi	r4, [r0], -r9, ror #12
    5a0c:	bl	feec3a04 <__assert_fail@plt+0xfeec1584>
    5a10:	stmiblt	fp, {r0, r1, r3, r5, fp, sp, lr}
    5a14:	adcmi	r9, r3, #0, 22
    5a18:	tstlt	fp, fp, ror #1
    5a1c:	mulcc	r0, r3, r9
    5a20:	mvnle	r2, r0, lsl #22
    5a24:	blmi	318268 <__assert_fail@plt+0x315de8>
    5a28:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5a2c:	blls	5fa9c <__assert_fail@plt+0x5d61c>
    5a30:	qaddle	r4, sl, ip
    5a34:	ldcllt	0, cr11, [r0, #12]!
    5a38:	blcs	89826c <__assert_fail@plt+0x895dec>
    5a3c:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    5a40:	stmdbmi	sl, {r0, r1, r2, r4, r6, r7, r8, ip, lr, pc}
    5a44:	ldrtmi	r4, [sl], -r3, lsr #12
    5a48:			; <UNDEFINED> instruction: 0xf7fc4479
    5a4c:			; <UNDEFINED> instruction: 0xf7fceb18
    5a50:	svclt	0x0000eaec
    5a54:	andeq	r4, r1, r8, asr #7
    5a58:	andeq	r0, r0, ip, lsr r2
    5a5c:	andeq	r4, r1, r6, lsl r6
    5a60:	andeq	r2, r0, r4, ror pc
    5a64:	andeq	r4, r1, ip, ror #6
    5a68:	ldrdeq	r4, [r1], -r4	; <UNPREDICTABLE>
    5a6c:	andeq	r2, r0, r8, lsr #30
    5a70:	blmi	6582d8 <__assert_fail@plt+0x655e58>
    5a74:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    5a78:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
    5a7c:	strbtmi	r4, [r9], -ip, lsl #12
    5a80:	ldmdavs	fp, {r0, r2, r9, sl, lr}
    5a84:			; <UNDEFINED> instruction: 0xf04f9303
    5a88:			; <UNDEFINED> instruction: 0xf7ff0300
    5a8c:	orrslt	pc, r0, r7, lsl #27
    5a90:	bl	fec43a88 <__assert_fail@plt+0xfec41608>
    5a94:	ldrbtmi	r4, [sl], #-2577	; 0xfffff5ef
    5a98:	ldmdavs	r0, {r0, r1, fp, sp, lr}
    5a9c:	ldmdbmi	r0, {r0, r1, r3, r5, r8, ip, sp, pc}
    5aa0:	strtmi	r4, [r2], -fp, lsr #12
    5aa4:			; <UNDEFINED> instruction: 0xf7fc4479
    5aa8:	stmdbmi	lr, {r1, r3, r5, r6, r7, r9, fp, sp, lr, pc}
    5aac:	strtmi	r4, [r2], -fp, lsr #12
    5ab0:			; <UNDEFINED> instruction: 0xf7fc4479
    5ab4:	bmi	340bb4 <__assert_fail@plt+0x33e734>
    5ab8:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    5abc:	ldrdeq	lr, [r0, -sp]
    5ac0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5ac4:	subsmi	r9, sl, r3, lsl #22
    5ac8:	andlt	sp, r5, r1, lsl #2
    5acc:			; <UNDEFINED> instruction: 0xf7fcbd30
    5ad0:	svclt	0x0000eaac
    5ad4:	andeq	r4, r1, r0, lsr #6
    5ad8:	andeq	r0, r0, ip, lsr r2
    5adc:	andeq	r4, r1, sl, ror r5
    5ae0:	andeq	r2, r0, ip, asr #29
    5ae4:	andeq	r2, r0, r0, asr #29
    5ae8:	ldrdeq	r4, [r1], -sl
    5aec:			; <UNDEFINED> instruction: 0x460cb510
    5af0:			; <UNDEFINED> instruction: 0xf7ff4611
    5af4:	ldc	14, cr15, [pc, #780]	; 5e08 <__assert_fail@plt+0x3988>
    5af8:	vmov.f64	d22, #216	; 0xbec00000 -0.375
    5afc:	vcvt.f64.s32	d7, s0
    5b00:	vstr	d21, [r4, #924]	; 0x39c
    5b04:	vadd.f32	s14, s0, s0
    5b08:	vnmul.f64	d0, d0, d5
    5b0c:	vmov.f64	d0, #214	; 0xbeb00000 -0.3437500
    5b10:	vstr	d0, [r4, #768]	; 0x300
    5b14:	vldrlt	s0, [r0, #-4]
    5b18:	andeq	r0, r0, r0
    5b1c:	smlawbmi	lr, r0, r4, r8
    5b20:	rsbsmi	pc, r0, #0, 8
    5b24:			; <UNDEFINED> instruction: 0xf5b24603
    5b28:			; <UNDEFINED> instruction: 0xf1014f80
    5b2c:	push	{r2, sl, fp}
    5b30:	svclt	0x00044ff0
    5b34:			; <UNDEFINED> instruction: 0xf04f460a
    5b38:			; <UNDEFINED> instruction: 0xf1010a64
    5b3c:			; <UNDEFINED> instruction: 0xf1010901
    5b40:			; <UNDEFINED> instruction: 0xf1010802
    5b44:			; <UNDEFINED> instruction: 0xf1010e03
    5b48:			; <UNDEFINED> instruction: 0xf1010705
    5b4c:			; <UNDEFINED> instruction: 0xf1010606
    5b50:			; <UNDEFINED> instruction: 0xf1010507
    5b54:			; <UNDEFINED> instruction: 0xf1010408
    5b58:	svclt	0x00080009
    5b5c:	blge	2c3b6c <__assert_fail@plt+0x2c16ec>
    5b60:			; <UNDEFINED> instruction: 0xf5b2d03f
    5b64:	svclt	0x00024f20
    5b68:			; <UNDEFINED> instruction: 0xf04f460a
    5b6c:			; <UNDEFINED> instruction: 0xf8020a6c
    5b70:	eorsle	sl, r6, sl, lsl #22
    5b74:	svcpl	0x0000f5b2
    5b78:	strmi	fp, [sl], -r2, lsl #30
    5b7c:	beq	1901cc0 <__assert_fail@plt+0x18ff840>
    5b80:	blge	2c3b90 <__assert_fail@plt+0x2c1710>
    5b84:			; <UNDEFINED> instruction: 0xf5b2d02d
    5b88:	svclt	0x00024fc0
    5b8c:			; <UNDEFINED> instruction: 0xf04f460a
    5b90:			; <UNDEFINED> instruction: 0xf8020a62
    5b94:	eorle	sl, r4, sl, lsl #22
    5b98:	svcmi	0x0040f5b2
    5b9c:	strmi	fp, [sl], -r2, lsl #30
    5ba0:	beq	1d01ce4 <__assert_fail@plt+0x1cff864>
    5ba4:	blge	2c3bb4 <__assert_fail@plt+0x2c1734>
    5ba8:			; <UNDEFINED> instruction: 0xf5b2d01b
    5bac:	svclt	0x00025f80
    5bb0:			; <UNDEFINED> instruction: 0xf04f460a
    5bb4:			; <UNDEFINED> instruction: 0xf8020a70
    5bb8:	andsle	sl, r2, sl, lsl #22
    5bbc:	svcmi	0x0000f5b2
    5bc0:	strmi	fp, [sl], -r2, lsl #30
    5bc4:	beq	b81d08 <__assert_fail@plt+0xb7f888>
    5bc8:	blge	2c3bd8 <__assert_fail@plt+0x2c1758>
    5bcc:	strmi	sp, [r2], -r9
    5bd0:	strtmi	r4, [ip], -r0, lsr #12
    5bd4:			; <UNDEFINED> instruction: 0x463e4635
    5bd8:	ldrbtmi	r4, [r4], r7, ror #12
    5bdc:	strbmi	r4, [r8], r6, asr #13
    5be0:			; <UNDEFINED> instruction: 0xf4134689
    5be4:			; <UNDEFINED> instruction: 0xf0037f80
    5be8:	svclt	0x00140a40
    5bec:	bleq	1cc1d30 <__assert_fail@plt+0x1cbf8b0>
    5bf0:	bleq	b81d34 <__assert_fail@plt+0xb7f8b4>
    5bf4:	svceq	0x0080f013
    5bf8:	andlt	pc, r0, r9, lsl #17
    5bfc:			; <UNDEFINED> instruction: 0xf04fbf14
    5c00:			; <UNDEFINED> instruction: 0xf04f0977
    5c04:			; <UNDEFINED> instruction: 0xf413092d
    5c08:			; <UNDEFINED> instruction: 0xf8886f00
    5c0c:	eorsle	r9, pc, r0
    5c10:	svceq	0x0000f1ba
    5c14:			; <UNDEFINED> instruction: 0xf04fbf14
    5c18:			; <UNDEFINED> instruction: 0xf04f0873
    5c1c:			; <UNDEFINED> instruction: 0xf0130853
    5c20:			; <UNDEFINED> instruction: 0xf88e0f20
    5c24:	svclt	0x00148000
    5c28:	cdpeq	0, 7, cr15, cr2, cr15, {2}
    5c2c:	cdpeq	0, 2, cr15, cr13, cr15, {2}
    5c30:	svceq	0x0010f013
    5c34:	and	pc, r0, ip, lsl #17
    5c38:	stceq	0, cr15, [r8], {3}
    5c3c:			; <UNDEFINED> instruction: 0xf04fbf14
    5c40:			; <UNDEFINED> instruction: 0xf04f0e77
    5c44:			; <UNDEFINED> instruction: 0xf4130e2d
    5c48:			; <UNDEFINED> instruction: 0xf8876f80
    5c4c:	eorsle	lr, r1, r0
    5c50:	svceq	0x0000f1bc
    5c54:			; <UNDEFINED> instruction: 0x2773bf14
    5c58:			; <UNDEFINED> instruction: 0xf0132753
    5c5c:	eorsvc	r0, r7, r4, lsl #30
    5c60:	uhadd16cs	fp, r2, r4
    5c64:			; <UNDEFINED> instruction: 0xf013262d
    5c68:	eorvc	r0, lr, r2, lsl #30
    5c6c:	streq	pc, [r1, #-3]
    5c70:	uhadd16cs	fp, r7, r4
    5c74:	eorvc	r2, r6, sp, lsr #12
    5c78:	ldrle	r0, [r1, #-1436]	; 0xfffffa64
    5c7c:	svclt	0x00142d00
    5c80:	cmpcs	r4, #116, 6	; 0xd0000001
    5c84:	movwcs	r7, #3
    5c88:	andsvc	r4, r3, r8, lsl #12
    5c8c:	svchi	0x00f0e8bd
    5c90:	svceq	0x0000f1ba
    5c94:			; <UNDEFINED> instruction: 0xf04fbf14
    5c98:			; <UNDEFINED> instruction: 0xf04f0878
    5c9c:	ldr	r0, [lr, sp, lsr #16]!
    5ca0:	svclt	0x00142d00
    5ca4:			; <UNDEFINED> instruction: 0x232d2378
    5ca8:	movwcs	r7, #3
    5cac:	andsvc	r4, r3, r8, lsl #12
    5cb0:	svchi	0x00f0e8bd
    5cb4:	svceq	0x0000f1bc
    5cb8:			; <UNDEFINED> instruction: 0x2778bf14
    5cbc:	strb	r2, [ip, sp, lsr #14]
    5cc0:	svcmi	0x00f0e92d
    5cc4:			; <UNDEFINED> instruction: 0xf04fb097
    5cc8:	stmib	sp, {r0, sl, fp}^
    5ccc:	bmi	1f8e8f4 <__assert_fail@plt+0x1f8c474>
    5cd0:	ldrbtmi	r4, [sl], #-2942	; 0xfffff482
    5cd4:			; <UNDEFINED> instruction: 0x078258d3
    5cd8:			; <UNDEFINED> instruction: 0xf10dbf54
    5cdc:			; <UNDEFINED> instruction: 0xf10d082c
    5ce0:	ldmdavs	fp, {r0, r2, r3, r5, r9, sl, fp}
    5ce4:			; <UNDEFINED> instruction: 0xf04f9315
    5ce8:	svclt	0x00450300
    5cec:	stmdaeq	ip!, {r0, r2, r3, r8, ip, sp, lr, pc}
    5cf0:	strbmi	r2, [r6], r0, lsr #6
    5cf4:	eorcc	pc, ip, sp, lsl #17
    5cf8:			; <UNDEFINED> instruction: 0xf1a3230a
    5cfc:			; <UNDEFINED> instruction: 0xf1c30120
    5d00:	blx	b06588 <__assert_fail@plt+0xb04108>
    5d04:	blx	342514 <__assert_fail@plt+0x340094>
    5d08:	tstmi	r5, #4194304	; 0x400000	; <UNPREDICTABLE>
    5d0c:	andne	lr, r8, #3620864	; 0x374000
    5d10:	vst1.8	{d15-d16}, [r3], ip
    5d14:	svclt	0x000842aa
    5d18:			; <UNDEFINED> instruction: 0xf0c042a1
    5d1c:	movwcc	r8, #41099	; 0xa08b
    5d20:	mvnle	r2, r6, asr #22
    5d24:			; <UNDEFINED> instruction: 0xf64c223c
    5d28:			; <UNDEFINED> instruction: 0xf6cc45cd
    5d2c:			; <UNDEFINED> instruction: 0xf04f45cc
    5d30:			; <UNDEFINED> instruction: 0xf1a231ff
    5d34:	blx	fe9481be <__assert_fail@plt+0xfe945d3e>
    5d38:	blx	5f148 <__assert_fail@plt+0x5ccc8>
    5d3c:	blx	84d4c <__assert_fail@plt+0x828cc>
    5d40:	vmlals.f16	s30, s18, s18	; <UNPREDICTABLE>
    5d44:			; <UNDEFINED> instruction: 0x0c09ea4c
    5d48:			; <UNDEFINED> instruction: 0xf1c24c61
    5d4c:	svcls	0x00090920
    5d50:			; <UNDEFINED> instruction: 0xf909fa21
    5d54:	b	1316f4c <__assert_fail@plt+0x1314acc>
    5d58:	stmiaeq	sp!, {r0, r3, sl, fp}^
    5d5c:	stmdbeq	r0!, {r1, r6, r7, r8, ip, sp, lr, pc}
    5d60:	blx	195fac <__assert_fail@plt+0x193b2c>
    5d64:	vmlals.f16	s30, s16, s18	; <UNPREDICTABLE>
    5d68:	andge	pc, r4, r5, lsl r9	; <UNPREDICTABLE>
    5d6c:	streq	lr, [ip, #-2599]	; 0xfffff5d9
    5d70:	streq	lr, [r1], #-2598	; 0xfffff5da
    5d74:			; <UNDEFINED> instruction: 0xf1ba40d6
    5d78:	svclt	0x000c0f42
    5d7c:			; <UNDEFINED> instruction: 0xf0002100
    5d80:	bcc	80618c <__assert_fail@plt+0x803d0c>
    5d84:	streq	lr, [r9], -r6, asr #20
    5d88:	vpmax.s8	d15, d2, d23
    5d8c:	andge	pc, r0, lr, lsl #17
    5d90:	stmdbcs	r0, {r1, r2, r4, r8, r9, lr}
    5d94:	addhi	pc, r4, r0
    5d98:	tsteq	r3, lr, lsl #2	; <UNPREDICTABLE>
    5d9c:			; <UNDEFINED> instruction: 0xf88e2269
    5da0:	subcs	r2, r2, #1
    5da4:	andcs	pc, r2, lr, lsl #17
    5da8:	andvc	r2, sl, r0, lsl #4
    5dac:	andeq	lr, r5, #84, 20	; 0x54000
    5db0:			; <UNDEFINED> instruction: 0xf1a3d04a
    5db4:			; <UNDEFINED> instruction: 0xf1c30114
    5db8:	blx	907a90 <__assert_fail@plt+0x905610>
    5dbc:	blx	1825c8 <__assert_fail@plt+0x180148>
    5dc0:	blcc	d439e4 <__assert_fail@plt+0xd41564>
    5dc4:	blx	956ab4 <__assert_fail@plt+0x954634>
    5dc8:	blx	9829dc <__assert_fail@plt+0x98055c>
    5dcc:	tstmi	sl, #1073741824	; 0x40000000	; <UNPREDICTABLE>
    5dd0:	ldrble	r0, [r3, #-1859]	; 0xfffff8bd
    5dd4:			; <UNDEFINED> instruction: 0xf04f1d50
    5dd8:			; <UNDEFINED> instruction: 0xf1410300
    5ddc:	andcs	r0, sl, #0, 2
    5de0:	blx	f41dee <__assert_fail@plt+0xf3f96e>
    5de4:	movwcs	r2, #522	; 0x20a
    5de8:	strmi	r4, [fp], r2, lsl #13
    5dec:	blx	dc1dfa <__assert_fail@plt+0xdbf97a>
    5df0:	subsle	r4, r8, r3, lsl r3
    5df4:	movweq	lr, #47706	; 0xba5a
    5df8:			; <UNDEFINED> instruction: 0xf7fcd026
    5dfc:	stmdacs	r0, {r1, r2, r3, r4, r5, r7, r9, fp, sp, lr, pc}
    5e00:	stmdavs	r2, {r0, r2, r3, r4, r6, ip, lr, pc}
    5e04:	subsle	r2, r7, r0, lsl #20
    5e08:	mulcc	r0, r2, r9
    5e0c:	bmi	c74240 <__assert_fail@plt+0xc71dc0>
    5e10:	cfstrsge	mvf4, [sp], {122}	; 0x7a
    5e14:			; <UNDEFINED> instruction: 0x23204d30
    5e18:	ldrbtmi	r9, [sp], #-514	; 0xfffffdfe
    5e1c:	ldrmi	r4, [r9], -r0, lsr #12
    5e20:			; <UNDEFINED> instruction: 0xf8cd2201
    5e24:	stmib	sp, {r3, r4, pc}^
    5e28:	strls	sl, [r1], -r4, lsl #22
    5e2c:			; <UNDEFINED> instruction: 0xf7fc9500
    5e30:	ands	lr, r5, r6, lsl fp
    5e34:	andeq	pc, sl, #-1073741780	; 0xc000002c
    5e38:	svcge	0x0075f47f
    5e3c:	movtcs	r9, #11784	; 0x2e08
    5e40:	andcs	pc, r1, lr, lsl #17
    5e44:	andcc	pc, r0, lr, lsl #17
    5e48:			; <UNDEFINED> instruction: 0xac0d4a24
    5e4c:	stmib	sp, {r5, r8, r9, sp}^
    5e50:	ldrbtmi	r6, [sl], #-2049	; 0xfffff7ff
    5e54:	andls	r4, r0, #32, 12	; 0x2000000
    5e58:	andcs	r4, r1, #26214400	; 0x1900000
    5e5c:	b	fffc3e54 <__assert_fail@plt+0xfffc19d4>
    5e60:			; <UNDEFINED> instruction: 0xf7fc4620
    5e64:	bmi	7c01c4 <__assert_fail@plt+0x7bdd44>
    5e68:	ldrbtmi	r4, [sl], #-2840	; 0xfffff4e8
    5e6c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5e70:	subsmi	r9, sl, r5, lsl fp
    5e74:	andslt	sp, r7, r6, lsr #2
    5e78:	svchi	0x00f0e8bd
    5e7c:	eorseq	pc, r2, r2, lsl r1	; <UNPREDICTABLE>
    5e80:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    5e84:	tsteq	r0, r1, asr #2	; <UNPREDICTABLE>
    5e88:			; <UNDEFINED> instruction: 0xf0012264
    5e8c:	stmdbcs	r0, {r0, r1, r2, r5, r6, r7, r9, fp, ip, sp, lr, pc}
    5e90:	svclt	0x00084682
    5e94:	strmi	r2, [fp], sl, lsl #16
    5e98:	strcc	fp, [r1], -r8, lsl #30
    5e9c:	ldrb	sp, [r3, sl, lsr #3]
    5ea0:	tsteq	r1, lr, lsl #2	; <UNPREDICTABLE>
    5ea4:	ldrbmi	lr, [r0], -r0, lsl #15
    5ea8:	andcs	r4, sl, #93323264	; 0x5900000
    5eac:			; <UNDEFINED> instruction: 0xf0012300
    5eb0:	pkhtbmi	pc, r2, r5, asr #21	; <UNPREDICTABLE>
    5eb4:	ldr	r4, [sp, fp, lsl #13]
    5eb8:	ldrbtmi	r4, [sl], #-2570	; 0xfffff5f6
    5ebc:	bmi	2bfd68 <__assert_fail@plt+0x2bd8e8>
    5ec0:			; <UNDEFINED> instruction: 0xe7a6447a
    5ec4:	ldm	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5ec8:	andeq	r4, r1, r2, asr #1
    5ecc:	andeq	r0, r0, ip, lsr r2
    5ed0:	andeq	r2, r0, r0, asr #24
    5ed4:	strdeq	r2, [r0], -ip
    5ed8:	andeq	r2, r0, r2, lsl #23
    5edc:	andeq	r2, r0, r6, asr fp
    5ee0:	andeq	r3, r1, sl, lsr #30
    5ee4:	andeq	r2, r0, r2, asr ip
    5ee8:	andeq	r2, r0, ip, asr #24
    5eec:	suble	r2, r5, r0, lsl #16
    5ef0:	mvnsmi	lr, #737280	; 0xb4000
    5ef4:			; <UNDEFINED> instruction: 0xf9904698
    5ef8:	orrlt	r3, r3, #0
    5efc:	vst3.32			; <UNDEFINED> instruction: 0xf482fab2
    5f00:	ldrmi	r4, [r7], -r9, lsl #13
    5f04:	stmdbcs	r0, {r2, r5, r6, r8, fp}
    5f08:	strcs	fp, [r1], #-3848	; 0xfffff0f8
    5f0c:	svceq	0x0000f1b8
    5f10:	strcs	fp, [r1], #-3848	; 0xfffff0f8
    5f14:			; <UNDEFINED> instruction: 0x4605bb1c
    5f18:	strtmi	r2, [lr], -ip, lsr #22
    5f1c:	svccs	0x0001f915
    5f20:	bllt	b9f88 <__assert_fail@plt+0xb7b08>
    5f24:	adcsmi	r4, r0, #48234496	; 0x2e00000
    5f28:	bne	c7a794 <__assert_fail@plt+0xc78314>
    5f2c:	mcrrne	7, 12, r4, r3, cr0
    5f30:			; <UNDEFINED> instruction: 0xf849d015
    5f34:	strcc	r0, [r1], #-36	; 0xffffffdc
    5f38:	mulcc	r0, r6, r9
    5f3c:			; <UNDEFINED> instruction: 0xf995b1bb
    5f40:			; <UNDEFINED> instruction: 0xb1a33000
    5f44:	ldmdble	r5, {r0, r1, r2, r5, r7, r9, lr}
    5f48:	strtmi	r2, [r8], -ip, lsr #22
    5f4c:			; <UNDEFINED> instruction: 0xf915462e
    5f50:	mvnle	r2, r1, lsl #30
    5f54:	svclt	0x00082a00
    5f58:	adcsmi	r4, r0, #48234496	; 0x2e00000
    5f5c:			; <UNDEFINED> instruction: 0xf04fd3e5
    5f60:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    5f64:	adcmi	r8, r7, #248, 6	; 0xe0000003
    5f68:	ldrmi	sp, [r3], -r4, lsl #18
    5f6c:			; <UNDEFINED> instruction: 0x4620e7d4
    5f70:	mvnshi	lr, #12386304	; 0xbd0000
    5f74:	andeq	pc, r1, pc, rrx
    5f78:	mvnshi	lr, #12386304	; 0xbd0000
    5f7c:	rscscc	pc, pc, pc, asr #32
    5f80:	svclt	0x00004770
    5f84:	ldrblt	fp, [r0, #-768]!	; 0xfffffd00
    5f88:			; <UNDEFINED> instruction: 0xf990461c
    5f8c:	blx	fed59f94 <__assert_fail@plt+0xfed57b14>
    5f90:	ldmdbeq	fp, {r0, r2, r7, r8, r9, ip, sp, lr, pc}^
    5f94:	svclt	0x00082c00
    5f98:	ldmiblt	r3, {r0, r8, r9, sp}
    5f9c:	addsmi	r6, r6, #2490368	; 0x260000
    5fa0:	stccs	8, cr13, [fp, #-60]!	; 0xffffffc4
    5fa4:	eorvs	fp, r3, r1, lsl pc
    5fa8:	bl	51fb4 <__assert_fail@plt+0x4fb34>
    5fac:	blne	fe4865cc <__assert_fail@plt+0xfe48414c>
    5fb0:			; <UNDEFINED> instruction: 0xf7ff9b04
    5fb4:	stmdacs	r0, {r0, r1, r3, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    5fb8:	stmdavs	r3!, {r1, r8, sl, fp, ip, lr, pc}
    5fbc:	eorvs	r4, r3, r3, lsl #8
    5fc0:			; <UNDEFINED> instruction: 0xf04fbd70
    5fc4:	ldcllt	0, cr3, [r0, #-1020]!	; 0xfffffc04
    5fc8:	rscscc	pc, pc, pc, asr #32
    5fcc:	svclt	0x00004770
    5fd0:	mvnsmi	lr, #737280	; 0xb4000
    5fd4:			; <UNDEFINED> instruction: 0xf381fab1
    5fd8:	bcs	854c <__assert_fail@plt+0x60cc>
    5fdc:	movwcs	fp, #7944	; 0x1f08
    5fe0:	svclt	0x00082800
    5fe4:	blcs	ebf0 <__assert_fail@plt+0xc770>
    5fe8:			; <UNDEFINED> instruction: 0xf990d13d
    5fec:	strmi	r3, [r0], r0
    5ff0:	pkhbtmi	r4, r9, r6, lsl #12
    5ff4:	strcs	r4, [r1, -r4, lsl #12]
    5ff8:			; <UNDEFINED> instruction: 0x4625b31b
    5ffc:			; <UNDEFINED> instruction: 0xf1042b2c
    6000:	strbmi	r0, [r0], -r1, lsl #8
    6004:	mulcs	r0, r4, r9
    6008:	eorle	r4, r1, r0, lsr #13
    600c:	strtmi	fp, [r5], -r2, ror #19
    6010:	bl	fe956ab8 <__assert_fail@plt+0xfe954638>
    6014:	eorle	r0, r2, #0, 2
    6018:	stmdacs	r0, {r4, r5, r7, r8, r9, sl, lr}
    601c:	movweq	pc, #28672	; 0x7000	; <UNPREDICTABLE>
    6020:	rsceq	lr, r0, #323584	; 0x4f000
    6024:	vpmax.u8	d15, d3, d7
    6028:			; <UNDEFINED> instruction: 0xf819db0c
    602c:	movwmi	r1, #45058	; 0xb002
    6030:	andcc	pc, r2, r9, lsl #16
    6034:	mulcc	r0, r5, r9
    6038:			; <UNDEFINED> instruction: 0xf994b11b
    603c:	blcs	12044 <__assert_fail@plt+0xfbc4>
    6040:	ldrdcs	sp, [r0], -fp
    6044:	mvnshi	lr, #12386304	; 0xbd0000
    6048:	ldrmi	r1, [r3], -ip, ror #24
    604c:	ldrb	r4, [r4, r0, lsl #13]
    6050:	svclt	0x00082a00
    6054:	adcmi	r4, r8, #38797312	; 0x2500000
    6058:	smlatbeq	r0, r5, fp, lr
    605c:			; <UNDEFINED> instruction: 0xf04fd3dc
    6060:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    6064:			; <UNDEFINED> instruction: 0xf06f83f8
    6068:			; <UNDEFINED> instruction: 0xe7eb0015
    606c:			; <UNDEFINED> instruction: 0xf381fab1
    6070:	bcs	85e4 <__assert_fail@plt+0x6164>
    6074:	movwcs	fp, #7944	; 0x1f08
    6078:	svclt	0x00082800
    607c:	bllt	ff0cec88 <__assert_fail@plt+0xff0cc808>
    6080:	mvnsmi	lr, sp, lsr #18
    6084:			; <UNDEFINED> instruction: 0xf9904606
    6088:	ldrmi	r3, [r7], -r0
    608c:	strmi	r4, [r4], -r8, lsl #13
    6090:	strtmi	fp, [r5], -fp, ror #3
    6094:			; <UNDEFINED> instruction: 0xf1042b2c
    6098:	ldrtmi	r0, [r0], -r1, lsl #8
    609c:	mulcs	r0, r4, r9
    60a0:	andsle	r4, fp, r6, lsr #12
    60a4:			; <UNDEFINED> instruction: 0x4625b9b2
    60a8:	bl	fe956b50 <__assert_fail@plt+0xfe9546d0>
    60ac:	andsle	r0, ip, #0, 2
    60b0:	stmdacs	r0, {r3, r4, r5, r7, r8, r9, sl, lr}
    60b4:			; <UNDEFINED> instruction: 0xf8d8db0c
    60b8:	tstmi	r8, #0
    60bc:	andeq	pc, r0, r8, asr #17
    60c0:	mulcc	r0, r5, r9
    60c4:			; <UNDEFINED> instruction: 0xf994b11b
    60c8:	blcs	120d0 <__assert_fail@plt+0xfc50>
    60cc:	andcs	sp, r0, r1, ror #3
    60d0:	ldrhhi	lr, [r0, #141]!	; 0x8d
    60d4:	ldrmi	r1, [r3], -ip, ror #24
    60d8:	ldrb	r4, [sl, r6, lsl #12]
    60dc:	svclt	0x00082a00
    60e0:	adcmi	r4, r8, #38797312	; 0x2500000
    60e4:	smlatbeq	r0, r5, fp, lr
    60e8:			; <UNDEFINED> instruction: 0xf04fd3e2
    60ec:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    60f0:			; <UNDEFINED> instruction: 0xf06f81f0
    60f4:			; <UNDEFINED> instruction: 0x47700015
    60f8:	mvnsmi	lr, #737280	; 0xb4000
    60fc:	bmi	f57958 <__assert_fail@plt+0xf554d8>
    6100:	blmi	f57980 <__assert_fail@plt+0xf55500>
    6104:	ldrbtmi	fp, [sl], #-133	; 0xffffff7b
    6108:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    610c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    6110:			; <UNDEFINED> instruction: 0xf04f9303
    6114:			; <UNDEFINED> instruction: 0xf8cd0300
    6118:	tstlt	r8, #8
    611c:	strmi	r6, [r4], -lr
    6120:	strmi	r6, [r8], lr, lsr #32
    6124:	stmda	r6!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6128:	andls	pc, r0, r0, asr #17
    612c:			; <UNDEFINED> instruction: 0xf9944607
    6130:	blcs	e92138 <__assert_fail@plt+0xe8fcb8>
    6134:	stmdbge	r2, {r1, r5, ip, lr, pc}
    6138:	strtmi	r2, [r0], -sl, lsl #4
    613c:			; <UNDEFINED> instruction: 0xf7fb9101
    6140:			; <UNDEFINED> instruction: 0xf8c8eeb4
    6144:	eorvs	r0, r8, r0
    6148:	bllt	1a20230 <__assert_fail@plt+0x1a1ddb0>
    614c:	blcs	2cd5c <__assert_fail@plt+0x2a8dc>
    6150:	adcmi	fp, r3, #24, 30	; 0x60
    6154:			; <UNDEFINED> instruction: 0xf993d028
    6158:	stmdbls	r1, {sp}
    615c:	eorle	r2, r6, sl, lsr sl
    6160:	eorle	r2, r9, sp, lsr #20
    6164:	bmi	94e16c <__assert_fail@plt+0x94bcec>
    6168:	ldrbtmi	r4, [sl], #-2851	; 0xfffff4dd
    616c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    6170:	subsmi	r9, sl, r3, lsl #22
    6174:	andlt	sp, r5, fp, lsr r1
    6178:	mvnshi	lr, #12386304	; 0xbd0000
    617c:	stmdbge	r2, {r0, sl, ip, sp}
    6180:	strtmi	r2, [r0], -sl, lsl #4
    6184:	mrc	7, 4, APSR_nzcv, cr0, cr11, {7}
    6188:	ldmdavs	fp!, {r3, r5, sp, lr}
    618c:	stmdals	r2, {r0, r1, r5, r6, r8, fp, ip, sp, pc}
    6190:			; <UNDEFINED> instruction: 0xf990b150
    6194:	blne	1219c <__assert_fail@plt+0xfd1c>
    6198:			; <UNDEFINED> instruction: 0xf080fab0
    619c:	blcs	86a4 <__assert_fail@plt+0x6224>
    61a0:	andcs	fp, r1, r8, lsl pc
    61a4:	sbcsle	r2, sp, r0, lsl #16
    61a8:	rscscc	pc, pc, pc, asr #32
    61ac:			; <UNDEFINED> instruction: 0xf993e7db
    61b0:	stmdblt	sl, {r0, sp}
    61b4:	ldrb	r6, [r6, lr, lsr #32]
    61b8:	andcs	r1, sl, #92, 24	; 0x5c00
    61bc:	eorsvs	r2, fp, r0, lsl #6
    61c0:	movwls	r4, #9760	; 0x2620
    61c4:	mrc	7, 3, APSR_nzcv, cr0, cr11, {7}
    61c8:	ldmdavs	fp!, {r3, r5, sp, lr}
    61cc:	mvnle	r2, r0, lsl #22
    61d0:	blcs	2cde0 <__assert_fail@plt+0x2a960>
    61d4:			; <UNDEFINED> instruction: 0xf993d0e8
    61d8:	blne	6ce1e0 <__assert_fail@plt+0x6cbd60>
    61dc:			; <UNDEFINED> instruction: 0xf383fab3
    61e0:	bcs	8754 <__assert_fail@plt+0x62d4>
    61e4:	movwcs	fp, #7960	; 0x1f18
    61e8:	adcsle	r2, fp, r0, lsl #22
    61ec:			; <UNDEFINED> instruction: 0xf7fbe7dc
    61f0:	svclt	0x0000ef1c
    61f4:	andeq	r3, r1, lr, lsl #25
    61f8:	andeq	r0, r0, ip, lsr r2
    61fc:	andeq	r3, r1, sl, lsr #24
    6200:	mvnsmi	lr, #737280	; 0xb4000
    6204:	stcmi	14, cr1, [sl], #-12
    6208:	bmi	ab2424 <__assert_fail@plt+0xaaffa4>
    620c:	movwcs	fp, #7960	; 0x1f18
    6210:	stmdbcs	r0, {r2, r3, r4, r5, r6, sl, lr}
    6214:	movwcs	fp, #3848	; 0xf08
    6218:	ldmdavs	r2, {r1, r5, r7, fp, ip, lr}
    621c:			; <UNDEFINED> instruction: 0xf04f9203
    6220:	blcs	6a28 <__assert_fail@plt+0x45a8>
    6224:	svcge	0x0001d03f
    6228:	strmi	sl, [sp], -r2, lsl #28
    622c:	blx	fed7e280 <__assert_fail@plt+0xfed7be00>
    6230:	ldmdbeq	fp, {r0, r2, r7, r8, r9, ip, sp, lr, pc}^
    6234:	svclt	0x00082c00
    6238:	strbmi	r2, [r1, #769]	; 0x301
    623c:			; <UNDEFINED> instruction: 0xf043bf18
    6240:	bllt	8c6e4c <__assert_fail@plt+0x8c49cc>
    6244:	strtmi	r4, [r9], -sl, asr #12
    6248:			; <UNDEFINED> instruction: 0xf7fc4620
    624c:	ldmiblt	r0!, {r1, r4, r6, r7, fp, sp, lr, pc}^
    6250:	andeq	lr, r9, r4, lsl #22
    6254:	ldrtmi	r4, [r9], -r5, asr #8
    6258:	mrc2	7, 2, pc, cr14, cr14, {7}
    625c:			; <UNDEFINED> instruction: 0x46044631
    6260:			; <UNDEFINED> instruction: 0xf7fe4628
    6264:	ldmib	sp, {r0, r3, r4, r6, r9, sl, fp, ip, sp, lr, pc}^
    6268:	bl	66c274 <__assert_fail@plt+0x669df4>
    626c:	strmi	r0, [r5], -r8, lsl #6
    6270:	blcs	7a2a4 <__assert_fail@plt+0x77e24>
    6274:			; <UNDEFINED> instruction: 0xb11cd1db
    6278:	mulcc	r0, r4, r9
    627c:	andle	r2, r4, pc, lsr #22
    6280:			; <UNDEFINED> instruction: 0xf995b12d
    6284:	blcs	bd228c <__assert_fail@plt+0xbcfe0c>
    6288:	ldrdcs	sp, [r1], -r1
    628c:	andcs	lr, r0, r0
    6290:	blmi	218abc <__assert_fail@plt+0x21663c>
    6294:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6298:	blls	e0308 <__assert_fail@plt+0xdde88>
    629c:	qaddle	r4, sl, r4
    62a0:	pop	{r0, r2, ip, sp, pc}
    62a4:			; <UNDEFINED> instruction: 0x461883f0
    62a8:			; <UNDEFINED> instruction: 0xf7fbe7f2
    62ac:	svclt	0x0000eebe
    62b0:	andeq	r3, r1, r4, lsl #23
    62b4:	andeq	r0, r0, ip, lsr r2
    62b8:	andeq	r3, r1, r0, lsl #22
    62bc:	mvnsmi	lr, #737280	; 0xb4000
    62c0:	movweq	lr, #6736	; 0x1a50
    62c4:	strmi	sp, [ip], -r5, lsr #32
    62c8:			; <UNDEFINED> instruction: 0x46054616
    62cc:	cmnlt	r1, #56, 6	; 0xe0000000
    62d0:	svc	0x005ef7fb
    62d4:	addsmi	r4, lr, #201326595	; 0xc000003
    62d8:	svclt	0x00884607
    62dc:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    62e0:	bl	1bc338 <__assert_fail@plt+0x1b9eb8>
    62e4:			; <UNDEFINED> instruction: 0xf1090900
    62e8:			; <UNDEFINED> instruction: 0xf7fb0001
    62ec:	pkhbtmi	lr, r0, r6, lsl #30
    62f0:	strtmi	fp, [r9], -r0, ror #2
    62f4:			; <UNDEFINED> instruction: 0xf7fb463a
    62f8:	bl	241c80 <__assert_fail@plt+0x23f800>
    62fc:	ldrtmi	r0, [r2], -r7
    6300:			; <UNDEFINED> instruction: 0xf7fb4621
    6304:	movwcs	lr, #3674	; 0xe5a
    6308:	andcc	pc, r9, r8, lsl #16
    630c:	pop	{r6, r9, sl, lr}
    6310:	stmdami	r8, {r3, r4, r5, r6, r7, r8, r9, pc}
    6314:	mvnsmi	lr, #12386304	; 0xbd0000
    6318:			; <UNDEFINED> instruction: 0xf7fb4478
    631c:			; <UNDEFINED> instruction: 0x4620be77
    6320:	pop	{r0, r4, r9, sl, lr}
    6324:			; <UNDEFINED> instruction: 0xf7fb43f8
    6328:	pop	{r0, r2, r3, r5, r9, sl, fp, ip, sp, pc}
    632c:			; <UNDEFINED> instruction: 0xf7fb43f8
    6330:	svclt	0x0000be6d
    6334:	andeq	r1, r0, ip, asr r9
    6338:			; <UNDEFINED> instruction: 0x460ab538
    633c:	strmi	r4, [ip], -r5, lsl #12
    6340:			; <UNDEFINED> instruction: 0x4608b119
    6344:	svc	0x0024f7fb
    6348:	strtmi	r4, [r1], -r2, lsl #12
    634c:	pop	{r3, r5, r9, sl, lr}
    6350:			; <UNDEFINED> instruction: 0xf7ff4038
    6354:	svclt	0x0000bfb3
    6358:	tstcs	r1, lr, lsl #8
    635c:	addlt	fp, r5, r0, lsl r5
    6360:	ldrd	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    6364:			; <UNDEFINED> instruction: 0xf8dfab07
    6368:	strmi	ip, [r4], -r0, rrx
    636c:			; <UNDEFINED> instruction: 0xf85344fe
    6370:	stmdage	r2, {r2, r8, r9, fp, sp}
    6374:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    6378:	ldrdgt	pc, [r0], -ip
    637c:	andgt	pc, ip, sp, asr #17
    6380:	stceq	0, cr15, [r0], {79}	; 0x4f
    6384:			; <UNDEFINED> instruction: 0xf7fb9301
    6388:	mcrne	15, 0, lr, cr2, cr12, {2}
    638c:	strcs	fp, [r0], #-4024	; 0xfffff048
    6390:	strtmi	sp, [r0], -r7, lsl #22
    6394:			; <UNDEFINED> instruction: 0xf7ff9902
    6398:			; <UNDEFINED> instruction: 0x4604ff91
    639c:			; <UNDEFINED> instruction: 0xf7fb9802
    63a0:	bmi	2c1ac8 <__assert_fail@plt+0x2bf648>
    63a4:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    63a8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    63ac:	subsmi	r9, sl, r3, lsl #22
    63b0:	strtmi	sp, [r0], -r5, lsl #2
    63b4:	pop	{r0, r2, ip, sp, pc}
    63b8:	andlt	r4, r3, r0, lsl r0
    63bc:			; <UNDEFINED> instruction: 0xf7fb4770
    63c0:	svclt	0x0000ee34
    63c4:	andeq	r3, r1, r8, lsr #20
    63c8:	andeq	r0, r0, ip, lsr r2
    63cc:	andeq	r3, r1, lr, ror #19
    63d0:	mvnsmi	lr, #737280	; 0xb4000
    63d4:	stmdavs	r6, {r0, r1, r2, r4, r9, sl, lr}
    63d8:	bmi	d57e44 <__assert_fail@plt+0xd559c4>
    63dc:	blmi	d725f0 <__assert_fail@plt+0xd70170>
    63e0:			; <UNDEFINED> instruction: 0xf996447a
    63e4:	ldmpl	r3, {lr}^
    63e8:	movwls	r6, #6171	; 0x181b
    63ec:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    63f0:	eorsle	r2, r4, r0, lsl #24
    63f4:	strmi	r4, [r8], r5, lsl #12
    63f8:			; <UNDEFINED> instruction: 0x46394630
    63fc:	ldmda	sl!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6400:			; <UNDEFINED> instruction: 0x56361834
    6404:	suble	r2, ip, r0, lsl #28
    6408:	svceq	0x0000f1b9
    640c:	stmdami	sl!, {r0, r1, r4, r5, ip, lr, pc}
    6410:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
    6414:	mcr	7, 6, pc, cr2, cr11, {7}	; <UNPREDICTABLE>
    6418:	eorsle	r2, r5, r0, lsl #16
    641c:	stmdbeq	r1, {r2, r8, ip, sp, lr, pc}
    6420:	movwcs	r4, #1641	; 0x669
    6424:	andvs	pc, r0, sp, lsl #17
    6428:			; <UNDEFINED> instruction: 0xf88d4648
    642c:			; <UNDEFINED> instruction: 0xf7fe3001
    6430:	stmdane	r3!, {r0, r1, r2, r3, r4, r7, r8, sl, fp, ip, sp, lr, pc}
    6434:	andeq	pc, r0, r8, asr #17
    6438:	mulcc	r1, r3, r9
    643c:	svclt	0x00181af6
    6440:	blcs	fc4c <__assert_fail@plt+0xd7cc>
    6444:	strcs	fp, [r1], -r8, lsl #30
    6448:	andcc	fp, r2, lr, asr fp
    644c:	strtpl	r1, [r1], -r6, lsr #16
    6450:			; <UNDEFINED> instruction: 0x4638b119
    6454:	mcr	7, 5, pc, cr2, cr11, {7}	; <UNPREDICTABLE>
    6458:			; <UNDEFINED> instruction: 0x464cb318
    645c:	bmi	5de51c <__assert_fail@plt+0x5dc09c>
    6460:	ldrbtmi	r4, [sl], #-2836	; 0xfffff4ec
    6464:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    6468:	subsmi	r9, sl, r1, lsl #22
    646c:			; <UNDEFINED> instruction: 0x4620d11e
    6470:	pop	{r0, r1, ip, sp, pc}
    6474:			; <UNDEFINED> instruction: 0x463983f0
    6478:			; <UNDEFINED> instruction: 0xf7fb4620
    647c:			; <UNDEFINED> instruction: 0xf8c8ed22
    6480:	strtmi	r0, [r0], #-0
    6484:	strb	r6, [sl, r8, lsr #32]!
    6488:			; <UNDEFINED> instruction: 0x46204639
    648c:	ldc2l	7, cr15, [r0, #-1016]!	; 0xfffffc08
    6490:	andeq	pc, r0, r8, asr #17
    6494:	strtpl	r1, [r1], -r6, lsr #16
    6498:			; <UNDEFINED> instruction: 0x4638b131
    649c:	mrc	7, 3, APSR_nzcv, cr14, cr11, {7}
    64a0:	eorvs	fp, ip, r0, lsl r9
    64a4:	ldrb	r2, [sl, r0, lsl #8]
    64a8:	ldrb	r6, [r8, lr, lsr #32]
    64ac:	ldc	7, cr15, [ip, #1004]!	; 0x3ec
    64b0:			; <UNDEFINED> instruction: 0x000139b4
    64b4:	andeq	r0, r0, ip, lsr r2
    64b8:	muleq	r0, lr, r5
    64bc:	andeq	r3, r1, r2, lsr r9
    64c0:			; <UNDEFINED> instruction: 0x4604b510
    64c4:	stmdacs	sl, {r0, sp, lr, pc}
    64c8:	strtmi	sp, [r0], -r6
    64cc:	mcr	7, 7, pc, cr2, cr11, {7}	; <UNPREDICTABLE>
    64d0:	mvnsle	r1, r3, asr #24
    64d4:	ldclt	0, cr2, [r0, #-4]
    64d8:	ldclt	0, cr2, [r0, #-0]
    64dc:	svcmi	0x00f0e92d
    64e0:	blhi	c199c <__assert_fail@plt+0xbf51c>
    64e4:	blmi	1c18ea8 <__assert_fail@plt+0x1c16a28>
    64e8:	addlt	r4, r9, sl, ror r4
    64ec:	ldmpl	r3, {r0, r2, r8, ip, pc}^
    64f0:	movwls	r6, #30747	; 0x781b
    64f4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    64f8:			; <UNDEFINED> instruction: 0xf0002800
    64fc:	blmi	1ae6824 <__assert_fail@plt+0x1ae43a4>
    6500:	strcs	r4, [r0, -r6, lsl #12]
    6504:	strvc	lr, [r3, -sp, asr #19]
    6508:	mcr	4, 0, r4, cr8, cr11, {3}
    650c:	blmi	1a14d54 <__assert_fail@plt+0x1a128d4>
    6510:	mcr	4, 0, r4, cr8, cr11, {3}
    6514:	vmov	r3, s17
    6518:			; <UNDEFINED> instruction: 0x46301a10
    651c:	svc	0x00aaf7fb
    6520:			; <UNDEFINED> instruction: 0x56301835
    6524:			; <UNDEFINED> instruction: 0xf0002800
    6528:			; <UNDEFINED> instruction: 0xf7fb80aa
    652c:			; <UNDEFINED> instruction: 0xf10dee64
    6530:	smladcs	r0, r8, r8, r0
    6534:	strbmi	r2, [r1], -sl, lsl #4
    6538:	andvs	r4, r7, r4, lsl #12
    653c:			; <UNDEFINED> instruction: 0xf7fb4628
    6540:	stmdavs	r3!, {r1, r2, r4, r5, r7, r8, sl, fp, sp, lr, pc}
    6544:	stmib	sp, {r0, r1, r3, r4, r5, r7, r9, lr}^
    6548:	vrhadd.u8	d0, d0, d0
    654c:	ldmib	sp, {r0, r1, r4, r7, pc}^
    6550:	bcs	f158 <__assert_fail@plt+0xccd8>
    6554:	movweq	pc, #371	; 0x173	; <UNPREDICTABLE>
    6558:	addhi	pc, lr, r0, asr #5
    655c:			; <UNDEFINED> instruction: 0xf9969e06
    6560:	blcs	b92568 <__assert_fail@plt+0xb900e8>
    6564:	adcsmi	sp, r5, #111	; 0x6f
    6568:	strcs	sp, [r0], #-94	; 0xffffffa2
    656c:	cfmul32	mvfx2, mvfx8, mvfx0
    6570:			; <UNDEFINED> instruction: 0x46301a90
    6574:	svc	0x007ef7fb
    6578:	teqlt	r8, pc	; <illegal shifter operand>	; <UNPREDICTABLE>
    657c:	teqge	r8, pc	; <illegal shifter operand>	; <UNPREDICTABLE>
    6580:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    6584:	ldrbtmi	r4, [sl], #1275	; 0x4fb
    6588:			; <UNDEFINED> instruction: 0xf10a465b
    658c:	ssatmi	r0, #28, r0, lsl #20
    6590:	bl	197e14 <__assert_fail@plt+0x195994>
    6594:			; <UNDEFINED> instruction: 0xf8cd0900
    6598:	svccs	0x00009018
    659c:			; <UNDEFINED> instruction: 0x4638d03a
    65a0:	ldcl	7, cr15, [r6, #1004]!	; 0x3ec
    65a4:			; <UNDEFINED> instruction: 0xb3a84606
    65a8:	ldrtmi	r4, [r9], -r2, lsl #12
    65ac:			; <UNDEFINED> instruction: 0xf7fb4648
    65b0:	bllt	1e42238 <__assert_fail@plt+0x1e3fdb8>
    65b4:	ldrbmi	r4, [pc], -r1, asr #22
    65b8:	bl	d77ac <__assert_fail@plt+0xd532c>
    65bc:	ldmib	r8, {r3, fp, ip}^
    65c0:	blx	128dd2 <__assert_fail@plt+0x126952>
    65c4:	blx	2431f6 <__assert_fail@plt+0x240d76>
    65c8:	blx	fe9131e6 <__assert_fail@plt+0xfe910d66>
    65cc:	ldrmi	r4, [sp], #-1288	; 0xfffffaf8
    65d0:	strtmi	fp, [r0], -pc, asr #2
    65d4:	andcs	r4, sl, #42991616	; 0x2900000
    65d8:			; <UNDEFINED> instruction: 0xf0002300
    65dc:	svccc	0x0001ff3f
    65e0:	strmi	r4, [sp], -r4, lsl #12
    65e4:	ldmib	sp, {r0, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
    65e8:	strbmi	r1, [lr], #-512	; 0xfffffe00
    65ec:	blx	501fa <__assert_fail@plt+0x4dd7a>
    65f0:	blx	244e22 <__assert_fail@plt+0x2429a2>
    65f4:	blx	fe870e06 <__assert_fail@plt+0xfe86e986>
    65f8:	stmdbls	r3, {r3, r8, fp, pc}
    65fc:	movweq	lr, #19224	; 0x4b18
    6600:	bl	125794c <__assert_fail@plt+0x12554cc>
    6604:	stmiane	fp, {r0, r2, r9}^
    6608:	blls	12b21c <__assert_fail@plt+0x128d9c>
    660c:	movweq	lr, #15170	; 0x3b42
    6610:	str	r9, [r0, r4, lsl #6]
    6614:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    6618:	beq	442a48 <__assert_fail@plt+0x4405c8>
    661c:	svceq	0x001cf1b8
    6620:			; <UNDEFINED> instruction: 0xf85ad002
    6624:			; <UNDEFINED> instruction: 0xe7b87c10
    6628:	andseq	pc, r5, pc, rrx
    662c:	blmi	798ec4 <__assert_fail@plt+0x796a44>
    6630:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6634:	blls	1e06a4 <__assert_fail@plt+0x1de224>
    6638:	teqle	r1, sl, asr r0
    663c:	ldc	0, cr11, [sp], #36	; 0x24
    6640:	pop	{r1, r8, r9, fp, pc}
    6644:			; <UNDEFINED> instruction: 0xf1068ff0
    6648:	eorvs	r0, r7, r1, lsl #20
    664c:	andcs	r4, sl, #68157440	; 0x4100000
    6650:			; <UNDEFINED> instruction: 0xf7fb4650
    6654:	stmdavs	r3!, {r2, r3, r5, r8, sl, fp, sp, lr, pc}
    6658:	strmi	r2, [r4], -r0, lsl #22
    665c:	stcle	6, cr4, [r9], {13}
    6660:			; <UNDEFINED> instruction: 0xf1712800
    6664:	blle	1c726c <__assert_fail@plt+0x1c4dec>
    6668:	ldrmi	r9, [r2, #3590]!	; 0xe06
    666c:	bl	fe9ba9e4 <__assert_fail@plt+0xfe9b8564>
    6670:	ldrb	r0, [ip, -sl, lsl #14]!
    6674:			; <UNDEFINED> instruction: 0xe7d94258
    6678:	eoreq	pc, r1, pc, rrx
    667c:	svccs	0x0000e7d6
    6680:	blls	17a9d0 <__assert_fail@plt+0x178550>
    6684:	bls	12ca98 <__assert_fail@plt+0x12a618>
    6688:	subsvs	r6, sl, r9, lsl r0
    668c:	blmi	3805cc <__assert_fail@plt+0x37e14c>
    6690:	stmdbmi	sp, {r0, r2, r3, r6, r9, sp}
    6694:	ldrbtmi	r4, [fp], #-2061	; 0xfffff7f3
    6698:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    669c:	mrc	7, 7, APSR_nzcv, cr0, cr11, {7}
    66a0:	stcl	7, cr15, [r2], {251}	; 0xfb
    66a4:	andeq	r3, r1, ip, lsr #17
    66a8:	andeq	r0, r0, ip, lsr r2
    66ac:	andeq	r2, r0, r4, asr #9
    66b0:			; <UNDEFINED> instruction: 0x000024bc
    66b4:	andeq	r2, r0, r0, lsr r4
    66b8:	andeq	r3, r1, r6, asr #9
    66bc:	muleq	r1, r4, r4
    66c0:	andeq	r3, r1, r4, ror #14
    66c4:	andeq	r2, r0, lr, ror r5
    66c8:	andeq	r2, r0, r4, lsr #6
    66cc:	andeq	r1, r0, lr, ror r8
    66d0:	ldrcs	pc, [r0], #-2271	; 0xfffff721
    66d4:	ldrcc	pc, [r0], #-2271	; 0xfffff721
    66d8:	push	{r1, r3, r4, r5, r6, sl, lr}
    66dc:			; <UNDEFINED> instruction: 0xb09e47f0
    66e0:	andcs	r5, r0, #13828096	; 0xd30000
    66e4:	tstls	sp, #1769472	; 0x1b0000
    66e8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    66ec:	stmib	sp, {r8, r9, sp}^
    66f0:	stmib	sp, {r1, r8, r9, sp}^
    66f4:	stmdacs	r0, {r2, r8, r9, sp}
    66f8:	mvnhi	pc, r0
    66fc:	stmdbcs	r0, {r0, r2, r3, r9, sl, lr}
    6700:	bicshi	pc, r7, r0
    6704:	andcs	r4, r0, r4, lsl #12
    6708:	stcl	7, cr15, [r8], #-1004	; 0xfffffc14
    670c:	ldrtmi	sl, [r1], -r7, lsl #28
    6710:	stmdage	r1, {r0, r1, r9, sl, lr}
    6714:			; <UNDEFINED> instruction: 0xf7fb9301
    6718:	ldmibmi	r4!, {r5, r7, sl, fp, sp, lr, pc}^
    671c:			; <UNDEFINED> instruction: 0xf04f4620
    6720:	movwls	r3, #62463	; 0xf3ff
    6724:			; <UNDEFINED> instruction: 0xf7fb4479
    6728:	stmdacs	r0, {r2, r4, r5, r7, r8, r9, fp, sp, lr, pc}
    672c:	orrhi	pc, r5, r0
    6730:	strtmi	r4, [r0], -pc, ror #19
    6734:			; <UNDEFINED> instruction: 0xf7fb4479
    6738:	strmi	lr, [r3], -ip, lsr #23
    673c:			; <UNDEFINED> instruction: 0xf0002800
    6740:	stmibmi	ip!, {r0, r4, r5, r8, pc}^
    6744:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    6748:	bl	fe8c473c <__assert_fail@plt+0xfe8c22bc>
    674c:	stmdacs	r0, {r0, r1, r9, sl, lr}
    6750:	orrhi	pc, sp, r0
    6754:	strtmi	r4, [r0], -r8, ror #19
    6758:			; <UNDEFINED> instruction: 0xf7fb4479
    675c:			; <UNDEFINED> instruction: 0x4603eb9a
    6760:			; <UNDEFINED> instruction: 0xf0002800
    6764:			; <UNDEFINED> instruction: 0xf9948170
    6768:	blcs	ad2770 <__assert_fail@plt+0xad02f0>
    676c:	orrhi	pc, r5, r0
    6770:			; <UNDEFINED> instruction: 0xf0002b2d
    6774:	strtmi	r8, [r0], -r9, lsl #3
    6778:	stc	7, cr15, [sl, #-1004]	; 0xfffffc14
    677c:	vadd.i8	d18, d0, d3
    6780:	stmdacc	r4, {r1, r3, r7, r8, pc}
    6784:	stcpl	8, cr1, [r3], #-136	; 0xffffff78
    6788:			; <UNDEFINED> instruction: 0xf0002b20
    678c:			; <UNDEFINED> instruction: 0xf8df8138
    6790:			; <UNDEFINED> instruction: 0xf04f836c
    6794:	ldrbtmi	r0, [r8], #2304	; 0x900
    6798:	msrge	SPSR_s, #14614528	; 0xdf0000
    679c:			; <UNDEFINED> instruction: 0xf50a44fa
    67a0:			; <UNDEFINED> instruction: 0xf1b87ae0
    67a4:			; <UNDEFINED> instruction: 0xf0000f00
    67a8:			; <UNDEFINED> instruction: 0x4640815a
    67ac:	ldcl	7, cr15, [r0], #1004	; 0x3ec
    67b0:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    67b4:	cmphi	r3, r0	; <UNPREDICTABLE>
    67b8:	strbmi	r4, [r1], -r2, lsl #12
    67bc:			; <UNDEFINED> instruction: 0xf7fb4620
    67c0:	stmdacs	r0, {r5, r8, sl, fp, sp, lr, pc}
    67c4:	cmphi	fp, r0, asr #32	; <UNPREDICTABLE>
    67c8:	blcs	81c75c <__assert_fail@plt+0x81a2dc>
    67cc:	cmphi	r7, r0, asr #32	; <UNPREDICTABLE>
    67d0:	strcc	r4, [r1, -ip, asr #23]
    67d4:	ldrbtmi	r4, [fp], #-1084	; 0xfffffbc4
    67d8:	stmibeq	r9, {r0, r1, r8, r9, fp, sp, lr, pc}^
    67dc:	ldrdhi	pc, [r4, #137]	; 0x89
    67e0:			; <UNDEFINED> instruction: 0xf10d46b4
    67e4:	ldm	ip!, {r3, r6, r8, fp}
    67e8:	strbmi	r0, [pc], -pc
    67ec:	ldm	ip!, {r0, r1, r2, r3, r8, r9, sl, lr, pc}
    67f0:	strgt	r0, [pc, -pc]
    67f4:	muleq	r7, ip, r8
    67f8:	andeq	lr, r7, r7, lsl #17
    67fc:	stmibmi	r2, {r1, r4, r5, r9, sl, lr}^
    6800:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    6804:	stc	7, cr15, [r2], #-1004	; 0xfffffc14
    6808:			; <UNDEFINED> instruction: 0xf990b120
    680c:	blcs	12814 <__assert_fail@plt+0x10394>
    6810:	adcshi	pc, sl, r0
    6814:	ldrtmi	r4, [r7], -ip, asr #13
    6818:			; <UNDEFINED> instruction: 0x000fe8bc
    681c:	ldm	ip!, {r0, r1, r2, r3, r8, r9, sl, lr, pc}
    6820:	strgt	r0, [pc, -pc]
    6824:	muleq	r7, ip, r8
    6828:	andeq	lr, r7, r7, lsl #17
    682c:	ldmibmi	r7!, {r1, r4, r5, r9, sl, lr}
    6830:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    6834:	stc	7, cr15, [sl], {251}	; 0xfb
    6838:			; <UNDEFINED> instruction: 0xf990b120
    683c:	blcs	12844 <__assert_fail@plt+0x103c4>
    6840:	adchi	pc, r2, r0
    6844:	ldrtmi	r4, [r7], -ip, asr #13
    6848:			; <UNDEFINED> instruction: 0x000fe8bc
    684c:	ldm	ip!, {r0, r1, r2, r3, r8, r9, sl, lr, pc}
    6850:	strgt	r0, [pc, -pc]
    6854:	muleq	r7, ip, r8
    6858:	andeq	lr, r7, r7, lsl #17
    685c:	stmibmi	ip!, {r1, r4, r5, r9, sl, lr}
    6860:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    6864:	bl	ffcc4858 <__assert_fail@plt+0xffcc23d8>
    6868:			; <UNDEFINED> instruction: 0xf990b120
    686c:	blcs	12874 <__assert_fail@plt+0x103f4>
    6870:	addhi	pc, r8, r0
    6874:	ldrtmi	r4, [r7], -ip, asr #13
    6878:			; <UNDEFINED> instruction: 0x000fe8bc
    687c:	ldm	ip!, {r0, r1, r2, r3, r8, r9, sl, lr, pc}
    6880:	strgt	r0, [pc, -pc]
    6884:	muleq	r7, ip, r8
    6888:	andeq	lr, r7, r7, lsl #17
    688c:	stmibmi	r1!, {r1, r4, r5, r9, sl, lr}
    6890:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    6894:	bl	ff6c4888 <__assert_fail@plt+0xff6c2408>
    6898:			; <UNDEFINED> instruction: 0xf990b118
    689c:	blcs	128a4 <__assert_fail@plt+0x10424>
    68a0:	uxtab16mi	sp, ip, r0
    68a4:	ldm	ip!, {r0, r1, r2, r4, r5, r9, sl, lr}
    68a8:	strgt	r0, [pc, -pc]
    68ac:			; <UNDEFINED> instruction: 0x000fe8bc
    68b0:	ldm	ip, {r0, r1, r2, r3, r8, r9, sl, lr, pc}
    68b4:	stm	r7, {r0, r1, r2}
    68b8:	ldrtmi	r0, [r2], -r7
    68bc:			; <UNDEFINED> instruction: 0x46204996
    68c0:			; <UNDEFINED> instruction: 0xf7fb4479
    68c4:	smlawtlt	r0, r4, fp, lr
    68c8:	mulcc	r0, r0, r9
    68cc:			; <UNDEFINED> instruction: 0xf0002b00
    68d0:	strbmi	r8, [ip], fp, ror #1
    68d4:	ldm	ip!, {r0, r1, r2, r4, r5, r9, sl, lr}
    68d8:	strgt	r0, [pc, -pc]
    68dc:			; <UNDEFINED> instruction: 0x000fe8bc
    68e0:	ldm	ip, {r0, r1, r2, r3, r8, r9, sl, lr, pc}
    68e4:	stm	r7, {r0, r1, r2}
    68e8:	ldrtmi	r0, [r2], -r7
    68ec:	strtmi	r4, [r0], -fp, lsl #19
    68f0:			; <UNDEFINED> instruction: 0xf7fb4479
    68f4:			; <UNDEFINED> instruction: 0xb120ebac
    68f8:	mulcc	r0, r0, r9
    68fc:			; <UNDEFINED> instruction: 0xf0002b00
    6900:			; <UNDEFINED> instruction: 0x46cc80d3
    6904:	ldm	ip!, {r0, r1, r2, r4, r5, r9, sl, lr}
    6908:	strgt	r0, [pc, -pc]
    690c:			; <UNDEFINED> instruction: 0x000fe8bc
    6910:	ldm	ip, {r0, r1, r2, r3, r8, r9, sl, lr, pc}
    6914:	stm	r7, {r0, r1, r2}
    6918:	ldrtmi	r0, [r2], -r7
    691c:	strtmi	r4, [r0], -r0, lsl #19
    6920:			; <UNDEFINED> instruction: 0xf7fb4479
    6924:			; <UNDEFINED> instruction: 0xb110eb94
    6928:	mulcc	r0, r0, r9
    692c:	strbmi	fp, [ip], r3, ror #6
    6930:	ldm	ip!, {r0, r1, r2, r4, r5, r9, sl, lr}
    6934:	strgt	r0, [pc, -pc]
    6938:			; <UNDEFINED> instruction: 0x000fe8bc
    693c:	ldm	ip, {r0, r1, r2, r3, r8, r9, sl, lr, pc}
    6940:	stm	r7, {r0, r1, r2}
    6944:	ldrtmi	r0, [r2], -r7
    6948:			; <UNDEFINED> instruction: 0x46204976
    694c:			; <UNDEFINED> instruction: 0xf7fb4479
    6950:	tstlt	r0, lr, ror fp
    6954:	mulcc	r0, r0, r9
    6958:	ldm	r9!, {r0, r1, r5, r7, r8, ip, sp, pc}
    695c:	ldrtmi	r0, [r7], -pc
    6960:	ldm	r9!, {r0, r1, r2, r3, r8, r9, sl, lr, pc}
    6964:	strgt	r0, [pc, -pc]
    6968:	muleq	r7, r9, r8
    696c:	andeq	lr, r7, r7, lsl #17
    6970:	stmdbmi	sp!, {r5, r9, sl, lr}^
    6974:	ldrbtmi	r4, [r9], #-1586	; 0xfffff9ce
    6978:	bl	1a4496c <__assert_fail@plt+0x1a424ec>
    697c:			; <UNDEFINED> instruction: 0xf990b178
    6980:	stmdblt	r3!, {ip, sp}^
    6984:	movwls	r2, #29440	; 0x7300
    6988:			; <UNDEFINED> instruction: 0xf7fb4630
    698c:	mcrrne	10, 11, lr, r3, cr2
    6990:			; <UNDEFINED> instruction: 0xf1b8d005
    6994:	blle	34a59c <__assert_fail@plt+0x34811c>
    6998:	strbmi	r9, [r3, #-2829]	; 0xfffff4f3
    699c:			; <UNDEFINED> instruction: 0xf06fd00a
    69a0:	eor	r0, r0, r5, lsl r4
    69a4:	stmib	sp, {r4, r5, r9, sl, lr}^
    69a8:	movwls	r3, #29448	; 0x7308
    69ac:	b	fe8449a0 <__assert_fail@plt+0xfe842520>
    69b0:	rscsle	r1, r4, r1, asr #24
    69b4:	movwcs	lr, #10717	; 0x29dd
    69b8:	cmpcs	r0, r4, asr #4	; <UNPREDICTABLE>
    69bc:	smlabteq	pc, r0, r2, pc	; <UNPREDICTABLE>
    69c0:			; <UNDEFINED> instruction: 0x6704e9dd
    69c4:			; <UNDEFINED> instruction: 0x4613461c
    69c8:	strcc	pc, [r0], #-3009	; 0xfffff43f
    69cc:	svclt	0x000842a7
    69d0:	svclt	0x0024429e
    69d4:	ldrmi	r2, [r3], -r0, lsl #4
    69d8:	blne	fe6bb1e8 <__assert_fail@plt+0xfe6b8d68>
    69dc:	movweq	lr, #31588	; 0x7b64
    69e0:	eorvs	r2, sl, r0, lsl #8
    69e4:	bmi	145eb98 <__assert_fail@plt+0x145c718>
    69e8:	ldrbtmi	r4, [sl], #-2879	; 0xfffff4c1
    69ec:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    69f0:	subsmi	r9, sl, sp, lsl fp
    69f4:			; <UNDEFINED> instruction: 0x4620d171
    69f8:	pop	{r1, r2, r3, r4, ip, sp, pc}
    69fc:			; <UNDEFINED> instruction: 0xf81287f0
    6a00:	blcs	185660c <__assert_fail@plt+0x185418c>
    6a04:	mcrge	4, 6, pc, cr3, cr15, {3}	; <UNPREDICTABLE>
    6a08:	svccc	0x0001f812
    6a0c:			; <UNDEFINED> instruction: 0xf47f2b67
    6a10:	ldmdavc	r3, {r1, r2, r3, r4, r5, r7, r9, sl, fp, sp, pc}^
    6a14:			; <UNDEFINED> instruction: 0xf47f2b6f
    6a18:			; <UNDEFINED> instruction: 0x4601aeba
    6a1c:			; <UNDEFINED> instruction: 0xf7fb4620
    6a20:			; <UNDEFINED> instruction: 0x4607eab4
    6a24:	subsle	r2, sl, r0, lsl #16
    6a28:			; <UNDEFINED> instruction: 0xf7ffa904
    6a2c:			; <UNDEFINED> instruction: 0x4604fd57
    6a30:			; <UNDEFINED> instruction: 0xf7fb4638
    6a34:			; <UNDEFINED> instruction: 0x2c00ea7e
    6a38:			; <UNDEFINED> instruction: 0x4630dbd5
    6a3c:	b	1644a30 <__assert_fail@plt+0x16425b0>
    6a40:			; <UNDEFINED> instruction: 0xd1b71c44
    6a44:	bls	2c08f8 <__assert_fail@plt+0x2be478>
    6a48:	stmib	sp, {r4, r5, r9, sl, lr}^
    6a4c:	andcc	r3, r1, #8, 6	; 0x20000000
    6a50:	movwls	r9, #29194	; 0x720a
    6a54:	b	1344a48 <__assert_fail@plt+0x13425c8>
    6a58:			; <UNDEFINED> instruction: 0xd1ab1c42
    6a5c:			; <UNDEFINED> instruction: 0xf109e79f
    6a60:			; <UNDEFINED> instruction: 0xf1b90901
    6a64:	andsle	r0, ip, lr, lsl #30
    6a68:	eorshi	pc, r9, sl, asr r8	; <UNPREDICTABLE>
    6a6c:	bls	2c04d8 <__assert_fail@plt+0x2be058>
    6a70:	stmib	sp, {r4, r5, r9, sl, lr}^
    6a74:	bcc	5369c <__assert_fail@plt+0x5121c>
    6a78:	stclne	7, cr14, [r0], #-936	; 0xfffffc58
    6a7c:			; <UNDEFINED> instruction: 0xf7ffa902
    6a80:	cdpne	13, 0, cr15, cr4, cr13, {1}
    6a84:	sbfx	sp, r9, #21, #15
    6a88:	stmdbge	r4, {r5, r6, sl, fp, ip}
    6a8c:	stc2	7, cr15, [r6, #-1020]!	; 0xfffffc04
    6a90:	ble	ff48e2a8 <__assert_fail@plt+0xff48be28>
    6a94:			; <UNDEFINED> instruction: 0xf8dfe7a7
    6a98:			; <UNDEFINED> instruction: 0xf04f8098
    6a9c:	ldrbtmi	r0, [r8], #2304	; 0x900
    6aa0:			; <UNDEFINED> instruction: 0xf04fe67a
    6aa4:			; <UNDEFINED> instruction: 0xe69b38ff
    6aa8:	stmib	sp, {r8, r9, sp}^
    6aac:	movwls	r3, #29448	; 0x7308
    6ab0:	blmi	840860 <__assert_fail@plt+0x83e3e0>
    6ab4:	stmdbmi	r0!, {r2, r6, r7, r9, sp}
    6ab8:	ldrbtmi	r4, [fp], #-2080	; 0xfffff7e0
    6abc:	movwcc	r4, #50297	; 0xc479
    6ac0:			; <UNDEFINED> instruction: 0xf7fb4478
    6ac4:	blmi	7c1e44 <__assert_fail@plt+0x7bf9c4>
    6ac8:	ldmdbmi	lr, {r0, r1, r6, r7, r9, sp}
    6acc:	ldrbtmi	r4, [fp], #-2078	; 0xfffff7e2
    6ad0:	movwcc	r4, #50297	; 0xc479
    6ad4:			; <UNDEFINED> instruction: 0xf7fb4478
    6ad8:			; <UNDEFINED> instruction: 0xf7fbecd4
    6adc:			; <UNDEFINED> instruction: 0xf06feaa6
    6ae0:	str	r0, [r0, fp, lsl #8]
    6ae4:			; <UNDEFINED> instruction: 0x000136bc
    6ae8:	andeq	r0, r0, ip, lsr r2
    6aec:	andeq	r2, r0, r0, asr #5
    6af0:			; <UNDEFINED> instruction: 0x000022b4
    6af4:	andeq	r2, r0, sl, lsr #5
    6af8:	andeq	r2, r0, r4, lsr #5
    6afc:	andeq	r2, r0, lr, lsr r2
    6b00:			; <UNDEFINED> instruction: 0x000132b0
    6b04:	andeq	r3, r1, r6, ror r2
    6b08:	andeq	r2, r0, lr, lsl #4
    6b0c:	strdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    6b10:	ldrdeq	r2, [r0], -r6
    6b14:			; <UNDEFINED> instruction: 0x000021b6
    6b18:	muleq	r0, r8, r1
    6b1c:	andeq	r2, r0, r4, ror r1
    6b20:	andeq	r2, r0, r0, asr r1
    6b24:	andeq	r2, r0, r0, lsr r1
    6b28:	andeq	r2, r0, lr, lsl #2
    6b2c:	andeq	r3, r1, sl, lsr #7
    6b30:	andeq	r1, r0, r6, lsr pc
    6b34:	andeq	r2, r0, sl, asr r1
    6b38:	andeq	r1, r0, r0, lsl #30
    6b3c:	andeq	r1, r0, ip, lsl pc
    6b40:	andeq	r2, r0, r6, asr #2
    6b44:	andeq	r1, r0, ip, ror #29
    6b48:	andeq	r1, r0, r4, asr #8
    6b4c:	blcs	21360 <__assert_fail@plt+0x1eee0>
    6b50:	bvs	1036a08 <__assert_fail@plt+0x1034588>
    6b54:	ldrbmi	r2, [r0, -r0]!
    6b58:	mvnsmi	lr, sp, lsr #18
    6b5c:	addlt	r4, r4, sp, lsl r6
    6b60:			; <UNDEFINED> instruction: 0x460707d3
    6b64:	cfmadd32ls	mvax4, mvfx4, mvfx10, mvfx8
    6b68:			; <UNDEFINED> instruction: 0xf1004614
    6b6c:			; <UNDEFINED> instruction: 0xf0048094
    6b70:	blcs	c7784 <__assert_fail@plt+0xc5304>
    6b74:	sbfxeq	sp, lr, #0, #1
    6b78:	streq	sp, [r1, -r9, ror #8]!
    6b7c:	addhi	pc, r7, r0, lsl #2
    6b80:	strle	r0, [r5], #-1762	; 0xfffff91e
    6b84:	ldrle	r0, [sp], #-1891	; 0xfffff89d
    6b88:	andlt	r2, r4, r0
    6b8c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    6b90:	ldrdgt	pc, [r8, #-143]	; 0xffffff71
    6b94:			; <UNDEFINED> instruction: 0xf04f44fc
    6b98:	andcs	r3, r1, #-67108861	; 0xfc000003
    6b9c:			; <UNDEFINED> instruction: 0x46284631
    6ba0:	andhi	pc, r4, sp, asr #17
    6ba4:	andgt	pc, r0, sp, asr #17
    6ba8:	mrrc	7, 15, pc, r8, cr11	; <UNPREDICTABLE>
    6bac:	svclt	0x009442b0
    6bb0:	movwcs	r2, #4864	; 0x1300
    6bb4:	bicsvc	lr, r0, #339968	; 0x53000
    6bb8:			; <UNDEFINED> instruction: 0x0763d131
    6bbc:	streq	lr, [r0], -r6, lsr #23
    6bc0:	strble	r4, [r1, #1029]!	; 0x405
    6bc4:			; <UNDEFINED> instruction: 0x273c4638
    6bc8:			; <UNDEFINED> instruction: 0xffc0f7ff
    6bcc:	orreq	pc, r9, #72, 12	; 0x4800000
    6bd0:	orreq	pc, r8, #200, 12	; 0xc800000
    6bd4:	strtmi	r4, [r8], -r4, lsl #12
    6bd8:	andne	pc, r4, #134144	; 0x20c00
    6bdc:	stclmi	7, cr1, [r0, #-900]	; 0xfffffc7c
    6be0:	ldrbtmi	r4, [sp], #-1044	; 0xfffffbec
    6be4:	bl	ff06bfec <__assert_fail@plt+0xff069b6c>
    6be8:	blx	fe0cbd82 <__assert_fail@plt+0xfe0c9902>
    6bec:	strbne	r3, [r1, r4, lsl #4]!
    6bf0:	mvnscc	pc, #79	; 0x4f
    6bf4:	bl	ff057c84 <__assert_fail@plt+0xff055804>
    6bf8:	ldrtmi	r1, [r1], -r2, ror #4
    6bfc:	blx	1eb40a <__assert_fail@plt+0x1e8f8a>
    6c00:	andcs	r4, r1, #301989888	; 0x12000000
    6c04:	svclt	0x00b82c00
    6c08:	strls	r4, [r2], #-612	; 0xfffffd9c
    6c0c:	stc	7, cr15, [r6], #-1004	; 0xfffffc14
    6c10:	svclt	0x009442b0
    6c14:	strcs	r2, [r1], -r0, lsl #12
    6c18:	bicsvc	lr, r0, #352256	; 0x56000
    6c1c:	ldmdbmi	r1!, {r2, r4, r5, r7, ip, lr, pc}
    6c20:	andcs	r2, r0, r5, lsl #4
    6c24:			; <UNDEFINED> instruction: 0xf7fb4479
    6c28:			; <UNDEFINED> instruction: 0xf7fbe9e6
    6c2c:			; <UNDEFINED> instruction: 0xf04feacc
    6c30:			; <UNDEFINED> instruction: 0xe7aa30ff
    6c34:	rscsle	r2, r2, r0, lsl #28
    6c38:	svceq	0x0020f014
    6c3c:	ldrbtcc	pc, [pc], r6, lsl #2	; <UNPREDICTABLE>
    6c40:	cmpcs	r4, #20, 30	; 0x50
    6c44:	streq	r2, [r0, r0, lsr #6]!
    6c48:	blcc	84c64 <__assert_fail@plt+0x827e4>
    6c4c:	ldmvs	r8!, {r0, r2, r4, r7, r8, sl, ip, lr, pc}
    6c50:	mvnscc	pc, #79	; 0x4f
    6c54:	andcs	r6, r1, #3735552	; 0x390000
    6c58:	ldrd	pc, [r4], -r7
    6c5c:	ldrdgt	pc, [r8], pc	; <UNPREDICTABLE>
    6c60:	strtmi	r9, [r8], -r1
    6c64:	stmib	sp, {r2, r3, r4, r5, r6, r7, sl, lr}^
    6c68:			; <UNDEFINED> instruction: 0xf8cde102
    6c6c:	ldrtmi	ip, [r1], -r0
    6c70:	bl	ffd44c64 <__assert_fail@plt+0xffd427e4>
    6c74:	svclt	0x009442b0
    6c78:	movwcs	r2, #4864	; 0x1300
    6c7c:	bicsvc	lr, r0, #339968	; 0x53000
    6c80:	streq	sp, [r1, -sp, asr #3]!
    6c84:	streq	lr, [r0], -r6, lsr #23
    6c88:			; <UNDEFINED> instruction: 0xf57f4405
    6c8c:			; <UNDEFINED> instruction: 0xf8dfaf79
    6c90:	ldrbtmi	ip, [ip], #92	; 0x5c
    6c94:	stmiavs	r1, {r0, r1, r2, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}^
    6c98:	mvnscc	pc, #79	; 0x4f
    6c9c:	ldrsbgt	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    6ca0:	stmdbvs	r0, {r0, r9, sp}
    6ca4:	strdls	r4, [r3, -ip]
    6ca8:	andgt	pc, r0, sp, asr #17
    6cac:			; <UNDEFINED> instruction: 0xf8d74410
    6cb0:			; <UNDEFINED> instruction: 0x4631c014
    6cb4:	strtmi	r9, [r8], -r2
    6cb8:	sfmvc	f7, 3, [ip], #-48	; 0xffffffd0
    6cbc:	andgt	pc, r4, sp, asr #17
    6cc0:	bl	ff344cb4 <__assert_fail@plt+0xff342834>
    6cc4:	svclt	0x009442b0
    6cc8:	movwcs	r2, #4864	; 0x1300
    6ccc:	bicsvc	lr, r0, #339968	; 0x53000
    6cd0:	bne	db68e8 <__assert_fail@plt+0xdb4468>
    6cd4:			; <UNDEFINED> instruction: 0xf43f182d
    6cd8:	str	sl, [r0, sl, asr #30]!
    6cdc:	andeq	r1, r0, ip, asr #30
    6ce0:	andeq	r1, r0, r6, lsl #30
    6ce4:	andeq	r1, r0, r0, lsl #29
    6ce8:	andeq	r1, r0, r4, ror #28
    6cec:	andeq	r1, r0, r6, asr #28
    6cf0:	strdeq	r1, [r0], -r0
    6cf4:	mvnsmi	lr, sp, lsr #18
    6cf8:	bmi	6d8558 <__assert_fail@plt+0x6d60d8>
    6cfc:	blmi	6d8580 <__assert_fail@plt+0x6d6100>
    6d00:	ldrbtmi	fp, [sl], #-142	; 0xffffff72
    6d04:	stmdaeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
    6d08:	svceq	0x0040f011
    6d0c:	ldmpl	r3, {r2, r3, r9, sl, lr}^
    6d10:	strbmi	r4, [r1], -r5, lsl #12
    6d14:	movwls	r6, #55323	; 0xd81b
    6d18:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    6d1c:			; <UNDEFINED> instruction: 0xf7fbd014
    6d20:	lsllt	lr, sl	; <illegal shifter operand>
    6d24:	ldrtmi	r9, [r3], -r0, lsl #14
    6d28:	strtmi	r6, [r2], -r9, ror #16
    6d2c:			; <UNDEFINED> instruction: 0xf7ff4640
    6d30:	bmi	406984 <__assert_fail@plt+0x404504>
    6d34:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
    6d38:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    6d3c:	subsmi	r9, sl, sp, lsl #22
    6d40:	andlt	sp, lr, r0, lsl r1
    6d44:	ldrhhi	lr, [r0, #141]!	; 0x8d
    6d48:	stmib	r6, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6d4c:	stmdbmi	r9, {r0, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    6d50:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    6d54:	stmdb	lr, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6d58:			; <UNDEFINED> instruction: 0xf7fb6829
    6d5c:			; <UNDEFINED> instruction: 0xf04fea34
    6d60:			; <UNDEFINED> instruction: 0xe7e630ff
    6d64:	stmdb	r0!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6d68:	muleq	r1, r2, r0
    6d6c:	andeq	r0, r0, ip, lsr r2
    6d70:	andeq	r3, r1, lr, asr r0
    6d74:	andeq	r1, r0, r2, lsr #27
    6d78:	addlt	fp, r2, r0, lsl r5
    6d7c:			; <UNDEFINED> instruction: 0x460a4614
    6d80:	mrscs	r9, LR_irq
    6d84:			; <UNDEFINED> instruction: 0xf7ff4623
    6d88:	andlt	pc, r2, r7, ror #29
    6d8c:	svclt	0x0000bd10
    6d90:	mvnsmi	lr, sp, lsr #18
    6d94:	bmi	6d85f0 <__assert_fail@plt+0x6d6170>
    6d98:	blmi	6d8618 <__assert_fail@plt+0x6d6198>
    6d9c:	ldrbtmi	fp, [sl], #-142	; 0xffffff72
    6da0:	stmdaeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
    6da4:	svceq	0x0040f011
    6da8:	ldmpl	r3, {r2, r3, r9, sl, lr}^
    6dac:	strbmi	r4, [r1], -r7, lsl #12
    6db0:	movwls	r6, #55323	; 0xd81b
    6db4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    6db8:			; <UNDEFINED> instruction: 0xf7fbd014
    6dbc:	asrlt	lr, ip, #16
    6dc0:	strtmi	r4, [r2], -fp, lsr #12
    6dc4:	tstcs	r0, r0, asr #12
    6dc8:			; <UNDEFINED> instruction: 0xf7ff9600
    6dcc:	bmi	4068e8 <__assert_fail@plt+0x404468>
    6dd0:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
    6dd4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    6dd8:	subsmi	r9, sl, sp, lsl #22
    6ddc:	andlt	sp, lr, r0, lsl r1
    6de0:	ldrhhi	lr, [r0, #141]!	; 0x8d
    6de4:	ldmdb	r8!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6de8:	stmdbmi	r9, {r0, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    6dec:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    6df0:	stmdb	r0, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6df4:			; <UNDEFINED> instruction: 0xf7fb4639
    6df8:			; <UNDEFINED> instruction: 0xf04fe9e6
    6dfc:			; <UNDEFINED> instruction: 0xe7e630ff
    6e00:	ldmdb	r2, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6e04:	strdeq	r2, [r1], -r6
    6e08:	andeq	r0, r0, ip, lsr r2
    6e0c:	andeq	r2, r1, r2, asr #31
    6e10:	andeq	r1, r0, r6, lsl #26
    6e14:			; <UNDEFINED> instruction: 0x4616b5f0
    6e18:			; <UNDEFINED> instruction: 0x461f4a32
    6e1c:			; <UNDEFINED> instruction: 0x460c4b32
    6e20:	stmdavs	r9, {r1, r3, r4, r5, r6, sl, lr}
    6e24:			; <UNDEFINED> instruction: 0x4605b09f
    6e28:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    6e2c:			; <UNDEFINED> instruction: 0xf04f931d
    6e30:	stmdbcs	r0, {r8, r9}
    6e34:	blge	1faf04 <__assert_fail@plt+0x1f8a84>
    6e38:	movwls	r4, #22056	; 0x5628
    6e3c:			; <UNDEFINED> instruction: 0xf7fb4619
    6e40:	ldmdbge	r2, {r2, r3, r8, fp, sp, lr, pc}
    6e44:			; <UNDEFINED> instruction: 0xf7fb4620
    6e48:	ldmdbls	r9, {r3, r8, fp, sp, lr, pc}
    6e4c:	blls	16ce8c <__assert_fail@plt+0x16aa0c>
    6e50:	bls	5d7878 <__assert_fail@plt+0x5d53f8>
    6e54:	andsle	r9, r8, ip, lsl #18
    6e58:			; <UNDEFINED> instruction: 0xd1184291
    6e5c:			; <UNDEFINED> instruction: 0x463807b2
    6e60:	bmi	8bc2e8 <__assert_fail@plt+0x8b9e68>
    6e64:	ldrbtmi	r9, [sl], #-2340	; 0xfffff6dc
    6e68:	stmdb	r8!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6e6c:			; <UNDEFINED> instruction: 0xf04f2800
    6e70:	svclt	0x00c830ff
    6e74:	bmi	78ee7c <__assert_fail@plt+0x78c9fc>
    6e78:	ldrbtmi	r4, [sl], #-2843	; 0xfffff4e5
    6e7c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    6e80:	subsmi	r9, sl, sp, lsl fp
    6e84:	andslt	sp, pc, fp, lsr #2
    6e88:	addsmi	fp, r1, #240, 26	; 0x3c00
    6e8c:	bmi	67aed4 <__assert_fail@plt+0x678a54>
    6e90:	stmdbls	r4!, {r3, r4, r5, r9, sl, lr}
    6e94:			; <UNDEFINED> instruction: 0xf7fb447a
    6e98:	ubfx	lr, r2, #18, #8
    6e9c:			; <UNDEFINED> instruction: 0xf7fb4620
    6ea0:	bfi	lr, r2, (invalid: 18:8)
    6ea4:	stmdbls	r4!, {r2, r4, r9, fp, lr}
    6ea8:			; <UNDEFINED> instruction: 0xf7fb447a
    6eac:	ldrb	lr, [sp, r8, asr #18]
    6eb0:			; <UNDEFINED> instruction: 0xf04f9908
    6eb4:	stcls	3, cr3, [r9, #-1020]	; 0xfffffc04
    6eb8:	ldcmi	6, cr4, [r0], {56}	; 0x38
    6ebc:	tstls	r2, r1, lsl #4
    6ec0:	stmdbls	r4!, {r2, r3, r4, r5, r6, sl, lr}
    6ec4:	strmi	lr, [r0, #-2509]	; 0xfffff633
    6ec8:	b	ff244ebc <__assert_fail@plt+0xff242a3c>
    6ecc:	addsmi	r9, r8, #36, 22	; 0x9000
    6ed0:	movwcs	fp, #3988	; 0xf94
    6ed4:	b	10cfae0 <__assert_fail@plt+0x10cd660>
    6ed8:	submi	r7, r0, #208	; 0xd0
    6edc:			; <UNDEFINED> instruction: 0xf7fbe7cb
    6ee0:	svclt	0x0000e8a4
    6ee4:	andeq	r2, r1, r4, ror pc
    6ee8:	andeq	r0, r0, ip, lsr r2
    6eec:			; <UNDEFINED> instruction: 0x00001cb6
    6ef0:	andeq	r2, r1, sl, lsl pc
    6ef4:	muleq	r0, ip, ip
    6ef8:	andeq	r1, r0, r0, lsl #25
    6efc:	andeq	r1, r0, r0, asr ip
    6f00:			; <UNDEFINED> instruction: 0xc118f8df
    6f04:	movwpl	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    6f08:	svcmi	0x00f0e92d
    6f0c:	cfstr32pl	mvfx15, [r0, #-692]	; 0xfffffd4c
    6f10:	addlt	r4, fp, r3, asr #28
    6f14:	bmi	10d830c <__assert_fail@plt+0x10d5e8c>
    6f18:	andls	sl, r1, sl, lsl #24
    6f1c:	ldrbtmi	r9, [sl], #-258	; 0xfffffefe
    6f20:	andls	r1, r0, #39, 30	; 0x9c
    6f24:	strpl	pc, [r0, #-1293]	; 0xfffffaf3
    6f28:	andvs	pc, r6, ip, asr r8	; <UNPREDICTABLE>
    6f2c:	andcs	r4, r1, #26214400	; 0x1900000
    6f30:	rsbvs	r6, lr, #3538944	; 0x360000
    6f34:	streq	pc, [r0], -pc, asr #32
    6f38:			; <UNDEFINED> instruction: 0xf7fb4638
    6f3c:			; <UNDEFINED> instruction: 0x4638ea90
    6f40:	strcc	r2, [r4, #-256]!	; 0xffffff00
    6f44:	ldm	ip, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6f48:	svclt	0x00b81e06
    6f4c:	blle	1210354 <__assert_fail@plt+0x120ded4>
    6f50:	vrhadd.s8	d18, d11, d0
    6f54:	strmi	r2, [sp], -r0, lsl #19
    6f58:	stmibvs	r6!, {r6, r7, r9, sl, ip, sp, lr, pc}^
    6f5c:	andpl	pc, r0, #1325400064	; 0x4f000000
    6f60:			; <UNDEFINED> instruction: 0x46a84638
    6f64:	bpl	440a8 <__assert_fail@plt+0x41c28>
    6f68:			; <UNDEFINED> instruction: 0xf7fb46bb
    6f6c:			; <UNDEFINED> instruction: 0xf1a4e97c
    6f70:	movwls	r0, #21260	; 0x530c
    6f74:			; <UNDEFINED> instruction: 0x46594652
    6f78:			; <UNDEFINED> instruction: 0xf7fa4630
    6f7c:	stmdacs	r0, {r1, r2, r3, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    6f80:	bl	feebe3bc <__assert_fail@plt+0xfeebbf3c>
    6f84:	strmi	r0, [r3], #2560	; 0xa00
    6f88:	andsle	r4, r4, r5, lsl #8
    6f8c:			; <UNDEFINED> instruction: 0x46594652
    6f90:			; <UNDEFINED> instruction: 0xf04f4630
    6f94:			; <UNDEFINED> instruction: 0xf7fa0800
    6f98:	stmdacs	r0, {r5, r7, r8, r9, sl, fp, sp, lr, pc}
    6f9c:	strdle	sp, [r9], -r1
    6fa0:	stmdb	r8!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6fa4:	blcs	120fb8 <__assert_fail@plt+0x11eb38>
    6fa8:	blcs	2f6c10 <__assert_fail@plt+0x2f4790>
    6fac:			; <UNDEFINED> instruction: 0xf1b8d102
    6fb0:	stcle	15, cr0, [r7, #-16]!
    6fb4:	svcne	0x0062b195
    6fb8:	ldrmi	r2, [r3], -r0, lsr #32
    6fbc:	svcne	0x0001f912
    6fc0:	andsvc	fp, r0, r1, lsl #18
    6fc4:	blne	ff6d3bd4 <__assert_fail@plt+0xff6d1754>
    6fc8:	mvnsle	r4, #-1342177270	; 0xb000000a
    6fcc:			; <UNDEFINED> instruction: 0x4638443d
    6fd0:			; <UNDEFINED> instruction: 0xf8052300
    6fd4:			; <UNDEFINED> instruction: 0xf7fb3c01
    6fd8:			; <UNDEFINED> instruction: 0x4605e81c
    6fdc:			; <UNDEFINED> instruction: 0xf7fb4630
    6fe0:	ldmdbmi	r1, {r5, r9, fp, sp, lr, pc}
    6fe4:	movwpl	pc, #1293	; 0x50d	; <UNPREDICTABLE>
    6fe8:			; <UNDEFINED> instruction: 0x33244a0d
    6fec:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    6ff0:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    6ff4:	qaddle	r4, r1, pc	; <UNPREDICTABLE>
    6ff8:			; <UNDEFINED> instruction: 0xf50d4628
    6ffc:	andlt	r5, fp, r0, lsl #26
    7000:	svchi	0x00f0e8bd
    7004:	tstcs	r0, r5, lsl #22
    7008:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    700c:	stmib	r3, {r3, r4, r9, sl, lr}^
    7010:			; <UNDEFINED> instruction: 0xf7fa1900
    7014:	str	lr, [sp, r0, lsr #31]!
    7018:	stmda	r6, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    701c:	andeq	r2, r1, r0, lsl #29
    7020:	andeq	r0, r0, ip, lsr r2
    7024:	andeq	r1, r0, r2, lsl sp
    7028:	andeq	r2, r1, r8, lsr #27
    702c:			; <UNDEFINED> instruction: 0xf5adb530
    7030:			; <UNDEFINED> instruction: 0xf8df5d80
    7034:	addlt	lr, r5, r8, ror r0
    7038:	ldrsbtgt	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
    703c:	strpl	pc, [r0], #1293	; 0x50d
    7040:	strdls	r4, [r0], -lr
    7044:	vstrge	d4, [r3, #-108]	; 0xffffff94
    7048:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    704c:	addpl	pc, r0, #1325400064	; 0x4f000000
    7050:	tstcs	r1, fp, ror r4
    7054:	ldrdgt	pc, [r0], -ip
    7058:	andgt	pc, ip, r4, asr #17
    705c:	stceq	0, cr15, [r0], {79}	; 0x4f
    7060:			; <UNDEFINED> instruction: 0xf7fb4628
    7064:	ldrdcs	lr, [r4], -sl
    7068:	ldmda	r6, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    706c:	strmi	r3, [r4], -ip, lsl #8
    7070:	strtmi	fp, [r8], -r0, lsr #3
    7074:	ldmda	lr!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7078:	cmnlt	r8, r0, lsr #32
    707c:			; <UNDEFINED> instruction: 0xf50d490e
    7080:	bmi	2dbe88 <__assert_fail@plt+0x2d9a08>
    7084:	ldrbtmi	r3, [r9], #-780	; 0xfffffcf4
    7088:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    708c:	subsmi	r6, r1, sl, lsl r8
    7090:	strtmi	sp, [r0], -r9, lsl #2
    7094:	cfstr32pl	mvfx15, [r0, #52]	; 0x34
    7098:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
    709c:	strcs	r4, [r0], #-1568	; 0xfffff9e0
    70a0:	svc	0x0046f7fa
    70a4:			; <UNDEFINED> instruction: 0xf7fae7ea
    70a8:	svclt	0x0000efc0
    70ac:	andeq	r2, r1, r4, asr sp
    70b0:	andeq	r0, r0, ip, lsr r2
    70b4:	andeq	r1, r0, ip, ror #23
    70b8:	andeq	r2, r1, lr, lsl #26
    70bc:			; <UNDEFINED> instruction: 0x4604b510
    70c0:	stmdavs	r0, {r3, r4, r8, ip, sp, pc}
    70c4:			; <UNDEFINED> instruction: 0xf7fbb108
    70c8:			; <UNDEFINED> instruction: 0x4620e9b8
    70cc:			; <UNDEFINED> instruction: 0x4010e8bd
    70d0:	svclt	0x002cf7fa
    70d4:	push	{r1, r3, r5, r9, fp, lr}
    70d8:	blx	fec580a0 <__assert_fail@plt+0xfec55c20>
    70dc:	blmi	a842e8 <__assert_fail@plt+0xa81e68>
    70e0:	stmdbeq	r4!, {r1, r3, r4, r5, r6, sl, lr}^
    70e4:	stmdacs	r0, {r0, r1, r7, ip, sp, pc}
    70e8:	strcs	fp, [r1], #-3848	; 0xfffff0f8
    70ec:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    70f0:			; <UNDEFINED> instruction: 0xf04f9301
    70f4:	stccs	3, cr0, [r0], {-0}
    70f8:	andvs	sp, ip, sp, lsr r1
    70fc:	strmi	r4, [sp], -r6, lsl #12
    7100:	ldmda	r8!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7104:	strtmi	r4, [r0], r9, ror #13
    7108:	andvs	r4, r4, r7, lsl #12
    710c:			; <UNDEFINED> instruction: 0xf7fb6830
    7110:			; <UNDEFINED> instruction: 0x4604e93a
    7114:			; <UNDEFINED> instruction: 0xf7fbb1f8
    7118:	stclvc	8, cr14, [r2], #168	; 0xa8
    711c:			; <UNDEFINED> instruction: 0xf8336803
    7120:	ldreq	r3, [fp, #-18]	; 0xffffffee
    7124:	stmdavs	r8!, {r3, r4, r6, r8, r9, sl, fp, ip, sp, pc}
    7128:	ldrcc	sp, [r3], #-1297	; 0xfffffaef
    712c:	strbmi	r2, [r9], -sl, lsl #4
    7130:	andhi	pc, r0, r7, asr #17
    7134:			; <UNDEFINED> instruction: 0xf7fa4620
    7138:	strhtvs	lr, [r8], -r8
    713c:	stmdblt	fp!, {r0, r1, r3, r4, r5, fp, sp, lr}^
    7140:	addsmi	r9, ip, #0, 22
    7144:	tstlt	r3, sl
    7148:	mulcc	r0, r3, r9
    714c:	stmdacs	r0, {r0, r1, r4, r5, r8, fp, ip, sp, pc}
    7150:	ldrdcs	sp, [r0], -ip
    7154:	ldmdavs	fp!, {r2, sp, lr, pc}
    7158:	tstlt	fp, r1
    715c:	rscscc	pc, pc, pc, asr #32
    7160:	blmi	21998c <__assert_fail@plt+0x21750c>
    7164:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7168:	blls	611d8 <__assert_fail@plt+0x5ed58>
    716c:	qaddle	r4, sl, r5
    7170:	pop	{r0, r1, ip, sp, pc}
    7174:			; <UNDEFINED> instruction: 0xf06f83f0
    7178:			; <UNDEFINED> instruction: 0xe7f10015
    717c:	svc	0x0054f7fa
    7180:			; <UNDEFINED> instruction: 0x00012cb4
    7184:	andeq	r0, r0, ip, lsr r2
    7188:	andeq	r2, r1, r0, lsr ip
    718c:	ldrbtmi	r4, [r9], #-2305	; 0xfffff6ff
    7190:	svclt	0x0000e6b6
    7194:			; <UNDEFINED> instruction: 0x00001abe
    7198:	ldrbtmi	r4, [r9], #-2305	; 0xfffff6ff
    719c:	svclt	0x0000e6b0
    71a0:			; <UNDEFINED> instruction: 0x00001aba
    71a4:	tstcs	r0, r0, lsl r5
    71a8:			; <UNDEFINED> instruction: 0xf7fa2001
    71ac:			; <UNDEFINED> instruction: 0x4604ee36
    71b0:	stmdami	r7, {r3, r4, r5, r8, ip, sp, pc}
    71b4:			; <UNDEFINED> instruction: 0xf7fa4478
    71b8:	mlavs	r0, lr, pc, lr	; <UNPREDICTABLE>
    71bc:	strtmi	fp, [r0], -r8, lsl #2
    71c0:			; <UNDEFINED> instruction: 0x4620bd10
    71c4:			; <UNDEFINED> instruction: 0xf7fa2400
    71c8:			; <UNDEFINED> instruction: 0x4620eeb4
    71cc:	svclt	0x0000bd10
    71d0:	andeq	r1, r0, r8, lsr #21
    71d4:			; <UNDEFINED> instruction: 0x4604b510
    71d8:	stmdavs	r0, {r3, r4, r8, ip, sp, pc}
    71dc:			; <UNDEFINED> instruction: 0xf7fbb108
    71e0:	strtmi	lr, [r0], -ip, lsr #18
    71e4:			; <UNDEFINED> instruction: 0x4010e8bd
    71e8:	mcrlt	7, 5, pc, cr0, cr10, {7}	; <UNPREDICTABLE>
    71ec:	vmlane.f64	d7, d10, d3
    71f0:	svclt	0x00186041
    71f4:	vhsub.u32	d18, d2, d1
    71f8:	movwvc	r0, #13056	; 0x3300
    71fc:	svclt	0x00004770
    7200:	addvs	r7, r1, r3, lsl #22
    7204:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
    7208:	ldrbmi	r7, [r0, -r3, lsl #6]!
    720c:	svcmi	0x00f0e92d
    7210:			; <UNDEFINED> instruction: 0xf381fab1
    7214:			; <UNDEFINED> instruction: 0xf5ad4d63
    7218:	stclmi	13, cr5, [r3], #-24	; 0xffffffe8
    721c:	ldrbtmi	fp, [sp], #-129	; 0xffffff7f
    7220:			; <UNDEFINED> instruction: 0xf50d095b
    7224:	stmdacs	r0, {r0, r2, r9, ip, lr}
    7228:	movwcs	fp, #7944	; 0x1f08
    722c:	eorscc	r5, ip, #44, 18	; 0xb0000
    7230:	andsvs	r6, r4, r4, lsr #16
    7234:	streq	pc, [r0], #-79	; 0xffffffb1
    7238:			; <UNDEFINED> instruction: 0xf0402b00
    723c:	andvs	r8, fp, sp, lsr #1
    7240:	strmi	r4, [r9], r5, lsl #12
    7244:	svc	0x00d6f7fa
    7248:	ldrdge	pc, [r0, #-143]!	; 0xffffff71
    724c:	ldrbtmi	sl, [sl], #3935	; 0xf5f
    7250:	stmdavs	r8!, {r7, r9, sl, lr}
    7254:			; <UNDEFINED> instruction: 0xf8c82600
    7258:			; <UNDEFINED> instruction: 0xf7fb6000
    725c:			; <UNDEFINED> instruction: 0x4604e894
    7260:			; <UNDEFINED> instruction: 0xf0002800
    7264:			; <UNDEFINED> instruction: 0xf7fa8091
    7268:	stclvc	15, cr14, [r2], #520	; 0x208
    726c:			; <UNDEFINED> instruction: 0xf8336803
    7270:	ldreq	r3, [r9, #-18]	; 0xffffffee
    7274:	blvc	afca30 <__assert_fail@plt+0xafa5b0>
    7278:			; <UNDEFINED> instruction: 0x079a3413
    727c:			; <UNDEFINED> instruction: 0x07dbd458
    7280:	vst3.16	{d29,d31,d33}, [pc :128]!
    7284:	andcs	r5, r1, #0, 6
    7288:			; <UNDEFINED> instruction: 0x46384619
    728c:	strge	lr, [r0], #-2509	; 0xfffff633
    7290:	stmia	r4!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7294:			; <UNDEFINED> instruction: 0xf7fb6828
    7298:	vst2.32	{d30-d31}, [pc], r2
    729c:	ldrtmi	r2, [r9], -r0, lsl #4
    72a0:	svc	0x008af7fa
    72a4:	blle	ff5112ac <__assert_fail@plt+0xff50ee2c>
    72a8:	ldrbtmi	r4, [r9], #-2369	; 0xfffff6bf
    72ac:	stc	7, cr15, [lr, #1000]!	; 0x3e8
    72b0:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
    72b4:	strmi	sp, [r2], -sp, asr #1
    72b8:	tstpl	r0, pc, asr #8	; <UNPREDICTABLE>
    72bc:	mrcge	6, 0, r4, cr0, cr8, {1}
    72c0:	mcr	7, 2, pc, cr2, cr10, {7}	; <UNPREDICTABLE>
    72c4:	ldrbmi	r4, [r8], -r3, lsl #12
    72c8:	ldccc	8, cr15, [r0], #-280	; 0xfffffee8
    72cc:	stmda	r6, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    72d0:	ldccc	8, cr15, [r0], #-344	; 0xfffffea8
    72d4:	bleq	c43974 <__assert_fail@plt+0xc414f4>
    72d8:	adcsle	r2, sl, r0, lsl #22
    72dc:	bge	7d97b8 <__assert_fail@plt+0x7d7338>
    72e0:	andls	r4, r3, #56, 12	; 0x3800000
    72e4:			; <UNDEFINED> instruction: 0xf7fa4479
    72e8:	stmdacs	r1, {r1, r2, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    72ec:	bls	fb9b8 <__assert_fail@plt+0xf9538>
    72f0:	ldrmi	r6, [r0], -r9, ror #16
    72f4:	stcl	7, cr15, [ip, #1000]	; 0x3e8
    72f8:			; <UNDEFINED> instruction: 0xd1aa2800
    72fc:	ldrbmi	r2, [r9], -r0, lsl #6
    7300:	strtmi	r2, [r0], -sl, lsl #4
    7304:	andcc	pc, r0, r8, asr #17
    7308:	ldccc	8, cr15, [r0], #-280	; 0xfffffee8
    730c:	stcl	7, cr15, [ip, #1000]	; 0x3e8
    7310:	andeq	pc, r0, r9, asr #17
    7314:	ldrdeq	pc, [r0], -r8
    7318:			; <UNDEFINED> instruction: 0xf856bb28
    731c:	adcmi	r3, r3, #48, 24	; 0x3000
    7320:	movwlt	sp, #45059	; 0xb003
    7324:	mulcc	r0, r3, r9
    7328:			; <UNDEFINED> instruction: 0xf04fb1f3
    732c:	ldrsh	r3, [fp], -pc	; <UNPREDICTABLE>
    7330:			; <UNDEFINED> instruction: 0xf10d6828
    7334:			; <UNDEFINED> instruction: 0xf7fb0b10
    7338:			; <UNDEFINED> instruction: 0x4622e832
    733c:			; <UNDEFINED> instruction: 0x9600465b
    7340:	andcs	r4, r3, r1, lsl #12
    7344:	mcr	7, 5, pc, cr0, cr10, {7}	; <UNPREDICTABLE>
    7348:	orrle	r2, r2, r0, lsl #16
    734c:			; <UNDEFINED> instruction: 0x3018f8db
    7350:	addsmi	r6, sl, #11141120	; 0xaa0000
    7354:	svcge	0x007df47f
    7358:	ldrbeq	r7, [fp, fp, lsr #22]
    735c:	cfcmpsge	sp, mvf0, mvf1
    7360:	bleq	44379c <__assert_fail@plt+0x44131c>
    7364:	submi	lr, r0, #52953088	; 0x3280000
    7368:			; <UNDEFINED> instruction: 0xf50d4913
    736c:	bmi	39bf88 <__assert_fail@plt+0x399b08>
    7370:	ldrbtmi	r3, [r9], #-828	; 0xfffffcc4
    7374:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    7378:	subsmi	r6, r1, sl, lsl r8
    737c:			; <UNDEFINED> instruction: 0xf50dd10f
    7380:	andlt	r5, r1, r6, lsl #26
    7384:	svchi	0x00f0e8bd
    7388:	ldrdcc	pc, [r0], -r8
    738c:	blcs	f398 <__assert_fail@plt+0xcf18>
    7390:			; <UNDEFINED> instruction: 0xf04fd0ea
    7394:			; <UNDEFINED> instruction: 0xe7e730ff
    7398:	andseq	pc, r5, pc, rrx
    739c:			; <UNDEFINED> instruction: 0xf7fae7e4
    73a0:	svclt	0x0000ee44
    73a4:	andeq	r2, r1, r6, ror fp
    73a8:	andeq	r0, r0, ip, lsr r2
    73ac:	andeq	r1, r0, r6, lsl sl
    73b0:	andeq	r1, r0, lr, lsr r6
    73b4:	andeq	r1, r0, r8, lsl #19
    73b8:	andeq	r2, r1, r2, lsr #20
    73bc:	ldmdblt	r2!, {r0, r1, r3, r4, r5, r6, r8, fp, ip, sp, pc}^
    73c0:	svclt	0x00be2900
    73c4:			; <UNDEFINED> instruction: 0xf04f2000
    73c8:	and	r4, r6, r0, lsl #2
    73cc:	stmdacs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
    73d0:			; <UNDEFINED> instruction: 0xf06fbf1c
    73d4:			; <UNDEFINED> instruction: 0xf04f4100
    73d8:			; <UNDEFINED> instruction: 0xf00030ff
    73dc:			; <UNDEFINED> instruction: 0xf1adb857
    73e0:	stmdb	sp!, {r3, sl, fp}^
    73e4:	stmdbcs	r0, {r2, r9, sl, fp, lr, pc}
    73e8:	blcs	3e014 <__assert_fail@plt+0x3bb94>
    73ec:			; <UNDEFINED> instruction: 0xf000db1a
    73f0:			; <UNDEFINED> instruction: 0xf8ddf853
    73f4:	ldmib	sp, {r2, sp, lr, pc}^
    73f8:	andlt	r2, r4, r2, lsl #6
    73fc:	submi	r4, r0, #112, 14	; 0x1c00000
    7400:	cmpeq	r1, r1, ror #22
    7404:	blle	6d200c <__assert_fail@plt+0x6cfb8c>
    7408:			; <UNDEFINED> instruction: 0xf846f000
    740c:	ldrd	pc, [r4], -sp
    7410:	movwcs	lr, #10717	; 0x29dd
    7414:	submi	fp, r0, #4
    7418:	cmpeq	r1, r1, ror #22
    741c:	bl	18d7d6c <__assert_fail@plt+0x18d58ec>
    7420:	ldrbmi	r0, [r0, -r3, asr #6]!
    7424:	bl	18d7d74 <__assert_fail@plt+0x18d58f4>
    7428:			; <UNDEFINED> instruction: 0xf0000343
    742c:			; <UNDEFINED> instruction: 0xf8ddf835
    7430:	ldmib	sp, {r2, sp, lr, pc}^
    7434:	andlt	r2, r4, r2, lsl #6
    7438:	bl	1857d40 <__assert_fail@plt+0x18558c0>
    743c:	ldrbmi	r0, [r0, -r1, asr #2]!
    7440:	bl	18d7d90 <__assert_fail@plt+0x18d5910>
    7444:			; <UNDEFINED> instruction: 0xf0000343
    7448:			; <UNDEFINED> instruction: 0xf8ddf827
    744c:	ldmib	sp, {r2, sp, lr, pc}^
    7450:	andlt	r2, r4, r2, lsl #6
    7454:	bl	18d7da4 <__assert_fail@plt+0x18d5924>
    7458:	ldrbmi	r0, [r0, -r3, asr #6]!
    745c:	stmdblt	sl, {r0, r1, r4, r6, r8, fp, ip, sp, pc}^
    7460:	svclt	0x00082900
    7464:	svclt	0x001c2800
    7468:	mvnscc	pc, pc, asr #32
    746c:	rscscc	pc, pc, pc, asr #32
    7470:	stmdalt	ip, {ip, sp, lr, pc}
    7474:	stfeqd	f7, [r8], {173}	; 0xad
    7478:	vmlsgt.f16	s28, s8, s27	; <UNPREDICTABLE>
    747c:			; <UNDEFINED> instruction: 0xf80cf000
    7480:	ldrd	pc, [r4], -sp
    7484:	movwcs	lr, #10717	; 0x29dd
    7488:	ldrbmi	fp, [r0, -r4]!
    748c:			; <UNDEFINED> instruction: 0xf04fb502
    7490:			; <UNDEFINED> instruction: 0xf7fa0008
    7494:	stclt	12, cr14, [r2, #-848]	; 0xfffffcb0
    7498:	svclt	0x00084299
    749c:	push	{r4, r7, r9, lr}
    74a0:			; <UNDEFINED> instruction: 0x46044ff0
    74a4:	andcs	fp, r0, r8, lsr pc
    74a8:			; <UNDEFINED> instruction: 0xf8dd460d
    74ac:	svclt	0x0038c024
    74b0:	cmnle	fp, #1048576	; 0x100000
    74b4:			; <UNDEFINED> instruction: 0x46994690
    74b8:			; <UNDEFINED> instruction: 0xf283fab3
    74bc:	rsbsle	r2, r0, r0, lsl #22
    74c0:			; <UNDEFINED> instruction: 0xf385fab5
    74c4:	rsble	r2, r8, r0, lsl #26
    74c8:			; <UNDEFINED> instruction: 0xf1a21ad2
    74cc:	blx	24ad54 <__assert_fail@plt+0x2488d4>
    74d0:	blx	2460e0 <__assert_fail@plt+0x243c60>
    74d4:			; <UNDEFINED> instruction: 0xf1c2f30e
    74d8:	b	12c9160 <__assert_fail@plt+0x12c6ce0>
    74dc:	blx	a0a0f0 <__assert_fail@plt+0xa07c70>
    74e0:	b	1304104 <__assert_fail@plt+0x1301c84>
    74e4:	blx	20a0f8 <__assert_fail@plt+0x207c78>
    74e8:	ldrbmi	pc, [sp, #-2562]	; 0xfffff5fe	; <UNPREDICTABLE>
    74ec:	ldrbmi	fp, [r4, #-3848]	; 0xfffff0f8
    74f0:	andcs	fp, r0, ip, lsr pc
    74f4:	movwle	r4, #42497	; 0xa601
    74f8:	bl	fed0f504 <__assert_fail@plt+0xfed0d084>
    74fc:	blx	852c <__assert_fail@plt+0x60ac>
    7500:	blx	843940 <__assert_fail@plt+0x8414c0>
    7504:	bl	1984128 <__assert_fail@plt+0x1981ca8>
    7508:	tstmi	r9, #46137344	; 0x2c00000
    750c:	bcs	17754 <__assert_fail@plt+0x152d4>
    7510:	b	13fb608 <__assert_fail@plt+0x13f9188>
    7514:	b	13c9684 <__assert_fail@plt+0x13c7204>
    7518:	b	1209a8c <__assert_fail@plt+0x120760c>
    751c:	ldrmi	r7, [r6], -fp, asr #17
    7520:	bl	fed3f554 <__assert_fail@plt+0xfed3d0d4>
    7524:	bl	194814c <__assert_fail@plt+0x1945ccc>
    7528:	ldmne	fp, {r0, r3, r9, fp}^
    752c:	beq	2c225c <__assert_fail@plt+0x2bfddc>
    7530:			; <UNDEFINED> instruction: 0xf14a1c5c
    7534:	cfsh32cc	mvfx0, mvfx1, #0
    7538:	strbmi	sp, [sp, #-7]
    753c:	strbmi	fp, [r4, #-3848]	; 0xfffff0f8
    7540:	stmdbne	r4!, {r0, r1, r2, r3, r5, r6, r7, r9, ip, lr, pc}
    7544:	adfccsz	f4, f1, #5.0
    7548:	blx	17bd2c <__assert_fail@plt+0x1798ac>
    754c:	blx	945170 <__assert_fail@plt+0x942cf0>
    7550:	teqmi	fp, #134217728	; 0x8000000	; <UNPREDICTABLE>
    7554:	vseleq.f32	s30, s28, s11
    7558:	blx	94d960 <__assert_fail@plt+0x94b4e0>
    755c:	b	110556c <__assert_fail@plt+0x11030ec>
    7560:			; <UNDEFINED> instruction: 0xf1a2040e
    7564:			; <UNDEFINED> instruction: 0xf1c20720
    7568:	blx	208df0 <__assert_fail@plt+0x206970>
    756c:	blx	14417c <__assert_fail@plt+0x141cfc>
    7570:	blx	145194 <__assert_fail@plt+0x142d14>
    7574:	b	1103d84 <__assert_fail@plt+0x1101904>
    7578:	blx	90819c <__assert_fail@plt+0x905d1c>
    757c:	bl	1184d9c <__assert_fail@plt+0x118291c>
    7580:	teqmi	r3, #1073741824	; 0x40000000
    7584:	strbmi	r1, [r5], -r0, lsl #21
    7588:	tsteq	r3, r1, ror #22
    758c:	svceq	0x0000f1bc
    7590:	stmib	ip, {r0, ip, lr, pc}^
    7594:	pop	{r8, sl, lr}
    7598:	blx	fed2b560 <__assert_fail@plt+0xfed290e0>
    759c:	msrcc	CPSR_, #132, 6	; 0x10000002
    75a0:	blx	fee413f0 <__assert_fail@plt+0xfee3ef70>
    75a4:	blx	fed83fcc <__assert_fail@plt+0xfed81b4c>
    75a8:	eorcc	pc, r0, #335544322	; 0x14000002
    75ac:	orrle	r2, fp, r0, lsl #26
    75b0:	svclt	0x0000e7f3
    75b4:	mvnsmi	lr, #737280	; 0xb4000
    75b8:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    75bc:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    75c0:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    75c4:	ldc	7, cr15, [r2], {250}	; 0xfa
    75c8:	blne	1d987c4 <__assert_fail@plt+0x1d96344>
    75cc:	strhle	r1, [sl], -r6
    75d0:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    75d4:	svccc	0x0004f855
    75d8:	strbmi	r3, [sl], -r1, lsl #8
    75dc:	ldrtmi	r4, [r8], -r1, asr #12
    75e0:	adcmi	r4, r6, #152, 14	; 0x2600000
    75e4:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    75e8:	svclt	0x000083f8
    75ec:	andeq	r1, r1, r6, ror #30
    75f0:	andeq	r1, r1, ip, asr pc
    75f4:	svclt	0x00004770
    75f8:	tstcs	r0, r2, lsl #22
    75fc:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    7600:	mrclt	7, 0, APSR_nzcv, cr0, cr10, {7}
    7604:	andeq	r2, r1, r4, lsl #20

Disassembly of section .fini:

00007608 <.fini>:
    7608:	push	{r3, lr}
    760c:	pop	{r3, pc}
