// Seed: 4276834226
module module_0 (
    id_1
);
  output wire id_1;
  tri1 id_2 = id_2 - 1;
  assign id_2 = id_2;
  tri  id_3 = 1 ? id_2 : 1'b0;
  wire id_4;
endmodule
module module_1 (
    output wor id_0,
    input wire id_1,
    output supply0 id_2,
    output supply0 id_3,
    input supply1 id_4,
    input tri id_5
);
  wire id_7;
  module_0(
      id_7
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    module_2,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  module_0(
      id_3
  );
  supply0 id_10 = 1;
  assign id_4 = id_6;
  supply0 id_11;
  always @(posedge 1) begin
    if (id_2) begin
      wait (1);
    end else begin
      assume (id_11);
    end
  end
endmodule
