// Copyright Contributors to the OpenVDB Project
// SPDX-License-Identifier: Apache-2.0
//
#include <fvdb/detail/ops/gsplat/GaussianComputeNanInfMask.h>
#include <fvdb/detail/utils/AccessorHelpers.cuh>
#include <fvdb/detail/utils/Nvtx.h>
#include <fvdb/detail/utils/cuda/GridDim.h>
#include <fvdb/detail/utils/cuda/Utils.cuh>

#include <c10/cuda/CUDAGuard.h>

namespace fvdb {
namespace detail {
namespace ops {

template <typename T>
__global__ __launch_bounds__(DEFAULT_BLOCK_DIM) void
computeNanInfMaskKernel(int64_t localToGlobalOffset,
                        int64_t localSize,
                        fvdb::TorchRAcc64<T, 2> means,          // [N, 3]
                        fvdb::TorchRAcc64<T, 2> quats,          // [N, 4]
                        fvdb::TorchRAcc64<T, 2> logScales,      // [N, 3]
                        fvdb::TorchRAcc64<T, 1> logitOpacities, // [N,]
                        fvdb::TorchRAcc64<T, 3> sh0,            // [1, N, D]
                        fvdb::TorchRAcc64<T, 3> shN,            // [K-1, N, D]
                        fvdb::TorchRAcc64<bool, 1> outValid     // [N,]
) {
    for (int x = blockIdx.x * blockDim.x + threadIdx.x + localToGlobalOffset;
         x < localSize + localToGlobalOffset;
         x += blockDim.x * gridDim.x) {
        bool valid = true;
        for (auto i = 0; i < means.size(1); i += 1) {
            if (isnan(means[x][i]) || isinf(means[x][i])) {
                valid = false;
            }
        }

        for (auto i = 0; i < quats.size(1); i += 1) {
            if (isnan(quats[x][i]) || isinf(quats[x][i])) {
                valid = false;
            }
        }

        for (auto i = 0; i < logScales.size(1); i += 1) {
            if (isnan(logScales[x][i]) || isinf(logScales[x][i])) {
                valid = false;
            }
        }

        if (isnan(logitOpacities[x]) || isinf(logitOpacities[x])) {
            valid = false;
        }

        for (auto i = 0; i < sh0.size(2); i += 1) {
            if (isnan(sh0[x][0][i]) || isinf(sh0[x][0][i])) {
                valid = false;
            }
        }

        for (auto i = 0; i < shN.size(1); i += 1) {
            for (auto j = 0; j < shN.size(2); j += 1) {
                if (isnan(shN[x][i][j]) || isinf(shN[x][i][j])) {
                    valid = false;
                }
            }
        }

        outValid[x] = valid;
    }
}

template <>
fvdb::JaggedTensor
dispatchGaussianNanInfMask<torch::kCUDA>(const fvdb::JaggedTensor &means,
                                         const fvdb::JaggedTensor &quats,
                                         const fvdb::JaggedTensor &logScales,
                                         const fvdb::JaggedTensor &logitOpacities,
                                         const fvdb::JaggedTensor &sh0,
                                         const fvdb::JaggedTensor &shN) {
    FVDB_FUNC_RANGE();
    TORCH_CHECK_VALUE(means.rsize(0) == quats.rsize(0),
                      "All inputs must have the same number of gaussians");
    TORCH_CHECK_VALUE(means.rsize(0) == logScales.rsize(0),
                      "All inputs must have the same number of gaussians");
    TORCH_CHECK_VALUE(means.rsize(0) == logitOpacities.rsize(0),
                      "All inputs must have the same number of gaussians");
    TORCH_CHECK_VALUE(means.rsize(0) == sh0.rsize(0),
                      "All inputs must have the same number of gaussians");
    TORCH_CHECK_VALUE(means.rsize(0) == shN.rsize(0),
                      "All inputs must have the same number of gaussians");

    TORCH_CHECK_VALUE(means.rsize(1) == 3, "Means must have 3 components (shape [N, 3])");
    TORCH_CHECK_VALUE(quats.rsize(1) == 4, "Quaternions must have 4 components (shape [N, 4])");
    TORCH_CHECK_VALUE(logScales.rsize(1) == 3, "logScales must have 3 components (shape [N, 3])");
    TORCH_CHECK_VALUE(logitOpacities.rdim() == 1,
                      "logit_opacities must have 1 component (shape [N,])");
    TORCH_CHECK_VALUE(sh0.rdim() == 3, "sh0 coefficients must have shape [N, 1, D]");
    TORCH_CHECK_VALUE(shN.rdim() == 3, "shN coefficients must have shape [N, K-1, D]");

    if (means.rsize(0) == 0) {
        return means.jagged_like(
            torch::empty({0}, torch::TensorOptions().dtype(torch::kBool).device(means.device())));
    }
    const at::cuda::OptionalCUDAGuard device_guard(device_of(means.jdata()));
    at::cuda::CUDAStream stream = at::cuda::getCurrentCUDAStream(means.device().index());

    const auto N = means.rsize(0);

    auto outValid =
        torch::empty({N}, torch::TensorOptions().dtype(torch::kBool).device(means.device()));

    const size_t NUM_BLOCKS = GET_BLOCKS(N, DEFAULT_BLOCK_DIM);

    AT_DISPATCH_V2(
        means.scalar_type(),
        "computeNanInfMaskKernel",
        AT_WRAP([&] {
            computeNanInfMaskKernel<scalar_t><<<NUM_BLOCKS, DEFAULT_BLOCK_DIM, 0, stream>>>(
                0,
                N,
                means.jdata().packed_accessor64<scalar_t, 2, torch::RestrictPtrTraits>(),
                quats.jdata().packed_accessor64<scalar_t, 2, torch::RestrictPtrTraits>(),
                logScales.jdata().packed_accessor64<scalar_t, 2, torch::RestrictPtrTraits>(),
                logitOpacities.jdata().packed_accessor64<scalar_t, 1, torch::RestrictPtrTraits>(),
                sh0.jdata().packed_accessor64<scalar_t, 3, torch::RestrictPtrTraits>(),
                shN.jdata().packed_accessor64<scalar_t, 3, torch::RestrictPtrTraits>(),
                outValid.packed_accessor64<bool, 1, torch::RestrictPtrTraits>());
        }),
        AT_EXPAND(AT_FLOATING_TYPES));
    C10_CUDA_KERNEL_LAUNCH_CHECK();

    return means.jagged_like(outValid);
}

template <>
fvdb::JaggedTensor
dispatchGaussianNanInfMask<torch::kPrivateUse1>(const fvdb::JaggedTensor &means,
                                                const fvdb::JaggedTensor &quats,
                                                const fvdb::JaggedTensor &logScales,
                                                const fvdb::JaggedTensor &logitOpacities,
                                                const fvdb::JaggedTensor &sh0,
                                                const fvdb::JaggedTensor &shN) {
    FVDB_FUNC_RANGE();
    TORCH_CHECK_VALUE(means.rsize(0) == quats.rsize(0),
                      "All inputs must have the same number of gaussians");
    TORCH_CHECK_VALUE(means.rsize(0) == logScales.rsize(0),
                      "All inputs must have the same number of gaussians");
    TORCH_CHECK_VALUE(means.rsize(0) == logitOpacities.rsize(0),
                      "All inputs must have the same number of gaussians");
    TORCH_CHECK_VALUE(means.rsize(0) == sh0.rsize(0),
                      "All inputs must have the same number of gaussians");
    TORCH_CHECK_VALUE(means.rsize(0) == shN.rsize(0),
                      "All inputs must have the same number of gaussians");

    TORCH_CHECK_VALUE(means.rsize(1) == 3, "Means must have 3 components (shape [N, 3])");
    TORCH_CHECK_VALUE(quats.rsize(1) == 4, "Quaternions must have 4 components (shape [N, 4])");
    TORCH_CHECK_VALUE(logScales.rsize(1) == 3, "logScales must have 3 components (shape [N, 3])");
    TORCH_CHECK_VALUE(logitOpacities.rdim() == 1,
                      "logit_opacities must have 1 component (shape [N,])");
    TORCH_CHECK_VALUE(sh0.rdim() == 3, "sh0 coefficients must have shape [N, 1, D]");
    TORCH_CHECK_VALUE(shN.rdim() == 3, "shN coefficients must have shape [N, K-1, D]");

    if (means.rsize(0) == 0) {
        return means.jagged_like(
            torch::empty({0}, torch::TensorOptions().dtype(torch::kBool).device(means.device())));
    }

    const auto N = means.rsize(0);

    auto outValid =
        torch::empty({N}, torch::TensorOptions().dtype(torch::kBool).device(means.device()));

    for (const auto deviceId: c10::irange(c10::cuda::device_count())) {
        C10_CUDA_CHECK(cudaSetDevice(deviceId));
        auto stream = c10::cuda::getCurrentCUDAStream(deviceId);

        int64_t deviceOffset, deviceSize;
        std::tie(deviceOffset, deviceSize) = deviceChunk(N, deviceId);

        const size_t NUM_BLOCKS = GET_BLOCKS(deviceSize, DEFAULT_BLOCK_DIM);

        AT_DISPATCH_V2(
            means.scalar_type(),
            "computeNanInfMaskKernel",
            AT_WRAP([&] {
                computeNanInfMaskKernel<scalar_t><<<NUM_BLOCKS, DEFAULT_BLOCK_DIM, 0, stream>>>(
                    deviceOffset,
                    deviceSize,
                    means.jdata().packed_accessor64<scalar_t, 2, torch::RestrictPtrTraits>(),
                    quats.jdata().packed_accessor64<scalar_t, 2, torch::RestrictPtrTraits>(),
                    logScales.jdata().packed_accessor64<scalar_t, 2, torch::RestrictPtrTraits>(),
                    logitOpacities.jdata()
                        .packed_accessor64<scalar_t, 1, torch::RestrictPtrTraits>(),
                    sh0.jdata().packed_accessor64<scalar_t, 3, torch::RestrictPtrTraits>(),
                    shN.jdata().packed_accessor64<scalar_t, 3, torch::RestrictPtrTraits>(),
                    outValid.packed_accessor64<bool, 1, torch::RestrictPtrTraits>());
            }),
            AT_EXPAND(AT_FLOATING_TYPES));
        C10_CUDA_KERNEL_LAUNCH_CHECK();
    }

    mergeStreams();

    return means.jagged_like(outValid);
}

template <>
fvdb::JaggedTensor
dispatchGaussianNanInfMask<torch::kCPU>(const fvdb::JaggedTensor &means,
                                        const fvdb::JaggedTensor &quats,
                                        const fvdb::JaggedTensor &logScales,
                                        const fvdb::JaggedTensor &logitOpacities,
                                        const fvdb::JaggedTensor &sh0,
                                        const fvdb::JaggedTensor &shN) {
    TORCH_CHECK_NOT_IMPLEMENTED(false, "dispatchGaussianNanInfMask not implemented on the CPU");
}

} // namespace ops
} // namespace detail
} // namespace fvdb
