{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1649268033751 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649268033752 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 07 02:00:33 2022 " "Processing started: Thu Apr 07 02:00:33 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649268033752 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649268033752 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Traffic_Light -c Traffic_Light " "Command: quartus_map --read_settings_files=on --write_settings_files=off Traffic_Light -c Traffic_Light" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649268033752 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1649268034106 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1649268034106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "traffic_light.v 1 1 " "Found 1 design units, including 1 entities, in source file traffic_light.v" { { "Info" "ISGN_ENTITY_NAME" "1 Traffic_Light " "Found entity 1: Traffic_Light" {  } { { "Traffic_Light.v" "" { Text "C:/FPGA/0321_Hw/Traffic_Light/Traffic_Light.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649268039544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649268039544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "traffic_light_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file traffic_light_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Traffic_Light_tb " "Found entity 1: Traffic_Light_tb" {  } { { "Traffic_Light_tb.v" "" { Text "C:/FPGA/0321_Hw/Traffic_Light/Traffic_Light_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649268039545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649268039545 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Traffic_Light " "Elaborating entity \"Traffic_Light\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1649268039566 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Traffic_Light.v(48) " "Verilog HDL assignment warning at Traffic_Light.v(48): truncated value with size 32 to match size of target (5)" {  } { { "Traffic_Light.v" "" { Text "C:/FPGA/0321_Hw/Traffic_Light/Traffic_Light.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649268039568 "|Traffic_Light"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Traffic_Light.v(52) " "Verilog HDL assignment warning at Traffic_Light.v(52): truncated value with size 32 to match size of target (5)" {  } { { "Traffic_Light.v" "" { Text "C:/FPGA/0321_Hw/Traffic_Light/Traffic_Light.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649268039568 "|Traffic_Light"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Traffic_Light.v(56) " "Verilog HDL assignment warning at Traffic_Light.v(56): truncated value with size 32 to match size of target (5)" {  } { { "Traffic_Light.v" "" { Text "C:/FPGA/0321_Hw/Traffic_Light/Traffic_Light.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649268039568 "|Traffic_Light"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Traffic_Light.v(60) " "Verilog HDL assignment warning at Traffic_Light.v(60): truncated value with size 32 to match size of target (5)" {  } { { "Traffic_Light.v" "" { Text "C:/FPGA/0321_Hw/Traffic_Light/Traffic_Light.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649268039568 "|Traffic_Light"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Traffic_Light.v(64) " "Verilog HDL assignment warning at Traffic_Light.v(64): truncated value with size 32 to match size of target (5)" {  } { { "Traffic_Light.v" "" { Text "C:/FPGA/0321_Hw/Traffic_Light/Traffic_Light.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649268039568 "|Traffic_Light"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Traffic_Light.v(68) " "Verilog HDL assignment warning at Traffic_Light.v(68): truncated value with size 32 to match size of target (5)" {  } { { "Traffic_Light.v" "" { Text "C:/FPGA/0321_Hw/Traffic_Light/Traffic_Light.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649268039568 "|Traffic_Light"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Traffic_Light.v(72) " "Verilog HDL assignment warning at Traffic_Light.v(72): truncated value with size 32 to match size of target (5)" {  } { { "Traffic_Light.v" "" { Text "C:/FPGA/0321_Hw/Traffic_Light/Traffic_Light.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649268039568 "|Traffic_Light"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Traffic_Light.v(79) " "Verilog HDL assignment warning at Traffic_Light.v(79): truncated value with size 32 to match size of target (5)" {  } { { "Traffic_Light.v" "" { Text "C:/FPGA/0321_Hw/Traffic_Light/Traffic_Light.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649268039568 "|Traffic_Light"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Traffic_Light.v(87) " "Verilog HDL assignment warning at Traffic_Light.v(87): truncated value with size 32 to match size of target (5)" {  } { { "Traffic_Light.v" "" { Text "C:/FPGA/0321_Hw/Traffic_Light/Traffic_Light.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649268039568 "|Traffic_Light"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Traffic_Light.v(91) " "Verilog HDL assignment warning at Traffic_Light.v(91): truncated value with size 32 to match size of target (5)" {  } { { "Traffic_Light.v" "" { Text "C:/FPGA/0321_Hw/Traffic_Light/Traffic_Light.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649268039568 "|Traffic_Light"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Traffic_Light.v(95) " "Verilog HDL assignment warning at Traffic_Light.v(95): truncated value with size 32 to match size of target (5)" {  } { { "Traffic_Light.v" "" { Text "C:/FPGA/0321_Hw/Traffic_Light/Traffic_Light.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649268039568 "|Traffic_Light"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Traffic_Light.v(99) " "Verilog HDL assignment warning at Traffic_Light.v(99): truncated value with size 32 to match size of target (5)" {  } { { "Traffic_Light.v" "" { Text "C:/FPGA/0321_Hw/Traffic_Light/Traffic_Light.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649268039569 "|Traffic_Light"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Traffic_Light.v(103) " "Verilog HDL assignment warning at Traffic_Light.v(103): truncated value with size 32 to match size of target (5)" {  } { { "Traffic_Light.v" "" { Text "C:/FPGA/0321_Hw/Traffic_Light/Traffic_Light.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649268039569 "|Traffic_Light"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Traffic_Light.v(107) " "Verilog HDL assignment warning at Traffic_Light.v(107): truncated value with size 32 to match size of target (5)" {  } { { "Traffic_Light.v" "" { Text "C:/FPGA/0321_Hw/Traffic_Light/Traffic_Light.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649268039569 "|Traffic_Light"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Traffic_Light.v(111) " "Verilog HDL assignment warning at Traffic_Light.v(111): truncated value with size 32 to match size of target (5)" {  } { { "Traffic_Light.v" "" { Text "C:/FPGA/0321_Hw/Traffic_Light/Traffic_Light.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649268039569 "|Traffic_Light"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Traffic_Light.v(118) " "Verilog HDL assignment warning at Traffic_Light.v(118): truncated value with size 32 to match size of target (5)" {  } { { "Traffic_Light.v" "" { Text "C:/FPGA/0321_Hw/Traffic_Light/Traffic_Light.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649268039569 "|Traffic_Light"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Traffic_Light.v(126) " "Verilog HDL assignment warning at Traffic_Light.v(126): truncated value with size 32 to match size of target (5)" {  } { { "Traffic_Light.v" "" { Text "C:/FPGA/0321_Hw/Traffic_Light/Traffic_Light.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649268039569 "|Traffic_Light"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Traffic_Light.v(130) " "Verilog HDL assignment warning at Traffic_Light.v(130): truncated value with size 32 to match size of target (5)" {  } { { "Traffic_Light.v" "" { Text "C:/FPGA/0321_Hw/Traffic_Light/Traffic_Light.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649268039569 "|Traffic_Light"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Traffic_Light.v(134) " "Verilog HDL assignment warning at Traffic_Light.v(134): truncated value with size 32 to match size of target (5)" {  } { { "Traffic_Light.v" "" { Text "C:/FPGA/0321_Hw/Traffic_Light/Traffic_Light.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649268039569 "|Traffic_Light"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Traffic_Light.v(138) " "Verilog HDL assignment warning at Traffic_Light.v(138): truncated value with size 32 to match size of target (5)" {  } { { "Traffic_Light.v" "" { Text "C:/FPGA/0321_Hw/Traffic_Light/Traffic_Light.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649268039569 "|Traffic_Light"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Traffic_Light.v(142) " "Verilog HDL assignment warning at Traffic_Light.v(142): truncated value with size 32 to match size of target (5)" {  } { { "Traffic_Light.v" "" { Text "C:/FPGA/0321_Hw/Traffic_Light/Traffic_Light.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649268039569 "|Traffic_Light"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Traffic_Light.v(146) " "Verilog HDL assignment warning at Traffic_Light.v(146): truncated value with size 32 to match size of target (5)" {  } { { "Traffic_Light.v" "" { Text "C:/FPGA/0321_Hw/Traffic_Light/Traffic_Light.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649268039569 "|Traffic_Light"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Traffic_Light.v(150) " "Verilog HDL assignment warning at Traffic_Light.v(150): truncated value with size 32 to match size of target (5)" {  } { { "Traffic_Light.v" "" { Text "C:/FPGA/0321_Hw/Traffic_Light/Traffic_Light.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649268039569 "|Traffic_Light"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Traffic_Light.v(157) " "Verilog HDL assignment warning at Traffic_Light.v(157): truncated value with size 32 to match size of target (5)" {  } { { "Traffic_Light.v" "" { Text "C:/FPGA/0321_Hw/Traffic_Light/Traffic_Light.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649268039569 "|Traffic_Light"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Traffic_Light.v(42) " "Verilog HDL Case Statement information at Traffic_Light.v(42): all case item expressions in this case statement are onehot" {  } { { "Traffic_Light.v" "" { Text "C:/FPGA/0321_Hw/Traffic_Light/Traffic_Light.v" 42 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1649268039570 "|Traffic_Light"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1649268040037 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1649268040286 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649268040286 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "68 " "Implemented 68 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1649268040307 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1649268040307 ""} { "Info" "ICUT_CUT_TM_LCELLS" "57 " "Implemented 57 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1649268040307 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1649268040307 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4842 " "Peak virtual memory: 4842 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649268040317 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 07 02:00:40 2022 " "Processing ended: Thu Apr 07 02:00:40 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649268040317 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649268040317 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649268040317 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1649268040317 ""}
