{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1553295590289 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1553295590297 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 22 17:59:50 2019 " "Processing started: Fri Mar 22 17:59:50 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1553295590297 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295590297 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295590298 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1553295591232 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1553295591233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/synthesis/pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll/synthesis/pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-rtl " "Found design unit 1: pll-rtl" {  } { { "pll/synthesis/pll.vhd" "" { Text "C:/PC1/VGA-master/VGA/pll/synthesis/pll.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553295602130 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll/synthesis/pll.vhd" "" { Text "C:/PC1/VGA-master/VGA/pll/synthesis/pll.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553295602130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/synthesis/submodules/pll_altpll_0.v 4 4 " "Found 4 design units, including 4 entities, in source file pll/synthesis/submodules/pll_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll_0_dffpipe_l2c " "Found entity 1: pll_altpll_0_dffpipe_l2c" {  } { { "pll/synthesis/submodules/pll_altpll_0.v" "" { Text "C:/PC1/VGA-master/VGA/pll/synthesis/submodules/pll_altpll_0.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553295602139 ""} { "Info" "ISGN_ENTITY_NAME" "2 pll_altpll_0_stdsync_sv6 " "Found entity 2: pll_altpll_0_stdsync_sv6" {  } { { "pll/synthesis/submodules/pll_altpll_0.v" "" { Text "C:/PC1/VGA-master/VGA/pll/synthesis/submodules/pll_altpll_0.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553295602139 ""} { "Info" "ISGN_ENTITY_NAME" "3 pll_altpll_0_altpll_3742 " "Found entity 3: pll_altpll_0_altpll_3742" {  } { { "pll/synthesis/submodules/pll_altpll_0.v" "" { Text "C:/PC1/VGA-master/VGA/pll/synthesis/submodules/pll_altpll_0.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553295602139 ""} { "Info" "ISGN_ENTITY_NAME" "4 pll_altpll_0 " "Found entity 4: pll_altpll_0" {  } { { "pll/synthesis/submodules/pll_altpll_0.v" "" { Text "C:/PC1/VGA-master/VGA/pll/synthesis/submodules/pll_altpll_0.v" 213 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553295602139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA-MAIN " "Found design unit 1: VGA-MAIN" {  } { { "VGA.vhd" "" { Text "C:/PC1/VGA-master/VGA/VGA.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553295602147 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "VGA.vhd" "" { Text "C:/PC1/VGA-master/VGA/VGA.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553295602147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SYNC-MAIN " "Found design unit 1: SYNC-MAIN" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553295602155 ""} { "Info" "ISGN_ENTITY_NAME" "1 SYNC " "Found entity 1: SYNC" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553295602155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file pcg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MY " "Found design unit 1: MY" {  } { { "pcg.vhd" "" { Text "C:/PC1/VGA-master/VGA/pcg.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553295602162 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 MY-body " "Found design unit 2: MY-body" {  } { { "pcg.vhd" "" { Text "C:/PC1/VGA-master/VGA/pcg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553295602162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602162 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGA " "Elaborating entity \"VGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1553295602243 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RESET VGA.vhd(23) " "VHDL Signal Declaration warning at VGA.vhd(23): used implicit default value for signal \"RESET\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "VGA.vhd" "" { Text "C:/PC1/VGA-master/VGA/VGA.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1553295602245 "|VGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:C " "Elaborating entity \"pll\" for hierarchy \"pll:C\"" {  } { { "VGA.vhd" "C" { Text "C:/PC1/VGA-master/VGA/VGA.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553295602249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll_0 pll:C\|pll_altpll_0:altpll_0 " "Elaborating entity \"pll_altpll_0\" for hierarchy \"pll:C\|pll_altpll_0:altpll_0\"" {  } { { "pll/synthesis/pll.vhd" "altpll_0" { Text "C:/PC1/VGA-master/VGA/pll/synthesis/pll.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553295602252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll_0_stdsync_sv6 pll:C\|pll_altpll_0:altpll_0\|pll_altpll_0_stdsync_sv6:stdsync2 " "Elaborating entity \"pll_altpll_0_stdsync_sv6\" for hierarchy \"pll:C\|pll_altpll_0:altpll_0\|pll_altpll_0_stdsync_sv6:stdsync2\"" {  } { { "pll/synthesis/submodules/pll_altpll_0.v" "stdsync2" { Text "C:/PC1/VGA-master/VGA/pll/synthesis/submodules/pll_altpll_0.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553295602255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll_0_dffpipe_l2c pll:C\|pll_altpll_0:altpll_0\|pll_altpll_0_stdsync_sv6:stdsync2\|pll_altpll_0_dffpipe_l2c:dffpipe3 " "Elaborating entity \"pll_altpll_0_dffpipe_l2c\" for hierarchy \"pll:C\|pll_altpll_0:altpll_0\|pll_altpll_0_stdsync_sv6:stdsync2\|pll_altpll_0_dffpipe_l2c:dffpipe3\"" {  } { { "pll/synthesis/submodules/pll_altpll_0.v" "dffpipe3" { Text "C:/PC1/VGA-master/VGA/pll/synthesis/submodules/pll_altpll_0.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553295602258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll_0_altpll_3742 pll:C\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_3742:sd1 " "Elaborating entity \"pll_altpll_0_altpll_3742\" for hierarchy \"pll:C\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_3742:sd1\"" {  } { { "pll/synthesis/submodules/pll_altpll_0.v" "sd1" { Text "C:/PC1/VGA-master/VGA/pll/synthesis/submodules/pll_altpll_0.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553295602264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYNC SYNC:C1 " "Elaborating entity \"SYNC\" for hierarchy \"SYNC:C1\"" {  } { { "VGA.vhd" "C1" { Text "C:/PC1/VGA-master/VGA/VGA.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553295602267 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RGB Vhdl2.vhd(26) " "Verilog HDL or VHDL warning at Vhdl2.vhd(26): object \"RGB\" assigned a value but never read" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1553295602270 "|VGA|SYNC:C1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "f2 Vhdl2.vhd(150) " "VHDL Process Statement warning at Vhdl2.vhd(150): signal \"f2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 150 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553295602271 "|VGA|SYNC:C1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hex0 Vhdl2.vhd(151) " "VHDL Process Statement warning at Vhdl2.vhd(151): signal \"hex0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553295602271 "|VGA|SYNC:C1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hex1 Vhdl2.vhd(152) " "VHDL Process Statement warning at Vhdl2.vhd(152): signal \"hex1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553295602271 "|VGA|SYNC:C1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "hex01 Vhdl2.vhd(84) " "VHDL Process Statement warning at Vhdl2.vhd(84): inferring latch(es) for signal or variable \"hex01\", which holds its previous value in one or more paths through the process" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 84 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1553295602272 "|VGA|SYNC:C1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "f1 Vhdl2.vhd(168) " "VHDL Process Statement warning at Vhdl2.vhd(168): signal \"f1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 168 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553295602272 "|VGA|SYNC:C1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataint Vhdl2.vhd(169) " "VHDL Process Statement warning at Vhdl2.vhd(169): signal \"dataint\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 169 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553295602273 "|VGA|SYNC:C1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataint Vhdl2.vhd(170) " "VHDL Process Statement warning at Vhdl2.vhd(170): signal \"dataint\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 170 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553295602273 "|VGA|SYNC:C1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "f1 Vhdl2.vhd(173) " "VHDL Process Statement warning at Vhdl2.vhd(173): signal \"f1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 173 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553295602273 "|VGA|SYNC:C1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dataint Vhdl2.vhd(159) " "VHDL Process Statement warning at Vhdl2.vhd(159): inferring latch(es) for signal or variable \"dataint\", which holds its previous value in one or more paths through the process" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 159 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1553295602274 "|VGA|SYNC:C1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "hex1 Vhdl2.vhd(159) " "VHDL Process Statement warning at Vhdl2.vhd(159): inferring latch(es) for signal or variable \"hex1\", which holds its previous value in one or more paths through the process" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 159 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1553295602274 "|VGA|SYNC:C1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "hex0 Vhdl2.vhd(159) " "VHDL Process Statement warning at Vhdl2.vhd(159): inferring latch(es) for signal or variable \"hex0\", which holds its previous value in one or more paths through the process" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 159 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1553295602274 "|VGA|SYNC:C1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "f2 Vhdl2.vhd(159) " "VHDL Process Statement warning at Vhdl2.vhd(159): inferring latch(es) for signal or variable \"f2\", which holds its previous value in one or more paths through the process" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 159 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1553295602275 "|VGA|SYNC:C1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "f1 Vhdl2.vhd(159) " "VHDL Process Statement warning at Vhdl2.vhd(159): inferring latch(es) for signal or variable \"f1\", which holds its previous value in one or more paths through the process" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 159 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1553295602275 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f1 Vhdl2.vhd(159) " "Inferred latch for \"f1\" at Vhdl2.vhd(159)" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602279 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f2 Vhdl2.vhd(159) " "Inferred latch for \"f2\" at Vhdl2.vhd(159)" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602279 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[0\] Vhdl2.vhd(159) " "Inferred latch for \"hex0\[0\]\" at Vhdl2.vhd(159)" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602279 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[1\] Vhdl2.vhd(159) " "Inferred latch for \"hex0\[1\]\" at Vhdl2.vhd(159)" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602279 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[2\] Vhdl2.vhd(159) " "Inferred latch for \"hex0\[2\]\" at Vhdl2.vhd(159)" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602279 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[3\] Vhdl2.vhd(159) " "Inferred latch for \"hex0\[3\]\" at Vhdl2.vhd(159)" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602279 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[4\] Vhdl2.vhd(159) " "Inferred latch for \"hex0\[4\]\" at Vhdl2.vhd(159)" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602280 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[5\] Vhdl2.vhd(159) " "Inferred latch for \"hex0\[5\]\" at Vhdl2.vhd(159)" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602280 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[6\] Vhdl2.vhd(159) " "Inferred latch for \"hex0\[6\]\" at Vhdl2.vhd(159)" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602280 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[7\] Vhdl2.vhd(159) " "Inferred latch for \"hex0\[7\]\" at Vhdl2.vhd(159)" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602280 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[8\] Vhdl2.vhd(159) " "Inferred latch for \"hex0\[8\]\" at Vhdl2.vhd(159)" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602280 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[9\] Vhdl2.vhd(159) " "Inferred latch for \"hex0\[9\]\" at Vhdl2.vhd(159)" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602280 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[10\] Vhdl2.vhd(159) " "Inferred latch for \"hex0\[10\]\" at Vhdl2.vhd(159)" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602280 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[11\] Vhdl2.vhd(159) " "Inferred latch for \"hex0\[11\]\" at Vhdl2.vhd(159)" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602280 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[12\] Vhdl2.vhd(159) " "Inferred latch for \"hex0\[12\]\" at Vhdl2.vhd(159)" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602280 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[13\] Vhdl2.vhd(159) " "Inferred latch for \"hex0\[13\]\" at Vhdl2.vhd(159)" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602280 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[14\] Vhdl2.vhd(159) " "Inferred latch for \"hex0\[14\]\" at Vhdl2.vhd(159)" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602280 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[15\] Vhdl2.vhd(159) " "Inferred latch for \"hex0\[15\]\" at Vhdl2.vhd(159)" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602280 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[16\] Vhdl2.vhd(159) " "Inferred latch for \"hex0\[16\]\" at Vhdl2.vhd(159)" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602281 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[17\] Vhdl2.vhd(159) " "Inferred latch for \"hex0\[17\]\" at Vhdl2.vhd(159)" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602281 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[18\] Vhdl2.vhd(159) " "Inferred latch for \"hex0\[18\]\" at Vhdl2.vhd(159)" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602281 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[19\] Vhdl2.vhd(159) " "Inferred latch for \"hex0\[19\]\" at Vhdl2.vhd(159)" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602281 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[20\] Vhdl2.vhd(159) " "Inferred latch for \"hex0\[20\]\" at Vhdl2.vhd(159)" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602281 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[21\] Vhdl2.vhd(159) " "Inferred latch for \"hex0\[21\]\" at Vhdl2.vhd(159)" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602281 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[22\] Vhdl2.vhd(159) " "Inferred latch for \"hex0\[22\]\" at Vhdl2.vhd(159)" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602281 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[23\] Vhdl2.vhd(159) " "Inferred latch for \"hex0\[23\]\" at Vhdl2.vhd(159)" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602281 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[24\] Vhdl2.vhd(159) " "Inferred latch for \"hex0\[24\]\" at Vhdl2.vhd(159)" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602281 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[25\] Vhdl2.vhd(159) " "Inferred latch for \"hex0\[25\]\" at Vhdl2.vhd(159)" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602281 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[26\] Vhdl2.vhd(159) " "Inferred latch for \"hex0\[26\]\" at Vhdl2.vhd(159)" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602281 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[27\] Vhdl2.vhd(159) " "Inferred latch for \"hex0\[27\]\" at Vhdl2.vhd(159)" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602281 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[28\] Vhdl2.vhd(159) " "Inferred latch for \"hex0\[28\]\" at Vhdl2.vhd(159)" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602281 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[29\] Vhdl2.vhd(159) " "Inferred latch for \"hex0\[29\]\" at Vhdl2.vhd(159)" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602282 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[30\] Vhdl2.vhd(159) " "Inferred latch for \"hex0\[30\]\" at Vhdl2.vhd(159)" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602282 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[31\] Vhdl2.vhd(159) " "Inferred latch for \"hex0\[31\]\" at Vhdl2.vhd(159)" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602282 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[0\] Vhdl2.vhd(159) " "Inferred latch for \"hex1\[0\]\" at Vhdl2.vhd(159)" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602282 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[1\] Vhdl2.vhd(159) " "Inferred latch for \"hex1\[1\]\" at Vhdl2.vhd(159)" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602282 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[2\] Vhdl2.vhd(159) " "Inferred latch for \"hex1\[2\]\" at Vhdl2.vhd(159)" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602282 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[3\] Vhdl2.vhd(159) " "Inferred latch for \"hex1\[3\]\" at Vhdl2.vhd(159)" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602282 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[4\] Vhdl2.vhd(159) " "Inferred latch for \"hex1\[4\]\" at Vhdl2.vhd(159)" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602282 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[5\] Vhdl2.vhd(159) " "Inferred latch for \"hex1\[5\]\" at Vhdl2.vhd(159)" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602282 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[6\] Vhdl2.vhd(159) " "Inferred latch for \"hex1\[6\]\" at Vhdl2.vhd(159)" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602282 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[7\] Vhdl2.vhd(159) " "Inferred latch for \"hex1\[7\]\" at Vhdl2.vhd(159)" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602282 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[8\] Vhdl2.vhd(159) " "Inferred latch for \"hex1\[8\]\" at Vhdl2.vhd(159)" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602282 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[9\] Vhdl2.vhd(159) " "Inferred latch for \"hex1\[9\]\" at Vhdl2.vhd(159)" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602282 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[10\] Vhdl2.vhd(159) " "Inferred latch for \"hex1\[10\]\" at Vhdl2.vhd(159)" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602283 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[11\] Vhdl2.vhd(159) " "Inferred latch for \"hex1\[11\]\" at Vhdl2.vhd(159)" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602283 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[12\] Vhdl2.vhd(159) " "Inferred latch for \"hex1\[12\]\" at Vhdl2.vhd(159)" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602283 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[13\] Vhdl2.vhd(159) " "Inferred latch for \"hex1\[13\]\" at Vhdl2.vhd(159)" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602283 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[14\] Vhdl2.vhd(159) " "Inferred latch for \"hex1\[14\]\" at Vhdl2.vhd(159)" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602283 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[15\] Vhdl2.vhd(159) " "Inferred latch for \"hex1\[15\]\" at Vhdl2.vhd(159)" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602283 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[16\] Vhdl2.vhd(159) " "Inferred latch for \"hex1\[16\]\" at Vhdl2.vhd(159)" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602283 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[17\] Vhdl2.vhd(159) " "Inferred latch for \"hex1\[17\]\" at Vhdl2.vhd(159)" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602283 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[18\] Vhdl2.vhd(159) " "Inferred latch for \"hex1\[18\]\" at Vhdl2.vhd(159)" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602283 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[19\] Vhdl2.vhd(159) " "Inferred latch for \"hex1\[19\]\" at Vhdl2.vhd(159)" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602283 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[20\] Vhdl2.vhd(159) " "Inferred latch for \"hex1\[20\]\" at Vhdl2.vhd(159)" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602283 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[21\] Vhdl2.vhd(159) " "Inferred latch for \"hex1\[21\]\" at Vhdl2.vhd(159)" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602283 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[22\] Vhdl2.vhd(159) " "Inferred latch for \"hex1\[22\]\" at Vhdl2.vhd(159)" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602283 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[23\] Vhdl2.vhd(159) " "Inferred latch for \"hex1\[23\]\" at Vhdl2.vhd(159)" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602284 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[24\] Vhdl2.vhd(159) " "Inferred latch for \"hex1\[24\]\" at Vhdl2.vhd(159)" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602284 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[25\] Vhdl2.vhd(159) " "Inferred latch for \"hex1\[25\]\" at Vhdl2.vhd(159)" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602284 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[26\] Vhdl2.vhd(159) " "Inferred latch for \"hex1\[26\]\" at Vhdl2.vhd(159)" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602284 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[27\] Vhdl2.vhd(159) " "Inferred latch for \"hex1\[27\]\" at Vhdl2.vhd(159)" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602284 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[28\] Vhdl2.vhd(159) " "Inferred latch for \"hex1\[28\]\" at Vhdl2.vhd(159)" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602284 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[29\] Vhdl2.vhd(159) " "Inferred latch for \"hex1\[29\]\" at Vhdl2.vhd(159)" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602284 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[30\] Vhdl2.vhd(159) " "Inferred latch for \"hex1\[30\]\" at Vhdl2.vhd(159)" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602284 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[31\] Vhdl2.vhd(159) " "Inferred latch for \"hex1\[31\]\" at Vhdl2.vhd(159)" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602284 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataint\[0\] Vhdl2.vhd(159) " "Inferred latch for \"dataint\[0\]\" at Vhdl2.vhd(159)" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602284 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataint\[1\] Vhdl2.vhd(159) " "Inferred latch for \"dataint\[1\]\" at Vhdl2.vhd(159)" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602284 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataint\[2\] Vhdl2.vhd(159) " "Inferred latch for \"dataint\[2\]\" at Vhdl2.vhd(159)" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602285 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataint\[3\] Vhdl2.vhd(159) " "Inferred latch for \"dataint\[3\]\" at Vhdl2.vhd(159)" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602285 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataint\[4\] Vhdl2.vhd(159) " "Inferred latch for \"dataint\[4\]\" at Vhdl2.vhd(159)" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602285 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataint\[5\] Vhdl2.vhd(159) " "Inferred latch for \"dataint\[5\]\" at Vhdl2.vhd(159)" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602285 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataint\[6\] Vhdl2.vhd(159) " "Inferred latch for \"dataint\[6\]\" at Vhdl2.vhd(159)" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602285 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataint\[7\] Vhdl2.vhd(159) " "Inferred latch for \"dataint\[7\]\" at Vhdl2.vhd(159)" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602285 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataint\[8\] Vhdl2.vhd(159) " "Inferred latch for \"dataint\[8\]\" at Vhdl2.vhd(159)" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602285 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataint\[9\] Vhdl2.vhd(159) " "Inferred latch for \"dataint\[9\]\" at Vhdl2.vhd(159)" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602285 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataint\[10\] Vhdl2.vhd(159) " "Inferred latch for \"dataint\[10\]\" at Vhdl2.vhd(159)" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602285 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataint\[11\] Vhdl2.vhd(159) " "Inferred latch for \"dataint\[11\]\" at Vhdl2.vhd(159)" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602285 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataint\[12\] Vhdl2.vhd(159) " "Inferred latch for \"dataint\[12\]\" at Vhdl2.vhd(159)" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602285 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataint\[13\] Vhdl2.vhd(159) " "Inferred latch for \"dataint\[13\]\" at Vhdl2.vhd(159)" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602285 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataint\[14\] Vhdl2.vhd(159) " "Inferred latch for \"dataint\[14\]\" at Vhdl2.vhd(159)" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602285 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataint\[15\] Vhdl2.vhd(159) " "Inferred latch for \"dataint\[15\]\" at Vhdl2.vhd(159)" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602285 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataint\[16\] Vhdl2.vhd(159) " "Inferred latch for \"dataint\[16\]\" at Vhdl2.vhd(159)" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602285 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataint\[17\] Vhdl2.vhd(159) " "Inferred latch for \"dataint\[17\]\" at Vhdl2.vhd(159)" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602285 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataint\[18\] Vhdl2.vhd(159) " "Inferred latch for \"dataint\[18\]\" at Vhdl2.vhd(159)" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602285 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataint\[19\] Vhdl2.vhd(159) " "Inferred latch for \"dataint\[19\]\" at Vhdl2.vhd(159)" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602286 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataint\[20\] Vhdl2.vhd(159) " "Inferred latch for \"dataint\[20\]\" at Vhdl2.vhd(159)" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602286 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataint\[21\] Vhdl2.vhd(159) " "Inferred latch for \"dataint\[21\]\" at Vhdl2.vhd(159)" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602286 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataint\[22\] Vhdl2.vhd(159) " "Inferred latch for \"dataint\[22\]\" at Vhdl2.vhd(159)" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602286 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataint\[23\] Vhdl2.vhd(159) " "Inferred latch for \"dataint\[23\]\" at Vhdl2.vhd(159)" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602286 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataint\[24\] Vhdl2.vhd(159) " "Inferred latch for \"dataint\[24\]\" at Vhdl2.vhd(159)" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602286 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataint\[25\] Vhdl2.vhd(159) " "Inferred latch for \"dataint\[25\]\" at Vhdl2.vhd(159)" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602286 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataint\[26\] Vhdl2.vhd(159) " "Inferred latch for \"dataint\[26\]\" at Vhdl2.vhd(159)" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602286 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataint\[27\] Vhdl2.vhd(159) " "Inferred latch for \"dataint\[27\]\" at Vhdl2.vhd(159)" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602286 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataint\[28\] Vhdl2.vhd(159) " "Inferred latch for \"dataint\[28\]\" at Vhdl2.vhd(159)" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602286 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataint\[29\] Vhdl2.vhd(159) " "Inferred latch for \"dataint\[29\]\" at Vhdl2.vhd(159)" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602286 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataint\[30\] Vhdl2.vhd(159) " "Inferred latch for \"dataint\[30\]\" at Vhdl2.vhd(159)" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602286 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataint\[31\] Vhdl2.vhd(159) " "Inferred latch for \"dataint\[31\]\" at Vhdl2.vhd(159)" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602286 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex01\[0\] Vhdl2.vhd(84) " "Inferred latch for \"hex01\[0\]\" at Vhdl2.vhd(84)" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602287 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex01\[1\] Vhdl2.vhd(84) " "Inferred latch for \"hex01\[1\]\" at Vhdl2.vhd(84)" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602287 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex01\[2\] Vhdl2.vhd(84) " "Inferred latch for \"hex01\[2\]\" at Vhdl2.vhd(84)" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602287 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex01\[3\] Vhdl2.vhd(84) " "Inferred latch for \"hex01\[3\]\" at Vhdl2.vhd(84)" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602287 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex01\[4\] Vhdl2.vhd(84) " "Inferred latch for \"hex01\[4\]\" at Vhdl2.vhd(84)" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602287 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex01\[5\] Vhdl2.vhd(84) " "Inferred latch for \"hex01\[5\]\" at Vhdl2.vhd(84)" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602287 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex01\[6\] Vhdl2.vhd(84) " "Inferred latch for \"hex01\[6\]\" at Vhdl2.vhd(84)" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602287 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex01\[7\] Vhdl2.vhd(84) " "Inferred latch for \"hex01\[7\]\" at Vhdl2.vhd(84)" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602287 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex01\[8\] Vhdl2.vhd(84) " "Inferred latch for \"hex01\[8\]\" at Vhdl2.vhd(84)" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602287 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex01\[9\] Vhdl2.vhd(84) " "Inferred latch for \"hex01\[9\]\" at Vhdl2.vhd(84)" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602287 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex01\[10\] Vhdl2.vhd(84) " "Inferred latch for \"hex01\[10\]\" at Vhdl2.vhd(84)" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602287 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex01\[11\] Vhdl2.vhd(84) " "Inferred latch for \"hex01\[11\]\" at Vhdl2.vhd(84)" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602288 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex01\[12\] Vhdl2.vhd(84) " "Inferred latch for \"hex01\[12\]\" at Vhdl2.vhd(84)" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602288 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex01\[13\] Vhdl2.vhd(84) " "Inferred latch for \"hex01\[13\]\" at Vhdl2.vhd(84)" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602288 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex01\[14\] Vhdl2.vhd(84) " "Inferred latch for \"hex01\[14\]\" at Vhdl2.vhd(84)" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602288 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex01\[15\] Vhdl2.vhd(84) " "Inferred latch for \"hex01\[15\]\" at Vhdl2.vhd(84)" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602288 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex01\[16\] Vhdl2.vhd(84) " "Inferred latch for \"hex01\[16\]\" at Vhdl2.vhd(84)" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602288 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex01\[17\] Vhdl2.vhd(84) " "Inferred latch for \"hex01\[17\]\" at Vhdl2.vhd(84)" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602288 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex01\[18\] Vhdl2.vhd(84) " "Inferred latch for \"hex01\[18\]\" at Vhdl2.vhd(84)" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602288 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex01\[19\] Vhdl2.vhd(84) " "Inferred latch for \"hex01\[19\]\" at Vhdl2.vhd(84)" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602288 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex01\[20\] Vhdl2.vhd(84) " "Inferred latch for \"hex01\[20\]\" at Vhdl2.vhd(84)" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602288 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex01\[21\] Vhdl2.vhd(84) " "Inferred latch for \"hex01\[21\]\" at Vhdl2.vhd(84)" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602288 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex01\[22\] Vhdl2.vhd(84) " "Inferred latch for \"hex01\[22\]\" at Vhdl2.vhd(84)" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602288 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex01\[23\] Vhdl2.vhd(84) " "Inferred latch for \"hex01\[23\]\" at Vhdl2.vhd(84)" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602288 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex01\[24\] Vhdl2.vhd(84) " "Inferred latch for \"hex01\[24\]\" at Vhdl2.vhd(84)" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602288 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex01\[25\] Vhdl2.vhd(84) " "Inferred latch for \"hex01\[25\]\" at Vhdl2.vhd(84)" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602288 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex01\[26\] Vhdl2.vhd(84) " "Inferred latch for \"hex01\[26\]\" at Vhdl2.vhd(84)" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602288 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex01\[27\] Vhdl2.vhd(84) " "Inferred latch for \"hex01\[27\]\" at Vhdl2.vhd(84)" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602288 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex01\[28\] Vhdl2.vhd(84) " "Inferred latch for \"hex01\[28\]\" at Vhdl2.vhd(84)" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602289 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex01\[29\] Vhdl2.vhd(84) " "Inferred latch for \"hex01\[29\]\" at Vhdl2.vhd(84)" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602289 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex01\[30\] Vhdl2.vhd(84) " "Inferred latch for \"hex01\[30\]\" at Vhdl2.vhd(84)" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602289 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex01\[31\] Vhdl2.vhd(84) " "Inferred latch for \"hex01\[31\]\" at Vhdl2.vhd(84)" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295602289 "|VGA|SYNC:C1"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "SYNC:C1\|hex1\[29\] SYNC:C1\|hex1\[28\] " "Duplicate LATCH primitive \"SYNC:C1\|hex1\[29\]\" merged with LATCH primitive \"SYNC:C1\|hex1\[28\]\"" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 159 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1553295602961 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "SYNC:C1\|hex1\[30\] SYNC:C1\|hex1\[28\] " "Duplicate LATCH primitive \"SYNC:C1\|hex1\[30\]\" merged with LATCH primitive \"SYNC:C1\|hex1\[28\]\"" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 159 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1553295602961 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "SYNC:C1\|hex1\[31\] SYNC:C1\|hex1\[28\] " "Duplicate LATCH primitive \"SYNC:C1\|hex1\[31\]\" merged with LATCH primitive \"SYNC:C1\|hex1\[28\]\"" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 159 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1553295602961 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "SYNC:C1\|dataint\[7\] SYNC:C1\|dataint\[31\] " "Duplicate LATCH primitive \"SYNC:C1\|dataint\[7\]\" merged with LATCH primitive \"SYNC:C1\|dataint\[31\]\"" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 159 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1553295602961 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "SYNC:C1\|dataint\[8\] SYNC:C1\|dataint\[31\] " "Duplicate LATCH primitive \"SYNC:C1\|dataint\[8\]\" merged with LATCH primitive \"SYNC:C1\|dataint\[31\]\"" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 159 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1553295602961 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "SYNC:C1\|dataint\[9\] SYNC:C1\|dataint\[31\] " "Duplicate LATCH primitive \"SYNC:C1\|dataint\[9\]\" merged with LATCH primitive \"SYNC:C1\|dataint\[31\]\"" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 159 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1553295602961 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "SYNC:C1\|dataint\[10\] SYNC:C1\|dataint\[31\] " "Duplicate LATCH primitive \"SYNC:C1\|dataint\[10\]\" merged with LATCH primitive \"SYNC:C1\|dataint\[31\]\"" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 159 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1553295602961 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "SYNC:C1\|dataint\[11\] SYNC:C1\|dataint\[31\] " "Duplicate LATCH primitive \"SYNC:C1\|dataint\[11\]\" merged with LATCH primitive \"SYNC:C1\|dataint\[31\]\"" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 159 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1553295602961 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "SYNC:C1\|dataint\[12\] SYNC:C1\|dataint\[31\] " "Duplicate LATCH primitive \"SYNC:C1\|dataint\[12\]\" merged with LATCH primitive \"SYNC:C1\|dataint\[31\]\"" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 159 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1553295602961 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "SYNC:C1\|dataint\[13\] SYNC:C1\|dataint\[31\] " "Duplicate LATCH primitive \"SYNC:C1\|dataint\[13\]\" merged with LATCH primitive \"SYNC:C1\|dataint\[31\]\"" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 159 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1553295602961 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "SYNC:C1\|dataint\[14\] SYNC:C1\|dataint\[31\] " "Duplicate LATCH primitive \"SYNC:C1\|dataint\[14\]\" merged with LATCH primitive \"SYNC:C1\|dataint\[31\]\"" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 159 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1553295602961 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "SYNC:C1\|dataint\[15\] SYNC:C1\|dataint\[31\] " "Duplicate LATCH primitive \"SYNC:C1\|dataint\[15\]\" merged with LATCH primitive \"SYNC:C1\|dataint\[31\]\"" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 159 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1553295602961 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "SYNC:C1\|dataint\[16\] SYNC:C1\|dataint\[31\] " "Duplicate LATCH primitive \"SYNC:C1\|dataint\[16\]\" merged with LATCH primitive \"SYNC:C1\|dataint\[31\]\"" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 159 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1553295602961 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "SYNC:C1\|dataint\[17\] SYNC:C1\|dataint\[31\] " "Duplicate LATCH primitive \"SYNC:C1\|dataint\[17\]\" merged with LATCH primitive \"SYNC:C1\|dataint\[31\]\"" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 159 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1553295602961 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "SYNC:C1\|dataint\[18\] SYNC:C1\|dataint\[31\] " "Duplicate LATCH primitive \"SYNC:C1\|dataint\[18\]\" merged with LATCH primitive \"SYNC:C1\|dataint\[31\]\"" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 159 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1553295602961 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "SYNC:C1\|dataint\[19\] SYNC:C1\|dataint\[31\] " "Duplicate LATCH primitive \"SYNC:C1\|dataint\[19\]\" merged with LATCH primitive \"SYNC:C1\|dataint\[31\]\"" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 159 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1553295602961 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "SYNC:C1\|dataint\[20\] SYNC:C1\|dataint\[31\] " "Duplicate LATCH primitive \"SYNC:C1\|dataint\[20\]\" merged with LATCH primitive \"SYNC:C1\|dataint\[31\]\"" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 159 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1553295602961 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "SYNC:C1\|dataint\[21\] SYNC:C1\|dataint\[31\] " "Duplicate LATCH primitive \"SYNC:C1\|dataint\[21\]\" merged with LATCH primitive \"SYNC:C1\|dataint\[31\]\"" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 159 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1553295602961 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "SYNC:C1\|dataint\[22\] SYNC:C1\|dataint\[31\] " "Duplicate LATCH primitive \"SYNC:C1\|dataint\[22\]\" merged with LATCH primitive \"SYNC:C1\|dataint\[31\]\"" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 159 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1553295602961 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "SYNC:C1\|dataint\[23\] SYNC:C1\|dataint\[31\] " "Duplicate LATCH primitive \"SYNC:C1\|dataint\[23\]\" merged with LATCH primitive \"SYNC:C1\|dataint\[31\]\"" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 159 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1553295602961 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "SYNC:C1\|dataint\[24\] SYNC:C1\|dataint\[31\] " "Duplicate LATCH primitive \"SYNC:C1\|dataint\[24\]\" merged with LATCH primitive \"SYNC:C1\|dataint\[31\]\"" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 159 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1553295602961 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "SYNC:C1\|dataint\[25\] SYNC:C1\|dataint\[31\] " "Duplicate LATCH primitive \"SYNC:C1\|dataint\[25\]\" merged with LATCH primitive \"SYNC:C1\|dataint\[31\]\"" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 159 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1553295602961 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "SYNC:C1\|dataint\[26\] SYNC:C1\|dataint\[31\] " "Duplicate LATCH primitive \"SYNC:C1\|dataint\[26\]\" merged with LATCH primitive \"SYNC:C1\|dataint\[31\]\"" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 159 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1553295602961 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "SYNC:C1\|dataint\[27\] SYNC:C1\|dataint\[31\] " "Duplicate LATCH primitive \"SYNC:C1\|dataint\[27\]\" merged with LATCH primitive \"SYNC:C1\|dataint\[31\]\"" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 159 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1553295602961 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "SYNC:C1\|dataint\[28\] SYNC:C1\|dataint\[31\] " "Duplicate LATCH primitive \"SYNC:C1\|dataint\[28\]\" merged with LATCH primitive \"SYNC:C1\|dataint\[31\]\"" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 159 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1553295602961 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "SYNC:C1\|dataint\[29\] SYNC:C1\|dataint\[31\] " "Duplicate LATCH primitive \"SYNC:C1\|dataint\[29\]\" merged with LATCH primitive \"SYNC:C1\|dataint\[31\]\"" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 159 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1553295602961 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "SYNC:C1\|dataint\[30\] SYNC:C1\|dataint\[31\] " "Duplicate LATCH primitive \"SYNC:C1\|dataint\[30\]\" merged with LATCH primitive \"SYNC:C1\|dataint\[31\]\"" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 159 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1553295602961 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1553295602961 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SYNC:C1\|f2 " "Latch SYNC:C1\|f2 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SYNC:C1\|f1 " "Ports D and ENA on the latch are fed by the same signal SYNC:C1\|f1" {  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553295602963 ""}  } { { "Vhdl2.vhd" "" { Text "C:/PC1/VGA-master/VGA/Vhdl2.vhd" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553295602963 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1553295603151 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1553295603870 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553295603870 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "VGA.vhd" "" { Text "C:/PC1/VGA-master/VGA/VGA.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553295603963 "|VGA|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "VGA.vhd" "" { Text "C:/PC1/VGA-master/VGA/VGA.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553295603963 "|VGA|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "VGA.vhd" "" { Text "C:/PC1/VGA-master/VGA/VGA.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553295603963 "|VGA|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "VGA.vhd" "" { Text "C:/PC1/VGA-master/VGA/VGA.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553295603963 "|VGA|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "VGA.vhd" "" { Text "C:/PC1/VGA-master/VGA/VGA.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553295603963 "|VGA|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "VGA.vhd" "" { Text "C:/PC1/VGA-master/VGA/VGA.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553295603963 "|VGA|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1553295603963 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "439 " "Implemented 439 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1553295603963 ""} { "Info" "ICUT_CUT_TM_OPINS" "41 " "Implemented 41 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1553295603963 ""} { "Info" "ICUT_CUT_TM_LCELLS" "388 " "Implemented 388 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1553295603963 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1553295603963 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1553295603963 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4813 " "Peak virtual memory: 4813 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1553295604006 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 22 18:00:04 2019 " "Processing ended: Fri Mar 22 18:00:04 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1553295604006 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1553295604006 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1553295604006 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1553295604006 ""}
