#ifndef MULTI_SGMII_CSR_TX_HAL_REG
#define MULTI_SGMII_CSR_TX_HAL_REG

typedef struct {
uint32 rg_tx_5g_mode :1;
uint32 rg_tx_gpii_rst :1;
uint32 rsv_2 :1;
uint32 rsv_3 :1;
uint32 rg_tx_free_cnt_clr :1;
uint32 rg_qsgmii_txclk_ena :1;
uint32 rsv_6 :1;
uint32 rsv_7 :1;
uint32 rg_tx_data_rep2_sel :1;
uint32 rg_tx_data_rep4_sel :1;
uint32 rg_tx_data_re :1;
uint32 rsv_11 :1;
uint32 rsv_12 :1;
uint32 rsv_13 :1;
uint32 rsv_14 :1;
uint32 rsv_15 :1;
uint32 rg_qsgmii_mode :1;
uint32 rsv_17 :1;
uint32 rsv_18 :1;
uint32 rsv_19 :1;
uint32 rsv_20 :1;
uint32 rsv_21 :1;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rg_sgmii_mode_force :2;
uint32 rg_ssusb_hsgmii_sel :1;
uint32 rsv_27 :1;
uint32 rg_force_100fx_sigdet :1;
uint32 rsv_29 :1;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_msg_tx_ctrl_0, *pHAL_msg_tx_ctrl_0;

typedef struct {
uint32 rg_qsgmii_p0_tx500_mac_div_ck_sel :2;
uint32 rg_qsgmii_p1_tx500_mac_div_ck_sel :2;
uint32 rg_qsgmii_p2_tx500_mac_div_ck_sel :2;
uint32 rg_qsgmii_p3_tx500_mac_div_ck_sel :2;
uint32 rg_p1_mac_tx_div_ck_reset_n :1;
uint32 rg_p2_mac_tx_div_ck_reset_n :1;
uint32 rg_p3_mac_tx_div_ck_reset_n :1;
uint32 rg_qsgmii_tx500_pcs_div_ck_sel :1;
uint32 rsv_12 :1;
uint32 rsv_13 :1;
uint32 rsv_14 :1;
uint32 rsv_15 :1;
uint32 rsv_16 :1;
uint32 rsv_17 :1;
uint32 rsv_18 :1;
uint32 rsv_19 :1;
uint32 rsv_20 :1;
uint32 rsv_21 :1;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rsv_24 :1;
uint32 rsv_25 :1;
uint32 rsv_26 :1;
uint32 rsv_27 :1;
uint32 rsv_28 :1;
uint32 rsv_29 :1;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_msg_tx_ctrl_1, *pHAL_msg_tx_ctrl_1;

typedef struct {
uint32 rg_qsgmii_20b_tx_hl_swap :1;
uint32 rg_qsgmii_tx_rev :1;
uint32 rsv_2 :1;
uint32 rsv_3 :1;
uint32 rg_qsgmii_tx_idle_swap_en :1;
uint32 rsv_5 :1;
uint32 rsv_6 :1;
uint32 rsv_7 :1;
uint32 rg_qsgmii_tx_kd_rev :1;
uint32 rsv_9 :1;
uint32 rsv_10 :1;
uint32 rsv_11 :1;
uint32 rsv_12 :1;
uint32 rsv_13 :1;
uint32 rsv_14 :1;
uint32 rsv_15 :1;
uint32 rsv_16 :1;
uint32 rsv_17 :1;
uint32 rsv_18 :1;
uint32 rsv_19 :1;
uint32 rsv_20 :1;
uint32 rsv_21 :1;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rsv_24 :1;
uint32 rsv_25 :1;
uint32 rsv_26 :1;
uint32 rsv_27 :1;
uint32 rsv_28 :1;
uint32 rsv_29 :1;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_msg_tx_ctrl_2, *pHAL_msg_tx_ctrl_2;

typedef struct {
uint32 rg_efuse_tphy_rx_imp_sel :5;
uint32 rsv_5 :1;
uint32 rsv_6 :1;
uint32 rsv_7 :1;
uint32 rg_efuse_tphy_tx_imp_sel :5;
uint32 rsv_13 :1;
uint32 rsv_14 :1;
uint32 rsv_15 :1;
uint32 rg_efuse_tphy_iext_intr_ctrl :6;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rg_efuse_tphy_auto_load_valid :1;
uint32 rsv_25 :1;
uint32 rsv_26 :1;
uint32 rsv_27 :1;
uint32 rsv_28 :1;
uint32 rsv_29 :1;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_efuse_ctrl_dummy, *pHAL_efuse_ctrl_dummy;

typedef struct {
uint32 rg_ssusb_ip_sw_rst :1;
uint32 rg_hsgmii_mac_sw_rst_n :1;
uint32 rsv_2 :1;
uint32 rsv_3 :1;
uint32 rsv_4 :1;
uint32 rsv_5 :1;
uint32 rsv_6 :1;
uint32 rsv_7 :1;
uint32 rsv_8 :1;
uint32 rsv_9 :1;
uint32 rsv_10 :1;
uint32 rsv_11 :1;
uint32 rsv_12 :1;
uint32 rsv_13 :1;
uint32 rsv_14 :1;
uint32 rsv_15 :1;
uint32 rsv_16 :1;
uint32 rsv_17 :1;
uint32 rsv_18 :1;
uint32 rsv_19 :1;
uint32 rsv_20 :1;
uint32 rsv_21 :1;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rsv_24 :1;
uint32 rsv_25 :1;
uint32 rsv_26 :1;
uint32 rsv_27 :1;
uint32 rsv_28 :1;
uint32 rsv_29 :1;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_rst_ctrl_0, *pHAL_rst_ctrl_0;

typedef struct {
uint32 rg_pcs_int_en_0 :1;
uint32 rg_pcs_int_en_1 :1;
uint32 rg_pcs_int_en_2 :1;
uint32 rg_pcs_int_en_3 :1;
uint32 rg_sigdet_up_int_en :1;
uint32 rg_sigdet_down_int_en :1;
uint32 rg_sgmii_link_up_int_en :1;
uint32 rg_sgmii_link_down_int_en :1;
uint32 rsv_8 :1;
uint32 rsv_9 :1;
uint32 rsv_10 :1;
uint32 rsv_11 :1;
uint32 rsv_12 :1;
uint32 rsv_13 :1;
uint32 rsv_14 :1;
uint32 rsv_15 :1;
uint32 rsv_16 :1;
uint32 rsv_17 :1;
uint32 rsv_18 :1;
uint32 rsv_19 :1;
uint32 rsv_20 :1;
uint32 rsv_21 :1;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rsv_24 :1;
uint32 rsv_25 :1;
uint32 rsv_26 :1;
uint32 rsv_27 :1;
uint32 rsv_28 :1;
uint32 rsv_29 :1;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_INTERRUPT_EN_0, *pHAL_INTERRUPT_EN_0;

typedef struct {
uint32 rg_force_linkup_p0 :1;
uint32 rg_force_linkdown_p0 :1;
uint32 rg_force_spd_mode_p0 :1;
uint32 rsv_3 :1;
uint32 rg_link_mode_p0 :2;
uint32 rsv_6 :1;
uint32 rsv_7 :1;
uint32 rg_force_linkup_p1 :1;
uint32 rg_force_linkdown_p1 :1;
uint32 rg_force_spd_mode_p1 :1;
uint32 rg_link_mode_p1 :2;
uint32 rsv_13 :1;
uint32 rsv_14 :1;
uint32 rsv_15 :1;
uint32 rg_force_linkup_p2 :1;
uint32 rg_force_linkdown_p2 :1;
uint32 rg_force_spd_mode_p2 :1;
uint32 rg_link_mode_p2 :2;
uint32 rsv_21 :1;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rg_force_linkup_p3 :1;
uint32 rg_force_linkdown_p3 :1;
uint32 rg_force_spd_mode_p3 :1;
uint32 rg_link_mode_p3 :2;
uint32 rsv_29 :1;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_SGMII_STS_CTRL_0, *pHAL_SGMII_STS_CTRL_0;

typedef struct {
uint32 rg_tx_d_dummy :32;
}HAL_SGMII_STS_CTRL_1, *pHAL_SGMII_STS_CTRL_1;

typedef struct {
uint32 rg_tx_c_dummy :8;
uint32 rsv_8 :1;
uint32 rsv_9 :1;
uint32 rsv_10 :1;
uint32 rsv_11 :1;
uint32 rsv_12 :1;
uint32 rsv_13 :1;
uint32 rsv_14 :1;
uint32 rsv_15 :1;
uint32 rsv_16 :1;
uint32 rsv_17 :1;
uint32 rsv_18 :1;
uint32 rsv_19 :1;
uint32 rsv_20 :1;
uint32 rsv_21 :1;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rsv_24 :1;
uint32 rsv_25 :1;
uint32 rsv_26 :1;
uint32 rsv_27 :1;
uint32 rsv_28 :1;
uint32 rsv_29 :1;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_SGMII_STS_CTRL_2, *pHAL_SGMII_STS_CTRL_2;

typedef struct {
uint32 rg_fpga_ctrl_31_0 :32;
}HAL_FPGA_STS_CTRL, *pHAL_FPGA_STS_CTRL;

#endif