{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1601206047601 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1601206047610 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 27 19:27:27 2020 " "Processing started: Sun Sep 27 19:27:27 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1601206047610 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601206047610 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Clock -c Clock " "Command: quartus_map --read_settings_files=on --write_settings_files=off Clock -c Clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601206047610 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1601206048341 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1601206048341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.v 1 1 " "Found 1 design units, including 1 entities, in source file clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock " "Found entity 1: Clock" {  } { { "Clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/Clock/Clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601206062717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601206062717 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "HEX unpacked Clock.v(5) " "Verilog HDL Port Declaration warning at Clock.v(5): data type declaration for \"HEX\" declares unpacked dimensions but the port declaration declaration does not" {  } { { "Clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/Clock/Clock.v" 5 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1601206062719 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "HEX Clock.v(4) " "HDL info at Clock.v(4): see declaration for object \"HEX\"" {  } { { "Clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/Clock/Clock.v" 4 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601206062720 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "HEX packed Clock.v(5) " "Verilog HDL Port Declaration warning at Clock.v(5): data type declaration for \"HEX\" declares packed dimensions but the port declaration declaration does not" {  } { { "Clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/Clock/Clock.v" 5 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1601206062720 ""}
{ "Error" "EVRFX_VERI_2101_UNCONVERTED" "Clock.v(4) " "Verilog HDL error at Clock.v(4): declaring module ports or function arguments with unpacked array types requires SystemVerilog extensions" {  } { { "Clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/Clock/Clock.v" 4 0 0 } }  } 0 10773 "Verilog HDL error at %1!s!: declaring module ports or function arguments with unpacked array types requires SystemVerilog extensions" 0 0 "Analysis & Synthesis" 0 -1 1601206062721 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "HEX0 Clock.v(39) " "Verilog HDL error at Clock.v(39): object \"HEX0\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/Clock/Clock.v" 39 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1601206062722 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "HEX0 Clock.v(40) " "Verilog HDL error at Clock.v(40): object \"HEX0\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/Clock/Clock.v" 40 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1601206062722 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "HEX0 Clock.v(41) " "Verilog HDL error at Clock.v(41): object \"HEX0\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/Clock/Clock.v" 41 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1601206062722 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "HEX0 Clock.v(42) " "Verilog HDL error at Clock.v(42): object \"HEX0\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/Clock/Clock.v" 42 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1601206062722 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "HEX0 Clock.v(43) " "Verilog HDL error at Clock.v(43): object \"HEX0\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/Clock/Clock.v" 43 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1601206062723 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "HEX0 Clock.v(44) " "Verilog HDL error at Clock.v(44): object \"HEX0\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/Clock/Clock.v" 44 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1601206062723 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "HEX0 Clock.v(45) " "Verilog HDL error at Clock.v(45): object \"HEX0\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/Clock/Clock.v" 45 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1601206062723 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "HEX0 Clock.v(46) " "Verilog HDL error at Clock.v(46): object \"HEX0\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/Clock/Clock.v" 46 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1601206062723 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "HEX0 Clock.v(47) " "Verilog HDL error at Clock.v(47): object \"HEX0\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/Clock/Clock.v" 47 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1601206062723 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "HEX0 Clock.v(48) " "Verilog HDL error at Clock.v(48): object \"HEX0\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/Clock/Clock.v" 48 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1601206062723 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "HEX0 Clock.v(49) " "Verilog HDL error at Clock.v(49): object \"HEX0\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/Clock/Clock.v" 49 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1601206062723 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "HEX1 Clock.v(52) " "Verilog HDL error at Clock.v(52): object \"HEX1\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/Clock/Clock.v" 52 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1601206062723 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "HEX1 Clock.v(53) " "Verilog HDL error at Clock.v(53): object \"HEX1\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/Clock/Clock.v" 53 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1601206062723 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "HEX1 Clock.v(54) " "Verilog HDL error at Clock.v(54): object \"HEX1\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/Clock/Clock.v" 54 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1601206062723 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "HEX1 Clock.v(55) " "Verilog HDL error at Clock.v(55): object \"HEX1\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/Clock/Clock.v" 55 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1601206062724 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "HEX1 Clock.v(56) " "Verilog HDL error at Clock.v(56): object \"HEX1\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/Clock/Clock.v" 56 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1601206062724 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "HEX1 Clock.v(57) " "Verilog HDL error at Clock.v(57): object \"HEX1\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/Clock/Clock.v" 57 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1601206062724 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "HEX1 Clock.v(58) " "Verilog HDL error at Clock.v(58): object \"HEX1\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/Clock/Clock.v" 58 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1601206062724 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 19 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4774 " "Peak virtual memory: 4774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1601206062937 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Sep 27 19:27:42 2020 " "Processing ended: Sun Sep 27 19:27:42 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1601206062937 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1601206062937 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1601206062937 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1601206062937 ""}
