

================================================================
== Vitis HLS Report for 'PE_wrapper_3_2_x0'
================================================================
* Date:           Thu Sep 15 03:12:41 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.342 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+------------+----------+------------+-----+------------+---------+
    |   Latency (cycles)   |   Latency (absolute)  |     Interval     | Pipeline|
    |   min   |     max    |    min   |     max    | min |     max    |   Type  |
    +---------+------------+----------+------------+-----+------------+---------+
    |       57|  4155921873|  0.190 us|  13.852 sec|   57|  4155921873|     none|
    +---------+------------+----------+------------+-----+------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------+-----------+------------+-----------------+-----------+-----------+------+----------+
        |                                          |    Latency (cycles)    |    Iteration    |  Initiation Interval  | Trip |          |
        |                 Loop Name                |    min    |     max    |     Latency     |  achieved |   target  | Count| Pipelined|
        +------------------------------------------+-----------+------------+-----------------+-----------+-----------+------+----------+
        |- PE_wrapper_3_2_x0_loop_1                |         56|  4155921872|  14 ~ 1038980468|          -|          -|     4|        no|
        | + PE_wrapper_3_2_x0_loop_2               |         12|  1038980466|    2 ~ 173163411|          -|          -|     6|        no|
        |  ++ PE_wrapper_3_2_x0_loop_3             |        144|         144|               18|          -|          -|     8|        no|
        |   +++ PE_wrapper_3_2_x0_loop_4           |         16|          16|                1|          -|          -|    16|        no|
        |  ++ PE_wrapper_3_2_x0_loop_5             |  173163264|   173163264|          1352838|          -|          -|   128|        no|
        |   +++ PE_wrapper_3_2_x0_loop_6           |    1352836|     1352836|           676418|          -|          -|     2|        no|
        |    ++++ PE_wrapper_3_2_x0_loop_7         |     676416|      676416|            21138|          -|          -|    32|        no|
        |     +++++ PE_wrapper_3_2_x0_loop_8       |      21136|       21136|             2642|          -|          -|     8|        no|
        |      ++++++ PE_wrapper_3_2_x0_loop_9     |       2640|        2640|              165|          -|          -|    16|        no|
        |       +++++++ PE_wrapper_3_2_x0_loop_10  |         16|          16|                2|          -|          -|     8|        no|
        |       +++++++ PE_wrapper_3_2_x0_loop_11  |         16|          16|                2|          -|          -|     8|        no|
        |       +++++++ PE_wrapper_3_2_x0_loop_12  |        128|         128|               16|          -|          -|     8|        no|
        +------------------------------------------+-----------+------------+-----------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      339|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      5|      461|      362|     -|
|Memory               |        0|      -|       32|       65|     -|
|Multiplexer          |        -|      -|        -|      411|     -|
|Register             |        -|      -|     1881|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      5|     2374|     1177|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |               Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_7_full_dsp_1_U397  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U398   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |mux_83_32_1_1_U399                   |mux_83_32_1_1                   |        0|   0|    0|   43|    0|
    |mux_83_32_1_1_U400                   |mux_83_32_1_1                   |        0|   0|    0|   43|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                |                                |        0|   5|  461|  362|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------+---------------------------+---------+----+----+-----+------+-----+------+-------------+
    |   Memory  |           Module          | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+---------------------------+---------+----+----+-----+------+-----+------+-------------+
    |local_D_U  |PE_wrapper_0_0_x0_local_D  |        0|  32|  65|    0|   128|   32|     1|         4096|
    +-----------+---------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total      |                           |        0|  32|  65|    0|   128|   32|     1|         4096|
    +-----------+---------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln691_124_fu_573_p2           |         +|   0|  0|  12|           4|           1|
    |add_ln691_125_fu_589_p2           |         +|   0|  0|  12|           5|           1|
    |add_ln691_126_fu_541_p2           |         +|   0|  0|  10|           3|           1|
    |add_ln691_128_fu_641_p2           |         +|   0|  0|   9|           2|           1|
    |add_ln691_129_fu_659_p2           |         +|   0|  0|  13|           6|           1|
    |add_ln691_130_fu_687_p2           |         +|   0|  0|  12|           4|           1|
    |add_ln691_131_fu_737_p2           |         +|   0|  0|  12|           4|           1|
    |add_ln691_132_fu_855_p2           |         +|   0|  0|  12|           4|           1|
    |add_ln691_133_fu_976_p2           |         +|   0|  0|  12|           4|           1|
    |add_ln691_134_fu_703_p2           |         +|   0|  0|  12|           5|           1|
    |add_ln691_fu_529_p2               |         +|   0|  0|  10|           3|           1|
    |add_ln8056_fu_607_p2              |         +|   0|  0|  14|           7|           7|
    |c2_V_12_fu_623_p2                 |         +|   0|  0|  15|           8|           1|
    |empty_3512_fu_721_p2              |         +|   0|  0|  14|           7|           7|
    |ap_block_state10                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op278_write_state16  |       and|   0|  0|   2|           1|           1|
    |cmp_i_i273_not_fu_653_p2          |      icmp|   0|  0|   8|           2|           1|
    |cmp_i_i279_not_fu_635_p2          |      icmp|   0|  0|  11|           8|           7|
    |cmp_i_i_not_fu_671_p2             |      icmp|   0|  0|  10|           6|           5|
    |icmp_ln8059_fu_629_p2             |      icmp|   0|  0|  11|           8|           9|
    |icmp_ln878_12_fu_861_p2           |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln878_fu_743_p2              |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln890_100_fu_547_p2          |      icmp|   0|  0|   8|           3|           3|
    |icmp_ln890_101_fu_567_p2          |      icmp|   0|  0|  10|           6|           6|
    |icmp_ln890_102_fu_583_p2          |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln890_103_fu_617_p2          |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln890_104_fu_647_p2          |      icmp|   0|  0|   8|           2|           3|
    |icmp_ln890_105_fu_665_p2          |      icmp|   0|  0|  10|           6|           7|
    |icmp_ln890_106_fu_697_p2          |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln890_107_fu_731_p2          |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln890_108_fu_982_p2          |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln890_fu_535_p2              |      icmp|   0|  0|   9|           3|           4|
    |ap_block_state1                   |        or|   0|  0|   2|           1|           1|
    |ap_block_state11                  |        or|   0|  0|   2|           1|           1|
    |ap_block_state16                  |        or|   0|  0|   2|           1|           1|
    |brmerge906_fu_682_p2              |        or|   0|  0|   2|           1|           1|
    |ret_fu_561_p2                     |        or|   0|  0|   6|           6|           2|
    |tmp_fu_677_p2                     |        or|   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 339|         153|         117|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+-----+-----------+-----+-----------+
    |               Name              | LUT | Input Size| Bits| Total Bits|
    +---------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                        |  148|         32|    1|         32|
    |ap_done                          |    9|          2|    1|          2|
    |c0_V_reg_351                     |    9|          2|    3|          6|
    |c1_V_reg_362                     |    9|          2|    3|          6|
    |c2_V_reg_395                     |    9|          2|    8|         16|
    |c5_V_reg_406                     |    9|          2|    2|          4|
    |c6_V_12_reg_417                  |    9|          2|    6|         12|
    |c6_V_reg_373                     |    9|          2|    4|          8|
    |c7_V_12_reg_428                  |    9|          2|    4|          8|
    |c7_V_reg_384                     |    9|          2|    5|         10|
    |c8_V_reg_439                     |    9|          2|    5|         10|
    |c9_V_reg_492                     |    9|          2|    4|          8|
    |empty_3513_reg_503               |    9|          2|   32|         64|
    |fifo_A_PE_3_2_x054_blk_n         |    9|          2|    1|          2|
    |fifo_A_PE_3_3_x055_blk_n         |    9|          2|    1|          2|
    |fifo_B_PE_3_2_x074_blk_n         |    9|          2|    1|          2|
    |fifo_B_PE_4_2_x075_blk_n         |    9|          2|    1|          2|
    |fifo_C_PE_3_2_x0114_blk_n        |    9|          2|    1|          2|
    |fifo_C_PE_4_2_x0115_blk_n        |    9|          2|    1|          2|
    |fifo_D_drain_PE_3_2_x0152_blk_n  |    9|          2|    1|          2|
    |grp_fu_519_p0                    |   14|          3|   32|         96|
    |grp_fu_519_p1                    |   14|          3|   32|         96|
    |local_D_address0                 |   14|          3|    7|         21|
    |local_D_d0                       |   14|          3|   32|         96|
    |n_V_12_reg_471                   |    9|          2|    4|          8|
    |n_V_reg_450                      |    9|          2|    4|          8|
    |p_Val2_12_reg_482                |    9|          2|  256|        512|
    |p_Val2_s_reg_461                 |    9|          2|  256|        512|
    +---------------------------------+-----+-----------+-----+-----------+
    |Total                            |  411|         90|  708|       1549|
    +---------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |add_ln691_124_reg_1454            |    4|   0|    4|          0|
    |add_ln691_126_reg_1442            |    3|   0|    3|          0|
    |add_ln691_128_reg_1488            |    2|   0|    2|          0|
    |add_ln691_129_reg_1501            |    6|   0|    6|          0|
    |add_ln691_130_reg_1513            |    4|   0|    4|          0|
    |add_ln691_131_reg_1544            |    4|   0|    4|          0|
    |add_ln691_132_reg_1571            |    4|   0|    4|          0|
    |add_ln691_133_reg_1597            |    4|   0|    4|          0|
    |add_ln691_134_reg_1526            |    5|   0|    5|          0|
    |add_ln691_reg_1434                |    3|   0|    3|          0|
    |ap_CS_fsm                         |   31|   0|   31|          0|
    |ap_done_reg                       |    1|   0|    1|          0|
    |brmerge906_reg_1509               |    1|   0|    1|          0|
    |c0_V_reg_351                      |    3|   0|    3|          0|
    |c1_V_reg_362                      |    3|   0|    3|          0|
    |c2_V_12_reg_1475                  |    8|   0|    8|          0|
    |c2_V_reg_395                      |    8|   0|    8|          0|
    |c5_V_reg_406                      |    2|   0|    2|          0|
    |c6_V_12_reg_417                   |    6|   0|    6|          0|
    |c6_V_reg_373                      |    4|   0|    4|          0|
    |c7_V_12_reg_428                   |    4|   0|    4|          0|
    |c7_V_reg_384                      |    5|   0|    5|          0|
    |c8_V_reg_439                      |    5|   0|    5|          0|
    |c9_V_reg_492                      |    4|   0|    4|          0|
    |cmp_i_i273_not_reg_1496           |    1|   0|    1|          0|
    |cmp_i_i279_not_reg_1483           |    1|   0|    1|          0|
    |empty_3513_reg_503                |   32|   0|   32|          0|
    |fifo_B_PE_3_2_x074_read_reg_1555  |   32|   0|   32|          0|
    |icmp_ln890_101_reg_1450           |    1|   0|    1|          0|
    |local_A_0_0_7_08_fu_246           |   32|   0|   32|          0|
    |local_A_0_0_7_79_fu_222           |   32|   0|   32|          0|
    |local_A_0_0_7_80_fu_226           |   32|   0|   32|          0|
    |local_A_0_0_7_81_fu_230           |   32|   0|   32|          0|
    |local_A_0_0_7_82_fu_234           |   32|   0|   32|          0|
    |local_A_0_0_7_83_fu_238           |   32|   0|   32|          0|
    |local_A_0_0_7_84_fu_242           |   32|   0|   32|          0|
    |local_A_0_0_7_fu_218              |   32|   0|   32|          0|
    |local_C_0_7_016_fu_278            |   32|   0|   32|          0|
    |local_C_0_7_80_fu_254             |   32|   0|   32|          0|
    |local_C_0_7_81_fu_258             |   32|   0|   32|          0|
    |local_C_0_7_82_fu_262             |   32|   0|   32|          0|
    |local_C_0_7_83_fu_266             |   32|   0|   32|          0|
    |local_C_0_7_84_fu_270             |   32|   0|   32|          0|
    |local_C_0_7_85_fu_274             |   32|   0|   32|          0|
    |local_C_0_7_fu_250                |   32|   0|   32|          0|
    |local_D_addr_12_reg_1531          |    7|   0|    7|          0|
    |n_V_12_reg_471                    |    4|   0|    4|          0|
    |n_V_reg_450                       |    4|   0|    4|          0|
    |p_Val2_12_reg_482                 |  256|   0|  256|          0|
    |p_Val2_s_reg_461                  |  256|   0|  256|          0|
    |reg_523                           |   32|   0|   32|          0|
    |tmp_2_reg_1615                    |   32|   0|   32|          0|
    |tmp_73_reg_1587                   |   32|   0|   32|          0|
    |tmp_s_reg_1610                    |   32|   0|   32|          0|
    |trunc_ln8099_reg_1605             |    3|   0|    3|          0|
    |u0310_fu_182                      |   32|   0|   32|          0|
    |u0_fu_214                         |   32|   0|   32|          0|
    |u1_12_fu_210                      |   32|   0|   32|          0|
    |u1_fu_178                         |   32|   0|   32|          0|
    |u2_12_fu_206                      |   32|   0|   32|          0|
    |u2_fu_174                         |   32|   0|   32|          0|
    |u3_12_fu_202                      |   32|   0|   32|          0|
    |u3_fu_170                         |   32|   0|   32|          0|
    |u4_12_fu_198                      |   32|   0|   32|          0|
    |u4_fu_166                         |   32|   0|   32|          0|
    |u5_12_fu_194                      |   32|   0|   32|          0|
    |u5_fu_162                         |   32|   0|   32|          0|
    |u6_12_fu_190                      |   32|   0|   32|          0|
    |u6_fu_158                         |   32|   0|   32|          0|
    |u7_12_fu_186                      |   32|   0|   32|          0|
    |u7_fu_154                         |   32|   0|   32|          0|
    |zext_ln890_12_reg_1518            |    4|   0|    7|          3|
    |zext_ln890_reg_1459               |    4|   0|    7|          3|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             | 1881|   0| 1887|          6|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+---------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+----------------------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk                            |   in|    1|  ap_ctrl_hs|          PE_wrapper_3_2_x0|  return value|
|ap_rst                            |   in|    1|  ap_ctrl_hs|          PE_wrapper_3_2_x0|  return value|
|ap_start                          |   in|    1|  ap_ctrl_hs|          PE_wrapper_3_2_x0|  return value|
|ap_done                           |  out|    1|  ap_ctrl_hs|          PE_wrapper_3_2_x0|  return value|
|ap_continue                       |   in|    1|  ap_ctrl_hs|          PE_wrapper_3_2_x0|  return value|
|ap_idle                           |  out|    1|  ap_ctrl_hs|          PE_wrapper_3_2_x0|  return value|
|ap_ready                          |  out|    1|  ap_ctrl_hs|          PE_wrapper_3_2_x0|  return value|
|fifo_A_PE_3_2_x054_dout           |   in|  256|     ap_fifo|         fifo_A_PE_3_2_x054|       pointer|
|fifo_A_PE_3_2_x054_empty_n        |   in|    1|     ap_fifo|         fifo_A_PE_3_2_x054|       pointer|
|fifo_A_PE_3_2_x054_read           |  out|    1|     ap_fifo|         fifo_A_PE_3_2_x054|       pointer|
|fifo_A_PE_3_3_x055_din            |  out|  256|     ap_fifo|         fifo_A_PE_3_3_x055|       pointer|
|fifo_A_PE_3_3_x055_full_n         |   in|    1|     ap_fifo|         fifo_A_PE_3_3_x055|       pointer|
|fifo_A_PE_3_3_x055_write          |  out|    1|     ap_fifo|         fifo_A_PE_3_3_x055|       pointer|
|fifo_B_PE_3_2_x074_dout           |   in|   32|     ap_fifo|         fifo_B_PE_3_2_x074|       pointer|
|fifo_B_PE_3_2_x074_empty_n        |   in|    1|     ap_fifo|         fifo_B_PE_3_2_x074|       pointer|
|fifo_B_PE_3_2_x074_read           |  out|    1|     ap_fifo|         fifo_B_PE_3_2_x074|       pointer|
|fifo_B_PE_4_2_x075_din            |  out|   32|     ap_fifo|         fifo_B_PE_4_2_x075|       pointer|
|fifo_B_PE_4_2_x075_full_n         |   in|    1|     ap_fifo|         fifo_B_PE_4_2_x075|       pointer|
|fifo_B_PE_4_2_x075_write          |  out|    1|     ap_fifo|         fifo_B_PE_4_2_x075|       pointer|
|fifo_C_PE_3_2_x0114_dout          |   in|  256|     ap_fifo|        fifo_C_PE_3_2_x0114|       pointer|
|fifo_C_PE_3_2_x0114_empty_n       |   in|    1|     ap_fifo|        fifo_C_PE_3_2_x0114|       pointer|
|fifo_C_PE_3_2_x0114_read          |  out|    1|     ap_fifo|        fifo_C_PE_3_2_x0114|       pointer|
|fifo_C_PE_4_2_x0115_din           |  out|  256|     ap_fifo|        fifo_C_PE_4_2_x0115|       pointer|
|fifo_C_PE_4_2_x0115_full_n        |   in|    1|     ap_fifo|        fifo_C_PE_4_2_x0115|       pointer|
|fifo_C_PE_4_2_x0115_write         |  out|    1|     ap_fifo|        fifo_C_PE_4_2_x0115|       pointer|
|fifo_D_drain_PE_3_2_x0152_din     |  out|   32|     ap_fifo|  fifo_D_drain_PE_3_2_x0152|       pointer|
|fifo_D_drain_PE_3_2_x0152_full_n  |   in|    1|     ap_fifo|  fifo_D_drain_PE_3_2_x0152|       pointer|
|fifo_D_drain_PE_3_2_x0152_write   |  out|    1|     ap_fifo|  fifo_D_drain_PE_3_2_x0152|       pointer|
+----------------------------------+-----+-----+------------+---------------------------+--------------+

