Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Dec 28 17:12:02 2017
| Host         : DESKTOP-21QJ68E running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 25 register/latch pins with no clock driven by root clock pin: _clk_16/curr_num_reg[15]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: _test/clk_divider_reg[15]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 48 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.742        0.000                      0                  185        0.178        0.000                      0                  185        4.500        0.000                       0                   142  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.742        0.000                      0                  185        0.178        0.000                      0                  185        4.500        0.000                       0                   142  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.742ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.742ns  (required time - arrival time)
  Source:                 key_de/inst/inst/Ps2Interface_i/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.260ns  (logic 1.244ns (29.199%)  route 3.016ns (70.801%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.571     5.092    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X56Y43         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y43         FDCE (Prop_fdce_C_Q)         0.518     5.610 r  key_de/inst/inst/Ps2Interface_i/counter_reg[8]/Q
                         net (fo=6, routed)           1.202     6.813    key_de/inst/inst/Ps2Interface_i/counter[8]
    SLICE_X56Y41         LUT4 (Prop_lut4_I1_O)        0.150     6.963 r  key_de/inst/inst/Ps2Interface_i/counter[0]_i_5/O
                         net (fo=2, routed)           0.483     7.446    key_de/inst/inst/Ps2Interface_i/counter[0]_i_5_n_0
    SLICE_X56Y41         LUT6 (Prop_lut6_I3_O)        0.328     7.774 r  key_de/inst/inst/Ps2Interface_i/counter[13]_i_8/O
                         net (fo=13, routed)          0.661     8.435    key_de/inst/inst/Ps2Interface_i/counter[13]_i_8_n_0
    SLICE_X54Y44         LUT5 (Prop_lut5_I3_O)        0.124     8.559 r  key_de/inst/inst/Ps2Interface_i/counter[11]_i_2/O
                         net (fo=1, routed)           0.669     9.229    key_de/inst/inst/Ps2Interface_i/counter[11]_i_2_n_0
    SLICE_X54Y44         LUT6 (Prop_lut6_I3_O)        0.124     9.353 r  key_de/inst/inst/Ps2Interface_i/counter[11]_i_1/O
                         net (fo=1, routed)           0.000     9.353    key_de/inst/inst/Ps2Interface_i/counter_next[11]
    SLICE_X54Y44         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.452    14.793    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X54Y44         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[11]/C
                         clock pessimism              0.260    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X54Y44         FDCE (Setup_fdce_C_D)        0.077    15.095    key_de/inst/inst/Ps2Interface_i/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.095    
                         arrival time                          -9.353    
  -------------------------------------------------------------------
                         slack                                  5.742    

Slack (MET) :             5.775ns  (required time - arrival time)
  Source:                 key_de/inst/inst/Ps2Interface_i/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.231ns  (logic 1.244ns (29.405%)  route 2.987ns (70.595%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.571     5.092    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X56Y43         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y43         FDCE (Prop_fdce_C_Q)         0.518     5.610 r  key_de/inst/inst/Ps2Interface_i/counter_reg[8]/Q
                         net (fo=6, routed)           1.202     6.813    key_de/inst/inst/Ps2Interface_i/counter[8]
    SLICE_X56Y41         LUT4 (Prop_lut4_I1_O)        0.150     6.963 r  key_de/inst/inst/Ps2Interface_i/counter[0]_i_5/O
                         net (fo=2, routed)           0.483     7.446    key_de/inst/inst/Ps2Interface_i/counter[0]_i_5_n_0
    SLICE_X56Y41         LUT6 (Prop_lut6_I3_O)        0.328     7.774 r  key_de/inst/inst/Ps2Interface_i/counter[13]_i_8/O
                         net (fo=13, routed)          0.840     8.614    key_de/inst/inst/Ps2Interface_i/counter[13]_i_8_n_0
    SLICE_X57Y44         LUT5 (Prop_lut5_I3_O)        0.124     8.738 r  key_de/inst/inst/Ps2Interface_i/counter[6]_i_2/O
                         net (fo=1, routed)           0.461     9.199    key_de/inst/inst/Ps2Interface_i/counter[6]_i_2_n_0
    SLICE_X54Y42         LUT6 (Prop_lut6_I3_O)        0.124     9.323 r  key_de/inst/inst/Ps2Interface_i/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     9.323    key_de/inst/inst/Ps2Interface_i/counter_next[6]
    SLICE_X54Y42         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.451    14.792    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X54Y42         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[6]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X54Y42         FDCE (Setup_fdce_C_D)        0.081    15.098    key_de/inst/inst/Ps2Interface_i/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                          -9.323    
  -------------------------------------------------------------------
                         slack                                  5.775    

Slack (MET) :             5.867ns  (required time - arrival time)
  Source:                 key_de/inst/inst/Ps2Interface_i/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.135ns  (logic 1.244ns (30.081%)  route 2.891ns (69.919%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.571     5.092    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X56Y43         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y43         FDCE (Prop_fdce_C_Q)         0.518     5.610 r  key_de/inst/inst/Ps2Interface_i/counter_reg[8]/Q
                         net (fo=6, routed)           1.202     6.813    key_de/inst/inst/Ps2Interface_i/counter[8]
    SLICE_X56Y41         LUT4 (Prop_lut4_I1_O)        0.150     6.963 r  key_de/inst/inst/Ps2Interface_i/counter[0]_i_5/O
                         net (fo=2, routed)           0.483     7.446    key_de/inst/inst/Ps2Interface_i/counter[0]_i_5_n_0
    SLICE_X56Y41         LUT6 (Prop_lut6_I3_O)        0.328     7.774 r  key_de/inst/inst/Ps2Interface_i/counter[13]_i_8/O
                         net (fo=13, routed)          0.526     8.300    key_de/inst/inst/Ps2Interface_i/counter[13]_i_8_n_0
    SLICE_X54Y43         LUT5 (Prop_lut5_I3_O)        0.124     8.424 r  key_de/inst/inst/Ps2Interface_i/counter[12]_i_2/O
                         net (fo=1, routed)           0.680     9.104    key_de/inst/inst/Ps2Interface_i/counter[12]_i_2_n_0
    SLICE_X54Y43         LUT6 (Prop_lut6_I3_O)        0.124     9.228 r  key_de/inst/inst/Ps2Interface_i/counter[12]_i_1/O
                         net (fo=1, routed)           0.000     9.228    key_de/inst/inst/Ps2Interface_i/counter_next[12]
    SLICE_X54Y43         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.452    14.793    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X54Y43         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[12]/C
                         clock pessimism              0.260    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X54Y43         FDCE (Setup_fdce_C_D)        0.077    15.095    key_de/inst/inst/Ps2Interface_i/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.095    
                         arrival time                          -9.228    
  -------------------------------------------------------------------
                         slack                                  5.867    

Slack (MET) :             5.883ns  (required time - arrival time)
  Source:                 key_de/inst/inst/Ps2Interface_i/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.120ns  (logic 0.952ns (23.109%)  route 3.168ns (76.891%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.571     5.092    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X57Y44         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y44         FDCE (Prop_fdce_C_Q)         0.456     5.548 f  key_de/inst/inst/Ps2Interface_i/counter_reg[7]/Q
                         net (fo=6, routed)           1.423     6.971    key_de/inst/inst/Ps2Interface_i/counter[7]
    SLICE_X56Y44         LUT6 (Prop_lut6_I0_O)        0.124     7.095 r  key_de/inst/inst/Ps2Interface_i/counter[13]_i_10/O
                         net (fo=1, routed)           0.305     7.400    key_de/inst/inst/Ps2Interface_i/counter[13]_i_10_n_0
    SLICE_X56Y42         LUT6 (Prop_lut6_I0_O)        0.124     7.524 r  key_de/inst/inst/Ps2Interface_i/counter[13]_i_7/O
                         net (fo=13, routed)          0.988     8.512    key_de/inst/inst/Ps2Interface_i/counter[13]_i_7_n_0
    SLICE_X54Y45         LUT6 (Prop_lut6_I1_O)        0.124     8.636 r  key_de/inst/inst/Ps2Interface_i/counter[3]_i_2/O
                         net (fo=1, routed)           0.452     9.088    key_de/inst/inst/Ps2Interface_i/counter[3]_i_2_n_0
    SLICE_X54Y45         LUT6 (Prop_lut6_I3_O)        0.124     9.212 r  key_de/inst/inst/Ps2Interface_i/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     9.212    key_de/inst/inst/Ps2Interface_i/counter_next[3]
    SLICE_X54Y45         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.452    14.793    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X54Y45         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[3]/C
                         clock pessimism              0.260    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X54Y45         FDCE (Setup_fdce_C_D)        0.077    15.095    key_de/inst/inst/Ps2Interface_i/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.095    
                         arrival time                          -9.212    
  -------------------------------------------------------------------
                         slack                                  5.883    

Slack (MET) :             5.901ns  (required time - arrival time)
  Source:                 key_de/inst/inst/Ps2Interface_i/rx_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.055ns  (logic 1.323ns (32.627%)  route 2.732ns (67.373%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.638     5.159    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X62Y45         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y45         FDCE (Prop_fdce_C_Q)         0.419     5.578 r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[5]/Q
                         net (fo=3, routed)           0.832     6.411    key_de/inst/inst/Ps2Interface_i/Q[5]
    SLICE_X61Y45         LUT5 (Prop_lut5_I0_O)        0.296     6.707 f  key_de/inst/inst/Ps2Interface_i/valid_i_3/O
                         net (fo=3, routed)           0.666     7.373    key_de/inst/inst/Ps2Interface_i/valid_i_3_n_0
    SLICE_X60Y45         LUT5 (Prop_lut5_I4_O)        0.153     7.526 r  key_de/inst/inst/Ps2Interface_i/FSM_sequential_state[1]_i_4/O
                         net (fo=1, routed)           0.692     8.218    key_de/inst/inst/Ps2Interface_i/state15_out
    SLICE_X60Y45         LUT5 (Prop_lut5_I4_O)        0.331     8.549 r  key_de/inst/inst/Ps2Interface_i/FSM_sequential_state[1]_i_2/O
                         net (fo=1, routed)           0.541     9.090    key_de/inst/inst/Ps2Interface_i/FSM_sequential_state[1]_i_2_n_0
    SLICE_X59Y45         LUT6 (Prop_lut6_I0_O)        0.124     9.214 r  key_de/inst/inst/Ps2Interface_i/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     9.214    key_de/inst/inst/Ps2Interface_i_n_12
    SLICE_X59Y45         FDCE                                         r  key_de/inst/inst/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.518    14.859    key_de/inst/inst/clk
    SLICE_X59Y45         FDCE                                         r  key_de/inst/inst/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X59Y45         FDCE (Setup_fdce_C_D)        0.031    15.115    key_de/inst/inst/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                          -9.214    
  -------------------------------------------------------------------
                         slack                                  5.901    

Slack (MET) :             5.920ns  (required time - arrival time)
  Source:                 key_de/inst/inst/Ps2Interface_i/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.037ns  (logic 0.890ns (22.048%)  route 3.147ns (77.952%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.570     5.091    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X54Y42         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y42         FDCE (Prop_fdce_C_Q)         0.518     5.609 r  key_de/inst/inst/Ps2Interface_i/counter_reg[6]/Q
                         net (fo=6, routed)           0.982     6.591    key_de/inst/inst/Ps2Interface_i/counter[6]
    SLICE_X54Y44         LUT6 (Prop_lut6_I1_O)        0.124     6.715 r  key_de/inst/inst/Ps2Interface_i/counter[13]_i_2/O
                         net (fo=15, routed)          1.244     7.959    key_de/inst/inst/Ps2Interface_i/counter[13]_i_2_n_0
    SLICE_X57Y42         LUT6 (Prop_lut6_I0_O)        0.124     8.083 r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state[5]_i_2/O
                         net (fo=2, routed)           0.921     9.004    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state[5]_i_2_n_0
    SLICE_X57Y46         LUT5 (Prop_lut5_I4_O)        0.124     9.128 r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     9.128    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state[1]_i_1_n_0
    SLICE_X57Y46         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.453    14.794    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X57Y46         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.260    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X57Y46         FDCE (Setup_fdce_C_D)        0.029    15.048    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.048    
                         arrival time                          -9.128    
  -------------------------------------------------------------------
                         slack                                  5.920    

Slack (MET) :             5.949ns  (required time - arrival time)
  Source:                 key_de/inst/inst/Ps2Interface_i/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.056ns  (logic 0.890ns (21.945%)  route 3.166ns (78.055%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.570     5.091    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X54Y42         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y42         FDCE (Prop_fdce_C_Q)         0.518     5.609 f  key_de/inst/inst/Ps2Interface_i/counter_reg[6]/Q
                         net (fo=6, routed)           0.982     6.591    key_de/inst/inst/Ps2Interface_i/counter[6]
    SLICE_X54Y44         LUT6 (Prop_lut6_I1_O)        0.124     6.715 f  key_de/inst/inst/Ps2Interface_i/counter[13]_i_2/O
                         net (fo=15, routed)          1.244     7.959    key_de/inst/inst/Ps2Interface_i/counter[13]_i_2_n_0
    SLICE_X57Y42         LUT6 (Prop_lut6_I0_O)        0.124     8.083 f  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state[5]_i_2/O
                         net (fo=2, routed)           0.940     9.023    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state[5]_i_2_n_0
    SLICE_X56Y46         LUT5 (Prop_lut5_I0_O)        0.124     9.147 r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state[5]_i_1/O
                         net (fo=1, routed)           0.000     9.147    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state[5]_i_1_n_0
    SLICE_X56Y46         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.453    14.794    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X56Y46         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[5]/C
                         clock pessimism              0.260    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X56Y46         FDCE (Setup_fdce_C_D)        0.077    15.096    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[5]
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                          -9.147    
  -------------------------------------------------------------------
                         slack                                  5.949    

Slack (MET) :             5.955ns  (required time - arrival time)
  Source:                 key_de/inst/inst/Ps2Interface_i/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.062ns  (logic 1.244ns (30.626%)  route 2.818ns (69.374%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.571     5.092    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X56Y43         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y43         FDCE (Prop_fdce_C_Q)         0.518     5.610 r  key_de/inst/inst/Ps2Interface_i/counter_reg[8]/Q
                         net (fo=6, routed)           1.202     6.813    key_de/inst/inst/Ps2Interface_i/counter[8]
    SLICE_X56Y41         LUT4 (Prop_lut4_I1_O)        0.150     6.963 r  key_de/inst/inst/Ps2Interface_i/counter[0]_i_5/O
                         net (fo=2, routed)           0.483     7.446    key_de/inst/inst/Ps2Interface_i/counter[0]_i_5_n_0
    SLICE_X56Y41         LUT6 (Prop_lut6_I3_O)        0.328     7.774 r  key_de/inst/inst/Ps2Interface_i/counter[13]_i_8/O
                         net (fo=13, routed)          0.680     8.454    key_de/inst/inst/Ps2Interface_i/counter[13]_i_8_n_0
    SLICE_X56Y45         LUT5 (Prop_lut5_I3_O)        0.124     8.578 r  key_de/inst/inst/Ps2Interface_i/counter[10]_i_2/O
                         net (fo=1, routed)           0.452     9.030    key_de/inst/inst/Ps2Interface_i/counter[10]_i_2_n_0
    SLICE_X56Y45         LUT6 (Prop_lut6_I3_O)        0.124     9.154 r  key_de/inst/inst/Ps2Interface_i/counter[10]_i_1/O
                         net (fo=1, routed)           0.000     9.154    key_de/inst/inst/Ps2Interface_i/counter_next[10]
    SLICE_X56Y45         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.453    14.794    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X56Y45         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[10]/C
                         clock pessimism              0.273    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X56Y45         FDCE (Setup_fdce_C_D)        0.077    15.109    key_de/inst/inst/Ps2Interface_i/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.109    
                         arrival time                          -9.154    
  -------------------------------------------------------------------
                         slack                                  5.955    

Slack (MET) :             5.995ns  (required time - arrival time)
  Source:                 key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.028ns  (logic 0.952ns (23.636%)  route 3.076ns (76.364%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.571     5.092    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X57Y46         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y46         FDCE (Prop_fdce_C_Q)         0.456     5.548 f  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[1]/Q
                         net (fo=19, routed)          1.388     6.936    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg_n_0_[1]
    SLICE_X58Y45         LUT6 (Prop_lut6_I0_O)        0.124     7.060 r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state[8]_i_3/O
                         net (fo=3, routed)           0.687     7.746    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state[8]_i_3_n_0
    SLICE_X57Y48         LUT3 (Prop_lut3_I0_O)        0.124     7.870 r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state[11]_i_3/O
                         net (fo=5, routed)           0.547     8.418    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state[11]_i_3_n_0
    SLICE_X58Y47         LUT4 (Prop_lut4_I0_O)        0.124     8.542 r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state[12]_i_2/O
                         net (fo=2, routed)           0.454     8.996    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state[12]_i_2_n_0
    SLICE_X58Y46         LUT4 (Prop_lut4_I3_O)        0.124     9.120 r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state[12]_i_1/O
                         net (fo=1, routed)           0.000     9.120    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state[12]_i_1_n_0
    SLICE_X58Y46         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.518    14.859    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X58Y46         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[12]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X58Y46         FDCE (Setup_fdce_C_D)        0.031    15.115    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[12]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                          -9.120    
  -------------------------------------------------------------------
                         slack                                  5.995    

Slack (MET) :             5.996ns  (required time - arrival time)
  Source:                 key_de/key_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[35]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.694ns  (logic 1.222ns (33.077%)  route 2.472ns (66.923%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.636     5.157    key_de/CLK
    SLICE_X61Y42         FDCE                                         r  key_de/key_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y42         FDCE (Prop_fdce_C_Q)         0.419     5.576 r  key_de/key_reg[2]/Q
                         net (fo=14, routed)          0.863     6.439    key_de/last_change[2]
    SLICE_X60Y41         LUT5 (Prop_lut5_I2_O)        0.325     6.764 r  key_de/key_down[35]_i_3/O
                         net (fo=2, routed)           0.468     7.231    key_de/key_down[35]_i_3_n_0
    SLICE_X59Y41         LUT5 (Prop_lut5_I4_O)        0.328     7.559 r  key_de/key_down[35]_i_2/O
                         net (fo=4, routed)           0.803     8.362    key_de/key_down[35]_i_2_n_0
    SLICE_X58Y40         LUT3 (Prop_lut3_I1_O)        0.150     8.512 r  key_de/key_down[35]_i_1/O
                         net (fo=1, routed)           0.339     8.852    key_de/p_0_in[35]
    SLICE_X58Y41         FDCE                                         r  key_de/key_down_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.517    14.858    key_de/CLK
    SLICE_X58Y41         FDCE                                         r  key_de/key_down_reg[35]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X58Y41         FDCE (Setup_fdce_C_D)       -0.249    14.848    key_de/key_down_reg[35]
  -------------------------------------------------------------------
                         required time                         14.848    
                         arrival time                          -8.852    
  -------------------------------------------------------------------
                         slack                                  5.996    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/clk_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/clk_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.209ns (74.086%)  route 0.073ns (25.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.565     1.448    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X54Y41         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y41         FDCE (Prop_fdce_C_Q)         0.164     1.612 r  key_de/inst/inst/Ps2Interface_i/clk_count_reg[3]/Q
                         net (fo=5, routed)           0.073     1.685    key_de/inst/inst/Ps2Interface_i/clk_count[3]
    SLICE_X55Y41         LUT6 (Prop_lut6_I0_O)        0.045     1.730 r  key_de/inst/inst/Ps2Interface_i/clk_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.730    key_de/inst/inst/Ps2Interface_i/clk_count[2]_i_1_n_0
    SLICE_X55Y41         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/clk_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.836     1.963    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X55Y41         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/clk_count_reg[2]/C
                         clock pessimism             -0.502     1.461    
    SLICE_X55Y41         FDCE (Hold_fdce_C_D)         0.091     1.552    key_de/inst/inst/Ps2Interface_i/clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/clk_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/clk_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.617%)  route 0.131ns (41.383%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.565     1.448    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X55Y41         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/clk_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y41         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  key_de/inst/inst/Ps2Interface_i/clk_count_reg[2]/Q
                         net (fo=5, routed)           0.131     1.720    key_de/inst/inst/Ps2Interface_i/clk_count[2]
    SLICE_X54Y41         LUT6 (Prop_lut6_I2_O)        0.045     1.765 r  key_de/inst/inst/Ps2Interface_i/clk_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.765    key_de/inst/inst/Ps2Interface_i/clk_count[0]_i_1_n_0
    SLICE_X54Y41         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/clk_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.836     1.963    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X54Y41         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/clk_count_reg[0]/C
                         clock pessimism             -0.502     1.461    
    SLICE_X54Y41         FDCE (Hold_fdce_C_D)         0.120     1.581    key_de/inst/inst/Ps2Interface_i/clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/clk_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/clk_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.887%)  route 0.135ns (42.113%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.565     1.448    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X55Y41         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/clk_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y41         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  key_de/inst/inst/Ps2Interface_i/clk_count_reg[2]/Q
                         net (fo=5, routed)           0.135     1.724    key_de/inst/inst/Ps2Interface_i/clk_count[2]
    SLICE_X54Y41         LUT6 (Prop_lut6_I1_O)        0.045     1.769 r  key_de/inst/inst/Ps2Interface_i/clk_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.769    key_de/inst/inst/Ps2Interface_i/clk_count[1]_i_1_n_0
    SLICE_X54Y41         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/clk_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.836     1.963    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X54Y41         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/clk_count_reg[1]/C
                         clock pessimism             -0.502     1.461    
    SLICE_X54Y41         FDCE (Hold_fdce_C_D)         0.121     1.582    key_de/inst/inst/Ps2Interface_i/clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 key_de/op/signal_delay_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/op/signal_single_pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.593     1.476    key_de/op/CLK
    SLICE_X59Y40         FDRE                                         r  key_de/op/signal_delay_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y40         FDRE (Prop_fdre_C_Q)         0.128     1.604 f  key_de/op/signal_delay_reg/Q
                         net (fo=1, routed)           0.054     1.659    key_de/op/signal_delay
    SLICE_X59Y40         LUT2 (Prop_lut2_I1_O)        0.099     1.758 r  key_de/op/signal_single_pulse_i_1__0/O
                         net (fo=1, routed)           0.000     1.758    key_de/op/signal_single_pulse_i_1__0_n_0
    SLICE_X59Y40         FDRE                                         r  key_de/op/signal_single_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.863     1.990    key_de/op/CLK
    SLICE_X59Y40         FDRE                                         r  key_de/op/signal_single_pulse_reg/C
                         clock pessimism             -0.514     1.476    
    SLICE_X59Y40         FDRE (Hold_fdre_C_D)         0.091     1.567    key_de/op/signal_single_pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/frame_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/rx_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.334%)  route 0.139ns (49.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.595     1.478    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X63Y45         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/frame_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDCE (Prop_fdce_C_Q)         0.141     1.619 r  key_de/inst/inst/Ps2Interface_i/frame_reg[7]/Q
                         net (fo=3, routed)           0.139     1.758    key_de/inst/inst/Ps2Interface_i/frame_reg_n_0_[7]
    SLICE_X62Y45         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.866     1.993    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X62Y45         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[6]/C
                         clock pessimism             -0.502     1.491    
    SLICE_X62Y45         FDCE (Hold_fdce_C_D)         0.076     1.567    key_de/inst/inst/Ps2Interface_i/rx_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 key_de/inst/inst/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.254ns (76.245%)  route 0.079ns (23.755%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.594     1.477    key_de/inst/inst/clk
    SLICE_X60Y44         FDCE                                         r  key_de/inst/inst/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y44         FDCE (Prop_fdce_C_Q)         0.164     1.641 r  key_de/inst/inst/FSM_sequential_state_reg[2]/Q
                         net (fo=9, routed)           0.079     1.720    key_de/inst/inst/Ps2Interface_i/out[2]
    SLICE_X60Y44         MUXF7 (Prop_muxf7_S_O)       0.090     1.810 r  key_de/inst/inst/Ps2Interface_i/FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.810    key_de/inst/inst/Ps2Interface_i_n_11
    SLICE_X60Y44         FDCE                                         r  key_de/inst/inst/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.864     1.991    key_de/inst/inst/clk
    SLICE_X60Y44         FDCE                                         r  key_de/inst/inst/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X60Y44         FDCE (Hold_fdce_C_D)         0.134     1.611    key_de/inst/inst/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/frame_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/ps2_data_out_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.209ns (66.850%)  route 0.104ns (33.150%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.594     1.477    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X60Y46         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/frame_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y46         FDCE (Prop_fdce_C_Q)         0.164     1.641 r  key_de/inst/inst/Ps2Interface_i/frame_reg[0]/Q
                         net (fo=1, routed)           0.104     1.745    key_de/inst/inst/Ps2Interface_i/frame_reg_n_0_[0]
    SLICE_X58Y47         LUT6 (Prop_lut6_I4_O)        0.045     1.790 r  key_de/inst/inst/Ps2Interface_i/ps2_data_out_i_1/O
                         net (fo=1, routed)           0.000     1.790    key_de/inst/inst/Ps2Interface_i/ps2_data_out_next
    SLICE_X58Y47         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/ps2_data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.865     1.992    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X58Y47         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/ps2_data_out_reg/C
                         clock pessimism             -0.498     1.494    
    SLICE_X58Y47         FDCE (Hold_fdce_C_D)         0.092     1.586    key_de/inst/inst/Ps2Interface_i/ps2_data_out_reg
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/frame_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/frame_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.209ns (61.976%)  route 0.128ns (38.024%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.594     1.477    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X60Y46         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/frame_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y46         FDCE (Prop_fdce_C_Q)         0.164     1.641 r  key_de/inst/inst/Ps2Interface_i/frame_reg[8]/Q
                         net (fo=3, routed)           0.128     1.769    key_de/inst/inst/Ps2Interface_i/frame_reg_n_0_[8]
    SLICE_X63Y45         LUT4 (Prop_lut4_I0_O)        0.045     1.814 r  key_de/inst/inst/Ps2Interface_i/frame[7]_i_1/O
                         net (fo=1, routed)           0.000     1.814    key_de/inst/inst/Ps2Interface_i/p_1_in[7]
    SLICE_X63Y45         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/frame_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.866     1.993    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X63Y45         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/frame_reg[7]/C
                         clock pessimism             -0.478     1.515    
    SLICE_X63Y45         FDCE (Hold_fdce_C_D)         0.092     1.607    key_de/inst/inst/Ps2Interface_i/frame_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 key_de/inst/inst/tx_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/frame_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.903%)  route 0.159ns (46.097%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.594     1.477    key_de/inst/inst/clk
    SLICE_X61Y44         FDCE                                         r  key_de/inst/inst/tx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y44         FDCE (Prop_fdce_C_Q)         0.141     1.618 r  key_de/inst/inst/tx_data_reg[7]/Q
                         net (fo=8, routed)           0.159     1.777    key_de/inst/inst/Ps2Interface_i/tx_data_reg[7]
    SLICE_X60Y46         LUT4 (Prop_lut4_I3_O)        0.045     1.822 r  key_de/inst/inst/Ps2Interface_i/frame[8]_i_1/O
                         net (fo=1, routed)           0.000     1.822    key_de/inst/inst/Ps2Interface_i/p_1_in[8]
    SLICE_X60Y46         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/frame_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.864     1.991    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X60Y46         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/frame_reg[8]/C
                         clock pessimism             -0.498     1.493    
    SLICE_X60Y46         FDCE (Hold_fdce_C_D)         0.121     1.614    key_de/inst/inst/Ps2Interface_i/frame_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/rx_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/key_in_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.128ns (48.973%)  route 0.133ns (51.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.595     1.478    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X62Y45         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y45         FDCE (Prop_fdce_C_Q)         0.128     1.606 r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[5]/Q
                         net (fo=3, routed)           0.133     1.739    key_de/inst/inst/rx_data[5]
    SLICE_X61Y45         FDCE                                         r  key_de/inst/inst/key_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.864     1.991    key_de/inst/inst/clk
    SLICE_X61Y45         FDCE                                         r  key_de/inst/inst/key_in_reg[5]/C
                         clock pessimism             -0.478     1.513    
    SLICE_X61Y45         FDCE (Hold_fdce_C_D)         0.017     1.530    key_de/inst/inst/key_in_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.209    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y33   _clk_16/curr_num_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y35   _clk_16/curr_num_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y35   _clk_16/curr_num_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y36   _clk_16/curr_num_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y34   _clk_16/curr_num_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y34   _clk_16/curr_num_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y34   _clk_16/curr_num_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y35   _clk_16/curr_num_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y35   _clk_16/curr_num_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y33   _clk_16/curr_num_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y35   _clk_16/curr_num_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y35   _clk_16/curr_num_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y36   _clk_16/curr_num_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y34   _clk_16/curr_num_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y34   _clk_16/curr_num_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y34   _clk_16/curr_num_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y35   _clk_16/curr_num_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y35   _clk_16/curr_num_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y41   _test/clk_divider_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y33   _clk_16/curr_num_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y33   _clk_16/curr_num_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y34   _clk_16/curr_num_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y34   _clk_16/curr_num_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y34   _clk_16/curr_num_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y43   key_de/been_break_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y43   key_de/been_extend_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y45   key_de/inst/inst/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y45   key_de/inst/inst/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y44   key_de/inst/inst/FSM_sequential_state_reg[2]/C



