# Experiment--02-Implementation-of-combinational-logic
Implementation of combinational logic gates
 
## AIM:
To implement the given logic function verify its operation in Quartus using Verilog programming.
 F1= A’B’C’D’+AC’D’+B’CD’+A’BCD+BC’D
F2=xy’z+x’y’z+w’xy+wx’y+wxy
 
 
 
## Equipments Required:
## Hardware – PCs, Cyclone II , USB flasher
## Software – Quartus prime


## Theory
 

## Logic Diagram
## Procedure
## Program:![exp 2 program](https://user-images.githubusercontent.com/130551608/234518502-604cb543-ffad-440c-9eda-20a820916f81.png)

/*
Program to implement the given logic function and to verify its operations in quartus using Verilog programming.
Developed by:R.Neduncheran 
RegisterNumber:  
*/
## RTL realization

## Output:![exp 3 output](https://user-images.githubusercontent.com/130551608/234518353-bae268e6-0ecc-4562-b261-2c4c87e62b0a.png)

## RTL![exp2 Rtl ](https://user-images.githubusercontent.com/130551608/234518211-7b3ab107-d1d1-436b-9a51-d8bfbf6b6332.png)

## Timing Diagram
## Result:
Thus the given logic functions are implemented using  and their operations are verified using Verilog programming.
