Iterations:        100
Instructions:      900
Total Cycles:      20203
Total uOps:        900

Dispatch Width:    2
uOps Per Cycle:    0.04
IPC:               0.04
Block RThroughput: 195.0


Instruction Info:
[1]: #uOps
[2]: Latency
[3]: RThroughput
[4]: MayLoad
[5]: MayStore
[6]: HasSideEffects (U)

[1]    [2]    [3]    [4]    [5]    [6]    Instructions:
 1      3     0.50                        add	a0, a0, a0
 1      3     0.50                        slli	a1, a1, 63
 1      3     0.50                        srai	a1, a1, 63
 1      66    65.00                       div	a0, a0, a1
 1      3     0.50                        sra	a1, a0, a0
 1      3     0.50                        sll	a1, a1, a2
 1      66    65.00                       rem	a1, a1, a2
 1      66    65.00                       divu	a0, a0, a1
 1      3     1.00                        ret


Resources:
[0]   - VLEN512SiFive7FDiv
[1]   - VLEN512SiFive7IDiv
[2]   - VLEN512SiFive7PipeA
[3]   - VLEN512SiFive7PipeB
[4]   - VLEN512SiFive7VA
[5]   - VLEN512SiFive7VCQ
[6]   - VLEN512SiFive7VL
[7]   - VLEN512SiFive7VS


Resource pressure per iteration:
[0]    [1]    [2]    [3]    [4]    [5]    [6]    [7]    
 -     195.00 3.00   6.00    -      -      -      -     

Resource pressure by instruction:
[0]    [1]    [2]    [3]    [4]    [5]    [6]    [7]    Instructions:
 -      -     0.99   0.01    -      -      -      -     add	a0, a0, a0
 -      -     0.01   0.99    -      -      -      -     slli	a1, a1, 63
 -      -     0.99   0.01    -      -      -      -     srai	a1, a1, 63
 -     65.00   -     1.00    -      -      -      -     div	a0, a0, a1
 -      -     1.00    -      -      -      -      -     sra	a1, a0, a0
 -      -     0.01   0.99    -      -      -      -     sll	a1, a1, a2
 -     65.00   -     1.00    -      -      -      -     rem	a1, a1, a2
 -     65.00   -     1.00    -      -      -      -     divu	a0, a0, a1
 -      -      -     1.00    -      -      -      -     ret
