<?xml version="1.0" encoding="UTF-8"?>
<testsuites>
<testsuite timestamp="2024-07-25T11:47:47" hostname="SNPS-A1iGRuJX2K" package="FPV" id="0" name="cvr" tests="36" errors="0" failures="0" time="4" skipped="13">
<properties>
<property name="os" value="Linux"/>
<property name="expect" value="PASS"/>
<property name="status" value="PASS"/>
</properties>
<testcase classname="cvr" name="build execution" time="0">
</testcase>
<testcase classname="cvr" name="Property COVER in alu at alu.sv:359.4-359.35" time="0" type="COVER" location="alu.sv:359.4-359.35" id="cov_carry_false" tracefile="engine_0/trace1.vcd">
</testcase>
<testcase classname="cvr" name="Property COVER in alu at alu.sv:358.4-358.34" time="0" type="COVER" location="alu.sv:358.4-358.34" id="cov_carry_true" tracefile="engine_0/trace0.vcd">
</testcase>
<testcase classname="cvr" name="Property COVER in alu at alu.sv:345.4-345.38" time="0" type="COVER" location="alu.sv:345.4-345.38" id="cov_op1_one" tracefile="engine_0/trace1.vcd">
</testcase>
<testcase classname="cvr" name="Property COVER in alu at alu.sv:344.4-344.38" time="0" type="COVER" location="alu.sv:344.4-344.38" id="cov_op1_zero" tracefile="engine_0/trace0.vcd">
</testcase>
<testcase classname="cvr" name="Property COVER in alu at alu.sv:347.4-347.38" time="0" type="COVER" location="alu.sv:347.4-347.38" id="cov_op2_one" tracefile="engine_0/trace0.vcd">
</testcase>
<testcase classname="cvr" name="Property COVER in alu at alu.sv:346.4-346.38" time="0" type="COVER" location="alu.sv:346.4-346.38" id="cov_op2_zero" tracefile="engine_0/trace2.vcd">
</testcase>
<testcase classname="cvr" name="Property COVER in alu at alu.sv:342.4-342.43" time="0" type="COVER" location="alu.sv:342.4-342.43" id="cov_opcode_one" tracefile="engine_0/trace0.vcd">
</testcase>
<testcase classname="cvr" name="Property COVER in alu at alu.sv:341.4-341.43" time="0" type="COVER" location="alu.sv:341.4-341.43" id="cov_opcode_zero" tracefile="engine_0/trace5.vcd">
</testcase>
<testcase classname="cvr" name="Property COVER in alu at alu.sv:350.4-350.74" time="0" type="COVER" location="alu.sv:350.4-350.74" id="cov_optest1" tracefile="engine_0/trace6.vcd">
</testcase>
<testcase classname="cvr" name="Property COVER in alu at alu.sv:352.4-352.56" time="0" type="COVER" location="alu.sv:352.4-352.56" id="cov_optest2" tracefile="engine_0/trace12.vcd">
</testcase>
<testcase classname="cvr" name="Property COVER in alu at alu.sv:354.4-354.74" time="0" type="COVER" location="alu.sv:354.4-354.74" id="cov_optest4" tracefile="engine_0/trace5.vcd">
</testcase>
<testcase classname="cvr" name="Property COVER in alu at alu.sv:367.4-367.44" time="0" type="COVER" location="alu.sv:367.4-367.44" id="cov_result_one" tracefile="engine_0/trace3.vcd">
</testcase>
<testcase classname="cvr" name="Property COVER in alu at alu.sv:366.4-366.44" time="0" type="COVER" location="alu.sv:366.4-366.44" id="cov_result_zero" tracefile="engine_0/trace0.vcd">
</testcase>
<testcase classname="cvr" name="Property COVER in alu at alu.sv:363.4-363.33" time="0" type="COVER" location="alu.sv:363.4-363.33" id="cov_zero_false" tracefile="engine_0/trace0.vcd">
</testcase>
<testcase classname="cvr" name="Property COVER in alu at alu.sv:362.4-362.32" time="0" type="COVER" location="alu.sv:362.4-362.32" id="cov_zero_true" tracefile="engine_0/trace1.vcd">
</testcase>
<testcase classname="cvr" name="Property COVER in alu at alu.sv:371.6-371.49" time="0" type="COVER" location="alu.sv:371.6-371.49" id="cover_res0" tracefile="engine_0/trace5.vcd">
</testcase>
<testcase classname="cvr" name="Property COVER in alu at alu.sv:374.6-374.50" time="0" type="COVER" location="alu.sv:374.6-374.50" id="cover_res1" tracefile="engine_0/trace8.vcd">
</testcase>
<testcase classname="cvr" name="Property COVER in alu at alu.sv:377.6-377.51" time="0" type="COVER" location="alu.sv:377.6-377.51" id="cover_res2" tracefile="engine_0/trace11.vcd">
</testcase>
<testcase classname="cvr" name="Property COVER in alu at alu.sv:380.6-380.48" time="0" type="COVER" location="alu.sv:380.6-380.48" id="cover_res3" tracefile="engine_0/trace7.vcd">
</testcase>
<testcase classname="cvr" name="Property COVER in alu at alu.sv:383.6-383.49" time="0" type="COVER" location="alu.sv:383.6-383.49" id="cover_res4" tracefile="engine_0/trace4.vcd">
</testcase>
<testcase classname="cvr" name="Property COVER in alu at alu.sv:386.6-386.49" time="0" type="COVER" location="alu.sv:386.6-386.49" id="cover_res5" tracefile="engine_0/trace9.vcd">
</testcase>
<testcase classname="cvr" name="Property COVER in alu at alu.sv:389.6-389.50" time="0" type="COVER" location="alu.sv:389.6-389.50" id="cover_res6" tracefile="engine_0/trace10.vcd">
</testcase>
<testcase classname="cvr" name="Property COVER in alu at alu.sv:392.6-392.50" time="0" type="COVER" location="alu.sv:392.6-392.50" id="cover_res7" tracefile="engine_0/trace0.vcd">
</testcase>
<testcase classname="cvr" name="Property ASSERT in alu at alu.sv:308.6-308.39" time="0" type="ASSERT" location="alu.sv:308.6-308.39" id="assert_carry">
<skipped />
</testcase>
<testcase classname="cvr" name="Property ASSERT in alu at alu.sv:301.5-301.40" time="0" type="ASSERT" location="alu.sv:301.5-301.40" id="assert_carry_reset">
<skipped />
</testcase>
<testcase classname="cvr" name="Property ASSERT in alu at alu.sv:313.8-313.55" time="0" type="ASSERT" location="alu.sv:313.8-313.55" id="assert_res0">
<skipped />
</testcase>
<testcase classname="cvr" name="Property ASSERT in alu at alu.sv:316.8-316.55" time="0" type="ASSERT" location="alu.sv:316.8-316.55" id="assert_res1">
<skipped />
</testcase>
<testcase classname="cvr" name="Property ASSERT in alu at alu.sv:319.8-319.56" time="0" type="ASSERT" location="alu.sv:319.8-319.56" id="assert_res2">
<skipped />
</testcase>
<testcase classname="cvr" name="Property ASSERT in alu at alu.sv:322.8-322.56" time="0" type="ASSERT" location="alu.sv:322.8-322.56" id="assert_res3">
<skipped />
</testcase>
<testcase classname="cvr" name="Property ASSERT in alu at alu.sv:325.8-325.48" time="0" type="ASSERT" location="alu.sv:325.8-325.48" id="assert_res4">
<skipped />
</testcase>
<testcase classname="cvr" name="Property ASSERT in alu at alu.sv:328.8-328.47" time="0" type="ASSERT" location="alu.sv:328.8-328.47" id="assert_res5">
<skipped />
</testcase>
<testcase classname="cvr" name="Property ASSERT in alu at alu.sv:331.8-331.49" time="0" type="ASSERT" location="alu.sv:331.8-331.49" id="assert_res6">
<skipped />
</testcase>
<testcase classname="cvr" name="Property ASSERT in alu at alu.sv:334.8-334.47" time="0" type="ASSERT" location="alu.sv:334.8-334.47" id="assert_res7">
<skipped />
</testcase>
<testcase classname="cvr" name="Property ASSERT in alu at alu.sv:307.6-307.37" time="0" type="ASSERT" location="alu.sv:307.6-307.37" id="assert_zero">
<skipped />
</testcase>
<testcase classname="cvr" name="Property ASSERT in alu at alu.sv:302.5-302.38" time="0" type="ASSERT" location="alu.sv:302.5-302.38" id="assert_zero_reset">
<skipped />
</testcase>
<testcase classname="cvr" name="Property ASSERT in alu at alu.sv:303.5-303.50" time="0" type="ASSERT" location="alu.sv:303.5-303.50" id="assert_zero_result">
<skipped />
</testcase>
<system-out>SBY 11:47:44 [alu/FPV_cvr] Removing directory '/mnt/c/Users/renatoj/git_clones/ll_hl_verif/src/verif_sby/alu/FPV_cvr'.
SBY 11:47:44 [alu/FPV_cvr] Copy '/mnt/c/Users/renatoj/git_clones/ll_hl_verif/src/verif_sby/alu/alu.sv' to '/mnt/c/Users/renatoj/git_clones/ll_hl_verif/src/verif_sby/alu/FPV_cvr/src/alu.sv'.
SBY 11:47:44 [alu/FPV_cvr] engine_0: smtbmc z3
SBY 11:47:45 [alu/FPV_cvr] base: starting process &quot;cd alu/FPV_cvr/src; yosys -ql ../model/design.log ../model/design.ys&quot;
SBY 11:47:45 [alu/FPV_cvr] base: Warning: reg '\op_add' is assigned in a continuous assignment at alu.sv:260.10-260.36.
SBY 11:47:45 [alu/FPV_cvr] base: Warning: reg '\op_sub' is assigned in a continuous assignment at alu.sv:261.10-261.36.
SBY 11:47:45 [alu/FPV_cvr] base: Warning: reg '\op_incr' is assigned in a continuous assignment at alu.sv:262.10-262.31.
SBY 11:47:45 [alu/FPV_cvr] base: Warning: reg '\op_decr' is assigned in a continuous assignment at alu.sv:263.10-263.31.
SBY 11:47:45 [alu/FPV_cvr] base: Warning: reg '\op_and' is assigned in a continuous assignment at alu.sv:264.10-264.35.
SBY 11:47:45 [alu/FPV_cvr] base: Warning: reg '\op_or' is assigned in a continuous assignment at alu.sv:265.10-265.35.
SBY 11:47:45 [alu/FPV_cvr] base: Warning: reg '\op_nand' is assigned in a continuous assignment at alu.sv:266.10-266.36.
SBY 11:47:45 [alu/FPV_cvr] base: Warning: reg '\op_xor' is assigned in a continuous assignment at alu.sv:267.10-267.35.
SBY 11:47:45 [alu/FPV_cvr] base: alu.sv:269: Warning: Identifier `\f_carry' is implicitly declared.
SBY 11:47:45 [alu/FPV_cvr] base: alu.sv:274: Warning: Identifier `\f_zero' is implicitly declared.
SBY 11:47:46 [alu/FPV_cvr] base: finished (returncode=0)
SBY 11:47:46 [alu/FPV_cvr] prep: starting process &quot;cd alu/FPV_cvr/model; yosys -ql design_prep.log design_prep.ys&quot;
SBY 11:47:46 [alu/FPV_cvr] prep: finished (returncode=0)
SBY 11:47:46 [alu/FPV_cvr] smt2: starting process &quot;cd alu/FPV_cvr/model; yosys -ql design_smt2.log design_smt2.ys&quot;
SBY 11:47:46 [alu/FPV_cvr] smt2: finished (returncode=0)
SBY 11:47:46 [alu/FPV_cvr] engine_0: starting process &quot;cd alu/FPV_cvr; yosys-smtbmc -s z3 --presat -c --noprogress -t 20  --append 0 --dump-vcd engine_0/trace%.vcd --dump-yw engine_0/trace%.yw --dump-vlogtb engine_0/trace%_tb.v --dump-smtc engine_0/trace%.smtc model/design_smt2.smt2&quot;
SBY 11:47:46 [alu/FPV_cvr] engine_0: ##   0:00:00  Solver: z3
SBY 11:47:46 [alu/FPV_cvr] engine_0: ##   0:00:00  Checking cover reachability in step 0..
SBY 11:47:46 [alu/FPV_cvr] engine_0: ##   0:00:00  Checking cover reachability in step 1..
SBY 11:47:46 [alu/FPV_cvr] engine_0: ##   0:00:00  Reached cover statement at cover_res7 in step 1.
SBY 11:47:46 [alu/FPV_cvr] engine_0: ##   0:00:00  Reached cover statement at cov_zero_false in step 1.
SBY 11:47:46 [alu/FPV_cvr] engine_0: ##   0:00:00  Reached cover statement at cov_result_zero in step 1.
SBY 11:47:46 [alu/FPV_cvr] engine_0: ##   0:00:00  Reached cover statement at cov_opcode_one in step 1.
SBY 11:47:46 [alu/FPV_cvr] engine_0: ##   0:00:00  Reached cover statement at cov_op2_one in step 1.
SBY 11:47:46 [alu/FPV_cvr] engine_0: ##   0:00:00  Reached cover statement at cov_op1_zero in step 1.
SBY 11:47:46 [alu/FPV_cvr] engine_0: ##   0:00:00  Reached cover statement at cov_carry_true in step 1.
SBY 11:47:46 [alu/FPV_cvr] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace0.vcd
SBY 11:47:46 [alu/FPV_cvr] engine_0: ##   0:00:00  Writing trace to Verilog testbench: engine_0/trace0_tb.v
SBY 11:47:46 [alu/FPV_cvr] engine_0: ##   0:00:00  Writing trace to constraints file: engine_0/trace0.smtc
SBY 11:47:46 [alu/FPV_cvr] engine_0: ##   0:00:00  Writing trace to Yosys witness file: engine_0/trace0.yw
SBY 11:47:46 [alu/FPV_cvr] engine_0: ##   0:00:00  Checking cover reachability in step 1..
SBY 11:47:46 [alu/FPV_cvr] engine_0: ##   0:00:00  Reached cover statement at cov_zero_true in step 1.
SBY 11:47:46 [alu/FPV_cvr] engine_0: ##   0:00:00  Reached cover statement at cov_op1_one in step 1.
SBY 11:47:46 [alu/FPV_cvr] engine_0: ##   0:00:00  Reached cover statement at cov_carry_false in step 1.
SBY 11:47:46 [alu/FPV_cvr] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace1.vcd
SBY 11:47:46 [alu/FPV_cvr] engine_0: ##   0:00:00  Writing trace to Verilog testbench: engine_0/trace1_tb.v
SBY 11:47:46 [alu/FPV_cvr] engine_0: ##   0:00:00  Writing trace to constraints file: engine_0/trace1.smtc
SBY 11:47:46 [alu/FPV_cvr] engine_0: ##   0:00:00  Writing trace to Yosys witness file: engine_0/trace1.yw
SBY 11:47:46 [alu/FPV_cvr] engine_0: ##   0:00:00  Checking cover reachability in step 1..
SBY 11:47:46 [alu/FPV_cvr] engine_0: ##   0:00:00  Reached cover statement at cov_op2_zero in step 1.
SBY 11:47:46 [alu/FPV_cvr] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace2.vcd
SBY 11:47:46 [alu/FPV_cvr] engine_0: ##   0:00:00  Writing trace to Verilog testbench: engine_0/trace2_tb.v
SBY 11:47:46 [alu/FPV_cvr] engine_0: ##   0:00:00  Writing trace to constraints file: engine_0/trace2.smtc
SBY 11:47:46 [alu/FPV_cvr] engine_0: ##   0:00:00  Writing trace to Yosys witness file: engine_0/trace2.yw
SBY 11:47:46 [alu/FPV_cvr] engine_0: ##   0:00:00  Checking cover reachability in step 1..
SBY 11:47:46 [alu/FPV_cvr] engine_0: ##   0:00:00  Reached cover statement at cov_result_one in step 1.
SBY 11:47:46 [alu/FPV_cvr] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace3.vcd
SBY 11:47:46 [alu/FPV_cvr] engine_0: ##   0:00:00  Writing trace to Verilog testbench: engine_0/trace3_tb.v
SBY 11:47:46 [alu/FPV_cvr] engine_0: ##   0:00:00  Writing trace to constraints file: engine_0/trace3.smtc
SBY 11:47:46 [alu/FPV_cvr] engine_0: ##   0:00:00  Writing trace to Yosys witness file: engine_0/trace3.yw
SBY 11:47:46 [alu/FPV_cvr] engine_0: ##   0:00:00  Checking cover reachability in step 1..
SBY 11:47:46 [alu/FPV_cvr] engine_0: ##   0:00:00  Reached cover statement at cover_res4 in step 1.
SBY 11:47:46 [alu/FPV_cvr] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace4.vcd
SBY 11:47:46 [alu/FPV_cvr] engine_0: ##   0:00:00  Writing trace to Verilog testbench: engine_0/trace4_tb.v
SBY 11:47:46 [alu/FPV_cvr] engine_0: ##   0:00:00  Writing trace to constraints file: engine_0/trace4.smtc
SBY 11:47:46 [alu/FPV_cvr] engine_0: ##   0:00:00  Writing trace to Yosys witness file: engine_0/trace4.yw
SBY 11:47:46 [alu/FPV_cvr] engine_0: ##   0:00:00  Checking cover reachability in step 1..
SBY 11:47:46 [alu/FPV_cvr] engine_0: ##   0:00:00  Reached cover statement at cover_res0 in step 1.
SBY 11:47:46 [alu/FPV_cvr] engine_0: ##   0:00:00  Reached cover statement at cov_optest4 in step 1.
SBY 11:47:46 [alu/FPV_cvr] engine_0: ##   0:00:00  Reached cover statement at cov_opcode_zero in step 1.
SBY 11:47:46 [alu/FPV_cvr] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace5.vcd
SBY 11:47:46 [alu/FPV_cvr] engine_0: ##   0:00:00  Writing trace to Verilog testbench: engine_0/trace5_tb.v
SBY 11:47:46 [alu/FPV_cvr] engine_0: ##   0:00:00  Writing trace to constraints file: engine_0/trace5.smtc
SBY 11:47:46 [alu/FPV_cvr] engine_0: ##   0:00:00  Writing trace to Yosys witness file: engine_0/trace5.yw
SBY 11:47:46 [alu/FPV_cvr] engine_0: ##   0:00:00  Checking cover reachability in step 1..
SBY 11:47:46 [alu/FPV_cvr] engine_0: ##   0:00:00  Reached cover statement at cov_optest1 in step 1.
SBY 11:47:46 [alu/FPV_cvr] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace6.vcd
SBY 11:47:46 [alu/FPV_cvr] engine_0: ##   0:00:00  Writing trace to Verilog testbench: engine_0/trace6_tb.v
SBY 11:47:46 [alu/FPV_cvr] engine_0: ##   0:00:00  Writing trace to constraints file: engine_0/trace6.smtc
SBY 11:47:46 [alu/FPV_cvr] engine_0: ##   0:00:00  Writing trace to Yosys witness file: engine_0/trace6.yw
SBY 11:47:46 [alu/FPV_cvr] engine_0: ##   0:00:00  Checking cover reachability in step 1..
SBY 11:47:47 [alu/FPV_cvr] engine_0: ##   0:00:00  Reached cover statement at cover_res3 in step 1.
SBY 11:47:47 [alu/FPV_cvr] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace7.vcd
SBY 11:47:47 [alu/FPV_cvr] engine_0: ##   0:00:00  Writing trace to Verilog testbench: engine_0/trace7_tb.v
SBY 11:47:47 [alu/FPV_cvr] engine_0: ##   0:00:00  Writing trace to constraints file: engine_0/trace7.smtc
SBY 11:47:47 [alu/FPV_cvr] engine_0: ##   0:00:00  Writing trace to Yosys witness file: engine_0/trace7.yw
SBY 11:47:47 [alu/FPV_cvr] engine_0: ##   0:00:00  Checking cover reachability in step 1..
SBY 11:47:47 [alu/FPV_cvr] engine_0: ##   0:00:00  Reached cover statement at cover_res1 in step 1.
SBY 11:47:47 [alu/FPV_cvr] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace8.vcd
SBY 11:47:47 [alu/FPV_cvr] engine_0: ##   0:00:00  Writing trace to Verilog testbench: engine_0/trace8_tb.v
SBY 11:47:47 [alu/FPV_cvr] engine_0: ##   0:00:00  Writing trace to constraints file: engine_0/trace8.smtc
SBY 11:47:47 [alu/FPV_cvr] engine_0: ##   0:00:00  Writing trace to Yosys witness file: engine_0/trace8.yw
SBY 11:47:47 [alu/FPV_cvr] engine_0: ##   0:00:00  Checking cover reachability in step 1..
SBY 11:47:47 [alu/FPV_cvr] engine_0: ##   0:00:00  Reached cover statement at cover_res5 in step 1.
SBY 11:47:47 [alu/FPV_cvr] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace9.vcd
SBY 11:47:47 [alu/FPV_cvr] engine_0: ##   0:00:00  Writing trace to Verilog testbench: engine_0/trace9_tb.v
SBY 11:47:47 [alu/FPV_cvr] engine_0: ##   0:00:00  Writing trace to constraints file: engine_0/trace9.smtc
SBY 11:47:47 [alu/FPV_cvr] engine_0: ##   0:00:00  Writing trace to Yosys witness file: engine_0/trace9.yw
SBY 11:47:47 [alu/FPV_cvr] engine_0: ##   0:00:00  Checking cover reachability in step 1..
SBY 11:47:47 [alu/FPV_cvr] engine_0: ##   0:00:00  Reached cover statement at cover_res6 in step 1.
SBY 11:47:47 [alu/FPV_cvr] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace10.vcd
SBY 11:47:47 [alu/FPV_cvr] engine_0: ##   0:00:00  Writing trace to Verilog testbench: engine_0/trace10_tb.v
SBY 11:47:47 [alu/FPV_cvr] engine_0: ##   0:00:00  Writing trace to constraints file: engine_0/trace10.smtc
SBY 11:47:47 [alu/FPV_cvr] engine_0: ##   0:00:00  Writing trace to Yosys witness file: engine_0/trace10.yw
SBY 11:47:47 [alu/FPV_cvr] engine_0: ##   0:00:00  Checking cover reachability in step 1..
SBY 11:47:47 [alu/FPV_cvr] engine_0: ##   0:00:00  Reached cover statement at cover_res2 in step 1.
SBY 11:47:47 [alu/FPV_cvr] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace11.vcd
SBY 11:47:47 [alu/FPV_cvr] engine_0: ##   0:00:00  Writing trace to Verilog testbench: engine_0/trace11_tb.v
SBY 11:47:47 [alu/FPV_cvr] engine_0: ##   0:00:00  Writing trace to constraints file: engine_0/trace11.smtc
SBY 11:47:47 [alu/FPV_cvr] engine_0: ##   0:00:00  Writing trace to Yosys witness file: engine_0/trace11.yw
SBY 11:47:47 [alu/FPV_cvr] engine_0: ##   0:00:00  Checking cover reachability in step 1..
SBY 11:47:47 [alu/FPV_cvr] engine_0: ##   0:00:00  Reached cover statement at cov_optest2 in step 1.
SBY 11:47:47 [alu/FPV_cvr] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace12.vcd
SBY 11:47:47 [alu/FPV_cvr] engine_0: ##   0:00:00  Writing trace to Verilog testbench: engine_0/trace12_tb.v
SBY 11:47:47 [alu/FPV_cvr] engine_0: ##   0:00:00  Writing trace to constraints file: engine_0/trace12.smtc
SBY 11:47:47 [alu/FPV_cvr] engine_0: ##   0:00:00  Writing trace to Yosys witness file: engine_0/trace12.yw
SBY 11:47:47 [alu/FPV_cvr] engine_0: ##   0:00:00  Status: passed
SBY 11:47:47 [alu/FPV_cvr] engine_0: finished (returncode=0)
SBY 11:47:47 [alu/FPV_cvr] engine_0: Status returned by engine: pass
SBY 11:47:47 [alu/FPV_cvr] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:02 (2)
SBY 11:47:47 [alu/FPV_cvr] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:04 (4)
SBY 11:47:47 [alu/FPV_cvr] summary: engine_0 (smtbmc z3) returned pass
SBY 11:47:47 [alu/FPV_cvr] summary: cover trace: alu/FPV_cvr/engine_0/trace0.vcd
SBY 11:47:47 [alu/FPV_cvr] summary:   reached cover statement alu.cov_carry_true at alu.sv:358.4-358.34 in step 1
SBY 11:47:47 [alu/FPV_cvr] summary:   reached cover statement alu.cov_op1_zero at alu.sv:344.4-344.38 in step 1
SBY 11:47:47 [alu/FPV_cvr] summary:   reached cover statement alu.cov_op2_one at alu.sv:347.4-347.38 in step 1
SBY 11:47:47 [alu/FPV_cvr] summary:   reached cover statement alu.cov_opcode_one at alu.sv:342.4-342.43 in step 1
SBY 11:47:47 [alu/FPV_cvr] summary:   reached cover statement alu.cov_result_zero at alu.sv:366.4-366.44 in step 1
SBY 11:47:47 [alu/FPV_cvr] summary:   and 2 further cover statements
SBY 11:47:47 [alu/FPV_cvr] summary: cover trace: alu/FPV_cvr/engine_0/trace1.vcd
SBY 11:47:47 [alu/FPV_cvr] summary:   reached cover statement alu.cov_carry_false at alu.sv:359.4-359.35 in step 1
SBY 11:47:47 [alu/FPV_cvr] summary:   reached cover statement alu.cov_op1_one at alu.sv:345.4-345.38 in step 1
SBY 11:47:47 [alu/FPV_cvr] summary:   reached cover statement alu.cov_zero_true at alu.sv:362.4-362.32 in step 1
SBY 11:47:47 [alu/FPV_cvr] summary: cover trace: alu/FPV_cvr/engine_0/trace10.vcd
SBY 11:47:47 [alu/FPV_cvr] summary:   reached cover statement alu.cover_res6 at alu.sv:389.6-389.50 in step 1
SBY 11:47:47 [alu/FPV_cvr] summary: cover trace: alu/FPV_cvr/engine_0/trace11.vcd
SBY 11:47:47 [alu/FPV_cvr] summary:   reached cover statement alu.cover_res2 at alu.sv:377.6-377.51 in step 1
SBY 11:47:47 [alu/FPV_cvr] summary: cover trace: alu/FPV_cvr/engine_0/trace12.vcd
SBY 11:47:47 [alu/FPV_cvr] summary:   reached cover statement alu.cov_optest2 at alu.sv:352.4-352.56 in step 1
SBY 11:47:47 [alu/FPV_cvr] summary: and 8 further traces
SBY 11:47:47 [alu/FPV_cvr] summary: see alu/FPV_cvr/PASS for a complete summary
SBY 11:47:47 [alu/FPV_cvr] DONE (PASS, rc=0)
</system-out>
<system-err>
</system-err>
</testsuite>
</testsuites>
