Analysis & Synthesis report for TP_voilier
Fri Dec 09 17:29:04 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |soc|soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_debug_slave_wrapper:the_soc_cpu_cpu_debug_slave_wrapper|soc_cpu_cpu_debug_slave_tck:the_soc_cpu_cpu_debug_slave_tck|DRsize
 11. State Machine - |soc|bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|Machine_etat:Machine_etat_inst|current_st
 12. State Machine - |soc|bus_avalon_f2:bus_avalon_f2_0|ConversionVitesseVent:anemometre_inst|def_etats:def_etats_inst|current_st
 13. State Machine - |soc|bus_avalon:bus_avalon_0|Conversion_Adaptation:cap_inst|def_etats:def_etats_inst|current_st
 14. Registers Protected by Synthesis
 15. User-Specified and Inferred Latches
 16. Registers Removed During Synthesis
 17. Removed Registers Triggering Further Register Optimizations
 18. General Register Statistics
 19. Inverted Register Statistics
 20. Multiplexer Restructuring Statistics (Restructuring Performed)
 21. Source assignments for soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_register_bank_a_module:soc_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated
 22. Source assignments for soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_register_bank_b_module:soc_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated
 23. Source assignments for soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_oci_debug:the_soc_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 24. Source assignments for soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_ocimem:the_soc_cpu_cpu_nios2_ocimem|soc_cpu_cpu_ociram_sp_ram_module:soc_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated
 25. Source assignments for soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_debug_slave_wrapper:the_soc_cpu_cpu_debug_slave_wrapper|soc_cpu_cpu_debug_slave_tck:the_soc_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 26. Source assignments for soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_debug_slave_wrapper:the_soc_cpu_cpu_debug_slave_wrapper|soc_cpu_cpu_debug_slave_tck:the_soc_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 27. Source assignments for soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_debug_slave_wrapper:the_soc_cpu_cpu_debug_slave_wrapper|soc_cpu_cpu_debug_slave_sysclk:the_soc_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 28. Source assignments for soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_debug_slave_wrapper:the_soc_cpu_cpu_debug_slave_wrapper|soc_cpu_cpu_debug_slave_sysclk:the_soc_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 29. Source assignments for soc_jtag_uart:jtag_uart|soc_jtag_uart_scfifo_w:the_soc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
 30. Source assignments for soc_jtag_uart:jtag_uart|soc_jtag_uart_scfifo_r:the_soc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
 31. Source assignments for soc_ram:ram|altsyncram:the_altsyncram|altsyncram_a712:auto_generated
 32. Source assignments for soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_demux:cmd_demux
 33. Source assignments for soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 34. Source assignments for soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux:rsp_demux
 35. Source assignments for soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux:rsp_demux_001
 36. Source assignments for soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux:rsp_demux_002
 37. Source assignments for soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux:rsp_demux_003
 38. Source assignments for soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_demux_001:rsp_demux_004
 39. Source assignments for soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux:rsp_demux_005
 40. Source assignments for soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux:rsp_demux_006
 41. Source assignments for soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux:rsp_demux_007
 42. Source assignments for soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux:rsp_demux_008
 43. Source assignments for soc_rst_controller:rst_controller|altera_reset_controller:rst_controller
 44. Source assignments for soc_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 45. Source assignments for soc_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 46. Source assignments for soc_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 47. Source assignments for soc_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 48. Source assignments for sld_signaltap:auto_signaltap_0
 49. Parameter Settings for User Entity Instance: bus_avalon:bus_avalon_0|Conversion_Adaptation:cap_inst|cascadeCompteurs:cascadeCompteurs_inst|counter:counter_inst_cascade
 50. Parameter Settings for User Entity Instance: bus_avalon:bus_avalon_0|Conversion_Adaptation:cap_inst|cascadeCompteurs:cascadeCompteurs_inst|counter:counter_inst_horloge
 51. Parameter Settings for User Entity Instance: bus_avalon:bus_avalon_0|Conversion_Adaptation:cap_inst|registre:registre_inst
 52. Parameter Settings for User Entity Instance: bus_avalon:bus_avalon_0|Conversion_Adaptation:cap_inst|counter:counter_seconde_inst
 53. Parameter Settings for User Entity Instance: bus_avalon:bus_avalon_0|Conversion_Adaptation:cap_inst|registre:registre2_inst
 54. Parameter Settings for User Entity Instance: bus_avalon:bus_avalon_0|Conversion_Adaptation:cap_inst|registre:registre3_inst
 55. Parameter Settings for User Entity Instance: bus_avalon_f2:bus_avalon_f2_0|ConversionVitesseVent:anemometre_inst|counter:inst_cascade
 56. Parameter Settings for User Entity Instance: bus_avalon_f2:bus_avalon_f2_0|ConversionVitesseVent:anemometre_inst|counter:inst_horloge
 57. Parameter Settings for User Entity Instance: bus_avalon_f2:bus_avalon_f2_0|ConversionVitesseVent:anemometre_inst|registre:inst_registre
 58. Parameter Settings for User Entity Instance: bus_avalon_f2:bus_avalon_f2_0|ConversionVitesseVent:anemometre_inst|registre:registre3_inst
 59. Parameter Settings for User Entity Instance: bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_temps_appui_bouton:gestion_btn_auto_inst|counter:counter_inst
 60. Parameter Settings for User Entity Instance: bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_temps_appui_bouton:gestion_btn_babord_inst|counter:counter_inst
 61. Parameter Settings for User Entity Instance: bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_temps_appui_bouton:gestion_btn_tribord_inst|counter:counter_inst
 62. Parameter Settings for User Entity Instance: bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_bip:gestion_bip_inst|counter:counter_bip_inst
 63. Parameter Settings for User Entity Instance: bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_bip:gestion_bip_inst|counter:counter_attente_bip_inst
 64. Parameter Settings for User Entity Instance: bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_leds:gestion_leds_inst|gestion_bip:gestion_led_mode_auto_babord_inst|counter:counter_bip_inst
 65. Parameter Settings for User Entity Instance: bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_leds:gestion_leds_inst|gestion_bip:gestion_led_mode_auto_babord_inst|counter:counter_attente_bip_inst
 66. Parameter Settings for User Entity Instance: bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_leds:gestion_leds_inst|counter:counter_allume_led_stby_inst
 67. Parameter Settings for User Entity Instance: bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_leds:gestion_leds_inst|counter:counter_eteindre_led_stby_inst
 68. Parameter Settings for User Entity Instance: soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_register_bank_a_module:soc_cpu_cpu_register_bank_a
 69. Parameter Settings for User Entity Instance: soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_register_bank_a_module:soc_cpu_cpu_register_bank_a|altsyncram:the_altsyncram
 70. Parameter Settings for User Entity Instance: soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_register_bank_b_module:soc_cpu_cpu_register_bank_b
 71. Parameter Settings for User Entity Instance: soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_register_bank_b_module:soc_cpu_cpu_register_bank_b|altsyncram:the_altsyncram
 72. Parameter Settings for User Entity Instance: soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_oci_debug:the_soc_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 73. Parameter Settings for User Entity Instance: soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_ocimem:the_soc_cpu_cpu_nios2_ocimem|soc_cpu_cpu_ociram_sp_ram_module:soc_cpu_cpu_ociram_sp_ram
 74. Parameter Settings for User Entity Instance: soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_ocimem:the_soc_cpu_cpu_nios2_ocimem|soc_cpu_cpu_ociram_sp_ram_module:soc_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram
 75. Parameter Settings for User Entity Instance: soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_debug_slave_wrapper:the_soc_cpu_cpu_debug_slave_wrapper|soc_cpu_cpu_debug_slave_tck:the_soc_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 76. Parameter Settings for User Entity Instance: soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_debug_slave_wrapper:the_soc_cpu_cpu_debug_slave_wrapper|soc_cpu_cpu_debug_slave_tck:the_soc_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 77. Parameter Settings for User Entity Instance: soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_debug_slave_wrapper:the_soc_cpu_cpu_debug_slave_wrapper|soc_cpu_cpu_debug_slave_sysclk:the_soc_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 78. Parameter Settings for User Entity Instance: soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_debug_slave_wrapper:the_soc_cpu_cpu_debug_slave_wrapper|soc_cpu_cpu_debug_slave_sysclk:the_soc_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 79. Parameter Settings for User Entity Instance: soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_debug_slave_wrapper:the_soc_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:soc_cpu_cpu_debug_slave_phy
 80. Parameter Settings for User Entity Instance: soc_jtag_uart:jtag_uart|soc_jtag_uart_scfifo_w:the_soc_jtag_uart_scfifo_w|scfifo:wfifo
 81. Parameter Settings for User Entity Instance: soc_jtag_uart:jtag_uart|soc_jtag_uart_scfifo_r:the_soc_jtag_uart_scfifo_r|scfifo:rfifo
 82. Parameter Settings for User Entity Instance: soc_ram:ram|altsyncram:the_altsyncram
 83. Parameter Settings for User Entity Instance: soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator
 84. Parameter Settings for User Entity Instance: soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator
 85. Parameter Settings for User Entity Instance: soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator
 86. Parameter Settings for User Entity Instance: soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bus_avalon_0_avalon_slave_0_translator
 87. Parameter Settings for User Entity Instance: soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bus_avalon_f7_0_avalon_slave_0_translator
 88. Parameter Settings for User Entity Instance: soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bus_avalon_f2_0_avalon_slave_0_translator
 89. Parameter Settings for User Entity Instance: soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator
 90. Parameter Settings for User Entity Instance: soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator
 91. Parameter Settings for User Entity Instance: soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator
 92. Parameter Settings for User Entity Instance: soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s2_translator
 93. Parameter Settings for User Entity Instance: soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s1_translator
 94. Parameter Settings for User Entity Instance: soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent
 95. Parameter Settings for User Entity Instance: soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent
 96. Parameter Settings for User Entity Instance: soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent
 97. Parameter Settings for User Entity Instance: soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 98. Parameter Settings for User Entity Instance: soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo
 99. Parameter Settings for User Entity Instance: soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bus_avalon_0_avalon_slave_0_agent
100. Parameter Settings for User Entity Instance: soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bus_avalon_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
101. Parameter Settings for User Entity Instance: soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bus_avalon_0_avalon_slave_0_agent_rsp_fifo
102. Parameter Settings for User Entity Instance: soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bus_avalon_f7_0_avalon_slave_0_agent
103. Parameter Settings for User Entity Instance: soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bus_avalon_f7_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
104. Parameter Settings for User Entity Instance: soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bus_avalon_f7_0_avalon_slave_0_agent_rsp_fifo
105. Parameter Settings for User Entity Instance: soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bus_avalon_f2_0_avalon_slave_0_agent
106. Parameter Settings for User Entity Instance: soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bus_avalon_f2_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
107. Parameter Settings for User Entity Instance: soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bus_avalon_f2_0_avalon_slave_0_agent_rsp_fifo
108. Parameter Settings for User Entity Instance: soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent
109. Parameter Settings for User Entity Instance: soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
110. Parameter Settings for User Entity Instance: soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo
111. Parameter Settings for User Entity Instance: soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:buttons_s1_agent
112. Parameter Settings for User Entity Instance: soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:buttons_s1_agent|altera_merlin_burst_uncompressor:uncompressor
113. Parameter Settings for User Entity Instance: soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo
114. Parameter Settings for User Entity Instance: soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent
115. Parameter Settings for User Entity Instance: soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor
116. Parameter Settings for User Entity Instance: soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo
117. Parameter Settings for User Entity Instance: soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s2_agent
118. Parameter Settings for User Entity Instance: soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s2_agent|altera_merlin_burst_uncompressor:uncompressor
119. Parameter Settings for User Entity Instance: soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s2_agent_rsp_fifo
120. Parameter Settings for User Entity Instance: soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent
121. Parameter Settings for User Entity Instance: soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor
122. Parameter Settings for User Entity Instance: soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo
123. Parameter Settings for User Entity Instance: soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router:router|soc_mm_interconnect_0_router_default_decode:the_default_decode
124. Parameter Settings for User Entity Instance: soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_001:router_001|soc_mm_interconnect_0_router_001_default_decode:the_default_decode
125. Parameter Settings for User Entity Instance: soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_002:router_002|soc_mm_interconnect_0_router_002_default_decode:the_default_decode
126. Parameter Settings for User Entity Instance: soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_002:router_003|soc_mm_interconnect_0_router_002_default_decode:the_default_decode
127. Parameter Settings for User Entity Instance: soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_002:router_004|soc_mm_interconnect_0_router_002_default_decode:the_default_decode
128. Parameter Settings for User Entity Instance: soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_002:router_005|soc_mm_interconnect_0_router_002_default_decode:the_default_decode
129. Parameter Settings for User Entity Instance: soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_006:router_006|soc_mm_interconnect_0_router_006_default_decode:the_default_decode
130. Parameter Settings for User Entity Instance: soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_002:router_007|soc_mm_interconnect_0_router_002_default_decode:the_default_decode
131. Parameter Settings for User Entity Instance: soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_002:router_008|soc_mm_interconnect_0_router_002_default_decode:the_default_decode
132. Parameter Settings for User Entity Instance: soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_002:router_009|soc_mm_interconnect_0_router_002_default_decode:the_default_decode
133. Parameter Settings for User Entity Instance: soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_010:router_010|soc_mm_interconnect_0_router_010_default_decode:the_default_decode
134. Parameter Settings for User Entity Instance: soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb
135. Parameter Settings for User Entity Instance: soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
136. Parameter Settings for User Entity Instance: soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
137. Parameter Settings for User Entity Instance: soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
138. Parameter Settings for User Entity Instance: soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
139. Parameter Settings for User Entity Instance: soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
140. Parameter Settings for User Entity Instance: soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
141. Parameter Settings for User Entity Instance: soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
142. Parameter Settings for User Entity Instance: soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
143. Parameter Settings for User Entity Instance: soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
144. Parameter Settings for User Entity Instance: soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
145. Parameter Settings for User Entity Instance: soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005
146. Parameter Settings for User Entity Instance: soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006
147. Parameter Settings for User Entity Instance: soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007
148. Parameter Settings for User Entity Instance: soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008
149. Parameter Settings for User Entity Instance: soc_rst_controller:rst_controller
150. Parameter Settings for User Entity Instance: soc_rst_controller:rst_controller|altera_reset_controller:rst_controller
151. Parameter Settings for User Entity Instance: soc_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
152. Parameter Settings for User Entity Instance: soc_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
153. Parameter Settings for User Entity Instance: soc_rst_controller_001:rst_controller_001
154. Parameter Settings for User Entity Instance: soc_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001
155. Parameter Settings for User Entity Instance: soc_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
156. Parameter Settings for User Entity Instance: soc_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
157. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
158. Parameter Settings for Inferred Entity Instance: bus_avalon:bus_avalon_0|Conversion_Adaptation:cap_inst|conversion_degres:conversion_degres_inst|lpm_divide:Div0
159. altsyncram Parameter Settings by Entity Instance
160. scfifo Parameter Settings by Entity Instance
161. Port Connectivity Checks: "soc_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
162. Port Connectivity Checks: "soc_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001"
163. Port Connectivity Checks: "soc_rst_controller_001:rst_controller_001"
164. Port Connectivity Checks: "soc_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
165. Port Connectivity Checks: "soc_rst_controller:rst_controller|altera_reset_controller:rst_controller"
166. Port Connectivity Checks: "soc_rst_controller:rst_controller"
167. Port Connectivity Checks: "soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
168. Port Connectivity Checks: "soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
169. Port Connectivity Checks: "soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
170. Port Connectivity Checks: "soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_010:router_010|soc_mm_interconnect_0_router_010_default_decode:the_default_decode"
171. Port Connectivity Checks: "soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_006:router_006|soc_mm_interconnect_0_router_006_default_decode:the_default_decode"
172. Port Connectivity Checks: "soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_002:router_002|soc_mm_interconnect_0_router_002_default_decode:the_default_decode"
173. Port Connectivity Checks: "soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_001:router_001|soc_mm_interconnect_0_router_001_default_decode:the_default_decode"
174. Port Connectivity Checks: "soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router:router|soc_mm_interconnect_0_router_default_decode:the_default_decode"
175. Port Connectivity Checks: "soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo"
176. Port Connectivity Checks: "soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent"
177. Port Connectivity Checks: "soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s2_agent_rsp_fifo"
178. Port Connectivity Checks: "soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s2_agent"
179. Port Connectivity Checks: "soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo"
180. Port Connectivity Checks: "soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent"
181. Port Connectivity Checks: "soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo"
182. Port Connectivity Checks: "soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:buttons_s1_agent"
183. Port Connectivity Checks: "soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo"
184. Port Connectivity Checks: "soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent"
185. Port Connectivity Checks: "soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bus_avalon_f2_0_avalon_slave_0_agent_rsp_fifo"
186. Port Connectivity Checks: "soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bus_avalon_f2_0_avalon_slave_0_agent"
187. Port Connectivity Checks: "soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bus_avalon_f7_0_avalon_slave_0_agent_rsp_fifo"
188. Port Connectivity Checks: "soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bus_avalon_f7_0_avalon_slave_0_agent"
189. Port Connectivity Checks: "soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bus_avalon_0_avalon_slave_0_agent_rsp_fifo"
190. Port Connectivity Checks: "soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bus_avalon_0_avalon_slave_0_agent"
191. Port Connectivity Checks: "soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
192. Port Connectivity Checks: "soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent"
193. Port Connectivity Checks: "soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent"
194. Port Connectivity Checks: "soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent"
195. Port Connectivity Checks: "soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s1_translator"
196. Port Connectivity Checks: "soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s2_translator"
197. Port Connectivity Checks: "soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator"
198. Port Connectivity Checks: "soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator"
199. Port Connectivity Checks: "soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator"
200. Port Connectivity Checks: "soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bus_avalon_f2_0_avalon_slave_0_translator"
201. Port Connectivity Checks: "soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bus_avalon_f7_0_avalon_slave_0_translator"
202. Port Connectivity Checks: "soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bus_avalon_0_avalon_slave_0_translator"
203. Port Connectivity Checks: "soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"
204. Port Connectivity Checks: "soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator"
205. Port Connectivity Checks: "soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator"
206. Port Connectivity Checks: "soc_ram:ram"
207. Port Connectivity Checks: "soc_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_jtag_uart_alt_jtag_atlantic"
208. Port Connectivity Checks: "soc_jtag_uart:jtag_uart"
209. Port Connectivity Checks: "soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_debug_slave_wrapper:the_soc_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:soc_cpu_cpu_debug_slave_phy"
210. Port Connectivity Checks: "soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_debug_slave_wrapper:the_soc_cpu_cpu_debug_slave_wrapper|soc_cpu_cpu_debug_slave_sysclk:the_soc_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
211. Port Connectivity Checks: "soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_debug_slave_wrapper:the_soc_cpu_cpu_debug_slave_wrapper|soc_cpu_cpu_debug_slave_sysclk:the_soc_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
212. Port Connectivity Checks: "soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_oci_pib:the_soc_cpu_cpu_nios2_oci_pib"
213. Port Connectivity Checks: "soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_oci_fifo:the_soc_cpu_cpu_nios2_oci_fifo|soc_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_soc_cpu_cpu_nios2_oci_fifo_wrptr_inc"
214. Port Connectivity Checks: "soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_oci_dtrace:the_soc_cpu_cpu_nios2_oci_dtrace|soc_cpu_cpu_nios2_oci_td_mode:soc_cpu_cpu_nios2_oci_trc_ctrl_td_mode"
215. Port Connectivity Checks: "soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_oci_itrace:the_soc_cpu_cpu_nios2_oci_itrace"
216. Port Connectivity Checks: "soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_oci_dbrk:the_soc_cpu_cpu_nios2_oci_dbrk"
217. Port Connectivity Checks: "soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_oci_xbrk:the_soc_cpu_cpu_nios2_oci_xbrk"
218. Port Connectivity Checks: "soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_oci_debug:the_soc_cpu_cpu_nios2_oci_debug"
219. Port Connectivity Checks: "soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci"
220. Port Connectivity Checks: "soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_test_bench:the_soc_cpu_cpu_test_bench"
221. Port Connectivity Checks: "soc_cpu:cpu"
222. Port Connectivity Checks: "bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_leds:gestion_leds_inst|edge_detector:edge_detector_05_sec_inst"
223. Port Connectivity Checks: "bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_leds:gestion_leds_inst|edge_detector:edge_detector_1_sec_inst"
224. Port Connectivity Checks: "bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_leds:gestion_leds_inst|gestion_bip:gestion_led_mode_auto_babord_inst"
225. Port Connectivity Checks: "bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_bip:gestion_bip_inst|edge_detector:edge_detector_05_sec_inst"
226. Port Connectivity Checks: "bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_bip:gestion_bip_inst|edge_detector:edge_detector_1_sec_inst"
227. Port Connectivity Checks: "bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_bip:gestion_bip_inst"
228. Port Connectivity Checks: "bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_temps_appui_bouton:gestion_btn_auto_inst|edge_detector:edge_detector_inst"
229. Port Connectivity Checks: "bus_avalon_f7:bus_avalon_f7_0"
230. Port Connectivity Checks: "bus_avalon_f2:bus_avalon_f2_0|ConversionVitesseVent:anemometre_inst|edge_detector:inst_edge_detector"
231. Port Connectivity Checks: "bus_avalon_f2:bus_avalon_f2_0|ConversionVitesseVent:anemometre_inst|counter:inst_horloge"
232. Port Connectivity Checks: "bus_avalon_f2:bus_avalon_f2_0"
233. Port Connectivity Checks: "bus_avalon:bus_avalon_0|Conversion_Adaptation:cap_inst|counter:counter_seconde_inst"
234. Port Connectivity Checks: "bus_avalon:bus_avalon_0|Conversion_Adaptation:cap_inst|edge_detector:edge_detector_inst|basculeD:basculeD_inst"
235. Port Connectivity Checks: "bus_avalon:bus_avalon_0|Conversion_Adaptation:cap_inst|edge_detector:edge_detector_inst"
236. Port Connectivity Checks: "bus_avalon:bus_avalon_0|Conversion_Adaptation:cap_inst|cascadeCompteurs:cascadeCompteurs_inst|counter:counter_inst_horloge"
237. Port Connectivity Checks: "bus_avalon:bus_avalon_0|Conversion_Adaptation:cap_inst|basculeD:basculeD_inst"
238. Port Connectivity Checks: "bus_avalon:bus_avalon_0|Conversion_Adaptation:cap_inst"
239. Port Connectivity Checks: "bus_avalon:bus_avalon_0"
240. Signal Tap Logic Analyzer Settings
241. Post-Synthesis Netlist Statistics for Top Partition
242. Elapsed Time Per Partition
243. Connections to In-System Debugging Instance "auto_signaltap_0"
244. Analysis & Synthesis Messages
245. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Dec 09 17:29:04 2022       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; TP_voilier                                  ;
; Top-level Entity Name              ; soc                                         ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 3,617                                       ;
;     Total combinational functions  ; 2,925                                       ;
;     Dedicated logic registers      ; 2,111                                       ;
; Total registers                    ; 2111                                        ;
; Total pins                         ; 20                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 309,248                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                            ; soc                ; TP_voilier         ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                    ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                             ; Library     ;
+-------------------------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; gestion_temps_appui_bouton.vhd                                                      ; yes             ; User VHDL File                               ; C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/gestion_temps_appui_bouton.vhd                                                      ;             ;
; Machine_etat.vhd                                                                    ; yes             ; User VHDL File                               ; C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/Machine_etat.vhd                                                                    ;             ;
; gestion_leds.vhd                                                                    ; yes             ; User VHDL File                               ; C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/gestion_leds.vhd                                                                    ;             ;
; gestion_bip.vhd                                                                     ; yes             ; User VHDL File                               ; C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/gestion_bip.vhd                                                                     ;             ;
; gestion_barre.vhd                                                                   ; yes             ; User VHDL File                               ; C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/gestion_barre.vhd                                                                   ;             ;
; soc/synthesis/soc.vhd                                                               ; yes             ; User VHDL File                               ; C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/soc.vhd                                                               ; soc         ;
; soc/synthesis/soc_rst_controller.vhd                                                ; yes             ; User VHDL File                               ; C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/soc_rst_controller.vhd                                                ; soc         ;
; soc/synthesis/soc_rst_controller_001.vhd                                            ; yes             ; User VHDL File                               ; C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/soc_rst_controller_001.vhd                                            ; soc         ;
; soc/synthesis/submodules/altera_reset_controller.v                                  ; yes             ; User Verilog HDL File                        ; C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/altera_reset_controller.v                                  ; soc         ;
; soc/synthesis/submodules/altera_reset_synchronizer.v                                ; yes             ; User Verilog HDL File                        ; C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/altera_reset_synchronizer.v                                ; soc         ;
; soc/synthesis/submodules/soc_irq_mapper.sv                                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_irq_mapper.sv                                          ; soc         ;
; soc/synthesis/submodules/soc_mm_interconnect_0.v                                    ; yes             ; User Verilog HDL File                        ; C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0.v                                    ; soc         ;
; soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; User Verilog HDL File                        ; C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter.v                  ; soc         ;
; soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; soc         ;
; soc/synthesis/submodules/soc_mm_interconnect_0_rsp_mux_001.sv                       ; yes             ; User SystemVerilog HDL File                  ; C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0_rsp_mux_001.sv                       ; soc         ;
; soc/synthesis/submodules/altera_merlin_arbitrator.sv                                ; yes             ; User SystemVerilog HDL File                  ; C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/altera_merlin_arbitrator.sv                                ; soc         ;
; soc/synthesis/submodules/soc_mm_interconnect_0_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0_rsp_mux.sv                           ; soc         ;
; soc/synthesis/submodules/soc_mm_interconnect_0_rsp_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0_rsp_demux.sv                         ; soc         ;
; soc/synthesis/submodules/soc_mm_interconnect_0_cmd_mux_004.sv                       ; yes             ; User SystemVerilog HDL File                  ; C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0_cmd_mux_004.sv                       ; soc         ;
; soc/synthesis/submodules/soc_mm_interconnect_0_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0_cmd_mux.sv                           ; soc         ;
; soc/synthesis/submodules/soc_mm_interconnect_0_cmd_demux_001.sv                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0_cmd_demux_001.sv                     ; soc         ;
; soc/synthesis/submodules/soc_mm_interconnect_0_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0_cmd_demux.sv                         ; soc         ;
; soc/synthesis/submodules/soc_mm_interconnect_0_router_010.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0_router_010.sv                        ; soc         ;
; soc/synthesis/submodules/soc_mm_interconnect_0_router_006.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0_router_006.sv                        ; soc         ;
; soc/synthesis/submodules/soc_mm_interconnect_0_router_002.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0_router_002.sv                        ; soc         ;
; soc/synthesis/submodules/soc_mm_interconnect_0_router_001.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0_router_001.sv                        ; soc         ;
; soc/synthesis/submodules/soc_mm_interconnect_0_router.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0_router.sv                            ; soc         ;
; soc/synthesis/submodules/altera_avalon_sc_fifo.v                                    ; yes             ; User Verilog HDL File                        ; C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/altera_avalon_sc_fifo.v                                    ; soc         ;
; soc/synthesis/submodules/altera_merlin_slave_agent.sv                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/altera_merlin_slave_agent.sv                               ; soc         ;
; soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv                        ; soc         ;
; soc/synthesis/submodules/altera_merlin_master_agent.sv                              ; yes             ; User SystemVerilog HDL File                  ; C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/altera_merlin_master_agent.sv                              ; soc         ;
; soc/synthesis/submodules/altera_merlin_slave_translator.sv                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/altera_merlin_slave_translator.sv                          ; soc         ;
; soc/synthesis/submodules/altera_merlin_master_translator.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/altera_merlin_master_translator.sv                         ; soc         ;
; soc/synthesis/submodules/soc_ram.v                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_ram.v                                                  ; soc         ;
; soc/synthesis/submodules/soc_leds.v                                                 ; yes             ; User Verilog HDL File                        ; C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_leds.v                                                 ; soc         ;
; soc/synthesis/submodules/soc_jtag_uart.v                                            ; yes             ; User Verilog HDL File                        ; C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_jtag_uart.v                                            ; soc         ;
; soc/synthesis/submodules/soc_cpu.v                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu.v                                                  ; soc         ;
; soc/synthesis/submodules/soc_cpu_cpu.v                                              ; yes             ; User Verilog HDL File                        ; C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu.v                                              ; soc         ;
; soc/synthesis/submodules/soc_cpu_cpu_debug_slave_sysclk.v                           ; yes             ; User Verilog HDL File                        ; C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu_debug_slave_sysclk.v                           ; soc         ;
; soc/synthesis/submodules/soc_cpu_cpu_debug_slave_tck.v                              ; yes             ; User Verilog HDL File                        ; C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu_debug_slave_tck.v                              ; soc         ;
; soc/synthesis/submodules/soc_cpu_cpu_debug_slave_wrapper.v                          ; yes             ; User Verilog HDL File                        ; C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu_debug_slave_wrapper.v                          ; soc         ;
; soc/synthesis/submodules/soc_cpu_cpu_test_bench.v                                   ; yes             ; User Verilog HDL File                        ; C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu_test_bench.v                                   ; soc         ;
; soc/synthesis/submodules/soc_buttons.v                                              ; yes             ; User Verilog HDL File                        ; C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_buttons.v                                              ; soc         ;
; soc/synthesis/submodules/bus_avalon_f7.vhd                                          ; yes             ; User VHDL File                               ; C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/bus_avalon_f7.vhd                                          ; soc         ;
; soc/synthesis/submodules/bus_avalon_f2.vhd                                          ; yes             ; User VHDL File                               ; C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/bus_avalon_f2.vhd                                          ; soc         ;
; soc/synthesis/submodules/bus_avalon.vhd                                             ; yes             ; User VHDL File                               ; C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/bus_avalon.vhd                                             ; soc         ;
; registre.vhd                                                                        ; yes             ; User VHDL File                               ; C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/registre.vhd                                                                        ;             ;
; edge_detector.vhd                                                                   ; yes             ; User VHDL File                               ; C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/edge_detector.vhd                                                                   ;             ;
; def_etats.vhd                                                                       ; yes             ; User VHDL File                               ; C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/def_etats.vhd                                                                       ;             ;
; counter.vhd                                                                         ; yes             ; User VHDL File                               ; C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/counter.vhd                                                                         ;             ;
; ConversionVitesseVent.vhd                                                           ; yes             ; User VHDL File                               ; C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/ConversionVitesseVent.vhd                                                           ;             ;
; conversion_degres.vhd                                                               ; yes             ; User VHDL File                               ; C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/conversion_degres.vhd                                                               ;             ;
; Conversion_Adaptation.vhd                                                           ; yes             ; User VHDL File                               ; C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/Conversion_Adaptation.vhd                                                           ;             ;
; cascadeCompteurs.vhd                                                                ; yes             ; User VHDL File                               ; C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/cascadeCompteurs.vhd                                                                ;             ;
; basculeD.vhd                                                                        ; yes             ; User VHDL File                               ; C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/basculeD.vhd                                                                        ;             ;
; altsyncram.tdf                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                    ;             ;
; stratix_ram_block.inc                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                             ;             ;
; lpm_mux.inc                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                       ;             ;
; lpm_decode.inc                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                    ;             ;
; aglobal181.inc                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                                    ;             ;
; a_rdenreg.inc                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                     ;             ;
; altrom.inc                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                                        ;             ;
; altram.inc                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                                        ;             ;
; altdpram.inc                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                                      ;             ;
; db/altsyncram_6mc1.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/db/altsyncram_6mc1.tdf                                                              ;             ;
; altera_std_synchronizer.v                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                         ;             ;
; db/altsyncram_ac71.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/db/altsyncram_ac71.tdf                                                              ;             ;
; sld_virtual_jtag_basic.v                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                          ;             ;
; sld_jtag_endpoint_adapter.vhd                                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                     ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                 ;             ;
; scfifo.tdf                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf                                                                        ;             ;
; a_regfifo.inc                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_regfifo.inc                                                                     ;             ;
; a_dpfifo.inc                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                      ;             ;
; a_i2fifo.inc                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                      ;             ;
; a_fffifo.inc                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.inc                                                                      ;             ;
; a_f2fifo.inc                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                      ;             ;
; db/scfifo_jr21.tdf                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/db/scfifo_jr21.tdf                                                                  ;             ;
; db/a_dpfifo_l011.tdf                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/db/a_dpfifo_l011.tdf                                                                ;             ;
; db/a_fefifo_7cf.tdf                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/db/a_fefifo_7cf.tdf                                                                 ;             ;
; db/cntr_do7.tdf                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/db/cntr_do7.tdf                                                                     ;             ;
; db/altsyncram_nio1.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/db/altsyncram_nio1.tdf                                                              ;             ;
; db/cntr_1ob.tdf                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/db/cntr_1ob.tdf                                                                     ;             ;
; alt_jtag_atlantic.v                                                                 ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                               ;             ;
; db/altsyncram_a712.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/db/altsyncram_a712.tdf                                                              ;             ;
; sld_signaltap.vhd                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                 ;             ;
; sld_signaltap_impl.vhd                                                              ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                            ;             ;
; sld_ela_control.vhd                                                                 ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                               ;             ;
; lpm_shiftreg.tdf                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                  ;             ;
; lpm_constant.inc                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_constant.inc                                                                  ;             ;
; dffeea.inc                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dffeea.inc                                                                        ;             ;
; sld_mbpmg.vhd                                                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                     ;             ;
; sld_ela_trigger_flow_mgr.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                      ;             ;
; sld_buffer_manager.vhd                                                              ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                            ;             ;
; db/altsyncram_ja24.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/db/altsyncram_ja24.tdf                                                              ;             ;
; altdpram.tdf                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.tdf                                                                      ;             ;
; memmodes.inc                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/memmodes.inc                                                                    ;             ;
; a_hdffe.inc                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_hdffe.inc                                                                       ;             ;
; alt_le_rden_reg.inc                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                               ;             ;
; altsyncram.inc                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.inc                                                                    ;             ;
; lpm_mux.tdf                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                                       ;             ;
; muxlut.inc                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/muxlut.inc                                                                        ;             ;
; bypassff.inc                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/bypassff.inc                                                                      ;             ;
; altshift.inc                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.inc                                                                      ;             ;
; db/mux_psc.tdf                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/db/mux_psc.tdf                                                                      ;             ;
; lpm_decode.tdf                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                                    ;             ;
; declut.inc                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/declut.inc                                                                        ;             ;
; lpm_compare.inc                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                   ;             ;
; db/decode_dvf.tdf                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/db/decode_dvf.tdf                                                                   ;             ;
; lpm_counter.tdf                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                                   ;             ;
; lpm_add_sub.inc                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                   ;             ;
; cmpconst.inc                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cmpconst.inc                                                                      ;             ;
; lpm_counter.inc                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.inc                                                                   ;             ;
; alt_counter_stratix.inc                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                           ;             ;
; db/cntr_igi.tdf                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/db/cntr_igi.tdf                                                                     ;             ;
; db/cmpr_sgc.tdf                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/db/cmpr_sgc.tdf                                                                     ;             ;
; db/cntr_89j.tdf                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/db/cntr_89j.tdf                                                                     ;             ;
; db/cntr_cgi.tdf                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/db/cntr_cgi.tdf                                                                     ;             ;
; db/cmpr_rgc.tdf                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/db/cmpr_rgc.tdf                                                                     ;             ;
; db/cntr_23j.tdf                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/db/cntr_23j.tdf                                                                     ;             ;
; db/cmpr_ngc.tdf                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/db/cmpr_ngc.tdf                                                                     ;             ;
; sld_rom_sr.vhd                                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                    ;             ;
; sld_hub.vhd                                                                         ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                       ; altera_sld  ;
; db/ip/sldd32419e8/alt_sld_fab.v                                                     ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/db/ip/sldd32419e8/alt_sld_fab.v                                                     ; alt_sld_fab ;
; db/ip/sldd32419e8/submodules/alt_sld_fab_alt_sld_fab.v                              ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/db/ip/sldd32419e8/submodules/alt_sld_fab_alt_sld_fab.v                              ; alt_sld_fab ;
; db/ip/sldd32419e8/submodules/alt_sld_fab_alt_sld_fab_ident.sv                       ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/db/ip/sldd32419e8/submodules/alt_sld_fab_alt_sld_fab_ident.sv                       ; alt_sld_fab ;
; db/ip/sldd32419e8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                    ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/db/ip/sldd32419e8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                    ; alt_sld_fab ;
; db/ip/sldd32419e8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                  ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/db/ip/sldd32419e8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                  ; alt_sld_fab ;
; db/ip/sldd32419e8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                    ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/db/ip/sldd32419e8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                    ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                    ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                  ;             ;
; lpm_divide.tdf                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_divide.tdf                                                                    ;             ;
; abs_divider.inc                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/abs_divider.inc                                                                   ;             ;
; sign_div_unsign.inc                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sign_div_unsign.inc                                                               ;             ;
; db/lpm_divide_5jm.tdf                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/db/lpm_divide_5jm.tdf                                                               ;             ;
; db/sign_div_unsign_tlh.tdf                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/db/sign_div_unsign_tlh.tdf                                                          ;             ;
; db/alt_u_div_e7f.tdf                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/db/alt_u_div_e7f.tdf                                                                ;             ;
; db/add_sub_7pc.tdf                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/db/add_sub_7pc.tdf                                                                  ;             ;
; db/add_sub_8pc.tdf                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/db/add_sub_8pc.tdf                                                                  ;             ;
; soc/synthesis/submodules/soc_mm_interconnect_0_cmd_mux_001.sv                       ; yes             ; User SystemVerilog HDL File                  ; C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0_cmd_mux_001.sv                       ; soc         ;
; soc/synthesis/submodules/soc_mm_interconnect_0_router_007.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0_router_007.sv                        ; soc         ;
; soc/synthesis/submodules/soc_mm_interconnect_0_router_003.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0_router_003.sv                        ; soc         ;
+-------------------------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+-------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                 ;
+---------------------------------------------+---------------+
; Resource                                    ; Usage         ;
+---------------------------------------------+---------------+
; Estimated Total logic elements              ; 3,617         ;
;                                             ;               ;
; Total combinational functions               ; 2925          ;
; Logic element usage by number of LUT inputs ;               ;
;     -- 4 input functions                    ; 1255          ;
;     -- 3 input functions                    ; 771           ;
;     -- <=2 input functions                  ; 899           ;
;                                             ;               ;
; Logic elements by mode                      ;               ;
;     -- normal mode                          ; 2375          ;
;     -- arithmetic mode                      ; 550           ;
;                                             ;               ;
; Total registers                             ; 2111          ;
;     -- Dedicated logic registers            ; 2111          ;
;     -- I/O registers                        ; 0             ;
;                                             ;               ;
; I/O pins                                    ; 20            ;
; Total memory bits                           ; 309248        ;
;                                             ;               ;
; Embedded Multiplier 9-bit elements          ; 0             ;
;                                             ;               ;
; Maximum fan-out node                        ; clk_clk~input ;
; Maximum fan-out                             ; 1306          ;
; Total fan-out                               ; 19529         ;
; Average fan-out                             ; 3.71          ;
+---------------------------------------------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                             ; Entity Name                         ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+--------------+
; |soc                                                                                                                                    ; 2925 (2)            ; 2111 (0)                  ; 309248      ; 0            ; 0       ; 0         ; 20   ; 0            ; |soc                                                                                                                                                                                                                                                                                                                                            ; soc                                 ; soc          ;
;    |bus_avalon:bus_avalon_0|                                                                                                            ; 283 (10)            ; 84 (3)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|bus_avalon:bus_avalon_0                                                                                                                                                                                                                                                                                                                    ; bus_avalon                          ; soc          ;
;       |Conversion_Adaptation:cap_inst|                                                                                                  ; 273 (9)             ; 81 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|bus_avalon:bus_avalon_0|Conversion_Adaptation:cap_inst                                                                                                                                                                                                                                                                                     ; Conversion_Adaptation               ; work         ;
;          |basculeD:basculeD_inst|                                                                                                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|bus_avalon:bus_avalon_0|Conversion_Adaptation:cap_inst|basculeD:basculeD_inst                                                                                                                                                                                                                                                              ; basculeD                            ; work         ;
;          |cascadeCompteurs:cascadeCompteurs_inst|                                                                                       ; 27 (1)              ; 22 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|bus_avalon:bus_avalon_0|Conversion_Adaptation:cap_inst|cascadeCompteurs:cascadeCompteurs_inst                                                                                                                                                                                                                                              ; cascadeCompteurs                    ; work         ;
;             |counter:counter_inst_cascade|                                                                                              ; 17 (17)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|bus_avalon:bus_avalon_0|Conversion_Adaptation:cap_inst|cascadeCompteurs:cascadeCompteurs_inst|counter:counter_inst_cascade                                                                                                                                                                                                                 ; counter                             ; work         ;
;             |counter:counter_inst_horloge|                                                                                              ; 9 (9)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|bus_avalon:bus_avalon_0|Conversion_Adaptation:cap_inst|cascadeCompteurs:cascadeCompteurs_inst|counter:counter_inst_horloge                                                                                                                                                                                                                 ; counter                             ; work         ;
;          |conversion_degres:conversion_degres_inst|                                                                                     ; 183 (13)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|bus_avalon:bus_avalon_0|Conversion_Adaptation:cap_inst|conversion_degres:conversion_degres_inst                                                                                                                                                                                                                                            ; conversion_degres                   ; work         ;
;             |lpm_divide:Div0|                                                                                                           ; 170 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|bus_avalon:bus_avalon_0|Conversion_Adaptation:cap_inst|conversion_degres:conversion_degres_inst|lpm_divide:Div0                                                                                                                                                                                                                            ; lpm_divide                          ; work         ;
;                |lpm_divide_5jm:auto_generated|                                                                                          ; 170 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|bus_avalon:bus_avalon_0|Conversion_Adaptation:cap_inst|conversion_degres:conversion_degres_inst|lpm_divide:Div0|lpm_divide_5jm:auto_generated                                                                                                                                                                                              ; lpm_divide_5jm                      ; work         ;
;                   |sign_div_unsign_tlh:divider|                                                                                         ; 170 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|bus_avalon:bus_avalon_0|Conversion_Adaptation:cap_inst|conversion_degres:conversion_degres_inst|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider                                                                                                                                                                  ; sign_div_unsign_tlh                 ; work         ;
;                      |alt_u_div_e7f:divider|                                                                                            ; 170 (170)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|bus_avalon:bus_avalon_0|Conversion_Adaptation:cap_inst|conversion_degres:conversion_degres_inst|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider                                                                                                                                            ; alt_u_div_e7f                       ; work         ;
;          |counter:counter_seconde_inst|                                                                                                 ; 26 (26)             ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|bus_avalon:bus_avalon_0|Conversion_Adaptation:cap_inst|counter:counter_seconde_inst                                                                                                                                                                                                                                                        ; counter                             ; work         ;
;          |def_etats:def_etats_inst|                                                                                                     ; 12 (12)             ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|bus_avalon:bus_avalon_0|Conversion_Adaptation:cap_inst|def_etats:def_etats_inst                                                                                                                                                                                                                                                            ; def_etats                           ; work         ;
;          |edge_detector:edge_detector_inst|                                                                                             ; 1 (1)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|bus_avalon:bus_avalon_0|Conversion_Adaptation:cap_inst|edge_detector:edge_detector_inst                                                                                                                                                                                                                                                    ; edge_detector                       ; work         ;
;             |basculeD:basculeD_inst|                                                                                                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|bus_avalon:bus_avalon_0|Conversion_Adaptation:cap_inst|edge_detector:edge_detector_inst|basculeD:basculeD_inst                                                                                                                                                                                                                             ; basculeD                            ; work         ;
;          |registre:registre2_inst|                                                                                                      ; 0 (0)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|bus_avalon:bus_avalon_0|Conversion_Adaptation:cap_inst|registre:registre2_inst                                                                                                                                                                                                                                                             ; registre                            ; work         ;
;          |registre:registre3_inst|                                                                                                      ; 0 (0)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|bus_avalon:bus_avalon_0|Conversion_Adaptation:cap_inst|registre:registre3_inst                                                                                                                                                                                                                                                             ; registre                            ; work         ;
;          |registre:registre_inst|                                                                                                       ; 15 (15)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|bus_avalon:bus_avalon_0|Conversion_Adaptation:cap_inst|registre:registre_inst                                                                                                                                                                                                                                                              ; registre                            ; work         ;
;    |bus_avalon_f2:bus_avalon_f2_0|                                                                                                      ; 65 (9)              ; 58 (3)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|bus_avalon_f2:bus_avalon_f2_0                                                                                                                                                                                                                                                                                                              ; bus_avalon_f2                       ; soc          ;
;       |ConversionVitesseVent:anemometre_inst|                                                                                           ; 56 (9)              ; 55 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|bus_avalon_f2:bus_avalon_f2_0|ConversionVitesseVent:anemometre_inst                                                                                                                                                                                                                                                                        ; ConversionVitesseVent               ; work         ;
;          |counter:inst_cascade|                                                                                                         ; 9 (9)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|bus_avalon_f2:bus_avalon_f2_0|ConversionVitesseVent:anemometre_inst|counter:inst_cascade                                                                                                                                                                                                                                                   ; counter                             ; work         ;
;          |counter:inst_horloge|                                                                                                         ; 26 (26)             ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|bus_avalon_f2:bus_avalon_f2_0|ConversionVitesseVent:anemometre_inst|counter:inst_horloge                                                                                                                                                                                                                                                   ; counter                             ; work         ;
;          |def_etats:def_etats_inst|                                                                                                     ; 12 (12)             ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|bus_avalon_f2:bus_avalon_f2_0|ConversionVitesseVent:anemometre_inst|def_etats:def_etats_inst                                                                                                                                                                                                                                               ; def_etats                           ; work         ;
;          |edge_detector:inst_edge_detector|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|bus_avalon_f2:bus_avalon_f2_0|ConversionVitesseVent:anemometre_inst|edge_detector:inst_edge_detector                                                                                                                                                                                                                                       ; edge_detector                       ; work         ;
;             |basculeD:basculeD_inst|                                                                                                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|bus_avalon_f2:bus_avalon_f2_0|ConversionVitesseVent:anemometre_inst|edge_detector:inst_edge_detector|basculeD:basculeD_inst                                                                                                                                                                                                                ; basculeD                            ; work         ;
;          |registre:inst_registre|                                                                                                       ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|bus_avalon_f2:bus_avalon_f2_0|ConversionVitesseVent:anemometre_inst|registre:inst_registre                                                                                                                                                                                                                                                 ; registre                            ; work         ;
;          |registre:registre3_inst|                                                                                                      ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|bus_avalon_f2:bus_avalon_f2_0|ConversionVitesseVent:anemometre_inst|registre:registre3_inst                                                                                                                                                                                                                                                ; registre                            ; work         ;
;    |bus_avalon_f7:bus_avalon_f7_0|                                                                                                      ; 573 (5)             ; 252 (1)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|bus_avalon_f7:bus_avalon_f7_0                                                                                                                                                                                                                                                                                                              ; bus_avalon_f7                       ; soc          ;
;       |gestion_barre:barre_inst|                                                                                                        ; 568 (0)             ; 251 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst                                                                                                                                                                                                                                                                                     ; gestion_barre                       ; work         ;
;          |Machine_etat:Machine_etat_inst|                                                                                               ; 37 (37)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|Machine_etat:Machine_etat_inst                                                                                                                                                                                                                                                      ; Machine_etat                        ; work         ;
;          |gestion_bip:gestion_bip_inst|                                                                                                 ; 124 (26)            ; 49 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_bip:gestion_bip_inst                                                                                                                                                                                                                                                        ; gestion_bip                         ; work         ;
;             |counter:counter_attente_bip_inst|                                                                                          ; 43 (43)             ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_bip:gestion_bip_inst|counter:counter_attente_bip_inst                                                                                                                                                                                                                       ; counter                             ; work         ;
;             |counter:counter_bip_inst|                                                                                                  ; 53 (53)             ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_bip:gestion_bip_inst|counter:counter_bip_inst                                                                                                                                                                                                                               ; counter                             ; work         ;
;             |edge_detector:edge_detector_05_sec_inst|                                                                                   ; 1 (1)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_bip:gestion_bip_inst|edge_detector:edge_detector_05_sec_inst                                                                                                                                                                                                                ; edge_detector                       ; work         ;
;                |basculeD:basculeD_inst|                                                                                                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_bip:gestion_bip_inst|edge_detector:edge_detector_05_sec_inst|basculeD:basculeD_inst                                                                                                                                                                                         ; basculeD                            ; work         ;
;             |edge_detector:edge_detector_1_sec_inst|                                                                                    ; 1 (1)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_bip:gestion_bip_inst|edge_detector:edge_detector_1_sec_inst                                                                                                                                                                                                                 ; edge_detector                       ; work         ;
;                |basculeD:basculeD_inst|                                                                                                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_bip:gestion_bip_inst|edge_detector:edge_detector_1_sec_inst|basculeD:basculeD_inst                                                                                                                                                                                          ; basculeD                            ; work         ;
;          |gestion_leds:gestion_leds_inst|                                                                                               ; 246 (26)            ; 98 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_leds:gestion_leds_inst                                                                                                                                                                                                                                                      ; gestion_leds                        ; work         ;
;             |counter:counter_allume_led_stby_inst|                                                                                      ; 53 (53)             ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_leds:gestion_leds_inst|counter:counter_allume_led_stby_inst                                                                                                                                                                                                                 ; counter                             ; work         ;
;             |counter:counter_eteindre_led_stby_inst|                                                                                    ; 43 (43)             ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_leds:gestion_leds_inst|counter:counter_eteindre_led_stby_inst                                                                                                                                                                                                               ; counter                             ; work         ;
;             |edge_detector:edge_detector_05_sec_inst|                                                                                   ; 2 (2)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_leds:gestion_leds_inst|edge_detector:edge_detector_05_sec_inst                                                                                                                                                                                                              ; edge_detector                       ; work         ;
;                |basculeD:basculeD_inst|                                                                                                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_leds:gestion_leds_inst|edge_detector:edge_detector_05_sec_inst|basculeD:basculeD_inst                                                                                                                                                                                       ; basculeD                            ; work         ;
;             |edge_detector:edge_detector_1_sec_inst|                                                                                    ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_leds:gestion_leds_inst|edge_detector:edge_detector_1_sec_inst                                                                                                                                                                                                               ; edge_detector                       ; work         ;
;                |basculeD:basculeD_inst|                                                                                                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_leds:gestion_leds_inst|edge_detector:edge_detector_1_sec_inst|basculeD:basculeD_inst                                                                                                                                                                                        ; basculeD                            ; work         ;
;             |gestion_bip:gestion_led_mode_auto_babord_inst|                                                                             ; 122 (25)            ; 49 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_leds:gestion_leds_inst|gestion_bip:gestion_led_mode_auto_babord_inst                                                                                                                                                                                                        ; gestion_bip                         ; work         ;
;                |counter:counter_attente_bip_inst|                                                                                       ; 43 (43)             ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_leds:gestion_leds_inst|gestion_bip:gestion_led_mode_auto_babord_inst|counter:counter_attente_bip_inst                                                                                                                                                                       ; counter                             ; work         ;
;                |counter:counter_bip_inst|                                                                                               ; 53 (53)             ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_leds:gestion_leds_inst|gestion_bip:gestion_led_mode_auto_babord_inst|counter:counter_bip_inst                                                                                                                                                                               ; counter                             ; work         ;
;                |edge_detector:edge_detector_05_sec_inst|                                                                                ; 1 (1)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_leds:gestion_leds_inst|gestion_bip:gestion_led_mode_auto_babord_inst|edge_detector:edge_detector_05_sec_inst                                                                                                                                                                ; edge_detector                       ; work         ;
;                   |basculeD:basculeD_inst|                                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_leds:gestion_leds_inst|gestion_bip:gestion_led_mode_auto_babord_inst|edge_detector:edge_detector_05_sec_inst|basculeD:basculeD_inst                                                                                                                                         ; basculeD                            ; work         ;
;                |edge_detector:edge_detector_1_sec_inst|                                                                                 ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_leds:gestion_leds_inst|gestion_bip:gestion_led_mode_auto_babord_inst|edge_detector:edge_detector_1_sec_inst                                                                                                                                                                 ; edge_detector                       ; work         ;
;                   |basculeD:basculeD_inst|                                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_leds:gestion_leds_inst|gestion_bip:gestion_led_mode_auto_babord_inst|edge_detector:edge_detector_1_sec_inst|basculeD:basculeD_inst                                                                                                                                          ; basculeD                            ; work         ;
;          |gestion_temps_appui_bouton:gestion_btn_auto_inst|                                                                             ; 54 (27)             ; 32 (4)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_temps_appui_bouton:gestion_btn_auto_inst                                                                                                                                                                                                                                    ; gestion_temps_appui_bouton          ; work         ;
;             |counter:counter_inst|                                                                                                      ; 27 (27)             ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_temps_appui_bouton:gestion_btn_auto_inst|counter:counter_inst                                                                                                                                                                                                               ; counter                             ; work         ;
;             |edge_detector:edge_detector_inst|                                                                                          ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_temps_appui_bouton:gestion_btn_auto_inst|edge_detector:edge_detector_inst                                                                                                                                                                                                   ; edge_detector                       ; work         ;
;                |basculeD:basculeD_inst|                                                                                                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_temps_appui_bouton:gestion_btn_auto_inst|edge_detector:edge_detector_inst|basculeD:basculeD_inst                                                                                                                                                                            ; basculeD                            ; work         ;
;          |gestion_temps_appui_bouton:gestion_btn_babord_inst|                                                                           ; 54 (27)             ; 32 (4)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_temps_appui_bouton:gestion_btn_babord_inst                                                                                                                                                                                                                                  ; gestion_temps_appui_bouton          ; work         ;
;             |counter:counter_inst|                                                                                                      ; 27 (27)             ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_temps_appui_bouton:gestion_btn_babord_inst|counter:counter_inst                                                                                                                                                                                                             ; counter                             ; work         ;
;             |edge_detector:edge_detector_inst|                                                                                          ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_temps_appui_bouton:gestion_btn_babord_inst|edge_detector:edge_detector_inst                                                                                                                                                                                                 ; edge_detector                       ; work         ;
;                |basculeD:basculeD_inst|                                                                                                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_temps_appui_bouton:gestion_btn_babord_inst|edge_detector:edge_detector_inst|basculeD:basculeD_inst                                                                                                                                                                          ; basculeD                            ; work         ;
;          |gestion_temps_appui_bouton:gestion_btn_tribord_inst|                                                                          ; 53 (26)             ; 32 (4)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_temps_appui_bouton:gestion_btn_tribord_inst                                                                                                                                                                                                                                 ; gestion_temps_appui_bouton          ; work         ;
;             |counter:counter_inst|                                                                                                      ; 27 (27)             ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_temps_appui_bouton:gestion_btn_tribord_inst|counter:counter_inst                                                                                                                                                                                                            ; counter                             ; work         ;
;             |edge_detector:edge_detector_inst|                                                                                          ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_temps_appui_bouton:gestion_btn_tribord_inst|edge_detector:edge_detector_inst                                                                                                                                                                                                ; edge_detector                       ; work         ;
;                |basculeD:basculeD_inst|                                                                                                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_temps_appui_bouton:gestion_btn_tribord_inst|edge_detector:edge_detector_inst|basculeD:basculeD_inst                                                                                                                                                                         ; basculeD                            ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 190 (1)             ; 112 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                             ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 189 (0)             ; 112 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input         ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 189 (0)             ; 112 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                         ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 189 (1)             ; 112 (7)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab             ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 188 (0)             ; 105 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric   ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 188 (145)           ; 105 (76)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                        ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 25 (25)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                          ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                      ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 452 (2)             ; 751 (70)                  ; 35840       ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                       ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 450 (0)             ; 681 (0)                   ; 35840       ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                  ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 450 (88)            ; 681 (220)                 ; 35840       ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb                 ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 23 (0)              ; 64 (64)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                            ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                          ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                          ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 21 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                             ; work         ;
;                   |mux_psc:auto_generated|                                                                                              ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_psc:auto_generated                                                                                                                              ; mux_psc                             ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 35840       ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                          ; work         ;
;                |altsyncram_ja24:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 35840       ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ja24:auto_generated                                                                                                                                                 ; altsyncram_ja24                     ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                        ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                        ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                       ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 80 (80)             ; 59 (59)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                  ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 83 (1)              ; 191 (1)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                     ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                        ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 70 (0)              ; 175 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger   ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 105 (105)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                        ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 70 (0)              ; 70 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                           ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 12 (12)             ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr            ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                        ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 115 (10)            ; 99 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr              ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 8 (0)               ; 6 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                         ; work         ;
;                   |cntr_igi:auto_generated|                                                                                             ; 8 (8)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated                                                             ; cntr_igi                            ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 10 (0)              ; 10 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                         ; work         ;
;                   |cntr_89j:auto_generated|                                                                                             ; 10 (10)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated                                                                                      ; cntr_89j                            ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                         ; work         ;
;                   |cntr_cgi:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_cgi:auto_generated                                                                            ; cntr_cgi                            ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                         ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                            ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 21 (21)             ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                        ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 35 (35)             ; 35 (35)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                        ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 21 (21)             ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                        ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                          ; work         ;
;    |soc_buttons:buttons|                                                                                                                ; 6 (6)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|soc_buttons:buttons                                                                                                                                                                                                                                                                                                                        ; soc_buttons                         ; soc          ;
;    |soc_cpu:cpu|                                                                                                                        ; 965 (0)             ; 574 (0)                   ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|soc_cpu:cpu                                                                                                                                                                                                                                                                                                                                ; soc_cpu                             ; soc          ;
;       |soc_cpu_cpu:cpu|                                                                                                                 ; 965 (677)           ; 574 (305)                 ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|soc_cpu:cpu|soc_cpu_cpu:cpu                                                                                                                                                                                                                                                                                                                ; soc_cpu_cpu                         ; soc          ;
;          |soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|                                                                              ; 288 (35)            ; 269 (80)                  ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci                                                                                                                                                                                                                                                                ; soc_cpu_cpu_nios2_oci               ; soc          ;
;             |soc_cpu_cpu_debug_slave_wrapper:the_soc_cpu_cpu_debug_slave_wrapper|                                                       ; 92 (0)              ; 96 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_debug_slave_wrapper:the_soc_cpu_cpu_debug_slave_wrapper                                                                                                                                                                                            ; soc_cpu_cpu_debug_slave_wrapper     ; soc          ;
;                |sld_virtual_jtag_basic:soc_cpu_cpu_debug_slave_phy|                                                                     ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_debug_slave_wrapper:the_soc_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:soc_cpu_cpu_debug_slave_phy                                                                                                                                         ; sld_virtual_jtag_basic              ; work         ;
;                |soc_cpu_cpu_debug_slave_sysclk:the_soc_cpu_cpu_debug_slave_sysclk|                                                      ; 6 (6)               ; 49 (45)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_debug_slave_wrapper:the_soc_cpu_cpu_debug_slave_wrapper|soc_cpu_cpu_debug_slave_sysclk:the_soc_cpu_cpu_debug_slave_sysclk                                                                                                                          ; soc_cpu_cpu_debug_slave_sysclk      ; soc          ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_debug_slave_wrapper:the_soc_cpu_cpu_debug_slave_wrapper|soc_cpu_cpu_debug_slave_sysclk:the_soc_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3                                                                     ; altera_std_synchronizer             ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer4|                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_debug_slave_wrapper:the_soc_cpu_cpu_debug_slave_wrapper|soc_cpu_cpu_debug_slave_sysclk:the_soc_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4                                                                     ; altera_std_synchronizer             ; work         ;
;                |soc_cpu_cpu_debug_slave_tck:the_soc_cpu_cpu_debug_slave_tck|                                                            ; 82 (82)             ; 47 (43)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_debug_slave_wrapper:the_soc_cpu_cpu_debug_slave_wrapper|soc_cpu_cpu_debug_slave_tck:the_soc_cpu_cpu_debug_slave_tck                                                                                                                                ; soc_cpu_cpu_debug_slave_tck         ; soc          ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_debug_slave_wrapper:the_soc_cpu_cpu_debug_slave_wrapper|soc_cpu_cpu_debug_slave_tck:the_soc_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1                                                                           ; altera_std_synchronizer             ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_debug_slave_wrapper:the_soc_cpu_cpu_debug_slave_wrapper|soc_cpu_cpu_debug_slave_tck:the_soc_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2                                                                           ; altera_std_synchronizer             ; work         ;
;             |soc_cpu_cpu_nios2_avalon_reg:the_soc_cpu_cpu_nios2_avalon_reg|                                                             ; 8 (8)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_avalon_reg:the_soc_cpu_cpu_nios2_avalon_reg                                                                                                                                                                                                  ; soc_cpu_cpu_nios2_avalon_reg        ; soc          ;
;             |soc_cpu_cpu_nios2_oci_break:the_soc_cpu_cpu_nios2_oci_break|                                                               ; 33 (33)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_oci_break:the_soc_cpu_cpu_nios2_oci_break                                                                                                                                                                                                    ; soc_cpu_cpu_nios2_oci_break         ; soc          ;
;             |soc_cpu_cpu_nios2_oci_debug:the_soc_cpu_cpu_nios2_oci_debug|                                                               ; 8 (8)               ; 9 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_oci_debug:the_soc_cpu_cpu_nios2_oci_debug                                                                                                                                                                                                    ; soc_cpu_cpu_nios2_oci_debug         ; soc          ;
;                |altera_std_synchronizer:the_altera_std_synchronizer|                                                                    ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_oci_debug:the_soc_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                ; altera_std_synchronizer             ; work         ;
;             |soc_cpu_cpu_nios2_ocimem:the_soc_cpu_cpu_nios2_ocimem|                                                                     ; 112 (112)           ; 49 (49)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_ocimem:the_soc_cpu_cpu_nios2_ocimem                                                                                                                                                                                                          ; soc_cpu_cpu_nios2_ocimem            ; soc          ;
;                |soc_cpu_cpu_ociram_sp_ram_module:soc_cpu_cpu_ociram_sp_ram|                                                             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_ocimem:the_soc_cpu_cpu_nios2_ocimem|soc_cpu_cpu_ociram_sp_ram_module:soc_cpu_cpu_ociram_sp_ram                                                                                                                                               ; soc_cpu_cpu_ociram_sp_ram_module    ; soc          ;
;                   |altsyncram:the_altsyncram|                                                                                           ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_ocimem:the_soc_cpu_cpu_nios2_ocimem|soc_cpu_cpu_ociram_sp_ram_module:soc_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                                                                                     ; altsyncram                          ; work         ;
;                      |altsyncram_ac71:auto_generated|                                                                                   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_ocimem:the_soc_cpu_cpu_nios2_ocimem|soc_cpu_cpu_ociram_sp_ram_module:soc_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated                                                                                      ; altsyncram_ac71                     ; work         ;
;          |soc_cpu_cpu_register_bank_a_module:soc_cpu_cpu_register_bank_a|                                                               ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_register_bank_a_module:soc_cpu_cpu_register_bank_a                                                                                                                                                                                                                                                 ; soc_cpu_cpu_register_bank_a_module  ; soc          ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_register_bank_a_module:soc_cpu_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                       ; altsyncram                          ; work         ;
;                |altsyncram_6mc1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_register_bank_a_module:soc_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated                                                                                                                                                                                        ; altsyncram_6mc1                     ; work         ;
;          |soc_cpu_cpu_register_bank_b_module:soc_cpu_cpu_register_bank_b|                                                               ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_register_bank_b_module:soc_cpu_cpu_register_bank_b                                                                                                                                                                                                                                                 ; soc_cpu_cpu_register_bank_b_module  ; soc          ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_register_bank_b_module:soc_cpu_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                       ; altsyncram                          ; work         ;
;                |altsyncram_6mc1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_register_bank_b_module:soc_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated                                                                                                                                                                                        ; altsyncram_6mc1                     ; work         ;
;    |soc_jtag_uart:jtag_uart|                                                                                                            ; 139 (36)            ; 113 (13)                  ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|soc_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                                                    ; soc_jtag_uart                       ; soc          ;
;       |alt_jtag_atlantic:soc_jtag_uart_alt_jtag_atlantic|                                                                               ; 52 (52)             ; 60 (60)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|soc_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                                                  ; alt_jtag_atlantic                   ; work         ;
;       |soc_jtag_uart_scfifo_r:the_soc_jtag_uart_scfifo_r|                                                                               ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|soc_jtag_uart:jtag_uart|soc_jtag_uart_scfifo_r:the_soc_jtag_uart_scfifo_r                                                                                                                                                                                                                                                                  ; soc_jtag_uart_scfifo_r              ; soc          ;
;          |scfifo:rfifo|                                                                                                                 ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|soc_jtag_uart:jtag_uart|soc_jtag_uart_scfifo_r:the_soc_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                     ; scfifo                              ; work         ;
;             |scfifo_jr21:auto_generated|                                                                                                ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|soc_jtag_uart:jtag_uart|soc_jtag_uart_scfifo_r:the_soc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                          ; scfifo_jr21                         ; work         ;
;                |a_dpfifo_l011:dpfifo|                                                                                                   ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|soc_jtag_uart:jtag_uart|soc_jtag_uart_scfifo_r:the_soc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                                     ; a_dpfifo_l011                       ; work         ;
;                   |a_fefifo_7cf:fifo_state|                                                                                             ; 14 (8)              ; 8 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|soc_jtag_uart:jtag_uart|soc_jtag_uart_scfifo_r:the_soc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                             ; a_fefifo_7cf                        ; work         ;
;                      |cntr_do7:count_usedw|                                                                                             ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|soc_jtag_uart:jtag_uart|soc_jtag_uart_scfifo_r:the_soc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                        ; cntr_do7                            ; work         ;
;                   |altsyncram_nio1:FIFOram|                                                                                             ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|soc_jtag_uart:jtag_uart|soc_jtag_uart_scfifo_r:the_soc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                             ; altsyncram_nio1                     ; work         ;
;                   |cntr_1ob:rd_ptr_count|                                                                                               ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|soc_jtag_uart:jtag_uart|soc_jtag_uart_scfifo_r:the_soc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                               ; cntr_1ob                            ; work         ;
;                   |cntr_1ob:wr_ptr|                                                                                                     ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|soc_jtag_uart:jtag_uart|soc_jtag_uart_scfifo_r:the_soc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                     ; cntr_1ob                            ; work         ;
;       |soc_jtag_uart_scfifo_w:the_soc_jtag_uart_scfifo_w|                                                                               ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|soc_jtag_uart:jtag_uart|soc_jtag_uart_scfifo_w:the_soc_jtag_uart_scfifo_w                                                                                                                                                                                                                                                                  ; soc_jtag_uart_scfifo_w              ; soc          ;
;          |scfifo:wfifo|                                                                                                                 ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|soc_jtag_uart:jtag_uart|soc_jtag_uart_scfifo_w:the_soc_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                     ; scfifo                              ; work         ;
;             |scfifo_jr21:auto_generated|                                                                                                ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|soc_jtag_uart:jtag_uart|soc_jtag_uart_scfifo_w:the_soc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                          ; scfifo_jr21                         ; work         ;
;                |a_dpfifo_l011:dpfifo|                                                                                                   ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|soc_jtag_uart:jtag_uart|soc_jtag_uart_scfifo_w:the_soc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                                     ; a_dpfifo_l011                       ; work         ;
;                   |a_fefifo_7cf:fifo_state|                                                                                             ; 13 (7)              ; 8 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|soc_jtag_uart:jtag_uart|soc_jtag_uart_scfifo_w:the_soc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                             ; a_fefifo_7cf                        ; work         ;
;                      |cntr_do7:count_usedw|                                                                                             ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|soc_jtag_uart:jtag_uart|soc_jtag_uart_scfifo_w:the_soc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                        ; cntr_do7                            ; work         ;
;                   |altsyncram_nio1:FIFOram|                                                                                             ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|soc_jtag_uart:jtag_uart|soc_jtag_uart_scfifo_w:the_soc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                             ; altsyncram_nio1                     ; work         ;
;                   |cntr_1ob:rd_ptr_count|                                                                                               ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|soc_jtag_uart:jtag_uart|soc_jtag_uart_scfifo_w:the_soc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                               ; cntr_1ob                            ; work         ;
;                   |cntr_1ob:wr_ptr|                                                                                                     ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|soc_jtag_uart:jtag_uart|soc_jtag_uart_scfifo_w:the_soc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                     ; cntr_1ob                            ; work         ;
;    |soc_leds:leds|                                                                                                                      ; 12 (12)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|soc_leds:leds                                                                                                                                                                                                                                                                                                                              ; soc_leds                            ; soc          ;
;    |soc_mm_interconnect_0:mm_interconnect_0|                                                                                            ; 230 (0)             ; 136 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|soc_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                    ; soc_mm_interconnect_0               ; soc          ;
;       |altera_avalon_sc_fifo:bus_avalon_0_avalon_slave_0_agent_rsp_fifo|                                                                ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bus_avalon_0_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo               ; soc          ;
;       |altera_avalon_sc_fifo:bus_avalon_f2_0_avalon_slave_0_agent_rsp_fifo|                                                             ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bus_avalon_f2_0_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                ; altera_avalon_sc_fifo               ; soc          ;
;       |altera_avalon_sc_fifo:bus_avalon_f7_0_avalon_slave_0_agent_rsp_fifo|                                                             ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bus_avalon_f7_0_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                ; altera_avalon_sc_fifo               ; soc          ;
;       |altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|                                                                                 ; 3 (3)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo               ; soc          ;
;       |altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|                                                                        ; 9 (9)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo               ; soc          ;
;       |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|                                                                ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo               ; soc          ;
;       |altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|                                                                                    ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo                                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo               ; soc          ;
;       |altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|                                                                                     ; 3 (3)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo               ; soc          ;
;       |altera_avalon_sc_fifo:ram_s2_agent_rsp_fifo|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s2_agent_rsp_fifo                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo               ; soc          ;
;       |altera_merlin_master_translator:cpu_data_master_translator|                                                                      ; 10 (10)             ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator                                                                                                                                                                                                                                         ; altera_merlin_master_translator     ; soc          ;
;       |altera_merlin_master_translator:cpu_instruction_master_translator|                                                               ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator                                                                                                                                                                                                                                  ; altera_merlin_master_translator     ; soc          ;
;       |altera_merlin_slave_agent:bus_avalon_0_avalon_slave_0_agent|                                                                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bus_avalon_0_avalon_slave_0_agent                                                                                                                                                                                                                                        ; altera_merlin_slave_agent           ; soc          ;
;       |altera_merlin_slave_agent:bus_avalon_f2_0_avalon_slave_0_agent|                                                                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bus_avalon_f2_0_avalon_slave_0_agent                                                                                                                                                                                                                                     ; altera_merlin_slave_agent           ; soc          ;
;       |altera_merlin_slave_agent:bus_avalon_f7_0_avalon_slave_0_agent|                                                                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bus_avalon_f7_0_avalon_slave_0_agent                                                                                                                                                                                                                                     ; altera_merlin_slave_agent           ; soc          ;
;       |altera_merlin_slave_agent:cpu_debug_mem_slave_agent|                                                                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent                                                                                                                                                                                                                                                ; altera_merlin_slave_agent           ; soc          ;
;       |altera_merlin_slave_translator:bus_avalon_0_avalon_slave_0_translator|                                                           ; 6 (6)               ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bus_avalon_0_avalon_slave_0_translator                                                                                                                                                                                                                              ; altera_merlin_slave_translator      ; soc          ;
;       |altera_merlin_slave_translator:bus_avalon_f2_0_avalon_slave_0_translator|                                                        ; 6 (6)               ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bus_avalon_f2_0_avalon_slave_0_translator                                                                                                                                                                                                                           ; altera_merlin_slave_translator      ; soc          ;
;       |altera_merlin_slave_translator:bus_avalon_f7_0_avalon_slave_0_translator|                                                        ; 7 (7)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bus_avalon_f7_0_avalon_slave_0_translator                                                                                                                                                                                                                           ; altera_merlin_slave_translator      ; soc          ;
;       |altera_merlin_slave_translator:buttons_s1_translator|                                                                            ; 5 (5)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator                                                                                                                                                                                                                                               ; altera_merlin_slave_translator      ; soc          ;
;       |altera_merlin_slave_translator:cpu_debug_mem_slave_translator|                                                                   ; 1 (1)               ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator                                                                                                                                                                                                                                      ; altera_merlin_slave_translator      ; soc          ;
;       |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                                           ; 10 (10)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                                              ; altera_merlin_slave_translator      ; soc          ;
;       |altera_merlin_slave_translator:leds_s1_translator|                                                                               ; 5 (5)               ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator                                                                                                                                                                                                                                                  ; altera_merlin_slave_translator      ; soc          ;
;       |altera_merlin_slave_translator:ram_s1_translator|                                                                                ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s1_translator                                                                                                                                                                                                                                                   ; altera_merlin_slave_translator      ; soc          ;
;       |altera_merlin_slave_translator:ram_s2_translator|                                                                                ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s2_translator                                                                                                                                                                                                                                                   ; altera_merlin_slave_translator      ; soc          ;
;       |soc_mm_interconnect_0_cmd_demux:cmd_demux|                                                                                       ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                          ; soc_mm_interconnect_0_cmd_demux     ; soc          ;
;       |soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                  ; soc_mm_interconnect_0_cmd_demux_001 ; soc          ;
;       |soc_mm_interconnect_0_cmd_demux_001:rsp_demux_004|                                                                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_demux_001:rsp_demux_004                                                                                                                                                                                                                                                  ; soc_mm_interconnect_0_cmd_demux_001 ; soc          ;
;       |soc_mm_interconnect_0_cmd_mux_004:cmd_mux_004|                                                                                   ; 54 (50)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_004:cmd_mux_004                                                                                                                                                                                                                                                      ; soc_mm_interconnect_0_cmd_mux_004   ; soc          ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                         ; altera_merlin_arbitrator            ; soc          ;
;       |soc_mm_interconnect_0_router:router|                                                                                             ; 12 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                ; soc_mm_interconnect_0_router        ; soc          ;
;       |soc_mm_interconnect_0_router_001:router_001|                                                                                     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                        ; soc_mm_interconnect_0_router_001    ; soc          ;
;       |soc_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                           ; 42 (42)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                              ; soc_mm_interconnect_0_rsp_mux       ; soc          ;
;       |soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                                   ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                      ; soc_mm_interconnect_0_rsp_mux_001   ; soc          ;
;    |soc_ram:ram|                                                                                                                        ; 1 (1)               ; 0 (0)                     ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|soc_ram:ram                                                                                                                                                                                                                                                                                                                                ; soc_ram                             ; soc          ;
;       |altsyncram:the_altsyncram|                                                                                                       ; 0 (0)               ; 0 (0)                     ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|soc_ram:ram|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                      ; altsyncram                          ; work         ;
;          |altsyncram_a712:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|soc_ram:ram|altsyncram:the_altsyncram|altsyncram_a712:auto_generated                                                                                                                                                                                                                                                                       ; altsyncram_a712                     ; work         ;
;    |soc_rst_controller:rst_controller|                                                                                                  ; 7 (0)               ; 16 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|soc_rst_controller:rst_controller                                                                                                                                                                                                                                                                                                          ; soc_rst_controller                  ; soc          ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 7 (6)               ; 16 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|soc_rst_controller:rst_controller|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                   ; altera_reset_controller             ; soc          ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|soc_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                    ; altera_reset_synchronizer           ; soc          ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|soc_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                        ; altera_reset_synchronizer           ; soc          ;
;    |soc_rst_controller_001:rst_controller_001|                                                                                          ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|soc_rst_controller_001:rst_controller_001                                                                                                                                                                                                                                                                                                  ; soc_rst_controller_001              ; soc          ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|soc_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                       ; altera_reset_controller             ; soc          ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|soc_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                            ; altera_reset_synchronizer           ; soc          ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                                                                             ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ja24:auto_generated|ALTSYNCRAM                                                            ; AUTO ; Simple Dual Port ; 1024         ; 35           ; 1024         ; 35           ; 35840  ; None ;
; soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_ocimem:the_soc_cpu_cpu_nios2_ocimem|soc_cpu_cpu_ociram_sp_ram_module:soc_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192   ; None ;
; soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_register_bank_a_module:soc_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None ;
; soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_register_bank_b_module:soc_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None ;
; soc_jtag_uart:jtag_uart|soc_jtag_uart_scfifo_r:the_soc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                        ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None ;
; soc_jtag_uart:jtag_uart|soc_jtag_uart_scfifo_w:the_soc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                        ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None ;
; soc_ram:ram|altsyncram:the_altsyncram|altsyncram_a712:auto_generated|ALTSYNCRAM                                                                                                                                                                                  ; AUTO ; True Dual Port   ; 8192         ; 32           ; 8192         ; 32           ; 262144 ; None ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                         ;
+--------+---------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name                    ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                          ; IP Include File ;
+--------+---------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; N/A    ; Qsys                            ; 18.1    ; N/A          ; N/A          ; |soc                                                                                                                                                                                                                                                                     ; soc.qsys        ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |soc|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |soc|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |soc|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |soc|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |soc|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; altera_avalon_pio               ; 18.1    ; N/A          ; N/A          ; |soc|soc_buttons:buttons                                                                                                                                                                                                                                                 ; soc.qsys        ;
; Altera ; altera_nios2_gen2               ; 18.1    ; N/A          ; N/A          ; |soc|soc_cpu:cpu                                                                                                                                                                                                                                                         ; soc.qsys        ;
; Altera ; altera_nios2_gen2_unit          ; 18.1    ; N/A          ; N/A          ; |soc|soc_cpu:cpu|soc_cpu_cpu:cpu                                                                                                                                                                                                                                         ; soc.qsys        ;
; Altera ; altera_irq_mapper               ; 18.1    ; N/A          ; N/A          ; |soc|soc_irq_mapper:irq_mapper                                                                                                                                                                                                                                           ; soc.qsys        ;
; Altera ; altera_avalon_jtag_uart         ; 18.1    ; N/A          ; N/A          ; |soc|soc_jtag_uart:jtag_uart                                                                                                                                                                                                                                             ; soc.qsys        ;
; Altera ; altera_avalon_pio               ; 18.1    ; N/A          ; N/A          ; |soc|soc_leds:leds                                                                                                                                                                                                                                                       ; soc.qsys        ;
; Altera ; altera_mm_interconnect          ; 18.1    ; N/A          ; N/A          ; |soc|soc_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                             ; soc.qsys        ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                                                   ; soc.qsys        ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                           ; soc.qsys        ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                                               ; soc.qsys        ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                       ; soc.qsys        ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                                               ; soc.qsys        ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                       ; soc.qsys        ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                                               ; soc.qsys        ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                       ; soc.qsys        ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                                                                                               ; soc.qsys        ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                       ; soc.qsys        ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005                                                                                                                                                               ; soc.qsys        ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005|soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                       ; soc.qsys        ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006                                                                                                                                                               ; soc.qsys        ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006|soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                       ; soc.qsys        ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007                                                                                                                                                               ; soc.qsys        ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007|soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                       ; soc.qsys        ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008                                                                                                                                                               ; soc.qsys        ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008|soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                       ; soc.qsys        ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bus_avalon_0_avalon_slave_0_agent                                                                                                                                                                 ; soc.qsys        ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bus_avalon_0_avalon_slave_0_agent_rsp_fifo                                                                                                                                                            ; soc.qsys        ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bus_avalon_0_avalon_slave_0_translator                                                                                                                                                       ; soc.qsys        ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bus_avalon_f2_0_avalon_slave_0_agent                                                                                                                                                              ; soc.qsys        ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bus_avalon_f2_0_avalon_slave_0_agent_rsp_fifo                                                                                                                                                         ; soc.qsys        ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bus_avalon_f2_0_avalon_slave_0_translator                                                                                                                                                    ; soc.qsys        ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bus_avalon_f7_0_avalon_slave_0_agent                                                                                                                                                              ; soc.qsys        ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bus_avalon_f7_0_avalon_slave_0_agent_rsp_fifo                                                                                                                                                         ; soc.qsys        ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bus_avalon_f7_0_avalon_slave_0_translator                                                                                                                                                    ; soc.qsys        ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:buttons_s1_agent                                                                                                                                                                                  ; soc.qsys        ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo                                                                                                                                                                             ; soc.qsys        ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator                                                                                                                                                                        ; soc.qsys        ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                   ; soc.qsys        ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                           ; soc.qsys        ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                       ; soc.qsys        ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                   ; soc.qsys        ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                                                   ; soc.qsys        ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                                                   ; soc.qsys        ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_004:cmd_mux_004                                                                                                                                                                               ; soc.qsys        ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_005                                                                                                                                                                                   ; soc.qsys        ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_006                                                                                                                                                                                   ; soc.qsys        ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_007                                                                                                                                                                                   ; soc.qsys        ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_008                                                                                                                                                                                   ; soc.qsys        ;
; Altera ; altera_merlin_master_agent      ; 18.1    ; N/A          ; N/A          ; |soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent                                                                                                                                                                            ; soc.qsys        ;
; Altera ; altera_merlin_master_translator ; 18.1    ; N/A          ; N/A          ; |soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator                                                                                                                                                                  ; soc.qsys        ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent                                                                                                                                                                         ; soc.qsys        ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                    ; soc.qsys        ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator                                                                                                                                                               ; soc.qsys        ;
; Altera ; altera_merlin_master_agent      ; 18.1    ; N/A          ; N/A          ; |soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent                                                                                                                                                                     ; soc.qsys        ;
; Altera ; altera_merlin_master_translator ; 18.1    ; N/A          ; N/A          ; |soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator                                                                                                                                                           ; soc.qsys        ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent                                                                                                                                                                 ; soc.qsys        ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                            ; soc.qsys        ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                       ; soc.qsys        ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent                                                                                                                                                                                     ; soc.qsys        ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo                                                                                                                                                                                ; soc.qsys        ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator                                                                                                                                                                           ; soc.qsys        ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent                                                                                                                                                                                      ; soc.qsys        ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo                                                                                                                                                                                 ; soc.qsys        ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s1_translator                                                                                                                                                                            ; soc.qsys        ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s2_agent                                                                                                                                                                                      ; soc.qsys        ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s2_agent_rsp_fifo                                                                                                                                                                                 ; soc.qsys        ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s2_translator                                                                                                                                                                            ; soc.qsys        ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router:router                                                                                                                                                                                         ; soc.qsys        ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_001:router_001                                                                                                                                                                                 ; soc.qsys        ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_002:router_002                                                                                                                                                                                 ; soc.qsys        ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_002:router_003                                                                                                                                                                                 ; soc.qsys        ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_002:router_004                                                                                                                                                                                 ; soc.qsys        ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_002:router_005                                                                                                                                                                                 ; soc.qsys        ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_006:router_006                                                                                                                                                                                 ; soc.qsys        ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_002:router_007                                                                                                                                                                                 ; soc.qsys        ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_002:router_008                                                                                                                                                                                 ; soc.qsys        ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_002:router_009                                                                                                                                                                                 ; soc.qsys        ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_010:router_010                                                                                                                                                                                 ; soc.qsys        ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                   ; soc.qsys        ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                                               ; soc.qsys        ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                                                                                               ; soc.qsys        ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                                                                                               ; soc.qsys        ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_demux_001:rsp_demux_004                                                                                                                                                                           ; soc.qsys        ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux:rsp_demux_005                                                                                                                                                                               ; soc.qsys        ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux:rsp_demux_006                                                                                                                                                                               ; soc.qsys        ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux:rsp_demux_007                                                                                                                                                                               ; soc.qsys        ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux:rsp_demux_008                                                                                                                                                                               ; soc.qsys        ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                       ; soc.qsys        ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                               ; soc.qsys        ;
; Altera ; altera_avalon_onchip_memory2    ; 18.1    ; N/A          ; N/A          ; |soc|soc_ram:ram                                                                                                                                                                                                                                                         ; soc.qsys        ;
; Altera ; altera_reset_controller         ; 18.1    ; N/A          ; N/A          ; |soc|soc_rst_controller:rst_controller|altera_reset_controller:rst_controller                                                                                                                                                                                            ; soc.qsys        ;
; Altera ; altera_reset_controller         ; 18.1    ; N/A          ; N/A          ; |soc|soc_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001                                                                                                                                                                                ; soc.qsys        ;
+--------+---------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |soc|soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_debug_slave_wrapper:the_soc_cpu_cpu_debug_slave_wrapper|soc_cpu_cpu_debug_slave_tck:the_soc_cpu_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                         ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                         ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                         ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                         ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                         ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                         ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |soc|bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|Machine_etat:Machine_etat_inst|current_st                                                                                                                                        ;
+-------------------------------+-------------------------------+------------------------------+------------------------------+-----------------------------+----------------------------+---------------------------+--------------------+--------------------+
; Name                          ; current_st.st_AUTO_tribord_10 ; current_st.st_AUTO_babord_10 ; current_st.st_AUTO_tribord_1 ; current_st.st_AUTO_babord_1 ; current_st.st_STBY_tribord ; current_st.st_STBY_babord ; current_st.st_AUTO ; current_st.st_STBY ;
+-------------------------------+-------------------------------+------------------------------+------------------------------+-----------------------------+----------------------------+---------------------------+--------------------+--------------------+
; current_st.st_STBY            ; 0                             ; 0                            ; 0                            ; 0                           ; 0                          ; 0                         ; 0                  ; 0                  ;
; current_st.st_AUTO            ; 0                             ; 0                            ; 0                            ; 0                           ; 0                          ; 0                         ; 1                  ; 1                  ;
; current_st.st_STBY_babord     ; 0                             ; 0                            ; 0                            ; 0                           ; 0                          ; 1                         ; 0                  ; 1                  ;
; current_st.st_STBY_tribord    ; 0                             ; 0                            ; 0                            ; 0                           ; 1                          ; 0                         ; 0                  ; 1                  ;
; current_st.st_AUTO_babord_1   ; 0                             ; 0                            ; 0                            ; 1                           ; 0                          ; 0                         ; 0                  ; 1                  ;
; current_st.st_AUTO_tribord_1  ; 0                             ; 0                            ; 1                            ; 0                           ; 0                          ; 0                         ; 0                  ; 1                  ;
; current_st.st_AUTO_babord_10  ; 0                             ; 1                            ; 0                            ; 0                           ; 0                          ; 0                         ; 0                  ; 1                  ;
; current_st.st_AUTO_tribord_10 ; 1                             ; 0                            ; 0                            ; 0                           ; 0                          ; 0                         ; 0                  ; 1                  ;
+-------------------------------+-------------------------------+------------------------------+------------------------------+-----------------------------+----------------------------+---------------------------+--------------------+--------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |soc|bus_avalon_f2:bus_avalon_f2_0|ConversionVitesseVent:anemometre_inst|def_etats:def_etats_inst|current_st   ;
+---------------------------+-----------------------+---------------------------+------------------------+-----------------------+
; Name                      ; current_st.st_stop_aq ; current_st.st_acquisition ; current_st.st_start_aq ; current_st.st_continu ;
+---------------------------+-----------------------+---------------------------+------------------------+-----------------------+
; current_st.st_continu     ; 0                     ; 0                         ; 0                      ; 0                     ;
; current_st.st_start_aq    ; 0                     ; 0                         ; 1                      ; 1                     ;
; current_st.st_acquisition ; 0                     ; 1                         ; 0                      ; 1                     ;
; current_st.st_stop_aq     ; 1                     ; 0                         ; 0                      ; 1                     ;
+---------------------------+-----------------------+---------------------------+------------------------+-----------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |soc|bus_avalon:bus_avalon_0|Conversion_Adaptation:cap_inst|def_etats:def_etats_inst|current_st                ;
+---------------------------+-----------------------+---------------------------+------------------------+-----------------------+
; Name                      ; current_st.st_stop_aq ; current_st.st_acquisition ; current_st.st_start_aq ; current_st.st_continu ;
+---------------------------+-----------------------+---------------------------+------------------------+-----------------------+
; current_st.st_continu     ; 0                     ; 0                         ; 0                      ; 0                     ;
; current_st.st_start_aq    ; 0                     ; 0                         ; 1                      ; 1                     ;
; current_st.st_acquisition ; 0                     ; 1                         ; 0                      ; 1                     ;
; current_st.st_stop_aq     ; 1                     ; 0                         ; 0                      ; 1                     ;
+---------------------------+-----------------------+---------------------------+------------------------+-----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                  ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_debug_slave_wrapper:the_soc_cpu_cpu_debug_slave_wrapper|soc_cpu_cpu_debug_slave_tck:the_soc_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_debug_slave_wrapper:the_soc_cpu_cpu_debug_slave_wrapper|soc_cpu_cpu_debug_slave_tck:the_soc_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; soc_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_debug_slave_wrapper:the_soc_cpu_cpu_debug_slave_wrapper|soc_cpu_cpu_debug_slave_tck:the_soc_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_debug_slave_wrapper:the_soc_cpu_cpu_debug_slave_wrapper|soc_cpu_cpu_debug_slave_tck:the_soc_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; soc_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_jtag_uart_alt_jtag_atlantic|rvalid                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; soc_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; soc_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; soc_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                         ; yes                                                              ; yes                                        ;
; soc_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; soc_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; soc_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; soc_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; soc_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                         ; yes                                                              ; yes                                        ;
; soc_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; soc_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; soc_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_oci_debug:the_soc_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                            ; yes                                                              ; yes                                        ;
; soc_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_debug_slave_wrapper:the_soc_cpu_cpu_debug_slave_wrapper|soc_cpu_cpu_debug_slave_sysclk:the_soc_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_debug_slave_wrapper:the_soc_cpu_cpu_debug_slave_wrapper|soc_cpu_cpu_debug_slave_sysclk:the_soc_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; soc_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; soc_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; soc_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_oci_debug:the_soc_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                             ; yes                                                              ; yes                                        ;
; soc_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; soc_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; soc_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; soc_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; soc_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; soc_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; soc_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_debug_slave_wrapper:the_soc_cpu_cpu_debug_slave_wrapper|soc_cpu_cpu_debug_slave_sysclk:the_soc_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_debug_slave_wrapper:the_soc_cpu_cpu_debug_slave_wrapper|soc_cpu_cpu_debug_slave_sysclk:the_soc_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; soc_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                 ; yes                                                              ; yes                                        ;
; soc_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; soc_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; soc_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                     ; yes                                                              ; yes                                        ;
; soc_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                 ; yes                                                              ; yes                                        ;
; soc_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; soc_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; soc_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; soc_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                     ; yes                                                              ; yes                                        ;
; soc_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; soc_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; soc_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; Total number of protected registers is 46                                                                                                                                                                                                                                      ;                                                                  ;                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                                                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
; Latch Name                                                                                                                                         ; Latch Enable Signal                                                                                                                                ; Free of Timing Hazards ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
; bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_leds:gestion_leds_inst|gestion_bip:gestion_led_mode_auto_babord_inst|activation_bip ; bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_leds:gestion_leds_inst|gestion_bip:gestion_led_mode_auto_babord_inst|activation_bip ; yes                    ;
; bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_leds:gestion_leds_inst|allume_led_stby                                              ; bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_leds:gestion_leds_inst|allume_led_stby                                              ; yes                    ;
; bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_leds:gestion_leds_inst|ledTribord_o                                                 ; bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_leds:gestion_leds_inst|ledTribord_o                                                 ; yes                    ;
; bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_bip:gestion_bip_inst|activation_bip                                                 ; bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_bip:gestion_bip_inst|activation_bip                                                 ; yes                    ;
; bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|Machine_etat:Machine_etat_inst|next_st.st_STBY_650                                          ; bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|Machine_etat:Machine_etat_inst|Selector8                                                    ; yes                    ;
; bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|Machine_etat:Machine_etat_inst|next_st.st_AUTO_620                                          ; bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|Machine_etat:Machine_etat_inst|Selector8                                                    ; yes                    ;
; bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|Machine_etat:Machine_etat_inst|next_st.st_STBY_babord_590                                   ; bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|Machine_etat:Machine_etat_inst|Selector8                                                    ; yes                    ;
; bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|Machine_etat:Machine_etat_inst|next_st.st_STBY_tribord_560                                  ; bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|Machine_etat:Machine_etat_inst|Selector8                                                    ; yes                    ;
; bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|Machine_etat:Machine_etat_inst|next_st.st_AUTO_babord_1_530                                 ; bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|Machine_etat:Machine_etat_inst|Selector8                                                    ; yes                    ;
; bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|Machine_etat:Machine_etat_inst|next_st.st_AUTO_tribord_1_500                                ; bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|Machine_etat:Machine_etat_inst|Selector8                                                    ; yes                    ;
; bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|Machine_etat:Machine_etat_inst|next_st.st_AUTO_babord_10_470                                ; bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|Machine_etat:Machine_etat_inst|Selector8                                                    ; yes                    ;
; bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|Machine_etat:Machine_etat_inst|next_st.st_AUTO_tribord_10_440                               ; bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|Machine_etat:Machine_etat_inst|Selector8                                                    ; yes                    ;
; bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_leds:gestion_leds_inst|gestion_bip:gestion_led_mode_auto_babord_inst|attente_bip    ; bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_leds:gestion_leds_inst|gestion_bip:gestion_led_mode_auto_babord_inst|attente_bip    ; yes                    ;
; bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_bip:gestion_bip_inst|temp_choix_btn                                                 ; bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_bip:gestion_bip_inst|temp_choix_btn                                                 ; yes                    ;
; bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_leds:gestion_leds_inst|eteind_led_stby                                              ; bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_leds:gestion_leds_inst|allume_led_stby                                              ; yes                    ;
; bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_bip:gestion_bip_inst|attente_bip                                                    ; bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_bip:gestion_bip_inst|attente_bip                                                    ; yes                    ;
; bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_leds:gestion_leds_inst|gestion_bip:gestion_led_mode_auto_babord_inst|temp_choix_btn ; bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_leds:gestion_leds_inst|gestion_bip:gestion_led_mode_auto_babord_inst|temp_choix_btn ; yes                    ;
; bus_avalon:bus_avalon_0|Conversion_Adaptation:cap_inst|def_etats:def_etats_inst|next_st.st_continu_169                                             ; bus_avalon:bus_avalon_0|Conversion_Adaptation:cap_inst|def_etats:def_etats_inst|Selector4                                                          ; yes                    ;
; bus_avalon:bus_avalon_0|Conversion_Adaptation:cap_inst|def_etats:def_etats_inst|next_st.st_acquisition_135                                         ; bus_avalon:bus_avalon_0|Conversion_Adaptation:cap_inst|def_etats:def_etats_inst|Selector4                                                          ; yes                    ;
; bus_avalon_f2:bus_avalon_f2_0|ConversionVitesseVent:anemometre_inst|def_etats:def_etats_inst|next_st.st_continu_169                                ; bus_avalon_f2:bus_avalon_f2_0|ConversionVitesseVent:anemometre_inst|def_etats:def_etats_inst|Selector4                                             ; yes                    ;
; bus_avalon_f2:bus_avalon_f2_0|ConversionVitesseVent:anemometre_inst|def_etats:def_etats_inst|next_st.st_acquisition_135                            ; bus_avalon_f2:bus_avalon_f2_0|ConversionVitesseVent:anemometre_inst|def_etats:def_etats_inst|Selector4                                             ; yes                    ;
; bus_avalon_f2:bus_avalon_f2_0|ConversionVitesseVent:anemometre_inst|def_etats:def_etats_inst|next_st.st_start_aq_152                               ; bus_avalon_f2:bus_avalon_f2_0|ConversionVitesseVent:anemometre_inst|def_etats:def_etats_inst|Selector4                                             ; yes                    ;
; bus_avalon:bus_avalon_0|Conversion_Adaptation:cap_inst|def_etats:def_etats_inst|next_st.st_start_aq_152                                            ; bus_avalon:bus_avalon_0|Conversion_Adaptation:cap_inst|def_etats:def_etats_inst|Selector4                                                          ; yes                    ;
; bus_avalon:bus_avalon_0|Conversion_Adaptation:cap_inst|def_etats:def_etats_inst|next_st.st_stop_aq_118                                             ; bus_avalon:bus_avalon_0|Conversion_Adaptation:cap_inst|def_etats:def_etats_inst|Selector4                                                          ; yes                    ;
; bus_avalon_f2:bus_avalon_f2_0|ConversionVitesseVent:anemometre_inst|def_etats:def_etats_inst|next_st.st_stop_aq_118                                ; bus_avalon_f2:bus_avalon_f2_0|ConversionVitesseVent:anemometre_inst|def_etats:def_etats_inst|Selector4                                             ; yes                    ;
; Number of user-specified and inferred latches = 25                                                                                                 ;                                                                                                                                                    ;                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                          ; Reason for Removal                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_004:cmd_mux_004|locked[0,1]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s1_translator|av_chipselect_pre                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s2_translator|av_chipselect_pre                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[8..31]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_chipselect_pre                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_chipselect_pre                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bus_avalon_f2_0_avalon_slave_0_translator|av_readdata_pre[9..31]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bus_avalon_f7_0_avalon_slave_0_translator|av_readdata_pre[4..31]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bus_avalon_0_avalon_slave_0_translator|av_readdata_pre[10..31]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_chipselect_pre                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; soc_cpu:cpu|soc_cpu_cpu:cpu|W_rf_ecc_recoverable_valid                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; soc_cpu:cpu|soc_cpu_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; soc_cpu:cpu|soc_cpu_cpu:cpu|W_rf_ecc_unrecoverable_valid                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; soc_cpu:cpu|soc_cpu_cpu:cpu|W_ienable_reg[0..14,16..31]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; soc_cpu:cpu|soc_cpu_cpu:cpu|W_ipending_reg[0..14,16..31]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; soc_cpu:cpu|soc_cpu_cpu:cpu|W_cdsr_reg[0..31]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; soc_cpu:cpu|soc_cpu_cpu:cpu|R_ctrl_custom                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; soc_cpu:cpu|soc_cpu_cpu:cpu|R_ctrl_crst                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; soc_cpu:cpu|soc_cpu_cpu:cpu|R_ctrl_ld_ex                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; soc_cpu:cpu|soc_cpu_cpu:cpu|R_ctrl_st_ex                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_oci_im:the_soc_cpu_cpu_nios2_oci_im|trc_wrap                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_oci_im:the_soc_cpu_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_oci_dbrk:the_soc_cpu_cpu_nios2_oci_dbrk|dbrk_goto1                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_oci_dbrk:the_soc_cpu_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_oci_dbrk:the_soc_cpu_cpu_nios2_oci_dbrk|dbrk_goto0                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_oci_xbrk:the_soc_cpu_cpu_nios2_oci_xbrk|xbrk_break                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; soc_buttons:buttons|readdata[1..31]                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][55]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                        ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][73]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                        ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][76]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                        ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][75]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                        ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][74]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                        ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s2_agent_rsp_fifo|mem[0][76]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                        ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s2_agent_rsp_fifo|mem[0][75]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                        ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s2_agent_rsp_fifo|mem[0][74]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                        ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s2_agent_rsp_fifo|mem[0][73]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                        ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][76]                                                                                                                        ; Lost fanout                                                                                                                                                                                                                        ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][75]                                                                                                                        ; Lost fanout                                                                                                                                                                                                                        ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][74]                                                                                                                        ; Lost fanout                                                                                                                                                                                                                        ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][73]                                                                                                                        ; Lost fanout                                                                                                                                                                                                                        ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[0][76]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                        ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[0][75]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                        ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[0][74]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                        ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[0][73]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                        ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bus_avalon_f2_0_avalon_slave_0_agent_rsp_fifo|mem[0][76]                                                                                                 ; Lost fanout                                                                                                                                                                                                                        ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bus_avalon_f2_0_avalon_slave_0_agent_rsp_fifo|mem[0][75]                                                                                                 ; Lost fanout                                                                                                                                                                                                                        ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bus_avalon_f2_0_avalon_slave_0_agent_rsp_fifo|mem[0][74]                                                                                                 ; Lost fanout                                                                                                                                                                                                                        ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bus_avalon_f2_0_avalon_slave_0_agent_rsp_fifo|mem[0][73]                                                                                                 ; Lost fanout                                                                                                                                                                                                                        ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bus_avalon_f7_0_avalon_slave_0_agent_rsp_fifo|mem[0][76]                                                                                                 ; Lost fanout                                                                                                                                                                                                                        ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bus_avalon_f7_0_avalon_slave_0_agent_rsp_fifo|mem[0][75]                                                                                                 ; Lost fanout                                                                                                                                                                                                                        ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bus_avalon_f7_0_avalon_slave_0_agent_rsp_fifo|mem[0][74]                                                                                                 ; Lost fanout                                                                                                                                                                                                                        ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bus_avalon_f7_0_avalon_slave_0_agent_rsp_fifo|mem[0][73]                                                                                                 ; Lost fanout                                                                                                                                                                                                                        ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bus_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][76]                                                                                                    ; Lost fanout                                                                                                                                                                                                                        ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bus_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][75]                                                                                                    ; Lost fanout                                                                                                                                                                                                                        ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bus_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][74]                                                                                                    ; Lost fanout                                                                                                                                                                                                                        ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bus_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][73]                                                                                                    ; Lost fanout                                                                                                                                                                                                                        ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][76]                                                                                                    ; Lost fanout                                                                                                                                                                                                                        ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][75]                                                                                                    ; Lost fanout                                                                                                                                                                                                                        ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][74]                                                                                                    ; Lost fanout                                                                                                                                                                                                                        ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][73]                                                                                                    ; Lost fanout                                                                                                                                                                                                                        ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[1..31]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bus_avalon_f7_0_avalon_slave_0_translator|av_readdata_pre[3]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; soc_cpu:cpu|soc_cpu_cpu:cpu|W_control_rd_data[1..14,16..31]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][76]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                        ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][75]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                        ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][74]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                        ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][73]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                        ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][55]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                        ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s2_agent_rsp_fifo|mem[1][76]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                        ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s2_agent_rsp_fifo|mem[1][75]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                        ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s2_agent_rsp_fifo|mem[1][74]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                        ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s2_agent_rsp_fifo|mem[1][73]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                        ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][76]                                                                                                                        ; Lost fanout                                                                                                                                                                                                                        ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][75]                                                                                                                        ; Lost fanout                                                                                                                                                                                                                        ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][74]                                                                                                                        ; Lost fanout                                                                                                                                                                                                                        ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][73]                                                                                                                        ; Lost fanout                                                                                                                                                                                                                        ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[1][76]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                        ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[1][75]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                        ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[1][74]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                        ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[1][73]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                        ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bus_avalon_f2_0_avalon_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                 ; Lost fanout                                                                                                                                                                                                                        ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bus_avalon_f2_0_avalon_slave_0_agent_rsp_fifo|mem[1][75]                                                                                                 ; Lost fanout                                                                                                                                                                                                                        ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bus_avalon_f2_0_avalon_slave_0_agent_rsp_fifo|mem[1][74]                                                                                                 ; Lost fanout                                                                                                                                                                                                                        ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bus_avalon_f2_0_avalon_slave_0_agent_rsp_fifo|mem[1][73]                                                                                                 ; Lost fanout                                                                                                                                                                                                                        ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bus_avalon_f7_0_avalon_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                 ; Lost fanout                                                                                                                                                                                                                        ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bus_avalon_f7_0_avalon_slave_0_agent_rsp_fifo|mem[1][75]                                                                                                 ; Lost fanout                                                                                                                                                                                                                        ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bus_avalon_f7_0_avalon_slave_0_agent_rsp_fifo|mem[1][74]                                                                                                 ; Lost fanout                                                                                                                                                                                                                        ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bus_avalon_f7_0_avalon_slave_0_agent_rsp_fifo|mem[1][73]                                                                                                 ; Lost fanout                                                                                                                                                                                                                        ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bus_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                    ; Lost fanout                                                                                                                                                                                                                        ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bus_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][75]                                                                                                    ; Lost fanout                                                                                                                                                                                                                        ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bus_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][74]                                                                                                    ; Lost fanout                                                                                                                                                                                                                        ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bus_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][73]                                                                                                    ; Lost fanout                                                                                                                                                                                                                        ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][76]                                                                                                    ; Lost fanout                                                                                                                                                                                                                        ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                                                    ; Lost fanout                                                                                                                                                                                                                        ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][74]                                                                                                    ; Lost fanout                                                                                                                                                                                                                        ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][73]                                                                                                    ; Lost fanout                                                                                                                                                                                                                        ;
; soc_cpu:cpu|soc_cpu_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                        ;
; soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_avalon_reg:the_soc_cpu_cpu_nios2_avalon_reg|oci_ienable[1]                                                               ; Merged with soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_avalon_reg:the_soc_cpu_cpu_nios2_avalon_reg|oci_ienable[2]                                                               ;
; soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_avalon_reg:the_soc_cpu_cpu_nios2_avalon_reg|oci_ienable[2]                                                               ; Merged with soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_avalon_reg:the_soc_cpu_cpu_nios2_avalon_reg|oci_ienable[3]                                                               ;
; soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_avalon_reg:the_soc_cpu_cpu_nios2_avalon_reg|oci_ienable[3]                                                               ; Merged with soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_avalon_reg:the_soc_cpu_cpu_nios2_avalon_reg|oci_ienable[4]                                                               ;
; soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_avalon_reg:the_soc_cpu_cpu_nios2_avalon_reg|oci_ienable[4]                                                               ; Merged with soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_avalon_reg:the_soc_cpu_cpu_nios2_avalon_reg|oci_ienable[5]                                                               ;
; soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_avalon_reg:the_soc_cpu_cpu_nios2_avalon_reg|oci_ienable[5]                                                               ; Merged with soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_avalon_reg:the_soc_cpu_cpu_nios2_avalon_reg|oci_ienable[6]                                                               ;
; soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_avalon_reg:the_soc_cpu_cpu_nios2_avalon_reg|oci_ienable[6]                                                               ; Merged with soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_avalon_reg:the_soc_cpu_cpu_nios2_avalon_reg|oci_ienable[7]                                                               ;
; soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_avalon_reg:the_soc_cpu_cpu_nios2_avalon_reg|oci_ienable[7]                                                               ; Merged with soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_avalon_reg:the_soc_cpu_cpu_nios2_avalon_reg|oci_ienable[8]                                                               ;
; soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_avalon_reg:the_soc_cpu_cpu_nios2_avalon_reg|oci_ienable[8]                                                               ; Merged with soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_avalon_reg:the_soc_cpu_cpu_nios2_avalon_reg|oci_ienable[9]                                                               ;
; soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_avalon_reg:the_soc_cpu_cpu_nios2_avalon_reg|oci_ienable[9]                                                               ; Merged with soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_avalon_reg:the_soc_cpu_cpu_nios2_avalon_reg|oci_ienable[10]                                                              ;
; soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_avalon_reg:the_soc_cpu_cpu_nios2_avalon_reg|oci_ienable[10]                                                              ; Merged with soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_avalon_reg:the_soc_cpu_cpu_nios2_avalon_reg|oci_ienable[11]                                                              ;
; soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_avalon_reg:the_soc_cpu_cpu_nios2_avalon_reg|oci_ienable[11]                                                              ; Merged with soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_avalon_reg:the_soc_cpu_cpu_nios2_avalon_reg|oci_ienable[12]                                                              ;
; soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_avalon_reg:the_soc_cpu_cpu_nios2_avalon_reg|oci_ienable[12]                                                              ; Merged with soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_avalon_reg:the_soc_cpu_cpu_nios2_avalon_reg|oci_ienable[13]                                                              ;
; soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_avalon_reg:the_soc_cpu_cpu_nios2_avalon_reg|oci_ienable[13]                                                              ; Merged with soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_avalon_reg:the_soc_cpu_cpu_nios2_avalon_reg|oci_ienable[14]                                                              ;
; soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_avalon_reg:the_soc_cpu_cpu_nios2_avalon_reg|oci_ienable[14]                                                              ; Merged with soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_avalon_reg:the_soc_cpu_cpu_nios2_avalon_reg|oci_ienable[16]                                                              ;
; soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_avalon_reg:the_soc_cpu_cpu_nios2_avalon_reg|oci_ienable[16]                                                              ; Merged with soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_avalon_reg:the_soc_cpu_cpu_nios2_avalon_reg|oci_ienable[17]                                                              ;
; soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_avalon_reg:the_soc_cpu_cpu_nios2_avalon_reg|oci_ienable[17]                                                              ; Merged with soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_avalon_reg:the_soc_cpu_cpu_nios2_avalon_reg|oci_ienable[18]                                                              ;
; soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_avalon_reg:the_soc_cpu_cpu_nios2_avalon_reg|oci_ienable[18]                                                              ; Merged with soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_avalon_reg:the_soc_cpu_cpu_nios2_avalon_reg|oci_ienable[19]                                                              ;
; soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_avalon_reg:the_soc_cpu_cpu_nios2_avalon_reg|oci_ienable[19]                                                              ; Merged with soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_avalon_reg:the_soc_cpu_cpu_nios2_avalon_reg|oci_ienable[20]                                                              ;
; soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_avalon_reg:the_soc_cpu_cpu_nios2_avalon_reg|oci_ienable[20]                                                              ; Merged with soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_avalon_reg:the_soc_cpu_cpu_nios2_avalon_reg|oci_ienable[21]                                                              ;
; soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_avalon_reg:the_soc_cpu_cpu_nios2_avalon_reg|oci_ienable[21]                                                              ; Merged with soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_avalon_reg:the_soc_cpu_cpu_nios2_avalon_reg|oci_ienable[22]                                                              ;
; soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_avalon_reg:the_soc_cpu_cpu_nios2_avalon_reg|oci_ienable[22]                                                              ; Merged with soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_avalon_reg:the_soc_cpu_cpu_nios2_avalon_reg|oci_ienable[23]                                                              ;
; soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_avalon_reg:the_soc_cpu_cpu_nios2_avalon_reg|oci_ienable[23]                                                              ; Merged with soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_avalon_reg:the_soc_cpu_cpu_nios2_avalon_reg|oci_ienable[24]                                                              ;
; soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_avalon_reg:the_soc_cpu_cpu_nios2_avalon_reg|oci_ienable[24]                                                              ; Merged with soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_avalon_reg:the_soc_cpu_cpu_nios2_avalon_reg|oci_ienable[25]                                                              ;
; soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_avalon_reg:the_soc_cpu_cpu_nios2_avalon_reg|oci_ienable[25]                                                              ; Merged with soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_avalon_reg:the_soc_cpu_cpu_nios2_avalon_reg|oci_ienable[26]                                                              ;
; soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_avalon_reg:the_soc_cpu_cpu_nios2_avalon_reg|oci_ienable[26]                                                              ; Merged with soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_avalon_reg:the_soc_cpu_cpu_nios2_avalon_reg|oci_ienable[27]                                                              ;
; soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_avalon_reg:the_soc_cpu_cpu_nios2_avalon_reg|oci_ienable[27]                                                              ; Merged with soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_avalon_reg:the_soc_cpu_cpu_nios2_avalon_reg|oci_ienable[28]                                                              ;
; soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_avalon_reg:the_soc_cpu_cpu_nios2_avalon_reg|oci_ienable[28]                                                              ; Merged with soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_avalon_reg:the_soc_cpu_cpu_nios2_avalon_reg|oci_ienable[29]                                                              ;
; soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_avalon_reg:the_soc_cpu_cpu_nios2_avalon_reg|oci_ienable[29]                                                              ; Merged with soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_avalon_reg:the_soc_cpu_cpu_nios2_avalon_reg|oci_ienable[30]                                                              ;
; soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_avalon_reg:the_soc_cpu_cpu_nios2_avalon_reg|oci_ienable[30]                                                              ; Merged with soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_avalon_reg:the_soc_cpu_cpu_nios2_avalon_reg|oci_ienable[31]                                                              ;
; soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_avalon_reg:the_soc_cpu_cpu_nios2_avalon_reg|oci_ienable[31]                                                              ; Merged with soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_avalon_reg:the_soc_cpu_cpu_nios2_avalon_reg|oci_ienable[0]                                                               ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][58]                                                                                                                         ; Merged with soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][94]                                                                                                                         ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][59]                                                                                                                         ; Merged with soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][94]                                                                                                                         ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][52]                                                                                                                         ; Merged with soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][94]                                                                                                                         ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s2_agent_rsp_fifo|mem[1][58]                                                                                                                         ; Merged with soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s2_agent_rsp_fifo|mem[1][59]                                                                                                                         ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s2_agent_rsp_fifo|mem[1][52]                                                                                                                         ; Merged with soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s2_agent_rsp_fifo|mem[1][59]                                                                                                                         ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][52]                                                                                                                        ; Merged with soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][59]                                                                                                                        ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][58]                                                                                                                        ; Merged with soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][59]                                                                                                                        ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[1][52]                                                                                                                     ; Merged with soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[1][59]                                                                                                                     ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[1][58]                                                                                                                     ; Merged with soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[1][59]                                                                                                                     ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][74]                                                                                                            ; Merged with soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][76]                                                                                                            ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][75]                                                                                                            ; Merged with soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][76]                                                                                                            ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][58]                                                                                                            ; Merged with soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][76]                                                                                                            ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][52]                                                                                                            ; Merged with soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][76]                                                                                                            ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][59]                                                                                                            ; Merged with soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][76]                                                                                                            ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bus_avalon_f2_0_avalon_slave_0_agent_rsp_fifo|mem[1][52]                                                                                                 ; Merged with soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bus_avalon_f2_0_avalon_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                 ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bus_avalon_f2_0_avalon_slave_0_agent_rsp_fifo|mem[1][58]                                                                                                 ; Merged with soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bus_avalon_f2_0_avalon_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                 ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bus_avalon_f7_0_avalon_slave_0_agent_rsp_fifo|mem[1][52]                                                                                                 ; Merged with soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bus_avalon_f7_0_avalon_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                 ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bus_avalon_f7_0_avalon_slave_0_agent_rsp_fifo|mem[1][58]                                                                                                 ; Merged with soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bus_avalon_f7_0_avalon_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                 ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bus_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][52]                                                                                                    ; Merged with soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bus_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                    ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bus_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][58]                                                                                                    ; Merged with soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bus_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                    ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][58]                                                                                                    ; Merged with soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][59]                                                                                                    ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][52]                                                                                                    ; Merged with soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][59]                                                                                                    ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent|hold_waitrequest                                                                                                              ; Merged with soc_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                         ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent|hold_waitrequest                                                                                                       ; Merged with soc_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                         ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bus_avalon_0_avalon_slave_0_translator|waitrequest_reset_override                                                                               ; Merged with soc_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                         ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|waitrequest_reset_override                                                                                                ; Merged with soc_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                         ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|waitrequest_reset_override                                                                                       ; Merged with soc_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                         ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override                                                                               ; Merged with soc_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                         ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|waitrequest_reset_override                                                                                                   ; Merged with soc_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                         ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s1_translator|waitrequest_reset_override                                                                                                    ; Merged with soc_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                         ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s2_translator|waitrequest_reset_override                                                                                                    ; Merged with soc_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                         ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bus_avalon_f7_0_avalon_slave_0_translator|waitrequest_reset_override                                                                            ; Merged with soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bus_avalon_f2_0_avalon_slave_0_translator|waitrequest_reset_override                                                                            ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]                                                                                                            ; Merged with soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][52]                                                                                                            ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][59]                                                                                                            ; Merged with soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][52]                                                                                                            ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][74]                                                                                                            ; Merged with soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][52]                                                                                                            ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]                                                                                                            ; Merged with soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][52]                                                                                                            ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]                                                                                                            ; Merged with soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][52]                                                                                                            ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][58]                                                                                                                        ; Merged with soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][52]                                                                                                                        ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][59]                                                                                                                        ; Merged with soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][52]                                                                                                                        ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bus_avalon_f7_0_avalon_slave_0_agent_rsp_fifo|mem[0][58]                                                                                                 ; Merged with soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bus_avalon_f7_0_avalon_slave_0_agent_rsp_fifo|mem[0][52]                                                                                                 ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bus_avalon_f7_0_avalon_slave_0_agent_rsp_fifo|mem[0][59]                                                                                                 ; Merged with soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bus_avalon_f7_0_avalon_slave_0_agent_rsp_fifo|mem[0][52]                                                                                                 ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bus_avalon_f2_0_avalon_slave_0_agent_rsp_fifo|mem[0][58]                                                                                                 ; Merged with soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bus_avalon_f2_0_avalon_slave_0_agent_rsp_fifo|mem[0][52]                                                                                                 ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bus_avalon_f2_0_avalon_slave_0_agent_rsp_fifo|mem[0][59]                                                                                                 ; Merged with soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bus_avalon_f2_0_avalon_slave_0_agent_rsp_fifo|mem[0][52]                                                                                                 ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bus_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][58]                                                                                                    ; Merged with soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bus_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][52]                                                                                                    ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bus_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][59]                                                                                                    ; Merged with soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bus_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][52]                                                                                                    ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][58]                                                                                                    ; Merged with soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][52]                                                                                                    ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][59]                                                                                                    ; Merged with soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][52]                                                                                                    ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[0][58]                                                                                                                     ; Merged with soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[0][52]                                                                                                                     ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[0][59]                                                                                                                     ; Merged with soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[0][52]                                                                                                                     ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s2_agent_rsp_fifo|mem[0][58]                                                                                                                         ; Merged with soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s2_agent_rsp_fifo|mem[0][52]                                                                                                                         ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s2_agent_rsp_fifo|mem[0][59]                                                                                                                         ; Merged with soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s2_agent_rsp_fifo|mem[0][52]                                                                                                                         ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][58]                                                                                                                         ; Merged with soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][52]                                                                                                                         ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][59]                                                                                                                         ; Merged with soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][52]                                                                                                                         ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][94]                                                                                                                         ; Merged with soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][52]                                                                                                                         ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][94]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s2_agent_rsp_fifo|mem[1][59]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][59]                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[1][59]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][76]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bus_avalon_f2_0_avalon_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bus_avalon_f7_0_avalon_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bus_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][59]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_oci_break:the_soc_cpu_cpu_nios2_oci_break|trigger_state                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][52]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s2_agent_rsp_fifo|mem[0][52]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][52]                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[0][52]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:buttons_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:buttons_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][52]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bus_avalon_f2_0_avalon_slave_0_agent_rsp_fifo|mem[0][52]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bus_avalon_f2_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bus_avalon_f2_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bus_avalon_f7_0_avalon_slave_0_agent_rsp_fifo|mem[0][52]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bus_avalon_f7_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bus_avalon_f7_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bus_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][52]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bus_avalon_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bus_avalon_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][52]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_oci_dbrk:the_soc_cpu_cpu_nios2_oci_dbrk|dbrk_break                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_oci_break:the_soc_cpu_cpu_nios2_oci_break|trigbrktype                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][60]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                        ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s2_agent_rsp_fifo|mem[1][60]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                        ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][60]                                                                                                                        ; Lost fanout                                                                                                                                                                                                                        ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[1][60]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                        ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][60]                                                                                                            ; Lost fanout                                                                                                                                                                                                                        ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bus_avalon_f2_0_avalon_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                 ; Lost fanout                                                                                                                                                                                                                        ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bus_avalon_f7_0_avalon_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                 ; Lost fanout                                                                                                                                                                                                                        ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bus_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                    ; Lost fanout                                                                                                                                                                                                                        ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][60]                                                                                                    ; Lost fanout                                                                                                                                                                                                                        ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][94]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bus_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][94]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bus_avalon_f7_0_avalon_slave_0_agent_rsp_fifo|mem[1][94]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bus_avalon_f2_0_avalon_slave_0_agent_rsp_fifo|mem[1][94]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[1][94]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][94]                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s2_agent_rsp_fifo|mem[1][94]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][94]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][94]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bus_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][94]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bus_avalon_f7_0_avalon_slave_0_agent_rsp_fifo|mem[0][94]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bus_avalon_f2_0_avalon_slave_0_agent_rsp_fifo|mem[0][94]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[0][94]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][94]                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s2_agent_rsp_fifo|mem[0][94]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][94]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_004:cmd_mux_004|share_count_zero_flag                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                             ;
; soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_004:cmd_mux_004|share_count[0]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_debug_slave_wrapper:the_soc_cpu_cpu_debug_slave_wrapper|soc_cpu_cpu_debug_slave_tck:the_soc_cpu_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                        ;
; soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_debug_slave_wrapper:the_soc_cpu_cpu_debug_slave_wrapper|soc_cpu_cpu_debug_slave_tck:the_soc_cpu_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                        ;
; soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_debug_slave_wrapper:the_soc_cpu_cpu_debug_slave_wrapper|soc_cpu_cpu_debug_slave_tck:the_soc_cpu_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                        ;
; soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_debug_slave_wrapper:the_soc_cpu_cpu_debug_slave_wrapper|soc_cpu_cpu_debug_slave_tck:the_soc_cpu_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                        ;
; soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_debug_slave_wrapper:the_soc_cpu_cpu_debug_slave_wrapper|soc_cpu_cpu_debug_slave_tck:the_soc_cpu_cpu_debug_slave_tck|DRsize.011 ; Merged with soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_debug_slave_wrapper:the_soc_cpu_cpu_debug_slave_wrapper|soc_cpu_cpu_debug_slave_tck:the_soc_cpu_cpu_debug_slave_tck|DRsize.001 ;
; soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_debug_slave_wrapper:the_soc_cpu_cpu_debug_slave_wrapper|soc_cpu_cpu_debug_slave_tck:the_soc_cpu_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; Total Number of Removed Registers = 570                                                                                                                                                                                ;                                                                                                                                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                        ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][76]                                                                                                          ; Stuck at GND              ; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][52],                                                                                                           ;
;                                                                                                                                                                                                                      ; due to stuck port data_in ; soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                            ;
;                                                                                                                                                                                                                      ;                           ; soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                            ;
;                                                                                                                                                                                                                      ;                           ; soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                            ;
;                                                                                                                                                                                                                      ;                           ; soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                             ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][94]                                                                                                                       ; Stuck at GND              ; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][52],                                                                                                                        ;
;                                                                                                                                                                                                                      ; due to stuck port data_in ; soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                         ;
;                                                                                                                                                                                                                      ;                           ; soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                         ;
;                                                                                                                                                                                                                      ;                           ; soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                         ;
;                                                                                                                                                                                                                      ;                           ; soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                          ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s2_agent_rsp_fifo|mem[1][59]                                                                                                                       ; Stuck at GND              ; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s2_agent_rsp_fifo|mem[0][52],                                                                                                                        ;
;                                                                                                                                                                                                                      ; due to stuck port data_in ; soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                         ;
;                                                                                                                                                                                                                      ;                           ; soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                         ;
;                                                                                                                                                                                                                      ;                           ; soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                         ;
;                                                                                                                                                                                                                      ;                           ; soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                          ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][59]                                                                                                                      ; Stuck at GND              ; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][52],                                                                                                                       ;
;                                                                                                                                                                                                                      ; due to stuck port data_in ; soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                        ;
;                                                                                                                                                                                                                      ;                           ; soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                        ;
;                                                                                                                                                                                                                      ;                           ; soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                        ;
;                                                                                                                                                                                                                      ;                           ; soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                         ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[1][59]                                                                                                                   ; Stuck at GND              ; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[0][52],                                                                                                                    ;
;                                                                                                                                                                                                                      ; due to stuck port data_in ; soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:buttons_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                     ;
;                                                                                                                                                                                                                      ;                           ; soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:buttons_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                     ;
;                                                                                                                                                                                                                      ;                           ; soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:buttons_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                     ;
;                                                                                                                                                                                                                      ;                           ; soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:buttons_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                      ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bus_avalon_f2_0_avalon_slave_0_agent_rsp_fifo|mem[1][59]                                                                                               ; Stuck at GND              ; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bus_avalon_f2_0_avalon_slave_0_agent_rsp_fifo|mem[0][52],                                                                                                ;
;                                                                                                                                                                                                                      ; due to stuck port data_in ; soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bus_avalon_f2_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                 ;
;                                                                                                                                                                                                                      ;                           ; soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bus_avalon_f2_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                 ;
;                                                                                                                                                                                                                      ;                           ; soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bus_avalon_f2_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                 ;
;                                                                                                                                                                                                                      ;                           ; soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bus_avalon_f2_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                  ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bus_avalon_f7_0_avalon_slave_0_agent_rsp_fifo|mem[1][59]                                                                                               ; Stuck at GND              ; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bus_avalon_f7_0_avalon_slave_0_agent_rsp_fifo|mem[0][52],                                                                                                ;
;                                                                                                                                                                                                                      ; due to stuck port data_in ; soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bus_avalon_f7_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                 ;
;                                                                                                                                                                                                                      ;                           ; soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bus_avalon_f7_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                 ;
;                                                                                                                                                                                                                      ;                           ; soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bus_avalon_f7_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                 ;
;                                                                                                                                                                                                                      ;                           ; soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bus_avalon_f7_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                  ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bus_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                  ; Stuck at GND              ; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bus_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][52],                                                                                                   ;
;                                                                                                                                                                                                                      ; due to stuck port data_in ; soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bus_avalon_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                    ;
;                                                                                                                                                                                                                      ;                           ; soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bus_avalon_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                    ;
;                                                                                                                                                                                                                      ;                           ; soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bus_avalon_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                    ;
;                                                                                                                                                                                                                      ;                           ; soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bus_avalon_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                     ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][59]                                                                                                  ; Stuck at GND              ; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][52],                                                                                                   ;
;                                                                                                                                                                                                                      ; due to stuck port data_in ; soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                    ;
;                                                                                                                                                                                                                      ;                           ; soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                    ;
;                                                                                                                                                                                                                      ;                           ; soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                    ;
;                                                                                                                                                                                                                      ;                           ; soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                     ;
; soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_oci_dbrk:the_soc_cpu_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                               ; Stuck at GND              ; soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_oci_dbrk:the_soc_cpu_cpu_nios2_oci_dbrk|dbrk_break,                                                                      ;
;                                                                                                                                                                                                                      ; due to stuck port data_in ; soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_oci_break:the_soc_cpu_cpu_nios2_oci_break|trigbrktype                                                                    ;
; soc_cpu:cpu|soc_cpu_cpu:cpu|W_ienable_reg[23]                                                                                                                                                                        ; Stuck at GND              ; soc_cpu:cpu|soc_cpu_cpu:cpu|W_control_rd_data[23]                                                                                                                                                                      ;
;                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; soc_cpu:cpu|soc_cpu_cpu:cpu|W_ienable_reg[22]                                                                                                                                                                        ; Stuck at GND              ; soc_cpu:cpu|soc_cpu_cpu:cpu|W_control_rd_data[22]                                                                                                                                                                      ;
;                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; soc_cpu:cpu|soc_cpu_cpu:cpu|W_ienable_reg[21]                                                                                                                                                                        ; Stuck at GND              ; soc_cpu:cpu|soc_cpu_cpu:cpu|W_control_rd_data[21]                                                                                                                                                                      ;
;                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; soc_cpu:cpu|soc_cpu_cpu:cpu|W_ienable_reg[20]                                                                                                                                                                        ; Stuck at GND              ; soc_cpu:cpu|soc_cpu_cpu:cpu|W_control_rd_data[20]                                                                                                                                                                      ;
;                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; soc_cpu:cpu|soc_cpu_cpu:cpu|W_ienable_reg[19]                                                                                                                                                                        ; Stuck at GND              ; soc_cpu:cpu|soc_cpu_cpu:cpu|W_control_rd_data[19]                                                                                                                                                                      ;
;                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; soc_cpu:cpu|soc_cpu_cpu:cpu|W_ienable_reg[18]                                                                                                                                                                        ; Stuck at GND              ; soc_cpu:cpu|soc_cpu_cpu:cpu|W_control_rd_data[18]                                                                                                                                                                      ;
;                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; soc_cpu:cpu|soc_cpu_cpu:cpu|W_ienable_reg[17]                                                                                                                                                                        ; Stuck at GND              ; soc_cpu:cpu|soc_cpu_cpu:cpu|W_control_rd_data[17]                                                                                                                                                                      ;
;                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; soc_cpu:cpu|soc_cpu_cpu:cpu|W_ienable_reg[16]                                                                                                                                                                        ; Stuck at GND              ; soc_cpu:cpu|soc_cpu_cpu:cpu|W_control_rd_data[16]                                                                                                                                                                      ;
;                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; soc_cpu:cpu|soc_cpu_cpu:cpu|W_ienable_reg[14]                                                                                                                                                                        ; Stuck at GND              ; soc_cpu:cpu|soc_cpu_cpu:cpu|W_control_rd_data[14]                                                                                                                                                                      ;
;                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; soc_cpu:cpu|soc_cpu_cpu:cpu|W_ienable_reg[13]                                                                                                                                                                        ; Stuck at GND              ; soc_cpu:cpu|soc_cpu_cpu:cpu|W_control_rd_data[13]                                                                                                                                                                      ;
;                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; soc_cpu:cpu|soc_cpu_cpu:cpu|W_ienable_reg[12]                                                                                                                                                                        ; Stuck at GND              ; soc_cpu:cpu|soc_cpu_cpu:cpu|W_control_rd_data[12]                                                                                                                                                                      ;
;                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; soc_cpu:cpu|soc_cpu_cpu:cpu|W_ienable_reg[11]                                                                                                                                                                        ; Stuck at GND              ; soc_cpu:cpu|soc_cpu_cpu:cpu|W_control_rd_data[11]                                                                                                                                                                      ;
;                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; soc_cpu:cpu|soc_cpu_cpu:cpu|W_ienable_reg[10]                                                                                                                                                                        ; Stuck at GND              ; soc_cpu:cpu|soc_cpu_cpu:cpu|W_control_rd_data[10]                                                                                                                                                                      ;
;                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; soc_cpu:cpu|soc_cpu_cpu:cpu|W_ienable_reg[9]                                                                                                                                                                         ; Stuck at GND              ; soc_cpu:cpu|soc_cpu_cpu:cpu|W_control_rd_data[9]                                                                                                                                                                       ;
;                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; soc_cpu:cpu|soc_cpu_cpu:cpu|W_ienable_reg[8]                                                                                                                                                                         ; Stuck at GND              ; soc_cpu:cpu|soc_cpu_cpu:cpu|W_control_rd_data[8]                                                                                                                                                                       ;
;                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; soc_cpu:cpu|soc_cpu_cpu:cpu|W_ienable_reg[7]                                                                                                                                                                         ; Stuck at GND              ; soc_cpu:cpu|soc_cpu_cpu:cpu|W_control_rd_data[7]                                                                                                                                                                       ;
;                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; soc_cpu:cpu|soc_cpu_cpu:cpu|W_ienable_reg[6]                                                                                                                                                                         ; Stuck at GND              ; soc_cpu:cpu|soc_cpu_cpu:cpu|W_control_rd_data[6]                                                                                                                                                                       ;
;                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; soc_cpu:cpu|soc_cpu_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                         ; Stuck at GND              ; soc_cpu:cpu|soc_cpu_cpu:cpu|W_control_rd_data[5]                                                                                                                                                                       ;
;                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; soc_cpu:cpu|soc_cpu_cpu:cpu|W_ienable_reg[4]                                                                                                                                                                         ; Stuck at GND              ; soc_cpu:cpu|soc_cpu_cpu:cpu|W_control_rd_data[4]                                                                                                                                                                       ;
;                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; soc_cpu:cpu|soc_cpu_cpu:cpu|W_ienable_reg[3]                                                                                                                                                                         ; Stuck at GND              ; soc_cpu:cpu|soc_cpu_cpu:cpu|W_control_rd_data[3]                                                                                                                                                                       ;
;                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; soc_cpu:cpu|soc_cpu_cpu:cpu|W_ienable_reg[2]                                                                                                                                                                         ; Stuck at GND              ; soc_cpu:cpu|soc_cpu_cpu:cpu|W_control_rd_data[2]                                                                                                                                                                       ;
;                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; soc_cpu:cpu|soc_cpu_cpu:cpu|W_ienable_reg[1]                                                                                                                                                                         ; Stuck at GND              ; soc_cpu:cpu|soc_cpu_cpu:cpu|W_control_rd_data[1]                                                                                                                                                                       ;
;                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_oci_dbrk:the_soc_cpu_cpu_nios2_oci_dbrk|dbrk_goto1                                                                     ; Stuck at GND              ; soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_oci_break:the_soc_cpu_cpu_nios2_oci_break|trigger_state                                                                  ;
;                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; soc_buttons:buttons|readdata[31]                                                                                                                                                                                     ; Stuck at GND              ; soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[31]                                                                                                       ;
;                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; soc_buttons:buttons|readdata[30]                                                                                                                                                                                     ; Stuck at GND              ; soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[30]                                                                                                       ;
;                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; soc_buttons:buttons|readdata[29]                                                                                                                                                                                     ; Stuck at GND              ; soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[29]                                                                                                       ;
;                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; soc_buttons:buttons|readdata[28]                                                                                                                                                                                     ; Stuck at GND              ; soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[28]                                                                                                       ;
;                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; soc_buttons:buttons|readdata[27]                                                                                                                                                                                     ; Stuck at GND              ; soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[27]                                                                                                       ;
;                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; soc_buttons:buttons|readdata[26]                                                                                                                                                                                     ; Stuck at GND              ; soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[26]                                                                                                       ;
;                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; soc_buttons:buttons|readdata[25]                                                                                                                                                                                     ; Stuck at GND              ; soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[25]                                                                                                       ;
;                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; soc_buttons:buttons|readdata[24]                                                                                                                                                                                     ; Stuck at GND              ; soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[24]                                                                                                       ;
;                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; soc_buttons:buttons|readdata[23]                                                                                                                                                                                     ; Stuck at GND              ; soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[23]                                                                                                       ;
;                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; soc_buttons:buttons|readdata[22]                                                                                                                                                                                     ; Stuck at GND              ; soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[22]                                                                                                       ;
;                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; soc_buttons:buttons|readdata[21]                                                                                                                                                                                     ; Stuck at GND              ; soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[21]                                                                                                       ;
;                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; soc_buttons:buttons|readdata[20]                                                                                                                                                                                     ; Stuck at GND              ; soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[20]                                                                                                       ;
;                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; soc_buttons:buttons|readdata[19]                                                                                                                                                                                     ; Stuck at GND              ; soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[19]                                                                                                       ;
;                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; soc_buttons:buttons|readdata[18]                                                                                                                                                                                     ; Stuck at GND              ; soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[18]                                                                                                       ;
;                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; soc_buttons:buttons|readdata[17]                                                                                                                                                                                     ; Stuck at GND              ; soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[17]                                                                                                       ;
;                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; soc_buttons:buttons|readdata[16]                                                                                                                                                                                     ; Stuck at GND              ; soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[16]                                                                                                       ;
;                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; soc_buttons:buttons|readdata[15]                                                                                                                                                                                     ; Stuck at GND              ; soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[15]                                                                                                       ;
;                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; soc_buttons:buttons|readdata[14]                                                                                                                                                                                     ; Stuck at GND              ; soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[14]                                                                                                       ;
;                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; soc_buttons:buttons|readdata[13]                                                                                                                                                                                     ; Stuck at GND              ; soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[13]                                                                                                       ;
;                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; soc_buttons:buttons|readdata[12]                                                                                                                                                                                     ; Stuck at GND              ; soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[12]                                                                                                       ;
;                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; soc_buttons:buttons|readdata[11]                                                                                                                                                                                     ; Stuck at GND              ; soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[11]                                                                                                       ;
;                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; soc_buttons:buttons|readdata[10]                                                                                                                                                                                     ; Stuck at GND              ; soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[10]                                                                                                       ;
;                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; soc_buttons:buttons|readdata[9]                                                                                                                                                                                      ; Stuck at GND              ; soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[9]                                                                                                        ;
;                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; soc_buttons:buttons|readdata[8]                                                                                                                                                                                      ; Stuck at GND              ; soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[8]                                                                                                        ;
;                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; soc_buttons:buttons|readdata[7]                                                                                                                                                                                      ; Stuck at GND              ; soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[7]                                                                                                        ;
;                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; soc_buttons:buttons|readdata[6]                                                                                                                                                                                      ; Stuck at GND              ; soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[6]                                                                                                        ;
;                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; soc_buttons:buttons|readdata[5]                                                                                                                                                                                      ; Stuck at GND              ; soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[5]                                                                                                        ;
;                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; soc_buttons:buttons|readdata[4]                                                                                                                                                                                      ; Stuck at GND              ; soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[4]                                                                                                        ;
;                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; soc_buttons:buttons|readdata[3]                                                                                                                                                                                      ; Stuck at GND              ; soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[3]                                                                                                        ;
;                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; soc_buttons:buttons|readdata[2]                                                                                                                                                                                      ; Stuck at GND              ; soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[2]                                                                                                        ;
;                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; soc_buttons:buttons|readdata[1]                                                                                                                                                                                      ; Stuck at GND              ; soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[1]                                                                                                        ;
;                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][55]                                                                                                                       ; Lost Fanouts              ; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][55]                                                                                                                         ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][73]                                                                                                                       ; Lost Fanouts              ; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][73]                                                                                                                         ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][76]                                                                                                                       ; Lost Fanouts              ; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][76]                                                                                                                         ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][75]                                                                                                                       ; Lost Fanouts              ; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][75]                                                                                                                         ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][74]                                                                                                                       ; Lost Fanouts              ; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][74]                                                                                                                         ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s2_agent_rsp_fifo|mem[0][76]                                                                                                                       ; Lost Fanouts              ; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s2_agent_rsp_fifo|mem[1][76]                                                                                                                         ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s2_agent_rsp_fifo|mem[0][75]                                                                                                                       ; Lost Fanouts              ; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s2_agent_rsp_fifo|mem[1][75]                                                                                                                         ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s2_agent_rsp_fifo|mem[0][74]                                                                                                                       ; Lost Fanouts              ; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s2_agent_rsp_fifo|mem[1][74]                                                                                                                         ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s2_agent_rsp_fifo|mem[0][73]                                                                                                                       ; Lost Fanouts              ; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s2_agent_rsp_fifo|mem[1][73]                                                                                                                         ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][76]                                                                                                                      ; Lost Fanouts              ; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][76]                                                                                                                        ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][75]                                                                                                                      ; Lost Fanouts              ; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][75]                                                                                                                        ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][74]                                                                                                                      ; Lost Fanouts              ; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][74]                                                                                                                        ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][73]                                                                                                                      ; Lost Fanouts              ; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][73]                                                                                                                        ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[0][76]                                                                                                                   ; Lost Fanouts              ; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[1][76]                                                                                                                     ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[0][75]                                                                                                                   ; Lost Fanouts              ; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[1][75]                                                                                                                     ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[0][74]                                                                                                                   ; Lost Fanouts              ; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[1][74]                                                                                                                     ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[0][73]                                                                                                                   ; Lost Fanouts              ; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[1][73]                                                                                                                     ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bus_avalon_f2_0_avalon_slave_0_agent_rsp_fifo|mem[0][76]                                                                                               ; Lost Fanouts              ; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bus_avalon_f2_0_avalon_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                 ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bus_avalon_f2_0_avalon_slave_0_agent_rsp_fifo|mem[0][75]                                                                                               ; Lost Fanouts              ; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bus_avalon_f2_0_avalon_slave_0_agent_rsp_fifo|mem[1][75]                                                                                                 ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bus_avalon_f2_0_avalon_slave_0_agent_rsp_fifo|mem[0][74]                                                                                               ; Lost Fanouts              ; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bus_avalon_f2_0_avalon_slave_0_agent_rsp_fifo|mem[1][74]                                                                                                 ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bus_avalon_f2_0_avalon_slave_0_agent_rsp_fifo|mem[0][73]                                                                                               ; Lost Fanouts              ; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bus_avalon_f2_0_avalon_slave_0_agent_rsp_fifo|mem[1][73]                                                                                                 ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bus_avalon_f7_0_avalon_slave_0_agent_rsp_fifo|mem[0][76]                                                                                               ; Lost Fanouts              ; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bus_avalon_f7_0_avalon_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                 ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bus_avalon_f7_0_avalon_slave_0_agent_rsp_fifo|mem[0][75]                                                                                               ; Lost Fanouts              ; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bus_avalon_f7_0_avalon_slave_0_agent_rsp_fifo|mem[1][75]                                                                                                 ;
; soc_cpu:cpu|soc_cpu_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                              ; Stuck at GND              ; soc_cpu:cpu|soc_cpu_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                          ;
;                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bus_avalon_f7_0_avalon_slave_0_agent_rsp_fifo|mem[0][73]                                                                                               ; Lost Fanouts              ; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bus_avalon_f7_0_avalon_slave_0_agent_rsp_fifo|mem[1][73]                                                                                                 ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bus_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][76]                                                                                                  ; Lost Fanouts              ; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bus_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                    ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bus_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][75]                                                                                                  ; Lost Fanouts              ; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bus_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][75]                                                                                                    ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bus_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][74]                                                                                                  ; Lost Fanouts              ; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bus_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][74]                                                                                                    ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bus_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][73]                                                                                                  ; Lost Fanouts              ; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bus_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][73]                                                                                                    ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][76]                                                                                                  ; Lost Fanouts              ; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][76]                                                                                                    ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][75]                                                                                                  ; Lost Fanouts              ; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                                                    ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][74]                                                                                                  ; Lost Fanouts              ; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][74]                                                                                                    ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][73]                                                                                                  ; Lost Fanouts              ; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][73]                                                                                                    ;
; soc_cpu:cpu|soc_cpu_cpu:cpu|W_ienable_reg[31]                                                                                                                                                                        ; Stuck at GND              ; soc_cpu:cpu|soc_cpu_cpu:cpu|W_control_rd_data[31]                                                                                                                                                                      ;
;                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; soc_cpu:cpu|soc_cpu_cpu:cpu|W_ienable_reg[30]                                                                                                                                                                        ; Stuck at GND              ; soc_cpu:cpu|soc_cpu_cpu:cpu|W_control_rd_data[30]                                                                                                                                                                      ;
;                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; soc_cpu:cpu|soc_cpu_cpu:cpu|W_ienable_reg[29]                                                                                                                                                                        ; Stuck at GND              ; soc_cpu:cpu|soc_cpu_cpu:cpu|W_control_rd_data[29]                                                                                                                                                                      ;
;                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; soc_cpu:cpu|soc_cpu_cpu:cpu|W_ienable_reg[28]                                                                                                                                                                        ; Stuck at GND              ; soc_cpu:cpu|soc_cpu_cpu:cpu|W_control_rd_data[28]                                                                                                                                                                      ;
;                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bus_avalon_f7_0_avalon_slave_0_agent_rsp_fifo|mem[0][74]                                                                                               ; Lost Fanouts              ; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bus_avalon_f7_0_avalon_slave_0_agent_rsp_fifo|mem[1][74]                                                                                                 ;
; soc_cpu:cpu|soc_cpu_cpu:cpu|W_ienable_reg[27]                                                                                                                                                                        ; Stuck at GND              ; soc_cpu:cpu|soc_cpu_cpu:cpu|W_control_rd_data[27]                                                                                                                                                                      ;
;                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; soc_cpu:cpu|soc_cpu_cpu:cpu|W_ienable_reg[26]                                                                                                                                                                        ; Stuck at GND              ; soc_cpu:cpu|soc_cpu_cpu:cpu|W_control_rd_data[26]                                                                                                                                                                      ;
;                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; soc_cpu:cpu|soc_cpu_cpu:cpu|W_ienable_reg[25]                                                                                                                                                                        ; Stuck at GND              ; soc_cpu:cpu|soc_cpu_cpu:cpu|W_control_rd_data[25]                                                                                                                                                                      ;
;                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; soc_cpu:cpu|soc_cpu_cpu:cpu|W_ienable_reg[24]                                                                                                                                                                        ; Stuck at GND              ; soc_cpu:cpu|soc_cpu_cpu:cpu|W_control_rd_data[24]                                                                                                                                                                      ;
;                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][94]                                                                                                  ; Stuck at GND              ; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][94]                                                                                                    ;
;                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bus_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][94]                                                                                                  ; Stuck at GND              ; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bus_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][94]                                                                                                    ;
;                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bus_avalon_f7_0_avalon_slave_0_agent_rsp_fifo|mem[1][94]                                                                                               ; Stuck at GND              ; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bus_avalon_f7_0_avalon_slave_0_agent_rsp_fifo|mem[0][94]                                                                                                 ;
;                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bus_avalon_f2_0_avalon_slave_0_agent_rsp_fifo|mem[1][94]                                                                                               ; Stuck at GND              ; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bus_avalon_f2_0_avalon_slave_0_agent_rsp_fifo|mem[0][94]                                                                                                 ;
;                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[1][94]                                                                                                                   ; Stuck at GND              ; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[0][94]                                                                                                                     ;
;                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][94]                                                                                                                      ; Stuck at GND              ; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][94]                                                                                                                        ;
;                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s2_agent_rsp_fifo|mem[1][94]                                                                                                                       ; Stuck at GND              ; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s2_agent_rsp_fifo|mem[0][94]                                                                                                                         ;
;                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][94]                                                                                                          ; Stuck at GND              ; soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][94]                                                                                                            ;
;                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_004:cmd_mux_004|share_count_zero_flag                                                                                                          ; Stuck at VCC              ; soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_004:cmd_mux_004|share_count[0]                                                                                                                   ;
;                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_debug_slave_wrapper:the_soc_cpu_cpu_debug_slave_wrapper|soc_cpu_cpu_debug_slave_tck:the_soc_cpu_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts              ; soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_debug_slave_wrapper:the_soc_cpu_cpu_debug_slave_wrapper|soc_cpu_cpu_debug_slave_tck:the_soc_cpu_cpu_debug_slave_tck|DRsize.101 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2111  ;
; Number of registers using Synchronous Clear  ; 260   ;
; Number of registers using Synchronous Load   ; 215   ;
; Number of registers using Asynchronous Clear ; 1267  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 912   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; soc_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                  ; 17      ;
; soc_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                         ; 27      ;
; soc_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                                                    ; 1       ;
; soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bus_avalon_f2_0_avalon_slave_0_translator|waitrequest_reset_override                                                                                                                                                                                     ; 5       ;
; soc_jtag_uart:jtag_uart|av_waitrequest                                                                                                                                                                                                                                                                                          ; 6       ;
; soc_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                              ; 11      ;
; soc_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                          ; 1       ;
; soc_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                 ; 1       ;
; soc_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                 ; 4       ;
; soc_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                                    ; 2       ;
; soc_cpu:cpu|soc_cpu_cpu:cpu|i_read                                                                                                                                                                                                                                                                                              ; 5       ;
; soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                          ; 2       ;
; soc_cpu:cpu|soc_cpu_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                                                      ; 9       ;
; soc_jtag_uart:jtag_uart|t_dav                                                                                                                                                                                                                                                                                                   ; 3       ;
; soc_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                          ; 1       ;
; soc_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                 ; 1       ;
; soc_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                                                    ; 1       ;
; soc_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_jtag_uart_alt_jtag_atlantic|rst2                                                                                                                                                                                                                                                  ; 3       ;
; soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_avalon_reg:the_soc_cpu_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                                                                                                       ; 2       ;
; soc_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                 ; 1       ;
; soc_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                     ; 1       ;
; soc_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                      ; 1       ;
; soc_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                      ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 36                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 26 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |soc|bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_leds:gestion_leds_inst|gestion_bip:gestion_led_mode_auto_babord_inst|counter:counter_bip_inst|qn_temp[25]                                           ;
; 3:1                ; 26 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |soc|bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_leds:gestion_leds_inst|counter:counter_allume_led_stby_inst|qn_temp[23]                                                                             ;
; 3:1                ; 26 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |soc|bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_bip:gestion_bip_inst|counter:counter_bip_inst|qn_temp[17]                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[1]                                                                                                  ;
; 3:1                ; 21 bits   ; 42 LEs        ; 21 LEs               ; 21 LEs                 ; Yes        ; |soc|bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_leds:gestion_leds_inst|gestion_bip:gestion_led_mode_auto_babord_inst|counter:counter_attente_bip_inst|qn_temp[12]                                   ;
; 3:1                ; 21 bits   ; 42 LEs        ; 21 LEs               ; 21 LEs                 ; Yes        ; |soc|bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_leds:gestion_leds_inst|counter:counter_eteindre_led_stby_inst|qn_temp[2]                                                                            ;
; 3:1                ; 21 bits   ; 42 LEs        ; 21 LEs               ; 21 LEs                 ; Yes        ; |soc|bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_bip:gestion_bip_inst|counter:counter_attente_bip_inst|qn_temp[7]                                                                                    ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |soc|soc_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bus_avalon_f7_0_avalon_slave_0_translator|wait_latency_counter[0]                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bus_avalon_f2_0_avalon_slave_0_translator|wait_latency_counter[0]                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bus_avalon_0_avalon_slave_0_translator|wait_latency_counter[1]                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|wait_latency_counter[1]                                                                                               ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |soc|soc_cpu:cpu|soc_cpu_cpu:cpu|E_src2[0]                                                                                                                                                                              ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |soc|soc_cpu:cpu|soc_cpu_cpu:cpu|E_src1[28]                                                                                                                                                                             ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |soc|soc_cpu:cpu|soc_cpu_cpu:cpu|E_src1[6]                                                                                                                                                                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |soc|soc_cpu:cpu|soc_cpu_cpu:cpu|E_shift_rot_result[2]                                                                                                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |soc|soc_cpu:cpu|soc_cpu_cpu:cpu|av_ld_byte0_data[4]                                                                                                                                                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |soc|soc_cpu:cpu|soc_cpu_cpu:cpu|av_ld_byte2_data[7]                                                                                                                                                                    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |soc|soc_cpu:cpu|soc_cpu_cpu:cpu|D_iw[15]                                                                                                                                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |soc|soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|readdata[2]                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |soc|soc_cpu:cpu|soc_cpu_cpu:cpu|d_byteenable[1]                                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |soc|bus_avalon_f2:bus_avalon_f2_0|ConversionVitesseVent:anemometre_inst|counter:inst_cascade|qn_temp[2]                                                                                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |soc|bus_avalon:bus_avalon_0|Conversion_Adaptation:cap_inst|cascadeCompteurs:cascadeCompteurs_inst|counter:counter_inst_cascade|qn_temp[1]                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |soc|soc_cpu:cpu|soc_cpu_cpu:cpu|d_writedata[30]                                                                                                                                                                        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |soc|soc_cpu:cpu|soc_cpu_cpu:cpu|W_alu_result[30]                                                                                                                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |soc|soc_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                              ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |soc|soc_cpu:cpu|soc_cpu_cpu:cpu|E_src2[6]                                                                                                                                                                              ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |soc|soc_cpu:cpu|soc_cpu_cpu:cpu|E_src2[30]                                                                                                                                                                             ;
; 4:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |soc|soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_ocimem:the_soc_cpu_cpu_nios2_ocimem|MonDReg[15]                                                                      ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |soc|soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_ocimem:the_soc_cpu_cpu_nios2_ocimem|MonDReg[18]                                                                      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |soc|soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_oci_break:the_soc_cpu_cpu_nios2_oci_break|break_readreg[5]                                                           ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |soc|soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_debug_slave_wrapper:the_soc_cpu_cpu_debug_slave_wrapper|soc_cpu_cpu_debug_slave_tck:the_soc_cpu_cpu_debug_slave_tck|sr[36] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |soc|soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_debug_slave_wrapper:the_soc_cpu_cpu_debug_slave_wrapper|soc_cpu_cpu_debug_slave_tck:the_soc_cpu_cpu_debug_slave_tck|sr[34] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |soc|soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_debug_slave_wrapper:the_soc_cpu_cpu_debug_slave_wrapper|soc_cpu_cpu_debug_slave_tck:the_soc_cpu_cpu_debug_slave_tck|sr[9]  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |soc|soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_debug_slave_wrapper:the_soc_cpu_cpu_debug_slave_wrapper|soc_cpu_cpu_debug_slave_tck:the_soc_cpu_cpu_debug_slave_tck|sr[28] ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |soc|soc_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                              ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |soc|soc_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                              ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |soc|soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_ocimem:the_soc_cpu_cpu_nios2_ocimem|MonAReg[2]                                                                       ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |soc|soc_cpu:cpu|soc_cpu_cpu:cpu|F_pc[12]                                                                                                                                                                               ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |soc|soc_cpu:cpu|soc_cpu_cpu:cpu|d_byteenable[3]                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |soc|bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|Machine_etat:Machine_etat_inst|next_st.st_AUTO_babord_10                                                                                                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |soc|soc_cpu:cpu|soc_cpu_cpu:cpu|E_logic_result[10]                                                                                                                                                                     ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |soc|soc_cpu:cpu|soc_cpu_cpu:cpu|W_rf_wr_data[14]                                                                                                                                                                       ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |soc|soc_cpu:cpu|soc_cpu_cpu:cpu|D_dst_regnum[3]                                                                                                                                                                        ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |soc|bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|Machine_etat:Machine_etat_inst|codeFonction_o[0]                                                                                                            ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; No         ; |soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router:router|src_channel[4]                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_register_bank_a_module:soc_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_register_bank_b_module:soc_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_oci_debug:the_soc_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                   ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_ocimem:the_soc_cpu_cpu_nios2_ocimem|soc_cpu_cpu_ociram_sp_ram_module:soc_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_debug_slave_wrapper:the_soc_cpu_cpu_debug_slave_wrapper|soc_cpu_cpu_debug_slave_tck:the_soc_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_debug_slave_wrapper:the_soc_cpu_cpu_debug_slave_wrapper|soc_cpu_cpu_debug_slave_tck:the_soc_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_debug_slave_wrapper:the_soc_cpu_cpu_debug_slave_wrapper|soc_cpu_cpu_debug_slave_sysclk:the_soc_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                              ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_debug_slave_wrapper:the_soc_cpu_cpu_debug_slave_wrapper|soc_cpu_cpu_debug_slave_sysclk:the_soc_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                              ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_jtag_uart:jtag_uart|soc_jtag_uart_scfifo_w:the_soc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_jtag_uart:jtag_uart|soc_jtag_uart_scfifo_r:the_soc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for soc_ram:ram|altsyncram:the_altsyncram|altsyncram_a712:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------+
; Assignment                      ; Value              ; From ; To                            ;
+---------------------------------+--------------------+------+-------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                             ;
+---------------------------------+--------------------+------+-------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                      ;
+-----------------+-------+------+-------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                   ;
+-----------------+-------+------+-------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                              ;
+-----------------+-------+------+---------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                           ;
+-----------------+-------+------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+-------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                      ;
+-----------------+-------+------+-------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                   ;
+-----------------+-------+------+-------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+-----------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                          ;
+-----------------+-------+------+-----------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                       ;
+-----------------+-------+------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux:rsp_demux_002 ;
+-----------------+-------+------+-----------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                          ;
+-----------------+-------+------+-----------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                       ;
+-----------------+-------+------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux:rsp_demux_003 ;
+-----------------+-------+------+-----------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                          ;
+-----------------+-------+------+-----------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                       ;
+-----------------+-------+------+-----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_demux_001:rsp_demux_004 ;
+-----------------+-------+------+---------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                              ;
+-----------------+-------+------+---------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                           ;
+-----------------+-------+------+---------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux:rsp_demux_005 ;
+-----------------+-------+------+-----------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                          ;
+-----------------+-------+------+-----------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                       ;
+-----------------+-------+------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux:rsp_demux_006 ;
+-----------------+-------+------+-----------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                          ;
+-----------------+-------+------+-----------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                       ;
+-----------------+-------+------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux:rsp_demux_007 ;
+-----------------+-------+------+-----------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                          ;
+-----------------+-------+------+-----------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                       ;
+-----------------+-------+------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux:rsp_demux_008 ;
+-----------------+-------+------+-----------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                          ;
+-----------------+-------+------+-----------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                       ;
+-----------------+-------+------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for soc_rst_controller:rst_controller|altera_reset_controller:rst_controller ;
+-------------------+-------+------+--------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                           ;
+-------------------+-------+------+--------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]                       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]                       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]                       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                       ;
+-------------------+-------+------+--------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                      ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                  ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                          ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                      ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                  ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                              ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                      ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                  ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bus_avalon:bus_avalon_0|Conversion_Adaptation:cap_inst|cascadeCompteurs:cascadeCompteurs_inst|counter:counter_inst_cascade ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bus_avalon:bus_avalon_0|Conversion_Adaptation:cap_inst|cascadeCompteurs:cascadeCompteurs_inst|counter:counter_inst_horloge ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 6     ; Signed Integer                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bus_avalon:bus_avalon_0|Conversion_Adaptation:cap_inst|registre:registre_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; n              ; 9     ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bus_avalon:bus_avalon_0|Conversion_Adaptation:cap_inst|counter:counter_seconde_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; n              ; 26    ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bus_avalon:bus_avalon_0|Conversion_Adaptation:cap_inst|registre:registre2_inst ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; n              ; 9     ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bus_avalon:bus_avalon_0|Conversion_Adaptation:cap_inst|registre:registre3_inst ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; n              ; 9     ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bus_avalon_f2:bus_avalon_f2_0|ConversionVitesseVent:anemometre_inst|counter:inst_cascade ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bus_avalon_f2:bus_avalon_f2_0|ConversionVitesseVent:anemometre_inst|counter:inst_horloge ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; n              ; 26    ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bus_avalon_f2:bus_avalon_f2_0|ConversionVitesseVent:anemometre_inst|registre:inst_registre ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bus_avalon_f2:bus_avalon_f2_0|ConversionVitesseVent:anemometre_inst|registre:registre3_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_temps_appui_bouton:gestion_btn_auto_inst|counter:counter_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 27    ; Signed Integer                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_temps_appui_bouton:gestion_btn_babord_inst|counter:counter_inst ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 27    ; Signed Integer                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_temps_appui_bouton:gestion_btn_tribord_inst|counter:counter_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 27    ; Signed Integer                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_bip:gestion_bip_inst|counter:counter_bip_inst ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; n              ; 26    ; Signed Integer                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_bip:gestion_bip_inst|counter:counter_attente_bip_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 21    ; Signed Integer                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_leds:gestion_leds_inst|gestion_bip:gestion_led_mode_auto_babord_inst|counter:counter_bip_inst ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 26    ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_leds:gestion_leds_inst|gestion_bip:gestion_led_mode_auto_babord_inst|counter:counter_attente_bip_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 21    ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_leds:gestion_leds_inst|counter:counter_allume_led_stby_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 26    ; Signed Integer                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_leds:gestion_leds_inst|counter:counter_eteindre_led_stby_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 21    ; Signed Integer                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_register_bank_a_module:soc_cpu_cpu_register_bank_a ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                          ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                        ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_register_bank_a_module:soc_cpu_cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                               ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                        ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                        ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                               ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                        ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                        ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_6mc1      ; Untyped                                                                                               ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_register_bank_b_module:soc_cpu_cpu_register_bank_b ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                          ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                        ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_register_bank_b_module:soc_cpu_cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                               ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                        ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                        ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                               ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                        ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                        ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_6mc1      ; Untyped                                                                                               ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_oci_debug:the_soc_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_ocimem:the_soc_cpu_cpu_nios2_ocimem|soc_cpu_cpu_ociram_sp_ram_module:soc_cpu_cpu_ociram_sp_ram ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                            ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                          ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_ocimem:the_soc_cpu_cpu_nios2_ocimem|soc_cpu_cpu_ociram_sp_ram_module:soc_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                    ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                 ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                                                                                                 ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                          ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                                                                                          ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                                                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                 ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                                                                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_ac71      ; Untyped                                                                                                                                                                                                 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_debug_slave_wrapper:the_soc_cpu_cpu_debug_slave_wrapper|soc_cpu_cpu_debug_slave_tck:the_soc_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_debug_slave_wrapper:the_soc_cpu_cpu_debug_slave_wrapper|soc_cpu_cpu_debug_slave_tck:the_soc_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_debug_slave_wrapper:the_soc_cpu_cpu_debug_slave_wrapper|soc_cpu_cpu_debug_slave_sysclk:the_soc_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_debug_slave_wrapper:the_soc_cpu_cpu_debug_slave_wrapper|soc_cpu_cpu_debug_slave_sysclk:the_soc_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_debug_slave_wrapper:the_soc_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:soc_cpu_cpu_debug_slave_phy ;
+-------------------------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                         ;
+-------------------------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                               ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                               ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                               ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                               ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                       ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                               ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                               ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                       ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                               ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                       ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                       ;
+-------------------------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_jtag_uart:jtag_uart|soc_jtag_uart_scfifo_w:the_soc_jtag_uart_scfifo_w|scfifo:wfifo ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                       ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                               ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                             ;
; lpm_width               ; 8            ; Signed Integer                                                                             ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                             ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                             ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                    ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                    ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                    ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                    ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                    ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                    ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                    ;
; USE_EAB                 ; ON           ; Untyped                                                                                    ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                    ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                    ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                    ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                    ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_jtag_uart:jtag_uart|soc_jtag_uart_scfifo_r:the_soc_jtag_uart_scfifo_r|scfifo:rfifo ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                       ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                               ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                             ;
; lpm_width               ; 8            ; Signed Integer                                                                             ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                             ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                             ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                    ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                    ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                    ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                    ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                    ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                    ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                    ;
; USE_EAB                 ; ON           ; Untyped                                                                                    ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                    ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                    ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                    ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                    ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_ram:ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+------------------------+
; Parameter Name                     ; Value                ; Type                   ;
+------------------------------------+----------------------+------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                ;
; WIDTH_A                            ; 32                   ; Signed Integer         ;
; WIDTHAD_A                          ; 13                   ; Signed Integer         ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                ;
; WIDTH_B                            ; 32                   ; Signed Integer         ;
; WIDTHAD_B                          ; 13                   ; Signed Integer         ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer         ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                ;
; BYTEENA_REG_B                      ; CLOCK0               ; Untyped                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer         ;
; WIDTH_BYTEENA_B                    ; 4                    ; Signed Integer         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                ;
; BYTE_SIZE                          ; 8                    ; Signed Integer         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                ;
; INIT_FILE                          ; UNUSED               ; Untyped                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                ;
; MAXIMUM_DEPTH                      ; 8192                 ; Signed Integer         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                ;
; CBXI_PARAMETER                     ; altsyncram_a712      ; Untyped                ;
+------------------------------------+----------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                      ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 16    ; Signed Integer                                                                                            ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                            ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                            ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                            ;
; UAV_ADDRESS_W               ; 16    ; Signed Integer                                                                                            ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                            ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                            ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                            ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                            ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                            ;
; USE_READ                    ; 1     ; Signed Integer                                                                                            ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                            ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                            ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                            ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                            ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                            ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                            ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                            ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                            ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                            ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                             ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 16    ; Signed Integer                                                                                                   ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                   ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                   ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                   ;
; UAV_ADDRESS_W               ; 16    ; Signed Integer                                                                                                   ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                   ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                   ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                   ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                   ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                   ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                   ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                   ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                   ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                   ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                   ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                   ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                   ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                              ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                    ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                    ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                    ;
; UAV_ADDRESS_W                  ; 16    ; Signed Integer                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bus_avalon_0_avalon_slave_0_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                              ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                    ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                    ;
; UAV_ADDRESS_W                  ; 16    ; Signed Integer                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bus_avalon_f7_0_avalon_slave_0_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                 ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                       ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                       ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                       ;
; UAV_ADDRESS_W                  ; 16    ; Signed Integer                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bus_avalon_f2_0_avalon_slave_0_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                 ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                       ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                       ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                       ;
; UAV_ADDRESS_W                  ; 16    ; Signed Integer                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                      ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                            ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                            ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                            ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                            ;
; UAV_ADDRESS_W                  ; 16    ; Signed Integer                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                            ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                             ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                   ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                   ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                   ;
; UAV_ADDRESS_W                  ; 16    ; Signed Integer                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                   ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                          ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                ;
; UAV_ADDRESS_W                  ; 16    ; Signed Integer                                                                                ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s2_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                         ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 13    ; Signed Integer                                                                               ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                               ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                               ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                               ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                               ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                               ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                               ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                               ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                               ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                               ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                               ;
; UAV_ADDRESS_W                  ; 16    ; Signed Integer                                                                               ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                               ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                               ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                         ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 13    ; Signed Integer                                                                               ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                               ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                               ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                               ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                               ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                               ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                               ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                               ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                               ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                               ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                               ;
; UAV_ADDRESS_W                  ; 16    ; Signed Integer                                                                               ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                               ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                               ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 72    ; Signed Integer                                                                                    ;
; PKT_QOS_L                 ; 72    ; Signed Integer                                                                                    ;
; PKT_DATA_SIDEBAND_H       ; 70    ; Signed Integer                                                                                    ;
; PKT_DATA_SIDEBAND_L       ; 70    ; Signed Integer                                                                                    ;
; PKT_ADDR_SIDEBAND_H       ; 69    ; Signed Integer                                                                                    ;
; PKT_ADDR_SIDEBAND_L       ; 69    ; Signed Integer                                                                                    ;
; PKT_CACHE_H               ; 88    ; Signed Integer                                                                                    ;
; PKT_CACHE_L               ; 85    ; Signed Integer                                                                                    ;
; PKT_THREAD_ID_H           ; 81    ; Signed Integer                                                                                    ;
; PKT_THREAD_ID_L           ; 81    ; Signed Integer                                                                                    ;
; PKT_BEGIN_BURST           ; 71    ; Signed Integer                                                                                    ;
; PKT_PROTECTION_H          ; 84    ; Signed Integer                                                                                    ;
; PKT_PROTECTION_L          ; 82    ; Signed Integer                                                                                    ;
; PKT_BURSTWRAP_H           ; 63    ; Signed Integer                                                                                    ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                                    ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                    ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                                    ;
; PKT_ADDR_H                ; 51    ; Signed Integer                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                    ;
; PKT_BURST_SIZE_H          ; 66    ; Signed Integer                                                                                    ;
; PKT_BURST_SIZE_L          ; 64    ; Signed Integer                                                                                    ;
; PKT_BURST_TYPE_H          ; 68    ; Signed Integer                                                                                    ;
; PKT_BURST_TYPE_L          ; 67    ; Signed Integer                                                                                    ;
; PKT_TRANS_EXCLUSIVE       ; 57    ; Signed Integer                                                                                    ;
; PKT_TRANS_LOCK            ; 56    ; Signed Integer                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                                    ;
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                                    ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                                    ;
; PKT_TRANS_READ            ; 55    ; Signed Integer                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                    ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                    ;
; PKT_SRC_ID_L              ; 73    ; Signed Integer                                                                                    ;
; PKT_DEST_ID_H             ; 80    ; Signed Integer                                                                                    ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 89    ; Signed Integer                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 90    ; Signed Integer                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 91    ; Signed Integer                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 93    ; Signed Integer                                                                                    ;
; ST_DATA_W                 ; 94    ; Signed Integer                                                                                    ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                    ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                    ;
; ID                        ; 0     ; Signed Integer                                                                                    ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                    ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                    ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                    ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                    ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                    ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                    ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                    ;
; PKT_ADDR_W                ; 16    ; Signed Integer                                                                                    ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                    ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                    ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                    ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                    ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                    ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 72    ; Signed Integer                                                                                           ;
; PKT_QOS_L                 ; 72    ; Signed Integer                                                                                           ;
; PKT_DATA_SIDEBAND_H       ; 70    ; Signed Integer                                                                                           ;
; PKT_DATA_SIDEBAND_L       ; 70    ; Signed Integer                                                                                           ;
; PKT_ADDR_SIDEBAND_H       ; 69    ; Signed Integer                                                                                           ;
; PKT_ADDR_SIDEBAND_L       ; 69    ; Signed Integer                                                                                           ;
; PKT_CACHE_H               ; 88    ; Signed Integer                                                                                           ;
; PKT_CACHE_L               ; 85    ; Signed Integer                                                                                           ;
; PKT_THREAD_ID_H           ; 81    ; Signed Integer                                                                                           ;
; PKT_THREAD_ID_L           ; 81    ; Signed Integer                                                                                           ;
; PKT_BEGIN_BURST           ; 71    ; Signed Integer                                                                                           ;
; PKT_PROTECTION_H          ; 84    ; Signed Integer                                                                                           ;
; PKT_PROTECTION_L          ; 82    ; Signed Integer                                                                                           ;
; PKT_BURSTWRAP_H           ; 63    ; Signed Integer                                                                                           ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                                           ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                           ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                                           ;
; PKT_ADDR_H                ; 51    ; Signed Integer                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                           ;
; PKT_BURST_SIZE_H          ; 66    ; Signed Integer                                                                                           ;
; PKT_BURST_SIZE_L          ; 64    ; Signed Integer                                                                                           ;
; PKT_BURST_TYPE_H          ; 68    ; Signed Integer                                                                                           ;
; PKT_BURST_TYPE_L          ; 67    ; Signed Integer                                                                                           ;
; PKT_TRANS_EXCLUSIVE       ; 57    ; Signed Integer                                                                                           ;
; PKT_TRANS_LOCK            ; 56    ; Signed Integer                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                                           ;
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                                           ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                                           ;
; PKT_TRANS_READ            ; 55    ; Signed Integer                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                           ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                           ;
; PKT_SRC_ID_L              ; 73    ; Signed Integer                                                                                           ;
; PKT_DEST_ID_H             ; 80    ; Signed Integer                                                                                           ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 89    ; Signed Integer                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 90    ; Signed Integer                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 91    ; Signed Integer                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 93    ; Signed Integer                                                                                           ;
; ST_DATA_W                 ; 94    ; Signed Integer                                                                                           ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                           ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                           ;
; ID                        ; 1     ; Signed Integer                                                                                           ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                           ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                           ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                           ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                           ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                           ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                           ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                           ;
; PKT_ADDR_W                ; 16    ; Signed Integer                                                                                           ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                           ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                           ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                           ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                           ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 71    ; Signed Integer                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                               ;
; PKT_ADDR_H                ; 51    ; Signed Integer                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                               ;
; PKT_TRANS_LOCK            ; 56    ; Signed Integer                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                                               ;
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                                               ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                                               ;
; PKT_TRANS_READ            ; 55    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_L              ; 73    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_H             ; 80    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_H           ; 63    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_H          ; 84    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_L          ; 82    ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 90    ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 89    ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_H          ; 66    ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_L          ; 64    ; Signed Integer                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 91    ; Signed Integer                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 93    ; Signed Integer                                                                                               ;
; ST_DATA_W                 ; 94    ; Signed Integer                                                                                               ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                               ;
; ADDR_W                    ; 16    ; Signed Integer                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                               ;
; FIFO_DATA_W               ; 95    ; Signed Integer                                                                                               ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 16    ; Signed Integer                                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                          ;
; BITS_PER_SYMBOL     ; 95    ; Signed Integer                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                          ;
; DATA_WIDTH          ; 95    ; Signed Integer                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bus_avalon_0_avalon_slave_0_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 71    ; Signed Integer                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                               ;
; PKT_ADDR_H                ; 51    ; Signed Integer                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                               ;
; PKT_TRANS_LOCK            ; 56    ; Signed Integer                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                                               ;
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                                               ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                                               ;
; PKT_TRANS_READ            ; 55    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_L              ; 73    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_H             ; 80    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_H           ; 63    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_H          ; 84    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_L          ; 82    ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 90    ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 89    ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_H          ; 66    ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_L          ; 64    ; Signed Integer                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 91    ; Signed Integer                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 93    ; Signed Integer                                                                                               ;
; ST_DATA_W                 ; 94    ; Signed Integer                                                                                               ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                               ;
; ADDR_W                    ; 16    ; Signed Integer                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                               ;
; FIFO_DATA_W               ; 95    ; Signed Integer                                                                                               ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bus_avalon_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 16    ; Signed Integer                                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bus_avalon_0_avalon_slave_0_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                          ;
; BITS_PER_SYMBOL     ; 95    ; Signed Integer                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                          ;
; DATA_WIDTH          ; 95    ; Signed Integer                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bus_avalon_f7_0_avalon_slave_0_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 71    ; Signed Integer                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                  ;
; PKT_ADDR_H                ; 51    ; Signed Integer                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                  ;
; PKT_TRANS_LOCK            ; 56    ; Signed Integer                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                                                  ;
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                                                  ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                                                  ;
; PKT_TRANS_READ            ; 55    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_L              ; 73    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_H             ; 80    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_H           ; 63    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_H          ; 84    ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_L          ; 82    ; Signed Integer                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 90    ; Signed Integer                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 89    ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_H          ; 66    ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_L          ; 64    ; Signed Integer                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 91    ; Signed Integer                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 93    ; Signed Integer                                                                                                  ;
; ST_DATA_W                 ; 94    ; Signed Integer                                                                                                  ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                  ;
; ADDR_W                    ; 16    ; Signed Integer                                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                  ;
; FIFO_DATA_W               ; 95    ; Signed Integer                                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bus_avalon_f7_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 16    ; Signed Integer                                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bus_avalon_f7_0_avalon_slave_0_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                             ;
; BITS_PER_SYMBOL     ; 95    ; Signed Integer                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                             ;
; DATA_WIDTH          ; 95    ; Signed Integer                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bus_avalon_f2_0_avalon_slave_0_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 71    ; Signed Integer                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                  ;
; PKT_ADDR_H                ; 51    ; Signed Integer                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                  ;
; PKT_TRANS_LOCK            ; 56    ; Signed Integer                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                                                  ;
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                                                  ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                                                  ;
; PKT_TRANS_READ            ; 55    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_L              ; 73    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_H             ; 80    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_H           ; 63    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_H          ; 84    ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_L          ; 82    ; Signed Integer                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 90    ; Signed Integer                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 89    ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_H          ; 66    ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_L          ; 64    ; Signed Integer                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 91    ; Signed Integer                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 93    ; Signed Integer                                                                                                  ;
; ST_DATA_W                 ; 94    ; Signed Integer                                                                                                  ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                  ;
; ADDR_W                    ; 16    ; Signed Integer                                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                  ;
; FIFO_DATA_W               ; 95    ; Signed Integer                                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bus_avalon_f2_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 16    ; Signed Integer                                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bus_avalon_f2_0_avalon_slave_0_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                             ;
; BITS_PER_SYMBOL     ; 95    ; Signed Integer                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                             ;
; DATA_WIDTH          ; 95    ; Signed Integer                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                 ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 71    ; Signed Integer                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                       ;
; PKT_ADDR_H                ; 51    ; Signed Integer                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                       ;
; PKT_TRANS_LOCK            ; 56    ; Signed Integer                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                                       ;
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                                       ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                                       ;
; PKT_TRANS_READ            ; 55    ; Signed Integer                                                                                       ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                       ;
; PKT_SRC_ID_L              ; 73    ; Signed Integer                                                                                       ;
; PKT_DEST_ID_H             ; 80    ; Signed Integer                                                                                       ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                       ;
; PKT_BURSTWRAP_H           ; 63    ; Signed Integer                                                                                       ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                                       ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                       ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                                       ;
; PKT_PROTECTION_H          ; 84    ; Signed Integer                                                                                       ;
; PKT_PROTECTION_L          ; 82    ; Signed Integer                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 90    ; Signed Integer                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 89    ; Signed Integer                                                                                       ;
; PKT_BURST_SIZE_H          ; 66    ; Signed Integer                                                                                       ;
; PKT_BURST_SIZE_L          ; 64    ; Signed Integer                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 91    ; Signed Integer                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 93    ; Signed Integer                                                                                       ;
; ST_DATA_W                 ; 94    ; Signed Integer                                                                                       ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                       ;
; ADDR_W                    ; 16    ; Signed Integer                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                       ;
; FIFO_DATA_W               ; 95    ; Signed Integer                                                                                       ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 16    ; Signed Integer                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                  ;
; BITS_PER_SYMBOL     ; 95    ; Signed Integer                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                  ;
; DATA_WIDTH          ; 95    ; Signed Integer                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:buttons_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 71    ; Signed Integer                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                              ;
; PKT_ADDR_H                ; 51    ; Signed Integer                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                              ;
; PKT_TRANS_LOCK            ; 56    ; Signed Integer                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                              ;
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                              ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                              ;
; PKT_TRANS_READ            ; 55    ; Signed Integer                                                                              ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                              ;
; PKT_SRC_ID_L              ; 73    ; Signed Integer                                                                              ;
; PKT_DEST_ID_H             ; 80    ; Signed Integer                                                                              ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                              ;
; PKT_BURSTWRAP_H           ; 63    ; Signed Integer                                                                              ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                              ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                              ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                              ;
; PKT_PROTECTION_H          ; 84    ; Signed Integer                                                                              ;
; PKT_PROTECTION_L          ; 82    ; Signed Integer                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 90    ; Signed Integer                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 89    ; Signed Integer                                                                              ;
; PKT_BURST_SIZE_H          ; 66    ; Signed Integer                                                                              ;
; PKT_BURST_SIZE_L          ; 64    ; Signed Integer                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 91    ; Signed Integer                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 93    ; Signed Integer                                                                              ;
; ST_DATA_W                 ; 94    ; Signed Integer                                                                              ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                              ;
; ADDR_W                    ; 16    ; Signed Integer                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                              ;
; FIFO_DATA_W               ; 95    ; Signed Integer                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:buttons_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 16    ; Signed Integer                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                   ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                         ;
; BITS_PER_SYMBOL     ; 95    ; Signed Integer                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                         ;
; DATA_WIDTH          ; 95    ; Signed Integer                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 71    ; Signed Integer                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                           ;
; PKT_ADDR_H                ; 51    ; Signed Integer                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                           ;
; PKT_TRANS_LOCK            ; 56    ; Signed Integer                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                           ;
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                           ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                           ;
; PKT_TRANS_READ            ; 55    ; Signed Integer                                                                           ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                           ;
; PKT_SRC_ID_L              ; 73    ; Signed Integer                                                                           ;
; PKT_DEST_ID_H             ; 80    ; Signed Integer                                                                           ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                           ;
; PKT_BURSTWRAP_H           ; 63    ; Signed Integer                                                                           ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                           ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                           ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                           ;
; PKT_PROTECTION_H          ; 84    ; Signed Integer                                                                           ;
; PKT_PROTECTION_L          ; 82    ; Signed Integer                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 90    ; Signed Integer                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 89    ; Signed Integer                                                                           ;
; PKT_BURST_SIZE_H          ; 66    ; Signed Integer                                                                           ;
; PKT_BURST_SIZE_L          ; 64    ; Signed Integer                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 91    ; Signed Integer                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 93    ; Signed Integer                                                                           ;
; ST_DATA_W                 ; 94    ; Signed Integer                                                                           ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                           ;
; ADDR_W                    ; 16    ; Signed Integer                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                           ;
; FIFO_DATA_W               ; 95    ; Signed Integer                                                                           ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 16    ; Signed Integer                                                                                                                                    ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                    ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                      ;
; BITS_PER_SYMBOL     ; 95    ; Signed Integer                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                      ;
; DATA_WIDTH          ; 95    ; Signed Integer                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                      ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s2_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 71    ; Signed Integer                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                          ;
; PKT_ADDR_H                ; 51    ; Signed Integer                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                          ;
; PKT_TRANS_LOCK            ; 56    ; Signed Integer                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                          ;
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                          ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                          ;
; PKT_TRANS_READ            ; 55    ; Signed Integer                                                                          ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                          ;
; PKT_SRC_ID_L              ; 73    ; Signed Integer                                                                          ;
; PKT_DEST_ID_H             ; 80    ; Signed Integer                                                                          ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                          ;
; PKT_BURSTWRAP_H           ; 63    ; Signed Integer                                                                          ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                          ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                          ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                          ;
; PKT_PROTECTION_H          ; 84    ; Signed Integer                                                                          ;
; PKT_PROTECTION_L          ; 82    ; Signed Integer                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 90    ; Signed Integer                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 89    ; Signed Integer                                                                          ;
; PKT_BURST_SIZE_H          ; 66    ; Signed Integer                                                                          ;
; PKT_BURST_SIZE_L          ; 64    ; Signed Integer                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 91    ; Signed Integer                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 93    ; Signed Integer                                                                          ;
; ST_DATA_W                 ; 94    ; Signed Integer                                                                          ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                          ;
; ADDR_W                    ; 16    ; Signed Integer                                                                          ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                          ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                          ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                          ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                          ;
; FIFO_DATA_W               ; 95    ; Signed Integer                                                                          ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                          ;
+---------------------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s2_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 16    ; Signed Integer                                                                                                                                   ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                   ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                   ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s2_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                     ;
; BITS_PER_SYMBOL     ; 95    ; Signed Integer                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                     ;
; DATA_WIDTH          ; 95    ; Signed Integer                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                     ;
+---------------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 71    ; Signed Integer                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                          ;
; PKT_ADDR_H                ; 51    ; Signed Integer                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                          ;
; PKT_TRANS_LOCK            ; 56    ; Signed Integer                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                          ;
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                          ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                          ;
; PKT_TRANS_READ            ; 55    ; Signed Integer                                                                          ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                          ;
; PKT_SRC_ID_L              ; 73    ; Signed Integer                                                                          ;
; PKT_DEST_ID_H             ; 80    ; Signed Integer                                                                          ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                          ;
; PKT_BURSTWRAP_H           ; 63    ; Signed Integer                                                                          ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                          ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                          ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                          ;
; PKT_PROTECTION_H          ; 84    ; Signed Integer                                                                          ;
; PKT_PROTECTION_L          ; 82    ; Signed Integer                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 90    ; Signed Integer                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 89    ; Signed Integer                                                                          ;
; PKT_BURST_SIZE_H          ; 66    ; Signed Integer                                                                          ;
; PKT_BURST_SIZE_L          ; 64    ; Signed Integer                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 91    ; Signed Integer                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 93    ; Signed Integer                                                                          ;
; ST_DATA_W                 ; 94    ; Signed Integer                                                                          ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                          ;
; ADDR_W                    ; 16    ; Signed Integer                                                                          ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                          ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                          ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                          ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                          ;
; FIFO_DATA_W               ; 95    ; Signed Integer                                                                          ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                          ;
+---------------------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 16    ; Signed Integer                                                                                                                                   ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                   ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                   ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                     ;
; BITS_PER_SYMBOL     ; 95    ; Signed Integer                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                     ;
; DATA_WIDTH          ; 95    ; Signed Integer                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                     ;
+---------------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router:router|soc_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                       ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 7     ; Signed Integer                                                                                                                                             ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                             ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                             ;
; DEFAULT_DESTID     ; 8     ; Signed Integer                                                                                                                                             ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_001:router_001|soc_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                         ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                         ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                         ;
; DEFAULT_DESTID     ; 7     ; Signed Integer                                                                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_002:router_002|soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                         ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                         ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                         ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_002:router_003|soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                         ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                         ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                         ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_002:router_004|soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                         ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                         ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                         ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_002:router_005|soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                         ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                         ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                         ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_006:router_006|soc_mm_interconnect_0_router_006_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                         ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                         ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                         ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_002:router_007|soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                         ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                         ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                         ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_002:router_008|soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                         ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                         ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                         ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_002:router_009|soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                         ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                         ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                         ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_010:router_010|soc_mm_interconnect_0_router_010_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                         ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                         ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                         ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                             ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                   ;
; SCHEME         ; round-robin ; String                                                                                                                           ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                   ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                          ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 8      ; Signed Integer                                                                                                                ;
; SCHEME         ; no-arb ; String                                                                                                                        ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                  ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                        ;
; SCHEME         ; no-arb ; String                                                                                                                                ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                        ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                       ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                     ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                           ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                     ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                           ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                     ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                           ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                     ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                           ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                     ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                           ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                     ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                           ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                     ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                           ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                     ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                           ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_rst_controller:rst_controller ;
+---------------------------+----------+-----------------------------------------+
; Parameter Name            ; Value    ; Type                                    ;
+---------------------------+----------+-----------------------------------------+
; num_reset_inputs          ; 2        ; Signed Integer                          ;
; output_reset_sync_edges   ; deassert ; String                                  ;
; sync_depth                ; 2        ; Signed Integer                          ;
; reset_request_present     ; 1        ; Signed Integer                          ;
; reset_req_wait_time       ; 1        ; Signed Integer                          ;
; min_rst_assertion_time    ; 3        ; Signed Integer                          ;
; reset_req_early_dsrt_time ; 1        ; Signed Integer                          ;
; use_reset_request_in0     ; 0        ; Signed Integer                          ;
; use_reset_request_in1     ; 0        ; Signed Integer                          ;
; use_reset_request_in2     ; 0        ; Signed Integer                          ;
; use_reset_request_in3     ; 0        ; Signed Integer                          ;
; use_reset_request_in4     ; 0        ; Signed Integer                          ;
; use_reset_request_in5     ; 0        ; Signed Integer                          ;
; use_reset_request_in6     ; 0        ; Signed Integer                          ;
; use_reset_request_in7     ; 0        ; Signed Integer                          ;
; use_reset_request_in8     ; 0        ; Signed Integer                          ;
; use_reset_request_in9     ; 0        ; Signed Integer                          ;
; use_reset_request_in10    ; 0        ; Signed Integer                          ;
; use_reset_request_in11    ; 0        ; Signed Integer                          ;
; use_reset_request_in12    ; 0        ; Signed Integer                          ;
; use_reset_request_in13    ; 0        ; Signed Integer                          ;
; use_reset_request_in14    ; 0        ; Signed Integer                          ;
; use_reset_request_in15    ; 0        ; Signed Integer                          ;
; adapt_reset_request       ; 0        ; Signed Integer                          ;
+---------------------------+----------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_rst_controller:rst_controller|altera_reset_controller:rst_controller ;
+---------------------------+----------+--------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                           ;
+---------------------------+----------+--------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                                                 ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                 ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                 ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                 ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                 ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                 ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                 ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                 ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                 ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                 ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                 ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                 ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                 ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                 ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                 ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                 ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                 ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                         ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                 ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                                                 ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                 ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                 ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                 ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                 ;
+---------------------------+----------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                         ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                              ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_rst_controller_001:rst_controller_001 ;
+---------------------------+----------+-------------------------------------------------+
; Parameter Name            ; Value    ; Type                                            ;
+---------------------------+----------+-------------------------------------------------+
; num_reset_inputs          ; 1        ; Signed Integer                                  ;
; output_reset_sync_edges   ; deassert ; String                                          ;
; sync_depth                ; 2        ; Signed Integer                                  ;
; reset_request_present     ; 0        ; Signed Integer                                  ;
; reset_req_wait_time       ; 1        ; Signed Integer                                  ;
; min_rst_assertion_time    ; 3        ; Signed Integer                                  ;
; reset_req_early_dsrt_time ; 1        ; Signed Integer                                  ;
; use_reset_request_in0     ; 0        ; Signed Integer                                  ;
; use_reset_request_in1     ; 0        ; Signed Integer                                  ;
; use_reset_request_in2     ; 0        ; Signed Integer                                  ;
; use_reset_request_in3     ; 0        ; Signed Integer                                  ;
; use_reset_request_in4     ; 0        ; Signed Integer                                  ;
; use_reset_request_in5     ; 0        ; Signed Integer                                  ;
; use_reset_request_in6     ; 0        ; Signed Integer                                  ;
; use_reset_request_in7     ; 0        ; Signed Integer                                  ;
; use_reset_request_in8     ; 0        ; Signed Integer                                  ;
; use_reset_request_in9     ; 0        ; Signed Integer                                  ;
; use_reset_request_in10    ; 0        ; Signed Integer                                  ;
; use_reset_request_in11    ; 0        ; Signed Integer                                  ;
; use_reset_request_in12    ; 0        ; Signed Integer                                  ;
; use_reset_request_in13    ; 0        ; Signed Integer                                  ;
; use_reset_request_in14    ; 0        ; Signed Integer                                  ;
; use_reset_request_in15    ; 0        ; Signed Integer                                  ;
; adapt_reset_request       ; 0        ; Signed Integer                                  ;
+---------------------------+----------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+--------------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                       ;
+---------------------------+----------+--------------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                                             ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                             ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                             ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                             ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                             ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                             ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                             ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                             ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                             ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                             ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                             ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                             ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                             ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                             ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                             ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                             ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                             ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                                     ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                             ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                                             ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                             ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                             ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                             ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                             ;
+---------------------------+----------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                     ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                          ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                      ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                             ; Type           ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                     ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                         ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                   ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                 ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                 ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                 ; Signed Integer ;
; sld_data_bits                                   ; 35                                                                                                                                ; Untyped        ;
; sld_trigger_bits                                ; 35                                                                                                                                ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                             ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                             ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                 ; Untyped        ;
; sld_sample_depth                                ; 1024                                                                                                                              ; Untyped        ;
; sld_segment_size                                ; 1024                                                                                                                              ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                              ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                 ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                 ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                 ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                 ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                 ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                 ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                 ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                 ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                 ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                          ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                 ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                 ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                 ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                 ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                 ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                              ; String         ;
; sld_inversion_mask_length                       ; 129                                                                                                                               ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                 ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                         ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                 ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                 ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                               ; Untyped        ;
; sld_storage_qualifier_bits                      ; 35                                                                                                                                ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                 ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                               ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                 ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                 ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                             ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                 ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                 ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                 ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bus_avalon:bus_avalon_0|Conversion_Adaptation:cap_inst|conversion_degres:conversion_degres_inst|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                   ;
+------------------------+----------------+------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                                                                                                ;
; LPM_WIDTHD             ; 7              ; Untyped                                                                                                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                                ;
; CBXI_PARAMETER         ; lpm_divide_5jm ; Untyped                                                                                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                         ;
+------------------------+----------------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                   ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                  ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                                                                                                                                                      ;
; Entity Instance                           ; soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_register_bank_a_module:soc_cpu_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                              ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                              ;
; Entity Instance                           ; soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_register_bank_b_module:soc_cpu_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                              ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                              ;
; Entity Instance                           ; soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_ocimem:the_soc_cpu_cpu_nios2_ocimem|soc_cpu_cpu_ociram_sp_ram_module:soc_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                            ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                              ;
; Entity Instance                           ; soc_ram:ram|altsyncram:the_altsyncram                                                                                                                                                                                  ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 8192                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 8192                                                                                                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                              ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                        ;
+----------------------------+----------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                  ;
+----------------------------+----------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                      ;
; Entity Instance            ; soc_jtag_uart:jtag_uart|soc_jtag_uart_scfifo_w:the_soc_jtag_uart_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                           ;
;     -- lpm_width           ; 8                                                                                      ;
;     -- LPM_NUMWORDS        ; 64                                                                                     ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                    ;
;     -- USE_EAB             ; ON                                                                                     ;
; Entity Instance            ; soc_jtag_uart:jtag_uart|soc_jtag_uart_scfifo_r:the_soc_jtag_uart_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                           ;
;     -- lpm_width           ; 8                                                                                      ;
;     -- LPM_NUMWORDS        ; 64                                                                                     ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                    ;
;     -- USE_EAB             ; ON                                                                                     ;
+----------------------------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                           ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                                      ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001"         ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_rst_controller_001:rst_controller_001"                                                    ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                               ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                          ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_rst_controller:rst_controller|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                          ;
+----------------+-------+----------+------------------------------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                                     ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                                     ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                                     ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                                     ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                                     ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                                     ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                                     ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                                     ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                                     ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                                     ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                                     ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                                     ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                                     ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                                     ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                                     ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                                     ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                                     ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                                     ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                                     ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                                     ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                                     ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                                     ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                                     ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                                     ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                                     ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                                     ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                                     ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                                     ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                                     ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                                     ;
+----------------+-------+----------+------------------------------------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "soc_rst_controller:rst_controller" ;
+----------------+-------+----------+---------------------------+
; Port           ; Type  ; Severity ; Details                   ;
+----------------+-------+----------+---------------------------+
; reset_in10     ; Input ; Info     ; Stuck at GND              ;
; reset_in11     ; Input ; Info     ; Stuck at GND              ;
; reset_in12     ; Input ; Info     ; Stuck at GND              ;
; reset_in13     ; Input ; Info     ; Stuck at GND              ;
; reset_in14     ; Input ; Info     ; Stuck at GND              ;
; reset_in15     ; Input ; Info     ; Stuck at GND              ;
; reset_in2      ; Input ; Info     ; Stuck at GND              ;
; reset_in3      ; Input ; Info     ; Stuck at GND              ;
; reset_in4      ; Input ; Info     ; Stuck at GND              ;
; reset_in5      ; Input ; Info     ; Stuck at GND              ;
; reset_in6      ; Input ; Info     ; Stuck at GND              ;
; reset_in7      ; Input ; Info     ; Stuck at GND              ;
; reset_in8      ; Input ; Info     ; Stuck at GND              ;
; reset_in9      ; Input ; Info     ; Stuck at GND              ;
; reset_req_in0  ; Input ; Info     ; Stuck at GND              ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND              ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND              ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND              ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND              ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND              ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND              ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND              ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND              ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND              ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND              ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND              ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND              ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND              ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND              ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND              ;
+----------------+-------+----------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                        ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                   ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                            ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                               ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; b[15..1] ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                          ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                   ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                         ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                    ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_010:router_010|soc_mm_interconnect_0_router_010_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                               ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_006:router_006|soc_mm_interconnect_0_router_006_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                               ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_002:router_002|soc_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                               ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_001:router_001|soc_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                   ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router:router|soc_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                       ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                 ;
+-------------------+--------+----------+-------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                  ;
+-------------------+--------+----------+-------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                         ;
+-----------------------+-------+----------+-----------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                    ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                    ;
+-----------------------+-------+----------+-----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s2_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                 ;
+-------------------+--------+----------+-------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                  ;
+-------------------+--------+----------+-------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s2_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                         ;
+-----------------------+-------+----------+-----------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                    ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                    ;
+-----------------------+-------+----------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                  ;
+-------------------+--------+----------+--------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                   ;
+-------------------+--------+----------+--------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                          ;
+-----------------------+-------+----------+------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                     ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                     ;
+-----------------------+-------+----------+------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                     ;
+-------------------+--------+----------+-----------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                      ;
+-------------------+--------+----------+-----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:buttons_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                             ;
+-----------------------+-------+----------+---------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                        ;
+-----------------------+-------+----------+---------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                              ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                               ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                      ;
+-----------------------+-------+----------+------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                 ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                 ;
+-----------------------+-------+----------+------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bus_avalon_f2_0_avalon_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                         ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                          ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bus_avalon_f2_0_avalon_slave_0_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                 ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                            ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bus_avalon_f7_0_avalon_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                         ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                          ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bus_avalon_f7_0_avalon_slave_0_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                 ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                            ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bus_avalon_0_avalon_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                       ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bus_avalon_0_avalon_slave_0_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                              ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                         ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                       ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                              ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                         ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent" ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                         ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                          ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent" ;
+-----------------------+--------+----------+--------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                  ;
+-----------------------+--------+----------+--------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                   ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                   ;
+-----------------------+--------+----------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                 ;
+------------------------+--------+----------+-------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                  ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                  ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                  ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                  ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                            ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                            ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                  ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                  ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                            ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                  ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                  ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                  ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                            ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                  ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                            ;
+------------------------+--------+----------+-------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s2_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                 ;
+------------------------+--------+----------+-------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                  ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                  ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                  ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                  ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                            ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                            ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                  ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                  ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                            ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                  ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                  ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                  ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                            ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                  ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                            ;
+------------------------+--------+----------+-------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                  ;
+------------------------+--------+----------+--------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                   ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                   ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                   ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                   ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                   ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                             ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                             ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                   ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                   ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                   ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                             ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                   ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                   ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                   ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                             ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                   ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                             ;
+------------------------+--------+----------+--------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                     ;
+------------------------+--------+----------+-----------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                      ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                      ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                      ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                      ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                ;
+------------------------+--------+----------+-----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                              ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                               ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                               ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                         ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                         ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bus_avalon_f2_0_avalon_slave_0_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                         ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                    ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bus_avalon_f7_0_avalon_slave_0_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                         ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                    ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bus_avalon_0_avalon_slave_0_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                 ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                 ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                  ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                             ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                             ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                             ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                             ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                             ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                             ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                             ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                             ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                             ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                             ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                             ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                   ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                             ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                   ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                           ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                      ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                      ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                      ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                      ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                      ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                      ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                      ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                            ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                      ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                            ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------+


+------------------------------------------+
; Port Connectivity Checks: "soc_ram:ram"  ;
+--------+-------+----------+--------------+
; Port   ; Type  ; Severity ; Details      ;
+--------+-------+----------+--------------+
; freeze ; Input ; Info     ; Stuck at GND ;
+--------+-------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_jtag_uart_alt_jtag_atlantic"                                                                             ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_rti ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_jtag_uart:jtag_uart"                                                                                          ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_debug_slave_wrapper:the_soc_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:soc_cpu_cpu_debug_slave_phy" ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                               ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                              ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                              ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                              ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                              ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                              ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                              ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                              ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                              ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                              ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                              ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                              ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                              ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                              ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                              ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                              ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                              ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                              ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                              ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                              ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                              ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_debug_slave_wrapper:the_soc_cpu_cpu_debug_slave_wrapper|soc_cpu_cpu_debug_slave_sysclk:the_soc_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                               ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                          ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_debug_slave_wrapper:the_soc_cpu_cpu_debug_slave_wrapper|soc_cpu_cpu_debug_slave_sysclk:the_soc_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                               ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                          ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_oci_pib:the_soc_cpu_cpu_nios2_oci_pib" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                           ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                               ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_oci_fifo:the_soc_cpu_cpu_nios2_oci_fifo|soc_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_soc_cpu_cpu_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                    ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                        ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_oci_dtrace:the_soc_cpu_cpu_nios2_oci_dtrace|soc_cpu_cpu_nios2_oci_td_mode:soc_cpu_cpu_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                      ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                          ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_oci_itrace:the_soc_cpu_cpu_nios2_oci_itrace"                                         ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_oci_dbrk:the_soc_cpu_cpu_nios2_oci_dbrk" ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                        ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                            ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_oci_xbrk:the_soc_cpu_cpu_nios2_oci_xbrk" ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                        ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                            ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_oci_debug:the_soc_cpu_cpu_nios2_oci_debug" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                               ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                          ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci"                       ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; oci_ienable[31..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oci_ienable[14..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_test_bench:the_soc_cpu_cpu_test_bench"                 ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; i_address[1..0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; test_has_ended  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_cpu:cpu"                                                                                 ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; dummy_ci_port ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_leds:gestion_leds_inst|edge_detector:edge_detector_05_sec_inst" ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                        ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; en_i ; Input  ; Info     ; Stuck at VCC                                                                                                                   ;
; fe_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                            ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_leds:gestion_leds_inst|edge_detector:edge_detector_1_sec_inst" ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                       ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; en_i ; Input  ; Info     ; Stuck at VCC                                                                                                                  ;
; fe_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                           ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_leds:gestion_leds_inst|gestion_bip:gestion_led_mode_auto_babord_inst" ;
+---------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                     ;
+---------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; btn_auto_i    ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; temps_choix_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                         ;
+---------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_bip:gestion_bip_inst|edge_detector:edge_detector_05_sec_inst" ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                      ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; en_i ; Input  ; Info     ; Stuck at VCC                                                                                                                 ;
; fe_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_bip:gestion_bip_inst|edge_detector:edge_detector_1_sec_inst" ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                     ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; en_i ; Input  ; Info     ; Stuck at VCC                                                                                                                ;
; fe_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                         ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_bip:gestion_bip_inst" ;
+------+-------+----------+---------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                               ;
+------+-------+----------+---------------------------------------------------------------------------------------+
; en_i ; Input ; Info     ; Stuck at VCC                                                                          ;
+------+-------+----------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_temps_appui_bouton:gestion_btn_auto_inst|edge_detector:edge_detector_inst" ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; en_i ; Input  ; Info     ; Stuck at VCC                                                                                                                              ;
; re_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                       ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bus_avalon_f7:bus_avalon_f7_0"                           ;
+-----------+-------+----------+------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                              ;
+-----------+-------+----------+------------------------------------------------------+
; address_i ; Input ; Info     ; Connecting a non-array bit to a single-element array ;
+-----------+-------+----------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bus_avalon_f2:bus_avalon_f2_0|ConversionVitesseVent:anemometre_inst|edge_detector:inst_edge_detector" ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                               ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------+
; en_i ; Input  ; Info     ; Stuck at VCC                                                                                          ;
; fe_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                   ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bus_avalon_f2:bus_avalon_f2_0|ConversionVitesseVent:anemometre_inst|counter:inst_horloge" ;
+------+-------+----------+--------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                    ;
+------+-------+----------+--------------------------------------------------------------------------------------------+
; en_i ; Input ; Info     ; Stuck at VCC                                                                               ;
+------+-------+----------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bus_avalon_f2:bus_avalon_f2_0"                           ;
+-----------+-------+----------+------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                              ;
+-----------+-------+----------+------------------------------------------------------+
; address_i ; Input ; Info     ; Connecting a non-array bit to a single-element array ;
+-----------+-------+----------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bus_avalon:bus_avalon_0|Conversion_Adaptation:cap_inst|counter:counter_seconde_inst" ;
+------+-------+----------+---------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                               ;
+------+-------+----------+---------------------------------------------------------------------------------------+
; en_i ; Input ; Info     ; Stuck at VCC                                                                          ;
+------+-------+----------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bus_avalon:bus_avalon_0|Conversion_Adaptation:cap_inst|edge_detector:edge_detector_inst|basculeD:basculeD_inst" ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                        ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; srst_i ; Input ; Info     ; Stuck at GND                                                                                                   ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bus_avalon:bus_avalon_0|Conversion_Adaptation:cap_inst|edge_detector:edge_detector_inst" ;
+------+--------+----------+------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                  ;
+------+--------+----------+------------------------------------------------------------------------------------------+
; en_i ; Input  ; Info     ; Stuck at VCC                                                                             ;
; re_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.      ;
+------+--------+----------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bus_avalon:bus_avalon_0|Conversion_Adaptation:cap_inst|cascadeCompteurs:cascadeCompteurs_inst|counter:counter_inst_horloge" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                      ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------+
; en_i ; Input ; Info     ; Stuck at VCC                                                                                                                 ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bus_avalon:bus_avalon_0|Conversion_Adaptation:cap_inst|basculeD:basculeD_inst" ;
+--------+-------+----------+-------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                       ;
+--------+-------+----------+-------------------------------------------------------------------------------+
; en_i   ; Input ; Info     ; Stuck at VCC                                                                  ;
; srst_i ; Input ; Info     ; Stuck at GND                                                                  ;
+--------+-------+----------+-------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bus_avalon:bus_avalon_0|Conversion_Adaptation:cap_inst"                                 ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; out_1s_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bus_avalon:bus_avalon_0"                                 ;
+-----------+-------+----------+------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                              ;
+-----------+-------+----------+------------------------------------------------------+
; address_i ; Input ; Info     ; Connecting a non-array bit to a single-element array ;
+-----------+-------+----------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 35                  ; 35               ; 1024         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 59                          ;
; cycloneiii_ff         ; 1248                        ;
;     CLR               ; 369                         ;
;     CLR SCLR          ; 137                         ;
;     CLR SCLR SLD      ; 47                          ;
;     CLR SLD           ; 74                          ;
;     ENA               ; 151                         ;
;     ENA CLR           ; 289                         ;
;     ENA CLR SCLR      ; 27                          ;
;     ENA CLR SLD       ; 8                           ;
;     ENA SLD           ; 6                           ;
;     SLD               ; 11                          ;
;     plain             ; 129                         ;
; cycloneiii_lcell_comb ; 2282                        ;
;     arith             ; 461                         ;
;         2 data inputs ; 361                         ;
;         3 data inputs ; 100                         ;
;     normal            ; 1821                        ;
;         0 data inputs ; 13                          ;
;         1 data inputs ; 45                          ;
;         2 data inputs ; 320                         ;
;         3 data inputs ; 478                         ;
;         4 data inputs ; 965                         ;
; cycloneiii_ram_block  ; 144                         ;
;                       ;                             ;
; Max LUT depth         ; 26.70                       ;
; Average LUT depth     ; 4.71                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:05     ;
+----------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                                                        ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                   ; Details                                                                                                                                                        ;
+-----------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cascadeCompteurs:cascadeCompteurs_inst|counter:counter_inst_cascade|clk_i   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; cascadeCompteurs:cascadeCompteurs_inst|counter:counter_inst_cascade|clk_i   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; cascadeCompteurs:cascadeCompteurs_inst|counter:counter_inst_cascade|srst_i  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; cascadeCompteurs:cascadeCompteurs_inst|counter:counter_inst_cascade|srst_i  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; cascadeCompteurs:cascadeCompteurs_inst|counter:counter_inst_horloge|qn_o[0] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; cascadeCompteurs:cascadeCompteurs_inst|counter:counter_inst_horloge|qn_o[0] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; cascadeCompteurs:cascadeCompteurs_inst|counter:counter_inst_horloge|qn_o[1] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; cascadeCompteurs:cascadeCompteurs_inst|counter:counter_inst_horloge|qn_o[1] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; cascadeCompteurs:cascadeCompteurs_inst|counter:counter_inst_horloge|qn_o[2] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; cascadeCompteurs:cascadeCompteurs_inst|counter:counter_inst_horloge|qn_o[2] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; cascadeCompteurs:cascadeCompteurs_inst|counter:counter_inst_horloge|qn_o[3] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; cascadeCompteurs:cascadeCompteurs_inst|counter:counter_inst_horloge|qn_o[3] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; cascadeCompteurs:cascadeCompteurs_inst|counter:counter_inst_horloge|qn_o[4] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; cascadeCompteurs:cascadeCompteurs_inst|counter:counter_inst_horloge|qn_o[4] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; cascadeCompteurs:cascadeCompteurs_inst|counter:counter_inst_horloge|qn_o[5] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; cascadeCompteurs:cascadeCompteurs_inst|counter:counter_inst_horloge|qn_o[5] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; cascadeCompteurs:cascadeCompteurs_inst|counter:counter_inst_horloge|srst_i  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; cascadeCompteurs:cascadeCompteurs_inst|counter:counter_inst_horloge|srst_i  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; cascadeCompteurs:cascadeCompteurs_inst|temps_ms_o[0]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; cascadeCompteurs:cascadeCompteurs_inst|temps_ms_o[0]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; cascadeCompteurs:cascadeCompteurs_inst|temps_ms_o[10]                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; cascadeCompteurs:cascadeCompteurs_inst|temps_ms_o[10]                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; cascadeCompteurs:cascadeCompteurs_inst|temps_ms_o[11]                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; cascadeCompteurs:cascadeCompteurs_inst|temps_ms_o[11]                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; cascadeCompteurs:cascadeCompteurs_inst|temps_ms_o[12]                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; cascadeCompteurs:cascadeCompteurs_inst|temps_ms_o[12]                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; cascadeCompteurs:cascadeCompteurs_inst|temps_ms_o[13]                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; cascadeCompteurs:cascadeCompteurs_inst|temps_ms_o[13]                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; cascadeCompteurs:cascadeCompteurs_inst|temps_ms_o[14]                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; cascadeCompteurs:cascadeCompteurs_inst|temps_ms_o[14]                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; cascadeCompteurs:cascadeCompteurs_inst|temps_ms_o[15]                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; cascadeCompteurs:cascadeCompteurs_inst|temps_ms_o[15]                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; cascadeCompteurs:cascadeCompteurs_inst|temps_ms_o[1]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; cascadeCompteurs:cascadeCompteurs_inst|temps_ms_o[1]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; cascadeCompteurs:cascadeCompteurs_inst|temps_ms_o[2]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; cascadeCompteurs:cascadeCompteurs_inst|temps_ms_o[2]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; cascadeCompteurs:cascadeCompteurs_inst|temps_ms_o[3]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; cascadeCompteurs:cascadeCompteurs_inst|temps_ms_o[3]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; cascadeCompteurs:cascadeCompteurs_inst|temps_ms_o[4]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; cascadeCompteurs:cascadeCompteurs_inst|temps_ms_o[4]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; cascadeCompteurs:cascadeCompteurs_inst|temps_ms_o[5]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; cascadeCompteurs:cascadeCompteurs_inst|temps_ms_o[5]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; cascadeCompteurs:cascadeCompteurs_inst|temps_ms_o[6]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; cascadeCompteurs:cascadeCompteurs_inst|temps_ms_o[6]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; cascadeCompteurs:cascadeCompteurs_inst|temps_ms_o[7]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; cascadeCompteurs:cascadeCompteurs_inst|temps_ms_o[7]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; cascadeCompteurs:cascadeCompteurs_inst|temps_ms_o[8]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; cascadeCompteurs:cascadeCompteurs_inst|temps_ms_o[8]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; cascadeCompteurs:cascadeCompteurs_inst|temps_ms_o[9]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; cascadeCompteurs:cascadeCompteurs_inst|temps_ms_o[9]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; degres_stable_o[0]                                                          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; degres_stable_o[0]                                                          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; degres_stable_o[1]                                                          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; degres_stable_o[1]                                                          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; degres_stable_o[2]                                                          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; degres_stable_o[2]                                                          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; degres_stable_o[3]                                                          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; degres_stable_o[3]                                                          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; degres_stable_o[4]                                                          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; degres_stable_o[4]                                                          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; degres_stable_o[5]                                                          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; degres_stable_o[5]                                                          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; degres_stable_o[6]                                                          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; degres_stable_o[6]                                                          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; degres_stable_o[7]                                                          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; degres_stable_o[7]                                                          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; degres_stable_o[8]                                                          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; degres_stable_o[8]                                                          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; auto_signaltap_0|gnd                                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; clk_i                                                                       ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; pwm_i                                                                       ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; pwm_i                                                                       ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
+-----------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Fri Dec 09 17:28:02 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off TP_voilier -c TP_voilier
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file tb_f7.vhd
    Info (12022): Found design unit 1: tb_f7-rtl File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/tb_f7.vhd Line: 8
    Info (12023): Found entity 1: tb_f7 File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/tb_f7.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file gestion_temps_appui_bouton.vhd
    Info (12022): Found design unit 1: gestion_temps_appui_bouton-rtl File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/gestion_temps_appui_bouton.vhd Line: 15
    Info (12023): Found entity 1: gestion_temps_appui_bouton File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/gestion_temps_appui_bouton.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file machine_etat.vhd
    Info (12022): Found design unit 1: Machine_etat-rtl File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/Machine_etat.vhd Line: 23
    Info (12023): Found entity 1: Machine_etat File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/Machine_etat.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file gestion_leds.vhd
    Info (12022): Found design unit 1: gestion_leds-rtl File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/gestion_leds.vhd Line: 23
    Info (12023): Found entity 1: gestion_leds File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/gestion_leds.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file gestion_bip.vhd
    Info (12022): Found design unit 1: gestion_bip-rtl File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/gestion_bip.vhd Line: 21
    Info (12023): Found entity 1: gestion_bip File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/gestion_bip.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file gestion_barre.vhd
    Info (12022): Found design unit 1: gestion_barre-rtl File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/gestion_barre.vhd Line: 21
    Info (12023): Found entity 1: gestion_barre File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/gestion_barre.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file bus_avalon.vhd
    Info (12022): Found design unit 1: bus_avalon-rtl File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/bus_avalon.vhd Line: 18
    Info (12023): Found entity 1: bus_avalon File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/bus_avalon.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file bus_avalon_f7.vhd
    Info (12022): Found design unit 1: bus_avalon_f7-rtl File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/bus_avalon_f7.vhd Line: 24
    Info (12023): Found entity 1: bus_avalon_f7 File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/bus_avalon_f7.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file soc/synthesis/soc.vhd
    Info (12022): Found design unit 1: soc-rtl File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/soc.vhd Line: 27
    Info (12023): Found entity 1: soc File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/soc.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file soc/synthesis/soc_rst_controller.vhd
    Info (12022): Found design unit 1: soc_rst_controller-rtl File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/soc_rst_controller.vhd Line: 75
    Info (12023): Found entity 1: soc_rst_controller File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/soc_rst_controller.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file soc/synthesis/soc_rst_controller_001.vhd
    Info (12022): Found design unit 1: soc_rst_controller_001-rtl File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/soc_rst_controller_001.vhd Line: 75
    Info (12023): Found entity 1: soc_rst_controller_001 File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/soc_rst_controller_001.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_irq_mapper.sv
    Info (12023): Found entity 1: soc_irq_mapper File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0.v
    Info (12023): Found entity 1: soc_mm_interconnect_0 File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: soc_mm_interconnect_0_avalon_st_adapter File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: soc_mm_interconnect_0_rsp_mux_001 File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: soc_mm_interconnect_0_rsp_mux File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: soc_mm_interconnect_0_rsp_demux File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_cmd_mux_004.sv
    Info (12023): Found entity 1: soc_mm_interconnect_0_cmd_mux_004 File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0_cmd_mux_004.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: soc_mm_interconnect_0_cmd_mux File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: soc_mm_interconnect_0_cmd_demux_001 File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: soc_mm_interconnect_0_cmd_demux File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_router_010.sv
    Info (12023): Found entity 1: soc_mm_interconnect_0_router_010_default_decode File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0_router_010.sv Line: 45
    Info (12023): Found entity 2: soc_mm_interconnect_0_router_010 File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0_router_010.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_router_006.sv
    Info (12023): Found entity 1: soc_mm_interconnect_0_router_006_default_decode File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0_router_006.sv Line: 45
    Info (12023): Found entity 2: soc_mm_interconnect_0_router_006 File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0_router_006.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: soc_mm_interconnect_0_router_002_default_decode File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: soc_mm_interconnect_0_router_002 File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: soc_mm_interconnect_0_router_001_default_decode File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: soc_mm_interconnect_0_router_001 File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: soc_mm_interconnect_0_router_default_decode File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: soc_mm_interconnect_0_router File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_ram.v
    Info (12023): Found entity 1: soc_ram File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_ram.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_leds.v
    Info (12023): Found entity 1: soc_leds File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_leds.v Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file soc/synthesis/submodules/soc_jtag_uart.v
    Info (12023): Found entity 1: soc_jtag_uart_sim_scfifo_w File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_jtag_uart.v Line: 21
    Info (12023): Found entity 2: soc_jtag_uart_scfifo_w File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_jtag_uart.v Line: 78
    Info (12023): Found entity 3: soc_jtag_uart_sim_scfifo_r File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_jtag_uart.v Line: 164
    Info (12023): Found entity 4: soc_jtag_uart_scfifo_r File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_jtag_uart.v Line: 243
    Info (12023): Found entity 5: soc_jtag_uart File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_jtag_uart.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu.v
    Info (12023): Found entity 1: soc_cpu File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu.v Line: 9
Info (12021): Found 21 design units, including 21 entities, in source file soc/synthesis/submodules/soc_cpu_cpu.v
    Info (12023): Found entity 1: soc_cpu_cpu_register_bank_a_module File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu.v Line: 21
    Info (12023): Found entity 2: soc_cpu_cpu_register_bank_b_module File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu.v Line: 87
    Info (12023): Found entity 3: soc_cpu_cpu_nios2_oci_debug File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu.v Line: 153
    Info (12023): Found entity 4: soc_cpu_cpu_nios2_oci_break File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu.v Line: 295
    Info (12023): Found entity 5: soc_cpu_cpu_nios2_oci_xbrk File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu.v Line: 588
    Info (12023): Found entity 6: soc_cpu_cpu_nios2_oci_dbrk File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu.v Line: 795
    Info (12023): Found entity 7: soc_cpu_cpu_nios2_oci_itrace File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu.v Line: 982
    Info (12023): Found entity 8: soc_cpu_cpu_nios2_oci_td_mode File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu.v Line: 1115
    Info (12023): Found entity 9: soc_cpu_cpu_nios2_oci_dtrace File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu.v Line: 1183
    Info (12023): Found entity 10: soc_cpu_cpu_nios2_oci_compute_input_tm_cnt File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu.v Line: 1265
    Info (12023): Found entity 11: soc_cpu_cpu_nios2_oci_fifo_wrptr_inc File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu.v Line: 1337
    Info (12023): Found entity 12: soc_cpu_cpu_nios2_oci_fifo_cnt_inc File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu.v Line: 1380
    Info (12023): Found entity 13: soc_cpu_cpu_nios2_oci_fifo File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu.v Line: 1427
    Info (12023): Found entity 14: soc_cpu_cpu_nios2_oci_pib File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu.v Line: 1913
    Info (12023): Found entity 15: soc_cpu_cpu_nios2_oci_im File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu.v Line: 1936
    Info (12023): Found entity 16: soc_cpu_cpu_nios2_performance_monitors File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu.v Line: 2006
    Info (12023): Found entity 17: soc_cpu_cpu_nios2_avalon_reg File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu.v Line: 2023
    Info (12023): Found entity 18: soc_cpu_cpu_ociram_sp_ram_module File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu.v Line: 2116
    Info (12023): Found entity 19: soc_cpu_cpu_nios2_ocimem File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu.v Line: 2181
    Info (12023): Found entity 20: soc_cpu_cpu_nios2_oci File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu.v Line: 2362
    Info (12023): Found entity 21: soc_cpu_cpu File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu.v Line: 2834
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: soc_cpu_cpu_debug_slave_sysclk File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: soc_cpu_cpu_debug_slave_tck File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: soc_cpu_cpu_debug_slave_wrapper File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_cpu_test_bench.v
    Info (12023): Found entity 1: soc_cpu_cpu_test_bench File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_buttons.v
    Info (12023): Found entity 1: soc_buttons File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_buttons.v Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file soc/synthesis/submodules/bus_avalon_f7.vhd
    Info (12022): Found design unit 1: bus_avalon_f7-rtl File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/bus_avalon_f7.vhd Line: 24
    Info (12023): Found entity 1: bus_avalon_f7 File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/bus_avalon_f7.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file soc/synthesis/submodules/bus_avalon_f2.vhd
    Info (12022): Found design unit 1: bus_avalon_f2-rtl File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/bus_avalon_f2.vhd Line: 18
    Info (12023): Found entity 1: bus_avalon_f2 File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/bus_avalon_f2.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file soc/synthesis/submodules/bus_avalon.vhd
    Info (12022): Found design unit 1: bus_avalon-rtl File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/bus_avalon.vhd Line: 18
    Info (12023): Found entity 1: bus_avalon File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/bus_avalon.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file tb_cap.vhd
    Info (12022): Found design unit 1: tb_cap-rtl File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/tb_cap.vhd Line: 8
    Info (12023): Found entity 1: tb_cap File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/tb_cap.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file registre.vhd
    Info (12022): Found design unit 1: registre-rtl File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/registre.vhd Line: 19
    Info (12023): Found entity 1: registre File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/registre.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file edge_detector.vhd
    Info (12022): Found design unit 1: edge_detector-rtl File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/edge_detector.vhd Line: 16
    Info (12023): Found entity 1: edge_detector File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/edge_detector.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file def_etats.vhd
    Info (12022): Found design unit 1: def_etats-rtl File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/def_etats.vhd Line: 18
    Info (12023): Found entity 1: def_etats File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/def_etats.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file counter.vhd
    Info (12022): Found design unit 1: counter-rtl File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/counter.vhd Line: 21
    Info (12023): Found entity 1: counter File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/counter.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file conversionvitessevent.vhd
    Info (12022): Found design unit 1: ConversionVitesseVent-rtl File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/ConversionVitesseVent.vhd Line: 18
    Info (12023): Found entity 1: ConversionVitesseVent File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/ConversionVitesseVent.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file conversion_degres.vhd
    Info (12022): Found design unit 1: conversion_degres-rtl File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/conversion_degres.vhd Line: 13
    Info (12023): Found entity 1: conversion_degres File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/conversion_degres.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file conversion_adaptation.vhd
    Info (12022): Found design unit 1: Conversion_Adaptation-rtl File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/Conversion_Adaptation.vhd Line: 19
    Info (12023): Found entity 1: Conversion_Adaptation File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/Conversion_Adaptation.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file cascadecompteurs.vhd
    Info (12022): Found design unit 1: cascadeCompteurs-rtl File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/cascadeCompteurs.vhd Line: 15
    Info (12023): Found entity 1: cascadeCompteurs File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/cascadeCompteurs.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file basculed.vhd
    Info (12022): Found design unit 1: basculeD-rtl File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/basculeD.vhd Line: 16
    Info (12023): Found entity 1: basculeD File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/basculeD.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file tb_f2.vhd
    Info (12022): Found design unit 1: tb_f2-rtl File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/tb_f2.vhd Line: 8
    Info (12023): Found entity 1: tb_f2 File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/tb_f2.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file bus_avalon_f2.vhd
    Info (12022): Found design unit 1: bus_avalon_f2-rtl File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/bus_avalon_f2.vhd Line: 18
    Info (12023): Found entity 1: bus_avalon_f2 File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/bus_avalon_f2.vhd Line: 5
Info (12127): Elaborating entity "soc" for the top level hierarchy
Info (12128): Elaborating entity "bus_avalon" for hierarchy "bus_avalon:bus_avalon_0" File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/soc.vhd Line: 455
Warning (10036): Verilog HDL or VHDL warning at bus_avalon.vhd(32): object "out_1s" assigned a value but never read File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/bus_avalon.vhd Line: 32
Warning (10873): Using initial value X (don't care) for net "valid_compas[31..10]" at bus_avalon.vhd(36) File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/bus_avalon.vhd Line: 36
Info (12128): Elaborating entity "Conversion_Adaptation" for hierarchy "bus_avalon:bus_avalon_0|Conversion_Adaptation:cap_inst" File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/bus_avalon.vhd Line: 70
Info (12128): Elaborating entity "conversion_degres" for hierarchy "bus_avalon:bus_avalon_0|Conversion_Adaptation:cap_inst|conversion_degres:conversion_degres_inst" File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/Conversion_Adaptation.vhd Line: 34
Info (12128): Elaborating entity "basculeD" for hierarchy "bus_avalon:bus_avalon_0|Conversion_Adaptation:cap_inst|basculeD:basculeD_inst" File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/Conversion_Adaptation.vhd Line: 41
Info (12128): Elaborating entity "cascadeCompteurs" for hierarchy "bus_avalon:bus_avalon_0|Conversion_Adaptation:cap_inst|cascadeCompteurs:cascadeCompteurs_inst" File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/Conversion_Adaptation.vhd Line: 51
Info (12128): Elaborating entity "counter" for hierarchy "bus_avalon:bus_avalon_0|Conversion_Adaptation:cap_inst|cascadeCompteurs:cascadeCompteurs_inst|counter:counter_inst_cascade" File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/cascadeCompteurs.vhd Line: 22
Info (12128): Elaborating entity "counter" for hierarchy "bus_avalon:bus_avalon_0|Conversion_Adaptation:cap_inst|cascadeCompteurs:cascadeCompteurs_inst|counter:counter_inst_horloge" File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/cascadeCompteurs.vhd Line: 35
Info (12128): Elaborating entity "edge_detector" for hierarchy "bus_avalon:bus_avalon_0|Conversion_Adaptation:cap_inst|edge_detector:edge_detector_inst" File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/Conversion_Adaptation.vhd Line: 60
Info (12128): Elaborating entity "registre" for hierarchy "bus_avalon:bus_avalon_0|Conversion_Adaptation:cap_inst|registre:registre_inst" File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/Conversion_Adaptation.vhd Line: 70
Info (12128): Elaborating entity "counter" for hierarchy "bus_avalon:bus_avalon_0|Conversion_Adaptation:cap_inst|counter:counter_seconde_inst" File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/Conversion_Adaptation.vhd Line: 83
Info (12128): Elaborating entity "def_etats" for hierarchy "bus_avalon:bus_avalon_0|Conversion_Adaptation:cap_inst|def_etats:def_etats_inst" File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/Conversion_Adaptation.vhd Line: 110
Warning (10631): VHDL Process Statement warning at def_etats.vhd(24): inferring latch(es) for signal or variable "next_st", which holds its previous value in one or more paths through the process File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/def_etats.vhd Line: 24
Info (10041): Inferred latch for "next_st.st_stop_aq" at def_etats.vhd(24) File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/def_etats.vhd Line: 24
Info (10041): Inferred latch for "next_st.st_acquisition" at def_etats.vhd(24) File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/def_etats.vhd Line: 24
Info (10041): Inferred latch for "next_st.st_start_aq" at def_etats.vhd(24) File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/def_etats.vhd Line: 24
Info (10041): Inferred latch for "next_st.st_continu" at def_etats.vhd(24) File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/def_etats.vhd Line: 24
Info (12128): Elaborating entity "bus_avalon_f2" for hierarchy "bus_avalon_f2:bus_avalon_f2_0" File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/soc.vhd Line: 466
Warning (10873): Using initial value X (don't care) for net "valid_data[31..9]" at bus_avalon_f2.vhd(34) File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/bus_avalon_f2.vhd Line: 34
Info (12128): Elaborating entity "ConversionVitesseVent" for hierarchy "bus_avalon_f2:bus_avalon_f2_0|ConversionVitesseVent:anemometre_inst" File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/bus_avalon_f2.vhd Line: 68
Info (12128): Elaborating entity "counter" for hierarchy "bus_avalon_f2:bus_avalon_f2_0|ConversionVitesseVent:anemometre_inst|counter:inst_cascade" File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/ConversionVitesseVent.vhd Line: 30
Info (12128): Elaborating entity "registre" for hierarchy "bus_avalon_f2:bus_avalon_f2_0|ConversionVitesseVent:anemometre_inst|registre:inst_registre" File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/ConversionVitesseVent.vhd Line: 65
Info (12128): Elaborating entity "bus_avalon_f7" for hierarchy "bus_avalon_f7:bus_avalon_f7_0" File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/soc.vhd Line: 477
Warning (10873): Using initial value X (don't care) for net "code_fonction_envoie[31..4]" at bus_avalon_f7.vhd(41) File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/bus_avalon_f7.vhd Line: 41
Info (12128): Elaborating entity "gestion_barre" for hierarchy "bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst" File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/bus_avalon_f7.vhd Line: 69
Info (12128): Elaborating entity "Machine_etat" for hierarchy "bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|Machine_etat:Machine_etat_inst" File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/gestion_barre.vhd Line: 31
Warning (10631): VHDL Process Statement warning at Machine_etat.vhd(28): inferring latch(es) for signal or variable "next_st", which holds its previous value in one or more paths through the process File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/Machine_etat.vhd Line: 28
Info (10041): Inferred latch for "codeFonction_o[0]" at Machine_etat.vhd(102) File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/Machine_etat.vhd Line: 102
Info (10041): Inferred latch for "codeFonction_o[1]" at Machine_etat.vhd(102) File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/Machine_etat.vhd Line: 102
Info (10041): Inferred latch for "codeFonction_o[2]" at Machine_etat.vhd(102) File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/Machine_etat.vhd Line: 102
Info (10041): Inferred latch for "codeFonction_o[3]" at Machine_etat.vhd(102) File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/Machine_etat.vhd Line: 102
Info (10041): Inferred latch for "mode_leds_o" at Machine_etat.vhd(93) File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/Machine_etat.vhd Line: 93
Info (10041): Inferred latch for "next_st.st_AUTO_tribord_10" at Machine_etat.vhd(28) File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/Machine_etat.vhd Line: 28
Info (10041): Inferred latch for "next_st.st_AUTO_babord_10" at Machine_etat.vhd(28) File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/Machine_etat.vhd Line: 28
Info (10041): Inferred latch for "next_st.st_AUTO_tribord_1" at Machine_etat.vhd(28) File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/Machine_etat.vhd Line: 28
Info (10041): Inferred latch for "next_st.st_AUTO_babord_1" at Machine_etat.vhd(28) File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/Machine_etat.vhd Line: 28
Info (10041): Inferred latch for "next_st.st_STBY_tribord" at Machine_etat.vhd(28) File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/Machine_etat.vhd Line: 28
Info (10041): Inferred latch for "next_st.st_STBY_babord" at Machine_etat.vhd(28) File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/Machine_etat.vhd Line: 28
Info (10041): Inferred latch for "next_st.st_AUTO" at Machine_etat.vhd(28) File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/Machine_etat.vhd Line: 28
Info (10041): Inferred latch for "next_st.st_STBY" at Machine_etat.vhd(28) File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/Machine_etat.vhd Line: 28
Info (12128): Elaborating entity "gestion_temps_appui_bouton" for hierarchy "bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_temps_appui_bouton:gestion_btn_auto_inst" File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/gestion_barre.vhd Line: 46
Info (12128): Elaborating entity "counter" for hierarchy "bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_temps_appui_bouton:gestion_btn_auto_inst|counter:counter_inst" File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/gestion_temps_appui_bouton.vhd Line: 26
Info (12128): Elaborating entity "gestion_bip" for hierarchy "bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_bip:gestion_bip_inst" File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/gestion_barre.vhd Line: 70
Warning (10492): VHDL Process Statement warning at gestion_bip.vhd(84): signal "en_i" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/gestion_bip.vhd Line: 84
Warning (10492): VHDL Process Statement warning at gestion_bip.vhd(94): signal "temp_choix_btn" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/gestion_bip.vhd Line: 94
Warning (10631): VHDL Process Statement warning at gestion_bip.vhd(80): inferring latch(es) for signal or variable "activation_bip", which holds its previous value in one or more paths through the process File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/gestion_bip.vhd Line: 80
Warning (10631): VHDL Process Statement warning at gestion_bip.vhd(80): inferring latch(es) for signal or variable "temp_choix_btn", which holds its previous value in one or more paths through the process File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/gestion_bip.vhd Line: 80
Warning (10631): VHDL Process Statement warning at gestion_bip.vhd(80): inferring latch(es) for signal or variable "attente_bip", which holds its previous value in one or more paths through the process File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/gestion_bip.vhd Line: 80
Info (10041): Inferred latch for "attente_bip" at gestion_bip.vhd(80) File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/gestion_bip.vhd Line: 80
Info (10041): Inferred latch for "temp_choix_btn" at gestion_bip.vhd(80) File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/gestion_bip.vhd Line: 80
Info (10041): Inferred latch for "activation_bip" at gestion_bip.vhd(80) File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/gestion_bip.vhd Line: 80
Info (12128): Elaborating entity "counter" for hierarchy "bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_bip:gestion_bip_inst|counter:counter_attente_bip_inst" File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/gestion_bip.vhd Line: 50
Info (12128): Elaborating entity "gestion_leds" for hierarchy "bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_leds:gestion_leds_inst" File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/gestion_barre.vhd Line: 82
Warning (10492): VHDL Process Statement warning at gestion_leds.vhd(97): signal "mode_leds_i" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/gestion_leds.vhd Line: 97
Warning (10492): VHDL Process Statement warning at gestion_leds.vhd(121): signal "allume_led_stby" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/gestion_leds.vhd Line: 121
Warning (10631): VHDL Process Statement warning at gestion_leds.vhd(95): inferring latch(es) for signal or variable "ledBabord_o", which holds its previous value in one or more paths through the process File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/gestion_leds.vhd Line: 95
Warning (10631): VHDL Process Statement warning at gestion_leds.vhd(95): inferring latch(es) for signal or variable "ledTribord_o", which holds its previous value in one or more paths through the process File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/gestion_leds.vhd Line: 95
Warning (10631): VHDL Process Statement warning at gestion_leds.vhd(95): inferring latch(es) for signal or variable "allume_led_stby", which holds its previous value in one or more paths through the process File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/gestion_leds.vhd Line: 95
Warning (10631): VHDL Process Statement warning at gestion_leds.vhd(95): inferring latch(es) for signal or variable "eteind_led_stby", which holds its previous value in one or more paths through the process File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/gestion_leds.vhd Line: 95
Info (10041): Inferred latch for "eteind_led_stby" at gestion_leds.vhd(95) File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/gestion_leds.vhd Line: 95
Info (10041): Inferred latch for "allume_led_stby" at gestion_leds.vhd(95) File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/gestion_leds.vhd Line: 95
Info (10041): Inferred latch for "ledTribord_o" at gestion_leds.vhd(95) File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/gestion_leds.vhd Line: 95
Info (10041): Inferred latch for "ledBabord_o" at gestion_leds.vhd(95) File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/gestion_leds.vhd Line: 95
Info (12128): Elaborating entity "soc_buttons" for hierarchy "soc_buttons:buttons" File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/soc.vhd Line: 494
Info (12128): Elaborating entity "soc_cpu" for hierarchy "soc_cpu:cpu" File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/soc.vhd Line: 506
Info (12128): Elaborating entity "soc_cpu_cpu" for hierarchy "soc_cpu:cpu|soc_cpu_cpu:cpu" File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu.v Line: 65
Info (12128): Elaborating entity "soc_cpu_cpu_test_bench" for hierarchy "soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_test_bench:the_soc_cpu_cpu_test_bench" File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu.v Line: 3545
Info (12128): Elaborating entity "soc_cpu_cpu_register_bank_a_module" for hierarchy "soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_register_bank_a_module:soc_cpu_cpu_register_bank_a" File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu.v Line: 4061
Info (12128): Elaborating entity "altsyncram" for hierarchy "soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_register_bank_a_module:soc_cpu_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu.v Line: 58
Info (12130): Elaborated megafunction instantiation "soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_register_bank_a_module:soc_cpu_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu.v Line: 58
Info (12133): Instantiated megafunction "soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_register_bank_a_module:soc_cpu_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu.v Line: 58
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf
    Info (12023): Found entity 1: altsyncram_6mc1 File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/db/altsyncram_6mc1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_6mc1" for hierarchy "soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_register_bank_a_module:soc_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "soc_cpu_cpu_register_bank_b_module" for hierarchy "soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_register_bank_b_module:soc_cpu_cpu_register_bank_b" File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu.v Line: 4079
Info (12128): Elaborating entity "soc_cpu_cpu_nios2_oci" for hierarchy "soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci" File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu.v Line: 4575
Info (12128): Elaborating entity "soc_cpu_cpu_nios2_oci_debug" for hierarchy "soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_oci_debug:the_soc_cpu_cpu_nios2_oci_debug" File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu.v Line: 2531
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_oci_debug:the_soc_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu.v Line: 220
Info (12130): Elaborated megafunction instantiation "soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_oci_debug:the_soc_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu.v Line: 220
Info (12133): Instantiated megafunction "soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_oci_debug:the_soc_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu.v Line: 220
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "soc_cpu_cpu_nios2_oci_break" for hierarchy "soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_oci_break:the_soc_cpu_cpu_nios2_oci_break" File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu.v Line: 2561
Info (12128): Elaborating entity "soc_cpu_cpu_nios2_oci_xbrk" for hierarchy "soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_oci_xbrk:the_soc_cpu_cpu_nios2_oci_xbrk" File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu.v Line: 2582
Info (12128): Elaborating entity "soc_cpu_cpu_nios2_oci_dbrk" for hierarchy "soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_oci_dbrk:the_soc_cpu_cpu_nios2_oci_dbrk" File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu.v Line: 2608
Info (12128): Elaborating entity "soc_cpu_cpu_nios2_oci_itrace" for hierarchy "soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_oci_itrace:the_soc_cpu_cpu_nios2_oci_itrace" File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu.v Line: 2624
Info (12128): Elaborating entity "soc_cpu_cpu_nios2_oci_dtrace" for hierarchy "soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_oci_dtrace:the_soc_cpu_cpu_nios2_oci_dtrace" File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu.v Line: 2639
Info (12128): Elaborating entity "soc_cpu_cpu_nios2_oci_td_mode" for hierarchy "soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_oci_dtrace:the_soc_cpu_cpu_nios2_oci_dtrace|soc_cpu_cpu_nios2_oci_td_mode:soc_cpu_cpu_nios2_oci_trc_ctrl_td_mode" File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu.v Line: 1233
Info (12128): Elaborating entity "soc_cpu_cpu_nios2_oci_fifo" for hierarchy "soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_oci_fifo:the_soc_cpu_cpu_nios2_oci_fifo" File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu.v Line: 2654
Info (12128): Elaborating entity "soc_cpu_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_oci_fifo:the_soc_cpu_cpu_nios2_oci_fifo|soc_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_soc_cpu_cpu_nios2_oci_compute_input_tm_cnt" File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu.v Line: 1546
Info (12128): Elaborating entity "soc_cpu_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_oci_fifo:the_soc_cpu_cpu_nios2_oci_fifo|soc_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_soc_cpu_cpu_nios2_oci_fifo_wrptr_inc" File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu.v Line: 1555
Info (12128): Elaborating entity "soc_cpu_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_oci_fifo:the_soc_cpu_cpu_nios2_oci_fifo|soc_cpu_cpu_nios2_oci_fifo_cnt_inc:the_soc_cpu_cpu_nios2_oci_fifo_cnt_inc" File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu.v Line: 1564
Info (12128): Elaborating entity "soc_cpu_cpu_nios2_oci_pib" for hierarchy "soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_oci_pib:the_soc_cpu_cpu_nios2_oci_pib" File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu.v Line: 2659
Info (12128): Elaborating entity "soc_cpu_cpu_nios2_oci_im" for hierarchy "soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_oci_im:the_soc_cpu_cpu_nios2_oci_im" File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu.v Line: 2673
Info (12128): Elaborating entity "soc_cpu_cpu_nios2_avalon_reg" for hierarchy "soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_avalon_reg:the_soc_cpu_cpu_nios2_avalon_reg" File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu.v Line: 2692
Info (12128): Elaborating entity "soc_cpu_cpu_nios2_ocimem" for hierarchy "soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_ocimem:the_soc_cpu_cpu_nios2_ocimem" File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu.v Line: 2712
Info (12128): Elaborating entity "soc_cpu_cpu_ociram_sp_ram_module" for hierarchy "soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_ocimem:the_soc_cpu_cpu_nios2_ocimem|soc_cpu_cpu_ociram_sp_ram_module:soc_cpu_cpu_ociram_sp_ram" File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu.v Line: 2332
Info (12128): Elaborating entity "altsyncram" for hierarchy "soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_ocimem:the_soc_cpu_cpu_nios2_ocimem|soc_cpu_cpu_ociram_sp_ram_module:soc_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu.v Line: 2156
Info (12130): Elaborated megafunction instantiation "soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_ocimem:the_soc_cpu_cpu_nios2_ocimem|soc_cpu_cpu_ociram_sp_ram_module:soc_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu.v Line: 2156
Info (12133): Instantiated megafunction "soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_ocimem:the_soc_cpu_cpu_nios2_ocimem|soc_cpu_cpu_ociram_sp_ram_module:soc_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu.v Line: 2156
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf
    Info (12023): Found entity 1: altsyncram_ac71 File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/db/altsyncram_ac71.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ac71" for hierarchy "soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_nios2_ocimem:the_soc_cpu_cpu_nios2_ocimem|soc_cpu_cpu_ociram_sp_ram_module:soc_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "soc_cpu_cpu_debug_slave_wrapper" for hierarchy "soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_debug_slave_wrapper:the_soc_cpu_cpu_debug_slave_wrapper" File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu.v Line: 2814
Info (12128): Elaborating entity "soc_cpu_cpu_debug_slave_tck" for hierarchy "soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_debug_slave_wrapper:the_soc_cpu_cpu_debug_slave_wrapper|soc_cpu_cpu_debug_slave_tck:the_soc_cpu_cpu_debug_slave_tck" File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "soc_cpu_cpu_debug_slave_sysclk" for hierarchy "soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_debug_slave_wrapper:the_soc_cpu_cpu_debug_slave_wrapper|soc_cpu_cpu_debug_slave_sysclk:the_soc_cpu_cpu_debug_slave_sysclk" File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_debug_slave_wrapper:the_soc_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:soc_cpu_cpu_debug_slave_phy" File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu_debug_slave_wrapper.v Line: 207
Info (12130): Elaborated megafunction instantiation "soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_debug_slave_wrapper:the_soc_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:soc_cpu_cpu_debug_slave_phy" File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu_debug_slave_wrapper.v Line: 207
Info (12133): Instantiated megafunction "soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_debug_slave_wrapper:the_soc_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:soc_cpu_cpu_debug_slave_phy" with the following parameter: File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu_debug_slave_wrapper.v Line: 207
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_debug_slave_wrapper:the_soc_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:soc_cpu_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12131): Elaborated megafunction instantiation "soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_debug_slave_wrapper:the_soc_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:soc_cpu_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_debug_slave_wrapper:the_soc_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:soc_cpu_cpu_debug_slave_phy" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_debug_slave_wrapper:the_soc_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:soc_cpu_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "soc_cpu:cpu|soc_cpu_cpu:cpu|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci|soc_cpu_cpu_debug_slave_wrapper:the_soc_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:soc_cpu_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "soc_jtag_uart" for hierarchy "soc_jtag_uart:jtag_uart" File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/soc.vhd Line: 536
Info (12128): Elaborating entity "soc_jtag_uart_scfifo_w" for hierarchy "soc_jtag_uart:jtag_uart|soc_jtag_uart_scfifo_w:the_soc_jtag_uart_scfifo_w" File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_jtag_uart.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "soc_jtag_uart:jtag_uart|soc_jtag_uart_scfifo_w:the_soc_jtag_uart_scfifo_w|scfifo:wfifo" File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_jtag_uart.v Line: 139
Info (12130): Elaborated megafunction instantiation "soc_jtag_uart:jtag_uart|soc_jtag_uart_scfifo_w:the_soc_jtag_uart_scfifo_w|scfifo:wfifo" File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_jtag_uart.v Line: 139
Info (12133): Instantiated megafunction "soc_jtag_uart:jtag_uart|soc_jtag_uart_scfifo_w:the_soc_jtag_uart_scfifo_w|scfifo:wfifo" with the following parameter: File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_jtag_uart.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf
    Info (12023): Found entity 1: scfifo_jr21 File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/db/scfifo_jr21.tdf Line: 24
Info (12128): Elaborating entity "scfifo_jr21" for hierarchy "soc_jtag_uart:jtag_uart|soc_jtag_uart_scfifo_w:the_soc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf
    Info (12023): Found entity 1: a_dpfifo_l011 File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/db/a_dpfifo_l011.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_l011" for hierarchy "soc_jtag_uart:jtag_uart|soc_jtag_uart_scfifo_w:the_soc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo" File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/db/scfifo_jr21.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/db/a_fefifo_7cf.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "soc_jtag_uart:jtag_uart|soc_jtag_uart_scfifo_w:the_soc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state" File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/db/a_dpfifo_l011.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf
    Info (12023): Found entity 1: cntr_do7 File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/db/cntr_do7.tdf Line: 25
Info (12128): Elaborating entity "cntr_do7" for hierarchy "soc_jtag_uart:jtag_uart|soc_jtag_uart_scfifo_w:the_soc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw" File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/db/a_fefifo_7cf.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf
    Info (12023): Found entity 1: altsyncram_nio1 File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/db/altsyncram_nio1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_nio1" for hierarchy "soc_jtag_uart:jtag_uart|soc_jtag_uart_scfifo_w:the_soc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram" File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/db/a_dpfifo_l011.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf
    Info (12023): Found entity 1: cntr_1ob File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/db/cntr_1ob.tdf Line: 25
Info (12128): Elaborating entity "cntr_1ob" for hierarchy "soc_jtag_uart:jtag_uart|soc_jtag_uart_scfifo_w:the_soc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count" File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/db/a_dpfifo_l011.tdf Line: 44
Info (12128): Elaborating entity "soc_jtag_uart_scfifo_r" for hierarchy "soc_jtag_uart:jtag_uart|soc_jtag_uart_scfifo_r:the_soc_jtag_uart_scfifo_r" File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_jtag_uart.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "soc_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_jtag_uart_alt_jtag_atlantic" File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_jtag_uart.v Line: 569
Info (12130): Elaborated megafunction instantiation "soc_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_jtag_uart_alt_jtag_atlantic" File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_jtag_uart.v Line: 569
Info (12133): Instantiated megafunction "soc_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_jtag_uart_alt_jtag_atlantic" with the following parameter: File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_jtag_uart.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "soc_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_jtag_uart_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "soc_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_jtag_uart_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "soc_leds" for hierarchy "soc_leds:leds" File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/soc.vhd Line: 550
Info (12128): Elaborating entity "soc_ram" for hierarchy "soc_ram:ram" File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/soc.vhd Line: 562
Info (12128): Elaborating entity "altsyncram" for hierarchy "soc_ram:ram|altsyncram:the_altsyncram" File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_ram.v Line: 94
Info (12130): Elaborated megafunction instantiation "soc_ram:ram|altsyncram:the_altsyncram" File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_ram.v Line: 94
Info (12133): Instantiated megafunction "soc_ram:ram|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_ram.v Line: 94
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "8192"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "numwords_b" = "8192"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "width_byteena_b" = "4"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "widthad_b" = "13"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_a712.tdf
    Info (12023): Found entity 1: altsyncram_a712 File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/db/altsyncram_a712.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_a712" for hierarchy "soc_ram:ram|altsyncram:the_altsyncram|altsyncram_a712:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "soc_mm_interconnect_0" for hierarchy "soc_mm_interconnect_0:mm_interconnect_0" File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/soc.vhd Line: 584
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator" File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0.v Line: 718
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator" File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0.v Line: 778
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0.v Line: 842
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bus_avalon_0_avalon_slave_0_translator" File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0.v Line: 906
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator" File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0.v Line: 1098
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator" File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0.v Line: 1162
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s2_translator" File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0.v Line: 1290
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent" File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0.v Line: 1435
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent" File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0.v Line: 1516
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent" File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0.v Line: 1600
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo" File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0.v Line: 1641
Info (12128): Elaborating entity "soc_mm_interconnect_0_router" for hierarchy "soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router:router" File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0.v Line: 2657
Info (12128): Elaborating entity "soc_mm_interconnect_0_router_default_decode" for hierarchy "soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router:router|soc_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0_router.sv Line: 186
Info (12128): Elaborating entity "soc_mm_interconnect_0_router_001" for hierarchy "soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_001:router_001" File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0.v Line: 2673
Info (12128): Elaborating entity "soc_mm_interconnect_0_router_001_default_decode" for hierarchy "soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_001:router_001|soc_mm_interconnect_0_router_001_default_decode:the_default_decode" File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0_router_001.sv Line: 180
Info (12128): Elaborating entity "soc_mm_interconnect_0_router_002" for hierarchy "soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_002:router_002" File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0.v Line: 2689
Info (12128): Elaborating entity "soc_mm_interconnect_0_router_002_default_decode" for hierarchy "soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_002:router_002|soc_mm_interconnect_0_router_002_default_decode:the_default_decode" File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0_router_002.sv Line: 173
Info (12128): Elaborating entity "soc_mm_interconnect_0_router_006" for hierarchy "soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_006:router_006" File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0.v Line: 2753
Info (12128): Elaborating entity "soc_mm_interconnect_0_router_006_default_decode" for hierarchy "soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_006:router_006|soc_mm_interconnect_0_router_006_default_decode:the_default_decode" File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0_router_006.sv Line: 178
Info (12128): Elaborating entity "soc_mm_interconnect_0_router_010" for hierarchy "soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_010:router_010" File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0.v Line: 2817
Info (12128): Elaborating entity "soc_mm_interconnect_0_router_010_default_decode" for hierarchy "soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_010:router_010|soc_mm_interconnect_0_router_010_default_decode:the_default_decode" File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0_router_010.sv Line: 178
Info (12128): Elaborating entity "soc_mm_interconnect_0_cmd_demux" for hierarchy "soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0.v Line: 2876
Info (12128): Elaborating entity "soc_mm_interconnect_0_cmd_demux_001" for hierarchy "soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0.v Line: 2899
Info (12128): Elaborating entity "soc_mm_interconnect_0_cmd_mux" for hierarchy "soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0.v Line: 2916
Info (12128): Elaborating entity "soc_mm_interconnect_0_cmd_mux_004" for hierarchy "soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_004:cmd_mux_004" File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0.v Line: 2990
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb" File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0_cmd_mux_004.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "soc_mm_interconnect_0_rsp_demux" for hierarchy "soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux:rsp_demux" File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0.v Line: 3075
Info (12128): Elaborating entity "soc_mm_interconnect_0_rsp_mux" for hierarchy "soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0.v Line: 3276
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0_rsp_mux.sv Line: 406
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "soc_mm_interconnect_0_rsp_mux_001" for hierarchy "soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0.v Line: 3299
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0_rsp_mux_001.sv Line: 310
Info (12128): Elaborating entity "soc_mm_interconnect_0_avalon_st_adapter" for hierarchy "soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0.v Line: 3328
Info (12128): Elaborating entity "soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "soc_irq_mapper" for hierarchy "soc_irq_mapper:irq_mapper" File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/soc.vhd Line: 654
Info (12128): Elaborating entity "soc_rst_controller" for hierarchy "soc_rst_controller:rst_controller" File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/soc.vhd Line: 662
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "soc_rst_controller:rst_controller|altera_reset_controller:rst_controller" File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/soc_rst_controller.vhd Line: 144
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "soc_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "soc_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "soc_rst_controller_001" for hierarchy "soc_rst_controller_001:rst_controller_001" File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/soc.vhd Line: 727
Warning (10541): VHDL Signal Declaration warning at soc_rst_controller_001.vhd(55): used implicit default value for signal "reset_req" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/soc_rst_controller_001.vhd Line: 55
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "soc_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001" File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/soc_rst_controller_001.vhd Line: 144
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ja24.tdf
    Info (12023): Found entity 1: altsyncram_ja24 File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/db/altsyncram_ja24.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_psc.tdf
    Info (12023): Found entity 1: mux_psc File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/db/mux_psc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/db/decode_dvf.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_igi.tdf
    Info (12023): Found entity 1: cntr_igi File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/db/cntr_igi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf
    Info (12023): Found entity 1: cmpr_sgc File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/db/cmpr_sgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_89j.tdf
    Info (12023): Found entity 1: cntr_89j File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/db/cntr_89j.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_cgi.tdf
    Info (12023): Found entity 1: cntr_cgi File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/db/cntr_cgi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/db/cmpr_rgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/db/cntr_23j.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/db/cmpr_ngc.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2022.12.09.17:28:41 Progress: Loading sldd32419e8/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd32419e8/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/db/ip/sldd32419e8/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd32419e8/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/db/ip/sldd32419e8/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd32419e8/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/db/ip/sldd32419e8/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd32419e8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/db/ip/sldd32419e8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldd32419e8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/db/ip/sldd32419e8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 182
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/db/ip/sldd32419e8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd32419e8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/db/ip/sldd32419e8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (278001): Inferred 1 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "bus_avalon:bus_avalon_0|Conversion_Adaptation:cap_inst|conversion_degres:conversion_degres_inst|Div0" File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/conversion_degres.vhd Line: 19
Info (12130): Elaborated megafunction instantiation "bus_avalon:bus_avalon_0|Conversion_Adaptation:cap_inst|conversion_degres:conversion_degres_inst|lpm_divide:Div0" File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/conversion_degres.vhd Line: 19
Info (12133): Instantiated megafunction "bus_avalon:bus_avalon_0|Conversion_Adaptation:cap_inst|conversion_degres:conversion_degres_inst|lpm_divide:Div0" with the following parameter: File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/conversion_degres.vhd Line: 19
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_5jm.tdf
    Info (12023): Found entity 1: lpm_divide_5jm File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/db/lpm_divide_5jm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_tlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_tlh File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/db/sign_div_unsign_tlh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_e7f.tdf
    Info (12023): Found entity 1: alt_u_div_e7f File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/db/alt_u_div_e7f.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/db/add_sub_7pc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/db/add_sub_8pc.tdf Line: 22
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_leds:gestion_leds_inst|gestion_bip:gestion_led_mode_auto_babord_inst|activation_bip has unsafe behavior File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/gestion_bip.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_leds:gestion_leds_inst|gestion_bip:gestion_led_mode_auto_babord_inst|edge_detector:edge_detector_1_sec_inst|re_o File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/edge_detector.vhd Line: 11
Warning (13012): Latch bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_leds:gestion_leds_inst|allume_led_stby has unsafe behavior File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/gestion_leds.vhd Line: 29
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_leds:gestion_leds_inst|edge_detector:edge_detector_05_sec_inst|re_o File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/edge_detector.vhd Line: 11
Warning (13012): Latch bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_leds:gestion_leds_inst|ledTribord_o has unsafe behavior File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/gestion_leds.vhd Line: 17
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bus_avalon_f7_0_conduit_end_bp_tribord_i File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/soc.vhd Line: 15
Warning (13012): Latch bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_bip:gestion_bip_inst|activation_bip has unsafe behavior File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/gestion_bip.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_bip:gestion_bip_inst|edge_detector:edge_detector_1_sec_inst|re_o File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/edge_detector.vhd Line: 11
Warning (13012): Latch bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|Machine_etat:Machine_etat_inst|next_st.st_STBY_650 has unsafe behavior File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/Machine_etat.vhd Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|Machine_etat:Machine_etat_inst|current_st.st_STBY_babord File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/Machine_etat.vhd Line: 25
Warning (13012): Latch bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|Machine_etat:Machine_etat_inst|next_st.st_AUTO_620 has unsafe behavior File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/Machine_etat.vhd Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|Machine_etat:Machine_etat_inst|current_st.st_STBY_babord File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/Machine_etat.vhd Line: 25
Warning (13012): Latch bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|Machine_etat:Machine_etat_inst|next_st.st_STBY_babord_590 has unsafe behavior File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/Machine_etat.vhd Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bus_avalon_f7_0_conduit_end_bp_babord_i File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/soc.vhd Line: 14
Warning (13012): Latch bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|Machine_etat:Machine_etat_inst|next_st.st_STBY_tribord_560 has unsafe behavior File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/Machine_etat.vhd Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bus_avalon_f7_0_conduit_end_bp_babord_i File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/soc.vhd Line: 14
Warning (13012): Latch bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|Machine_etat:Machine_etat_inst|next_st.st_AUTO_babord_1_530 has unsafe behavior File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/Machine_etat.vhd Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|Machine_etat:Machine_etat_inst|current_st.st_AUTO File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/Machine_etat.vhd Line: 25
Warning (13012): Latch bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|Machine_etat:Machine_etat_inst|next_st.st_AUTO_tribord_1_500 has unsafe behavior File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/Machine_etat.vhd Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|Machine_etat:Machine_etat_inst|current_st.st_AUTO File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/Machine_etat.vhd Line: 25
Warning (13012): Latch bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|Machine_etat:Machine_etat_inst|next_st.st_AUTO_babord_10_470 has unsafe behavior File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/Machine_etat.vhd Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|Machine_etat:Machine_etat_inst|current_st.st_AUTO File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/Machine_etat.vhd Line: 25
Warning (13012): Latch bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|Machine_etat:Machine_etat_inst|next_st.st_AUTO_tribord_10_440 has unsafe behavior File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/Machine_etat.vhd Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|Machine_etat:Machine_etat_inst|current_st.st_AUTO File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/Machine_etat.vhd Line: 25
Warning (13012): Latch bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_leds:gestion_leds_inst|gestion_bip:gestion_led_mode_auto_babord_inst|attente_bip has unsafe behavior File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/gestion_bip.vhd Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_leds:gestion_leds_inst|gestion_bip:gestion_led_mode_auto_babord_inst|edge_detector:edge_detector_05_sec_inst|re_o File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/edge_detector.vhd Line: 11
Warning (13012): Latch bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_bip:gestion_bip_inst|temp_choix_btn has unsafe behavior File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/gestion_bip.vhd Line: 80
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_bip:gestion_bip_inst|edge_detector:edge_detector_05_sec_inst|re_o File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/edge_detector.vhd Line: 11
Warning (13012): Latch bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_leds:gestion_leds_inst|eteind_led_stby has unsafe behavior File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/gestion_leds.vhd Line: 30
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_leds:gestion_leds_inst|edge_detector:edge_detector_05_sec_inst|re_o File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/edge_detector.vhd Line: 11
Warning (13012): Latch bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_bip:gestion_bip_inst|attente_bip has unsafe behavior File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/gestion_bip.vhd Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_bip:gestion_bip_inst|edge_detector:edge_detector_05_sec_inst|re_o File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/edge_detector.vhd Line: 11
Warning (13012): Latch bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_leds:gestion_leds_inst|gestion_bip:gestion_led_mode_auto_babord_inst|temp_choix_btn has unsafe behavior File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/gestion_bip.vhd Line: 80
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_leds:gestion_leds_inst|gestion_bip:gestion_led_mode_auto_babord_inst|edge_detector:edge_detector_05_sec_inst|re_o File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/edge_detector.vhd Line: 11
Warning (13012): Latch bus_avalon:bus_avalon_0|Conversion_Adaptation:cap_inst|def_etats:def_etats_inst|next_st.st_continu_169 has unsafe behavior File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/def_etats.vhd Line: 24
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bus_avalon:bus_avalon_0|Conversion_Adaptation:cap_inst|def_etats:def_etats_inst|current_st.st_stop_aq File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/def_etats.vhd Line: 20
Warning (13012): Latch bus_avalon:bus_avalon_0|Conversion_Adaptation:cap_inst|def_etats:def_etats_inst|next_st.st_acquisition_135 has unsafe behavior File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/def_etats.vhd Line: 24
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bus_avalon:bus_avalon_0|start_stop File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/bus_avalon.vhd Line: 32
Warning (13012): Latch bus_avalon_f2:bus_avalon_f2_0|ConversionVitesseVent:anemometre_inst|def_etats:def_etats_inst|next_st.st_continu_169 has unsafe behavior File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/def_etats.vhd Line: 24
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bus_avalon_f2:bus_avalon_f2_0|ConversionVitesseVent:anemometre_inst|def_etats:def_etats_inst|current_st.st_stop_aq File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/def_etats.vhd Line: 20
Warning (13012): Latch bus_avalon_f2:bus_avalon_f2_0|ConversionVitesseVent:anemometre_inst|def_etats:def_etats_inst|next_st.st_acquisition_135 has unsafe behavior File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/def_etats.vhd Line: 24
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bus_avalon_f2:bus_avalon_f2_0|start_stop File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/bus_avalon_f2.vhd Line: 31
Warning (13012): Latch bus_avalon:bus_avalon_0|Conversion_Adaptation:cap_inst|def_etats:def_etats_inst|next_st.st_stop_aq_118 has unsafe behavior File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/def_etats.vhd Line: 24
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bus_avalon:bus_avalon_0|start_stop File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/bus_avalon.vhd Line: 32
Warning (13012): Latch bus_avalon_f2:bus_avalon_f2_0|ConversionVitesseVent:anemometre_inst|def_etats:def_etats_inst|next_st.st_stop_aq_118 has unsafe behavior File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/def_etats.vhd Line: 24
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bus_avalon_f2:bus_avalon_f2_0|start_stop File: C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/bus_avalon_f2.vhd Line: 31
Info (13000): Registers with preset signals will power-up high File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 210
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 80 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/output_files/TP_voilier.map.smsg
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 32 of its 103 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 71 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 3883 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 11 input pins
    Info (21059): Implemented 13 output pins
    Info (21061): Implemented 3679 logic cells
    Info (21064): Implemented 179 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 67 warnings
    Info: Peak virtual memory: 4930 megabytes
    Info: Processing ended: Fri Dec 09 17:29:04 2022
    Info: Elapsed time: 00:01:02
    Info: Total CPU time (on all processors): 00:01:38


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/output_files/TP_voilier.map.smsg.


