<?xml version='1.0' encoding='utf-8' ?>
<!DOCTYPE document SYSTEM "file:///C:/Xilinx/14.7/ISE_DS/ISE/xc9500xl/data/xmlReport9kxl.dtd">
<document><ascFile>test1.rpt</ascFile><devFile>C:/Xilinx/14.7/ISE_DS/ISE/xc9500xl/data/xc9572xl.chp</devFile><mfdFile>test1.mfd</mfdFile><htmlFile logic_legend="logiclegend.htm" logo="xc9500xl_logo.jpg" pin_legend="pinlegend.htm"/><header date=" 1-18-2022" design="test1" device="XC9572XL" eqnType="1" pkg="TQ100" speed="-10" status="1" statusStr="Successful" swVersion="P.20131013" time="  3:23PM" version="1.0"/><inputs id="STS_byepass_nEnable" userloc="P22"/><inputs id="STS_INV_nEnable" userloc="P1"/><inputs id="PWM_inv_leg4_enable_dsp1" userloc="P91"/><inputs id="PWM_Batt_leg4_up_dsp2" userloc="P15"/><inputs id="PWM_Batt_leg4_enable_dsp2" userloc="P16"/><inputs id="PWM_Batt_leg4_down_dsp2" userloc="P14"/><inputs id="PWM_R_up_dsp2" userloc="P8"/><inputs id="PWM_RST_enable_dsp2" userloc="P13"/><inputs id="PWM_R_down_dsp2" userloc="P6"/><inputs id="PWM_S_up_dsp2" userloc="P9"/><inputs id="PWM_S_down_dsp2" userloc="10"/><inputs id="PWM_T_up_dsp2" userloc="P11"/><inputs id="PWM_T_down_dsp2" userloc="P12"/><inputs id="PWM_inv_RST_enable_dsp1" userloc="P90"/><inputs id="PWM_R_up_dsp1" userloc="P77"/><inputs id="PWM_R_down_dsp1" userloc="P76"/><inputs id="PWM_S_up_dsp1" userloc="P78"/><inputs id="PWM_S_down_dsp1" userloc="81"/><inputs id="PWM_T_up_dsp1" userloc="P82"/><inputs id="PWM_T_down_dsp1" userloc="P87"/><pin id="FB1_MC1_PIN16" pinnum="16" signal="PWM_Batt_leg4_enable_dsp2" use="I"/><pin id="FB1_MC2_PIN13" pinnum="13" signal="PWM_RST_enable_dsp2" use="I"/><pin id="FB1_MC3_PIN18" pinnum="18"/><pin id="FB1_MC4_PIN20" pinnum="20" signal="Charger_4_PWM2" use="O"/><pin id="FB1_MC5_PIN14" pinnum="14" signal="PWM_Batt_leg4_down_dsp2" use="I"/><pin id="FB1_MC6_PIN15" pinnum="15" signal="PWM_Batt_leg4_up_dsp2" use="I"/><pin id="FB1_MC7_PIN25" pinnum="25" signal="Charger_T_PWM2" use="O"/><pin id="FB1_MC8_PIN17" pinnum="17"/><pin id="FB1_MC9_PIN22" pinnum="22" signal="STS_byepass_nEnable" use="I"/><pin id="FB1_MC10_PIN28" pinnum="28" signal="Charger_S_PWM2" use="O"/><pin id="FB1_MC11_PIN23" pinnum="23" signal="Charger_4_PWM1" use="O"/><pin id="FB1_MC12_PIN33" pinnum="33"/><pin id="FB1_MC13_PIN36" pinnum="36" signal="inv_4_PWM2" use="O"/><pin id="FB1_MC14_PIN27" pinnum="27" signal="Charger_T_PWM1" use="O"/><pin id="FB1_MC15_PIN29" pinnum="29" signal="Charger_S_PWM1" use="O"/><pin id="FB1_MC16_PIN39" pinnum="39" signal="inv_T_PWM2" use="O"/><pin id="FB1_MC17_PIN30" pinnum="30" signal="Charger_R_PWM2" use="O"/><pin id="FB1_MC18_PIN40" pinnum="40" signal="inv_T_PWM1" use="O"/><pin id="FB2_MC1_PIN87" pinnum="87" signal="PWM_T_down_dsp1" use="I"/><pin id="FB2_MC2_PIN94" pinnum="94"/><pin id="FB2_MC3_PIN91" pinnum="91" signal="PWM_inv_leg4_enable_dsp1" use="I"/><pin id="FB2_MC4_PIN93" pinnum="93"/><pin id="FB2_MC5_PIN95" pinnum="95" signal="CPLD_59" use="O"/><pin id="FB2_MC6_PIN96" pinnum="96"/><pin id="FB2_MC7_PIN3" pinnum="3"/><pin id="FB2_MC8_PIN97" pinnum="97"/><pin id="FB2_MC9_PIN99" pinnum="99"/><pin id="FB2_MC10_PIN1" pinnum="1" signal="STS_INV_nEnable" use="I"/><pin id="FB2_MC11_PIN4" pinnum="4"/><pin id="FB2_MC12_PIN6" pinnum="6" signal="PWM_R_down_dsp2" use="I"/><pin id="FB2_MC13_PIN8" pinnum="8" signal="PWM_R_up_dsp2" use="I"/><pin id="FB2_MC14_PIN9" pinnum="9" signal="PWM_S_up_dsp2" use="I"/><pin id="FB2_MC15_PIN11" pinnum="11" signal="PWM_T_up_dsp2" use="I"/><pin id="FB2_MC16_PIN10" pinnum="10" signal="PWM_S_down_dsp2" use="I"/><pin id="FB2_MC17_PIN12" pinnum="12" signal="PWM_T_down_dsp2" use="I"/><pin id="FB2_MC18_PIN92" pinnum="92"/><pin id="FB3_MC1_PIN41" pinnum="41" signal="inv_S_PWM2" use="O"/><pin id="FB3_MC2_PIN32" pinnum="32" signal="Charger_R_PWM1" use="O"/><pin id="FB3_MC3_PIN49" pinnum="49" signal="inv_R_PWM2" use="O"/><pin id="FB3_MC4_PIN50" pinnum="50" signal="inv_R_PWM1" use="O"/><pin id="FB3_MC5_PIN35" pinnum="35"/><pin id="FB3_MC6_PIN53" pinnum="53"/><pin id="FB3_MC7_PIN54" pinnum="54" signal="cpld_to_STS_in_pulse_IN_3" use="O"/><pin id="FB3_MC8_PIN37" pinnum="37" signal="inv_4_PWM1" use="O"/><pin id="FB3_MC9_PIN42" pinnum="42" signal="inv_S_PWM1" use="O"/><pin id="FB3_MC10_PIN60" pinnum="60" signal="cpld_to_STS_in_pulse_IN_2" use="O"/><pin id="FB3_MC11_PIN52" pinnum="52" signal="cpld_to_STS_in_pulse_INV_3" use="O"/><pin id="FB3_MC12_PIN61" pinnum="61" signal="cpld_to_STS_in_pulse_INV_1" use="O"/><pin id="FB3_MC13_PIN63" pinnum="63"/><pin id="FB3_MC14_PIN55" pinnum="55"/><pin id="FB3_MC15_PIN56" pinnum="56"/><pin id="FB3_MC16_PIN64" pinnum="64" signal="cpld_to_STS_in_pulse_IN_1" use="O"/><pin id="FB3_MC17_PIN58" pinnum="58" signal="cpld_to_STS_in_pulse_INV_2" use="O"/><pin id="FB3_MC18_PIN59" pinnum="59"/><pin id="FB4_MC1_PIN65" pinnum="65"/><pin id="FB4_MC2_PIN67" pinnum="67"/><pin id="FB4_MC3_PIN71" pinnum="71"/><pin id="FB4_MC4_PIN72" pinnum="72"/><pin id="FB4_MC5_PIN68" pinnum="68"/><pin id="FB4_MC6_PIN76" pinnum="76" signal="PWM_R_down_dsp1" use="I"/><pin id="FB4_MC7_PIN77" pinnum="77" signal="PWM_R_up_dsp1" use="I"/><pin id="FB4_MC8_PIN70" pinnum="70"/><pin id="FB4_MC9_PIN66" pinnum="66"/><pin id="FB4_MC10_PIN81" pinnum="81" signal="PWM_S_down_dsp1" use="I"/><pin id="FB4_MC11_PIN74" pinnum="74"/><pin id="FB4_MC12_PIN82" pinnum="82" signal="PWM_T_up_dsp1" use="I"/><pin id="FB4_MC13_PIN85" pinnum="85" signal="test_85" use="O"/><pin id="FB4_MC14_PIN78" pinnum="78" signal="PWM_S_up_dsp1" use="I"/><pin id="FB4_MC15_PIN89" pinnum="89"/><pin id="FB4_MC16_PIN86" pinnum="86"/><pin id="FB4_MC17_PIN90" pinnum="90" signal="PWM_inv_RST_enable_dsp1" use="I"/><pin id="FB4_MC18_PIN79" pinnum="79"/><fblock id="FB1" inputUse="13" pinUse="15"><macrocell id="FB1_MC1" pin="FB1_MC1_PIN16"/><macrocell id="FB1_MC2" pin="FB1_MC2_PIN13"/><macrocell id="FB1_MC3" pin="FB1_MC3_PIN18"/><macrocell id="FB1_MC4" pin="FB1_MC4_PIN20" sigUse="3" signal="Charger_4_PWM2"><pterms pt1="FB1_4_1"/></macrocell><macrocell id="FB1_MC5" pin="FB1_MC5_PIN14"/><macrocell id="FB1_MC6" pin="FB1_MC6_PIN15"/><macrocell id="FB1_MC7" pin="FB1_MC7_PIN25" sigUse="3" signal="Charger_T_PWM2"><pterms pt1="FB1_7_1"/></macrocell><macrocell id="FB1_MC8" pin="FB1_MC8_PIN17"/><macrocell id="FB1_MC9" pin="FB1_MC9_PIN22"/><macrocell id="FB1_MC10" pin="FB1_MC10_PIN28" sigUse="3" signal="Charger_S_PWM2"><pterms pt1="FB1_10_1"/></macrocell><macrocell id="FB1_MC11" pin="FB1_MC11_PIN23" sigUse="3" signal="Charger_4_PWM1"><pterms pt1="FB1_11_1"/></macrocell><macrocell id="FB1_MC12" pin="FB1_MC12_PIN33"/><macrocell id="FB1_MC13" pin="FB1_MC13_PIN36" sigUse="0" signal="inv_4_PWM2"/><macrocell id="FB1_MC14" pin="FB1_MC14_PIN27" sigUse="3" signal="Charger_T_PWM1"><pterms pt1="FB1_14_1"/></macrocell><macrocell id="FB1_MC15" pin="FB1_MC15_PIN29" sigUse="3" signal="Charger_S_PWM1"><pterms pt1="FB1_15_1"/></macrocell><macrocell id="FB1_MC16" pin="FB1_MC16_PIN39" sigUse="3" signal="inv_T_PWM2"><pterms pt1="FB1_16_1"/></macrocell><macrocell id="FB1_MC17" pin="FB1_MC17_PIN30" sigUse="3" signal="Charger_R_PWM2"><pterms pt1="FB1_17_1"/></macrocell><macrocell id="FB1_MC18" pin="FB1_MC18_PIN40" sigUse="3" signal="inv_T_PWM1"><pterms pt1="FB1_18_1"/></macrocell><fbinput id="FB1_I1" signal="PWM_Batt_leg4_down_dsp2"/><fbinput id="FB1_I2" signal="PWM_Batt_leg4_enable_dsp2"/><fbinput id="FB1_I3" signal="PWM_Batt_leg4_up_dsp2"/><fbinput id="FB1_I4" signal="PWM_RST_enable_dsp2"/><fbinput id="FB1_I5" signal="PWM_R_down_dsp2"/><fbinput id="FB1_I6" signal="PWM_R_up_dsp2"/><fbinput id="FB1_I7" signal="PWM_S_down_dsp2"/><fbinput id="FB1_I8" signal="PWM_S_up_dsp2"/><fbinput id="FB1_I9" signal="PWM_T_down_dsp1"/><fbinput id="FB1_I10" signal="PWM_T_down_dsp2"/><fbinput id="FB1_I11" signal="PWM_T_up_dsp1"/><fbinput id="FB1_I12" signal="PWM_T_up_dsp2"/><fbinput id="FB1_I13" signal="PWM_inv_RST_enable_dsp1"/><pterm id="FB1_4_1"><signal id="PWM_Batt_leg4_up_dsp2"/><signal id="PWM_Batt_leg4_enable_dsp2" negated="ON"/><signal id="PWM_Batt_leg4_down_dsp2" negated="ON"/></pterm><pterm id="FB1_7_1"><signal id="PWM_RST_enable_dsp2" negated="ON"/><signal id="PWM_T_up_dsp2"/><signal id="PWM_T_down_dsp2" negated="ON"/></pterm><pterm id="FB1_10_1"><signal id="PWM_RST_enable_dsp2" negated="ON"/><signal id="PWM_S_up_dsp2"/><signal id="PWM_S_down_dsp2" negated="ON"/></pterm><pterm id="FB1_11_1"><signal id="PWM_Batt_leg4_up_dsp2" negated="ON"/><signal id="PWM_Batt_leg4_enable_dsp2" negated="ON"/><signal id="PWM_Batt_leg4_down_dsp2"/></pterm><pterm id="FB1_14_1"><signal id="PWM_RST_enable_dsp2" negated="ON"/><signal id="PWM_T_up_dsp2" negated="ON"/><signal id="PWM_T_down_dsp2"/></pterm><pterm id="FB1_15_1"><signal id="PWM_RST_enable_dsp2" negated="ON"/><signal id="PWM_S_up_dsp2" negated="ON"/><signal id="PWM_S_down_dsp2"/></pterm><pterm id="FB1_16_1"><signal id="PWM_inv_RST_enable_dsp1" negated="ON"/><signal id="PWM_T_up_dsp1"/><signal id="PWM_T_down_dsp1" negated="ON"/></pterm><pterm id="FB1_17_1"><signal id="PWM_R_up_dsp2"/><signal id="PWM_RST_enable_dsp2" negated="ON"/><signal id="PWM_R_down_dsp2" negated="ON"/></pterm><pterm id="FB1_18_1"><signal id="PWM_inv_RST_enable_dsp1" negated="ON"/><signal id="PWM_T_up_dsp1" negated="ON"/><signal id="PWM_T_down_dsp1"/></pterm><equation id="Charger_4_PWM2" negated="ON" userloc="P20"><d2><eq_pterm ptindx="FB1_4_1"/></d2></equation><equation id="Charger_T_PWM2" negated="ON" userloc="P25"><d2><eq_pterm ptindx="FB1_7_1"/></d2></equation><equation id="Charger_S_PWM2" negated="ON" userloc="P28"><d2><eq_pterm ptindx="FB1_10_1"/></d2></equation><equation id="Charger_4_PWM1" negated="ON" userloc="P23"><d2><eq_pterm ptindx="FB1_11_1"/></d2></equation><equation id="inv_4_PWM2" userloc="P36"><d2><eq_pterm ptindx="GND"/></d2></equation><equation id="Charger_T_PWM1" negated="ON" userloc="P27"><d2><eq_pterm ptindx="FB1_14_1"/></d2></equation><equation id="Charger_S_PWM1" negated="ON" userloc="P29"><d2><eq_pterm ptindx="FB1_15_1"/></d2></equation><equation id="inv_T_PWM2" negated="ON" userloc="P39"><d2><eq_pterm ptindx="FB1_16_1"/></d2></equation><equation id="Charger_R_PWM2" negated="ON" userloc="P30"><d2><eq_pterm ptindx="FB1_17_1"/></d2></equation><equation id="inv_T_PWM1" negated="ON" userloc="P40"><d2><eq_pterm ptindx="FB1_18_1"/></d2></equation></fblock><fblock id="FB2" inputUse="0" pinUse="10"><macrocell id="FB2_MC1" pin="FB2_MC1_PIN87"/><macrocell id="FB2_MC2" pin="FB2_MC2_PIN94"/><macrocell id="FB2_MC3" pin="FB2_MC3_PIN91"/><macrocell id="FB2_MC4" pin="FB2_MC4_PIN93"/><macrocell id="FB2_MC5" pin="FB2_MC5_PIN95" sigUse="0" signal="CPLD_59"/><macrocell id="FB2_MC6" pin="FB2_MC6_PIN96"/><macrocell id="FB2_MC7" pin="FB2_MC7_PIN3"/><macrocell id="FB2_MC8" pin="FB2_MC8_PIN97"/><macrocell id="FB2_MC9" pin="FB2_MC9_PIN99"/><macrocell id="FB2_MC10" pin="FB2_MC10_PIN1"/><macrocell id="FB2_MC11" pin="FB2_MC11_PIN4"/><macrocell id="FB2_MC12" pin="FB2_MC12_PIN6"/><macrocell id="FB2_MC13" pin="FB2_MC13_PIN8"/><macrocell id="FB2_MC14" pin="FB2_MC14_PIN9"/><macrocell id="FB2_MC15" pin="FB2_MC15_PIN11"/><macrocell id="FB2_MC16" pin="FB2_MC16_PIN10"/><macrocell id="FB2_MC17" pin="FB2_MC17_PIN12"/><macrocell id="FB2_MC18" pin="FB2_MC18_PIN92"/><equation id="CPLD_59" userloc="P95"><d2><eq_pterm ptindx="VCC"/></d2></equation></fblock><fblock id="FB3" inputUse="11" pinUse="12"><macrocell id="FB3_MC1" pin="FB3_MC1_PIN41" sigUse="3" signal="inv_S_PWM2"><pterms pt1="FB3_1_1"/></macrocell><macrocell id="FB3_MC2" pin="FB3_MC2_PIN32" sigUse="3" signal="Charger_R_PWM1"><pterms pt1="FB3_2_1"/></macrocell><macrocell id="FB3_MC3" pin="FB3_MC3_PIN49" sigUse="3" signal="inv_R_PWM2"><pterms pt1="FB3_3_1"/></macrocell><macrocell id="FB3_MC4" pin="FB3_MC4_PIN50" sigUse="3" signal="inv_R_PWM1"><pterms pt1="FB3_4_1"/></macrocell><macrocell id="FB3_MC5" pin="FB3_MC5_PIN35"/><macrocell id="FB3_MC6" pin="FB3_MC6_PIN53"/><macrocell id="FB3_MC7" pin="FB3_MC7_PIN54" sigUse="3" signal="cpld_to_STS_in_pulse_IN_3"><pterms pt1="FB3_7_1"/></macrocell><macrocell id="FB3_MC8" pin="FB3_MC8_PIN37" sigUse="0" signal="inv_4_PWM1"/><macrocell id="FB3_MC9" pin="FB3_MC9_PIN42" sigUse="3" signal="inv_S_PWM1"><pterms pt1="FB3_9_1"/></macrocell><macrocell id="FB3_MC10" pin="FB3_MC10_PIN60" sigUse="3" signal="cpld_to_STS_in_pulse_IN_2"><pterms pt1="FB3_10_1"/></macrocell><macrocell id="FB3_MC11" pin="FB3_MC11_PIN52" sigUse="3" signal="cpld_to_STS_in_pulse_INV_3"><pterms pt1="FB3_11_1"/></macrocell><macrocell id="FB3_MC12" pin="FB3_MC12_PIN61" sigUse="3" signal="cpld_to_STS_in_pulse_INV_1"><pterms pt1="FB3_12_1"/></macrocell><macrocell id="FB3_MC13" pin="FB3_MC13_PIN63"/><macrocell id="FB3_MC14" pin="FB3_MC14_PIN55"/><macrocell id="FB3_MC15" pin="FB3_MC15_PIN56"/><macrocell id="FB3_MC16" pin="FB3_MC16_PIN64" sigUse="3" signal="cpld_to_STS_in_pulse_IN_1"><pterms pt1="FB3_16_1"/></macrocell><macrocell id="FB3_MC17" pin="FB3_MC17_PIN58" sigUse="3" signal="cpld_to_STS_in_pulse_INV_2"><pterms pt1="FB3_17_1"/></macrocell><macrocell id="FB3_MC18" pin="FB3_MC18_PIN59"/><fbinput id="FB3_I1" signal="PWM_RST_enable_dsp2"/><fbinput id="FB3_I2" signal="PWM_R_down_dsp1"/><fbinput id="FB3_I3" signal="PWM_R_down_dsp2"/><fbinput id="FB3_I4" signal="PWM_R_up_dsp1"/><fbinput id="FB3_I5" signal="PWM_R_up_dsp2"/><fbinput id="FB3_I6" signal="PWM_S_down_dsp1"/><fbinput id="FB3_I7" signal="PWM_S_up_dsp1"/><fbinput id="FB3_I8" signal="PWM_inv_RST_enable_dsp1"/><fbinput id="FB3_I9" signal="PWM_inv_leg4_enable_dsp1"/><fbinput id="FB3_I10" signal="STS_INV_nEnable"/><fbinput id="FB3_I11" signal="STS_byepass_nEnable"/><pterm id="FB3_1_1"><signal id="PWM_inv_RST_enable_dsp1" negated="ON"/><signal id="PWM_S_up_dsp1"/><signal id="PWM_S_down_dsp1" negated="ON"/></pterm><pterm id="FB3_2_1"><signal id="PWM_R_up_dsp2" negated="ON"/><signal id="PWM_RST_enable_dsp2" negated="ON"/><signal id="PWM_R_down_dsp2"/></pterm><pterm id="FB3_3_1"><signal id="PWM_inv_RST_enable_dsp1" negated="ON"/><signal id="PWM_R_up_dsp1"/><signal id="PWM_R_down_dsp1" negated="ON"/></pterm><pterm id="FB3_4_1"><signal id="PWM_inv_RST_enable_dsp1" negated="ON"/><signal id="PWM_R_up_dsp1" negated="ON"/><signal id="PWM_R_down_dsp1"/></pterm><pterm id="FB3_7_1"><signal id="STS_byepass_nEnable" negated="ON"/><signal id="STS_INV_nEnable"/><signal id="PWM_inv_leg4_enable_dsp1" negated="ON"/></pterm><pterm id="FB3_9_1"><signal id="PWM_inv_RST_enable_dsp1" negated="ON"/><signal id="PWM_S_up_dsp1" negated="ON"/><signal id="PWM_S_down_dsp1"/></pterm><pterm id="FB3_10_1"><signal id="STS_byepass_nEnable" negated="ON"/><signal id="STS_INV_nEnable"/><signal id="PWM_inv_leg4_enable_dsp1" negated="ON"/></pterm><pterm id="FB3_11_1"><signal id="STS_byepass_nEnable"/><signal id="STS_INV_nEnable" negated="ON"/><signal id="PWM_inv_leg4_enable_dsp1" negated="ON"/></pterm><pterm id="FB3_12_1"><signal id="STS_byepass_nEnable"/><signal id="STS_INV_nEnable" negated="ON"/><signal id="PWM_inv_leg4_enable_dsp1" negated="ON"/></pterm><pterm id="FB3_16_1"><signal id="STS_byepass_nEnable" negated="ON"/><signal id="STS_INV_nEnable"/><signal id="PWM_inv_leg4_enable_dsp1" negated="ON"/></pterm><pterm id="FB3_17_1"><signal id="STS_byepass_nEnable"/><signal id="STS_INV_nEnable" negated="ON"/><signal id="PWM_inv_leg4_enable_dsp1" negated="ON"/></pterm><equation id="inv_S_PWM2" negated="ON" userloc="P41"><d2><eq_pterm ptindx="FB3_1_1"/></d2></equation><equation id="Charger_R_PWM1" negated="ON" userloc="P32"><d2><eq_pterm ptindx="FB3_2_1"/></d2></equation><equation id="inv_R_PWM2" negated="ON" userloc="P49"><d2><eq_pterm ptindx="FB3_3_1"/></d2></equation><equation id="inv_R_PWM1" negated="ON" userloc="P50"><d2><eq_pterm ptindx="FB3_4_1"/></d2></equation><equation id="cpld_to_STS_in_pulse_IN_3" userloc="P54"><d2><eq_pterm ptindx="FB3_7_1"/></d2></equation><equation id="inv_4_PWM1" userloc="P37"><d2><eq_pterm ptindx="VCC"/></d2></equation><equation id="inv_S_PWM1" negated="ON" userloc="P42"><d2><eq_pterm ptindx="FB3_9_1"/></d2></equation><equation id="cpld_to_STS_in_pulse_IN_2" userloc="P60"><d2><eq_pterm ptindx="FB3_10_1"/></d2></equation><equation id="cpld_to_STS_in_pulse_INV_3" userloc="P52"><d2><eq_pterm ptindx="FB3_11_1"/></d2></equation><equation id="cpld_to_STS_in_pulse_INV_1" userloc="P61"><d2><eq_pterm ptindx="FB3_12_1"/></d2></equation><equation id="cpld_to_STS_in_pulse_IN_1" userloc="P64"><d2><eq_pterm ptindx="FB3_16_1"/></d2></equation><equation id="cpld_to_STS_in_pulse_INV_2" userloc="P58"><d2><eq_pterm ptindx="FB3_17_1"/></d2></equation></fblock><fblock id="FB4" inputUse="0" pinUse="7"><macrocell id="FB4_MC1" pin="FB4_MC1_PIN65"/><macrocell id="FB4_MC2" pin="FB4_MC2_PIN67"/><macrocell id="FB4_MC3" pin="FB4_MC3_PIN71"/><macrocell id="FB4_MC4" pin="FB4_MC4_PIN72"/><macrocell id="FB4_MC5" pin="FB4_MC5_PIN68"/><macrocell id="FB4_MC6" pin="FB4_MC6_PIN76"/><macrocell id="FB4_MC7" pin="FB4_MC7_PIN77"/><macrocell id="FB4_MC8" pin="FB4_MC8_PIN70"/><macrocell id="FB4_MC9" pin="FB4_MC9_PIN66"/><macrocell id="FB4_MC10" pin="FB4_MC10_PIN81"/><macrocell id="FB4_MC11" pin="FB4_MC11_PIN74"/><macrocell id="FB4_MC12" pin="FB4_MC12_PIN82"/><macrocell id="FB4_MC13" pin="FB4_MC13_PIN85" sigUse="0" signal="test_85"/><macrocell id="FB4_MC14" pin="FB4_MC14_PIN78"/><macrocell id="FB4_MC15" pin="FB4_MC15_PIN89"/><macrocell id="FB4_MC16" pin="FB4_MC16_PIN86"/><macrocell id="FB4_MC17" pin="FB4_MC17_PIN90"/><macrocell id="FB4_MC18" pin="FB4_MC18_PIN79"/><equation id="test_85" userloc="P85"><d2><eq_pterm ptindx="VCC"/></d2></equation></fblock><vcc/><gnd/><messages><warning>Cpld - Unable to retrieve the path to the iSE Project Repository. Will   use the default filename of 'test1.ise'.INFO:Cpld - Inferring BUFG constraint for signal 'STS_byepass_nEnable' based   upon the LOC constraint 'P22'. It is recommended that you declare this BUFG   explicitedly in your design. Note that for certain device families the output   of a BUFG constraint can not drive a gated clock, and the BUFG constraint   will be ignored.</warning><warning>Cpld:1007 - Removing unused input(s) 'CPLD_clk_dsp1'.  The input(s) are   unused after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'CPLD_clk_dsp2'.  The input(s) are   unused after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'PWM_leg4_down_dsp1'.  The input(s)   are unused after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'PWM_leg4_up_dsp1'.  The input(s)   are unused after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'STS_INV_Command_L123'.  The   input(s) are unused after optimization. Please verify functionality via   simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'STS_INV_nc'.  The input(s) are   unused after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'STS_byepass_Command_L123'.  The   input(s) are unused after optimization. Please verify functionality via   simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'STS_byepass_nc'.  The input(s) are   unused after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'clk_30mhz'.  The input(s) are   unused after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1239 - The global clock designation (BUFG) on signal   'STS_byepass_nEnable_IBUF' is ignored. Most likely the signal is gated and   therefore cannot be used as a global control signal.</warning></messages><compOpts exhaust="OFF" gclkopt="ON" gsropt="ON" gtsopt="ON" ignorets="OFF" inputs="54" keepio="OFF" loc="ON" mlopt="ON" optimize="DENSITY" part="xc9572xl-10-TQ100" power="STD" prld="LOW" pterms="25" slew="FAST" terminate="KEEPER" unused="OFF" wysiwyg="OFF"/></document>
