{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1687375502270 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1687375502271 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 21 16:25:02 2023 " "Processing started: Wed Jun 21 16:25:02 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1687375502271 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687375502271 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProjetoB5quarta -c ProjetoB5quarta " "Command: quartus_map --read_settings_files=on --write_settings_files=off ProjetoB5quarta -c ProjetoB5quarta" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687375502271 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1687375503059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file toplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Toplevel-rtl " "Found design unit 1: Toplevel-rtl" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687375513641 ""} { "Info" "ISGN_ENTITY_NAME" "1 Toplevel " "Found entity 1: Toplevel" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687375513641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687375513641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_sync-arch " "Found design unit 1: vga_sync-arch" {  } { { "VGA_Sync.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/VGA_Sync.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687375513643 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_sync " "Found entity 1: vga_sync" {  } { { "VGA_Sync.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/VGA_Sync.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687375513643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687375513643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "detectorborda.vhd 2 1 " "Found 2 design units, including 1 entities, in source file detectorborda.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 detector_borda-rlt " "Found design unit 1: detector_borda-rlt" {  } { { "DetectorBorda.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/DetectorBorda.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687375513645 ""} { "Info" "ISGN_ENTITY_NAME" "1 detector_borda " "Found entity 1: detector_borda" {  } { { "DetectorBorda.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/DetectorBorda.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687375513645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687375513645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_linha-arch " "Found design unit 1: rom_linha-arch" {  } { { "Rom.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Rom.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687375513647 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom_linha " "Found entity 1: rom_linha" {  } { { "Rom.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Rom.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687375513647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687375513647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xess_common.vhd 2 0 " "Found 2 design units, including 0 entities, in source file xess_common.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CommonPckg (xess) " "Found design unit 1: CommonPckg (xess)" {  } { { "XESS_Common.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/XESS_Common.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687375513650 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 CommonPckg-body " "Found design unit 2: CommonPckg-body" {  } { { "XESS_Common.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/XESS_Common.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687375513650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687375513650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xess_sdcard.vhd 3 1 " "Found 3 design units, including 1 entities, in source file xess_sdcard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SdCardPckg (xess) " "Found design unit 1: SdCardPckg (xess)" {  } { { "XESS_SDCard.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/XESS_SDCard.vhd" 118 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687375513653 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 SdCardCtrl-arch " "Found design unit 2: SdCardCtrl-arch" {  } { { "XESS_SDCard.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/XESS_SDCard.vhd" 196 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687375513653 ""} { "Info" "ISGN_ENTITY_NAME" "1 SdCardCtrl " "Found entity 1: SdCardCtrl" {  } { { "XESS_SDCard.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/XESS_SDCard.vhd" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687375513653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687375513653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hex_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HEX2Seg-Behavioral " "Found design unit 1: HEX2Seg-Behavioral" {  } { { "Hex_7Seg.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Hex_7Seg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687375513655 ""} { "Info" "ISGN_ENTITY_NAME" "1 HEX2Seg " "Found entity 1: HEX2Seg" {  } { { "Hex_7Seg.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Hex_7Seg.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687375513655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687375513655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockvga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clockvga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClockVGA-rtl " "Found design unit 1: ClockVGA-rtl" {  } { { "ClockVGA.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/ClockVGA.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687375513657 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClockVGA " "Found entity 1: ClockVGA" {  } { { "ClockVGA.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/ClockVGA.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687375513657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687375513657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockvga/clockvga_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file clockvga/clockvga_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClockVGA_0002 " "Found entity 1: ClockVGA_0002" {  } { { "ClockVGA/ClockVGA_0002.v" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/ClockVGA/ClockVGA_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687375513659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687375513659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sd_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sd_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SD_FIFO_512-rtl " "Found design unit 1: SD_FIFO_512-rtl" {  } { { "SD_FIFO.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/SD_FIFO.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687375513662 ""} { "Info" "ISGN_ENTITY_NAME" "1 SD_FIFO_512 " "Found entity 1: SD_FIFO_512" {  } { { "SD_FIFO.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/SD_FIFO.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687375513662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687375513662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sd_fifo_big.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sd_fifo_big.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SD_FIFO_16384-rtl " "Found design unit 1: SD_FIFO_16384-rtl" {  } { { "SD_FIFO_BIG.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/SD_FIFO_BIG.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687375513664 ""} { "Info" "ISGN_ENTITY_NAME" "1 SD_FIFO_16384 " "Found entity 1: SD_FIFO_16384" {  } { { "SD_FIFO_BIG.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/SD_FIFO_BIG.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687375513664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687375513664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blk_reader.vhd 2 1 " "Found 2 design units, including 1 entities, in source file blk_reader.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BLK_READER-rtl " "Found design unit 1: BLK_READER-rtl" {  } { { "BLK_READER.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/BLK_READER.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687375513666 ""} { "Info" "ISGN_ENTITY_NAME" "1 BLK_READER " "Found entity 1: BLK_READER" {  } { { "BLK_READER.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/BLK_READER.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687375513666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687375513666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_sd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_sd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_sd-SYN " "Found design unit 1: ram_sd-SYN" {  } { { "Ram_SD.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Ram_SD.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687375513668 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ram_SD " "Found entity 1: Ram_SD" {  } { { "Ram_SD.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Ram_SD.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687375513668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687375513668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sd_fifo_new.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sd_fifo_new.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SD_FIFO_16x1K-rtl " "Found design unit 1: SD_FIFO_16x1K-rtl" {  } { { "SD_FIFO_NEW.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/SD_FIFO_NEW.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687375513670 ""} { "Info" "ISGN_ENTITY_NAME" "1 SD_FIFO_16x1K " "Found entity 1: SD_FIFO_16x1K" {  } { { "SD_FIFO_NEW.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/SD_FIFO_NEW.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687375513670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687375513670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_16x1k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo_16x1k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo_16x1k-SYN " "Found design unit 1: fifo_16x1k-SYN" {  } { { "FIFO_16x1K.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/FIFO_16x1K.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687375513672 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIFO_16x1K " "Found entity 1: FIFO_16x1K" {  } { { "FIFO_16x1K.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/FIFO_16x1K.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687375513672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687375513672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sd_dataflow.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sd_dataflow.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SD_dataflow-behaviorial " "Found design unit 1: SD_dataflow-behaviorial" {  } { { "SD_Dataflow.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/SD_Dataflow.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687375513675 ""} { "Info" "ISGN_ENTITY_NAME" "1 SD_dataflow " "Found entity 1: SD_dataflow" {  } { { "SD_Dataflow.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/SD_Dataflow.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687375513675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687375513675 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "SDRAM.vhd " "Can't analyze file -- file SDRAM.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1687375513680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sd_ram_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sd_ram_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sdram_control-rtl " "Found design unit 1: sdram_control-rtl" {  } { { "SD_RAM_CONTROL.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/SD_RAM_CONTROL.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687375513682 ""} { "Info" "ISGN_ENTITY_NAME" "1 sdram_control " "Found entity 1: sdram_control" {  } { { "SD_RAM_CONTROL.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/SD_RAM_CONTROL.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687375513682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687375513682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM_CLOCK-rtl " "Found design unit 1: RAM_CLOCK-rtl" {  } { { "RAM_CLOCK.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/RAM_CLOCK.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687375513684 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM_CLOCK " "Found entity 1: RAM_CLOCK" {  } { { "RAM_CLOCK.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/RAM_CLOCK.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687375513684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687375513684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_clock/ram_clock_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_clock/ram_clock_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_CLOCK_0002 " "Found entity 1: RAM_CLOCK_0002" {  } { { "RAM_CLOCK/RAM_CLOCK_0002.v" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/RAM_CLOCK/RAM_CLOCK_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687375513687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687375513687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_r_cache.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_r_cache.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM_R_CACHE-rtl " "Found design unit 1: RAM_R_CACHE-rtl" {  } { { "RAM_R_CACHE.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/RAM_R_CACHE.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687375513689 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM_R_CACHE " "Found entity 1: RAM_R_CACHE" {  } { { "RAM_R_CACHE.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/RAM_R_CACHE.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687375513689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687375513689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dpram_4kx16b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dpram_4kx16b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dpram_4kx16b-SYN " "Found design unit 1: dpram_4kx16b-SYN" {  } { { "DPRAM_4Kx16b.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/DPRAM_4Kx16b.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687375513691 ""} { "Info" "ISGN_ENTITY_NAME" "1 DPRAM_4Kx16b " "Found entity 1: DPRAM_4Kx16b" {  } { { "DPRAM_4Kx16b.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/DPRAM_4Kx16b.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687375513691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687375513691 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Toplevel " "Elaborating entity \"Toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1687375514658 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "r_cache_out Toplevel.vhd(174) " "VHDL Signal Declaration warning at Toplevel.vhd(174): used implicit default value for signal \"r_cache_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 174 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1687375514661 "|Toplevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "seg_data Toplevel.vhd(176) " "Verilog HDL or VHDL warning at Toplevel.vhd(176): object \"seg_data\" assigned a value but never read" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 176 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1687375514661 "|Toplevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R_FIFO_E Toplevel.vhd(190) " "Verilog HDL or VHDL warning at Toplevel.vhd(190): object \"R_FIFO_E\" assigned a value but never read" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 190 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1687375514661 "|Toplevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "delay9 Toplevel.vhd(204) " "Verilog HDL or VHDL warning at Toplevel.vhd(204): object \"delay9\" assigned a value but never read" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 204 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1687375514661 "|Toplevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "delay5_adv Toplevel.vhd(211) " "Verilog HDL or VHDL warning at Toplevel.vhd(211): object \"delay5_adv\" assigned a value but never read" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 211 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1687375514661 "|Toplevel"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "not_read Toplevel.vhd(212) " "VHDL Signal Declaration warning at Toplevel.vhd(212): used explicit default value for signal \"not_read\" because signal was never assigned a value" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 212 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1687375514661 "|Toplevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hori_valid Toplevel.vhd(217) " "Verilog HDL or VHDL warning at Toplevel.vhd(217): object \"hori_valid\" assigned a value but never read" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 217 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1687375514661 "|Toplevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fifo_cnt Toplevel.vhd(261) " "Verilog HDL or VHDL warning at Toplevel.vhd(261): object \"fifo_cnt\" assigned a value but never read" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 261 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1687375514662 "|Toplevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c_update Toplevel.vhd(304) " "VHDL Process Statement warning at Toplevel.vhd(304): signal \"c_update\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 304 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687375514662 "|Toplevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "color_en Toplevel.vhd(306) " "VHDL Process Statement warning at Toplevel.vhd(306): signal \"color_en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 306 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687375514663 "|Toplevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vert_valid Toplevel.vhd(318) " "VHDL Process Statement warning at Toplevel.vhd(318): signal \"vert_valid\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 318 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687375514663 "|Toplevel"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDs\[9\] Toplevel.vhd(17) " "Using initial value X (don't care) for net \"LEDs\[9\]\" at Toplevel.vhd(17)" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 17 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687375514670 "|Toplevel"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDs\[4..3\] Toplevel.vhd(17) " "Using initial value X (don't care) for net \"LEDs\[4..3\]\" at Toplevel.vhd(17)" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 17 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687375514670 "|Toplevel"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDs\[0\] Toplevel.vhd(17) " "Using initial value X (don't care) for net \"LEDs\[0\]\" at Toplevel.vhd(17)" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 17 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687375514670 "|Toplevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DELAY_W_CACHE\[0\] Toplevel.vhd(728) " "Inferred latch for \"DELAY_W_CACHE\[0\]\" at Toplevel.vhd(728)" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 728 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687375514671 "|Toplevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DELAY_W_CACHE\[1\] Toplevel.vhd(728) " "Inferred latch for \"DELAY_W_CACHE\[1\]\" at Toplevel.vhd(728)" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 728 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687375514672 "|Toplevel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_sync vga_sync:vga_s " "Elaborating entity \"vga_sync\" for hierarchy \"vga_sync:vga_s\"" {  } { { "Toplevel.vhd" "vga_s" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687375514711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockVGA vga_sync:vga_s\|ClockVGA:clk_vga " "Elaborating entity \"ClockVGA\" for hierarchy \"vga_sync:vga_s\|ClockVGA:clk_vga\"" {  } { { "VGA_Sync.vhd" "clk_vga" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/VGA_Sync.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687375514713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockVGA_0002 vga_sync:vga_s\|ClockVGA:clk_vga\|ClockVGA_0002:clockvga_inst " "Elaborating entity \"ClockVGA_0002\" for hierarchy \"vga_sync:vga_s\|ClockVGA:clk_vga\|ClockVGA_0002:clockvga_inst\"" {  } { { "ClockVGA.vhd" "clockvga_inst" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/ClockVGA.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687375514714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll vga_sync:vga_s\|ClockVGA:clk_vga\|ClockVGA_0002:clockvga_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"vga_sync:vga_s\|ClockVGA:clk_vga\|ClockVGA_0002:clockvga_inst\|altera_pll:altera_pll_i\"" {  } { { "ClockVGA/ClockVGA_0002.v" "altera_pll_i" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/ClockVGA/ClockVGA_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687375514751 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1687375514753 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_sync:vga_s\|ClockVGA:clk_vga\|ClockVGA_0002:clockvga_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"vga_sync:vga_s\|ClockVGA:clk_vga\|ClockVGA_0002:clockvga_inst\|altera_pll:altera_pll_i\"" {  } { { "ClockVGA/ClockVGA_0002.v" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/ClockVGA/ClockVGA_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687375514753 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_sync:vga_s\|ClockVGA:clk_vga\|ClockVGA_0002:clockvga_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"vga_sync:vga_s\|ClockVGA:clk_vga\|ClockVGA_0002:clockvga_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375514754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375514754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375514754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375514754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 85.500000 MHz " "Parameter \"output_clock_frequency0\" = \"85.500000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375514754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375514754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375514754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375514754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375514754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375514754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375514754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375514754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375514754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375514754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375514754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375514754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375514754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375514754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375514754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375514754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375514754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375514754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375514754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375514754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375514754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375514754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375514754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375514754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375514754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375514754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375514754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375514754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375514754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375514754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375514754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375514754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375514754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375514754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375514754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375514754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375514754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375514754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375514754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375514754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375514754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375514754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375514754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375514754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375514754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375514754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375514754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375514754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375514754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375514754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375514754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375514754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375514754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375514754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375514754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375514754 ""}  } { { "ClockVGA/ClockVGA_0002.v" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/ClockVGA/ClockVGA_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1687375514754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "detector_borda detector_borda:borda_vs " "Elaborating entity \"detector_borda\" for hierarchy \"detector_borda:borda_vs\"" {  } { { "Toplevel.vhd" "borda_vs" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687375514756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_linha rom_linha:rl " "Elaborating entity \"rom_linha\" for hierarchy \"rom_linha:rl\"" {  } { { "Toplevel.vhd" "rl" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687375514758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "detector_borda detector_borda:\\bordabotgen:0:bordabot0 " "Elaborating entity \"detector_borda\" for hierarchy \"detector_borda:\\bordabotgen:0:bordabot0\"" {  } { { "Toplevel.vhd" "\\bordabotgen:0:bordabot0" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687375514763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SD_dataflow SD_dataflow:sd_df " "Elaborating entity \"SD_dataflow\" for hierarchy \"SD_dataflow:sd_df\"" {  } { { "Toplevel.vhd" "sd_df" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687375514765 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fifo1_q SD_Dataflow.vhd(136) " "Verilog HDL or VHDL warning at SD_Dataflow.vhd(136): object \"fifo1_q\" assigned a value but never read" {  } { { "SD_Dataflow.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/SD_Dataflow.vhd" 136 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1687375514767 "|Toplevel|SD_dataflow:sd_df"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fifo2_q SD_Dataflow.vhd(137) " "Verilog HDL or VHDL warning at SD_Dataflow.vhd(137): object \"fifo2_q\" assigned a value but never read" {  } { { "SD_Dataflow.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/SD_Dataflow.vhd" 137 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1687375514767 "|Toplevel|SD_dataflow:sd_df"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ena2 SD_Dataflow.vhd(306) " "VHDL Process Statement warning at SD_Dataflow.vhd(306): signal \"ena2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SD_Dataflow.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/SD_Dataflow.vhd" 306 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687375514767 "|Toplevel|SD_dataflow:sd_df"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ena2 SD_Dataflow.vhd(356) " "VHDL Process Statement warning at SD_Dataflow.vhd(356): signal \"ena2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SD_Dataflow.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/SD_Dataflow.vhd" 356 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687375514767 "|Toplevel|SD_dataflow:sd_df"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SdCardCtrl SD_dataflow:sd_df\|SdCardCtrl:sd_cartao " "Elaborating entity \"SdCardCtrl\" for hierarchy \"SD_dataflow:sd_df\|SdCardCtrl:sd_cartao\"" {  } { { "SD_Dataflow.vhd" "sd_cartao" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/SD_Dataflow.vhd" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687375514768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SD_FIFO_16x1K SD_dataflow:sd_df\|SD_FIFO_16x1K:SD_FIFO_1 " "Elaborating entity \"SD_FIFO_16x1K\" for hierarchy \"SD_dataflow:sd_df\|SD_FIFO_16x1K:SD_FIFO_1\"" {  } { { "SD_Dataflow.vhd" "SD_FIFO_1" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/SD_Dataflow.vhd" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687375514775 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "we SD_FIFO_NEW.vhd(56) " "VHDL Process Statement warning at SD_FIFO_NEW.vhd(56): signal \"we\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SD_FIFO_NEW.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/SD_FIFO_NEW.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687375514776 "|Toplevel|SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO_16x1K SD_dataflow:sd_df\|SD_FIFO_16x1K:SD_FIFO_1\|FIFO_16x1K:fifo_1 " "Elaborating entity \"FIFO_16x1K\" for hierarchy \"SD_dataflow:sd_df\|SD_FIFO_16x1K:SD_FIFO_1\|FIFO_16x1K:fifo_1\"" {  } { { "SD_FIFO_NEW.vhd" "fifo_1" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/SD_FIFO_NEW.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687375514784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths SD_dataflow:sd_df\|SD_FIFO_16x1K:SD_FIFO_1\|FIFO_16x1K:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"SD_dataflow:sd_df\|SD_FIFO_16x1K:SD_FIFO_1\|FIFO_16x1K:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "FIFO_16x1K.vhd" "dcfifo_mixed_widths_component" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/FIFO_16x1K.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687375515077 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SD_dataflow:sd_df\|SD_FIFO_16x1K:SD_FIFO_1\|FIFO_16x1K:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborated megafunction instantiation \"SD_dataflow:sd_df\|SD_FIFO_16x1K:SD_FIFO_1\|FIFO_16x1K:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "FIFO_16x1K.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/FIFO_16x1K.vhd" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687375515078 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SD_dataflow:sd_df\|SD_FIFO_16x1K:SD_FIFO_1\|FIFO_16x1K:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Instantiated megafunction \"SD_dataflow:sd_df\|SD_FIFO_16x1K:SD_FIFO_1\|FIFO_16x1K:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375515078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375515078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375515078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo_mixed_widths " "Parameter \"lpm_type\" = \"dcfifo_mixed_widths\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375515078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375515078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375515078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 10 " "Parameter \"lpm_widthu_r\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375515078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 16 " "Parameter \"lpm_width_r\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375515078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375515078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375515078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375515078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375515078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375515078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375515078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375515078 ""}  } { { "FIFO_16x1K.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/FIFO_16x1K.vhd" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1687375515078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_paq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_paq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_paq1 " "Found entity 1: dcfifo_paq1" {  } { { "db/dcfifo_paq1.tdf" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/db/dcfifo_paq1.tdf" 37 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687375515132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687375515132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_paq1 SD_dataflow:sd_df\|SD_FIFO_16x1K:SD_FIFO_1\|FIFO_16x1K:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_paq1:auto_generated " "Elaborating entity \"dcfifo_paq1\" for hierarchy \"SD_dataflow:sd_df\|SD_FIFO_16x1K:SD_FIFO_1\|FIFO_16x1K:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_paq1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687375515133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_ov6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_ov6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_ov6 " "Found entity 1: a_graycounter_ov6" {  } { { "db/a_graycounter_ov6.tdf" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/db/a_graycounter_ov6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687375515186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687375515186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_ov6 SD_dataflow:sd_df\|SD_FIFO_16x1K:SD_FIFO_1\|FIFO_16x1K:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_paq1:auto_generated\|a_graycounter_ov6:rdptr_g1p " "Elaborating entity \"a_graycounter_ov6\" for hierarchy \"SD_dataflow:sd_df\|SD_FIFO_16x1K:SD_FIFO_1\|FIFO_16x1K:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_paq1:auto_generated\|a_graycounter_ov6:rdptr_g1p\"" {  } { { "db/dcfifo_paq1.tdf" "rdptr_g1p" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/db/dcfifo_paq1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687375515187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_kdc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_kdc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_kdc " "Found entity 1: a_graycounter_kdc" {  } { { "db/a_graycounter_kdc.tdf" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/db/a_graycounter_kdc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687375515242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687375515242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_kdc SD_dataflow:sd_df\|SD_FIFO_16x1K:SD_FIFO_1\|FIFO_16x1K:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_paq1:auto_generated\|a_graycounter_kdc:wrptr_g1p " "Elaborating entity \"a_graycounter_kdc\" for hierarchy \"SD_dataflow:sd_df\|SD_FIFO_16x1K:SD_FIFO_1\|FIFO_16x1K:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_paq1:auto_generated\|a_graycounter_kdc:wrptr_g1p\"" {  } { { "db/dcfifo_paq1.tdf" "wrptr_g1p" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/db/dcfifo_paq1.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687375515242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o8d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o8d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o8d1 " "Found entity 1: altsyncram_o8d1" {  } { { "db/altsyncram_o8d1.tdf" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/db/altsyncram_o8d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687375515301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687375515301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_o8d1 SD_dataflow:sd_df\|SD_FIFO_16x1K:SD_FIFO_1\|FIFO_16x1K:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_paq1:auto_generated\|altsyncram_o8d1:fifo_ram " "Elaborating entity \"altsyncram_o8d1\" for hierarchy \"SD_dataflow:sd_df\|SD_FIFO_16x1K:SD_FIFO_1\|FIFO_16x1K:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_paq1:auto_generated\|altsyncram_o8d1:fifo_ram\"" {  } { { "db/dcfifo_paq1.tdf" "fifo_ram" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/db/dcfifo_paq1.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687375515301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_9pl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_9pl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_9pl " "Found entity 1: alt_synch_pipe_9pl" {  } { { "db/alt_synch_pipe_9pl.tdf" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/db/alt_synch_pipe_9pl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687375515318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687375515318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_9pl SD_dataflow:sd_df\|SD_FIFO_16x1K:SD_FIFO_1\|FIFO_16x1K:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_paq1:auto_generated\|alt_synch_pipe_9pl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_9pl\" for hierarchy \"SD_dataflow:sd_df\|SD_FIFO_16x1K:SD_FIFO_1\|FIFO_16x1K:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_paq1:auto_generated\|alt_synch_pipe_9pl:rs_dgwp\"" {  } { { "db/dcfifo_paq1.tdf" "rs_dgwp" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/db/dcfifo_paq1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687375515318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/db/dffpipe_qe9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687375515333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687375515333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 SD_dataflow:sd_df\|SD_FIFO_16x1K:SD_FIFO_1\|FIFO_16x1K:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_paq1:auto_generated\|alt_synch_pipe_9pl:rs_dgwp\|dffpipe_qe9:dffpipe12 " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"SD_dataflow:sd_df\|SD_FIFO_16x1K:SD_FIFO_1\|FIFO_16x1K:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_paq1:auto_generated\|alt_synch_pipe_9pl:rs_dgwp\|dffpipe_qe9:dffpipe12\"" {  } { { "db/alt_synch_pipe_9pl.tdf" "dffpipe12" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/db/alt_synch_pipe_9pl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687375515333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_apl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_apl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_apl " "Found entity 1: alt_synch_pipe_apl" {  } { { "db/alt_synch_pipe_apl.tdf" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/db/alt_synch_pipe_apl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687375515349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687375515349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_apl SD_dataflow:sd_df\|SD_FIFO_16x1K:SD_FIFO_1\|FIFO_16x1K:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_paq1:auto_generated\|alt_synch_pipe_apl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_apl\" for hierarchy \"SD_dataflow:sd_df\|SD_FIFO_16x1K:SD_FIFO_1\|FIFO_16x1K:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_paq1:auto_generated\|alt_synch_pipe_apl:ws_dgrp\"" {  } { { "db/dcfifo_paq1.tdf" "ws_dgrp" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/db/dcfifo_paq1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687375515350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/db/dffpipe_re9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687375515365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687375515365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 SD_dataflow:sd_df\|SD_FIFO_16x1K:SD_FIFO_1\|FIFO_16x1K:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_paq1:auto_generated\|alt_synch_pipe_apl:ws_dgrp\|dffpipe_re9:dffpipe15 " "Elaborating entity \"dffpipe_re9\" for hierarchy \"SD_dataflow:sd_df\|SD_FIFO_16x1K:SD_FIFO_1\|FIFO_16x1K:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_paq1:auto_generated\|alt_synch_pipe_apl:ws_dgrp\|dffpipe_re9:dffpipe15\"" {  } { { "db/alt_synch_pipe_apl.tdf" "dffpipe15" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/db/alt_synch_pipe_apl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687375515366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_a06.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_a06.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_a06 " "Found entity 1: cmpr_a06" {  } { { "db/cmpr_a06.tdf" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/db/cmpr_a06.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687375515419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687375515419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_a06 SD_dataflow:sd_df\|SD_FIFO_16x1K:SD_FIFO_1\|FIFO_16x1K:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_paq1:auto_generated\|cmpr_a06:rdempty_eq_comp " "Elaborating entity \"cmpr_a06\" for hierarchy \"SD_dataflow:sd_df\|SD_FIFO_16x1K:SD_FIFO_1\|FIFO_16x1K:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_paq1:auto_generated\|cmpr_a06:rdempty_eq_comp\"" {  } { { "db/dcfifo_paq1.tdf" "rdempty_eq_comp" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/db/dcfifo_paq1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687375515420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_CLOCK RAM_CLOCK:r_pll " "Elaborating entity \"RAM_CLOCK\" for hierarchy \"RAM_CLOCK:r_pll\"" {  } { { "Toplevel.vhd" "r_pll" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687375515713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_CLOCK_0002 RAM_CLOCK:r_pll\|RAM_CLOCK_0002:ram_clock_inst " "Elaborating entity \"RAM_CLOCK_0002\" for hierarchy \"RAM_CLOCK:r_pll\|RAM_CLOCK_0002:ram_clock_inst\"" {  } { { "RAM_CLOCK.vhd" "ram_clock_inst" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/RAM_CLOCK.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687375515715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll RAM_CLOCK:r_pll\|RAM_CLOCK_0002:ram_clock_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"RAM_CLOCK:r_pll\|RAM_CLOCK_0002:ram_clock_inst\|altera_pll:altera_pll_i\"" {  } { { "RAM_CLOCK/RAM_CLOCK_0002.v" "altera_pll_i" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/RAM_CLOCK/RAM_CLOCK_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687375515717 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1687375515719 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM_CLOCK:r_pll\|RAM_CLOCK_0002:ram_clock_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"RAM_CLOCK:r_pll\|RAM_CLOCK_0002:ram_clock_inst\|altera_pll:altera_pll_i\"" {  } { { "RAM_CLOCK/RAM_CLOCK_0002.v" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/RAM_CLOCK/RAM_CLOCK_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687375515720 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM_CLOCK:r_pll\|RAM_CLOCK_0002:ram_clock_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"RAM_CLOCK:r_pll\|RAM_CLOCK_0002:ram_clock_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375515720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375515720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375515720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375515720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 133.000000 MHz " "Parameter \"output_clock_frequency0\" = \"133.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375515720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375515720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375515720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375515720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375515720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375515720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375515720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375515720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375515720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375515720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375515720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375515720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375515720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375515720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375515720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375515720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375515720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375515720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375515720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375515720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375515720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375515720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375515720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375515720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375515720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375515720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375515720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375515720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375515720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375515720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375515720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375515720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375515720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375515720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375515720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375515720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375515720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375515720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375515720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375515720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375515720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375515720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375515720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375515720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375515720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375515720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375515720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375515720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375515720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375515720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375515720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375515720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375515720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375515720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375515720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375515720 ""}  } { { "RAM_CLOCK/RAM_CLOCK_0002.v" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/RAM_CLOCK/RAM_CLOCK_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1687375515720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_control sdram_control:ram_ctrl " "Elaborating entity \"sdram_control\" for hierarchy \"sdram_control:ram_ctrl\"" {  } { { "Toplevel.vhd" "ram_ctrl" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687375515722 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_buff SD_RAM_CONTROL.vhd(72) " "Verilog HDL or VHDL warning at SD_RAM_CONTROL.vhd(72): object \"write_buff\" assigned a value but never read" {  } { { "SD_RAM_CONTROL.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/SD_RAM_CONTROL.vhd" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1687375515724 "|Toplevel|SDRAM:ram|sdram_control:ram_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_R_CACHE RAM_R_CACHE:r_cache " "Elaborating entity \"RAM_R_CACHE\" for hierarchy \"RAM_R_CACHE:r_cache\"" {  } { { "Toplevel.vhd" "r_cache" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687375515725 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "we RAM_R_CACHE.vhd(44) " "VHDL Process Statement warning at RAM_R_CACHE.vhd(44): signal \"we\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RAM_R_CACHE.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/RAM_R_CACHE.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687375515726 "|Toplevel|RAM_R_CACHE:r_cache"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DPRAM_4Kx16b RAM_R_CACHE:r_cache\|DPRAM_4Kx16b:Read_cache " "Elaborating entity \"DPRAM_4Kx16b\" for hierarchy \"RAM_R_CACHE:r_cache\|DPRAM_4Kx16b:Read_cache\"" {  } { { "RAM_R_CACHE.vhd" "Read_cache" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/RAM_R_CACHE.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687375515734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM_R_CACHE:r_cache\|DPRAM_4Kx16b:Read_cache\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM_R_CACHE:r_cache\|DPRAM_4Kx16b:Read_cache\|altsyncram:altsyncram_component\"" {  } { { "DPRAM_4Kx16b.vhd" "altsyncram_component" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/DPRAM_4Kx16b.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687375515779 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM_R_CACHE:r_cache\|DPRAM_4Kx16b:Read_cache\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM_R_CACHE:r_cache\|DPRAM_4Kx16b:Read_cache\|altsyncram:altsyncram_component\"" {  } { { "DPRAM_4Kx16b.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/DPRAM_4Kx16b.vhd" 64 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687375515798 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM_R_CACHE:r_cache\|DPRAM_4Kx16b:Read_cache\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM_R_CACHE:r_cache\|DPRAM_4Kx16b:Read_cache\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375515798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375515798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375515798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375515798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375515798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375515798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375515798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375515798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375515798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375515798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375515798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375515798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375515798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375515798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375515798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375515798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375515798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375515798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375515798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375515798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375515798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375515798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375515798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375515798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375515798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375515798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375515798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375515798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375515798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375515798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375515798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375515798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375515798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375515798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375515798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375515798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375515798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375515798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375515798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375515798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375515798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375515798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375515798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375515798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375515798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375515798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375515798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375515798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375515798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687375515798 ""}  } { { "DPRAM_4Kx16b.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/DPRAM_4Kx16b.vhd" 64 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1687375515798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2vu3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2vu3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2vu3 " "Found entity 1: altsyncram_2vu3" {  } { { "db/altsyncram_2vu3.tdf" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/db/altsyncram_2vu3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687375515857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687375515857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2vu3 RAM_R_CACHE:r_cache\|DPRAM_4Kx16b:Read_cache\|altsyncram:altsyncram_component\|altsyncram_2vu3:auto_generated " "Elaborating entity \"altsyncram_2vu3\" for hierarchy \"RAM_R_CACHE:r_cache\|DPRAM_4Kx16b:Read_cache\|altsyncram:altsyncram_component\|altsyncram_2vu3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687375515857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HEX2Seg HEX2Seg:hexi1 " "Elaborating entity \"HEX2Seg\" for hierarchy \"HEX2Seg:hexi1\"" {  } { { "Toplevel.vhd" "hexi1" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 748 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687375515862 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_R_CACHE:r_cache\|DPRAM_4Kx16b:Read_cache\|altsyncram:altsyncram_component\|altsyncram_2vu3:auto_generated\|q_b\[4\] " "Synthesized away node \"RAM_R_CACHE:r_cache\|DPRAM_4Kx16b:Read_cache\|altsyncram:altsyncram_component\|altsyncram_2vu3:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_2vu3.tdf" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/db/altsyncram_2vu3.tdf" 171 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DPRAM_4Kx16b.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/DPRAM_4Kx16b.vhd" 64 0 0 } } { "RAM_R_CACHE.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/RAM_R_CACHE.vhd" 55 0 0 } } { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 460 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687375516116 "|Toplevel|RAM_R_CACHE:r_cache|DPRAM_4Kx16b:Read_cache|altsyncram:altsyncram_component|altsyncram_2vu3:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_R_CACHE:r_cache\|DPRAM_4Kx16b:Read_cache\|altsyncram:altsyncram_component\|altsyncram_2vu3:auto_generated\|q_b\[5\] " "Synthesized away node \"RAM_R_CACHE:r_cache\|DPRAM_4Kx16b:Read_cache\|altsyncram:altsyncram_component\|altsyncram_2vu3:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_2vu3.tdf" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/db/altsyncram_2vu3.tdf" 204 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DPRAM_4Kx16b.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/DPRAM_4Kx16b.vhd" 64 0 0 } } { "RAM_R_CACHE.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/RAM_R_CACHE.vhd" 55 0 0 } } { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 460 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687375516116 "|Toplevel|RAM_R_CACHE:r_cache|DPRAM_4Kx16b:Read_cache|altsyncram:altsyncram_component|altsyncram_2vu3:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_R_CACHE:r_cache\|DPRAM_4Kx16b:Read_cache\|altsyncram:altsyncram_component\|altsyncram_2vu3:auto_generated\|q_b\[6\] " "Synthesized away node \"RAM_R_CACHE:r_cache\|DPRAM_4Kx16b:Read_cache\|altsyncram:altsyncram_component\|altsyncram_2vu3:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_2vu3.tdf" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/db/altsyncram_2vu3.tdf" 237 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DPRAM_4Kx16b.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/DPRAM_4Kx16b.vhd" 64 0 0 } } { "RAM_R_CACHE.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/RAM_R_CACHE.vhd" 55 0 0 } } { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 460 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687375516116 "|Toplevel|RAM_R_CACHE:r_cache|DPRAM_4Kx16b:Read_cache|altsyncram:altsyncram_component|altsyncram_2vu3:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_R_CACHE:r_cache\|DPRAM_4Kx16b:Read_cache\|altsyncram:altsyncram_component\|altsyncram_2vu3:auto_generated\|q_b\[7\] " "Synthesized away node \"RAM_R_CACHE:r_cache\|DPRAM_4Kx16b:Read_cache\|altsyncram:altsyncram_component\|altsyncram_2vu3:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_2vu3.tdf" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/db/altsyncram_2vu3.tdf" 270 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DPRAM_4Kx16b.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/DPRAM_4Kx16b.vhd" 64 0 0 } } { "RAM_R_CACHE.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/RAM_R_CACHE.vhd" 55 0 0 } } { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 460 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687375516116 "|Toplevel|RAM_R_CACHE:r_cache|DPRAM_4Kx16b:Read_cache|altsyncram:altsyncram_component|altsyncram_2vu3:auto_generated|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1687375516116 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1687375516116 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[16\] " "Inserted always-enabled tri-state buffer between \"GPIO\[16\]\" and its non-tri-state driver." {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1687375517433 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[17\] " "Inserted always-enabled tri-state buffer between \"GPIO\[17\]\" and its non-tri-state driver." {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1687375517433 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[18\] " "Inserted always-enabled tri-state buffer between \"GPIO\[18\]\" and its non-tri-state driver." {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1687375517433 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[19\] " "Inserted always-enabled tri-state buffer between \"GPIO\[19\]\" and its non-tri-state driver." {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1687375517433 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SD_CMD " "Inserted always-enabled tri-state buffer between \"SD_CMD\" and its non-tri-state driver." {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 27 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1687375517433 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SD_DAT\[3\] " "Inserted always-enabled tri-state buffer between \"SD_DAT\[3\]\" and its non-tri-state driver." {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 28 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1687375517433 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1687375517433 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[0\] " "bidirectional pin \"SD_DAT\[0\]\" has no driver" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1687375517433 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[1\] " "bidirectional pin \"SD_DAT\[1\]\" has no driver" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1687375517433 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[2\] " "bidirectional pin \"SD_DAT\[2\]\" has no driver" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1687375517433 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "bidirectional pin \"GPIO\[20\]\" has no driver" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1687375517433 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "bidirectional pin \"GPIO\[21\]\" has no driver" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1687375517433 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "bidirectional pin \"GPIO\[22\]\" has no driver" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1687375517433 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "bidirectional pin \"GPIO\[23\]\" has no driver" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1687375517433 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "bidirectional pin \"GPIO\[24\]\" has no driver" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1687375517433 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "bidirectional pin \"GPIO\[25\]\" has no driver" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1687375517433 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "bidirectional pin \"GPIO\[26\]\" has no driver" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1687375517433 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "bidirectional pin \"GPIO\[27\]\" has no driver" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1687375517433 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "bidirectional pin \"GPIO\[28\]\" has no driver" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1687375517433 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "bidirectional pin \"GPIO\[29\]\" has no driver" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1687375517433 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "bidirectional pin \"GPIO\[30\]\" has no driver" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1687375517433 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[31\] " "bidirectional pin \"GPIO\[31\]\" has no driver" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1687375517433 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "bidirectional pin \"GPIO\[32\]\" has no driver" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1687375517433 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[33\] " "bidirectional pin \"GPIO\[33\]\" has no driver" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1687375517433 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[34\] " "bidirectional pin \"GPIO\[34\]\" has no driver" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1687375517433 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[35\] " "bidirectional pin \"GPIO\[35\]\" has no driver" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1687375517433 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1687375517433 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "sdram_control:ram_ctrl\|RD_DATA\[0\]~synth " "Node \"sdram_control:ram_ctrl\|RD_DATA\[0\]~synth\"" {  } { { "SD_RAM_CONTROL.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/SD_RAM_CONTROL.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687375517926 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sdram_control:ram_ctrl\|RD_DATA\[1\]~synth " "Node \"sdram_control:ram_ctrl\|RD_DATA\[1\]~synth\"" {  } { { "SD_RAM_CONTROL.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/SD_RAM_CONTROL.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687375517926 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sdram_control:ram_ctrl\|RD_DATA\[2\]~synth " "Node \"sdram_control:ram_ctrl\|RD_DATA\[2\]~synth\"" {  } { { "SD_RAM_CONTROL.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/SD_RAM_CONTROL.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687375517926 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sdram_control:ram_ctrl\|RD_DATA\[3\]~synth " "Node \"sdram_control:ram_ctrl\|RD_DATA\[3\]~synth\"" {  } { { "SD_RAM_CONTROL.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/SD_RAM_CONTROL.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687375517926 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sdram_control:ram_ctrl\|RD_DATA\[4\]~synth " "Node \"sdram_control:ram_ctrl\|RD_DATA\[4\]~synth\"" {  } { { "SD_RAM_CONTROL.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/SD_RAM_CONTROL.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687375517926 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sdram_control:ram_ctrl\|RD_DATA\[5\]~synth " "Node \"sdram_control:ram_ctrl\|RD_DATA\[5\]~synth\"" {  } { { "SD_RAM_CONTROL.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/SD_RAM_CONTROL.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687375517926 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sdram_control:ram_ctrl\|RD_DATA\[6\]~synth " "Node \"sdram_control:ram_ctrl\|RD_DATA\[6\]~synth\"" {  } { { "SD_RAM_CONTROL.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/SD_RAM_CONTROL.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687375517926 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sdram_control:ram_ctrl\|RD_DATA\[7\]~synth " "Node \"sdram_control:ram_ctrl\|RD_DATA\[7\]~synth\"" {  } { { "SD_RAM_CONTROL.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/SD_RAM_CONTROL.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687375517926 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sdram_control:ram_ctrl\|RD_DATA\[8\]~synth " "Node \"sdram_control:ram_ctrl\|RD_DATA\[8\]~synth\"" {  } { { "SD_RAM_CONTROL.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/SD_RAM_CONTROL.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687375517926 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sdram_control:ram_ctrl\|RD_DATA\[9\]~synth " "Node \"sdram_control:ram_ctrl\|RD_DATA\[9\]~synth\"" {  } { { "SD_RAM_CONTROL.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/SD_RAM_CONTROL.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687375517926 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sdram_control:ram_ctrl\|RD_DATA\[10\]~synth " "Node \"sdram_control:ram_ctrl\|RD_DATA\[10\]~synth\"" {  } { { "SD_RAM_CONTROL.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/SD_RAM_CONTROL.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687375517926 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sdram_control:ram_ctrl\|RD_DATA\[11\]~synth " "Node \"sdram_control:ram_ctrl\|RD_DATA\[11\]~synth\"" {  } { { "SD_RAM_CONTROL.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/SD_RAM_CONTROL.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687375517926 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sdram_control:ram_ctrl\|RD_DATA\[12\]~synth " "Node \"sdram_control:ram_ctrl\|RD_DATA\[12\]~synth\"" {  } { { "SD_RAM_CONTROL.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/SD_RAM_CONTROL.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687375517926 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sdram_control:ram_ctrl\|RD_DATA\[13\]~synth " "Node \"sdram_control:ram_ctrl\|RD_DATA\[13\]~synth\"" {  } { { "SD_RAM_CONTROL.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/SD_RAM_CONTROL.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687375517926 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sdram_control:ram_ctrl\|RD_DATA\[14\]~synth " "Node \"sdram_control:ram_ctrl\|RD_DATA\[14\]~synth\"" {  } { { "SD_RAM_CONTROL.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/SD_RAM_CONTROL.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687375517926 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sdram_control:ram_ctrl\|RD_DATA\[15\]~synth " "Node \"sdram_control:ram_ctrl\|RD_DATA\[15\]~synth\"" {  } { { "SD_RAM_CONTROL.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/SD_RAM_CONTROL.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687375517926 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[16\]~synth " "Node \"GPIO\[16\]~synth\"" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687375517926 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[17\]~synth " "Node \"GPIO\[17\]~synth\"" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687375517926 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[18\]~synth " "Node \"GPIO\[18\]~synth\"" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687375517926 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[19\]~synth " "Node \"GPIO\[19\]~synth\"" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687375517926 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SD_CMD~synth " "Node \"SD_CMD~synth\"" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687375517926 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SD_DAT\[3\]~synth " "Node \"SD_DAT\[3\]~synth\"" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 28 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687375517926 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1687375517926 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "hex4\[0\] VCC " "Pin \"hex4\[0\]\" is stuck at VCC" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687375517928 "|Toplevel|hex4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex4\[1\] VCC " "Pin \"hex4\[1\]\" is stuck at VCC" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687375517928 "|Toplevel|hex4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex4\[2\] VCC " "Pin \"hex4\[2\]\" is stuck at VCC" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687375517928 "|Toplevel|hex4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex4\[3\] VCC " "Pin \"hex4\[3\]\" is stuck at VCC" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687375517928 "|Toplevel|hex4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex4\[4\] VCC " "Pin \"hex4\[4\]\" is stuck at VCC" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687375517928 "|Toplevel|hex4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex4\[5\] VCC " "Pin \"hex4\[5\]\" is stuck at VCC" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687375517928 "|Toplevel|hex4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex4\[6\] VCC " "Pin \"hex4\[6\]\" is stuck at VCC" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687375517928 "|Toplevel|hex4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex5\[0\] VCC " "Pin \"hex5\[0\]\" is stuck at VCC" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687375517928 "|Toplevel|hex5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex5\[1\] VCC " "Pin \"hex5\[1\]\" is stuck at VCC" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687375517928 "|Toplevel|hex5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex5\[2\] VCC " "Pin \"hex5\[2\]\" is stuck at VCC" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687375517928 "|Toplevel|hex5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex5\[3\] VCC " "Pin \"hex5\[3\]\" is stuck at VCC" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687375517928 "|Toplevel|hex5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex5\[4\] VCC " "Pin \"hex5\[4\]\" is stuck at VCC" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687375517928 "|Toplevel|hex5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex5\[5\] VCC " "Pin \"hex5\[5\]\" is stuck at VCC" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687375517928 "|Toplevel|hex5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex5\[6\] VCC " "Pin \"hex5\[6\]\" is stuck at VCC" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687375517928 "|Toplevel|hex5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[0\] GND " "Pin \"LEDs\[0\]\" is stuck at GND" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687375517928 "|Toplevel|LEDs[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[3\] GND " "Pin \"LEDs\[3\]\" is stuck at GND" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687375517928 "|Toplevel|LEDs[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[4\] GND " "Pin \"LEDs\[4\]\" is stuck at GND" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687375517928 "|Toplevel|LEDs[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[7\] VCC " "Pin \"LEDs\[7\]\" is stuck at VCC" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687375517928 "|Toplevel|LEDs[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[9\] GND " "Pin \"LEDs\[9\]\" is stuck at GND" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687375517928 "|Toplevel|LEDs[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687375517928 "|Toplevel|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687375517928 "|Toplevel|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687375517928 "|Toplevel|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687375517928 "|Toplevel|DRAM_CS_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1687375517928 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1687375518113 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "count_px_v\[0\] High " "Register count_px_v\[0\] will power up to High" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 314 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1687375518328 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "count_px_v\[1\] High " "Register count_px_v\[1\] will power up to High" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 314 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1687375518328 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "count_px_v\[2\] High " "Register count_px_v\[2\] will power up to High" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 314 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1687375518328 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "count_px_v\[3\] High " "Register count_px_v\[3\] will power up to High" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 314 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1687375518328 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "count_px_v\[4\] High " "Register count_px_v\[4\] will power up to High" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 314 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1687375518328 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "count_px_v\[5\] High " "Register count_px_v\[5\] will power up to High" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 314 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1687375518328 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "count_px_v\[6\] High " "Register count_px_v\[6\] will power up to High" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 314 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1687375518328 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "count_px_v\[7\] High " "Register count_px_v\[7\] will power up to High" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 314 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1687375518328 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1687375518328 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "55 " "55 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1687375518808 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 2 0 0 " "Adding 9 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1687375519232 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687375519232 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST RAM_CLOCK:r_pll\|RAM_CLOCK_0002:ram_clock_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance RAM_CLOCK:r_pll\|RAM_CLOCK_0002:ram_clock_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1687375519341 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1687375519341 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST vga_sync:vga_s\|ClockVGA:clk_vga\|ClockVGA_0002:clockvga_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance vga_sync:vga_s\|ClockVGA:clk_vga\|ClockVGA_0002:clockvga_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1687375519357 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1687375519357 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clks\[3\] " "No output dependent on input pin \"clks\[3\]\"" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687375519470 "|Toplevel|clks[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIPs\[2\] " "No output dependent on input pin \"DIPs\[2\]\"" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687375519470 "|Toplevel|DIPs[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIPs\[3\] " "No output dependent on input pin \"DIPs\[3\]\"" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687375519470 "|Toplevel|DIPs[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIPs\[4\] " "No output dependent on input pin \"DIPs\[4\]\"" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687375519470 "|Toplevel|DIPs[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIPs\[5\] " "No output dependent on input pin \"DIPs\[5\]\"" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687375519470 "|Toplevel|DIPs[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIPs\[6\] " "No output dependent on input pin \"DIPs\[6\]\"" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687375519470 "|Toplevel|DIPs[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIPs\[7\] " "No output dependent on input pin \"DIPs\[7\]\"" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687375519470 "|Toplevel|DIPs[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIPs\[8\] " "No output dependent on input pin \"DIPs\[8\]\"" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687375519470 "|Toplevel|DIPs[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIPs\[9\] " "No output dependent on input pin \"DIPs\[9\]\"" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687375519470 "|Toplevel|DIPs[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1687375519470 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1264 " "Implemented 1264 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1687375519478 ""} { "Info" "ICUT_CUT_TM_OPINS" "90 " "Implemented 90 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1687375519478 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "57 " "Implemented 57 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1687375519478 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1052 " "Implemented 1052 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1687375519478 ""} { "Info" "ICUT_CUT_TM_RAMS" "44 " "Implemented 44 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1687375519478 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1687375519478 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1687375519478 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 123 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 123 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4908 " "Peak virtual memory: 4908 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1687375519533 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 21 16:25:19 2023 " "Processing ended: Wed Jun 21 16:25:19 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1687375519533 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1687375519533 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1687375519533 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1687375519533 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1687375521013 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1687375521014 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 21 16:25:20 2023 " "Processing started: Wed Jun 21 16:25:20 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1687375521014 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1687375521014 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ProjetoB5quarta -c ProjetoB5quarta " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ProjetoB5quarta -c ProjetoB5quarta" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1687375521014 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1687375521150 ""}
{ "Info" "0" "" "Project  = ProjetoB5quarta" {  } {  } 0 0 "Project  = ProjetoB5quarta" 0 0 "Fitter" 0 0 1687375521150 ""}
{ "Info" "0" "" "Revision = ProjetoB5quarta" {  } {  } 0 0 "Revision = ProjetoB5quarta" 0 0 "Fitter" 0 0 1687375521150 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1687375521367 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ProjetoB5quarta 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"ProjetoB5quarta\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1687375521392 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1687375521450 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1687375521450 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST RAM_CLOCK:r_pll\|RAM_CLOCK_0002:ram_clock_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance RAM_CLOCK:r_pll\|RAM_CLOCK_0002:ram_clock_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1687375521559 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1687375521559 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK RAM_CLOCK:r_pll\|RAM_CLOCK_0002:ram_clock_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"RAM_CLOCK:r_pll\|RAM_CLOCK_0002:ram_clock_inst\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1687375521577 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST vga_sync:vga_s\|ClockVGA:clk_vga\|ClockVGA_0002:clockvga_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance vga_sync:vga_s\|ClockVGA:clk_vga\|ClockVGA_0002:clockvga_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1687375521609 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1687375521609 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK vga_sync:vga_s\|ClockVGA:clk_vga\|ClockVGA_0002:clockvga_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"vga_sync:vga_s\|ClockVGA:clk_vga\|ClockVGA_0002:clockvga_inst\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1687375521627 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1687375521951 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1687375521975 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1687375522280 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1687375522316 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1687375527461 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "2 s (2 global) " "Promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "RAM_CLOCK:r_pll\|RAM_CLOCK_0002:ram_clock_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 349 global CLKCTRL_G3 " "RAM_CLOCK:r_pll\|RAM_CLOCK_0002:ram_clock_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 349 fanout uses global clock CLKCTRL_G3" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1687375527900 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "vga_sync:vga_s\|ClockVGA:clk_vga\|ClockVGA_0002:clockvga_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 65 global CLKCTRL_G14 " "vga_sync:vga_s\|ClockVGA:clk_vga\|ClockVGA_0002:clockvga_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 65 fanout uses global clock CLKCTRL_G14" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1687375527900 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1687375527900 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clks\[0\]~inputCLKENA0 132 global CLKCTRL_G7 " "clks\[0\]~inputCLKENA0 with 132 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1687375527900 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clks\[1\]~inputCLKENA0 6 global CLKCTRL_G12 " "clks\[1\]~inputCLKENA0 with 6 fanout uses global clock CLKCTRL_G12" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1687375527900 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1687375527900 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1687375527901 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_paq1 " "Entity dcfifo_paq1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1687375529631 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1687375529631 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1687375529631 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1687375529631 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ProjetoB5quarta.sdc " "Synopsys Design Constraints File file not found: 'ProjetoB5quarta.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1687375529639 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1687375529640 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1687375529641 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687375529651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687375529651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687375529651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687375529651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687375529651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687375529651 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1687375529651 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1687375529664 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1687375529668 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1687375529669 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1687375529722 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1687375529725 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1687375529733 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1687375529739 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1687375529739 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1687375529742 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1687375529945 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1687375529949 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1687375529949 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:08 " "Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1687375530221 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1687375532887 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1687375533840 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:05 " "Fitter placement preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1687375538509 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1687375542186 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1687375544455 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1687375544455 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1687375547081 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "15 X22_Y0 X32_Y10 " "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10" {  } { { "loc" "" { Generic "C:/Users/Operador/Desktop/9/Projeto B5 quarta/" { { 1 { 0 "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10"} { { 12 { 0 ""} 22 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1687375553576 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1687375553576 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1687375584433 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1687375594975 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1687375594975 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:45 " "Fitter routing operations ending: elapsed time is 00:00:45" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1687375594979 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 4.68 " "Total time spent on timing analysis during the Fitter is 4.68 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1687375598755 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1687375598786 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1687375600317 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1687375600318 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1687375601765 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:09 " "Fitter post-fit operations ending: elapsed time is 00:00:09" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1687375607873 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "41 " "Following 41 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[20\] a permanently disabled " "Pin GPIO\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[20] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Operador/Desktop/9/Projeto B5 quarta/" { { 0 { 0 ""} 0 167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1687375608349 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[21\] a permanently disabled " "Pin GPIO\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[21] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Operador/Desktop/9/Projeto B5 quarta/" { { 0 { 0 ""} 0 168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1687375608349 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[22\] a permanently disabled " "Pin GPIO\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[22] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Operador/Desktop/9/Projeto B5 quarta/" { { 0 { 0 ""} 0 169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1687375608349 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[23\] a permanently disabled " "Pin GPIO\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[23] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Operador/Desktop/9/Projeto B5 quarta/" { { 0 { 0 ""} 0 170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1687375608349 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[24\] a permanently disabled " "Pin GPIO\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[24] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Operador/Desktop/9/Projeto B5 quarta/" { { 0 { 0 ""} 0 171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1687375608349 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[25\] a permanently disabled " "Pin GPIO\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[25] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Operador/Desktop/9/Projeto B5 quarta/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1687375608349 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[26\] a permanently disabled " "Pin GPIO\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[26] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Operador/Desktop/9/Projeto B5 quarta/" { { 0 { 0 ""} 0 173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1687375608349 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[27\] a permanently disabled " "Pin GPIO\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[27] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Operador/Desktop/9/Projeto B5 quarta/" { { 0 { 0 ""} 0 174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1687375608349 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[28\] a permanently disabled " "Pin GPIO\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[28] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Operador/Desktop/9/Projeto B5 quarta/" { { 0 { 0 ""} 0 175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1687375608349 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[29\] a permanently disabled " "Pin GPIO\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[29] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Operador/Desktop/9/Projeto B5 quarta/" { { 0 { 0 ""} 0 176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1687375608349 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[30\] a permanently disabled " "Pin GPIO\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[30] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Operador/Desktop/9/Projeto B5 quarta/" { { 0 { 0 ""} 0 177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1687375608349 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[31\] a permanently disabled " "Pin GPIO\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[31] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Operador/Desktop/9/Projeto B5 quarta/" { { 0 { 0 ""} 0 178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1687375608349 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[32\] a permanently disabled " "Pin GPIO\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[32] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Operador/Desktop/9/Projeto B5 quarta/" { { 0 { 0 ""} 0 179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1687375608349 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[33\] a permanently disabled " "Pin GPIO\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[33] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Operador/Desktop/9/Projeto B5 quarta/" { { 0 { 0 ""} 0 180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1687375608349 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[34\] a permanently disabled " "Pin GPIO\[34\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[34] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Operador/Desktop/9/Projeto B5 quarta/" { { 0 { 0 ""} 0 181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1687375608349 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[35\] a permanently disabled " "Pin GPIO\[35\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[35] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Operador/Desktop/9/Projeto B5 quarta/" { { 0 { 0 ""} 0 182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1687375608349 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[0\] a permanently enabled " "Pin GPIO\[0\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Operador/Desktop/9/Projeto B5 quarta/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1687375608349 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[1\] a permanently enabled " "Pin GPIO\[1\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Operador/Desktop/9/Projeto B5 quarta/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1687375608349 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[2\] a permanently enabled " "Pin GPIO\[2\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Operador/Desktop/9/Projeto B5 quarta/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1687375608349 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[3\] a permanently enabled " "Pin GPIO\[3\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Operador/Desktop/9/Projeto B5 quarta/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1687375608349 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[4\] a permanently enabled " "Pin GPIO\[4\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Operador/Desktop/9/Projeto B5 quarta/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1687375608349 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[5\] a permanently enabled " "Pin GPIO\[5\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Operador/Desktop/9/Projeto B5 quarta/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1687375608349 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[6\] a permanently enabled " "Pin GPIO\[6\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Operador/Desktop/9/Projeto B5 quarta/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1687375608349 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[7\] a permanently enabled " "Pin GPIO\[7\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Operador/Desktop/9/Projeto B5 quarta/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1687375608349 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[8\] a permanently enabled " "Pin GPIO\[8\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[8] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Operador/Desktop/9/Projeto B5 quarta/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1687375608349 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[9\] a permanently enabled " "Pin GPIO\[9\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[9] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Operador/Desktop/9/Projeto B5 quarta/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1687375608349 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[10\] a permanently enabled " "Pin GPIO\[10\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[10] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Operador/Desktop/9/Projeto B5 quarta/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1687375608349 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[11\] a permanently enabled " "Pin GPIO\[11\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[11] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Operador/Desktop/9/Projeto B5 quarta/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1687375608349 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[12\] a permanently enabled " "Pin GPIO\[12\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[12] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Operador/Desktop/9/Projeto B5 quarta/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1687375608349 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[13\] a permanently enabled " "Pin GPIO\[13\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[13] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Operador/Desktop/9/Projeto B5 quarta/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1687375608349 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[14\] a permanently enabled " "Pin GPIO\[14\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[14] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Operador/Desktop/9/Projeto B5 quarta/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1687375608349 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[15\] a permanently enabled " "Pin GPIO\[15\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[15] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Operador/Desktop/9/Projeto B5 quarta/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1687375608349 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[16\] a permanently enabled " "Pin GPIO\[16\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[16] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Operador/Desktop/9/Projeto B5 quarta/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1687375608349 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[17\] a permanently enabled " "Pin GPIO\[17\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[17] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Operador/Desktop/9/Projeto B5 quarta/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1687375608349 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[18\] a permanently enabled " "Pin GPIO\[18\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[18] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Operador/Desktop/9/Projeto B5 quarta/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1687375608349 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[19\] a permanently enabled " "Pin GPIO\[19\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[19] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Operador/Desktop/9/Projeto B5 quarta/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1687375608349 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_CMD a permanently enabled " "Pin SD_CMD has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SD_CMD } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Operador/Desktop/9/Projeto B5 quarta/" { { 0 { 0 ""} 0 234 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1687375608349 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[0\] a permanently disabled " "Pin SD_DAT\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SD_DAT[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } } { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Operador/Desktop/9/Projeto B5 quarta/" { { 0 { 0 ""} 0 195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1687375608349 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[1\] a permanently disabled " "Pin SD_DAT\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SD_DAT[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } } { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Operador/Desktop/9/Projeto B5 quarta/" { { 0 { 0 ""} 0 196 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1687375608349 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[2\] a permanently disabled " "Pin SD_DAT\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SD_DAT[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } } { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Operador/Desktop/9/Projeto B5 quarta/" { { 0 { 0 ""} 0 197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1687375608349 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[3\] a permanently enabled " "Pin SD_DAT\[3\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SD_DAT[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } } { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/9/Projeto B5 quarta/Toplevel.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Operador/Desktop/9/Projeto B5 quarta/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1687375608349 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1687375608349 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Operador/Desktop/9/Projeto B5 quarta/output_files/ProjetoB5quarta.fit.smsg " "Generated suppressed messages file C:/Users/Operador/Desktop/9/Projeto B5 quarta/output_files/ProjetoB5quarta.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1687375608505 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6372 " "Peak virtual memory: 6372 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1687375609485 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 21 16:26:49 2023 " "Processing ended: Wed Jun 21 16:26:49 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1687375609485 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:29 " "Elapsed time: 00:01:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1687375609485 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:23 " "Total CPU time (on all processors): 00:02:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1687375609485 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1687375609485 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1687375610851 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1687375610852 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 21 16:26:50 2023 " "Processing started: Wed Jun 21 16:26:50 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1687375610852 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1687375610852 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ProjetoB5quarta -c ProjetoB5quarta " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ProjetoB5quarta -c ProjetoB5quarta" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1687375610852 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1687375615757 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4826 " "Peak virtual memory: 4826 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1687375616027 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 21 16:26:56 2023 " "Processing ended: Wed Jun 21 16:26:56 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1687375616027 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1687375616027 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1687375616027 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1687375616027 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1687375616711 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1687375617521 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1687375617522 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 21 16:26:57 2023 " "Processing started: Wed Jun 21 16:26:57 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1687375617522 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1687375617522 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ProjetoB5quarta -c ProjetoB5quarta " "Command: quartus_sta ProjetoB5quarta -c ProjetoB5quarta" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1687375617522 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1687375617668 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1687375618752 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687375618805 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687375618805 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_paq1 " "Entity dcfifo_paq1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1687375619350 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1687375619350 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1687375619350 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1687375619350 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ProjetoB5quarta.sdc " "Synopsys Design Constraints File file not found: 'ProjetoB5quarta.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1687375619359 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1687375619360 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clks\[2\] clks\[2\] " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clks\[2\] clks\[2\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1687375619361 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clks\[0\] clks\[0\] " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clks\[0\] clks\[0\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1687375619361 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 10 -multiply_by 133 -duty_cycle 50.00 -name \{r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 10 -multiply_by 133 -duty_cycle 50.00 -name \{r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1687375619361 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1687375619361 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 10 -multiply_by 171 -duty_cycle 50.00 -name \{vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 10 -multiply_by 171 -duty_cycle 50.00 -name \{vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1687375619361 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 10 -duty_cycle 50.00 -name \{vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 10 -duty_cycle 50.00 -name \{vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1687375619361 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1687375619361 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1687375619361 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SD_dataflow:sd_df\|clock_count\[7\] SD_dataflow:sd_df\|clock_count\[7\] " "create_clock -period 1.000 -name SD_dataflow:sd_df\|clock_count\[7\] SD_dataflow:sd_df\|clock_count\[7\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1687375619363 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clks\[1\] clks\[1\] " "create_clock -period 1.000 -name clks\[1\] clks\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1687375619363 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SD_dataflow:sd_df\|SdCardCtrl:sd_cartao\|busy_o SD_dataflow:sd_df\|SdCardCtrl:sd_cartao\|busy_o " "create_clock -period 1.000 -name SD_dataflow:sd_df\|SdCardCtrl:sd_cartao\|busy_o SD_dataflow:sd_df\|SdCardCtrl:sd_cartao\|busy_o" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1687375619363 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vga_sync:vga_s\|H_sync vga_sync:vga_s\|H_sync " "create_clock -period 1.000 -name vga_sync:vga_s\|H_sync vga_sync:vga_s\|H_sync" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1687375619363 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1687375619363 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687375619371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687375619371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687375619371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687375619371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687375619371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687375619371 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1687375619371 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1687375619376 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1687375619651 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1687375619653 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1687375619667 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1687375619791 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1687375619791 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.721 " "Worst-case setup slack is -11.721" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375619794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375619794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.721           -1001.659 SD_dataflow:sd_df\|clock_count\[7\]  " "  -11.721           -1001.659 SD_dataflow:sd_df\|clock_count\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375619794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.627             -94.220 vga_sync:vga_s\|H_sync  " "   -8.627             -94.220 vga_sync:vga_s\|H_sync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375619794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.982            -284.266 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -6.982            -284.266 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375619794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.551             -21.562 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -5.551             -21.562 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375619794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.133            -374.132 clks\[0\]  " "   -4.133            -374.132 clks\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375619794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.579              -2.188 clks\[1\]  " "   -0.579              -2.188 clks\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375619794 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687375619794 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -5.582 " "Worst-case hold slack is -5.582" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375619818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375619818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.582             -21.353 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -5.582             -21.353 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375619818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.891              -0.891 SD_dataflow:sd_df\|clock_count\[7\]  " "   -0.891              -0.891 SD_dataflow:sd_df\|clock_count\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375619818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.197               0.000 clks\[0\]  " "    0.197               0.000 clks\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375619818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.256               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.256               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375619818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.367               0.000 clks\[1\]  " "    0.367               0.000 clks\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375619818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.778               0.000 vga_sync:vga_s\|H_sync  " "    0.778               0.000 vga_sync:vga_s\|H_sync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375619818 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687375619818 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -8.643 " "Worst-case recovery slack is -8.643" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375619831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375619831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.643            -599.783 SD_dataflow:sd_df\|clock_count\[7\]  " "   -8.643            -599.783 SD_dataflow:sd_df\|clock_count\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375619831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.049             -80.402 vga_sync:vga_s\|H_sync  " "   -8.049             -80.402 vga_sync:vga_s\|H_sync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375619831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.324            -786.125 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -5.324            -786.125 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375619831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.717              -9.549 clks\[0\]  " "   -1.717              -9.549 clks\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375619831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.103               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    8.103               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375619831 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687375619831 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.305 " "Worst-case removal slack is 0.305" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375619839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375619839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.305               0.000 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375619839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.768               0.000 clks\[0\]  " "    0.768               0.000 clks\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375619839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.339               0.000 SD_dataflow:sd_df\|clock_count\[7\]  " "    2.339               0.000 SD_dataflow:sd_df\|clock_count\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375619839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.417               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.417               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375619839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.691               0.000 vga_sync:vga_s\|H_sync  " "    5.691               0.000 vga_sync:vga_s\|H_sync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375619839 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687375619839 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375619852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375619852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -619.413 SD_dataflow:sd_df\|clock_count\[7\]  " "   -2.636            -619.413 SD_dataflow:sd_df\|clock_count\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375619852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -8.522 vga_sync:vga_s\|H_sync  " "   -0.538              -8.522 vga_sync:vga_s\|H_sync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375619852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -4.615 clks\[1\]  " "   -0.538              -4.615 clks\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375619852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.776 SD_dataflow:sd_df\|SdCardCtrl:sd_cartao\|busy_o  " "   -0.538              -0.776 SD_dataflow:sd_df\|SdCardCtrl:sd_cartao\|busy_o " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375619852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.584               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.584               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375619852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.751               0.000 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.751               0.000 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375619852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.392               0.000 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.392               0.000 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375619852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.468               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.468               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375619852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.053               0.000 clks\[0\]  " "    9.053               0.000 clks\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375619852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.949               0.000 clks\[2\]  " "    9.949               0.000 clks\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375619852 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687375619852 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 63 synchronizer chains. " "Report Metastability: Found 63 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1687375619890 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1687375619890 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1687375619900 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1687375619959 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1687375622512 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687375622685 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687375622685 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687375622685 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687375622685 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687375622685 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687375622685 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1687375622685 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1687375622956 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1687375622988 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1687375622988 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.576 " "Worst-case setup slack is -11.576" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375622991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375622991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.576            -966.576 SD_dataflow:sd_df\|clock_count\[7\]  " "  -11.576            -966.576 SD_dataflow:sd_df\|clock_count\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375622991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.613             -92.677 vga_sync:vga_s\|H_sync  " "   -8.613             -92.677 vga_sync:vga_s\|H_sync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375622991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.372            -256.091 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -6.372            -256.091 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375622991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.921             -19.040 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -4.921             -19.040 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375622991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.049            -346.738 clks\[0\]  " "   -4.049            -346.738 clks\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375622991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.525              -2.166 clks\[1\]  " "   -0.525              -2.166 clks\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375622991 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687375622991 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -5.714 " "Worst-case hold slack is -5.714" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375623005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375623005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.714             -23.530 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -5.714             -23.530 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375623005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724              -0.724 SD_dataflow:sd_df\|clock_count\[7\]  " "   -0.724              -0.724 SD_dataflow:sd_df\|clock_count\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375623005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.363              -1.334 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.363              -1.334 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375623005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.219              -0.437 clks\[0\]  " "   -0.219              -0.437 clks\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375623005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348               0.000 clks\[1\]  " "    0.348               0.000 clks\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375623005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.755               0.000 vga_sync:vga_s\|H_sync  " "    0.755               0.000 vga_sync:vga_s\|H_sync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375623005 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687375623005 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -8.442 " "Worst-case recovery slack is -8.442" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375623015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375623015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.442            -605.189 SD_dataflow:sd_df\|clock_count\[7\]  " "   -8.442            -605.189 SD_dataflow:sd_df\|clock_count\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375623015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.963             -79.538 vga_sync:vga_s\|H_sync  " "   -7.963             -79.538 vga_sync:vga_s\|H_sync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375623015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.943            -724.049 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -4.943            -724.049 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375623015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.781              -8.930 clks\[0\]  " "   -1.781              -8.930 clks\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375623015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.234               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    8.234               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375623015 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687375623015 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.107 " "Worst-case removal slack is 0.107" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375623021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375623021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.107               0.000 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.107               0.000 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375623021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.729               0.000 clks\[0\]  " "    0.729               0.000 clks\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375623021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.210               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.210               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375623021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.470               0.000 SD_dataflow:sd_df\|clock_count\[7\]  " "    2.470               0.000 SD_dataflow:sd_df\|clock_count\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375623021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.807               0.000 vga_sync:vga_s\|H_sync  " "    5.807               0.000 vga_sync:vga_s\|H_sync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375623021 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687375623021 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375623030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375623030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -612.331 SD_dataflow:sd_df\|clock_count\[7\]  " "   -2.636            -612.331 SD_dataflow:sd_df\|clock_count\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375623030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -8.505 vga_sync:vga_s\|H_sync  " "   -0.538              -8.505 vga_sync:vga_s\|H_sync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375623030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -4.768 clks\[1\]  " "   -0.538              -4.768 clks\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375623030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.783 SD_dataflow:sd_df\|SdCardCtrl:sd_cartao\|busy_o  " "   -0.538              -0.783 SD_dataflow:sd_df\|SdCardCtrl:sd_cartao\|busy_o " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375623030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.584               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.584               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375623030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.751               0.000 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.751               0.000 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375623030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.341               0.000 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.341               0.000 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375623030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.420               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.420               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375623030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.069               0.000 clks\[0\]  " "    9.069               0.000 clks\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375623030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.980               0.000 clks\[2\]  " "    9.980               0.000 clks\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375623030 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687375623030 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 63 synchronizer chains. " "Report Metastability: Found 63 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1687375623061 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1687375623061 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1687375623067 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1687375623280 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1687375625654 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687375625825 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687375625825 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687375625825 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687375625825 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687375625825 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687375625825 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1687375625825 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1687375626095 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1687375626106 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1687375626106 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.120 " "Worst-case setup slack is -6.120" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375626109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375626109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.120            -447.329 SD_dataflow:sd_df\|clock_count\[7\]  " "   -6.120            -447.329 SD_dataflow:sd_df\|clock_count\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375626109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.853            -178.553 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -4.853            -178.553 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375626109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.532             -16.278 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -4.532             -16.278 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375626109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.414             -47.482 vga_sync:vga_s\|H_sync  " "   -4.414             -47.482 vga_sync:vga_s\|H_sync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375626109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.599            -156.706 clks\[0\]  " "   -2.599            -156.706 clks\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375626109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.118               0.000 clks\[1\]  " "    0.118               0.000 clks\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375626109 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687375626109 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.226 " "Worst-case hold slack is -3.226" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375626123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375626123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.226             -13.228 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -3.226             -13.228 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375626123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.674              -0.920 SD_dataflow:sd_df\|clock_count\[7\]  " "   -0.674              -0.920 SD_dataflow:sd_df\|clock_count\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375626123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.302             -10.014 clks\[0\]  " "   -0.302             -10.014 clks\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375626123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 clks\[1\]  " "    0.185               0.000 clks\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375626123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.194               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.194               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375626123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 vga_sync:vga_s\|H_sync  " "    0.339               0.000 vga_sync:vga_s\|H_sync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375626123 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687375626123 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.040 " "Worst-case recovery slack is -5.040" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375626132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375626132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.040            -292.150 SD_dataflow:sd_df\|clock_count\[7\]  " "   -5.040            -292.150 SD_dataflow:sd_df\|clock_count\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375626132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.074             -40.704 vga_sync:vga_s\|H_sync  " "   -4.074             -40.704 vga_sync:vga_s\|H_sync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375626132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.723            -551.069 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -3.723            -551.069 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375626132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.735              -1.215 clks\[0\]  " "   -0.735              -1.215 clks\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375626132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.557               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    9.557               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375626132 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687375626132 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.250 " "Worst-case removal slack is 0.250" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375626137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375626137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.250               0.000 clks\[0\]  " "    0.250               0.000 clks\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375626137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.368               0.000 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.368               0.000 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375626137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.171               0.000 SD_dataflow:sd_df\|clock_count\[7\]  " "    1.171               0.000 SD_dataflow:sd_df\|clock_count\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375626137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.186               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.186               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375626137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.746               0.000 vga_sync:vga_s\|H_sync  " "    2.746               0.000 vga_sync:vga_s\|H_sync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375626137 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687375626137 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375626146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375626146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -349.978 SD_dataflow:sd_df\|clock_count\[7\]  " "   -2.174            -349.978 SD_dataflow:sd_df\|clock_count\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375626146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.091              -0.534 clks\[1\]  " "   -0.091              -0.534 clks\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375626146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.115               0.000 SD_dataflow:sd_df\|SdCardCtrl:sd_cartao\|busy_o  " "    0.115               0.000 SD_dataflow:sd_df\|SdCardCtrl:sd_cartao\|busy_o " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375626146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.149               0.000 vga_sync:vga_s\|H_sync  " "    0.149               0.000 vga_sync:vga_s\|H_sync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375626146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.584               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.584               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375626146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.751               0.000 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.751               0.000 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375626146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.652               0.000 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.652               0.000 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375626146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.733               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.733               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375626146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.087               0.000 clks\[0\]  " "    9.087               0.000 clks\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375626146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.643               0.000 clks\[2\]  " "    9.643               0.000 clks\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375626146 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687375626146 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 63 synchronizer chains. " "Report Metastability: Found 63 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1687375626174 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1687375626174 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1687375626182 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687375626444 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687375626444 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687375626444 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687375626444 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687375626444 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687375626444 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1687375626444 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1687375626721 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1687375626736 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1687375626736 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.807 " "Worst-case setup slack is -5.807" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375626740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375626740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.807            -385.508 SD_dataflow:sd_df\|clock_count\[7\]  " "   -5.807            -385.508 SD_dataflow:sd_df\|clock_count\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375626740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.301             -46.041 vga_sync:vga_s\|H_sync  " "   -4.301             -46.041 vga_sync:vga_s\|H_sync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375626740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.979            -150.688 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -3.979            -150.688 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375626740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.603             -12.907 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -3.603             -12.907 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375626740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.144            -118.910 clks\[0\]  " "   -2.144            -118.910 clks\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375626740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.198               0.000 clks\[1\]  " "    0.198               0.000 clks\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375626740 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687375626740 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.222 " "Worst-case hold slack is -3.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375626763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375626763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.222             -15.929 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -3.222             -15.929 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375626763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.612              -0.924 SD_dataflow:sd_df\|clock_count\[7\]  " "   -0.612              -0.924 SD_dataflow:sd_df\|clock_count\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375626763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.490             -28.477 clks\[0\]  " "   -0.490             -28.477 clks\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375626763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.228              -0.653 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.228              -0.653 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375626763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.167               0.000 clks\[1\]  " "    0.167               0.000 clks\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375626763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.301               0.000 vga_sync:vga_s\|H_sync  " "    0.301               0.000 vga_sync:vga_s\|H_sync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375626763 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687375626763 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.478 " "Worst-case recovery slack is -4.478" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375626780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375626780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.478            -269.942 SD_dataflow:sd_df\|clock_count\[7\]  " "   -4.478            -269.942 SD_dataflow:sd_df\|clock_count\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375626780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.981             -39.774 vga_sync:vga_s\|H_sync  " "   -3.981             -39.774 vga_sync:vga_s\|H_sync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375626780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.135            -462.845 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -3.135            -462.845 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375626780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.641              -0.641 clks\[0\]  " "   -0.641              -0.641 clks\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375626780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.771               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    9.771               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375626780 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687375626780 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.113 " "Worst-case removal slack is 0.113" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375626789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375626789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.113               0.000 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.113               0.000 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375626789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.192               0.000 clks\[0\]  " "    0.192               0.000 clks\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375626789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.042               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.042               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375626789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.167               0.000 SD_dataflow:sd_df\|clock_count\[7\]  " "    1.167               0.000 SD_dataflow:sd_df\|clock_count\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375626789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.716               0.000 vga_sync:vga_s\|H_sync  " "    2.716               0.000 vga_sync:vga_s\|H_sync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375626789 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687375626789 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375626803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375626803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -347.684 SD_dataflow:sd_df\|clock_count\[7\]  " "   -2.174            -347.684 SD_dataflow:sd_df\|clock_count\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375626803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.094              -0.552 clks\[1\]  " "   -0.094              -0.552 clks\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375626803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.106               0.000 SD_dataflow:sd_df\|SdCardCtrl:sd_cartao\|busy_o  " "    0.106               0.000 SD_dataflow:sd_df\|SdCardCtrl:sd_cartao\|busy_o " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375626803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.149               0.000 vga_sync:vga_s\|H_sync  " "    0.149               0.000 vga_sync:vga_s\|H_sync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375626803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.584               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.584               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375626803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.751               0.000 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.751               0.000 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375626803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.655               0.000 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.655               0.000 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375626803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.735               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.735               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375626803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.117               0.000 clks\[0\]  " "    9.117               0.000 clks\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375626803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.632               0.000 clks\[2\]  " "    9.632               0.000 clks\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687375626803 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687375626803 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 63 synchronizer chains. " "Report Metastability: Found 63 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1687375626841 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1687375626841 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1687375630084 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1687375630087 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5145 " "Peak virtual memory: 5145 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1687375630237 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 21 16:27:10 2023 " "Processing ended: Wed Jun 21 16:27:10 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1687375630237 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1687375630237 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1687375630237 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1687375630237 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 136 s " "Quartus Prime Full Compilation was successful. 0 errors, 136 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1687375631101 ""}
