{"vcs1":{"timestamp_begin":1728223454.227033994, "rt":23.13, "ut":7.27, "st":0.58}}
{"vcselab":{"timestamp_begin":1728223477.439730000, "rt":5.78, "ut":0.31, "st":0.15}}
{"link":{"timestamp_begin":1728223483.302357082, "rt":0.44, "ut":0.17, "st":0.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1728223453.566506774}
{"VCS_COMP_START_TIME": 1728223453.566506774}
{"VCS_COMP_END_TIME": 1728223485.878023804}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 368228}}
{"stitch_vcselab": {"peak_mem": 239832}}
