// VERILOG_OUTPUT: a.v
def Kernel.f(x int) (int) {
  return x + 1;
}

@embed(resource = "a", verilog="resource.v", file="copy", module="hello")
def Kernel.ex()
{
}

def Kernel.main()
{
 Memory.write(0, 0)
 ex();
 Memory.write(0, f(Memory.read(0)))
 ex();
}



//main();
//Kernel.setDump("/tmp/a");
Kernel.compile();
Kernel.writeHdl("a.v");
