{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1734078654743 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1734078654743 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 13 15:30:54 2024 " "Processing started: Fri Dec 13 15:30:54 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1734078654743 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1734078654743 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off non_forwarding -c non_forwarding " "Command: quartus_map --read_settings_files=on --write_settings_files=off non_forwarding -c non_forwarding" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1734078654743 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1734078655141 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "MA_stage.sv(64) " "Verilog HDL Event Control warning at MA_stage.sv(64): Event Control contains a complex event expression" {  } { { "../../non_forwarding_fpga/00_src/MA/MA_stage.sv" "" { Text "D:/CTMT/non_forwarding_fpga/00_src/MA/MA_stage.sv" 64 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Quartus II" 0 -1 1734078655199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ctmt/non_forwarding_fpga/00_src/ma/ma_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/ma/ma_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MA_stage " "Found entity 1: MA_stage" {  } { { "../../non_forwarding_fpga/00_src/MA/MA_stage.sv" "" { Text "D:/CTMT/non_forwarding_fpga/00_src/MA/MA_stage.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734078655201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734078655201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ctmt/non_forwarding_fpga/00_src/non_forwarding.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/non_forwarding.sv" { { "Info" "ISGN_ENTITY_NAME" "1 non_forwarding " "Found entity 1: non_forwarding" {  } { { "../../non_forwarding_fpga/00_src/non_forwarding.sv" "" { Text "D:/CTMT/non_forwarding_fpga/00_src/non_forwarding.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734078655204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734078655204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ctmt/non_forwarding_fpga/00_src/hazard_detect.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/hazard_detect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hazard_detect " "Found entity 1: hazard_detect" {  } { { "../../non_forwarding_fpga/00_src/hazard_detect.sv" "" { Text "D:/CTMT/non_forwarding_fpga/00_src/hazard_detect.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734078655207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734078655207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ctmt/non_forwarding_fpga/00_src/wb/wb_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/wb/wb_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 WB_stage " "Found entity 1: WB_stage" {  } { { "../../non_forwarding_fpga/00_src/WB/WB_stage.sv" "" { Text "D:/CTMT/non_forwarding_fpga/00_src/WB/WB_stage.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734078655209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734078655209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ctmt/non_forwarding_fpga/00_src/ma/lsu/00_src/pc_gen.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/ma/lsu/00_src/pc_gen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc_gen " "Found entity 1: pc_gen" {  } { { "../../non_forwarding_fpga/00_src/MA/lsu/00_src/pc_gen.sv" "" { Text "D:/CTMT/non_forwarding_fpga/00_src/MA/lsu/00_src/pc_gen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734078655212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734078655212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ctmt/non_forwarding_fpga/00_src/ma/lsu/00_src/output_bank.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/ma/lsu/00_src/output_bank.sv" { { "Info" "ISGN_ENTITY_NAME" "1 output_bank " "Found entity 1: output_bank" {  } { { "../../non_forwarding_fpga/00_src/MA/lsu/00_src/output_bank.sv" "" { Text "D:/CTMT/non_forwarding_fpga/00_src/MA/lsu/00_src/output_bank.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734078655215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734078655215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ctmt/non_forwarding_fpga/00_src/ma/lsu/00_src/out_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/ma/lsu/00_src/out_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 out_mux " "Found entity 1: out_mux" {  } { { "../../non_forwarding_fpga/00_src/MA/lsu/00_src/out_mux.sv" "" { Text "D:/CTMT/non_forwarding_fpga/00_src/MA/lsu/00_src/out_mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734078655218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734078655218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ctmt/non_forwarding_fpga/00_src/ma/lsu/00_src/mux_4to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/ma/lsu/00_src/mux_4to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4to1 " "Found entity 1: mux_4to1" {  } { { "../../non_forwarding_fpga/00_src/MA/lsu/00_src/mux_4to1.sv" "" { Text "D:/CTMT/non_forwarding_fpga/00_src/MA/lsu/00_src/mux_4to1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734078655220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734078655220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ctmt/non_forwarding_fpga/00_src/ma/lsu/00_src/lsu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/ma/lsu/00_src/lsu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LSU " "Found entity 1: LSU" {  } { { "../../non_forwarding_fpga/00_src/MA/lsu/00_src/LSU.sv" "" { Text "D:/CTMT/non_forwarding_fpga/00_src/MA/lsu/00_src/LSU.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734078655223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734078655223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ctmt/non_forwarding_fpga/00_src/ma/lsu/00_src/input_bank.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/ma/lsu/00_src/input_bank.sv" { { "Info" "ISGN_ENTITY_NAME" "1 input_bank " "Found entity 1: input_bank" {  } { { "../../non_forwarding_fpga/00_src/MA/lsu/00_src/input_bank.sv" "" { Text "D:/CTMT/non_forwarding_fpga/00_src/MA/lsu/00_src/input_bank.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734078655227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734078655227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ctmt/non_forwarding_fpga/00_src/ma/lsu/00_src/dmem.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/ma/lsu/00_src/dmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "../../non_forwarding_fpga/00_src/MA/lsu/00_src/dmem.sv" "" { Text "D:/CTMT/non_forwarding_fpga/00_src/MA/lsu/00_src/dmem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734078655230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734078655230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ctmt/non_forwarding_fpga/00_src/ma/lsu/00_src/decoder_2to4.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/ma/lsu/00_src/decoder_2to4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_2to4 " "Found entity 1: decoder_2to4" {  } { { "../../non_forwarding_fpga/00_src/MA/lsu/00_src/decoder_2to4.sv" "" { Text "D:/CTMT/non_forwarding_fpga/00_src/MA/lsu/00_src/decoder_2to4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734078655233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734078655233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ctmt/non_forwarding_fpga/00_src/ma/lsu/00_src/decode_buf.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/ma/lsu/00_src/decode_buf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decode_buf " "Found entity 1: decode_buf" {  } { { "../../non_forwarding_fpga/00_src/MA/lsu/00_src/decode_buf.sv" "" { Text "D:/CTMT/non_forwarding_fpga/00_src/MA/lsu/00_src/decode_buf.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734078655235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734078655235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ctmt/non_forwarding_fpga/00_src/if/register_nor.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/if/register_nor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_nor " "Found entity 1: register_nor" {  } { { "../../non_forwarding_fpga/00_src/IF/register_nor.sv" "" { Text "D:/CTMT/non_forwarding_fpga/00_src/IF/register_nor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734078655239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734078655239 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "pc_reg.sv(8) " "Verilog HDL Event Control warning at pc_reg.sv(8): Event Control contains a complex event expression" {  } { { "../../non_forwarding_fpga/00_src/IF/pc_reg.sv" "" { Text "D:/CTMT/non_forwarding_fpga/00_src/IF/pc_reg.sv" 8 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Quartus II" 0 -1 1734078655241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ctmt/non_forwarding_fpga/00_src/if/pc_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/if/pc_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc_reg " "Found entity 1: pc_reg" {  } { { "../../non_forwarding_fpga/00_src/IF/pc_reg.sv" "" { Text "D:/CTMT/non_forwarding_fpga/00_src/IF/pc_reg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734078655241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734078655241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ctmt/non_forwarding_fpga/00_src/if/pc_plus4.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/if/pc_plus4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc_plus4 " "Found entity 1: pc_plus4" {  } { { "../../non_forwarding_fpga/00_src/IF/pc_plus4.sv" "" { Text "D:/CTMT/non_forwarding_fpga/00_src/IF/pc_plus4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734078655244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734078655244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ctmt/non_forwarding_fpga/00_src/if/imem.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/if/imem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "../../non_forwarding_fpga/00_src/IF/imem.sv" "" { Text "D:/CTMT/non_forwarding_fpga/00_src/IF/imem.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734078655248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734078655248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ctmt/non_forwarding_fpga/00_src/if/if_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/if/if_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IF_stage " "Found entity 1: IF_stage" {  } { { "../../non_forwarding_fpga/00_src/IF/IF_stage.sv" "" { Text "D:/CTMT/non_forwarding_fpga/00_src/IF/IF_stage.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734078655253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734078655253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ctmt/non_forwarding_fpga/00_src/if/if_buf.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/if/if_buf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IF_buf " "Found entity 1: IF_buf" {  } { { "../../non_forwarding_fpga/00_src/IF/IF_buf.sv" "" { Text "D:/CTMT/non_forwarding_fpga/00_src/IF/IF_buf.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734078655258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734078655258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ctmt/non_forwarding_fpga/00_src/id/brc/00_src/mux_2to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/id/brc/00_src/mux_2to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1 " "Found entity 1: mux_2to1" {  } { { "../../non_forwarding_fpga/00_src/ID/BRC/00_src/mux_2to1.sv" "" { Text "D:/CTMT/non_forwarding_fpga/00_src/ID/BRC/00_src/mux_2to1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734078655261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734078655261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ctmt/non_forwarding_fpga/00_src/id/brc/00_src/cla_32bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/id/brc/00_src/cla_32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cla_32bit " "Found entity 1: cla_32bit" {  } { { "../../non_forwarding_fpga/00_src/ID/BRC/00_src/cla_32bit.sv" "" { Text "D:/CTMT/non_forwarding_fpga/00_src/ID/BRC/00_src/cla_32bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734078655264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734078655264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ctmt/non_forwarding_fpga/00_src/id/brc/00_src/cla_4bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/id/brc/00_src/cla_4bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cla_4bit " "Found entity 1: cla_4bit" {  } { { "../../non_forwarding_fpga/00_src/ID/BRC/00_src/cla_4bit.sv" "" { Text "D:/CTMT/non_forwarding_fpga/00_src/ID/BRC/00_src/cla_4bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734078655266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734078655266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ctmt/non_forwarding_fpga/00_src/id/brc/00_src/brc.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/id/brc/00_src/brc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BRC " "Found entity 1: BRC" {  } { { "../../non_forwarding_fpga/00_src/ID/BRC/00_src/BRC.sv" "" { Text "D:/CTMT/non_forwarding_fpga/00_src/ID/BRC/00_src/BRC.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734078655269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734078655269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ctmt/non_forwarding_fpga/00_src/ex/alu/xor_32bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/ex/alu/xor_32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xor_32bit " "Found entity 1: xor_32bit" {  } { { "../../non_forwarding_fpga/00_src/EX/alu/xor_32bit.sv" "" { Text "D:/CTMT/non_forwarding_fpga/00_src/EX/alu/xor_32bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734078655272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734078655272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ctmt/non_forwarding_fpga/00_src/ex/alu/subtractor.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/ex/alu/subtractor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 subtractor " "Found entity 1: subtractor" {  } { { "../../non_forwarding_fpga/00_src/EX/alu/subtractor.sv" "" { Text "D:/CTMT/non_forwarding_fpga/00_src/EX/alu/subtractor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734078655274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734078655274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ctmt/non_forwarding_fpga/00_src/ex/alu/sra.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/ex/alu/sra.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sra " "Found entity 1: sra" {  } { { "../../non_forwarding_fpga/00_src/EX/alu/sra.sv" "" { Text "D:/CTMT/non_forwarding_fpga/00_src/EX/alu/sra.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734078655277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734078655277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ctmt/non_forwarding_fpga/00_src/ex/alu/sltu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/ex/alu/sltu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sltu " "Found entity 1: sltu" {  } { { "../../non_forwarding_fpga/00_src/EX/alu/sltu.sv" "" { Text "D:/CTMT/non_forwarding_fpga/00_src/EX/alu/sltu.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734078655279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734078655279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ctmt/non_forwarding_fpga/00_src/ex/alu/slt.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/ex/alu/slt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slt " "Found entity 1: slt" {  } { { "../../non_forwarding_fpga/00_src/EX/alu/slt.sv" "" { Text "D:/CTMT/non_forwarding_fpga/00_src/EX/alu/slt.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734078655282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734078655282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ctmt/non_forwarding_fpga/00_src/ex/alu/slr.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/ex/alu/slr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slr " "Found entity 1: slr" {  } { { "../../non_forwarding_fpga/00_src/EX/alu/slr.sv" "" { Text "D:/CTMT/non_forwarding_fpga/00_src/EX/alu/slr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734078655284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734078655284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ctmt/non_forwarding_fpga/00_src/ex/alu/sll.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/ex/alu/sll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sll " "Found entity 1: sll" {  } { { "../../non_forwarding_fpga/00_src/EX/alu/sll.sv" "" { Text "D:/CTMT/non_forwarding_fpga/00_src/EX/alu/sll.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734078655287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734078655287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ctmt/non_forwarding_fpga/00_src/ex/alu/or_32bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/ex/alu/or_32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or_32bit " "Found entity 1: or_32bit" {  } { { "../../non_forwarding_fpga/00_src/EX/alu/or_32bit.sv" "" { Text "D:/CTMT/non_forwarding_fpga/00_src/EX/alu/or_32bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734078655289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734078655289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ctmt/non_forwarding_fpga/00_src/ex/alu/full_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/ex/alu/full_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "../../non_forwarding_fpga/00_src/EX/alu/full_adder.sv" "" { Text "D:/CTMT/non_forwarding_fpga/00_src/EX/alu/full_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734078655291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734078655291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ctmt/non_forwarding_fpga/00_src/ex/alu/and_32bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/ex/alu/and_32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and_32bit " "Found entity 1: and_32bit" {  } { { "../../non_forwarding_fpga/00_src/EX/alu/and_32bit.sv" "" { Text "D:/CTMT/non_forwarding_fpga/00_src/EX/alu/and_32bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734078655294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734078655294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ctmt/non_forwarding_fpga/00_src/ex/alu/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/ex/alu/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../../non_forwarding_fpga/00_src/EX/alu/alu.sv" "" { Text "D:/CTMT/non_forwarding_fpga/00_src/EX/alu/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734078655296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734078655296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ctmt/non_forwarding_fpga/00_src/ex/alu/adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/ex/alu/adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "../../non_forwarding_fpga/00_src/EX/alu/adder.sv" "" { Text "D:/CTMT/non_forwarding_fpga/00_src/EX/alu/adder.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734078655298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734078655298 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "WB_rd_wren non_forwarding.sv(109) " "Verilog HDL Implicit Net warning at non_forwarding.sv(109): created implicit net for \"WB_rd_wren\"" {  } { { "../../non_forwarding_fpga/00_src/non_forwarding.sv" "" { Text "D:/CTMT/non_forwarding_fpga/00_src/non_forwarding.sv" 109 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734078655298 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o_ACK LSU.sv(49) " "Verilog HDL Implicit Net warning at LSU.sv(49): created implicit net for \"o_ACK\"" {  } { { "../../non_forwarding_fpga/00_src/MA/lsu/00_src/LSU.sv" "" { Text "D:/CTMT/non_forwarding_fpga/00_src/MA/lsu/00_src/LSU.sv" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734078655299 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "non_forwarding " "Elaborating entity \"non_forwarding\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1734078655341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_stage IF_stage:IF_block " "Elaborating entity \"IF_stage\" for hierarchy \"IF_stage:IF_block\"" {  } { { "../../non_forwarding_fpga/00_src/non_forwarding.sv" "IF_block" { Text "D:/CTMT/non_forwarding_fpga/00_src/non_forwarding.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734078655348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1 IF_stage:IF_block\|mux_2to1:mux_pc_sel " "Elaborating entity \"mux_2to1\" for hierarchy \"IF_stage:IF_block\|mux_2to1:mux_pc_sel\"" {  } { { "../../non_forwarding_fpga/00_src/IF/IF_stage.sv" "mux_pc_sel" { Text "D:/CTMT/non_forwarding_fpga/00_src/IF/IF_stage.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734078655351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_reg IF_stage:IF_block\|pc_reg:pc_reg_block " "Elaborating entity \"pc_reg\" for hierarchy \"IF_stage:IF_block\|pc_reg:pc_reg_block\"" {  } { { "../../non_forwarding_fpga/00_src/IF/IF_stage.sv" "pc_reg_block" { Text "D:/CTMT/non_forwarding_fpga/00_src/IF/IF_stage.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734078655354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_plus4 IF_stage:IF_block\|pc_plus4:pc_plus4_block " "Elaborating entity \"pc_plus4\" for hierarchy \"IF_stage:IF_block\|pc_plus4:pc_plus4_block\"" {  } { { "../../non_forwarding_fpga/00_src/IF/IF_stage.sv" "pc_plus4_block" { Text "D:/CTMT/non_forwarding_fpga/00_src/IF/IF_stage.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734078655356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem IF_stage:IF_block\|imem:imem_block " "Elaborating entity \"imem\" for hierarchy \"IF_stage:IF_block\|imem:imem_block\"" {  } { { "../../non_forwarding_fpga/00_src/IF/IF_stage.sv" "imem_block" { Text "D:/CTMT/non_forwarding_fpga/00_src/IF/IF_stage.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734078655359 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "24 0 2047 imem.sv(15) " "Verilog HDL warning at imem.sv(15): number of words (24) in memory file does not match the number of elements in the address range \[0:2047\]" {  } { { "../../non_forwarding_fpga/00_src/IF/imem.sv" "" { Text "D:/CTMT/non_forwarding_fpga/00_src/IF/imem.sv" 15 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1734078655360 "|non_forwarding|IF_stage:IF_block|imem:imem_block"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 imem.sv(11) " "Net \"mem.data_a\" at imem.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../../non_forwarding_fpga/00_src/IF/imem.sv" "" { Text "D:/CTMT/non_forwarding_fpga/00_src/IF/imem.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1734078655360 "|non_forwarding|IF_stage:IF_block|imem:imem_block"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 imem.sv(11) " "Net \"mem.waddr_a\" at imem.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../../non_forwarding_fpga/00_src/IF/imem.sv" "" { Text "D:/CTMT/non_forwarding_fpga/00_src/IF/imem.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1734078655360 "|non_forwarding|IF_stage:IF_block|imem:imem_block"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 imem.sv(11) " "Net \"mem.we_a\" at imem.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../../non_forwarding_fpga/00_src/IF/imem.sv" "" { Text "D:/CTMT/non_forwarding_fpga/00_src/IF/imem.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1734078655360 "|non_forwarding|IF_stage:IF_block|imem:imem_block"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_buf IF_buf:IF_buf_block " "Elaborating entity \"IF_buf\" for hierarchy \"IF_buf:IF_buf_block\"" {  } { { "../../non_forwarding_fpga/00_src/non_forwarding.sv" "IF_buf_block" { Text "D:/CTMT/non_forwarding_fpga/00_src/non_forwarding.sv" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734078655362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_nor IF_buf:IF_buf_block\|register_nor:inst_delay " "Elaborating entity \"register_nor\" for hierarchy \"IF_buf:IF_buf_block\|register_nor:inst_delay\"" {  } { { "../../non_forwarding_fpga/00_src/IF/IF_buf.sv" "inst_delay" { Text "D:/CTMT/non_forwarding_fpga/00_src/IF/IF_buf.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734078655364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MA_stage MA_stage:MA_stage_block " "Elaborating entity \"MA_stage\" for hierarchy \"MA_stage:MA_stage_block\"" {  } { { "../../non_forwarding_fpga/00_src/non_forwarding.sv" "MA_stage_block" { Text "D:/CTMT/non_forwarding_fpga/00_src/non_forwarding.sv" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734078655406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LSU MA_stage:MA_stage_block\|LSU:lsu_block " "Elaborating entity \"LSU\" for hierarchy \"MA_stage:MA_stage_block\|LSU:lsu_block\"" {  } { { "../../non_forwarding_fpga/00_src/MA/MA_stage.sv" "lsu_block" { Text "D:/CTMT/non_forwarding_fpga/00_src/MA/MA_stage.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734078655410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input_bank MA_stage:MA_stage_block\|LSU:lsu_block\|input_bank:input_buff " "Elaborating entity \"input_bank\" for hierarchy \"MA_stage:MA_stage_block\|LSU:lsu_block\|input_bank:input_buff\"" {  } { { "../../non_forwarding_fpga/00_src/MA/lsu/00_src/LSU.sv" "input_buff" { Text "D:/CTMT/non_forwarding_fpga/00_src/MA/lsu/00_src/LSU.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734078655413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_nor MA_stage:MA_stage_block\|LSU:lsu_block\|input_bank:input_buff\|register_nor:buttons_buf " "Elaborating entity \"register_nor\" for hierarchy \"MA_stage:MA_stage_block\|LSU:lsu_block\|input_bank:input_buff\|register_nor:buttons_buf\"" {  } { { "../../non_forwarding_fpga/00_src/MA/lsu/00_src/input_bank.sv" "buttons_buf" { Text "D:/CTMT/non_forwarding_fpga/00_src/MA/lsu/00_src/input_bank.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734078655416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4to1 MA_stage:MA_stage_block\|LSU:lsu_block\|input_bank:input_buff\|mux_4to1:mux " "Elaborating entity \"mux_4to1\" for hierarchy \"MA_stage:MA_stage_block\|LSU:lsu_block\|input_bank:input_buff\|mux_4to1:mux\"" {  } { { "../../non_forwarding_fpga/00_src/MA/lsu/00_src/input_bank.sv" "mux" { Text "D:/CTMT/non_forwarding_fpga/00_src/MA/lsu/00_src/input_bank.sv" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734078655423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_buf MA_stage:MA_stage_block\|LSU:lsu_block\|decode_buf:sel_buf " "Elaborating entity \"decode_buf\" for hierarchy \"MA_stage:MA_stage_block\|LSU:lsu_block\|decode_buf:sel_buf\"" {  } { { "../../non_forwarding_fpga/00_src/MA/lsu/00_src/LSU.sv" "sel_buf" { Text "D:/CTMT/non_forwarding_fpga/00_src/MA/lsu/00_src/LSU.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734078655426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "output_bank MA_stage:MA_stage_block\|LSU:lsu_block\|output_bank:output_buf " "Elaborating entity \"output_bank\" for hierarchy \"MA_stage:MA_stage_block\|LSU:lsu_block\|output_bank:output_buf\"" {  } { { "../../non_forwarding_fpga/00_src/MA/lsu/00_src/LSU.sv" "output_buf" { Text "D:/CTMT/non_forwarding_fpga/00_src/MA/lsu/00_src/LSU.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734078655428 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "addr_word output_bank.sv(34) " "Verilog HDL or VHDL warning at output_bank.sv(34): object \"addr_word\" assigned a value but never read" {  } { { "../../non_forwarding_fpga/00_src/MA/lsu/00_src/output_bank.sv" "" { Text "D:/CTMT/non_forwarding_fpga/00_src/MA/lsu/00_src/output_bank.sv" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1734078655430 "|non_forwarding|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "output_bank.sv(55) " "Verilog HDL Case Statement warning at output_bank.sv(55): incomplete case statement has no default case item" {  } { { "../../non_forwarding_fpga/00_src/MA/lsu/00_src/output_bank.sv" "" { Text "D:/CTMT/non_forwarding_fpga/00_src/MA/lsu/00_src/output_bank.sv" 55 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1734078655431 "|non_forwarding|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf"}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT" "output_bank.sv(170) " "Verilog HDL unsupported feature error at output_bank.sv(170): Procedural Continuous Assignment to register is not supported" {  } { { "../../non_forwarding_fpga/00_src/MA/lsu/00_src/output_bank.sv" "" { Text "D:/CTMT/non_forwarding_fpga/00_src/MA/lsu/00_src/output_bank.sv" 170 0 0 } }  } 0 10043 "Verilog HDL unsupported feature error at %1!s!: Procedural Continuous Assignment to register is not supported" 0 0 "Quartus II" 0 -1 1734078655434 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "MA_stage:MA_stage_block\|LSU:lsu_block\|output_bank:output_buf " "Can't elaborate user hierarchy \"MA_stage:MA_stage_block\|LSU:lsu_block\|output_bank:output_buf\"" {  } { { "../../non_forwarding_fpga/00_src/MA/lsu/00_src/LSU.sv" "output_buf" { Text "D:/CTMT/non_forwarding_fpga/00_src/MA/lsu/00_src/LSU.sv" 86 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734078655435 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 11 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4579 " "Peak virtual memory: 4579 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1734078655528 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Dec 13 15:30:55 2024 " "Processing ended: Fri Dec 13 15:30:55 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1734078655528 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1734078655528 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1734078655528 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1734078655528 ""}
