/****************************************************************************** */
/*        Software         : TSMC MEMORY COMPILER tsn28hpm2prf_2011.06.06.110c */
/*        Technology       : TSMC 28nm CMOS LOGIC High Performance Mobile 1P10M HKMG CU_ELK 0.9V */
/*        Memory Type      : TSMC 28nm High Performance Mobile Two Port Register File */
/*                         : with d240 bit cell SVT periphery */
/*        Library Name     : ts6n28hpma256x64m4f (user specify : TS6N28HPMA256X64M4F) */
/*        Library Version  : 110c */
/*        Generated Time   : 2013/09/17, 17:42:29 */
/****************************************************************************** */
/****************************************************************************** */
/*                                                                              */
/*!!STATEMENT OF USE                                                              */
/*                                                                              */
/*This information contains confidential and proprietary information of TSMC.   */
/*No part of this information may be reproduced, transmitted, transcribed,      */
/*stored in a retrieval system, or translated into any human or computer        */
/*language, in any form or by any means, electronic, mechanical, magnetic,      */
/*optical, chemical, manual, or otherwise, without the prior written permission */
/*of TSMC. This information was prepared for informational purpose and is for   */
/*use by TSMC's customers only. TSMC reserves the right to make changes in the  */
/*information at any time and without notice.                                   */
/*                                                                              */
/****************************************************************************** */
/*#*Template Version : S_03_23301***************************************************************/
/*#**********************************************************************************************/

library(ts6n28hpma256x64m4f_tt0p9v85c) {
    technology (cmos) ;
    delay_model         : table_lookup ;
    date                : "2012 " ;
    comment             : "Copyright TSMC" ;
    revision            : v1.0 ;
    simulation          : true ;
    nom_process         : 1 ;
    nom_temperature     : 85.0000 ;
    nom_voltage         : 0.9000 ;
    voltage_map(VDD, 0.9000);
    voltage_map(VSS, 0.0);
    operating_conditions("tt0p9v85c"){
        process     : 1 ;
        temperature : 85.0000 ;
        voltage     : 0.9000 ;
        tree_type   : "balanced_tree" ;
    }
    default_operating_conditions    : tt0p9v85c ;
    default_fanout_load             : 1 ;
    default_inout_pin_cap           : 0.0 ;
    default_input_pin_cap           : 1.0 ;
    default_output_pin_cap          : 0.0 ;
    default_cell_leakage_power      : 0.0 ;
    default_leakage_power_density   : 0.0 ;
    default_max_transition  : 0.3630 ;
    
    slew_lower_threshold_pct_rise   :  10 ;
    slew_upper_threshold_pct_rise   :  90 ;
    slew_derate_from_library        : 1.00 ;
    input_threshold_pct_fall        : 50 ;
    output_threshold_pct_fall       : 50 ;
    input_threshold_pct_rise        : 50 ;
    output_threshold_pct_rise       : 50 ;
    slew_lower_threshold_pct_fall   : 10 ;
    slew_upper_threshold_pct_fall   : 90 ;
    k_volt_cell_leakage_power       : 0.0 ;
    k_temp_cell_leakage_power       : 0.0 ;
    k_process_cell_leakage_power    : 0.0 ;
    k_volt_internal_power           : 0.0 ;
    k_temp_internal_power           : 0.0 ;
    k_process_internal_power        : 0.0 ;

    capacitive_load_unit (1,pf) ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;
    pulling_resistance_unit : "1kohm" ;
    library_features(report_delay_calculation) ;
    library_features(report_power_calculation) ;
    define_cell_area (pad_drivers,pad_driver_sites) ;

    
    lu_table_template (clktran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.006000, 0.029000, 0.058000, 0.118000, 0.363000" ) ;
    }
    lu_table_template (asyntran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.006000, 0.029000, 0.058000, 0.118000, 0.363000" ) ;
    }
    lu_table_template (sram_load_template) {
         variable_1 : total_output_net_capacitance ;
         index_1 ( "0.002000, 0.019000, 0.042000, 0.132000, 0.358000" ) ;
    }
    lu_table_template (sig2sram_constraint_template) {
         variable_1 : related_pin_transition ;
         variable_2 : constrained_pin_transition ;
         index_1 ( "0.006000, 0.029000, 0.058000, 0.118000, 0.363000" ) ;
         index_2 ( "0.006000, 0.029000, 0.058000, 0.118000, 0.363000" ) ;
    }
    lu_table_template (sig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.006000, 0.029000, 0.058000, 0.118000, 0.363000" ) ;
         index_2 ( "0.002000, 0.019000, 0.042000, 0.132000, 0.358000" ) ;
    } 
    lu_table_template (asig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.006000, 0.029000, 0.058000, 0.118000, 0.363000" ) ;
         index_2 ( "0.002000, 0.019000, 0.042000, 0.132000, 0.358000" ) ;
    }
    power_lut_template(sram_power_template) {
         variable_1 : total_output_net_capacitance ;
         index_1 ( "0.002000, 0.019000, 0.042000, 0.132000, 0.358000" ) ;
    }



    type (AA_7_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 8 ;
        bit_from  : 7 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    type (AB_7_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 8 ;
        bit_from  : 7 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    type (D_63_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 64 ;
        bit_from  : 63 ;
        bit_to    : 0 ;
        downto    : true ;
    }

    
    type (Q_63_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 64 ;
        bit_from  : 63 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    
   type (RCT_1_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
   type (WCT_1_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
   type (KP_2_0) {
        base_type : array;
        data_type : bit;
        bit_width : 3;
        bit_from  : 2;
        bit_to    : 0;
        downto    : true;
    }


    
cell(TS6N28HPMA256X64M4F) {
    memory() {
        type            : ram ;
        address_width   : 8 ;
        word_width      : 64 ;
    }
    
    interface_timing     : TRUE ;
    bus_naming_style     : "%s[%d]" ;
    area                 : 15166.103975 ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;

    pg_pin(VDD) {
        voltage_name : VDD;
        pg_type : primary_power;
    }
    pg_pin(VSS) {
        voltage_name : VSS;
        pg_type : primary_ground;
    }
    
    bus(RCT) {
        bus_type : RCT_1_0 ;
        direction : input;
        capacitance : 0.0041;
        max_transition  : 0.363000 ;
        pin(RCT[1:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;



        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.0195") ;
            }
            fall_power("scalar") {
                values ("0.0195") ;
            }
        }  
        }
    }
    bus(WCT) {
        bus_type : WCT_1_0 ;
        direction : input;
        capacitance : 0.0046;
        max_transition  : 0.363000 ;
        pin(WCT[1:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;



        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.0195") ;
            }
            fall_power("scalar") {
                values ("0.0195") ;
            }
        }  
        }
    }
    bus(KP) {
        bus_type : KP_2_0 ;
        direction : input;
        capacitance : 0.0126;
        max_transition  : 0.363000 ;
        pin(KP[2:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;



        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.0195") ;
            }
            fall_power("scalar") {
                values ("0.0195") ;
            }
        }  
        }
    }
    
    pin(CLKW) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        direction       : input ;
        capacitance     : 0.0159 ;
        max_transition  : 0.363000 ;
        clock           : "true" ;
        pin_func_type   : active_rising ;
        

        timing () {
            
            timing_type : "min_pulse_width" ;
            related_pin : "CLKW" ;
            
            rise_constraint(clktran_constraint_template) {
                values( "0.120301, 0.127073, 0.135221, 0.147401, 0.176401" ) ;
            }
            
            fall_constraint(clktran_constraint_template) {
                values( "0.325728, 0.332500, 0.340648, 0.352827, 0.381828" ) ;
            }
        }
        
        timing() {
            
            timing_type : "minimum_period" ;
            related_pin : "CLKW" ;
            rise_constraint(clktran_constraint_template) {
                values( "0.587273, 0.594045, 0.602192, 0.614372, 0.643373" ) ;
            }
            
            fall_constraint(clktran_constraint_template) {
                values( "0.587273, 0.594045, 0.602192, 0.614372, 0.643373" ) ;
            }
        }

        
        timing() {
            timing_type   : recovery_rising ;
            related_pin   : "CLKR" ;
            when          : "(!WEB & !REB)" ;
            sdf_cond      : "AbeforeB" ;
            
            rise_constraint("scalar") {
                values ("0.6838" ) ;
            }
        }
        

        
        internal_power () {
            related_pg_pin : VDD;
            when : "!WEB";
            rise_power("scalar") {
                values ("5.3587") ;
            }
            fall_power("scalar") {
                values ("0.0") ;
            }
        }
        
        internal_power () {
            related_pg_pin : VDD;
            when : "WEB";
            rise_power("scalar") {
                values ("1.6689") ;
            }
            fall_power("scalar") {
                values ("0.0") ;
            }
        }


        

    }   /* pin(CLKW) */
    
    pin(WEB) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        direction       : input ;
        capacitance     : 0.0017 ;
        max_transition  : 0.363000 ;

        
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
             
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.229413, 0.235482, 0.242364, 0.252568, 0.276891",\
              "0.225013, 0.231083, 0.237965, 0.248169, 0.272492",\
              "0.222869, 0.228939, 0.235821, 0.246025, 0.270348",\
              "0.219680, 0.225750, 0.232632, 0.242836, 0.267159",\
              "0.214936, 0.221006, 0.227888, 0.238092, 0.262415"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.229413, 0.235482, 0.242364, 0.252568, 0.276891",\
              "0.225013, 0.231083, 0.237965, 0.248169, 0.272492",\
              "0.222869, 0.228939, 0.235821, 0.246025, 0.270348",\
              "0.219680, 0.225750, 0.232632, 0.242836, 0.267159",\
              "0.214936, 0.221006, 0.227888, 0.238092, 0.262415"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
             
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.036373, 0.036373, 0.036373, 0.036373, 0.036373",\
              "0.036373, 0.036373, 0.036373, 0.036373, 0.036373",\
              "0.042025, 0.036490, 0.036373, 0.036373, 0.036373",\
              "0.053145, 0.047611, 0.040825, 0.036373, 0.036373",\
              "0.081193, 0.075659, 0.068873, 0.059490, 0.042952"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) { 
                values ( \
              "0.036373, 0.036373, 0.036373, 0.036373, 0.036373",\
              "0.036373, 0.036373, 0.036373, 0.036373, 0.036373",\
              "0.042025, 0.036490, 0.036373, 0.036373, 0.036373",\
              "0.053145, 0.047611, 0.040825, 0.036373, 0.036373",\
              "0.081193, 0.075659, 0.068873, 0.059490, 0.042952"\
               ) ;
            }
        }
        
        
        




        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.0195") ;
            }
            fall_power("scalar") {
                values ("0.0195") ;
            }
        }  

        
    }   /* pin(WEB) */
    
    
    bus(AA) {
        bus_type        : AA_7_0 ;
        direction       : input ;
        capacitance     : 0.0016 ;
        max_transition  : 0.363000 ;

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.155736, 0.161773, 0.168484, 0.178227, 0.200372",\
              "0.150189, 0.156226, 0.162937, 0.172679, 0.194825",\
              "0.143110, 0.149147, 0.155858, 0.165601, 0.187746",\
              "0.134180, 0.140217, 0.146929, 0.156671, 0.178816",\
              "0.119247, 0.125284, 0.131996, 0.141738, 0.163883"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.155736, 0.161773, 0.168484, 0.178227, 0.200372",\
              "0.150189, 0.156226, 0.162937, 0.172679, 0.194825",\
              "0.143110, 0.149147, 0.155858, 0.165601, 0.187746",\
              "0.134180, 0.140217, 0.146929, 0.156671, 0.178816",\
              "0.119247, 0.125284, 0.131996, 0.141738, 0.163883"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.108870, 0.103434, 0.096539, 0.087103, 0.067466",\
              "0.114574, 0.109138, 0.102243, 0.092807, 0.073170",\
              "0.121495, 0.116059, 0.109165, 0.099729, 0.080092",\
              "0.133180, 0.127744, 0.120849, 0.111413, 0.091776",\
              "0.152193, 0.146757, 0.139863, 0.130427, 0.110790"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.108870, 0.103434, 0.096539, 0.087103, 0.067466",\
              "0.114574, 0.109138, 0.102243, 0.092807, 0.073170",\
              "0.121495, 0.116059, 0.109165, 0.099729, 0.080092",\
              "0.133180, 0.127744, 0.120849, 0.111413, 0.091776",\
              "0.152193, 0.146757, 0.139863, 0.130427, 0.110790"\
               ) ;
            }
        }
        
        
        pin(AA[7:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;




        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.0504") ;
            }
            fall_power("scalar") {
                values ("0.0504") ;
            }
        }   
        }
    }   /* bus(AA) */
    
    
    
    
    bus(D) {
        bus_type        : D_63_0 ;
        direction       : input ;
        capacitance     : 0.0013 ;
        max_transition  : 0.363000 ;
        memory_write() {
            address     : AA ;
            clocked_on  : CLKW ;
        }
        
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.064137, 0.070419, 0.078833, 0.093510, 0.132137",\
              "0.058590, 0.064871, 0.073286, 0.087963, 0.126589",\
              "0.051511, 0.057793, 0.066207, 0.080884, 0.119511",\
              "0.042581, 0.048863, 0.057278, 0.071954, 0.110581",\
              "0.027648, 0.033930, 0.042345, 0.057021, 0.095648"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.064137, 0.070419, 0.078833, 0.093510, 0.132137",\
              "0.058590, 0.064871, 0.073286, 0.087963, 0.126589",\
              "0.051511, 0.057793, 0.066207, 0.080884, 0.119511",\
              "0.042581, 0.048863, 0.057278, 0.071954, 0.110581",\
              "0.027648, 0.033930, 0.042345, 0.057021, 0.095648"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.156159, 0.150585, 0.143147, 0.131317, 0.108373",\
              "0.161863, 0.156290, 0.148852, 0.137021, 0.114077",\
              "0.168785, 0.163211, 0.155773, 0.143943, 0.120999",\
              "0.180469, 0.174896, 0.167458, 0.155627, 0.132683",\
              "0.199483, 0.193909, 0.186471, 0.174641, 0.151697"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.156159, 0.150585, 0.143147, 0.131317, 0.108373",\
              "0.161863, 0.156290, 0.148852, 0.137021, 0.114077",\
              "0.168785, 0.163211, 0.155773, 0.143943, 0.120999",\
              "0.180469, 0.174896, 0.167458, 0.155627, 0.132683",\
              "0.199483, 0.193909, 0.186471, 0.174641, 0.151697"\
               ) ;
            }
        }
        
        
        
        pin(D[63:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;




        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.0200") ;
            }
            fall_power("scalar") {
                values ("0.0200") ;
            }
        }
        }

    }   /* bus(D) */
    
    

    
    pin(CLKR) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        direction       : input ;
        capacitance     : 0.0231 ;
        max_transition  : 0.363000 ;
        clock           : "true" ;
        pin_func_type   : active_rising ;

        
        timing () {
            
            timing_type : "min_pulse_width" ;
            related_pin : "CLKR" ;
            
            rise_constraint(clktran_constraint_template) {
                values( "0.123676, 0.130177, 0.138297, 0.150839, 0.182327" ) ;
            }
            
            fall_constraint(clktran_constraint_template) {
                values( "0.385562, 0.392063, 0.400183, 0.412725, 0.444214" ) ;
            }
        }
        
        timing() {
            
            timing_type : "minimum_period" ;
            related_pin : "CLKR" ;
            rise_constraint(clktran_constraint_template) {
                values( "0.671618, 0.678118, 0.686239, 0.698781, 0.730269" ) ;
            }
            
            fall_constraint(clktran_constraint_template) {
                values( "0.671618, 0.678118, 0.686239, 0.698781, 0.730269" ) ;
            }
        }
        timing() {
            
            timing_type   : recovery_rising ;
            related_pin   : "CLKW" ;
            when          : "(!WEB & !REB)" ;
            sdf_cond      : "BbeforeA" ;
            
            rise_constraint("scalar") {
                values ( "0.6716" ) ;
            }
        }
        
        

        
        internal_power () {
            related_pg_pin : VDD;
            when : "!REB";

            rise_power("scalar") {
                values ("5.0204") ;
            }
            fall_power("scalar") {
                values ("0.0") ;
            }
        }
        
        
        internal_power () {
            related_pg_pin : VDD;
            when : "REB";
            rise_power("scalar") {
                values ("0.0133") ;
            }
            fall_power("scalar") {
                values ("0.0") ;
            }
        }



 
        
    }   /* pin(CLKR) */
    
    
    pin(REB) { 
        related_power_pin : VDD;
        related_ground_pin : VSS;
         direction       : input ;
        capacitance     : 0.0017 ;
        max_transition  : 0.363000 ;
        
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.231547, 0.237615, 0.244520, 0.254784, 0.279316",\
              "0.227124, 0.233193, 0.240097, 0.250361, 0.274893",\
              "0.224910, 0.230979, 0.237883, 0.248147, 0.272680",\
              "0.221588, 0.227657, 0.234561, 0.244825, 0.269358",\
              "0.216604, 0.222672, 0.229577, 0.239840, 0.264373"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.231547, 0.237615, 0.244520, 0.254784, 0.279316",\
              "0.227124, 0.233193, 0.240097, 0.250361, 0.274893",\
              "0.224910, 0.230979, 0.237883, 0.248147, 0.272680",\
              "0.221588, 0.227657, 0.234561, 0.244825, 0.269358",\
              "0.216604, 0.222672, 0.229577, 0.239840, 0.264373"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.035684, 0.035684, 0.035684, 0.035684, 0.035684",\
              "0.036091, 0.035684, 0.035684, 0.035684, 0.035684",\
              "0.043783, 0.038249, 0.035684, 0.035684, 0.035684",\
              "0.054856, 0.049321, 0.042500, 0.035684, 0.035684",\
              "0.082694, 0.077160, 0.070339, 0.060857, 0.041408"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) { 
                values ( \
              "0.035684, 0.035684, 0.035684, 0.035684, 0.035684",\
              "0.036091, 0.035684, 0.035684, 0.035684, 0.035684",\
              "0.043783, 0.038249, 0.035684, 0.035684, 0.035684",\
              "0.054856, 0.049321, 0.042500, 0.035684, 0.035684",\
              "0.082694, 0.077160, 0.070339, 0.060857, 0.041408"\
               ) ;
            }
        }
        
        
        




        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.0257") ;
            }
            fall_power("scalar") {
                values ("0.0257") ;
            }
        }  
    }   /* pin(REB) */
    
    
    bus(AB) {
        bus_type        : AB_7_0 ;
        direction       : input ;
        capacitance     : 0.0016 ;
        max_transition  : 0.363000 ;
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
            when            :"(!REB)" ;
            sdf_cond        :"RE" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.251275, 0.257288, 0.263973, 0.273674, 0.295681",\
              "0.246832, 0.252845, 0.259530, 0.269231, 0.291238",\
              "0.245499, 0.251512, 0.258197, 0.267898, 0.289905",\
              "0.243766, 0.249779, 0.256464, 0.266165, 0.288172",\
              "0.241513, 0.247527, 0.254211, 0.263912, 0.285920"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.251275, 0.257288, 0.263973, 0.273674, 0.295681",\
              "0.246832, 0.252845, 0.259530, 0.269231, 0.291238",\
              "0.245499, 0.251512, 0.258197, 0.267898, 0.289905",\
              "0.243766, 0.249779, 0.256464, 0.266165, 0.288172",\
              "0.241513, 0.247527, 0.254211, 0.263912, 0.285920"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
            when            :"(!REB)" ;
            sdf_cond        :"RE" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.108368, 0.102964, 0.096092, 0.086611, 0.066774",\
              "0.112811, 0.107407, 0.100535, 0.091054, 0.071217",\
              "0.114144, 0.108740, 0.101868, 0.092387, 0.072550",\
              "0.115877, 0.110473, 0.103601, 0.094120, 0.074283",\
              "0.118129, 0.112726, 0.105854, 0.096372, 0.076535"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.108368, 0.102964, 0.096092, 0.086611, 0.066774",\
              "0.112811, 0.107407, 0.100535, 0.091054, 0.071217",\
              "0.114144, 0.108740, 0.101868, 0.092387, 0.072550",\
              "0.115877, 0.110473, 0.103601, 0.094120, 0.074283",\
              "0.118129, 0.112726, 0.105854, 0.096372, 0.076535"\
               ) ;
            }
        }
        
        
        pin(AB[7:0]) { 
            related_power_pin : VDD;
            related_ground_pin : VSS;




        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.0504") ;
            }
            fall_power("scalar") {
                values ("0.0504") ;
            }
        }  
        }

    }   /* bus(AB) */
    
    
    
    
    bus(Q) {
        bus_type        : Q_63_0 ;
        direction       : output ;
        max_capacitance : 0.3580 ;
        memory_read() {
            address     : AB ;
        }
        timing() {
            related_pin   : "CLKR" ;
            timing_type   : rising_edge ;
            timing_sense  : non_unate ;

            when          : "!REB" ;
            sdf_cond      : "!REB" ;

            cell_rise(sig2sram_delay_template) {
                values ( \
              "0.340008, 0.355480, 0.369309, 0.415081, 0.527696",\
              "0.345491, 0.360964, 0.374793, 0.420564, 0.533179",\
              "0.350199, 0.365671, 0.379500, 0.425272, 0.537887",\
              "0.358947, 0.374419, 0.388248, 0.434020, 0.546635",\
              "0.375205, 0.390678, 0.404507, 0.450278, 0.564182"\
               ) ;
            }
            
            cell_fall(sig2sram_delay_template) {
                values ( \
              "0.340008, 0.355480, 0.369309, 0.415081, 0.527696",\
              "0.345491, 0.360964, 0.374793, 0.420564, 0.533179",\
              "0.350199, 0.365671, 0.379500, 0.425272, 0.537887",\
              "0.358947, 0.374419, 0.388248, 0.434020, 0.546635",\
              "0.375205, 0.390678, 0.404507, 0.450278, 0.564182"\
               ) ;
            }
            
            retaining_rise(sig2sram_delay_template) {
                values ( \
              "0.179338, 0.192733, 0.204636, 0.241688, 0.324446",\
              "0.184821, 0.198216, 0.210119, 0.247171, 0.328833",\
              "0.189528, 0.202924, 0.214826, 0.251879, 0.332599",\
              "0.198277, 0.211672, 0.223574, 0.260627, 0.339597",\
              "0.214535, 0.227930, 0.239833, 0.276885, 0.352604"\
               ) ;
            }
            
            retaining_fall(sig2sram_delay_template) {
                values ( \
              "0.179338, 0.192733, 0.204636, 0.241688, 0.324446",\
              "0.184821, 0.198216, 0.210119, 0.247171, 0.328833",\
              "0.189528, 0.202924, 0.214826, 0.251879, 0.332599",\
              "0.198277, 0.211672, 0.223574, 0.260627, 0.339597",\
              "0.214535, 0.227930, 0.239833, 0.276885, 0.352604"\
               ) ;
            }
            
            rise_transition(sram_load_template) {
                values ( "0.027224, 0.044766, 0.067742, 0.166058, 0.428912" ) ;

            }
            
            fall_transition(sram_load_template) {
                values ( "0.027224, 0.044766, 0.067742, 0.166058, 0.428912" ) ;

            }
            
            retain_rise_slew(sram_load_template) {
                values ( "0.027224, 0.044766, 0.067742, 0.166058, 0.428912" ) ;
            }
            
            retain_fall_slew(sram_load_template) {
                values ( "0.027224, 0.044766, 0.067742, 0.166058, 0.428912" ) ;
            }
        }





        pin(Q[63:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
            power_down_function : "!VDD  + VSS";
        internal_power () {
            related_pg_pin : VDD;
            rise_power(sram_power_template) {
                values ("0.004837, 0.019316, 0.039902, 0.120057, 0.329680") ;
            }
            fall_power(sram_power_template) {
                values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000") ;
            }
        }
	    }
    } /* bus(Q) */
    
    
    




    

    






  leakage_power () {
    related_pg_pin : VDD;
    value : 217.3977;
  }
}   /* cell() */

}   /* library() */

