Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Dec 19 14:39:28 2024
| Host         : DESKTOP-AAMUOAI running 64-bit major release  (build 9200)
| Command      : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
| Design       : design_1_wrapper
| Device       : xczu3eg-sbva484-1-i
| Speed File   : -1
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+------------+-----------+-------+
|          Site Type         |  Used | Fixed | Prohibited | Available | Util% |
+----------------------------+-------+-------+------------+-----------+-------+
| CLB LUTs                   |  5294 |     0 |          0 |     70560 |  7.50 |
|   LUT as Logic             |  5090 |     0 |          0 |     70560 |  7.21 |
|   LUT as Memory            |   204 |     0 |          0 |     28800 |  0.71 |
|     LUT as Distributed RAM |    20 |     0 |            |           |       |
|     LUT as Shift Register  |   184 |     0 |            |           |       |
| CLB Registers              | 12993 |     0 |          0 |    141120 |  9.21 |
|   Register as Flip Flop    | 12993 |     0 |          0 |    141120 |  9.21 |
|   Register as Latch        |     0 |     0 |          0 |    141120 |  0.00 |
| CARRY8                     |    47 |     0 |          0 |      8820 |  0.53 |
| F7 Muxes                   |  1090 |     0 |          0 |     35280 |  3.09 |
| F8 Muxes                   |   508 |     0 |          0 |     17640 |  2.88 |
| F9 Muxes                   |     0 |     0 |          0 |      8820 |  0.00 |
+----------------------------+-------+-------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 43    |          Yes |           - |          Set |
| 9919  |          Yes |           - |        Reset |
| 38    |          Yes |         Set |            - |
| 2993  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+------------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+-------+-------+------------+-----------+-------+
| CLB                                        |  2582 |     0 |          0 |      8820 | 29.27 |
|   CLBL                                     |  1648 |     0 |            |           |       |
|   CLBM                                     |   934 |     0 |            |           |       |
| LUT as Logic                               |  5090 |     0 |          0 |     70560 |  7.21 |
|   using O5 output only                     |    70 |       |            |           |       |
|   using O6 output only                     |  4187 |       |            |           |       |
|   using O5 and O6                          |   833 |       |            |           |       |
| LUT as Memory                              |   204 |     0 |          0 |     28800 |  0.71 |
|   LUT as Distributed RAM                   |    20 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |     0 |       |            |           |       |
|     using O5 and O6                        |    20 |       |            |           |       |
|   LUT as Shift Register                    |   184 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |    42 |       |            |           |       |
|     using O5 and O6                        |   142 |       |            |           |       |
| CLB Registers                              | 12993 |     0 |          0 |    141120 |  9.21 |
|   Register driven from within the CLB      |  1984 |       |            |           |       |
|   Register driven from outside the CLB     | 11009 |       |            |           |       |
|     LUT in front of the register is unused |  8319 |       |            |           |       |
|     LUT in front of the register is used   |  2690 |       |            |           |       |
| Unique Control Sets                        |   489 |       |          0 |     17640 |  2.77 |
+--------------------------------------------+-------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    |    5 |     0 |          0 |       216 |  2.31 |
|   RAMB36/FIFO*    |    5 |     0 |          0 |       216 |  2.31 |
|     RAMB36E2 only |    5 |       |            |           |       |
|   RAMB18          |    0 |     0 |          0 |       432 |  0.00 |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| DSPs           |   12 |     0 |          0 |       360 |  3.33 |
|   DSP48E2 only |   12 |       |            |           |       |
+----------------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |    0 |     0 |          0 |        82 |  0.00 |
| HPIOB_M          |    0 |     0 |          0 |        26 |  0.00 |
| HPIOB_S          |    0 |     0 |          0 |        26 |  0.00 |
| HDIOB_M          |    0 |     0 |          0 |        12 |  0.00 |
| HDIOB_S          |    0 |     0 |          0 |        12 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |          0 |         6 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |          0 |        72 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |        72 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        24 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |       936 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        24 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        12 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    2 |     0 |          0 |       196 |  1.02 |
|   BUFGCE             |    1 |     0 |          0 |        88 |  1.14 |
|   BUFGCE_DIV         |    0 |     0 |          0 |        12 |  0.00 |
|   BUFG_PS            |    1 |     0 |          0 |        72 |  1.39 |
|   BUFGCTRL*          |    0 |     0 |          0 |        24 |  0.00 |
| PLL                  |    0 |     0 |          0 |         6 |  0.00 |
| MMCM                 |    0 |     0 |          0 |         3 |  0.00 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------+------+-------+------------+-----------+--------+
| Site Type | Used | Fixed | Prohibited | Available |  Util% |
+-----------+------+-------+------------+-----------+--------+
| PS8       |    1 |     0 |          0 |         1 | 100.00 |
| SYSMONE4  |    0 |     0 |          0 |         1 |   0.00 |
+-----------+------+-------+------------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    1 |     0 |          0 |         4 | 25.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDCE     | 9919 |            Register |
| LUT6     | 3685 |                 CLB |
| FDRE     | 2993 |            Register |
| MUXF7    | 1090 |                 CLB |
| LUT3     |  779 |                 CLB |
| LUT2     |  603 |                 CLB |
| MUXF8    |  508 |                 CLB |
| LUT4     |  443 |                 CLB |
| LUT5     |  347 |                 CLB |
| SRL16E   |  204 |                 CLB |
| SRLC32E  |  120 |                 CLB |
| LUT1     |   66 |                 CLB |
| CARRY8   |   47 |                 CLB |
| FDPE     |   43 |            Register |
| FDSE     |   38 |            Register |
| RAMD32   |   36 |                 CLB |
| DSP48E2  |   12 |          Arithmetic |
| RAMB36E2 |    5 |            BLOCKRAM |
| RAMS32   |    4 |                 CLB |
| SRLC16E  |    2 |                 CLB |
| PS8      |    1 |            Advanced |
| BUFG_PS  |    1 |               Clock |
| BUFGCE   |    1 |               Clock |
| BSCANE2  |    1 |       Configuration |
+----------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+---------------------------------+------+
|             Ref Name            | Used |
+---------------------------------+------+
| design_1_zynq_ultra_ps_e_0_0    |    1 |
| design_1_rst_ps8_0_100M_0       |    1 |
| design_1_matrix_multiply_0_0    |    1 |
| design_1_ila_0_0                |    1 |
| design_1_axi_smc_0              |    1 |
| design_1_axi_bram_ctrl_0_bram_0 |    1 |
| design_1_axi_bram_ctrl_0_0      |    1 |
| dbg_hub                         |    1 |
+---------------------------------+------+


