{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1476894109090 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1476894109091 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 19 11:21:48 2016 " "Processing started: Wed Oct 19 11:21:48 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1476894109091 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894109091 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Proyecto_final -c Proyecto_final " "Command: quartus_map --read_settings_files=on --write_settings_files=off Proyecto_final -c Proyecto_final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894109091 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1476894109701 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "nios2.qsys " "Elaborating Qsys system entity \"nios2.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894125712 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.10.19.11:22:13 Progress: Loading proyecto2/nios2.qsys " "2016.10.19.11:22:13 Progress: Loading proyecto2/nios2.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894133223 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.10.19.11:22:13 Progress: Reading input file " "2016.10.19.11:22:13 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894133958 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.10.19.11:22:14 Progress: Adding clock_50 \[clock_source 15.1\] " "2016.10.19.11:22:14 Progress: Adding clock_50 \[clock_source 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894134224 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.10.19.11:22:15 Progress: Parameterizing module clock_50 " "2016.10.19.11:22:15 Progress: Parameterizing module clock_50" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894135927 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.10.19.11:22:15 Progress: Adding cpu \[altera_nios2_gen2 15.1\] " "2016.10.19.11:22:15 Progress: Adding cpu \[altera_nios2_gen2 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894135932 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.10.19.11:22:16 Progress: Parameterizing module cpu " "2016.10.19.11:22:16 Progress: Parameterizing module cpu" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894136621 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.10.19.11:22:16 Progress: Adding epcs \[altera_avalon_epcs_flash_controller 15.1\] " "2016.10.19.11:22:16 Progress: Adding epcs \[altera_avalon_epcs_flash_controller 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894136665 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.10.19.11:22:16 Progress: Parameterizing module epcs " "2016.10.19.11:22:16 Progress: Parameterizing module epcs" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894136778 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.10.19.11:22:16 Progress: Adding jtag \[altera_avalon_jtag_uart 15.1\] " "2016.10.19.11:22:16 Progress: Adding jtag \[altera_avalon_jtag_uart 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894136782 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.10.19.11:22:16 Progress: Parameterizing module jtag " "2016.10.19.11:22:16 Progress: Parameterizing module jtag" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894136840 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.10.19.11:22:16 Progress: Adding parallel_port_0 \[altera_up_avalon_parallel_port 15.1\] " "2016.10.19.11:22:16 Progress: Adding parallel_port_0 \[altera_up_avalon_parallel_port 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894136841 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.10.19.11:22:17 Progress: Parameterizing module parallel_port_0 " "2016.10.19.11:22:17 Progress: Parameterizing module parallel_port_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894137662 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.10.19.11:22:17 Progress: Adding port_key \[altera_avalon_pio 15.1\] " "2016.10.19.11:22:17 Progress: Adding port_key \[altera_avalon_pio 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894137664 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.10.19.11:22:17 Progress: Parameterizing module port_key " "2016.10.19.11:22:17 Progress: Parameterizing module port_key" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894137748 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.10.19.11:22:17 Progress: Adding port_led \[altera_avalon_pio 15.1\] " "2016.10.19.11:22:17 Progress: Adding port_led \[altera_avalon_pio 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894137750 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.10.19.11:22:17 Progress: Parameterizing module port_led " "2016.10.19.11:22:17 Progress: Parameterizing module port_led" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894137751 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.10.19.11:22:17 Progress: Adding port_teclado \[altera_avalon_pio 15.1\] " "2016.10.19.11:22:17 Progress: Adding port_teclado \[altera_avalon_pio 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894137753 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.10.19.11:22:17 Progress: Parameterizing module port_teclado " "2016.10.19.11:22:17 Progress: Parameterizing module port_teclado" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894137759 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.10.19.11:22:17 Progress: Adding ram_clk \[clock_source 15.1\] " "2016.10.19.11:22:17 Progress: Adding ram_clk \[clock_source 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894137760 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.10.19.11:22:17 Progress: Parameterizing module ram_clk " "2016.10.19.11:22:17 Progress: Parameterizing module ram_clk" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894137761 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.10.19.11:22:17 Progress: Adding sdram \[altera_avalon_new_sdram_controller 15.1\] " "2016.10.19.11:22:17 Progress: Adding sdram \[altera_avalon_new_sdram_controller 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894137762 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.10.19.11:22:17 Progress: Parameterizing module sdram " "2016.10.19.11:22:17 Progress: Parameterizing module sdram" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894137844 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.10.19.11:22:17 Progress: Adding sys_clk \[clock_source 15.1\] " "2016.10.19.11:22:17 Progress: Adding sys_clk \[clock_source 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894137846 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.10.19.11:22:17 Progress: Parameterizing module sys_clk " "2016.10.19.11:22:17 Progress: Parameterizing module sys_clk" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894137847 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.10.19.11:22:17 Progress: Adding sys_id \[altera_avalon_sysid_qsys 15.1\] " "2016.10.19.11:22:17 Progress: Adding sys_id \[altera_avalon_sysid_qsys 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894137848 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.10.19.11:22:17 Progress: Parameterizing module sys_id " "2016.10.19.11:22:17 Progress: Parameterizing module sys_id" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894137897 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.10.19.11:22:17 Progress: Adding sys_pll \[altpll 15.1\] " "2016.10.19.11:22:17 Progress: Adding sys_pll \[altpll 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894137898 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.10.19.11:22:17 Progress: Parameterizing module sys_pll " "2016.10.19.11:22:17 Progress: Parameterizing module sys_pll" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894137991 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.10.19.11:22:17 Progress: Adding timer \[altera_avalon_timer 15.1\] " "2016.10.19.11:22:17 Progress: Adding timer \[altera_avalon_timer 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894137998 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.10.19.11:22:18 Progress: Parameterizing module timer " "2016.10.19.11:22:18 Progress: Parameterizing module timer" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894138071 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.10.19.11:22:18 Progress: Building connections " "2016.10.19.11:22:18 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894138072 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.10.19.11:22:18 Progress: Parameterizing connections " "2016.10.19.11:22:18 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894138163 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.10.19.11:22:18 Progress: Validating " "2016.10.19.11:22:18 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894138175 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.10.19.11:22:19 Progress: Done reading input file " "2016.10.19.11:22:19 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894139393 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2.epcs: Dedicated AS interface is not supported, signals are exported to top level design. " "Nios2.epcs: Dedicated AS interface is not supported, signals are exported to top level design." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894140017 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2.port_key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Nios2.port_key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894140017 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2.port_teclado: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Nios2.port_teclado: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894140018 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2.sys_id: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "Nios2.sys_id: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894140018 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2.sys_id: Time stamp will be automatically updated when this component is generated. " "Nios2.sys_id: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894140019 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios2.sys_pll: sys_pll.areset_conduit must be exported, or connected to a matching conduit. " "Nios2.sys_pll: sys_pll.areset_conduit must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894140025 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios2.sys_pll: sys_pll.locked_conduit must be exported, or connected to a matching conduit. " "Nios2.sys_pll: sys_pll.locked_conduit must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894140025 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios2.sys_pll: sys_pll.phasedone_conduit must be exported, or connected to a matching conduit. " "Nios2.sys_pll: sys_pll.phasedone_conduit must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894140026 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2: Generating nios2 \"nios2\" for QUARTUS_SYNTH " "Nios2: Generating nios2 \"nios2\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894147505 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0 " "Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894151311 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0 " "Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894151364 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src4 and cmd_mux_004.sink0 " "Inserting clock-crossing logic between cmd_demux.src4 and cmd_mux_004.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894151378 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0 " "Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894151388 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src10 and cmd_mux_010.sink0 " "Inserting clock-crossing logic between cmd_demux.src10 and cmd_mux_010.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894151399 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux_001.src1 and cmd_mux_004.sink1 " "Inserting clock-crossing logic between cmd_demux_001.src1 and cmd_mux_004.sink1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894151409 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0 " "Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894151428 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1 " "Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894151436 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_004.src0 and rsp_mux.sink4 " "Inserting clock-crossing logic between rsp_demux_004.src0 and rsp_mux.sink4" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894151447 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_004.src1 and rsp_mux_001.sink1 " "Inserting clock-crossing logic between rsp_demux_004.src1 and rsp_mux_001.sink1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894151458 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5 " "Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894151475 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_010.src0 and rsp_mux.sink10 " "Inserting clock-crossing logic between rsp_demux_010.src0 and rsp_mux.sink10" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894151483 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios2: \"No matching role found for epcs:epcs_control_port:dataavailable (dataavailable)\" " "Nios2: \"No matching role found for epcs:epcs_control_port:dataavailable (dataavailable)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894155862 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios2: \"No matching role found for epcs:epcs_control_port:endofpacket (endofpacket)\" " "Nios2: \"No matching role found for epcs:epcs_control_port:endofpacket (endofpacket)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894155862 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios2: \"No matching role found for epcs:epcs_control_port:readyfordata (readyfordata)\" " "Nios2: \"No matching role found for epcs:epcs_control_port:readyfordata (readyfordata)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894155862 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2\" instantiated altera_nios2_gen2 \"cpu\" " "Cpu: \"nios2\" instantiated altera_nios2_gen2 \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894157108 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Epcs: Starting RTL generation for module 'nios2_epcs' " "Epcs: Starting RTL generation for module 'nios2_epcs'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894157217 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Epcs:   Generation command is \[exec /home/irana/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /home/irana/altera_lite/15.1/quartus/linux64/perl/lib -I /home/irana/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/irana/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/irana/altera_lite/15.1/quartus/sopc_builder/bin -I /home/irana/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/irana/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller -- /home/irana/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller/generate_rtl.pl --name=nios2_epcs --dir=/tmp/alt7093_6986245867102524770.dir/0001_epcs_gen/ --quartus_dir=/home/irana/altera_lite/15.1/quartus --verilog --config=/tmp/alt7093_6986245867102524770.dir/0001_epcs_gen//nios2_epcs_component_configuration.pl  --do_build_sim=0  \] " "Epcs:   Generation command is \[exec /home/irana/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /home/irana/altera_lite/15.1/quartus/linux64/perl/lib -I /home/irana/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/irana/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/irana/altera_lite/15.1/quartus/sopc_builder/bin -I /home/irana/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/irana/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller -- /home/irana/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller/generate_rtl.pl --name=nios2_epcs --dir=/tmp/alt7093_6986245867102524770.dir/0001_epcs_gen/ --quartus_dir=/home/irana/altera_lite/15.1/quartus --verilog --config=/tmp/alt7093_6986245867102524770.dir/0001_epcs_gen//nios2_epcs_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894157218 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Epcs: Done RTL generation for module 'nios2_epcs' " "Epcs: Done RTL generation for module 'nios2_epcs'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894157865 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Epcs: \"nios2\" instantiated altera_avalon_epcs_flash_controller \"epcs\" " "Epcs: \"nios2\" instantiated altera_avalon_epcs_flash_controller \"epcs\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894157877 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag: Starting RTL generation for module 'nios2_jtag' " "Jtag: Starting RTL generation for module 'nios2_jtag'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894157920 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag:   Generation command is \[exec /home/irana/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /home/irana/altera_lite/15.1/quartus/linux64/perl/lib -I /home/irana/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/irana/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/irana/altera_lite/15.1/quartus/sopc_builder/bin -I /home/irana/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/irana/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/irana/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios2_jtag --dir=/tmp/alt7093_6986245867102524770.dir/0002_jtag_gen/ --quartus_dir=/home/irana/altera_lite/15.1/quartus --verilog --config=/tmp/alt7093_6986245867102524770.dir/0002_jtag_gen//nios2_jtag_component_configuration.pl  --do_build_sim=0  \] " "Jtag:   Generation command is \[exec /home/irana/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /home/irana/altera_lite/15.1/quartus/linux64/perl/lib -I /home/irana/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/irana/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/irana/altera_lite/15.1/quartus/sopc_builder/bin -I /home/irana/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/irana/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/irana/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios2_jtag --dir=/tmp/alt7093_6986245867102524770.dir/0002_jtag_gen/ --quartus_dir=/home/irana/altera_lite/15.1/quartus --verilog --config=/tmp/alt7093_6986245867102524770.dir/0002_jtag_gen//nios2_jtag_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894157920 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag: Done RTL generation for module 'nios2_jtag' " "Jtag: Done RTL generation for module 'nios2_jtag'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894158196 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag: \"nios2\" instantiated altera_avalon_jtag_uart \"jtag\" " "Jtag: \"nios2\" instantiated altera_avalon_jtag_uart \"jtag\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894158200 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Parallel_port_0: Starting Generation of Parallel Port " "Parallel_port_0: Starting Generation of Parallel Port" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894158201 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Parallel_port_0: \"nios2\" instantiated altera_up_avalon_parallel_port \"parallel_port_0\" " "Parallel_port_0: \"nios2\" instantiated altera_up_avalon_parallel_port \"parallel_port_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894158353 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Port_key: Starting RTL generation for module 'nios2_port_key' " "Port_key: Starting RTL generation for module 'nios2_port_key'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894158386 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Port_key:   Generation command is \[exec /home/irana/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /home/irana/altera_lite/15.1/quartus/linux64/perl/lib -I /home/irana/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/irana/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/irana/altera_lite/15.1/quartus/sopc_builder/bin -I /home/irana/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/irana/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/irana/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_port_key --dir=/tmp/alt7093_6986245867102524770.dir/0004_port_key_gen/ --quartus_dir=/home/irana/altera_lite/15.1/quartus --verilog --config=/tmp/alt7093_6986245867102524770.dir/0004_port_key_gen//nios2_port_key_component_configuration.pl  --do_build_sim=0  \] " "Port_key:   Generation command is \[exec /home/irana/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /home/irana/altera_lite/15.1/quartus/linux64/perl/lib -I /home/irana/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/irana/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/irana/altera_lite/15.1/quartus/sopc_builder/bin -I /home/irana/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/irana/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/irana/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_port_key --dir=/tmp/alt7093_6986245867102524770.dir/0004_port_key_gen/ --quartus_dir=/home/irana/altera_lite/15.1/quartus --verilog --config=/tmp/alt7093_6986245867102524770.dir/0004_port_key_gen//nios2_port_key_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894158386 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Port_key: Done RTL generation for module 'nios2_port_key' " "Port_key: Done RTL generation for module 'nios2_port_key'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894158560 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Port_key: \"nios2\" instantiated altera_avalon_pio \"port_key\" " "Port_key: \"nios2\" instantiated altera_avalon_pio \"port_key\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894158561 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Port_led: Starting RTL generation for module 'nios2_port_led' " "Port_led: Starting RTL generation for module 'nios2_port_led'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894158597 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Port_led:   Generation command is \[exec /home/irana/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /home/irana/altera_lite/15.1/quartus/linux64/perl/lib -I /home/irana/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/irana/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/irana/altera_lite/15.1/quartus/sopc_builder/bin -I /home/irana/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/irana/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/irana/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_port_led --dir=/tmp/alt7093_6986245867102524770.dir/0005_port_led_gen/ --quartus_dir=/home/irana/altera_lite/15.1/quartus --verilog --config=/tmp/alt7093_6986245867102524770.dir/0005_port_led_gen//nios2_port_led_component_configuration.pl  --do_build_sim=0  \] " "Port_led:   Generation command is \[exec /home/irana/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /home/irana/altera_lite/15.1/quartus/linux64/perl/lib -I /home/irana/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/irana/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/irana/altera_lite/15.1/quartus/sopc_builder/bin -I /home/irana/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/irana/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/irana/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_port_led --dir=/tmp/alt7093_6986245867102524770.dir/0005_port_led_gen/ --quartus_dir=/home/irana/altera_lite/15.1/quartus --verilog --config=/tmp/alt7093_6986245867102524770.dir/0005_port_led_gen//nios2_port_led_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894158597 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Port_led: Done RTL generation for module 'nios2_port_led' " "Port_led: Done RTL generation for module 'nios2_port_led'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894158743 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Port_led: \"nios2\" instantiated altera_avalon_pio \"port_led\" " "Port_led: \"nios2\" instantiated altera_avalon_pio \"port_led\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894158745 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Port_teclado: Starting RTL generation for module 'nios2_port_teclado' " "Port_teclado: Starting RTL generation for module 'nios2_port_teclado'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894158776 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Port_teclado:   Generation command is \[exec /home/irana/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /home/irana/altera_lite/15.1/quartus/linux64/perl/lib -I /home/irana/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/irana/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/irana/altera_lite/15.1/quartus/sopc_builder/bin -I /home/irana/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/irana/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/irana/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_port_teclado --dir=/tmp/alt7093_6986245867102524770.dir/0006_port_teclado_gen/ --quartus_dir=/home/irana/altera_lite/15.1/quartus --verilog --config=/tmp/alt7093_6986245867102524770.dir/0006_port_teclado_gen//nios2_port_teclado_component_configuration.pl  --do_build_sim=0  \] " "Port_teclado:   Generation command is \[exec /home/irana/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /home/irana/altera_lite/15.1/quartus/linux64/perl/lib -I /home/irana/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/irana/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/irana/altera_lite/15.1/quartus/sopc_builder/bin -I /home/irana/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/irana/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/irana/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_port_teclado --dir=/tmp/alt7093_6986245867102524770.dir/0006_port_teclado_gen/ --quartus_dir=/home/irana/altera_lite/15.1/quartus --verilog --config=/tmp/alt7093_6986245867102524770.dir/0006_port_teclado_gen//nios2_port_teclado_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894158776 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Port_teclado: Done RTL generation for module 'nios2_port_teclado' " "Port_teclado: Done RTL generation for module 'nios2_port_teclado'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894158943 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Port_teclado: \"nios2\" instantiated altera_avalon_pio \"port_teclado\" " "Port_teclado: \"nios2\" instantiated altera_avalon_pio \"port_teclado\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894158945 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Starting RTL generation for module 'nios2_sdram' " "Sdram: Starting RTL generation for module 'nios2_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894158965 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram:   Generation command is \[exec /home/irana/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /home/irana/altera_lite/15.1/quartus/linux64/perl/lib -I /home/irana/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/irana/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/irana/altera_lite/15.1/quartus/sopc_builder/bin -I /home/irana/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/irana/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /home/irana/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=nios2_sdram --dir=/tmp/alt7093_6986245867102524770.dir/0007_sdram_gen/ --quartus_dir=/home/irana/altera_lite/15.1/quartus --verilog --config=/tmp/alt7093_6986245867102524770.dir/0007_sdram_gen//nios2_sdram_component_configuration.pl  --do_build_sim=0  \] " "Sdram:   Generation command is \[exec /home/irana/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /home/irana/altera_lite/15.1/quartus/linux64/perl/lib -I /home/irana/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/irana/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/irana/altera_lite/15.1/quartus/sopc_builder/bin -I /home/irana/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/irana/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /home/irana/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=nios2_sdram --dir=/tmp/alt7093_6986245867102524770.dir/0007_sdram_gen/ --quartus_dir=/home/irana/altera_lite/15.1/quartus --verilog --config=/tmp/alt7093_6986245867102524770.dir/0007_sdram_gen//nios2_sdram_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894158965 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Done RTL generation for module 'nios2_sdram' " "Sdram: Done RTL generation for module 'nios2_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894159404 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: \"nios2\" instantiated altera_avalon_new_sdram_controller \"sdram\" " "Sdram: \"nios2\" instantiated altera_avalon_new_sdram_controller \"sdram\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894159407 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_id: \"nios2\" instantiated altera_avalon_sysid_qsys \"sys_id\" " "Sys_id: \"nios2\" instantiated altera_avalon_sysid_qsys \"sys_id\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894159443 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_pll: \"nios2\" instantiated altpll \"sys_pll\" " "Sys_pll: \"nios2\" instantiated altpll \"sys_pll\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894167477 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer: Starting RTL generation for module 'nios2_timer' " "Timer: Starting RTL generation for module 'nios2_timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894167480 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer:   Generation command is \[exec /home/irana/altera_lite/15.1/quartus/linux64//perl/bin/perl -I /home/irana/altera_lite/15.1/quartus/linux64//perl/lib -I /home/irana/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/irana/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/irana/altera_lite/15.1/quartus/sopc_builder/bin -I /home/irana/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/irana/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /home/irana/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=nios2_timer --dir=/tmp/alt7093_6986245867102524770.dir/0011_timer_gen/ --quartus_dir=/home/irana/altera_lite/15.1/quartus --verilog --config=/tmp/alt7093_6986245867102524770.dir/0011_timer_gen//nios2_timer_component_configuration.pl  --do_build_sim=0  \] " "Timer:   Generation command is \[exec /home/irana/altera_lite/15.1/quartus/linux64//perl/bin/perl -I /home/irana/altera_lite/15.1/quartus/linux64//perl/lib -I /home/irana/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/irana/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/irana/altera_lite/15.1/quartus/sopc_builder/bin -I /home/irana/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/irana/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /home/irana/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=nios2_timer --dir=/tmp/alt7093_6986245867102524770.dir/0011_timer_gen/ --quartus_dir=/home/irana/altera_lite/15.1/quartus --verilog --config=/tmp/alt7093_6986245867102524770.dir/0011_timer_gen//nios2_timer_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894167480 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer: Done RTL generation for module 'nios2_timer' " "Timer: Done RTL generation for module 'nios2_timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894167720 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer: \"nios2\" instantiated altera_avalon_timer \"timer\" " "Timer: \"nios2\" instantiated altera_avalon_timer \"timer\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894167723 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894169131 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894169244 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894169343 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894169448 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894169544 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894169644 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894169714 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894169788 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894169888 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894169985 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894170057 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"nios2\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"nios2\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894171320 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"nios2\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"nios2\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894171401 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_synchronizer: \"nios2\" instantiated altera_irq_clock_crosser \"irq_synchronizer\" " "Irq_synchronizer: \"nios2\" instantiated altera_irq_clock_crosser \"irq_synchronizer\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894171418 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"nios2\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"nios2\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894171440 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'nios2_cpu_cpu' " "Cpu: Starting RTL generation for module 'nios2_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894171458 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec /home/irana/altera_lite/15.1/quartus/linux64//eperlcmd -I /home/irana/altera_lite/15.1/quartus/linux64//perl/lib -I /home/irana/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/irana/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/irana/altera_lite/15.1/quartus/sopc_builder/bin -I /home/irana/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/irana/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/irana/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/irana/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/irana/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios2_cpu_cpu --dir=/tmp/alt7093_6986245867102524770.dir/0015_cpu_gen/ --quartus_bindir=/home/irana/altera_lite/15.1/quartus/linux64/ --verilog --config=/tmp/alt7093_6986245867102524770.dir/0015_cpu_gen//nios2_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec /home/irana/altera_lite/15.1/quartus/linux64//eperlcmd -I /home/irana/altera_lite/15.1/quartus/linux64//perl/lib -I /home/irana/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/irana/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/irana/altera_lite/15.1/quartus/sopc_builder/bin -I /home/irana/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/irana/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/irana/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/irana/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/irana/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios2_cpu_cpu --dir=/tmp/alt7093_6986245867102524770.dir/0015_cpu_gen/ --quartus_bindir=/home/irana/altera_lite/15.1/quartus/linux64/ --verilog --config=/tmp/alt7093_6986245867102524770.dir/0015_cpu_gen//nios2_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894171458 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.10.19 11:22:52 (*) Starting Nios II generation " "Cpu: # 2016.10.19 11:22:52 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894181849 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.10.19 11:22:52 (*)   Checking for plaintext license. " "Cpu: # 2016.10.19 11:22:52 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894181850 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.10.19 11:22:58 (*)   Plaintext license not found. " "Cpu: # 2016.10.19 11:22:58 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894181850 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.10.19 11:22:58 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2016.10.19 11:22:58 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894181850 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.10.19 11:22:58 (*)   Elaborating CPU configuration settings " "Cpu: # 2016.10.19 11:22:58 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894181851 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.10.19 11:22:58 (*)   Creating all objects for CPU " "Cpu: # 2016.10.19 11:22:58 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894181851 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.10.19 11:23:00 (*)   Generating RTL from CPU objects " "Cpu: # 2016.10.19 11:23:00 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894181851 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.10.19 11:23:00 (*)   Creating plain-text RTL " "Cpu: # 2016.10.19 11:23:00 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894181851 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.10.19 11:23:01 (*) Done Nios II generation " "Cpu: # 2016.10.19 11:23:01 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894181851 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'nios2_cpu_cpu' " "Cpu: Done RTL generation for module 'nios2_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894181852 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894181859 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\" " "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894181903 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_avalon_jtag_slave_translator\" " "Jtag_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894181911 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\" " "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894181919 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_avalon_jtag_slave_agent\" " "Jtag_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894181928 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894181937 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894181946 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894181955 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894181962 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\" " "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894181970 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_008: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_008\" " "Router_008: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_008\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894181979 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"sdram_s1_burst_adapter\" " "Sdram_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"sdram_s1_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894182035 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894182142 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894182232 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894182287 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_003\" " "Cmd_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894182411 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894182412 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894182435 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\" " "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894182480 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_003\" " "Rsp_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894182525 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894182716 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894182716 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894182872 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894182872 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"sdram_s1_rsp_width_adapter\" " "Sdram_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"sdram_s1_rsp_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894182877 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_merlin_address_alignment.sv " "Reusing file /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894182878 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894182879 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\" " "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894182898 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_avalon_st_pipeline_base.v " "Reusing file /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894182898 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894182941 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_006\" " "Avalon_st_adapter_006: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_006\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894182980 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894182985 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_006\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_006\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894182990 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2: Done \"nios2\" with 43 modules, 68 files " "Nios2: Done \"nios2\" with 43 modules, 68 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894182990 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "nios2.qsys " "Finished elaborating Qsys system entity \"nios2.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894186363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro_decimal.v 1 1 " "Found 1 design units, including 1 entities, in source file registro_decimal.v" { { "Info" "ISGN_ENTITY_NAME" "1 registro_decimal " "Found entity 1: registro_decimal" {  } { { "registro_decimal.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/registro_decimal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476894186627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894186627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reductor.v 1 1 " "Found 1 design units, including 1 entities, in source file reductor.v" { { "Info" "ISGN_ENTITY_NAME" "1 reductor " "Found entity 1: reductor" {  } { { "reductor.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/reductor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476894186628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894186628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "driver_teclado_encoding.v 1 1 " "Found 1 design units, including 1 entities, in source file driver_teclado_encoding.v" { { "Info" "ISGN_ENTITY_NAME" "1 driver_teclado_encoding " "Found entity 1: driver_teclado_encoding" {  } { { "driver_teclado_encoding.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/driver_teclado_encoding.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476894186629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894186629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "driver_teclado_barrido.v 1 1 " "Found 1 design units, including 1 entities, in source file driver_teclado_barrido.v" { { "Info" "ISGN_ENTITY_NAME" "1 driver_teclado_barrido " "Found entity 1: driver_teclado_barrido" {  } { { "driver_teclado_barrido.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/driver_teclado_barrido.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476894186629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894186629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DeBounce1.v 1 1 " "Found 1 design units, including 1 entities, in source file DeBounce1.v" { { "Info" "ISGN_ENTITY_NAME" "1 DeBounce1 " "Found entity 1: DeBounce1" {  } { { "DeBounce1.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/DeBounce1.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476894186630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894186630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codificador_filas_columnas.v 1 1 " "Found 1 design units, including 1 entities, in source file codificador_filas_columnas.v" { { "Info" "ISGN_ENTITY_NAME" "1 codificador_filas_columnas " "Found entity 1: codificador_filas_columnas" {  } { { "codificador_filas_columnas.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/codificador_filas_columnas.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476894186631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894186631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codificador_2a4.v 1 1 " "Found 1 design units, including 1 entities, in source file codificador_2a4.v" { { "Info" "ISGN_ENTITY_NAME" "1 codificador_2a4 " "Found entity 1: codificador_2a4" {  } { { "codificador_2a4.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/codificador_2a4.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476894186632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894186632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "caja_negra_teclado.v 1 1 " "Found 1 design units, including 1 entities, in source file caja_negra_teclado.v" { { "Info" "ISGN_ENTITY_NAME" "1 caja_negra_teclado " "Found entity 1: caja_negra_teclado" {  } { { "caja_negra_teclado.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/caja_negra_teclado.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476894186633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894186633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2/nios2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2/nios2.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2 " "Found entity 1: nios2" {  } { { "db/ip/nios2/nios2.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/nios2.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476894186635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894186635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/nios2/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476894186638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894186638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "db/ip/nios2/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476894186639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894186639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "db/ip/nios2/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476894186640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894186640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/nios2/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476894186641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894186641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/nios2/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476894186642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894186642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/nios2/submodules/altera_default_burst_converter.sv" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476894186643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894186643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/nios2/submodules/altera_incr_burst_converter.sv" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476894186644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894186644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2/submodules/altera_irq_clock_crosser.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2/submodules/altera_irq_clock_crosser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_irq_clock_crosser " "Found entity 1: altera_irq_clock_crosser" {  } { { "db/ip/nios2/submodules/altera_irq_clock_crosser.sv" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_irq_clock_crosser.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476894186645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894186645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/nios2/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476894186646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894186646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios2/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/nios2/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476894186647 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/nios2/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476894186647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894186647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/nios2/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476894186649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894186649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/nios2/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/nios2/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476894186654 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/nios2/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476894186654 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/nios2/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476894186654 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/nios2/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476894186654 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/nios2/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476894186654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894186654 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/nios2/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1476894186665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/nios2/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476894186666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894186666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/nios2/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476894186667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894186667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/nios2/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476894186669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894186669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/nios2/submodules/altera_merlin_master_agent.sv" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476894186670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894186670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/nios2/submodules/altera_merlin_master_translator.sv" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476894186672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894186672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/nios2/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476894186674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894186674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/nios2/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476894186676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894186676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/nios2/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476894186679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894186679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/nios2/submodules/altera_reset_controller.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476894186681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894186681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/nios2/submodules/altera_reset_synchronizer.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476894186682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894186682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "db/ip/nios2/submodules/altera_std_synchronizer_nocut.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_std_synchronizer_nocut.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476894186682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894186682 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/nios2/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1476894186684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/nios2/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476894186685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894186685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2/submodules/nios2_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2/submodules/nios2_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_cpu " "Found entity 1: nios2_cpu" {  } { { "db/ip/nios2/submodules/nios2_cpu.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476894186685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894186685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2/submodules/nios2_cpu_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/nios2/submodules/nios2_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_cpu_cpu_register_bank_a_module " "Found entity 1: nios2_cpu_cpu_register_bank_a_module" {  } { { "db/ip/nios2/submodules/nios2_cpu_cpu.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476894186702 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_cpu_cpu_register_bank_b_module " "Found entity 2: nios2_cpu_cpu_register_bank_b_module" {  } { { "db/ip/nios2/submodules/nios2_cpu_cpu.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476894186702 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios2_cpu_cpu_nios2_oci_debug " "Found entity 3: nios2_cpu_cpu_nios2_oci_debug" {  } { { "db/ip/nios2/submodules/nios2_cpu_cpu.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476894186702 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios2_cpu_cpu_nios2_oci_break " "Found entity 4: nios2_cpu_cpu_nios2_oci_break" {  } { { "db/ip/nios2/submodules/nios2_cpu_cpu.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476894186702 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios2_cpu_cpu_nios2_oci_xbrk " "Found entity 5: nios2_cpu_cpu_nios2_oci_xbrk" {  } { { "db/ip/nios2/submodules/nios2_cpu_cpu.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu.v" 584 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476894186702 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios2_cpu_cpu_nios2_oci_dbrk " "Found entity 6: nios2_cpu_cpu_nios2_oci_dbrk" {  } { { "db/ip/nios2/submodules/nios2_cpu_cpu.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu.v" 790 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476894186702 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios2_cpu_cpu_nios2_oci_itrace " "Found entity 7: nios2_cpu_cpu_nios2_oci_itrace" {  } { { "db/ip/nios2/submodules/nios2_cpu_cpu.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu.v" 976 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476894186702 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios2_cpu_cpu_nios2_oci_td_mode " "Found entity 8: nios2_cpu_cpu_nios2_oci_td_mode" {  } { { "db/ip/nios2/submodules/nios2_cpu_cpu.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu.v" 1278 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476894186702 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios2_cpu_cpu_nios2_oci_dtrace " "Found entity 9: nios2_cpu_cpu_nios2_oci_dtrace" {  } { { "db/ip/nios2/submodules/nios2_cpu_cpu.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu.v" 1345 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476894186702 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/nios2/submodules/nios2_cpu_cpu.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu.v" 1426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476894186702 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/nios2/submodules/nios2_cpu_cpu.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu.v" 1497 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476894186702 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios2_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: nios2_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/nios2/submodules/nios2_cpu_cpu.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu.v" 1539 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476894186702 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios2_cpu_cpu_nios2_oci_fifo " "Found entity 13: nios2_cpu_cpu_nios2_oci_fifo" {  } { { "db/ip/nios2/submodules/nios2_cpu_cpu.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu.v" 1585 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476894186702 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios2_cpu_cpu_nios2_oci_pib " "Found entity 14: nios2_cpu_cpu_nios2_oci_pib" {  } { { "db/ip/nios2/submodules/nios2_cpu_cpu.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu.v" 2070 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476894186702 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios2_cpu_cpu_nios2_oci_im " "Found entity 15: nios2_cpu_cpu_nios2_oci_im" {  } { { "db/ip/nios2/submodules/nios2_cpu_cpu.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu.v" 2092 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476894186702 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios2_cpu_cpu_nios2_performance_monitors " "Found entity 16: nios2_cpu_cpu_nios2_performance_monitors" {  } { { "db/ip/nios2/submodules/nios2_cpu_cpu.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu.v" 2161 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476894186702 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios2_cpu_cpu_nios2_avalon_reg " "Found entity 17: nios2_cpu_cpu_nios2_avalon_reg" {  } { { "db/ip/nios2/submodules/nios2_cpu_cpu.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu.v" 2177 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476894186702 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios2_cpu_cpu_ociram_sp_ram_module " "Found entity 18: nios2_cpu_cpu_ociram_sp_ram_module" {  } { { "db/ip/nios2/submodules/nios2_cpu_cpu.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu.v" 2269 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476894186702 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios2_cpu_cpu_nios2_ocimem " "Found entity 19: nios2_cpu_cpu_nios2_ocimem" {  } { { "db/ip/nios2/submodules/nios2_cpu_cpu.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu.v" 2332 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476894186702 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios2_cpu_cpu_nios2_oci " "Found entity 20: nios2_cpu_cpu_nios2_oci" {  } { { "db/ip/nios2/submodules/nios2_cpu_cpu.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu.v" 2510 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476894186702 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios2_cpu_cpu " "Found entity 21: nios2_cpu_cpu" {  } { { "db/ip/nios2/submodules/nios2_cpu_cpu.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu.v" 2981 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476894186702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894186702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2/submodules/nios2_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2/submodules/nios2_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_cpu_cpu_debug_slave_sysclk " "Found entity 1: nios2_cpu_cpu_debug_slave_sysclk" {  } { { "db/ip/nios2/submodules/nios2_cpu_cpu_debug_slave_sysclk.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476894186704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894186704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2/submodules/nios2_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2/submodules/nios2_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_cpu_cpu_debug_slave_tck " "Found entity 1: nios2_cpu_cpu_debug_slave_tck" {  } { { "db/ip/nios2/submodules/nios2_cpu_cpu_debug_slave_tck.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476894186705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894186705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2/submodules/nios2_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2/submodules/nios2_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_cpu_cpu_debug_slave_wrapper " "Found entity 1: nios2_cpu_cpu_debug_slave_wrapper" {  } { { "db/ip/nios2/submodules/nios2_cpu_cpu_debug_slave_wrapper.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476894186706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894186706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2/submodules/nios2_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2/submodules/nios2_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_cpu_cpu_test_bench " "Found entity 1: nios2_cpu_cpu_test_bench" {  } { { "db/ip/nios2/submodules/nios2_cpu_cpu_test_bench.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476894186708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894186708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2/submodules/nios2_epcs.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios2/submodules/nios2_epcs.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_epcs_sub " "Found entity 1: nios2_epcs_sub" {  } { { "db/ip/nios2/submodules/nios2_epcs.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_epcs.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476894186710 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_epcs " "Found entity 2: nios2_epcs" {  } { { "db/ip/nios2/submodules/nios2_epcs.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_epcs.v" 424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476894186710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894186710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2/submodules/nios2_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2/submodules/nios2_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_irq_mapper " "Found entity 1: nios2_irq_mapper" {  } { { "db/ip/nios2/submodules/nios2_irq_mapper.sv" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476894186711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894186711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2/submodules/nios2_jtag.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/nios2/submodules/nios2_jtag.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_jtag_sim_scfifo_w " "Found entity 1: nios2_jtag_sim_scfifo_w" {  } { { "db/ip/nios2/submodules/nios2_jtag.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_jtag.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476894186713 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_jtag_scfifo_w " "Found entity 2: nios2_jtag_scfifo_w" {  } { { "db/ip/nios2/submodules/nios2_jtag.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_jtag.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476894186713 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios2_jtag_sim_scfifo_r " "Found entity 3: nios2_jtag_sim_scfifo_r" {  } { { "db/ip/nios2/submodules/nios2_jtag.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_jtag.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476894186713 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios2_jtag_scfifo_r " "Found entity 4: nios2_jtag_scfifo_r" {  } { { "db/ip/nios2/submodules/nios2_jtag.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_jtag.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476894186713 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios2_jtag " "Found entity 5: nios2_jtag" {  } { { "db/ip/nios2/submodules/nios2_jtag.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_jtag.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476894186713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894186713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2/submodules/nios2_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2/submodules/nios2_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_mm_interconnect_0 " "Found entity 1: nios2_mm_interconnect_0" {  } { { "db/ip/nios2/submodules/nios2_mm_interconnect_0.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476894186728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894186728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2/submodules/nios2_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2/submodules/nios2_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_mm_interconnect_0_avalon_st_adapter " "Found entity 1: nios2_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/nios2/submodules/nios2_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476894186729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894186729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2/submodules/nios2_mm_interconnect_0_avalon_st_adapter_006.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2/submodules/nios2_mm_interconnect_0_avalon_st_adapter_006.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_mm_interconnect_0_avalon_st_adapter_006 " "Found entity 1: nios2_mm_interconnect_0_avalon_st_adapter_006" {  } { { "db/ip/nios2/submodules/nios2_mm_interconnect_0_avalon_st_adapter_006.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0_avalon_st_adapter_006.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476894186730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894186730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2/submodules/nios2_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2/submodules/nios2_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0 " "Found entity 1: nios2_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0" {  } { { "db/ip/nios2/submodules/nios2_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476894186731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894186731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2/submodules/nios2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2/submodules/nios2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: nios2_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/nios2/submodules/nios2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476894186732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894186732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2/submodules/nios2_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2/submodules/nios2_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_mm_interconnect_0_cmd_demux " "Found entity 1: nios2_mm_interconnect_0_cmd_demux" {  } { { "db/ip/nios2/submodules/nios2_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476894186733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894186733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2/submodules/nios2_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2/submodules/nios2_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_mm_interconnect_0_cmd_demux_001 " "Found entity 1: nios2_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/nios2/submodules/nios2_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476894186734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894186734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2/submodules/nios2_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2/submodules/nios2_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_mm_interconnect_0_cmd_mux " "Found entity 1: nios2_mm_interconnect_0_cmd_mux" {  } { { "db/ip/nios2/submodules/nios2_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476894186735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894186735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2/submodules/nios2_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2/submodules/nios2_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_mm_interconnect_0_cmd_mux_003 " "Found entity 1: nios2_mm_interconnect_0_cmd_mux_003" {  } { { "db/ip/nios2/submodules/nios2_mm_interconnect_0_cmd_mux_003.sv" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476894186736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894186736 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios2_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nios2/submodules/nios2_mm_interconnect_0_router.sv" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1476894186737 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios2_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nios2/submodules/nios2_mm_interconnect_0_router.sv" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1476894186737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2/submodules/nios2_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios2/submodules/nios2_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_mm_interconnect_0_router_default_decode " "Found entity 1: nios2_mm_interconnect_0_router_default_decode" {  } { { "db/ip/nios2/submodules/nios2_mm_interconnect_0_router.sv" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476894186738 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_mm_interconnect_0_router " "Found entity 2: nios2_mm_interconnect_0_router" {  } { { "db/ip/nios2/submodules/nios2_mm_interconnect_0_router.sv" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476894186738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894186738 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at nios2_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nios2/submodules/nios2_mm_interconnect_0_router_001.sv" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1476894186739 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at nios2_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nios2/submodules/nios2_mm_interconnect_0_router_001.sv" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1476894186739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2/submodules/nios2_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios2/submodules/nios2_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_mm_interconnect_0_router_001_default_decode " "Found entity 1: nios2_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/nios2/submodules/nios2_mm_interconnect_0_router_001.sv" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476894186740 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_mm_interconnect_0_router_001 " "Found entity 2: nios2_mm_interconnect_0_router_001" {  } { { "db/ip/nios2/submodules/nios2_mm_interconnect_0_router_001.sv" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476894186740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894186740 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios2_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nios2/submodules/nios2_mm_interconnect_0_router_002.sv" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1476894186740 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios2_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nios2/submodules/nios2_mm_interconnect_0_router_002.sv" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1476894186740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2/submodules/nios2_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios2/submodules/nios2_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_mm_interconnect_0_router_002_default_decode " "Found entity 1: nios2_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/nios2/submodules/nios2_mm_interconnect_0_router_002.sv" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476894186741 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_mm_interconnect_0_router_002 " "Found entity 2: nios2_mm_interconnect_0_router_002" {  } { { "db/ip/nios2/submodules/nios2_mm_interconnect_0_router_002.sv" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476894186741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894186741 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at nios2_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nios2/submodules/nios2_mm_interconnect_0_router_005.sv" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1476894186742 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at nios2_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nios2/submodules/nios2_mm_interconnect_0_router_005.sv" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1476894186742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2/submodules/nios2_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios2/submodules/nios2_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_mm_interconnect_0_router_005_default_decode " "Found entity 1: nios2_mm_interconnect_0_router_005_default_decode" {  } { { "db/ip/nios2/submodules/nios2_mm_interconnect_0_router_005.sv" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476894186743 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_mm_interconnect_0_router_005 " "Found entity 2: nios2_mm_interconnect_0_router_005" {  } { { "db/ip/nios2/submodules/nios2_mm_interconnect_0_router_005.sv" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476894186743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894186743 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_mm_interconnect_0_router_008.sv(48) " "Verilog HDL Declaration information at nios2_mm_interconnect_0_router_008.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nios2/submodules/nios2_mm_interconnect_0_router_008.sv" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0_router_008.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1476894186743 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_mm_interconnect_0_router_008.sv(49) " "Verilog HDL Declaration information at nios2_mm_interconnect_0_router_008.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nios2/submodules/nios2_mm_interconnect_0_router_008.sv" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0_router_008.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1476894186743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2/submodules/nios2_mm_interconnect_0_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios2/submodules/nios2_mm_interconnect_0_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_mm_interconnect_0_router_008_default_decode " "Found entity 1: nios2_mm_interconnect_0_router_008_default_decode" {  } { { "db/ip/nios2/submodules/nios2_mm_interconnect_0_router_008.sv" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0_router_008.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476894186744 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_mm_interconnect_0_router_008 " "Found entity 2: nios2_mm_interconnect_0_router_008" {  } { { "db/ip/nios2/submodules/nios2_mm_interconnect_0_router_008.sv" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0_router_008.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476894186744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894186744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2/submodules/nios2_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2/submodules/nios2_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_mm_interconnect_0_rsp_demux " "Found entity 1: nios2_mm_interconnect_0_rsp_demux" {  } { { "db/ip/nios2/submodules/nios2_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476894186745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894186745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2/submodules/nios2_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2/submodules/nios2_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_mm_interconnect_0_rsp_demux_002 " "Found entity 1: nios2_mm_interconnect_0_rsp_demux_002" {  } { { "db/ip/nios2/submodules/nios2_mm_interconnect_0_rsp_demux_002.sv" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476894186746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894186746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2/submodules/nios2_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2/submodules/nios2_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_mm_interconnect_0_rsp_demux_003 " "Found entity 1: nios2_mm_interconnect_0_rsp_demux_003" {  } { { "db/ip/nios2/submodules/nios2_mm_interconnect_0_rsp_demux_003.sv" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476894186747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894186747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2/submodules/nios2_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2/submodules/nios2_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_mm_interconnect_0_rsp_mux " "Found entity 1: nios2_mm_interconnect_0_rsp_mux" {  } { { "db/ip/nios2/submodules/nios2_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476894186749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894186749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2/submodules/nios2_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2/submodules/nios2_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_mm_interconnect_0_rsp_mux_001 " "Found entity 1: nios2_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/nios2/submodules/nios2_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476894186751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894186751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2/submodules/nios2_parallel_port_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2/submodules/nios2_parallel_port_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_parallel_port_0 " "Found entity 1: nios2_parallel_port_0" {  } { { "db/ip/nios2/submodules/nios2_parallel_port_0.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_parallel_port_0.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476894186752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894186752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2/submodules/nios2_port_key.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2/submodules/nios2_port_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_port_key " "Found entity 1: nios2_port_key" {  } { { "db/ip/nios2/submodules/nios2_port_key.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_port_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476894186753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894186753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2/submodules/nios2_port_led.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2/submodules/nios2_port_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_port_led " "Found entity 1: nios2_port_led" {  } { { "db/ip/nios2/submodules/nios2_port_led.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_port_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476894186754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894186754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2/submodules/nios2_port_teclado.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2/submodules/nios2_port_teclado.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_port_teclado " "Found entity 1: nios2_port_teclado" {  } { { "db/ip/nios2/submodules/nios2_port_teclado.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_port_teclado.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476894186755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894186755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2/submodules/nios2_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios2/submodules/nios2_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sdram_input_efifo_module " "Found entity 1: nios2_sdram_input_efifo_module" {  } { { "db/ip/nios2/submodules/nios2_sdram.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476894186758 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_sdram " "Found entity 2: nios2_sdram" {  } { { "db/ip/nios2/submodules/nios2_sdram.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_sdram.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476894186758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894186758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2/submodules/nios2_sys_id.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2/submodules/nios2_sys_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sys_id " "Found entity 1: nios2_sys_id" {  } { { "db/ip/nios2/submodules/nios2_sys_id.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_sys_id.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476894186759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894186759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2/submodules/nios2_sys_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file db/ip/nios2/submodules/nios2_sys_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sys_pll_dffpipe_l2c " "Found entity 1: nios2_sys_pll_dffpipe_l2c" {  } { { "db/ip/nios2/submodules/nios2_sys_pll.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_sys_pll.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476894186762 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_sys_pll_stdsync_sv6 " "Found entity 2: nios2_sys_pll_stdsync_sv6" {  } { { "db/ip/nios2/submodules/nios2_sys_pll.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_sys_pll.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476894186762 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios2_sys_pll_altpll_8ra2 " "Found entity 3: nios2_sys_pll_altpll_8ra2" {  } { { "db/ip/nios2/submodules/nios2_sys_pll.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_sys_pll.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476894186762 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios2_sys_pll " "Found entity 4: nios2_sys_pll" {  } { { "db/ip/nios2/submodules/nios2_sys_pll.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_sys_pll.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476894186762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894186762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2/submodules/nios2_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2/submodules/nios2_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_timer " "Found entity 1: nios2_timer" {  } { { "db/ip/nios2/submodules/nios2_timer.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476894186764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894186764 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios2_epcs.v(401) " "Verilog HDL or VHDL warning at nios2_epcs.v(401): conditional expression evaluates to a constant" {  } { { "db/ip/nios2/submodules/nios2_epcs.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_epcs.v" 401 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1476894186788 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios2_sdram.v(316) " "Verilog HDL or VHDL warning at nios2_sdram.v(316): conditional expression evaluates to a constant" {  } { { "db/ip/nios2/submodules/nios2_sdram.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_sdram.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1476894186791 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios2_sdram.v(326) " "Verilog HDL or VHDL warning at nios2_sdram.v(326): conditional expression evaluates to a constant" {  } { { "db/ip/nios2/submodules/nios2_sdram.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_sdram.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1476894186791 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios2_sdram.v(336) " "Verilog HDL or VHDL warning at nios2_sdram.v(336): conditional expression evaluates to a constant" {  } { { "db/ip/nios2/submodules/nios2_sdram.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_sdram.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1476894186792 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios2_sdram.v(680) " "Verilog HDL or VHDL warning at nios2_sdram.v(680): conditional expression evaluates to a constant" {  } { { "db/ip/nios2/submodules/nios2_sdram.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_sdram.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1476894186793 ""}
{ "Warning" "WSGN_SEARCH_FILE" "Proyecto_final.v 1 1 " "Using design file Proyecto_final.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Proyecto_final " "Found entity 1: Proyecto_final" {  } { { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476894186965 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1476894186965 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Proyecto_final " "Elaborating entity \"Proyecto_final\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1476894186971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2 nios2:u0 " "Elaborating entity \"nios2\" for hierarchy \"nios2:u0\"" {  } { { "Proyecto_final.v" "u0" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894187216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_cpu nios2:u0\|nios2_cpu:cpu " "Elaborating entity \"nios2_cpu\" for hierarchy \"nios2:u0\|nios2_cpu:cpu\"" {  } { { "db/ip/nios2/nios2.v" "cpu" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/nios2.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894187275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_cpu_cpu nios2:u0\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu " "Elaborating entity \"nios2_cpu_cpu\" for hierarchy \"nios2:u0\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\"" {  } { { "db/ip/nios2/submodules/nios2_cpu.v" "cpu" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894187285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_cpu_cpu_test_bench nios2:u0\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_test_bench:the_nios2_cpu_cpu_test_bench " "Elaborating entity \"nios2_cpu_cpu_test_bench\" for hierarchy \"nios2:u0\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_test_bench:the_nios2_cpu_cpu_test_bench\"" {  } { { "db/ip/nios2/submodules/nios2_cpu_cpu.v" "the_nios2_cpu_cpu_test_bench" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu.v" 3689 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894187458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_cpu_cpu_register_bank_a_module nios2:u0\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_register_bank_a_module:nios2_cpu_cpu_register_bank_a " "Elaborating entity \"nios2_cpu_cpu_register_bank_a_module\" for hierarchy \"nios2:u0\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_register_bank_a_module:nios2_cpu_cpu_register_bank_a\"" {  } { { "db/ip/nios2/submodules/nios2_cpu_cpu.v" "nios2_cpu_cpu_register_bank_a" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu.v" 4205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894187474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2:u0\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_register_bank_a_module:nios2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2:u0\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_register_bank_a_module:nios2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios2/submodules/nios2_cpu_cpu.v" "the_altsyncram" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894187622 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2:u0\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_register_bank_a_module:nios2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios2:u0\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_register_bank_a_module:nios2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios2/submodules/nios2_cpu_cpu.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894187635 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2:u0\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_register_bank_a_module:nios2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios2:u0\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_register_bank_a_module:nios2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476894187635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476894187635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476894187635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476894187635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476894187635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476894187635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476894187635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476894187635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476894187635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476894187635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476894187635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476894187635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476894187635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476894187635 ""}  } { { "db/ip/nios2/submodules/nios2_cpu_cpu.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1476894187635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/altsyncram_6mc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476894187711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894187711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 nios2:u0\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_register_bank_a_module:nios2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"nios2:u0\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_register_bank_a_module:nios2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/irana/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894187712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_cpu_cpu_register_bank_b_module nios2:u0\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_register_bank_b_module:nios2_cpu_cpu_register_bank_b " "Elaborating entity \"nios2_cpu_cpu_register_bank_b_module\" for hierarchy \"nios2:u0\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_register_bank_b_module:nios2_cpu_cpu_register_bank_b\"" {  } { { "db/ip/nios2/submodules/nios2_cpu_cpu.v" "nios2_cpu_cpu_register_bank_b" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu.v" 4223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894187878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_cpu_cpu_nios2_oci nios2:u0\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci " "Elaborating entity \"nios2_cpu_cpu_nios2_oci\" for hierarchy \"nios2:u0\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\"" {  } { { "db/ip/nios2/submodules/nios2_cpu_cpu.v" "the_nios2_cpu_cpu_nios2_oci" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu.v" 4709 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894187907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_cpu_cpu_nios2_oci_debug nios2:u0\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_oci_debug:the_nios2_cpu_cpu_nios2_oci_debug " "Elaborating entity \"nios2_cpu_cpu_nios2_oci_debug\" for hierarchy \"nios2:u0\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_oci_debug:the_nios2_cpu_cpu_nios2_oci_debug\"" {  } { { "db/ip/nios2/submodules/nios2_cpu_cpu.v" "the_nios2_cpu_cpu_nios2_oci_debug" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu.v" 2678 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894187946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios2:u0\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_oci_debug:the_nios2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios2:u0\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_oci_debug:the_nios2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/nios2/submodules/nios2_cpu_cpu.v" "the_altera_std_synchronizer" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894187958 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2:u0\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_oci_debug:the_nios2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"nios2:u0\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_oci_debug:the_nios2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/nios2/submodules/nios2_cpu_cpu.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu.v" 217 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894187961 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2:u0\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_oci_debug:the_nios2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"nios2:u0\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_oci_debug:the_nios2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476894187961 ""}  } { { "db/ip/nios2/submodules/nios2_cpu_cpu.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu.v" 217 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1476894187961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_cpu_cpu_nios2_oci_break nios2:u0\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_oci_break:the_nios2_cpu_cpu_nios2_oci_break " "Elaborating entity \"nios2_cpu_cpu_nios2_oci_break\" for hierarchy \"nios2:u0\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_oci_break:the_nios2_cpu_cpu_nios2_oci_break\"" {  } { { "db/ip/nios2/submodules/nios2_cpu_cpu.v" "the_nios2_cpu_cpu_nios2_oci_break" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu.v" 2708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894187963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_cpu_cpu_nios2_oci_xbrk nios2:u0\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_oci_xbrk:the_nios2_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"nios2_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"nios2:u0\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_oci_xbrk:the_nios2_cpu_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/nios2/submodules/nios2_cpu_cpu.v" "the_nios2_cpu_cpu_nios2_oci_xbrk" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu.v" 2729 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894187985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_cpu_cpu_nios2_oci_dbrk nios2:u0\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_oci_dbrk:the_nios2_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"nios2_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"nios2:u0\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_oci_dbrk:the_nios2_cpu_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/nios2/submodules/nios2_cpu_cpu.v" "the_nios2_cpu_cpu_nios2_oci_dbrk" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu.v" 2755 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894187993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_cpu_cpu_nios2_oci_itrace nios2:u0\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_oci_itrace:the_nios2_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"nios2_cpu_cpu_nios2_oci_itrace\" for hierarchy \"nios2:u0\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_oci_itrace:the_nios2_cpu_cpu_nios2_oci_itrace\"" {  } { { "db/ip/nios2/submodules/nios2_cpu_cpu.v" "the_nios2_cpu_cpu_nios2_oci_itrace" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu.v" 2771 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894188000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_cpu_cpu_nios2_oci_dtrace nios2:u0\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_oci_dtrace:the_nios2_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"nios2_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"nios2:u0\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_oci_dtrace:the_nios2_cpu_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/nios2/submodules/nios2_cpu_cpu.v" "the_nios2_cpu_cpu_nios2_oci_dtrace" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu.v" 2786 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894188039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_cpu_cpu_nios2_oci_td_mode nios2:u0\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_oci_dtrace:the_nios2_cpu_cpu_nios2_oci_dtrace\|nios2_cpu_cpu_nios2_oci_td_mode:nios2_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"nios2_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"nios2:u0\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_oci_dtrace:the_nios2_cpu_cpu_nios2_oci_dtrace\|nios2_cpu_cpu_nios2_oci_td_mode:nios2_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/nios2/submodules/nios2_cpu_cpu.v" "nios2_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu.v" 1394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894188056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_cpu_cpu_nios2_oci_fifo nios2:u0\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_oci_fifo:the_nios2_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"nios2_cpu_cpu_nios2_oci_fifo\" for hierarchy \"nios2:u0\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_oci_fifo:the_nios2_cpu_cpu_nios2_oci_fifo\"" {  } { { "db/ip/nios2/submodules/nios2_cpu_cpu.v" "the_nios2_cpu_cpu_nios2_oci_fifo" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu.v" 2801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894188060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt nios2:u0\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_oci_fifo:the_nios2_cpu_cpu_nios2_oci_fifo\|nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"nios2:u0\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_oci_fifo:the_nios2_cpu_cpu_nios2_oci_fifo\|nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/nios2/submodules/nios2_cpu_cpu.v" "the_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu.v" 1703 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894188101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc nios2:u0\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_oci_fifo:the_nios2_cpu_cpu_nios2_oci_fifo\|nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"nios2:u0\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_oci_fifo:the_nios2_cpu_cpu_nios2_oci_fifo\|nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/nios2/submodules/nios2_cpu_cpu.v" "the_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu.v" 1712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894188105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_cpu_cpu_nios2_oci_fifo_cnt_inc nios2:u0\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_oci_fifo:the_nios2_cpu_cpu_nios2_oci_fifo\|nios2_cpu_cpu_nios2_oci_fifo_cnt_inc:the_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"nios2_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"nios2:u0\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_oci_fifo:the_nios2_cpu_cpu_nios2_oci_fifo\|nios2_cpu_cpu_nios2_oci_fifo_cnt_inc:the_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/nios2/submodules/nios2_cpu_cpu.v" "the_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu.v" 1721 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894188109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_cpu_cpu_nios2_oci_pib nios2:u0\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_oci_pib:the_nios2_cpu_cpu_nios2_oci_pib " "Elaborating entity \"nios2_cpu_cpu_nios2_oci_pib\" for hierarchy \"nios2:u0\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_oci_pib:the_nios2_cpu_cpu_nios2_oci_pib\"" {  } { { "db/ip/nios2/submodules/nios2_cpu_cpu.v" "the_nios2_cpu_cpu_nios2_oci_pib" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu.v" 2806 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894188113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_cpu_cpu_nios2_oci_im nios2:u0\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_oci_im:the_nios2_cpu_cpu_nios2_oci_im " "Elaborating entity \"nios2_cpu_cpu_nios2_oci_im\" for hierarchy \"nios2:u0\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_oci_im:the_nios2_cpu_cpu_nios2_oci_im\"" {  } { { "db/ip/nios2/submodules/nios2_cpu_cpu.v" "the_nios2_cpu_cpu_nios2_oci_im" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu.v" 2820 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894188116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_cpu_cpu_nios2_avalon_reg nios2:u0\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_avalon_reg:the_nios2_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"nios2_cpu_cpu_nios2_avalon_reg\" for hierarchy \"nios2:u0\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_avalon_reg:the_nios2_cpu_cpu_nios2_avalon_reg\"" {  } { { "db/ip/nios2/submodules/nios2_cpu_cpu.v" "the_nios2_cpu_cpu_nios2_avalon_reg" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu.v" 2839 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894188122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_cpu_cpu_nios2_ocimem nios2:u0\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_ocimem:the_nios2_cpu_cpu_nios2_ocimem " "Elaborating entity \"nios2_cpu_cpu_nios2_ocimem\" for hierarchy \"nios2:u0\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_ocimem:the_nios2_cpu_cpu_nios2_ocimem\"" {  } { { "db/ip/nios2/submodules/nios2_cpu_cpu.v" "the_nios2_cpu_cpu_nios2_ocimem" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu.v" 2859 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894188130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_cpu_cpu_ociram_sp_ram_module nios2:u0\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_ocimem:the_nios2_cpu_cpu_nios2_ocimem\|nios2_cpu_cpu_ociram_sp_ram_module:nios2_cpu_cpu_ociram_sp_ram " "Elaborating entity \"nios2_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"nios2:u0\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_ocimem:the_nios2_cpu_cpu_nios2_ocimem\|nios2_cpu_cpu_ociram_sp_ram_module:nios2_cpu_cpu_ociram_sp_ram\"" {  } { { "db/ip/nios2/submodules/nios2_cpu_cpu.v" "nios2_cpu_cpu_ociram_sp_ram" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu.v" 2480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894188152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2:u0\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_ocimem:the_nios2_cpu_cpu_nios2_ocimem\|nios2_cpu_cpu_ociram_sp_ram_module:nios2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2:u0\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_ocimem:the_nios2_cpu_cpu_nios2_ocimem\|nios2_cpu_cpu_ociram_sp_ram_module:nios2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios2/submodules/nios2_cpu_cpu.v" "the_altsyncram" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu.v" 2308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894188181 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2:u0\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_ocimem:the_nios2_cpu_cpu_nios2_ocimem\|nios2_cpu_cpu_ociram_sp_ram_module:nios2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios2:u0\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_ocimem:the_nios2_cpu_cpu_nios2_ocimem\|nios2_cpu_cpu_ociram_sp_ram_module:nios2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios2/submodules/nios2_cpu_cpu.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu.v" 2308 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894188191 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2:u0\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_ocimem:the_nios2_cpu_cpu_nios2_ocimem\|nios2_cpu_cpu_ociram_sp_ram_module:nios2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios2:u0\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_ocimem:the_nios2_cpu_cpu_nios2_ocimem\|nios2_cpu_cpu_ociram_sp_ram_module:nios2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476894188192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476894188192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476894188192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476894188192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476894188192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476894188192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476894188192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476894188192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476894188192 ""}  } { { "db/ip/nios2/submodules/nios2_cpu_cpu.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu.v" 2308 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1476894188192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4a31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4a31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4a31 " "Found entity 1: altsyncram_4a31" {  } { { "db/altsyncram_4a31.tdf" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/altsyncram_4a31.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476894188247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894188247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4a31 nios2:u0\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_ocimem:the_nios2_cpu_cpu_nios2_ocimem\|nios2_cpu_cpu_ociram_sp_ram_module:nios2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_4a31:auto_generated " "Elaborating entity \"altsyncram_4a31\" for hierarchy \"nios2:u0\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_ocimem:the_nios2_cpu_cpu_nios2_ocimem\|nios2_cpu_cpu_ociram_sp_ram_module:nios2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_4a31:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/irana/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894188248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_cpu_cpu_debug_slave_wrapper nios2:u0\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"nios2_cpu_cpu_debug_slave_wrapper\" for hierarchy \"nios2:u0\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper\"" {  } { { "db/ip/nios2/submodules/nios2_cpu_cpu.v" "the_nios2_cpu_cpu_debug_slave_wrapper" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu.v" 2961 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894188272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_cpu_cpu_debug_slave_tck nios2:u0\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper\|nios2_cpu_cpu_debug_slave_tck:the_nios2_cpu_cpu_debug_slave_tck " "Elaborating entity \"nios2_cpu_cpu_debug_slave_tck\" for hierarchy \"nios2:u0\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper\|nios2_cpu_cpu_debug_slave_tck:the_nios2_cpu_cpu_debug_slave_tck\"" {  } { { "db/ip/nios2/submodules/nios2_cpu_cpu_debug_slave_wrapper.v" "the_nios2_cpu_cpu_debug_slave_tck" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu_debug_slave_wrapper.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894188282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_cpu_cpu_debug_slave_sysclk nios2:u0\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper\|nios2_cpu_cpu_debug_slave_sysclk:the_nios2_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"nios2_cpu_cpu_debug_slave_sysclk\" for hierarchy \"nios2:u0\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper\|nios2_cpu_cpu_debug_slave_sysclk:the_nios2_cpu_cpu_debug_slave_sysclk\"" {  } { { "db/ip/nios2/submodules/nios2_cpu_cpu_debug_slave_wrapper.v" "the_nios2_cpu_cpu_debug_slave_sysclk" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu_debug_slave_wrapper.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894188313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic nios2:u0\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_cpu_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"nios2:u0\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_cpu_cpu_debug_slave_phy\"" {  } { { "db/ip/nios2/submodules/nios2_cpu_cpu_debug_slave_wrapper.v" "nios2_cpu_cpu_debug_slave_phy" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894188334 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2:u0\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"nios2:u0\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_cpu_cpu_debug_slave_phy\"" {  } { { "db/ip/nios2/submodules/nios2_cpu_cpu_debug_slave_wrapper.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894188338 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2:u0\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_cpu_cpu_debug_slave_phy " "Instantiated megafunction \"nios2:u0\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_cpu_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476894188338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476894188338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476894188338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476894188338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476894188338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476894188338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476894188338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476894188338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476894188338 ""}  } { { "db/ip/nios2/submodules/nios2_cpu_cpu_debug_slave_wrapper.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1476894188338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl nios2:u0\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"nios2:u0\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/home/irana/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894188340 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2:u0\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst nios2:u0\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"nios2:u0\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"nios2:u0\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_cpu_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/home/irana/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "db/ip/nios2/submodules/nios2_cpu_cpu_debug_slave_wrapper.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894188345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios2:u0\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios2:u0\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/home/irana/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894189029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios2:u0\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios2:u0\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/irana/altera_lite/15.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894189098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_epcs nios2:u0\|nios2_epcs:epcs " "Elaborating entity \"nios2_epcs\" for hierarchy \"nios2:u0\|nios2_epcs:epcs\"" {  } { { "db/ip/nios2/nios2.v" "epcs" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/nios2.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894189118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_epcs_sub nios2:u0\|nios2_epcs:epcs\|nios2_epcs_sub:the_nios2_epcs_sub " "Elaborating entity \"nios2_epcs_sub\" for hierarchy \"nios2:u0\|nios2_epcs:epcs\|nios2_epcs_sub:the_nios2_epcs_sub\"" {  } { { "db/ip/nios2/submodules/nios2_epcs.v" "the_nios2_epcs_sub" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_epcs.v" 505 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894189124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2:u0\|nios2_epcs:epcs\|altsyncram:the_boot_copier_rom " "Elaborating entity \"altsyncram\" for hierarchy \"nios2:u0\|nios2_epcs:epcs\|altsyncram:the_boot_copier_rom\"" {  } { { "db/ip/nios2/submodules/nios2_epcs.v" "the_boot_copier_rom" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_epcs.v" 549 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894189168 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2:u0\|nios2_epcs:epcs\|altsyncram:the_boot_copier_rom " "Elaborated megafunction instantiation \"nios2:u0\|nios2_epcs:epcs\|altsyncram:the_boot_copier_rom\"" {  } { { "db/ip/nios2/submodules/nios2_epcs.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_epcs.v" 549 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894189180 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2:u0\|nios2_epcs:epcs\|altsyncram:the_boot_copier_rom " "Instantiated megafunction \"nios2:u0\|nios2_epcs:epcs\|altsyncram:the_boot_copier_rom\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476894189180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios2_epcs_boot_rom.hex " "Parameter \"init_file\" = \"nios2_epcs_boot_rom.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476894189180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476894189180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476894189180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476894189180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476894189180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476894189180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476894189180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476894189180 ""}  } { { "db/ip/nios2/submodules/nios2_epcs.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_epcs.v" 549 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1476894189180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0441.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0441.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0441 " "Found entity 1: altsyncram_0441" {  } { { "db/altsyncram_0441.tdf" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/altsyncram_0441.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476894189234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894189234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0441 nios2:u0\|nios2_epcs:epcs\|altsyncram:the_boot_copier_rom\|altsyncram_0441:auto_generated " "Elaborating entity \"altsyncram_0441\" for hierarchy \"nios2:u0\|nios2_epcs:epcs\|altsyncram:the_boot_copier_rom\|altsyncram_0441:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/irana/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894189235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_jtag nios2:u0\|nios2_jtag:jtag " "Elaborating entity \"nios2_jtag\" for hierarchy \"nios2:u0\|nios2_jtag:jtag\"" {  } { { "db/ip/nios2/nios2.v" "jtag" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/nios2.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894189291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_jtag_scfifo_w nios2:u0\|nios2_jtag:jtag\|nios2_jtag_scfifo_w:the_nios2_jtag_scfifo_w " "Elaborating entity \"nios2_jtag_scfifo_w\" for hierarchy \"nios2:u0\|nios2_jtag:jtag\|nios2_jtag_scfifo_w:the_nios2_jtag_scfifo_w\"" {  } { { "db/ip/nios2/submodules/nios2_jtag.v" "the_nios2_jtag_scfifo_w" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_jtag.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894189301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios2:u0\|nios2_jtag:jtag\|nios2_jtag_scfifo_w:the_nios2_jtag_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"nios2:u0\|nios2_jtag:jtag\|nios2_jtag_scfifo_w:the_nios2_jtag_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/nios2/submodules/nios2_jtag.v" "wfifo" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_jtag.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894189621 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2:u0\|nios2_jtag:jtag\|nios2_jtag_scfifo_w:the_nios2_jtag_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"nios2:u0\|nios2_jtag:jtag\|nios2_jtag_scfifo_w:the_nios2_jtag_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/nios2/submodules/nios2_jtag.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_jtag.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894189625 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2:u0\|nios2_jtag:jtag\|nios2_jtag_scfifo_w:the_nios2_jtag_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"nios2:u0\|nios2_jtag:jtag\|nios2_jtag_scfifo_w:the_nios2_jtag_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476894189625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476894189625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476894189625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476894189625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476894189625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476894189625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476894189625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476894189625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476894189625 ""}  } { { "db/ip/nios2/submodules/nios2_jtag.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_jtag.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1476894189625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/scfifo_jr21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476894189680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894189680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 nios2:u0\|nios2_jtag:jtag\|nios2_jtag_scfifo_w:the_nios2_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"nios2:u0\|nios2_jtag:jtag\|nios2_jtag_scfifo_w:the_nios2_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/irana/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894189681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/a_dpfifo_l011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476894189688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894189688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 nios2:u0\|nios2_jtag:jtag\|nios2_jtag_scfifo_w:the_nios2_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"nios2:u0\|nios2_jtag:jtag\|nios2_jtag_scfifo_w:the_nios2_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/scfifo_jr21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894189689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476894189696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894189696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf nios2:u0\|nios2_jtag:jtag\|nios2_jtag_scfifo_w:the_nios2_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"nios2:u0\|nios2_jtag:jtag\|nios2_jtag_scfifo_w:the_nios2_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894189697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/cntr_do7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476894189747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894189747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 nios2:u0\|nios2_jtag:jtag\|nios2_jtag_scfifo_w:the_nios2_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"nios2:u0\|nios2_jtag:jtag\|nios2_jtag_scfifo_w:the_nios2_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894189749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/altsyncram_nio1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476894189806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894189806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 nios2:u0\|nios2_jtag:jtag\|nios2_jtag_scfifo_w:the_nios2_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"nios2:u0\|nios2_jtag:jtag\|nios2_jtag_scfifo_w:the_nios2_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894189807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/cntr_1ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476894189865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894189865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob nios2:u0\|nios2_jtag:jtag\|nios2_jtag_scfifo_w:the_nios2_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"nios2:u0\|nios2_jtag:jtag\|nios2_jtag_scfifo_w:the_nios2_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/a_dpfifo_l011.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894189866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_jtag_scfifo_r nios2:u0\|nios2_jtag:jtag\|nios2_jtag_scfifo_r:the_nios2_jtag_scfifo_r " "Elaborating entity \"nios2_jtag_scfifo_r\" for hierarchy \"nios2:u0\|nios2_jtag:jtag\|nios2_jtag_scfifo_r:the_nios2_jtag_scfifo_r\"" {  } { { "db/ip/nios2/submodules/nios2_jtag.v" "the_nios2_jtag_scfifo_r" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_jtag.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894189876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic nios2:u0\|nios2_jtag:jtag\|alt_jtag_atlantic:nios2_jtag_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"nios2:u0\|nios2_jtag:jtag\|alt_jtag_atlantic:nios2_jtag_alt_jtag_atlantic\"" {  } { { "db/ip/nios2/submodules/nios2_jtag.v" "nios2_jtag_alt_jtag_atlantic" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_jtag.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894190180 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2:u0\|nios2_jtag:jtag\|alt_jtag_atlantic:nios2_jtag_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios2:u0\|nios2_jtag:jtag\|alt_jtag_atlantic:nios2_jtag_alt_jtag_atlantic\"" {  } { { "db/ip/nios2/submodules/nios2_jtag.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_jtag.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894190198 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2:u0\|nios2_jtag:jtag\|alt_jtag_atlantic:nios2_jtag_alt_jtag_atlantic " "Instantiated megafunction \"nios2:u0\|nios2_jtag:jtag\|alt_jtag_atlantic:nios2_jtag_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476894190198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476894190198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476894190198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476894190198 ""}  } { { "db/ip/nios2/submodules/nios2_jtag.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_jtag.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1476894190198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint nios2:u0\|nios2_jtag:jtag\|alt_jtag_atlantic:nios2_jtag_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"nios2:u0\|nios2_jtag:jtag\|alt_jtag_atlantic:nios2_jtag_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "/home/irana/altera_lite/15.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894190216 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2:u0\|nios2_jtag:jtag\|alt_jtag_atlantic:nios2_jtag_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst nios2:u0\|nios2_jtag:jtag\|alt_jtag_atlantic:nios2_jtag_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios2:u0\|nios2_jtag:jtag\|alt_jtag_atlantic:nios2_jtag_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"nios2:u0\|nios2_jtag:jtag\|alt_jtag_atlantic:nios2_jtag_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "/home/irana/altera_lite/15.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "db/ip/nios2/submodules/nios2_jtag.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_jtag.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894190220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint nios2:u0\|nios2_jtag:jtag\|alt_jtag_atlantic:nios2_jtag_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"nios2:u0\|nios2_jtag:jtag\|alt_jtag_atlantic:nios2_jtag_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "/home/irana/altera_lite/15.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894190225 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2:u0\|nios2_jtag:jtag\|alt_jtag_atlantic:nios2_jtag_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep nios2:u0\|nios2_jtag:jtag\|alt_jtag_atlantic:nios2_jtag_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios2:u0\|nios2_jtag:jtag\|alt_jtag_atlantic:nios2_jtag_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"nios2:u0\|nios2_jtag:jtag\|alt_jtag_atlantic:nios2_jtag_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "/home/irana/altera_lite/15.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } } { "db/ip/nios2/submodules/nios2_jtag.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_jtag.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894190228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_parallel_port_0 nios2:u0\|nios2_parallel_port_0:parallel_port_0 " "Elaborating entity \"nios2_parallel_port_0\" for hierarchy \"nios2:u0\|nios2_parallel_port_0:parallel_port_0\"" {  } { { "db/ip/nios2/nios2.v" "parallel_port_0" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/nios2.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894190231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_port_key nios2:u0\|nios2_port_key:port_key " "Elaborating entity \"nios2_port_key\" for hierarchy \"nios2:u0\|nios2_port_key:port_key\"" {  } { { "db/ip/nios2/nios2.v" "port_key" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/nios2.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894190257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_port_led nios2:u0\|nios2_port_led:port_led " "Elaborating entity \"nios2_port_led\" for hierarchy \"nios2:u0\|nios2_port_led:port_led\"" {  } { { "db/ip/nios2/nios2.v" "port_led" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/nios2.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894190264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_port_teclado nios2:u0\|nios2_port_teclado:port_teclado " "Elaborating entity \"nios2_port_teclado\" for hierarchy \"nios2:u0\|nios2_port_teclado:port_teclado\"" {  } { { "db/ip/nios2/nios2.v" "port_teclado" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/nios2.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894190270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sdram nios2:u0\|nios2_sdram:sdram " "Elaborating entity \"nios2_sdram\" for hierarchy \"nios2:u0\|nios2_sdram:sdram\"" {  } { { "db/ip/nios2/nios2.v" "sdram" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/nios2.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894190276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sdram_input_efifo_module nios2:u0\|nios2_sdram:sdram\|nios2_sdram_input_efifo_module:the_nios2_sdram_input_efifo_module " "Elaborating entity \"nios2_sdram_input_efifo_module\" for hierarchy \"nios2:u0\|nios2_sdram:sdram\|nios2_sdram_input_efifo_module:the_nios2_sdram_input_efifo_module\"" {  } { { "db/ip/nios2/submodules/nios2_sdram.v" "the_nios2_sdram_input_efifo_module" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_sdram.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894190352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sys_id nios2:u0\|nios2_sys_id:sys_id " "Elaborating entity \"nios2_sys_id\" for hierarchy \"nios2:u0\|nios2_sys_id:sys_id\"" {  } { { "db/ip/nios2/nios2.v" "sys_id" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/nios2.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894190370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sys_pll nios2:u0\|nios2_sys_pll:sys_pll " "Elaborating entity \"nios2_sys_pll\" for hierarchy \"nios2:u0\|nios2_sys_pll:sys_pll\"" {  } { { "db/ip/nios2/nios2.v" "sys_pll" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/nios2.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894190374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sys_pll_stdsync_sv6 nios2:u0\|nios2_sys_pll:sys_pll\|nios2_sys_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"nios2_sys_pll_stdsync_sv6\" for hierarchy \"nios2:u0\|nios2_sys_pll:sys_pll\|nios2_sys_pll_stdsync_sv6:stdsync2\"" {  } { { "db/ip/nios2/submodules/nios2_sys_pll.v" "stdsync2" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_sys_pll.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894190381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sys_pll_dffpipe_l2c nios2:u0\|nios2_sys_pll:sys_pll\|nios2_sys_pll_stdsync_sv6:stdsync2\|nios2_sys_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"nios2_sys_pll_dffpipe_l2c\" for hierarchy \"nios2:u0\|nios2_sys_pll:sys_pll\|nios2_sys_pll_stdsync_sv6:stdsync2\|nios2_sys_pll_dffpipe_l2c:dffpipe3\"" {  } { { "db/ip/nios2/submodules/nios2_sys_pll.v" "dffpipe3" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_sys_pll.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894190384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sys_pll_altpll_8ra2 nios2:u0\|nios2_sys_pll:sys_pll\|nios2_sys_pll_altpll_8ra2:sd1 " "Elaborating entity \"nios2_sys_pll_altpll_8ra2\" for hierarchy \"nios2:u0\|nios2_sys_pll:sys_pll\|nios2_sys_pll_altpll_8ra2:sd1\"" {  } { { "db/ip/nios2/submodules/nios2_sys_pll.v" "sd1" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_sys_pll.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894190388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_timer nios2:u0\|nios2_timer:timer " "Elaborating entity \"nios2_timer\" for hierarchy \"nios2:u0\|nios2_timer:timer\"" {  } { { "db/ip/nios2/nios2.v" "timer" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/nios2.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894190508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_0 nios2:u0\|nios2_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"nios2_mm_interconnect_0\" for hierarchy \"nios2:u0\|nios2_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/nios2/nios2.v" "mm_interconnect_0" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/nios2.v" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894190528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios2:u0\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios2:u0\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "db/ip/nios2/submodules/nios2_mm_interconnect_0.v" "cpu_data_master_translator" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0.v" 974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894191113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios2:u0\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios2:u0\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "db/ip/nios2/submodules/nios2_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0.v" 1034 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894191128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2:u0\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2:u0\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator\"" {  } { { "db/ip/nios2/submodules/nios2_mm_interconnect_0.v" "jtag_avalon_jtag_slave_translator" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0.v" 1098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894191144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2:u0\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:parallel_port_0_avalon_parallel_port_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2:u0\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:parallel_port_0_avalon_parallel_port_slave_translator\"" {  } { { "db/ip/nios2/submodules/nios2_mm_interconnect_0.v" "parallel_port_0_avalon_parallel_port_slave_translator" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0.v" 1162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894191163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2:u0\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_id_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2:u0\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_id_control_slave_translator\"" {  } { { "db/ip/nios2/submodules/nios2_mm_interconnect_0.v" "sys_id_control_slave_translator" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0.v" 1226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894191179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2:u0\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2:u0\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "db/ip/nios2/submodules/nios2_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0.v" 1290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894191198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2:u0\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:epcs_epcs_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2:u0\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:epcs_epcs_control_port_translator\"" {  } { { "db/ip/nios2/submodules/nios2_mm_interconnect_0.v" "epcs_epcs_control_port_translator" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0.v" 1354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894191214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2:u0\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2:u0\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_pll_pll_slave_translator\"" {  } { { "db/ip/nios2/submodules/nios2_mm_interconnect_0.v" "sys_pll_pll_slave_translator" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0.v" 1418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894191232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2:u0\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2:u0\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "db/ip/nios2/submodules/nios2_mm_interconnect_0.v" "sdram_s1_translator" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0.v" 1482 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894191249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2:u0\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2:u0\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "db/ip/nios2/submodules/nios2_mm_interconnect_0.v" "timer_s1_translator" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894191265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2:u0\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:port_led_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2:u0\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:port_led_s1_translator\"" {  } { { "db/ip/nios2/submodules/nios2_mm_interconnect_0.v" "port_led_s1_translator" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0.v" 1610 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894191282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios2:u0\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios2:u0\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "db/ip/nios2/submodules/nios2_mm_interconnect_0.v" "cpu_data_master_agent" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0.v" 1819 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894191302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios2:u0\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios2:u0\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "db/ip/nios2/submodules/nios2_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0.v" 1900 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894191315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios2:u0\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios2:u0\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent\"" {  } { { "db/ip/nios2/submodules/nios2_mm_interconnect_0.v" "jtag_avalon_jtag_slave_agent" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0.v" 1984 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894191328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios2:u0\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios2:u0\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/nios2/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894191350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios2:u0\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios2:u0\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/nios2/submodules/nios2_mm_interconnect_0.v" "jtag_avalon_jtag_slave_agent_rsp_fifo" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0.v" 2025 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894191369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios2:u0\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios2:u0\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo\"" {  } { { "db/ip/nios2/submodules/nios2_mm_interconnect_0.v" "jtag_avalon_jtag_slave_agent_rdata_fifo" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0.v" 2066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894191409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios2:u0\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios2:u0\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "db/ip/nios2/submodules/nios2_mm_interconnect_0.v" "sdram_s1_agent" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0.v" 2898 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894191451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios2:u0\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios2:u0\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/nios2/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894191471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios2:u0\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios2:u0\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "db/ip/nios2/submodules/nios2_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0.v" 2939 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894191489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios2:u0\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios2:u0\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "db/ip/nios2/submodules/nios2_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0.v" 2980 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894191598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_0_router nios2:u0\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_router:router " "Elaborating entity \"nios2_mm_interconnect_0_router\" for hierarchy \"nios2:u0\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_router:router\"" {  } { { "db/ip/nios2/submodules/nios2_mm_interconnect_0.v" "router" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0.v" 3537 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894191632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_0_router_default_decode nios2:u0\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_router:router\|nios2_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"nios2_mm_interconnect_0_router_default_decode\" for hierarchy \"nios2:u0\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_router:router\|nios2_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/nios2/submodules/nios2_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0_router.sv" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894191676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_0_router_001 nios2:u0\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"nios2_mm_interconnect_0_router_001\" for hierarchy \"nios2:u0\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/nios2/submodules/nios2_mm_interconnect_0.v" "router_001" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0.v" 3553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894191681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_0_router_001_default_decode nios2:u0\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_router_001:router_001\|nios2_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"nios2_mm_interconnect_0_router_001_default_decode\" for hierarchy \"nios2:u0\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_router_001:router_001\|nios2_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/nios2/submodules/nios2_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0_router_001.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894191710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_0_router_002 nios2:u0\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"nios2_mm_interconnect_0_router_002\" for hierarchy \"nios2:u0\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/nios2/submodules/nios2_mm_interconnect_0.v" "router_002" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0.v" 3569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894191715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_0_router_002_default_decode nios2:u0\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_router_002:router_002\|nios2_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"nios2_mm_interconnect_0_router_002_default_decode\" for hierarchy \"nios2:u0\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_router_002:router_002\|nios2_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/nios2/submodules/nios2_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894191723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_0_router_005 nios2:u0\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"nios2_mm_interconnect_0_router_005\" for hierarchy \"nios2:u0\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_router_005:router_005\"" {  } { { "db/ip/nios2/submodules/nios2_mm_interconnect_0.v" "router_005" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0.v" 3617 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894191730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_0_router_005_default_decode nios2:u0\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_router_005:router_005\|nios2_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"nios2_mm_interconnect_0_router_005_default_decode\" for hierarchy \"nios2:u0\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_router_005:router_005\|nios2_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "db/ip/nios2/submodules/nios2_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0_router_005.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894191740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_0_router_008 nios2:u0\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_router_008:router_008 " "Elaborating entity \"nios2_mm_interconnect_0_router_008\" for hierarchy \"nios2:u0\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_router_008:router_008\"" {  } { { "db/ip/nios2/submodules/nios2_mm_interconnect_0.v" "router_008" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0.v" 3665 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894191748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_0_router_008_default_decode nios2:u0\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_router_008:router_008\|nios2_mm_interconnect_0_router_008_default_decode:the_default_decode " "Elaborating entity \"nios2_mm_interconnect_0_router_008_default_decode\" for hierarchy \"nios2:u0\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_router_008:router_008\|nios2_mm_interconnect_0_router_008_default_decode:the_default_decode\"" {  } { { "db/ip/nios2/submodules/nios2_mm_interconnect_0_router_008.sv" "the_default_decode" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0_router_008.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894191757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter nios2:u0\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"nios2:u0\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "db/ip/nios2/submodules/nios2_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0.v" 3779 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894191769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only nios2:u0\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"nios2:u0\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "db/ip/nios2/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894191780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_0_cmd_demux nios2:u0\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"nios2_mm_interconnect_0_cmd_demux\" for hierarchy \"nios2:u0\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/nios2/submodules/nios2_mm_interconnect_0.v" "cmd_demux" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0.v" 3856 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894191786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_0_cmd_demux_001 nios2:u0\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"nios2_mm_interconnect_0_cmd_demux_001\" for hierarchy \"nios2:u0\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/nios2/submodules/nios2_mm_interconnect_0.v" "cmd_demux_001" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0.v" 3885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894191811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_0_cmd_mux nios2:u0\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"nios2_mm_interconnect_0_cmd_mux\" for hierarchy \"nios2:u0\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/nios2/submodules/nios2_mm_interconnect_0.v" "cmd_mux" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0.v" 3902 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894191821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_0_cmd_mux_003 nios2:u0\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"nios2_mm_interconnect_0_cmd_mux_003\" for hierarchy \"nios2:u0\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "db/ip/nios2/submodules/nios2_mm_interconnect_0.v" "cmd_mux_003" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0.v" 3959 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894191829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios2:u0\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios2:u0\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/nios2/submodules/nios2_mm_interconnect_0_cmd_mux_003.sv" "arb" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0_cmd_mux_003.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894191847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios2:u0\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios2:u0\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/nios2/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894191852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_0_rsp_demux nios2:u0\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"nios2_mm_interconnect_0_rsp_demux\" for hierarchy \"nios2:u0\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/nios2/submodules/nios2_mm_interconnect_0.v" "rsp_demux" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0.v" 4107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894191868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_0_rsp_demux_002 nios2:u0\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"nios2_mm_interconnect_0_rsp_demux_002\" for hierarchy \"nios2:u0\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "db/ip/nios2/submodules/nios2_mm_interconnect_0.v" "rsp_demux_002" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0.v" 4141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894191876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_0_rsp_demux_003 nios2:u0\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_rsp_demux_003:rsp_demux_003 " "Elaborating entity \"nios2_mm_interconnect_0_rsp_demux_003\" for hierarchy \"nios2:u0\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_rsp_demux_003:rsp_demux_003\"" {  } { { "db/ip/nios2/submodules/nios2_mm_interconnect_0.v" "rsp_demux_003" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0.v" 4164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894191883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_0_rsp_mux nios2:u0\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"nios2_mm_interconnect_0_rsp_mux\" for hierarchy \"nios2:u0\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/nios2/submodules/nios2_mm_interconnect_0.v" "rsp_mux" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0.v" 4372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894191898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios2:u0\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios2:u0\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/nios2/submodules/nios2_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0_rsp_mux.sv" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894191967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios2:u0\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios2:u0\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/nios2/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894191972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_0_rsp_mux_001 nios2:u0\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"nios2_mm_interconnect_0_rsp_mux_001\" for hierarchy \"nios2:u0\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/nios2/submodules/nios2_mm_interconnect_0.v" "rsp_mux_001" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0.v" 4401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894191977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios2:u0\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios2:u0\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/nios2/submodules/nios2_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0_rsp_mux_001.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894191999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios2:u0\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios2:u0\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/nios2/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894192003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter nios2:u0\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"nios2:u0\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "db/ip/nios2/submodules/nios2_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0.v" 4467 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894192009 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/nios2/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1476894192022 "|Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/nios2/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1476894192024 "|Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/nios2/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1476894192024 "|Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter nios2:u0\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"nios2:u0\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "db/ip/nios2/submodules/nios2_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0.v" 4533 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894192073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser nios2:u0\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"nios2:u0\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "db/ip/nios2/submodules/nios2_mm_interconnect_0.v" "crosser" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0.v" 4567 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894192114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser nios2:u0\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"nios2:u0\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "db/ip/nios2/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894192125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut nios2:u0\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"nios2:u0\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "db/ip/nios2/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894192159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_0_avalon_st_adapter nios2:u0\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"nios2_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"nios2:u0\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/nios2/submodules/nios2_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0.v" 4970 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894192209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_0_avalon_st_adapter_error_adapter_0 nios2:u0\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios2_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"nios2_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"nios2:u0\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios2_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/nios2/submodules/nios2_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894192214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_0_avalon_st_adapter_006 nios2:u0\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006 " "Elaborating entity \"nios2_mm_interconnect_0_avalon_st_adapter_006\" for hierarchy \"nios2:u0\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006\"" {  } { { "db/ip/nios2/submodules/nios2_mm_interconnect_0.v" "avalon_st_adapter_006" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0.v" 5144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894192228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0 nios2:u0\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006\|nios2_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0:error_adapter_0 " "Elaborating entity \"nios2_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0\" for hierarchy \"nios2:u0\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006\|nios2_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/nios2/submodules/nios2_mm_interconnect_0_avalon_st_adapter_006.v" "error_adapter_0" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0_avalon_st_adapter_006.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894192233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_irq_mapper nios2:u0\|nios2_irq_mapper:irq_mapper " "Elaborating entity \"nios2_irq_mapper\" for hierarchy \"nios2:u0\|nios2_irq_mapper:irq_mapper\"" {  } { { "db/ip/nios2/nios2.v" "irq_mapper" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/nios2.v" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894192247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_irq_clock_crosser nios2:u0\|altera_irq_clock_crosser:irq_synchronizer " "Elaborating entity \"altera_irq_clock_crosser\" for hierarchy \"nios2:u0\|altera_irq_clock_crosser:irq_synchronizer\"" {  } { { "db/ip/nios2/nios2.v" "irq_synchronizer" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/nios2.v" 368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894192251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_bundle nios2:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborating entity \"altera_std_synchronizer_bundle\" for hierarchy \"nios2:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "db/ip/nios2/submodules/altera_irq_clock_crosser.sv" "sync" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894192267 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"nios2:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "db/ip/nios2/submodules/altera_irq_clock_crosser.sv" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894192270 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Instantiated megafunction \"nios2:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476894192270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476894192270 ""}  } { { "db/ip/nios2/submodules/altera_irq_clock_crosser.sv" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1476894192270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios2:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios2:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\"" {  } { { "altera_std_synchronizer_bundle.v" "sync\[0\].u" { Text "/home/irana/altera_lite/15.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894192271 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u nios2:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"nios2:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\", which is child of megafunction instantiation \"nios2:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "altera_std_synchronizer_bundle.v" "" { Text "/home/irana/altera_lite/15.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } } { "db/ip/nios2/submodules/altera_irq_clock_crosser.sv" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894192275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios2:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios2:u0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/nios2/nios2.v" "rst_controller" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/nios2.v" 442 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894192280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios2:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios2:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/nios2/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894192288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios2:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios2:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/nios2/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894192292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios2:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios2:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "db/ip/nios2/nios2.v" "rst_controller_001" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/nios2.v" 505 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894192296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios2:u0\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios2:u0\|altera_reset_controller:rst_controller_002\"" {  } { { "db/ip/nios2/nios2.v" "rst_controller_002" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/nios2.v" 568 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894192305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "caja_negra_teclado caja_negra_teclado:caja_negra_teclado_u " "Elaborating entity \"caja_negra_teclado\" for hierarchy \"caja_negra_teclado:caja_negra_teclado_u\"" {  } { { "Proyecto_final.v" "caja_negra_teclado_u" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894192313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reductor caja_negra_teclado:caja_negra_teclado_u\|reductor:reductor_u " "Elaborating entity \"reductor\" for hierarchy \"caja_negra_teclado:caja_negra_teclado_u\|reductor:reductor_u\"" {  } { { "caja_negra_teclado.v" "reductor_u" { Text "/home/irana/altera_lite/arquitectura/proyecto2/caja_negra_teclado.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894192317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "driver_teclado_barrido caja_negra_teclado:caja_negra_teclado_u\|driver_teclado_barrido:driver_teclado_barrido_u " "Elaborating entity \"driver_teclado_barrido\" for hierarchy \"caja_negra_teclado:caja_negra_teclado_u\|driver_teclado_barrido:driver_teclado_barrido_u\"" {  } { { "caja_negra_teclado.v" "driver_teclado_barrido_u" { Text "/home/irana/altera_lite/arquitectura/proyecto2/caja_negra_teclado.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894192323 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_aux_neg driver_teclado_barrido.v(13) " "Verilog HDL or VHDL warning at driver_teclado_barrido.v(13): object \"reg_aux_neg\" assigned a value but never read" {  } { { "driver_teclado_barrido.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/driver_teclado_barrido.v" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1476894192324 "|Proyecto_final|caja_negra_teclado:caja_negra_teclado_u|driver_teclado_barrido:driver_teclado_barrido_u"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "contador_reg driver_teclado_barrido.v(33) " "Verilog HDL Always Construct warning at driver_teclado_barrido.v(33): variable \"contador_reg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "driver_teclado_barrido.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/driver_teclado_barrido.v" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1476894192324 "|Proyecto_final|caja_negra_teclado:caja_negra_teclado_u|driver_teclado_barrido:driver_teclado_barrido_u"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "contador_reg driver_teclado_barrido.v(34) " "Verilog HDL Always Construct warning at driver_teclado_barrido.v(34): variable \"contador_reg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "driver_teclado_barrido.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/driver_teclado_barrido.v" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1476894192324 "|Proyecto_final|caja_negra_teclado:caja_negra_teclado_u|driver_teclado_barrido:driver_teclado_barrido_u"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "contador_reg driver_teclado_barrido.v(39) " "Verilog HDL Always Construct warning at driver_teclado_barrido.v(39): variable \"contador_reg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "driver_teclado_barrido.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/driver_teclado_barrido.v" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1476894192324 "|Proyecto_final|caja_negra_teclado:caja_negra_teclado_u|driver_teclado_barrido:driver_teclado_barrido_u"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "codificador_2a4 caja_negra_teclado:caja_negra_teclado_u\|codificador_2a4:codificador_2a4_u " "Elaborating entity \"codificador_2a4\" for hierarchy \"caja_negra_teclado:caja_negra_teclado_u\|codificador_2a4:codificador_2a4_u\"" {  } { { "caja_negra_teclado.v" "codificador_2a4_u" { Text "/home/irana/altera_lite/arquitectura/proyecto2/caja_negra_teclado.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894192327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DeBounce1 caja_negra_teclado:caja_negra_teclado_u\|DeBounce1:DeBounce1_u1 " "Elaborating entity \"DeBounce1\" for hierarchy \"caja_negra_teclado:caja_negra_teclado_u\|DeBounce1:DeBounce1_u1\"" {  } { { "caja_negra_teclado.v" "DeBounce1_u1" { Text "/home/irana/altera_lite/arquitectura/proyecto2/caja_negra_teclado.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894192330 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 DeBounce1.v(54) " "Verilog HDL assignment warning at DeBounce1.v(54): truncated value with size 32 to match size of target (11)" {  } { { "DeBounce1.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/DeBounce1.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1476894192330 "|Proyecto_final|caja_negra_teclado:caja_negra_teclado_u|DeBounce1:DeBounce1_u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "driver_teclado_encoding caja_negra_teclado:caja_negra_teclado_u\|driver_teclado_encoding:driver_teclado_encoding_u " "Elaborating entity \"driver_teclado_encoding\" for hierarchy \"caja_negra_teclado:caja_negra_teclado_u\|driver_teclado_encoding:driver_teclado_encoding_u\"" {  } { { "caja_negra_teclado.v" "driver_teclado_encoding_u" { Text "/home/irana/altera_lite/arquitectura/proyecto2/caja_negra_teclado.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894192336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "codificador_filas_columnas caja_negra_teclado:caja_negra_teclado_u\|codificador_filas_columnas:codificador_filas_columnas_u " "Elaborating entity \"codificador_filas_columnas\" for hierarchy \"caja_negra_teclado:caja_negra_teclado_u\|codificador_filas_columnas:codificador_filas_columnas_u\"" {  } { { "caja_negra_teclado.v" "codificador_filas_columnas_u" { Text "/home/irana/altera_lite/arquitectura/proyecto2/caja_negra_teclado.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894192340 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1476894195430 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2016.10.19.11:23:22 Progress: Loading slde5c1dfa3/alt_sld_fab_wrapper_hw.tcl " "2016.10.19.11:23:22 Progress: Loading slde5c1dfa3/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894202419 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894206306 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894206697 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894207826 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894207904 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894207977 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894208086 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894208094 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894208095 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1476894214049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde5c1dfa3/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde5c1dfa3/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slde5c1dfa3/alt_sld_fab.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/slde5c1dfa3/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476894214306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894214306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde5c1dfa3/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde5c1dfa3/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slde5c1dfa3/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/slde5c1dfa3/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476894214374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894214374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde5c1dfa3/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde5c1dfa3/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slde5c1dfa3/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/slde5c1dfa3/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476894214376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894214376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde5c1dfa3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde5c1dfa3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slde5c1dfa3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/slde5c1dfa3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476894214404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894214404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde5c1dfa3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slde5c1dfa3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slde5c1dfa3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/slde5c1dfa3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 129 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476894214465 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slde5c1dfa3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/slde5c1dfa3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476894214465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894214465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde5c1dfa3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde5c1dfa3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slde5c1dfa3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/slde5c1dfa3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476894214501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894214501 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "caja_negra_teclado:caja_negra_teclado_u\|driver_teclado_encoding:driver_teclado_encoding_u\|index_out\[0\] " "Converted tri-state buffer \"caja_negra_teclado:caja_negra_teclado_u\|driver_teclado_encoding:driver_teclado_encoding_u\|index_out\[0\]\" feeding internal logic into a wire" {  } { { "driver_teclado_encoding.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/driver_teclado_encoding.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1476894216879 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "caja_negra_teclado:caja_negra_teclado_u\|driver_teclado_encoding:driver_teclado_encoding_u\|index_out\[1\] " "Converted tri-state buffer \"caja_negra_teclado:caja_negra_teclado_u\|driver_teclado_encoding:driver_teclado_encoding_u\|index_out\[1\]\" feeding internal logic into a wire" {  } { { "driver_teclado_encoding.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/driver_teclado_encoding.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1476894216879 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1476894216879 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "nios2:u0\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"nios2:u0\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "db/ip/nios2/submodules/altera_avalon_sc_fifo.v" "mem" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1476894218521 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1476894218521 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1476894222151 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO1\[0\] " "Inserted always-enabled tri-state buffer between \"GPIO1\[0\]\" and its non-tri-state driver." {  } { { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1476894222357 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO1\[1\] " "Inserted always-enabled tri-state buffer between \"GPIO1\[1\]\" and its non-tri-state driver." {  } { { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1476894222357 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO1\[2\] " "Inserted always-enabled tri-state buffer between \"GPIO1\[2\]\" and its non-tri-state driver." {  } { { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1476894222357 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO1\[3\] " "Inserted always-enabled tri-state buffer between \"GPIO1\[3\]\" and its non-tri-state driver." {  } { { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1476894222357 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1476894222357 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[4\] " "bidirectional pin \"GPIO1\[4\]\" has no driver" {  } { { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1476894222357 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[5\] " "bidirectional pin \"GPIO1\[5\]\" has no driver" {  } { { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1476894222357 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[6\] " "bidirectional pin \"GPIO1\[6\]\" has no driver" {  } { { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1476894222357 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[7\] " "bidirectional pin \"GPIO1\[7\]\" has no driver" {  } { { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1476894222357 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO2\[32\] " "bidirectional pin \"GPIO2\[32\]\" has no driver" {  } { { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1476894222357 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO2\[33\] " "bidirectional pin \"GPIO2\[33\]\" has no driver" {  } { { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1476894222357 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[8\] " "bidirectional pin \"GPIO1\[8\]\" has no driver" {  } { { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1476894222357 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[9\] " "bidirectional pin \"GPIO1\[9\]\" has no driver" {  } { { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1476894222357 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[10\] " "bidirectional pin \"GPIO1\[10\]\" has no driver" {  } { { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1476894222357 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[11\] " "bidirectional pin \"GPIO1\[11\]\" has no driver" {  } { { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1476894222357 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[12\] " "bidirectional pin \"GPIO1\[12\]\" has no driver" {  } { { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1476894222357 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[13\] " "bidirectional pin \"GPIO1\[13\]\" has no driver" {  } { { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1476894222357 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[14\] " "bidirectional pin \"GPIO1\[14\]\" has no driver" {  } { { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1476894222357 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[15\] " "bidirectional pin \"GPIO1\[15\]\" has no driver" {  } { { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1476894222357 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[16\] " "bidirectional pin \"GPIO1\[16\]\" has no driver" {  } { { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1476894222357 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[17\] " "bidirectional pin \"GPIO1\[17\]\" has no driver" {  } { { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1476894222357 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[18\] " "bidirectional pin \"GPIO1\[18\]\" has no driver" {  } { { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1476894222357 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[19\] " "bidirectional pin \"GPIO1\[19\]\" has no driver" {  } { { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1476894222357 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[20\] " "bidirectional pin \"GPIO1\[20\]\" has no driver" {  } { { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1476894222357 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[21\] " "bidirectional pin \"GPIO1\[21\]\" has no driver" {  } { { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1476894222357 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[22\] " "bidirectional pin \"GPIO1\[22\]\" has no driver" {  } { { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1476894222357 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[23\] " "bidirectional pin \"GPIO1\[23\]\" has no driver" {  } { { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1476894222357 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[24\] " "bidirectional pin \"GPIO1\[24\]\" has no driver" {  } { { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1476894222357 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[25\] " "bidirectional pin \"GPIO1\[25\]\" has no driver" {  } { { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1476894222357 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[26\] " "bidirectional pin \"GPIO1\[26\]\" has no driver" {  } { { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1476894222357 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[27\] " "bidirectional pin \"GPIO1\[27\]\" has no driver" {  } { { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1476894222357 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[28\] " "bidirectional pin \"GPIO1\[28\]\" has no driver" {  } { { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1476894222357 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[29\] " "bidirectional pin \"GPIO1\[29\]\" has no driver" {  } { { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1476894222357 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[30\] " "bidirectional pin \"GPIO1\[30\]\" has no driver" {  } { { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1476894222357 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[31\] " "bidirectional pin \"GPIO1\[31\]\" has no driver" {  } { { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1476894222357 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[32\] " "bidirectional pin \"GPIO1\[32\]\" has no driver" {  } { { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1476894222357 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[33\] " "bidirectional pin \"GPIO1\[33\]\" has no driver" {  } { { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1476894222357 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1476894222357 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/ip/nios2/submodules/nios2_sdram.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_sdram.v" 440 -1 0 } } { "db/ip/nios2/submodules/nios2_epcs.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_epcs.v" 242 -1 0 } } { "db/ip/nios2/submodules/nios2_epcs.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_epcs.v" 131 -1 0 } } { "db/ip/nios2/submodules/nios2_sdram.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_sdram.v" 354 -1 0 } } { "db/ip/nios2/submodules/nios2_epcs.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_epcs.v" 252 -1 0 } } { "db/ip/nios2/submodules/nios2_cpu_cpu.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu.v" 3025 -1 0 } } { "db/ip/nios2/submodules/nios2_cpu_cpu.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu.v" 4022 -1 0 } } { "db/ip/nios2/submodules/altera_reset_synchronizer.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "db/ip/nios2/submodules/nios2_sdram.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_sdram.v" 304 -1 0 } } { "db/ip/nios2/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "db/ip/nios2/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/home/irana/altera_lite/15.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 286 -1 0 } } { "db/ip/nios2/submodules/altera_merlin_master_agent.sv" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_merlin_master_agent.sv" 277 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/home/irana/altera_lite/15.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 193 -1 0 } } { "db/ip/nios2/submodules/nios2_cpu_cpu.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu.v" 3644 -1 0 } } { "db/ip/nios2/submodules/nios2_jtag.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_jtag.v" 393 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/home/irana/altera_lite/15.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 194 -1 0 } } { "db/ip/nios2/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "db/ip/nios2/submodules/nios2_cpu_cpu.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu.v" 2252 -1 0 } } { "db/ip/nios2/submodules/nios2_jtag.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_jtag.v" 348 -1 0 } } { "db/ip/nios2/submodules/nios2_timer.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_timer.v" 166 -1 0 } } { "db/ip/nios2/submodules/nios2_timer.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_timer.v" 175 -1 0 } } { "db/ip/nios2/submodules/nios2_sys_pll.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_sys_pll.v" 249 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1476894222418 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1476894222418 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO1\[0\]~synth " "Node \"GPIO1\[0\]~synth\"" {  } { { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1476894224617 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO1\[1\]~synth " "Node \"GPIO1\[1\]~synth\"" {  } { { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1476894224617 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO1\[2\]~synth " "Node \"GPIO1\[2\]~synth\"" {  } { { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1476894224617 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO1\[3\]~synth " "Node \"GPIO1\[3\]~synth\"" {  } { { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1476894224617 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1476894224617 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476894224617 "|Proyecto_final|DRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1476894224617 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894225138 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "363 " "363 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1476894229037 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.map.smsg " "Generated suppressed messages file /home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894229713 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1476894231041 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476894231041 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 66 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1476894232298 "|Proyecto_final|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 66 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1476894232298 "|Proyecto_final|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 66 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1476894232298 "|Proyecto_final|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 66 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1476894232298 "|Proyecto_final|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_IN\[0\] " "No output dependent on input pin \"GPIO1_IN\[0\]\"" {  } { { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1476894232298 "|Proyecto_final|GPIO1_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_IN\[1\] " "No output dependent on input pin \"GPIO1_IN\[1\]\"" {  } { { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1476894232298 "|Proyecto_final|GPIO1_IN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO2_IN\[0\] " "No output dependent on input pin \"GPIO2_IN\[0\]\"" {  } { { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 92 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1476894232298 "|Proyecto_final|GPIO2_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO2_IN\[1\] " "No output dependent on input pin \"GPIO2_IN\[1\]\"" {  } { { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 92 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1476894232298 "|Proyecto_final|GPIO2_IN[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1476894232298 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4884 " "Implemented 4884 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1476894232312 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1476894232312 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "84 " "Implemented 84 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1476894232312 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4604 " "Implemented 4604 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1476894232312 ""} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1476894232312 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1476894232312 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1476894232312 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 74 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 74 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1385 " "Peak virtual memory: 1385 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1476894232415 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 19 11:23:52 2016 " "Processing ended: Wed Oct 19 11:23:52 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1476894232415 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:04 " "Elapsed time: 00:02:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1476894232415 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:48 " "Total CPU time (on all processors): 00:03:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1476894232415 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1476894232415 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1476894239813 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1476894239814 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 19 11:23:58 2016 " "Processing started: Wed Oct 19 11:23:58 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1476894239814 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1476894239814 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Proyecto_final -c Proyecto_final " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Proyecto_final -c Proyecto_final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1476894239814 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1476894240141 ""}
{ "Info" "0" "" "Project  = Proyecto_final" {  } {  } 0 0 "Project  = Proyecto_final" 0 0 "Fitter" 0 0 1476894240143 ""}
{ "Info" "0" "" "Revision = Proyecto_final" {  } {  } 0 0 "Revision = Proyecto_final" 0 0 "Fitter" 0 0 1476894240144 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1476894240358 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Proyecto_final EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"Proyecto_final\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1476894240404 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1476894240479 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1476894240479 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "nios2:u0\|nios2_sys_pll:sys_pll\|nios2_sys_pll_altpll_8ra2:sd1\|pll7 Cyclone IV E PLL " "Implemented PLL \"nios2:u0\|nios2_sys_pll:sys_pll\|nios2_sys_pll_altpll_8ra2:sd1\|pll7\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "nios2:u0\|nios2_sys_pll:sys_pll\|nios2_sys_pll_altpll_8ra2:sd1\|wire_pll7_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for nios2:u0\|nios2_sys_pll:sys_pll\|nios2_sys_pll_altpll_8ra2:sd1\|wire_pll7_clk\[0\] port" {  } { { "db/ip/nios2/submodules/nios2_sys_pll.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_sys_pll.v" 151 -1 0 } } { "" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 1362 10611 11489 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1476894240669 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "nios2:u0\|nios2_sys_pll:sys_pll\|nios2_sys_pll_altpll_8ra2:sd1\|wire_pll7_clk\[1\] 2 1 -60 -1667 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of -60 degrees (-1667 ps) for nios2:u0\|nios2_sys_pll:sys_pll\|nios2_sys_pll_altpll_8ra2:sd1\|wire_pll7_clk\[1\] port" {  } { { "db/ip/nios2/submodules/nios2_sys_pll.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_sys_pll.v" 151 -1 0 } } { "" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 1363 10611 11489 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1476894240669 ""}  } { { "db/ip/nios2/submodules/nios2_sys_pll.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_sys_pll.v" 151 -1 0 } } { "" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 1362 10611 11489 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1476894240669 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1476894241165 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1476894241201 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1476894242090 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1476894242090 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1476894242090 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1476894242090 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 10776 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1476894242149 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1476894242149 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1476894242149 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1476894242149 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1476894242149 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1476894242149 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1476894242177 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1476894242553 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1476894244576 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1476894244576 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1476894244576 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1476894244576 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1476894244576 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1476894244576 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1476894244576 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1476894244576 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1476894244576 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1476894244576 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1476894244576 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1476894244576 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1476894244576 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1476894244576 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1476894244576 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1476894244576 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1476894244576 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1476894244576 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1476894244576 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1476894244576 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1476894244576 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1476894244576 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1476894244576 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1476894244576 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1476894244576 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1476894244576 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1476894244576 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1476894244576 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1476894244576 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1476894244576 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1476894244576 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1476894244576 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1476894244576 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Proyecto_final.SDC " "Synopsys Design Constraints File file not found: 'Proyecto_final.SDC'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1476894244657 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: '/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1476894244658 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_reset_controller.sdc " "Reading SDC File: '/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1476894244665 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu.sdc " "Reading SDC File: '/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1476894244685 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register nios2:u0\|nios2_sdram:sdram\|m_addr\[0\] CLOCK_50 " "Register nios2:u0\|nios2_sdram:sdram\|m_addr\[0\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1476894244731 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1476894244731 "|Proyecto_final|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "caja_negra_teclado:caja_negra_teclado_u\|reductor:reductor_u\|reloj_out " "Node: caja_negra_teclado:caja_negra_teclado_u\|reductor:reductor_u\|reloj_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register caja_negra_teclado:caja_negra_teclado_u\|driver_teclado_barrido:driver_teclado_barrido_u\|contador_reg\[0\] caja_negra_teclado:caja_negra_teclado_u\|reductor:reductor_u\|reloj_out " "Register caja_negra_teclado:caja_negra_teclado_u\|driver_teclado_barrido:driver_teclado_barrido_u\|contador_reg\[0\] is being clocked by caja_negra_teclado:caja_negra_teclado_u\|reductor:reductor_u\|reloj_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1476894244732 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1476894244732 "|Proyecto_final|caja_negra_teclado:caja_negra_teclado_u|reductor:reductor_u|reloj_out"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|sys_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|sys_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1476894244823 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|sys_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|sys_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1476894244823 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1476894244823 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1476894244824 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1476894244824 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1476894244824 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1476894244824 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1476894244824 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1476894244837 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1476894244837 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1476894244837 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1476894244837 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G15 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1476894245962 ""}  } { { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 10760 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1476894245962 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios2:u0\|nios2_sys_pll:sys_pll\|nios2_sys_pll_altpll_8ra2:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node nios2:u0\|nios2_sys_pll:sys_pll\|nios2_sys_pll_altpll_8ra2:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1476894245962 ""}  } { { "db/ip/nios2/submodules/nios2_sys_pll.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_sys_pll.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 1362 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1476894245962 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios2:u0\|nios2_sys_pll:sys_pll\|nios2_sys_pll_altpll_8ra2:sd1\|wire_pll7_clk\[1\] (placed in counter C1 of PLL_4) " "Automatically promoted node nios2:u0\|nios2_sys_pll:sys_pll\|nios2_sys_pll_altpll_8ra2:sd1\|wire_pll7_clk\[1\] (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1476894245962 ""}  } { { "db/ip/nios2/submodules/nios2_sys_pll.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_sys_pll.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 1362 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1476894245962 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1476894245962 ""}  } { { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 10196 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1476894245962 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "caja_negra_teclado:caja_negra_teclado_u\|reductor:reductor_u\|reloj_out  " "Automatically promoted node caja_negra_teclado:caja_negra_teclado_u\|reductor:reductor_u\|reloj_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1476894245962 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "caja_negra_teclado:caja_negra_teclado_u\|reductor:reductor_u\|reloj_out~3 " "Destination node caja_negra_teclado:caja_negra_teclado_u\|reductor:reductor_u\|reloj_out~3" {  } { { "reductor.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/reductor.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 5432 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1476894245962 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1476894245962 ""}  } { { "reductor.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/reductor.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 561 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1476894245962 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios2:u0\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node nios2:u0\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1476894245962 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios2:u0\|nios2_sdram:sdram\|active_rnw~1 " "Destination node nios2:u0\|nios2_sdram:sdram\|active_rnw~1" {  } { { "db/ip/nios2/submodules/nios2_sdram.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_sdram.v" 213 -1 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 5522 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1476894245962 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios2:u0\|nios2_sdram:sdram\|active_cs_n~1 " "Destination node nios2:u0\|nios2_sdram:sdram\|active_cs_n~1" {  } { { "db/ip/nios2/submodules/nios2_sdram.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_sdram.v" 210 -1 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 5585 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1476894245962 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios2:u0\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node nios2:u0\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "db/ip/nios2/submodules/altera_reset_controller.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 5597 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1476894245962 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios2:u0\|nios2_sdram:sdram\|i_refs\[0\] " "Destination node nios2:u0\|nios2_sdram:sdram\|i_refs\[0\]" {  } { { "db/ip/nios2/submodules/nios2_sdram.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_sdram.v" 354 -1 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 1577 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1476894245962 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios2:u0\|nios2_sdram:sdram\|i_refs\[2\] " "Destination node nios2:u0\|nios2_sdram:sdram\|i_refs\[2\]" {  } { { "db/ip/nios2/submodules/nios2_sdram.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_sdram.v" 354 -1 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 1575 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1476894245962 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios2:u0\|nios2_sdram:sdram\|i_refs\[1\] " "Destination node nios2:u0\|nios2_sdram:sdram\|i_refs\[1\]" {  } { { "db/ip/nios2/submodules/nios2_sdram.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_sdram.v" 354 -1 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 1576 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1476894245962 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios2:u0\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|W_rf_wren " "Destination node nios2:u0\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|W_rf_wren" {  } { { "db/ip/nios2/submodules/nios2_cpu_cpu.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu.v" 3596 -1 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 3534 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1476894245962 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios2:u0\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_oci_debug:the_nios2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node nios2:u0\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_oci_debug:the_nios2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "/home/irana/altera_lite/15.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nios2:u0\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_oci_debug:the_nios2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 2751 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1476894245962 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1476894245962 ""}  } { { "db/ip/nios2/submodules/altera_reset_controller.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 597 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1476894245962 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios2:u0\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node nios2:u0\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1476894245963 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios2:u0\|nios2_parallel_port_0:parallel_port_0\|direction~0 " "Destination node nios2:u0\|nios2_parallel_port_0:parallel_port_0\|direction~0" {  } { { "db/ip/nios2/submodules/nios2_parallel_port_0.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_parallel_port_0.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 6170 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1476894245963 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios2:u0\|nios2_parallel_port_0:parallel_port_0\|direction~1 " "Destination node nios2:u0\|nios2_parallel_port_0:parallel_port_0\|direction~1" {  } { { "db/ip/nios2/submodules/nios2_parallel_port_0.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_parallel_port_0.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 6173 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1476894245963 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios2:u0\|nios2_parallel_port_0:parallel_port_0\|direction~2 " "Destination node nios2:u0\|nios2_parallel_port_0:parallel_port_0\|direction~2" {  } { { "db/ip/nios2/submodules/nios2_parallel_port_0.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_parallel_port_0.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 6174 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1476894245963 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios2:u0\|nios2_parallel_port_0:parallel_port_0\|direction~3 " "Destination node nios2:u0\|nios2_parallel_port_0:parallel_port_0\|direction~3" {  } { { "db/ip/nios2/submodules/nios2_parallel_port_0.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_parallel_port_0.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 6175 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1476894245963 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios2:u0\|nios2_parallel_port_0:parallel_port_0\|direction~4 " "Destination node nios2:u0\|nios2_parallel_port_0:parallel_port_0\|direction~4" {  } { { "db/ip/nios2/submodules/nios2_parallel_port_0.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_parallel_port_0.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 6176 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1476894245963 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios2:u0\|nios2_parallel_port_0:parallel_port_0\|direction~5 " "Destination node nios2:u0\|nios2_parallel_port_0:parallel_port_0\|direction~5" {  } { { "db/ip/nios2/submodules/nios2_parallel_port_0.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_parallel_port_0.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 6177 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1476894245963 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios2:u0\|nios2_parallel_port_0:parallel_port_0\|direction~6 " "Destination node nios2:u0\|nios2_parallel_port_0:parallel_port_0\|direction~6" {  } { { "db/ip/nios2/submodules/nios2_parallel_port_0.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_parallel_port_0.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 6178 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1476894245963 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios2:u0\|nios2_parallel_port_0:parallel_port_0\|direction~7 " "Destination node nios2:u0\|nios2_parallel_port_0:parallel_port_0\|direction~7" {  } { { "db/ip/nios2/submodules/nios2_parallel_port_0.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_parallel_port_0.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 6179 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1476894245963 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios2:u0\|nios2_parallel_port_0:parallel_port_0\|direction~8 " "Destination node nios2:u0\|nios2_parallel_port_0:parallel_port_0\|direction~8" {  } { { "db/ip/nios2/submodules/nios2_parallel_port_0.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_parallel_port_0.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 6180 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1476894245963 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios2:u0\|nios2_parallel_port_0:parallel_port_0\|direction~9 " "Destination node nios2:u0\|nios2_parallel_port_0:parallel_port_0\|direction~9" {  } { { "db/ip/nios2/submodules/nios2_parallel_port_0.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_parallel_port_0.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 6181 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1476894245963 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1476894245963 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1476894245963 ""}  } { { "db/ip/nios2/submodules/altera_reset_synchronizer.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 3667 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1476894245963 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios2:u0\|altera_reset_controller:rst_controller_001\|r_sync_rst  " "Automatically promoted node nios2:u0\|altera_reset_controller:rst_controller_001\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1476894245963 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios2:u0\|altera_reset_controller:rst_controller_001\|WideOr0~0 " "Destination node nios2:u0\|altera_reset_controller:rst_controller_001\|WideOr0~0" {  } { { "db/ip/nios2/submodules/altera_reset_controller.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 5641 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1476894245963 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1476894245963 ""}  } { { "db/ip/nios2/submodules/altera_reset_controller.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 575 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1476894245963 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios2:u0\|altera_reset_controller:rst_controller_001\|merged_reset~0  " "Automatically promoted node nios2:u0\|altera_reset_controller:rst_controller_001\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1476894245963 ""}  } { { "db/ip/nios2/submodules/altera_reset_controller.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_reset_controller.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 7471 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1476894245963 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios2:u0\|nios2_sys_pll:sys_pll\|prev_reset  " "Automatically promoted node nios2:u0\|nios2_sys_pll:sys_pll\|prev_reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1476894245963 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios2:u0\|nios2_sys_pll:sys_pll\|readdata\[0\]~2 " "Destination node nios2:u0\|nios2_sys_pll:sys_pll\|readdata\[0\]~2" {  } { { "db/ip/nios2/submodules/nios2_sys_pll.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_sys_pll.v" 240 -1 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 7944 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1476894245963 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1476894245963 ""}  } { { "db/ip/nios2/submodules/nios2_sys_pll.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_sys_pll.v" 251 -1 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 1393 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1476894245963 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1476894247615 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1476894247646 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1476894247647 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1476894247672 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1476894247747 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1476894247747 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1476894247747 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1476894247747 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1476894247747 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1476894247747 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1476894247747 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1476894247747 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1476894247747 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1476894247747 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1476894247747 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1476894247747 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1476894247747 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1476894247747 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1476894247747 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1476894247747 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1476894247747 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1476894247747 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1476894247747 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1476894247747 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1476894247747 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1476894247747 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1476894247747 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1476894247783 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1476894247783 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1476894247800 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1476894249323 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 EC " "Packed 8 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1476894249342 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O Input Buffer " "Packed 16 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1476894249342 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "53 I/O Output Buffer " "Packed 53 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1476894249342 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "34 " "Created 34 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1476894249342 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1476894249342 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "nios2:u0\|nios2_sys_pll:sys_pll\|nios2_sys_pll_altpll_8ra2:sd1\|pll7 clk\[1\] DRAM_CLK~output " "PLL \"nios2:u0\|nios2_sys_pll:sys_pll\|nios2_sys_pll_altpll_8ra2:sd1\|pll7\" output port clk\[1\] feeds output pin \"DRAM_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/ip/nios2/submodules/nios2_sys_pll.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_sys_pll.v" 151 -1 0 } } { "db/ip/nios2/submodules/nios2_sys_pll.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_sys_pll.v" 271 0 0 } } { "db/ip/nios2/nios2.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/nios2.v" 258 0 0 } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 123 0 0 } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 73 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1476894249637 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:09 " "Fitter preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1476894250095 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1476894250246 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1476894252756 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1476894255549 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1476894255644 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1476894263039 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1476894263039 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1476894264599 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "20 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 1 { 0 "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 12 { 0 ""} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1476894268154 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1476894268154 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1476894268909 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1476894268909 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1476894268909 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1476894268910 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.10 " "Total time spent on timing analysis during the Fitter is 1.10 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1476894269167 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1476894269308 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1476894271032 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1476894271118 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1476894272922 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1476894274872 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1476894275770 ""}
{ "Warning" "WFIOMGR_FIOMGR_MUST_USE_EXTERNAL_CLAMPING_DIODE_TOP_LEVEL" "1 " "Following 1 pins must use external clamping diodes." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EPCS_DATA0 3.3-V LVTTL H2 " "Pin EPCS_DATA0 uses I/O standard 3.3-V LVTTL at H2" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { EPCS_DATA0 } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EPCS_DATA0" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 438 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476894275904 ""}  } {  } 0 169180 "Following %1!d! pins must use external clamping diodes." 0 0 "Fitter" 0 -1 1476894275904 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "95 Cyclone IV E " "95 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL M1 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at M1" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { SW[0] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 66 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 325 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476894275904 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL T8 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at T8" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { SW[1] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 66 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 326 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476894275904 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL B9 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at B9" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { SW[2] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 66 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 327 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476894275904 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL M15 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at M15" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { SW[3] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 66 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 328 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476894275904 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_IN\[0\] 3.3-V LVTTL A8 " "Pin GPIO1_IN\[0\] uses I/O standard 3.3-V LVTTL at A8" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1_IN[0] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_IN\[0\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 88 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 392 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476894275904 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_IN\[1\] 3.3-V LVTTL B8 " "Pin GPIO1_IN\[1\] uses I/O standard 3.3-V LVTTL at B8" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1_IN[1] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_IN\[1\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 88 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 393 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476894275904 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO2_IN\[0\] 3.3-V LVTTL T9 " "Pin GPIO2_IN\[0\] uses I/O standard 3.3-V LVTTL at T9" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO2_IN[0] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO2_IN\[0\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 428 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476894275904 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO2_IN\[1\] 3.3-V LVTTL R9 " "Pin GPIO2_IN\[1\] uses I/O standard 3.3-V LVTTL at R9" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO2_IN[1] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO2_IN\[1\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 429 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476894275904 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[8\] 3.3-V LVTTL A5 " "Pin GPIO1\[8\] uses I/O standard 3.3-V LVTTL at A5" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[8] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[8\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 366 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476894275904 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[9\] 3.3-V LVTTL D5 " "Pin GPIO1\[9\] uses I/O standard 3.3-V LVTTL at D5" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[9] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[9\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 367 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476894275904 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[10\] 3.3-V LVTTL B6 " "Pin GPIO1\[10\] uses I/O standard 3.3-V LVTTL at B6" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[10] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[10\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 368 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476894275904 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[11\] 3.3-V LVTTL A6 " "Pin GPIO1\[11\] uses I/O standard 3.3-V LVTTL at A6" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[11] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[11\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 369 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476894275904 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[12\] 3.3-V LVTTL B7 " "Pin GPIO1\[12\] uses I/O standard 3.3-V LVTTL at B7" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[12] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[12\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 370 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476894275904 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[13\] 3.3-V LVTTL D6 " "Pin GPIO1\[13\] uses I/O standard 3.3-V LVTTL at D6" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[13] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[13\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 371 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476894275904 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[14\] 3.3-V LVTTL A7 " "Pin GPIO1\[14\] uses I/O standard 3.3-V LVTTL at A7" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[14] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[14\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 372 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476894275904 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[15\] 3.3-V LVTTL C6 " "Pin GPIO1\[15\] uses I/O standard 3.3-V LVTTL at C6" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[15] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[15\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 373 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476894275904 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[16\] 3.3-V LVTTL C8 " "Pin GPIO1\[16\] uses I/O standard 3.3-V LVTTL at C8" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[16] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[16\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 374 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476894275904 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[17\] 3.3-V LVTTL E6 " "Pin GPIO1\[17\] uses I/O standard 3.3-V LVTTL at E6" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[17] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[17\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 375 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476894275904 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[18\] 3.3-V LVTTL E7 " "Pin GPIO1\[18\] uses I/O standard 3.3-V LVTTL at E7" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[18] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[18\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 376 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476894275904 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[19\] 3.3-V LVTTL D8 " "Pin GPIO1\[19\] uses I/O standard 3.3-V LVTTL at D8" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[19] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[19\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 377 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476894275904 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[20\] 3.3-V LVTTL E8 " "Pin GPIO1\[20\] uses I/O standard 3.3-V LVTTL at E8" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[20] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[20\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 378 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476894275904 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[21\] 3.3-V LVTTL F8 " "Pin GPIO1\[21\] uses I/O standard 3.3-V LVTTL at F8" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[21] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[21\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 379 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476894275904 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[22\] 3.3-V LVTTL F9 " "Pin GPIO1\[22\] uses I/O standard 3.3-V LVTTL at F9" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[22] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[22\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 380 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476894275904 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[23\] 3.3-V LVTTL E9 " "Pin GPIO1\[23\] uses I/O standard 3.3-V LVTTL at E9" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[23] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[23\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 381 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476894275904 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[24\] 3.3-V LVTTL C9 " "Pin GPIO1\[24\] uses I/O standard 3.3-V LVTTL at C9" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[24] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[24\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 382 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476894275904 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[25\] 3.3-V LVTTL D9 " "Pin GPIO1\[25\] uses I/O standard 3.3-V LVTTL at D9" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[25] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[25\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 383 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476894275904 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[26\] 3.3-V LVTTL E11 " "Pin GPIO1\[26\] uses I/O standard 3.3-V LVTTL at E11" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[26] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[26\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 384 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476894275904 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[27\] 3.3-V LVTTL E10 " "Pin GPIO1\[27\] uses I/O standard 3.3-V LVTTL at E10" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[27] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[27\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 385 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476894275904 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[28\] 3.3-V LVTTL C11 " "Pin GPIO1\[28\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[28] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[28\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 386 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476894275904 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[29\] 3.3-V LVTTL B11 " "Pin GPIO1\[29\] uses I/O standard 3.3-V LVTTL at B11" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[29] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[29\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 387 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476894275904 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[30\] 3.3-V LVTTL A12 " "Pin GPIO1\[30\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[30] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[30\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 388 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476894275904 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[31\] 3.3-V LVTTL D11 " "Pin GPIO1\[31\] uses I/O standard 3.3-V LVTTL at D11" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[31] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[31\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 389 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476894275904 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[32\] 3.3-V LVTTL D12 " "Pin GPIO1\[32\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[32] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[32\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 390 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476894275904 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[33\] 3.3-V LVTTL B12 " "Pin GPIO1\[33\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[33] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[33\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 391 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476894275904 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL G2 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at G2" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[0] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 344 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476894275904 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL G1 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at G1" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[1] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 345 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476894275904 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL L8 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at L8" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[2] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 346 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476894275904 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL K5 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at K5" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[3] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 347 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476894275904 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL K2 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at K2" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[4] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 348 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476894275904 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL J2 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at J2" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[5] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 349 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476894275904 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL J1 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at J1" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[6] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 350 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476894275904 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL R7 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at R7" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[7] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 351 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476894275904 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL T4 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at T4" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[8] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 352 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476894275904 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL T2 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at T2" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[9] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 353 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476894275904 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL T3 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at T3" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[10] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 354 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476894275904 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL R3 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at R3" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[11] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 355 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476894275904 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL R5 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at R5" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[12] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 356 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476894275904 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL P3 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at P3" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[13] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 357 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476894275904 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL N3 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at N3" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[14] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 358 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476894275904 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL K1 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at K1" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[15] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 359 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476894275904 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[0\] 3.3-V LVTTL D3 " "Pin GPIO1\[0\] uses I/O standard 3.3-V LVTTL at D3" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[0] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[0\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 314 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476894275904 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[1\] 3.3-V LVTTL C3 " "Pin GPIO1\[1\] uses I/O standard 3.3-V LVTTL at C3" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[1] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[1\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 313 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476894275904 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[2\] 3.3-V LVTTL A2 " "Pin GPIO1\[2\] uses I/O standard 3.3-V LVTTL at A2" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[2] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[2\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 312 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476894275904 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[3\] 3.3-V LVTTL A3 " "Pin GPIO1\[3\] uses I/O standard 3.3-V LVTTL at A3" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[3] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[3\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 311 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476894275904 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[4\] 3.3-V LVTTL B3 " "Pin GPIO1\[4\] uses I/O standard 3.3-V LVTTL at B3" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[4] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[4\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 362 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476894275904 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[5\] 3.3-V LVTTL B4 " "Pin GPIO1\[5\] uses I/O standard 3.3-V LVTTL at B4" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[5] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[5\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 363 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476894275904 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[6\] 3.3-V LVTTL A4 " "Pin GPIO1\[6\] uses I/O standard 3.3-V LVTTL at A4" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[6] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[6\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 364 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476894275904 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[7\] 3.3-V LVTTL B5 " "Pin GPIO1\[7\] uses I/O standard 3.3-V LVTTL at B5" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[7] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[7\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 365 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476894275904 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO2\[0\] 3.3-V LVTTL F13 " "Pin GPIO2\[0\] uses I/O standard 3.3-V LVTTL at F13" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO2[0] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO2\[0\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 394 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476894275904 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO2\[1\] 3.3-V LVTTL T15 " "Pin GPIO2\[1\] uses I/O standard 3.3-V LVTTL at T15" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO2[1] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO2\[1\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 395 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476894275904 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO2\[2\] 3.3-V LVTTL T14 " "Pin GPIO2\[2\] uses I/O standard 3.3-V LVTTL at T14" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO2[2] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO2\[2\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 396 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476894275904 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO2\[3\] 3.3-V LVTTL T13 " "Pin GPIO2\[3\] uses I/O standard 3.3-V LVTTL at T13" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO2[3] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO2\[3\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 397 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476894275904 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO2\[4\] 3.3-V LVTTL R13 " "Pin GPIO2\[4\] uses I/O standard 3.3-V LVTTL at R13" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO2[4] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO2\[4\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 398 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476894275904 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO2\[5\] 3.3-V LVTTL T12 " "Pin GPIO2\[5\] uses I/O standard 3.3-V LVTTL at T12" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO2[5] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO2\[5\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 399 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476894275904 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO2\[6\] 3.3-V LVTTL R12 " "Pin GPIO2\[6\] uses I/O standard 3.3-V LVTTL at R12" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO2[6] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO2\[6\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 400 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476894275904 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO2\[7\] 3.3-V LVTTL T11 " "Pin GPIO2\[7\] uses I/O standard 3.3-V LVTTL at T11" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO2[7] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO2\[7\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 401 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476894275904 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO2\[8\] 3.3-V LVTTL T10 " "Pin GPIO2\[8\] uses I/O standard 3.3-V LVTTL at T10" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO2[8] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO2\[8\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 402 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476894275904 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO2\[9\] 3.3-V LVTTL R11 " "Pin GPIO2\[9\] uses I/O standard 3.3-V LVTTL at R11" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO2[9] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO2\[9\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 403 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476894275904 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO2\[10\] 3.3-V LVTTL P11 " "Pin GPIO2\[10\] uses I/O standard 3.3-V LVTTL at P11" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO2[10] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO2\[10\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 404 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476894275904 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO2\[11\] 3.3-V LVTTL R10 " "Pin GPIO2\[11\] uses I/O standard 3.3-V LVTTL at R10" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO2[11] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO2\[11\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 405 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476894275904 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO2\[12\] 3.3-V LVTTL N12 " "Pin GPIO2\[12\] uses I/O standard 3.3-V LVTTL at N12" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO2[12] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO2\[12\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 406 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476894275904 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO2\[13\] 3.3-V LVTTL P9 " "Pin GPIO2\[13\] uses I/O standard 3.3-V LVTTL at P9" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO2[13] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO2\[13\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 407 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476894275904 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO2\[14\] 3.3-V LVTTL N9 " "Pin GPIO2\[14\] uses I/O standard 3.3-V LVTTL at N9" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO2[14] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO2\[14\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 408 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476894275904 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO2\[15\] 3.3-V LVTTL N11 " "Pin GPIO2\[15\] uses I/O standard 3.3-V LVTTL at N11" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO2[15] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO2\[15\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 409 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476894275904 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO2\[16\] 3.3-V LVTTL L16 " "Pin GPIO2\[16\] uses I/O standard 3.3-V LVTTL at L16" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO2[16] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO2\[16\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 410 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476894275904 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO2\[17\] 3.3-V LVTTL K16 " "Pin GPIO2\[17\] uses I/O standard 3.3-V LVTTL at K16" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO2[17] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO2\[17\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 411 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476894275904 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO2\[18\] 3.3-V LVTTL R16 " "Pin GPIO2\[18\] uses I/O standard 3.3-V LVTTL at R16" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO2[18] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO2\[18\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 412 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476894275904 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO2\[19\] 3.3-V LVTTL L15 " "Pin GPIO2\[19\] uses I/O standard 3.3-V LVTTL at L15" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO2[19] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO2\[19\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 413 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476894275904 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO2\[20\] 3.3-V LVTTL P15 " "Pin GPIO2\[20\] uses I/O standard 3.3-V LVTTL at P15" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO2[20] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO2\[20\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 414 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476894275904 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO2\[21\] 3.3-V LVTTL P16 " "Pin GPIO2\[21\] uses I/O standard 3.3-V LVTTL at P16" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO2[21] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO2\[21\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 415 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476894275904 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO2\[22\] 3.3-V LVTTL R14 " "Pin GPIO2\[22\] uses I/O standard 3.3-V LVTTL at R14" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO2[22] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO2\[22\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 416 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476894275904 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO2\[23\] 3.3-V LVTTL N16 " "Pin GPIO2\[23\] uses I/O standard 3.3-V LVTTL at N16" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO2[23] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO2\[23\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 417 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476894275904 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO2\[24\] 3.3-V LVTTL N15 " "Pin GPIO2\[24\] uses I/O standard 3.3-V LVTTL at N15" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO2[24] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO2\[24\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 418 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476894275904 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO2\[25\] 3.3-V LVTTL P14 " "Pin GPIO2\[25\] uses I/O standard 3.3-V LVTTL at P14" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO2[25] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO2\[25\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 419 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476894275904 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO2\[26\] 3.3-V LVTTL L14 " "Pin GPIO2\[26\] uses I/O standard 3.3-V LVTTL at L14" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO2[26] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO2\[26\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 420 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476894275904 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO2\[27\] 3.3-V LVTTL N14 " "Pin GPIO2\[27\] uses I/O standard 3.3-V LVTTL at N14" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO2[27] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO2\[27\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 421 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476894275904 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO2\[28\] 3.3-V LVTTL M10 " "Pin GPIO2\[28\] uses I/O standard 3.3-V LVTTL at M10" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO2[28] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO2\[28\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 422 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476894275904 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO2\[29\] 3.3-V LVTTL L13 " "Pin GPIO2\[29\] uses I/O standard 3.3-V LVTTL at L13" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO2[29] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO2\[29\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 423 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476894275904 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO2\[30\] 3.3-V LVTTL J16 " "Pin GPIO2\[30\] uses I/O standard 3.3-V LVTTL at J16" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO2[30] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO2\[30\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 424 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476894275904 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO2\[31\] 3.3-V LVTTL K15 " "Pin GPIO2\[31\] uses I/O standard 3.3-V LVTTL at K15" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO2[31] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO2\[31\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 425 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476894275904 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO2\[32\] 3.3-V LVTTL J13 " "Pin GPIO2\[32\] uses I/O standard 3.3-V LVTTL at J13" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO2[32] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO2\[32\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 426 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476894275904 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO2\[33\] 3.3-V LVTTL J14 " "Pin GPIO2\[33\] uses I/O standard 3.3-V LVTTL at J14" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO2[33] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO2\[33\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 427 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476894275904 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL R8 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at R8" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { CLOCK_50 } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 430 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476894275904 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL J15 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at J15" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 323 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476894275904 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL E1 " "Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at E1" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { KEY[1] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 324 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476894275904 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1476894275904 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_FOR_CONFIGURATION_PIN_TOP_LEVEL" "1 " "PCI-clamp diode is not supported in this mode. The following 1 pins must meet the Altera requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Altera recommends termination method as specified in the Application Note 447." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EPCS_DATA0 3.3-V LVTTL H2 " "Pin EPCS_DATA0 uses I/O standard 3.3-V LVTTL at H2" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { EPCS_DATA0 } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EPCS_DATA0" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 438 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476894275910 ""}  } {  } 0 169203 "PCI-clamp diode is not supported in this mode. The following %1!d! pins must meet the Altera requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Altera recommends termination method as specified in the Application Note 447." 0 0 "Fitter" 0 -1 1476894275910 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "36 " "Following 36 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[8\] a permanently disabled " "Pin GPIO1\[8\] has a permanently disabled output enable" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[8] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[8\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 366 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1476894275910 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[9\] a permanently disabled " "Pin GPIO1\[9\] has a permanently disabled output enable" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[9] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[9\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 367 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1476894275910 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[10\] a permanently disabled " "Pin GPIO1\[10\] has a permanently disabled output enable" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[10] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[10\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 368 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1476894275910 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[11\] a permanently disabled " "Pin GPIO1\[11\] has a permanently disabled output enable" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[11] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[11\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 369 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1476894275910 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[12\] a permanently disabled " "Pin GPIO1\[12\] has a permanently disabled output enable" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[12] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[12\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 370 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1476894275910 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[13\] a permanently disabled " "Pin GPIO1\[13\] has a permanently disabled output enable" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[13] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[13\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 371 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1476894275910 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[14\] a permanently disabled " "Pin GPIO1\[14\] has a permanently disabled output enable" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[14] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[14\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 372 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1476894275910 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[15\] a permanently disabled " "Pin GPIO1\[15\] has a permanently disabled output enable" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[15] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[15\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 373 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1476894275910 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[16\] a permanently disabled " "Pin GPIO1\[16\] has a permanently disabled output enable" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[16] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[16\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 374 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1476894275910 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[17\] a permanently disabled " "Pin GPIO1\[17\] has a permanently disabled output enable" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[17] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[17\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 375 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1476894275910 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[18\] a permanently disabled " "Pin GPIO1\[18\] has a permanently disabled output enable" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[18] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[18\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 376 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1476894275910 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[19\] a permanently disabled " "Pin GPIO1\[19\] has a permanently disabled output enable" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[19] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[19\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 377 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1476894275910 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[20\] a permanently disabled " "Pin GPIO1\[20\] has a permanently disabled output enable" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[20] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[20\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 378 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1476894275910 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[21\] a permanently disabled " "Pin GPIO1\[21\] has a permanently disabled output enable" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[21] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[21\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 379 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1476894275910 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[22\] a permanently disabled " "Pin GPIO1\[22\] has a permanently disabled output enable" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[22] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[22\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 380 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1476894275910 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[23\] a permanently disabled " "Pin GPIO1\[23\] has a permanently disabled output enable" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[23] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[23\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 381 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1476894275910 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[24\] a permanently disabled " "Pin GPIO1\[24\] has a permanently disabled output enable" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[24] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[24\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 382 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1476894275910 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[25\] a permanently disabled " "Pin GPIO1\[25\] has a permanently disabled output enable" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[25] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[25\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 383 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1476894275910 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[26\] a permanently disabled " "Pin GPIO1\[26\] has a permanently disabled output enable" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[26] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[26\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 384 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1476894275910 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[27\] a permanently disabled " "Pin GPIO1\[27\] has a permanently disabled output enable" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[27] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[27\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 385 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1476894275910 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[28\] a permanently disabled " "Pin GPIO1\[28\] has a permanently disabled output enable" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[28] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[28\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 386 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1476894275910 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[29\] a permanently disabled " "Pin GPIO1\[29\] has a permanently disabled output enable" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[29] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[29\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 387 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1476894275910 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[30\] a permanently disabled " "Pin GPIO1\[30\] has a permanently disabled output enable" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[30] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[30\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 388 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1476894275910 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[31\] a permanently disabled " "Pin GPIO1\[31\] has a permanently disabled output enable" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[31] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[31\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 389 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1476894275910 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[32\] a permanently disabled " "Pin GPIO1\[32\] has a permanently disabled output enable" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[32] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[32\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 390 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1476894275910 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[33\] a permanently disabled " "Pin GPIO1\[33\] has a permanently disabled output enable" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[33] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[33\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 391 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1476894275910 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[0\] a permanently enabled " "Pin GPIO1\[0\] has a permanently enabled output enable" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[0] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[0\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 314 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1476894275910 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[1\] a permanently enabled " "Pin GPIO1\[1\] has a permanently enabled output enable" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[1] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[1\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 313 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1476894275910 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[2\] a permanently enabled " "Pin GPIO1\[2\] has a permanently enabled output enable" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[2] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[2\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 312 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1476894275910 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[3\] a permanently enabled " "Pin GPIO1\[3\] has a permanently enabled output enable" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[3] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[3\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 311 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1476894275910 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[4\] a permanently disabled " "Pin GPIO1\[4\] has a permanently disabled output enable" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[4] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[4\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 362 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1476894275910 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[5\] a permanently disabled " "Pin GPIO1\[5\] has a permanently disabled output enable" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[5] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[5\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 363 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1476894275910 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[6\] a permanently disabled " "Pin GPIO1\[6\] has a permanently disabled output enable" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[6] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[6\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 364 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1476894275910 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[7\] a permanently disabled " "Pin GPIO1\[7\] has a permanently disabled output enable" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[7] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[7\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 365 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1476894275910 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO2\[32\] a permanently disabled " "Pin GPIO2\[32\] has a permanently disabled output enable" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO2[32] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO2\[32\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 426 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1476894275910 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO2\[33\] a permanently disabled " "Pin GPIO2\[33\] has a permanently disabled output enable" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO2[33] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO2\[33\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 427 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1476894275910 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1476894275910 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.fit.smsg " "Generated suppressed messages file /home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1476894276616 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 21 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1390 " "Peak virtual memory: 1390 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1476894278164 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 19 11:24:38 2016 " "Processing ended: Wed Oct 19 11:24:38 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1476894278164 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:40 " "Elapsed time: 00:00:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1476894278164 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1476894278164 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1476894278164 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1476894285913 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1476894285914 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 19 11:24:45 2016 " "Processing started: Wed Oct 19 11:24:45 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1476894285914 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1476894285914 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Proyecto_final -c Proyecto_final " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Proyecto_final -c Proyecto_final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1476894285914 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1476894287625 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1476894287667 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1030 " "Peak virtual memory: 1030 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1476894288199 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 19 11:24:48 2016 " "Processing ended: Wed Oct 19 11:24:48 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1476894288199 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1476894288199 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1476894288199 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1476894288199 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1476894288607 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1476894294890 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1476894294891 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 19 11:24:54 2016 " "Processing started: Wed Oct 19 11:24:54 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1476894294891 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1476894294891 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Proyecto_final -c Proyecto_final " "Command: quartus_sta Proyecto_final -c Proyecto_final" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1476894294891 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1476894295156 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "TimeQuest Timing Analyzer" 0 -1 1476894295423 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1476894295476 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1476894295476 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1476894295969 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1476894295969 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1476894295969 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1476894295969 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1476894295969 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1476894295969 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1476894295969 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1476894295969 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1476894295969 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1476894295969 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1476894295969 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1476894295969 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1476894295969 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1476894295969 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1476894295969 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1476894295969 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1476894295969 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1476894295969 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1476894295969 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1476894295969 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1476894295969 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1476894295969 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1476894295969 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1476894295969 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1476894295969 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1476894295969 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1476894295969 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1476894295969 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1476894295969 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1476894295969 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1476894295969 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1476894295969 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1476894295969 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Proyecto_final.SDC " "Synopsys Design Constraints File file not found: 'Proyecto_final.SDC'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1476894296040 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: '/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1476894296040 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_reset_controller.sdc " "Reading SDC File: '/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1476894296048 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu.sdc " "Reading SDC File: '/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1476894296070 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register nios2:u0\|nios2_sdram:sdram\|m_addr\[0\] CLOCK_50 " "Register nios2:u0\|nios2_sdram:sdram\|m_addr\[0\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1476894296111 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1476894296111 "|Proyecto_final|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "caja_negra_teclado:caja_negra_teclado_u\|reductor:reductor_u\|reloj_out " "Node: caja_negra_teclado:caja_negra_teclado_u\|reductor:reductor_u\|reloj_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register caja_negra_teclado:caja_negra_teclado_u\|driver_teclado_barrido:driver_teclado_barrido_u\|contador_reg\[1\] caja_negra_teclado:caja_negra_teclado_u\|reductor:reductor_u\|reloj_out " "Register caja_negra_teclado:caja_negra_teclado_u\|driver_teclado_barrido:driver_teclado_barrido_u\|contador_reg\[1\] is being clocked by caja_negra_teclado:caja_negra_teclado_u\|reductor:reductor_u\|reloj_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1476894296111 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1476894296111 "|Proyecto_final|caja_negra_teclado:caja_negra_teclado_u|reductor:reductor_u|reloj_out"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|sys_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|sys_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1476894296280 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|sys_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|sys_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1476894296280 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1476894296280 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1476894296280 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1476894296280 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1476894296280 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1476894296280 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1476894296281 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1476894296298 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.483 " "Worst-case setup slack is 46.483" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1476894296314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1476894296314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.483               0.000 altera_reserved_tck  " "   46.483               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1476894296314 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1476894296314 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.358 " "Worst-case hold slack is 0.358" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1476894296317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1476894296317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 altera_reserved_tck  " "    0.358               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1476894296317 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1476894296317 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.215 " "Worst-case recovery slack is 48.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1476894296319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1476894296319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.215               0.000 altera_reserved_tck  " "   48.215               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1476894296319 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1476894296319 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.027 " "Worst-case removal slack is 1.027" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1476894296320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1476894296320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.027               0.000 altera_reserved_tck  " "    1.027               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1476894296320 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1476894296320 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.538 " "Worst-case minimum pulse width slack is 49.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1476894296321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1476894296321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.538               0.000 altera_reserved_tck  " "   49.538               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1476894296321 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1476894296321 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1476894296376 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1476894296376 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1476894296376 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1476894296376 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.484 ns " "Worst Case Available Settling Time: 197.484 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1476894296376 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1476894296376 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1476894296376 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1476894296376 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1476894296376 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1476894296382 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1476894296436 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1476894298430 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register nios2:u0\|nios2_sdram:sdram\|m_addr\[0\] CLOCK_50 " "Register nios2:u0\|nios2_sdram:sdram\|m_addr\[0\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1476894298726 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1476894298726 "|Proyecto_final|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "caja_negra_teclado:caja_negra_teclado_u\|reductor:reductor_u\|reloj_out " "Node: caja_negra_teclado:caja_negra_teclado_u\|reductor:reductor_u\|reloj_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register caja_negra_teclado:caja_negra_teclado_u\|driver_teclado_barrido:driver_teclado_barrido_u\|contador_reg\[1\] caja_negra_teclado:caja_negra_teclado_u\|reductor:reductor_u\|reloj_out " "Register caja_negra_teclado:caja_negra_teclado_u\|driver_teclado_barrido:driver_teclado_barrido_u\|contador_reg\[1\] is being clocked by caja_negra_teclado:caja_negra_teclado_u\|reductor:reductor_u\|reloj_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1476894298726 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1476894298726 "|Proyecto_final|caja_negra_teclado:caja_negra_teclado_u|reductor:reductor_u|reloj_out"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|sys_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|sys_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1476894298735 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|sys_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|sys_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1476894298735 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1476894298735 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1476894298735 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1476894298735 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1476894298735 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1476894298735 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.909 " "Worst-case setup slack is 46.909" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1476894298745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1476894298745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.909               0.000 altera_reserved_tck  " "   46.909               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1476894298745 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1476894298745 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.311 " "Worst-case hold slack is 0.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1476894298749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1476894298749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 altera_reserved_tck  " "    0.311               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1476894298749 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1476894298749 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.486 " "Worst-case recovery slack is 48.486" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1476894298751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1476894298751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.486               0.000 altera_reserved_tck  " "   48.486               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1476894298751 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1476894298751 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.927 " "Worst-case removal slack is 0.927" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1476894298754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1476894298754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.927               0.000 altera_reserved_tck  " "    0.927               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1476894298754 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1476894298754 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.497 " "Worst-case minimum pulse width slack is 49.497" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1476894298755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1476894298755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.497               0.000 altera_reserved_tck  " "   49.497               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1476894298755 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1476894298755 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1476894298829 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1476894298829 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1476894298829 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1476894298829 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.758 ns " "Worst Case Available Settling Time: 197.758 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1476894298829 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1476894298829 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1476894298829 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1476894298829 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1476894298829 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1476894298836 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register nios2:u0\|nios2_sdram:sdram\|m_addr\[0\] CLOCK_50 " "Register nios2:u0\|nios2_sdram:sdram\|m_addr\[0\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1476894299088 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1476894299088 "|Proyecto_final|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "caja_negra_teclado:caja_negra_teclado_u\|reductor:reductor_u\|reloj_out " "Node: caja_negra_teclado:caja_negra_teclado_u\|reductor:reductor_u\|reloj_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register caja_negra_teclado:caja_negra_teclado_u\|driver_teclado_barrido:driver_teclado_barrido_u\|contador_reg\[1\] caja_negra_teclado:caja_negra_teclado_u\|reductor:reductor_u\|reloj_out " "Register caja_negra_teclado:caja_negra_teclado_u\|driver_teclado_barrido:driver_teclado_barrido_u\|contador_reg\[1\] is being clocked by caja_negra_teclado:caja_negra_teclado_u\|reductor:reductor_u\|reloj_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1476894299089 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1476894299089 "|Proyecto_final|caja_negra_teclado:caja_negra_teclado_u|reductor:reductor_u|reloj_out"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|sys_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|sys_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1476894299098 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|sys_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|sys_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1476894299098 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1476894299098 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1476894299098 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1476894299098 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1476894299098 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1476894299098 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 48.311 " "Worst-case setup slack is 48.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1476894299104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1476894299104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.311               0.000 altera_reserved_tck  " "   48.311               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1476894299104 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1476894299104 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.187 " "Worst-case hold slack is 0.187" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1476894299109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1476894299109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 altera_reserved_tck  " "    0.187               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1476894299109 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1476894299109 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.278 " "Worst-case recovery slack is 49.278" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1476894299112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1476894299112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.278               0.000 altera_reserved_tck  " "   49.278               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1476894299112 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1476894299112 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.562 " "Worst-case removal slack is 0.562" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1476894299116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1476894299116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.562               0.000 altera_reserved_tck  " "    0.562               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1476894299116 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1476894299116 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.311 " "Worst-case minimum pulse width slack is 49.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1476894299119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1476894299119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.311               0.000 altera_reserved_tck  " "   49.311               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1476894299119 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1476894299119 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1476894299181 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1476894299181 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1476894299181 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1476894299181 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.624 ns " "Worst Case Available Settling Time: 198.624 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1476894299181 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1476894299181 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1476894299181 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1476894299181 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1476894299181 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1476894299850 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1476894299853 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 29 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1095 " "Peak virtual memory: 1095 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1476894300000 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 19 11:24:59 2016 " "Processing ended: Wed Oct 19 11:24:59 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1476894300000 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1476894300000 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1476894300000 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1476894300000 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 124 s " "Quartus Prime Full Compilation was successful. 0 errors, 124 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1476894300365 ""}
