# RTL_Project
A project to build a finite state machine (FSM) in vhdl with datapath and control unit
