#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Mon Dec 26 14:04:11 2022
# Process ID: 10072
# Current directory: D:/Xilinx/Progetti_Xilinx/12_rete_neurale
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6720 D:\Xilinx\Progetti_Xilinx\12_rete_neurale\12_rete_neurale.xpr
# Log file: D:/Xilinx/Progetti_Xilinx/12_rete_neurale/vivado.log
# Journal file: D:/Xilinx/Progetti_Xilinx/12_rete_neurale\vivado.jou
# Running On: DESKTOP-1RVA572, OS: Windows, CPU Frequency: 3312 MHz, CPU Physical cores: 4, Host memory: 17124 MB
#-----------------------------------------------------------
start_gui
open_project D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.xpr
close_project
open_project D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.xpr
add_files -norecurse {D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.srcs/sources_1/new/full_adder.vhd D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.srcs/sources_1/new/Booth_multiplier_32.vhd D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.srcs/sources_1/new/32bit_shift_register.vhd D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.srcs/sources_1/new/ripple_carry_32.vhd D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.srcs/sources_1/new/adder_sub_32.vhd D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.srcs/sources_1/new/1bit_register.vhd D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.srcs/sources_1/new/control_unit_32b.vhd D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.srcs/sources_1/new/counter_32.vhd}
update_compile_order -fileset sources_1
file mkdir D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.srcs/sim_1/new/sim_booth_32.vhd w ]
add_files -fileset sim_1 D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.srcs/sim_1/new/sim_booth_32.vhd
update_compile_order -fileset sim_1
launch_simulation
source Booth_multiplier_32.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top sim_booth_32 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
close_sim
launch_simulation
launch_simulation
source sim_booth_32.tcl
step
step
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
set_property -name {xsim.simulate.runtime} -value {1ms} -objects [get_filesets sim_1]
close_sim
launch_simulation
source sim_booth_32.tcl
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
close_sim
close_project
open_project D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.xpr
update_compile_order -fileset sources_1
add_files -norecurse {D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/adder_sub_32.vhd D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/mult/Booth_multiplier_32.vhd D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/mult/32bit_shift_register.vhd D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/mult/control_unit_32b.vhd D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/mult/counter_32.vhd D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/ripple_carry_32.vhd}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/control_unit_32b.vhd] -no_script -reset -force -quiet
remove_files  D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/control_unit_32b.vhd
export_ip_user_files -of_objects  [get_files D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/32bit_shift_register.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/Booth_multiplier_32.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/counter_32.vhd] -no_script -reset -force -quiet
remove_files  {D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/32bit_shift_register.vhd D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/Booth_multiplier_32.vhd D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/counter_32.vhd}
launch_simulation
source sim_output_neuron.tcl
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
add_files -norecurse D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/hidden/mult/full_adder.vhd
update_compile_order -fileset sources_1
relaunch_sim
close_sim
launch_simulation
source sim_output_neuron.tcl
relaunch_sim
set_property STEPS.SYNTH_DESIGN.ARGS.INCREMENTAL_MODE off [get_runs synth_1]
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_sim
launch_simulation
source sim_output_neuron.tcl
relaunch_sim
close [ open D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/adder_64_test.vhd w ]
add_files D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/adder_64_test.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_sim
launch_simulation
source sim_output_neuron.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top hidden_layer [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top sim_hidden_neuron [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
close_sim
launch_simulation
source sim_hidden_neuron.tcl
update_compile_order -fileset sources_1
relaunch_sim
relaunch_sim
close_sim
update_compile_order -fileset sources_1
close [ open D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/rete_neurale.vhd w ]
add_files D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/rete_neurale.vhd
update_compile_order -fileset sources_1
close_project
