How to generate a Verilog simulator and then view the waveforms

cd a_cslc_generated/code/verilog
ln -s ../csim/<expect_vector_file_name> exp_output.vec
ln -s ../csim/<stim_vector_file_name>   stim_input.vec

vpp a.vpp  > a.v && \
iverilog -s tb *.v -o a.sim && \
vvp a.sim && \
vermin *.v -emitstems -emitvars > a.stems  && \
gtkwave wavesDefaultOutputFile_dump --stems=a.stems -o

The command line explained:

0. since iverilog does not like `include use vpp to expand the files
with include files. The files with include files are the leaf level
files generated by cslc.

vpp a.vpp  > a.v


1. How to convert the Verilog files to the intermidate form
iverilog -s tb *.v -o a.sim

http://iverilog.wikia.com/wiki/Iverilog_Flags

2. How to simulate using the generated a.sim file

#If you want to see the contents of the stim memory use the plus arg 

vvp a.sim  +show_stim_expect_memory_init_state

#If you want to run the simulation withtout seeing the contents of the
# stim memory

vvp a.sim


#cntl-C to stop a run away simulation 

> cont
type cont to continue with the simulation

> finish
type finish to exit the simulator

> help
type help to see all available commands


3. How to convert Verilog files to stems files
vermin *v -emitstems -emitvars > a.stems

4. How to open gtkwave waveform viewer
gtkwave wavesDefaultOutputFile_dump --stems=a.stems -o
