// Seed: 1289499304
module module_0 (
    input logic id_0,
    input logic id_1,
    input id_2,
    output reg id_3,
    input id_4,
    input id_5
);
  always @(0) begin
    id_3 <= id_2;
  end
endmodule
