#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Oct  6 14:41:30 2020
# Process ID: 12268
# Current directory: C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2864 C:\Users\marku\Documents\EE2026\Lab\Post_Lab_4\Post_Lab_4.xpr
# Log file: C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/vivado.log
# Journal file: C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Users/marku/Documents/Vivado/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:31 ; elapsed = 00:00:15 . Memory (MB): peak = 841.648 ; gain = 87.648
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xa7a35tcpg236-1I
Top: main
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 983.938 ; gain = 109.938
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/sources_1/new/main.v:23]
INFO: [Synth 8-6157] synthesizing module 'main_clock_divider' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/sources_1/new/main_clock_divider.v:23]
INFO: [Synth 8-6155] done synthesizing module 'main_clock_divider' (1#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/sources_1/new/main_clock_divider.v:23]
INFO: [Synth 8-6157] synthesizing module 'sub_task_A_clock' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/sources_1/new/sub_task_A_clock.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sub_task_A_clock' (2#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/sources_1/new/sub_task_A_clock.v:23]
INFO: [Synth 8-6157] synthesizing module 'sub_task_B_clock' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/sources_1/new/sub_task_B_clock.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sub_task_B_clock' (3#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/sources_1/new/sub_task_B_clock.v:23]
INFO: [Synth 8-6157] synthesizing module 'single_pulse_output' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/sources_1/new/single_pulse_output.v:23]
INFO: [Synth 8-6157] synthesizing module 'my_dff' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/sources_1/new/my_dff.v:23]
INFO: [Synth 8-6155] done synthesizing module 'my_dff' (4#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/sources_1/new/my_dff.v:23]
INFO: [Synth 8-6155] done synthesizing module 'single_pulse_output' (5#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/sources_1/new/single_pulse_output.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/sources_1/new/main.v:86]
WARNING: [Synth 8-6090] variable 'error_counter' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/sources_1/new/main.v:182]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/sources_1/new/main.v:217]
INFO: [Synth 8-6155] done synthesizing module 'main' (6#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/sources_1/new/main.v:23]
WARNING: [Synth 8-3917] design main has port led[15] driven by constant 1
WARNING: [Synth 8-3917] design main has port led[14] driven by constant 1
WARNING: [Synth 8-3917] design main has port led[13] driven by constant 1
WARNING: [Synth 8-3917] design main has port led[12] driven by constant 1
WARNING: [Synth 8-3917] design main has port led[11] driven by constant 1
WARNING: [Synth 8-3917] design main has port led[10] driven by constant 1
WARNING: [Synth 8-3917] design main has port led[9] driven by constant 1
WARNING: [Synth 8-3917] design main has port led[8] driven by constant 1
WARNING: [Synth 8-3917] design main has port led[7] driven by constant 1
WARNING: [Synth 8-3917] design main has port led[6] driven by constant 1
WARNING: [Synth 8-3917] design main has port led[5] driven by constant 1
WARNING: [Synth 8-3917] design main has port led[4] driven by constant 1
WARNING: [Synth 8-3917] design main has port led[3] driven by constant 1
WARNING: [Synth 8-3917] design main has port led[2] driven by constant 1
WARNING: [Synth 8-3917] design main has port led[1] driven by constant 1
WARNING: [Synth 8-3917] design main has port led[0] driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1030.098 ; gain = 156.098
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1030.098 ; gain = 156.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1030.098 ; gain = 156.098
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xa7a35tcpg236-1I
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 16 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/constrs_1/new/Post_Lab_4_Constraint.xdc]
WARNING: [Vivado 12-584] No ports matched 'SW15'. [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/constrs_1/new/Post_Lab_4_Constraint.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/constrs_1/new/Post_Lab_4_Constraint.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW15'. [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/constrs_1/new/Post_Lab_4_Constraint.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/constrs_1/new/Post_Lab_4_Constraint.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/constrs_1/new/Post_Lab_4_Constraint.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:52 ; elapsed = 00:00:34 . Memory (MB): peak = 1374.391 ; gain = 500.391
19 Infos, 19 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:52 ; elapsed = 00:00:34 . Memory (MB): peak = 1374.391 ; gain = 500.391
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/constrs_1/new/Post_Lab_4_Constraint.xdc]
Finished Parsing XDC File [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/constrs_1/new/Post_Lab_4_Constraint.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:11 . Memory (MB): peak = 1407.457 ; gain = 33.066
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Oct  6 15:37:44 2020] Launched synth_1...
Run output will be captured here: C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.runs/synth_1/runme.log
[Tue Oct  6 15:37:44 2020] Launched impl_1...
Run output will be captured here: C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA0D1DA
open_hw_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2018.801 ; gain = 611.344
set_property PROGRAM.FILE {C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2068.816 ; gain = 42.789
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/sources_1/new/main.v:23]
INFO: [Synth 8-6157] synthesizing module 'main_clock_divider' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/sources_1/new/main_clock_divider.v:23]
INFO: [Synth 8-6155] done synthesizing module 'main_clock_divider' (1#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/sources_1/new/main_clock_divider.v:23]
INFO: [Synth 8-6157] synthesizing module 'sub_task_A_clock' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/sources_1/new/sub_task_A_clock.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sub_task_A_clock' (2#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/sources_1/new/sub_task_A_clock.v:23]
INFO: [Synth 8-6157] synthesizing module 'sub_task_B_clock' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/sources_1/new/sub_task_B_clock.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sub_task_B_clock' (3#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/sources_1/new/sub_task_B_clock.v:23]
INFO: [Synth 8-6157] synthesizing module 'single_pulse_output' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/sources_1/new/single_pulse_output.v:23]
INFO: [Synth 8-6157] synthesizing module 'my_dff' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/sources_1/new/my_dff.v:23]
INFO: [Synth 8-6155] done synthesizing module 'my_dff' (4#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/sources_1/new/my_dff.v:23]
INFO: [Synth 8-6155] done synthesizing module 'single_pulse_output' (5#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/sources_1/new/single_pulse_output.v:23]
WARNING: [Synth 8-6090] variable 'error_counter' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/sources_1/new/main.v:195]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/sources_1/new/main.v:231]
INFO: [Synth 8-6155] done synthesizing module 'main' (6#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/sources_1/new/main.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2110.898 ; gain = 84.871
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2110.898 ; gain = 84.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2110.898 ; gain = 84.871
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/constrs_1/new/Post_Lab_4_Constraint.xdc]
Finished Parsing XDC File [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/constrs_1/new/Post_Lab_4_Constraint.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:22 . Memory (MB): peak = 2159.453 ; gain = 133.426
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Oct  6 16:19:06 2020] Launched synth_1...
Run output will be captured here: C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.runs/synth_1/runme.log
[Tue Oct  6 16:19:07 2020] Launched impl_1...
Run output will be captured here: C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA0D1DA
set_property PROGRAM.FILE {C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2159.453 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/sources_1/new/main.v:23]
INFO: [Synth 8-6157] synthesizing module 'main_clock_divider' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/sources_1/new/main_clock_divider.v:23]
INFO: [Synth 8-6155] done synthesizing module 'main_clock_divider' (1#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/sources_1/new/main_clock_divider.v:23]
INFO: [Synth 8-6157] synthesizing module 'sub_task_A_clock' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/sources_1/new/sub_task_A_clock.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sub_task_A_clock' (2#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/sources_1/new/sub_task_A_clock.v:23]
INFO: [Synth 8-6157] synthesizing module 'sub_task_B_clock' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/sources_1/new/sub_task_B_clock.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sub_task_B_clock' (3#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/sources_1/new/sub_task_B_clock.v:23]
INFO: [Synth 8-6157] synthesizing module 'single_pulse_output' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/sources_1/new/single_pulse_output.v:23]
INFO: [Synth 8-6157] synthesizing module 'my_dff' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/sources_1/new/my_dff.v:23]
INFO: [Synth 8-6155] done synthesizing module 'my_dff' (4#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/sources_1/new/my_dff.v:23]
INFO: [Synth 8-6155] done synthesizing module 'single_pulse_output' (5#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/sources_1/new/single_pulse_output.v:23]
WARNING: [Synth 8-6090] variable 'error_counter' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/sources_1/new/main.v:195]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/sources_1/new/main.v:231]
INFO: [Synth 8-6155] done synthesizing module 'main' (6#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/sources_1/new/main.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2159.453 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2159.453 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2159.453 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/constrs_1/new/Post_Lab_4_Constraint.xdc]
Finished Parsing XDC File [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/constrs_1/new/Post_Lab_4_Constraint.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 2176.188 ; gain = 16.734
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Oct  6 16:29:20 2020] Launched synth_1...
Run output will be captured here: C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.runs/synth_1/runme.log
[Tue Oct  6 16:29:20 2020] Launched impl_1...
Run output will be captured here: C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA0D1DA
set_property PROGRAM.FILE {C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2176.188 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/sources_1/new/main.v:23]
INFO: [Synth 8-6157] synthesizing module 'main_clock_divider' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/sources_1/new/main_clock_divider.v:23]
INFO: [Synth 8-6155] done synthesizing module 'main_clock_divider' (1#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/sources_1/new/main_clock_divider.v:23]
INFO: [Synth 8-6157] synthesizing module 'sub_task_A_clock' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/sources_1/new/sub_task_A_clock.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sub_task_A_clock' (2#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/sources_1/new/sub_task_A_clock.v:23]
INFO: [Synth 8-6157] synthesizing module 'sub_task_B_clock' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/sources_1/new/sub_task_B_clock.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sub_task_B_clock' (3#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/sources_1/new/sub_task_B_clock.v:23]
INFO: [Synth 8-6157] synthesizing module 'single_pulse_output' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/sources_1/new/single_pulse_output.v:23]
INFO: [Synth 8-6157] synthesizing module 'my_dff' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/sources_1/new/my_dff.v:23]
INFO: [Synth 8-6155] done synthesizing module 'my_dff' (4#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/sources_1/new/my_dff.v:23]
INFO: [Synth 8-6155] done synthesizing module 'single_pulse_output' (5#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/sources_1/new/single_pulse_output.v:23]
WARNING: [Synth 8-6090] variable 'error_counter' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/sources_1/new/main.v:206]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/sources_1/new/main.v:246]
INFO: [Synth 8-6155] done synthesizing module 'main' (6#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/sources_1/new/main.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2176.188 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2176.188 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2176.188 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/constrs_1/new/Post_Lab_4_Constraint.xdc]
Finished Parsing XDC File [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/constrs_1/new/Post_Lab_4_Constraint.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 2208.930 ; gain = 32.742
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Oct  6 16:55:11 2020] Launched synth_1...
Run output will be captured here: C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.runs/synth_1/runme.log
[Tue Oct  6 16:55:11 2020] Launched impl_1...
Run output will be captured here: C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA0D1DA
set_property PROGRAM.FILE {C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2208.930 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/sources_1/new/main.v:23]
INFO: [Synth 8-6157] synthesizing module 'main_clock_divider' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/sources_1/new/main_clock_divider.v:23]
INFO: [Synth 8-6155] done synthesizing module 'main_clock_divider' (1#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/sources_1/new/main_clock_divider.v:23]
INFO: [Synth 8-6157] synthesizing module 'sub_task_A_clock' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/sources_1/new/sub_task_A_clock.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sub_task_A_clock' (2#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/sources_1/new/sub_task_A_clock.v:23]
INFO: [Synth 8-6157] synthesizing module 'sub_task_B_clock' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/sources_1/new/sub_task_B_clock.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sub_task_B_clock' (3#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/sources_1/new/sub_task_B_clock.v:23]
INFO: [Synth 8-6157] synthesizing module 'single_pulse_output' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/sources_1/new/single_pulse_output.v:23]
INFO: [Synth 8-6157] synthesizing module 'my_dff' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/sources_1/new/my_dff.v:23]
INFO: [Synth 8-6155] done synthesizing module 'my_dff' (4#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/sources_1/new/my_dff.v:23]
INFO: [Synth 8-6155] done synthesizing module 'single_pulse_output' (5#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/sources_1/new/single_pulse_output.v:23]
WARNING: [Synth 8-6090] variable 'error_counter' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/sources_1/new/main.v:206]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/sources_1/new/main.v:246]
INFO: [Synth 8-6155] done synthesizing module 'main' (6#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/sources_1/new/main.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2208.930 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2208.930 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2208.930 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/constrs_1/new/Post_Lab_4_Constraint.xdc]
Finished Parsing XDC File [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/constrs_1/new/Post_Lab_4_Constraint.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 2229.812 ; gain = 20.883
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2229.812 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/sources_1/new/main.v:23]
INFO: [Synth 8-6157] synthesizing module 'main_clock_divider' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/sources_1/new/main_clock_divider.v:23]
INFO: [Synth 8-6155] done synthesizing module 'main_clock_divider' (1#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/sources_1/new/main_clock_divider.v:23]
INFO: [Synth 8-6157] synthesizing module 'sub_task_A_clock' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/sources_1/new/sub_task_A_clock.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sub_task_A_clock' (2#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/sources_1/new/sub_task_A_clock.v:23]
INFO: [Synth 8-6157] synthesizing module 'sub_task_B_clock' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/sources_1/new/sub_task_B_clock.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sub_task_B_clock' (3#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/sources_1/new/sub_task_B_clock.v:23]
INFO: [Synth 8-6157] synthesizing module 'single_pulse_output' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/sources_1/new/single_pulse_output.v:23]
INFO: [Synth 8-6157] synthesizing module 'my_dff' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/sources_1/new/my_dff.v:23]
INFO: [Synth 8-6155] done synthesizing module 'my_dff' (4#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/sources_1/new/my_dff.v:23]
INFO: [Synth 8-6155] done synthesizing module 'single_pulse_output' (5#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/sources_1/new/single_pulse_output.v:23]
WARNING: [Synth 8-6090] variable 'error_counter' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/sources_1/new/main.v:206]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/sources_1/new/main.v:246]
INFO: [Synth 8-6155] done synthesizing module 'main' (6#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/sources_1/new/main.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2229.812 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2229.812 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2229.812 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/constrs_1/new/Post_Lab_4_Constraint.xdc]
Finished Parsing XDC File [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/constrs_1/new/Post_Lab_4_Constraint.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 2238.719 ; gain = 8.906
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Oct  6 17:08:54 2020] Launched synth_1...
Run output will be captured here: C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.runs/synth_1/runme.log
[Tue Oct  6 17:08:55 2020] Launched impl_1...
Run output will be captured here: C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA0D1DA
set_property PROGRAM.FILE {C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2238.719 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/sources_1/new/main.v:23]
INFO: [Synth 8-6157] synthesizing module 'main_clock_divider' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/sources_1/new/main_clock_divider.v:23]
INFO: [Synth 8-6155] done synthesizing module 'main_clock_divider' (1#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/sources_1/new/main_clock_divider.v:23]
INFO: [Synth 8-6157] synthesizing module 'sub_task_A_clock' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/sources_1/new/sub_task_A_clock.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sub_task_A_clock' (2#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/sources_1/new/sub_task_A_clock.v:23]
INFO: [Synth 8-6157] synthesizing module 'sub_task_B_clock' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/sources_1/new/sub_task_B_clock.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sub_task_B_clock' (3#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/sources_1/new/sub_task_B_clock.v:23]
INFO: [Synth 8-6157] synthesizing module 'single_pulse_output' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/sources_1/new/single_pulse_output.v:23]
INFO: [Synth 8-6157] synthesizing module 'my_dff' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/sources_1/new/my_dff.v:23]
INFO: [Synth 8-6155] done synthesizing module 'my_dff' (4#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/sources_1/new/my_dff.v:23]
INFO: [Synth 8-6155] done synthesizing module 'single_pulse_output' (5#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/sources_1/new/single_pulse_output.v:23]
WARNING: [Synth 8-6090] variable 'error_counter' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/sources_1/new/main.v:206]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/sources_1/new/main.v:246]
INFO: [Synth 8-6155] done synthesizing module 'main' (6#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/sources_1/new/main.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2238.719 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2238.719 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2238.719 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/constrs_1/new/Post_Lab_4_Constraint.xdc]
Finished Parsing XDC File [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/constrs_1/new/Post_Lab_4_Constraint.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 2247.434 ; gain = 8.715
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Oct  6 17:18:04 2020] Launched synth_1...
Run output will be captured here: C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.runs/synth_1/runme.log
[Tue Oct  6 17:18:05 2020] Launched impl_1...
Run output will be captured here: C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA0D1DA
set_property PROGRAM.FILE {C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2247.434 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/sources_1/new/main.v:23]
INFO: [Synth 8-6157] synthesizing module 'main_clock_divider' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/sources_1/new/main_clock_divider.v:23]
INFO: [Synth 8-6155] done synthesizing module 'main_clock_divider' (1#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/sources_1/new/main_clock_divider.v:23]
INFO: [Synth 8-6157] synthesizing module 'sub_task_A_clock' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/sources_1/new/sub_task_A_clock.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sub_task_A_clock' (2#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/sources_1/new/sub_task_A_clock.v:23]
INFO: [Synth 8-6157] synthesizing module 'sub_task_B_clock' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/sources_1/new/sub_task_B_clock.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sub_task_B_clock' (3#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/sources_1/new/sub_task_B_clock.v:23]
INFO: [Synth 8-6157] synthesizing module 'single_pulse_output' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/sources_1/new/single_pulse_output.v:23]
INFO: [Synth 8-6157] synthesizing module 'my_dff' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/sources_1/new/my_dff.v:23]
INFO: [Synth 8-6155] done synthesizing module 'my_dff' (4#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/sources_1/new/my_dff.v:23]
INFO: [Synth 8-6155] done synthesizing module 'single_pulse_output' (5#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/sources_1/new/single_pulse_output.v:23]
WARNING: [Synth 8-6090] variable 'error_counter' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/sources_1/new/main.v:206]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/sources_1/new/main.v:246]
INFO: [Synth 8-6155] done synthesizing module 'main' (6#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/sources_1/new/main.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2247.434 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2247.434 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2247.434 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/constrs_1/new/Post_Lab_4_Constraint.xdc]
Finished Parsing XDC File [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/constrs_1/new/Post_Lab_4_Constraint.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 2258.543 ; gain = 11.109
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Oct  6 17:28:37 2020] Launched synth_1...
Run output will be captured here: C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.runs/synth_1/runme.log
[Tue Oct  6 17:28:37 2020] Launched impl_1...
Run output will be captured here: C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2258.543 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA0D1DA
set_property PROGRAM.FILE {C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
archive_project {C:/Users/marku/Documents/EE2026/L4_Wed_AM_Markus Lim Yi Qin_Archive_A0221167M.xpr.zip} -temp_dir C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/.Xil/Vivado-12268-DESKTOP-JBI4V78 -force -include_local_ip_cache -include_config_settings
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/.Xil/Vivado-12268-DESKTOP-JBI4V78' for archiving project
Scanning sources...
Finished scanning sources
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [ProjectBase 1-495] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience any problem with archiving the project, please consider setting environment variable $TEMP to a shorter path.
Current project path is 'C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/.Xil/Vivado-12268-DESKTOP-JBI4V78/PrjAr/_X_'.
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-1209] Adding archive summary file to the project...
INFO: [Coretcl 2-1214] Preparing project files for archive...
INFO: [Coretcl 2-1210] Compressing project files and data...
INFO: [Coretcl 2-1215] Project archived (C:/Users/marku/Documents/EE2026/L4_Wed_AM_Markus Lim Yi Qin_Archive_A0221167M.xpr.zip)
INFO: [Coretcl 2-1216] To view the archive summary log in GUI, double click on 'Design Sources->Text->archive_project_summary.txt', or open this file from the archived project directory.
archive_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2258.543 ; gain = 0.000
close_hw
exit
INFO: [Common 17-206] Exiting Vivado at Tue Oct  6 17:44:30 2020...
