Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Reading design: En_System.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "En_System.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "En_System"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : En_System
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/fede/Documents/Jaquenod/Jaquenod/Modulo4/Guia4/ISE/Actividad 4_2/Decodificador/Sources/Div_Bresenham.vhd" into library work
Parsing entity <En_Div_Bresenham>.
Parsing architecture <Arq_Div_Bresenham> of entity <en_div_bresenham>.
Parsing VHDL file "/home/fede/Documents/Jaquenod/Jaquenod/Modulo4/Guia4/ISE/Actividad 4_2/Decodificador/Sources/Recupera_CLK.vhd" into library work
Parsing entity <En_Recupera_CLK>.
Parsing architecture <Arq_Recupera_CLK> of entity <en_recupera_clk>.
Parsing VHDL file "/home/fede/Documents/Jaquenod/Jaquenod/Modulo4/Guia4/ISE/Actividad 4_2/Decodificador/Sources/Deco_Stuffing.vhd" into library work
Parsing entity <En_Deco_Stuffing>.
Parsing architecture <Arq_Deco_Stuffing> of entity <en_deco_stuffing>.
Parsing VHDL file "/home/fede/Documents/Jaquenod/Jaquenod/Modulo4/Guia4/ISE/Actividad 4_2/Codificador/Sources/Cod_Stuffing.vhd" into library work
Parsing entity <En_Cod_Stuffing>.
Parsing architecture <Arq_Cod_Stuffing> of entity <en_cod_stuffing>.
Parsing VHDL file "/home/fede/Documents/Jaquenod/Jaquenod/Modulo4/Guia4/ISE/Actividad 4_2/System/Sources/System.vhd" into library work
Parsing entity <En_System>.
Parsing architecture <Arq_System> of entity <en_system>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <En_System> (architecture <Arq_System>) from library <work>.

Elaborating entity <En_Cod_Stuffing> (architecture <Arq_Cod_Stuffing>) from library <work>.
INFO:HDLCompiler:679 - "/home/fede/Documents/Jaquenod/Jaquenod/Modulo4/Guia4/ISE/Actividad 4_2/Codificador/Sources/Cod_Stuffing.vhd" Line 87. Case statement is complete. others clause is never selected

Elaborating entity <En_Deco_Stuffing> (architecture <Arq_Deco_Stuffing>) from library <work>.

Elaborating entity <En_Recupera_CLK> (architecture <Arq_Recupera_CLK>) from library <work>.

Elaborating entity <En_Div_Bresenham> (architecture <Arq_Div_Bresenham>) from library <work>.
WARNING:HDLCompiler:92 - "/home/fede/Documents/Jaquenod/Jaquenod/Modulo4/Guia4/ISE/Actividad 4_2/Decodificador/Sources/Div_Bresenham.vhd" Line 29: num should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/fede/Documents/Jaquenod/Jaquenod/Modulo4/Guia4/ISE/Actividad 4_2/Decodificador/Sources/Recupera_CLK.vhd" Line 83: reset should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/fede/Documents/Jaquenod/Jaquenod/Modulo4/Guia4/ISE/Actividad 4_2/Decodificador/Sources/Recupera_CLK.vhd" Line 87: num_next should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/fede/Documents/Jaquenod/Jaquenod/Modulo4/Guia4/ISE/Actividad 4_2/Decodificador/Sources/Recupera_CLK.vhd" Line 88: div_next should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/fede/Documents/Jaquenod/Jaquenod/Modulo4/Guia4/ISE/Actividad 4_2/Decodificador/Sources/Recupera_CLK.vhd" Line 89: num_aux should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/fede/Documents/Jaquenod/Jaquenod/Modulo4/Guia4/ISE/Actividad 4_2/Decodificador/Sources/Deco_Stuffing.vhd" Line 46: datain should be on the sensitivity list of the process

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <En_System>.
    Related source file is "/home/fede/Documents/Jaquenod/Jaquenod/Modulo4/Guia4/ISE/Actividad 4_2/System/Sources/System.vhd".
    Summary:
	no macro.
Unit <En_System> synthesized.

Synthesizing Unit <En_Cod_Stuffing>.
    Related source file is "/home/fede/Documents/Jaquenod/Jaquenod/Modulo4/Guia4/ISE/Actividad 4_2/Codificador/Sources/Cod_Stuffing.vhd".
    Found 2-bit register for signal <State>.
    Found 1-bit register for signal <EnaTx>.
    Found 1-bit register for signal <sDataIn>.
    Found 4-bit register for signal <Count_Ones>.
    Found 10-bit register for signal <Count_Ceros>.
    Found 4-bit register for signal <index>.
    Found 1-bit register for signal <sDataOut>.
    Found finite state machine <FSM_0> for signal <State>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 5                                              |
    | Outputs            | 2                                              |
    | Clock              | Reloj (rising_edge)                            |
    | Reset              | Reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 10-bit adder for signal <Count_Ceros[9]_GND_6_o_add_1_OUT> created at line 47.
    Found 4-bit adder for signal <Count_Ones[3]_GND_6_o_add_5_OUT> created at line 60.
    Found 4-bit adder for signal <index[3]_GND_6_o_add_14_OUT> created at line 76.
    Found 16x1-bit Read Only RAM for signal <index[3]_X_6_o_Mux_13_o>
    Summary:
	inferred   1 RAM(s).
	inferred   3 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
	inferred  10 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <En_Cod_Stuffing> synthesized.

Synthesizing Unit <En_Deco_Stuffing>.
    Related source file is "/home/fede/Documents/Jaquenod/Jaquenod/Modulo4/Guia4/ISE/Actividad 4_2/Decodificador/Sources/Deco_Stuffing.vhd".
INFO:Xst:3210 - "/home/fede/Documents/Jaquenod/Jaquenod/Modulo4/Guia4/ISE/Actividad 4_2/Decodificador/Sources/Deco_Stuffing.vhd" line 28: Output port <DataSync> of the instance <Ins_Recu_CLK> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <Sync>.
    Found 1-bit register for signal <sDataIn>.
    Found 1-bit register for signal <Error>.
    Found 1-bit register for signal <Datos>.
    Found 1-bit register for signal <EnaRx>.
    Found 4-bit register for signal <Count_Ones>.
    Found 13-bit register for signal <Register_Temp>.
    Found 4-bit adder for signal <Count_Ones[3]_GND_7_o_add_3_OUT> created at line 75.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  22 D-type flip-flop(s).
	inferred  11 Multiplexer(s).
Unit <En_Deco_Stuffing> synthesized.

Synthesizing Unit <En_Recupera_CLK>.
    Related source file is "/home/fede/Documents/Jaquenod/Jaquenod/Modulo4/Guia4/ISE/Actividad 4_2/Decodificador/Sources/Recupera_CLK.vhd".
    Found 1-bit register for signal <DataSync>.
    Found 10-bit register for signal <Count_Slow>.
    Found 10-bit register for signal <Count_Fast>.
    Found 1-bit register for signal <BeforeEdge>.
    Found 10-bit register for signal <Count_Before_Data>.
    Found 1-bit register for signal <sDataIn>.
    Found 1-bit register for signal <NUM<7>>.
    Found 1-bit register for signal <NUM<6>>.
    Found 1-bit register for signal <NUM<5>>.
    Found 1-bit register for signal <NUM<4>>.
    Found 1-bit register for signal <NUM<3>>.
    Found 1-bit register for signal <NUM<2>>.
    Found 1-bit register for signal <NUM<1>>.
    Found 1-bit register for signal <NUM<0>>.
    Found 1-bit register for signal <DIV<7>>.
    Found 1-bit register for signal <DIV<6>>.
    Found 1-bit register for signal <DIV<5>>.
    Found 1-bit register for signal <DIV<4>>.
    Found 1-bit register for signal <DIV<3>>.
    Found 1-bit register for signal <DIV<2>>.
    Found 1-bit register for signal <DIV<1>>.
    Found 1-bit register for signal <DIV<0>>.
    Found 8-bit adder for signal <NUM_AUX_LAST[7]_GND_8_o_add_6_OUT> created at line 69.
    Found 8-bit adder for signal <NUM_AUX[7]_GND_8_o_add_17_OUT> created at line 78.
    Found 10-bit adder for signal <Count_Slow[9]_Count_Fast[9]_add_20_OUT> created at line 96.
    Found 10-bit adder for signal <Count_Before_Data[9]_GND_8_o_add_40_OUT> created at line 130.
    Found 10-bit adder for signal <Count_Fast[9]_GND_8_o_add_42_OUT> created at line 138.
    Found 10-bit adder for signal <Count_Slow[9]_GND_8_o_add_44_OUT> created at line 142.
    Found 8-bit subtractor for signal <GND_8_o_GND_8_o_sub_5_OUT<7:0>> created at line 70.
    Found 8-bit subtractor for signal <GND_8_o_GND_8_o_sub_17_OUT<7:0>> created at line 79.
WARNING:Xst:737 - Found 1-bit latch for signal <NUM_AUX_LAST<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <NUM_AUX_LAST<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <NUM_AUX_LAST<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <NUM_AUX_LAST<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <NUM_AUX_LAST<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <NUM_AUX_LAST<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <NUM_AUX_LAST<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <NUM_AUX_LAST<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 10-bit comparator greater for signal <Count_Fast[9]_Count_Slow[9]_LessThan_1_o> created at line 69
    Found 8-bit comparator greater for signal <NUM_AUX_LAST[7]_GND_8_o_LessThan_2_o> created at line 69
    Found 10-bit comparator greater for signal <Count_Slow[9]_Count_Fast[9]_LessThan_3_o> created at line 70
    Found 8-bit comparator greater for signal <GND_8_o_NUM_AUX_LAST[7]_LessThan_4_o> created at line 70
    Found 8-bit comparator greater for signal <NUM_AUX[7]_GND_8_o_LessThan_11_o> created at line 74
    Found 10-bit comparator greater for signal <GND_8_o_Count_Slow[9]_LessThan_22_o> created at line 96
    Found 10-bit comparator greater for signal <Count_Before_Data[9]_GND_8_o_LessThan_23_o> created at line 97
    Found 10-bit comparator greater for signal <GND_8_o_Count_Before_Data[9]_LessThan_24_o> created at line 100
    Found 10-bit comparator greater for signal <Count_Before_Data[9]_GND_8_o_LessThan_25_o> created at line 100
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred  49 D-type flip-flop(s).
	inferred   8 Latch(s).
	inferred   9 Comparator(s).
	inferred  15 Multiplexer(s).
Unit <En_Recupera_CLK> synthesized.

Synthesizing Unit <En_Div_Bresenham>.
    Related source file is "/home/fede/Documents/Jaquenod/Jaquenod/Modulo4/Guia4/ISE/Actividad 4_2/Decodificador/Sources/Div_Bresenham.vhd".
    Found 1-bit register for signal <Tick_Out>.
    Found 9-bit register for signal <Counter>.
    Found 8-bit register for signal <DownCount>.
    Found 1-bit register for signal <NextAdd<8>>.
    Found 1-bit register for signal <NextAdd<7>>.
    Found 1-bit register for signal <NextAdd<6>>.
    Found 1-bit register for signal <NextAdd<5>>.
    Found 1-bit register for signal <NextAdd<4>>.
    Found 1-bit register for signal <NextAdd<3>>.
    Found 1-bit register for signal <NextAdd<2>>.
    Found 1-bit register for signal <NextAdd<1>>.
    Found 1-bit register for signal <NextAdd<0>>.
    Found 9-bit adder for signal <NextCounter> created at line 22.
    Found 9-bit subtractor for signal <GND_9_o_GND_9_o_sub_4_OUT<8:0>> created at line 37.
    Found 8-bit subtractor for signal <GND_9_o_GND_9_o_sub_5_OUT<7:0>> created at line 41.
    Found 8-bit subtractor for signal <GND_9_o_GND_9_o_sub_8_OUT<7:0>> created at line 44.
    Found 9-bit comparator greater for signal <NextCounter[8]_GND_9_o_LessThan_3_o> created at line 36
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <En_Div_Bresenham> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x1-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 13
 10-bit adder                                          : 5
 4-bit adder                                           : 3
 8-bit addsub                                          : 2
 8-bit subtractor                                      : 1
 9-bit adder                                           : 1
 9-bit subtractor                                      : 1
# Registers                                            : 47
 1-bit register                                        : 37
 10-bit register                                       : 4
 13-bit register                                       : 1
 4-bit register                                        : 3
 8-bit register                                        : 1
 9-bit register                                        : 1
# Latches                                              : 8
 1-bit latch                                           : 8
# Comparators                                          : 10
 10-bit comparator greater                             : 6
 8-bit comparator greater                              : 3
 9-bit comparator greater                              : 1
# Multiplexers                                         : 41
 1-bit 2-to-1 multiplexer                              : 12
 10-bit 2-to-1 multiplexer                             : 2
 13-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 8
 8-bit 2-to-1 multiplexer                              : 16
 9-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 1
# Xors                                                 : 3
 1-bit xor2                                            : 3

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <En_Cod_Stuffing>.
The following registers are absorbed into counter <index>: 1 register on signal <index>.
The following registers are absorbed into counter <Count_Ceros>: 1 register on signal <Count_Ceros>.
INFO:Xst:3231 - The small RAM <Mram_index[3]_X_6_o_Mux_13_o> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 1-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <index>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <En_Cod_Stuffing> synthesized (advanced).

Synthesizing (advanced) Unit <En_Div_Bresenham>.
The following registers are absorbed into accumulator <Counter>: 1 register on signal <Counter>.
Unit <En_Div_Bresenham> synthesized (advanced).

Synthesizing (advanced) Unit <En_Recupera_CLK>.
The following registers are absorbed into counter <Count_Slow>: 1 register on signal <Count_Slow>.
The following registers are absorbed into counter <Count_Fast>: 1 register on signal <Count_Fast>.
The following registers are absorbed into counter <Count_Before_Data>: 1 register on signal <Count_Before_Data>.
Unit <En_Recupera_CLK> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x1-bit single-port distributed Read Only RAM        : 1
# Adders/Subtractors                                   : 8
 10-bit adder                                          : 1
 4-bit adder                                           : 2
 8-bit addsub                                          : 2
 8-bit subtractor                                      : 1
 9-bit adder                                           : 1
 9-bit subtractor                                      : 1
# Counters                                             : 5
 10-bit up counter                                     : 4
 4-bit up counter                                      : 1
# Accumulators                                         : 1
 9-bit up accumulator                                  : 1
# Registers                                            : 66
 Flip-Flops                                            : 66
# Comparators                                          : 10
 10-bit comparator greater                             : 6
 8-bit comparator greater                              : 3
 9-bit comparator greater                              : 1
# Multiplexers                                         : 58
 1-bit 2-to-1 multiplexer                              : 35
 13-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 7
 8-bit 2-to-1 multiplexer                              : 13
 9-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 1
# Xors                                                 : 3
 1-bit xor2                                            : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Ins_Cod/FSM_0> on signal <State[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 10    | 10
 11    | 11
 01    | 01
-------------------
WARNING:Xst:1293 - FF/Latch <DIV_4> has a constant value of 0 in block <En_Recupera_CLK>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DIV_6> has a constant value of 0 in block <En_Recupera_CLK>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DIV_5> has a constant value of 0 in block <En_Recupera_CLK>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DIV_7> has a constant value of 0 in block <En_Recupera_CLK>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:3001 - This design contains one or more registers or latches with an active
   asynchronous set and asynchronous reset. While this circuit can be built,
   it creates a sub-optimal implementation in terms of area, power and
   performance. For a more optimal implementation Xilinx highly recommends
   one of the following:

          1) Remove either the set or reset from all registers and latches if
             not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Artix7 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    NextAdd_0 in unit <En_Div_Bresenham>
    NextAdd_1 in unit <En_Div_Bresenham>
    NextAdd_2 in unit <En_Div_Bresenham>
    NextAdd_4 in unit <En_Div_Bresenham>
    NextAdd_5 in unit <En_Div_Bresenham>
    NextAdd_3 in unit <En_Div_Bresenham>
    NextAdd_7 in unit <En_Div_Bresenham>
    NextAdd_6 in unit <En_Div_Bresenham>
    NUM_7 in unit <En_Recupera_CLK>
    DIV_0 in unit <En_Recupera_CLK>
    DIV_1 in unit <En_Recupera_CLK>
    DIV_2 in unit <En_Recupera_CLK>
    DIV_3 in unit <En_Recupera_CLK>
    NUM_0 in unit <En_Recupera_CLK>
    NUM_1 in unit <En_Recupera_CLK>
    NUM_2 in unit <En_Recupera_CLK>
    NUM_3 in unit <En_Recupera_CLK>
    NUM_4 in unit <En_Recupera_CLK>
    NUM_5 in unit <En_Recupera_CLK>
    NUM_6 in unit <En_Recupera_CLK>


Optimizing unit <En_System> ...

Optimizing unit <En_Cod_Stuffing> ...

Optimizing unit <En_Deco_Stuffing> ...

Optimizing unit <En_Recupera_CLK> ...

Optimizing unit <En_Div_Bresenham> ...
WARNING:Xst:2677 - Node <Ins_Deco/Ins_Recu_CLK/DataSync> of sequential type is unconnected in block <En_System>.
WARNING:Xst:1710 - FF/Latch <Ins_Cod/Count_Ones_3> (without init value) has a constant value of 0 in block <En_System>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Ins_Deco/Count_Ones_3> (without init value) has a constant value of 0 in block <En_System>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <Ins_Deco/Ins_Recu_CLK/DIV_0> in Unit <En_System> is equivalent to the following 2 FFs/Latches, which will be removed : <Ins_Deco/Ins_Recu_CLK/DIV_1> <Ins_Deco/Ins_Recu_CLK/DIV_2> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block En_System, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 130
 Flip-Flops                                            : 130

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : En_System.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 435
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 18
#      LUT2                        : 18
#      LUT3                        : 53
#      LUT4                        : 64
#      LUT5                        : 62
#      LUT6                        : 61
#      MUXCY                       : 79
#      VCC                         : 1
#      XORCY                       : 76
# FlipFlops/Latches                : 156
#      FD                          : 2
#      FDC                         : 49
#      FDCE                        : 30
#      FDP                         : 18
#      FDR                         : 4
#      FDRE                        : 27
#      LD                          : 8
#      LDC                         : 18
# Clock Buffers                    : 3
#      BUFG                        : 1
#      BUFGP                       : 2
# IO Buffers                       : 9
#      IBUF                        : 3
#      OBUF                        : 6

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             156  out of  126800     0%  
 Number of Slice LUTs:                  278  out of  63400     0%  
    Number used as Logic:               278  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    339
   Number with an unused Flip Flop:     183  out of    339    53%  
   Number with an unused LUT:            61  out of    339    17%  
   Number of fully used LUT-FF pairs:    95  out of    339    28%  
   Number of unique control sets:        66

IO Utilization: 
 Number of IOs:                          11
 Number of bonded IOBs:                  11  out of    210     5%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                3  out of     32     9%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------+
Clock Signal                                                                                                   | Clock buffer(FF name)                                 | Load  |
---------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------+
Reloj                                                                                                          | BUFGP                                                 | 22    |
Ins_Deco/Ins_Recu_CLK/Ins_Reloj/Tick_Out                                                                       | BUFG                                                  | 21    |
Reloj8x                                                                                                        | BUFGP                                                 | 87    |
N132(Ins_Deco/Ins_Recu_CLK/NUM_AUX[7]_GND_8_o_LessThan_11_o1_SW4:O)                                            | NONE(*)(Ins_Deco/Ins_Recu_CLK/NUM_AUX_LAST_7)         | 8     |
Ins_Deco/Ins_Recu_CLK/Reset_NUM_Next[7]_AND_25_o(Ins_Deco/Ins_Recu_CLK/Reset_NUM_Next[7]_AND_25_o1:O)          | NONE(*)(Ins_Deco/Ins_Recu_CLK/NUM_7_LDC)              | 1     |
Ins_Deco/Ins_Recu_CLK/Reset_DIV_Next[3]_AND_50_o(Ins_Deco/Ins_Recu_CLK/Reset_DIV_Next[3]_AND_50_o1:O)          | NONE(*)(Ins_Deco/Ins_Recu_CLK/DIV_0_LDC)              | 1     |
Ins_Deco/Ins_Recu_CLK/Reset_DIV_Next[3]_AND_49_o(Ins_Deco/Ins_Recu_CLK/Reset_DIV_Next[3]_AND_49_o1:O)          | NONE(*)(Ins_Deco/Ins_Recu_CLK/DIV_3_LDC)              | 1     |
Ins_Deco/Ins_Recu_CLK/Reset_NUM_Next[0]_AND_39_o(Ins_Deco/Ins_Recu_CLK/Reset_NUM_Next[0]_AND_39_o1:O)          | NONE(*)(Ins_Deco/Ins_Recu_CLK/NUM_0_LDC)              | 1     |
Ins_Deco/Ins_Recu_CLK/Reset_NUM_Next[1]_AND_37_o(Ins_Deco/Ins_Recu_CLK/Reset_NUM_Next[1]_AND_37_o1:O)          | NONE(*)(Ins_Deco/Ins_Recu_CLK/NUM_1_LDC)              | 1     |
Ins_Deco/Ins_Recu_CLK/Reset_NUM_Next[2]_AND_35_o(Ins_Deco/Ins_Recu_CLK/Reset_NUM_Next[2]_AND_35_o1:O)          | NONE(*)(Ins_Deco/Ins_Recu_CLK/NUM_2_LDC)              | 1     |
Ins_Deco/Ins_Recu_CLK/Reset_NUM_Next[3]_AND_33_o(Ins_Deco/Ins_Recu_CLK/Reset_NUM_Next[3]_AND_33_o1:O)          | NONE(*)(Ins_Deco/Ins_Recu_CLK/NUM_3_LDC)              | 1     |
Ins_Deco/Ins_Recu_CLK/Reset_NUM_Next[4]_AND_31_o(Ins_Deco/Ins_Recu_CLK/Reset_NUM_Next[4]_AND_31_o1:O)          | NONE(*)(Ins_Deco/Ins_Recu_CLK/NUM_4_LDC)              | 1     |
Ins_Deco/Ins_Recu_CLK/Reset_NUM_Next[5]_AND_29_o(Ins_Deco/Ins_Recu_CLK/Reset_NUM_Next[5]_AND_29_o1:O)          | NONE(*)(Ins_Deco/Ins_Recu_CLK/NUM_5_LDC)              | 1     |
Ins_Deco/Ins_Recu_CLK/Reset_NUM_Next[6]_AND_27_o(Ins_Deco/Ins_Recu_CLK/Reset_NUM_Next[6]_AND_27_o1:O)          | NONE(*)(Ins_Deco/Ins_Recu_CLK/NUM_6_LDC)              | 1     |
Ins_Deco/Ins_Recu_CLK/Ins_Reloj/Reset_Num[0]_AND_17_o(Ins_Deco/Ins_Recu_CLK/Ins_Reloj/Reset_Num[0]_AND_17_o1:O)| NONE(*)(Ins_Deco/Ins_Recu_CLK/Ins_Reloj/NextAdd_0_LDC)| 1     |
Ins_Deco/Ins_Recu_CLK/Ins_Reloj/Reset_Num[1]_AND_15_o(Ins_Deco/Ins_Recu_CLK/Ins_Reloj/Reset_Num[1]_AND_15_o1:O)| NONE(*)(Ins_Deco/Ins_Recu_CLK/Ins_Reloj/NextAdd_1_LDC)| 1     |
Ins_Deco/Ins_Recu_CLK/Ins_Reloj/Reset_Num[2]_AND_13_o(Ins_Deco/Ins_Recu_CLK/Ins_Reloj/Reset_Num[2]_AND_13_o1:O)| NONE(*)(Ins_Deco/Ins_Recu_CLK/Ins_Reloj/NextAdd_2_LDC)| 1     |
Ins_Deco/Ins_Recu_CLK/Ins_Reloj/Reset_Num[4]_AND_9_o(Ins_Deco/Ins_Recu_CLK/Ins_Reloj/Reset_Num[4]_AND_9_o1:O)  | NONE(*)(Ins_Deco/Ins_Recu_CLK/Ins_Reloj/NextAdd_4_LDC)| 1     |
Ins_Deco/Ins_Recu_CLK/Ins_Reloj/Reset_Num[5]_AND_7_o(Ins_Deco/Ins_Recu_CLK/Ins_Reloj/Reset_Num[5]_AND_7_o1:O)  | NONE(*)(Ins_Deco/Ins_Recu_CLK/Ins_Reloj/NextAdd_5_LDC)| 1     |
Ins_Deco/Ins_Recu_CLK/Ins_Reloj/Reset_Num[3]_AND_11_o(Ins_Deco/Ins_Recu_CLK/Ins_Reloj/Reset_Num[3]_AND_11_o1:O)| NONE(*)(Ins_Deco/Ins_Recu_CLK/Ins_Reloj/NextAdd_3_LDC)| 1     |
Ins_Deco/Ins_Recu_CLK/Ins_Reloj/Reset_Num[7]_AND_3_o(Ins_Deco/Ins_Recu_CLK/Ins_Reloj/Reset_Num[7]_AND_3_o1:O)  | NONE(*)(Ins_Deco/Ins_Recu_CLK/Ins_Reloj/NextAdd_7_LDC)| 1     |
Ins_Deco/Ins_Recu_CLK/Ins_Reloj/Reset_Num[6]_AND_5_o(Ins_Deco/Ins_Recu_CLK/Ins_Reloj/Reset_Num[6]_AND_5_o1:O)  | NONE(*)(Ins_Deco/Ins_Recu_CLK/Ins_Reloj/NextAdd_6_LDC)| 1     |
---------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------+
(*) These 19 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 5.132ns (Maximum Frequency: 194.841MHz)
   Minimum input arrival time before clock: 2.516ns
   Maximum output required time after clock: 0.650ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Reloj'
  Clock period: 2.350ns (frequency: 425.550MHz)
  Total number of paths / destination ports: 259 / 39
-------------------------------------------------------------------------
Delay:               2.350ns (Levels of Logic = 3)
  Source:            Ins_Cod/Count_Ceros_6 (FF)
  Destination:       Ins_Cod/Count_Ceros_9 (FF)
  Source Clock:      Reloj rising
  Destination Clock: Reloj rising

  Data Path: Ins_Cod/Count_Ceros_6 to Ins_Cod/Count_Ceros_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.361   0.688  Ins_Cod/Count_Ceros_6 (Ins_Cod/Count_Ceros_6)
     LUT5:I0->O            1   0.097   0.295  Ins_Cod/State_FSM_FFd1-In4_SW0 (N2)
     LUT6:I5->O            2   0.097   0.299  Ins_Cod/State_FSM_FFd1-In4 (Ins_Cod/State_FSM_FFd1-In_bdd1)
     LUT3:I2->O           10   0.097   0.321  Ins_Cod/_n0110_inv11 (Ins_Cod/_n0110_inv)
     FDRE:CE                   0.095          Ins_Cod/Count_Ceros_0
    ----------------------------------------
    Total                      2.350ns (0.747ns logic, 1.603ns route)
                                       (31.8% logic, 68.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Ins_Deco/Ins_Recu_CLK/Ins_Reloj/Tick_Out'
  Clock period: 2.470ns (frequency: 404.809MHz)
  Total number of paths / destination ports: 227 / 20
-------------------------------------------------------------------------
Delay:               2.470ns (Levels of Logic = 3)
  Source:            Ins_Deco/Register_Temp_9 (FF)
  Destination:       Ins_Deco/Count_Ones_2 (FF)
  Source Clock:      Ins_Deco/Ins_Recu_CLK/Ins_Reloj/Tick_Out rising
  Destination Clock: Ins_Deco/Ins_Recu_CLK/Ins_Reloj/Tick_Out rising

  Data Path: Ins_Deco/Register_Temp_9 to Ins_Deco/Count_Ones_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.361   0.688  Ins_Deco/Register_Temp_9 (Ins_Deco/Register_Temp_9)
     LUT5:I0->O            9   0.097   0.416  Ins_Deco/Data_GND_7_o_AND_58_o2 (Ins_Deco/Data_GND_7_o_AND_58_o2)
     LUT5:I3->O            6   0.097   0.706  Ins_Deco/Data_GND_7_o_AND_58_o3 (Ins_Deco/Data_GND_7_o_AND_58_o)
     LUT5:I0->O            1   0.097   0.000  Ins_Deco/Mmux_GND_7_o_GND_7_o_MUX_113_o121 (Ins_Deco/GND_7_o_GND_7_o_mux_8_OUT<1>)
     FDC:D                     0.008          Ins_Deco/Count_Ones_1
    ----------------------------------------
    Total                      2.470ns (0.660ns logic, 1.810ns route)
                                       (26.7% logic, 73.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Reloj8x'
  Clock period: 5.132ns (frequency: 194.841MHz)
  Total number of paths / destination ports: 113368 / 192
-------------------------------------------------------------------------
Delay:               5.132ns (Levels of Logic = 12)
  Source:            Ins_Deco/Ins_Recu_CLK/Count_Fast_0 (FF)
  Destination:       Ins_Deco/Ins_Recu_CLK/NUM_6_C_6 (FF)
  Source Clock:      Reloj8x rising
  Destination Clock: Reloj8x rising

  Data Path: Ins_Deco/Ins_Recu_CLK/Count_Fast_0 to Ins_Deco/Ins_Recu_CLK/NUM_6_C_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             7   0.361   0.584  Ins_Deco/Ins_Recu_CLK/Count_Fast_0 (Ins_Deco/Ins_Recu_CLK/Count_Fast_0)
     LUT4:I0->O            1   0.097   0.000  Ins_Deco/Ins_Recu_CLK/Mcompar_Count_Slow[9]_Count_Fast[9]_LessThan_3_o_lut<0> (Ins_Deco/Ins_Recu_CLK/Mcompar_Count_Slow[9]_Count_Fast[9]_LessThan_3_o_lut<0>)
     MUXCY:S->O            1   0.353   0.000  Ins_Deco/Ins_Recu_CLK/Mcompar_Count_Slow[9]_Count_Fast[9]_LessThan_3_o_cy<0> (Ins_Deco/Ins_Recu_CLK/Mcompar_Count_Slow[9]_Count_Fast[9]_LessThan_3_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Ins_Deco/Ins_Recu_CLK/Mcompar_Count_Slow[9]_Count_Fast[9]_LessThan_3_o_cy<1> (Ins_Deco/Ins_Recu_CLK/Mcompar_Count_Slow[9]_Count_Fast[9]_LessThan_3_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Ins_Deco/Ins_Recu_CLK/Mcompar_Count_Slow[9]_Count_Fast[9]_LessThan_3_o_cy<2> (Ins_Deco/Ins_Recu_CLK/Mcompar_Count_Slow[9]_Count_Fast[9]_LessThan_3_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Ins_Deco/Ins_Recu_CLK/Mcompar_Count_Slow[9]_Count_Fast[9]_LessThan_3_o_cy<3> (Ins_Deco/Ins_Recu_CLK/Mcompar_Count_Slow[9]_Count_Fast[9]_LessThan_3_o_cy<3>)
     MUXCY:CI->O           7   0.253   0.323  Ins_Deco/Ins_Recu_CLK/Mcompar_Count_Slow[9]_Count_Fast[9]_LessThan_3_o_cy<4> (Ins_Deco/Ins_Recu_CLK/Mcompar_Count_Slow[9]_Count_Fast[9]_LessThan_3_o_cy<4>)
     LUT5:I4->O            1   0.097   0.000  Ins_Deco/Ins_Recu_CLK/Mmux_NUM_AUX_rs_lut<0>1 (Ins_Deco/Ins_Recu_CLK/Mmux_NUM_AUX_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  Ins_Deco/Ins_Recu_CLK/Mmux_NUM_AUX_rs_cy<0> (Ins_Deco/Ins_Recu_CLK/Mmux_NUM_AUX_rs_cy<0>)
     XORCY:CI->O          17   0.370   0.586  Ins_Deco/Ins_Recu_CLK/Mmux_NUM_AUX_rs_xor<1> (Ins_Deco/Ins_Recu_CLK/NUM_AUX<1>)
     LUT5:I2->O            1   0.097   0.379  Ins_Deco/Ins_Recu_CLK/Maddsub_GND_8_o_NUM_AUX[7]_mux_18_OUT_cy<5>11_SW0_SW0 (N117)
     LUT6:I4->O            2   0.097   0.383  Ins_Deco/Ins_Recu_CLK/Maddsub_GND_8_o_NUM_AUX[7]_mux_18_OUT_cy<5>11_SW0 (N33)
     LUT6:I4->O            2   0.097   0.283  Ins_Deco/Ins_Recu_CLK/Reset_NUM_Next[6]_AND_28_o1 (Ins_Deco/Ins_Recu_CLK/Reset_NUM_Next[6]_AND_28_o)
     FDC:CLR                   0.349          Ins_Deco/Ins_Recu_CLK/NUM_6_C_6
    ----------------------------------------
    Total                      5.132ns (2.593ns logic, 2.539ns route)
                                       (50.5% logic, 49.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'N132'
  Clock period: 3.005ns (frequency: 332.768MHz)
  Total number of paths / destination ports: 438 / 8
-------------------------------------------------------------------------
Delay:               3.005ns (Levels of Logic = 11)
  Source:            Ins_Deco/Ins_Recu_CLK/NUM_AUX_LAST_2 (LATCH)
  Destination:       Ins_Deco/Ins_Recu_CLK/NUM_AUX_LAST_7 (LATCH)
  Source Clock:      N132 falling
  Destination Clock: N132 falling

  Data Path: Ins_Deco/Ins_Recu_CLK/NUM_AUX_LAST_2 to Ins_Deco/Ins_Recu_CLK/NUM_AUX_LAST_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.472   0.561  Ins_Deco/Ins_Recu_CLK/NUM_AUX_LAST_2 (Ins_Deco/Ins_Recu_CLK/NUM_AUX_LAST_2)
     LUT4:I0->O            1   0.097   0.295  Ins_Deco/Ins_Recu_CLK/Mmux_NUM_AUX_rs_B<0>2 (Ins_Deco/Ins_Recu_CLK/Mmux_NUM_AUX_rs_B<0>2)
     LUT5:I4->O            4   0.097   0.525  Ins_Deco/Ins_Recu_CLK/Mmux_NUM_AUX_rs_B<0>3 (Ins_Deco/Ins_Recu_CLK/Mmux_NUM_AUX_rs_B<0>3)
     LUT5:I2->O            1   0.097   0.000  Ins_Deco/Ins_Recu_CLK/Mmux_NUM_AUX_rs_lut<0>1 (Ins_Deco/Ins_Recu_CLK/Mmux_NUM_AUX_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  Ins_Deco/Ins_Recu_CLK/Mmux_NUM_AUX_rs_cy<0> (Ins_Deco/Ins_Recu_CLK/Mmux_NUM_AUX_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Ins_Deco/Ins_Recu_CLK/Mmux_NUM_AUX_rs_cy<1> (Ins_Deco/Ins_Recu_CLK/Mmux_NUM_AUX_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Ins_Deco/Ins_Recu_CLK/Mmux_NUM_AUX_rs_cy<2> (Ins_Deco/Ins_Recu_CLK/Mmux_NUM_AUX_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Ins_Deco/Ins_Recu_CLK/Mmux_NUM_AUX_rs_cy<3> (Ins_Deco/Ins_Recu_CLK/Mmux_NUM_AUX_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Ins_Deco/Ins_Recu_CLK/Mmux_NUM_AUX_rs_cy<4> (Ins_Deco/Ins_Recu_CLK/Mmux_NUM_AUX_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Ins_Deco/Ins_Recu_CLK/Mmux_NUM_AUX_rs_cy<5> (Ins_Deco/Ins_Recu_CLK/Mmux_NUM_AUX_rs_cy<5>)
     MUXCY:CI->O           0   0.023   0.000  Ins_Deco/Ins_Recu_CLK/Mmux_NUM_AUX_rs_cy<6> (Ins_Deco/Ins_Recu_CLK/Mmux_NUM_AUX_rs_cy<6>)
     XORCY:CI->O          13   0.370   0.000  Ins_Deco/Ins_Recu_CLK/Mmux_NUM_AUX_rs_xor<7> (Ins_Deco/Ins_Recu_CLK/NUM_AUX<7>)
     LD:D                     -0.028          Ins_Deco/Ins_Recu_CLK/NUM_AUX_LAST_7
    ----------------------------------------
    Total                      3.005ns (1.624ns logic, 1.381ns route)
                                       (54.0% logic, 46.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Reloj'
  Total number of paths / destination ports: 38 / 32
-------------------------------------------------------------------------
Offset:              1.298ns (Levels of Logic = 3)
  Source:            SndSync (PAD)
  Destination:       Ins_Cod/State_FSM_FFd1 (FF)
  Destination Clock: Reloj rising

  Data Path: SndSync to Ins_Cod/State_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   0.001   0.715  SndSync_IBUF (SndSync_IBUF)
     LUT5:I0->O            1   0.097   0.379  Ins_Cod/State[1]_PWR_6_o_Mux_20_o11 (Ins_Cod/State[1]_PWR_6_o_Mux_20_o_bdd0)
     LUT5:I3->O            1   0.097   0.000  Ins_Cod/State_FSM_FFd1-In11 (Ins_Cod/State_FSM_FFd1-In)
     FDR:D                     0.008          Ins_Cod/State_FSM_FFd1
    ----------------------------------------
    Total                      1.298ns (0.203ns logic, 1.095ns route)
                                       (15.6% logic, 84.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Ins_Deco/Ins_Recu_CLK/Ins_Reloj/Tick_Out'
  Total number of paths / destination ports: 40 / 35
-------------------------------------------------------------------------
Offset:              2.377ns (Levels of Logic = 4)
  Source:            Reset (PAD)
  Destination:       Ins_Deco/Count_Ones_2 (FF)
  Destination Clock: Ins_Deco/Ins_Recu_CLK/Ins_Reloj/Tick_Out rising

  Data Path: Reset to Ins_Deco/Count_Ones_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            96   0.001   0.628  Reset_IBUF (Reset_IBUF)
     LUT3:I0->O           14   0.097   0.743  Ins_Deco/Mmux_Data11 (Ins_Deco/Data)
     LUT5:I0->O            6   0.097   0.706  Ins_Deco/Data_GND_7_o_AND_58_o3 (Ins_Deco/Data_GND_7_o_AND_58_o)
     LUT5:I0->O            1   0.097   0.000  Ins_Deco/Mmux_GND_7_o_GND_7_o_MUX_113_o121 (Ins_Deco/GND_7_o_GND_7_o_mux_8_OUT<1>)
     FDC:D                     0.008          Ins_Deco/Count_Ones_1
    ----------------------------------------
    Total                      2.377ns (0.300ns logic, 2.077ns route)
                                       (12.6% logic, 87.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Reloj8x'
  Total number of paths / destination ports: 103 / 96
-------------------------------------------------------------------------
Offset:              2.516ns (Levels of Logic = 4)
  Source:            Reset (PAD)
  Destination:       Ins_Deco/Ins_Recu_CLK/NUM_3_C_3 (FF)
  Destination Clock: Reloj8x rising

  Data Path: Reset to Ins_Deco/Ins_Recu_CLK/NUM_3_C_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            96   0.001   0.412  Reset_IBUF (Reset_IBUF)
     LUT3:I2->O           36   0.097   0.801  Ins_Deco/Ins_Recu_CLK/NUM_AUX[7]_GND_8_o_LessThan_11_o1_SW4 (N132)
     LUT6:I0->O            1   0.097   0.379  Ins_Deco/Ins_Recu_CLK/Reset_NUM_Next[3]_AND_34_o1_SW0 (N125)
     LUT6:I4->O            2   0.097   0.283  Ins_Deco/Ins_Recu_CLK/Reset_NUM_Next[3]_AND_34_o1 (Ins_Deco/Ins_Recu_CLK/Reset_NUM_Next[3]_AND_34_o)
     FDC:CLR                   0.349          Ins_Deco/Ins_Recu_CLK/NUM_3_C_3
    ----------------------------------------
    Total                      2.516ns (0.641ns logic, 1.875ns route)
                                       (25.5% logic, 74.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Ins_Deco/Ins_Recu_CLK/Reset_NUM_Next[7]_AND_25_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              2.184ns (Levels of Logic = 3)
  Source:            Reset (PAD)
  Destination:       Ins_Deco/Ins_Recu_CLK/NUM_7_LDC (LATCH)
  Destination Clock: Ins_Deco/Ins_Recu_CLK/Reset_NUM_Next[7]_AND_25_o falling

  Data Path: Reset to Ins_Deco/Ins_Recu_CLK/NUM_7_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            96   0.001   0.800  Reset_IBUF (Reset_IBUF)
     LUT5:I0->O            1   0.097   0.556  Ins_Deco/Ins_Recu_CLK/Maddsub_GND_8_o_NUM_AUX[7]_mux_18_OUT_xor<7>11_SW0 (N37)
     LUT6:I2->O            2   0.097   0.283  Ins_Deco/Ins_Recu_CLK/Reset_NUM_Next[7]_AND_26_o1 (Ins_Deco/Ins_Recu_CLK/Reset_NUM_Next[7]_AND_26_o)
     LDC:CLR                   0.349          Ins_Deco/Ins_Recu_CLK/NUM_7_LDC
    ----------------------------------------
    Total                      2.184ns (0.544ns logic, 1.640ns route)
                                       (24.9% logic, 75.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Ins_Deco/Ins_Recu_CLK/Reset_DIV_Next[3]_AND_50_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              2.050ns (Levels of Logic = 3)
  Source:            Reset (PAD)
  Destination:       Ins_Deco/Ins_Recu_CLK/DIV_0_LDC (LATCH)
  Destination Clock: Ins_Deco/Ins_Recu_CLK/Reset_DIV_Next[3]_AND_50_o falling

  Data Path: Reset to Ins_Deco/Ins_Recu_CLK/DIV_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            96   0.001   0.412  Reset_IBUF (Reset_IBUF)
     LUT3:I2->O           36   0.097   0.801  Ins_Deco/Ins_Recu_CLK/NUM_AUX[7]_GND_8_o_LessThan_11_o1_SW4 (N132)
     LUT6:I0->O            4   0.097   0.293  Ins_Deco/Ins_Recu_CLK/Reset_DIV_Next[3]_AND_49_o1 (Ins_Deco/Ins_Recu_CLK/Reset_DIV_Next[3]_AND_49_o)
     LDC:CLR                   0.349          Ins_Deco/Ins_Recu_CLK/DIV_0_LDC
    ----------------------------------------
    Total                      2.050ns (0.544ns logic, 1.506ns route)
                                       (26.5% logic, 73.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Ins_Deco/Ins_Recu_CLK/Reset_DIV_Next[3]_AND_49_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.016ns (Levels of Logic = 3)
  Source:            Reset (PAD)
  Destination:       Ins_Deco/Ins_Recu_CLK/DIV_3_LDC (LATCH)
  Destination Clock: Ins_Deco/Ins_Recu_CLK/Reset_DIV_Next[3]_AND_49_o falling

  Data Path: Reset to Ins_Deco/Ins_Recu_CLK/DIV_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            96   0.001   0.800  Reset_IBUF (Reset_IBUF)
     LUT5:I0->O            1   0.097   0.379  Ins_Deco/Ins_Recu_CLK/NUM_AUX[7]_GND_8_o_LessThan_11_o1_SW5 (N134)
     LUT6:I4->O            4   0.097   0.293  Ins_Deco/Ins_Recu_CLK/Reset_DIV_Next[3]_AND_50_o1 (Ins_Deco/Ins_Recu_CLK/Reset_DIV_Next[3]_AND_50_o)
     LDC:CLR                   0.349          Ins_Deco/Ins_Recu_CLK/DIV_3_LDC
    ----------------------------------------
    Total                      2.016ns (0.544ns logic, 1.472ns route)
                                       (27.0% logic, 73.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Ins_Deco/Ins_Recu_CLK/Reset_NUM_Next[0]_AND_39_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.530ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Ins_Deco/Ins_Recu_CLK/NUM_0_LDC (LATCH)
  Destination Clock: Ins_Deco/Ins_Recu_CLK/Reset_NUM_Next[0]_AND_39_o falling

  Data Path: Reset to Ins_Deco/Ins_Recu_CLK/NUM_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            96   0.001   0.800  Reset_IBUF (Reset_IBUF)
     LUT5:I0->O            2   0.097   0.283  Ins_Deco/Ins_Recu_CLK/Reset_NUM_Next[0]_AND_40_o1 (Ins_Deco/Ins_Recu_CLK/Reset_NUM_Next[0]_AND_40_o)
     LDC:CLR                   0.349          Ins_Deco/Ins_Recu_CLK/NUM_0_LDC
    ----------------------------------------
    Total                      1.530ns (0.447ns logic, 1.083ns route)
                                       (29.2% logic, 70.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Ins_Deco/Ins_Recu_CLK/Reset_NUM_Next[1]_AND_37_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.540ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Ins_Deco/Ins_Recu_CLK/NUM_1_LDC (LATCH)
  Destination Clock: Ins_Deco/Ins_Recu_CLK/Reset_NUM_Next[1]_AND_37_o falling

  Data Path: Reset to Ins_Deco/Ins_Recu_CLK/NUM_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            96   0.001   0.810  Reset_IBUF (Reset_IBUF)
     LUT6:I0->O            2   0.097   0.283  Ins_Deco/Ins_Recu_CLK/Reset_NUM_Next[1]_AND_38_o1 (Ins_Deco/Ins_Recu_CLK/Reset_NUM_Next[1]_AND_38_o)
     LDC:CLR                   0.349          Ins_Deco/Ins_Recu_CLK/NUM_1_LDC
    ----------------------------------------
    Total                      1.540ns (0.447ns logic, 1.093ns route)
                                       (29.0% logic, 71.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Ins_Deco/Ins_Recu_CLK/Reset_NUM_Next[2]_AND_35_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.040ns (Levels of Logic = 3)
  Source:            Reset (PAD)
  Destination:       Ins_Deco/Ins_Recu_CLK/NUM_2_LDC (LATCH)
  Destination Clock: Ins_Deco/Ins_Recu_CLK/Reset_NUM_Next[2]_AND_35_o falling

  Data Path: Reset to Ins_Deco/Ins_Recu_CLK/NUM_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            96   0.001   0.412  Reset_IBUF (Reset_IBUF)
     LUT3:I2->O           36   0.097   0.801  Ins_Deco/Ins_Recu_CLK/NUM_AUX[7]_GND_8_o_LessThan_11_o1_SW4 (N132)
     LUT6:I0->O            2   0.097   0.283  Ins_Deco/Ins_Recu_CLK/Reset_NUM_Next[2]_AND_36_o1 (Ins_Deco/Ins_Recu_CLK/Reset_NUM_Next[2]_AND_36_o)
     LDC:CLR                   0.349          Ins_Deco/Ins_Recu_CLK/NUM_2_LDC
    ----------------------------------------
    Total                      2.040ns (0.544ns logic, 1.496ns route)
                                       (26.7% logic, 73.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Ins_Deco/Ins_Recu_CLK/Reset_NUM_Next[3]_AND_33_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              2.516ns (Levels of Logic = 4)
  Source:            Reset (PAD)
  Destination:       Ins_Deco/Ins_Recu_CLK/NUM_3_LDC (LATCH)
  Destination Clock: Ins_Deco/Ins_Recu_CLK/Reset_NUM_Next[3]_AND_33_o falling

  Data Path: Reset to Ins_Deco/Ins_Recu_CLK/NUM_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            96   0.001   0.412  Reset_IBUF (Reset_IBUF)
     LUT3:I2->O           36   0.097   0.801  Ins_Deco/Ins_Recu_CLK/NUM_AUX[7]_GND_8_o_LessThan_11_o1_SW4 (N132)
     LUT6:I0->O            1   0.097   0.379  Ins_Deco/Ins_Recu_CLK/Reset_NUM_Next[3]_AND_34_o1_SW0 (N125)
     LUT6:I4->O            2   0.097   0.283  Ins_Deco/Ins_Recu_CLK/Reset_NUM_Next[3]_AND_34_o1 (Ins_Deco/Ins_Recu_CLK/Reset_NUM_Next[3]_AND_34_o)
     LDC:CLR                   0.349          Ins_Deco/Ins_Recu_CLK/NUM_3_LDC
    ----------------------------------------
    Total                      2.516ns (0.641ns logic, 1.875ns route)
                                       (25.5% logic, 74.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Ins_Deco/Ins_Recu_CLK/Reset_NUM_Next[4]_AND_31_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.540ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Ins_Deco/Ins_Recu_CLK/NUM_4_LDC (LATCH)
  Destination Clock: Ins_Deco/Ins_Recu_CLK/Reset_NUM_Next[4]_AND_31_o falling

  Data Path: Reset to Ins_Deco/Ins_Recu_CLK/NUM_4_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            96   0.001   0.810  Reset_IBUF (Reset_IBUF)
     LUT6:I0->O            2   0.097   0.283  Ins_Deco/Ins_Recu_CLK/Reset_NUM_Next[4]_AND_32_o1 (Ins_Deco/Ins_Recu_CLK/Reset_NUM_Next[4]_AND_32_o)
     LDC:CLR                   0.349          Ins_Deco/Ins_Recu_CLK/NUM_4_LDC
    ----------------------------------------
    Total                      1.540ns (0.447ns logic, 1.093ns route)
                                       (29.0% logic, 71.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Ins_Deco/Ins_Recu_CLK/Reset_NUM_Next[5]_AND_29_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.040ns (Levels of Logic = 3)
  Source:            Reset (PAD)
  Destination:       Ins_Deco/Ins_Recu_CLK/NUM_5_LDC (LATCH)
  Destination Clock: Ins_Deco/Ins_Recu_CLK/Reset_NUM_Next[5]_AND_29_o falling

  Data Path: Reset to Ins_Deco/Ins_Recu_CLK/NUM_5_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            96   0.001   0.412  Reset_IBUF (Reset_IBUF)
     LUT3:I2->O           36   0.097   0.801  Ins_Deco/Ins_Recu_CLK/NUM_AUX[7]_GND_8_o_LessThan_11_o1_SW4 (N132)
     LUT6:I0->O            2   0.097   0.283  Ins_Deco/Ins_Recu_CLK/Reset_NUM_Next[5]_AND_30_o1 (Ins_Deco/Ins_Recu_CLK/Reset_NUM_Next[5]_AND_30_o)
     LDC:CLR                   0.349          Ins_Deco/Ins_Recu_CLK/NUM_5_LDC
    ----------------------------------------
    Total                      2.040ns (0.544ns logic, 1.496ns route)
                                       (26.7% logic, 73.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Ins_Deco/Ins_Recu_CLK/Reset_NUM_Next[6]_AND_27_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              2.409ns (Levels of Logic = 4)
  Source:            Reset (PAD)
  Destination:       Ins_Deco/Ins_Recu_CLK/NUM_6_LDC (LATCH)
  Destination Clock: Ins_Deco/Ins_Recu_CLK/Reset_NUM_Next[6]_AND_27_o falling

  Data Path: Reset to Ins_Deco/Ins_Recu_CLK/NUM_6_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            96   0.001   0.810  Reset_IBUF (Reset_IBUF)
     LUT6:I0->O            1   0.097   0.379  Ins_Deco/Ins_Recu_CLK/Reset_NUM_Next[6]_AND_28_o1_SW0_SW0_SW2 (N122)
     LUT6:I4->O            1   0.097   0.295  Ins_Deco/Ins_Recu_CLK/Reset_NUM_Next[6]_AND_28_o1_SW0_SW0 (N73)
     LUT6:I5->O            2   0.097   0.283  Ins_Deco/Ins_Recu_CLK/Reset_NUM_Next[6]_AND_28_o1 (Ins_Deco/Ins_Recu_CLK/Reset_NUM_Next[6]_AND_28_o)
     LDC:CLR                   0.349          Ins_Deco/Ins_Recu_CLK/NUM_6_LDC
    ----------------------------------------
    Total                      2.409ns (0.641ns logic, 1.768ns route)
                                       (26.6% logic, 73.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Ins_Deco/Ins_Recu_CLK/Ins_Reloj/Reset_Num[0]_AND_17_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.403ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Ins_Deco/Ins_Recu_CLK/Ins_Reloj/NextAdd_0_LDC (LATCH)
  Destination Clock: Ins_Deco/Ins_Recu_CLK/Ins_Reloj/Reset_Num[0]_AND_17_o falling

  Data Path: Reset to Ins_Deco/Ins_Recu_CLK/Ins_Reloj/NextAdd_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            96   0.001   0.673  Reset_IBUF (Reset_IBUF)
     LUT4:I0->O            2   0.097   0.283  Ins_Deco/Ins_Recu_CLK/Ins_Reloj/Reset_Num[0]_AND_18_o1 (Ins_Deco/Ins_Recu_CLK/Ins_Reloj/Reset_Num[0]_AND_18_o)
     LDC:CLR                   0.349          Ins_Deco/Ins_Recu_CLK/Ins_Reloj/NextAdd_0_LDC
    ----------------------------------------
    Total                      1.403ns (0.447ns logic, 0.956ns route)
                                       (31.9% logic, 68.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Ins_Deco/Ins_Recu_CLK/Ins_Reloj/Reset_Num[1]_AND_15_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.403ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Ins_Deco/Ins_Recu_CLK/Ins_Reloj/NextAdd_1_LDC (LATCH)
  Destination Clock: Ins_Deco/Ins_Recu_CLK/Ins_Reloj/Reset_Num[1]_AND_15_o falling

  Data Path: Reset to Ins_Deco/Ins_Recu_CLK/Ins_Reloj/NextAdd_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            96   0.001   0.673  Reset_IBUF (Reset_IBUF)
     LUT4:I0->O            2   0.097   0.283  Ins_Deco/Ins_Recu_CLK/Ins_Reloj/Reset_Num[1]_AND_16_o1 (Ins_Deco/Ins_Recu_CLK/Ins_Reloj/Reset_Num[1]_AND_16_o)
     LDC:CLR                   0.349          Ins_Deco/Ins_Recu_CLK/Ins_Reloj/NextAdd_1_LDC
    ----------------------------------------
    Total                      1.403ns (0.447ns logic, 0.956ns route)
                                       (31.9% logic, 68.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Ins_Deco/Ins_Recu_CLK/Ins_Reloj/Reset_Num[2]_AND_13_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.403ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Ins_Deco/Ins_Recu_CLK/Ins_Reloj/NextAdd_2_LDC (LATCH)
  Destination Clock: Ins_Deco/Ins_Recu_CLK/Ins_Reloj/Reset_Num[2]_AND_13_o falling

  Data Path: Reset to Ins_Deco/Ins_Recu_CLK/Ins_Reloj/NextAdd_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            96   0.001   0.673  Reset_IBUF (Reset_IBUF)
     LUT4:I0->O            2   0.097   0.283  Ins_Deco/Ins_Recu_CLK/Ins_Reloj/Reset_Num[2]_AND_14_o1 (Ins_Deco/Ins_Recu_CLK/Ins_Reloj/Reset_Num[2]_AND_14_o)
     LDC:CLR                   0.349          Ins_Deco/Ins_Recu_CLK/Ins_Reloj/NextAdd_2_LDC
    ----------------------------------------
    Total                      1.403ns (0.447ns logic, 0.956ns route)
                                       (31.9% logic, 68.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Ins_Deco/Ins_Recu_CLK/Ins_Reloj/Reset_Num[4]_AND_9_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.403ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Ins_Deco/Ins_Recu_CLK/Ins_Reloj/NextAdd_4_LDC (LATCH)
  Destination Clock: Ins_Deco/Ins_Recu_CLK/Ins_Reloj/Reset_Num[4]_AND_9_o falling

  Data Path: Reset to Ins_Deco/Ins_Recu_CLK/Ins_Reloj/NextAdd_4_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            96   0.001   0.673  Reset_IBUF (Reset_IBUF)
     LUT4:I0->O            2   0.097   0.283  Ins_Deco/Ins_Recu_CLK/Ins_Reloj/Reset_Num[4]_AND_10_o1 (Ins_Deco/Ins_Recu_CLK/Ins_Reloj/Reset_Num[4]_AND_10_o)
     LDC:CLR                   0.349          Ins_Deco/Ins_Recu_CLK/Ins_Reloj/NextAdd_4_LDC
    ----------------------------------------
    Total                      1.403ns (0.447ns logic, 0.956ns route)
                                       (31.9% logic, 68.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Ins_Deco/Ins_Recu_CLK/Ins_Reloj/Reset_Num[5]_AND_7_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.403ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Ins_Deco/Ins_Recu_CLK/Ins_Reloj/NextAdd_5_LDC (LATCH)
  Destination Clock: Ins_Deco/Ins_Recu_CLK/Ins_Reloj/Reset_Num[5]_AND_7_o falling

  Data Path: Reset to Ins_Deco/Ins_Recu_CLK/Ins_Reloj/NextAdd_5_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            96   0.001   0.673  Reset_IBUF (Reset_IBUF)
     LUT4:I0->O            2   0.097   0.283  Ins_Deco/Ins_Recu_CLK/Ins_Reloj/Reset_Num[5]_AND_8_o1 (Ins_Deco/Ins_Recu_CLK/Ins_Reloj/Reset_Num[5]_AND_8_o)
     LDC:CLR                   0.349          Ins_Deco/Ins_Recu_CLK/Ins_Reloj/NextAdd_5_LDC
    ----------------------------------------
    Total                      1.403ns (0.447ns logic, 0.956ns route)
                                       (31.9% logic, 68.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Ins_Deco/Ins_Recu_CLK/Ins_Reloj/Reset_Num[3]_AND_11_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.403ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Ins_Deco/Ins_Recu_CLK/Ins_Reloj/NextAdd_3_LDC (LATCH)
  Destination Clock: Ins_Deco/Ins_Recu_CLK/Ins_Reloj/Reset_Num[3]_AND_11_o falling

  Data Path: Reset to Ins_Deco/Ins_Recu_CLK/Ins_Reloj/NextAdd_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            96   0.001   0.673  Reset_IBUF (Reset_IBUF)
     LUT4:I0->O            2   0.097   0.283  Ins_Deco/Ins_Recu_CLK/Ins_Reloj/Reset_Num[3]_AND_12_o1 (Ins_Deco/Ins_Recu_CLK/Ins_Reloj/Reset_Num[3]_AND_12_o)
     LDC:CLR                   0.349          Ins_Deco/Ins_Recu_CLK/Ins_Reloj/NextAdd_3_LDC
    ----------------------------------------
    Total                      1.403ns (0.447ns logic, 0.956ns route)
                                       (31.9% logic, 68.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Ins_Deco/Ins_Recu_CLK/Ins_Reloj/Reset_Num[7]_AND_3_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.403ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Ins_Deco/Ins_Recu_CLK/Ins_Reloj/NextAdd_7_LDC (LATCH)
  Destination Clock: Ins_Deco/Ins_Recu_CLK/Ins_Reloj/Reset_Num[7]_AND_3_o falling

  Data Path: Reset to Ins_Deco/Ins_Recu_CLK/Ins_Reloj/NextAdd_7_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            96   0.001   0.673  Reset_IBUF (Reset_IBUF)
     LUT4:I0->O            2   0.097   0.283  Ins_Deco/Ins_Recu_CLK/Ins_Reloj/Reset_Num[7]_AND_4_o1 (Ins_Deco/Ins_Recu_CLK/Ins_Reloj/Reset_Num[7]_AND_4_o)
     LDC:CLR                   0.349          Ins_Deco/Ins_Recu_CLK/Ins_Reloj/NextAdd_7_LDC
    ----------------------------------------
    Total                      1.403ns (0.447ns logic, 0.956ns route)
                                       (31.9% logic, 68.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Ins_Deco/Ins_Recu_CLK/Ins_Reloj/Reset_Num[6]_AND_5_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.403ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Ins_Deco/Ins_Recu_CLK/Ins_Reloj/NextAdd_6_LDC (LATCH)
  Destination Clock: Ins_Deco/Ins_Recu_CLK/Ins_Reloj/Reset_Num[6]_AND_5_o falling

  Data Path: Reset to Ins_Deco/Ins_Recu_CLK/Ins_Reloj/NextAdd_6_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            96   0.001   0.673  Reset_IBUF (Reset_IBUF)
     LUT4:I0->O            2   0.097   0.283  Ins_Deco/Ins_Recu_CLK/Ins_Reloj/Reset_Num[6]_AND_6_o1 (Ins_Deco/Ins_Recu_CLK/Ins_Reloj/Reset_Num[6]_AND_6_o)
     LDC:CLR                   0.349          Ins_Deco/Ins_Recu_CLK/Ins_Reloj/NextAdd_6_LDC
    ----------------------------------------
    Total                      1.403ns (0.447ns logic, 0.956ns route)
                                       (31.9% logic, 68.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Reloj'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.645ns (Levels of Logic = 1)
  Source:            Ins_Cod/EnaTx (FF)
  Destination:       EnaTx (PAD)
  Source Clock:      Reloj rising

  Data Path: Ins_Cod/EnaTx to EnaTx
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.361   0.283  Ins_Cod/EnaTx (Ins_Cod/EnaTx)
     OBUF:I->O                 0.000          EnaTx_OBUF (EnaTx)
    ----------------------------------------
    Total                      0.645ns (0.361ns logic, 0.283ns route)
                                       (56.0% logic, 44.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Ins_Deco/Ins_Recu_CLK/Ins_Reloj/Tick_Out'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              0.645ns (Levels of Logic = 1)
  Source:            Ins_Deco/Datos (FF)
  Destination:       Data_Out (PAD)
  Source Clock:      Ins_Deco/Ins_Recu_CLK/Ins_Reloj/Tick_Out rising

  Data Path: Ins_Deco/Datos to Data_Out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.361   0.283  Ins_Deco/Datos (Ins_Deco/Datos)
     OBUF:I->O                 0.000          Data_Out_OBUF (Data_Out)
    ----------------------------------------
    Total                      0.645ns (0.361ns logic, 0.283ns route)
                                       (56.0% logic, 44.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Reloj8x'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.650ns (Levels of Logic = 1)
  Source:            Ins_Deco/Ins_Recu_CLK/Ins_Reloj/Tick_Out (FF)
  Destination:       Reloj_Rec (PAD)
  Source Clock:      Reloj8x rising

  Data Path: Ins_Deco/Ins_Recu_CLK/Ins_Reloj/Tick_Out to Reloj_Rec
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.361   0.289  Ins_Deco/Ins_Recu_CLK/Ins_Reloj/Tick_Out (Ins_Deco/Ins_Recu_CLK/Ins_Reloj/Tick_Out)
     OBUF:I->O                 0.000          Reloj_Rec_OBUF (Reloj_Rec)
    ----------------------------------------
    Total                      0.650ns (0.361ns logic, 0.289ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Ins_Deco/Ins_Recu_CLK/Ins_Reloj/Reset_Num[0]_AND_17_o
------------------------------------------------+---------+---------+---------+---------+
                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------+---------+---------+---------+---------+
Ins_Deco/Ins_Recu_CLK/Reset_NUM_Next[0]_AND_39_o|         |         |    1.723|         |
Reloj8x                                         |         |         |    1.480|         |
------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Ins_Deco/Ins_Recu_CLK/Ins_Reloj/Reset_Num[1]_AND_15_o
------------------------------------------------+---------+---------+---------+---------+
                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------+---------+---------+---------+---------+
Ins_Deco/Ins_Recu_CLK/Reset_NUM_Next[1]_AND_37_o|         |         |    1.732|         |
Reloj8x                                         |         |         |    1.489|         |
------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Ins_Deco/Ins_Recu_CLK/Ins_Reloj/Reset_Num[2]_AND_13_o
------------------------------------------------+---------+---------+---------+---------+
                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------+---------+---------+---------+---------+
Ins_Deco/Ins_Recu_CLK/Reset_NUM_Next[2]_AND_35_o|         |         |    1.732|         |
Reloj8x                                         |         |         |    1.489|         |
------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Ins_Deco/Ins_Recu_CLK/Ins_Reloj/Reset_Num[3]_AND_11_o
------------------------------------------------+---------+---------+---------+---------+
                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------+---------+---------+---------+---------+
Ins_Deco/Ins_Recu_CLK/Reset_NUM_Next[3]_AND_33_o|         |         |    1.727|         |
Reloj8x                                         |         |         |    1.484|         |
------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Ins_Deco/Ins_Recu_CLK/Ins_Reloj/Reset_Num[4]_AND_9_o
------------------------------------------------+---------+---------+---------+---------+
                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------+---------+---------+---------+---------+
Ins_Deco/Ins_Recu_CLK/Reset_NUM_Next[4]_AND_31_o|         |         |    1.723|         |
Reloj8x                                         |         |         |    1.480|         |
------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Ins_Deco/Ins_Recu_CLK/Ins_Reloj/Reset_Num[5]_AND_7_o
------------------------------------------------+---------+---------+---------+---------+
                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------+---------+---------+---------+---------+
Ins_Deco/Ins_Recu_CLK/Reset_NUM_Next[5]_AND_29_o|         |         |    1.727|         |
Reloj8x                                         |         |         |    1.484|         |
------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Ins_Deco/Ins_Recu_CLK/Ins_Reloj/Reset_Num[6]_AND_5_o
------------------------------------------------+---------+---------+---------+---------+
                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------+---------+---------+---------+---------+
Ins_Deco/Ins_Recu_CLK/Reset_NUM_Next[6]_AND_27_o|         |         |    1.727|         |
Reloj8x                                         |         |         |    1.484|         |
------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Ins_Deco/Ins_Recu_CLK/Ins_Reloj/Reset_Num[7]_AND_3_o
------------------------------------------------+---------+---------+---------+---------+
                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------+---------+---------+---------+---------+
Ins_Deco/Ins_Recu_CLK/Reset_NUM_Next[7]_AND_25_o|         |         |    1.727|         |
Reloj8x                                         |         |         |    1.484|         |
------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Ins_Deco/Ins_Recu_CLK/Ins_Reloj/Tick_Out
----------------------------------------+---------+---------+---------+---------+
                                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------+---------+---------+---------+---------+
Ins_Deco/Ins_Recu_CLK/Ins_Reloj/Tick_Out|    2.470|         |         |         |
Reloj                                   |    2.598|         |         |         |
----------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Ins_Deco/Ins_Recu_CLK/Reset_DIV_Next[3]_AND_49_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
N132           |         |         |    4.516|         |
Reloj          |         |         |    2.242|         |
Reloj8x        |         |         |    4.509|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Ins_Deco/Ins_Recu_CLK/Reset_DIV_Next[3]_AND_50_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
N132           |         |         |    4.555|         |
Reloj          |         |         |    2.487|         |
Reloj8x        |         |         |    4.549|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Ins_Deco/Ins_Recu_CLK/Reset_NUM_Next[0]_AND_39_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
N132           |         |         |    3.509|         |
Reloj          |         |         |    1.756|         |
Reloj8x        |         |         |    3.765|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Ins_Deco/Ins_Recu_CLK/Reset_NUM_Next[1]_AND_37_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
N132           |         |         |    4.904|         |
Reloj          |         |         |    2.392|         |
Reloj8x        |         |         |    4.897|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Ins_Deco/Ins_Recu_CLK/Reset_NUM_Next[2]_AND_35_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
N132           |         |         |    4.904|         |
Reloj          |         |         |    2.477|         |
Reloj8x        |         |         |    4.897|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Ins_Deco/Ins_Recu_CLK/Reset_NUM_Next[3]_AND_33_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
N132           |         |         |    4.658|         |
Reloj          |         |         |    2.953|         |
Reloj8x        |         |         |    4.652|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Ins_Deco/Ins_Recu_CLK/Reset_NUM_Next[4]_AND_31_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
N132           |         |         |    4.904|         |
Reloj          |         |         |    2.392|         |
Reloj8x        |         |         |    4.897|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Ins_Deco/Ins_Recu_CLK/Reset_NUM_Next[5]_AND_29_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
N132           |         |         |    4.904|         |
Reloj          |         |         |    2.477|         |
Reloj8x        |         |         |    4.897|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Ins_Deco/Ins_Recu_CLK/Reset_NUM_Next[6]_AND_27_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
N132           |         |         |    5.139|         |
Reloj          |         |         |    2.752|         |
Reloj8x        |         |         |    5.132|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Ins_Deco/Ins_Recu_CLK/Reset_NUM_Next[7]_AND_25_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
N132           |         |         |    5.120|         |
Reloj          |         |         |    2.663|         |
Reloj8x        |         |         |    5.113|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock N132
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
N132           |         |         |    3.005|         |
Reloj8x        |         |         |    2.999|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Reloj
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Reloj          |    2.350|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Reloj8x
-----------------------------------------------------+---------+---------+---------+---------+
                                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------------+---------+---------+---------+---------+
Ins_Deco/Ins_Recu_CLK/Ins_Reloj/Reset_Num[0]_AND_17_o|         |    4.114|         |         |
Ins_Deco/Ins_Recu_CLK/Ins_Reloj/Reset_Num[1]_AND_15_o|         |    4.041|         |         |
Ins_Deco/Ins_Recu_CLK/Ins_Reloj/Reset_Num[2]_AND_13_o|         |    4.018|         |         |
Ins_Deco/Ins_Recu_CLK/Ins_Reloj/Reset_Num[3]_AND_11_o|         |    3.995|         |         |
Ins_Deco/Ins_Recu_CLK/Ins_Reloj/Reset_Num[4]_AND_9_o |         |    3.972|         |         |
Ins_Deco/Ins_Recu_CLK/Ins_Reloj/Reset_Num[5]_AND_7_o |         |    3.949|         |         |
Ins_Deco/Ins_Recu_CLK/Ins_Reloj/Reset_Num[6]_AND_5_o |         |    3.926|         |         |
Ins_Deco/Ins_Recu_CLK/Ins_Reloj/Reset_Num[7]_AND_3_o |         |    3.903|         |         |
Ins_Deco/Ins_Recu_CLK/Reset_DIV_Next[3]_AND_49_o     |         |    2.285|         |         |
Ins_Deco/Ins_Recu_CLK/Reset_DIV_Next[3]_AND_50_o     |         |    2.181|         |         |
Ins_Deco/Ins_Recu_CLK/Reset_NUM_Next[0]_AND_39_o     |         |    1.723|         |         |
Ins_Deco/Ins_Recu_CLK/Reset_NUM_Next[1]_AND_37_o     |         |    2.181|         |         |
Ins_Deco/Ins_Recu_CLK/Reset_NUM_Next[2]_AND_35_o     |         |    2.261|         |         |
Ins_Deco/Ins_Recu_CLK/Reset_NUM_Next[3]_AND_33_o     |         |    2.388|         |         |
Ins_Deco/Ins_Recu_CLK/Reset_NUM_Next[4]_AND_31_o     |         |    2.429|         |         |
Ins_Deco/Ins_Recu_CLK/Reset_NUM_Next[5]_AND_29_o     |         |    2.550|         |         |
Ins_Deco/Ins_Recu_CLK/Reset_NUM_Next[6]_AND_27_o     |         |    1.765|         |         |
Ins_Deco/Ins_Recu_CLK/Reset_NUM_Next[7]_AND_25_o     |         |    1.887|         |         |
N132                                                 |         |    5.139|         |         |
Reloj                                                |    2.960|         |         |         |
Reloj8x                                              |    5.132|         |         |         |
-----------------------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 9.66 secs
 
--> 


Total memory usage is 524136 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   22 (   0 filtered)
Number of infos    :    5 (   0 filtered)

