Release 4.2WP3.x - xst E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.17 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.17 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.17 s | Elapsed : 0.00 / 0.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : tri_level_sync_generator.prj

---- Target Parameters
Target Device                      : xc2s50e-tq144-6
Output File Name                   : tri_level_sync_generator
Output Format                      : NGC
Target Technology                  : spartan2e

---- Source Options
Entity Name                        : tri_level_sync_generator
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES
ROM Extraction                     : Yes
RAM Extraction                     : Yes
RAM Style                          : Auto
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Add Generic Clock Buffer(BUFG)     : 4
Global Maximum Fanout              : 100
Register Duplication               : YES
Move First FlipFlop Stage          : YES
Move Last FlipFlop Stage           : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto
Speed Grade                        : 6

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : No
Global Optimization                : AllClockNets
Write Timing Constraints           : No

=========================================================================

Compiling vhdl file F:/PT-Trilevel/Xilinx/IC14-18-22/v4/spartan/sync_statemachine.vhd in Library work.
Entity <sync_statemachine> (Architecture <behavioral>) compiled.
Compiling vhdl file F:/PT-Trilevel/Xilinx/IC14-18-22/v4/spartan/phasedelay_count.vhd in Library work.
Entity <phasedelay_count> (Architecture <behavioral>) compiled.
Compiling vhdl file F:/PT-Trilevel/Xilinx/IC14-18-22/v4/spartan/da_converter.vhd in Library work.
Entity <da_converter> (Architecture <behavioral>) compiled.
Compiling vhdl file F:/PT-Trilevel/Xilinx/IC14-18-22/v4/spartan/genlock_timing.vhd in Library work.
Entity <genlock_timing> (Architecture <behavioral>) compiled.
Compiling vhdl file F:/PT-Trilevel/Xilinx/IC14-18-22/v4/spartan/serial_interface.vhd in Library work.
Entity <serial_interface> (Architecture <behavioral>) compiled.
Compiling vhdl file F:/PT-Trilevel/Xilinx/IC14-18-22/v4/spartan/Tri_level_timer.vhd in Library work.
Entity <tri_level_timer> (Architecture <behavioral>) compiled.
Compiling vhdl file F:/PT-Trilevel/Xilinx/IC14-18-22/v4/spartan/Tri_level_Sync_Generator.vhd in Library work.
Entity <tri_level_sync_generator> (Architecture <behavioral>) compiled.

Analyzing Entity <tri_level_sync_generator> (Architecture <behavioral>).
WARNING:Xst:37 - Unknown property "bufg".
Entity <tri_level_sync_generator> analyzed. Unit <tri_level_sync_generator> generated.

Analyzing Entity <da_converter> (Architecture <behavioral>).
Entity <da_converter> analyzed. Unit <da_converter> generated.

Analyzing Entity <genlock_timing> (Architecture <behavioral>).
Entity <genlock_timing> analyzed. Unit <genlock_timing> generated.

Analyzing Entity <serial_interface> (Architecture <behavioral>).
Entity <serial_interface> analyzed. Unit <serial_interface> generated.

Analyzing Entity <tri_level_timer> (Architecture <behavioral>).
Entity <tri_level_timer> analyzed. Unit <tri_level_timer> generated.

Analyzing Entity <phasedelay_count> (Architecture <behavioral>).
Entity <phasedelay_count> analyzed. Unit <phasedelay_count> generated.

Analyzing Entity <sync_statemachine> (Architecture <behavioral>).
Entity <sync_statemachine> analyzed. Unit <sync_statemachine> generated.


Synthesizing Unit <sync_statemachine>.
    Related source file is F:/PT-Trilevel/Xilinx/IC14-18-22/v4/spartan/sync_statemachine.vhd.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 9                                              |
    | Inputs             | 3                                              |
    | Outputs            | 2                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <sync>.
    Found 1-bit register for signal <sync_t>.
    Found 2-bit adder for signal <$n0016> created at line 48.
    Found 1-bit register for signal <clk_sync>.
    Found 2-bit register for signal <div>.
    Found 1-bit register for signal <sm_clk>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   6 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <sync_statemachine> synthesized.


Synthesizing Unit <phasedelay_count>.
    Related source file is F:/PT-Trilevel/Xilinx/IC14-18-22/v4/spartan/phasedelay_count.vhd.
    Found 1-bit register for signal <sync_delayed>.
    Found 26-bit comparator equal for signal <$n0003> created at line 176.
    Found 1-bit register for signal <counter_active>.
    Found 26-bit register for signal <delay_count>.
    Summary:
	inferred  28 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <phasedelay_count> synthesized.


Synthesizing Unit <tri_level_timer>.
    Related source file is F:/PT-Trilevel/Xilinx/IC14-18-22/v4/spartan/Tri_level_timer.vhd.
    Found 1-bit register for signal <f148_div>.
    Found 10-bit register for signal <spldiv_downcount>.
    Found 1-bit register for signal <last_count>.
    Found 1-bit register for signal <line_clk>.
    Found 10-bit subtractor for signal <$n0029> created at line 120.
    Found 4-bit up counter for signal <div>.
    Found 1-bit register for signal <line_begin>.
    Found 1-bit register for signal <line_mid>.
    Summary:
	inferred   1 Counter(s).
	inferred  15 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <tri_level_timer> synthesized.


Synthesizing Unit <serial_interface>.
    Related source file is F:/PT-Trilevel/Xilinx/IC14-18-22/v4/spartan/serial_interface.vhd.
    Found 10-bit register for signal <spl_div>.
    Found 1-bit register for signal <system_clk>.
    Found 26-bit register for signal <phasedelay>.
    Found 6-bit up counter for signal <bitptr>.
    Found 2-bit register for signal <sm_tmp>.
    Found 1 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Counter(s).
	inferred  39 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <serial_interface> synthesized.


Synthesizing Unit <genlock_timing>.
    Related source file is F:/PT-Trilevel/Xilinx/IC14-18-22/v4/spartan/genlock_timing.vhd.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 1                                              |
    | Outputs            | 1                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <greset>.
    Found 1-bit register for signal <intern_sync>.
    Found 1-bit register for signal <start_counter>.
    Found 1-bit register for signal <temp_sync>.
    Found 1 1-bit 2-to-1 multiplexers.
WARNING:Xst:647 - Input <scan_method> is never used.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   4 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <genlock_timing> synthesized.


Synthesizing Unit <da_converter>.
    Related source file is F:/PT-Trilevel/Xilinx/IC14-18-22/v4/spartan/da_converter.vhd.
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 14                                             |
    | Inputs             | 2                                              |
    | Outputs            | 1                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Found 4-bit register for signal <analoglevel>.
    Found 1-bit register for signal <f74>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   5 D-type flip-flop(s).
Unit <da_converter> synthesized.


Synthesizing Unit <tri_level_sync_generator>.
    Related source file is F:/PT-Trilevel/Xilinx/IC14-18-22/v4/spartan/Tri_level_Sync_Generator.vhd.
    Found 2 1-bit 2-to-1 multiplexers.
WARNING:Xst:646 - Signal <spldiv_downcount<9>> is assigned but never used.
WARNING:Xst:646 - Signal <spldiv_downcount<8>> is assigned but never used.
WARNING:Xst:646 - Signal <spldiv_downcount<7>> is assigned but never used.
WARNING:Xst:646 - Signal <spldiv_downcount<6>> is assigned but never used.
WARNING:Xst:646 - Signal <spldiv_downcount<5>> is assigned but never used.
WARNING:Xst:646 - Signal <spldiv_downcount<4>> is assigned but never used.
WARNING:Xst:646 - Signal <spldiv_downcount<3>> is assigned but never used.
WARNING:Xst:646 - Signal <spldiv_downcount<2>> is assigned but never used.
WARNING:Xst:646 - Signal <spldiv_downcount<1>> is assigned but never used.
WARNING:Xst:646 - Signal <spldiv_downcount<0>> is assigned but never used.
    Summary:
	inferred   2 Multiplexer(s).
Unit <tri_level_sync_generator> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 3
# Registers                        : 84
  2-bit register                   : 1
  10-bit register                  : 1
  1-bit register                   : 81
  4-bit register                   : 1
# Counters                         : 2
  4-bit up counter                 : 1
  6-bit up counter                 : 1
# Multiplexers                     : 4
  2-to-1 multiplexer               : 4
# Adders/Subtractors               : 2
  2-bit adder                      : 1
  10-bit subtractor                : 1
# Comparators                      : 1
  26-bit comparator equal          : 1

=========================================================================

Optimizing FSM <FSM_0> with One-Hot encoding and D flip-flops.
Optimizing FSM <FSM_1> with One-Hot encoding and D flip-flops.
Optimizing FSM <FSM_2> with One-Hot encoding and D flip-flops.

Starting low level synthesis...
Optimizing unit <sync_statemachine> ...

Optimizing unit <tri_level_timer> ...

Optimizing unit <serial_interface> ...

Optimizing unit <phasedelay_count> ...

Optimizing unit <genlock_timing> ...

Optimizing unit <da_converter> ...

Optimizing unit <tri_level_sync_generator> ...

Building and optimizing final netlist ...

FlipFlop sif_bitptr_1 has been replicated 1 time(s)
FlipFlop sif_bitptr_2 has been replicated 1 time(s)
FlipFlop sif_bitptr_5 has been replicated 1 time(s)
FlipFlop sif_bitptr_0 has been replicated 1 time(s)
FlipFlop sif_bitptr_4 has been replicated 1 time(s)
FlipFlop sif_bitptr_3 has been replicated 1 time(s)
FlipFlop sif_sm_tmp_0 has been replicated 1 time(s) to handle iob=true attribute.
=========================================================================
Final Results
Top Level Output File Name         : tri_level_sync_generator
Output Format                      : NGC
Optimization Criterion             : Speed
Target Technology                  : spartan2e
Keep Hierarchy                     : No
Macro Generator                    : macro+

Macro Statistics
# Registers                        : 87
  2-bit register                   : 1
  6-bit register                   : 1
  1-bit register                   : 85
# Adders/Subtractors               : 3
  10-bit subtractor                : 1
  4-bit adder                      : 1
  6-bit adder                      : 1
# Comparators                      : 1
  26-bit comparator equal          : 1

Design Statistics
# IOs                              : 24

Cell Usage :
# BELS                             : 305
#      GND                         : 1
#      LUT1                        : 54
#      LUT2                        : 49
#      LUT3                        : 25
#      LUT4                        : 98
#      LUT4_D                      : 2
#      LUT4_L                      : 26
#      MUXCY                       : 30
#      MUXF5                       : 1
#      VCC                         : 1
#      XORCY                       : 18
# FlipFlops/Latches                : 128
#      FD                          : 2
#      FDC                         : 28
#      FDC_1                       : 8
#      FDCE                        : 26
#      FDCE_1                      : 23
#      FDCP                        : 14
#      FDP                         : 3
#      FDP_1                       : 3
#      FDPE                        : 1
#      FDPE_1                      : 20
# Clock Buffers                    : 2
#      BUFGP                       : 2
# IO Buffers                       : 22
#      IBUF                        : 11
#      OBUF                        : 11
=========================================================================


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
dac_f74:Q                          | NONE                   | 10    |
genlock_delay_cnt_sync_delayed:Q   | NONE                   | 2     |
I_Mmux_f148_Result:O               | NONE(*)(genlock_start_counter)| 36    |
tltimer_f148_div:Q                 | NONE                   | 10    |
sck                                | BUFGP                  | 52    |
tltimer_statemachine_sm_clk:Q      | NONE                   | 9     |
f27m                               | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 14.670ns (Maximum Frequency: 68.166MHz)
   Minimum input arrival time before clock: 10.766ns
   Maximum output required time after clock: 12.034ns
   Maximum combinational path delay: 12.627ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'sck'
Delay:               7.335ns (Levels of Logic = 2)
  Source:            sif_bitptr_0_1
  Destination:       sif_phasedelay_21
  Source Clock:      sck rising
  Destination Clock: sck falling

  Data Path: sif_bitptr_0_1 to sif_phasedelay_21
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    FDC:C->Q              16   0.992   2.240  sif_bitptr_0_1 (sif_bitptr_0_1)
    LUT4_D:I2->O           7   0.468   1.560  sif_I_XXL_200 (sif_N191)
    LUT4:I2->O             1   0.468   0.920  sif_I__n0005 (sif_N236)
    FDCE_1:CE                  0.687          sif_phasedelay_21
    ----------------------------------------
    Total                      7.335ns (2.615ns logic, 4.720ns route)
                                       (35.7% logic, 64.3% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET IN BEFORE for Clock 'dac_f74:Q'
Offset:              10.766ns (Levels of Logic = 3)
  Source:            cs
  Destination:       dac_analoglevel_3
  Destination Clock: dac_f74:Q rising

  Data Path: cs to dac_analoglevel_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IBUF:I->O             41   0.797   3.400  cs_IBUF (cs_IBUF)
    LUT4:I0->O            40   0.468   3.360  I_Mmux_tsg_reset_Result (gpbus7_OBUF)
    LUT1:I0->O             9   0.468   1.696  dac_I_INV_tsg_reset (dac_N30)
    FDC_1:CLR                  0.577          dac_analoglevel_3
    ----------------------------------------
    Total                     10.766ns (2.310ns logic, 8.456ns route)
                                       (21.5% logic, 78.5% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'sck'
Offset:              12.034ns (Levels of Logic = 3)
  Source:            sif_sm_tmp_0
  Destination:       gpbus7
  Source Clock:      sck falling

  Data Path: sif_sm_tmp_0 to gpbus7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    FDCE_1:C->Q            2   0.992   1.072  sif_sm_tmp_0 (sif_sm_tmp_0)
    LUT2:I0->O             2   0.468   1.072  sif_I_sync_mode_1 (N97)
    LUT4:I1->O            40   0.468   3.360  I_Mmux_tsg_reset_Result (gpbus7_OBUF)
    OBUF:I->O                  4.602          gpbus7_OBUF (gpbus7)
    ----------------------------------------
    Total                     12.034ns (6.530ns logic, 5.504ns route)
                                       (54.3% logic, 45.7% route)

-------------------------------------------------------------------------
Timing constraint: Default path analysis
Delay:               12.627ns (Levels of Logic = 3)
  Source:            cs
  Destination:       gpbus7

  Data Path: cs to gpbus7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IBUF:I->O             41   0.797   3.400  cs_IBUF (cs_IBUF)
    LUT4:I0->O            40   0.468   3.360  I_Mmux_tsg_reset_Result (gpbus7_OBUF)
    OBUF:I->O                  4.602          gpbus7_OBUF (gpbus7)
    ----------------------------------------
    Total                     12.627ns (5.867ns logic, 6.760ns route)
                                       (46.5% logic, 53.5% route)

=========================================================================
CPU : 18.89 / 19.06 s | Elapsed : 18.00 / 18.00 s
 
--> 
