%howpublished = "\url{https://tools.ietf.org/html/rfc1331}""
@misc{smartcache,
	title = {Software {Techniques} for {Shared}-{Cache} {Multi}-{Core} {Systems}},
	howpublished = "\url{https://www.intel.com/content/www/us/en/develop/articles/software-techniques-for-shared-cache-multi-core-systems.html}",
	abstract = {by Tian Tian, Technical Marketing Engineer and Chiu-Pi Shih, Technical Marketing Engineer Introduction Design and fine-tune a},
	language = {en},
	urldate = {2020-11-06},
	journal = {Intel},
}

@misc{i3-8300,
	title = {Intel® {Core}™ i3-8300 {Processor} ({8M} {Cache}, 3.70 {GHz}) {Product} {Specifications}},
	howpublished = "\url{https://ark.intel.com/content/www/us/en/ark/products/129942/intel-core-i3-8300-processor-8m-cache-3-70-ghz.html}",
	abstract = {Intel® Core™ i3-8300 Processor (8M Cache, 3.70 GHz) quick reference guide including specifications, features, pricing, compatibility, design documentation, ordering codes, spec codes and more.},
	language = {en},
	urldate = {2020-11-06},
}

@misc{Skylake,
	title = {Skylake (client) - {Microarchitectures} - {Intel} - {WikiChip}},
	howpublished = "\url{https://en.wikichip.org/wiki/intel/microarchitectures/skylake_(client)}",
	language = {en},
	urldate = {2020-11-11},
}

@misc{Kaby,
	title = {Kaby {Lake} - {Microarchitectures} - {Intel} - {WikiChip}},
	howpublished = "\url{https://en.wikichip.org/wiki/intel/microarchitectures/kaby_lake}",
	language = {en},
	urldate = {2020-11-11},
}

@misc{Coffee,
	title = {Coffee {Lake} - {Microarchitectures} - {Intel} - {WikiChip}},
	howpublished = "\url{https://en.wikichip.org/wiki/intel/microarchitectures/coffee_lake}",
	language = {en},
	urldate = {2020-11-11},
}


@misc{Cortex-{R5},
	title = {Cortex-{R5}},
	howpublished = "\url{https://developer.arm.com/ip-products/processors/cortex-r/cortex-r5}",
	abstract = {Cortex-R5 is based on the Armv7-R architecture and provides extended fault containment for real-time applications.},
	language = {en},
	urldate = {2020-11-11},
	journal = {Arm Developer},
	author = {Ltd, Arm},
}

@misc{crspg,
	title = {ARM Cortex-R Series Programmer's Guide},
	howpublished = "\url{https://developer.arm.com/documentation/den0042/a/}",
	urldate = {2020-11-11},
}

@misc{crtrm,
	title = {Cortex-R5 Technical Reference Manual},
	howpublished = "\url{https://developer.arm.com/documentation/ddi0460/d}",
	urldate = {2020-11-11},
}

@misc{iasdm,
	title = {Intel® 64 and {IA}-32 {Architectures} {Software} {Developer} {Manuals}},
	howpublished = "\url{https://www.intel.com/content/www/us/en/develop/articles/intel-sdm.html}",
	abstract = {These manuals describe the architecture and programming environment of the Intel® 64 and IA-32 architectures.},
	language = {en},
	urldate = {2020-11-11},
	journal = {Intel},
}

@misc{iaorm,
	title = {Intel® 64 and {IA}-32 {Architectures} {Optimization} {Reference} {Manual}},
	howpublished = "\url{https://www.intel.com/content/www/us/en/develop/download/intel-64-and-ia-32-architectures-optimization-reference-manual.html}",
	abstract = {The Intel® 64 and IA-32 architectures optimization reference manual provides information on current Intel microarchitectures. It describes code optimization techniques to enable you to tune your application for highly optimized results when run on current Intel® processors. For all Intel® 64 and IA-32 Architectures Software Developer Manuals, see: https://software.intel.com/en-us/articles/intel-sdm},
	language = {en},
	urldate = {2020-11-11},
	journal = {Intel},
}
